{
  "creator": "Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)",
  "modules": {
    "$__ABC9_DELAY": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001011",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.1-10.10"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$10156": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.30-5.31"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.40-5.41"
          }
        }
      }
    },
    "$__ABC9_FF_": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:1.1-2.10"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:1.28-1.29"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:1.38-1.39"
          }
        }
      }
    },
    "$__ICE40_CARRY_WRAPPER": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001010",
        "whitebox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:2.1-86.10"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$specify$10157": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001101001",
            "T_FALL_TYP": "00000000000000000000000001101001",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001111110",
            "T_RISE_TYP": "00000000000000000000000001111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$10158": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000110000010",
            "T_FALL_TYP": "00000000000000000000000110000010",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000111000001",
            "T_RISE_TYP": "00000000000000000000000111000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$10159": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011110101",
            "T_FALL_TYP": "00000000000000000000000011110101",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$10160": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000101111011",
            "T_FALL_TYP": "00000000000000000000000101111011",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000110010000",
            "T_RISE_TYP": "00000000000000000000000110010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$10161": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000010000101",
            "T_FALL_TYP": "00000000000000000000000010000101",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000011100111",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$10162": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000101011111",
            "T_FALL_TYP": "00000000000000000000000101011111",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000101111011",
            "T_RISE_TYP": "00000000000000000000000101111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$10163": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000100100000",
            "T_FALL_TYP": "00000000000000000000000100100000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000100111100",
            "T_RISE_TYP": "00000000000000000000000100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        },
        "$specify$10164": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000100100000",
            "T_FALL_TYP": "00000000000000000000000100100000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000100111100",
            "T_RISE_TYP": "00000000000000000000000100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "adder": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:22.4-28.3"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 7 ],
            "I1": [ 4 ],
            "I2": [ 5 ],
            "I3": [ 8 ],
            "O": [ 3 ]
          }
        },
        "carry": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:14.11-19.3"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6 ],
            "CO": [ 2 ],
            "I0": [ 4 ],
            "I1": [ 5 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:6.8-6.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:6.11-6.12"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:9.8-9.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:9.12-9.14"
          }
        },
        "I3_OR_CI": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:13.7-13.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:5.9-5.10"
          }
        }
      }
    },
    "$paramod$0d5eb957d7d709160f1688d4bbc64449dd97e04a\\SB_MAC16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2726.1-2894.10"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2728.18-2728.19"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2735.12-2735.19"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2737.13-2737.20"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2733.19-2733.28"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2733.8-2733.17"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2729.8-2729.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2728.21-2728.22"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2729.15-2729.20"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2728.15-2728.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2727.13-2727.15"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2729.22-2729.27"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2735.8-2735.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2727.8-2727.11"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2737.9-2737.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2728.24-2728.25"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2729.29-2729.34"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2730.17-2730.24"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2730.8-2730.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2736.16-2736.17"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2734.18-2734.26"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2734.8-2734.16"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2732.18-2732.26"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2732.8-2732.16"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2731.17-2731.24"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2731.8-2731.15"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2735.21-2735.30"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2737.22-2737.32"
          }
        }
      }
    },
    "$paramod$0eb8b20071e1ac6573bc34c38078311cc887ff2b\\SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1238.1-1470.10"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407$10165": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409$10166": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415$10167": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419$10168": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$683": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$684": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$685": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$686": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$687": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$688": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$689": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$690": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$691": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407$10165_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409$10166_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415$10167_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419$10168_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1244.16-1244.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1241.16-1241.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.16-1240.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.22-1240.27"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1239.16-1239.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.29-1240.31"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1243.16-1243.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.16-1242.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.22-1242.27"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1244.22-1244.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.29-1242.31"
          }
        }
      }
    },
    "$paramod$0fcd887c343399bd715f062b014fdfa550aca722\\SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1238.1-1470.10"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407$10177": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409$10178": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415$10179": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419$10180": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$683": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$684": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$685": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$686": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$687": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$688": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$689": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$690": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$691": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407$10177_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409$10178_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415$10179_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419$10180_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1244.16-1244.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1241.16-1241.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.16-1240.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.22-1240.27"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1239.16-1239.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.29-1240.31"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1243.16-1243.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.16-1242.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.22-1242.27"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1244.22-1244.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.29-1242.31"
          }
        }
      }
    },
    "$paramod$29bb1207a66f35afe7dbcd2e3c2d130659b0964f\\SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1238.1-1470.10"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407$10189": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409$10190": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415$10191": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419$10192": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$683": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$684": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$685": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$686": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$687": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$688": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$689": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$690": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$691": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407$10189_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409$10190_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415$10191_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419$10192_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1244.16-1244.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1241.16-1241.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.16-1240.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.22-1240.27"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1239.16-1239.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.29-1240.31"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1243.16-1243.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.16-1242.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.22-1242.27"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1244.22-1244.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.29-1242.31"
          }
        }
      }
    },
    "$paramod$4921ef6e71be26264084883c4674aa285b398c3b\\SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1238.1-1470.10"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407$10173": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409$10174": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415$10175": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419$10176": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$683": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$684": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$685": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$686": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$687": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$688": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$689": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$690": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$691": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407$10173_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409$10174_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415$10175_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419$10176_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1244.16-1244.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1241.16-1241.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.16-1240.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.22-1240.27"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1239.16-1239.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.29-1240.31"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1243.16-1243.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.16-1242.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.22-1242.27"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1244.22-1244.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.29-1242.31"
          }
        }
      }
    },
    "$paramod$8e46245f9b010b5bcd0299e989eabcade0b3894f\\SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1238.1-1470.10"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407$10181": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409$10182": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415$10183": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419$10184": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$683": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$684": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$685": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$686": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$687": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$688": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$689": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$690": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$691": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407$10181_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409$10182_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415$10183_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419$10184_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1244.16-1244.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1241.16-1241.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.16-1240.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.22-1240.27"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1239.16-1239.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.29-1240.31"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1243.16-1243.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.16-1242.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.22-1242.27"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1244.22-1244.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.29-1242.31"
          }
        }
      }
    },
    "$paramod$91ec7cf418ebc24eb75678dffe029f95df791df0\\SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1238.1-1470.10"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407$10169": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409$10170": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415$10171": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419$10172": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$683": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$684": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$685": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$686": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$687": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$688": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$689": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$690": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$691": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407$10169_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409$10170_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415$10171_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419$10172_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1244.16-1244.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1241.16-1241.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.16-1240.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.22-1240.27"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1239.16-1239.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.29-1240.31"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1243.16-1243.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.16-1242.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.22-1242.27"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1244.22-1244.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.29-1242.31"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=133": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.1-10.10"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$10156": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000010000101",
            "T_FALL_TYP": "00000000000000000000000010000101",
            "T_RISE_MAX": "00000000000000000000000010000101",
            "T_RISE_MIN": "00000000000000000000000010000101",
            "T_RISE_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.30-5.31"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.40-5.41"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=161": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000010",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.1-10.10"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$10156": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100001",
            "T_FALL_MIN": "00000000000000000000000010100001",
            "T_FALL_TYP": "00000000000000000000000010100001",
            "T_RISE_MAX": "00000000000000000000000010100001",
            "T_RISE_MIN": "00000000000000000000000010100001",
            "T_RISE_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.30-5.31"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.40-5.41"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=203": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001000",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.1-10.10"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$10156": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011001011",
            "T_FALL_MIN": "00000000000000000000000011001011",
            "T_FALL_TYP": "00000000000000000000000011001011",
            "T_RISE_MAX": "00000000000000000000000011001011",
            "T_RISE_MIN": "00000000000000000000000011001011",
            "T_RISE_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.30-5.31"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.40-5.41"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=21": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.1-10.10"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$10156": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000010101",
            "T_FALL_MIN": "00000000000000000000000000010101",
            "T_FALL_TYP": "00000000000000000000000000010101",
            "T_RISE_MAX": "00000000000000000000000000010101",
            "T_RISE_MIN": "00000000000000000000000000010101",
            "T_RISE_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.30-5.31"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.40-5.41"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=224": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000011",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.1-10.10"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$10156": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011100000",
            "T_FALL_MIN": "00000000000000000000000011100000",
            "T_FALL_TYP": "00000000000000000000000011100000",
            "T_RISE_MAX": "00000000000000000000000011100000",
            "T_RISE_MIN": "00000000000000000000000011100000",
            "T_RISE_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.30-5.31"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.40-5.41"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=267": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000101",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.1-10.10"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$10156": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100001011",
            "T_FALL_MIN": "00000000000000000000000100001011",
            "T_FALL_TYP": "00000000000000000000000100001011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000100001011",
            "T_RISE_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.30-5.31"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.40-5.41"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=274": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000110",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.1-10.10"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$10156": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000100010010",
            "T_FALL_TYP": "00000000000000000000000100010010",
            "T_RISE_MAX": "00000000000000000000000100010010",
            "T_RISE_MIN": "00000000000000000000000100010010",
            "T_RISE_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.30-5.31"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.40-5.41"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=98": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000100",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.1-10.10"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$10156": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001100010",
            "T_FALL_MIN": "00000000000000000000000001100010",
            "T_FALL_TYP": "00000000000000000000000001100010",
            "T_RISE_MAX": "00000000000000000000000001100010",
            "T_RISE_MIN": "00000000000000000000000001100010",
            "T_RISE_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.30-5.31"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.40-5.41"
          }
        }
      }
    },
    "$paramod$__ICE40_CARRY_WRAPPER\\LUT=16'0110100110010110\\I3_IS_CI=1'1": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000111",
        "whitebox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:2.1-86.10"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$specify$10157": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001101001",
            "T_FALL_TYP": "00000000000000000000000001101001",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001111110",
            "T_RISE_TYP": "00000000000000000000000001111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$10158": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000110000010",
            "T_FALL_TYP": "00000000000000000000000110000010",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000111000001",
            "T_RISE_TYP": "00000000000000000000000111000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$10159": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011110101",
            "T_FALL_TYP": "00000000000000000000000011110101",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$10160": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000101111011",
            "T_FALL_TYP": "00000000000000000000000101111011",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000110010000",
            "T_RISE_TYP": "00000000000000000000000110010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$10161": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000010000101",
            "T_FALL_TYP": "00000000000000000000000010000101",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000011100111",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$10162": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000101011111",
            "T_FALL_TYP": "00000000000000000000000101011111",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000101111011",
            "T_RISE_TYP": "00000000000000000000000101111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$10163": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000100100000",
            "T_FALL_TYP": "00000000000000000000000100100000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000100111100",
            "T_RISE_TYP": "00000000000000000000000100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        },
        "$specify$10164": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000100100000",
            "T_FALL_TYP": "00000000000000000000000100100000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000100111100",
            "T_RISE_TYP": "00000000000000000000000100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "adder": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:22.4-28.3"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 7 ],
            "I1": [ 4 ],
            "I2": [ 5 ],
            "I3": [ 6 ],
            "O": [ 3 ]
          }
        },
        "carry": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:14.11-19.3"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 6 ],
            "CO": [ 2 ],
            "I0": [ 4 ],
            "I1": [ 5 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:6.8-6.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:6.11-6.12"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:9.8-9.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:9.12-9.14"
          }
        },
        "I3_OR_CI": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:13.7-13.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:5.9-5.10"
          }
        }
      }
    },
    "$paramod$c62809d38621e597e7269c2c8ac9a7a6f2e792d6\\SB_PLL40_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2156.1-2184.10"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2163.10-2163.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2161.16-2161.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2160.10-2160.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2165.10-2165.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2162.10-2162.14"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2158.10-2158.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2159.10-2159.22"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2157.10-2157.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2164.10-2164.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2168.10-2168.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2167.10-2167.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2166.10-2166.13"
          }
        }
      }
    },
    "$paramod$cebb85e0942b5455fa658e1d40abfaaf05fdddee\\SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1238.1-1470.10"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407$10185": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409$10186": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415$10187": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419$10188": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$683": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$684": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$685": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$686": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$687": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$688": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$689": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$690": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$691": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407$10185_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409$10186_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415$10187_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419$10188_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1244.16-1244.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1241.16-1241.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.16-1240.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.22-1240.27"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1239.16-1239.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.29-1240.31"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1243.16-1243.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.16-1242.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.22-1242.27"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1244.22-1244.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.29-1242.31"
          }
        }
      }
    },
    "$paramod\\SB_HFOSC\\CLKHF_DIV=811741232": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2395.1-2412.10"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2408.9-2408.14"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2407.8-2407.15"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2406.8-2406.15"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2396.8-2396.13"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2397.8-2397.13"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2398.8-2398.13"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2399.8-2399.13"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2400.8-2400.13"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2401.8-2401.13"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2402.8-2402.13"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2403.8-2403.13"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2404.8-2404.13"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2405.8-2405.13"
          }
        }
      }
    },
    "$paramod\\SB_LUT4\\LUT_INIT=16'0110100110010110": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:167.1-209.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$specify$594": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000110000010",
            "T_FALL_TYP": "00000000000000000000000110000010",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000111000001",
            "T_RISE_TYP": "00000000000000000000000111000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$595": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000101111011",
            "T_FALL_TYP": "00000000000000000000000101111011",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000110010000",
            "T_RISE_TYP": "00000000000000000000000110010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$596": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000101011111",
            "T_FALL_TYP": "00000000000000000000000101011111",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000101111011",
            "T_RISE_TYP": "00000000000000000000000101111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$597": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000100100000",
            "T_FALL_TYP": "00000000000000000000000100100000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000100111100",
            "T_RISE_TYP": "00000000000000000000000100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:169$12953": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:169"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "1", "1", "0", "1", "0", "0", "1" ],
            "B": [ "1", "0", "0", "1", "0", "1", "1", "0" ],
            "S": [ 6 ],
            "Y": [ 7, 8, 9, 10, 11, 12, 13, 14 ]
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:170$12954": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:170"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8, 9, 10 ],
            "B": [ 11, 12, 13, 14 ],
            "S": [ 5 ],
            "Y": [ 15, 16, 17, 18 ]
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:171$12955": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15, 16 ],
            "B": [ 17, 18 ],
            "S": [ 4 ],
            "Y": [ 19, 20 ]
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:172$12956": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:172"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "B": [ 20 ],
            "S": [ 3 ],
            "Y": [ 2 ]
          }
        }
      },
      "netnames": {
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:169$12953_Y": {
          "hide_name": 1,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:169"
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:170$12954_Y": {
          "hide_name": 1,
          "bits": [ 15, 16, 17, 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:170"
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:171$12955_Y": {
          "hide_name": 1,
          "bits": [ 19, 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171"
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:172$12956_Y": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:172"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:167.33-167.35"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:167.37-167.39"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:167.41-167.43"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:167.45-167.47"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:167.24-167.25"
          }
        },
        "s1": {
          "hide_name": 0,
          "bits": [ 19, 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171.13-171.15"
          }
        },
        "s2": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:170.13-170.15"
          }
        },
        "s3": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:169.13-169.15"
          }
        }
      }
    },
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1867.1-2151.10"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
        "$specify$719": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001010101",
            "T_FALL_TYP": "00000000000000000000000001011110",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001100101",
            "T_RISE_TYP": "00000000000000000000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$720": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000101101001",
            "T_RISE_TYP": "00000000000000000000000110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$721": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000101101101",
            "T_RISE_MIN": "00000000000000000000000100100101",
            "T_RISE_TYP": "00000000000000000000000101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$722": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011000101",
            "T_FALL_TYP": "00000000000000000000000011011010",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000011010001",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$723": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000101000001",
            "T_RISE_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$724": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000101000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$725": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000001101011",
            "T_FALL_TYP": "00000000000000000000000001110110",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000010111010",
            "T_RISE_TYP": "00000000000000000000000011001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$726": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000100011010",
            "T_FALL_TYP": "00000000000000000000000100111000",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000100110000",
            "T_RISE_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$727": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$728": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$729": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000011011100",
            "T_FALL_TYP": "00000000000000000000000011110011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000011010110",
            "T_RISE_TYP": "00000000000000000000000011101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$730": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000000110110010",
            "T_FALL_TYP": "00000000000000000000000111100000",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000000110110010",
            "T_RISE_TYP": "00000000000000000000000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$731": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000000111100010",
            "T_FALL_TYP": "00000000000000000000001000010101",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000000111100010",
            "T_RISE_TYP": "00000000000000000000001000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$732": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$733": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$734": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$735": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$736": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$737": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$738": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$739": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$740": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$741": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$742": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$743": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$744": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$745": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$746": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$747": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$748": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$749": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$750": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$751": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$752": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$753": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1868.34-1868.37"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1868.24-1868.27"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1868.29-1868.32"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1871.9-1871.13"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1868.8-1868.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1868.12-1868.14"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1868.16-1868.18"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1868.20-1868.22"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1869.9-1869.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1870.9-1870.10"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1868.39-1868.41"
          }
        }
      }
    },
    "ICESTORM_RAM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2897.1-3232.10"
      },
      "ports": {
        "RDATA_15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "RDATA_14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "RDATA_13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "RDATA_12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "RDATA_11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RDATA_10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RDATA_9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RDATA_8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RDATA_7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RDATA_6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "RDATA_5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "RDATA_4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "RDATA_3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "RDATA_2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "RDATA_1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "RDATA_0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR_10": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RADDR_9": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RADDR_8": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "RADDR_7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "RADDR_6": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "RADDR_5": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "RADDR_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RADDR_3": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "RADDR_2": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "RADDR_1": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RADDR_0": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR_10": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "WADDR_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WADDR_8": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "WADDR_7": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "WADDR_6": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "WADDR_5": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "WADDR_4": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "WADDR_3": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "WADDR_2": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "WADDR_1": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "WADDR_0": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "MASK_15": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "MASK_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "MASK_13": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "MASK_12": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "MASK_11": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "MASK_10": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "MASK_9": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "MASK_8": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "MASK_7": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASK_6": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "MASK_5": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "MASK_4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "MASK_3": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "MASK_2": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "MASK_1": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "MASK_0": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "WDATA_15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "WDATA_14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "WDATA_13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "WDATA_12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "WDATA_11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "WDATA_10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "WDATA_9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "WDATA_8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "WDATA_7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "WDATA_6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "WDATA_5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "WDATA_4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "WDATA_3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "WDATA_2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "WDATA_1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "WDATA_0": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK_0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.135-2903.141"
          }
        },
        "MASK_1": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.127-2903.133"
          }
        },
        "MASK_10": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.54-2903.61"
          }
        },
        "MASK_11": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.45-2903.52"
          }
        },
        "MASK_12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.36-2903.43"
          }
        },
        "MASK_13": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.27-2903.34"
          }
        },
        "MASK_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.18-2903.25"
          }
        },
        "MASK_15": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.9-2903.16"
          }
        },
        "MASK_2": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.119-2903.125"
          }
        },
        "MASK_3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.111-2903.117"
          }
        },
        "MASK_4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.103-2903.109"
          }
        },
        "MASK_5": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.95-2903.101"
          }
        },
        "MASK_6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.87-2903.93"
          }
        },
        "MASK_7": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.79-2903.85"
          }
        },
        "MASK_8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.71-2903.77"
          }
        },
        "MASK_9": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.63-2903.69"
          }
        },
        "RADDR_0": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2900.100-2900.107"
          }
        },
        "RADDR_1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2900.91-2900.98"
          }
        },
        "RADDR_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2900.9-2900.17"
          }
        },
        "RADDR_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2900.82-2900.89"
          }
        },
        "RADDR_3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2900.73-2900.80"
          }
        },
        "RADDR_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2900.64-2900.71"
          }
        },
        "RADDR_5": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2900.55-2900.62"
          }
        },
        "RADDR_6": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2900.46-2900.53"
          }
        },
        "RADDR_7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2900.37-2900.44"
          }
        },
        "RADDR_8": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2900.28-2900.35"
          }
        },
        "RADDR_9": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2900.19-2900.26"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2899.9-2899.13"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2899.15-2899.20"
          }
        },
        "RDATA_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.150-2898.157"
          }
        },
        "RDATA_1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.141-2898.148"
          }
        },
        "RDATA_10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.59-2898.67"
          }
        },
        "RDATA_11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.49-2898.57"
          }
        },
        "RDATA_12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.39-2898.47"
          }
        },
        "RDATA_13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.29-2898.37"
          }
        },
        "RDATA_14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.19-2898.27"
          }
        },
        "RDATA_15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.9-2898.17"
          }
        },
        "RDATA_2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.132-2898.139"
          }
        },
        "RDATA_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.123-2898.130"
          }
        },
        "RDATA_4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.114-2898.121"
          }
        },
        "RDATA_5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.105-2898.112"
          }
        },
        "RDATA_6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.96-2898.103"
          }
        },
        "RDATA_7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.87-2898.94"
          }
        },
        "RDATA_8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.78-2898.85"
          }
        },
        "RDATA_9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.69-2898.76"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2899.22-2899.24"
          }
        },
        "WADDR_0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2902.100-2902.107"
          }
        },
        "WADDR_1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2902.91-2902.98"
          }
        },
        "WADDR_10": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2902.9-2902.17"
          }
        },
        "WADDR_2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2902.82-2902.89"
          }
        },
        "WADDR_3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2902.73-2902.80"
          }
        },
        "WADDR_4": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2902.64-2902.71"
          }
        },
        "WADDR_5": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2902.55-2902.62"
          }
        },
        "WADDR_6": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2902.46-2902.53"
          }
        },
        "WADDR_7": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2902.37-2902.44"
          }
        },
        "WADDR_8": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2902.28-2902.35"
          }
        },
        "WADDR_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2902.19-2902.26"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2901.9-2901.13"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2901.15-2901.20"
          }
        },
        "WDATA_0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.150-2904.157"
          }
        },
        "WDATA_1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.141-2904.148"
          }
        },
        "WDATA_10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.59-2904.67"
          }
        },
        "WDATA_11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.49-2904.57"
          }
        },
        "WDATA_12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.39-2904.47"
          }
        },
        "WDATA_13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.29-2904.37"
          }
        },
        "WDATA_14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.19-2904.27"
          }
        },
        "WDATA_15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.9-2904.17"
          }
        },
        "WDATA_2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.132-2904.139"
          }
        },
        "WDATA_3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.123-2904.130"
          }
        },
        "WDATA_4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.114-2904.121"
          }
        },
        "WDATA_5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.105-2904.112"
          }
        },
        "WDATA_6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.96-2904.103"
          }
        },
        "WDATA_7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.87-2904.94"
          }
        },
        "WDATA_8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.78-2904.85"
          }
        },
        "WDATA_9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2904.69-2904.76"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2901.22-2901.24"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:212.1-244.10"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$758": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:213"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$760": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:213"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 5 ],
            "Y": [ 8 ]
          }
        },
        "$logic_or$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$759": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:213"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$logic_or$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$761": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:213"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 8 ],
            "Y": [ 2 ]
          }
        },
        "$specify$598": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001101001",
            "T_FALL_TYP": "00000000000000000000000001101001",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001111110",
            "T_RISE_TYP": "00000000000000000000000001111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$599": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011110101",
            "T_FALL_TYP": "00000000000000000000000011110101",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$600": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000010000101",
            "T_FALL_TYP": "00000000000000000000000010000101",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000011100111",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$758_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:213"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$760_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:213"
          }
        },
        "$logic_or$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$759_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:213"
          }
        },
        "$logic_or$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$761_Y": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:213"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:212.43-212.45"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:212.25-212.27"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:212.35-212.37"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:212.39-212.41"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:248.1-281.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$specify$601": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$602": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 4 ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:250.8-250.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:250.11-250.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:249.13-249.14"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:283.1-323.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$603": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$604": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$605": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:285.8-285.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:285.14-285.15"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:285.11-285.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:284.13-284.14"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:574.1-628.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:595$772": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:595"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:595$771": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:595"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$specify$627": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$628": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$629": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$630": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$631": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 8 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:595$772_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:595"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:595$771_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:595"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:576.8-576.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:576.17-576.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:576.11-576.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:575.13-575.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:576.14-576.15"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:685.1-739.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:706$779": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:706"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:706$778": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:706"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$specify$637": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$638": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$639": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$640": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$641": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 8 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:706$779_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:706"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:706$778_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:706"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:687.8-687.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:687.17-687.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:687.11-687.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:686.13-686.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:687.14-687.15"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:519.1-572.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:534$767": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:534"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:540$768": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:540"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:541$770": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:541"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 10 ],
            "Y": [ 11 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:534$766": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:534"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:541$769": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:541"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 10 ]
          }
        },
        "$specify$622": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 8 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$623": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$624": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$625": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ 9 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$626": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 11 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:534$767_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:534"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:540$768_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:540"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:541$770_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:541"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:534$766_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:534"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:541$769_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:541"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:521.8-521.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:521.17-521.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:521.11-521.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:520.13-520.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:521.14-521.15"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:630.1-683.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:645$774": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:645"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:651$775": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:651"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:652$777": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:652"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 10 ],
            "Y": [ 11 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:645$773": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:645"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:652$776": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:652"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 10 ]
          }
        },
        "$specify$632": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 8 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$633": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$634": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$635": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ 9 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$636": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 11 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:645$774_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:645"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:651$775_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:651"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:652$777_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:652"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:645$773_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:645"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:652$776_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:652"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:632.8-632.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:632.17-632.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:632.11-632.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:631.13-631.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:632.14-632.15"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:743.1-776.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$specify$642": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$643": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 4 ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:745.8-745.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:745.11-745.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:744.13-744.14"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:778.1-818.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$644": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$645": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$646": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:780.8-780.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:780.14-780.15"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:780.11-780.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:779.13-779.14"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1069.1-1123.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1090$790": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1090"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1090$789": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1090"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$specify$668": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$669": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$670": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000100001110000",
            "T_LIMIT_MIN": "00000000000000000000100001110000",
            "T_LIMIT_TYP": "00000000000000000000100001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$671": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$672": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 8 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1090$790_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1090"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1090$789_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1090"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1071.8-1071.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1071.17-1071.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1071.11-1071.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1070.13-1070.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1071.14-1071.15"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1180.1-1234.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1201$797": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1201"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1201$796": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1201"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$specify$678": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$679": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$680": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$681": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$682": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 8 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1201$797_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1201"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1201$796_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1201"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1182.8-1182.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1182.17-1182.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1182.11-1182.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1181.13-1181.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1182.14-1182.15"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1014.1-1067.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1029$785": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1029"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1035$786": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1035"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1036$788": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1036"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 10 ],
            "Y": [ 11 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1029$784": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1029"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1036$787": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1036"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 10 ]
          }
        },
        "$specify$663": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 8 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$664": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$665": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$666": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ 9 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$667": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 11 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1029$785_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1029"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1035$786_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1035"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1036$788_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1036"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1029$784_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1029"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1036$787_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1036"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1016.8-1016.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1016.17-1016.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1016.11-1016.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1015.13-1015.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1016.14-1016.15"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1125.1-1178.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1140$792": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1140"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1146$793": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1146"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1147$795": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1147"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 10 ],
            "Y": [ 11 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1140$791": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1140"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1147$794": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1147"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 10 ]
          }
        },
        "$specify$673": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 8 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$674": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$675": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$676": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ 9 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$677": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 11 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1140$792_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1140"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1146$793_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1146"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1147$795_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1147"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1140$791_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1140"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1147$794_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1147"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1127.8-1127.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1127.17-1127.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1127.11-1127.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1126.13-1126.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1127.14-1127.15"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:867.1-915.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:886$781": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:886"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$specify$651": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$652": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$653": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$654": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:886$781_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:886"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:869.8-869.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:869.14-869.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:868.13-868.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:869.11-869.12"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:964.1-1012.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:983$783": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:983"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$specify$659": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$660": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$661": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$662": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:983$783_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:983"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:966.8-966.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:966.14-966.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:965.13-965.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:966.11-966.12"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:820.1-865.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:838$780": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:838"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$specify$647": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$648": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$649": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$650": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:838$780_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:838"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:822.8-822.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:822.14-822.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:821.13-821.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:822.11-822.12"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:917.1-962.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:935$782": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:935"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$specify$655": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$656": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$657": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$658": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:935$782_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:935"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:919.8-919.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:919.14-919.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:918.13-918.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:919.11-919.12"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:372.1-420.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:391$763": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:391"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$specify$610": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$611": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$612": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$613": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:391$763_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:391"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:374.8-374.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:374.14-374.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:373.13-373.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:374.11-374.12"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:469.1-517.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:488$765": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:488"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$specify$618": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$619": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$620": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$621": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:488$765_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:488"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:471.8-471.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:471.14-471.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:470.13-470.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:471.11-471.12"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:325.1-370.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:343$762": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:343"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$specify$606": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$607": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$608": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$609": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:343$762_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:343"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:327.8-327.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:327.14-327.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:326.13-326.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:327.11-327.12"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:422.1-467.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:440$764": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:440"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$specify$614": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$615": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$616": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$617": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:440$764_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:440"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:424.8-424.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:424.14-424.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:423.13-423.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:424.11-424.12"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2587.1-2591.10"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2588.8-2588.16"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2589.9-2589.18"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:152.1-162.10"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:154.9-154.29"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:153.9-153.37"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:113.1-150.10"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:117.9-117.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:123.9-123.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:124.9-124.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:121.9-121.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:122.9-122.16"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:115.9-115.29"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:118.9-118.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:116.9-116.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:119.9-119.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:120.9-120.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:114.9-114.20"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2395.1-2412.10"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2408.9-2408.14"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2407.8-2407.15"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2406.8-2406.15"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2396.8-2396.13"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2397.8-2397.13"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2398.8-2398.13"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2399.8-2399.13"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2400.8-2400.13"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2401.8-2401.13"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2402.8-2402.13"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2403.8-2403.13"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2404.8-2404.13"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2405.8-2405.13"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2464.1-2504.10"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2495.9-2495.15"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2496.9-2496.16"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2494.9-2494.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2475.9-2475.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2474.9-2474.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2473.9-2473.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2472.9-2472.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2471.9-2471.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2470.9-2470.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2469.9-2469.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2468.9-2468.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2465.9-2465.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2483.9-2483.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2482.9-2482.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2481.9-2481.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2480.9-2480.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2479.9-2479.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2478.9-2478.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2477.9-2477.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2476.9-2476.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2493.9-2493.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2492.9-2492.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2491.9-2491.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2490.9-2490.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2489.9-2489.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2488.9-2488.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2487.9-2487.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2486.9-2486.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2466.9-2466.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2467.9-2467.15"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2484.9-2484.13"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2497.9-2497.13"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2498.9-2498.14"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2485.9-2485.13"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2499.9-2499.13"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2500.9-2500.14"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:7.1-111.10"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:10.9-10.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:16.9-16.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:17.9-17.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:14.9-14.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:15.9-15.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:11.9-11.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:9.9-9.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:12.9-12.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:13.9-13.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:8.9-8.20"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2593.1-2660.10"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2596.9-2596.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2602.9-2602.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2603.9-2603.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2600.9-2600.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2601.9-2601.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2597.9-2597.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2595.9-2595.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2598.9-2598.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2599.9-2599.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2594.9-2594.20"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2604.9-2604.15"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2605.9-2605.20"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2662.1-2724.10"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2665.9-2665.20"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2672.9-2672.13"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2671.9-2671.13"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2670.9-2670.14"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2669.9-2669.14"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2666.9-2666.17"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2664.9-2664.24"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2667.9-2667.18"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2668.9-2668.21"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2663.9-2663.19"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2561.1-2584.10"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2575.8-2575.17"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2574.8-2574.17"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2573.8-2573.17"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2572.8-2572.17"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2563.8-2563.15"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2562.8-2562.14"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2571.8-2571.16"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2570.8-2570.16"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2569.8-2569.16"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2568.8-2568.16"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2567.8-2567.16"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2566.8-2566.16"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2565.8-2565.16"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2564.8-2564.16"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2576.8-2576.15"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2577.8-2577.15"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2582.9-2582.15"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2578.8-2578.15"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2579.9-2579.16"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2580.9-2580.16"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2581.9-2581.16"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2440.1-2444.10"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2441.8-2441.10"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2442.9-2442.14"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2415.1-2420.10"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2418.9-2418.14"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2417.8-2417.15"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2416.8-2416.15"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "whitebox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:167.1-209.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$specify$594": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000110000010",
            "T_FALL_TYP": "00000000000000000000000110000010",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000111000001",
            "T_RISE_TYP": "00000000000000000000000111000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$595": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000101111011",
            "T_FALL_TYP": "00000000000000000000000101111011",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000110010000",
            "T_RISE_TYP": "00000000000000000000000110010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$596": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000101011111",
            "T_FALL_TYP": "00000000000000000000000101011111",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000101111011",
            "T_RISE_TYP": "00000000000000000000000101111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$597": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000100100000",
            "T_FALL_TYP": "00000000000000000000000100100000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000100111100",
            "T_RISE_TYP": "00000000000000000000000100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:169$754": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:169"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 6 ],
            "Y": [ 7, 8, 9, 10, 11, 12, 13, 14 ]
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:170$755": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:170"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8, 9, 10 ],
            "B": [ 11, 12, 13, 14 ],
            "S": [ 5 ],
            "Y": [ 15, 16, 17, 18 ]
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:171$756": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15, 16 ],
            "B": [ 17, 18 ],
            "S": [ 4 ],
            "Y": [ 19, 20 ]
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:172$757": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:172"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "B": [ 20 ],
            "S": [ 3 ],
            "Y": [ 2 ]
          }
        }
      },
      "netnames": {
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:169$754_Y": {
          "hide_name": 1,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:169"
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:170$755_Y": {
          "hide_name": 1,
          "bits": [ 15, 16, 17, 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:170"
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:171$756_Y": {
          "hide_name": 1,
          "bits": [ 19, 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171"
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:172$757_Y": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:172"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:167.33-167.35"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:167.37-167.39"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:167.41-167.43"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:167.45-167.47"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:167.24-167.25"
          }
        },
        "s1": {
          "hide_name": 0,
          "bits": [ 19, 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171.13-171.15"
          }
        },
        "s2": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:170.13-170.15"
          }
        },
        "s3": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:169.13-169.15"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2726.1-2894.10"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2728.18-2728.19"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2735.12-2735.19"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2737.13-2737.20"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2733.19-2733.28"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2733.8-2733.17"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2729.8-2729.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2728.21-2728.22"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2729.15-2729.20"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2728.15-2728.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2727.13-2727.15"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2729.22-2729.27"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2735.8-2735.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2727.8-2727.11"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2737.9-2737.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2728.24-2728.25"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2729.29-2729.34"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2730.17-2730.24"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2730.8-2730.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2736.16-2736.17"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2734.18-2734.26"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2734.8-2734.16"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2732.18-2732.26"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2732.8-2732.16"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2731.17-2731.24"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2731.8-2731.15"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2735.21-2735.30"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2737.22-2737.32"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2252.1-2284.10"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2261.10-2261.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2259.16-2259.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2258.10-2258.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2263.10-2263.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2260.10-2260.14"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2254.10-2254.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2256.10-2256.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2255.10-2255.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2257.10-2257.23"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2253.10-2253.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2262.10-2262.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2266.10-2266.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2265.10-2265.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2264.10-2264.13"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2287.1-2319.10"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2296.10-2296.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2294.16-2294.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2293.10-2293.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2298.10-2298.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2295.10-2295.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2288.10-2288.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2289.10-2289.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2291.10-2291.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2290.10-2290.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2292.10-2292.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2297.10-2297.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2301.10-2301.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2300.10-2300.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2299.10-2299.13"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2218.1-2249.10"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2227.10-2227.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2225.16-2225.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2224.10-2224.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2229.10-2229.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2226.10-2226.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2219.10-2219.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2220.10-2220.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2222.10-2222.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2221.10-2221.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2223.10-2223.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2228.10-2228.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2232.10-2232.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2231.10-2231.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2230.10-2230.13"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2156.1-2184.10"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2163.10-2163.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2161.16-2161.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2160.10-2160.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2165.10-2165.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2162.10-2162.14"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2158.10-2158.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2159.10-2159.22"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2157.10-2157.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2164.10-2164.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2168.10-2168.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2167.10-2167.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2166.10-2166.13"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2187.1-2215.10"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2194.10-2194.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2192.16-2192.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2191.10-2191.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2196.10-2196.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2193.10-2193.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2188.10-2188.20"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2189.10-2189.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2190.10-2190.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2195.10-2195.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2199.10-2199.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2198.10-2198.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2197.10-2197.13"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1238.1-1470.10"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407$798": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409$799": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415$800": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419$801": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$683": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$684": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$685": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$686": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$687": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$688": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$689": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$690": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$691": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407$798_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409$799_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415$800_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1415"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419$801_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1419"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1244.16-1244.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1241.16-1241.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.16-1240.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.22-1240.27"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1239.16-1239.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240.29-1240.31"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1243.16-1243.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.16-1242.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.22-1242.27"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1244.22-1244.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242.29-1242.31"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1472.1-1601.10"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1538$802": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1538"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1540$803": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1540"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1546$804": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1546"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1550$805": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1550"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$692": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$693": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$694": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$695": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$696": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$697": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$698": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$699": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$700": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1538$802_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1538"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1540$803_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1540"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1546$804_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1546"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1550$805_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1550"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1478.16-1478.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1475.16-1475.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1474.23-1474.28"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1474.16-1474.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1473.16-1473.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1474.30-1474.32"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1477.16-1477.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1476.16-1476.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1476.22-1476.27"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1478.22-1478.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1476.29-1476.31"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1734.1-1863.10"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1800$810": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1800"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1802$811": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1802"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1808$812": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1808"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1812$813": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1812"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$710": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$711": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$712": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$713": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$714": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$715": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$716": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$717": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$718": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1800$810_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1800"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1802$811_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1802"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1808$812_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1808"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1812$813_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1812"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1740.16-1740.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1737.16-1737.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1736.23-1736.28"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1736.16-1736.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1735.16-1735.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1736.30-1736.32"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1739.16-1739.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1738.23-1738.28"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1738.16-1738.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1740.22-1740.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1738.30-1738.32"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1603.1-1732.10"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$806": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671$807": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677$808": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1681$809": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1681"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$701": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$702": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$703": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$704": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$705": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$706": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$707": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$708": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$709": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$806_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671$807_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677$808_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1681$809_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1681"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1609.16-1609.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1606.16-1606.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1605.16-1605.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1605.22-1605.27"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1604.16-1604.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1605.29-1605.31"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1608.16-1608.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1607.23-1607.28"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1607.16-1607.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1609.22-1609.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1607.30-1607.32"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2423.1-2437.10"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2424.8-2424.14"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2429.9-2429.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2426.8-2426.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2430.9-2430.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2427.8-2427.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2431.9-2431.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2428.8-2428.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2425.8-2425.16"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2447.1-2461.10"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2453.9-2453.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2449.8-2449.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2454.9-2454.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2450.8-2450.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2455.9-2455.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2451.8-2451.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2448.8-2448.16"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2452.8-2452.13"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2507.1-2558.10"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2551.9-2551.15"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2550.9-2550.15"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2549.9-2549.15"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2548.9-2548.15"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2555.9-2555.16"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2554.9-2554.16"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2553.9-2553.16"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2552.9-2552.16"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2527.9-2527.11"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2544.9-2544.11"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2545.9-2545.12"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2539.9-2539.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2518.9-2518.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2517.9-2517.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2516.9-2516.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2515.9-2515.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2514.9-2514.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2513.9-2513.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2512.9-2512.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2511.9-2511.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2508.9-2508.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2526.9-2526.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2525.9-2525.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2524.9-2524.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2523.9-2523.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2522.9-2522.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2521.9-2521.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2520.9-2520.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2519.9-2519.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2538.9-2538.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2537.9-2537.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2536.9-2536.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2535.9-2535.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2534.9-2534.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2533.9-2533.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2532.9-2532.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2531.9-2531.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2509.9-2509.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2510.9-2510.15"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2529.9-2529.13"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2546.9-2546.13"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2547.9-2547.14"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2530.9-2530.14"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2528.9-2528.11"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2542.9-2542.11"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2543.9-2543.12"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2540.9-2540.15"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2541.9-2541.16"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2331.1-2392.10"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2332.15-2332.22"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2335.14-2335.24"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2335.26-2335.31"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2333.15-2333.21"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2336.20-2336.27"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2334.14-2334.22"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2335.49-2335.57"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2335.42-2335.47"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2335.33-2335.40"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2335.8-2335.12"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2324.1-2329.10"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2325.8-2325.12"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2327.8-2327.10"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2326.8-2326.10"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "toplevel.v:44.1-140.10"
      },
      "ports": {
        "led": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        }
      },
      "cells": {
        "OSCInst0": {
          "hide_name": 0,
          "type": "SB_HFOSC",
          "parameters": {
            "CLKHF_DIV": "0b00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:63.33-67.3"
          },
          "port_directions": {
            "CLKHF": "output",
            "CLKHFEN": "input",
            "CLKHFPU": "input"
          },
          "connections": {
            "CLKHF": [ 10 ],
            "CLKHFEN": [ "1" ],
            "CLKHFPU": [ "1" ]
          }
        },
        "clk_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 11 ],
            "D": [ 12 ],
            "Q": [ 13 ]
          }
        },
        "clk_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 13 ],
            "O": [ 12 ]
          }
        },
        "clk_pll_proc_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 11 ],
            "I3": [ 14 ],
            "O": [ 15 ]
          }
        },
        "clk_proc_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 13 ],
            "I3": [ 14 ],
            "O": [ 16 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 17 ],
            "E": [ 18 ],
            "Q": [ 19 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 20 ],
            "E": [ 18 ],
            "Q": [ 21 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 22 ],
            "E": [ 18 ],
            "Q": [ 23 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 24 ],
            "I1": [ 25 ],
            "I2": [ 22 ],
            "I3": [ 26 ],
            "O": [ 27 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_I2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 28 ],
            "I3": [ 29 ],
            "O": [ 24 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 30 ],
            "I2": [ 31 ],
            "I3": [ 32 ],
            "O": [ 22 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 33 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 32 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 36 ],
            "I3": [ 37 ],
            "O": [ 33 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 38 ],
            "I1": [ 39 ],
            "I2": [ 40 ],
            "I3": [ 41 ],
            "O": [ 34 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 42 ],
            "I2": [ 43 ],
            "I3": [ 37 ],
            "O": [ 40 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 37 ],
            "CO": [ 44 ],
            "I0": [ 42 ],
            "I1": [ 43 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101101111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 45 ],
            "I2": [ 37 ],
            "I3": [ 46 ],
            "O": [ 43 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 31 ],
            "I3": [ 48 ],
            "O": [ 20 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 49 ],
            "I1": [ 50 ],
            "I2": [ 51 ],
            "I3": [ 52 ],
            "O": [ 48 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 54 ],
            "I3": [ 55 ],
            "O": [ 49 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 56 ],
            "I2": [ 57 ],
            "I3": [ 58 ],
            "O": [ 50 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 60 ],
            "I3": [ 61 ],
            "O": [ 58 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 63 ],
            "I3": [ 64 ],
            "O": [ 60 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 65 ],
            "I2": [ 66 ],
            "I3": [ 67 ],
            "O": [ 51 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 68 ],
            "I3": [ 69 ],
            "O": [ 66 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 70 ],
            "I3": [ 71 ],
            "O": [ 68 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 73 ],
            "I3": [ 74 ],
            "O": [ 70 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 75 ],
            "E": [ 18 ],
            "Q": [ 76 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 77 ],
            "I2": [ 31 ],
            "I3": [ 78 ],
            "O": [ 75 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 79 ],
            "I1": [ 80 ],
            "I2": [ 81 ],
            "I3": [ 82 ],
            "O": [ 78 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 54 ],
            "I3": [ 83 ],
            "O": [ 79 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 56 ],
            "I2": [ 84 ],
            "I3": [ 85 ],
            "O": [ 80 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 86 ],
            "I3": [ 87 ],
            "O": [ 85 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 65 ],
            "I2": [ 88 ],
            "I3": [ 89 ],
            "O": [ 81 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 90 ],
            "I3": [ 91 ],
            "O": [ 89 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 92 ],
            "I3": [ 93 ],
            "O": [ 90 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 73 ],
            "I2": [ 94 ],
            "I3": [ 74 ],
            "O": [ 92 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 95 ],
            "E": [ 18 ],
            "Q": [ 96 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 97 ],
            "I2": [ 31 ],
            "I3": [ 98 ],
            "O": [ 95 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 99 ],
            "I2": [ 100 ],
            "I3": [ 101 ],
            "O": [ 98 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 54 ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 99 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 65 ],
            "I2": [ 104 ],
            "I3": [ 105 ],
            "O": [ 100 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 106 ],
            "I3": [ 107 ],
            "O": [ 105 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 108 ],
            "I3": [ 70 ],
            "O": [ 106 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 94 ],
            "I2": [ 109 ],
            "I3": [ 74 ],
            "O": [ 108 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 56 ],
            "I2": [ 110 ],
            "I3": [ 111 ],
            "O": [ 101 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 112 ],
            "I2": [ 113 ],
            "I3": [ 114 ],
            "O": [ 111 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 109 ],
            "O": [ 112 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 109 ],
            "I3": [ 113 ],
            "O": [ 119 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 97 ],
            "I2": [ 45 ],
            "I3": [ 120 ],
            "O": [ 113 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 38 ],
            "I2": [ 119 ],
            "I3": [ 121 ],
            "O": [ 114 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 122 ],
            "E": [ 18 ],
            "Q": [ 123 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 122 ],
            "I1": [ 124 ],
            "I2": [ 75 ],
            "I3": [ 95 ],
            "O": [ 125 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 126 ],
            "I2": [ 31 ],
            "I3": [ 127 ],
            "O": [ 122 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 127 ],
            "I1": [ 128 ],
            "I2": [ 98 ],
            "I3": [ 129 ],
            "O": [ 130 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 131 ],
            "I1": [ 132 ],
            "I2": [ 133 ],
            "I3": [ 134 ],
            "O": [ 127 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 135 ],
            "I2": [ 136 ],
            "I3": [ 137 ],
            "O": [ 131 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 138 ],
            "O": [ 135 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 138 ],
            "I3": [ 136 ],
            "O": [ 139 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 126 ],
            "I2": [ 45 ],
            "I3": [ 140 ],
            "O": [ 136 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 38 ],
            "I2": [ 139 ],
            "I3": [ 141 ],
            "O": [ 137 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 138 ],
            "I2": [ 142 ],
            "I3": [ 143 ],
            "O": [ 141 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101101111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 126 ],
            "I1": [ 45 ],
            "I2": [ 37 ],
            "I3": [ 140 ],
            "O": [ 142 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 56 ],
            "I3": [ 144 ],
            "O": [ 132 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 54 ],
            "I2": [ 145 ],
            "I3": [ 146 ],
            "O": [ 133 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 147 ],
            "I3": [ 148 ],
            "O": [ 146 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 65 ],
            "I2": [ 149 ],
            "I3": [ 150 ],
            "O": [ 134 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 151 ],
            "I3": [ 152 ],
            "O": [ 149 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 153 ],
            "I3": [ 154 ],
            "O": [ 150 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 155 ],
            "I3": [ 92 ],
            "O": [ 153 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 109 ],
            "I2": [ 138 ],
            "I3": [ 74 ],
            "O": [ 155 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 124 ],
            "E": [ 18 ],
            "Q": [ 156 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 31 ],
            "I3": [ 128 ],
            "O": [ 124 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 158 ],
            "I1": [ 159 ],
            "I2": [ 160 ],
            "I3": [ 161 ],
            "O": [ 128 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 162 ],
            "I2": [ 163 ],
            "I3": [ 164 ],
            "O": [ 158 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 165 ],
            "O": [ 162 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 165 ],
            "I3": [ 163 ],
            "O": [ 166 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 45 ],
            "I2": [ 157 ],
            "I3": [ 167 ],
            "O": [ 163 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 38 ],
            "I2": [ 168 ],
            "I3": [ 166 ],
            "O": [ 164 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 169 ],
            "I3": [ 170 ],
            "O": [ 168 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010110101111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 45 ],
            "I1": [ 157 ],
            "I2": [ 37 ],
            "I3": [ 167 ],
            "O": [ 169 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 56 ],
            "I3": [ 171 ],
            "O": [ 159 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 172 ],
            "I3": [ 61 ],
            "O": [ 171 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 59 ],
            "I3": [ 172 ],
            "O": [ 57 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 62 ],
            "I3": [ 173 ],
            "O": [ 172 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 174 ],
            "I3": [ 175 ],
            "O": [ 61 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 54 ],
            "I2": [ 176 ],
            "I3": [ 177 ],
            "O": [ 160 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 65 ],
            "I2": [ 178 ],
            "I3": [ 179 ],
            "O": [ 161 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 180 ],
            "I3": [ 68 ],
            "O": [ 179 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 181 ],
            "I3": [ 108 ],
            "O": [ 180 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 138 ],
            "I2": [ 165 ],
            "I3": [ 74 ],
            "O": [ 181 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 182 ],
            "E": [ 18 ],
            "Q": [ 183 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 182 ],
            "I1": [ 184 ],
            "I2": [ 185 ],
            "I3": [ 186 ],
            "O": [ 25 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 187 ],
            "I2": [ 31 ],
            "I3": [ 129 ],
            "O": [ 182 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 38 ],
            "I2": [ 188 ],
            "I3": [ 189 ],
            "O": [ 129 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 190 ],
            "I2": [ 36 ],
            "I3": [ 191 ],
            "O": [ 38 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 192 ],
            "I2": [ 193 ],
            "I3": [ 194 ],
            "O": [ 188 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101101111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 187 ],
            "I1": [ 45 ],
            "I2": [ 37 ],
            "I3": [ 195 ],
            "O": [ 193 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 194 ],
            "CO": [ 170 ],
            "I0": [ 192 ],
            "I1": [ 193 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 170 ],
            "CO": [ 143 ],
            "I0": [ 165 ],
            "I1": [ 169 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 196 ],
            "CO": [ 194 ],
            "I0": [ 197 ],
            "I1": [ 198 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 199 ],
            "CO": [ 196 ],
            "I0": [ 200 ],
            "I1": [ 201 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 44 ],
            "CO": [ 199 ],
            "I0": [ 202 ],
            "I1": [ 203 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101101111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 204 ],
            "I1": [ 45 ],
            "I2": [ 37 ],
            "I3": [ 205 ],
            "O": [ 201 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 197 ],
            "I2": [ 198 ],
            "I3": [ 196 ],
            "O": [ 206 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010110101111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 45 ],
            "I1": [ 207 ],
            "I2": [ 37 ],
            "I3": [ 208 ],
            "O": [ 198 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 54 ],
            "I1": [ 209 ],
            "I2": [ 210 ],
            "I3": [ 211 ],
            "O": [ 189 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 184 ],
            "E": [ 18 ],
            "Q": [ 212 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 31 ],
            "I3": [ 213 ],
            "O": [ 184 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 54 ],
            "I2": [ 214 ],
            "I3": [ 215 ],
            "O": [ 213 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 216 ],
            "I3": [ 217 ],
            "O": [ 214 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101011011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 59 ],
            "I1": [ 62 ],
            "I2": [ 218 ],
            "I3": [ 219 ],
            "O": [ 216 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 62 ],
            "I3": [ 218 ],
            "O": [ 102 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 220 ],
            "I3": [ 74 ],
            "O": [ 218 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 221 ],
            "I2": [ 222 ],
            "I3": [ 223 ],
            "O": [ 215 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 197 ],
            "O": [ 221 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 185 ],
            "E": [ 18 ],
            "Q": [ 224 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 204 ],
            "I2": [ 31 ],
            "I3": [ 225 ],
            "O": [ 185 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 54 ],
            "I2": [ 226 ],
            "I3": [ 227 ],
            "O": [ 225 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 228 ],
            "I3": [ 229 ],
            "O": [ 226 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 230 ],
            "I3": [ 148 ],
            "O": [ 228 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 59 ],
            "I3": [ 230 ],
            "O": [ 145 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 62 ],
            "I3": [ 231 ],
            "O": [ 230 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 232 ],
            "I3": [ 233 ],
            "O": [ 148 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 59 ],
            "I1": [ 234 ],
            "I2": [ 235 ],
            "I3": [ 236 ],
            "O": [ 227 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 200 ],
            "O": [ 234 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 56 ],
            "I2": [ 237 ],
            "I3": [ 238 ],
            "O": [ 235 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 38 ],
            "I2": [ 239 ],
            "I3": [ 240 ],
            "O": [ 237 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 59 ],
            "I3": [ 200 ],
            "O": [ 239 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 200 ],
            "I2": [ 201 ],
            "I3": [ 199 ],
            "O": [ 240 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 65 ],
            "I2": [ 241 ],
            "I3": [ 242 ],
            "O": [ 236 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 243 ],
            "I3": [ 153 ],
            "O": [ 241 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 244 ],
            "I3": [ 245 ],
            "O": [ 243 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 192 ],
            "I3": [ 74 ],
            "O": [ 244 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 197 ],
            "I2": [ 200 ],
            "I3": [ 74 ],
            "O": [ 245 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 186 ],
            "E": [ 18 ],
            "Q": [ 246 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 247 ],
            "I2": [ 31 ],
            "I3": [ 248 ],
            "O": [ 186 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 33 ],
            "I1": [ 248 ],
            "I2": [ 34 ],
            "I3": [ 35 ],
            "O": [ 249 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 54 ],
            "I2": [ 250 ],
            "I3": [ 251 ],
            "O": [ 248 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 55 ],
            "I3": [ 67 ],
            "O": [ 250 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 252 ],
            "I3": [ 253 ],
            "O": [ 55 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 59 ],
            "I3": [ 252 ],
            "O": [ 176 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 218 ],
            "I3": [ 254 ],
            "O": [ 252 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 255 ],
            "I3": [ 256 ],
            "O": [ 67 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 257 ],
            "I2": [ 258 ],
            "I3": [ 259 ],
            "O": [ 251 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 38 ],
            "I1": [ 260 ],
            "I2": [ 261 ],
            "I3": [ 262 ],
            "O": [ 257 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 202 ],
            "I2": [ 203 ],
            "I3": [ 44 ],
            "O": [ 260 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101101111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 247 ],
            "I1": [ 45 ],
            "I2": [ 37 ],
            "I3": [ 263 ],
            "O": [ 203 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 62 ],
            "I3": [ 202 ],
            "O": [ 261 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 62 ],
            "I3": [ 264 ],
            "O": [ 262 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 202 ],
            "O": [ 264 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 56 ],
            "I3": [ 57 ],
            "O": [ 258 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 65 ],
            "I2": [ 265 ],
            "I3": [ 66 ],
            "O": [ 259 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 266 ],
            "I3": [ 180 ],
            "O": [ 265 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 267 ],
            "I3": [ 268 ],
            "O": [ 266 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 200 ],
            "I2": [ 202 ],
            "I3": [ 74 ],
            "O": [ 267 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 192 ],
            "I2": [ 197 ],
            "I3": [ 74 ],
            "O": [ 268 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 269 ],
            "I1": [ 31 ],
            "I2": [ 270 ],
            "I3": [ 271 ],
            "O": [ 17 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 270 ],
            "I3": [ 271 ],
            "O": [ 272 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 56 ],
            "I2": [ 238 ],
            "I3": [ 273 ],
            "O": [ 270 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 274 ],
            "I3": [ 275 ],
            "O": [ 273 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 276 ],
            "I3": [ 277 ],
            "O": [ 274 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 73 ],
            "I3": [ 74 ],
            "O": [ 276 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 94 ],
            "I2": [ 109 ],
            "I3": [ 74 ],
            "O": [ 277 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 278 ],
            "I3": [ 279 ],
            "O": [ 275 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 138 ],
            "I2": [ 165 ],
            "I3": [ 74 ],
            "O": [ 278 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 192 ],
            "I2": [ 197 ],
            "I3": [ 74 ],
            "O": [ 279 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 280 ],
            "I3": [ 281 ],
            "O": [ 271 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 65 ],
            "I2": [ 242 ],
            "I3": [ 229 ],
            "O": [ 280 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 154 ],
            "I3": [ 151 ],
            "O": [ 242 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 93 ],
            "I3": [ 282 ],
            "O": [ 154 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 283 ],
            "I2": [ 72 ],
            "I3": [ 74 ],
            "O": [ 93 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 284 ],
            "I3": [ 285 ],
            "O": [ 151 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 152 ],
            "I3": [ 147 ],
            "O": [ 229 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 286 ],
            "I3": [ 287 ],
            "O": [ 152 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 288 ],
            "I3": [ 289 ],
            "O": [ 147 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 290 ],
            "E": [ 291 ],
            "Q": [ 14 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 292 ],
            "I1": [ 28 ],
            "I2": [ 29 ],
            "I3": [ 18 ],
            "O": [ 290 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 293 ],
            "I3": [ 291 ],
            "O": [ 294 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 295 ],
            "I2": [ 296 ],
            "I3": [ 18 ],
            "O": [ 291 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 297 ],
            "I3": [ 295 ],
            "O": [ 298 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 297 ],
            "I3": [ 295 ],
            "O": [ 299 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 300 ],
            "I2": [ 301 ],
            "I3": [ 299 ],
            "O": [ 293 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 300 ],
            "I2": [ 301 ],
            "I3": [ 298 ],
            "O": [ 18 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 302 ],
            "I1": [ 303 ],
            "I2": [ 304 ],
            "I3": [ 305 ],
            "O": [ 295 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 306 ],
            "I1": [ 307 ],
            "I2": [ 308 ],
            "I3": [ 309 ],
            "O": [ 302 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 310 ],
            "I1": [ 311 ],
            "I2": [ 312 ],
            "I3": [ 313 ],
            "O": [ 303 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 314 ],
            "I1": [ 315 ],
            "I2": [ 316 ],
            "I3": [ 317 ],
            "O": [ 304 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 318 ],
            "I1": [ 319 ],
            "I2": [ 320 ],
            "I3": [ 321 ],
            "O": [ 305 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 296 ],
            "I3": [ 298 ],
            "O": [ 322 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 296 ],
            "I3": [ 299 ],
            "O": [ 323 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 324 ],
            "I2": [ 325 ],
            "I3": [ 326 ],
            "O": [ 296 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 327 ],
            "I1": [ 328 ],
            "I2": [ 324 ],
            "I3": [ 325 ],
            "O": [ 300 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 329 ],
            "I1": [ 330 ],
            "I2": [ 331 ],
            "I3": [ 332 ],
            "O": [ 325 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 333 ],
            "I1": [ 334 ],
            "I2": [ 335 ],
            "I3": [ 336 ],
            "O": [ 326 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 327 ],
            "I1": [ 337 ],
            "I2": [ 328 ],
            "I3": [ 338 ],
            "O": [ 335 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 339 ],
            "I3": [ 336 ],
            "O": [ 301 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 337 ],
            "I1": [ 338 ],
            "I2": [ 333 ],
            "I3": [ 334 ],
            "O": [ 339 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 340 ],
            "I1": [ 341 ],
            "I2": [ 342 ],
            "I3": [ 343 ],
            "O": [ 336 ]
          }
        },
        "data_mem_inst.data_block.0.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "x0x1x1x0x1x0x0x1x0x0x1x0x1x1x1x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x0x00000110010101000001011100000100000101100001000000011111100011011001111100111111000111100101110110011110010110110001111100111000100101110000010100001100110100101",
            "INIT_1": "x0x1x1x0x1x1x1x1x0x1x1x0x1x1x1x0x0x0x1x0x1x1x1x0x0x1x1x1x0x0x1x0x0x1x1x0x0x1x0x0x0x1x1x1x0x0x1x1x0x1x1x1x0x1x1x1x0x1x1x0x1x1x1x1x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x1x1x1x0x0x1x1x0x0x1x0x1x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x0x1x0x1x0x1x1x1x0x1x0x0",
            "INIT_2": "x0x1x1x0x1x1x1x1x0x0x1x0x0x0x0x0x0x1x1x0x0x1x1x1x0x0x1x0x1x1x1x0x0x1x1x0x1x1x1x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x0x0x1x0x1x1x0x0x1x1x0x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x0x1x0x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0",
            "INIT_3": "x0x1x1x0x0x1x0x1x0x1x1x0x0x1x1x0x0x1x1x0x1x1x0x1x0x0x1x0x0x0x0x0x0x1x0x1x0x0x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x1x0x0x0x1x1x0x0x0x0x1x0x1x1x1x0x0x1x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x0x1x0x1x1x0x0x0x1x0x0x1x1x0x1x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0",
            "INIT_4": "x0x0x1x0x1x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x0x1x0x1x0x1x1x1x0x1x0x0x0x1x1x0x1x0x0x1x0x0x1x0x1x1x1x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0",
            "INIT_5": "x0x1x1x0x0x1x0x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x1x0x1x1x0x1x1x1x0x0x0x1x0x1x1x1x0x0x1x1x1x0x0x1x0x0x1x1x0x0x1x0x0x0x1x1x1x0x0x1x1x0x1x1x1x0x1x1x1x0x1x1x0x1x1x1x1x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x1x1x1x0x0x1x1",
            "INIT_6": "x0x1x1x0x0x1x0x1x0x0x1x0x1x1x0x0x0x1x0x0x1x1x0x1x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x1x1x1x1x0x0x1x0x0x0x0x0x0x1x1x0x0x1x1x1x0x0x1x0x1x1x1x0x0x1x1x0x1x1x1x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x0x0x1x0x1x1x0x0x1x1x0x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0",
            "INIT_7": "x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x1x1x0x0x1x1x0x0x1x1x0x1x1x0x1x0x0x1x0x0x0x0x0x0x1x0x1x0x0x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x1x0x0x0x1x1x0x0x0x0x1x0x1x1x1x0x0x1x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x0",
            "INIT_8": "x0x1x1x1x0x1x1x1x0x1x1x0x1x1x1x1x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x1x1x1x0x0x1x1x0x0x1x0x1x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x0x1x0x1x0x1x1x1x0x1x0x0x0x1x1x0x1x0x0x1x0x0x1x0x1x1x1x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x0x0",
            "INIT_9": "x0x0x1x0x0x0x0x0x0x1x1x0x1x0x0x1x0x1x1x0x0x1x1x0x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x0x1x0x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x1x0x1x1x0x1x1x1x0x0x0x1x0x1x1x1x0x0x1x1x1x0x0x1x0x0x1x1x0x0x1x0x0x0x1x1x1x0x0x1x1",
            "INIT_A": "x0x1x1x1x0x1x0x0x0x1x1x0x0x0x0x1x0x1x1x1x0x0x1x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x0x1x0x1x1x0x0x0x1x0x0x1x1x0x1x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x1x1x1x1x0x0x1x0x0x0x0x0x0x1x1x0x0x1x1x1x0x0x1x0x1x1x1x0x0x1x1x0x1x1x1x0x0x0x1x0x0x0x0x0",
            "INIT_B": "x0x0x1x0x1x1x1x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x1x1x0x0x1x1x0x0x1x1x0x1x1x0x1x0x0x1x0x0x0x0x0x0x1x0x1x0x0x1x1x0x1x1x1x0x0x1x1",
            "INIT_C": "x0x1x1x0x1x1x1x0x0x0x1x0x1x1x1x0x0x1x1x1x0x0x1x0x0x1x1x0x0x1x0x0x0x1x1x1x0x0x1x1x0x1x1x1x0x1x1x1x0x1x1x0x1x1x1x1x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x1x1x1x0x0x1x1x0x0x1x0x1x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x0x1x0x1x0x1x1x1x0x1x0x0x0x1x1x0x1x0x0x1",
            "INIT_D": "x0x0x1x0x0x0x0x0x0x1x1x0x0x1x1x1x0x0x1x0x1x1x1x0x0x1x1x0x1x1x1x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x0x0x1x0x1x1x0x0x1x1x0x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x0x1x0x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x1",
            "INIT_E": "x0x1x1x0x0x1x1x0x0x1x1x0x1x1x0x1x0x0x1x0x0x0x0x0x0x1x0x1x0x0x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x1x0x0x0x1x1x0x0x0x0x1x0x1x1x1x0x0x1x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x0x1x0x1x1x0x0x0x1x0x0x1x1x0x1x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x1x1x1x1",
            "INIT_F": "x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x0x1x0x1x0x1x1x1x0x1x0x0x0x1x1x0x1x0x0x1x0x0x1x0x1x1x1x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:298.4-309.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 224, 212, 183, 156, 123, 96, 76, 21, 19, "0", "0" ],
            "RCLK": [ 13 ],
            "RCLKE": [ 293 ],
            "RDATA": [ 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359 ],
            "RE": [ "1" ],
            "WADDR": [ 224, 212, 183, 156, 123, 96, 76, 21, 19, "0", "0" ],
            "WCLK": [ 13 ],
            "WCLKE": [ 323 ],
            "WDATA": [ 360, "0", 361, "0", 362, "0", 363, "0", 364, "0", 365, "0", 366, "0", 367, "0" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.data_block.0.0.0_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 368 ],
            "I2": [ 369 ],
            "I3": [ 356 ],
            "O": [ 366 ]
          }
        },
        "data_mem_inst.data_block.0.0.0_WDATA_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 370 ],
            "I2": [ 369 ],
            "I3": [ 354 ],
            "O": [ 365 ]
          }
        },
        "data_mem_inst.data_block.0.0.0_WDATA_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 371 ],
            "I2": [ 369 ],
            "I3": [ 352 ],
            "O": [ 364 ]
          }
        },
        "data_mem_inst.data_block.0.0.0_WDATA_4_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 372 ],
            "I2": [ 369 ],
            "I3": [ 350 ],
            "O": [ 363 ]
          }
        },
        "data_mem_inst.data_block.0.0.0_WDATA_5_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 373 ],
            "I2": [ 369 ],
            "I3": [ 348 ],
            "O": [ 362 ]
          }
        },
        "data_mem_inst.data_block.0.0.0_WDATA_6_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 374 ],
            "I2": [ 369 ],
            "I3": [ 346 ],
            "O": [ 361 ]
          }
        },
        "data_mem_inst.data_block.0.0.0_WDATA_7_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 375 ],
            "I2": [ 369 ],
            "I3": [ 344 ],
            "O": [ 360 ]
          }
        },
        "data_mem_inst.data_block.0.0.0_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 376 ],
            "I2": [ 369 ],
            "I3": [ 358 ],
            "O": [ 367 ]
          }
        },
        "data_mem_inst.data_block.0.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 23 ],
            "I1": [ 377 ],
            "I2": [ 246 ],
            "I3": [ 378 ],
            "O": [ 369 ]
          }
        },
        "data_mem_inst.data_block.1.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "x0x1x1x0x1x1x1x0x0x0x1x0x1x1x1x0x0x1x1x1x0x0x1x0x0x1x1x0x0x1x0x0x0x1x1x1x0x0x1x1x0x1x1x1x0x1x1x10001110011111101001111001111100100011101000100000001110100000101001011001101001000101100001010000010110000000010001111001001000100111101001100100001110001000001",
            "INIT_1": "x0x0x1x0x0x0x0x0x0x1x1x0x0x1x1x1x0x0x1x0x1x1x1x0x0x1x1x0x1x1x1x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x0x0x1x0x1x1x0x0x1x1x0x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x0x1x0x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x1",
            "INIT_2": "x0x1x1x0x0x1x1x0x0x1x1x0x1x1x0x1x0x0x1x0x0x0x0x0x0x1x0x1x0x0x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x1x0x0x0x1x1x0x0x0x0x1x0x1x1x1x0x0x1x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x0x1x0x1x1x0x0x0x1x0x0x1x1x0x1x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x1x1x1x1",
            "INIT_3": "x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x0x1x0x1x0x1x1x1x0x1x0x0x0x1x1x0x1x0x0x1x0x0x1x0x1x1x1x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1",
            "INIT_4": "x0x0x1x0x0x0x0x0x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x1x0x1x1x0x1x1x1x0x0x0x1x0x1x1x1x0x0x1x1x1x0x0x1x0x0x1x1x0x0x1x0x0x0x1x1x1x0x0x1x1x0x1x1x1x0x1x1x1x0x1x1x0x1x1x1x1x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x1x1x1x0x0x1x1x0x0x1x0x1x1x0x0",
            "INIT_5": "x0x0x1x0x1x1x0x0x0x1x0x0x1x1x0x1x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x1x1x1x1x0x0x1x0x0x0x0x0x0x1x1x0x0x1x1x1x0x0x1x0x1x1x1x0x0x1x1x0x1x1x1x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x0x0x1x0x1x1x0x0x1x1x0x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x0x1x0x1",
            "INIT_6": "x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x1x1x0x0x1x1x0x0x1x1x0x1x1x0x1x0x0x1x0x0x0x0x0x0x1x0x1x0x0x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x1x0x0x0x1x1x0x0x0x0x1x0x1x1x1x0x0x1x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1",
            "INIT_7": "x0x1x1x0x1x1x1x1x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x1x1x1x0x0x1x1x0x0x1x0x1x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x0x1x0x1x0x1x1x1x0x1x0x0x0x1x1x0x1x0x0x1x0x0x1x0x1x1x1x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0",
            "INIT_8": "x0x1x1x0x1x0x0x1x0x1x1x0x0x1x1x0x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x0x1x0x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x1x0x1x1x0x1x1x1x0x0x0x1x0x1x1x1x0x0x1x1x1x0x0x1x0x0x1x1x0x0x1x0x0x0x1x1x1x0x0x1x1x0x1x1x1x0x1x1x1",
            "INIT_9": "x0x1x1x0x0x0x0x1x0x1x1x1x0x0x1x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x0x1x0x1x1x0x0x0x1x0x0x1x1x0x1x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x1x1x1x1x0x0x1x0x0x0x0x0x0x1x1x0x0x1x1x1x0x0x1x0x1x1x1x0x0x1x1x0x1x1x1x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0",
            "INIT_A": "x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x1x1x0x0x1x1x0x0x1x1x0x1x1x0x1x0x0x1x0x0x0x0x0x0x1x0x1x0x0x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x1x0x0",
            "INIT_B": "x0x0x1x0x1x1x1x0x0x1x1x1x0x0x1x0x0x1x1x0x0x1x0x0x0x1x1x1x0x0x1x1x0x1x1x1x0x1x1x1x0x1x1x0x1x1x1x1x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x1x1x1x0x0x1x1x0x0x1x0x1x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x0x1x0x1x0x1x1x1x0x1x0x0x0x1x1x0x1x0x0x1x0x0x1x0x1x1x1x0",
            "INIT_C": "x0x1x1x0x0x1x1x1x0x0x1x0x1x1x1x0x0x1x1x0x1x1x1x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x0x0x1x0x1x1x0x0x1x1x0x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x0x1x0x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x1x0x1x1x0x1x1x1x0",
            "INIT_D": "x0x1x1x0x1x1x0x1x0x0x1x0x0x0x0x0x0x1x0x1x0x0x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x1x0x0x0x1x1x0x0x0x0x1x0x1x1x1x0x0x1x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x0x1x0x1x1x0x0x0x1x0x0x1x1x0x1x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x1x1x1x1x0x0x1x0x0x0x0x0",
            "INIT_E": "x0x0x1x0x0x0x0x0x0x1x1x0x0x1x0x1x0x1x1x1x0x1x0x0x0x1x1x0x1x0x0x1x0x0x1x0x1x1x1x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x1x1x0x0x1x1x0",
            "INIT_F": "x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x1x0x1x1x0x1x1x1x0x0x0x1x0x1x1x1x0x0x1x1x1x0x0x1x0x0x1x1x0x0x1x0x0x0x1x1x1x0x0x1x1x0x1x1x1x0x1x1x1x0x1x1x0x1x1x1x1x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x1x1x1x0x0x1x1x0x0x1x0x1x1x0x0x0x0x1x0x0x0x0x0",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:298.4-309.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 224, 212, 183, 156, 123, 96, 76, 21, 19, "0", "0" ],
            "RCLK": [ 13 ],
            "RCLKE": [ 293 ],
            "RDATA": [ 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394 ],
            "RE": [ "1" ],
            "WADDR": [ 224, 212, 183, 156, 123, 96, 76, 21, 19, "0", "0" ],
            "WCLK": [ 13 ],
            "WCLKE": [ 323 ],
            "WDATA": [ 395, "0", 396, "0", 397, "0", 398, "0", 399, "0", 400, "0", 401, "0", 402, "0" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 403 ],
            "I2": [ 391 ],
            "I3": [ 404 ],
            "O": [ 401 ]
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 368 ],
            "I1": [ 405 ],
            "I2": [ 406 ],
            "I3": [ 407 ],
            "O": [ 404 ]
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 403 ],
            "I2": [ 389 ],
            "I3": [ 408 ],
            "O": [ 400 ]
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 370 ],
            "I1": [ 409 ],
            "I2": [ 406 ],
            "I3": [ 407 ],
            "O": [ 408 ]
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 403 ],
            "I2": [ 387 ],
            "I3": [ 410 ],
            "O": [ 399 ]
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 371 ],
            "I1": [ 411 ],
            "I2": [ 406 ],
            "I3": [ 407 ],
            "O": [ 410 ]
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_4_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 403 ],
            "I2": [ 385 ],
            "I3": [ 412 ],
            "O": [ 398 ]
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_4_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 372 ],
            "I1": [ 413 ],
            "I2": [ 406 ],
            "I3": [ 407 ],
            "O": [ 412 ]
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_5_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 403 ],
            "I2": [ 383 ],
            "I3": [ 414 ],
            "O": [ 397 ]
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_5_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 373 ],
            "I1": [ 415 ],
            "I2": [ 406 ],
            "I3": [ 407 ],
            "O": [ 414 ]
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_6_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 416 ],
            "I2": [ 406 ],
            "I3": [ 417 ],
            "O": [ 396 ]
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_6_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 418 ],
            "I1": [ 419 ],
            "I2": [ 420 ],
            "I3": [ 381 ],
            "O": [ 417 ]
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_6_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 418 ],
            "I3": [ 421 ],
            "O": [ 407 ]
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_6_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 23 ],
            "I3": [ 246 ],
            "O": [ 418 ]
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_6_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 374 ],
            "I2": [ 418 ],
            "I3": [ 421 ],
            "O": [ 420 ]
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_6_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 23 ],
            "I2": [ 419 ],
            "I3": [ 421 ],
            "O": [ 422 ]
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_6_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 23 ],
            "I2": [ 246 ],
            "I3": [ 421 ],
            "O": [ 423 ]
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_6_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 424 ],
            "I3": [ 422 ],
            "O": [ 425 ]
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_6_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 377 ],
            "I3": [ 378 ],
            "O": [ 421 ]
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_7_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 426 ],
            "I2": [ 406 ],
            "I3": [ 427 ],
            "O": [ 395 ]
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_7_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 377 ],
            "I2": [ 246 ],
            "I3": [ 378 ],
            "O": [ 406 ]
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_7_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 418 ],
            "I1": [ 419 ],
            "I2": [ 428 ],
            "I3": [ 379 ],
            "O": [ 427 ]
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_7_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 375 ],
            "I2": [ 418 ],
            "I3": [ 421 ],
            "O": [ 428 ]
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 403 ],
            "I2": [ 393 ],
            "I3": [ 429 ],
            "O": [ 402 ]
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 23 ],
            "I1": [ 377 ],
            "I2": [ 246 ],
            "I3": [ 378 ],
            "O": [ 403 ]
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 430 ],
            "I1": [ 376 ],
            "I2": [ 406 ],
            "I3": [ 407 ],
            "O": [ 429 ]
          }
        },
        "data_mem_inst.data_block.2.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "x0x1x1x0x0x1x1x1x0x0x1x0x1x1x1x0x0x1x1x0x1x1x1x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x0x0x11011110000110110001111100000101100111110011000000011110000010011001011100000101000011100010100010011110110111000001011000010001000011100111101010011010011110110",
            "INIT_1": "x0x1x1x0x1x1x0x1x0x0x1x0x0x0x0x0x0x1x0x1x0x0x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x1x0x0x0x1x1x0x0x0x0x1x0x1x1x1x0x0x1x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x0x1x0x1x1x0x0x0x1x0x0x1x1x0x1x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x1x1x1x1x0x0x1x0x0x0x0x0",
            "INIT_2": "x0x0x1x0x0x0x0x0x0x1x1x0x0x1x0x1x0x1x1x1x0x1x0x0x0x1x1x0x1x0x0x1x0x0x1x0x1x1x1x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x1x1x0x0x1x1x0",
            "INIT_3": "x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x1x0x1x1x0x1x1x1x0x0x0x1x0x1x1x1x0x0x1x1x1x0x0x1x0x0x1x1x0x0x1x0x0x0x1x1x1x0x0x1x1x0x1x1x1x0x1x1x1x0x1x1x0x1x1x1x1x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x1x1x1x0x0x1x1x0x0x1x0x1x1x0x0x0x0x1x0x0x0x0x0",
            "INIT_4": "x0x1x0x0x1x1x0x1x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x1x1x1x1x0x0x1x0x0x0x0x0x0x1x1x0x0x1x1x1x0x0x1x0x1x1x1x0x0x1x1x0x1x1x1x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x0x0x1x0x1x1x0x0x1x1x0x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x0x1x0x1x0x0x1x0x0x0x0x0",
            "INIT_5": "x0x0x1x0x0x0x0x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x1x1x0x0x1x1x0x0x1x1x0x1x1x0x1x0x0x1x0x0x0x0x0x0x1x0x1x0x0x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x1x0x0x0x1x1x0x0x0x0x1x0x1x1x1x0x0x1x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x0x1x0x1x1x0x0",
            "INIT_6": "x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x1x1x1x0x0x1x1x0x0x1x0x1x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x0x1x0x1x0x1x1x1x0x1x0x0x0x1x1x0x1x0x0x1x0x0x1x0x1x1x1x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0",
            "INIT_7": "x0x1x1x0x0x1x1x0x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x0x1x0x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x1x0x1x1x0x1x1x1x0x0x0x1x0x1x1x1x0x0x1x1x1x0x0x1x0x0x1x1x0x0x1x0x0x0x1x1x1x0x0x1x1x0x1x1x1x0x1x1x1x0x1x1x0x1x1x1x1",
            "INIT_8": "x0x1x1x1x0x0x1x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x0x1x0x1x1x0x0x0x1x0x0x1x1x0x1x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x1x1x1x1x0x0x1x0x0x0x0x0x0x1x1x0x0x1x1x1x0x0x1x0x1x1x1x0x0x1x1x0x1x1x1x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x0x0x1",
            "INIT_9": "x0x1x1x0x1x1x1x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x1x1x0x0x1x1x0x0x1x1x0x1x1x0x1x0x0x1x0x0x0x0x0x0x1x0x1x0x0x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x1x0x0x0x1x1x0x0x0x0x1",
            "INIT_A": "x0x1x1x1x0x0x1x0x0x1x1x0x0x1x0x0x0x1x1x1x0x0x1x1x0x1x1x1x0x1x1x1x0x1x1x0x1x1x1x1x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x1x1x1x0x0x1x1x0x0x1x0x1x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x0x1x0x1x0x1x1x1x0x1x0x0x0x1x1x0x1x0x0x1x0x0x1x0x1x1x1x0x0x1x1x1x0x1x0x1",
            "INIT_B": "x0x0x1x0x1x1x1x0x0x1x1x0x1x1x1x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x0x0x1x0x1x1x0x0x1x1x0x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x0x1x0x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x1x0x1x1x0x1x1x1x0x0x0x1x0x1x1x1x0",
            "INIT_C": "x0x0x1x0x0x0x0x0x0x1x0x1x0x0x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x1x0x0x0x1x1x0x0x0x0x1x0x1x1x1x0x0x1x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x0x1x0x1x1x0x0x0x1x0x0x1x1x0x1x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x1x1x1x1x0x0x1x0x0x0x0x0x0x1x1x0x0x1x1x1",
            "INIT_D": "x0x1x1x0x0x1x0x1x0x1x1x1x0x1x0x0x0x1x1x0x1x0x0x1x0x0x1x0x1x1x1x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x1x1x0x0x1x1x0x0x1x1x0x1x1x0x1",
            "INIT_E": "x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x1x0x1x1x0x1x1x1x0x0x0x1x0x1x1x1x0x0x1x1x1x0x0x1x0x0x1x1x0x0x1x0x0x0x1x1x1x0x0x1x1x0x1x1x1x0x1x1x1x0x1x1x0x1x1x1x1x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x1x1x1x0x0x1x1x0x0x1x0x1x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0",
            "INIT_F": "x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x1x1x1x1x0x0x1x0x0x0x0x0x0x1x1x0x0x1x1x1x0x0x1x0x1x1x1x0x0x1x1x0x1x1x1x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x0x0x1x0x1x1x0x0x1x1x0x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x0x1x0x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x0x1",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:298.4-309.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 224, 212, 183, 156, 123, 96, 76, 21, 19, "0", "0" ],
            "RCLK": [ 13 ],
            "RCLKE": [ 293 ],
            "RDATA": [ 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446 ],
            "RE": [ "1" ],
            "WADDR": [ 224, 212, 183, 156, 123, 96, 76, 21, 19, "0", "0" ],
            "WCLK": [ 13 ],
            "WCLKE": [ 323 ],
            "WDATA": [ 447, "0", 448, "0", 449, "0", 450, "0", 451, "0", 452, "0", 453, "0", 454, "0" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 455 ],
            "I2": [ 456 ],
            "I3": [ 443 ],
            "O": [ 453 ]
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 457 ],
            "I1": [ 378 ],
            "I2": [ 368 ],
            "I3": [ 458 ],
            "O": [ 456 ]
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 455 ],
            "I2": [ 459 ],
            "I3": [ 441 ],
            "O": [ 452 ]
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 370 ],
            "I1": [ 378 ],
            "I2": [ 460 ],
            "I3": [ 458 ],
            "O": [ 459 ]
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 455 ],
            "I2": [ 461 ],
            "I3": [ 439 ],
            "O": [ 451 ]
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 371 ],
            "I1": [ 378 ],
            "I2": [ 462 ],
            "I3": [ 458 ],
            "O": [ 461 ]
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_4_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 455 ],
            "I2": [ 463 ],
            "I3": [ 437 ],
            "O": [ 450 ]
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_4_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 372 ],
            "I1": [ 464 ],
            "I2": [ 378 ],
            "I3": [ 458 ],
            "O": [ 463 ]
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_5_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 455 ],
            "I2": [ 465 ],
            "I3": [ 435 ],
            "O": [ 449 ]
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 466 ],
            "I1": [ 378 ],
            "I2": [ 373 ],
            "I3": [ 458 ],
            "O": [ 465 ]
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_6_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 455 ],
            "I2": [ 467 ],
            "I3": [ 433 ],
            "O": [ 448 ]
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_6_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 468 ],
            "I1": [ 374 ],
            "I2": [ 378 ],
            "I3": [ 458 ],
            "O": [ 467 ]
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_7_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 455 ],
            "I2": [ 469 ],
            "I3": [ 431 ],
            "O": [ 447 ]
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_7_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 375 ],
            "I2": [ 470 ],
            "I3": [ 458 ],
            "O": [ 469 ]
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 455 ],
            "I2": [ 471 ],
            "I3": [ 445 ],
            "O": [ 454 ]
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 23 ],
            "I1": [ 377 ],
            "I2": [ 246 ],
            "I3": [ 378 ],
            "O": [ 455 ]
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 472 ],
            "I1": [ 378 ],
            "I2": [ 376 ],
            "I3": [ 458 ],
            "O": [ 471 ]
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 23 ],
            "I1": [ 377 ],
            "I2": [ 246 ],
            "I3": [ 378 ],
            "O": [ 458 ]
          }
        },
        "data_mem_inst.data_block.3.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "x0x0x1x0x0x0x0x0x0x1x0x1x0x0x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x1x0x0x0x1x1x0x0x0x0x1x0x1x1x1x0x0x1x10000010000000000000111001111110000111110001100110010110011111000001110100111000100111110001000010001110001000000000111000101010100001100000000000011111000110111",
            "INIT_1": "x0x1x1x0x0x1x0x1x0x1x1x1x0x1x0x0x0x1x1x0x1x0x0x1x0x0x1x0x1x1x1x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x1x1x0x0x1x1x0x0x1x1x0x1x1x0x1",
            "INIT_2": "x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x1x0x1x1x0x1x1x1x0x0x0x1x0x1x1x1x0x0x1x1x1x0x0x1x0x0x1x1x0x0x1x0x0x0x1x1x1x0x0x1x1x0x1x1x1x0x1x1x1x0x1x1x0x1x1x1x1x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x1x1x1x0x0x1x1x0x0x1x0x1x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0",
            "INIT_3": "x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x1x1x1x1x0x0x1x0x0x0x0x0x0x1x1x0x0x1x1x1x0x0x1x0x1x1x1x0x0x1x1x0x1x1x1x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x0x0x1x0x1x1x0x0x1x1x0x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x0x1x0x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x0x1",
            "INIT_4": "x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x1x1x0x0x1x1x0x0x1x1x0x1x1x0x1x0x0x1x0x0x0x0x0x0x1x0x1x0x0x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x1x0x0x0x1x1x0x0x0x0x1x0x1x1x1x0x0x1x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x0x1x0x1x1x0x0x0x1x0x0x1x1x0x1",
            "INIT_5": "x0x1x1x1x0x1x0x0x0x1x1x1x0x0x1x1x0x0x1x0x1x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x0x1x0x1x0x1x1x1x0x1x0x0x0x1x1x0x1x0x0x1x0x0x1x0x1x1x1x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0",
            "INIT_6": "x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x0x1x0x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x1x0x1x1x0x1x1x1x0x0x0x1x0x1x1x1x0x0x1x1x1x0x0x1x0x0x1x1x0x0x1x0x0x0x1x1x1x0x0x1x1x0x1x1x1x0x1x1x1x0x1x1x0x1x1x1x1x0x1x1x0x1x1x0x1",
            "INIT_7": "x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x0x1x0x1x1x0x0x0x1x0x0x1x1x0x1x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x1x1x1x1x0x0x1x0x0x0x0x0x0x1x1x0x0x1x1x1x0x0x1x0x1x1x1x0x0x1x1x0x1x1x1x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x0x0x1x0x1x1x0x0x1x1x0",
            "INIT_8": "x0x1x1x1x0x1x0x0x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x1x1x0x0x1x1x0x0x1x1x0x1x1x0x1x0x0x1x0x0x0x0x0x0x1x0x1x0x0x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x1x0x0x0x1x1x0x0x0x0x1x0x1x1x1x0x0x1x1",
            "INIT_9": "x0x1x1x0x0x1x0x0x0x1x1x1x0x0x1x1x0x1x1x1x0x1x1x1x0x1x1x0x1x1x1x1x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x1x1x1x0x0x1x1x0x0x1x0x1x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x0x1x0x1x0x1x1x1x0x1x0x0x0x1x1x0x1x0x0x1x0x0x1x0x1x1x1x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0",
            "INIT_A": "x0x1x1x0x1x1x1x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x0x0x1x0x1x1x0x0x1x1x0x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x0x1x0x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x1x0x1x1x0x1x1x1x0x0x0x1x0x1x1x1x0x0x1x1x1x0x0x1x0",
            "INIT_B": "x0x1x0x1x0x0x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x1x0x0x0x1x1x0x0x0x0x1x0x1x1x1x0x0x1x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x0x1x0x1x1x0x0x0x1x0x0x1x1x0x1x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x1x1x1x1x0x0x1x0x0x0x0x0x0x1x1x0x0x1x1x1x0x0x1x0x1x1x1x0",
            "INIT_C": "x0x1x1x1x0x1x0x0x0x1x1x0x1x0x0x1x0x0x1x0x1x1x1x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x1x0x1x0x0x0x1x1x1x0x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x1x0x1x0x1x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x1x1x0x0x1x1x0x0x1x1x0x1x1x0x1x0x0x1x0x0x0x0x0",
            "INIT_D": "x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x1x0x1x1x0x1x1x1x0x0x0x1x0x1x1x1x0x0x1x1x1x0x0x1x0x0x1x1x0x0x1x0x0x0x1x1x1x0x0x1x1x0x1x1x1x0x1x1x1x0x1x1x0x1x1x1x1x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0x0x1x1x1x0x0x1x1x0x0x1x0x1x1x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x0x1x0x1",
            "INIT_E": "x0x1x1x0x1x0x0x0x0x1x1x0x1x1x1x1x0x0x1x0x0x0x0x0x0x1x1x0x0x1x1x1x0x0x1x0x1x1x1x0x0x1x1x0x1x1x1x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x0x1x0x0x1x0x1x1x0x0x1x1x0x0x1x1x0x0x0x0x1x0x1x1x0x1x0x0x0x0x1x1x0x0x1x0x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x0x1x0x1x1x1x0x1x0x0",
            "INIT_F": "x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x1x1x0x0x1x1x0x0x1x1x0x1x1x0x1x0x0x1x0x0x0x0x0x0x1x0x1x0x0x1x1x0x1x1x1x0x0x1x1x0x1x1x1x0x1x0x0x0x1x1x0x0x0x0x1x0x1x1x1x0x0x1x1x0x0x1x0x0x0x0x0x0x1x1x0x1x1x1x0x0x1x1x0x0x1x0x1x0x0x1x0x1x1x0x0x0x1x0x0x1x1x0x1x0x1x1x0x0x0x0x1",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:298.4-309.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 224, 212, 183, 156, 123, 96, 76, 21, 19, "0", "0" ],
            "RCLK": [ 13 ],
            "RCLKE": [ 293 ],
            "RDATA": [ 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488 ],
            "RE": [ "1" ],
            "WADDR": [ 224, 212, 183, 156, 123, 96, 76, 21, 19, "0", "0" ],
            "WCLK": [ 13 ],
            "WCLKE": [ 323 ],
            "WDATA": [ 489, "0", 490, "0", 491, "0", 492, "0", 493, "0", 494, "0", 495, "0", 496, "0" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 497 ],
            "I3": [ 498 ],
            "O": [ 495 ]
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 499 ],
            "I1": [ 378 ],
            "I2": [ 368 ],
            "I3": [ 423 ],
            "O": [ 497 ]
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 405 ],
            "I1": [ 500 ],
            "I2": [ 419 ],
            "I3": [ 485 ],
            "O": [ 498 ]
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 500 ],
            "I2": [ 483 ],
            "I3": [ 501 ],
            "O": [ 494 ]
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 370 ],
            "I2": [ 502 ],
            "I3": [ 423 ],
            "O": [ 501 ]
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 409 ],
            "I1": [ 503 ],
            "I2": [ 378 ],
            "I3": [ 419 ],
            "O": [ 502 ]
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 500 ],
            "I2": [ 481 ],
            "I3": [ 504 ],
            "O": [ 493 ]
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 371 ],
            "I2": [ 505 ],
            "I3": [ 423 ],
            "O": [ 504 ]
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 506 ],
            "I1": [ 378 ],
            "I2": [ 411 ],
            "I3": [ 419 ],
            "O": [ 505 ]
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_4_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 500 ],
            "I2": [ 479 ],
            "I3": [ 507 ],
            "O": [ 492 ]
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_4_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 372 ],
            "I2": [ 508 ],
            "I3": [ 423 ],
            "O": [ 507 ]
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_4_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 509 ],
            "I1": [ 378 ],
            "I2": [ 413 ],
            "I3": [ 419 ],
            "O": [ 508 ]
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_5_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 500 ],
            "I2": [ 477 ],
            "I3": [ 510 ],
            "O": [ 491 ]
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_5_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 373 ],
            "I2": [ 511 ],
            "I3": [ 423 ],
            "O": [ 510 ]
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_5_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 512 ],
            "I2": [ 415 ],
            "I3": [ 419 ],
            "O": [ 511 ]
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_6_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 500 ],
            "I2": [ 475 ],
            "I3": [ 513 ],
            "O": [ 490 ]
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_6_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 374 ],
            "I2": [ 514 ],
            "I3": [ 423 ],
            "O": [ 513 ]
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_6_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 515 ],
            "I1": [ 416 ],
            "I2": [ 378 ],
            "I3": [ 419 ],
            "O": [ 514 ]
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_7_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 500 ],
            "I1": [ 516 ],
            "I2": [ 473 ],
            "I3": [ 517 ],
            "O": [ 489 ]
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_7_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 23 ],
            "I1": [ 377 ],
            "I2": [ 246 ],
            "I3": [ 378 ],
            "O": [ 500 ]
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_7_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 419 ],
            "O": [ 516 ]
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_7_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 518 ],
            "I1": [ 378 ],
            "I2": [ 375 ],
            "I3": [ 423 ],
            "O": [ 517 ]
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 519 ],
            "I3": [ 520 ],
            "O": [ 496 ]
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 521 ],
            "I1": [ 378 ],
            "I2": [ 376 ],
            "I3": [ 423 ],
            "O": [ 519 ]
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 430 ],
            "I1": [ 500 ],
            "I2": [ 419 ],
            "I3": [ 487 ],
            "O": [ 520 ]
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 377 ],
            "I2": [ 246 ],
            "I3": [ 378 ],
            "O": [ 419 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:231.2-235.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 120 ],
            "E": [ 522 ],
            "Q": [ 9 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:231.2-235.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 140 ],
            "E": [ 522 ],
            "Q": [ 8 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 523 ],
            "I2": [ 524 ],
            "I3": [ 525 ],
            "O": [ 140 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 523 ],
            "I2": [ 526 ],
            "I3": [ 527 ],
            "O": [ 138 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 528 ],
            "I2": [ 529 ],
            "I3": [ 530 ],
            "O": [ 523 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 531 ],
            "I2": [ 532 ],
            "I3": [ 533 ],
            "O": [ 525 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 534 ],
            "I2": [ 532 ],
            "I3": [ 535 ],
            "O": [ 527 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 536 ],
            "I2": [ 537 ],
            "I3": [ 538 ],
            "O": [ 532 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:231.2-235.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 167 ],
            "E": [ 522 ],
            "Q": [ 7 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 539 ],
            "I2": [ 524 ],
            "I3": [ 540 ],
            "O": [ 167 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 539 ],
            "I2": [ 526 ],
            "I3": [ 541 ],
            "O": [ 165 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 542 ],
            "I2": [ 543 ],
            "I3": [ 530 ],
            "O": [ 539 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 544 ],
            "I2": [ 545 ],
            "I3": [ 533 ],
            "O": [ 540 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 546 ],
            "I2": [ 545 ],
            "I3": [ 535 ],
            "O": [ 541 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 547 ],
            "I2": [ 537 ],
            "I3": [ 548 ],
            "O": [ 545 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:231.2-235.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 195 ],
            "E": [ 522 ],
            "Q": [ 6 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 187 ],
            "I2": [ 45 ],
            "I3": [ 195 ],
            "O": [ 549 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 550 ],
            "I3": [ 549 ],
            "O": [ 54 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 190 ],
            "I1": [ 36 ],
            "I2": [ 551 ],
            "I3": [ 549 ],
            "O": [ 56 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 550 ],
            "I3": [ 549 ],
            "O": [ 65 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 190 ],
            "I1": [ 36 ],
            "I2": [ 551 ],
            "I3": [ 549 ],
            "O": [ 552 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I3_3_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 190 ],
            "I3": [ 551 ],
            "O": [ 37 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I3_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 553 ],
            "I3": [ 191 ],
            "O": [ 551 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 553 ],
            "I1": [ 190 ],
            "I2": [ 36 ],
            "I3": [ 191 ],
            "O": [ 550 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 554 ],
            "I2": [ 555 ],
            "I3": [ 524 ],
            "O": [ 195 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 554 ],
            "I2": [ 526 ],
            "I3": [ 556 ],
            "O": [ 192 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 558 ],
            "I3": [ 530 ],
            "O": [ 554 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 559 ],
            "I1": [ 560 ],
            "I2": [ 561 ],
            "I3": [ 562 ],
            "O": [ 555 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 563 ],
            "I2": [ 560 ],
            "I3": [ 535 ],
            "O": [ 556 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 564 ],
            "I3": [ 565 ],
            "O": [ 560 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 561 ],
            "I3": [ 562 ],
            "O": [ 533 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 566 ],
            "I1": [ 567 ],
            "I2": [ 568 ],
            "I3": [ 569 ],
            "O": [ 562 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001001000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 570 ],
            "I1": [ 571 ],
            "I2": [ 572 ],
            "I3": [ 573 ],
            "O": [ 568 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001001000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 574 ],
            "I1": [ 575 ],
            "I2": [ 576 ],
            "I3": [ 577 ],
            "O": [ 569 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:231.2-235.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 208 ],
            "E": [ 522 ],
            "Q": [ 5 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_4_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 45 ],
            "I2": [ 207 ],
            "I3": [ 208 ],
            "O": [ 53 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:231.2-235.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 205 ],
            "E": [ 522 ],
            "Q": [ 4 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_5_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 204 ],
            "I2": [ 45 ],
            "I3": [ 205 ],
            "O": [ 59 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:231.2-235.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 263 ],
            "E": [ 522 ],
            "Q": [ 3 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_6_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 247 ],
            "I2": [ 45 ],
            "I3": [ 263 ],
            "O": [ 62 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:231.2-235.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 46 ],
            "E": [ 522 ],
            "Q": [ 2 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 30 ],
            "I2": [ 45 ],
            "I3": [ 46 ],
            "O": [ 74 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 578 ],
            "I2": [ 524 ],
            "I3": [ 579 ],
            "O": [ 120 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 578 ],
            "I2": [ 526 ],
            "I3": [ 580 ],
            "O": [ 109 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 581 ],
            "I2": [ 582 ],
            "I3": [ 530 ],
            "O": [ 578 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 583 ],
            "I2": [ 584 ],
            "I3": [ 533 ],
            "O": [ 579 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 585 ],
            "I2": [ 584 ],
            "I3": [ 535 ],
            "O": [ 580 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 586 ],
            "I2": [ 537 ],
            "I3": [ 587 ],
            "O": [ 584 ]
          }
        },
        "data_mem_inst.memread_buf_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 292 ],
            "E": [ 18 ],
            "Q": [ 588 ],
            "R": [ 29 ]
          }
        },
        "data_mem_inst.memread_buf_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 588 ],
            "I3": [ 293 ],
            "O": [ 589 ]
          }
        },
        "data_mem_inst.memwrite_buf_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 28 ],
            "E": [ 18 ],
            "Q": [ 590 ],
            "R": [ 29 ]
          }
        },
        "data_mem_inst.memwrite_buf_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 590 ],
            "I2": [ 588 ],
            "I3": [ 293 ],
            "O": [ 591 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 592 ],
            "E": [ 322 ],
            "Q": [ 593 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 594 ],
            "E": [ 322 ],
            "Q": [ 595 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 596 ],
            "E": [ 322 ],
            "Q": [ 597 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 598 ],
            "I2": [ 599 ],
            "I3": [ 600 ],
            "O": [ 596 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 441 ],
            "I3": [ 425 ],
            "O": [ 598 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 601 ],
            "E": [ 322 ],
            "Q": [ 602 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 603 ],
            "I3": [ 600 ],
            "O": [ 601 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 439 ],
            "I2": [ 425 ],
            "I3": [ 599 ],
            "O": [ 603 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 604 ],
            "E": [ 322 ],
            "Q": [ 605 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 606 ],
            "I3": [ 600 ],
            "O": [ 604 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 437 ],
            "I2": [ 425 ],
            "I3": [ 599 ],
            "O": [ 606 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 607 ],
            "E": [ 322 ],
            "Q": [ 608 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 609 ],
            "I2": [ 599 ],
            "I3": [ 600 ],
            "O": [ 607 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 435 ],
            "I3": [ 425 ],
            "O": [ 609 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 610 ],
            "E": [ 322 ],
            "Q": [ 611 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 612 ],
            "I3": [ 600 ],
            "O": [ 610 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 433 ],
            "I2": [ 425 ],
            "I3": [ 599 ],
            "O": [ 612 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 613 ],
            "E": [ 322 ],
            "Q": [ 614 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 615 ],
            "I2": [ 599 ],
            "I3": [ 600 ],
            "O": [ 613 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 431 ],
            "I3": [ 425 ],
            "O": [ 615 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 616 ],
            "E": [ 322 ],
            "Q": [ 617 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 377 ],
            "I2": [ 618 ],
            "I3": [ 600 ],
            "O": [ 616 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 619 ],
            "E": [ 322 ],
            "Q": [ 620 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 377 ],
            "I2": [ 621 ],
            "I3": [ 600 ],
            "O": [ 619 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 622 ],
            "I2": [ 391 ],
            "I3": [ 485 ],
            "O": [ 621 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 623 ],
            "E": [ 322 ],
            "Q": [ 624 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 377 ],
            "I2": [ 625 ],
            "I3": [ 600 ],
            "O": [ 623 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 622 ],
            "I2": [ 389 ],
            "I3": [ 483 ],
            "O": [ 625 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 626 ],
            "E": [ 322 ],
            "Q": [ 627 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 377 ],
            "I2": [ 628 ],
            "I3": [ 600 ],
            "O": [ 626 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 622 ],
            "I2": [ 387 ],
            "I3": [ 481 ],
            "O": [ 628 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 629 ],
            "I3": [ 600 ],
            "O": [ 594 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 485 ],
            "I2": [ 425 ],
            "I3": [ 599 ],
            "O": [ 629 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 630 ],
            "E": [ 322 ],
            "Q": [ 631 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 632 ],
            "E": [ 322 ],
            "Q": [ 633 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 377 ],
            "I2": [ 634 ],
            "I3": [ 600 ],
            "O": [ 632 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 622 ],
            "I2": [ 385 ],
            "I3": [ 479 ],
            "O": [ 634 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 635 ],
            "E": [ 322 ],
            "Q": [ 636 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 377 ],
            "I2": [ 637 ],
            "I3": [ 600 ],
            "O": [ 635 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 622 ],
            "I2": [ 383 ],
            "I3": [ 477 ],
            "O": [ 637 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 638 ],
            "E": [ 322 ],
            "Q": [ 639 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 377 ],
            "I2": [ 640 ],
            "I3": [ 600 ],
            "O": [ 638 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 622 ],
            "I2": [ 381 ],
            "I3": [ 475 ],
            "O": [ 640 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 641 ],
            "E": [ 322 ],
            "Q": [ 642 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 377 ],
            "I2": [ 643 ],
            "I3": [ 600 ],
            "O": [ 641 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 622 ],
            "I2": [ 379 ],
            "I3": [ 473 ],
            "O": [ 643 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 644 ],
            "E": [ 322 ],
            "Q": [ 586 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 377 ],
            "I2": [ 645 ],
            "I3": [ 646 ],
            "O": [ 644 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 622 ],
            "I2": [ 358 ],
            "I3": [ 445 ],
            "O": [ 645 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 647 ],
            "E": [ 322 ],
            "Q": [ 536 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 622 ],
            "I1": [ 443 ],
            "I2": [ 648 ],
            "I3": [ 649 ],
            "O": [ 647 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 377 ],
            "I2": [ 422 ],
            "I3": [ 356 ],
            "O": [ 648 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 443 ],
            "I1": [ 425 ],
            "I2": [ 650 ],
            "I3": [ 651 ],
            "O": [ 649 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 377 ],
            "I2": [ 423 ],
            "I3": [ 485 ],
            "O": [ 650 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 424 ],
            "I1": [ 422 ],
            "I2": [ 391 ],
            "I3": [ 356 ],
            "O": [ 651 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 652 ],
            "E": [ 322 ],
            "Q": [ 547 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 369 ],
            "I1": [ 354 ],
            "I2": [ 653 ],
            "I3": [ 654 ],
            "O": [ 652 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 622 ],
            "I2": [ 389 ],
            "I3": [ 441 ],
            "O": [ 653 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 423 ],
            "I2": [ 483 ],
            "I3": [ 598 ],
            "O": [ 654 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 655 ],
            "E": [ 322 ],
            "Q": [ 564 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 622 ],
            "I1": [ 439 ],
            "I2": [ 656 ],
            "I3": [ 657 ],
            "O": [ 655 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 377 ],
            "I2": [ 422 ],
            "I3": [ 352 ],
            "O": [ 656 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 439 ],
            "I1": [ 425 ],
            "I2": [ 658 ],
            "I3": [ 659 ],
            "O": [ 657 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 377 ],
            "I2": [ 423 ],
            "I3": [ 481 ],
            "O": [ 658 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 424 ],
            "I1": [ 422 ],
            "I2": [ 387 ],
            "I3": [ 352 ],
            "O": [ 659 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 660 ],
            "E": [ 322 ],
            "Q": [ 661 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 622 ],
            "I1": [ 437 ],
            "I2": [ 662 ],
            "I3": [ 663 ],
            "O": [ 660 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 377 ],
            "I2": [ 422 ],
            "I3": [ 350 ],
            "O": [ 662 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 437 ],
            "I1": [ 425 ],
            "I2": [ 664 ],
            "I3": [ 665 ],
            "O": [ 663 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 377 ],
            "I2": [ 423 ],
            "I3": [ 479 ],
            "O": [ 664 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 424 ],
            "I1": [ 422 ],
            "I2": [ 350 ],
            "I3": [ 385 ],
            "O": [ 665 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 666 ],
            "E": [ 322 ],
            "Q": [ 667 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 369 ],
            "I1": [ 348 ],
            "I2": [ 668 ],
            "I3": [ 669 ],
            "O": [ 666 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 622 ],
            "I2": [ 435 ],
            "I3": [ 383 ],
            "O": [ 668 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 423 ],
            "I2": [ 477 ],
            "I3": [ 609 ],
            "O": [ 669 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 670 ],
            "I3": [ 600 ],
            "O": [ 630 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 483 ],
            "I2": [ 425 ],
            "I3": [ 599 ],
            "O": [ 670 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 671 ],
            "E": [ 322 ],
            "Q": [ 672 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 673 ],
            "E": [ 322 ],
            "Q": [ 674 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_30_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 622 ],
            "I1": [ 433 ],
            "I2": [ 675 ],
            "I3": [ 676 ],
            "O": [ 673 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 377 ],
            "I2": [ 422 ],
            "I3": [ 346 ],
            "O": [ 675 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 433 ],
            "I1": [ 425 ],
            "I2": [ 677 ],
            "I3": [ 678 ],
            "O": [ 676 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 377 ],
            "I2": [ 423 ],
            "I3": [ 475 ],
            "O": [ 677 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 424 ],
            "I1": [ 422 ],
            "I2": [ 381 ],
            "I3": [ 346 ],
            "O": [ 678 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 679 ],
            "E": [ 322 ],
            "Q": [ 680 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_31_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 369 ],
            "I1": [ 344 ],
            "I2": [ 681 ],
            "I3": [ 682 ],
            "O": [ 679 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 622 ],
            "I2": [ 431 ],
            "I3": [ 379 ],
            "O": [ 681 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_31_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 423 ],
            "I2": [ 473 ],
            "I3": [ 615 ],
            "O": [ 682 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 683 ],
            "I3": [ 600 ],
            "O": [ 671 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 481 ],
            "I2": [ 425 ],
            "I3": [ 599 ],
            "O": [ 683 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 684 ],
            "E": [ 322 ],
            "Q": [ 685 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 686 ],
            "I3": [ 600 ],
            "O": [ 684 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 479 ],
            "I2": [ 425 ],
            "I3": [ 599 ],
            "O": [ 686 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 687 ],
            "E": [ 322 ],
            "Q": [ 688 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 689 ],
            "I3": [ 600 ],
            "O": [ 687 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 477 ],
            "I2": [ 425 ],
            "I3": [ 599 ],
            "O": [ 689 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 690 ],
            "E": [ 322 ],
            "Q": [ 691 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 692 ],
            "I3": [ 600 ],
            "O": [ 690 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 475 ],
            "I2": [ 425 ],
            "I3": [ 599 ],
            "O": [ 692 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 693 ],
            "E": [ 322 ],
            "Q": [ 694 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 695 ],
            "I3": [ 600 ],
            "O": [ 693 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 473 ],
            "I2": [ 425 ],
            "I3": [ 599 ],
            "O": [ 695 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 696 ],
            "E": [ 322 ],
            "Q": [ 697 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 698 ],
            "I3": [ 600 ],
            "O": [ 696 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 445 ],
            "I2": [ 425 ],
            "I3": [ 599 ],
            "O": [ 698 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 699 ],
            "E": [ 322 ],
            "Q": [ 700 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 701 ],
            "I3": [ 600 ],
            "O": [ 699 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 443 ],
            "I2": [ 425 ],
            "I3": [ 599 ],
            "O": [ 701 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 702 ],
            "I3": [ 600 ],
            "O": [ 592 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 487 ],
            "I2": [ 425 ],
            "I3": [ 599 ],
            "O": [ 702 ]
          }
        },
        "data_mem_inst.select2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 703 ],
            "E": [ 18 ],
            "Q": [ 377 ]
          }
        },
        "data_mem_inst.sign_mask_buf_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 704 ],
            "E": [ 18 ],
            "Q": [ 705 ]
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 705 ],
            "I2": [ 424 ],
            "I3": [ 618 ],
            "O": [ 599 ]
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I1_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 369 ],
            "I3": [ 424 ],
            "O": [ 622 ]
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 377 ],
            "I2": [ 246 ],
            "I3": [ 378 ],
            "O": [ 424 ]
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 422 ],
            "I2": [ 393 ],
            "I3": [ 487 ],
            "O": [ 618 ]
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 705 ],
            "I3": [ 646 ],
            "O": [ 600 ]
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 377 ],
            "I2": [ 706 ],
            "I3": [ 707 ],
            "O": [ 646 ]
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 424 ],
            "I1": [ 422 ],
            "I2": [ 358 ],
            "I3": [ 393 ],
            "O": [ 706 ]
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 423 ],
            "I1": [ 445 ],
            "I2": [ 487 ],
            "I3": [ 425 ],
            "O": [ 707 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 311 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 317 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 309 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 306 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 319 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 312 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 308 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 321 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 340 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 341 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 334 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 338 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 318 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 343 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 333 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 342 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 337 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 332 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 329 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 330 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 331 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 328 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 327 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 316 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 591 ],
            "E": [ 294 ],
            "Q": [ 324 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 708 ],
            "E": [ 294 ],
            "Q": [ 297 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_31_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 589 ],
            "I3": [ 290 ],
            "O": [ 708 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 313 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 315 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 310 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 307 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 320 ]
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ "0" ],
            "E": [ 294 ],
            "Q": [ 314 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 709 ],
            "E": [ 18 ],
            "Q": [ 521 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 710 ],
            "E": [ 18 ],
            "Q": [ 499 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 711 ],
            "E": [ 18 ],
            "Q": [ 460 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_10_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 712 ],
            "I2": [ 45 ],
            "I3": [ 711 ],
            "O": [ 713 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_10_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 714 ],
            "I2": [ 713 ],
            "I3": [ 715 ],
            "O": [ 716 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_10_D_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 717 ],
            "O": [ 714 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_10_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 717 ],
            "I3": [ 713 ],
            "O": [ 715 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_10_D_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 713 ],
            "O": [ 718 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_10_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 719 ],
            "CO": [ 720 ],
            "I0": [ 717 ],
            "I1": [ 718 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 721 ],
            "I2": [ 524 ],
            "I3": [ 722 ],
            "O": [ 711 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 721 ],
            "I2": [ 526 ],
            "I3": [ 723 ],
            "O": [ 717 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 724 ],
            "I2": [ 725 ],
            "I3": [ 530 ],
            "O": [ 721 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 726 ],
            "I2": [ 727 ],
            "I3": [ 533 ],
            "O": [ 722 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 728 ],
            "I2": [ 727 ],
            "I3": [ 535 ],
            "O": [ 723 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 597 ],
            "I3": [ 729 ],
            "O": [ 727 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 730 ],
            "E": [ 18 ],
            "Q": [ 462 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_11_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 731 ],
            "I2": [ 45 ],
            "I3": [ 730 ],
            "O": [ 732 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_11_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 733 ],
            "I2": [ 732 ],
            "I3": [ 734 ],
            "O": [ 735 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_11_D_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 736 ],
            "O": [ 733 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_11_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 736 ],
            "I3": [ 732 ],
            "O": [ 734 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_11_D_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 732 ],
            "O": [ 737 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_11_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 738 ],
            "CO": [ 719 ],
            "I0": [ 736 ],
            "I1": [ 737 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 739 ],
            "I2": [ 524 ],
            "I3": [ 740 ],
            "O": [ 730 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 739 ],
            "I2": [ 526 ],
            "I3": [ 741 ],
            "O": [ 736 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 742 ],
            "I2": [ 743 ],
            "I3": [ 530 ],
            "O": [ 739 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 744 ],
            "I2": [ 745 ],
            "I3": [ 533 ],
            "O": [ 740 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 746 ],
            "I2": [ 745 ],
            "I3": [ 535 ],
            "O": [ 741 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 602 ],
            "I2": [ 537 ],
            "I3": [ 747 ],
            "O": [ 745 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 748 ],
            "E": [ 18 ],
            "Q": [ 464 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_12_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 749 ],
            "I2": [ 45 ],
            "I3": [ 748 ],
            "O": [ 750 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_12_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 751 ],
            "I3": [ 750 ],
            "O": [ 752 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_12_D_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 753 ],
            "I3": [ 750 ],
            "O": [ 754 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_12_D_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 751 ],
            "O": [ 753 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_12_D_SB_LUT4_I3_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 750 ],
            "O": [ 755 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_12_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 756 ],
            "CO": [ 738 ],
            "I0": [ 751 ],
            "I1": [ 755 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 757 ],
            "I2": [ 524 ],
            "I3": [ 758 ],
            "O": [ 748 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 757 ],
            "I2": [ 526 ],
            "I3": [ 759 ],
            "O": [ 751 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 760 ],
            "I2": [ 761 ],
            "I3": [ 530 ],
            "O": [ 757 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 762 ],
            "I2": [ 763 ],
            "I3": [ 533 ],
            "O": [ 758 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 764 ],
            "I2": [ 763 ],
            "I3": [ 535 ],
            "O": [ 759 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 605 ],
            "I2": [ 537 ],
            "I3": [ 765 ],
            "O": [ 763 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 766 ],
            "E": [ 18 ],
            "Q": [ 466 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_13_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 767 ],
            "I2": [ 45 ],
            "I3": [ 766 ],
            "O": [ 768 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_13_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 769 ],
            "I3": [ 768 ],
            "O": [ 770 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_13_D_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 771 ],
            "I3": [ 768 ],
            "O": [ 772 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_13_D_SB_LUT4_I3_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 768 ],
            "O": [ 773 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_13_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 774 ],
            "CO": [ 756 ],
            "I0": [ 771 ],
            "I1": [ 773 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_13_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 771 ],
            "I2": [ 773 ],
            "I3": [ 774 ],
            "O": [ 775 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_13_D_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 771 ],
            "O": [ 769 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 776 ],
            "I2": [ 524 ],
            "I3": [ 777 ],
            "O": [ 766 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 776 ],
            "I2": [ 526 ],
            "I3": [ 778 ],
            "O": [ 771 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 779 ],
            "I2": [ 780 ],
            "I3": [ 530 ],
            "O": [ 776 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 781 ],
            "I2": [ 782 ],
            "I3": [ 533 ],
            "O": [ 777 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 783 ],
            "I2": [ 782 ],
            "I3": [ 535 ],
            "O": [ 778 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 608 ],
            "I3": [ 784 ],
            "O": [ 782 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 785 ],
            "E": [ 18 ],
            "Q": [ 468 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 786 ],
            "I2": [ 45 ],
            "I3": [ 785 ],
            "O": [ 787 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 788 ],
            "I3": [ 787 ],
            "O": [ 789 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14_D_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 790 ],
            "I3": [ 787 ],
            "O": [ 791 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14_D_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 788 ],
            "O": [ 790 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14_D_SB_LUT4_I3_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 787 ],
            "O": [ 792 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 793 ],
            "CO": [ 774 ],
            "I0": [ 788 ],
            "I1": [ 792 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 794 ],
            "I2": [ 524 ],
            "I3": [ 795 ],
            "O": [ 785 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 794 ],
            "I2": [ 526 ],
            "I3": [ 796 ],
            "O": [ 788 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 797 ],
            "I2": [ 798 ],
            "I3": [ 530 ],
            "O": [ 794 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 799 ],
            "I2": [ 800 ],
            "I3": [ 533 ],
            "O": [ 795 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 801 ],
            "I2": [ 800 ],
            "I3": [ 535 ],
            "O": [ 796 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 611 ],
            "I2": [ 537 ],
            "I3": [ 802 ],
            "O": [ 800 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 803 ],
            "E": [ 18 ],
            "Q": [ 470 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_15_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 45 ],
            "I2": [ 804 ],
            "I3": [ 803 ],
            "O": [ 805 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_15_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 806 ],
            "I3": [ 805 ],
            "O": [ 807 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_15_D_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 808 ],
            "I3": [ 805 ],
            "O": [ 809 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_15_D_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 806 ],
            "O": [ 808 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_15_D_SB_LUT4_I3_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 805 ],
            "O": [ 810 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_15_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 811 ],
            "CO": [ 793 ],
            "I0": [ 806 ],
            "I1": [ 810 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 812 ],
            "I2": [ 524 ],
            "I3": [ 813 ],
            "O": [ 803 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 812 ],
            "I2": [ 526 ],
            "I3": [ 814 ],
            "O": [ 806 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 815 ],
            "I2": [ 816 ],
            "I3": [ 530 ],
            "O": [ 812 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 817 ],
            "I2": [ 818 ],
            "I3": [ 533 ],
            "O": [ 813 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 819 ],
            "I2": [ 818 ],
            "I3": [ 535 ],
            "O": [ 814 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 614 ],
            "I2": [ 537 ],
            "I3": [ 820 ],
            "O": [ 818 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 821 ],
            "E": [ 18 ],
            "Q": [ 430 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 822 ],
            "I2": [ 45 ],
            "I3": [ 821 ],
            "O": [ 823 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 824 ],
            "I3": [ 823 ],
            "O": [ 825 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16_D_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 826 ],
            "I3": [ 823 ],
            "O": [ 827 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16_D_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 824 ],
            "O": [ 826 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16_D_SB_LUT4_I3_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 823 ],
            "O": [ 828 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 829 ],
            "CO": [ 811 ],
            "I0": [ 824 ],
            "I1": [ 828 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 824 ],
            "I2": [ 828 ],
            "I3": [ 829 ],
            "O": [ 830 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 831 ],
            "I2": [ 524 ],
            "I3": [ 832 ],
            "O": [ 821 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 831 ],
            "I2": [ 526 ],
            "I3": [ 833 ],
            "O": [ 824 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 834 ],
            "I2": [ 835 ],
            "I3": [ 530 ],
            "O": [ 831 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 836 ],
            "I2": [ 837 ],
            "I3": [ 533 ],
            "O": [ 832 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 838 ],
            "I2": [ 837 ],
            "I3": [ 535 ],
            "O": [ 833 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 617 ],
            "I3": [ 839 ],
            "O": [ 837 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 840 ],
            "E": [ 18 ],
            "Q": [ 405 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 841 ],
            "I2": [ 45 ],
            "I3": [ 840 ],
            "O": [ 842 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 843 ],
            "I3": [ 842 ],
            "O": [ 844 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17_D_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 845 ],
            "I3": [ 842 ],
            "O": [ 846 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17_D_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 843 ],
            "O": [ 845 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17_D_SB_LUT4_I3_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 842 ],
            "O": [ 847 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 848 ],
            "CO": [ 829 ],
            "I0": [ 843 ],
            "I1": [ 847 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 849 ],
            "I2": [ 524 ],
            "I3": [ 850 ],
            "O": [ 840 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 849 ],
            "I2": [ 526 ],
            "I3": [ 851 ],
            "O": [ 843 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 852 ],
            "I2": [ 853 ],
            "I3": [ 530 ],
            "O": [ 849 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 854 ],
            "I2": [ 855 ],
            "I3": [ 533 ],
            "O": [ 850 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 856 ],
            "I2": [ 855 ],
            "I3": [ 535 ],
            "O": [ 851 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 620 ],
            "I2": [ 537 ],
            "I3": [ 857 ],
            "O": [ 855 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 858 ],
            "E": [ 18 ],
            "Q": [ 409 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 859 ],
            "I2": [ 45 ],
            "I3": [ 858 ],
            "O": [ 860 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 861 ],
            "I3": [ 860 ],
            "O": [ 862 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 863 ],
            "I3": [ 860 ],
            "O": [ 864 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 861 ],
            "O": [ 863 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 860 ],
            "O": [ 865 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 866 ],
            "CO": [ 848 ],
            "I0": [ 861 ],
            "I1": [ 865 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 861 ],
            "I2": [ 865 ],
            "I3": [ 866 ],
            "O": [ 867 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 868 ],
            "I2": [ 524 ],
            "I3": [ 869 ],
            "O": [ 858 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 868 ],
            "I2": [ 526 ],
            "I3": [ 870 ],
            "O": [ 861 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 871 ],
            "I2": [ 872 ],
            "I3": [ 530 ],
            "O": [ 868 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 873 ],
            "I2": [ 874 ],
            "I3": [ 533 ],
            "O": [ 869 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 875 ],
            "I2": [ 874 ],
            "I3": [ 535 ],
            "O": [ 870 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 624 ],
            "I2": [ 537 ],
            "I3": [ 876 ],
            "O": [ 874 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 877 ],
            "E": [ 18 ],
            "Q": [ 411 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 878 ],
            "I2": [ 45 ],
            "I3": [ 877 ],
            "O": [ 879 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 880 ],
            "I3": [ 879 ],
            "O": [ 881 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 882 ],
            "I3": [ 879 ],
            "O": [ 883 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 880 ],
            "O": [ 882 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 879 ],
            "O": [ 884 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 885 ],
            "CO": [ 866 ],
            "I0": [ 880 ],
            "I1": [ 884 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 38 ],
            "I1": [ 880 ],
            "I2": [ 884 ],
            "I3": [ 885 ],
            "O": [ 886 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 887 ],
            "I2": [ 524 ],
            "I3": [ 888 ],
            "O": [ 877 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 887 ],
            "I2": [ 526 ],
            "I3": [ 889 ],
            "O": [ 880 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 890 ],
            "I2": [ 891 ],
            "I3": [ 530 ],
            "O": [ 887 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 892 ],
            "I2": [ 893 ],
            "I3": [ 533 ],
            "O": [ 888 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 894 ],
            "I2": [ 893 ],
            "I3": [ 535 ],
            "O": [ 889 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 627 ],
            "I3": [ 895 ],
            "O": [ 893 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 896 ],
            "I2": [ 45 ],
            "I3": [ 710 ],
            "O": [ 897 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 898 ],
            "I2": [ 897 ],
            "I3": [ 899 ],
            "O": [ 900 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 901 ],
            "O": [ 898 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 553 ],
            "I1": [ 190 ],
            "I2": [ 36 ],
            "I3": [ 191 ],
            "O": [ 115 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 553 ],
            "I1": [ 190 ],
            "I2": [ 36 ],
            "I3": [ 191 ],
            "O": [ 116 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 553 ],
            "I1": [ 190 ],
            "I2": [ 36 ],
            "I3": [ 191 ],
            "O": [ 117 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 65 ],
            "I2": [ 900 ],
            "I3": [ 145 ],
            "O": [ 902 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 901 ],
            "I3": [ 897 ],
            "O": [ 899 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 897 ],
            "O": [ 903 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 904 ],
            "CO": [ 905 ],
            "I0": [ 901 ],
            "I1": [ 903 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_CARRY_I1_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 37 ],
            "I1": [ 220 ],
            "I2": [ 906 ],
            "I3": [ 905 ],
            "O": [ 35 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 553 ],
            "I1": [ 190 ],
            "I2": [ 36 ],
            "I3": [ 191 ],
            "O": [ 39 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 907 ],
            "I2": [ 524 ],
            "I3": [ 908 ],
            "O": [ 710 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 907 ],
            "I2": [ 526 ],
            "I3": [ 909 ],
            "O": [ 901 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 910 ],
            "I2": [ 911 ],
            "I3": [ 530 ],
            "O": [ 907 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 912 ],
            "I2": [ 913 ],
            "I3": [ 533 ],
            "O": [ 908 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 914 ],
            "I2": [ 913 ],
            "I3": [ 535 ],
            "O": [ 909 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 595 ],
            "I3": [ 915 ],
            "O": [ 913 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 916 ],
            "E": [ 18 ],
            "Q": [ 503 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 917 ],
            "E": [ 18 ],
            "Q": [ 413 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 918 ],
            "I2": [ 45 ],
            "I3": [ 917 ],
            "O": [ 919 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 38 ],
            "I1": [ 920 ],
            "I2": [ 919 ],
            "I3": [ 921 ],
            "O": [ 922 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20_D_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 283 ],
            "O": [ 920 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 283 ],
            "I3": [ 919 ],
            "O": [ 923 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20_D_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 919 ],
            "O": [ 924 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 925 ],
            "CO": [ 885 ],
            "I0": [ 283 ],
            "I1": [ 924 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 283 ],
            "I2": [ 924 ],
            "I3": [ 925 ],
            "O": [ 921 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 926 ],
            "I2": [ 524 ],
            "I3": [ 927 ],
            "O": [ 917 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 926 ],
            "I2": [ 526 ],
            "I3": [ 928 ],
            "O": [ 283 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 929 ],
            "I2": [ 930 ],
            "I3": [ 530 ],
            "O": [ 926 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 931 ],
            "I2": [ 932 ],
            "I3": [ 533 ],
            "O": [ 927 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 933 ],
            "I2": [ 932 ],
            "I3": [ 535 ],
            "O": [ 928 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 633 ],
            "I3": [ 934 ],
            "O": [ 932 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 935 ],
            "E": [ 18 ],
            "Q": [ 415 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 269 ],
            "I2": [ 45 ],
            "I3": [ 935 ],
            "O": [ 936 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 72 ],
            "I3": [ 936 ],
            "O": [ 937 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 938 ],
            "I3": [ 936 ],
            "O": [ 939 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 72 ],
            "O": [ 938 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_I3_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 936 ],
            "O": [ 940 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 941 ],
            "CO": [ 925 ],
            "I0": [ 72 ],
            "I1": [ 940 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 38 ],
            "I1": [ 72 ],
            "I2": [ 940 ],
            "I3": [ 941 ],
            "O": [ 942 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 937 ],
            "I1": [ 939 ],
            "I2": [ 942 ],
            "I3": [ 943 ],
            "O": [ 281 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 54 ],
            "I3": [ 228 ],
            "O": [ 943 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 944 ],
            "I2": [ 524 ],
            "I3": [ 945 ],
            "O": [ 935 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 944 ],
            "I2": [ 526 ],
            "I3": [ 946 ],
            "O": [ 72 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 947 ],
            "I2": [ 948 ],
            "I3": [ 530 ],
            "O": [ 944 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 949 ],
            "I2": [ 950 ],
            "I3": [ 533 ],
            "O": [ 945 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 951 ],
            "I2": [ 950 ],
            "I3": [ 535 ],
            "O": [ 946 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 636 ],
            "I3": [ 952 ],
            "O": [ 950 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 953 ],
            "E": [ 18 ],
            "Q": [ 416 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 45 ],
            "I3": [ 953 ],
            "O": [ 954 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 955 ],
            "I2": [ 954 ],
            "I3": [ 956 ],
            "O": [ 52 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 73 ],
            "O": [ 955 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 73 ],
            "I3": [ 954 ],
            "O": [ 957 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 954 ],
            "O": [ 958 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 959 ],
            "CO": [ 941 ],
            "I0": [ 73 ],
            "I1": [ 958 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 73 ],
            "I2": [ 958 ],
            "I3": [ 959 ],
            "O": [ 960 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 38 ],
            "I2": [ 957 ],
            "I3": [ 960 ],
            "O": [ 956 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 961 ],
            "I2": [ 524 ],
            "I3": [ 962 ],
            "O": [ 953 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 961 ],
            "I2": [ 526 ],
            "I3": [ 963 ],
            "O": [ 73 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 964 ],
            "I2": [ 965 ],
            "I3": [ 530 ],
            "O": [ 961 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 966 ],
            "I2": [ 967 ],
            "I3": [ 533 ],
            "O": [ 962 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 968 ],
            "I2": [ 967 ],
            "I3": [ 535 ],
            "O": [ 963 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 639 ],
            "I3": [ 969 ],
            "O": [ 967 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 970 ],
            "E": [ 18 ],
            "Q": [ 426 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 77 ],
            "I2": [ 45 ],
            "I3": [ 970 ],
            "O": [ 971 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101101111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 77 ],
            "I1": [ 45 ],
            "I2": [ 37 ],
            "I3": [ 970 ],
            "O": [ 972 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_I3_1_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 973 ],
            "CO": [ 959 ],
            "I0": [ 94 ],
            "I1": [ 972 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_I3_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 94 ],
            "I2": [ 972 ],
            "I3": [ 973 ],
            "O": [ 974 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_I3_1_O_SB_LUT4_I2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 975 ],
            "CO": [ 973 ],
            "I0": [ 109 ],
            "I1": [ 976 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_I3_1_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 143 ],
            "CO": [ 975 ],
            "I0": [ 138 ],
            "I1": [ 142 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_I3_1_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 109 ],
            "I2": [ 976 ],
            "I3": [ 975 ],
            "O": [ 121 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_I3_1_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101101111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 97 ],
            "I1": [ 45 ],
            "I2": [ 37 ],
            "I3": [ 120 ],
            "O": [ 976 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 977 ],
            "I2": [ 971 ],
            "I3": [ 978 ],
            "O": [ 82 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 94 ],
            "O": [ 977 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 94 ],
            "I3": [ 971 ],
            "O": [ 979 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 38 ],
            "I2": [ 979 ],
            "I3": [ 974 ],
            "O": [ 978 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 980 ],
            "I2": [ 524 ],
            "I3": [ 981 ],
            "O": [ 970 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 980 ],
            "I2": [ 526 ],
            "I3": [ 982 ],
            "O": [ 94 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 983 ],
            "I2": [ 984 ],
            "I3": [ 530 ],
            "O": [ 980 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 985 ],
            "I2": [ 986 ],
            "I3": [ 533 ],
            "O": [ 981 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 987 ],
            "I2": [ 986 ],
            "I3": [ 535 ],
            "O": [ 982 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 642 ],
            "I3": [ 988 ],
            "O": [ 986 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 120 ],
            "E": [ 18 ],
            "Q": [ 376 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 140 ],
            "E": [ 18 ],
            "Q": [ 368 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 167 ],
            "E": [ 18 ],
            "Q": [ 370 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 195 ],
            "E": [ 18 ],
            "Q": [ 371 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 208 ],
            "E": [ 18 ],
            "Q": [ 372 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 205 ],
            "E": [ 18 ],
            "Q": [ 373 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 45 ],
            "I2": [ 989 ],
            "I3": [ 916 ],
            "O": [ 990 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 991 ],
            "I2": [ 990 ],
            "I3": [ 992 ],
            "O": [ 993 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 994 ],
            "O": [ 991 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 65 ],
            "I2": [ 993 ],
            "I3": [ 176 ],
            "O": [ 995 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 994 ],
            "I3": [ 990 ],
            "O": [ 992 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 990 ],
            "O": [ 996 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 997 ],
            "CO": [ 904 ],
            "I0": [ 994 ],
            "I1": [ 996 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 998 ],
            "I2": [ 524 ],
            "I3": [ 999 ],
            "O": [ 916 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 998 ],
            "I2": [ 526 ],
            "I3": [ 1000 ],
            "O": [ 994 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1001 ],
            "I2": [ 1002 ],
            "I3": [ 530 ],
            "O": [ 998 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1003 ],
            "I2": [ 1004 ],
            "I3": [ 533 ],
            "O": [ 999 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1005 ],
            "I2": [ 1004 ],
            "I3": [ 535 ],
            "O": [ 1000 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 631 ],
            "I3": [ 1006 ],
            "O": [ 1004 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1007 ],
            "E": [ 18 ],
            "Q": [ 506 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 263 ],
            "E": [ 18 ],
            "Q": [ 374 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 46 ],
            "E": [ 18 ],
            "Q": [ 375 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1008 ],
            "I2": [ 45 ],
            "I3": [ 1007 ],
            "O": [ 1009 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1010 ],
            "I2": [ 1009 ],
            "I3": [ 1011 ],
            "O": [ 1012 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 1013 ],
            "O": [ 1010 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1012 ],
            "I2": [ 1014 ],
            "I3": [ 1015 ],
            "O": [ 1016 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 65 ],
            "I3": [ 1017 ],
            "O": [ 1014 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 56 ],
            "I2": [ 1018 ],
            "I3": [ 1019 ],
            "O": [ 1015 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1020 ],
            "I3": [ 1021 ],
            "O": [ 1018 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 59 ],
            "I1": [ 62 ],
            "I2": [ 1022 ],
            "I3": [ 1023 ],
            "O": [ 1020 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 1013 ],
            "I3": [ 1009 ],
            "O": [ 1011 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 1009 ],
            "O": [ 1024 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1025 ],
            "CO": [ 997 ],
            "I0": [ 1013 ],
            "I1": [ 1024 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1026 ],
            "I2": [ 524 ],
            "I3": [ 1027 ],
            "O": [ 1007 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1026 ],
            "I2": [ 526 ],
            "I3": [ 1028 ],
            "O": [ 1013 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1029 ],
            "I2": [ 1030 ],
            "I3": [ 530 ],
            "O": [ 1026 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1031 ],
            "I2": [ 1032 ],
            "I3": [ 533 ],
            "O": [ 1027 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1033 ],
            "I2": [ 1032 ],
            "I3": [ 535 ],
            "O": [ 1028 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 672 ],
            "I3": [ 1034 ],
            "O": [ 1032 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1035 ],
            "E": [ 18 ],
            "Q": [ 509 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 45 ],
            "I2": [ 1036 ],
            "I3": [ 1035 ],
            "O": [ 1037 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1038 ],
            "I2": [ 1037 ],
            "I3": [ 1039 ],
            "O": [ 1040 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4_D_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 1041 ],
            "O": [ 1038 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 65 ],
            "I2": [ 1040 ],
            "I3": [ 216 ],
            "O": [ 1042 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 1041 ],
            "I3": [ 1037 ],
            "O": [ 1039 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4_D_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 1037 ],
            "O": [ 1043 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1044 ],
            "CO": [ 1025 ],
            "I0": [ 1041 ],
            "I1": [ 1043 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1045 ],
            "I2": [ 524 ],
            "I3": [ 1046 ],
            "O": [ 1035 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1045 ],
            "I2": [ 526 ],
            "I3": [ 1047 ],
            "O": [ 1041 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1048 ],
            "I2": [ 1049 ],
            "I3": [ 530 ],
            "O": [ 1045 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1050 ],
            "I2": [ 1051 ],
            "I3": [ 533 ],
            "O": [ 1046 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1052 ],
            "I2": [ 1051 ],
            "I3": [ 535 ],
            "O": [ 1047 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 685 ],
            "I2": [ 537 ],
            "I3": [ 1053 ],
            "O": [ 1051 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1054 ],
            "E": [ 18 ],
            "Q": [ 512 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1055 ],
            "I2": [ 45 ],
            "I3": [ 1054 ],
            "O": [ 1056 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1057 ],
            "I2": [ 1056 ],
            "I3": [ 1058 ],
            "O": [ 1059 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 1060 ],
            "O": [ 1057 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 1060 ],
            "I3": [ 1056 ],
            "O": [ 1058 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 1056 ],
            "O": [ 1061 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1062 ],
            "CO": [ 1044 ],
            "I0": [ 1060 ],
            "I1": [ 1061 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1063 ],
            "I2": [ 524 ],
            "I3": [ 1064 ],
            "O": [ 1054 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1063 ],
            "I2": [ 526 ],
            "I3": [ 1065 ],
            "O": [ 1060 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1066 ],
            "I2": [ 1067 ],
            "I3": [ 530 ],
            "O": [ 1063 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1068 ],
            "I2": [ 1069 ],
            "I3": [ 533 ],
            "O": [ 1064 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1070 ],
            "I2": [ 1069 ],
            "I3": [ 535 ],
            "O": [ 1065 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 688 ],
            "I2": [ 537 ],
            "I3": [ 1071 ],
            "O": [ 1069 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1072 ],
            "E": [ 18 ],
            "Q": [ 515 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1073 ],
            "I2": [ 45 ],
            "I3": [ 1072 ],
            "O": [ 1074 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 1075 ],
            "I3": [ 1074 ],
            "O": [ 1076 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1077 ],
            "I3": [ 1074 ],
            "O": [ 1078 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 1075 ],
            "O": [ 1077 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_I3_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 1074 ],
            "O": [ 1079 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1080 ],
            "CO": [ 1062 ],
            "I0": [ 1075 ],
            "I1": [ 1079 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1076 ],
            "I1": [ 1078 ],
            "I2": [ 1081 ],
            "I3": [ 1082 ],
            "O": [ 1083 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 65 ],
            "I3": [ 55 ],
            "O": [ 1081 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 552 ],
            "I2": [ 57 ],
            "I3": [ 58 ],
            "O": [ 1082 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1084 ],
            "I2": [ 524 ],
            "I3": [ 1085 ],
            "O": [ 1072 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1084 ],
            "I2": [ 526 ],
            "I3": [ 1086 ],
            "O": [ 1075 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1087 ],
            "I2": [ 1088 ],
            "I3": [ 530 ],
            "O": [ 1084 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1089 ],
            "I2": [ 1090 ],
            "I3": [ 533 ],
            "O": [ 1085 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1091 ],
            "I2": [ 1090 ],
            "I3": [ 535 ],
            "O": [ 1086 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 691 ],
            "I2": [ 537 ],
            "I3": [ 1092 ],
            "O": [ 1090 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1093 ],
            "E": [ 18 ],
            "Q": [ 518 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_7_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1094 ],
            "I2": [ 45 ],
            "I3": [ 1093 ],
            "O": [ 1095 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_7_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1096 ],
            "I2": [ 1095 ],
            "I3": [ 1097 ],
            "O": [ 1098 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_7_D_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 1099 ],
            "O": [ 1096 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_7_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 1099 ],
            "I3": [ 1095 ],
            "O": [ 1097 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_7_D_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 1095 ],
            "O": [ 1100 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_7_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1101 ],
            "CO": [ 1080 ],
            "I0": [ 1099 ],
            "I1": [ 1100 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1102 ],
            "I2": [ 524 ],
            "I3": [ 1103 ],
            "O": [ 1093 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1102 ],
            "I2": [ 526 ],
            "I3": [ 1104 ],
            "O": [ 1099 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1105 ],
            "I2": [ 1106 ],
            "I3": [ 530 ],
            "O": [ 1102 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1107 ],
            "I2": [ 1108 ],
            "I3": [ 533 ],
            "O": [ 1103 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1109 ],
            "I2": [ 1108 ],
            "I3": [ 535 ],
            "O": [ 1104 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 694 ],
            "I3": [ 1110 ],
            "O": [ 1108 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1111 ],
            "E": [ 18 ],
            "Q": [ 472 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_8_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1112 ],
            "I2": [ 45 ],
            "I3": [ 1111 ],
            "O": [ 1113 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1114 ],
            "I2": [ 1113 ],
            "I3": [ 1115 ],
            "O": [ 1116 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 1117 ],
            "O": [ 1114 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 1117 ],
            "I3": [ 1113 ],
            "O": [ 1115 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 1113 ],
            "O": [ 1118 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1119 ],
            "CO": [ 1101 ],
            "I0": [ 1117 ],
            "I1": [ 1118 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1120 ],
            "I2": [ 524 ],
            "I3": [ 1121 ],
            "O": [ 1111 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1120 ],
            "I2": [ 526 ],
            "I3": [ 1122 ],
            "O": [ 1117 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1123 ],
            "I2": [ 1124 ],
            "I3": [ 530 ],
            "O": [ 1120 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1125 ],
            "I2": [ 1126 ],
            "I3": [ 533 ],
            "O": [ 1121 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1127 ],
            "I2": [ 1126 ],
            "I3": [ 535 ],
            "O": [ 1122 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 697 ],
            "I3": [ 1128 ],
            "O": [ 1126 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1129 ],
            "E": [ 18 ],
            "Q": [ 457 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_9_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1130 ],
            "I2": [ 45 ],
            "I3": [ 1129 ],
            "O": [ 1131 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1132 ],
            "I2": [ 1131 ],
            "I3": [ 1133 ],
            "O": [ 1134 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 1135 ],
            "O": [ 1132 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 1135 ],
            "I3": [ 1131 ],
            "O": [ 1133 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 1131 ],
            "O": [ 1136 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 720 ],
            "CO": [ 1119 ],
            "I0": [ 1135 ],
            "I1": [ 1136 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1137 ],
            "I2": [ 524 ],
            "I3": [ 1138 ],
            "O": [ 1129 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1137 ],
            "I2": [ 526 ],
            "I3": [ 1139 ],
            "O": [ 1135 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1140 ],
            "I2": [ 1141 ],
            "I3": [ 530 ],
            "O": [ 1137 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1142 ],
            "I2": [ 1143 ],
            "I3": [ 533 ],
            "O": [ 1138 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1144 ],
            "I2": [ 1143 ],
            "I3": [ 535 ],
            "O": [ 1139 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 700 ],
            "I3": [ 1145 ],
            "O": [ 1143 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1146 ],
            "I2": [ 45 ],
            "I3": [ 709 ],
            "O": [ 906 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1147 ],
            "I2": [ 524 ],
            "I3": [ 1148 ],
            "O": [ 709 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1147 ],
            "I2": [ 526 ],
            "I3": [ 1149 ],
            "O": [ 220 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1150 ],
            "I2": [ 1151 ],
            "I3": [ 530 ],
            "O": [ 1147 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1152 ],
            "I2": [ 1153 ],
            "I3": [ 533 ],
            "O": [ 1148 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1154 ],
            "I2": [ 1153 ],
            "I3": [ 535 ],
            "O": [ 1149 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 593 ],
            "I3": [ 1155 ],
            "O": [ 1153 ]
          }
        },
        "data_mem_inst.write_select1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 13 ],
            "D": [ 1156 ],
            "E": [ 18 ],
            "Q": [ 378 ]
          }
        },
        "inst_mem.instruction_memory.0.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000000011101111000001010001001110000101100100111000011000010011000001101001001110000111100100110000011100010011000101111011011100000100000100110010010000100011001001100010001100000001000100110000000001101111000000010001001100010001001101110000000000010011",
            "INIT_1": "1100011100010011101001111000001100100111100000110000000001101111001001000010001110000111100100110010011110000011101000000010001100100111100000111010000000100011000001110001001100100111100000110010000000100011001001111011011100100010001000110000011110010011",
            "INIT_2": "0000011100010011001001111000001111111110011000111100011110000011100001111011001100000110100100111000011110010011001001111000001111000111000000110000011110110011000001110001001100100111100000110000000001101111001001100010001110100000001000110010011110000011",
            "INIT_3": "0000011100010011100001111001001100100111100000111000010000100011100001111011001100000110100100110010011110000011111101110001001101000111101100111100011110000011100001111011001100000110100100111000011110010011001001111000001111000111000000110000011110110011",
            "INIT_4": "0000011110110011000001110001001100100111100000111000010000100011100001111011001100000110100100110111011100010011110001110011001110000111100100110010011110000011110001110000001100000111101100110000011100010011001001111000001111000110100000110000011110110011",
            "INIT_5": "0010011100000011001001100010001110000111100100110010011110000011100001000010001110000111101100110000011010010011001001111000001111110111000100110100011110110011110001111000001110000111101100110000011010010011100001111001001100100111100000111100011100000011",
            "INIT_6": "0000011110010011100100100110001100001000101100111111011110010011110001111011001100000000011011111010000000100011000001110001001100100111100000110100111011100011001001111000001100100100001000111000011110010011001001111000001101000110111000110010011110000011",
            "INIT_7": "0000011110010011111010001110001110101110001000111000011010010011100001111001001110101000000000110000011110010011100001101001001101111100011000110110110001100011000001111001001111110110000100111001100001100011000001110001001101110111100100111111111001100011",
            "INIT_8": "1100011010000011100000000110011101101000111000110000111110100011100001011001001100000111000100111100011110000011011111001110001100000111000100111000000001100111011010000110001110000101101100110000011100110011100001111001001111110111100100111000011110110011",
            "INIT_9": "1010111100000011101011111000001110100010100000111010011010000011111100000110111110011010111000111000010110010011000011111010001101110111100100110000011100010011110001101000001110000000111000111000010110010011000011111010001101110111100100110000011100010011",
            "INIT_A": "0010111000100011000001110001001100101110001000110010110000100011001010100010001100101000001000110010011000100011001001000010001100100010001000111010011010000011001000000010001110000101100100111010100000000011101000110000001110101110000000111010111010000011",
            "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000011011110110100011100011",
            "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "RADDR": [ 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, "0", "0", "0" ],
            "RCLK": [ 15 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "inst_mem.instruction_memory.1.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0001011100000000000000000000011100000000000001110000000000000110010000100110000000000000000001111011101110000100000000000000000001000101000000010100010010000001010001000001000110111011000000010000000001000000010000000000000100000000000000000000000000000000",
            "INIT_1": "1111111111110111000000000000011111111110000001000001001001000000111111101111010011111111111101111111111001000100000000000000011111111110000001000000000011100111000011111111000011111110000001001111111011110100000000000000000011111110111101000100001001100000",
            "INIT_2": "1111111100000100111111101100010000001010111001111011110010000111000000001111011011111111000001000000000000010111111111101100010010111100100001110000000011110111111111110000010011111110110001000000111100000000111111100000010000000000111001111111111000000100",
            "INIT_3": "1111111100000100000000000001011111111110110001001011110011100111000000001111011011111111000001001111111011000100000011111111011100000000111101111011110010000111000000001111011011111111000001000000000000010111111111101100010010111100100001110000000011110111",
            "INIT_4": "0000000011110111111111110000010011111110110001001011110011100111000000001111011011111111000001000000111111110111000000001110011000000000000101111111111011000100101111001000011100000000111101111111111100000100111111101100010010111100100001110000000011110111",
            "INIT_5": "1111111011000100111111101111010000000000000101111111111011000100101111001110011100000000111101101111111100000100111111101100010000001111111101110000000011110111101111001000011100000000111101101111111100000100000000000001011111111110110001001011110010000111",
            "INIT_6": "0000000000110000000001100000011100000000110001010000000000110111000000001010010100000000000000000000000011100111000011111111000011111110000001001110110011110000111111101000010011111110111101001111111111110111111111101000010011110000111101111111111010000100",
            "INIT_7": "1111111111110110111111101100011111111111000001110000000001000110000000000100011100000000000001100000000000000111000000000000010100000010110001110000100011110111111111100000011011111111110010000000011000000111000000000000010100000000001101010000010011000111",
            "INIT_8": "0000000000000101000000000000000011111111000101111111111011110111000000000001010100000000000101110000000000000101111111110001010100000000000001010000000000000000000000010001011100000000111101010000000011110111000000000100011111111111110001110100000011100111",
            "INIT_9": "0000000011000101000000001000010100000000010001010000000000000101111101100101111111111100000001110000000000010101111111101101011100000000001101110000000000010111000000000000010111111000000001110000000000010101111111101101011100000000001101110000000000010111",
            "INIT_A": "1111111011010111000000100100011100000001000001110000000001100111000000011100011100000001110101110000000111100111000000011111011100000000010101111111111111000101000000001101011100000010010001010000000111000101000000011000010100000001010001010000000100000101",
            "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110001100111111111101011110111",
            "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "RADDR": [ 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, "0", "0", "0" ],
            "RCLK": [ 15 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1197 ],
            "E": [ 1198 ],
            "Q": [ 1199 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1200 ],
            "E": [ 1198 ],
            "Q": [ 1201 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1202 ],
            "E": [ 1198 ],
            "Q": [ 1203 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1204 ],
            "I2": [ 1205 ],
            "I3": [ 1206 ],
            "O": [ 1202 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1207 ],
            "I2": [ 1208 ],
            "I3": [ 1209 ],
            "O": [ 1205 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1210 ],
            "I1": [ 1211 ],
            "I2": [ 1212 ],
            "I3": [ 29 ],
            "O": [ 1208 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1213 ],
            "I2": [ 1214 ],
            "I3": [ 1215 ],
            "O": [ 1206 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1216 ],
            "E": [ 1198 ],
            "Q": [ 1217 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1204 ],
            "I2": [ 1218 ],
            "I3": [ 1219 ],
            "O": [ 1216 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1220 ],
            "I2": [ 1221 ],
            "I3": [ 1209 ],
            "O": [ 1218 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1222 ],
            "I1": [ 1223 ],
            "I2": [ 1212 ],
            "I3": [ 29 ],
            "O": [ 1221 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1224 ],
            "I2": [ 1225 ],
            "I3": [ 1226 ],
            "O": [ 1219 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1227 ],
            "E": [ 1198 ],
            "Q": [ 1228 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1204 ],
            "I2": [ 1229 ],
            "I3": [ 1230 ],
            "O": [ 1227 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1231 ],
            "I2": [ 1232 ],
            "I3": [ 1209 ],
            "O": [ 1229 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1233 ],
            "I1": [ 1234 ],
            "I2": [ 1212 ],
            "I3": [ 29 ],
            "O": [ 1232 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1235 ],
            "I2": [ 1236 ],
            "I3": [ 1237 ],
            "O": [ 1230 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1238 ],
            "E": [ 1198 ],
            "Q": [ 1239 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1204 ],
            "I2": [ 1240 ],
            "I3": [ 1241 ],
            "O": [ 1238 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1242 ],
            "I2": [ 1243 ],
            "I3": [ 1209 ],
            "O": [ 1240 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1244 ],
            "I1": [ 1245 ],
            "I2": [ 1212 ],
            "I3": [ 29 ],
            "O": [ 1243 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1246 ],
            "I2": [ 1247 ],
            "I3": [ 1248 ],
            "O": [ 1241 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1249 ],
            "E": [ 1198 ],
            "Q": [ 1250 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1251 ],
            "I3": [ 1252 ],
            "O": [ 1249 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1253 ],
            "I1": [ 1254 ],
            "I2": [ 1212 ],
            "I3": [ 29 ],
            "O": [ 1251 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1255 ],
            "I1": [ 1256 ],
            "I2": [ 1257 ],
            "I3": [ 1258 ],
            "O": [ 1252 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1259 ],
            "E": [ 1198 ],
            "Q": [ 1260 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1204 ],
            "I2": [ 1261 ],
            "I3": [ 1262 ],
            "O": [ 1259 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1263 ],
            "I2": [ 1264 ],
            "I3": [ 1209 ],
            "O": [ 1261 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1265 ],
            "I1": [ 1266 ],
            "I2": [ 1212 ],
            "I3": [ 29 ],
            "O": [ 1264 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1267 ],
            "I2": [ 1268 ],
            "I3": [ 1269 ],
            "O": [ 1262 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1270 ],
            "E": [ 1198 ],
            "Q": [ 1271 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1204 ],
            "I2": [ 1272 ],
            "I3": [ 1273 ],
            "O": [ 1270 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1274 ],
            "I2": [ 1275 ],
            "I3": [ 1209 ],
            "O": [ 1272 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1276 ],
            "I1": [ 1277 ],
            "I2": [ 1212 ],
            "I3": [ 29 ],
            "O": [ 1275 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1278 ],
            "I2": [ 1279 ],
            "I3": [ 1280 ],
            "O": [ 1273 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1281 ],
            "E": [ 1198 ],
            "Q": [ 1282 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1283 ],
            "I3": [ 1284 ],
            "O": [ 1281 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1285 ],
            "I1": [ 1286 ],
            "I2": [ 1212 ],
            "I3": [ 29 ],
            "O": [ 1283 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1287 ],
            "I1": [ 1256 ],
            "I2": [ 1257 ],
            "I3": [ 1288 ],
            "O": [ 1284 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1289 ],
            "E": [ 1198 ],
            "Q": [ 1290 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1291 ],
            "I3": [ 1292 ],
            "O": [ 1289 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1293 ],
            "I1": [ 1294 ],
            "I2": [ 1212 ],
            "I3": [ 29 ],
            "O": [ 1291 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1295 ],
            "I1": [ 1256 ],
            "I2": [ 1257 ],
            "I3": [ 1296 ],
            "O": [ 1292 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1297 ],
            "E": [ 1198 ],
            "Q": [ 1298 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1204 ],
            "I2": [ 1299 ],
            "I3": [ 1300 ],
            "O": [ 1297 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1301 ],
            "I2": [ 1302 ],
            "I3": [ 1209 ],
            "O": [ 1299 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1303 ],
            "I1": [ 1304 ],
            "I2": [ 1212 ],
            "I3": [ 29 ],
            "O": [ 1302 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1305 ],
            "I2": [ 1306 ],
            "I3": [ 1307 ],
            "O": [ 1300 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1308 ],
            "I2": [ 29 ],
            "I3": [ 1309 ],
            "O": [ 1200 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1310 ],
            "I1": [ 1212 ],
            "I2": [ 29 ],
            "I3": [ 1311 ],
            "O": [ 1309 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110111111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1312 ],
            "I1": [ 1212 ],
            "I2": [ 1204 ],
            "I3": [ 1313 ],
            "O": [ 1311 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1314 ],
            "E": [ 1198 ],
            "Q": [ 1315 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1316 ],
            "E": [ 1198 ],
            "Q": [ 1317 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1204 ],
            "I2": [ 1318 ],
            "I3": [ 1319 ],
            "O": [ 1316 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1320 ],
            "I2": [ 1321 ],
            "I3": [ 1209 ],
            "O": [ 1318 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1323 ],
            "I2": [ 1212 ],
            "I3": [ 29 ],
            "O": [ 1321 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1324 ],
            "I2": [ 1325 ],
            "I3": [ 1326 ],
            "O": [ 1319 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1327 ],
            "E": [ 1198 ],
            "Q": [ 1328 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1204 ],
            "I2": [ 1329 ],
            "I3": [ 1330 ],
            "O": [ 1327 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1331 ],
            "I2": [ 1332 ],
            "I3": [ 1209 ],
            "O": [ 1329 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1333 ],
            "I1": [ 1334 ],
            "I2": [ 1212 ],
            "I3": [ 29 ],
            "O": [ 1332 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1335 ],
            "I2": [ 1336 ],
            "I3": [ 1337 ],
            "O": [ 1330 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1338 ],
            "E": [ 1198 ],
            "Q": [ 1164 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1204 ],
            "I2": [ 1339 ],
            "I3": [ 1340 ],
            "O": [ 1338 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1341 ],
            "I2": [ 1342 ],
            "I3": [ 1209 ],
            "O": [ 1339 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1343 ],
            "I1": [ 1344 ],
            "I2": [ 1212 ],
            "I3": [ 29 ],
            "O": [ 1342 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1345 ],
            "I2": [ 1346 ],
            "I3": [ 1347 ],
            "O": [ 1340 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1348 ],
            "E": [ 1198 ],
            "Q": [ 1163 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1204 ],
            "I2": [ 1349 ],
            "I3": [ 1350 ],
            "O": [ 1348 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1351 ],
            "I2": [ 1352 ],
            "I3": [ 1209 ],
            "O": [ 1349 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1353 ],
            "I1": [ 1354 ],
            "I2": [ 1212 ],
            "I3": [ 29 ],
            "O": [ 1352 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1355 ],
            "I2": [ 1356 ],
            "I3": [ 1357 ],
            "O": [ 1350 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1358 ],
            "E": [ 1198 ],
            "Q": [ 1162 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1204 ],
            "I2": [ 1359 ],
            "I3": [ 1360 ],
            "O": [ 1358 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1361 ],
            "I2": [ 1362 ],
            "I3": [ 1209 ],
            "O": [ 1359 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1363 ],
            "I1": [ 1364 ],
            "I2": [ 1212 ],
            "I3": [ 29 ],
            "O": [ 1362 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1365 ],
            "I2": [ 1366 ],
            "I3": [ 1367 ],
            "O": [ 1360 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1368 ],
            "E": [ 1198 ],
            "Q": [ 1161 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1204 ],
            "I2": [ 1369 ],
            "I3": [ 1370 ],
            "O": [ 1368 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1371 ],
            "I2": [ 1372 ],
            "I3": [ 1209 ],
            "O": [ 1369 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1373 ],
            "I1": [ 1374 ],
            "I2": [ 1212 ],
            "I3": [ 29 ],
            "O": [ 1372 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1375 ],
            "I2": [ 1376 ],
            "I3": [ 1377 ],
            "O": [ 1370 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1378 ],
            "E": [ 1198 ],
            "Q": [ 1160 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1204 ],
            "I2": [ 1379 ],
            "I3": [ 1380 ],
            "O": [ 1378 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1381 ],
            "I2": [ 1382 ],
            "I3": [ 1209 ],
            "O": [ 1379 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1383 ],
            "I1": [ 1384 ],
            "I2": [ 1212 ],
            "I3": [ 29 ],
            "O": [ 1382 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1385 ],
            "I2": [ 1386 ],
            "I3": [ 1387 ],
            "O": [ 1380 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1388 ],
            "E": [ 1198 ],
            "Q": [ 1159 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1204 ],
            "I2": [ 1389 ],
            "I3": [ 1390 ],
            "O": [ 1388 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1391 ],
            "I2": [ 1392 ],
            "I3": [ 1209 ],
            "O": [ 1389 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1393 ],
            "I1": [ 1394 ],
            "I2": [ 1212 ],
            "I3": [ 29 ],
            "O": [ 1392 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1395 ],
            "I2": [ 1396 ],
            "I3": [ 1397 ],
            "O": [ 1390 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1398 ],
            "E": [ 1198 ],
            "Q": [ 1158 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1204 ],
            "I2": [ 1399 ],
            "I3": [ 1400 ],
            "O": [ 1398 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1401 ],
            "I2": [ 1402 ],
            "I3": [ 1209 ],
            "O": [ 1399 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1403 ],
            "I1": [ 1404 ],
            "I2": [ 1212 ],
            "I3": [ 29 ],
            "O": [ 1402 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1405 ],
            "I2": [ 1406 ],
            "I3": [ 1407 ],
            "O": [ 1400 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1408 ],
            "E": [ 1198 ],
            "Q": [ 1157 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1204 ],
            "I2": [ 1409 ],
            "I3": [ 1410 ],
            "O": [ 1408 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1411 ],
            "I2": [ 1412 ],
            "I3": [ 1209 ],
            "O": [ 1409 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1413 ],
            "I1": [ 1414 ],
            "I2": [ 1212 ],
            "I3": [ 29 ],
            "O": [ 1412 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1415 ],
            "I2": [ 1416 ],
            "I3": [ 1417 ],
            "O": [ 1410 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1418 ],
            "I2": [ 29 ],
            "I3": [ 1419 ],
            "O": [ 1314 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1420 ],
            "I1": [ 1212 ],
            "I2": [ 29 ],
            "I3": [ 1421 ],
            "O": [ 1419 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110111111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1422 ],
            "I1": [ 1212 ],
            "I2": [ 1204 ],
            "I3": [ 1423 ],
            "O": [ 1421 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1424 ],
            "E": [ 1198 ],
            "Q": [ 1425 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1426 ],
            "E": [ 1198 ],
            "Q": [ 1427 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_30_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1428 ],
            "I3": [ 1429 ],
            "O": [ 1426 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1430 ],
            "I1": [ 1431 ],
            "I2": [ 1212 ],
            "I3": [ 29 ],
            "O": [ 1428 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1432 ],
            "I1": [ 1256 ],
            "I2": [ 1257 ],
            "I3": [ 1433 ],
            "O": [ 1429 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1434 ],
            "E": [ 1198 ],
            "Q": [ 1435 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_31_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1436 ],
            "I3": [ 1437 ],
            "O": [ 1434 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1438 ],
            "I1": [ 1439 ],
            "I2": [ 1212 ],
            "I3": [ 29 ],
            "O": [ 1436 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1440 ],
            "I1": [ 1256 ],
            "I2": [ 1257 ],
            "I3": [ 1441 ],
            "O": [ 1437 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1442 ],
            "I2": [ 29 ],
            "I3": [ 1443 ],
            "O": [ 1424 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1444 ],
            "I1": [ 1212 ],
            "I2": [ 29 ],
            "I3": [ 1445 ],
            "O": [ 1443 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110111111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1446 ],
            "I1": [ 1212 ],
            "I2": [ 1204 ],
            "I3": [ 1447 ],
            "O": [ 1445 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1448 ],
            "E": [ 1198 ],
            "Q": [ 1449 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1450 ],
            "I2": [ 29 ],
            "I3": [ 1451 ],
            "O": [ 1448 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1452 ],
            "I1": [ 1212 ],
            "I2": [ 29 ],
            "I3": [ 1453 ],
            "O": [ 1451 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110111111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1454 ],
            "I1": [ 1212 ],
            "I2": [ 1204 ],
            "I3": [ 1455 ],
            "O": [ 1453 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1456 ],
            "E": [ 1198 ],
            "Q": [ 1457 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1458 ],
            "I2": [ 29 ],
            "I3": [ 1459 ],
            "O": [ 1456 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1460 ],
            "I1": [ 1212 ],
            "I2": [ 29 ],
            "I3": [ 1461 ],
            "O": [ 1459 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110111111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1462 ],
            "I1": [ 1212 ],
            "I2": [ 1204 ],
            "I3": [ 1463 ],
            "O": [ 1461 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1464 ],
            "E": [ 1198 ],
            "Q": [ 1465 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1466 ],
            "I2": [ 29 ],
            "I3": [ 1467 ],
            "O": [ 1464 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1468 ],
            "I1": [ 1212 ],
            "I2": [ 29 ],
            "I3": [ 1469 ],
            "O": [ 1467 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110111111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1470 ],
            "I1": [ 1212 ],
            "I2": [ 1204 ],
            "I3": [ 1471 ],
            "O": [ 1469 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1472 ],
            "E": [ 1198 ],
            "Q": [ 1473 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1204 ],
            "I2": [ 1474 ],
            "I3": [ 1475 ],
            "O": [ 1472 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1476 ],
            "I2": [ 1477 ],
            "I3": [ 1209 ],
            "O": [ 1474 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1478 ],
            "I1": [ 1479 ],
            "I2": [ 1212 ],
            "I3": [ 29 ],
            "O": [ 1477 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1480 ],
            "I2": [ 1481 ],
            "I3": [ 1482 ],
            "O": [ 1475 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1483 ],
            "E": [ 1198 ],
            "Q": [ 1484 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1204 ],
            "I2": [ 1485 ],
            "I3": [ 1486 ],
            "O": [ 1483 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1487 ],
            "I2": [ 1488 ],
            "I3": [ 1209 ],
            "O": [ 1485 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1489 ],
            "I1": [ 1490 ],
            "I2": [ 1212 ],
            "I3": [ 29 ],
            "O": [ 1488 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1491 ],
            "I2": [ 1492 ],
            "I3": [ 1493 ],
            "O": [ 1486 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1494 ],
            "E": [ 1198 ],
            "Q": [ 1495 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1204 ],
            "I2": [ 1496 ],
            "I3": [ 1497 ],
            "O": [ 1494 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1498 ],
            "I2": [ 1499 ],
            "I3": [ 1209 ],
            "O": [ 1496 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1500 ],
            "I1": [ 1501 ],
            "I2": [ 1212 ],
            "I3": [ 29 ],
            "O": [ 1499 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1502 ],
            "I2": [ 1503 ],
            "I3": [ 1504 ],
            "O": [ 1497 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1505 ],
            "I2": [ 29 ],
            "I3": [ 1506 ],
            "O": [ 1197 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1507 ],
            "I1": [ 1212 ],
            "I2": [ 29 ],
            "I3": [ 1508 ],
            "O": [ 1506 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110111111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1509 ],
            "I1": [ 1212 ],
            "I2": [ 1204 ],
            "I3": [ 1510 ],
            "O": [ 1508 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1511 ],
            "I1": [ 1512 ],
            "I2": [ 1513 ],
            "I3": [ 1257 ],
            "O": [ 1198 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1343 ],
            "I2": [ 1514 ],
            "I3": [ 73 ],
            "O": [ 1515 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1354 ],
            "I2": [ 1514 ],
            "I3": [ 94 ],
            "O": [ 1516 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1420 ],
            "I2": [ 1514 ],
            "I3": [ 994 ],
            "O": [ 1517 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1514 ],
            "I2": [ 1444 ],
            "I3": [ 1013 ],
            "O": [ 1518 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1452 ],
            "I2": [ 1514 ],
            "I3": [ 1041 ],
            "O": [ 1519 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1460 ],
            "I2": [ 1514 ],
            "I3": [ 1060 ],
            "O": [ 1520 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1468 ],
            "I2": [ 1514 ],
            "I3": [ 1075 ],
            "O": [ 1521 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1479 ],
            "I2": [ 1514 ],
            "I3": [ 1099 ],
            "O": [ 1522 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1489 ],
            "I2": [ 1514 ],
            "I3": [ 1117 ],
            "O": [ 1523 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1500 ],
            "I2": [ 1514 ],
            "I3": [ 1135 ],
            "O": [ 1524 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1210 ],
            "I2": [ 1514 ],
            "I3": [ 717 ],
            "O": [ 1525 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1514 ],
            "I2": [ 1223 ],
            "I3": [ 736 ],
            "O": [ 1526 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1363 ],
            "I2": [ 1514 ],
            "I3": [ 109 ],
            "O": [ 1527 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1430 ],
            "I2": [ 1514 ],
            "I3": [ 202 ],
            "O": [ 1528 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1233 ],
            "I2": [ 1514 ],
            "I3": [ 751 ],
            "O": [ 1529 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1245 ],
            "I2": [ 1514 ],
            "I3": [ 771 ],
            "O": [ 1530 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_23": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1253 ],
            "I2": [ 1514 ],
            "I3": [ 788 ],
            "O": [ 1531 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_24": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1265 ],
            "I2": [ 1514 ],
            "I3": [ 806 ],
            "O": [ 1532 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_25": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1276 ],
            "I2": [ 1514 ],
            "I3": [ 824 ],
            "O": [ 1533 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_26": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1285 ],
            "I2": [ 1514 ],
            "I3": [ 843 ],
            "O": [ 1534 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_27": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1293 ],
            "I2": [ 1514 ],
            "I3": [ 861 ],
            "O": [ 1535 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_28": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1514 ],
            "I2": [ 1304 ],
            "I3": [ 880 ],
            "O": [ 1536 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_29": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1323 ],
            "I2": [ 1514 ],
            "I3": [ 283 ],
            "O": [ 1537 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1373 ],
            "I2": [ 1514 ],
            "I3": [ 138 ],
            "O": [ 1538 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_30": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1514 ],
            "I2": [ 1334 ],
            "I3": [ 72 ],
            "O": [ 1539 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_31": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1438 ],
            "I2": [ 1514 ],
            "I3": [ 42 ],
            "O": [ 1540 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1383 ],
            "I2": [ 1514 ],
            "I3": [ 165 ],
            "O": [ 1541 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1393 ],
            "I2": [ 1514 ],
            "I3": [ 192 ],
            "O": [ 1542 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1403 ],
            "I2": [ 1514 ],
            "I3": [ 197 ],
            "O": [ 1543 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1507 ],
            "I2": [ 1514 ],
            "I3": [ 220 ],
            "O": [ 1544 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1310 ],
            "I2": [ 1514 ],
            "I3": [ 901 ],
            "O": [ 1545 ]
          }
        },
        "processor.addr_adder.dsp_inst.input1_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1413 ],
            "I2": [ 1514 ],
            "I3": [ 200 ],
            "O": [ 1546 ]
          }
        },
        "processor.addr_adder.dsp_inst.mac_inst": {
          "hide_name": 0,
          "type": "SB_MAC16",
          "parameters": {
            "BOTADDSUB_UPPERINPUT": "1",
            "MODE_8x8": "1",
            "TOPADDSUB_CARRYSELECT": "10",
            "TOPADDSUB_UPPERINPUT": "1"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:319.12-323.4|verilog/adder.v:9.12-14.6|verilog/dsp_adder.v:12.14-31.6"
          },
          "port_directions": {
            "A": "input",
            "ACCUMCI": "input",
            "ACCUMCO": "output",
            "ADDSUBBOT": "input",
            "ADDSUBTOP": "input",
            "AHOLD": "input",
            "B": "input",
            "BHOLD": "input",
            "C": "input",
            "CE": "input",
            "CHOLD": "input",
            "CI": "input",
            "CLK": "input",
            "CO": "output",
            "D": "input",
            "DHOLD": "input",
            "IRSTBOT": "input",
            "IRSTTOP": "input",
            "O": "output",
            "OHOLDBOT": "input",
            "OHOLDTOP": "input",
            "OLOADBOT": "input",
            "OLOADTOP": "input",
            "ORSTBOT": "input",
            "ORSTTOP": "input",
            "SIGNEXTIN": "input",
            "SIGNEXTOUT": "output"
          },
          "connections": {
            "A": [ 1532, 1531, 1530, 1529, 1526, 1525, 1524, 1523, 1522, 1521, 1520, 1519, 1518, 1517, 1545, 1544 ],
            "ACCUMCI": [ "0" ],
            "ACCUMCO": [ ],
            "ADDSUBBOT": [ "0" ],
            "ADDSUBTOP": [ "0" ],
            "AHOLD": [ "0" ],
            "B": [ 30, 247, 204, 207, 187, 157, 126, 97, 77, 47, 269, 918, 878, 859, 841, 822 ],
            "BHOLD": [ "0" ],
            "C": [ 804, 786, 767, 749, 731, 712, 1130, 1112, 1094, 1073, 1055, 1036, 1008, 989, 896, 1146 ],
            "CE": [ "1" ],
            "CHOLD": [ "0" ],
            "CI": [ "0" ],
            "CLK": [ "0" ],
            "CO": [ ],
            "D": [ 1540, 1528, 1546, 1543, 1542, 1541, 1538, 1527, 1516, 1515, 1539, 1537, 1536, 1535, 1534, 1533 ],
            "DHOLD": [ "0" ],
            "IRSTBOT": [ "0" ],
            "IRSTTOP": [ "0" ],
            "O": [ 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578 ],
            "OHOLDBOT": [ "0" ],
            "OHOLDTOP": [ "0" ],
            "OLOADBOT": [ "0" ],
            "OLOADTOP": [ "0" ],
            "ORSTBOT": [ "0" ],
            "ORSTTOP": [ "0" ],
            "SIGNEXTIN": [ "0" ],
            "SIGNEXTOUT": [ ]
          }
        },
        "processor.addr_adder_mux.select_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1579 ],
            "Q": [ 1514 ],
            "R": [ 1257 ]
          }
        },
        "processor.addr_adder_mux.select_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1511 ],
            "I3": [ 1580 ],
            "O": [ 1579 ]
          }
        },
        "processor.alu_mux.select_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1581 ],
            "Q": [ 45 ],
            "R": [ 1257 ]
          }
        },
        "processor.alu_mux.select_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1582 ],
            "I2": [ 1583 ],
            "I3": [ 1513 ],
            "O": [ 1581 ]
          }
        },
        "processor.auipc_mux.select_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1584 ],
            "Q": [ 1585 ],
            "R": [ 29 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1586 ],
            "Q": [ 1587 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1588 ],
            "I1": [ 1589 ],
            "I2": [ 1590 ],
            "I3": [ 1591 ],
            "O": [ 1586 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1592 ],
            "I1": [ 1593 ],
            "I2": [ 1594 ],
            "I3": [ 1595 ],
            "O": [ 1589 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1596 ],
            "I2": [ 1588 ],
            "I3": [ 1597 ],
            "O": [ 1592 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1588 ],
            "I3": [ 1598 ],
            "O": [ 1593 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1596 ],
            "I1": [ 1588 ],
            "I2": [ 1597 ],
            "I3": [ 1599 ],
            "O": [ 1594 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 220 ],
            "I2": [ 906 ],
            "I3": [ 1599 ],
            "O": [ 1595 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010101010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1600 ],
            "I1": [ 1601 ],
            "I2": [ 1602 ],
            "I3": [ 1603 ],
            "O": [ 1590 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1596 ],
            "I2": [ 1597 ],
            "I3": [ 1599 ],
            "O": [ 1600 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1598 ],
            "I1": [ 1601 ],
            "I2": [ 1602 ],
            "I3": [ 1603 ],
            "O": [ 1591 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1596 ],
            "I3": [ 1597 ],
            "O": [ 1598 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 213 ],
            "I1": [ 225 ],
            "I2": [ 130 ],
            "I3": [ 249 ],
            "O": [ 1601 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1604 ],
            "I1": [ 1605 ],
            "I2": [ 1606 ],
            "I3": [ 1607 ],
            "O": [ 1602 ]
          }
        },
        "processor.branch_decide.Branch_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1608 ],
            "Q": [ 1609 ],
            "R": [ 29 ]
          }
        },
        "processor.branch_decide.Jump_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1610 ],
            "Q": [ 1611 ],
            "R": [ 29 ]
          }
        },
        "processor.branch_decide.Predicted_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1612 ],
            "Q": [ 1613 ],
            "R": [ 29 ]
          }
        },
        "processor.branch_decide.Predicted_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1587 ],
            "I1": [ 1613 ],
            "I2": [ 1611 ],
            "I3": [ 1609 ],
            "O": [ 29 ]
          }
        },
        "processor.branch_decide.Predicted_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1587 ],
            "I2": [ 1613 ],
            "I3": [ 1609 ],
            "O": [ 1212 ]
          }
        },
        "processor.branch_predictor_FSM.branch_mem_sig_reg_SB_DFFN_Q": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:54.5-56.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1609 ],
            "Q": [ 1614 ]
          }
        },
        "processor.branch_predictor_FSM.s_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:63.5-68.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1615 ],
            "E": [ 1614 ],
            "Q": [ 1616 ]
          }
        },
        "processor.branch_predictor_FSM.s_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:63.5-68.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1617 ],
            "E": [ 1614 ],
            "Q": [ 1618 ]
          }
        },
        "processor.branch_predictor_FSM.s_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1587 ],
            "I1": [ 1609 ],
            "I2": [ 1616 ],
            "I3": [ 1618 ],
            "O": [ 1617 ]
          }
        },
        "processor.branch_predictor_FSM.s_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1587 ],
            "I1": [ 1609 ],
            "I2": [ 1616 ],
            "I3": [ 1618 ],
            "O": [ 1615 ]
          }
        },
        "processor.dataMemOut_fwd_mux.select_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1619 ],
            "Q": [ 537 ],
            "R": [ 29 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1620 ],
            "Q": [ 570 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1621 ],
            "Q": [ 574 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1622 ],
            "Q": [ 1071 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1055 ],
            "I2": [ 31 ],
            "I3": [ 1623 ],
            "O": [ 1622 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 38 ],
            "I2": [ 1624 ],
            "I3": [ 1625 ],
            "O": [ 1623 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1059 ],
            "I1": [ 1626 ],
            "I2": [ 1627 ],
            "I3": [ 1628 ],
            "O": [ 1624 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 65 ],
            "I3": [ 228 ],
            "O": [ 1626 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 552 ],
            "I2": [ 238 ],
            "I3": [ 273 ],
            "O": [ 1627 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 56 ],
            "I2": [ 1629 ],
            "I3": [ 1630 ],
            "O": [ 1628 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1631 ],
            "I3": [ 1632 ],
            "O": [ 1630 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1060 ],
            "I2": [ 1061 ],
            "I3": [ 1062 ],
            "O": [ 1625 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1633 ],
            "Q": [ 1092 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1073 ],
            "I2": [ 31 ],
            "I3": [ 1634 ],
            "O": [ 1633 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 38 ],
            "I2": [ 1635 ],
            "I3": [ 1636 ],
            "O": [ 1634 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1075 ],
            "I2": [ 1079 ],
            "I3": [ 1080 ],
            "O": [ 1635 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1637 ],
            "I3": [ 1083 ],
            "O": [ 1636 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 56 ],
            "I2": [ 1638 ],
            "I3": [ 1639 ],
            "O": [ 1637 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1640 ],
            "I3": [ 1641 ],
            "O": [ 1638 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1642 ],
            "I3": [ 1643 ],
            "O": [ 1639 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1644 ],
            "Q": [ 1110 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1094 ],
            "I2": [ 31 ],
            "I3": [ 1645 ],
            "O": [ 1644 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1645 ],
            "I1": [ 1623 ],
            "I2": [ 1646 ],
            "I3": [ 1647 ],
            "O": [ 1607 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 38 ],
            "I2": [ 1648 ],
            "I3": [ 1649 ],
            "O": [ 1645 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1098 ],
            "I1": [ 1650 ],
            "I2": [ 1651 ],
            "I3": [ 1652 ],
            "O": [ 1648 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 65 ],
            "I3": [ 83 ],
            "O": [ 1650 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 552 ],
            "I2": [ 84 ],
            "I3": [ 85 ],
            "O": [ 1651 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 56 ],
            "I2": [ 1653 ],
            "I3": [ 1654 ],
            "O": [ 1652 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1655 ],
            "I3": [ 1656 ],
            "O": [ 1653 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1021 ],
            "I3": [ 1657 ],
            "O": [ 1654 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1658 ],
            "I3": [ 1659 ],
            "O": [ 1021 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1099 ],
            "I2": [ 1100 ],
            "I3": [ 1101 ],
            "O": [ 1649 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1660 ],
            "Q": [ 1128 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1112 ],
            "I2": [ 31 ],
            "I3": [ 1661 ],
            "O": [ 1660 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 38 ],
            "I1": [ 1635 ],
            "I2": [ 1636 ],
            "I3": [ 1661 ],
            "O": [ 1647 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 38 ],
            "I2": [ 1662 ],
            "I3": [ 1663 ],
            "O": [ 1661 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1116 ],
            "I1": [ 1664 ],
            "I2": [ 1665 ],
            "I3": [ 1666 ],
            "O": [ 1662 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 552 ],
            "I3": [ 110 ],
            "O": [ 1664 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 65 ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 1665 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 56 ],
            "I2": [ 1667 ],
            "I3": [ 1668 ],
            "O": [ 1666 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1669 ],
            "I3": [ 1670 ],
            "O": [ 1668 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1117 ],
            "I2": [ 1118 ],
            "I3": [ 1119 ],
            "O": [ 1663 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1671 ],
            "Q": [ 1145 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1130 ],
            "I2": [ 31 ],
            "I3": [ 1672 ],
            "O": [ 1671 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 38 ],
            "I2": [ 1673 ],
            "I3": [ 1674 ],
            "O": [ 1672 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1134 ],
            "I1": [ 1675 ],
            "I2": [ 1676 ],
            "I3": [ 1677 ],
            "O": [ 1673 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 552 ],
            "I3": [ 144 ],
            "O": [ 1675 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 65 ],
            "I2": [ 145 ],
            "I3": [ 146 ],
            "O": [ 1676 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 56 ],
            "I2": [ 1678 ],
            "I3": [ 1679 ],
            "O": [ 1677 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1135 ],
            "I2": [ 1136 ],
            "I3": [ 720 ],
            "O": [ 1674 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1680 ],
            "Q": [ 729 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1680 ],
            "I1": [ 1671 ],
            "I2": [ 1660 ],
            "I3": [ 1644 ],
            "O": [ 1681 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 712 ],
            "I2": [ 31 ],
            "I3": [ 1682 ],
            "O": [ 1680 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 38 ],
            "I1": [ 1683 ],
            "I2": [ 1682 ],
            "I3": [ 35 ],
            "O": [ 1606 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 38 ],
            "I2": [ 1683 ],
            "I3": [ 35 ],
            "O": [ 1599 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1684 ],
            "I3": [ 1685 ],
            "O": [ 1683 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 56 ],
            "I2": [ 1686 ],
            "I3": [ 1668 ],
            "O": [ 1684 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1687 ],
            "I1": [ 1688 ],
            "I2": [ 1689 ],
            "I3": [ 1690 ],
            "O": [ 1685 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1691 ],
            "I1": [ 117 ],
            "I2": [ 220 ],
            "I3": [ 906 ],
            "O": [ 1687 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 553 ],
            "I1": [ 190 ],
            "I2": [ 36 ],
            "I3": [ 191 ],
            "O": [ 1691 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 220 ],
            "I2": [ 906 ],
            "I3": [ 1692 ],
            "O": [ 1688 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 116 ],
            "I2": [ 1693 ],
            "I3": [ 906 ],
            "O": [ 1692 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1693 ],
            "I3": [ 117 ],
            "O": [ 118 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 553 ],
            "I1": [ 190 ],
            "I2": [ 36 ],
            "I3": [ 191 ],
            "O": [ 1693 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 65 ],
            "I3": [ 102 ],
            "O": [ 1689 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 38 ],
            "I2": [ 1694 ],
            "I3": [ 1695 ],
            "O": [ 1682 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 717 ],
            "I2": [ 718 ],
            "I3": [ 719 ],
            "O": [ 1694 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 716 ],
            "I1": [ 1696 ],
            "I2": [ 1697 ],
            "I3": [ 1698 ],
            "O": [ 1695 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 552 ],
            "I3": [ 171 ],
            "O": [ 1696 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 65 ],
            "I2": [ 176 ],
            "I3": [ 177 ],
            "O": [ 1697 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 56 ],
            "I2": [ 1699 ],
            "I3": [ 1700 ],
            "O": [ 1698 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1701 ],
            "Q": [ 747 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1701 ],
            "I1": [ 1702 ],
            "I2": [ 1703 ],
            "I3": [ 1704 ],
            "O": [ 1705 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 731 ],
            "I2": [ 31 ],
            "I3": [ 1706 ],
            "O": [ 1701 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 38 ],
            "I1": [ 1707 ],
            "I2": [ 1708 ],
            "I3": [ 1709 ],
            "O": [ 1706 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 736 ],
            "I2": [ 737 ],
            "I3": [ 738 ],
            "O": [ 1707 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 65 ],
            "I3": [ 210 ],
            "O": [ 1708 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 1017 ],
            "I3": [ 1710 ],
            "O": [ 210 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 59 ],
            "I3": [ 1711 ],
            "O": [ 1017 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 735 ],
            "I2": [ 1712 ],
            "I3": [ 1713 ],
            "O": [ 1709 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 552 ],
            "I3": [ 1714 ],
            "O": [ 1712 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 56 ],
            "I2": [ 1019 ],
            "I3": [ 1715 ],
            "O": [ 1713 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1657 ],
            "I3": [ 1655 ],
            "O": [ 1019 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1716 ],
            "I3": [ 1717 ],
            "O": [ 1657 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1718 ],
            "I3": [ 1719 ],
            "O": [ 1655 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1702 ],
            "Q": [ 765 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 749 ],
            "I2": [ 31 ],
            "I3": [ 1720 ],
            "O": [ 1702 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 38 ],
            "I1": [ 1721 ],
            "I2": [ 1722 ],
            "I3": [ 1723 ],
            "O": [ 1720 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 751 ],
            "I2": [ 755 ],
            "I3": [ 756 ],
            "O": [ 1721 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 65 ],
            "I3": [ 214 ],
            "O": [ 1722 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 752 ],
            "I1": [ 754 ],
            "I2": [ 1724 ],
            "I3": [ 1725 ],
            "O": [ 1723 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 552 ],
            "I3": [ 1726 ],
            "O": [ 1724 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 56 ],
            "I2": [ 1727 ],
            "I3": [ 1728 ],
            "O": [ 1725 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1704 ],
            "Q": [ 784 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 767 ],
            "I2": [ 31 ],
            "I3": [ 1729 ],
            "O": [ 1704 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 770 ],
            "I1": [ 1730 ],
            "I2": [ 1731 ],
            "I3": [ 1732 ],
            "O": [ 1729 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 56 ],
            "I2": [ 1629 ],
            "I3": [ 273 ],
            "O": [ 1730 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1733 ],
            "I3": [ 1734 ],
            "O": [ 1629 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1717 ],
            "I3": [ 1719 ],
            "O": [ 1734 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 771 ],
            "I2": [ 788 ],
            "I3": [ 74 ],
            "O": [ 1717 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 806 ],
            "I2": [ 824 ],
            "I3": [ 74 ],
            "O": [ 1719 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 65 ],
            "I3": [ 226 ],
            "O": [ 1731 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 38 ],
            "I1": [ 772 ],
            "I2": [ 1735 ],
            "I3": [ 775 ],
            "O": [ 1732 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 552 ],
            "I3": [ 238 ],
            "O": [ 1735 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1703 ],
            "Q": [ 802 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 786 ],
            "I2": [ 31 ],
            "I3": [ 1736 ],
            "O": [ 1703 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 38 ],
            "I1": [ 1737 ],
            "I2": [ 1738 ],
            "I3": [ 1739 ],
            "O": [ 1736 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 788 ],
            "I2": [ 792 ],
            "I3": [ 793 ],
            "O": [ 1737 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 65 ],
            "I3": [ 250 ],
            "O": [ 1738 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 789 ],
            "I1": [ 791 ],
            "I2": [ 1740 ],
            "I3": [ 1741 ],
            "O": [ 1739 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 552 ],
            "I3": [ 57 ],
            "O": [ 1740 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 56 ],
            "I2": [ 1639 ],
            "I3": [ 58 ],
            "O": [ 1741 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1742 ],
            "Q": [ 571 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1743 ],
            "Q": [ 820 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 804 ],
            "I2": [ 31 ],
            "I3": [ 1744 ],
            "O": [ 1743 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 65 ],
            "I1": [ 1745 ],
            "I2": [ 1746 ],
            "I3": [ 1747 ],
            "O": [ 1744 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 54 ],
            "I1": [ 1748 ],
            "I2": [ 1749 ],
            "I3": [ 1745 ],
            "O": [ 41 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 56 ],
            "I2": [ 1750 ],
            "I3": [ 84 ],
            "O": [ 1748 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 116 ],
            "I1": [ 42 ],
            "I2": [ 74 ],
            "I3": [ 1751 ],
            "O": [ 1750 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1691 ],
            "I1": [ 118 ],
            "I2": [ 42 ],
            "I3": [ 74 ],
            "O": [ 1751 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 65 ],
            "I2": [ 1752 ],
            "I3": [ 89 ],
            "O": [ 1749 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1753 ],
            "I3": [ 1754 ],
            "O": [ 1752 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1755 ],
            "I3": [ 245 ],
            "O": [ 1753 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 42 ],
            "I2": [ 202 ],
            "I3": [ 74 ],
            "O": [ 1755 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 88 ],
            "I3": [ 83 ],
            "O": [ 1745 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1756 ],
            "I3": [ 1757 ],
            "O": [ 88 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 284 ],
            "I3": [ 286 ],
            "O": [ 1756 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 788 ],
            "I2": [ 806 ],
            "I3": [ 74 ],
            "O": [ 284 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 751 ],
            "I2": [ 771 ],
            "I3": [ 74 ],
            "O": [ 286 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1758 ],
            "I3": [ 1711 ],
            "O": [ 83 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 289 ],
            "I3": [ 232 ],
            "O": [ 1758 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1075 ],
            "I2": [ 1099 ],
            "I3": [ 74 ],
            "O": [ 289 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1041 ],
            "I2": [ 1060 ],
            "I3": [ 74 ],
            "O": [ 232 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 233 ],
            "I3": [ 231 ],
            "O": [ 1711 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 994 ],
            "I2": [ 1013 ],
            "I3": [ 74 ],
            "O": [ 233 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 220 ],
            "I2": [ 901 ],
            "I3": [ 74 ],
            "O": [ 231 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 38 ],
            "I1": [ 806 ],
            "I2": [ 810 ],
            "I3": [ 811 ],
            "O": [ 1746 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 807 ],
            "I1": [ 809 ],
            "I2": [ 1759 ],
            "I3": [ 1760 ],
            "O": [ 1747 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 552 ],
            "I3": [ 84 ],
            "O": [ 1759 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 56 ],
            "I2": [ 1653 ],
            "I3": [ 85 ],
            "O": [ 1760 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1761 ],
            "Q": [ 839 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1761 ],
            "I1": [ 1762 ],
            "I2": [ 1743 ],
            "I3": [ 1763 ],
            "O": [ 1764 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 822 ],
            "I2": [ 31 ],
            "I3": [ 1765 ],
            "O": [ 1761 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1765 ],
            "I3": [ 1766 ],
            "O": [ 1604 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1767 ],
            "I1": [ 1768 ],
            "I2": [ 1769 ],
            "I3": [ 1770 ],
            "O": [ 1765 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 54 ],
            "I3": [ 102 ],
            "O": [ 1767 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 56 ],
            "I2": [ 110 ],
            "I3": [ 1667 ],
            "O": [ 1768 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 552 ],
            "I2": [ 110 ],
            "I3": [ 1667 ],
            "O": [ 1690 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1771 ],
            "I3": [ 1772 ],
            "O": [ 1667 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1773 ],
            "I3": [ 63 ],
            "O": [ 1772 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 283 ],
            "I2": [ 72 ],
            "I3": [ 74 ],
            "O": [ 1773 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 73 ],
            "I2": [ 94 ],
            "I3": [ 74 ],
            "O": [ 63 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 65 ],
            "I2": [ 104 ],
            "I3": [ 103 ],
            "O": [ 1769 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1774 ],
            "I3": [ 1775 ],
            "O": [ 104 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1776 ],
            "I3": [ 1777 ],
            "O": [ 1775 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 806 ],
            "I2": [ 824 ],
            "I3": [ 74 ],
            "O": [ 1776 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1778 ],
            "I3": [ 219 ],
            "O": [ 103 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1779 ],
            "I3": [ 1780 ],
            "O": [ 1778 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1099 ],
            "I2": [ 1117 ],
            "I3": [ 74 ],
            "O": [ 1779 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1781 ],
            "I3": [ 254 ],
            "O": [ 219 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1013 ],
            "I2": [ 1041 ],
            "I3": [ 74 ],
            "O": [ 1781 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 901 ],
            "I2": [ 994 ],
            "I3": [ 74 ],
            "O": [ 254 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 38 ],
            "I1": [ 825 ],
            "I2": [ 827 ],
            "I3": [ 830 ],
            "O": [ 1770 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1763 ],
            "Q": [ 857 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 841 ],
            "I2": [ 31 ],
            "I3": [ 1782 ],
            "O": [ 1763 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 56 ],
            "I1": [ 1783 ],
            "I2": [ 1784 ],
            "I3": [ 1785 ],
            "O": [ 1782 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 144 ],
            "I3": [ 1678 ],
            "O": [ 1783 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1786 ],
            "I3": [ 275 ],
            "O": [ 144 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 59 ],
            "I3": [ 1786 ],
            "O": [ 238 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1787 ],
            "I3": [ 1788 ],
            "O": [ 1786 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 200 ],
            "I2": [ 202 ],
            "I3": [ 74 ],
            "O": [ 1788 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1733 ],
            "I3": [ 274 ],
            "O": [ 1678 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1718 ],
            "I3": [ 1789 ],
            "O": [ 1733 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 843 ],
            "I2": [ 861 ],
            "I3": [ 74 ],
            "O": [ 1718 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 880 ],
            "I2": [ 283 ],
            "I3": [ 74 ],
            "O": [ 1789 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 38 ],
            "I1": [ 843 ],
            "I2": [ 847 ],
            "I3": [ 848 ],
            "O": [ 1784 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 844 ],
            "I1": [ 846 ],
            "I2": [ 1790 ],
            "I3": [ 1791 ],
            "O": [ 1785 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 54 ],
            "I3": [ 145 ],
            "O": [ 1790 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 65 ],
            "I2": [ 146 ],
            "I3": [ 149 ],
            "O": [ 1791 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1762 ],
            "Q": [ 876 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 859 ],
            "I2": [ 31 ],
            "I3": [ 1792 ],
            "O": [ 1762 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1792 ],
            "I1": [ 1720 ],
            "I2": [ 1706 ],
            "I3": [ 1672 ],
            "O": [ 1646 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1793 ],
            "I1": [ 1794 ],
            "I2": [ 1795 ],
            "I3": [ 1796 ],
            "O": [ 1792 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 54 ],
            "I3": [ 176 ],
            "O": [ 1793 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 65 ],
            "I2": [ 177 ],
            "I3": [ 178 ],
            "O": [ 1794 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 256 ],
            "I3": [ 253 ],
            "O": [ 177 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1797 ],
            "I3": [ 1779 ],
            "O": [ 256 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1135 ],
            "I2": [ 717 ],
            "I3": [ 74 ],
            "O": [ 1797 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1780 ],
            "I3": [ 1781 ],
            "O": [ 253 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1060 ],
            "I2": [ 1075 ],
            "I3": [ 74 ],
            "O": [ 1780 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 69 ],
            "I3": [ 255 ],
            "O": [ 178 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1798 ],
            "I3": [ 1776 ],
            "O": [ 69 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 843 ],
            "I2": [ 861 ],
            "I3": [ 74 ],
            "O": [ 1798 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1777 ],
            "I3": [ 1799 ],
            "O": [ 255 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 771 ],
            "I2": [ 788 ],
            "I3": [ 74 ],
            "O": [ 1777 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 38 ],
            "I1": [ 862 ],
            "I2": [ 864 ],
            "I3": [ 867 ],
            "O": [ 1795 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 56 ],
            "I3": [ 1800 ],
            "O": [ 1796 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1801 ],
            "Q": [ 895 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 878 ],
            "I2": [ 31 ],
            "I3": [ 1766 ],
            "O": [ 1801 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 56 ],
            "I1": [ 1802 ],
            "I2": [ 1803 ],
            "I3": [ 1804 ],
            "O": [ 1766 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 1714 ],
            "I3": [ 1715 ],
            "O": [ 1802 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 56 ],
            "I2": [ 1805 ],
            "I3": [ 1714 ],
            "O": [ 209 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 549 ],
            "I2": [ 1806 ],
            "I3": [ 1807 ],
            "O": [ 1805 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 117 ],
            "I3": [ 192 ],
            "O": [ 1806 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 192 ],
            "I3": [ 549 ],
            "O": [ 1807 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101011011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 59 ],
            "I1": [ 62 ],
            "I2": [ 1787 ],
            "I3": [ 87 ],
            "O": [ 1714 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 62 ],
            "I3": [ 1787 ],
            "O": [ 84 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 42 ],
            "I3": [ 74 ],
            "O": [ 1787 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 279 ],
            "I3": [ 1788 ],
            "O": [ 87 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1656 ],
            "I3": [ 86 ],
            "O": [ 1715 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1789 ],
            "I3": [ 276 ],
            "O": [ 1656 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 277 ],
            "I3": [ 278 ],
            "O": [ 86 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 65 ],
            "I2": [ 1710 ],
            "I3": [ 1808 ],
            "O": [ 1803 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1757 ],
            "I3": [ 1758 ],
            "O": [ 1710 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 287 ],
            "I3": [ 288 ],
            "O": [ 1757 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 717 ],
            "I2": [ 736 ],
            "I3": [ 74 ],
            "O": [ 287 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1117 ],
            "I2": [ 1135 ],
            "I3": [ 74 ],
            "O": [ 288 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 65 ],
            "I2": [ 1808 ],
            "I3": [ 1809 ],
            "O": [ 211 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1754 ],
            "I3": [ 90 ],
            "O": [ 1809 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 244 ],
            "I3": [ 155 ],
            "O": [ 1754 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1756 ],
            "I3": [ 91 ],
            "O": [ 1808 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 282 ],
            "I3": [ 285 ],
            "O": [ 91 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 861 ],
            "I2": [ 880 ],
            "I3": [ 74 ],
            "O": [ 282 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 824 ],
            "I2": [ 843 ],
            "I3": [ 74 ],
            "O": [ 285 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 881 ],
            "I1": [ 883 ],
            "I2": [ 1810 ],
            "I3": [ 886 ],
            "O": [ 1804 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 54 ],
            "I3": [ 1017 ],
            "O": [ 1810 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1811 ],
            "Q": [ 934 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 17 ],
            "I2": [ 1811 ],
            "I3": [ 1801 ],
            "O": [ 1812 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 1812 ],
            "I2": [ 1764 ],
            "I3": [ 1705 ],
            "O": [ 26 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 918 ],
            "I2": [ 31 ],
            "I3": [ 1813 ],
            "O": [ 1811 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1813 ],
            "I1": [ 1782 ],
            "I2": [ 1744 ],
            "I3": [ 1736 ],
            "O": [ 1605 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 56 ],
            "I1": [ 1814 ],
            "I2": [ 1815 ],
            "I3": [ 1816 ],
            "O": [ 1813 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 1726 ],
            "I3": [ 1727 ],
            "O": [ 1814 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 56 ],
            "I2": [ 1817 ],
            "I3": [ 1726 ],
            "O": [ 222 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 38 ],
            "I2": [ 1818 ],
            "I3": [ 206 ],
            "O": [ 1817 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 39 ],
            "I1": [ 118 ],
            "I2": [ 53 ],
            "I3": [ 197 ],
            "O": [ 1818 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 59 ],
            "I3": [ 1819 ],
            "O": [ 1726 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1819 ],
            "I3": [ 1820 ],
            "O": [ 110 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 173 ],
            "I3": [ 175 ],
            "O": [ 1819 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 42 ],
            "I2": [ 202 ],
            "I3": [ 74 ],
            "O": [ 173 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 197 ],
            "I2": [ 200 ],
            "I3": [ 74 ],
            "O": [ 175 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1772 ],
            "I3": [ 1820 ],
            "O": [ 1727 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 64 ],
            "I3": [ 174 ],
            "O": [ 1820 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 109 ],
            "I2": [ 138 ],
            "I3": [ 74 ],
            "O": [ 64 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 165 ],
            "I2": [ 192 ],
            "I3": [ 74 ],
            "O": [ 174 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 65 ],
            "I2": [ 217 ],
            "I3": [ 1821 ],
            "O": [ 1815 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1774 ],
            "I3": [ 1778 ],
            "O": [ 217 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1799 ],
            "I3": [ 1797 ],
            "O": [ 1774 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 736 ],
            "I2": [ 751 ],
            "I3": [ 74 ],
            "O": [ 1799 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 65 ],
            "I2": [ 1822 ],
            "I3": [ 1821 ],
            "O": [ 223 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1823 ],
            "I3": [ 106 ],
            "O": [ 1822 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 268 ],
            "I3": [ 181 ],
            "O": [ 1823 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 107 ],
            "I3": [ 1775 ],
            "O": [ 1821 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 71 ],
            "I3": [ 1798 ],
            "O": [ 107 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 880 ],
            "I2": [ 283 ],
            "I3": [ 74 ],
            "O": [ 71 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 923 ],
            "I2": [ 922 ],
            "I3": [ 1824 ],
            "O": [ 1816 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 54 ],
            "I3": [ 216 ],
            "O": [ 1824 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 17 ],
            "Q": [ 952 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 20 ],
            "Q": [ 969 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 75 ],
            "Q": [ 988 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 95 ],
            "Q": [ 587 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1825 ],
            "Q": [ 575 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 122 ],
            "Q": [ 538 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 124 ],
            "Q": [ 548 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 182 ],
            "Q": [ 565 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 184 ],
            "Q": [ 1826 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 185 ],
            "Q": [ 1827 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 186 ],
            "Q": [ 1828 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 22 ],
            "Q": [ 1829 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1578 ],
            "Q": [ 1505 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1577 ],
            "Q": [ 1308 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1576 ],
            "Q": [ 1418 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1830 ],
            "Q": [ 566 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1575 ],
            "Q": [ 1442 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_41": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1574 ],
            "Q": [ 1450 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_42": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1573 ],
            "Q": [ 1458 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_43": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1572 ],
            "Q": [ 1466 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_44": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1571 ],
            "Q": [ 1478 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_45": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1570 ],
            "Q": [ 1490 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_46": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1569 ],
            "Q": [ 1501 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_47": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1568 ],
            "Q": [ 1211 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_48": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1567 ],
            "Q": [ 1222 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_49": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1566 ],
            "Q": [ 1234 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1831 ],
            "Q": [ 1155 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_50": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1565 ],
            "Q": [ 1244 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_51": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1564 ],
            "Q": [ 1254 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_52": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1563 ],
            "Q": [ 1266 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_53": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1562 ],
            "Q": [ 1277 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_54": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1561 ],
            "Q": [ 1286 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_55": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1560 ],
            "Q": [ 1294 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_56": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1559 ],
            "Q": [ 1303 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_57": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1558 ],
            "Q": [ 1322 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_58": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1557 ],
            "Q": [ 1333 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_59": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1556 ],
            "Q": [ 1344 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1146 ],
            "I2": [ 31 ],
            "I3": [ 1599 ],
            "O": [ 1831 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1832 ],
            "Q": [ 915 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_60": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1555 ],
            "Q": [ 1353 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_61": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1554 ],
            "Q": [ 1364 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_62": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1553 ],
            "Q": [ 1374 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_63": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1552 ],
            "Q": [ 1384 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_64": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1551 ],
            "Q": [ 1394 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1550 ],
            "Q": [ 1404 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_66": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1549 ],
            "Q": [ 1414 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_67": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1548 ],
            "Q": [ 1431 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_68": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1547 ],
            "Q": [ 1439 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 896 ],
            "I2": [ 31 ],
            "I3": [ 1833 ],
            "O": [ 1832 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 38 ],
            "I2": [ 1834 ],
            "I3": [ 1835 ],
            "O": [ 1833 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 552 ],
            "I1": [ 902 ],
            "I2": [ 1783 ],
            "I3": [ 1836 ],
            "O": [ 1834 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 56 ],
            "I2": [ 1837 ],
            "I3": [ 1679 ],
            "O": [ 1836 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1838 ],
            "I3": [ 1631 ],
            "O": [ 1837 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1839 ],
            "I3": [ 1022 ],
            "O": [ 1838 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 901 ],
            "I2": [ 994 ],
            "I3": [ 74 ],
            "O": [ 1839 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1013 ],
            "I2": [ 1041 ],
            "I3": [ 74 ],
            "O": [ 1022 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1023 ],
            "I3": [ 1658 ],
            "O": [ 1631 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1060 ],
            "I2": [ 1075 ],
            "I3": [ 74 ],
            "O": [ 1023 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1099 ],
            "I2": [ 1117 ],
            "I3": [ 74 ],
            "O": [ 1658 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1632 ],
            "I3": [ 1734 ],
            "O": [ 1679 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1659 ],
            "I3": [ 1716 ],
            "O": [ 1632 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1135 ],
            "I2": [ 717 ],
            "I3": [ 74 ],
            "O": [ 1659 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 736 ],
            "I2": [ 751 ],
            "I3": [ 74 ],
            "O": [ 1716 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 901 ],
            "I2": [ 903 ],
            "I3": [ 904 ],
            "O": [ 1835 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1840 ],
            "Q": [ 1006 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1840 ],
            "I2": [ 1832 ],
            "I3": [ 1831 ],
            "O": [ 1841 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 989 ],
            "I2": [ 31 ],
            "I3": [ 1842 ],
            "O": [ 1840 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1842 ],
            "I1": [ 1833 ],
            "I2": [ 1843 ],
            "I3": [ 1844 ],
            "O": [ 1603 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 38 ],
            "I2": [ 1845 ],
            "I3": [ 1846 ],
            "O": [ 1842 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 552 ],
            "I1": [ 995 ],
            "I2": [ 1800 ],
            "I3": [ 1847 ],
            "O": [ 1845 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 171 ],
            "I3": [ 1700 ],
            "O": [ 1800 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1643 ],
            "I3": [ 60 ],
            "O": [ 1700 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1848 ],
            "I3": [ 1773 ],
            "O": [ 1643 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 56 ],
            "I2": [ 1699 ],
            "I3": [ 1849 ],
            "O": [ 1847 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1640 ],
            "I3": [ 1642 ],
            "O": [ 1699 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1850 ],
            "I3": [ 1851 ],
            "O": [ 1640 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1852 ],
            "I3": [ 1853 ],
            "O": [ 1642 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1854 ],
            "I3": [ 1641 ],
            "O": [ 1849 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1855 ],
            "I3": [ 1856 ],
            "O": [ 1854 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 994 ],
            "I2": [ 1013 ],
            "I3": [ 74 ],
            "O": [ 1856 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1857 ],
            "I3": [ 1858 ],
            "O": [ 1641 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 994 ],
            "I2": [ 996 ],
            "I3": [ 997 ],
            "O": [ 1846 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1859 ],
            "Q": [ 1034 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1008 ],
            "I2": [ 31 ],
            "I3": [ 1860 ],
            "O": [ 1859 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 78 ],
            "I1": [ 48 ],
            "I2": [ 272 ],
            "I3": [ 1860 ],
            "O": [ 1844 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 38 ],
            "I2": [ 1861 ],
            "I3": [ 1862 ],
            "O": [ 1860 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 552 ],
            "I2": [ 1802 ],
            "I3": [ 1016 ],
            "O": [ 1861 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1013 ],
            "I2": [ 1024 ],
            "I3": [ 1025 ],
            "O": [ 1862 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1863 ],
            "Q": [ 1053 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1633 ],
            "I1": [ 1622 ],
            "I2": [ 1863 ],
            "I3": [ 1859 ],
            "O": [ 1864 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1681 ],
            "I1": [ 1864 ],
            "I2": [ 1841 ],
            "I3": [ 27 ],
            "O": [ 522 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1036 ],
            "I2": [ 31 ],
            "I3": [ 1865 ],
            "O": [ 1863 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1729 ],
            "I3": [ 1865 ],
            "O": [ 1843 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 38 ],
            "I1": [ 1866 ],
            "I2": [ 1867 ],
            "I3": [ 1868 ],
            "O": [ 1865 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 56 ],
            "I2": [ 1728 ],
            "I3": [ 1869 ],
            "O": [ 1866 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1771 ],
            "I3": [ 1670 ],
            "O": [ 1728 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1852 ],
            "I3": [ 1848 ],
            "O": [ 1771 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 824 ],
            "I2": [ 843 ],
            "I3": [ 74 ],
            "O": [ 1852 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 861 ],
            "I2": [ 880 ],
            "I3": [ 74 ],
            "O": [ 1848 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1851 ],
            "I3": [ 1853 ],
            "O": [ 1670 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 751 ],
            "I2": [ 771 ],
            "I3": [ 74 ],
            "O": [ 1851 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 788 ],
            "I2": [ 806 ],
            "I3": [ 74 ],
            "O": [ 1853 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1870 ],
            "I3": [ 1669 ],
            "O": [ 1869 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1870 ],
            "I3": [ 1871 ],
            "O": [ 1686 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1872 ],
            "I3": [ 1856 ],
            "O": [ 1871 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 220 ],
            "I2": [ 901 ],
            "I3": [ 74 ],
            "O": [ 1872 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1855 ],
            "I3": [ 1857 ],
            "O": [ 1870 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1041 ],
            "I2": [ 1060 ],
            "I3": [ 74 ],
            "O": [ 1855 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1075 ],
            "I2": [ 1099 ],
            "I3": [ 74 ],
            "O": [ 1857 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 1858 ],
            "I3": [ 1850 ],
            "O": [ 1669 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1117 ],
            "I2": [ 1135 ],
            "I3": [ 74 ],
            "O": [ 1858 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 717 ],
            "I2": [ 736 ],
            "I3": [ 74 ],
            "O": [ 1850 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 552 ],
            "I2": [ 1042 ],
            "I3": [ 1814 ],
            "O": [ 1867 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:223.16-228.6|verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1041 ],
            "I2": [ 1043 ],
            "I3": [ 1044 ],
            "O": [ 1868 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1873 ],
            "Q": [ 1874 ],
            "R": [ 29 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 571 ],
            "I2": [ 1874 ],
            "I3": [ 1875 ],
            "O": [ 561 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 571 ],
            "I2": [ 1874 ],
            "I3": [ 1875 ],
            "O": [ 1876 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 570 ],
            "I1": [ 574 ],
            "I2": [ 575 ],
            "I3": [ 566 ],
            "O": [ 1875 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1874 ],
            "Q": [ 1877 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1877 ],
            "I2": [ 1878 ],
            "I3": [ 567 ],
            "O": [ 1879 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1877 ],
            "I2": [ 1880 ],
            "I3": [ 1881 ],
            "O": [ 1882 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1882 ],
            "I1": [ 1883 ],
            "I2": [ 1884 ],
            "I3": [ 1885 ],
            "O": [ 526 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I0_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001001000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1886 ],
            "I1": [ 1887 ],
            "I2": [ 1878 ],
            "I3": [ 1888 ],
            "O": [ 1883 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I0_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001001000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1889 ],
            "I1": [ 1890 ],
            "I2": [ 1891 ],
            "I3": [ 1892 ],
            "O": [ 1884 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I0_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1893 ],
            "I1": [ 1894 ],
            "I2": [ 1895 ],
            "I3": [ 1896 ],
            "O": [ 1885 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 566 ],
            "I3": [ 1878 ],
            "O": [ 1893 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001001000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 570 ],
            "I1": [ 575 ],
            "I2": [ 1891 ],
            "I3": [ 1881 ],
            "O": [ 1894 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 571 ],
            "I1": [ 574 ],
            "I2": [ 1892 ],
            "I3": [ 1888 ],
            "O": [ 1895 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1878 ],
            "I1": [ 1891 ],
            "I2": [ 1892 ],
            "I3": [ 1897 ],
            "O": [ 1896 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1888 ],
            "I3": [ 1881 ],
            "O": [ 1897 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1879 ],
            "I2": [ 1898 ],
            "I3": [ 1899 ],
            "O": [ 1900 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 576 ],
            "I1": [ 572 ],
            "I2": [ 1891 ],
            "I3": [ 1892 ],
            "O": [ 1898 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001001000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 573 ],
            "I1": [ 577 ],
            "I2": [ 1888 ],
            "I3": [ 1881 ],
            "O": [ 1899 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1901 ],
            "I1": [ 1900 ],
            "I2": [ 1885 ],
            "I3": [ 1902 ],
            "O": [ 46 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1903 ],
            "I1": [ 1900 ],
            "I2": [ 1885 ],
            "I3": [ 1904 ],
            "O": [ 263 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1903 ],
            "I2": [ 526 ],
            "I3": [ 1905 ],
            "O": [ 202 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1906 ],
            "I2": [ 1907 ],
            "I3": [ 530 ],
            "O": [ 1903 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1908 ],
            "I1": [ 1909 ],
            "I2": [ 561 ],
            "I3": [ 562 ],
            "O": [ 1904 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_I3_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1910 ],
            "I2": [ 1909 ],
            "I3": [ 535 ],
            "O": [ 1905 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 674 ],
            "I2": [ 537 ],
            "I3": [ 1828 ],
            "O": [ 1909 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1911 ],
            "I1": [ 1900 ],
            "I2": [ 1885 ],
            "I3": [ 1912 ],
            "O": [ 205 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_2_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1911 ],
            "I2": [ 526 ],
            "I3": [ 1913 ],
            "O": [ 200 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1914 ],
            "I2": [ 1915 ],
            "I3": [ 530 ],
            "O": [ 1911 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1916 ],
            "I1": [ 1917 ],
            "I2": [ 561 ],
            "I3": [ 562 ],
            "O": [ 1912 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1918 ],
            "I2": [ 1917 ],
            "I3": [ 535 ],
            "O": [ 1913 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 667 ],
            "I3": [ 1827 ],
            "O": [ 1917 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1919 ],
            "I1": [ 1900 ],
            "I2": [ 1885 ],
            "I3": [ 1920 ],
            "O": [ 208 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_3_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1919 ],
            "I2": [ 526 ],
            "I3": [ 1921 ],
            "O": [ 197 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1922 ],
            "I2": [ 1923 ],
            "I3": [ 530 ],
            "O": [ 1919 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1924 ],
            "I1": [ 1925 ],
            "I2": [ 561 ],
            "I3": [ 562 ],
            "O": [ 1920 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1926 ],
            "I2": [ 1925 ],
            "I3": [ 535 ],
            "O": [ 1921 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 661 ],
            "I3": [ 1826 ],
            "O": [ 1925 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1901 ],
            "I2": [ 1927 ],
            "I3": [ 526 ],
            "O": [ 42 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1928 ],
            "I2": [ 1929 ],
            "I3": [ 530 ],
            "O": [ 1901 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1930 ],
            "I1": [ 1931 ],
            "I2": [ 561 ],
            "I3": [ 562 ],
            "O": [ 1902 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1932 ],
            "I1": [ 1931 ],
            "I2": [ 561 ],
            "I3": [ 1933 ],
            "O": [ 1927 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 561 ],
            "I3": [ 1933 ],
            "O": [ 535 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 570 ],
            "I1": [ 1880 ],
            "I2": [ 1934 ],
            "I3": [ 1935 ],
            "O": [ 1933 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001001000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 571 ],
            "I1": [ 566 ],
            "I2": [ 1887 ],
            "I3": [ 1889 ],
            "O": [ 1934 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 574 ],
            "I1": [ 575 ],
            "I2": [ 1886 ],
            "I3": [ 1890 ],
            "O": [ 1935 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 680 ],
            "I2": [ 537 ],
            "I3": [ 1829 ],
            "O": [ 1931 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1900 ],
            "I3": [ 1885 ],
            "O": [ 524 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1936 ],
            "Q": [ 1588 ],
            "R": [ 1937 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1938 ],
            "Q": [ 1597 ],
            "R": [ 1937 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1939 ],
            "I1": [ 1940 ],
            "I2": [ 1941 ],
            "I3": [ 1942 ],
            "O": [ 1938 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1943 ],
            "Q": [ 1596 ],
            "R": [ 1937 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1939 ],
            "I1": [ 1940 ],
            "I2": [ 1941 ],
            "I3": [ 1942 ],
            "O": [ 1943 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1944 ],
            "Q": [ 1584 ],
            "R": [ 1257 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1513 ],
            "I3": [ 1945 ],
            "O": [ 1944 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1946 ],
            "Q": [ 1608 ],
            "R": [ 1257 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_4_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1616 ],
            "I3": [ 1946 ],
            "O": [ 1256 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1256 ],
            "I3": [ 1257 ],
            "O": [ 1204 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1256 ],
            "I3": [ 1257 ],
            "O": [ 1209 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1511 ],
            "I1": [ 1512 ],
            "I2": [ 1513 ],
            "I3": [ 1209 ],
            "O": [ 1947 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1582 ],
            "I2": [ 1583 ],
            "I3": [ 1512 ],
            "O": [ 1946 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1948 ],
            "Q": [ 292 ],
            "R": [ 1257 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1583 ],
            "I1": [ 1949 ],
            "I2": [ 1511 ],
            "I3": [ 1513 ],
            "O": [ 1948 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1950 ],
            "Q": [ 28 ],
            "R": [ 1257 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1951 ],
            "I2": [ 1950 ],
            "I3": [ 1952 ],
            "O": [ 1953 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1939 ],
            "I2": [ 1940 ],
            "I3": [ 1941 ],
            "O": [ 1951 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1949 ],
            "I1": [ 1511 ],
            "I2": [ 1512 ],
            "I3": [ 1954 ],
            "O": [ 1952 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1582 ],
            "I2": [ 1583 ],
            "I3": [ 1513 ],
            "O": [ 1950 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1955 ],
            "Q": [ 1873 ],
            "R": [ 1257 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1583 ],
            "I1": [ 1512 ],
            "I2": [ 1513 ],
            "I3": [ 1954 ],
            "O": [ 1955 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1956 ],
            "Q": [ 1619 ],
            "R": [ 1257 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1583 ],
            "I1": [ 1511 ],
            "I2": [ 1513 ],
            "I3": [ 1954 ],
            "O": [ 1956 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1580 ],
            "Q": [ 1610 ],
            "R": [ 1257 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1583 ],
            "I2": [ 1512 ],
            "I3": [ 1957 ],
            "O": [ 1580 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1582 ],
            "I3": [ 1513 ],
            "O": [ 1957 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1939 ],
            "I1": [ 1940 ],
            "I2": [ 1941 ],
            "I3": [ 1942 ],
            "O": [ 1936 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1583 ],
            "I2": [ 1957 ],
            "I3": [ 1952 ],
            "O": [ 1942 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1958 ],
            "Q": [ 191 ],
            "S": [ 1937 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1959 ],
            "Q": [ 553 ],
            "S": [ 1937 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1960 ],
            "I1": [ 1961 ],
            "I2": [ 1953 ],
            "I3": [ 1962 ],
            "O": [ 1959 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1583 ],
            "I2": [ 1513 ],
            "I3": [ 1963 ],
            "O": [ 1960 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1964 ],
            "I2": [ 1582 ],
            "I3": [ 1940 ],
            "O": [ 1963 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1939 ],
            "I2": [ 1941 ],
            "I3": [ 1952 ],
            "O": [ 1961 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1965 ],
            "I1": [ 1942 ],
            "I2": [ 1966 ],
            "I3": [ 1967 ],
            "O": [ 1962 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1964 ],
            "I1": [ 1939 ],
            "I2": [ 1940 ],
            "I3": [ 1941 ],
            "O": [ 1965 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1968 ],
            "Q": [ 190 ],
            "S": [ 1937 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1969 ],
            "I1": [ 1970 ],
            "I2": [ 1971 ],
            "I3": [ 1972 ],
            "O": [ 1968 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1939 ],
            "I3": [ 1941 ],
            "O": [ 1969 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1964 ],
            "I1": [ 1940 ],
            "I2": [ 1969 ],
            "I3": [ 1966 ],
            "O": [ 1971 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1970 ],
            "I2": [ 1966 ],
            "I3": [ 1972 ],
            "O": [ 1937 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1949 ],
            "I1": [ 1954 ],
            "I2": [ 1945 ],
            "I3": [ 1973 ],
            "O": [ 1972 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1582 ],
            "I1": [ 1583 ],
            "I2": [ 1513 ],
            "I3": [ 1952 ],
            "O": [ 1973 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1974 ],
            "Q": [ 36 ],
            "S": [ 1937 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1975 ],
            "I1": [ 1966 ],
            "I2": [ 1976 ],
            "I3": [ 1977 ],
            "O": [ 1974 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1964 ],
            "I1": [ 1939 ],
            "I2": [ 1940 ],
            "I3": [ 1941 ],
            "O": [ 1975 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1582 ],
            "I2": [ 1583 ],
            "I3": [ 1952 ],
            "O": [ 1966 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1970 ],
            "I1": [ 1953 ],
            "I2": [ 1978 ],
            "I3": [ 1977 ],
            "O": [ 1958 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1583 ],
            "I2": [ 1957 ],
            "I3": [ 1952 ],
            "O": [ 1970 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1582 ],
            "I1": [ 1583 ],
            "I2": [ 1940 ],
            "I3": [ 1961 ],
            "O": [ 1978 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1939 ],
            "I1": [ 1940 ],
            "I2": [ 1942 ],
            "I3": [ 1967 ],
            "O": [ 1977 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1939 ],
            "I2": [ 1951 ],
            "I3": [ 1979 ],
            "O": [ 1967 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1582 ],
            "I2": [ 1583 ],
            "I3": [ 1952 ],
            "O": [ 1979 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1980 ],
            "Q": [ 573 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1981 ],
            "Q": [ 577 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1982 ],
            "Q": [ 1620 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_100": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1983 ],
            "Q": [ 875 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_100_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1984 ],
            "I2": [ 1985 ],
            "I3": [ 1986 ],
            "O": [ 1983 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_101": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1987 ],
            "Q": [ 894 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_101_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1988 ],
            "I2": [ 1989 ],
            "I3": [ 1986 ],
            "O": [ 1987 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_102": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1990 ],
            "Q": [ 933 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_102_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1991 ],
            "I2": [ 1992 ],
            "I3": [ 1986 ],
            "O": [ 1990 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_103": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1993 ],
            "Q": [ 951 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_103_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1994 ],
            "I2": [ 1995 ],
            "I3": [ 1986 ],
            "O": [ 1993 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_104": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1996 ],
            "Q": [ 968 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_104_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1997 ],
            "I2": [ 1998 ],
            "I3": [ 1986 ],
            "O": [ 1996 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_105": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1999 ],
            "Q": [ 987 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_105_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2000 ],
            "I2": [ 2001 ],
            "I3": [ 1986 ],
            "O": [ 1999 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_106": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2002 ],
            "Q": [ 585 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_106_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 2004 ],
            "I3": [ 1986 ],
            "O": [ 2002 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_107": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2005 ],
            "Q": [ 534 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_107_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2006 ],
            "I2": [ 2007 ],
            "I3": [ 1986 ],
            "O": [ 2005 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_108": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2008 ],
            "Q": [ 546 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_108_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2009 ],
            "I2": [ 2010 ],
            "I3": [ 1986 ],
            "O": [ 2008 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_109": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2011 ],
            "Q": [ 563 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_109_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2012 ],
            "I2": [ 2013 ],
            "I3": [ 1986 ],
            "O": [ 2011 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2014 ],
            "Q": [ 1621 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_110": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2015 ],
            "Q": [ 1926 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_110_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2016 ],
            "I2": [ 2017 ],
            "I3": [ 1986 ],
            "O": [ 2015 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_111": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2018 ],
            "Q": [ 1918 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_111_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2019 ],
            "I2": [ 2020 ],
            "I3": [ 1986 ],
            "O": [ 2018 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_112": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2021 ],
            "Q": [ 1910 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_112_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2022 ],
            "I2": [ 2023 ],
            "I3": [ 1986 ],
            "O": [ 2021 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_113": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2024 ],
            "Q": [ 1932 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_113_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2025 ],
            "I2": [ 2026 ],
            "I3": [ 1986 ],
            "O": [ 2024 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_114": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2027 ],
            "Q": [ 1507 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_115": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2028 ],
            "Q": [ 1310 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_116": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2029 ],
            "Q": [ 1420 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_117": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2030 ],
            "Q": [ 1444 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_118": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2031 ],
            "Q": [ 1452 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_119": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2032 ],
            "Q": [ 1460 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2033 ],
            "Q": [ 1742 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_120": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2034 ],
            "Q": [ 1468 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_121": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1480 ],
            "Q": [ 1479 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_122": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1491 ],
            "Q": [ 1489 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_123": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1502 ],
            "Q": [ 1500 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_124": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1213 ],
            "Q": [ 1210 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_125": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1224 ],
            "Q": [ 1223 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_126": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1235 ],
            "Q": [ 1233 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_127": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1246 ],
            "Q": [ 1245 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_128": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2035 ],
            "Q": [ 1253 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_129": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1267 ],
            "Q": [ 1265 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2036 ],
            "Q": [ 1825 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_130": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1278 ],
            "Q": [ 1276 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_131": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2037 ],
            "Q": [ 1285 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_132": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2038 ],
            "Q": [ 1293 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_133": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1305 ],
            "Q": [ 1304 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_134": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1324 ],
            "Q": [ 1323 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_135": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1335 ],
            "Q": [ 1334 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_136": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1345 ],
            "Q": [ 1343 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_137": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1355 ],
            "Q": [ 1354 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_138": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1365 ],
            "Q": [ 1363 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_139": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1375 ],
            "Q": [ 1373 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2039 ],
            "Q": [ 1830 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_140": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1385 ],
            "Q": [ 1383 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_141": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1395 ],
            "Q": [ 1393 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_142": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1405 ],
            "Q": [ 1403 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_143": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1415 ],
            "Q": [ 1413 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_144": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2040 ],
            "Q": [ 1430 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_145": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2041 ],
            "Q": [ 1438 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_146": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1204 ],
            "Q": [ 1612 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2042 ],
            "Q": [ 704 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1940 ],
            "O": [ 2042 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2043 ],
            "Q": [ 1156 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2043 ],
            "I2": [ 1970 ],
            "I3": [ 1953 ],
            "O": [ 1976 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1939 ],
            "I3": [ 1941 ],
            "O": [ 2043 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2044 ],
            "Q": [ 703 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1939 ],
            "I3": [ 1941 ],
            "O": [ 2044 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2045 ],
            "Q": [ 1146 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2046 ],
            "Q": [ 896 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_19_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2047 ],
            "CO": [ 2048 ],
            "I0": [ 2028 ],
            "I1": [ 2046 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_19_D_SB_CARRY_I1_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2027 ],
            "I2": [ 2045 ],
            "I3": [ 2048 ],
            "O": [ 1510 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2028 ],
            "I2": [ 2046 ],
            "I3": [ 2047 ],
            "O": [ 1313 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1964 ],
            "I2": [ 2049 ],
            "I3": [ 2050 ],
            "O": [ 2046 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2051 ],
            "Q": [ 572 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2052 ],
            "Q": [ 989 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_20_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2053 ],
            "CO": [ 2047 ],
            "I0": [ 2029 ],
            "I1": [ 2052 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2029 ],
            "I2": [ 2052 ],
            "I3": [ 2053 ],
            "O": [ 1423 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2054 ],
            "I2": [ 2049 ],
            "I3": [ 2050 ],
            "O": [ 2052 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2055 ],
            "Q": [ 1008 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_21_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2056 ],
            "CO": [ 2053 ],
            "I0": [ 2030 ],
            "I1": [ 2055 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2030 ],
            "I2": [ 2055 ],
            "I3": [ 2056 ],
            "O": [ 1447 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2057 ],
            "I2": [ 2049 ],
            "I3": [ 2050 ],
            "O": [ 2055 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2058 ],
            "Q": [ 1036 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_22_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2059 ],
            "CO": [ 2056 ],
            "I0": [ 2031 ],
            "I1": [ 2058 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2031 ],
            "I2": [ 2058 ],
            "I3": [ 2059 ],
            "O": [ 1455 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2060 ],
            "I2": [ 2049 ],
            "I3": [ 2050 ],
            "O": [ 2058 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2061 ],
            "Q": [ 1055 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_23_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2062 ],
            "CO": [ 2059 ],
            "I0": [ 2032 ],
            "I1": [ 2061 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2032 ],
            "I2": [ 2061 ],
            "I3": [ 2062 ],
            "O": [ 1463 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2063 ],
            "I2": [ 2049 ],
            "I3": [ 2050 ],
            "O": [ 2061 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2064 ],
            "Q": [ 1073 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_24_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2065 ],
            "CO": [ 2062 ],
            "I0": [ 2034 ],
            "I1": [ 2064 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2034 ],
            "I2": [ 2064 ],
            "I3": [ 2065 ],
            "O": [ 1471 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2066 ],
            "I2": [ 2049 ],
            "I3": [ 2050 ],
            "O": [ 2064 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1481 ],
            "Q": [ 1094 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_25_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1482 ],
            "CO": [ 2065 ],
            "I0": [ 1480 ],
            "I1": [ 1481 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1980 ],
            "I2": [ 2049 ],
            "I3": [ 2050 ],
            "O": [ 1481 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1492 ],
            "Q": [ 1112 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_26_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1493 ],
            "CO": [ 1482 ],
            "I0": [ 1491 ],
            "I1": [ 1492 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1981 ],
            "I2": [ 2049 ],
            "I3": [ 2050 ],
            "O": [ 1492 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1503 ],
            "Q": [ 1130 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_27_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1504 ],
            "CO": [ 1493 ],
            "I0": [ 1502 ],
            "I1": [ 1503 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2051 ],
            "I2": [ 2049 ],
            "I3": [ 2050 ],
            "O": [ 1503 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1214 ],
            "Q": [ 712 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_28_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1215 ],
            "CO": [ 1504 ],
            "I0": [ 1213 ],
            "I1": [ 1214 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2067 ],
            "I2": [ 2049 ],
            "I3": [ 2050 ],
            "O": [ 1214 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1225 ],
            "Q": [ 731 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_29_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1226 ],
            "CO": [ 1215 ],
            "I0": [ 1224 ],
            "I1": [ 1225 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2068 ],
            "I2": [ 2049 ],
            "I3": [ 2050 ],
            "O": [ 1225 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2067 ],
            "Q": [ 576 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1236 ],
            "Q": [ 749 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_30_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1237 ],
            "CO": [ 1226 ],
            "I0": [ 1235 ],
            "I1": [ 1236 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2069 ],
            "I2": [ 2070 ],
            "I3": [ 2071 ],
            "O": [ 1236 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1582 ],
            "I1": [ 1511 ],
            "I2": [ 1512 ],
            "I3": [ 1513 ],
            "O": [ 2070 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1247 ],
            "Q": [ 767 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_31_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1248 ],
            "CO": [ 1237 ],
            "I0": [ 1246 ],
            "I1": [ 1247 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2072 ],
            "I2": [ 2070 ],
            "I3": [ 2071 ],
            "O": [ 1247 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_32": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2073 ],
            "Q": [ 786 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_32_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2074 ],
            "CO": [ 1248 ],
            "I0": [ 2035 ],
            "I1": [ 2073 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2035 ],
            "I2": [ 2073 ],
            "I3": [ 2074 ],
            "O": [ 1258 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2075 ],
            "I2": [ 2070 ],
            "I3": [ 2071 ],
            "O": [ 2073 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_33": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1268 ],
            "Q": [ 804 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_33_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1269 ],
            "CO": [ 2074 ],
            "I0": [ 1267 ],
            "I1": [ 1268 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2076 ],
            "I2": [ 2070 ],
            "I3": [ 2071 ],
            "O": [ 1268 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_34": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1279 ],
            "Q": [ 822 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_34_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1280 ],
            "CO": [ 1269 ],
            "I0": [ 1278 ],
            "I1": [ 1279 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2077 ],
            "I2": [ 2070 ],
            "I3": [ 2071 ],
            "O": [ 1279 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_35": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2078 ],
            "Q": [ 841 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_35_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2079 ],
            "CO": [ 1280 ],
            "I0": [ 2037 ],
            "I1": [ 2078 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2037 ],
            "I2": [ 2078 ],
            "I3": [ 2079 ],
            "O": [ 1288 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1940 ],
            "I2": [ 2070 ],
            "I3": [ 2071 ],
            "O": [ 2078 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_36": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2080 ],
            "Q": [ 859 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_36_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2081 ],
            "CO": [ 2079 ],
            "I0": [ 2038 ],
            "I1": [ 2080 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2038 ],
            "I2": [ 2080 ],
            "I3": [ 2081 ],
            "O": [ 1296 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1939 ],
            "I2": [ 2070 ],
            "I3": [ 2071 ],
            "O": [ 2080 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_37": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1306 ],
            "Q": [ 878 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_37_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1307 ],
            "CO": [ 2081 ],
            "I0": [ 1305 ],
            "I1": [ 1306 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1941 ],
            "I2": [ 2070 ],
            "I3": [ 2071 ],
            "O": [ 1306 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1325 ],
            "Q": [ 918 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1326 ],
            "CO": [ 1307 ],
            "I0": [ 1324 ],
            "I1": [ 1325 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2082 ],
            "I2": [ 2083 ],
            "I3": [ 2084 ],
            "O": [ 1325 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1582 ],
            "I1": [ 2039 ],
            "I2": [ 2085 ],
            "I3": [ 2086 ],
            "O": [ 2082 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2068 ],
            "I1": [ 1511 ],
            "I2": [ 1512 ],
            "I3": [ 1957 ],
            "O": [ 2086 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1582 ],
            "I1": [ 2045 ],
            "I2": [ 2083 ],
            "I3": [ 2084 ],
            "O": [ 2050 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1582 ],
            "I1": [ 2045 ],
            "I2": [ 2085 ],
            "I3": [ 2087 ],
            "O": [ 2083 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2045 ],
            "I1": [ 1511 ],
            "I2": [ 1512 ],
            "I3": [ 1957 ],
            "O": [ 2087 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2045 ],
            "I1": [ 2085 ],
            "I2": [ 2087 ],
            "I3": [ 2084 ],
            "O": [ 2071 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2045 ],
            "I1": [ 1512 ],
            "I2": [ 1957 ],
            "I3": [ 2088 ],
            "O": [ 2084 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2085 ],
            "I3": [ 2049 ],
            "O": [ 2088 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_39": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1336 ],
            "Q": [ 269 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_39_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1337 ],
            "CO": [ 1326 ],
            "I0": [ 1335 ],
            "I1": [ 1336 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1964 ],
            "I3": [ 2049 ],
            "O": [ 1336 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1582 ],
            "I2": [ 1511 ],
            "I3": [ 1512 ],
            "O": [ 2049 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2068 ],
            "Q": [ 567 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_40": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1346 ],
            "Q": [ 47 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_40_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1347 ],
            "CO": [ 1337 ],
            "I0": [ 1345 ],
            "I1": [ 1346 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2054 ],
            "I3": [ 2049 ],
            "O": [ 1346 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_41": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1356 ],
            "Q": [ 77 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_41_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1357 ],
            "CO": [ 1347 ],
            "I0": [ 1355 ],
            "I1": [ 1356 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_41_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2057 ],
            "I3": [ 2049 ],
            "O": [ 1356 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_42": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1366 ],
            "Q": [ 97 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_42_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1367 ],
            "CO": [ 1357 ],
            "I0": [ 1365 ],
            "I1": [ 1366 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_42_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2060 ],
            "I3": [ 2049 ],
            "O": [ 1366 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_43": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1376 ],
            "Q": [ 126 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_43_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1377 ],
            "CO": [ 1367 ],
            "I0": [ 1375 ],
            "I1": [ 1376 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_43_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2063 ],
            "I3": [ 2049 ],
            "O": [ 1376 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_44": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1386 ],
            "Q": [ 157 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_44_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1387 ],
            "CO": [ 1377 ],
            "I0": [ 1385 ],
            "I1": [ 1386 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_44_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2066 ],
            "I3": [ 2049 ],
            "O": [ 1386 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_45": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1396 ],
            "Q": [ 187 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_45_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1397 ],
            "CO": [ 1387 ],
            "I0": [ 1395 ],
            "I1": [ 1396 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_45_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1982 ],
            "I1": [ 1980 ],
            "I2": [ 2085 ],
            "I3": [ 2049 ],
            "O": [ 1396 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_45_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1511 ],
            "I2": [ 1512 ],
            "I3": [ 1513 ],
            "O": [ 2085 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_46": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1406 ],
            "Q": [ 207 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_46_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1407 ],
            "CO": [ 1397 ],
            "I0": [ 1405 ],
            "I1": [ 1406 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_46_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2014 ],
            "I1": [ 1981 ],
            "I2": [ 2085 ],
            "I3": [ 2049 ],
            "O": [ 1406 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_47": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1416 ],
            "Q": [ 204 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_47_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1417 ],
            "CO": [ 1407 ],
            "I0": [ 1415 ],
            "I1": [ 1416 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_47_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2033 ],
            "I1": [ 2051 ],
            "I2": [ 2085 ],
            "I3": [ 2049 ],
            "O": [ 1416 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_48": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2089 ],
            "Q": [ 247 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_48_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2090 ],
            "CO": [ 1417 ],
            "I0": [ 2040 ],
            "I1": [ 2089 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_48_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2040 ],
            "I2": [ 2089 ],
            "I3": [ 2090 ],
            "O": [ 1433 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_48_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2036 ],
            "I1": [ 2067 ],
            "I2": [ 2085 ],
            "I3": [ 2049 ],
            "O": [ 2089 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_49": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2091 ],
            "Q": [ 30 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_49_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 2090 ],
            "I0": [ 2041 ],
            "I1": [ 2091 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_49_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2041 ],
            "I2": [ 2091 ],
            "I3": [ "0" ],
            "O": [ 1441 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_49_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1582 ],
            "I1": [ 2039 ],
            "I2": [ 2085 ],
            "I3": [ 2092 ],
            "O": [ 2091 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_49_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2068 ],
            "I1": [ 1512 ],
            "I2": [ 1957 ],
            "I3": [ 2088 ],
            "O": [ 2092 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2069 ],
            "Q": [ 1880 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_50": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2093 ],
            "Q": [ 1152 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_50_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2094 ],
            "I2": [ 2095 ],
            "I3": [ 2096 ],
            "O": [ 2093 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_51": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2097 ],
            "Q": [ 912 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_51_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2098 ],
            "I2": [ 2099 ],
            "I3": [ 2096 ],
            "O": [ 2097 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_52": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2100 ],
            "Q": [ 1003 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2101 ],
            "I2": [ 2102 ],
            "I3": [ 2096 ],
            "O": [ 2100 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_53": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2103 ],
            "Q": [ 1031 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_53_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2104 ],
            "I2": [ 2105 ],
            "I3": [ 2096 ],
            "O": [ 2103 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_54": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2106 ],
            "Q": [ 1050 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2107 ],
            "I2": [ 2108 ],
            "I3": [ 2096 ],
            "O": [ 2106 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_55": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2109 ],
            "Q": [ 1068 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_55_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2110 ],
            "I2": [ 2111 ],
            "I3": [ 2096 ],
            "O": [ 2109 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_56": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2112 ],
            "Q": [ 1089 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2113 ],
            "I2": [ 2114 ],
            "I3": [ 2096 ],
            "O": [ 2112 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_57": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2115 ],
            "Q": [ 1107 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2116 ],
            "I2": [ 2117 ],
            "I3": [ 2096 ],
            "O": [ 2115 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_58": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2118 ],
            "Q": [ 1125 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2119 ],
            "I2": [ 2120 ],
            "I3": [ 2096 ],
            "O": [ 2118 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_59": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2121 ],
            "Q": [ 1142 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_59_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2122 ],
            "I2": [ 2123 ],
            "I3": [ 2096 ],
            "O": [ 2121 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2072 ],
            "Q": [ 1886 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_60": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2124 ],
            "Q": [ 726 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_60_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2125 ],
            "I2": [ 2126 ],
            "I3": [ 2096 ],
            "O": [ 2124 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_61": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2127 ],
            "Q": [ 744 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_61_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2128 ],
            "I2": [ 2129 ],
            "I3": [ 2096 ],
            "O": [ 2127 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_62": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2130 ],
            "Q": [ 762 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_62_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2131 ],
            "I2": [ 2132 ],
            "I3": [ 2096 ],
            "O": [ 2130 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_63": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2133 ],
            "Q": [ 781 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_63_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2134 ],
            "I2": [ 2135 ],
            "I3": [ 2096 ],
            "O": [ 2133 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_64": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2136 ],
            "Q": [ 799 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2137 ],
            "I2": [ 2138 ],
            "I3": [ 2096 ],
            "O": [ 2136 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_65": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2139 ],
            "Q": [ 817 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2140 ],
            "I2": [ 2141 ],
            "I3": [ 2096 ],
            "O": [ 2139 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_66": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2142 ],
            "Q": [ 836 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2143 ],
            "I2": [ 2144 ],
            "I3": [ 2096 ],
            "O": [ 2142 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_67": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2145 ],
            "Q": [ 854 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_67_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2146 ],
            "I2": [ 2147 ],
            "I3": [ 2096 ],
            "O": [ 2145 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_68": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2148 ],
            "Q": [ 873 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_68_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1984 ],
            "I2": [ 2149 ],
            "I3": [ 2096 ],
            "O": [ 2148 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_69": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2150 ],
            "Q": [ 892 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_69_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1988 ],
            "I2": [ 2151 ],
            "I3": [ 2096 ],
            "O": [ 2150 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2075 ],
            "Q": [ 1889 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_70": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2152 ],
            "Q": [ 931 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_70_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1991 ],
            "I2": [ 2153 ],
            "I3": [ 2096 ],
            "O": [ 2152 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_71": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2154 ],
            "Q": [ 949 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_71_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1994 ],
            "I2": [ 2155 ],
            "I3": [ 2096 ],
            "O": [ 2154 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_72": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2156 ],
            "Q": [ 966 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_72_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1997 ],
            "I2": [ 2157 ],
            "I3": [ 2096 ],
            "O": [ 2156 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_73": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2158 ],
            "Q": [ 985 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_73_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2000 ],
            "I2": [ 2159 ],
            "I3": [ 2096 ],
            "O": [ 2158 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_74": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2160 ],
            "Q": [ 583 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_74_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2003 ],
            "I2": [ 2161 ],
            "I3": [ 2096 ],
            "O": [ 2160 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_75": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2162 ],
            "Q": [ 531 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_75_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2006 ],
            "I2": [ 2163 ],
            "I3": [ 2096 ],
            "O": [ 2162 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_76": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2164 ],
            "Q": [ 544 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_76_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2009 ],
            "I2": [ 2165 ],
            "I3": [ 2096 ],
            "O": [ 2164 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_77": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2166 ],
            "Q": [ 559 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_77_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2012 ],
            "I2": [ 2167 ],
            "I3": [ 2096 ],
            "O": [ 2166 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_78": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2168 ],
            "Q": [ 1924 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_78_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2016 ],
            "I2": [ 2169 ],
            "I3": [ 2096 ],
            "O": [ 2168 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_79": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2170 ],
            "Q": [ 1916 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_79_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2019 ],
            "I2": [ 2171 ],
            "I3": [ 2096 ],
            "O": [ 2170 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2076 ],
            "Q": [ 1890 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_80": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2172 ],
            "Q": [ 1908 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_80_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2022 ],
            "I2": [ 2173 ],
            "I3": [ 2096 ],
            "O": [ 2172 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_81": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2174 ],
            "Q": [ 1930 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_81_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2025 ],
            "I2": [ 2175 ],
            "I3": [ 2096 ],
            "O": [ 2174 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_82": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2176 ],
            "Q": [ 1154 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_82_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2094 ],
            "I2": [ 2177 ],
            "I3": [ 1986 ],
            "O": [ 2176 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_83": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2178 ],
            "Q": [ 914 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_83_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2098 ],
            "I2": [ 2179 ],
            "I3": [ 1986 ],
            "O": [ 2178 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_84": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2180 ],
            "Q": [ 1005 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_84_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2101 ],
            "I2": [ 2181 ],
            "I3": [ 1986 ],
            "O": [ 2180 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_85": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2182 ],
            "Q": [ 1033 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_85_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2104 ],
            "I2": [ 2183 ],
            "I3": [ 1986 ],
            "O": [ 2182 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_86": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2184 ],
            "Q": [ 1052 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_86_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2107 ],
            "I2": [ 2185 ],
            "I3": [ 1986 ],
            "O": [ 2184 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_87": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2186 ],
            "Q": [ 1070 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_87_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2110 ],
            "I2": [ 2187 ],
            "I3": [ 1986 ],
            "O": [ 2186 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_88": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2188 ],
            "Q": [ 1091 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_88_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2113 ],
            "I2": [ 2189 ],
            "I3": [ 1986 ],
            "O": [ 2188 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_89": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2190 ],
            "Q": [ 1109 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_89_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2116 ],
            "I2": [ 2191 ],
            "I3": [ 1986 ],
            "O": [ 2190 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2077 ],
            "Q": [ 1887 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_90": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2192 ],
            "Q": [ 1127 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_90_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2119 ],
            "I2": [ 2193 ],
            "I3": [ 1986 ],
            "O": [ 2192 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_91": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2194 ],
            "Q": [ 1144 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_91_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2122 ],
            "I2": [ 2195 ],
            "I3": [ 1986 ],
            "O": [ 2194 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_92": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2196 ],
            "Q": [ 728 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_92_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2125 ],
            "I2": [ 2197 ],
            "I3": [ 1986 ],
            "O": [ 2196 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_93": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2198 ],
            "Q": [ 746 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_93_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2128 ],
            "I2": [ 2199 ],
            "I3": [ 1986 ],
            "O": [ 2198 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_94": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2200 ],
            "Q": [ 764 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_94_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2131 ],
            "I2": [ 2201 ],
            "I3": [ 1986 ],
            "O": [ 2200 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_95": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2202 ],
            "Q": [ 783 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_95_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2134 ],
            "I2": [ 2203 ],
            "I3": [ 1986 ],
            "O": [ 2202 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_96": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2204 ],
            "Q": [ 801 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_96_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2137 ],
            "I2": [ 2205 ],
            "I3": [ 1986 ],
            "O": [ 2204 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_97": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2206 ],
            "Q": [ 819 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_97_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2140 ],
            "I2": [ 2207 ],
            "I3": [ 1986 ],
            "O": [ 2206 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_98": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2208 ],
            "Q": [ 838 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_98_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2143 ],
            "I2": [ 2209 ],
            "I3": [ 1986 ],
            "O": [ 2208 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_99": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2210 ],
            "Q": [ 856 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_99_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2146 ],
            "I2": [ 2211 ],
            "I3": [ 1986 ],
            "O": [ 2210 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1196 ],
            "Q": [ 2045 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1195 ],
            "Q": [ 1964 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1186 ],
            "Q": [ 2067 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1185 ],
            "Q": [ 2068 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1184 ],
            "Q": [ 2069 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1183 ],
            "Q": [ 2072 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1182 ],
            "Q": [ 2075 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1181 ],
            "Q": [ 2076 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1180 ],
            "Q": [ 2077 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1179 ],
            "Q": [ 1940 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1178 ],
            "Q": [ 1939 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1177 ],
            "Q": [ 1941 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1194 ],
            "Q": [ 2054 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1176 ],
            "Q": [ 1982 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1175 ],
            "Q": [ 2014 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1174 ],
            "Q": [ 2033 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1173 ],
            "Q": [ 2036 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1172 ],
            "Q": [ 2039 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1171 ],
            "Q": [ 1582 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1170 ],
            "Q": [ 1513 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1169 ],
            "Q": [ 1583 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1168 ],
            "Q": [ 1511 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1167 ],
            "Q": [ 1512 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1193 ],
            "Q": [ 2057 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1166 ],
            "Q": [ 1949 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1165 ],
            "Q": [ 1954 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1192 ],
            "Q": [ 2060 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1191 ],
            "Q": [ 2063 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1190 ],
            "Q": [ 2066 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1189 ],
            "Q": [ 1980 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1188 ],
            "Q": [ 1981 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1187 ],
            "Q": [ 2051 ],
            "R": [ 1947 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1199 ],
            "Q": [ 2027 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1201 ],
            "Q": [ 2028 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1203 ],
            "Q": [ 1213 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1217 ],
            "Q": [ 1224 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1228 ],
            "Q": [ 1235 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1239 ],
            "Q": [ 1246 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1250 ],
            "Q": [ 2035 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1260 ],
            "Q": [ 1267 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1271 ],
            "Q": [ 1278 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1282 ],
            "Q": [ 2037 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1290 ],
            "Q": [ 2038 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1298 ],
            "Q": [ 1305 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1315 ],
            "Q": [ 2029 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1317 ],
            "Q": [ 1324 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1328 ],
            "Q": [ 1335 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1164 ],
            "Q": [ 1345 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1163 ],
            "Q": [ 1355 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1162 ],
            "Q": [ 1365 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1161 ],
            "Q": [ 1375 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1160 ],
            "Q": [ 1385 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1159 ],
            "Q": [ 1395 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1158 ],
            "Q": [ 1405 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1157 ],
            "Q": [ 1415 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1425 ],
            "Q": [ 2030 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1427 ],
            "Q": [ 2040 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1435 ],
            "Q": [ 2041 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1449 ],
            "Q": [ 2031 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1457 ],
            "Q": [ 2032 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1465 ],
            "Q": [ 2034 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1473 ],
            "Q": [ 1480 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1484 ],
            "Q": [ 1491 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1495 ],
            "Q": [ 1502 ]
          }
        },
        "processor.lui_mux.select_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2212 ],
            "Q": [ 31 ],
            "R": [ 1257 ]
          }
        },
        "processor.lui_mux.select_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1513 ],
            "I3": [ 1945 ],
            "O": [ 2212 ]
          }
        },
        "processor.lui_mux.select_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1583 ],
            "I3": [ 2049 ],
            "O": [ 1945 ]
          }
        },
        "processor.lui_mux.select_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1212 ],
            "I3": [ 29 ],
            "O": [ 1257 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 570 ],
            "Q": [ 1881 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 574 ],
            "Q": [ 1888 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 688 ],
            "Q": [ 1066 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 691 ],
            "Q": [ 1087 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 694 ],
            "Q": [ 1105 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 697 ],
            "Q": [ 1123 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 700 ],
            "Q": [ 1140 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 597 ],
            "Q": [ 724 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 602 ],
            "Q": [ 742 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 605 ],
            "Q": [ 760 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 608 ],
            "Q": [ 779 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 611 ],
            "Q": [ 797 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 571 ],
            "Q": [ 1892 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 614 ],
            "Q": [ 815 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 617 ],
            "Q": [ 834 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 620 ],
            "Q": [ 852 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 624 ],
            "Q": [ 871 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 627 ],
            "Q": [ 890 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 633 ],
            "Q": [ 929 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 636 ],
            "Q": [ 947 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 639 ],
            "Q": [ 964 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 642 ],
            "Q": [ 983 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 586 ],
            "Q": [ 581 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 575 ],
            "Q": [ 1891 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 536 ],
            "Q": [ 528 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 547 ],
            "Q": [ 542 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_32": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 564 ],
            "Q": [ 557 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_33": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 661 ],
            "Q": [ 1922 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_34": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 667 ],
            "Q": [ 1914 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_35": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 674 ],
            "Q": [ 1906 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_36": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 680 ],
            "Q": [ 1928 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_37": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2213 ],
            "Q": [ 1151 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 593 ],
            "I3": [ 2213 ],
            "O": [ 2214 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1505 ],
            "I3": [ 1155 ],
            "O": [ 2213 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_38": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2215 ],
            "Q": [ 911 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 595 ],
            "I3": [ 2215 ],
            "O": [ 2216 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1308 ],
            "I3": [ 915 ],
            "O": [ 2215 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_39": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2217 ],
            "Q": [ 1002 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 631 ],
            "I3": [ 2217 ],
            "O": [ 2218 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1418 ],
            "I3": [ 1006 ],
            "O": [ 2217 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 566 ],
            "Q": [ 1878 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_40": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2219 ],
            "Q": [ 1030 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 672 ],
            "I3": [ 2219 ],
            "O": [ 2220 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1442 ],
            "I3": [ 1034 ],
            "O": [ 2219 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_41": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2221 ],
            "Q": [ 1049 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_41_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 685 ],
            "I2": [ 537 ],
            "I3": [ 2221 ],
            "O": [ 2222 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_41_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1450 ],
            "I3": [ 1053 ],
            "O": [ 2221 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_42": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2223 ],
            "Q": [ 1067 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_42_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 688 ],
            "I2": [ 537 ],
            "I3": [ 2223 ],
            "O": [ 2224 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_42_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1458 ],
            "I2": [ 1585 ],
            "I3": [ 1071 ],
            "O": [ 2223 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_43": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2225 ],
            "Q": [ 1088 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_43_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 691 ],
            "I2": [ 537 ],
            "I3": [ 2225 ],
            "O": [ 2226 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_43_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1466 ],
            "I3": [ 1092 ],
            "O": [ 2225 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_44": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2227 ],
            "Q": [ 1106 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_44_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 694 ],
            "I3": [ 2227 ],
            "O": [ 2228 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_44_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1478 ],
            "I3": [ 1110 ],
            "O": [ 2227 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_45": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2229 ],
            "Q": [ 1124 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_45_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 697 ],
            "I3": [ 2229 ],
            "O": [ 2230 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_45_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1490 ],
            "I3": [ 1128 ],
            "O": [ 2229 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_46": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2231 ],
            "Q": [ 1141 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_46_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 700 ],
            "I3": [ 2231 ],
            "O": [ 2232 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_46_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1501 ],
            "I3": [ 1145 ],
            "O": [ 2231 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_47": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2233 ],
            "Q": [ 725 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_47_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 597 ],
            "I3": [ 2233 ],
            "O": [ 2234 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_47_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1211 ],
            "I3": [ 729 ],
            "O": [ 2233 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_48": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2235 ],
            "Q": [ 743 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_48_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 602 ],
            "I2": [ 537 ],
            "I3": [ 2235 ],
            "O": [ 2236 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_48_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1222 ],
            "I3": [ 747 ],
            "O": [ 2235 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_49": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2237 ],
            "Q": [ 761 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_49_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 605 ],
            "I2": [ 537 ],
            "I3": [ 2237 ],
            "O": [ 2238 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_49_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1234 ],
            "I3": [ 765 ],
            "O": [ 2237 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 593 ],
            "Q": [ 1150 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_50": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2239 ],
            "Q": [ 780 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_50_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 608 ],
            "I3": [ 2239 ],
            "O": [ 2240 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_50_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1244 ],
            "I2": [ 1585 ],
            "I3": [ 784 ],
            "O": [ 2239 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_51": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2241 ],
            "Q": [ 798 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_51_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 611 ],
            "I2": [ 537 ],
            "I3": [ 2241 ],
            "O": [ 2242 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_51_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1254 ],
            "I3": [ 802 ],
            "O": [ 2241 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_52": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2243 ],
            "Q": [ 816 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 614 ],
            "I2": [ 537 ],
            "I3": [ 2243 ],
            "O": [ 2244 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1266 ],
            "I3": [ 820 ],
            "O": [ 2243 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_53": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2245 ],
            "Q": [ 835 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_53_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 617 ],
            "I3": [ 2245 ],
            "O": [ 2246 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_53_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1277 ],
            "I3": [ 839 ],
            "O": [ 2245 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_54": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2247 ],
            "Q": [ 853 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 620 ],
            "I2": [ 537 ],
            "I3": [ 2247 ],
            "O": [ 2248 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1286 ],
            "I3": [ 857 ],
            "O": [ 2247 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_55": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2249 ],
            "Q": [ 872 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_55_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 624 ],
            "I2": [ 537 ],
            "I3": [ 2249 ],
            "O": [ 2250 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_55_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1294 ],
            "I3": [ 876 ],
            "O": [ 2249 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_56": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2251 ],
            "Q": [ 891 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 627 ],
            "I3": [ 2251 ],
            "O": [ 2252 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1303 ],
            "I3": [ 895 ],
            "O": [ 2251 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_57": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2253 ],
            "Q": [ 930 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 633 ],
            "I3": [ 2253 ],
            "O": [ 2254 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1322 ],
            "I3": [ 934 ],
            "O": [ 2253 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_58": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2255 ],
            "Q": [ 948 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 636 ],
            "I3": [ 2255 ],
            "O": [ 2256 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1333 ],
            "I3": [ 952 ],
            "O": [ 2255 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_59": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2257 ],
            "Q": [ 965 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_59_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 639 ],
            "I3": [ 2257 ],
            "O": [ 2258 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_59_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1344 ],
            "I3": [ 969 ],
            "O": [ 2257 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 595 ],
            "Q": [ 910 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_60": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2259 ],
            "Q": [ 984 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_60_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 642 ],
            "I3": [ 2259 ],
            "O": [ 2260 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_60_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1353 ],
            "I3": [ 988 ],
            "O": [ 2259 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_61": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2261 ],
            "Q": [ 582 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_61_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 586 ],
            "I2": [ 537 ],
            "I3": [ 2261 ],
            "O": [ 2262 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_61_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1364 ],
            "I3": [ 587 ],
            "O": [ 2261 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_62": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2263 ],
            "Q": [ 529 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_62_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 536 ],
            "I2": [ 537 ],
            "I3": [ 2263 ],
            "O": [ 2264 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_62_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1374 ],
            "I3": [ 538 ],
            "O": [ 2263 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_63": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2265 ],
            "Q": [ 543 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_63_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 547 ],
            "I2": [ 537 ],
            "I3": [ 2265 ],
            "O": [ 2266 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_63_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1384 ],
            "I3": [ 548 ],
            "O": [ 2265 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_64": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2267 ],
            "Q": [ 558 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 564 ],
            "I3": [ 2267 ],
            "O": [ 2268 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1394 ],
            "I3": [ 565 ],
            "O": [ 2267 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_65": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2269 ],
            "Q": [ 1923 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 661 ],
            "I3": [ 2269 ],
            "O": [ 2270 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1404 ],
            "I3": [ 1826 ],
            "O": [ 2269 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_66": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2271 ],
            "Q": [ 1915 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 667 ],
            "I3": [ 2271 ],
            "O": [ 2272 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1414 ],
            "I3": [ 1827 ],
            "O": [ 2271 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_67": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2273 ],
            "Q": [ 1907 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_67_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 674 ],
            "I2": [ 537 ],
            "I3": [ 2273 ],
            "O": [ 2274 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_67_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1431 ],
            "I3": [ 1828 ],
            "O": [ 2273 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_68": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2275 ],
            "Q": [ 1929 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_68_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 680 ],
            "I2": [ 537 ],
            "I3": [ 2275 ],
            "O": [ 2276 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_68_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 1439 ],
            "I3": [ 1829 ],
            "O": [ 2275 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 631 ],
            "Q": [ 1001 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 672 ],
            "Q": [ 1029 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 685 ],
            "Q": [ 1048 ]
          }
        },
        "processor.pc_adder.dsp_inst.mac_inst": {
          "hide_name": 0,
          "type": "SB_MAC16",
          "parameters": {
            "BOTADDSUB_UPPERINPUT": "1",
            "MODE_8x8": "1",
            "TOPADDSUB_CARRYSELECT": "10",
            "TOPADDSUB_UPPERINPUT": "1"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:166.12-170.4|verilog/adder.v:9.12-14.6|verilog/dsp_adder.v:12.14-31.6"
          },
          "port_directions": {
            "A": "input",
            "ACCUMCI": "input",
            "ACCUMCO": "output",
            "ADDSUBBOT": "input",
            "ADDSUBTOP": "input",
            "AHOLD": "input",
            "B": "input",
            "BHOLD": "input",
            "C": "input",
            "CE": "input",
            "CHOLD": "input",
            "CI": "input",
            "CLK": "input",
            "CO": "output",
            "D": "input",
            "DHOLD": "input",
            "IRSTBOT": "input",
            "IRSTTOP": "input",
            "O": "output",
            "OHOLDBOT": "input",
            "OHOLDTOP": "input",
            "OLOADBOT": "input",
            "OLOADTOP": "input",
            "ORSTBOT": "input",
            "ORSTTOP": "input",
            "SIGNEXTIN": "input",
            "SIGNEXTOUT": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "ACCUMCI": [ "0" ],
            "ACCUMCO": [ ],
            "ADDSUBBOT": [ "0" ],
            "ADDSUBTOP": [ "0" ],
            "AHOLD": [ "0" ],
            "B": [ 1435, 1427, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1328, 1317, 1298, 1290, 1282, 1271 ],
            "BHOLD": [ "0" ],
            "C": [ 1260, 1250, 1239, 1228, 1217, 1203, 1495, 1484, 1473, 1465, 1457, 1449, 1425, 1315, 1201, 1199 ],
            "CE": [ "1" ],
            "CHOLD": [ "0" ],
            "CI": [ "0" ],
            "CLK": [ "0" ],
            "CO": [ ],
            "D": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DHOLD": [ "0" ],
            "IRSTBOT": [ "0" ],
            "IRSTTOP": [ "0" ],
            "O": [ 1440, 1432, 1411, 1401, 1391, 1381, 1371, 1361, 1351, 1341, 1331, 1320, 1301, 1295, 1287, 1274, 1263, 1255, 1242, 1231, 1220, 1207, 1498, 1487, 1476, 1470, 1462, 1454, 1446, 1422, 1312, 1509 ],
            "OHOLDBOT": [ "0" ],
            "OHOLDTOP": [ "0" ],
            "OLOADBOT": [ "0" ],
            "OLOADTOP": [ "0" ],
            "ORSTBOT": [ "0" ],
            "ORSTTOP": [ "0" ],
            "SIGNEXTIN": [ "0" ],
            "SIGNEXTOUT": [ ]
          }
        },
        "processor.register_files.rdAddrA_buf_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1184 ],
            "Q": [ 2277 ],
            "R": [ 1947 ]
          }
        },
        "processor.register_files.rdAddrA_buf_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1183 ],
            "Q": [ 2278 ],
            "R": [ 1947 ]
          }
        },
        "processor.register_files.rdAddrA_buf_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1182 ],
            "Q": [ 2279 ],
            "R": [ 1947 ]
          }
        },
        "processor.register_files.rdAddrA_buf_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1181 ],
            "Q": [ 2280 ],
            "R": [ 1947 ]
          }
        },
        "processor.register_files.rdAddrA_buf_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1180 ],
            "Q": [ 2281 ],
            "R": [ 1947 ]
          }
        },
        "processor.register_files.rdAddrB_buf_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1189 ],
            "Q": [ 2282 ],
            "R": [ 1947 ]
          }
        },
        "processor.register_files.rdAddrB_buf_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1188 ],
            "Q": [ 2283 ],
            "R": [ 1947 ]
          }
        },
        "processor.register_files.rdAddrB_buf_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1187 ],
            "Q": [ 2284 ],
            "R": [ 1947 ]
          }
        },
        "processor.register_files.rdAddrB_buf_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1186 ],
            "Q": [ 2285 ],
            "R": [ 1947 ]
          }
        },
        "processor.register_files.rdAddrB_buf_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1185 ],
            "Q": [ 2286 ],
            "R": [ 1947 ]
          }
        },
        "processor.register_files.regfile.0.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561 ],
            "RADDR": [ 2287, 2288, 2289, 2290, 2291, "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 16 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2026, 2023, 2020, 2017, 2013, 2010, 2007, 2004, 2001, 1998, 1995, 1992, 1989, 1985, 2211, 2209 ],
            "RE": [ "1" ],
            "WADDR": [ 566, 575, 571, 574, 570, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 16 ],
            "WCLKE": [ 1876 ],
            "WDATA": [ 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307 ],
            "WE": [ "1" ]
          }
        },
        "processor.register_files.regfile.0.0.0_RADDR_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1183 ],
            "I3": [ 1947 ],
            "O": [ 2290 ]
          }
        },
        "processor.register_files.regfile.0.0.0_RADDR_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1182 ],
            "I3": [ 1947 ],
            "O": [ 2289 ]
          }
        },
        "processor.register_files.regfile.0.0.0_RADDR_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1181 ],
            "I3": [ 1947 ],
            "O": [ 2288 ]
          }
        },
        "processor.register_files.regfile.0.0.0_RADDR_4_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1180 ],
            "I3": [ 1947 ],
            "O": [ 2287 ]
          }
        },
        "processor.register_files.regfile.0.0.0_RADDR_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1184 ],
            "I3": [ 1947 ],
            "O": [ 2291 ]
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_10_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1383 ],
            "I2": [ 1611 ],
            "I3": [ 2266 ],
            "O": [ 2297 ]
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_11_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1393 ],
            "I2": [ 1611 ],
            "I3": [ 2268 ],
            "O": [ 2296 ]
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_12_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1403 ],
            "I2": [ 1611 ],
            "I3": [ 2270 ],
            "O": [ 2295 ]
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_13_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1413 ],
            "I2": [ 1611 ],
            "I3": [ 2272 ],
            "O": [ 2294 ]
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_14_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1430 ],
            "I2": [ 1611 ],
            "I3": [ 2274 ],
            "O": [ 2293 ]
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_15_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1438 ],
            "I2": [ 1611 ],
            "I3": [ 2276 ],
            "O": [ 2292 ]
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1285 ],
            "I2": [ 1611 ],
            "I3": [ 2248 ],
            "O": [ 2306 ]
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1293 ],
            "I2": [ 1611 ],
            "I3": [ 2250 ],
            "O": [ 2305 ]
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1611 ],
            "I2": [ 1304 ],
            "I3": [ 2252 ],
            "O": [ 2304 ]
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_4_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1323 ],
            "I2": [ 1611 ],
            "I3": [ 2254 ],
            "O": [ 2303 ]
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_5_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1334 ],
            "I2": [ 1611 ],
            "I3": [ 2256 ],
            "O": [ 2302 ]
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_6_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1343 ],
            "I2": [ 1611 ],
            "I3": [ 2258 ],
            "O": [ 2301 ]
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_7_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1354 ],
            "I2": [ 1611 ],
            "I3": [ 2260 ],
            "O": [ 2300 ]
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_8_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1363 ],
            "I2": [ 1611 ],
            "I3": [ 2262 ],
            "O": [ 2299 ]
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_9_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1373 ],
            "I2": [ 1611 ],
            "I3": [ 2264 ],
            "O": [ 2298 ]
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1276 ],
            "I2": [ 1611 ],
            "I3": [ 2246 ],
            "O": [ 2307 ]
          }
        },
        "processor.register_files.regfile.0.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561 ],
            "RADDR": [ 2308, 2309, 2310, 2311, 2312, "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 16 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2175, 2173, 2171, 2169, 2167, 2165, 2163, 2161, 2159, 2157, 2155, 2153, 2151, 2149, 2147, 2144 ],
            "RE": [ "1" ],
            "WADDR": [ 566, 575, 571, 574, 570, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 16 ],
            "WCLKE": [ 1876 ],
            "WDATA": [ 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307 ],
            "WE": [ "1" ]
          }
        },
        "processor.register_files.regfile.0.0.1_RADDR_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1188 ],
            "I3": [ 1947 ],
            "O": [ 2311 ]
          }
        },
        "processor.register_files.regfile.0.0.1_RADDR_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1187 ],
            "I3": [ 1947 ],
            "O": [ 2310 ]
          }
        },
        "processor.register_files.regfile.0.0.1_RADDR_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1186 ],
            "I3": [ 1947 ],
            "O": [ 2309 ]
          }
        },
        "processor.register_files.regfile.0.0.1_RADDR_4_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1185 ],
            "I3": [ 1947 ],
            "O": [ 2308 ]
          }
        },
        "processor.register_files.regfile.0.0.1_RADDR_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1189 ],
            "I3": [ 1947 ],
            "O": [ 2312 ]
          }
        },
        "processor.register_files.regfile.1.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561 ],
            "RADDR": [ 2287, 2288, 2289, 2290, 2291, "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 16 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2207, 2205, 2203, 2201, 2199, 2197, 2195, 2193, 2191, 2189, 2187, 2185, 2183, 2181, 2179, 2177 ],
            "RE": [ "1" ],
            "WADDR": [ 566, 575, 571, 574, 570, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 16 ],
            "WCLKE": [ 1876 ],
            "WDATA": [ 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328 ],
            "WE": [ "1" ]
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_10_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1210 ],
            "I2": [ 1611 ],
            "I3": [ 2234 ],
            "O": [ 2318 ]
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_11_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1611 ],
            "I2": [ 1223 ],
            "I3": [ 2236 ],
            "O": [ 2317 ]
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_12_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1233 ],
            "I2": [ 1611 ],
            "I3": [ 2238 ],
            "O": [ 2316 ]
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_13_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1245 ],
            "I2": [ 1611 ],
            "I3": [ 2240 ],
            "O": [ 2315 ]
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_14_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1253 ],
            "I2": [ 1611 ],
            "I3": [ 2242 ],
            "O": [ 2314 ]
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_15_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1265 ],
            "I2": [ 1611 ],
            "I3": [ 2244 ],
            "O": [ 2313 ]
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1310 ],
            "I2": [ 1611 ],
            "I3": [ 2216 ],
            "O": [ 2327 ]
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1420 ],
            "I2": [ 1611 ],
            "I3": [ 2218 ],
            "O": [ 2326 ]
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1444 ],
            "I2": [ 1611 ],
            "I3": [ 2220 ],
            "O": [ 2325 ]
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_4_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1452 ],
            "I2": [ 1611 ],
            "I3": [ 2222 ],
            "O": [ 2324 ]
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_5_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1460 ],
            "I2": [ 1611 ],
            "I3": [ 2224 ],
            "O": [ 2323 ]
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_6_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1468 ],
            "I2": [ 1611 ],
            "I3": [ 2226 ],
            "O": [ 2322 ]
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_7_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1479 ],
            "I2": [ 1611 ],
            "I3": [ 2228 ],
            "O": [ 2321 ]
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_8_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1489 ],
            "I2": [ 1611 ],
            "I3": [ 2230 ],
            "O": [ 2320 ]
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_9_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1500 ],
            "I2": [ 1611 ],
            "I3": [ 2232 ],
            "O": [ 2319 ]
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1507 ],
            "I2": [ 1611 ],
            "I3": [ 2214 ],
            "O": [ 2328 ]
          }
        },
        "processor.register_files.regfile.1.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561, 561 ],
            "RADDR": [ 2308, 2309, 2310, 2311, 2312, "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 16 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2141, 2138, 2135, 2132, 2129, 2126, 2123, 2120, 2117, 2114, 2111, 2108, 2105, 2102, 2099, 2095 ],
            "RE": [ "1" ],
            "WADDR": [ 566, 575, 571, 574, 570, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 16 ],
            "WCLKE": [ 1876 ],
            "WDATA": [ 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328 ],
            "WE": [ "1" ]
          }
        },
        "processor.register_files.wrAddr_buf_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 570 ],
            "Q": [ 2329 ]
          }
        },
        "processor.register_files.wrAddr_buf_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 574 ],
            "Q": [ 2330 ]
          }
        },
        "processor.register_files.wrAddr_buf_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 571 ],
            "Q": [ 2331 ]
          }
        },
        "processor.register_files.wrAddr_buf_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 575 ],
            "Q": [ 2332 ]
          }
        },
        "processor.register_files.wrAddr_buf_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 566 ],
            "Q": [ 2333 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2328 ],
            "Q": [ 2094 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2327 ],
            "Q": [ 2098 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2318 ],
            "Q": [ 2125 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2317 ],
            "Q": [ 2128 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2316 ],
            "Q": [ 2131 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2315 ],
            "Q": [ 2134 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2314 ],
            "Q": [ 2137 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2313 ],
            "Q": [ 2140 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2307 ],
            "Q": [ 2143 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2306 ],
            "Q": [ 2146 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2305 ],
            "Q": [ 1984 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2304 ],
            "Q": [ 1988 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2326 ],
            "Q": [ 2101 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2303 ],
            "Q": [ 1991 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2302 ],
            "Q": [ 1994 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2301 ],
            "Q": [ 1997 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2300 ],
            "Q": [ 2000 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2299 ],
            "Q": [ 2003 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2298 ],
            "Q": [ 2006 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2297 ],
            "Q": [ 2009 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2296 ],
            "Q": [ 2012 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2295 ],
            "Q": [ 2016 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2294 ],
            "Q": [ 2019 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2325 ],
            "Q": [ 2104 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2293 ],
            "Q": [ 2022 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2292 ],
            "Q": [ 2025 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2324 ],
            "Q": [ 2107 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2323 ],
            "Q": [ 2110 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2322 ],
            "Q": [ 2113 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2321 ],
            "Q": [ 2116 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2320 ],
            "Q": [ 2119 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 2319 ],
            "Q": [ 2122 ]
          }
        },
        "processor.register_files.write_buf_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 1874 ],
            "Q": [ 2334 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2277 ],
            "I2": [ 2329 ],
            "I3": [ 2334 ],
            "O": [ 2335 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2282 ],
            "I2": [ 2329 ],
            "I3": [ 2334 ],
            "O": [ 2336 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2284 ],
            "I1": [ 2331 ],
            "I2": [ 2336 ],
            "I3": [ 2337 ],
            "O": [ 2338 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_1_O_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2283 ],
            "I1": [ 2286 ],
            "I2": [ 2330 ],
            "I3": [ 2333 ],
            "O": [ 2337 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2339 ],
            "I2": [ 2340 ],
            "I3": [ 2338 ],
            "O": [ 2096 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2282 ],
            "I1": [ 2329 ],
            "I2": [ 2332 ],
            "I3": [ 2285 ],
            "O": [ 2339 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2279 ],
            "I1": [ 2331 ],
            "I2": [ 2335 ],
            "I3": [ 2340 ],
            "O": [ 2341 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2332 ],
            "I2": [ 2333 ],
            "I3": [ 2342 ],
            "O": [ 2340 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2331 ],
            "I2": [ 2329 ],
            "I3": [ 2330 ],
            "O": [ 2342 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2343 ],
            "I2": [ 2344 ],
            "I3": [ 2341 ],
            "O": [ 1986 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010000110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2277 ],
            "I1": [ 2280 ],
            "I2": [ 2329 ],
            "I3": [ 2332 ],
            "O": [ 2343 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001001000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2281 ],
            "I1": [ 2278 ],
            "I2": [ 2330 ],
            "I3": [ 2333 ],
            "O": [ 2344 ]
          }
        },
        "processor.wb_mux.select_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 16 ],
            "D": [ 537 ],
            "Q": [ 530 ]
          }
        },
        "uut": {
          "hide_name": 0,
          "type": "SB_PLL40_CORE",
          "parameters": {
            "DIVF": "0111111",
            "DIVQ": "101",
            "DIVR": "0010",
            "FEEDBACK_PATH": "SIMPLE",
            "FILTER_RANGE": "001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:76.5-82.5"
          },
          "port_directions": {
            "BYPASS": "input",
            "LOCK": "output",
            "PLLOUTCORE": "output",
            "REFERENCECLK": "input",
            "RESETB": "input"
          },
          "connections": {
            "BYPASS": [ "0" ],
            "LOCK": [ 2345 ],
            "PLLOUTCORE": [ 11 ],
            "REFERENCECLK": [ 10 ],
            "RESETB": [ "1" ]
          }
        }
      },
      "netnames": {
        "CLKHF_POWERUP": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "toplevel.v:57.7-57.20"
          }
        },
        "ENCLKHF": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "toplevel.v:56.7-56.14"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "toplevel.v:55.8-55.11"
          }
        },
        "clk_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "clk_hf": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "toplevel.v:50.7-50.13"
          }
        },
        "clk_pll": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "toplevel.v:51.7-51.14"
          }
        },
        "clk_pll_proc": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "toplevel.v:52.7-52.19"
          }
        },
        "clk_proc": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "toplevel.v:47.8-47.16"
          }
        },
        "data_clk_stall": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "toplevel.v:48.8-48.22"
          }
        },
        "data_mem_inst.addr_buf": {
          "hide_name": 0,
          "bits": [ 23, 246, 224, 212, 183, 156, 123, 96, 76, 21, 19, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:94.14-94.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_I2_I0": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_block_addr": {
          "hide_name": 0,
          "bits": [ 224, 212, 183, 156, 123, 96, 76, 21, 19, "x" ],
          "attributes": {
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:111.14-111.33"
          }
        },
        "data_mem_inst.addr_buf_byte_offset": {
          "hide_name": 0,
          "bits": [ 23, 246 ],
          "attributes": {
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:112.14-112.34"
          }
        },
        "data_mem_inst.buf0": {
          "hide_name": 0,
          "bits": [ 344, 346, 348, 350, 352, 354, 356, 358 ],
          "attributes": {
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:122.14-122.18"
          }
        },
        "data_mem_inst.buf1": {
          "hide_name": 0,
          "bits": [ 379, 381, 383, 385, 387, 389, 391, 393 ],
          "attributes": {
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:123.14-123.18"
          }
        },
        "data_mem_inst.buf2": {
          "hide_name": 0,
          "bits": [ 431, 433, 435, 437, 439, 441, 443, 445 ],
          "attributes": {
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:124.14-124.18"
          }
        },
        "data_mem_inst.buf3": {
          "hide_name": 0,
          "bits": [ 473, 475, 477, 479, 481, 483, 485, 487 ],
          "attributes": {
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:125.14-125.18"
          }
        },
        "data_mem_inst.clk": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:42.10-42.13"
          }
        },
        "data_mem_inst.clk_stall": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:50.14-50.23"
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 299 ],
          "attributes": {
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 298 ],
          "attributes": {
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 301 ],
          "attributes": {
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 302 ],
          "attributes": {
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 303 ],
          "attributes": {
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 304 ],
          "attributes": {
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 305 ],
          "attributes": {
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 322 ],
          "attributes": {
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 325 ],
          "attributes": {
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 326 ],
          "attributes": {
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 335 ],
          "attributes": {
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 336 ],
          "attributes": {
          }
        },
        "data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "data_mem_inst.data_block.0.0.0_WDATA": {
          "hide_name": 0,
          "bits": [ 367 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.0.0_WDATA_1": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.0.0_WDATA_2": {
          "hide_name": 0,
          "bits": [ 365 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.0.0_WDATA_3": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.0.0_WDATA_4": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.0.0_WDATA_5": {
          "hide_name": 0,
          "bits": [ 362 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.0.0_WDATA_6": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.0.0_WDATA_7": {
          "hide_name": 0,
          "bits": [ 360 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.0.0_WDATA_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 369 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.1.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA": {
          "hide_name": 0,
          "bits": [ 402 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_1": {
          "hide_name": 0,
          "bits": [ 401 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 404 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_2": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_3": {
          "hide_name": 0,
          "bits": [ 399 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 410 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_4": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_4_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 412 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_5": {
          "hide_name": 0,
          "bits": [ 397 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_5_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 414 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_6": {
          "hide_name": 0,
          "bits": [ 396 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_6_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_6_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 418 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_6_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 407 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_6_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 420 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_6_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 421 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_6_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 423 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_6_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 422 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_6_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 425 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_7": {
          "hide_name": 0,
          "bits": [ 395 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_7_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 406 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_7_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 427 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_7_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.1.0.0_WDATA_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 429 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.2.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA": {
          "hide_name": 0,
          "bits": [ 454 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_1": {
          "hide_name": 0,
          "bits": [ 453 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 456 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_2": {
          "hide_name": 0,
          "bits": [ 452 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 459 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_3": {
          "hide_name": 0,
          "bits": [ 451 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 461 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_4": {
          "hide_name": 0,
          "bits": [ 450 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_4_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 463 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_5": {
          "hide_name": 0,
          "bits": [ 449 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_5_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 465 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_6": {
          "hide_name": 0,
          "bits": [ 448 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_6_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 467 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_7": {
          "hide_name": 0,
          "bits": [ 447 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_7_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 469 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 455 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 471 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.2.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 458 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.3.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA": {
          "hide_name": 0,
          "bits": [ 496 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_1": {
          "hide_name": 0,
          "bits": [ 495 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 497 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 498 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_2": {
          "hide_name": 0,
          "bits": [ 494 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 501 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 502 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_3": {
          "hide_name": 0,
          "bits": [ 493 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 504 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 505 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_4": {
          "hide_name": 0,
          "bits": [ 492 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_4_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 507 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_4_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 508 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_5": {
          "hide_name": 0,
          "bits": [ 491 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_5_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 510 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_5_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 511 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_6": {
          "hide_name": 0,
          "bits": [ 490 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_6_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_6_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 514 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_7": {
          "hide_name": 0,
          "bits": [ 489 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_7_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 500 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_7_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_7_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 517 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 519 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 520 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.3.0.0_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 419 ],
          "attributes": {
          }
        },
        "data_mem_inst.led": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:49.16-49.19"
          }
        },
        "data_mem_inst.led_reg": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:55.14-55.21"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 523 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 527 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 525 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 532 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 539 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 540 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 545 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 549 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I3_3_I2": {
          "hide_name": 0,
          "bits": [ 551 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I3_3_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I3_3_O": {
          "hide_name": 0,
          "bits": [ 552 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 550 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 554 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 556 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 555 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 560 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 562 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 533 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 568 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 569 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_4_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_5_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_6_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 578 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 580 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 579 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 584 ],
          "attributes": {
          }
        },
        "data_mem_inst.memread_buf": {
          "hide_name": 0,
          "bits": [ 588 ],
          "attributes": {
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:83.8-83.19"
          }
        },
        "data_mem_inst.memread_buf_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 589 ],
          "attributes": {
          }
        },
        "data_mem_inst.memwrite_buf": {
          "hide_name": 0,
          "bits": [ 590 ],
          "attributes": {
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:84.8-84.20"
          }
        },
        "data_mem_inst.out1": {
          "hide_name": 0,
          "bits": [ 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2354, 2354, 2354, 2354, 2354, 2354, 2354, 2354, 2354, 2354, 2354, 2354, 2354, 2354, 2354, 2354, 2354, 2354, 2354, 2354, 2354, 2354, 2354 ],
          "attributes": {
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:190.13-190.17",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "data_mem_inst.out2": {
          "hide_name": 0,
          "bits": [ 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2363, 2363, 2363, 2363, 2363, 2363, 2363, 2363, 2363, 2363, 2363, 2363, 2363, 2363, 2363, 2363, 2363, 2363, 2363, 2363, 2363, 2363, 2363 ],
          "attributes": {
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:191.13-191.17",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "data_mem_inst.out3": {
          "hide_name": 0,
          "bits": [ 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2380, 2380, 2380, 2380, 2380, 2380, 2380, 2380, 2380, 2380, 2380, 2380, 2380, 2380, 2380 ],
          "attributes": {
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:192.13-192.17",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "data_mem_inst.out5": {
          "hide_name": 0,
          "bits": [ 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2389, 2389, 2389, 2389, 2389, 2389, 2389, 2389, 2389, 2389, 2389, 2389, 2389, 2389, 2389, 2389, 2389, 2389, 2389, 2389, 2389, 2389, 2389 ],
          "attributes": {
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:194.13-194.17",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "data_mem_inst.read_data": {
          "hide_name": 0,
          "bits": [ 680, 674, 667, 661, 564, 547, 536, 586, 642, 639, 636, 633, 627, 624, 620, 617, 614, 611, 608, 605, 602, 597, 700, 697, 694, 691, 688, 685, 672, 631, 595, 593 ],
          "attributes": {
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:48.20-48.29"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 596 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_10_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 598 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 601 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_11_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 603 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 604 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_12_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 606 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 607 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_13_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 609 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 610 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_14_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 612 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 613 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_15_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 615 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 616 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 619 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_17_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 621 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 623 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_18_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 625 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 626 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_19_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 628 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 594 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 629 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 632 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_20_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 634 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 635 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_21_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 637 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 638 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_22_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 640 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 641 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_23_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 643 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 644 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_24_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 645 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 647 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_25_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 648 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_25_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 649 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 650 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 651 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 652 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_26_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 653 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_26_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 654 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 655 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_27_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 656 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_27_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 657 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 658 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 659 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 660 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_28_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 662 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_28_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 663 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 664 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 665 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 666 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_29_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 668 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_29_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 669 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 630 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 670 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 673 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_30_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 675 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_30_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 676 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 677 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 678 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 679 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_31_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 681 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_31_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 682 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 671 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 683 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 684 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_4_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 686 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 687 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_5_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 689 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 690 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 692 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 693 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_7_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 695 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 696 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_8_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 698 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 699 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_9_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 701 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 592 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 702 ],
          "attributes": {
          }
        },
        "data_mem_inst.select2": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:188.7-188.14"
          }
        },
        "data_mem_inst.sign_mask": {
          "hide_name": 0,
          "bits": [ "0", 703, 1156, 704 ],
          "attributes": {
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:47.15-47.24"
          }
        },
        "data_mem_inst.sign_mask_buf": {
          "hide_name": 0,
          "bits": [ "x", 377, 378, 705 ],
          "attributes": {
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:99.13-99.26"
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 424 ],
          "attributes": {
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I1_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 622 ],
          "attributes": {
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 618 ],
          "attributes": {
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 599 ],
          "attributes": {
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 646 ],
          "attributes": {
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I2_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 706 ],
          "attributes": {
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I2_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 707 ],
          "attributes": {
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 600 ],
          "attributes": {
          }
        },
        "data_mem_inst.state": {
          "hide_name": 0,
          "bits": [ 297, 324, 327, 328, 331, 330, 329, 332, 337, 342, 333, 343, 338, 334, 341, 340, 321, 308, 312, 319, 306, 309, 314, 320, 307, 310, 315, 313, 316, 318, 317, 311 ],
          "attributes": {
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:60.12-60.17"
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 591 ],
          "attributes": {
          }
        },
        "data_mem_inst.state_SB_DFFE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 708 ],
          "attributes": {
          }
        },
        "data_mem_inst.word_buf": {
          "hide_name": 0,
          "bits": [ 344, 346, 348, 350, 352, 354, 356, 358, 379, 381, 383, 385, 387, 389, 391, 393, 431, 433, 435, 437, 439, 441, 443, 445, 473, 475, 477, 479, 481, 483, 485, 487 ],
          "attributes": {
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:73.14-73.22"
          }
        },
        "data_mem_inst.write_data_buffer": {
          "hide_name": 0,
          "bits": [ 375, 374, 373, 372, 371, 370, 368, 376, 426, 416, 415, 413, 411, 409, 405, 430, 470, 468, 466, 464, 462, 460, 457, 472, 518, 515, 512, 509, 506, 503, 499, 521 ],
          "attributes": {
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:89.14-89.31"
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 711 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_10_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 713 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_10_D_SB_LUT4_I3_O_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 714 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_10_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 716 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_10_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 718 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_10_D_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 715 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_10_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 721 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 723 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 717 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 722 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 727 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 730 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_11_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 732 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_11_D_SB_LUT4_I3_O_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 733 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_11_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 735 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_11_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 737 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_11_D_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 734 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_11_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 739 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 741 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 736 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 740 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 745 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 748 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_12_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 750 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_12_D_SB_LUT4_I3_O_SB_LUT4_I3_1_I2": {
          "hide_name": 0,
          "bits": [ 753 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_12_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 754 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_12_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O": {
          "hide_name": 0,
          "bits": [ 755 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_12_D_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 752 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_12_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 757 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 759 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 751 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 758 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 763 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 766 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_13_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 768 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_13_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 772 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_13_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O": {
          "hide_name": 0,
          "bits": [ 773 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_13_D_SB_LUT4_I3_O_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 769 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_13_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 776 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 778 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 771 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 777 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 782 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 785 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 787 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14_D_SB_LUT4_I3_O_SB_LUT4_I3_1_I2": {
          "hide_name": 0,
          "bits": [ 790 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 791 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O": {
          "hide_name": 0,
          "bits": [ 792 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 774 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14_D_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 789 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 794 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 796 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 788 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 795 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 800 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 803 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_15_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 805 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_15_D_SB_LUT4_I3_O_SB_LUT4_I3_1_I2": {
          "hide_name": 0,
          "bits": [ 808 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_15_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 809 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_15_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O": {
          "hide_name": 0,
          "bits": [ 810 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_15_D_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 807 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_15_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 812 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 814 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 806 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_15_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 813 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 818 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 821 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 823 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16_D_SB_LUT4_I3_O_SB_LUT4_I3_1_I2": {
          "hide_name": 0,
          "bits": [ 826 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 827 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O": {
          "hide_name": 0,
          "bits": [ 828 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16_D_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 825 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 831 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 833 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 824 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 832 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 837 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 840 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 842 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17_D_SB_LUT4_I3_O_SB_LUT4_I3_1_I2": {
          "hide_name": 0,
          "bits": [ 845 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 846 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O": {
          "hide_name": 0,
          "bits": [ 847 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 829 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17_D_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 844 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 849 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 851 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 843 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 850 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 855 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 858 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 860 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I3_1_I2": {
          "hide_name": 0,
          "bits": [ 863 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 864 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O": {
          "hide_name": 0,
          "bits": [ 865 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 862 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 868 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 870 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 861 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 869 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 874 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 877 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 879 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I3_1_I2": {
          "hide_name": 0,
          "bits": [ 882 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 883 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O": {
          "hide_name": 0,
          "bits": [ 884 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 866 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 881 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 887 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 889 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 880 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 888 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 893 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 710 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 897 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 898 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 900 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 903 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 905 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_CARRY_I1_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I3_I0": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 899 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 907 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 909 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 901 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 908 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 913 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 917 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 919 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20_D_SB_LUT4_I3_O_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 920 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20_D_SB_LUT4_I3_O_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 921 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 922 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 924 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 885 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20_D_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 923 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 926 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 928 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 927 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 932 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 935 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 936 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_I3_O_SB_LUT4_I3_1_I2": {
          "hide_name": 0,
          "bits": [ 938 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 939 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O": {
          "hide_name": 0,
          "bits": [ 940 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 925 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 942 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 937 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 943 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 944 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 946 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 945 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 950 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 953 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 954 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 955 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 956 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 958 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 941 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 960 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 957 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 961 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 963 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 962 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 967 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 970 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 972 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_I3_1_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 959 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_I3_1_O_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 973 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_I3_1_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 975 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_I3_1_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 976 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_I3_1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 974 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 971 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 977 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 978 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 979 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 980 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 982 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 981 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 986 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 916 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 990 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 991 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 993 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 996 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 992 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 998 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1000 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 994 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 999 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1004 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1007 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1009 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 1010 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1012 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 1014 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1015 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1018 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1020 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1024 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1011 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1026 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1028 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1013 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1027 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1032 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1035 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1037 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4_D_SB_LUT4_I3_O_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 1038 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1040 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1043 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4_D_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1039 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1045 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1047 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1041 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1046 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1051 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1054 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1056 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 1057 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1059 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1061 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1058 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1063 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1065 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1060 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1064 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1069 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1072 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1074 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_I3_O_SB_LUT4_I3_1_I2": {
          "hide_name": 0,
          "bits": [ 1077 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1078 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_I3_O_SB_LUT4_I3_2_O": {
          "hide_name": 0,
          "bits": [ 1079 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1076 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 1081 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 1082 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1084 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1086 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1075 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1085 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1090 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1093 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_7_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1095 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_7_D_SB_LUT4_I3_O_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 1096 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_7_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1098 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_7_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1100 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_7_D_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1097 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_7_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1102 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1104 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1099 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1103 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1108 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1111 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_8_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1113 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 1114 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1116 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1118 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_8_D_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1115 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_8_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1120 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1122 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1117 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1121 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1126 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1129 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_9_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1131 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 1132 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1134 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1136 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_9_D_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1133 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_9_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1137 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1139 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1135 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1138 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1143 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 709 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 906 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1147 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1149 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1153 ],
          "attributes": {
          }
        },
        "data_mem_inst.write_select1": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
            "src": "toplevel.v:126.11-136.4|verilog/data_mem.v:170.7-170.20"
          }
        },
        "data_out": {
          "hide_name": 0,
          "bits": [ 680, 674, 667, 661, 564, 547, 536, 586, 642, 639, 636, 633, 627, 624, 620, 617, 614, 611, 608, 605, 602, 597, 700, 697, 694, 691, 688, 685, 672, 631, 595, 593 ],
          "attributes": {
            "src": "toplevel.v:100.13-100.21"
          }
        },
        "data_sign_mask": {
          "hide_name": 0,
          "bits": [ "0", 703, 1156, 704 ],
          "attributes": {
            "src": "toplevel.v:105.12-105.26"
          }
        },
        "inst_in": {
          "hide_name": 0,
          "bits": [ 1435, 1427, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1328, 1317, 1298, 1290, 1282, 1271, 1260, 1250, 1239, 1228, 1217, 1203, 1495, 1484, 1473, 1465, 1457, 1449, 1425, 1315, 1201, 1199 ],
          "attributes": {
            "src": "toplevel.v:98.13-98.20"
          }
        },
        "inst_mem.addr": {
          "hide_name": 0,
          "bits": [ 1435, 1427, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1328, 1317, 1298, 1290, 1282, 1271, 1260, 1250, 1239, 1228, 1217, 1203, 1495, 1484, 1473, 1465, 1457, 1449, 1425, 1315, 1201, 1199 ],
          "attributes": {
            "src": "toplevel.v:120.21-124.3|verilog/instruction_mem.v:46.16-46.20"
          }
        },
        "inst_mem.clk": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "toplevel.v:120.21-124.3|verilog/instruction_mem.v:48.8-48.11"
          }
        },
        "inst_mem.out": {
          "hide_name": 0,
          "bits": [ 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196 ],
          "attributes": {
            "src": "toplevel.v:120.21-124.3|verilog/instruction_mem.v:47.20-47.23"
          }
        },
        "inst_out": {
          "hide_name": 0,
          "bits": [ 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196 ],
          "attributes": {
            "src": "toplevel.v:99.13-99.21"
          }
        },
        "led": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "src": "toplevel.v:45.15-45.18"
          }
        },
        "locked": {
          "hide_name": 0,
          "bits": [ 2345 ],
          "attributes": {
            "src": "toplevel.v:54.7-54.13",
            "unused_bits": "0 "
          }
        },
        "processor.PC.clk": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:48.10-48.13"
          }
        },
        "processor.PC.outAddr": {
          "hide_name": 0,
          "bits": [ 1435, 1427, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1328, 1317, 1298, 1290, 1282, 1271, 1260, 1250, 1239, 1228, 1217, 1203, 1495, 1484, 1473, 1465, 1457, 1449, 1425, 1315, 1201, 1199 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:172.18-176.4|verilog/program_counter.v:50.19-50.26"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1202 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_10_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1205 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1208 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1206 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1215 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1216 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_11_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1218 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1221 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1219 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1226 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1227 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_12_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1229 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1232 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1230 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1237 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1238 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_13_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1240 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1243 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1241 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1248 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1249 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_14_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1251 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1252 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1258 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1259 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_15_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1261 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1264 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_15_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1262 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1269 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 1270 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1272 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1275 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1273 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1280 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 1281 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_17_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1283 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_17_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1284 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1288 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 1289 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_18_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1291 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_18_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1292 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1296 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 1297 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_19_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1299 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1302 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_19_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1300 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1307 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1200 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1309 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1311 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 1316 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_20_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1318 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1321 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_20_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1319 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1326 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 1327 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1329 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1332 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1330 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1337 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 1338 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_22_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1339 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1342 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_22_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1340 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1347 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 1348 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_23_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1349 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1352 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_23_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1350 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1357 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 1358 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_24_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1359 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1362 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_24_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1360 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1367 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 1368 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1369 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1372 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1370 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1377 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 1378 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_26_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1379 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1382 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_26_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1380 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1387 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 1388 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_27_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1389 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1392 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_27_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1390 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1397 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 1398 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_28_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1399 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1402 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_28_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1400 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1407 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 1408 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_29_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1409 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1412 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_29_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1410 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1417 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1314 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1419 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1421 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 1426 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1428 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1429 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1433 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 1434 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1436 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1437 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1441 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1424 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1443 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1445 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1448 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1451 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1453 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1456 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1459 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1461 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1464 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1467 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1469 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1472 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_7_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1474 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1477 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1475 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1482 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1483 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_8_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1485 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1488 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1486 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1493 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1494 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_9_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1496 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1499 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1497 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1504 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1197 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1506 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1508 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1510 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 1198 ],
          "attributes": {
          }
        },
        "processor.RegA_AddrFwdFlush_mux_out": {
          "hide_name": 0,
          "bits": [ 2077, 2076, 2075, 2072, 2069 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:102.14-102.39"
          }
        },
        "processor.RegB_AddrFwdFlush_mux_out": {
          "hide_name": 0,
          "bits": [ 2068, 2067, 2051, 1981, 1980 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:103.14-103.39"
          }
        },
        "processor.addr_adder.O": {
          "hide_name": 0,
          "bits": [ 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:319.12-323.4|verilog/adder.v:8.17-8.18"
          }
        },
        "processor.addr_adder.dsp_inst.input1": {
          "hide_name": 0,
          "bits": [ 1540, 1528, 1546, 1543, 1542, 1541, 1538, 1527, 1516, 1515, 1539, 1537, 1536, 1535, 1534, 1533, 1532, 1531, 1530, 1529, 1526, 1525, 1524, 1523, 1522, 1521, 1520, 1519, 1518, 1517, 1545, 1544 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:319.12-323.4|verilog/adder.v:9.12-14.6|verilog/dsp_adder.v:2.18-2.24"
          }
        },
        "processor.addr_adder.dsp_inst.input2": {
          "hide_name": 0,
          "bits": [ 30, 247, 204, 207, 187, 157, 126, 97, 77, 47, 269, 918, 878, 859, 841, 822, 804, 786, 767, 749, 731, 712, 1130, 1112, 1094, 1073, 1055, 1036, 1008, 989, 896, 1146 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:319.12-323.4|verilog/adder.v:9.12-14.6|verilog/dsp_adder.v:3.18-3.24"
          }
        },
        "processor.addr_adder.dsp_inst.is_sub": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:319.12-323.4|verilog/adder.v:9.12-14.6|verilog/dsp_adder.v:4.11-4.17"
          }
        },
        "processor.addr_adder.dsp_inst.out": {
          "hide_name": 0,
          "bits": [ 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:319.12-323.4|verilog/adder.v:9.12-14.6|verilog/dsp_adder.v:5.19-5.22"
          }
        },
        "processor.addr_adder.input1": {
          "hide_name": 0,
          "bits": [ 1540, 1528, 1546, 1543, 1542, 1541, 1538, 1527, 1516, 1515, 1539, 1537, 1536, 1535, 1534, 1533, 1532, 1531, 1530, 1529, 1526, 1525, 1524, 1523, 1522, 1521, 1520, 1519, 1518, 1517, 1545, 1544 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:319.12-323.4|verilog/adder.v:4.18-4.24"
          }
        },
        "processor.addr_adder.input2": {
          "hide_name": 0,
          "bits": [ 30, 247, 204, 207, 187, 157, 126, 97, 77, 47, 269, 918, 878, 859, 841, 822, 804, 786, 767, 749, 731, 712, 1130, 1112, 1094, 1073, 1055, 1036, 1008, 989, 896, 1146 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:319.12-323.4|verilog/adder.v:5.18-5.24"
          }
        },
        "processor.addr_adder.out": {
          "hide_name": 0,
          "bits": [ 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:319.12-323.4|verilog/adder.v:6.19-6.22"
          }
        },
        "processor.addr_adder_mux.input0": {
          "hide_name": 0,
          "bits": [ 1438, 1430, 1413, 1403, 1393, 1383, 1373, 1363, 1354, 1343, 1334, 1323, 1304, 1293, 1285, 1276, 1265, 1253, 1245, 1233, 1223, 1210, 1500, 1489, 1479, 1468, 1460, 1452, 1444, 1420, 1310, 1507 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:312.10-317.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "processor.addr_adder_mux.out": {
          "hide_name": 0,
          "bits": [ 1540, 1528, 1546, 1543, 1542, 1541, 1538, 1527, 1516, 1515, 1539, 1537, 1536, 1535, 1534, 1533, 1532, 1531, 1530, 1529, 1526, 1525, 1524, 1523, 1522, 1521, 1520, 1519, 1518, 1517, 1545, 1544 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:312.10-317.4|verilog/mux2to1.v:49.24-49.27"
          }
        },
        "processor.addr_adder_mux.select": {
          "hide_name": 0,
          "bits": [ 1514 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:312.10-317.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "processor.addr_adder_mux.select_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1579 ],
          "attributes": {
          }
        },
        "processor.addr_adder_mux_out": {
          "hide_name": 0,
          "bits": [ 1540, 1528, 1546, 1543, 1542, 1541, 1538, 1527, 1516, 1515, 1539, 1537, 1536, 1535, 1534, 1533, 1532, 1531, 1530, 1529, 1526, 1525, 1524, 1523, 1522, 1521, 1520, 1519, 1518, 1517, 1545, 1544 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:111.15-111.33"
          }
        },
        "processor.addr_adder_sum": {
          "hide_name": 0,
          "bits": [ 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:113.15-113.29"
          }
        },
        "processor.alu_control.ALUCtl": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:243.13-247.4|verilog/alu_control.v:55.19-55.25"
          }
        },
        "processor.alu_control.FuncCode": {
          "hide_name": 0,
          "bits": [ 1941, 1939, 1940, 1964 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:243.13-247.4|verilog/alu_control.v:53.15-53.23"
          }
        },
        "processor.alu_control.Opcode": {
          "hide_name": 0,
          "bits": [ 1954, 1949, 1512, 1511, 1583, 1513, 1582 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:243.13-247.4|verilog/alu_control.v:54.15-54.21"
          }
        },
        "processor.alu_ctl": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:114.14-114.21"
          }
        },
        "processor.alu_main.ALUctl": {
          "hide_name": 0,
          "bits": [ 36, 190, 553, 191, 1596, 1597, 1588 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:332.6-338.4|verilog/alu.v:187.19-187.25"
          }
        },
        "processor.alu_mux.input1": {
          "hide_name": 0,
          "bits": [ 30, 247, 204, 207, 187, 157, 126, 97, 77, 47, 269, 918, 878, 859, 841, 822, 804, 786, 767, 749, 731, 712, 1130, 1112, 1094, 1073, 1055, 1036, 1008, 989, 896, 1146 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:325.10-330.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "processor.alu_mux.select": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:325.10-330.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "processor.alu_mux.select_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1581 ],
          "attributes": {
          }
        },
        "processor.auipc_mux.input0": {
          "hide_name": 0,
          "bits": [ 1829, 1828, 1827, 1826, 565, 548, 538, 587, 988, 969, 952, 934, 895, 876, 857, 839, 820, 802, 784, 765, 747, 729, 1145, 1128, 1110, 1092, 1071, 1053, 1034, 1006, 915, 1155 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:377.10-382.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "processor.auipc_mux.input1": {
          "hide_name": 0,
          "bits": [ 1439, 1431, 1414, 1404, 1394, 1384, 1374, 1364, 1353, 1344, 1333, 1322, 1303, 1294, 1286, 1277, 1266, 1254, 1244, 1234, 1222, 1211, 1501, 1490, 1478, 1466, 1458, 1450, 1442, 1418, 1308, 1505 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:377.10-382.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "processor.auipc_mux.select": {
          "hide_name": 0,
          "bits": [ 1585 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:377.10-382.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "processor.branch_decide.Branch": {
          "hide_name": 0,
          "bits": [ 1609 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:367.18-375.4|verilog/branch_decide.v:48.8-48.14"
          }
        },
        "processor.branch_decide.Branch_Enable": {
          "hide_name": 0,
          "bits": [ 1587 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:367.18-375.4|verilog/branch_decide.v:50.8-50.21"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1586 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1589 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1592 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1593 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1594 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1595 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1590 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1600 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1591 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1598 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1601 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1602 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1603 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Jump": {
          "hide_name": 0,
          "bits": [ 1611 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:367.18-375.4|verilog/branch_decide.v:51.8-51.12"
          }
        },
        "processor.branch_decide.Predicted": {
          "hide_name": 0,
          "bits": [ 1613 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:367.18-375.4|verilog/branch_decide.v:49.8-49.17"
          }
        },
        "processor.branch_decide.Predicted_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Predicted_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1212 ],
          "attributes": {
          }
        },
        "processor.branch_predictor_FSM.branch_mem_sig": {
          "hide_name": 0,
          "bits": [ 1609 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:22.9-22.23"
          }
        },
        "processor.branch_predictor_FSM.branch_mem_sig_reg": {
          "hide_name": 0,
          "bits": [ 1614 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:37.7-37.25"
          }
        },
        "processor.branch_predictor_FSM.clk": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:19.9-19.12"
          }
        },
        "processor.branch_predictor_FSM.in_addr": {
          "hide_name": 0,
          "bits": [ 2041, 2040, 1415, 1405, 1395, 1385, 1375, 1365, 1355, 1345, 1335, 1324, 1305, 2038, 2037, 1278, 1267, 2035, 1246, 1235, 1224, 1213, 1502, 1491, 1480, 2034, 2032, 2031, 2030, 2029, 2028, 2027 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:23.15-23.22"
          }
        },
        "processor.branch_predictor_FSM.offset": {
          "hide_name": 0,
          "bits": [ 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2045 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:24.15-24.21",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30"
          }
        },
        "processor.branch_predictor_FSM.s": {
          "hide_name": 0,
          "bits": [ 1618, 1616 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:474.19-483.4|verilog/branch_predictor.v:35.12-35.13"
          }
        },
        "processor.branch_predictor_FSM.s_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1617 ],
          "attributes": {
          }
        },
        "processor.branch_predictor_FSM.s_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1615 ],
          "attributes": {
          }
        },
        "processor.branch_predictor_mux.input0": {
          "hide_name": 0,
          "bits": [ 1440, 1432, 1411, 1401, 1391, 1381, 1371, 1361, 1351, 1341, 1331, 1320, 1301, 1295, 1287, 1274, 1263, 1255, 1242, 1231, 1220, 1207, 1498, 1487, 1476, 1470, 1462, 1454, 1446, 1422, 1312, 1509 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:485.10-490.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "processor.clk": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:46.11-46.14"
          }
        },
        "processor.cont_mux.input0": {
          "hide_name": 0,
          "bits": [ 2421, 2422, 2423, "0", 2424, 2425, 2426, 2427, 2428, 2429, 2430 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:220.16-225.4|verilog/mux2to1.v:46.24-46.30",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10"
          }
        },
        "processor.cont_mux.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:220.16-225.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "processor.cont_mux.out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "0", "x", "x", 2431, "x", "x", "x", "x" ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:220.16-225.4|verilog/mux2to1.v:49.24-49.27",
            "unused_bits": "6"
          }
        },
        "processor.cont_mux_out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "0", "x", "x", 2432, "x", "x", "x", "x" ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:96.15-96.27",
            "unused_bits": "6"
          }
        },
        "processor.control_unit.opcode": {
          "hide_name": 0,
          "bits": [ 1954, 1949, 1512, 1511, 1583, 1513, 1582 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:204.10-218.4|verilog/control_unit.v:58.14-58.20"
          }
        },
        "processor.dataMemOut_fwd_mux.input0": {
          "hide_name": 0,
          "bits": [ 1829, 1828, 1827, 1826, 565, 548, 538, 587, 988, 969, 952, 934, 895, 876, 857, 839, 820, 802, 784, 765, 747, 729, 1145, 1128, 1110, 1092, 1071, 1053, 1034, 1006, 915, 1155 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:466.10-471.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "processor.dataMemOut_fwd_mux.input1": {
          "hide_name": 0,
          "bits": [ 680, 674, 667, 661, 564, 547, 536, 586, 642, 639, 636, 633, 627, 624, 620, 617, 614, 611, 608, 605, 602, 597, 700, 697, 694, 691, 688, 685, 672, 631, 595, 593 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:466.10-471.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "processor.dataMemOut_fwd_mux.select": {
          "hide_name": 0,
          "bits": [ 537 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:466.10-471.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "processor.dataMem_sign_mask": {
          "hide_name": 0,
          "bits": [ "x", 2433, 2434, 2435 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:105.14-105.31",
            "unused_bits": "1 2 3"
          }
        },
        "processor.data_mem_out": {
          "hide_name": 0,
          "bits": [ 680, 674, 667, 661, 564, 547, 536, 586, 642, 639, 636, 633, 627, 624, 620, 617, 614, 611, 608, 605, 602, 597, 700, 697, 694, 691, 688, 685, 672, 631, 595, 593 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:49.19-49.31"
          }
        },
        "processor.data_mem_sign_mask": {
          "hide_name": 0,
          "bits": [ "0", 703, 1156, 704 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:54.19-54.37"
          }
        },
        "processor.ex_cont_mux.input0": {
          "hide_name": 0,
          "bits": [ 1610, 1619, 1873, "0", 28, 292, 1608, 1612, 1584 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:305.15-310.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "processor.ex_cont_mux.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:305.15-310.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "processor.ex_cont_mux.out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "0", 2436, 2437, "x", "x", "x" ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:305.15-310.4|verilog/mux2to1.v:49.24-49.27",
            "unused_bits": "4 5"
          }
        },
        "processor.ex_cont_mux_out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "0", 2438, 2439, "x", "x", "x" ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:110.14-110.29",
            "unused_bits": "4 5"
          }
        },
        "processor.ex_mem_out": {
          "hide_name": 0,
          "bits": [ 1611, 537, 1874, "0", 1609, 1613, 1585, 1439, 1431, 1414, 1404, 1394, 1384, 1374, 1364, 1353, 1344, 1333, 1322, 1303, 1294, 1286, 1277, 1266, 1254, 1244, 1234, 1222, 1211, 1501, 1490, 1478, 1466, 1458, 1450, 1442, 1418, 1308, 1505, 1587, 1829, 1828, 1827, 1826, 565, 548, 538, 587, 988, 969, 952, 934, 895, 876, 857, 839, 820, 802, 784, 765, 747, 729, 1145, 1128, 1110, 1092, 1071, 1053, 1034, 1006, 915, 1155, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 566, 575, 571, 574, 570 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.clk": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:100.10-100.13"
          }
        },
        "processor.ex_mem_reg.data_in": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "0", "x", "x", "x", 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 1830, 1825, 1742, 1621, 1620 ],
          "attributes": {
            "unused_bits": "39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103"
          }
        },
        "processor.ex_mem_reg.data_out": {
          "hide_name": 0,
          "bits": [ 1611, 537, 1874, "0", 1609, 1613, 1585, 1439, 1431, 1414, 1404, 1394, 1384, 1374, 1364, 1353, 1344, 1333, 1322, 1303, 1294, 1286, 1277, 1266, 1254, 1244, 1234, 1222, 1211, 1501, 1490, 1478, 1466, 1458, 1450, 1442, 1418, 1308, 1505, 1587, 1829, 1828, 1827, 1826, 565, 548, 538, 587, 988, 969, 952, 934, 895, 876, 857, 839, 820, 802, 784, 765, 747, 729, 1145, 1128, 1110, 1092, 1071, 1053, 1034, 1006, 915, 1155, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 566, 575, 571, 574, 570, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:348.9-364.4|verilog/pipeline_registers.v:102.20-102.28"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1622 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1623 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1624 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1626 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1627 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1628 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1630 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1625 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1062 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1633 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1634 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1635 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1080 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1636 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1637 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1638 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1639 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1083 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1644 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1645 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1607 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1648 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1650 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1651 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1652 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1653 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1654 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1021 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1649 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1101 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1660 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1661 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1647 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1662 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1664 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1665 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1666 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1668 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1663 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1119 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1671 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1672 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1673 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1675 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1676 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1677 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1674 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 720 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1680 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1681 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1682 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 1683 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1599 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1684 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1686 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1685 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1687 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1691 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1688 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1692 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1693 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1689 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1606 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1694 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 719 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1695 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1696 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1697 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1698 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D": {
          "hide_name": 0,
          "bits": [ 1701 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1705 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1706 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1707 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 738 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1708 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1017 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1709 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1712 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1713 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1019 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1657 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1655 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D": {
          "hide_name": 0,
          "bits": [ 1702 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1720 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1721 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 756 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1722 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1723 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1724 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1725 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D": {
          "hide_name": 0,
          "bits": [ 1704 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1729 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 770 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1730 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1629 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1734 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1717 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1719 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1731 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1732 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1735 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 775 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D": {
          "hide_name": 0,
          "bits": [ 1703 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1736 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1737 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 793 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1738 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1739 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1740 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1741 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D": {
          "hide_name": 0,
          "bits": [ 1743 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1744 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1745 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 1748 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1750 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1751 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 1749 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1752 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1753 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1755 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1756 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1758 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1711 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1746 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 811 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1747 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1759 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1760 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D": {
          "hide_name": 0,
          "bits": [ 1761 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1764 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1765 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1604 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1767 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1768 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1667 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1690 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1772 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1773 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1769 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1775 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1776 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1778 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1779 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1781 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1770 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 830 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D": {
          "hide_name": 0,
          "bits": [ 1763 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1782 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1783 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1786 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1788 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1678 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1733 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1718 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1789 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1784 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 848 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1785 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1790 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1791 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D": {
          "hide_name": 0,
          "bits": [ 1762 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1792 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1646 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1793 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1794 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1797 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1780 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1798 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1777 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1795 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 867 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1796 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D": {
          "hide_name": 0,
          "bits": [ 1801 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1766 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1802 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1714 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 1805 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1806 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1807 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1787 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1715 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1656 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1803 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1710 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1757 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1808 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1809 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1754 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1804 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1810 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 886 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D": {
          "hide_name": 0,
          "bits": [ 1811 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1812 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1813 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1605 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1814 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1726 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 1817 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1818 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1819 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1727 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1820 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1815 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1774 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1799 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1821 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 1822 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1823 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1816 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1824 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1831 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1832 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1833 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1834 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 902 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1836 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1837 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1838 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1839 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1022 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1631 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1023 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1658 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1679 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1632 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1659 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1716 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1835 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 904 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1840 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1841 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1842 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1845 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 995 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1800 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1700 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1643 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1847 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1699 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1640 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1642 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1849 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1854 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1856 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1641 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1846 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 997 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1859 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1860 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1844 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1861 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1016 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1862 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1025 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1863 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1864 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 522 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1865 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1843 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1866 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1728 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1771 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1852 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1848 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1670 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1851 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1853 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1869 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1870 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1871 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1872 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1855 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1857 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1669 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1858 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1850 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1867 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1042 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1868 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1044 ],
          "attributes": {
          }
        },
        "processor.fence_mux.input0": {
          "hide_name": 0,
          "bits": [ 1440, 1432, 1411, 1401, 1391, 1381, 1371, 1361, 1351, 1341, 1331, 1320, 1301, 1295, 1287, 1274, 1263, 1255, 1242, 1231, 1220, 1207, 1498, 1487, 1476, 1470, 1462, 1454, 1446, 1422, 1312, 1509 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:185.10-190.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "processor.fence_mux.input1": {
          "hide_name": 0,
          "bits": [ 1435, 1427, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1328, 1317, 1298, 1290, 1282, 1271, 1260, 1250, 1239, 1228, 1217, 1203, 1495, 1484, 1473, 1465, 1457, 1449, 1425, 1315, 1201, 1199 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:185.10-190.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "processor.fence_mux.out": {
          "hide_name": 0,
          "bits": [ 1440, 1432, 1411, 1401, 1391, 1381, 1371, 1361, 1351, 1341, 1331, 1320, 1301, 1295, 1287, 1274, 1263, 1255, 1242, 1231, 1220, 1207, 1498, 1487, 1476, 1470, 1462, 1454, 1446, 1422, 1312, 1509 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:185.10-190.4|verilog/mux2to1.v:49.24-49.27"
          }
        },
        "processor.fence_mux_out": {
          "hide_name": 0,
          "bits": [ 1440, 1432, 1411, 1401, 1391, 1381, 1371, 1361, 1351, 1341, 1331, 1320, 1301, 1295, 1287, 1274, 1263, 1255, 1242, 1231, 1220, 1207, 1498, 1487, 1476, 1470, 1462, 1454, 1446, 1422, 1312, 1509 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:66.15-66.28"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite": {
          "hide_name": 0,
          "bits": [ 1874 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:420.17-436.4|verilog/forwarding_unit.v:48.15-48.27"
          }
        },
        "processor.forwarding_unit.MEM_RegWriteAddr": {
          "hide_name": 0,
          "bits": [ 566, 575, 571, 574, 570 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:420.17-436.4|verilog/forwarding_unit.v:46.15-46.31"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1875 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 561 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite": {
          "hide_name": 0,
          "bits": [ 1877 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:420.17-436.4|verilog/forwarding_unit.v:49.15-49.26"
          }
        },
        "processor.forwarding_unit.WB_RegWriteAddr": {
          "hide_name": 0,
          "bits": [ 1878, 1891, 1892, 1888, 1881 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:420.17-436.4|verilog/forwarding_unit.v:47.15-47.30"
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 1882 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 1883 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 1884 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 1885 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I0_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1893 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I0_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1894 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I0_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1895 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I0_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1896 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1897 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 526 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1879 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 1898 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1899 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1900 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_I0": {
          "hide_name": 0,
          "bits": [ 1903 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1905 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_I3": {
          "hide_name": 0,
          "bits": [ 1904 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_1_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1909 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_2_I0": {
          "hide_name": 0,
          "bits": [ 1911 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_2_I0_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1913 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_2_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_2_I3": {
          "hide_name": 0,
          "bits": [ 1912 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_2_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1917 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_3_I0": {
          "hide_name": 0,
          "bits": [ 1919 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_3_I0_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1921 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_3_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_3_I3": {
          "hide_name": 0,
          "bits": [ 1920 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_3_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1925 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0": {
          "hide_name": 0,
          "bits": [ 1901 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 1927 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1902 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1931 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1933 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 535 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1934 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1935 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 524 ],
          "attributes": {
          }
        },
        "processor.forwarding_unit.rs1": {
          "hide_name": 0,
          "bits": [ 1887, 1890, 1889, 1886, 1880 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:420.17-436.4|verilog/forwarding_unit.v:44.15-44.18"
          }
        },
        "processor.forwarding_unit.rs2": {
          "hide_name": 0,
          "bits": [ 567, 576, 572, 577, 573 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:420.17-436.4|verilog/forwarding_unit.v:45.15-45.18"
          }
        },
        "processor.id_ex_out": {
          "hide_name": 0,
          "bits": [ 1610, 1619, 1873, "0", 28, 292, 1608, 1612, 1584, 31, 45, 1514, 1438, 1430, 1413, 1403, 1393, 1383, 1373, 1363, 1354, 1343, 1334, 1323, 1304, 1293, 1285, 1276, 1265, 1253, 1245, 1233, 1223, 1210, 1500, 1489, 1479, 1468, 1460, 1452, 1444, 1420, 1310, 1507, 1932, 1910, 1918, 1926, 563, 546, 534, 585, 987, 968, 951, 933, 894, 875, 856, 838, 819, 801, 783, 764, 746, 728, 1144, 1127, 1109, 1091, 1070, 1052, 1033, 1005, 914, 1154, 1930, 1908, 1916, 1924, 559, 544, 531, 583, 985, 966, 949, 931, 892, 873, 854, 836, 817, 799, 781, 762, 744, 726, 1142, 1125, 1107, 1089, 1068, 1050, 1031, 1003, 912, 1152, 30, 247, 204, 207, 187, 157, 126, 97, 77, 47, 269, 918, 878, 859, 841, 822, 804, 786, 767, 749, 731, 712, 1130, 1112, 1094, 1073, 1055, 1036, 1008, 989, 896, 1146, 36, 190, 553, 191, 1596, 1597, 1588, "0", 703, 1156, 704, 1830, 1825, 1742, 1621, 1620, 1887, 1890, 1889, 1886, 1880, 567, 576, 572, 577, 573 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.clk": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:73.10-73.13"
          }
        },
        "processor.id_ex_reg.data_in": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "0", "x", "x", 2505, 2506, "x", "x", "x", "x", 2041, 2040, 1415, 1405, 1395, 1385, 1375, 1365, 1355, 1345, 1335, 1324, 1305, 2038, 2037, 1278, 1267, 2035, 1246, 1235, 1224, 1213, 1502, 1491, 1480, 2034, 2032, 2031, 2030, 2029, 2028, 2027, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2045, "0", "0", "0", "0", "0", "0", "0", "x", 2433, 2434, 2435, 2039, 2036, 2033, 2014, 1982, 2077, 2076, 2075, 2072, 2069, 2068, 2067, 2051, 1981, 1980, 2068, 2067, 2051, 1981, 1980, 2066, 2063, 2060, 2057, 2054, 1964, 2045 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:74.17-74.24",
            "unused_bits": "6 7 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 148 149 150"
          }
        },
        "processor.id_ex_reg.data_out": {
          "hide_name": 0,
          "bits": [ 1610, 1619, 1873, "0", 28, 292, 1608, 1612, 1584, 31, 45, 1514, 1438, 1430, 1413, 1403, 1393, 1383, 1373, 1363, 1354, 1343, 1334, 1323, 1304, 1293, 1285, 1276, 1265, 1253, 1245, 1233, 1223, 1210, 1500, 1489, 1479, 1468, 1460, 1452, 1444, 1420, 1310, 1507, 1932, 1910, 1918, 1926, 563, 546, 534, 585, 987, 968, 951, 933, 894, 875, 856, 838, 819, 801, 783, 764, 746, 728, 1144, 1127, 1109, 1091, 1070, 1052, 1033, 1005, 914, 1154, 1930, 1908, 1916, 1924, 559, 544, 531, 583, 985, 966, 949, 931, 892, 873, 854, 836, 817, 799, 781, 762, 744, 726, 1142, 1125, 1107, 1089, 1068, 1050, 1031, 1003, 912, 1152, 30, 247, 204, 207, 187, 157, 126, 97, 77, 47, 269, 918, 878, 859, 841, 822, 804, 786, 767, 749, 731, 712, 1130, 1112, 1094, 1073, 1055, 1036, 1008, 989, 896, 1146, 36, 190, 553, 191, 1596, 1597, 1588, "0", 703, 1156, 704, 1830, 1825, 1742, 1621, 1620, 1887, 1890, 1889, 1886, 1880, 567, 576, 572, 577, 573, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:298.8-302.4|verilog/pipeline_registers.v:75.20-75.28"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1938 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1943 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1944 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1946 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_4_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1256 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 1209 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1947 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1204 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1948 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1950 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 1951 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1952 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1955 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1956 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1580 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1957 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1936 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1942 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1959 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1960 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1963 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1961 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1962 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1965 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1968 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1969 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1971 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1972 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1937 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1973 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1974 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1975 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1966 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_3_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1976 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_D": {
          "hide_name": 0,
          "bits": [ 1958 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1970 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1953 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1978 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1977 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1967 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1979 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_100_D": {
          "hide_name": 0,
          "bits": [ 1983 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_101_D": {
          "hide_name": 0,
          "bits": [ 1987 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_102_D": {
          "hide_name": 0,
          "bits": [ 1990 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_103_D": {
          "hide_name": 0,
          "bits": [ 1993 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_104_D": {
          "hide_name": 0,
          "bits": [ 1996 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_105_D": {
          "hide_name": 0,
          "bits": [ 1999 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_106_D": {
          "hide_name": 0,
          "bits": [ 2002 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_107_D": {
          "hide_name": 0,
          "bits": [ 2005 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_108_D": {
          "hide_name": 0,
          "bits": [ 2008 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_109_D": {
          "hide_name": 0,
          "bits": [ 2011 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_110_D": {
          "hide_name": 0,
          "bits": [ 2015 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_111_D": {
          "hide_name": 0,
          "bits": [ 2018 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_112_D": {
          "hide_name": 0,
          "bits": [ 2021 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_113_D": {
          "hide_name": 0,
          "bits": [ 2024 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 2042 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_16_D": {
          "hide_name": 0,
          "bits": [ 2043 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_17_D": {
          "hide_name": 0,
          "bits": [ 2044 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_19_D": {
          "hide_name": 0,
          "bits": [ 2046 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_19_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2048 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1313 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_20_D": {
          "hide_name": 0,
          "bits": [ 2052 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_20_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2047 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1423 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_21_D": {
          "hide_name": 0,
          "bits": [ 2055 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_21_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2053 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1447 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_22_D": {
          "hide_name": 0,
          "bits": [ 2058 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_22_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2056 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1455 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_23_D": {
          "hide_name": 0,
          "bits": [ 2061 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_23_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2059 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1463 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_24_D": {
          "hide_name": 0,
          "bits": [ 2064 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_24_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2062 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1471 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_25_D": {
          "hide_name": 0,
          "bits": [ 1481 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_25_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2065 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_26_D": {
          "hide_name": 0,
          "bits": [ 1492 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_27_D": {
          "hide_name": 0,
          "bits": [ 1503 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_28_D": {
          "hide_name": 0,
          "bits": [ 1214 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_29_D": {
          "hide_name": 0,
          "bits": [ 1225 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_30_D": {
          "hide_name": 0,
          "bits": [ 1236 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2070 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_31_D": {
          "hide_name": 0,
          "bits": [ 1247 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_32_D": {
          "hide_name": 0,
          "bits": [ 2073 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_33_D": {
          "hide_name": 0,
          "bits": [ 1268 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_33_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2074 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_34_D": {
          "hide_name": 0,
          "bits": [ 1279 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_35_D": {
          "hide_name": 0,
          "bits": [ 2078 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_36_D": {
          "hide_name": 0,
          "bits": [ 2080 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_36_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2079 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_37_D": {
          "hide_name": 0,
          "bits": [ 1306 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_37_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2081 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D": {
          "hide_name": 0,
          "bits": [ 1325 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2082 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2086 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2083 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2050 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2087 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2084 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2071 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2088 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_39_D": {
          "hide_name": 0,
          "bits": [ 1336 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2049 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_40_D": {
          "hide_name": 0,
          "bits": [ 1346 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_41_D": {
          "hide_name": 0,
          "bits": [ 1356 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_42_D": {
          "hide_name": 0,
          "bits": [ 1366 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_43_D": {
          "hide_name": 0,
          "bits": [ 1376 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_44_D": {
          "hide_name": 0,
          "bits": [ 1386 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_45_D": {
          "hide_name": 0,
          "bits": [ 1396 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_45_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2085 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_46_D": {
          "hide_name": 0,
          "bits": [ 1406 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_47_D": {
          "hide_name": 0,
          "bits": [ 1416 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_48_D": {
          "hide_name": 0,
          "bits": [ 2089 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_49_D": {
          "hide_name": 0,
          "bits": [ 2091 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_49_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2090 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_49_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2092 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_50_D": {
          "hide_name": 0,
          "bits": [ 2093 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_51_D": {
          "hide_name": 0,
          "bits": [ 2097 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_52_D": {
          "hide_name": 0,
          "bits": [ 2100 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_53_D": {
          "hide_name": 0,
          "bits": [ 2103 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_54_D": {
          "hide_name": 0,
          "bits": [ 2106 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_55_D": {
          "hide_name": 0,
          "bits": [ 2109 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_56_D": {
          "hide_name": 0,
          "bits": [ 2112 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_57_D": {
          "hide_name": 0,
          "bits": [ 2115 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_58_D": {
          "hide_name": 0,
          "bits": [ 2118 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_59_D": {
          "hide_name": 0,
          "bits": [ 2121 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_60_D": {
          "hide_name": 0,
          "bits": [ 2124 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_61_D": {
          "hide_name": 0,
          "bits": [ 2127 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_62_D": {
          "hide_name": 0,
          "bits": [ 2130 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_63_D": {
          "hide_name": 0,
          "bits": [ 2133 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_64_D": {
          "hide_name": 0,
          "bits": [ 2136 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_65_D": {
          "hide_name": 0,
          "bits": [ 2139 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_66_D": {
          "hide_name": 0,
          "bits": [ 2142 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_67_D": {
          "hide_name": 0,
          "bits": [ 2145 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_68_D": {
          "hide_name": 0,
          "bits": [ 2148 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_69_D": {
          "hide_name": 0,
          "bits": [ 2150 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_70_D": {
          "hide_name": 0,
          "bits": [ 2152 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_71_D": {
          "hide_name": 0,
          "bits": [ 2154 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_72_D": {
          "hide_name": 0,
          "bits": [ 2156 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_73_D": {
          "hide_name": 0,
          "bits": [ 2158 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_74_D": {
          "hide_name": 0,
          "bits": [ 2160 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_75_D": {
          "hide_name": 0,
          "bits": [ 2162 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_76_D": {
          "hide_name": 0,
          "bits": [ 2164 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_77_D": {
          "hide_name": 0,
          "bits": [ 2166 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_78_D": {
          "hide_name": 0,
          "bits": [ 2168 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_79_D": {
          "hide_name": 0,
          "bits": [ 2170 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_80_D": {
          "hide_name": 0,
          "bits": [ 2172 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_81_D": {
          "hide_name": 0,
          "bits": [ 2174 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_82_D": {
          "hide_name": 0,
          "bits": [ 2176 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_83_D": {
          "hide_name": 0,
          "bits": [ 2178 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_84_D": {
          "hide_name": 0,
          "bits": [ 2180 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_85_D": {
          "hide_name": 0,
          "bits": [ 2182 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_86_D": {
          "hide_name": 0,
          "bits": [ 2184 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_87_D": {
          "hide_name": 0,
          "bits": [ 2186 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_88_D": {
          "hide_name": 0,
          "bits": [ 2188 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_89_D": {
          "hide_name": 0,
          "bits": [ 2190 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_90_D": {
          "hide_name": 0,
          "bits": [ 2192 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_91_D": {
          "hide_name": 0,
          "bits": [ 2194 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_92_D": {
          "hide_name": 0,
          "bits": [ 2196 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_93_D": {
          "hide_name": 0,
          "bits": [ 2198 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_94_D": {
          "hide_name": 0,
          "bits": [ 2200 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_95_D": {
          "hide_name": 0,
          "bits": [ 2202 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_96_D": {
          "hide_name": 0,
          "bits": [ 2204 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_97_D": {
          "hide_name": 0,
          "bits": [ 2206 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_98_D": {
          "hide_name": 0,
          "bits": [ 2208 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_99_D": {
          "hide_name": 0,
          "bits": [ 2210 ],
          "attributes": {
          }
        },
        "processor.if_id_out": {
          "hide_name": 0,
          "bits": [ 2041, 2040, 1415, 1405, 1395, 1385, 1375, 1365, 1355, 1345, 1335, 1324, 1305, 2038, 2037, 1278, 1267, 2035, 1246, 1235, 1224, 1213, 1502, 1491, 1480, 2034, 2032, 2031, 2030, 2029, 2028, 2027, 1954, 1949, 1512, 1511, 1583, 1513, 1582, 2039, 2036, 2033, 2014, 1982, 1941, 1939, 1940, 2077, 2076, 2075, 2072, 2069, 2068, 2067, 2051, 1981, 1980, 2066, 2063, 2060, 2057, 2054, 1964, 2045 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:71.15-71.24"
          }
        },
        "processor.if_id_reg.clk": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:47.10-47.13"
          }
        },
        "processor.if_id_reg.data_in": {
          "hide_name": 0,
          "bits": [ 1435, 1427, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1328, 1317, 1298, 1290, 1282, 1271, 1260, 1250, 1239, 1228, 1217, 1203, 1495, 1484, 1473, 1465, 1457, 1449, 1425, 1315, 1201, 1199, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:48.16-48.23",
            "unused_bits": "47 48 49 50 51 52 53 54 55 56"
          }
        },
        "processor.if_id_reg.data_out": {
          "hide_name": 0,
          "bits": [ 2041, 2040, 1415, 1405, 1395, 1385, 1375, 1365, 1355, 1345, 1335, 1324, 1305, 2038, 2037, 1278, 1267, 2035, 1246, 1235, 1224, 1213, 1502, 1491, 1480, 2034, 2032, 2031, 2030, 2029, 2028, 2027, 1954, 1949, 1512, 1511, 1583, 1513, 1582, 2039, 2036, 2033, 2014, 1982, 1941, 1939, 1940, 2077, 2076, 2075, 2072, 2069, 2068, 2067, 2051, 1981, 1980, 2066, 2063, 2060, 2057, 2054, 1964, 2045 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:49.19-49.27"
          }
        },
        "processor.imm_out": {
          "hide_name": 0,
          "bits": [ 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2045 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:99.15-99.22",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30"
          }
        },
        "processor.immediate_generator.imm": {
          "hide_name": 0,
          "bits": [ 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2045 ],
          "attributes": {
            "init": "x0000000000000000000000000000000",
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:238.10-241.4|verilog/imm_gen.v:48.20-48.23",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30"
          }
        },
        "processor.immediate_generator.inst": {
          "hide_name": 0,
          "bits": [ 1954, 1949, 1512, 1511, 1583, 1513, 1582, 2039, 2036, 2033, 2014, 1982, 1941, 1939, 1940, 2077, 2076, 2075, 2072, 2069, 2068, 2067, 2051, 1981, 1980, 2066, 2063, 2060, 2057, 2054, 1964, 2045 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:238.10-241.4|verilog/imm_gen.v:47.16-47.20"
          }
        },
        "processor.inst_mem_in": {
          "hide_name": 0,
          "bits": [ 1435, 1427, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1328, 1317, 1298, 1290, 1282, 1271, 1260, 1250, 1239, 1228, 1217, 1203, 1495, 1484, 1473, 1465, 1457, 1449, 1425, 1315, 1201, 1199 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:47.19-47.30"
          }
        },
        "processor.inst_mem_out": {
          "hide_name": 0,
          "bits": [ 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:48.19-48.31"
          }
        },
        "processor.inst_mux.input0": {
          "hide_name": 0,
          "bits": [ 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:178.10-183.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "processor.inst_mux.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:178.10-183.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "processor.inst_mux.out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:178.10-183.4|verilog/mux2to1.v:49.24-49.27",
            "unused_bits": "15 16 17 18 19 20 21 22 23 24"
          }
        },
        "processor.inst_mux_out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:65.15-65.27",
            "unused_bits": "15 16 17 18 19 20 21 22 23 24"
          }
        },
        "processor.lui_mux.input1": {
          "hide_name": 0,
          "bits": [ 30, 247, 204, 207, 187, 157, 126, 97, 77, 47, 269, 918, 878, 859, 841, 822, 804, 786, 767, 749, 731, 712, 1130, 1112, 1094, 1073, 1055, 1036, 1008, 989, 896, 1146 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:340.10-345.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "processor.lui_mux.select": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:340.10-345.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "processor.lui_mux.select_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2212 ],
          "attributes": {
          }
        },
        "processor.lui_mux.select_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1945 ],
          "attributes": {
          }
        },
        "processor.lui_mux.select_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 1257 ],
          "attributes": {
          }
        },
        "processor.mem_csrr_mux.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:384.10-389.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "processor.mem_csrr_mux.select": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:384.10-389.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "processor.mem_fwd1_mux.input0": {
          "hide_name": 0,
          "bits": [ 1932, 1910, 1918, 1926, 563, 546, 534, 585, 987, 968, 951, 933, 894, 875, 856, 838, 819, 801, 783, 764, 746, 728, 1144, 1127, 1109, 1091, 1070, 1052, 1033, 1005, 914, 1154 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:438.10-443.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "processor.mem_fwd2_mux.input0": {
          "hide_name": 0,
          "bits": [ 1930, 1908, 1916, 1924, 559, 544, 531, 583, 985, 966, 949, 931, 892, 873, 854, 836, 817, 799, 781, 762, 744, 726, 1142, 1125, 1107, 1089, 1068, 1050, 1031, 1003, 912, 1152 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:445.10-450.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "processor.mem_regwb_mux.input1": {
          "hide_name": 0,
          "bits": [ 680, 674, 667, 661, 564, 547, 536, 586, 642, 639, 636, 633, 627, 624, 620, 617, 614, 611, 608, 605, 602, 597, 700, 697, 694, 691, 688, 685, 672, 631, 595, 593 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:501.10-506.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "processor.mem_regwb_mux.select": {
          "hide_name": 0,
          "bits": [ 537 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:501.10-506.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "processor.mem_wb_out": {
          "hide_name": 0,
          "bits": [ "0", 530, 1877, "0", 1929, 1907, 1915, 1923, 558, 543, 529, 582, 984, 965, 948, 930, 891, 872, 853, 835, 816, 798, 780, 761, 743, 725, 1141, 1124, 1106, 1088, 1067, 1049, 1030, 1002, 911, 1151, 1928, 1906, 1914, 1922, 557, 542, 528, 581, 983, 964, 947, 929, 890, 871, 852, 834, 815, 797, 779, 760, 742, 724, 1140, 1123, 1105, 1087, 1066, 1048, 1029, 1001, 910, 1150, 1878, 1891, 1892, 1888, 1881 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.clk": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:127.10-127.13"
          }
        },
        "processor.mem_wb_reg.data_in": {
          "hide_name": 0,
          "bits": [ 1611, 537, 1874, "0", 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 680, 674, 667, 661, 564, 547, 536, 586, 642, 639, 636, 633, 627, 624, 620, 617, 614, 611, 608, 605, 602, 597, 700, 697, 694, 691, 688, 685, 672, 631, 595, 593, 566, 575, 571, 574, 570 ],
          "attributes": {
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "processor.mem_wb_reg.data_out": {
          "hide_name": 0,
          "bits": [ "0", 530, 1877, "0", 1929, 1907, 1915, 1923, 558, 543, 529, 582, 984, 965, 948, 930, 891, 872, 853, 835, 816, 798, 780, 761, 743, 725, 1141, 1124, 1106, 1088, 1067, 1049, 1030, 1002, 911, 1151, 1928, 1906, 1914, 1922, 557, 542, 528, 581, 983, 964, 947, 929, 890, 871, 852, 834, 815, 797, 779, 760, 742, 724, 1140, 1123, 1105, 1087, 1066, 1048, 1029, 1001, 910, 1150, 1878, 1891, 1892, 1888, 1881, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:392.9-402.4|verilog/pipeline_registers.v:129.20-129.28"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_37_D": {
          "hide_name": 0,
          "bits": [ 2213 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2214 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_38_D": {
          "hide_name": 0,
          "bits": [ 2215 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2216 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_39_D": {
          "hide_name": 0,
          "bits": [ 2217 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2218 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_40_D": {
          "hide_name": 0,
          "bits": [ 2219 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2220 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_41_D": {
          "hide_name": 0,
          "bits": [ 2221 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_41_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2222 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_42_D": {
          "hide_name": 0,
          "bits": [ 2223 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_42_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2224 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_43_D": {
          "hide_name": 0,
          "bits": [ 2225 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_43_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2226 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_44_D": {
          "hide_name": 0,
          "bits": [ 2227 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_44_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2228 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_45_D": {
          "hide_name": 0,
          "bits": [ 2229 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_45_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2230 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_46_D": {
          "hide_name": 0,
          "bits": [ 2231 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_46_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2232 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_47_D": {
          "hide_name": 0,
          "bits": [ 2233 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_47_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2234 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_48_D": {
          "hide_name": 0,
          "bits": [ 2235 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_48_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2236 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_49_D": {
          "hide_name": 0,
          "bits": [ 2237 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_49_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2238 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_50_D": {
          "hide_name": 0,
          "bits": [ 2239 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_50_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2240 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_51_D": {
          "hide_name": 0,
          "bits": [ 2241 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_51_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2242 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_52_D": {
          "hide_name": 0,
          "bits": [ 2243 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2244 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_53_D": {
          "hide_name": 0,
          "bits": [ 2245 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_53_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2246 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_54_D": {
          "hide_name": 0,
          "bits": [ 2247 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2248 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_55_D": {
          "hide_name": 0,
          "bits": [ 2249 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_55_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2250 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_56_D": {
          "hide_name": 0,
          "bits": [ 2251 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2252 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_57_D": {
          "hide_name": 0,
          "bits": [ 2253 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2254 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_58_D": {
          "hide_name": 0,
          "bits": [ 2255 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2256 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_59_D": {
          "hide_name": 0,
          "bits": [ 2257 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_59_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2258 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_60_D": {
          "hide_name": 0,
          "bits": [ 2259 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_60_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2260 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_61_D": {
          "hide_name": 0,
          "bits": [ 2261 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_61_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2262 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_62_D": {
          "hide_name": 0,
          "bits": [ 2263 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_62_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2264 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_63_D": {
          "hide_name": 0,
          "bits": [ 2265 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_63_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2266 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_64_D": {
          "hide_name": 0,
          "bits": [ 2267 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2268 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_65_D": {
          "hide_name": 0,
          "bits": [ 2269 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2270 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_66_D": {
          "hide_name": 0,
          "bits": [ 2271 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2272 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_67_D": {
          "hide_name": 0,
          "bits": [ 2273 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_67_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2274 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_68_D": {
          "hide_name": 0,
          "bits": [ 2275 ],
          "attributes": {
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_68_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2276 ],
          "attributes": {
          }
        },
        "processor.mistaken_branch_mux.input1": {
          "hide_name": 0,
          "bits": [ 1438, 1430, 1413, 1403, 1393, 1383, 1373, 1363, 1354, 1343, 1334, 1323, 1304, 1293, 1285, 1276, 1265, 1253, 1245, 1233, 1223, 1210, 1500, 1489, 1479, 1468, 1460, 1452, 1444, 1420, 1310, 1507 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:492.10-497.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "processor.pc_adder.O": {
          "hide_name": 0,
          "bits": [ 1440, 1432, 1411, 1401, 1391, 1381, 1371, 1361, 1351, 1341, 1331, 1320, 1301, 1295, 1287, 1274, 1263, 1255, 1242, 1231, 1220, 1207, 1498, 1487, 1476, 1470, 1462, 1454, 1446, 1422, 1312, 1509 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:166.12-170.4|verilog/adder.v:8.17-8.18"
          }
        },
        "processor.pc_adder.dsp_inst.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:166.12-170.4|verilog/adder.v:9.12-14.6|verilog/dsp_adder.v:2.18-2.24"
          }
        },
        "processor.pc_adder.dsp_inst.input2": {
          "hide_name": 0,
          "bits": [ 1435, 1427, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1328, 1317, 1298, 1290, 1282, 1271, 1260, 1250, 1239, 1228, 1217, 1203, 1495, 1484, 1473, 1465, 1457, 1449, 1425, 1315, 1201, 1199 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:166.12-170.4|verilog/adder.v:9.12-14.6|verilog/dsp_adder.v:3.18-3.24"
          }
        },
        "processor.pc_adder.dsp_inst.is_sub": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:166.12-170.4|verilog/adder.v:9.12-14.6|verilog/dsp_adder.v:4.11-4.17"
          }
        },
        "processor.pc_adder.dsp_inst.out": {
          "hide_name": 0,
          "bits": [ 1440, 1432, 1411, 1401, 1391, 1381, 1371, 1361, 1351, 1341, 1331, 1320, 1301, 1295, 1287, 1274, 1263, 1255, 1242, 1231, 1220, 1207, 1498, 1487, 1476, 1470, 1462, 1454, 1446, 1422, 1312, 1509 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:166.12-170.4|verilog/adder.v:9.12-14.6|verilog/dsp_adder.v:5.19-5.22"
          }
        },
        "processor.pc_adder.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:166.12-170.4|verilog/adder.v:4.18-4.24"
          }
        },
        "processor.pc_adder.input2": {
          "hide_name": 0,
          "bits": [ 1435, 1427, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1328, 1317, 1298, 1290, 1282, 1271, 1260, 1250, 1239, 1228, 1217, 1203, 1495, 1484, 1473, 1465, 1457, 1449, 1425, 1315, 1201, 1199 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:166.12-170.4|verilog/adder.v:5.18-5.24"
          }
        },
        "processor.pc_adder.out": {
          "hide_name": 0,
          "bits": [ 1440, 1432, 1411, 1401, 1391, 1381, 1371, 1361, 1351, 1341, 1331, 1320, 1301, 1295, 1287, 1274, 1263, 1255, 1242, 1231, 1220, 1207, 1498, 1487, 1476, 1470, 1462, 1454, 1446, 1422, 1312, 1509 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:166.12-170.4|verilog/adder.v:6.19-6.22"
          }
        },
        "processor.pc_adder_out": {
          "hide_name": 0,
          "bits": [ 1440, 1432, 1411, 1401, 1391, 1381, 1371, 1361, 1351, 1341, 1331, 1320, 1301, 1295, 1287, 1274, 1263, 1255, 1242, 1231, 1220, 1207, 1498, 1487, 1476, 1470, 1462, 1454, 1446, 1422, 1312, 1509 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:147.15-147.27"
          }
        },
        "processor.pc_mux.input1": {
          "hide_name": 0,
          "bits": [ 1439, 1431, 1414, 1404, 1394, 1384, 1374, 1364, 1353, 1344, 1333, 1322, 1303, 1294, 1286, 1277, 1266, 1254, 1244, 1234, 1222, 1211, 1501, 1490, 1478, 1466, 1458, 1450, 1442, 1418, 1308, 1505 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:159.10-164.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "processor.pc_out": {
          "hide_name": 0,
          "bits": [ 1435, 1427, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1328, 1317, 1298, 1290, 1282, 1271, 1260, 1250, 1239, 1228, 1217, 1203, 1495, 1484, 1473, 1465, 1457, 1449, 1425, 1315, 1201, 1199 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:63.15-63.21"
          }
        },
        "processor.reg_dat_mux.input1": {
          "hide_name": 0,
          "bits": [ 1438, 1430, 1413, 1403, 1393, 1383, 1373, 1363, 1354, 1343, 1334, 1323, 1304, 1293, 1285, 1276, 1265, 1253, 1245, 1233, 1223, 1210, 1500, 1489, 1479, 1468, 1460, 1452, 1444, 1420, 1310, 1507 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:412.10-417.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "processor.reg_dat_mux.select": {
          "hide_name": 0,
          "bits": [ 1611 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:412.10-417.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "processor.register_files.clk": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:48.10-48.13"
          }
        },
        "processor.register_files.rdAddrA": {
          "hide_name": 0,
          "bits": [ 2571, 2572, 2573, 2574, 2575 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:52.15-52.22",
            "unused_bits": "0 1 2 3 4"
          }
        },
        "processor.register_files.rdAddrA_buf": {
          "hide_name": 0,
          "bits": [ 2281, 2280, 2279, 2278, 2277 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:65.12-65.23"
          }
        },
        "processor.register_files.rdAddrB": {
          "hide_name": 0,
          "bits": [ 2576, 2577, 2578, 2579, 2580 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:54.15-54.22",
            "unused_bits": "0 1 2 3 4"
          }
        },
        "processor.register_files.rdAddrB_buf": {
          "hide_name": 0,
          "bits": [ 2286, 2285, 2284, 2283, 2282 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:66.12-66.23"
          }
        },
        "processor.register_files.regDatA": {
          "hide_name": 0,
          "bits": [ 2026, 2023, 2020, 2017, 2013, 2010, 2007, 2004, 2001, 1998, 1995, 1992, 1989, 1985, 2211, 2209, 2207, 2205, 2203, 2201, 2199, 2197, 2195, 2193, 2191, 2189, 2187, 2185, 2183, 2181, 2179, 2177 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:71.13-71.20"
          }
        },
        "processor.register_files.regDatB": {
          "hide_name": 0,
          "bits": [ 2175, 2173, 2171, 2169, 2167, 2165, 2163, 2161, 2159, 2157, 2155, 2153, 2151, 2149, 2147, 2144, 2141, 2138, 2135, 2132, 2129, 2126, 2123, 2120, 2117, 2114, 2111, 2108, 2105, 2102, 2099, 2095 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:72.13-72.20"
          }
        },
        "processor.register_files.regfile.0.0.0_RADDR": {
          "hide_name": 0,
          "bits": [ 2291 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0.0_RADDR_1": {
          "hide_name": 0,
          "bits": [ 2290 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0.0_RADDR_2": {
          "hide_name": 0,
          "bits": [ 2289 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0.0_RADDR_3": {
          "hide_name": 0,
          "bits": [ 2288 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0.0_RADDR_4": {
          "hide_name": 0,
          "bits": [ 2287 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0.0_WCLKE": {
          "hide_name": 0,
          "bits": [ 1876 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA": {
          "hide_name": 0,
          "bits": [ 2307 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_1": {
          "hide_name": 0,
          "bits": [ 2306 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_10": {
          "hide_name": 0,
          "bits": [ 2297 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_11": {
          "hide_name": 0,
          "bits": [ 2296 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_12": {
          "hide_name": 0,
          "bits": [ 2295 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_13": {
          "hide_name": 0,
          "bits": [ 2294 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_14": {
          "hide_name": 0,
          "bits": [ 2293 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_15": {
          "hide_name": 0,
          "bits": [ 2292 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_2": {
          "hide_name": 0,
          "bits": [ 2305 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_3": {
          "hide_name": 0,
          "bits": [ 2304 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_4": {
          "hide_name": 0,
          "bits": [ 2303 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_5": {
          "hide_name": 0,
          "bits": [ 2302 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_6": {
          "hide_name": 0,
          "bits": [ 2301 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_7": {
          "hide_name": 0,
          "bits": [ 2300 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_8": {
          "hide_name": 0,
          "bits": [ 2299 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0.0_WDATA_9": {
          "hide_name": 0,
          "bits": [ 2298 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0.1_RADDR": {
          "hide_name": 0,
          "bits": [ 2312 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0.1_RADDR_1": {
          "hide_name": 0,
          "bits": [ 2311 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0.1_RADDR_2": {
          "hide_name": 0,
          "bits": [ 2310 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0.1_RADDR_3": {
          "hide_name": 0,
          "bits": [ 2309 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0.1_RADDR_4": {
          "hide_name": 0,
          "bits": [ 2308 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA": {
          "hide_name": 0,
          "bits": [ 2328 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_1": {
          "hide_name": 0,
          "bits": [ 2327 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_10": {
          "hide_name": 0,
          "bits": [ 2318 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_11": {
          "hide_name": 0,
          "bits": [ 2317 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_12": {
          "hide_name": 0,
          "bits": [ 2316 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_13": {
          "hide_name": 0,
          "bits": [ 2315 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_14": {
          "hide_name": 0,
          "bits": [ 2314 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_15": {
          "hide_name": 0,
          "bits": [ 2313 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_2": {
          "hide_name": 0,
          "bits": [ 2326 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_3": {
          "hide_name": 0,
          "bits": [ 2325 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_4": {
          "hide_name": 0,
          "bits": [ 2324 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_5": {
          "hide_name": 0,
          "bits": [ 2323 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_6": {
          "hide_name": 0,
          "bits": [ 2322 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_7": {
          "hide_name": 0,
          "bits": [ 2321 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_8": {
          "hide_name": 0,
          "bits": [ 2320 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.1.0.0_WDATA_9": {
          "hide_name": 0,
          "bits": [ 2319 ],
          "attributes": {
          }
        },
        "processor.register_files.wrAddr": {
          "hide_name": 0,
          "bits": [ 566, 575, 571, 574, 570 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:50.15-50.21"
          }
        },
        "processor.register_files.wrAddr_buf": {
          "hide_name": 0,
          "bits": [ 2333, 2332, 2331, 2330, 2329 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:73.12-73.22"
          }
        },
        "processor.register_files.wrData_buf": {
          "hide_name": 0,
          "bits": [ 2025, 2022, 2019, 2016, 2012, 2009, 2006, 2003, 2000, 1997, 1994, 1991, 1988, 1984, 2146, 2143, 2140, 2137, 2134, 2131, 2128, 2125, 2122, 2119, 2116, 2113, 2110, 2107, 2104, 2101, 2098, 2094 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:74.13-74.23"
          }
        },
        "processor.register_files.write": {
          "hide_name": 0,
          "bits": [ 1874 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:49.10-49.15"
          }
        },
        "processor.register_files.write_buf": {
          "hide_name": 0,
          "bits": [ 2334 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:227.10-236.4|verilog/register_file.v:75.7-75.16"
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 2336 ],
          "attributes": {
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_1_O_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 2337 ],
          "attributes": {
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2338 ],
          "attributes": {
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 2339 ],
          "attributes": {
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2096 ],
          "attributes": {
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2335 ],
          "attributes": {
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_O_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 2340 ],
          "attributes": {
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2342 ],
          "attributes": {
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2341 ],
          "attributes": {
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 2343 ],
          "attributes": {
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 2344 ],
          "attributes": {
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1986 ],
          "attributes": {
          }
        },
        "processor.sign_mask_gen_inst.func3": {
          "hide_name": 0,
          "bits": [ 1941, 1939, 1940 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:249.16-252.4|verilog/dataMem_mask_gen.v:46.14-46.19"
          }
        },
        "processor.sign_mask_gen_inst.sign_mask": {
          "hide_name": 0,
          "bits": [ "x", 2433, 2434, 2435 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:249.16-252.4|verilog/dataMem_mask_gen.v:47.15-47.24",
            "unused_bits": "1 2 3"
          }
        },
        "processor.wb_mux.input0": {
          "hide_name": 0,
          "bits": [ 1929, 1907, 1915, 1923, 558, 543, 529, 582, 984, 965, 948, 930, 891, 872, 853, 835, 816, 798, 780, 761, 743, 725, 1141, 1124, 1106, 1088, 1067, 1049, 1030, 1002, 911, 1151 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:405.10-410.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "processor.wb_mux.input1": {
          "hide_name": 0,
          "bits": [ 1928, 1906, 1914, 1922, 557, 542, 528, 581, 983, 964, 947, 929, 890, 871, 852, 834, 815, 797, 779, 760, 742, 724, 1140, 1123, 1105, 1087, 1066, 1048, 1029, 1001, 910, 1150 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:405.10-410.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "processor.wb_mux.select": {
          "hide_name": 0,
          "bits": [ 530 ],
          "attributes": {
            "src": "toplevel.v:108.6-118.3|verilog/cpu.v:405.10-410.4|verilog/mux2to1.v:48.24-48.30"
          }
        }
      }
    },
    "top$holes": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_holes": "00000000000000000000000000000001"
      },
      "ports": {
        "$abc$auto$abc9_ops.cc:456:prep_delays$10195.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10198.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10202.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10206.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10210.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10214.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10218.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10222.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10226.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10230.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10234.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10238.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10242.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10246.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10250.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10254.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10258.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10262.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10266.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10270.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10274.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10278.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10282.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10286.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10290.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10294.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10298.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10302.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10306.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10310.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10314.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10318.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10322.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10326.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10330.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10334.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10338.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10342.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10346.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10350.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10354.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10358.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10362.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10366.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10370.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10374.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10378.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10382.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10386.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10390.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10394.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10398.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10402.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10406.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10410.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10414.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10418.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10422.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10426.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10430.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10434.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10438.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10442.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10446.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10450.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10454.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10458.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10461.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10464.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10467.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10470.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10474.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10478.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10482.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10486.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10490.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10494.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10498.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10502.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10506.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10510.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10514.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10518.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10522.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10526.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10530.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10534.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10538.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10542.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10546.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10550.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10554.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10558.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10562.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10566.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10570.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10574.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10578.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10582.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10586.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10590.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10594.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "i1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "i2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "i3": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "i4": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "i5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[0].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[0].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[1].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[1].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[2].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[2].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[3].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[3].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[4].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[4].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[5].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[5].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[6].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[6].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[7].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[7].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[8].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[8].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[9].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[9].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[10].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[10].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[11].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[11].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[12].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[12].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[13].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[13].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[14].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[14].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[15].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[15].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[16].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[16].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[17].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[17].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[18].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[18].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[19].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[19].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[20].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[20].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[21].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[21].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[22].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[22].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[23].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[23].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[24].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[24].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[25].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[25].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[26].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[26].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[27].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[27].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[28].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[28].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[29].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[29].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[30].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[30].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[31].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[31].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10598.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10602.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10606.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10610.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10614.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10618.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10622.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10626.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10630.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10634.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10638.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10642.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10646.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10650.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10654.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10658.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10662.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10666.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10670.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10674.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10678.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10682.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10686.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10689.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10692.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10695.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10698.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10701.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10704.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10707.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10710.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10713.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10716.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10719.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10722.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10725.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10728.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10731.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10734.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10737.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10740.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10743.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10746.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10749.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10752.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10755.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10758.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10761.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10764.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10767.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10770.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10773.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10776.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10779.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10782.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10784.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10787.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10789.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10792.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10794.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10797.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10799.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10802.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10804.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10807.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10809.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10812.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10814.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10817.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10819.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10822.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10824.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10827.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10829.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10832.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10834.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10837.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10839.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10842.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10844.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10847.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10849.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10852.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10854.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10857.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10859.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10862.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10864.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10867.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10869.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10872.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10874.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10877.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10879.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10882.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10884.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10887.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10889.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10892.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10894.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10897.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10899.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10902.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10904.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10907.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10909.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10912.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10914.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10917.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10919.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10922.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10924.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10927.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10929.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10932.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10934.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10937.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10939.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10942.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10946.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10950.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10953.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10955.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10958.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10960.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10963.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10965.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10968.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10970.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10973.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10975.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10978.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10980.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10983.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10985.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10988.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10990.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10993.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10995.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10998.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11000.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11003.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11006.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11009.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11012.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11015.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11018.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11021.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11024.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11027.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11030.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11033.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11036.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11039.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11042.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11045.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11048.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11051.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11054.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11057.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11060.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11063.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11066.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11069.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11072.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11075.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11078.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11081.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11084.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11087.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11090.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11093.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11096.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11099.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11102.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11105.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11108.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11111.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11114.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11117.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11119.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11122.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11124.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11127.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11129.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11132.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11134.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11137.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11139.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11142.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11144.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11147.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11150.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11152.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11155.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11157.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11160.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11162.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11165.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11167.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11170.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11173.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11176.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11179.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11182.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11185.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11188.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11191.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11194.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11197.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11200.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11203.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11206.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11209.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11212.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11215.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11218.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11221.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11224.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11227.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11230.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11233.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11236.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11239.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11242.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11245.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11248.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11251.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11254.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11257.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11260.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11263.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11266.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11269.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11272.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11275.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11278.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11281.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11284.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11287.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11290.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11293.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11296.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11299.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11302.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11305.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11308.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11311.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11314.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11317.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11320.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11323.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11326.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11329.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11332.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11335.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11338.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11341.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11344.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11347.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11350.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11353.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11356.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11359.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11362.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11365.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11368.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11371.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11374.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11377.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11380.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11383.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11386.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11389.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11392.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11395.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11398.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11401.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11404.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11407.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11410.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11413.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11416.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11419.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11422.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11425.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11428.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11431.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11434.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11437.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11440.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11443.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11446.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11449.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11452.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11455.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11458.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11461.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11464.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11467.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11470.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11473.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11476.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11479.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11482.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11485.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11488.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11491.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11494.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11497.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11500.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11503.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11506.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11509.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11512.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11515.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11518.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11521.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11524.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11527.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11530.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11533.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11536.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11539.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11542.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11545.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11548.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11551.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11554.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11556.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11559.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11561.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11564.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11566.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11569.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11571.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11574.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11576.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11579.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11581.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11584.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11586.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11589.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11592.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11595.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11598.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11601.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11604.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11607.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11610.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11613.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11616.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11619.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11622.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11625.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11628.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11631.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11634.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11637.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11640.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11643.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11646.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11649.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11652.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11655.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11658.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11661.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11664.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11667.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11670.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11673.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11676.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11679.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11682.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11685.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11688.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11691.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11694.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11697.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11700.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11703.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11706.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11709.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11712.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11715.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11718.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11721.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11724.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11727.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11730.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11733.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11736.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11739.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11742.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11745.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11748.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11751.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11754.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11757.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11760.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11763.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11766.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11769.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11772.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11775.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11778.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11781.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11784.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11787.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11790.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11793.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11796.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11799.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11802.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11805.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11808.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11811.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11814.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11817.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11820.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11823.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11826.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11829.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11832.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11835.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11838.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11841.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11844.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11847.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11850.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11853.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11856.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11858.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11861.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11863.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11866.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11868.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11871.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11873.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11876.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11878.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11881.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11883.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11886.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11889.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11892.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11895.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11898.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11901.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11904.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11907.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11910.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11913.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11916.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11919.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11922.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11925.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11928.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11931.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11934.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11937.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11940.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11943.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11946.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11949.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11952.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11955.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11958.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11961.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11964.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11967.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11970.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11973.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11976.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11979.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11982.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11985.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11988.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11991.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11994.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11997.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12000.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12003.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12006.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12009.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12012.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12015.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12018.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12021.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12024.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12027.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12030.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12033.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12036.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12039.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12042.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12045.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12048.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12051.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12054.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12057.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12060.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12063.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12066.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12069.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12072.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12075.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12078.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12081.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12084.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12087.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12090.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12093.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[0].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[0].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12096.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[1].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[1].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12100.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[2].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[2].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12104.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[3].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[3].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12108.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[4].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[4].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12112.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[5].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[5].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12116.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[6].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[6].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12120.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[7].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[7].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12124.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[8].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[8].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12128.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[9].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[9].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12132.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[10].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[10].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12136.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[11].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[11].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12140.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[12].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[12].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12144.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[13].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[13].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12148.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[14].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[14].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12152.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[15].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[15].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12156.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[16].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[16].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12160.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[17].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[17].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12164.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[18].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[18].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12168.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[19].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[19].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12172.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[20].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[20].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12176.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[21].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[21].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12180.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[22].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[22].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12184.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[23].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[23].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12188.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[24].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[24].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12192.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[25].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[25].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12196.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[26].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[26].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12200.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[27].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[27].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12204.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[28].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[28].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12208.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[29].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[29].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12212.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[30].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[30].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12216.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[31].carry.O": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[31].carry.CO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12220.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12225.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12226.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12227.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12228.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12229.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12230.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12231.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12232.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12233.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12234.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12235.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12236.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12237.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12238.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12239.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12240.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12242.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12243.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12244.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12245.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12246.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12247.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12248.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12249.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12250.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12251.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12252.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12255.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12257.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12259.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12260.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12261.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12262.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12263.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12264.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12265.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12266.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12267.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12268.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12269.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12272.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12274.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12275.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12276.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12277.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12278.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12279.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12280.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12281.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12282.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12283.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12284.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12285.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12286.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12287.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12288.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12289.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12291.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12293.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12294.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12295.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12296.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12297.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12298.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12299.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12300.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12301.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12302.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12303.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12304.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12305.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12306.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12307.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12308.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12310.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12311.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12312.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12313.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12314.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12315.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12316.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12317.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12318.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12319.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12320.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12323.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12325.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12327.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12328.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12329.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12330.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12331.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12332.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12333.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12334.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12335.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12336.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12337.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12340.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12342.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12343.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12344.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12345.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12346.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12347.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12348.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12349.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12350.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12351.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12352.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12353.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12354.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12355.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12356.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12357.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12359.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12361.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12362.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12363.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12364.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12365.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12366.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12367.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12368.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12369.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12370.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12371.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12372.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12373.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12374.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12375.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12376.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12378.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12379.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12380.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12381.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12382.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12383.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12384.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12385.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12386.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12387.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12388.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12391.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12393.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12395.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12396.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12397.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12398.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12399.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12400.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12401.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12402.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12403.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12404.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12405.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12408.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12410.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12411.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12412.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12413.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12414.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12415.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12416.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12417.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12418.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12419.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12420.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12421.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12422.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12423.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12424.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12425.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12427.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12429.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12430.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12431.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12432.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12433.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12434.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12435.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12436.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12437.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12438.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12439.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12440.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12441.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12442.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12443.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12444.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12446.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12447.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12448.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12449.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12450.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12451.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12452.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12453.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12454.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12455.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12456.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12459.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12461.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12463.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12464.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12465.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12466.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12467.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12468.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12469.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12470.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12471.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12472.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12473.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12476.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12478.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12479.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12480.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12481.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12482.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12483.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12484.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12485.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12486.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12487.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12488.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12489.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12490.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12491.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12492.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12493.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12495.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12497.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12498.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12499.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12500.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12501.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12502.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12503.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12504.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12505.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12506.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12507.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12508.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12509.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12510.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12511.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12512.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12514.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12515.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12516.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12517.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12518.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12519.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12520.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12521.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12522.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12523.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12524.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12527.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12529.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12531.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12532.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12533.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12534.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12535.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12536.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12537.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12538.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12539.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12540.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12541.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12544.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12546.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12547.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12548.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12549.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12550.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12551.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12552.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12553.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12554.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12555.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12556.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12557.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12558.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12559.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12560.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12561.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12563.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12565.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12566.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12567.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12568.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12569.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12570.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12571.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12572.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12573.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12574.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12575.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12576.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12577.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12578.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12579.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12580.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12582.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12583.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12584.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12585.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12586.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12587.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12588.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12589.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12590.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12591.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12592.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12595.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12597.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12599.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12600.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12601.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12602.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12603.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12604.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12605.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12606.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12607.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12608.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12609.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12612.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12614.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12615.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12616.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12617.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12618.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12619.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12620.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12621.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12622.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12623.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12624.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12625.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12626.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12627.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12628.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12629.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12631.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12679.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12680.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12681.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12682.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12683.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12684.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12685.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12686.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12687.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12688.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12689.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12690.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12691.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12692.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12693.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12694.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12696.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12697.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12698.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12699.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12700.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12701.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12702.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12703.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12704.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12705.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12706.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12709.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12711.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12713.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12714.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12715.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12716.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12717.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12718.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12719.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12720.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12721.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12722.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12723.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12726.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12728.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12729.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12730.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12731.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12732.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12733.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12734.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12735.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12736.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12737.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12738.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12739.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12740.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12741.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12742.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12743.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12745.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12747.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12748.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12749.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12750.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12751.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12752.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12753.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12754.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12755.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12756.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12757.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12758.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12759.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12760.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12761.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12762.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12764.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12765.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12766.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12767.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12768.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12769.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12770.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12771.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12772.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12773.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12774.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12777.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12779.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12781.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12782.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12783.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12784.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12785.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12786.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12787.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12788.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12789.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12790.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12791.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12794.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12796.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12797.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12798.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12799.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12800.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12801.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12802.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12803.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12804.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12805.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12806.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12807.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12808.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12809.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12810.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12811.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12813.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12815.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12816.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12817.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12818.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12819.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12820.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12821.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12822.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12823.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12824.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12825.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12826.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12827.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12828.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12829.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12830.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12832.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12833.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12834.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12835.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12836.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12837.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12838.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12839.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12840.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12841.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12842.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12845.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12847.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12849.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12850.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12851.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12852.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12853.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12854.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12855.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12856.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12857.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12858.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12859.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12862.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12864.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12865.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12866.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12867.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12868.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12869.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12870.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12871.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12872.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12873.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12874.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12875.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12876.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12877.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12878.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12879.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12881.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12883.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12884.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12885.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12886.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12887.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12888.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12889.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12890.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12891.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12892.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12893.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12894.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12895.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12896.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12897.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12898.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12900.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12901.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12902.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12903.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12904.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12905.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12906.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12907.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12908.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12909.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12910.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12913.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12915.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12917.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12918.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12919.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12920.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12921.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12922.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12923.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12924.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12925.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12926.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12927.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12930.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12932.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12933.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12934.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12935.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12936.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12937.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12938.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12939.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12940.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12941.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12942.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12943.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12944.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12945.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12946.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12947.O": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12949.O": {
          "direction": "output",
          "bits": [ "0" ]
        }
      },
      "cells": {
        "$auto$aigmap.cc:123:execute$44106": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9 ],
            "B": [ 10 ],
            "Y": [ 11 ]
          }
        },
        "$auto$aigmap.cc:123:execute$44114": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 12 ],
            "B": [ 13 ],
            "Y": [ 14 ]
          }
        },
        "$auto$aigmap.cc:123:execute$44120": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15 ],
            "B": [ 16 ],
            "Y": [ 17 ]
          }
        },
        "$auto$aigmap.cc:123:execute$44124": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 18 ],
            "Y": [ 19 ]
          }
        },
        "$auto$aigmap.cc:123:execute$44128": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 21 ],
            "Y": [ 22 ]
          }
        },
        "$auto$aigmap.cc:123:execute$44134": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 23 ],
            "B": [ 24 ],
            "Y": [ 25 ]
          }
        },
        "$auto$aigmap.cc:123:execute$44138": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 26 ],
            "Y": [ 27 ]
          }
        },
        "$auto$aigmap.cc:123:execute$44142": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 28 ],
            "B": [ 29 ],
            "Y": [ 30 ]
          }
        },
        "$auto$aigmap.cc:123:execute$44148": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 26 ],
            "B": [ 31 ],
            "Y": [ 32 ]
          }
        },
        "$auto$aigmap.cc:123:execute$44152": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 23 ],
            "Y": [ 33 ]
          }
        },
        "$auto$aigmap.cc:123:execute$44156": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 35 ],
            "Y": [ 36 ]
          }
        },
        "$auto$aigmap.cc:123:execute$44162": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 37 ],
            "B": [ 38 ],
            "Y": [ 39 ]
          }
        },
        "$auto$aigmap.cc:123:execute$44166": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 6 ],
            "Y": [ 40 ]
          }
        },
        "$auto$aigmap.cc:123:execute$44170": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 41 ],
            "B": [ 42 ],
            "Y": [ 43 ]
          }
        },
        "$auto$aigmap.cc:123:execute$44176": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 44 ],
            "Y": [ 45 ]
          }
        },
        "$auto$aigmap.cc:123:execute$44180": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 37 ],
            "Y": [ 46 ]
          }
        },
        "$auto$aigmap.cc:123:execute$44184": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 47 ],
            "B": [ 48 ],
            "Y": [ 49 ]
          }
        },
        "$auto$aigmap.cc:132:execute$44102": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "Y": [ 9 ]
          }
        },
        "$auto$aigmap.cc:132:execute$44104": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 10 ]
          }
        },
        "$auto$aigmap.cc:132:execute$44108": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11 ],
            "Y": [ 50 ]
          }
        },
        "$auto$aigmap.cc:132:execute$44110": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 51 ],
            "Y": [ 12 ]
          }
        },
        "$auto$aigmap.cc:132:execute$44112": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 52 ],
            "Y": [ 13 ]
          }
        },
        "$auto$aigmap.cc:132:execute$44116": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 14 ],
            "Y": [ 8 ]
          }
        },
        "$auto$aigmap.cc:132:execute$44118": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 16 ]
          }
        },
        "$auto$aigmap.cc:132:execute$44122": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 17 ],
            "Y": [ 20 ]
          }
        },
        "$auto$aigmap.cc:132:execute$44126": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "Y": [ 21 ]
          }
        },
        "$auto$aigmap.cc:132:execute$44130": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 22 ],
            "Y": [ 7 ]
          }
        },
        "$auto$aigmap.cc:132:execute$44132": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "Y": [ 24 ]
          }
        },
        "$auto$aigmap.cc:132:execute$44136": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 25 ],
            "Y": [ 28 ]
          }
        },
        "$auto$aigmap.cc:132:execute$44140": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 27 ],
            "Y": [ 29 ]
          }
        },
        "$auto$aigmap.cc:132:execute$44144": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 30 ],
            "Y": [ 15 ]
          }
        },
        "$auto$aigmap.cc:132:execute$44146": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "Y": [ 31 ]
          }
        },
        "$auto$aigmap.cc:132:execute$44150": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 32 ],
            "Y": [ 34 ]
          }
        },
        "$auto$aigmap.cc:132:execute$44154": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 33 ],
            "Y": [ 35 ]
          }
        },
        "$auto$aigmap.cc:132:execute$44158": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 36 ],
            "Y": [ 18 ]
          }
        },
        "$auto$aigmap.cc:132:execute$44160": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 38 ]
          }
        },
        "$auto$aigmap.cc:132:execute$44164": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 39 ],
            "Y": [ 41 ]
          }
        },
        "$auto$aigmap.cc:132:execute$44168": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 40 ],
            "Y": [ 42 ]
          }
        },
        "$auto$aigmap.cc:132:execute$44172": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 43 ],
            "Y": [ 26 ]
          }
        },
        "$auto$aigmap.cc:132:execute$44174": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 44 ]
          }
        },
        "$auto$aigmap.cc:132:execute$44178": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 45 ],
            "Y": [ 47 ]
          }
        },
        "$auto$aigmap.cc:132:execute$44182": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 46 ],
            "Y": [ 48 ]
          }
        },
        "$auto$aigmap.cc:132:execute$44186": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 49 ],
            "Y": [ 23 ]
          }
        },
        "$auto$simplemap.cc:235:simplemap_logbin$13015": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:14.11-19.3|/usr/local/bin/../share/yosys/ice40/cells_sim.v:213"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 3 ],
            "Y": [ 51 ]
          }
        },
        "$auto$simplemap.cc:235:simplemap_logbin$13016": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:14.11-19.3|/usr/local/bin/../share/yosys/ice40/cells_sim.v:213"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 50 ],
            "B": [ 6 ],
            "Y": [ 52 ]
          }
        },
        "$auto$simplemap.cc:277:simplemap_mux$13009": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:22.4-28.3|/usr/local/bin/../share/yosys/ice40/cells_sim.v:169"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "Y": [ 37 ]
          }
        },
        "$techmap$auto$alumacc.cc:485:replace_alu$953.slice[0].carry.$specify$10161": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000010000101",
            "T_FALL_TYP": "00000000000000000000000010000101",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000011100111",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$techmap$auto$alumacc.cc:485:replace_alu$953.slice[0].carry.$specify$10163": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000100100000",
            "T_FALL_TYP": "00000000000000000000000100100000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000100111100",
            "T_RISE_TYP": "00000000000000000000000100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$techmap$auto$alumacc.cc:485:replace_alu$953.slice[0].carry.adder.$specify$594": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000110000010",
            "T_FALL_TYP": "00000000000000000000000110000010",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000111000001",
            "T_RISE_TYP": "00000000000000000000000111000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:22.4-28.3|/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$techmap$auto$alumacc.cc:485:replace_alu$953.slice[0].carry.adder.$specify$595": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000101111011",
            "T_FALL_TYP": "00000000000000000000000101111011",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000110010000",
            "T_RISE_TYP": "00000000000000000000000110010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:22.4-28.3|/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$techmap$auto$alumacc.cc:485:replace_alu$953.slice[0].carry.adder.$specify$596": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000101011111",
            "T_FALL_TYP": "00000000000000000000000101011111",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000101111011",
            "T_RISE_TYP": "00000000000000000000000101111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:22.4-28.3|/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$techmap$auto$alumacc.cc:485:replace_alu$953.slice[0].carry.adder.$specify$597": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000100100000",
            "T_FALL_TYP": "00000000000000000000000100100000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000100111100",
            "T_RISE_TYP": "00000000000000000000000100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:22.4-28.3|/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$techmap$auto$alumacc.cc:485:replace_alu$953.slice[0].carry.carry.$specify$598": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001101001",
            "T_FALL_TYP": "00000000000000000000000001101001",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001111110",
            "T_RISE_TYP": "00000000000000000000000001111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:14.11-19.3|/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$techmap$auto$alumacc.cc:485:replace_alu$953.slice[0].carry.carry.$specify$599": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011110101",
            "T_FALL_TYP": "00000000000000000000000011110101",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:14.11-19.3|/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "$abc$auto$abc9_ops.cc:456:prep_delays$10195.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10198.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10202.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10206.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10210.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10214.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10218.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10222.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10226.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10230.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10234.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10238.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10242.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10246.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10250.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10254.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10258.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10262.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10266.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10270.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10274.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10278.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10282.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10286.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10290.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10294.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10298.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10302.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10306.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10310.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10314.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10318.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10322.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10326.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10330.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10334.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10338.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10342.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10346.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10350.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10354.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10358.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10362.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10366.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10370.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10374.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10378.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10382.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10386.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10390.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10394.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10398.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10402.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10406.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10410.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10414.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10418.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10422.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10426.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10430.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10434.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10438.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10442.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10446.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10450.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10454.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10458.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10461.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10464.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10467.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10470.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10474.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10478.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10482.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10486.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10490.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10494.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10498.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10502.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10506.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10510.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10514.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10518.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10522.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10526.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10530.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10534.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10538.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10542.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10546.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10550.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10554.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10558.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10562.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10566.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10570.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10574.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10578.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10582.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10586.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10590.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10594.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10598.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10602.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10606.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10610.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10614.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10618.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10622.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10626.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10630.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10634.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10638.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10642.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10646.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10650.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10654.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10658.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10662.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10666.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10670.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10674.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10678.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10682.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10686.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10689.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10692.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10695.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10698.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10701.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10704.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10707.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10710.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10713.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10716.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10719.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10722.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10725.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10728.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10731.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10734.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10737.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10740.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10743.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10746.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10749.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10752.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10755.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10758.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10761.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10764.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10767.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10770.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10773.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10776.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10779.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10782.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10784.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10787.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10789.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10792.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10794.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10797.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10799.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10802.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10804.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10807.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10809.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10812.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10814.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10817.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10819.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10822.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10824.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10827.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10829.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10832.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10834.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10837.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10839.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10842.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10844.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10847.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10849.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10852.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10854.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10857.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10859.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10862.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10864.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10867.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10869.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10872.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10874.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10877.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10879.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10882.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10884.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10887.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10889.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10892.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10894.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10897.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10899.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10902.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10904.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10907.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10909.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10912.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10914.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10917.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10919.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10922.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10924.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10927.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10929.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10932.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10934.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10937.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10939.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10942.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10946.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10950.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10953.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10955.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10958.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10960.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10963.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10965.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10968.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10970.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10973.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10975.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10978.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10980.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10983.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10985.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10988.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10990.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10993.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10995.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$10998.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11000.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11003.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11006.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11009.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11012.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11015.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11018.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11021.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11024.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11027.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11030.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11033.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11036.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11039.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11042.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11045.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11048.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11051.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11054.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11057.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11060.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11063.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11066.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11069.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11072.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11075.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11078.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11081.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11084.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11087.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11090.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11093.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11096.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11099.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11102.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11105.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11108.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11111.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11114.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11117.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11119.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11122.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11124.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11127.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11129.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11132.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11134.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11137.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11139.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11142.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11144.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11147.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11150.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11152.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11155.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11157.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11160.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11162.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11165.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11167.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11170.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11173.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11176.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11179.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11182.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11185.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11188.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11191.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11194.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11197.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11200.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11203.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11206.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11209.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11212.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11215.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11218.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11221.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11224.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11227.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11230.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11233.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11236.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11239.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11242.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11245.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11248.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11251.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11254.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11257.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11260.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11263.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11266.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11269.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11272.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11275.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11278.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11281.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11284.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11287.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11290.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11293.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11296.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11299.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11302.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11305.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11308.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11311.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11314.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11317.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11320.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11323.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11326.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11329.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11332.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11335.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11338.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11341.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11344.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11347.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11350.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11353.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11356.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11359.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11362.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11365.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11368.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11371.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11374.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11377.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11380.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11383.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11386.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11389.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11392.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11395.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11398.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11401.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11404.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11407.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11410.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11413.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11416.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11419.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11422.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11425.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11428.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11431.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11434.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11437.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11440.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11443.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11446.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11449.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11452.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11455.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11458.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11461.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11464.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11467.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11470.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11473.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11476.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11479.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11482.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11485.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11488.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11491.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11494.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11497.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11500.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11503.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11506.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11509.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11512.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11515.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11518.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11521.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11524.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11527.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11530.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11533.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11536.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11539.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11542.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11545.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11548.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11551.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11554.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11556.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11559.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11561.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11564.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11566.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11569.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11571.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11574.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11576.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11579.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11581.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11584.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11586.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11589.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11592.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11595.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11598.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11601.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11604.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11607.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11610.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11613.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11616.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11619.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11622.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11625.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11628.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11631.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11634.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11637.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11640.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11643.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11646.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11649.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11652.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11655.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11658.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11661.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11664.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11667.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11670.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11673.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11676.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11679.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11682.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11685.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11688.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11691.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11694.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11697.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11700.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11703.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11706.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11709.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11712.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11715.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11718.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11721.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11724.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11727.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11730.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11733.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11736.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11739.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11742.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11745.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11748.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11751.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11754.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11757.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11760.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11763.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11766.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11769.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11772.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11775.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11778.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11781.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11784.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11787.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11790.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11793.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11796.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11799.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11802.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11805.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11808.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11811.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11814.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11817.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11820.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11823.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11826.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11829.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11832.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11835.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11838.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11841.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11844.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11847.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11850.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11853.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11856.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11858.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11861.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11863.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11866.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11868.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11871.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11873.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11876.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11878.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11881.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11883.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11886.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11889.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11892.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11895.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11898.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11901.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11904.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11907.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11910.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11913.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11916.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11919.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11922.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11925.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11928.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11931.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11934.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11937.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11940.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11943.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11946.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11949.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11952.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11955.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11958.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11961.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11964.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11967.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11970.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11973.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11976.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11979.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11982.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11985.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11988.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11991.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11994.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$11997.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12000.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12003.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12006.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12009.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12012.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12015.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12018.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12021.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12024.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12027.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12030.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12033.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12036.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12039.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12042.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12045.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12048.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12051.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12054.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12057.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12060.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12063.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12066.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12069.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12072.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12075.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12078.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12081.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12084.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12087.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12090.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12093.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12096.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12100.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12104.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12108.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12112.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12116.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12120.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12124.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12128.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12132.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12136.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12140.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12144.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12148.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12152.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12156.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12160.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12164.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12168.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12172.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12176.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12180.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12184.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12188.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12192.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12196.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12200.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12204.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12208.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12212.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12216.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12220.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12225.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12226.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12227.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12228.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12229.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12230.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12231.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12232.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12233.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12234.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12235.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12236.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12237.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12238.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12239.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12240.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12242.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12243.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12244.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12245.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12246.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12247.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12248.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12249.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12250.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12251.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12252.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12255.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12257.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12259.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12260.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12261.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12262.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12263.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12264.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12265.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12266.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12267.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12268.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12269.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12272.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12274.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12275.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12276.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12277.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12278.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12279.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12280.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12281.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12282.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12283.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12284.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12285.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12286.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12287.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12288.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12289.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12291.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12293.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12294.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12295.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12296.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12297.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12298.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12299.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12300.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12301.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12302.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12303.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12304.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12305.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12306.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12307.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12308.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12310.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12311.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12312.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12313.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12314.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12315.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12316.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12317.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12318.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12319.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12320.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12323.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12325.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12327.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12328.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12329.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12330.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12331.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12332.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12333.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12334.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12335.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12336.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12337.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12340.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12342.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12343.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12344.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12345.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12346.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12347.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12348.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12349.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12350.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12351.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12352.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12353.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12354.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12355.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12356.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12357.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12359.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12361.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12362.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12363.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12364.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12365.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12366.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12367.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12368.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12369.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12370.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12371.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12372.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12373.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12374.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12375.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12376.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12378.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12379.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12380.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12381.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12382.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12383.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12384.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12385.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12386.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12387.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12388.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12391.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12393.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12395.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12396.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12397.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12398.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12399.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12400.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12401.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12402.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12403.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12404.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12405.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12408.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12410.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12411.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12412.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12413.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12414.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12415.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12416.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12417.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12418.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12419.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12420.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12421.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12422.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12423.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12424.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12425.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12427.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12429.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12430.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12431.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12432.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12433.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12434.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12435.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12436.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12437.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12438.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12439.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12440.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12441.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12442.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12443.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12444.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12446.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12447.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12448.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12449.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12450.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12451.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12452.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12453.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12454.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12455.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12456.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12459.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12461.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12463.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12464.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12465.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12466.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12467.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12468.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12469.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12470.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12471.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12472.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12473.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12476.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12478.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12479.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12480.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12481.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12482.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12483.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12484.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12485.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12486.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12487.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12488.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12489.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12490.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12491.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12492.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12493.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12495.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12497.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12498.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12499.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12500.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12501.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12502.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12503.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12504.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12505.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12506.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12507.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12508.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12509.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12510.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12511.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12512.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12514.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12515.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12516.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12517.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12518.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12519.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12520.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12521.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12522.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12523.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12524.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12527.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12529.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12531.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12532.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12533.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12534.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12535.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12536.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12537.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12538.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12539.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12540.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12541.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12544.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12546.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12547.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12548.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12549.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12550.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12551.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12552.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12553.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12554.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12555.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12556.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12557.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12558.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12559.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12560.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12561.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12563.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12565.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12566.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12567.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12568.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12569.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12570.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12571.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12572.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12573.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12574.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12575.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12576.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12577.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12578.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12579.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12580.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12582.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12583.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12584.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12585.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12586.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12587.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12588.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12589.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12590.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12591.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12592.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12595.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12597.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12599.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12600.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12601.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12602.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12603.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12604.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12605.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12606.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12607.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12608.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12609.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12612.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12614.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12615.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12616.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12617.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12618.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12619.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12620.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12621.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12622.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12623.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12624.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12625.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12626.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12627.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12628.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12629.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12631.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12679.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12680.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12681.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12682.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12683.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12684.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12685.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12686.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12687.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12688.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12689.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12690.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12691.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12692.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12693.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12694.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12696.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12697.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12698.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12699.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12700.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12701.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12702.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12703.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12704.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12705.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12706.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12709.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12711.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12713.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12714.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12715.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12716.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12717.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12718.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12719.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12720.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12721.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12722.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12723.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12726.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12728.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12729.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12730.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12731.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12732.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12733.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12734.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12735.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12736.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12737.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12738.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12739.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12740.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12741.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12742.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12743.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12745.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12747.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12748.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12749.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12750.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12751.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12752.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12753.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12754.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12755.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12756.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12757.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12758.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12759.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12760.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12761.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12762.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12764.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12765.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12766.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12767.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12768.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12769.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12770.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12771.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12772.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12773.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12774.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12777.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12779.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12781.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12782.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12783.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12784.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12785.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12786.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12787.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12788.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12789.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12790.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12791.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12794.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12796.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12797.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12798.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12799.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12800.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12801.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12802.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12803.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12804.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12805.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12806.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12807.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12808.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12809.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12810.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12811.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12813.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12815.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12816.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12817.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12818.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12819.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12820.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12821.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12822.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12823.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12824.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12825.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12826.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12827.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12828.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12829.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12830.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12832.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12833.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12834.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12835.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12836.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12837.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12838.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12839.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12840.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12841.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12842.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12845.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12847.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12849.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12850.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12851.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12852.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12853.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12854.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12855.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12856.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12857.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12858.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12859.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12862.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12864.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12865.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12866.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12867.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12868.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12869.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12870.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12871.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12872.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12873.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12874.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12875.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12876.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12877.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12878.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12879.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12881.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12883.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12884.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12885.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12886.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12887.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12888.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12889.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12890.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12891.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12892.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12893.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12894.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12895.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12896.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12897.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12898.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12900.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12901.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12902.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12903.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12904.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12905.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12906.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12907.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12908.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12909.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12910.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12913.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12915.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12917.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12918.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12919.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12920.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12921.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12922.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12923.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12924.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12925.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12926.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12927.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12930.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12932.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12933.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12934.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12935.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12936.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12937.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12938.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12939.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12940.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12941.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12942.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12943.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12944.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12945.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12946.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12947.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$abc9_ops.cc:456:prep_delays$12949.O": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[0].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[0].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[10].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[10].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[11].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[11].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[12].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[12].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[13].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[13].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[14].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[14].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[15].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[15].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[16].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[16].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[17].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[17].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[18].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[18].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[19].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[19].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[1].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[1].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[20].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[20].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[21].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[21].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[22].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[22].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[23].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[23].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[24].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[24].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[25].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[25].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[26].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[26].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[27].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[27].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[28].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[28].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[29].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[29].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[2].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[2].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[30].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[30].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[31].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[31].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[3].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[3].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[4].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[4].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[5].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[5].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[6].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[6].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[7].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[7].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[8].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[8].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[9].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$953.slice[9].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[0].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[0].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[10].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[10].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[11].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[11].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[12].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[12].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[13].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[13].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[14].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[14].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[15].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[15].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[16].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[16].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[17].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[17].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[18].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[18].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[19].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[19].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[1].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[1].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[20].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[20].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[21].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[21].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[22].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[22].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[23].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[23].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[24].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[24].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[25].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[25].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[26].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[26].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[27].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[27].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[28].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[28].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[29].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[29].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[2].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[2].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[30].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[30].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[31].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[31].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[3].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[3].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[4].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[4].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[5].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[5].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[6].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[6].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[7].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[7].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[8].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[8].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[9].carry.CO": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$abc$auto$alumacc.cc:485:replace_alu$956.slice[9].carry.O": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:122:execute$44105": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:122:execute$44113": {
          "hide_name": 1,
          "bits": [ 14 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:122:execute$44119": {
          "hide_name": 1,
          "bits": [ 17 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:122:execute$44123": {
          "hide_name": 1,
          "bits": [ 19 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:122:execute$44127": {
          "hide_name": 1,
          "bits": [ 22 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:122:execute$44133": {
          "hide_name": 1,
          "bits": [ 25 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:122:execute$44137": {
          "hide_name": 1,
          "bits": [ 27 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:122:execute$44141": {
          "hide_name": 1,
          "bits": [ 30 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:122:execute$44147": {
          "hide_name": 1,
          "bits": [ 32 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:122:execute$44151": {
          "hide_name": 1,
          "bits": [ 33 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:122:execute$44155": {
          "hide_name": 1,
          "bits": [ 36 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:122:execute$44161": {
          "hide_name": 1,
          "bits": [ 39 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:122:execute$44165": {
          "hide_name": 1,
          "bits": [ 40 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:122:execute$44169": {
          "hide_name": 1,
          "bits": [ 43 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:122:execute$44175": {
          "hide_name": 1,
          "bits": [ 45 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:122:execute$44179": {
          "hide_name": 1,
          "bits": [ 46 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:122:execute$44183": {
          "hide_name": 1,
          "bits": [ 49 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:131:execute$44101": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:131:execute$44103": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:131:execute$44107": {
          "hide_name": 1,
          "bits": [ 50 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:131:execute$44109": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:131:execute$44111": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:131:execute$44115": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:131:execute$44117": {
          "hide_name": 1,
          "bits": [ 16 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:131:execute$44121": {
          "hide_name": 1,
          "bits": [ 20 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:131:execute$44125": {
          "hide_name": 1,
          "bits": [ 21 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:131:execute$44129": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:131:execute$44131": {
          "hide_name": 1,
          "bits": [ 24 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:131:execute$44135": {
          "hide_name": 1,
          "bits": [ 28 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:131:execute$44139": {
          "hide_name": 1,
          "bits": [ 29 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:131:execute$44143": {
          "hide_name": 1,
          "bits": [ 15 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:131:execute$44145": {
          "hide_name": 1,
          "bits": [ 31 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:131:execute$44149": {
          "hide_name": 1,
          "bits": [ 34 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:131:execute$44153": {
          "hide_name": 1,
          "bits": [ 35 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:131:execute$44157": {
          "hide_name": 1,
          "bits": [ 18 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:131:execute$44159": {
          "hide_name": 1,
          "bits": [ 38 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:131:execute$44163": {
          "hide_name": 1,
          "bits": [ 41 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:131:execute$44167": {
          "hide_name": 1,
          "bits": [ 42 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:131:execute$44171": {
          "hide_name": 1,
          "bits": [ 26 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:131:execute$44173": {
          "hide_name": 1,
          "bits": [ 44 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:131:execute$44177": {
          "hide_name": 1,
          "bits": [ 47 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:131:execute$44181": {
          "hide_name": 1,
          "bits": [ 48 ],
          "attributes": {
          }
        },
        "$auto$aigmap.cc:131:execute$44185": {
          "hide_name": 1,
          "bits": [ 23 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:485:replace_alu$953.slice[0].carry.adder.s1": {
          "hide_name": 1,
          "bits": [ 15, 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:22.4-28.3|/usr/local/bin/../share/yosys/ice40/cells_sim.v:171.13-171.15"
          }
        },
        "$auto$alumacc.cc:485:replace_alu$953.slice[0].carry.adder.s2": {
          "hide_name": 1,
          "bits": [ 23, 26, 26, 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:22.4-28.3|/usr/local/bin/../share/yosys/ice40/cells_sim.v:170.13-170.15"
          }
        },
        "$auto$alumacc.cc:485:replace_alu$953.slice[0].carry.adder.s3": {
          "hide_name": 1,
          "bits": [ 6, 37, 37, 6, 37, 6, 6, 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:22.4-28.3|/usr/local/bin/../share/yosys/ice40/cells_sim.v:169.13-169.15"
          }
        },
        "$techmap$auto$alumacc.cc:485:replace_alu$953.slice[0].carry.carry.$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$758_Y": {
          "hide_name": 1,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:14.11-19.3|/usr/local/bin/../share/yosys/ice40/cells_sim.v:213"
          }
        },
        "$techmap$auto$alumacc.cc:485:replace_alu$953.slice[0].carry.carry.$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$760_Y": {
          "hide_name": 1,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:14.11-19.3|/usr/local/bin/../share/yosys/ice40/cells_sim.v:213"
          }
        },
        "$techmap$auto$alumacc.cc:485:replace_alu$953.slice[0].carry.carry.$logic_or$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$759_Y": {
          "hide_name": 1,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:14.11-19.3|/usr/local/bin/../share/yosys/ice40/cells_sim.v:213"
          }
        },
        "i1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "i2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "i3": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "i4": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "i5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        }
      }
    }
  }
}
