
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

08000000 <_vector_table>:
 8000000:	40 3e 00 20 fd 33 00 08 cd 2f 00 08 d1 33 00 08     @>. .3.../...3..
 8000010:	d1 33 00 08 d1 33 00 08 d1 33 00 08 00 00 00 00     .3...3...3......
	...
 800002c:	b9 30 00 08 d1 33 00 08 00 00 00 00 65 30 00 08     .0...3......e0..
 800003c:	35 8c 00 08                                         5...

08000040 <_irq_vector_table>:
 8000040:	6d 31 00 08 6d 31 00 08 6d 31 00 08 6d 31 00 08     m1..m1..m1..m1..
 8000050:	6d 31 00 08 6d 31 00 08 6d 31 00 08 6d 31 00 08     m1..m1..m1..m1..
 8000060:	6d 31 00 08 6d 31 00 08 6d 31 00 08 6d 31 00 08     m1..m1..m1..m1..
 8000070:	6d 31 00 08 6d 31 00 08 6d 31 00 08 6d 31 00 08     m1..m1..m1..m1..
 8000080:	6d 31 00 08 6d 31 00 08 6d 31 00 08 6d 31 00 08     m1..m1..m1..m1..
 8000090:	6d 31 00 08 6d 31 00 08 6d 31 00 08 6d 31 00 08     m1..m1..m1..m1..
 80000a0:	6d 31 00 08 6d 31 00 08 6d 31 00 08 6d 31 00 08     m1..m1..m1..m1..
 80000b0:	6d 31 00 08 6d 31 00 08 6d 31 00 08 6d 31 00 08     m1..m1..m1..m1..
 80000c0:	6d 31 00 08 6d 31 00 08 6d 31 00 08 6d 31 00 08     m1..m1..m1..m1..
 80000d0:	6d 31 00 08 6d 31 00 08 6d 31 00 08 6d 31 00 08     m1..m1..m1..m1..
 80000e0:	6d 31 00 08 6d 31 00 08 6d 31 00 08 6d 31 00 08     m1..m1..m1..m1..
 80000f0:	6d 31 00 08 6d 31 00 08 6d 31 00 08 6d 31 00 08     m1..m1..m1..m1..
 8000100:	6d 31 00 08 6d 31 00 08 6d 31 00 08 6d 31 00 08     m1..m1..m1..m1..
 8000110:	6d 31 00 08 6d 31 00 08 6d 31 00 08 6d 31 00 08     m1..m1..m1..m1..
 8000120:	6d 31 00 08 6d 31 00 08 6d 31 00 08 6d 31 00 08     m1..m1..m1..m1..
 8000130:	6d 31 00 08 6d 31 00 08 6d 31 00 08 6d 31 00 08     m1..m1..m1..m1..
 8000140:	6d 31 00 08 6d 31 00 08 6d 31 00 08 6d 31 00 08     m1..m1..m1..m1..
 8000150:	6d 31 00 08 6d 31 00 08 6d 31 00 08 6d 31 00 08     m1..m1..m1..m1..
 8000160:	6d 31 00 08 6d 31 00 08 6d 31 00 08 6d 31 00 08     m1..m1..m1..m1..
 8000170:	6d 31 00 08 6d 31 00 08 6d 31 00 08 6d 31 00 08     m1..m1..m1..m1..
 8000180:	6d 31 00 08 6d 31 00 08 6d 31 00 08 6d 31 00 08     m1..m1..m1..m1..
 8000190:	6d 31 00 08                                         m1..

Disassembly of section text:

080001a0 <memchr>:
 80001a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001a4:	2a10      	cmp	r2, #16
 80001a6:	db2b      	blt.n	8000200 <memchr+0x60>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	d008      	beq.n	80001c0 <memchr+0x20>
 80001ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001b2:	3a01      	subs	r2, #1
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d02d      	beq.n	8000214 <memchr+0x74>
 80001b8:	f010 0f07 	tst.w	r0, #7
 80001bc:	b342      	cbz	r2, 8000210 <memchr+0x70>
 80001be:	d1f6      	bne.n	80001ae <memchr+0xe>
 80001c0:	b4f0      	push	{r4, r5, r6, r7}
 80001c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ca:	f022 0407 	bic.w	r4, r2, #7
 80001ce:	f07f 0700 	mvns.w	r7, #0
 80001d2:	2300      	movs	r3, #0
 80001d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001d8:	3c08      	subs	r4, #8
 80001da:	ea85 0501 	eor.w	r5, r5, r1
 80001de:	ea86 0601 	eor.w	r6, r6, r1
 80001e2:	fa85 f547 	uadd8	r5, r5, r7
 80001e6:	faa3 f587 	sel	r5, r3, r7
 80001ea:	fa86 f647 	uadd8	r6, r6, r7
 80001ee:	faa5 f687 	sel	r6, r5, r7
 80001f2:	b98e      	cbnz	r6, 8000218 <memchr+0x78>
 80001f4:	d1ee      	bne.n	80001d4 <memchr+0x34>
 80001f6:	bcf0      	pop	{r4, r5, r6, r7}
 80001f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001fc:	f002 0207 	and.w	r2, r2, #7
 8000200:	b132      	cbz	r2, 8000210 <memchr+0x70>
 8000202:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000206:	3a01      	subs	r2, #1
 8000208:	ea83 0301 	eor.w	r3, r3, r1
 800020c:	b113      	cbz	r3, 8000214 <memchr+0x74>
 800020e:	d1f8      	bne.n	8000202 <memchr+0x62>
 8000210:	2000      	movs	r0, #0
 8000212:	4770      	bx	lr
 8000214:	3801      	subs	r0, #1
 8000216:	4770      	bx	lr
 8000218:	2d00      	cmp	r5, #0
 800021a:	bf06      	itte	eq
 800021c:	4635      	moveq	r5, r6
 800021e:	3803      	subeq	r0, #3
 8000220:	3807      	subne	r0, #7
 8000222:	f015 0f01 	tst.w	r5, #1
 8000226:	d107      	bne.n	8000238 <memchr+0x98>
 8000228:	3001      	adds	r0, #1
 800022a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800022e:	bf02      	ittt	eq
 8000230:	3001      	addeq	r0, #1
 8000232:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000236:	3001      	addeq	r0, #1
 8000238:	bcf0      	pop	{r4, r5, r6, r7}
 800023a:	3801      	subs	r0, #1
 800023c:	4770      	bx	lr
 800023e:	bf00      	nop

08000240 <__aeabi_drsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000244:	e002      	b.n	800024c <__adddf3>
 8000246:	bf00      	nop

08000248 <__aeabi_dsub>:
 8000248:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800024c <__adddf3>:
 800024c:	b530      	push	{r4, r5, lr}
 800024e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000252:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000256:	ea94 0f05 	teq	r4, r5
 800025a:	bf08      	it	eq
 800025c:	ea90 0f02 	teqeq	r0, r2
 8000260:	bf1f      	itttt	ne
 8000262:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000266:	ea55 0c02 	orrsne.w	ip, r5, r2
 800026a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000272:	f000 80e2 	beq.w	800043a <__adddf3+0x1ee>
 8000276:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800027a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027e:	bfb8      	it	lt
 8000280:	426d      	neglt	r5, r5
 8000282:	dd0c      	ble.n	800029e <__adddf3+0x52>
 8000284:	442c      	add	r4, r5
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	ea82 0000 	eor.w	r0, r2, r0
 8000292:	ea83 0101 	eor.w	r1, r3, r1
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	2d36      	cmp	r5, #54	; 0x36
 80002a0:	bf88      	it	hi
 80002a2:	bd30      	pophi	{r4, r5, pc}
 80002a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x70>
 80002b6:	4240      	negs	r0, r0
 80002b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x84>
 80002ca:	4252      	negs	r2, r2
 80002cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d0:	ea94 0f05 	teq	r4, r5
 80002d4:	f000 80a7 	beq.w	8000426 <__adddf3+0x1da>
 80002d8:	f1a4 0401 	sub.w	r4, r4, #1
 80002dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e0:	db0d      	blt.n	80002fe <__adddf3+0xb2>
 80002e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ea:	1880      	adds	r0, r0, r2
 80002ec:	f141 0100 	adc.w	r1, r1, #0
 80002f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	4159      	adcs	r1, r3
 80002fc:	e00e      	b.n	800031c <__adddf3+0xd0>
 80002fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000302:	f10e 0e20 	add.w	lr, lr, #32
 8000306:	2a01      	cmp	r2, #1
 8000308:	fa03 fc0e 	lsl.w	ip, r3, lr
 800030c:	bf28      	it	cs
 800030e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000312:	fa43 f305 	asr.w	r3, r3, r5
 8000316:	18c0      	adds	r0, r0, r3
 8000318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800031c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000320:	d507      	bpl.n	8000332 <__adddf3+0xe6>
 8000322:	f04f 0e00 	mov.w	lr, #0
 8000326:	f1dc 0c00 	rsbs	ip, ip, #0
 800032a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000332:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000336:	d31b      	bcc.n	8000370 <__adddf3+0x124>
 8000338:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800033c:	d30c      	bcc.n	8000358 <__adddf3+0x10c>
 800033e:	0849      	lsrs	r1, r1, #1
 8000340:	ea5f 0030 	movs.w	r0, r0, rrx
 8000344:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000348:	f104 0401 	add.w	r4, r4, #1
 800034c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000350:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000354:	f080 809a 	bcs.w	800048c <__adddf3+0x240>
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800035c:	bf08      	it	eq
 800035e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000362:	f150 0000 	adcs.w	r0, r0, #0
 8000366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800036a:	ea41 0105 	orr.w	r1, r1, r5
 800036e:	bd30      	pop	{r4, r5, pc}
 8000370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000374:	4140      	adcs	r0, r0
 8000376:	eb41 0101 	adc.w	r1, r1, r1
 800037a:	3c01      	subs	r4, #1
 800037c:	bf28      	it	cs
 800037e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000382:	d2e9      	bcs.n	8000358 <__adddf3+0x10c>
 8000384:	f091 0f00 	teq	r1, #0
 8000388:	bf04      	itt	eq
 800038a:	4601      	moveq	r1, r0
 800038c:	2000      	moveq	r0, #0
 800038e:	fab1 f381 	clz	r3, r1
 8000392:	bf08      	it	eq
 8000394:	3320      	addeq	r3, #32
 8000396:	f1a3 030b 	sub.w	r3, r3, #11
 800039a:	f1b3 0220 	subs.w	r2, r3, #32
 800039e:	da0c      	bge.n	80003ba <__adddf3+0x16e>
 80003a0:	320c      	adds	r2, #12
 80003a2:	dd08      	ble.n	80003b6 <__adddf3+0x16a>
 80003a4:	f102 0c14 	add.w	ip, r2, #20
 80003a8:	f1c2 020c 	rsb	r2, r2, #12
 80003ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b0:	fa21 f102 	lsr.w	r1, r1, r2
 80003b4:	e00c      	b.n	80003d0 <__adddf3+0x184>
 80003b6:	f102 0214 	add.w	r2, r2, #20
 80003ba:	bfd8      	it	le
 80003bc:	f1c2 0c20 	rsble	ip, r2, #32
 80003c0:	fa01 f102 	lsl.w	r1, r1, r2
 80003c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c8:	bfdc      	itt	le
 80003ca:	ea41 010c 	orrle.w	r1, r1, ip
 80003ce:	4090      	lslle	r0, r2
 80003d0:	1ae4      	subs	r4, r4, r3
 80003d2:	bfa2      	ittt	ge
 80003d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d8:	4329      	orrge	r1, r5
 80003da:	bd30      	popge	{r4, r5, pc}
 80003dc:	ea6f 0404 	mvn.w	r4, r4
 80003e0:	3c1f      	subs	r4, #31
 80003e2:	da1c      	bge.n	800041e <__adddf3+0x1d2>
 80003e4:	340c      	adds	r4, #12
 80003e6:	dc0e      	bgt.n	8000406 <__adddf3+0x1ba>
 80003e8:	f104 0414 	add.w	r4, r4, #20
 80003ec:	f1c4 0220 	rsb	r2, r4, #32
 80003f0:	fa20 f004 	lsr.w	r0, r0, r4
 80003f4:	fa01 f302 	lsl.w	r3, r1, r2
 80003f8:	ea40 0003 	orr.w	r0, r0, r3
 80003fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000400:	ea45 0103 	orr.w	r1, r5, r3
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f1c4 040c 	rsb	r4, r4, #12
 800040a:	f1c4 0220 	rsb	r2, r4, #32
 800040e:	fa20 f002 	lsr.w	r0, r0, r2
 8000412:	fa01 f304 	lsl.w	r3, r1, r4
 8000416:	ea40 0003 	orr.w	r0, r0, r3
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	fa21 f004 	lsr.w	r0, r1, r4
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	f094 0f00 	teq	r4, #0
 800042a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800042e:	bf06      	itte	eq
 8000430:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000434:	3401      	addeq	r4, #1
 8000436:	3d01      	subne	r5, #1
 8000438:	e74e      	b.n	80002d8 <__adddf3+0x8c>
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf18      	it	ne
 8000440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000444:	d029      	beq.n	800049a <__adddf3+0x24e>
 8000446:	ea94 0f05 	teq	r4, r5
 800044a:	bf08      	it	eq
 800044c:	ea90 0f02 	teqeq	r0, r2
 8000450:	d005      	beq.n	800045e <__adddf3+0x212>
 8000452:	ea54 0c00 	orrs.w	ip, r4, r0
 8000456:	bf04      	itt	eq
 8000458:	4619      	moveq	r1, r3
 800045a:	4610      	moveq	r0, r2
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea91 0f03 	teq	r1, r3
 8000462:	bf1e      	ittt	ne
 8000464:	2100      	movne	r1, #0
 8000466:	2000      	movne	r0, #0
 8000468:	bd30      	popne	{r4, r5, pc}
 800046a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046e:	d105      	bne.n	800047c <__adddf3+0x230>
 8000470:	0040      	lsls	r0, r0, #1
 8000472:	4149      	adcs	r1, r1
 8000474:	bf28      	it	cs
 8000476:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800047a:	bd30      	pop	{r4, r5, pc}
 800047c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000480:	bf3c      	itt	cc
 8000482:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000486:	bd30      	popcc	{r4, r5, pc}
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000490:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000494:	f04f 0000 	mov.w	r0, #0
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf1a      	itte	ne
 80004a0:	4619      	movne	r1, r3
 80004a2:	4610      	movne	r0, r2
 80004a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a8:	bf1c      	itt	ne
 80004aa:	460b      	movne	r3, r1
 80004ac:	4602      	movne	r2, r0
 80004ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004b2:	bf06      	itte	eq
 80004b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b8:	ea91 0f03 	teqeq	r1, r3
 80004bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	bf00      	nop

080004c4 <__aeabi_ui2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f04f 0500 	mov.w	r5, #0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e750      	b.n	8000384 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_i2d>:
 80004e4:	f090 0f00 	teq	r0, #0
 80004e8:	bf04      	itt	eq
 80004ea:	2100      	moveq	r1, #0
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004fc:	bf48      	it	mi
 80004fe:	4240      	negmi	r0, r0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e73e      	b.n	8000384 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_f2d>:
 8000508:	0042      	lsls	r2, r0, #1
 800050a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000512:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000516:	bf1f      	itttt	ne
 8000518:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800051c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000520:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000524:	4770      	bxne	lr
 8000526:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800052a:	bf08      	it	eq
 800052c:	4770      	bxeq	lr
 800052e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000532:	bf04      	itt	eq
 8000534:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000538:	4770      	bxeq	lr
 800053a:	b530      	push	{r4, r5, lr}
 800053c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000544:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000548:	e71c      	b.n	8000384 <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_ul2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f04f 0500 	mov.w	r5, #0
 800055a:	e00a      	b.n	8000572 <__aeabi_l2d+0x16>

0800055c <__aeabi_l2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800056a:	d502      	bpl.n	8000572 <__aeabi_l2d+0x16>
 800056c:	4240      	negs	r0, r0
 800056e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000572:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000576:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800057a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800057e:	f43f aed8 	beq.w	8000332 <__adddf3+0xe6>
 8000582:	f04f 0203 	mov.w	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	fa00 fc03 	lsl.w	ip, r0, r3
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005aa:	ea40 000e 	orr.w	r0, r0, lr
 80005ae:	fa21 f102 	lsr.w	r1, r1, r2
 80005b2:	4414      	add	r4, r2
 80005b4:	e6bd      	b.n	8000332 <__adddf3+0xe6>
 80005b6:	bf00      	nop

080005b8 <__aeabi_dmul>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005c6:	bf1d      	ittte	ne
 80005c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005cc:	ea94 0f0c 	teqne	r4, ip
 80005d0:	ea95 0f0c 	teqne	r5, ip
 80005d4:	f000 f8de 	bleq	8000794 <__aeabi_dmul+0x1dc>
 80005d8:	442c      	add	r4, r5
 80005da:	ea81 0603 	eor.w	r6, r1, r3
 80005de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ea:	bf18      	it	ne
 80005ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f8:	d038      	beq.n	800066c <__aeabi_dmul+0xb4>
 80005fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000606:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800060a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800060e:	f04f 0600 	mov.w	r6, #0
 8000612:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000616:	f09c 0f00 	teq	ip, #0
 800061a:	bf18      	it	ne
 800061c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000620:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000624:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000628:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800062c:	d204      	bcs.n	8000638 <__aeabi_dmul+0x80>
 800062e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000632:	416d      	adcs	r5, r5
 8000634:	eb46 0606 	adc.w	r6, r6, r6
 8000638:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800063c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000640:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000644:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000648:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800064c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000650:	bf88      	it	hi
 8000652:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000656:	d81e      	bhi.n	8000696 <__aeabi_dmul+0xde>
 8000658:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800065c:	bf08      	it	eq
 800065e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000662:	f150 0000 	adcs.w	r0, r0, #0
 8000666:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000670:	ea46 0101 	orr.w	r1, r6, r1
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	ea81 0103 	eor.w	r1, r1, r3
 800067c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000680:	bfc2      	ittt	gt
 8000682:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000686:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800068a:	bd70      	popgt	{r4, r5, r6, pc}
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000690:	f04f 0e00 	mov.w	lr, #0
 8000694:	3c01      	subs	r4, #1
 8000696:	f300 80ab 	bgt.w	80007f0 <__aeabi_dmul+0x238>
 800069a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800069e:	bfde      	ittt	le
 80006a0:	2000      	movle	r0, #0
 80006a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd70      	pople	{r4, r5, r6, pc}
 80006a8:	f1c4 0400 	rsb	r4, r4, #0
 80006ac:	3c20      	subs	r4, #32
 80006ae:	da35      	bge.n	800071c <__aeabi_dmul+0x164>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc1b      	bgt.n	80006ec <__aeabi_dmul+0x134>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f305 	lsl.w	r3, r0, r5
 80006c0:	fa20 f004 	lsr.w	r0, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d8:	fa21 f604 	lsr.w	r6, r1, r4
 80006dc:	eb42 0106 	adc.w	r1, r2, r6
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 040c 	rsb	r4, r4, #12
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f304 	lsl.w	r3, r0, r4
 80006f8:	fa20 f005 	lsr.w	r0, r0, r5
 80006fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	f141 0100 	adc.w	r1, r1, #0
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f205 	lsl.w	r2, r0, r5
 8000724:	ea4e 0e02 	orr.w	lr, lr, r2
 8000728:	fa20 f304 	lsr.w	r3, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea43 0302 	orr.w	r3, r3, r2
 8000734:	fa21 f004 	lsr.w	r0, r1, r4
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	fa21 f204 	lsr.w	r2, r1, r4
 8000740:	ea20 0002 	bic.w	r0, r0, r2
 8000744:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f094 0f00 	teq	r4, #0
 8000758:	d10f      	bne.n	800077a <__aeabi_dmul+0x1c2>
 800075a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800075e:	0040      	lsls	r0, r0, #1
 8000760:	eb41 0101 	adc.w	r1, r1, r1
 8000764:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3c01      	subeq	r4, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1a6>
 800076e:	ea41 0106 	orr.w	r1, r1, r6
 8000772:	f095 0f00 	teq	r5, #0
 8000776:	bf18      	it	ne
 8000778:	4770      	bxne	lr
 800077a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800077e:	0052      	lsls	r2, r2, #1
 8000780:	eb43 0303 	adc.w	r3, r3, r3
 8000784:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000788:	bf08      	it	eq
 800078a:	3d01      	subeq	r5, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1c6>
 800078e:	ea43 0306 	orr.w	r3, r3, r6
 8000792:	4770      	bx	lr
 8000794:	ea94 0f0c 	teq	r4, ip
 8000798:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800079c:	bf18      	it	ne
 800079e:	ea95 0f0c 	teqne	r5, ip
 80007a2:	d00c      	beq.n	80007be <__aeabi_dmul+0x206>
 80007a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a8:	bf18      	it	ne
 80007aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ae:	d1d1      	bne.n	8000754 <__aeabi_dmul+0x19c>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c2:	bf06      	itte	eq
 80007c4:	4610      	moveq	r0, r2
 80007c6:	4619      	moveq	r1, r3
 80007c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007cc:	d019      	beq.n	8000802 <__aeabi_dmul+0x24a>
 80007ce:	ea94 0f0c 	teq	r4, ip
 80007d2:	d102      	bne.n	80007da <__aeabi_dmul+0x222>
 80007d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d8:	d113      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007da:	ea95 0f0c 	teq	r5, ip
 80007de:	d105      	bne.n	80007ec <__aeabi_dmul+0x234>
 80007e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007e4:	bf1c      	itt	ne
 80007e6:	4610      	movne	r0, r2
 80007e8:	4619      	movne	r1, r3
 80007ea:	d10a      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007ec:	ea81 0103 	eor.w	r1, r1, r3
 80007f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007fc:	f04f 0000 	mov.w	r0, #0
 8000800:	bd70      	pop	{r4, r5, r6, pc}
 8000802:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000806:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800080a:	bd70      	pop	{r4, r5, r6, pc}

0800080c <__aeabi_ddiv>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000812:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000816:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800081a:	bf1d      	ittte	ne
 800081c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000820:	ea94 0f0c 	teqne	r4, ip
 8000824:	ea95 0f0c 	teqne	r5, ip
 8000828:	f000 f8a7 	bleq	800097a <__aeabi_ddiv+0x16e>
 800082c:	eba4 0405 	sub.w	r4, r4, r5
 8000830:	ea81 0e03 	eor.w	lr, r1, r3
 8000834:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000838:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800083c:	f000 8088 	beq.w	8000950 <__aeabi_ddiv+0x144>
 8000840:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000844:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000848:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800084c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000850:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000854:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000858:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800085c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000860:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000864:	429d      	cmp	r5, r3
 8000866:	bf08      	it	eq
 8000868:	4296      	cmpeq	r6, r2
 800086a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800086e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000872:	d202      	bcs.n	800087a <__aeabi_ddiv+0x6e>
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	1ab6      	subs	r6, r6, r2
 800087c:	eb65 0503 	sbc.w	r5, r5, r3
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800088a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ec:	d018      	beq.n	8000920 <__aeabi_ddiv+0x114>
 80008ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000902:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000906:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800090a:	d1c0      	bne.n	800088e <__aeabi_ddiv+0x82>
 800090c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000910:	d10b      	bne.n	800092a <__aeabi_ddiv+0x11e>
 8000912:	ea41 0100 	orr.w	r1, r1, r0
 8000916:	f04f 0000 	mov.w	r0, #0
 800091a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800091e:	e7b6      	b.n	800088e <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000924:	bf04      	itt	eq
 8000926:	4301      	orreq	r1, r0
 8000928:	2000      	moveq	r0, #0
 800092a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800092e:	bf88      	it	hi
 8000930:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000934:	f63f aeaf 	bhi.w	8000696 <__aeabi_dmul+0xde>
 8000938:	ebb5 0c03 	subs.w	ip, r5, r3
 800093c:	bf04      	itt	eq
 800093e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000942:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000946:	f150 0000 	adcs.w	r0, r0, #0
 800094a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000954:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000958:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800095c:	bfc2      	ittt	gt
 800095e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000962:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000966:	bd70      	popgt	{r4, r5, r6, pc}
 8000968:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800096c:	f04f 0e00 	mov.w	lr, #0
 8000970:	3c01      	subs	r4, #1
 8000972:	e690      	b.n	8000696 <__aeabi_dmul+0xde>
 8000974:	ea45 0e06 	orr.w	lr, r5, r6
 8000978:	e68d      	b.n	8000696 <__aeabi_dmul+0xde>
 800097a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800097e:	ea94 0f0c 	teq	r4, ip
 8000982:	bf08      	it	eq
 8000984:	ea95 0f0c 	teqeq	r5, ip
 8000988:	f43f af3b 	beq.w	8000802 <__aeabi_dmul+0x24a>
 800098c:	ea94 0f0c 	teq	r4, ip
 8000990:	d10a      	bne.n	80009a8 <__aeabi_ddiv+0x19c>
 8000992:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000996:	f47f af34 	bne.w	8000802 <__aeabi_dmul+0x24a>
 800099a:	ea95 0f0c 	teq	r5, ip
 800099e:	f47f af25 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	e72c      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009a8:	ea95 0f0c 	teq	r5, ip
 80009ac:	d106      	bne.n	80009bc <__aeabi_ddiv+0x1b0>
 80009ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009b2:	f43f aefd 	beq.w	80007b0 <__aeabi_dmul+0x1f8>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e722      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009c6:	f47f aec5 	bne.w	8000754 <__aeabi_dmul+0x19c>
 80009ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ce:	f47f af0d 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009d6:	f47f aeeb 	bne.w	80007b0 <__aeabi_dmul+0x1f8>
 80009da:	e712      	b.n	8000802 <__aeabi_dmul+0x24a>

080009dc <__gedf2>:
 80009dc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80009e0:	e006      	b.n	80009f0 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__ledf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	e002      	b.n	80009f0 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__cmpdf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a06:	d01b      	beq.n	8000a40 <__cmpdf2+0x54>
 8000a08:	b001      	add	sp, #4
 8000a0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a0e:	bf0c      	ite	eq
 8000a10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a14:	ea91 0f03 	teqne	r1, r3
 8000a18:	bf02      	ittt	eq
 8000a1a:	ea90 0f02 	teqeq	r0, r2
 8000a1e:	2000      	moveq	r0, #0
 8000a20:	4770      	bxeq	lr
 8000a22:	f110 0f00 	cmn.w	r0, #0
 8000a26:	ea91 0f03 	teq	r1, r3
 8000a2a:	bf58      	it	pl
 8000a2c:	4299      	cmppl	r1, r3
 8000a2e:	bf08      	it	eq
 8000a30:	4290      	cmpeq	r0, r2
 8000a32:	bf2c      	ite	cs
 8000a34:	17d8      	asrcs	r0, r3, #31
 8000a36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a3a:	f040 0001 	orr.w	r0, r0, #1
 8000a3e:	4770      	bx	lr
 8000a40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d102      	bne.n	8000a50 <__cmpdf2+0x64>
 8000a4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4e:	d107      	bne.n	8000a60 <__cmpdf2+0x74>
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d1d6      	bne.n	8000a08 <__cmpdf2+0x1c>
 8000a5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5e:	d0d3      	beq.n	8000a08 <__cmpdf2+0x1c>
 8000a60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdrcmple>:
 8000a68:	4684      	mov	ip, r0
 8000a6a:	4610      	mov	r0, r2
 8000a6c:	4662      	mov	r2, ip
 8000a6e:	468c      	mov	ip, r1
 8000a70:	4619      	mov	r1, r3
 8000a72:	4663      	mov	r3, ip
 8000a74:	e000      	b.n	8000a78 <__aeabi_cdcmpeq>
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdcmpeq>:
 8000a78:	b501      	push	{r0, lr}
 8000a7a:	f7ff ffb7 	bl	80009ec <__cmpdf2>
 8000a7e:	2800      	cmp	r0, #0
 8000a80:	bf48      	it	mi
 8000a82:	f110 0f00 	cmnmi.w	r0, #0
 8000a86:	bd01      	pop	{r0, pc}

08000a88 <__aeabi_dcmpeq>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff fff4 	bl	8000a78 <__aeabi_cdcmpeq>
 8000a90:	bf0c      	ite	eq
 8000a92:	2001      	moveq	r0, #1
 8000a94:	2000      	movne	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmplt>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffea 	bl	8000a78 <__aeabi_cdcmpeq>
 8000aa4:	bf34      	ite	cc
 8000aa6:	2001      	movcc	r0, #1
 8000aa8:	2000      	movcs	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmple>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffe0 	bl	8000a78 <__aeabi_cdcmpeq>
 8000ab8:	bf94      	ite	ls
 8000aba:	2001      	movls	r0, #1
 8000abc:	2000      	movhi	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpge>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffce 	bl	8000a68 <__aeabi_cdrcmple>
 8000acc:	bf94      	ite	ls
 8000ace:	2001      	movls	r0, #1
 8000ad0:	2000      	movhi	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmpgt>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffc4 	bl	8000a68 <__aeabi_cdrcmple>
 8000ae0:	bf34      	ite	cc
 8000ae2:	2001      	movcc	r0, #1
 8000ae4:	2000      	movcs	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_d2iz>:
 8000aec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af4:	d215      	bcs.n	8000b22 <__aeabi_d2iz+0x36>
 8000af6:	d511      	bpl.n	8000b1c <__aeabi_d2iz+0x30>
 8000af8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000afc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b00:	d912      	bls.n	8000b28 <__aeabi_d2iz+0x3c>
 8000b02:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b06:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b0a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b0e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b12:	fa23 f002 	lsr.w	r0, r3, r2
 8000b16:	bf18      	it	ne
 8000b18:	4240      	negne	r0, r0
 8000b1a:	4770      	bx	lr
 8000b1c:	f04f 0000 	mov.w	r0, #0
 8000b20:	4770      	bx	lr
 8000b22:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b26:	d105      	bne.n	8000b34 <__aeabi_d2iz+0x48>
 8000b28:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b2c:	bf08      	it	eq
 8000b2e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b32:	4770      	bx	lr
 8000b34:	f04f 0000 	mov.w	r0, #0
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop

08000b3c <__aeabi_d2uiz>:
 8000b3c:	004a      	lsls	r2, r1, #1
 8000b3e:	d211      	bcs.n	8000b64 <__aeabi_d2uiz+0x28>
 8000b40:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b44:	d211      	bcs.n	8000b6a <__aeabi_d2uiz+0x2e>
 8000b46:	d50d      	bpl.n	8000b64 <__aeabi_d2uiz+0x28>
 8000b48:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b50:	d40e      	bmi.n	8000b70 <__aeabi_d2uiz+0x34>
 8000b52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b6e:	d102      	bne.n	8000b76 <__aeabi_d2uiz+0x3a>
 8000b70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b74:	4770      	bx	lr
 8000b76:	f04f 0000 	mov.w	r0, #0
 8000b7a:	4770      	bx	lr

08000b7c <__aeabi_uldivmod>:
 8000b7c:	b953      	cbnz	r3, 8000b94 <__aeabi_uldivmod+0x18>
 8000b7e:	b94a      	cbnz	r2, 8000b94 <__aeabi_uldivmod+0x18>
 8000b80:	2900      	cmp	r1, #0
 8000b82:	bf08      	it	eq
 8000b84:	2800      	cmpeq	r0, #0
 8000b86:	bf1c      	itt	ne
 8000b88:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b8c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b90:	f000 b82a 	b.w	8000be8 <__aeabi_idiv0>
 8000b94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b9c:	f000 f855 	bl	8000c4a <__udivmoddi4>
 8000ba0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ba4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ba8:	b004      	add	sp, #16
 8000baa:	4770      	bx	lr

08000bac <__aeabi_d2ulz>:
 8000bac:	b5d0      	push	{r4, r6, r7, lr}
 8000bae:	4b0c      	ldr	r3, [pc, #48]	; (8000be0 <__aeabi_d2ulz+0x34>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	4606      	mov	r6, r0
 8000bb4:	460f      	mov	r7, r1
 8000bb6:	f7ff fcff 	bl	80005b8 <__aeabi_dmul>
 8000bba:	f7ff ffbf 	bl	8000b3c <__aeabi_d2uiz>
 8000bbe:	4604      	mov	r4, r0
 8000bc0:	f7ff fc80 	bl	80004c4 <__aeabi_ui2d>
 8000bc4:	4b07      	ldr	r3, [pc, #28]	; (8000be4 <__aeabi_d2ulz+0x38>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	f7ff fcf6 	bl	80005b8 <__aeabi_dmul>
 8000bcc:	4602      	mov	r2, r0
 8000bce:	460b      	mov	r3, r1
 8000bd0:	4630      	mov	r0, r6
 8000bd2:	4639      	mov	r1, r7
 8000bd4:	f7ff fb38 	bl	8000248 <__aeabi_dsub>
 8000bd8:	f7ff ffb0 	bl	8000b3c <__aeabi_d2uiz>
 8000bdc:	4621      	mov	r1, r4
 8000bde:	bdd0      	pop	{r4, r6, r7, pc}
 8000be0:	3df00000 	.word	0x3df00000
 8000be4:	41f00000 	.word	0x41f00000

08000be8 <__aeabi_idiv0>:
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop

08000bec <__aeabi_dcmpun>:
 8000bec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000bf0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bf4:	d102      	bne.n	8000bfc <__aeabi_dcmpun+0x10>
 8000bf6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bfa:	d10a      	bne.n	8000c12 <__aeabi_dcmpun+0x26>
 8000bfc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c04:	d102      	bne.n	8000c0c <__aeabi_dcmpun+0x20>
 8000c06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_dcmpun+0x26>
 8000c0c:	f04f 0000 	mov.w	r0, #0
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0001 	mov.w	r0, #1
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2lz>:
 8000c18:	b538      	push	{r3, r4, r5, lr}
 8000c1a:	4605      	mov	r5, r0
 8000c1c:	460c      	mov	r4, r1
 8000c1e:	2200      	movs	r2, #0
 8000c20:	2300      	movs	r3, #0
 8000c22:	4628      	mov	r0, r5
 8000c24:	4621      	mov	r1, r4
 8000c26:	f7ff ff39 	bl	8000a9c <__aeabi_dcmplt>
 8000c2a:	b928      	cbnz	r0, 8000c38 <__aeabi_d2lz+0x20>
 8000c2c:	4628      	mov	r0, r5
 8000c2e:	4621      	mov	r1, r4
 8000c30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c34:	f7ff bfba 	b.w	8000bac <__aeabi_d2ulz>
 8000c38:	4628      	mov	r0, r5
 8000c3a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000c3e:	f7ff ffb5 	bl	8000bac <__aeabi_d2ulz>
 8000c42:	4240      	negs	r0, r0
 8000c44:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c48:	bd38      	pop	{r3, r4, r5, pc}

08000c4a <__udivmoddi4>:
 8000c4a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c4e:	4607      	mov	r7, r0
 8000c50:	468c      	mov	ip, r1
 8000c52:	4608      	mov	r0, r1
 8000c54:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8000c56:	4615      	mov	r5, r2
 8000c58:	463c      	mov	r4, r7
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	f040 80c6 	bne.w	8000dee <__udivmoddi4+0x1a4>
 8000c62:	4282      	cmp	r2, r0
 8000c64:	fab2 f782 	clz	r7, r2
 8000c68:	d946      	bls.n	8000cf8 <__udivmoddi4+0xae>
 8000c6a:	b14f      	cbz	r7, 8000c80 <__udivmoddi4+0x36>
 8000c6c:	f1c7 0e20 	rsb	lr, r7, #32
 8000c70:	fa24 fe0e 	lsr.w	lr, r4, lr
 8000c74:	fa00 f307 	lsl.w	r3, r0, r7
 8000c78:	40bd      	lsls	r5, r7
 8000c7a:	ea4e 0c03 	orr.w	ip, lr, r3
 8000c7e:	40bc      	lsls	r4, r7
 8000c80:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000c84:	fa1f fe85 	uxth.w	lr, r5
 8000c88:	fbbc f9f8 	udiv	r9, ip, r8
 8000c8c:	0c22      	lsrs	r2, r4, #16
 8000c8e:	fb08 c319 	mls	r3, r8, r9, ip
 8000c92:	fb09 fa0e 	mul.w	sl, r9, lr
 8000c96:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000c9a:	459a      	cmp	sl, r3
 8000c9c:	d928      	bls.n	8000cf0 <__udivmoddi4+0xa6>
 8000c9e:	18eb      	adds	r3, r5, r3
 8000ca0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000ca4:	d204      	bcs.n	8000cb0 <__udivmoddi4+0x66>
 8000ca6:	459a      	cmp	sl, r3
 8000ca8:	d902      	bls.n	8000cb0 <__udivmoddi4+0x66>
 8000caa:	f1a9 0002 	sub.w	r0, r9, #2
 8000cae:	442b      	add	r3, r5
 8000cb0:	eba3 030a 	sub.w	r3, r3, sl
 8000cb4:	b2a4      	uxth	r4, r4
 8000cb6:	fbb3 f2f8 	udiv	r2, r3, r8
 8000cba:	fb08 3312 	mls	r3, r8, r2, r3
 8000cbe:	fb02 fe0e 	mul.w	lr, r2, lr
 8000cc2:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cc6:	45a6      	cmp	lr, r4
 8000cc8:	d914      	bls.n	8000cf4 <__udivmoddi4+0xaa>
 8000cca:	192c      	adds	r4, r5, r4
 8000ccc:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
 8000cd0:	d203      	bcs.n	8000cda <__udivmoddi4+0x90>
 8000cd2:	45a6      	cmp	lr, r4
 8000cd4:	d901      	bls.n	8000cda <__udivmoddi4+0x90>
 8000cd6:	1e93      	subs	r3, r2, #2
 8000cd8:	442c      	add	r4, r5
 8000cda:	eba4 040e 	sub.w	r4, r4, lr
 8000cde:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ce2:	b11e      	cbz	r6, 8000cec <__udivmoddi4+0xa2>
 8000ce4:	40fc      	lsrs	r4, r7
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	6034      	str	r4, [r6, #0]
 8000cea:	6073      	str	r3, [r6, #4]
 8000cec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000cf0:	4648      	mov	r0, r9
 8000cf2:	e7dd      	b.n	8000cb0 <__udivmoddi4+0x66>
 8000cf4:	4613      	mov	r3, r2
 8000cf6:	e7f0      	b.n	8000cda <__udivmoddi4+0x90>
 8000cf8:	b902      	cbnz	r2, 8000cfc <__udivmoddi4+0xb2>
 8000cfa:	deff      	udf	#255	; 0xff
 8000cfc:	bb87      	cbnz	r7, 8000d60 <__udivmoddi4+0x116>
 8000cfe:	1a83      	subs	r3, r0, r2
 8000d00:	2101      	movs	r1, #1
 8000d02:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d06:	b2aa      	uxth	r2, r5
 8000d08:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d0c:	0c20      	lsrs	r0, r4, #16
 8000d0e:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d12:	fb0c f802 	mul.w	r8, ip, r2
 8000d16:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d1a:	4598      	cmp	r8, r3
 8000d1c:	d963      	bls.n	8000de6 <__udivmoddi4+0x19c>
 8000d1e:	18eb      	adds	r3, r5, r3
 8000d20:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d24:	d204      	bcs.n	8000d30 <__udivmoddi4+0xe6>
 8000d26:	4598      	cmp	r8, r3
 8000d28:	d902      	bls.n	8000d30 <__udivmoddi4+0xe6>
 8000d2a:	f1ac 0002 	sub.w	r0, ip, #2
 8000d2e:	442b      	add	r3, r5
 8000d30:	eba3 0308 	sub.w	r3, r3, r8
 8000d34:	b2a4      	uxth	r4, r4
 8000d36:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d3a:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d3e:	fb0c f202 	mul.w	r2, ip, r2
 8000d42:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d46:	42a2      	cmp	r2, r4
 8000d48:	d94f      	bls.n	8000dea <__udivmoddi4+0x1a0>
 8000d4a:	192c      	adds	r4, r5, r4
 8000d4c:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
 8000d50:	d204      	bcs.n	8000d5c <__udivmoddi4+0x112>
 8000d52:	42a2      	cmp	r2, r4
 8000d54:	d902      	bls.n	8000d5c <__udivmoddi4+0x112>
 8000d56:	f1ac 0302 	sub.w	r3, ip, #2
 8000d5a:	442c      	add	r4, r5
 8000d5c:	1aa4      	subs	r4, r4, r2
 8000d5e:	e7be      	b.n	8000cde <__udivmoddi4+0x94>
 8000d60:	f1c7 0c20 	rsb	ip, r7, #32
 8000d64:	fa20 f80c 	lsr.w	r8, r0, ip
 8000d68:	fa00 f307 	lsl.w	r3, r0, r7
 8000d6c:	fa24 fc0c 	lsr.w	ip, r4, ip
 8000d70:	40bd      	lsls	r5, r7
 8000d72:	ea4c 0203 	orr.w	r2, ip, r3
 8000d76:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d7a:	b2ab      	uxth	r3, r5
 8000d7c:	fbb8 fcfe 	udiv	ip, r8, lr
 8000d80:	0c11      	lsrs	r1, r2, #16
 8000d82:	fb0e 801c 	mls	r0, lr, ip, r8
 8000d86:	fb0c f903 	mul.w	r9, ip, r3
 8000d8a:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
 8000d8e:	4581      	cmp	r9, r0
 8000d90:	fa04 f407 	lsl.w	r4, r4, r7
 8000d94:	d923      	bls.n	8000dde <__udivmoddi4+0x194>
 8000d96:	1828      	adds	r0, r5, r0
 8000d98:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 8000d9c:	d204      	bcs.n	8000da8 <__udivmoddi4+0x15e>
 8000d9e:	4581      	cmp	r9, r0
 8000da0:	d902      	bls.n	8000da8 <__udivmoddi4+0x15e>
 8000da2:	f1ac 0102 	sub.w	r1, ip, #2
 8000da6:	4428      	add	r0, r5
 8000da8:	eba0 0009 	sub.w	r0, r0, r9
 8000dac:	b292      	uxth	r2, r2
 8000dae:	fbb0 fcfe 	udiv	ip, r0, lr
 8000db2:	fb0e 001c 	mls	r0, lr, ip, r0
 8000db6:	fb0c f803 	mul.w	r8, ip, r3
 8000dba:	ea42 4300 	orr.w	r3, r2, r0, lsl #16
 8000dbe:	4598      	cmp	r8, r3
 8000dc0:	d90f      	bls.n	8000de2 <__udivmoddi4+0x198>
 8000dc2:	18eb      	adds	r3, r5, r3
 8000dc4:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
 8000dc8:	d204      	bcs.n	8000dd4 <__udivmoddi4+0x18a>
 8000dca:	4598      	cmp	r8, r3
 8000dcc:	d902      	bls.n	8000dd4 <__udivmoddi4+0x18a>
 8000dce:	f1ac 0202 	sub.w	r2, ip, #2
 8000dd2:	442b      	add	r3, r5
 8000dd4:	eba3 0308 	sub.w	r3, r3, r8
 8000dd8:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 8000ddc:	e791      	b.n	8000d02 <__udivmoddi4+0xb8>
 8000dde:	4661      	mov	r1, ip
 8000de0:	e7e2      	b.n	8000da8 <__udivmoddi4+0x15e>
 8000de2:	4662      	mov	r2, ip
 8000de4:	e7f6      	b.n	8000dd4 <__udivmoddi4+0x18a>
 8000de6:	4660      	mov	r0, ip
 8000de8:	e7a2      	b.n	8000d30 <__udivmoddi4+0xe6>
 8000dea:	4663      	mov	r3, ip
 8000dec:	e7b6      	b.n	8000d5c <__udivmoddi4+0x112>
 8000dee:	4283      	cmp	r3, r0
 8000df0:	d905      	bls.n	8000dfe <__udivmoddi4+0x1b4>
 8000df2:	b10e      	cbz	r6, 8000df8 <__udivmoddi4+0x1ae>
 8000df4:	e9c6 7000 	strd	r7, r0, [r6]
 8000df8:	2100      	movs	r1, #0
 8000dfa:	4608      	mov	r0, r1
 8000dfc:	e776      	b.n	8000cec <__udivmoddi4+0xa2>
 8000dfe:	fab3 f183 	clz	r1, r3
 8000e02:	b981      	cbnz	r1, 8000e26 <__udivmoddi4+0x1dc>
 8000e04:	4283      	cmp	r3, r0
 8000e06:	d301      	bcc.n	8000e0c <__udivmoddi4+0x1c2>
 8000e08:	42ba      	cmp	r2, r7
 8000e0a:	d80a      	bhi.n	8000e22 <__udivmoddi4+0x1d8>
 8000e0c:	1abc      	subs	r4, r7, r2
 8000e0e:	eb60 0303 	sbc.w	r3, r0, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	469c      	mov	ip, r3
 8000e16:	2e00      	cmp	r6, #0
 8000e18:	d068      	beq.n	8000eec <__udivmoddi4+0x2a2>
 8000e1a:	e9c6 4c00 	strd	r4, ip, [r6]
 8000e1e:	2100      	movs	r1, #0
 8000e20:	e764      	b.n	8000cec <__udivmoddi4+0xa2>
 8000e22:	4608      	mov	r0, r1
 8000e24:	e7f7      	b.n	8000e16 <__udivmoddi4+0x1cc>
 8000e26:	f1c1 0c20 	rsb	ip, r1, #32
 8000e2a:	408b      	lsls	r3, r1
 8000e2c:	fa22 f40c 	lsr.w	r4, r2, ip
 8000e30:	431c      	orrs	r4, r3
 8000e32:	fa02 f501 	lsl.w	r5, r2, r1
 8000e36:	fa00 f301 	lsl.w	r3, r0, r1
 8000e3a:	fa27 f20c 	lsr.w	r2, r7, ip
 8000e3e:	fa20 fb0c 	lsr.w	fp, r0, ip
 8000e42:	ea4f 4914 	mov.w	r9, r4, lsr #16
 8000e46:	4313      	orrs	r3, r2
 8000e48:	fbbb f8f9 	udiv	r8, fp, r9
 8000e4c:	fa1f fe84 	uxth.w	lr, r4
 8000e50:	fb09 bb18 	mls	fp, r9, r8, fp
 8000e54:	0c1a      	lsrs	r2, r3, #16
 8000e56:	fb08 fa0e 	mul.w	sl, r8, lr
 8000e5a:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
 8000e5e:	4592      	cmp	sl, r2
 8000e60:	fa07 f701 	lsl.w	r7, r7, r1
 8000e64:	d93e      	bls.n	8000ee4 <__udivmoddi4+0x29a>
 8000e66:	18a2      	adds	r2, r4, r2
 8000e68:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
 8000e6c:	d204      	bcs.n	8000e78 <__udivmoddi4+0x22e>
 8000e6e:	4592      	cmp	sl, r2
 8000e70:	d902      	bls.n	8000e78 <__udivmoddi4+0x22e>
 8000e72:	f1a8 0002 	sub.w	r0, r8, #2
 8000e76:	4422      	add	r2, r4
 8000e78:	eba2 020a 	sub.w	r2, r2, sl
 8000e7c:	b29b      	uxth	r3, r3
 8000e7e:	fbb2 f8f9 	udiv	r8, r2, r9
 8000e82:	fb09 2218 	mls	r2, r9, r8, r2
 8000e86:	fb08 fe0e 	mul.w	lr, r8, lr
 8000e8a:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8000e8e:	4596      	cmp	lr, r2
 8000e90:	d92a      	bls.n	8000ee8 <__udivmoddi4+0x29e>
 8000e92:	18a2      	adds	r2, r4, r2
 8000e94:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 8000e98:	d204      	bcs.n	8000ea4 <__udivmoddi4+0x25a>
 8000e9a:	4596      	cmp	lr, r2
 8000e9c:	d902      	bls.n	8000ea4 <__udivmoddi4+0x25a>
 8000e9e:	f1a8 0302 	sub.w	r3, r8, #2
 8000ea2:	4422      	add	r2, r4
 8000ea4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ea8:	fba0 9305 	umull	r9, r3, r0, r5
 8000eac:	eba2 020e 	sub.w	r2, r2, lr
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	46ce      	mov	lr, r9
 8000eb4:	4698      	mov	r8, r3
 8000eb6:	d302      	bcc.n	8000ebe <__udivmoddi4+0x274>
 8000eb8:	d106      	bne.n	8000ec8 <__udivmoddi4+0x27e>
 8000eba:	454f      	cmp	r7, r9
 8000ebc:	d204      	bcs.n	8000ec8 <__udivmoddi4+0x27e>
 8000ebe:	ebb9 0e05 	subs.w	lr, r9, r5
 8000ec2:	eb63 0804 	sbc.w	r8, r3, r4
 8000ec6:	3801      	subs	r0, #1
 8000ec8:	b186      	cbz	r6, 8000eec <__udivmoddi4+0x2a2>
 8000eca:	ebb7 030e 	subs.w	r3, r7, lr
 8000ece:	eb62 0708 	sbc.w	r7, r2, r8
 8000ed2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ed6:	40cb      	lsrs	r3, r1
 8000ed8:	ea4c 0303 	orr.w	r3, ip, r3
 8000edc:	40cf      	lsrs	r7, r1
 8000ede:	e9c6 3700 	strd	r3, r7, [r6]
 8000ee2:	e79c      	b.n	8000e1e <__udivmoddi4+0x1d4>
 8000ee4:	4640      	mov	r0, r8
 8000ee6:	e7c7      	b.n	8000e78 <__udivmoddi4+0x22e>
 8000ee8:	4643      	mov	r3, r8
 8000eea:	e7db      	b.n	8000ea4 <__udivmoddi4+0x25a>
 8000eec:	4631      	mov	r1, r6
 8000eee:	e6fd      	b.n	8000cec <__udivmoddi4+0xa2>

08000ef0 <strcmp>:
 8000ef0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000ef4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000ef8:	2a01      	cmp	r2, #1
 8000efa:	bf28      	it	cs
 8000efc:	429a      	cmpcs	r2, r3
 8000efe:	d0f7      	beq.n	8000ef0 <strcmp>
 8000f00:	1ad0      	subs	r0, r2, r3
 8000f02:	4770      	bx	lr

08000f04 <strlen>:
 8000f04:	4603      	mov	r3, r0
 8000f06:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000f0a:	2a00      	cmp	r2, #0
 8000f0c:	d1fb      	bne.n	8000f06 <strlen+0x2>
 8000f0e:	1a18      	subs	r0, r3, r0
 8000f10:	3801      	subs	r0, #1
 8000f12:	4770      	bx	lr
 8000f14:	0000      	movs	r0, r0
	...

08000f18 <ws2812_pwm_init>:
                                        size_t num_channels) {
    LOG_ERR("update_channels not implemented");
    return -ENOTSUP;
}

static int ws2812_pwm_init(const struct device *dev) {
 8000f18:	b5f0      	push	{r4, r5, r6, r7, lr}
    const struct ws2812_pwm_cfg *cfg = dev->config;
 8000f1a:	6844      	ldr	r4, [r0, #4]
    struct ws2812_pwm_data *ctx = dev->data;
 8000f1c:	6906      	ldr	r6, [r0, #16]
    uint8_t i;

    if (!device_is_ready(cfg->pwm.dev)) {
 8000f1e:	6820      	ldr	r0, [r4, #0]
static int ws2812_pwm_init(const struct device *dev) {
 8000f20:	b083      	sub	sp, #12
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
 8000f22:	f00c f911 	bl	800d148 <z_device_is_ready>
    if (!device_is_ready(cfg->pwm.dev)) {
 8000f26:	2800      	cmp	r0, #0
 8000f28:	d03d      	beq.n	8000fa6 <ws2812_pwm_init+0x8e>
        LOG_ERR("%s: pwm device not ready", cfg->pwm.dev->name);
        return -ENODEV;
    }

    for (i = 0; i < cfg->num_colors; i++) {
 8000f2a:	7e21      	ldrb	r1, [r4, #24]
 8000f2c:	b179      	cbz	r1, 8000f4e <ws2812_pwm_init+0x36>
        switch (cfg->color_mapping[i]) {
 8000f2e:	69e2      	ldr	r2, [r4, #28]
 8000f30:	3901      	subs	r1, #1
 8000f32:	1e53      	subs	r3, r2, #1
 8000f34:	fa52 f181 	uxtab	r1, r2, r1
 8000f38:	e001      	b.n	8000f3e <ws2812_pwm_init+0x26>
    for (i = 0; i < cfg->num_colors; i++) {
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d007      	beq.n	8000f4e <ws2812_pwm_init+0x36>
        switch (cfg->color_mapping[i]) {
 8000f3e:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8000f42:	2a03      	cmp	r2, #3
 8000f44:	d9f9      	bls.n	8000f3a <ws2812_pwm_init+0x22>
                break;
            default:
                LOG_ERR("%s: invalid channel to color mapping."
                            "Check the color-mapping DT property",
                            dev->name);
                return -EINVAL;
 8000f46:	f06f 0015 	mvn.w	r0, #21
        ((cfg->t0h_ns * cycles_per_sec) / NSEC_PER_SEC);
    ctx->pwm_t1h_cycles = (uint32_t)
        ((cfg->t1h_ns * cycles_per_sec) / NSEC_PER_SEC);

    return 0;
}
 8000f4a:	b003      	add	sp, #12
 8000f4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    pwm_get_cycles_per_sec(cfg->pwm.dev, cfg->pwm.channel, &cycles_per_sec);
 8000f4e:	e9d4 0100 	ldrd	r0, r1, [r4]
						uint64_t *cycles)
{
	struct pwm_driver_api *api;

	api = (struct pwm_driver_api *)dev->api;
	return api->get_cycles_per_sec(dev, pwm, cycles);
 8000f52:	6883      	ldr	r3, [r0, #8]
 8000f54:	466a      	mov	r2, sp
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	4798      	blx	r3
        ((cfg->period_ns * cycles_per_sec) / NSEC_PER_SEC);
 8000f5a:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
 8000f5c:	9d00      	ldr	r5, [sp, #0]
 8000f5e:	9f01      	ldr	r7, [sp, #4]
 8000f60:	fba3 0105 	umull	r0, r1, r3, r5
 8000f64:	fb03 1107 	mla	r1, r3, r7, r1
 8000f68:	a311      	add	r3, pc, #68	; (adr r3, 8000fb0 <ws2812_pwm_init+0x98>)
 8000f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f6e:	f7ff fe05 	bl	8000b7c <__aeabi_uldivmod>
        ((cfg->t0h_ns * cycles_per_sec) / NSEC_PER_SEC);
 8000f72:	8c21      	ldrh	r1, [r4, #32]
    ctx->pwm_period_cycles = (uint32_t)
 8000f74:	6030      	str	r0, [r6, #0]
        ((cfg->t0h_ns * cycles_per_sec) / NSEC_PER_SEC);
 8000f76:	fba1 0c05 	umull	r0, ip, r1, r5
 8000f7a:	a30d      	add	r3, pc, #52	; (adr r3, 8000fb0 <ws2812_pwm_init+0x98>)
 8000f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f80:	fb01 c107 	mla	r1, r1, r7, ip
 8000f84:	f7ff fdfa 	bl	8000b7c <__aeabi_uldivmod>
        ((cfg->t1h_ns * cycles_per_sec) / NSEC_PER_SEC);
 8000f88:	8c63      	ldrh	r3, [r4, #34]	; 0x22
    ctx->pwm_t0h_cycles = (uint32_t)
 8000f8a:	6070      	str	r0, [r6, #4]
        ((cfg->t1h_ns * cycles_per_sec) / NSEC_PER_SEC);
 8000f8c:	fba3 0105 	umull	r0, r1, r3, r5
 8000f90:	fb03 1107 	mla	r1, r3, r7, r1
 8000f94:	a306      	add	r3, pc, #24	; (adr r3, 8000fb0 <ws2812_pwm_init+0x98>)
 8000f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f9a:	f7ff fdef 	bl	8000b7c <__aeabi_uldivmod>
    ctx->pwm_t1h_cycles = (uint32_t)
 8000f9e:	60b0      	str	r0, [r6, #8]
    return 0;
 8000fa0:	2000      	movs	r0, #0
}
 8000fa2:	b003      	add	sp, #12
 8000fa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return -ENODEV;
 8000fa6:	f06f 0012 	mvn.w	r0, #18
 8000faa:	e7fa      	b.n	8000fa2 <ws2812_pwm_init+0x8a>
 8000fac:	f3af 8000 	nop.w
 8000fb0:	3b9aca00 	.word	0x3b9aca00
 8000fb4:	00000000 	.word	0x00000000

08000fb8 <calc_dist_ds_twr>:
        resp_twr_1_poll_ds_twr(twr_status);
//        printk("Restart transaction after checking rx_poll_msg size!!!\n");
    }
}

double calc_dist_ds_twr(msg_twr_final_t *final_msg, uint32_t poll_rx_ts, uint32_t resp_tx_ts, uint32_t final_rx_ts) {
 8000fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    auto Ra = (double)
      (final_msg->resp_rx_ts - final_msg->poll_tx_ts);
 8000fbc:	6886      	ldr	r6, [r0, #8]
double calc_dist_ds_twr(msg_twr_final_t *final_msg, uint32_t poll_rx_ts, uint32_t resp_tx_ts, uint32_t final_rx_ts) {
 8000fbe:	4607      	mov	r7, r0
      (final_msg->resp_rx_ts - final_msg->poll_tx_ts);
 8000fc0:	6840      	ldr	r0, [r0, #4]
double calc_dist_ds_twr(msg_twr_final_t *final_msg, uint32_t poll_rx_ts, uint32_t resp_tx_ts, uint32_t final_rx_ts) {
 8000fc2:	b083      	sub	sp, #12
    auto Ra = (double)
 8000fc4:	1a30      	subs	r0, r6, r0
double calc_dist_ds_twr(msg_twr_final_t *final_msg, uint32_t poll_rx_ts, uint32_t resp_tx_ts, uint32_t final_rx_ts) {
 8000fc6:	461d      	mov	r5, r3
 8000fc8:	4690      	mov	r8, r2
 8000fca:	4689      	mov	r9, r1
    auto Ra = (double)
 8000fcc:	f7ff fa7a 	bl	80004c4 <__aeabi_ui2d>
 8000fd0:	4602      	mov	r2, r0
    auto Rb = (double)
 8000fd2:	eba5 0008 	sub.w	r0, r5, r8
    auto Ra = (double)
 8000fd6:	4614      	mov	r4, r2
 8000fd8:	460d      	mov	r5, r1
    auto Rb = (double)
 8000fda:	f7ff fa73 	bl	80004c4 <__aeabi_ui2d>
 8000fde:	4602      	mov	r2, r0
      (final_rx_ts - resp_tx_ts);
    auto Da = (double)
      (final_msg->final_tx_ts - final_msg->resp_rx_ts);
 8000fe0:	68f8      	ldr	r0, [r7, #12]
    auto Da = (double)
 8000fe2:	1b80      	subs	r0, r0, r6
    auto Rb = (double)
 8000fe4:	460f      	mov	r7, r1
 8000fe6:	4616      	mov	r6, r2
    auto Da = (double)
 8000fe8:	f7ff fa6c 	bl	80004c4 <__aeabi_ui2d>
 8000fec:	4602      	mov	r2, r0
 8000fee:	460b      	mov	r3, r1
    auto Db = (double)
 8000ff0:	eba8 0009 	sub.w	r0, r8, r9
    auto Da = (double)
 8000ff4:	e9cd 2300 	strd	r2, r3, [sp]
    auto Db = (double)
 8000ff8:	f7ff fa64 	bl	80004c4 <__aeabi_ui2d>
      (resp_tx_ts - poll_rx_ts);
    auto tof_dtu = (int64_t)
      ((Ra * Rb - Da * Db) / (Ra + Rb + Da + Db));
 8000ffc:	4632      	mov	r2, r6
    auto Db = (double)
 8000ffe:	4682      	mov	sl, r0
 8001000:	468b      	mov	fp, r1
      ((Ra * Rb - Da * Db) / (Ra + Rb + Da + Db));
 8001002:	463b      	mov	r3, r7
 8001004:	4620      	mov	r0, r4
 8001006:	4629      	mov	r1, r5
 8001008:	f7ff fad6 	bl	80005b8 <__aeabi_dmul>
 800100c:	4652      	mov	r2, sl
 800100e:	4680      	mov	r8, r0
 8001010:	4689      	mov	r9, r1
 8001012:	465b      	mov	r3, fp
 8001014:	e9dd 0100 	ldrd	r0, r1, [sp]
 8001018:	f7ff face 	bl	80005b8 <__aeabi_dmul>
 800101c:	4602      	mov	r2, r0
 800101e:	460b      	mov	r3, r1
 8001020:	4640      	mov	r0, r8
 8001022:	4649      	mov	r1, r9
 8001024:	f7ff f910 	bl	8000248 <__aeabi_dsub>
 8001028:	4632      	mov	r2, r6
 800102a:	4680      	mov	r8, r0
 800102c:	4689      	mov	r9, r1
 800102e:	463b      	mov	r3, r7
 8001030:	4620      	mov	r0, r4
 8001032:	4629      	mov	r1, r5
 8001034:	f7ff f90a 	bl	800024c <__adddf3>
 8001038:	e9dd 2300 	ldrd	r2, r3, [sp]
 800103c:	f7ff f906 	bl	800024c <__adddf3>
 8001040:	4652      	mov	r2, sl
 8001042:	465b      	mov	r3, fp
 8001044:	f7ff f902 	bl	800024c <__adddf3>
 8001048:	4602      	mov	r2, r0
 800104a:	460b      	mov	r3, r1
 800104c:	4640      	mov	r0, r8
 800104e:	4649      	mov	r1, r9
 8001050:	f7ff fbdc 	bl	800080c <__aeabi_ddiv>
    auto tof_dtu = (int64_t)
 8001054:	f7ff fde0 	bl	8000c18 <__aeabi_d2lz>
    double tof = (double) tof_dtu * DWT_TIME_UNITS;
 8001058:	f7ff fa80 	bl	800055c <__aeabi_l2d>
 800105c:	a308      	add	r3, pc, #32	; (adr r3, 8001080 <calc_dist_ds_twr+0xc8>)
 800105e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001062:	f7ff faa9 	bl	80005b8 <__aeabi_dmul>
    return fabs(tof * SPEED_OF_LIGHT);
 8001066:	a308      	add	r3, pc, #32	; (adr r3, 8001088 <calc_dist_ds_twr+0xd0>)
 8001068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800106c:	f7ff faa4 	bl	80005b8 <__aeabi_dmul>
}
 8001070:	b003      	add	sp, #12
 8001072:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    return fabs(tof * SPEED_OF_LIGHT);
 8001076:	f00f be51 	b.w	8010d1c <fabs>
 800107a:	bf00      	nop
 800107c:	f3af 8000 	nop.w
 8001080:	3bce48fa 	.word	0x3bce48fa
 8001084:	3db13518 	.word	0x3db13518
 8001088:	13000000 	.word	0x13000000
 800108c:	41b1dd19 	.word	0x41b1dd19

08001090 <_dtoa_r>:
 8001090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001094:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8001096:	b099      	sub	sp, #100	; 0x64
 8001098:	4616      	mov	r6, r2
 800109a:	461f      	mov	r7, r3
 800109c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80010a0:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80010a4:	4605      	mov	r5, r0
 80010a6:	b974      	cbnz	r4, 80010c6 <_dtoa_r+0x36>
 80010a8:	2010      	movs	r0, #16
 80010aa:	f00e f9f5 	bl	800f498 <malloc>
 80010ae:	4602      	mov	r2, r0
 80010b0:	6268      	str	r0, [r5, #36]	; 0x24
 80010b2:	b920      	cbnz	r0, 80010be <_dtoa_r+0x2e>
 80010b4:	4ba8      	ldr	r3, [pc, #672]	; (8001358 <_dtoa_r+0x2c8>)
 80010b6:	21ea      	movs	r1, #234	; 0xea
 80010b8:	48a8      	ldr	r0, [pc, #672]	; (800135c <_dtoa_r+0x2cc>)
 80010ba:	f00e f9bd 	bl	800f438 <__assert_func>
 80010be:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80010c2:	6004      	str	r4, [r0, #0]
 80010c4:	60c4      	str	r4, [r0, #12]
 80010c6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80010c8:	6819      	ldr	r1, [r3, #0]
 80010ca:	b151      	cbz	r1, 80010e2 <_dtoa_r+0x52>
 80010cc:	685a      	ldr	r2, [r3, #4]
 80010ce:	604a      	str	r2, [r1, #4]
 80010d0:	2301      	movs	r3, #1
 80010d2:	4093      	lsls	r3, r2
 80010d4:	608b      	str	r3, [r1, #8]
 80010d6:	4628      	mov	r0, r5
 80010d8:	f00f fa0a 	bl	80104f0 <_Bfree>
 80010dc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80010de:	2200      	movs	r2, #0
 80010e0:	601a      	str	r2, [r3, #0]
 80010e2:	1e3b      	subs	r3, r7, #0
 80010e4:	bfb9      	ittee	lt
 80010e6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80010ea:	9305      	strlt	r3, [sp, #20]
 80010ec:	2300      	movge	r3, #0
 80010ee:	f8c8 3000 	strge.w	r3, [r8]
 80010f2:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80010f6:	4b9a      	ldr	r3, [pc, #616]	; (8001360 <_dtoa_r+0x2d0>)
 80010f8:	bfbc      	itt	lt
 80010fa:	2201      	movlt	r2, #1
 80010fc:	f8c8 2000 	strlt.w	r2, [r8]
 8001100:	ea33 0309 	bics.w	r3, r3, r9
 8001104:	d119      	bne.n	800113a <_dtoa_r+0xaa>
 8001106:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8001108:	f242 730f 	movw	r3, #9999	; 0x270f
 800110c:	6013      	str	r3, [r2, #0]
 800110e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8001112:	4333      	orrs	r3, r6
 8001114:	f000 8580 	beq.w	8001c18 <_dtoa_r+0xb88>
 8001118:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800111a:	b953      	cbnz	r3, 8001132 <_dtoa_r+0xa2>
 800111c:	4b91      	ldr	r3, [pc, #580]	; (8001364 <_dtoa_r+0x2d4>)
 800111e:	e022      	b.n	8001166 <_dtoa_r+0xd6>
 8001120:	4b91      	ldr	r3, [pc, #580]	; (8001368 <_dtoa_r+0x2d8>)
 8001122:	9303      	str	r3, [sp, #12]
 8001124:	3308      	adds	r3, #8
 8001126:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8001128:	6013      	str	r3, [r2, #0]
 800112a:	9803      	ldr	r0, [sp, #12]
 800112c:	b019      	add	sp, #100	; 0x64
 800112e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001132:	4b8c      	ldr	r3, [pc, #560]	; (8001364 <_dtoa_r+0x2d4>)
 8001134:	9303      	str	r3, [sp, #12]
 8001136:	3303      	adds	r3, #3
 8001138:	e7f5      	b.n	8001126 <_dtoa_r+0x96>
 800113a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800113e:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8001142:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8001146:	2200      	movs	r2, #0
 8001148:	2300      	movs	r3, #0
 800114a:	f7ff fc9d 	bl	8000a88 <__aeabi_dcmpeq>
 800114e:	4680      	mov	r8, r0
 8001150:	b158      	cbz	r0, 800116a <_dtoa_r+0xda>
 8001152:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8001154:	2301      	movs	r3, #1
 8001156:	6013      	str	r3, [r2, #0]
 8001158:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800115a:	2b00      	cmp	r3, #0
 800115c:	f000 8559 	beq.w	8001c12 <_dtoa_r+0xb82>
 8001160:	4882      	ldr	r0, [pc, #520]	; (800136c <_dtoa_r+0x2dc>)
 8001162:	6018      	str	r0, [r3, #0]
 8001164:	1e43      	subs	r3, r0, #1
 8001166:	9303      	str	r3, [sp, #12]
 8001168:	e7df      	b.n	800112a <_dtoa_r+0x9a>
 800116a:	ab16      	add	r3, sp, #88	; 0x58
 800116c:	9301      	str	r3, [sp, #4]
 800116e:	ab17      	add	r3, sp, #92	; 0x5c
 8001170:	9300      	str	r3, [sp, #0]
 8001172:	4628      	mov	r0, r5
 8001174:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8001178:	f00f fc32 	bl	80109e0 <__d2b>
 800117c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8001180:	4683      	mov	fp, r0
 8001182:	2c00      	cmp	r4, #0
 8001184:	d07e      	beq.n	8001284 <_dtoa_r+0x1f4>
 8001186:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001188:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800118c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001190:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8001194:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8001198:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800119c:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80011a0:	4b73      	ldr	r3, [pc, #460]	; (8001370 <_dtoa_r+0x2e0>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	f7ff f850 	bl	8000248 <__aeabi_dsub>
 80011a8:	a365      	add	r3, pc, #404	; (adr r3, 8001340 <_dtoa_r+0x2b0>)
 80011aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ae:	f7ff fa03 	bl	80005b8 <__aeabi_dmul>
 80011b2:	a365      	add	r3, pc, #404	; (adr r3, 8001348 <_dtoa_r+0x2b8>)
 80011b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b8:	f7ff f848 	bl	800024c <__adddf3>
 80011bc:	4606      	mov	r6, r0
 80011be:	4620      	mov	r0, r4
 80011c0:	460f      	mov	r7, r1
 80011c2:	f7ff f98f 	bl	80004e4 <__aeabi_i2d>
 80011c6:	a362      	add	r3, pc, #392	; (adr r3, 8001350 <_dtoa_r+0x2c0>)
 80011c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011cc:	f7ff f9f4 	bl	80005b8 <__aeabi_dmul>
 80011d0:	4602      	mov	r2, r0
 80011d2:	460b      	mov	r3, r1
 80011d4:	4630      	mov	r0, r6
 80011d6:	4639      	mov	r1, r7
 80011d8:	f7ff f838 	bl	800024c <__adddf3>
 80011dc:	4606      	mov	r6, r0
 80011de:	460f      	mov	r7, r1
 80011e0:	f7ff fc84 	bl	8000aec <__aeabi_d2iz>
 80011e4:	2200      	movs	r2, #0
 80011e6:	4682      	mov	sl, r0
 80011e8:	2300      	movs	r3, #0
 80011ea:	4630      	mov	r0, r6
 80011ec:	4639      	mov	r1, r7
 80011ee:	f7ff fc55 	bl	8000a9c <__aeabi_dcmplt>
 80011f2:	b148      	cbz	r0, 8001208 <_dtoa_r+0x178>
 80011f4:	4650      	mov	r0, sl
 80011f6:	f7ff f975 	bl	80004e4 <__aeabi_i2d>
 80011fa:	4632      	mov	r2, r6
 80011fc:	463b      	mov	r3, r7
 80011fe:	f7ff fc43 	bl	8000a88 <__aeabi_dcmpeq>
 8001202:	b908      	cbnz	r0, 8001208 <_dtoa_r+0x178>
 8001204:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8001208:	f1ba 0f16 	cmp.w	sl, #22
 800120c:	d857      	bhi.n	80012be <_dtoa_r+0x22e>
 800120e:	4b59      	ldr	r3, [pc, #356]	; (8001374 <_dtoa_r+0x2e4>)
 8001210:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8001214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001218:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800121c:	f7ff fc3e 	bl	8000a9c <__aeabi_dcmplt>
 8001220:	2800      	cmp	r0, #0
 8001222:	d04e      	beq.n	80012c2 <_dtoa_r+0x232>
 8001224:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8001228:	2300      	movs	r3, #0
 800122a:	930f      	str	r3, [sp, #60]	; 0x3c
 800122c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800122e:	1b1c      	subs	r4, r3, r4
 8001230:	1e63      	subs	r3, r4, #1
 8001232:	9309      	str	r3, [sp, #36]	; 0x24
 8001234:	bf45      	ittet	mi
 8001236:	f1c4 0301 	rsbmi	r3, r4, #1
 800123a:	9306      	strmi	r3, [sp, #24]
 800123c:	2300      	movpl	r3, #0
 800123e:	2300      	movmi	r3, #0
 8001240:	bf4c      	ite	mi
 8001242:	9309      	strmi	r3, [sp, #36]	; 0x24
 8001244:	9306      	strpl	r3, [sp, #24]
 8001246:	f1ba 0f00 	cmp.w	sl, #0
 800124a:	db3c      	blt.n	80012c6 <_dtoa_r+0x236>
 800124c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800124e:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8001252:	4453      	add	r3, sl
 8001254:	9309      	str	r3, [sp, #36]	; 0x24
 8001256:	2300      	movs	r3, #0
 8001258:	930a      	str	r3, [sp, #40]	; 0x28
 800125a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800125c:	2b09      	cmp	r3, #9
 800125e:	f200 808d 	bhi.w	800137c <_dtoa_r+0x2ec>
 8001262:	2b05      	cmp	r3, #5
 8001264:	bfc4      	itt	gt
 8001266:	3b04      	subgt	r3, #4
 8001268:	9322      	strgt	r3, [sp, #136]	; 0x88
 800126a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800126c:	f1a3 0302 	sub.w	r3, r3, #2
 8001270:	bfcc      	ite	gt
 8001272:	2400      	movgt	r4, #0
 8001274:	2401      	movle	r4, #1
 8001276:	2b03      	cmp	r3, #3
 8001278:	f200 808c 	bhi.w	8001394 <_dtoa_r+0x304>
 800127c:	e8df f003 	tbb	[pc, r3]
 8001280:	5b4d4f2d 	.word	0x5b4d4f2d
 8001284:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8001288:	441c      	add	r4, r3
 800128a:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800128e:	2b20      	cmp	r3, #32
 8001290:	bfc3      	ittte	gt
 8001292:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8001296:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800129a:	fa09 f303 	lslgt.w	r3, r9, r3
 800129e:	f1c3 0320 	rsble	r3, r3, #32
 80012a2:	bfc6      	itte	gt
 80012a4:	fa26 f000 	lsrgt.w	r0, r6, r0
 80012a8:	4318      	orrgt	r0, r3
 80012aa:	fa06 f003 	lslle.w	r0, r6, r3
 80012ae:	f7ff f909 	bl	80004c4 <__aeabi_ui2d>
 80012b2:	2301      	movs	r3, #1
 80012b4:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80012b8:	3c01      	subs	r4, #1
 80012ba:	9313      	str	r3, [sp, #76]	; 0x4c
 80012bc:	e770      	b.n	80011a0 <_dtoa_r+0x110>
 80012be:	2301      	movs	r3, #1
 80012c0:	e7b3      	b.n	800122a <_dtoa_r+0x19a>
 80012c2:	900f      	str	r0, [sp, #60]	; 0x3c
 80012c4:	e7b2      	b.n	800122c <_dtoa_r+0x19c>
 80012c6:	9b06      	ldr	r3, [sp, #24]
 80012c8:	eba3 030a 	sub.w	r3, r3, sl
 80012cc:	9306      	str	r3, [sp, #24]
 80012ce:	f1ca 0300 	rsb	r3, sl, #0
 80012d2:	930a      	str	r3, [sp, #40]	; 0x28
 80012d4:	2300      	movs	r3, #0
 80012d6:	930e      	str	r3, [sp, #56]	; 0x38
 80012d8:	e7bf      	b.n	800125a <_dtoa_r+0x1ca>
 80012da:	2300      	movs	r3, #0
 80012dc:	930b      	str	r3, [sp, #44]	; 0x2c
 80012de:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	dc5a      	bgt.n	800139a <_dtoa_r+0x30a>
 80012e4:	f04f 0901 	mov.w	r9, #1
 80012e8:	f8cd 9020 	str.w	r9, [sp, #32]
 80012ec:	464b      	mov	r3, r9
 80012ee:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 80012f2:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80012f4:	2200      	movs	r2, #0
 80012f6:	6042      	str	r2, [r0, #4]
 80012f8:	2204      	movs	r2, #4
 80012fa:	f102 0614 	add.w	r6, r2, #20
 80012fe:	429e      	cmp	r6, r3
 8001300:	6841      	ldr	r1, [r0, #4]
 8001302:	d950      	bls.n	80013a6 <_dtoa_r+0x316>
 8001304:	4628      	mov	r0, r5
 8001306:	f00f f8b3 	bl	8010470 <_Balloc>
 800130a:	9003      	str	r0, [sp, #12]
 800130c:	2800      	cmp	r0, #0
 800130e:	d14e      	bne.n	80013ae <_dtoa_r+0x31e>
 8001310:	4b19      	ldr	r3, [pc, #100]	; (8001378 <_dtoa_r+0x2e8>)
 8001312:	4602      	mov	r2, r0
 8001314:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8001318:	e6ce      	b.n	80010b8 <_dtoa_r+0x28>
 800131a:	2301      	movs	r3, #1
 800131c:	e7de      	b.n	80012dc <_dtoa_r+0x24c>
 800131e:	2300      	movs	r3, #0
 8001320:	930b      	str	r3, [sp, #44]	; 0x2c
 8001322:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8001324:	eb0a 0903 	add.w	r9, sl, r3
 8001328:	f109 0301 	add.w	r3, r9, #1
 800132c:	2b01      	cmp	r3, #1
 800132e:	9308      	str	r3, [sp, #32]
 8001330:	bfb8      	it	lt
 8001332:	2301      	movlt	r3, #1
 8001334:	e7dd      	b.n	80012f2 <_dtoa_r+0x262>
 8001336:	2301      	movs	r3, #1
 8001338:	e7f2      	b.n	8001320 <_dtoa_r+0x290>
 800133a:	bf00      	nop
 800133c:	f3af 8000 	nop.w
 8001340:	636f4361 	.word	0x636f4361
 8001344:	3fd287a7 	.word	0x3fd287a7
 8001348:	8b60c8b3 	.word	0x8b60c8b3
 800134c:	3fc68a28 	.word	0x3fc68a28
 8001350:	509f79fb 	.word	0x509f79fb
 8001354:	3fd34413 	.word	0x3fd34413
 8001358:	08012a6b 	.word	0x08012a6b
 800135c:	08012a82 	.word	0x08012a82
 8001360:	7ff00000 	.word	0x7ff00000
 8001364:	08012a67 	.word	0x08012a67
 8001368:	08012a5e 	.word	0x08012a5e
 800136c:	08012a3b 	.word	0x08012a3b
 8001370:	3ff80000 	.word	0x3ff80000
 8001374:	08011a00 	.word	0x08011a00
 8001378:	08012adc 	.word	0x08012adc
 800137c:	2401      	movs	r4, #1
 800137e:	2300      	movs	r3, #0
 8001380:	9322      	str	r3, [sp, #136]	; 0x88
 8001382:	940b      	str	r4, [sp, #44]	; 0x2c
 8001384:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8001388:	2200      	movs	r2, #0
 800138a:	f8cd 9020 	str.w	r9, [sp, #32]
 800138e:	2312      	movs	r3, #18
 8001390:	9223      	str	r2, [sp, #140]	; 0x8c
 8001392:	e7ae      	b.n	80012f2 <_dtoa_r+0x262>
 8001394:	2301      	movs	r3, #1
 8001396:	930b      	str	r3, [sp, #44]	; 0x2c
 8001398:	e7f4      	b.n	8001384 <_dtoa_r+0x2f4>
 800139a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800139e:	f8cd 9020 	str.w	r9, [sp, #32]
 80013a2:	464b      	mov	r3, r9
 80013a4:	e7a5      	b.n	80012f2 <_dtoa_r+0x262>
 80013a6:	3101      	adds	r1, #1
 80013a8:	6041      	str	r1, [r0, #4]
 80013aa:	0052      	lsls	r2, r2, #1
 80013ac:	e7a5      	b.n	80012fa <_dtoa_r+0x26a>
 80013ae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80013b0:	9a03      	ldr	r2, [sp, #12]
 80013b2:	601a      	str	r2, [r3, #0]
 80013b4:	9b08      	ldr	r3, [sp, #32]
 80013b6:	2b0e      	cmp	r3, #14
 80013b8:	f200 80a8 	bhi.w	800150c <_dtoa_r+0x47c>
 80013bc:	2c00      	cmp	r4, #0
 80013be:	f000 80a5 	beq.w	800150c <_dtoa_r+0x47c>
 80013c2:	f1ba 0f00 	cmp.w	sl, #0
 80013c6:	dd34      	ble.n	8001432 <_dtoa_r+0x3a2>
 80013c8:	4a9a      	ldr	r2, [pc, #616]	; (8001634 <_dtoa_r+0x5a4>)
 80013ca:	f00a 030f 	and.w	r3, sl, #15
 80013ce:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80013d2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80013d6:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80013da:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80013de:	ea4f 142a 	mov.w	r4, sl, asr #4
 80013e2:	d016      	beq.n	8001412 <_dtoa_r+0x382>
 80013e4:	4b94      	ldr	r3, [pc, #592]	; (8001638 <_dtoa_r+0x5a8>)
 80013e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80013ea:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80013ee:	f7ff fa0d 	bl	800080c <__aeabi_ddiv>
 80013f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80013f6:	f004 040f 	and.w	r4, r4, #15
 80013fa:	2703      	movs	r7, #3
 80013fc:	4e8e      	ldr	r6, [pc, #568]	; (8001638 <_dtoa_r+0x5a8>)
 80013fe:	b954      	cbnz	r4, 8001416 <_dtoa_r+0x386>
 8001400:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8001404:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001408:	f7ff fa00 	bl	800080c <__aeabi_ddiv>
 800140c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8001410:	e029      	b.n	8001466 <_dtoa_r+0x3d6>
 8001412:	2702      	movs	r7, #2
 8001414:	e7f2      	b.n	80013fc <_dtoa_r+0x36c>
 8001416:	07e1      	lsls	r1, r4, #31
 8001418:	d508      	bpl.n	800142c <_dtoa_r+0x39c>
 800141a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800141e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8001422:	f7ff f8c9 	bl	80005b8 <__aeabi_dmul>
 8001426:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800142a:	3701      	adds	r7, #1
 800142c:	1064      	asrs	r4, r4, #1
 800142e:	3608      	adds	r6, #8
 8001430:	e7e5      	b.n	80013fe <_dtoa_r+0x36e>
 8001432:	f000 80a5 	beq.w	8001580 <_dtoa_r+0x4f0>
 8001436:	f1ca 0400 	rsb	r4, sl, #0
 800143a:	4b7e      	ldr	r3, [pc, #504]	; (8001634 <_dtoa_r+0x5a4>)
 800143c:	4e7e      	ldr	r6, [pc, #504]	; (8001638 <_dtoa_r+0x5a8>)
 800143e:	f004 020f 	and.w	r2, r4, #15
 8001442:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800144a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800144e:	f7ff f8b3 	bl	80005b8 <__aeabi_dmul>
 8001452:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8001456:	1124      	asrs	r4, r4, #4
 8001458:	2300      	movs	r3, #0
 800145a:	2702      	movs	r7, #2
 800145c:	2c00      	cmp	r4, #0
 800145e:	f040 8084 	bne.w	800156a <_dtoa_r+0x4da>
 8001462:	2b00      	cmp	r3, #0
 8001464:	d1d2      	bne.n	800140c <_dtoa_r+0x37c>
 8001466:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8001468:	2b00      	cmp	r3, #0
 800146a:	f000 808b 	beq.w	8001584 <_dtoa_r+0x4f4>
 800146e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8001472:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8001476:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800147a:	4b70      	ldr	r3, [pc, #448]	; (800163c <_dtoa_r+0x5ac>)
 800147c:	2200      	movs	r2, #0
 800147e:	f7ff fb0d 	bl	8000a9c <__aeabi_dcmplt>
 8001482:	2800      	cmp	r0, #0
 8001484:	d07e      	beq.n	8001584 <_dtoa_r+0x4f4>
 8001486:	9b08      	ldr	r3, [sp, #32]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d07b      	beq.n	8001584 <_dtoa_r+0x4f4>
 800148c:	f1b9 0f00 	cmp.w	r9, #0
 8001490:	dd38      	ble.n	8001504 <_dtoa_r+0x474>
 8001492:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8001496:	4b6a      	ldr	r3, [pc, #424]	; (8001640 <_dtoa_r+0x5b0>)
 8001498:	2200      	movs	r2, #0
 800149a:	f7ff f88d 	bl	80005b8 <__aeabi_dmul>
 800149e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80014a2:	f10a 38ff 	add.w	r8, sl, #4294967295	; 0xffffffff
 80014a6:	3701      	adds	r7, #1
 80014a8:	464c      	mov	r4, r9
 80014aa:	4638      	mov	r0, r7
 80014ac:	f7ff f81a 	bl	80004e4 <__aeabi_i2d>
 80014b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80014b4:	f7ff f880 	bl	80005b8 <__aeabi_dmul>
 80014b8:	4b62      	ldr	r3, [pc, #392]	; (8001644 <_dtoa_r+0x5b4>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	f7fe fec6 	bl	800024c <__adddf3>
 80014c0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80014c4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80014c8:	9611      	str	r6, [sp, #68]	; 0x44
 80014ca:	2c00      	cmp	r4, #0
 80014cc:	d15d      	bne.n	800158a <_dtoa_r+0x4fa>
 80014ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80014d2:	4b5d      	ldr	r3, [pc, #372]	; (8001648 <_dtoa_r+0x5b8>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	f7fe feb7 	bl	8000248 <__aeabi_dsub>
 80014da:	4602      	mov	r2, r0
 80014dc:	460b      	mov	r3, r1
 80014de:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80014e2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80014e4:	4633      	mov	r3, r6
 80014e6:	f7ff faf7 	bl	8000ad8 <__aeabi_dcmpgt>
 80014ea:	2800      	cmp	r0, #0
 80014ec:	f040 829c 	bne.w	8001a28 <_dtoa_r+0x998>
 80014f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80014f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80014f6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80014fa:	f7ff facf 	bl	8000a9c <__aeabi_dcmplt>
 80014fe:	2800      	cmp	r0, #0
 8001500:	f040 8290 	bne.w	8001a24 <_dtoa_r+0x994>
 8001504:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8001508:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800150c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800150e:	2b00      	cmp	r3, #0
 8001510:	f2c0 8152 	blt.w	80017b8 <_dtoa_r+0x728>
 8001514:	f1ba 0f0e 	cmp.w	sl, #14
 8001518:	f300 814e 	bgt.w	80017b8 <_dtoa_r+0x728>
 800151c:	4b45      	ldr	r3, [pc, #276]	; (8001634 <_dtoa_r+0x5a4>)
 800151e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8001522:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001526:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800152a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800152c:	2b00      	cmp	r3, #0
 800152e:	f280 80db 	bge.w	80016e8 <_dtoa_r+0x658>
 8001532:	9b08      	ldr	r3, [sp, #32]
 8001534:	2b00      	cmp	r3, #0
 8001536:	f300 80d7 	bgt.w	80016e8 <_dtoa_r+0x658>
 800153a:	f040 8272 	bne.w	8001a22 <_dtoa_r+0x992>
 800153e:	4b42      	ldr	r3, [pc, #264]	; (8001648 <_dtoa_r+0x5b8>)
 8001540:	2200      	movs	r2, #0
 8001542:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8001546:	f7ff f837 	bl	80005b8 <__aeabi_dmul>
 800154a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800154e:	f7ff fab9 	bl	8000ac4 <__aeabi_dcmpge>
 8001552:	9c08      	ldr	r4, [sp, #32]
 8001554:	4626      	mov	r6, r4
 8001556:	2800      	cmp	r0, #0
 8001558:	f040 8248 	bne.w	80019ec <_dtoa_r+0x95c>
 800155c:	9f03      	ldr	r7, [sp, #12]
 800155e:	2331      	movs	r3, #49	; 0x31
 8001560:	f807 3b01 	strb.w	r3, [r7], #1
 8001564:	f10a 0a01 	add.w	sl, sl, #1
 8001568:	e244      	b.n	80019f4 <_dtoa_r+0x964>
 800156a:	07e2      	lsls	r2, r4, #31
 800156c:	d505      	bpl.n	800157a <_dtoa_r+0x4ea>
 800156e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8001572:	f7ff f821 	bl	80005b8 <__aeabi_dmul>
 8001576:	3701      	adds	r7, #1
 8001578:	2301      	movs	r3, #1
 800157a:	1064      	asrs	r4, r4, #1
 800157c:	3608      	adds	r6, #8
 800157e:	e76d      	b.n	800145c <_dtoa_r+0x3cc>
 8001580:	2702      	movs	r7, #2
 8001582:	e770      	b.n	8001466 <_dtoa_r+0x3d6>
 8001584:	9c08      	ldr	r4, [sp, #32]
 8001586:	46d0      	mov	r8, sl
 8001588:	e78f      	b.n	80014aa <_dtoa_r+0x41a>
 800158a:	9903      	ldr	r1, [sp, #12]
 800158c:	4b29      	ldr	r3, [pc, #164]	; (8001634 <_dtoa_r+0x5a4>)
 800158e:	4421      	add	r1, r4
 8001590:	9112      	str	r1, [sp, #72]	; 0x48
 8001592:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8001594:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8001598:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800159c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80015a0:	2900      	cmp	r1, #0
 80015a2:	d055      	beq.n	8001650 <_dtoa_r+0x5c0>
 80015a4:	4929      	ldr	r1, [pc, #164]	; (800164c <_dtoa_r+0x5bc>)
 80015a6:	2000      	movs	r0, #0
 80015a8:	f7ff f930 	bl	800080c <__aeabi_ddiv>
 80015ac:	463b      	mov	r3, r7
 80015ae:	4632      	mov	r2, r6
 80015b0:	f7fe fe4a 	bl	8000248 <__aeabi_dsub>
 80015b4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80015b8:	9f03      	ldr	r7, [sp, #12]
 80015ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80015be:	f7ff fa95 	bl	8000aec <__aeabi_d2iz>
 80015c2:	4604      	mov	r4, r0
 80015c4:	f7fe ff8e 	bl	80004e4 <__aeabi_i2d>
 80015c8:	4602      	mov	r2, r0
 80015ca:	460b      	mov	r3, r1
 80015cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80015d0:	f7fe fe3a 	bl	8000248 <__aeabi_dsub>
 80015d4:	3430      	adds	r4, #48	; 0x30
 80015d6:	4602      	mov	r2, r0
 80015d8:	460b      	mov	r3, r1
 80015da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80015de:	f807 4b01 	strb.w	r4, [r7], #1
 80015e2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80015e6:	f7ff fa59 	bl	8000a9c <__aeabi_dcmplt>
 80015ea:	2800      	cmp	r0, #0
 80015ec:	d174      	bne.n	80016d8 <_dtoa_r+0x648>
 80015ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80015f2:	4912      	ldr	r1, [pc, #72]	; (800163c <_dtoa_r+0x5ac>)
 80015f4:	2000      	movs	r0, #0
 80015f6:	f7fe fe27 	bl	8000248 <__aeabi_dsub>
 80015fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80015fe:	f7ff fa4d 	bl	8000a9c <__aeabi_dcmplt>
 8001602:	2800      	cmp	r0, #0
 8001604:	f040 80b7 	bne.w	8001776 <_dtoa_r+0x6e6>
 8001608:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800160a:	429f      	cmp	r7, r3
 800160c:	f43f af7a 	beq.w	8001504 <_dtoa_r+0x474>
 8001610:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8001614:	4b0a      	ldr	r3, [pc, #40]	; (8001640 <_dtoa_r+0x5b0>)
 8001616:	2200      	movs	r2, #0
 8001618:	f7fe ffce 	bl	80005b8 <__aeabi_dmul>
 800161c:	4b08      	ldr	r3, [pc, #32]	; (8001640 <_dtoa_r+0x5b0>)
 800161e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8001622:	2200      	movs	r2, #0
 8001624:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001628:	f7fe ffc6 	bl	80005b8 <__aeabi_dmul>
 800162c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8001630:	e7c3      	b.n	80015ba <_dtoa_r+0x52a>
 8001632:	bf00      	nop
 8001634:	08011a00 	.word	0x08011a00
 8001638:	080119d8 	.word	0x080119d8
 800163c:	3ff00000 	.word	0x3ff00000
 8001640:	40240000 	.word	0x40240000
 8001644:	401c0000 	.word	0x401c0000
 8001648:	40140000 	.word	0x40140000
 800164c:	3fe00000 	.word	0x3fe00000
 8001650:	4630      	mov	r0, r6
 8001652:	4639      	mov	r1, r7
 8001654:	f7fe ffb0 	bl	80005b8 <__aeabi_dmul>
 8001658:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800165c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800165e:	9c03      	ldr	r4, [sp, #12]
 8001660:	9314      	str	r3, [sp, #80]	; 0x50
 8001662:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001666:	f7ff fa41 	bl	8000aec <__aeabi_d2iz>
 800166a:	9015      	str	r0, [sp, #84]	; 0x54
 800166c:	f7fe ff3a 	bl	80004e4 <__aeabi_i2d>
 8001670:	4602      	mov	r2, r0
 8001672:	460b      	mov	r3, r1
 8001674:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001678:	f7fe fde6 	bl	8000248 <__aeabi_dsub>
 800167c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800167e:	3330      	adds	r3, #48	; 0x30
 8001680:	f804 3b01 	strb.w	r3, [r4], #1
 8001684:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8001686:	429c      	cmp	r4, r3
 8001688:	4606      	mov	r6, r0
 800168a:	460f      	mov	r7, r1
 800168c:	f04f 0200 	mov.w	r2, #0
 8001690:	d124      	bne.n	80016dc <_dtoa_r+0x64c>
 8001692:	4ba4      	ldr	r3, [pc, #656]	; (8001924 <_dtoa_r+0x894>)
 8001694:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8001698:	f7fe fdd8 	bl	800024c <__adddf3>
 800169c:	4602      	mov	r2, r0
 800169e:	460b      	mov	r3, r1
 80016a0:	4630      	mov	r0, r6
 80016a2:	4639      	mov	r1, r7
 80016a4:	f7ff fa18 	bl	8000ad8 <__aeabi_dcmpgt>
 80016a8:	2800      	cmp	r0, #0
 80016aa:	d163      	bne.n	8001774 <_dtoa_r+0x6e4>
 80016ac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80016b0:	499c      	ldr	r1, [pc, #624]	; (8001924 <_dtoa_r+0x894>)
 80016b2:	2000      	movs	r0, #0
 80016b4:	f7fe fdc8 	bl	8000248 <__aeabi_dsub>
 80016b8:	4602      	mov	r2, r0
 80016ba:	460b      	mov	r3, r1
 80016bc:	4630      	mov	r0, r6
 80016be:	4639      	mov	r1, r7
 80016c0:	f7ff f9ec 	bl	8000a9c <__aeabi_dcmplt>
 80016c4:	2800      	cmp	r0, #0
 80016c6:	f43f af1d 	beq.w	8001504 <_dtoa_r+0x474>
 80016ca:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80016cc:	1e7b      	subs	r3, r7, #1
 80016ce:	9314      	str	r3, [sp, #80]	; 0x50
 80016d0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80016d4:	2b30      	cmp	r3, #48	; 0x30
 80016d6:	d0f8      	beq.n	80016ca <_dtoa_r+0x63a>
 80016d8:	46c2      	mov	sl, r8
 80016da:	e03b      	b.n	8001754 <_dtoa_r+0x6c4>
 80016dc:	4b92      	ldr	r3, [pc, #584]	; (8001928 <_dtoa_r+0x898>)
 80016de:	f7fe ff6b 	bl	80005b8 <__aeabi_dmul>
 80016e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80016e6:	e7bc      	b.n	8001662 <_dtoa_r+0x5d2>
 80016e8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80016ec:	9f03      	ldr	r7, [sp, #12]
 80016ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80016f2:	4640      	mov	r0, r8
 80016f4:	4649      	mov	r1, r9
 80016f6:	f7ff f889 	bl	800080c <__aeabi_ddiv>
 80016fa:	f7ff f9f7 	bl	8000aec <__aeabi_d2iz>
 80016fe:	4604      	mov	r4, r0
 8001700:	f7fe fef0 	bl	80004e4 <__aeabi_i2d>
 8001704:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8001708:	f7fe ff56 	bl	80005b8 <__aeabi_dmul>
 800170c:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8001710:	4602      	mov	r2, r0
 8001712:	460b      	mov	r3, r1
 8001714:	4640      	mov	r0, r8
 8001716:	4649      	mov	r1, r9
 8001718:	f7fe fd96 	bl	8000248 <__aeabi_dsub>
 800171c:	f807 6b01 	strb.w	r6, [r7], #1
 8001720:	9e03      	ldr	r6, [sp, #12]
 8001722:	f8dd c020 	ldr.w	ip, [sp, #32]
 8001726:	1bbe      	subs	r6, r7, r6
 8001728:	45b4      	cmp	ip, r6
 800172a:	4602      	mov	r2, r0
 800172c:	460b      	mov	r3, r1
 800172e:	d136      	bne.n	800179e <_dtoa_r+0x70e>
 8001730:	f7fe fd8c 	bl	800024c <__adddf3>
 8001734:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8001738:	4680      	mov	r8, r0
 800173a:	4689      	mov	r9, r1
 800173c:	f7ff f9cc 	bl	8000ad8 <__aeabi_dcmpgt>
 8001740:	bb58      	cbnz	r0, 800179a <_dtoa_r+0x70a>
 8001742:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8001746:	4640      	mov	r0, r8
 8001748:	4649      	mov	r1, r9
 800174a:	f7ff f99d 	bl	8000a88 <__aeabi_dcmpeq>
 800174e:	b108      	cbz	r0, 8001754 <_dtoa_r+0x6c4>
 8001750:	07e1      	lsls	r1, r4, #31
 8001752:	d422      	bmi.n	800179a <_dtoa_r+0x70a>
 8001754:	4628      	mov	r0, r5
 8001756:	4659      	mov	r1, fp
 8001758:	f00e feca 	bl	80104f0 <_Bfree>
 800175c:	2300      	movs	r3, #0
 800175e:	703b      	strb	r3, [r7, #0]
 8001760:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8001762:	f10a 0001 	add.w	r0, sl, #1
 8001766:	6018      	str	r0, [r3, #0]
 8001768:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800176a:	2b00      	cmp	r3, #0
 800176c:	f43f acdd 	beq.w	800112a <_dtoa_r+0x9a>
 8001770:	601f      	str	r7, [r3, #0]
 8001772:	e4da      	b.n	800112a <_dtoa_r+0x9a>
 8001774:	4627      	mov	r7, r4
 8001776:	463b      	mov	r3, r7
 8001778:	461f      	mov	r7, r3
 800177a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800177e:	2a39      	cmp	r2, #57	; 0x39
 8001780:	d107      	bne.n	8001792 <_dtoa_r+0x702>
 8001782:	9a03      	ldr	r2, [sp, #12]
 8001784:	429a      	cmp	r2, r3
 8001786:	d1f7      	bne.n	8001778 <_dtoa_r+0x6e8>
 8001788:	9903      	ldr	r1, [sp, #12]
 800178a:	2230      	movs	r2, #48	; 0x30
 800178c:	f108 0801 	add.w	r8, r8, #1
 8001790:	700a      	strb	r2, [r1, #0]
 8001792:	781a      	ldrb	r2, [r3, #0]
 8001794:	3201      	adds	r2, #1
 8001796:	701a      	strb	r2, [r3, #0]
 8001798:	e79e      	b.n	80016d8 <_dtoa_r+0x648>
 800179a:	46d0      	mov	r8, sl
 800179c:	e7eb      	b.n	8001776 <_dtoa_r+0x6e6>
 800179e:	4b62      	ldr	r3, [pc, #392]	; (8001928 <_dtoa_r+0x898>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	f7fe ff09 	bl	80005b8 <__aeabi_dmul>
 80017a6:	2200      	movs	r2, #0
 80017a8:	2300      	movs	r3, #0
 80017aa:	4680      	mov	r8, r0
 80017ac:	4689      	mov	r9, r1
 80017ae:	f7ff f96b 	bl	8000a88 <__aeabi_dcmpeq>
 80017b2:	2800      	cmp	r0, #0
 80017b4:	d09b      	beq.n	80016ee <_dtoa_r+0x65e>
 80017b6:	e7cd      	b.n	8001754 <_dtoa_r+0x6c4>
 80017b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80017ba:	2a00      	cmp	r2, #0
 80017bc:	f000 80d0 	beq.w	8001960 <_dtoa_r+0x8d0>
 80017c0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80017c2:	2a01      	cmp	r2, #1
 80017c4:	f300 80b2 	bgt.w	800192c <_dtoa_r+0x89c>
 80017c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80017ca:	2a00      	cmp	r2, #0
 80017cc:	f000 80a6 	beq.w	800191c <_dtoa_r+0x88c>
 80017d0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80017d4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80017d6:	9f06      	ldr	r7, [sp, #24]
 80017d8:	9a06      	ldr	r2, [sp, #24]
 80017da:	441a      	add	r2, r3
 80017dc:	9206      	str	r2, [sp, #24]
 80017de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80017e0:	2101      	movs	r1, #1
 80017e2:	441a      	add	r2, r3
 80017e4:	4628      	mov	r0, r5
 80017e6:	9209      	str	r2, [sp, #36]	; 0x24
 80017e8:	f00e feea 	bl	80105c0 <__i2b>
 80017ec:	4606      	mov	r6, r0
 80017ee:	2f00      	cmp	r7, #0
 80017f0:	dd0c      	ble.n	800180c <_dtoa_r+0x77c>
 80017f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	dd09      	ble.n	800180c <_dtoa_r+0x77c>
 80017f8:	42bb      	cmp	r3, r7
 80017fa:	9a06      	ldr	r2, [sp, #24]
 80017fc:	bfa8      	it	ge
 80017fe:	463b      	movge	r3, r7
 8001800:	1ad2      	subs	r2, r2, r3
 8001802:	9206      	str	r2, [sp, #24]
 8001804:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001806:	1aff      	subs	r7, r7, r3
 8001808:	1ad3      	subs	r3, r2, r3
 800180a:	9309      	str	r3, [sp, #36]	; 0x24
 800180c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800180e:	b1f3      	cbz	r3, 800184e <_dtoa_r+0x7be>
 8001810:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001812:	2b00      	cmp	r3, #0
 8001814:	f000 80a8 	beq.w	8001968 <_dtoa_r+0x8d8>
 8001818:	2c00      	cmp	r4, #0
 800181a:	dd10      	ble.n	800183e <_dtoa_r+0x7ae>
 800181c:	4631      	mov	r1, r6
 800181e:	4622      	mov	r2, r4
 8001820:	4628      	mov	r0, r5
 8001822:	f00e ff8b 	bl	801073c <__pow5mult>
 8001826:	465a      	mov	r2, fp
 8001828:	4601      	mov	r1, r0
 800182a:	4606      	mov	r6, r0
 800182c:	4628      	mov	r0, r5
 800182e:	f00e fedd 	bl	80105ec <__multiply>
 8001832:	4659      	mov	r1, fp
 8001834:	4680      	mov	r8, r0
 8001836:	4628      	mov	r0, r5
 8001838:	f00e fe5a 	bl	80104f0 <_Bfree>
 800183c:	46c3      	mov	fp, r8
 800183e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001840:	1b1a      	subs	r2, r3, r4
 8001842:	d004      	beq.n	800184e <_dtoa_r+0x7be>
 8001844:	4659      	mov	r1, fp
 8001846:	4628      	mov	r0, r5
 8001848:	f00e ff78 	bl	801073c <__pow5mult>
 800184c:	4683      	mov	fp, r0
 800184e:	2101      	movs	r1, #1
 8001850:	4628      	mov	r0, r5
 8001852:	f00e feb5 	bl	80105c0 <__i2b>
 8001856:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001858:	2b00      	cmp	r3, #0
 800185a:	4604      	mov	r4, r0
 800185c:	f340 8086 	ble.w	800196c <_dtoa_r+0x8dc>
 8001860:	461a      	mov	r2, r3
 8001862:	4601      	mov	r1, r0
 8001864:	4628      	mov	r0, r5
 8001866:	f00e ff69 	bl	801073c <__pow5mult>
 800186a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800186c:	2b01      	cmp	r3, #1
 800186e:	4604      	mov	r4, r0
 8001870:	dd7f      	ble.n	8001972 <_dtoa_r+0x8e2>
 8001872:	f04f 0800 	mov.w	r8, #0
 8001876:	6923      	ldr	r3, [r4, #16]
 8001878:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800187c:	6918      	ldr	r0, [r3, #16]
 800187e:	f00f fcb6 	bl	80111ee <__hi0bits>
 8001882:	f1c0 0020 	rsb	r0, r0, #32
 8001886:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001888:	4418      	add	r0, r3
 800188a:	f010 001f 	ands.w	r0, r0, #31
 800188e:	f000 8092 	beq.w	80019b6 <_dtoa_r+0x926>
 8001892:	f1c0 0320 	rsb	r3, r0, #32
 8001896:	2b04      	cmp	r3, #4
 8001898:	f340 808a 	ble.w	80019b0 <_dtoa_r+0x920>
 800189c:	f1c0 001c 	rsb	r0, r0, #28
 80018a0:	9b06      	ldr	r3, [sp, #24]
 80018a2:	4403      	add	r3, r0
 80018a4:	9306      	str	r3, [sp, #24]
 80018a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80018a8:	4403      	add	r3, r0
 80018aa:	4407      	add	r7, r0
 80018ac:	9309      	str	r3, [sp, #36]	; 0x24
 80018ae:	9b06      	ldr	r3, [sp, #24]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	dd05      	ble.n	80018c0 <_dtoa_r+0x830>
 80018b4:	4659      	mov	r1, fp
 80018b6:	461a      	mov	r2, r3
 80018b8:	4628      	mov	r0, r5
 80018ba:	f00e ff99 	bl	80107f0 <__lshift>
 80018be:	4683      	mov	fp, r0
 80018c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	dd05      	ble.n	80018d2 <_dtoa_r+0x842>
 80018c6:	4621      	mov	r1, r4
 80018c8:	461a      	mov	r2, r3
 80018ca:	4628      	mov	r0, r5
 80018cc:	f00e ff90 	bl	80107f0 <__lshift>
 80018d0:	4604      	mov	r4, r0
 80018d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d070      	beq.n	80019ba <_dtoa_r+0x92a>
 80018d8:	4621      	mov	r1, r4
 80018da:	4658      	mov	r0, fp
 80018dc:	f00f fcd4 	bl	8011288 <__mcmp>
 80018e0:	2800      	cmp	r0, #0
 80018e2:	da6a      	bge.n	80019ba <_dtoa_r+0x92a>
 80018e4:	2300      	movs	r3, #0
 80018e6:	4659      	mov	r1, fp
 80018e8:	220a      	movs	r2, #10
 80018ea:	4628      	mov	r0, r5
 80018ec:	f00e fe22 	bl	8010534 <__multadd>
 80018f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80018f2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80018f6:	4683      	mov	fp, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	f000 8194 	beq.w	8001c26 <_dtoa_r+0xb96>
 80018fe:	4631      	mov	r1, r6
 8001900:	2300      	movs	r3, #0
 8001902:	220a      	movs	r2, #10
 8001904:	4628      	mov	r0, r5
 8001906:	f00e fe15 	bl	8010534 <__multadd>
 800190a:	f1b9 0f00 	cmp.w	r9, #0
 800190e:	4606      	mov	r6, r0
 8001910:	f300 8093 	bgt.w	8001a3a <_dtoa_r+0x9aa>
 8001914:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8001916:	2b02      	cmp	r3, #2
 8001918:	dc57      	bgt.n	80019ca <_dtoa_r+0x93a>
 800191a:	e08e      	b.n	8001a3a <_dtoa_r+0x9aa>
 800191c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800191e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8001922:	e757      	b.n	80017d4 <_dtoa_r+0x744>
 8001924:	3fe00000 	.word	0x3fe00000
 8001928:	40240000 	.word	0x40240000
 800192c:	9b08      	ldr	r3, [sp, #32]
 800192e:	1e5c      	subs	r4, r3, #1
 8001930:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001932:	42a3      	cmp	r3, r4
 8001934:	bfbf      	itttt	lt
 8001936:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8001938:	940a      	strlt	r4, [sp, #40]	; 0x28
 800193a:	1ae2      	sublt	r2, r4, r3
 800193c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800193e:	bfb6      	itet	lt
 8001940:	189b      	addlt	r3, r3, r2
 8001942:	1b1c      	subge	r4, r3, r4
 8001944:	930e      	strlt	r3, [sp, #56]	; 0x38
 8001946:	9b08      	ldr	r3, [sp, #32]
 8001948:	bfb8      	it	lt
 800194a:	2400      	movlt	r4, #0
 800194c:	2b00      	cmp	r3, #0
 800194e:	bfb9      	ittee	lt
 8001950:	9b06      	ldrlt	r3, [sp, #24]
 8001952:	9a08      	ldrlt	r2, [sp, #32]
 8001954:	9f06      	ldrge	r7, [sp, #24]
 8001956:	9b08      	ldrge	r3, [sp, #32]
 8001958:	bfbc      	itt	lt
 800195a:	1a9f      	sublt	r7, r3, r2
 800195c:	2300      	movlt	r3, #0
 800195e:	e73b      	b.n	80017d8 <_dtoa_r+0x748>
 8001960:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8001962:	9f06      	ldr	r7, [sp, #24]
 8001964:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8001966:	e742      	b.n	80017ee <_dtoa_r+0x75e>
 8001968:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800196a:	e76b      	b.n	8001844 <_dtoa_r+0x7b4>
 800196c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800196e:	2b01      	cmp	r3, #1
 8001970:	dc19      	bgt.n	80019a6 <_dtoa_r+0x916>
 8001972:	9b04      	ldr	r3, [sp, #16]
 8001974:	b9bb      	cbnz	r3, 80019a6 <_dtoa_r+0x916>
 8001976:	9b05      	ldr	r3, [sp, #20]
 8001978:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800197c:	b99b      	cbnz	r3, 80019a6 <_dtoa_r+0x916>
 800197e:	9b05      	ldr	r3, [sp, #20]
 8001980:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001984:	0d1b      	lsrs	r3, r3, #20
 8001986:	051b      	lsls	r3, r3, #20
 8001988:	b183      	cbz	r3, 80019ac <_dtoa_r+0x91c>
 800198a:	9b06      	ldr	r3, [sp, #24]
 800198c:	3301      	adds	r3, #1
 800198e:	9306      	str	r3, [sp, #24]
 8001990:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001992:	3301      	adds	r3, #1
 8001994:	9309      	str	r3, [sp, #36]	; 0x24
 8001996:	f04f 0801 	mov.w	r8, #1
 800199a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800199c:	2b00      	cmp	r3, #0
 800199e:	f47f af6a 	bne.w	8001876 <_dtoa_r+0x7e6>
 80019a2:	2001      	movs	r0, #1
 80019a4:	e76f      	b.n	8001886 <_dtoa_r+0x7f6>
 80019a6:	f04f 0800 	mov.w	r8, #0
 80019aa:	e7f6      	b.n	800199a <_dtoa_r+0x90a>
 80019ac:	4698      	mov	r8, r3
 80019ae:	e7f4      	b.n	800199a <_dtoa_r+0x90a>
 80019b0:	f43f af7d 	beq.w	80018ae <_dtoa_r+0x81e>
 80019b4:	4618      	mov	r0, r3
 80019b6:	301c      	adds	r0, #28
 80019b8:	e772      	b.n	80018a0 <_dtoa_r+0x810>
 80019ba:	9b08      	ldr	r3, [sp, #32]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	dc36      	bgt.n	8001a2e <_dtoa_r+0x99e>
 80019c0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80019c2:	2b02      	cmp	r3, #2
 80019c4:	dd33      	ble.n	8001a2e <_dtoa_r+0x99e>
 80019c6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80019ca:	f1b9 0f00 	cmp.w	r9, #0
 80019ce:	d10d      	bne.n	80019ec <_dtoa_r+0x95c>
 80019d0:	4621      	mov	r1, r4
 80019d2:	464b      	mov	r3, r9
 80019d4:	2205      	movs	r2, #5
 80019d6:	4628      	mov	r0, r5
 80019d8:	f00e fdac 	bl	8010534 <__multadd>
 80019dc:	4601      	mov	r1, r0
 80019de:	4604      	mov	r4, r0
 80019e0:	4658      	mov	r0, fp
 80019e2:	f00f fc51 	bl	8011288 <__mcmp>
 80019e6:	2800      	cmp	r0, #0
 80019e8:	f73f adb8 	bgt.w	800155c <_dtoa_r+0x4cc>
 80019ec:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80019ee:	9f03      	ldr	r7, [sp, #12]
 80019f0:	ea6f 0a03 	mvn.w	sl, r3
 80019f4:	f04f 0800 	mov.w	r8, #0
 80019f8:	4621      	mov	r1, r4
 80019fa:	4628      	mov	r0, r5
 80019fc:	f00e fd78 	bl	80104f0 <_Bfree>
 8001a00:	2e00      	cmp	r6, #0
 8001a02:	f43f aea7 	beq.w	8001754 <_dtoa_r+0x6c4>
 8001a06:	f1b8 0f00 	cmp.w	r8, #0
 8001a0a:	d005      	beq.n	8001a18 <_dtoa_r+0x988>
 8001a0c:	45b0      	cmp	r8, r6
 8001a0e:	d003      	beq.n	8001a18 <_dtoa_r+0x988>
 8001a10:	4641      	mov	r1, r8
 8001a12:	4628      	mov	r0, r5
 8001a14:	f00e fd6c 	bl	80104f0 <_Bfree>
 8001a18:	4631      	mov	r1, r6
 8001a1a:	4628      	mov	r0, r5
 8001a1c:	f00e fd68 	bl	80104f0 <_Bfree>
 8001a20:	e698      	b.n	8001754 <_dtoa_r+0x6c4>
 8001a22:	2400      	movs	r4, #0
 8001a24:	4626      	mov	r6, r4
 8001a26:	e7e1      	b.n	80019ec <_dtoa_r+0x95c>
 8001a28:	46c2      	mov	sl, r8
 8001a2a:	4626      	mov	r6, r4
 8001a2c:	e596      	b.n	800155c <_dtoa_r+0x4cc>
 8001a2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001a30:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	f000 80fd 	beq.w	8001c34 <_dtoa_r+0xba4>
 8001a3a:	2f00      	cmp	r7, #0
 8001a3c:	dd05      	ble.n	8001a4a <_dtoa_r+0x9ba>
 8001a3e:	4631      	mov	r1, r6
 8001a40:	463a      	mov	r2, r7
 8001a42:	4628      	mov	r0, r5
 8001a44:	f00e fed4 	bl	80107f0 <__lshift>
 8001a48:	4606      	mov	r6, r0
 8001a4a:	f1b8 0f00 	cmp.w	r8, #0
 8001a4e:	d05c      	beq.n	8001b0a <_dtoa_r+0xa7a>
 8001a50:	6871      	ldr	r1, [r6, #4]
 8001a52:	4628      	mov	r0, r5
 8001a54:	f00e fd0c 	bl	8010470 <_Balloc>
 8001a58:	4607      	mov	r7, r0
 8001a5a:	b928      	cbnz	r0, 8001a68 <_dtoa_r+0x9d8>
 8001a5c:	4b80      	ldr	r3, [pc, #512]	; (8001c60 <_dtoa_r+0xbd0>)
 8001a5e:	4602      	mov	r2, r0
 8001a60:	f240 21ea 	movw	r1, #746	; 0x2ea
 8001a64:	f7ff bb28 	b.w	80010b8 <_dtoa_r+0x28>
 8001a68:	6932      	ldr	r2, [r6, #16]
 8001a6a:	3202      	adds	r2, #2
 8001a6c:	0092      	lsls	r2, r2, #2
 8001a6e:	f106 010c 	add.w	r1, r6, #12
 8001a72:	300c      	adds	r0, #12
 8001a74:	f00f f95c 	bl	8010d30 <memcpy>
 8001a78:	2201      	movs	r2, #1
 8001a7a:	4639      	mov	r1, r7
 8001a7c:	4628      	mov	r0, r5
 8001a7e:	f00e feb7 	bl	80107f0 <__lshift>
 8001a82:	9b03      	ldr	r3, [sp, #12]
 8001a84:	3301      	adds	r3, #1
 8001a86:	9308      	str	r3, [sp, #32]
 8001a88:	9b03      	ldr	r3, [sp, #12]
 8001a8a:	444b      	add	r3, r9
 8001a8c:	930a      	str	r3, [sp, #40]	; 0x28
 8001a8e:	9b04      	ldr	r3, [sp, #16]
 8001a90:	f003 0301 	and.w	r3, r3, #1
 8001a94:	46b0      	mov	r8, r6
 8001a96:	9309      	str	r3, [sp, #36]	; 0x24
 8001a98:	4606      	mov	r6, r0
 8001a9a:	9b08      	ldr	r3, [sp, #32]
 8001a9c:	4621      	mov	r1, r4
 8001a9e:	3b01      	subs	r3, #1
 8001aa0:	4658      	mov	r0, fp
 8001aa2:	9304      	str	r3, [sp, #16]
 8001aa4:	f00f fac2 	bl	801102c <quorem>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	3330      	adds	r3, #48	; 0x30
 8001aac:	9006      	str	r0, [sp, #24]
 8001aae:	4641      	mov	r1, r8
 8001ab0:	4658      	mov	r0, fp
 8001ab2:	930b      	str	r3, [sp, #44]	; 0x2c
 8001ab4:	f00f fbe8 	bl	8011288 <__mcmp>
 8001ab8:	4632      	mov	r2, r6
 8001aba:	4681      	mov	r9, r0
 8001abc:	4621      	mov	r1, r4
 8001abe:	4628      	mov	r0, r5
 8001ac0:	f00e ff06 	bl	80108d0 <__mdiff>
 8001ac4:	68c2      	ldr	r2, [r0, #12]
 8001ac6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001ac8:	4607      	mov	r7, r0
 8001aca:	bb02      	cbnz	r2, 8001b0e <_dtoa_r+0xa7e>
 8001acc:	4601      	mov	r1, r0
 8001ace:	4658      	mov	r0, fp
 8001ad0:	f00f fbda 	bl	8011288 <__mcmp>
 8001ad4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	4639      	mov	r1, r7
 8001ada:	4628      	mov	r0, r5
 8001adc:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8001ae0:	f00e fd06 	bl	80104f0 <_Bfree>
 8001ae4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8001ae6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001ae8:	9f08      	ldr	r7, [sp, #32]
 8001aea:	ea43 0102 	orr.w	r1, r3, r2
 8001aee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001af0:	430b      	orrs	r3, r1
 8001af2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001af4:	d10d      	bne.n	8001b12 <_dtoa_r+0xa82>
 8001af6:	2b39      	cmp	r3, #57	; 0x39
 8001af8:	d029      	beq.n	8001b4e <_dtoa_r+0xabe>
 8001afa:	f1b9 0f00 	cmp.w	r9, #0
 8001afe:	dd01      	ble.n	8001b04 <_dtoa_r+0xa74>
 8001b00:	9b06      	ldr	r3, [sp, #24]
 8001b02:	3331      	adds	r3, #49	; 0x31
 8001b04:	9a04      	ldr	r2, [sp, #16]
 8001b06:	7013      	strb	r3, [r2, #0]
 8001b08:	e776      	b.n	80019f8 <_dtoa_r+0x968>
 8001b0a:	4630      	mov	r0, r6
 8001b0c:	e7b9      	b.n	8001a82 <_dtoa_r+0x9f2>
 8001b0e:	2201      	movs	r2, #1
 8001b10:	e7e2      	b.n	8001ad8 <_dtoa_r+0xa48>
 8001b12:	f1b9 0f00 	cmp.w	r9, #0
 8001b16:	db06      	blt.n	8001b26 <_dtoa_r+0xa96>
 8001b18:	9922      	ldr	r1, [sp, #136]	; 0x88
 8001b1a:	ea41 0909 	orr.w	r9, r1, r9
 8001b1e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8001b20:	ea59 0101 	orrs.w	r1, r9, r1
 8001b24:	d120      	bne.n	8001b68 <_dtoa_r+0xad8>
 8001b26:	2a00      	cmp	r2, #0
 8001b28:	ddec      	ble.n	8001b04 <_dtoa_r+0xa74>
 8001b2a:	4659      	mov	r1, fp
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	4628      	mov	r0, r5
 8001b30:	9308      	str	r3, [sp, #32]
 8001b32:	f00e fe5d 	bl	80107f0 <__lshift>
 8001b36:	4621      	mov	r1, r4
 8001b38:	4683      	mov	fp, r0
 8001b3a:	f00f fba5 	bl	8011288 <__mcmp>
 8001b3e:	2800      	cmp	r0, #0
 8001b40:	9b08      	ldr	r3, [sp, #32]
 8001b42:	dc02      	bgt.n	8001b4a <_dtoa_r+0xaba>
 8001b44:	d1de      	bne.n	8001b04 <_dtoa_r+0xa74>
 8001b46:	07da      	lsls	r2, r3, #31
 8001b48:	d5dc      	bpl.n	8001b04 <_dtoa_r+0xa74>
 8001b4a:	2b39      	cmp	r3, #57	; 0x39
 8001b4c:	d1d8      	bne.n	8001b00 <_dtoa_r+0xa70>
 8001b4e:	9a04      	ldr	r2, [sp, #16]
 8001b50:	2339      	movs	r3, #57	; 0x39
 8001b52:	7013      	strb	r3, [r2, #0]
 8001b54:	463b      	mov	r3, r7
 8001b56:	461f      	mov	r7, r3
 8001b58:	3b01      	subs	r3, #1
 8001b5a:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8001b5e:	2a39      	cmp	r2, #57	; 0x39
 8001b60:	d050      	beq.n	8001c04 <_dtoa_r+0xb74>
 8001b62:	3201      	adds	r2, #1
 8001b64:	701a      	strb	r2, [r3, #0]
 8001b66:	e747      	b.n	80019f8 <_dtoa_r+0x968>
 8001b68:	2a00      	cmp	r2, #0
 8001b6a:	dd03      	ble.n	8001b74 <_dtoa_r+0xae4>
 8001b6c:	2b39      	cmp	r3, #57	; 0x39
 8001b6e:	d0ee      	beq.n	8001b4e <_dtoa_r+0xabe>
 8001b70:	3301      	adds	r3, #1
 8001b72:	e7c7      	b.n	8001b04 <_dtoa_r+0xa74>
 8001b74:	9a08      	ldr	r2, [sp, #32]
 8001b76:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001b78:	f802 3c01 	strb.w	r3, [r2, #-1]
 8001b7c:	428a      	cmp	r2, r1
 8001b7e:	d02a      	beq.n	8001bd6 <_dtoa_r+0xb46>
 8001b80:	4659      	mov	r1, fp
 8001b82:	2300      	movs	r3, #0
 8001b84:	220a      	movs	r2, #10
 8001b86:	4628      	mov	r0, r5
 8001b88:	f00e fcd4 	bl	8010534 <__multadd>
 8001b8c:	45b0      	cmp	r8, r6
 8001b8e:	4683      	mov	fp, r0
 8001b90:	f04f 0300 	mov.w	r3, #0
 8001b94:	f04f 020a 	mov.w	r2, #10
 8001b98:	4641      	mov	r1, r8
 8001b9a:	4628      	mov	r0, r5
 8001b9c:	d107      	bne.n	8001bae <_dtoa_r+0xb1e>
 8001b9e:	f00e fcc9 	bl	8010534 <__multadd>
 8001ba2:	4680      	mov	r8, r0
 8001ba4:	4606      	mov	r6, r0
 8001ba6:	9b08      	ldr	r3, [sp, #32]
 8001ba8:	3301      	adds	r3, #1
 8001baa:	9308      	str	r3, [sp, #32]
 8001bac:	e775      	b.n	8001a9a <_dtoa_r+0xa0a>
 8001bae:	f00e fcc1 	bl	8010534 <__multadd>
 8001bb2:	4631      	mov	r1, r6
 8001bb4:	4680      	mov	r8, r0
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	220a      	movs	r2, #10
 8001bba:	4628      	mov	r0, r5
 8001bbc:	f00e fcba 	bl	8010534 <__multadd>
 8001bc0:	4606      	mov	r6, r0
 8001bc2:	e7f0      	b.n	8001ba6 <_dtoa_r+0xb16>
 8001bc4:	f1b9 0f00 	cmp.w	r9, #0
 8001bc8:	9a03      	ldr	r2, [sp, #12]
 8001bca:	bfcc      	ite	gt
 8001bcc:	464f      	movgt	r7, r9
 8001bce:	2701      	movle	r7, #1
 8001bd0:	4417      	add	r7, r2
 8001bd2:	f04f 0800 	mov.w	r8, #0
 8001bd6:	4659      	mov	r1, fp
 8001bd8:	2201      	movs	r2, #1
 8001bda:	4628      	mov	r0, r5
 8001bdc:	9308      	str	r3, [sp, #32]
 8001bde:	f00e fe07 	bl	80107f0 <__lshift>
 8001be2:	4621      	mov	r1, r4
 8001be4:	4683      	mov	fp, r0
 8001be6:	f00f fb4f 	bl	8011288 <__mcmp>
 8001bea:	2800      	cmp	r0, #0
 8001bec:	dcb2      	bgt.n	8001b54 <_dtoa_r+0xac4>
 8001bee:	d102      	bne.n	8001bf6 <_dtoa_r+0xb66>
 8001bf0:	9b08      	ldr	r3, [sp, #32]
 8001bf2:	07db      	lsls	r3, r3, #31
 8001bf4:	d4ae      	bmi.n	8001b54 <_dtoa_r+0xac4>
 8001bf6:	463b      	mov	r3, r7
 8001bf8:	461f      	mov	r7, r3
 8001bfa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8001bfe:	2a30      	cmp	r2, #48	; 0x30
 8001c00:	d0fa      	beq.n	8001bf8 <_dtoa_r+0xb68>
 8001c02:	e6f9      	b.n	80019f8 <_dtoa_r+0x968>
 8001c04:	9a03      	ldr	r2, [sp, #12]
 8001c06:	429a      	cmp	r2, r3
 8001c08:	d1a5      	bne.n	8001b56 <_dtoa_r+0xac6>
 8001c0a:	f10a 0a01 	add.w	sl, sl, #1
 8001c0e:	2331      	movs	r3, #49	; 0x31
 8001c10:	e779      	b.n	8001b06 <_dtoa_r+0xa76>
 8001c12:	4b14      	ldr	r3, [pc, #80]	; (8001c64 <_dtoa_r+0xbd4>)
 8001c14:	f7ff baa7 	b.w	8001166 <_dtoa_r+0xd6>
 8001c18:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	f47f aa80 	bne.w	8001120 <_dtoa_r+0x90>
 8001c20:	4b11      	ldr	r3, [pc, #68]	; (8001c68 <_dtoa_r+0xbd8>)
 8001c22:	f7ff baa0 	b.w	8001166 <_dtoa_r+0xd6>
 8001c26:	f1b9 0f00 	cmp.w	r9, #0
 8001c2a:	dc03      	bgt.n	8001c34 <_dtoa_r+0xba4>
 8001c2c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8001c2e:	2b02      	cmp	r3, #2
 8001c30:	f73f aecb 	bgt.w	80019ca <_dtoa_r+0x93a>
 8001c34:	9f03      	ldr	r7, [sp, #12]
 8001c36:	4621      	mov	r1, r4
 8001c38:	4658      	mov	r0, fp
 8001c3a:	f00f f9f7 	bl	801102c <quorem>
 8001c3e:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8001c42:	f807 3b01 	strb.w	r3, [r7], #1
 8001c46:	9a03      	ldr	r2, [sp, #12]
 8001c48:	1aba      	subs	r2, r7, r2
 8001c4a:	4591      	cmp	r9, r2
 8001c4c:	ddba      	ble.n	8001bc4 <_dtoa_r+0xb34>
 8001c4e:	4659      	mov	r1, fp
 8001c50:	2300      	movs	r3, #0
 8001c52:	220a      	movs	r2, #10
 8001c54:	4628      	mov	r0, r5
 8001c56:	f00e fc6d 	bl	8010534 <__multadd>
 8001c5a:	4683      	mov	fp, r0
 8001c5c:	e7eb      	b.n	8001c36 <_dtoa_r+0xba6>
 8001c5e:	bf00      	nop
 8001c60:	08012adc 	.word	0x08012adc
 8001c64:	08012a3a 	.word	0x08012a3a
 8001c68:	08012a5e 	.word	0x08012a5e

08001c6c <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop

08001c70 <_ZL23dwork_send_dist_handlerP6k_work>:
        }
    }
}

void dwork_send_dist_handler(struct k_work *item)
{
 8001c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c74:	b085      	sub	sp, #20
 8001c76:	2300      	movs	r3, #0
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke3(*(uintptr_t *)&mutex, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_MUTEX_LOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_lock(mutex, timeout);
 8001c78:	4c23      	ldr	r4, [pc, #140]	; (8001d08 <_ZL23dwork_send_dist_handlerP6k_work+0x98>)
 8001c7a:	9001      	str	r0, [sp, #4]
    uint8_t i, cnt = 0;
 8001c7c:	f88d 300f 	strb.w	r3, [sp, #15]
 8001c80:	e003      	b.n	8001c8a <_ZL23dwork_send_dist_handlerP6k_work+0x1a>
	return z_impl_k_sleep(timeout);
 8001c82:	200a      	movs	r0, #10
 8001c84:	2100      	movs	r1, #0
 8001c86:	f00c fcbf 	bl	800e608 <z_impl_k_sleep>
	return z_impl_k_mutex_lock(mutex, timeout);
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	4620      	mov	r0, r4
 8001c90:	f00b fd30 	bl	800d6f4 <z_impl_k_mutex_lock>

    while (k_mutex_lock(&mtx_dwt_dist, K_NO_WAIT)) {
 8001c94:	2800      	cmp	r0, #0
 8001c96:	d1f4      	bne.n	8001c82 <_ZL23dwork_send_dist_handlerP6k_work+0x12>
        k_sleep(K_MSEC(1));
    }

    while (i < NUMBER_OF_NODES) {
 8001c98:	4d1c      	ldr	r5, [pc, #112]	; (8001d0c <_ZL23dwork_send_dist_handlerP6k_work+0x9c>)
 8001c9a:	f89d a00f 	ldrb.w	sl, [sp, #15]
 8001c9e:	4e1c      	ldr	r6, [pc, #112]	; (8001d10 <_ZL23dwork_send_dist_handlerP6k_work+0xa0>)
        if (active_nodes[i] && (dist[i] <= MAX_RANGE_M) ) {
 8001ca0:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8001d14 <_ZL23dwork_send_dist_handlerP6k_work+0xa4>
    while (i < NUMBER_OF_NODES) {
 8001ca4:	4604      	mov	r4, r0
 8001ca6:	f105 0b08 	add.w	fp, r5, #8
        if (active_nodes[i] && (dist[i] <= MAX_RANGE_M) ) {
 8001caa:	f04f 0800 	mov.w	r8, #0
 8001cae:	f815 7f01 	ldrb.w	r7, [r5, #1]!
 8001cb2:	4642      	mov	r2, r8
 8001cb4:	464b      	mov	r3, r9
 8001cb6:	b167      	cbz	r7, 8001cd2 <_ZL23dwork_send_dist_handlerP6k_work+0x62>
 8001cb8:	e9d6 0100 	ldrd	r0, r1, [r6]
 8001cbc:	f7fe fef8 	bl	8000ab0 <__aeabi_dcmple>
 8001cc0:	b138      	cbz	r0, 8001cd2 <_ZL23dwork_send_dist_handlerP6k_work+0x62>
            active_nodes[i] = false;
            cnt++;
 8001cc2:	f10a 0a01 	add.w	sl, sl, #1
            active_nodes[i] = false;
 8001cc6:	f04f 0300 	mov.w	r3, #0
 8001cca:	702b      	strb	r3, [r5, #0]
            cnt++;
 8001ccc:	fa5f fa8a 	uxtb.w	sl, sl
 8001cd0:	463c      	mov	r4, r7
    while (i < NUMBER_OF_NODES) {
 8001cd2:	455d      	cmp	r5, fp
 8001cd4:	f106 0608 	add.w	r6, r6, #8
 8001cd8:	d1e9      	bne.n	8001cae <_ZL23dwork_send_dist_handlerP6k_work+0x3e>
 8001cda:	b10c      	cbz	r4, 8001ce0 <_ZL23dwork_send_dist_handlerP6k_work+0x70>
 8001cdc:	f88d a00f 	strb.w	sl, [sp, #15]
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke1(*(uintptr_t *)&mutex, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
 8001ce0:	4809      	ldr	r0, [pc, #36]	; (8001d08 <_ZL23dwork_send_dist_handlerP6k_work+0x98>)
 8001ce2:	f00b fd8b 	bl	800d7fc <z_impl_k_mutex_unlock>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke4(*(uintptr_t *)&msgq, *(uintptr_t *)&data, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_MSGQ_PUT);
	}
#endif
	compiler_barrier();
	return z_impl_k_msgq_put(msgq, data, timeout);
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f10d 010f 	add.w	r1, sp, #15
 8001cec:	2300      	movs	r3, #0
 8001cee:	480a      	ldr	r0, [pc, #40]	; (8001d18 <_ZL23dwork_send_dist_handlerP6k_work+0xa8>)
 8001cf0:	f00b fc1a 	bl	800d528 <z_impl_k_msgq_put>
    }

    k_mutex_unlock(&mtx_dwt_dist);

    k_msgq_put(&msgq_dwm_dist, &cnt, K_NO_WAIT);
    k_work_reschedule(k_work_delayable_from_work(item), K_SECONDS(PROCESSING_INTERVAL_SEC));
 8001cf4:	9801      	ldr	r0, [sp, #4]
 8001cf6:	f242 7210 	movw	r2, #10000	; 0x2710
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	f00c f836 	bl	800dd6c <k_work_reschedule>
 8001d00:	b005      	add	sp, #20
 8001d02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001d06:	bf00      	nop
 8001d08:	200007b0 	.word	0x200007b0
 8001d0c:	20000d2f 	.word	0x20000d2f
 8001d10:	20000930 	.word	0x20000930
 8001d14:	40140000 	.word	0x40140000
 8001d18:	200007c4 	.word	0x200007c4

08001d1c <dwm_task>:
{
 8001d1c:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8001d20:	b0a5      	sub	sp, #148	; 0x94
    dwt_cb_data_t dwt_cb_data = {0};
 8001d22:	2100      	movs	r1, #0
    atomic_t atomic_twr_status = ATOMIC_INIT((atomic_t) msg_id_t::twr_3_final);
 8001d24:	2309      	movs	r3, #9
    struct k_work_delayable dwork_send_dist = {{{nullptr}}};
 8001d26:	2230      	movs	r2, #48	; 0x30
 8001d28:	a818      	add	r0, sp, #96	; 0x60
    dwt_cb_data_t dwt_cb_data = {0};
 8001d2a:	e9cd 1110 	strd	r1, r1, [sp, #64]	; 0x40
    atomic_t atomic_twr_status = ATOMIC_INIT((atomic_t) msg_id_t::twr_3_final);
 8001d2e:	930b      	str	r3, [sp, #44]	; 0x2c
    dwt_cb_data_t dwt_cb_data = {0};
 8001d30:	9112      	str	r1, [sp, #72]	; 0x48
 8001d32:	4c5e      	ldr	r4, [pc, #376]	; (8001eac <dwm_task+0x190>)
    struct k_work_delayable dwork_send_dist = {{{nullptr}}};
 8001d34:	f00f f80a 	bl	8010d4c <memset>
 8001d38:	e003      	b.n	8001d42 <dwm_task+0x26>
	return z_impl_k_sleep(timeout);
 8001d3a:	200a      	movs	r0, #10
 8001d3c:	2100      	movs	r1, #0
 8001d3e:	f00c fc63 	bl	800e608 <z_impl_k_sleep>
 8001d42:	4620      	mov	r0, r4
 8001d44:	f00b fa00 	bl	800d148 <z_device_is_ready>
    while(!device_is_ready(dwm_dev)) {
 8001d48:	2800      	cmp	r0, #0
 8001d4a:	d0f6      	beq.n	8001d3a <dwm_task+0x1e>
    k_work_init_delayable(&dwork_send_dist, dwork_send_dist_handler);
 8001d4c:	a818      	add	r0, sp, #96	; 0x60
 8001d4e:	4958      	ldr	r1, [pc, #352]	; (8001eb0 <dwm_task+0x194>)
 8001d50:	f00b ffd2 	bl	800dcf8 <k_work_init_delayable>
    dwt_setcallbacks(nullptr, rx_ok_cb, rx_to_cb, rx_err_cb);
 8001d54:	4b57      	ldr	r3, [pc, #348]	; (8001eb4 <dwm_task+0x198>)
 8001d56:	4a58      	ldr	r2, [pc, #352]	; (8001eb8 <dwm_task+0x19c>)
 8001d58:	4958      	ldr	r1, [pc, #352]	; (8001ebc <dwm_task+0x1a0>)
 8001d5a:	2000      	movs	r0, #0
 8001d5c:	f007 ffce 	bl	8009cfc <dwt_setcallbacks>
    dwt_setinterrupt((DWT_INT_RFCG | DWT_INT_RPHE | DWT_INT_RFCE | DWT_INT_RFSL | DWT_INT_RFTO
 8001d60:	4857      	ldr	r0, [pc, #348]	; (8001ec0 <dwm_task+0x1a4>)
 8001d62:	2101      	movs	r1, #1
 8001d64:	f008 f9be 	bl	800a0e4 <dwt_setinterrupt>
	z_impl_k_yield();
 8001d68:	f00c fbb0 	bl	800e4cc <z_impl_k_yield>
    k_work_schedule(&dwork_send_dist, K_SECONDS(PROCESSING_INTERVAL_SEC));
 8001d6c:	f242 7210 	movw	r2, #10000	; 0x2710
 8001d70:	2300      	movs	r3, #0
 8001d72:	a818      	add	r0, sp, #96	; 0x60
 8001d74:	f00b ffcc 	bl	800dd10 <k_work_schedule>
    resp_twr_1_poll_ds_twr(&atomic_twr_status);
 8001d78:	a80b      	add	r0, sp, #44	; 0x2c
 8001d7a:	f00a ffd1 	bl	800cd20 <resp_twr_1_poll_ds_twr>
    uint64_t poll_rx_ts = 0;
 8001d7e:	2700      	movs	r7, #0
 8001d80:	4c50      	ldr	r4, [pc, #320]	; (8001ec4 <dwm_task+0x1a8>)
 8001d82:	f8df b144 	ldr.w	fp, [pc, #324]	; 8001ec8 <dwm_task+0x1ac>
 8001d86:	f8df a144 	ldr.w	sl, [pc, #324]	; 8001ecc <dwm_task+0x1b0>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke4(*(uintptr_t *)&msgq, *(uintptr_t *)&data, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_MSGQ_GET);
	}
#endif
	compiler_barrier();
	return z_impl_k_msgq_get(msgq, data, timeout);
 8001d8a:	4d51      	ldr	r5, [pc, #324]	; (8001ed0 <dwm_task+0x1b4>)
	return z_impl_k_mutex_lock(mutex, timeout);
 8001d8c:	f8df 8144 	ldr.w	r8, [pc, #324]	; 8001ed4 <dwm_task+0x1b8>
 8001d90:	463e      	mov	r6, r7
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke4(*(uintptr_t *)&events, *(uintptr_t *)&num_events, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_POLL);
	}
#endif
	compiler_barrier();
	return z_impl_k_poll(events, num_events, timeout);
 8001d92:	2200      	movs	r2, #0
 8001d94:	2300      	movs	r3, #0
 8001d96:	2101      	movs	r1, #1
 8001d98:	4620      	mov	r0, r4
 8001d9a:	f00d f9f7 	bl	800f18c <z_impl_k_poll>
        while (k_poll(&ev_dwm[0], 1, K_NO_WAIT)) {
 8001d9e:	b120      	cbz	r0, 8001daa <dwm_task+0x8e>
	return z_impl_k_sleep(timeout);
 8001da0:	2100      	movs	r1, #0
 8001da2:	200a      	movs	r0, #10
 8001da4:	f00c fc30 	bl	800e608 <z_impl_k_sleep>
 8001da8:	e7f3      	b.n	8001d92 <dwm_task+0x76>
        if (ev_dwm[0].state != K_POLL_STATE_SIGNALED) {
 8001daa:	68e3      	ldr	r3, [r4, #12]
 8001dac:	f403 23fc 	and.w	r3, r3, #516096	; 0x7e000
 8001db0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001db4:	d1ed      	bne.n	8001d92 <dwm_task+0x76>
        ev_dwm[0].signal->signaled = 0;
 8001db6:	6923      	ldr	r3, [r4, #16]
 8001db8:	6098      	str	r0, [r3, #8]
        ev_dwm[0].state = K_POLL_STATE_NOT_READY;
 8001dba:	68e3      	ldr	r3, [r4, #12]
 8001dbc:	f360 3352 	bfi	r3, r0, #13, #6
 8001dc0:	60e3      	str	r3, [r4, #12]
	return z_impl_k_msgq_get(msgq, data, timeout);
 8001dc2:	220a      	movs	r2, #10
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	a910      	add	r1, sp, #64	; 0x40
 8001dc8:	4628      	mov	r0, r5
 8001dca:	f00b fc09 	bl	800d5e0 <z_impl_k_msgq_get>
        if (k_msgq_get(&msgq_dwt_callback_data, &dwt_cb_data, K_MSEC(1))) {
 8001dce:	4681      	mov	r9, r0
 8001dd0:	b930      	cbnz	r0, 8001de0 <dwm_task+0xc4>
        switch (ev_dwm[0].signal->result) {
 8001dd2:	6923      	ldr	r3, [r4, #16]
 8001dd4:	68db      	ldr	r3, [r3, #12]
 8001dd6:	2b02      	cmp	r3, #2
 8001dd8:	d006      	beq.n	8001de8 <dwm_task+0xcc>
 8001dda:	3b03      	subs	r3, #3
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d8d8      	bhi.n	8001d92 <dwm_task+0x76>
                    resp_twr_1_poll_ds_twr(&atomic_twr_status);
 8001de0:	a80b      	add	r0, sp, #44	; 0x2c
 8001de2:	f00a ff9d 	bl	800cd20 <resp_twr_1_poll_ds_twr>
 8001de6:	e7d4      	b.n	8001d92 <dwm_task+0x76>
 *
 * @return Value of @a target.
 */
static inline atomic_val_t atomic_get(const atomic_t *target)
{
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
 8001de8:	f3bf 8f5b 	dmb	ish
 8001dec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001dee:	f3bf 8f5b 	dmb	ish
                if (atomic_get(&atomic_twr_status) == ((atomic_t) msg_id_t::twr_3_final)) {
 8001df2:	2b09      	cmp	r3, #9
 8001df4:	d035      	beq.n	8001e62 <dwm_task+0x146>
 8001df6:	f3bf 8f5b 	dmb	ish
 8001dfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001dfc:	f3bf 8f5b 	dmb	ish
                } else if (atomic_get(&atomic_twr_status) == ((atomic_t) msg_id_t::twr_2_resp)) {
 8001e00:	2b08      	cmp	r3, #8
 8001e02:	d1c6      	bne.n	8001d92 <dwm_task+0x76>
                    if (!check_correct_recv(&final_msg, sizeof(final_msg), dwt_cb_data.datalength)) {
 8001e04:	f8bd 2044 	ldrh.w	r2, [sp, #68]	; 0x44
 8001e08:	2114      	movs	r1, #20
 8001e0a:	a813      	add	r0, sp, #76	; 0x4c
 8001e0c:	f00a ff7c 	bl	800cd08 <check_correct_recv>
 8001e10:	2800      	cmp	r0, #0
 8001e12:	d0e5      	beq.n	8001de0 <dwm_task+0xc4>
                    resp_tx_ts  = get_tx_timestamp_u64();
 8001e14:	f009 fa48 	bl	800b2a8 <_Z20get_tx_timestamp_u64v>
 8001e18:	e9cd 0108 	strd	r0, r1, [sp, #32]
                    final_rx_ts = get_rx_timestamp_u64();
 8001e1c:	f009 fa5a 	bl	800b2d4 <_Z20get_rx_timestamp_u64v>
 8001e20:	4681      	mov	r9, r0
 8001e22:	9107      	str	r1, [sp, #28]
 8001e24:	e003      	b.n	8001e2e <dwm_task+0x112>
	return z_impl_k_sleep(timeout);
 8001e26:	200a      	movs	r0, #10
 8001e28:	2100      	movs	r1, #0
 8001e2a:	f00c fbed 	bl	800e608 <z_impl_k_sleep>
	return z_impl_k_mutex_lock(mutex, timeout);
 8001e2e:	2200      	movs	r2, #0
 8001e30:	2300      	movs	r3, #0
 8001e32:	4640      	mov	r0, r8
 8001e34:	f00b fc5e 	bl	800d6f4 <z_impl_k_mutex_lock>
                    while(k_mutex_lock(&mtx_dwt_dist, K_NO_WAIT)) {
 8001e38:	2800      	cmp	r0, #0
 8001e3a:	d1f4      	bne.n	8001e26 <dwm_task+0x10a>
                    resp_final_msg_poll_ds_twr(&final_msg, poll_rx_ts, resp_tx_ts, final_rx_ts, dist, active_nodes);
 8001e3c:	9b07      	ldr	r3, [sp, #28]
 8001e3e:	9303      	str	r3, [sp, #12]
 8001e40:	9b08      	ldr	r3, [sp, #32]
 8001e42:	9300      	str	r3, [sp, #0]
 8001e44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001e46:	9301      	str	r3, [sp, #4]
 8001e48:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001e4c:	f8cd 9008 	str.w	r9, [sp, #8]
 8001e50:	463a      	mov	r2, r7
 8001e52:	4633      	mov	r3, r6
 8001e54:	a813      	add	r0, sp, #76	; 0x4c
 8001e56:	f00a ffc1 	bl	800cddc <resp_final_msg_poll_ds_twr>
	return z_impl_k_mutex_unlock(mutex);
 8001e5a:	4640      	mov	r0, r8
 8001e5c:	f00b fcce 	bl	800d7fc <z_impl_k_mutex_unlock>
 8001e60:	e7be      	b.n	8001de0 <dwm_task+0xc4>
                    if (!check_correct_recv(&rx_poll_msg, sizeof(rx_poll_msg), dwt_cb_data.datalength)) {
 8001e62:	f8bd 2044 	ldrh.w	r2, [sp, #68]	; 0x44
 8001e66:	2106      	movs	r1, #6
 8001e68:	a80c      	add	r0, sp, #48	; 0x30
 8001e6a:	f00a ff4d 	bl	800cd08 <check_correct_recv>
 8001e6e:	2800      	cmp	r0, #0
 8001e70:	d0b6      	beq.n	8001de0 <dwm_task+0xc4>
                    poll_rx_ts = get_rx_timestamp_u64();
 8001e72:	f009 fa2f 	bl	800b2d4 <_Z20get_rx_timestamp_u64v>
                    resp_twr_2_resp_ds_twr(&rx_poll_msg, poll_rx_ts, &tx_resp_msg, &atomic_twr_status);
 8001e76:	ab0b      	add	r3, sp, #44	; 0x2c
 8001e78:	9301      	str	r3, [sp, #4]
 8001e7a:	ab0e      	add	r3, sp, #56	; 0x38
 8001e7c:	9300      	str	r3, [sp, #0]
                       (uint8_t) (rx_poll_msg.header.sequence + 1),
 8001e7e:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
                    tx_resp_msg = {
 8001e82:	f8ad 903c 	strh.w	r9, [sp, #60]	; 0x3c
                       (uint8_t) (rx_poll_msg.header.sequence + 1),
 8001e86:	3301      	adds	r3, #1
                    tx_resp_msg = {
 8001e88:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
 8001e8c:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
 8001e90:	ba5b      	rev16	r3, r3
 8001e92:	f8ad 303a 	strh.w	r3, [sp, #58]	; 0x3a
 8001e96:	2308      	movs	r3, #8
                    poll_rx_ts = get_rx_timestamp_u64();
 8001e98:	4607      	mov	r7, r0
                    tx_resp_msg = {
 8001e9a:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
                    resp_twr_2_resp_ds_twr(&rx_poll_msg, poll_rx_ts, &tx_resp_msg, &atomic_twr_status);
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	a80c      	add	r0, sp, #48	; 0x30
                    poll_rx_ts = get_rx_timestamp_u64();
 8001ea4:	460e      	mov	r6, r1
                    resp_twr_2_resp_ds_twr(&rx_poll_msg, poll_rx_ts, &tx_resp_msg, &atomic_twr_status);
 8001ea6:	f00a ff5f 	bl	800cd68 <resp_twr_2_resp_ds_twr>
 8001eaa:	e772      	b.n	8001d92 <dwm_task+0x76>
 8001eac:	080115d0 	.word	0x080115d0
 8001eb0:	08001c71 	.word	0x08001c71
 8001eb4:	0800cc85 	.word	0x0800cc85
 8001eb8:	0800ccdd 	.word	0x0800ccdd
 8001ebc:	0800ccb1 	.word	0x0800ccb1
 8001ec0:	2423d000 	.word	0x2423d000
 8001ec4:	20000424 	.word	0x20000424
 8001ec8:	20000d30 	.word	0x20000d30
 8001ecc:	20000930 	.word	0x20000930
 8001ed0:	200007f8 	.word	0x200007f8
 8001ed4:	200007b0 	.word	0x200007b0

08001ed8 <_ZL18dwork_sync_handlerP6k_work>:
{
    LOG_DBG("Button homeward pressed");
}

static void dwork_sync_handler(struct k_work *item)
{
 8001ed8:	b510      	push	{r4, lr}
    LOG_DBG("Sync delayed work handler");
    set_msg(&sync_msg, false);
 8001eda:	2100      	movs	r1, #0
{
 8001edc:	4604      	mov	r4, r0
    set_msg(&sync_msg, false);
 8001ede:	4805      	ldr	r0, [pc, #20]	; (8001ef4 <_ZL18dwork_sync_handlerP6k_work+0x1c>)
 8001ee0:	f00a fc4e 	bl	800c780 <set_msg>
    k_work_reschedule(k_work_delayable_from_work(item), K_MSEC(5*PERIOD_TIME_MSEC));
 8001ee4:	4620      	mov	r0, r4
 8001ee6:	4a04      	ldr	r2, [pc, #16]	; (8001ef8 <_ZL18dwork_sync_handlerP6k_work+0x20>)
}
 8001ee8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    k_work_reschedule(k_work_delayable_from_work(item), K_MSEC(5*PERIOD_TIME_MSEC));
 8001eec:	2300      	movs	r3, #0
 8001eee:	f00b bf3d 	b.w	800dd6c <k_work_reschedule>
 8001ef2:	bf00      	nop
 8001ef4:	20000000 	.word	0x20000000
 8001ef8:	000255a8 	.word	0x000255a8

08001efc <request_analysis>:
{
 8001efc:	b510      	push	{r4, lr}
    switch (rx_msg->message_type) {
 8001efe:	7883      	ldrb	r3, [r0, #2]
{
 8001f00:	b082      	sub	sp, #8
    switch (rx_msg->message_type) {
 8001f02:	2b01      	cmp	r3, #1
{
 8001f04:	9201      	str	r2, [sp, #4]
 8001f06:	460c      	mov	r4, r1
    switch (rx_msg->message_type) {
 8001f08:	d026      	beq.n	8001f58 <request_analysis+0x5c>
 8001f0a:	d81c      	bhi.n	8001f46 <request_analysis+0x4a>
            strip_ind = &alarm_ind;
 8001f0c:	4928      	ldr	r1, [pc, #160]	; (8001fb0 <request_analysis+0xb4>)
 8001f0e:	9101      	str	r1, [sp, #4]
            set_ind(&strip_ind, K_FOREVER);
 8001f10:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f14:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001f18:	a801      	add	r0, sp, #4
 8001f1a:	f00a f94d 	bl	800c1b8 <set_ind>
            set_buzzer_mode(BUZZER_MODE_CONTINUOUS);
 8001f1e:	2002      	movs	r0, #2
 8001f20:	f00a fc50 	bl	800c7c4 <set_buzzer_mode>
{
	/* This builtin, as described by Intel, is not a traditional
	 * test-and-set operation, but rather an atomic exchange operation. It
	 * writes value into *ptr, and returns the previous contents of *ptr.
	 */
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 8001f24:	f3bf 8f5b 	dmb	ish
 8001f28:	4b22      	ldr	r3, [pc, #136]	; (8001fb4 <request_analysis+0xb8>)
 8001f2a:	2101      	movs	r1, #1
 8001f2c:	e853 2f00 	ldrex	r2, [r3]
 8001f30:	e843 1000 	strex	r0, r1, [r3]
 8001f34:	2800      	cmp	r0, #0
 8001f36:	d1f9      	bne.n	8001f2c <request_analysis+0x30>
 8001f38:	f3bf 8f5b 	dmb	ish
            set_msg(tx_msg, true);
 8001f3c:	4620      	mov	r0, r4
 8001f3e:	f00a fc1f 	bl	800c780 <set_msg>
}
 8001f42:	b002      	add	sp, #8
 8001f44:	bd10      	pop	{r4, pc}
    switch (rx_msg->message_type) {
 8001f46:	3b03      	subs	r3, #3
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d8fa      	bhi.n	8001f42 <request_analysis+0x46>
            set_msg(tx_msg, false);
 8001f4c:	2100      	movs	r1, #0
 8001f4e:	4620      	mov	r0, r4
 8001f50:	f00a fc16 	bl	800c780 <set_msg>
}
 8001f54:	b002      	add	sp, #8
 8001f56:	bd10      	pop	{r4, pc}
            switch (rx_msg->sender_addr) {
 8001f58:	7803      	ldrb	r3, [r0, #0]
 8001f5a:	2b03      	cmp	r3, #3
 8001f5c:	d017      	beq.n	8001f8e <request_analysis+0x92>
            strip_ind = &msg_recv_ind;
 8001f5e:	4b16      	ldr	r3, [pc, #88]	; (8001fb8 <request_analysis+0xbc>)
 8001f60:	9301      	str	r3, [sp, #4]
            set_ind(&strip_ind, K_FOREVER);
 8001f62:	a801      	add	r0, sp, #4
 8001f64:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001f68:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f6c:	f00a f924 	bl	800c1b8 <set_ind>
            strip_ind = &disable_indication;
 8001f70:	4912      	ldr	r1, [pc, #72]	; (8001fbc <request_analysis+0xc0>)
 8001f72:	9101      	str	r1, [sp, #4]
            set_ind(&strip_ind, K_FOREVER);
 8001f74:	a801      	add	r0, sp, #4
 8001f76:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001f7a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f7e:	f00a f91b 	bl	800c1b8 <set_ind>
            set_msg(tx_msg, true);
 8001f82:	2101      	movs	r1, #1
 8001f84:	4620      	mov	r0, r4
 8001f86:	f00a fbfb 	bl	800c780 <set_msg>
}
 8001f8a:	b002      	add	sp, #8
 8001f8c:	bd10      	pop	{r4, pc}
                    set_buzzer_mode(BUZZER_MODE_IDLE);
 8001f8e:	2004      	movs	r0, #4
 8001f90:	f00a fc18 	bl	800c7c4 <set_buzzer_mode>
 8001f94:	f3bf 8f5b 	dmb	ish
 8001f98:	4b06      	ldr	r3, [pc, #24]	; (8001fb4 <request_analysis+0xb8>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	e853 1f00 	ldrex	r1, [r3]
 8001fa0:	e843 2000 	strex	r0, r2, [r3]
 8001fa4:	2800      	cmp	r0, #0
 8001fa6:	d1f9      	bne.n	8001f9c <request_analysis+0xa0>
 8001fa8:	f3bf 8f5b 	dmb	ish
 8001fac:	e7d7      	b.n	8001f5e <request_analysis+0x62>
 8001fae:	bf00      	nop
 8001fb0:	2000034c 	.word	0x2000034c
 8001fb4:	20001488 	.word	0x20001488
 8001fb8:	200003c0 	.word	0x200003c0
 8001fbc:	20000358 	.word	0x20000358

08001fc0 <app_task>:
{
 8001fc0:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
    struct lora_modem_config lora_cfg = {
 8001fc4:	4baa      	ldr	r3, [pc, #680]	; (8002270 <app_task+0x2b0>)
 8001fc6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
{
 8001fc8:	b08b      	sub	sp, #44	; 0x2c
    uint8_t workers_in_safe_zone = 0;
 8001fca:	2400      	movs	r4, #0
    struct lora_modem_config lora_cfg = {
 8001fcc:	f10d 0918 	add.w	r9, sp, #24
 8001fd0:	e889 000f 	stmia.w	r9, {r0, r1, r2, r3}
    uint8_t workers_in_safe_zone = 0;
 8001fd4:	f88d 400b 	strb.w	r4, [sp, #11]
 8001fd8:	48a6      	ldr	r0, [pc, #664]	; (8002274 <app_task+0x2b4>)
 8001fda:	f00b f8b5 	bl	800d148 <z_device_is_ready>
    if (!device_is_ready(lora_dev)) {
 8001fde:	2800      	cmp	r0, #0
 8001fe0:	f000 8137 	beq.w	8002252 <app_task+0x292>
    struct led_strip_indicate_s *strip_ind = &status_ind;
 8001fe4:	4ba4      	ldr	r3, [pc, #656]	; (8002278 <app_task+0x2b8>)
 8001fe6:	4fa5      	ldr	r7, [pc, #660]	; (800227c <app_task+0x2bc>)
 8001fe8:	4da5      	ldr	r5, [pc, #660]	; (8002280 <app_task+0x2c0>)
 8001fea:	f8df a288 	ldr.w	sl, [pc, #648]	; 8002274 <app_task+0x2b4>
 8001fee:	f8df b294 	ldr.w	fp, [pc, #660]	; 8002284 <app_task+0x2c4>
	return z_impl_k_msgq_get(msgq, data, timeout);
 8001ff2:	4ea5      	ldr	r6, [pc, #660]	; (8002288 <app_task+0x2c8>)
    struct led_strip_indicate_s *strip_ind = nullptr;
 8001ff4:	2200      	movs	r2, #0
    struct led_strip_indicate_s *strip_ind = &status_ind;
 8001ff6:	e9cd 2303 	strd	r2, r3, [sp, #12]
    common_kernel_services_init();
 8001ffa:	f00a f9e3 	bl	800c3c4 <common_kernel_services_init>
    k_work_init_delayable(&dwork_sync, dwork_sync_handler);
 8001ffe:	49a3      	ldr	r1, [pc, #652]	; (800228c <app_task+0x2cc>)
 8002000:	48a3      	ldr	r0, [pc, #652]	; (8002290 <app_task+0x2d0>)
 8002002:	f00b fe79 	bl	800dcf8 <k_work_init_delayable>
    set_ind(&strip_ind, K_FOREVER);
 8002006:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800200a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800200e:	a804      	add	r0, sp, #16
 8002010:	f00a f8d2 	bl	800c1b8 <set_ind>
    current_state = recv_state;
 8002014:	4b9f      	ldr	r3, [pc, #636]	; (8002294 <app_task+0x2d4>)
 8002016:	e893 0003 	ldmia.w	r3, {r0, r1}
 800201a:	4b9f      	ldr	r3, [pc, #636]	; (8002298 <app_task+0x2d8>)
 800201c:	e883 0003 	stmia.w	r3, {r0, r1}
    set_buzzer_mode(BUZZER_MODE_SINGLE);
 8002020:	2001      	movs	r0, #1
 8002022:	f00a fbcf 	bl	800c7c4 <set_buzzer_mode>
    k_work_schedule(&dwork_sync, K_NO_WAIT);
 8002026:	2200      	movs	r2, #0
 8002028:	2300      	movs	r3, #0
 800202a:	4899      	ldr	r0, [pc, #612]	; (8002290 <app_task+0x2d0>)
 800202c:	f00b fe70 	bl	800dd10 <k_work_schedule>
    tim_start(K_NO_WAIT, K_MSEC(PERIOD_TIME_MSEC));
 8002030:	f247 7288 	movw	r2, #30600	; 0x7788
 8002034:	2300      	movs	r3, #0
 8002036:	2000      	movs	r0, #0
 8002038:	2100      	movs	r1, #0
 800203a:	f00a fbb3 	bl	800c7a4 <tim_start>
	return z_impl_k_sleep(timeout);
 800203e:	2100      	movs	r1, #0
 8002040:	200a      	movs	r0, #10
 8002042:	f00c fae1 	bl	800e608 <z_impl_k_sleep>
	return z_impl_k_msgq_get(msgq, data, timeout);
 8002046:	2200      	movs	r2, #0
 8002048:	f10d 010b 	add.w	r1, sp, #11
 800204c:	4630      	mov	r0, r6
 800204e:	2300      	movs	r3, #0
 8002050:	f00b fac6 	bl	800d5e0 <z_impl_k_msgq_get>
        if (!k_msgq_get(&msgq_dwm_dist, &workers_in_safe_zone, K_NO_WAIT)) {
 8002054:	b948      	cbnz	r0, 800206a <app_task+0xaa>
            if (sync_msg.workers_in_safe_zone != workers_in_safe_zone) {
 8002056:	f89d 300b 	ldrb.w	r3, [sp, #11]
 800205a:	797a      	ldrb	r2, [r7, #5]
 800205c:	429a      	cmp	r2, r3
 800205e:	d004      	beq.n	800206a <app_task+0xaa>
                set_msg(&sync_msg, false);
 8002060:	4601      	mov	r1, r0
 8002062:	4638      	mov	r0, r7
                sync_msg.workers_in_safe_zone = workers_in_safe_zone;
 8002064:	717b      	strb	r3, [r7, #5]
                set_msg(&sync_msg, false);
 8002066:	f00a fb8b 	bl	800c780 <set_msg>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
 800206a:	f3bf 8f5b 	dmb	ish
 800206e:	682b      	ldr	r3, [r5, #0]
 8002070:	f3bf 8f5b 	dmb	ish
        if (atomic_get(&alarm_is_active)) {
 8002074:	b11b      	cbz	r3, 800207e <app_task+0xbe>
            if (workers_in_safe_zone == AVAILABLE_WORKERS) {
 8002076:	f89d 300b 	ldrb.w	r3, [sp, #11]
 800207a:	2b01      	cmp	r3, #1
 800207c:	d068      	beq.n	8002150 <app_task+0x190>
        if (!wait_app_event()) {
 800207e:	f00a fdc3 	bl	800cc08 <wait_app_event>
 8002082:	2800      	cmp	r0, #0
 8002084:	d0db      	beq.n	800203e <app_task+0x7e>
        switch (get_app_event()) {
 8002086:	f00a fdeb 	bl	800cc60 <get_app_event>
 800208a:	4604      	mov	r4, r0
 800208c:	b348      	cbz	r0, 80020e2 <app_task+0x122>
 800208e:	2801      	cmp	r0, #1
 8002090:	d1d5      	bne.n	800203e <app_task+0x7e>
    };
 8002092:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8002096:	f88d 3015 	strb.w	r3, [sp, #21]
    struct message_s tx_msg = {
 800209a:	2400      	movs	r4, #0
 800209c:	2304      	movs	r3, #4
 800209e:	9404      	str	r4, [sp, #16]
    if (!proc_rx_data(rx_buf, sizeof(rx_buf), &rx_msg, cur_dev_addr)) {
 80020a0:	4a7e      	ldr	r2, [pc, #504]	; (800229c <app_task+0x2dc>)
    struct message_s tx_msg = {
 80020a2:	f88d 3011 	strb.w	r3, [sp, #17]
    if (!proc_rx_data(rx_buf, sizeof(rx_buf), &rx_msg, cur_dev_addr)) {
 80020a6:	487e      	ldr	r0, [pc, #504]	; (80022a0 <app_task+0x2e0>)
    struct message_s tx_msg = {
 80020a8:	f88d 4014 	strb.w	r4, [sp, #20]
    if (!proc_rx_data(rx_buf, sizeof(rx_buf), &rx_msg, cur_dev_addr)) {
 80020ac:	4623      	mov	r3, r4
 80020ae:	2102      	movs	r1, #2
 80020b0:	f00a f9be 	bl	800c430 <proc_rx_data>
 80020b4:	2800      	cmp	r0, #0
 80020b6:	d0c2      	beq.n	800203e <app_task+0x7e>
    switch (rx_msg.direction) {
 80020b8:	4b78      	ldr	r3, [pc, #480]	; (800229c <app_task+0x2dc>)
 80020ba:	78db      	ldrb	r3, [r3, #3]
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d1be      	bne.n	800203e <app_task+0x7e>
            tx_msg.sender_addr = rx_msg.sender_addr;
 80020c0:	4976      	ldr	r1, [pc, #472]	; (800229c <app_task+0x2dc>)
 80020c2:	780b      	ldrb	r3, [r1, #0]
 80020c4:	f88d 3010 	strb.w	r3, [sp, #16]
            tx_msg.message_type = rx_msg.message_type;
 80020c8:	788b      	ldrb	r3, [r1, #2]
 80020ca:	f88d 3012 	strb.w	r3, [sp, #18]
            request_analysis(&rx_msg, &tx_msg, strip_ind);
 80020ce:	4608      	mov	r0, r1
            tx_msg.workers_in_safe_zone = *workers_in_safe_zone;
 80020d0:	f89d 300b 	ldrb.w	r3, [sp, #11]
 80020d4:	f88d 3015 	strb.w	r3, [sp, #21]
            request_analysis(&rx_msg, &tx_msg, strip_ind);
 80020d8:	4622      	mov	r2, r4
 80020da:	a904      	add	r1, sp, #16
 80020dc:	f7ff ff0e 	bl	8001efc <request_analysis>
            break;
 80020e0:	e7ad      	b.n	800203e <app_task+0x7e>
    struct k_msgq *cur_queue = nullptr;
    static struct k_spinlock spin;
    static k_spinlock_key_t key;
    static message_s tx_msg = {0};
    static uint8_t tx_buf[MESSAGE_LEN_IN_BYTES] = {0};
    if (current_state.state == TRANSMIT) {
 80020e2:	4b6d      	ldr	r3, [pc, #436]	; (8002298 <app_task+0x2d8>)
 80020e4:	f893 8004 	ldrb.w	r8, [r3, #4]
 80020e8:	f1b8 0f01 	cmp.w	r8, #1
 80020ec:	d051      	beq.n	8002192 <app_task+0x1d2>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
 80020ee:	f3bf 8f5b 	dmb	ish
 80020f2:	e85b 3f00 	ldrex	r3, [fp]
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	d103      	bne.n	8002102 <app_task+0x142>
 80020fa:	e84b 4200 	strex	r2, r4, [fp]
 80020fe:	2a00      	cmp	r2, #0
 8002100:	d1f7      	bne.n	80020f2 <app_task+0x132>
 8002102:	f3bf 8f5b 	dmb	ish
        current_state = recv_state;
        k_spin_unlock(&spin, key);
        return rc;

    } else {
        if (atomic_cas(&reconfig_modem, 1, 0)) {
 8002106:	d19a      	bne.n	800203e <app_task+0x7e>
 * @return 0 when reception successfully setup, negative on error
 */
static inline int lora_recv_async(const struct device *dev, lora_recv_cb cb,
  lora_recv_error_timeout_cb error_timeout_cb)
{
	const struct lora_driver_api *api =
 8002108:	f8da 8008 	ldr.w	r8, [sl, #8]
		(const struct lora_driver_api *)dev->api;

	return api->recv_async(dev, cb, error_timeout_cb);
 800210c:	4859      	ldr	r0, [pc, #356]	; (8002274 <app_task+0x2b4>)
 800210e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8002112:	4621      	mov	r1, r4
 8002114:	4622      	mov	r2, r4
 8002116:	4798      	blx	r3
	return api->config(dev, config);
 8002118:	f8d8 3000 	ldr.w	r3, [r8]
 800211c:	4855      	ldr	r0, [pc, #340]	; (8002274 <app_task+0x2b4>)
            lora_recv_async(lora_dev, nullptr, nullptr);
            lora_cfg->tx = false;
 800211e:	f88d 4025 	strb.w	r4, [sp, #37]	; 0x25
 8002122:	4649      	mov	r1, r9
 8002124:	4798      	blx	r3
            rc = lora_config(lora_dev, lora_cfg);
            if (!rc) {
 8002126:	b938      	cbnz	r0, 8002138 <app_task+0x178>
	return api->recv_async(dev, cb, error_timeout_cb);
 8002128:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800212c:	4a5d      	ldr	r2, [pc, #372]	; (80022a4 <app_task+0x2e4>)
 800212e:	495e      	ldr	r1, [pc, #376]	; (80022a8 <app_task+0x2e8>)
 8002130:	4850      	ldr	r0, [pc, #320]	; (8002274 <app_task+0x2b4>)
 8002132:	4798      	blx	r3
                rc = lora_recv_async(lora_dev, lora_receive_cb, lora_receive_error_timeout);
                if (rc < 0) {
 8002134:	2800      	cmp	r0, #0
 8002136:	da82      	bge.n	800203e <app_task+0x7e>
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 8002138:	f3bf 8f5b 	dmb	ish
 800213c:	2301      	movs	r3, #1
 800213e:	e85b 2f00 	ldrex	r2, [fp]
 8002142:	e84b 3100 	strex	r1, r3, [fp]
 8002146:	2900      	cmp	r1, #0
 8002148:	d1f9      	bne.n	800213e <app_task+0x17e>
 800214a:	f3bf 8f5b 	dmb	ish
 800214e:	e776      	b.n	800203e <app_task+0x7e>
                set_buzzer_mode(BUZZER_MODE_IDLE);
 8002150:	2004      	movs	r0, #4
 8002152:	f00a fb37 	bl	800c7c4 <set_buzzer_mode>
 8002156:	f3bf 8f5b 	dmb	ish
 800215a:	2300      	movs	r3, #0
 800215c:	e855 2f00 	ldrex	r2, [r5]
 8002160:	e845 3100 	strex	r1, r3, [r5]
 8002164:	2900      	cmp	r1, #0
 8002166:	d1f9      	bne.n	800215c <app_task+0x19c>
 8002168:	f3bf 8f5b 	dmb	ish
                strip_ind = &msg_recv_ind;
 800216c:	4b4f      	ldr	r3, [pc, #316]	; (80022ac <app_task+0x2ec>)
 800216e:	9303      	str	r3, [sp, #12]
                set_ind(&strip_ind, K_FOREVER);
 8002170:	a803      	add	r0, sp, #12
 8002172:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002176:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800217a:	f00a f81d 	bl	800c1b8 <set_ind>
                strip_ind = &disable_indication;
 800217e:	4b4c      	ldr	r3, [pc, #304]	; (80022b0 <app_task+0x2f0>)
 8002180:	9303      	str	r3, [sp, #12]
                set_ind(&strip_ind, K_FOREVER);
 8002182:	a803      	add	r0, sp, #12
 8002184:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002188:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800218c:	f00a f814 	bl	800c1b8 <set_ind>
 8002190:	e775      	b.n	800207e <app_task+0xbe>
        if (!proc_tx_data(cur_queue, tx_buf, sizeof(tx_buf), &tx_msg)) {
 8002192:	4b48      	ldr	r3, [pc, #288]	; (80022b4 <app_task+0x2f4>)
 8002194:	4948      	ldr	r1, [pc, #288]	; (80022b8 <app_task+0x2f8>)
 8002196:	2202      	movs	r2, #2
 8002198:	f00a fa1e 	bl	800c5d8 <proc_tx_data>
 800219c:	2800      	cmp	r0, #0
 800219e:	f43f af4e 	beq.w	800203e <app_task+0x7e>
		:
		: "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	unsigned int tmp;

	__asm__ volatile(
 80021a2:	f04f 0210 	mov.w	r2, #16
 80021a6:	f3ef 8311 	mrs	r3, BASEPRI
 80021aa:	f382 8812 	msr	BASEPRI_MAX, r2
 80021ae:	f3bf 8f6f 	isb	sy
        key = k_spin_lock(&spin);
 80021b2:	4a42      	ldr	r2, [pc, #264]	; (80022bc <app_task+0x2fc>)
 80021b4:	482f      	ldr	r0, [pc, #188]	; (8002274 <app_task+0x2b4>)
 80021b6:	6013      	str	r3, [r2, #0]
	const struct lora_driver_api *api =
 80021b8:	f8da 3008 	ldr.w	r3, [sl, #8]
	return api->recv_async(dev, cb, error_timeout_cb);
 80021bc:	9301      	str	r3, [sp, #4]
 80021be:	4622      	mov	r2, r4
 80021c0:	691b      	ldr	r3, [r3, #16]
 80021c2:	4621      	mov	r1, r4
 80021c4:	4798      	blx	r3
	return api->config(dev, config);
 80021c6:	9b01      	ldr	r3, [sp, #4]
 80021c8:	482a      	ldr	r0, [pc, #168]	; (8002274 <app_task+0x2b4>)
 80021ca:	681b      	ldr	r3, [r3, #0]
        lora_cfg->tx = true;
 80021cc:	f88d 8025 	strb.w	r8, [sp, #37]	; 0x25
 80021d0:	4649      	mov	r1, r9
 80021d2:	4798      	blx	r3
        if (rc < 0) {
 80021d4:	2800      	cmp	r0, #0
 80021d6:	db1f      	blt.n	8002218 <app_task+0x258>
	return api->send(dev, data, data_len);
 80021d8:	9b01      	ldr	r3, [sp, #4]
 80021da:	4937      	ldr	r1, [pc, #220]	; (80022b8 <app_task+0x2f8>)
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	4825      	ldr	r0, [pc, #148]	; (8002274 <app_task+0x2b4>)
 80021e0:	2202      	movs	r2, #2
 80021e2:	4798      	blx	r3
        if (rc < 0) {
 80021e4:	2800      	cmp	r0, #0
 80021e6:	db3b      	blt.n	8002260 <app_task+0x2a0>
 80021e8:	f3bf 8f5b 	dmb	ish
 80021ec:	2301      	movs	r3, #1
 80021ee:	e85b 2f00 	ldrex	r2, [fp]
 80021f2:	e84b 3100 	strex	r1, r3, [fp]
 80021f6:	2900      	cmp	r1, #0
 80021f8:	d1f9      	bne.n	80021ee <app_task+0x22e>
 80021fa:	f3bf 8f5b 	dmb	ish
        current_state = recv_state;
 80021fe:	4a25      	ldr	r2, [pc, #148]	; (8002294 <app_task+0x2d4>)
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
 8002200:	4b2e      	ldr	r3, [pc, #184]	; (80022bc <app_task+0x2fc>)
 8002202:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002206:	4a24      	ldr	r2, [pc, #144]	; (8002298 <app_task+0x2d8>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	e882 0003 	stmia.w	r2, {r0, r1}
 800220e:	f383 8811 	msr	BASEPRI, r3
 8002212:	f3bf 8f6f 	isb	sy
        return rc;
 8002216:	e712      	b.n	800203e <app_task+0x7e>
	return z_impl_k_msgq_put(msgq, data, timeout);
 8002218:	4926      	ldr	r1, [pc, #152]	; (80022b4 <app_task+0x2f4>)
 800221a:	2300      	movs	r3, #0
 800221c:	4620      	mov	r0, r4
 800221e:	2200      	movs	r2, #0
 8002220:	f00b f982 	bl	800d528 <z_impl_k_msgq_put>
            current_state = recv_state;
 8002224:	4b1b      	ldr	r3, [pc, #108]	; (8002294 <app_task+0x2d4>)
 8002226:	e893 0003 	ldmia.w	r3, {r0, r1}
 800222a:	4b1b      	ldr	r3, [pc, #108]	; (8002298 <app_task+0x2d8>)
 800222c:	e883 0003 	stmia.w	r3, {r0, r1}
 8002230:	f3bf 8f5b 	dmb	ish
 8002234:	e85b 3f00 	ldrex	r3, [fp]
 8002238:	e84b 8200 	strex	r2, r8, [fp]
 800223c:	2a00      	cmp	r2, #0
 800223e:	d1f9      	bne.n	8002234 <app_task+0x274>
 8002240:	f3bf 8f5b 	dmb	ish
 8002244:	4b1d      	ldr	r3, [pc, #116]	; (80022bc <app_task+0x2fc>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f383 8811 	msr	BASEPRI, r3
 800224c:	f3bf 8f6f 	isb	sy
            return rc;
 8002250:	e6f5      	b.n	800203e <app_task+0x7e>
	return z_impl_k_sleep(timeout);
 8002252:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002256:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800225a:	f00c f9d5 	bl	800e608 <z_impl_k_sleep>
 800225e:	e6c1      	b.n	8001fe4 <app_task+0x24>
	return z_impl_k_msgq_put(msgq, data, timeout);
 8002260:	4914      	ldr	r1, [pc, #80]	; (80022b4 <app_task+0x2f4>)
 8002262:	4620      	mov	r0, r4
 8002264:	2200      	movs	r2, #0
 8002266:	2300      	movs	r3, #0
 8002268:	f00b f95e 	bl	800d528 <z_impl_k_msgq_put>
 800226c:	e7bc      	b.n	80021e8 <app_task+0x228>
 800226e:	bf00      	nop
 8002270:	080119a0 	.word	0x080119a0
 8002274:	080115e8 	.word	0x080115e8
 8002278:	20000418 	.word	0x20000418
 800227c:	20000000 	.word	0x20000000
 8002280:	20001488 	.word	0x20001488
 8002284:	2000149c 	.word	0x2000149c
 8002288:	200007c4 	.word	0x200007c4
 800228c:	08001ed9 	.word	0x08001ed9
 8002290:	20000970 	.word	0x20000970
 8002294:	08012800 	.word	0x08012800
 8002298:	20001490 	.word	0x20001490
 800229c:	20000d4c 	.word	0x20000d4c
 80022a0:	20000d48 	.word	0x20000d48
 80022a4:	0800bc09 	.word	0x0800bc09
 80022a8:	0800bc95 	.word	0x0800bc95
 80022ac:	200003c0 	.word	0x200003c0
 80022b0:	20000358 	.word	0x20000358
 80022b4:	20000d40 	.word	0x20000d40
 80022b8:	20000d3c 	.word	0x20000d3c
 80022bc:	20000d38 	.word	0x20000d38

080022c0 <work_button_pressed_handler_dev>:

void work_button_pressed_handler_dev(struct gpio_dt_spec *irq_gpio)
{
    /* For this device do nothing */
}
 80022c0:	4770      	bx	lr
 80022c2:	bf00      	nop

080022c4 <arch_printk_char_out>:
{
	ARG_UNUSED(c);

	/* do nothing */
	return 0;
}
 80022c4:	2000      	movs	r0, #0
 80022c6:	4770      	bx	lr

080022c8 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
 80022c8:	680b      	ldr	r3, [r1, #0]
	return _char_out(c);
 80022ca:	4a02      	ldr	r2, [pc, #8]	; (80022d4 <char_out+0xc>)
	ctx->count++;
 80022cc:	3301      	adds	r3, #1
	return _char_out(c);
 80022ce:	6812      	ldr	r2, [r2, #0]
	ctx->count++;
 80022d0:	600b      	str	r3, [r1, #0]
	return _char_out(c);
 80022d2:	4710      	bx	r2
 80022d4:	20000008 	.word	0x20000008

080022d8 <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
 80022d8:	b40f      	push	{r0, r1, r2, r3}
 80022da:	b510      	push	{r4, lr}
 80022dc:	b082      	sub	sp, #8
 80022de:	ab04      	add	r3, sp, #16
		struct out_context ctx = { 0 };
 80022e0:	2400      	movs	r4, #0
{
 80022e2:	f853 2b04 	ldr.w	r2, [r3], #4
		cbvprintf(char_out, &ctx, fmt, ap);
 80022e6:	4805      	ldr	r0, [pc, #20]	; (80022fc <printk+0x24>)
	va_list ap;

	va_start(ap, fmt);
 80022e8:	9300      	str	r3, [sp, #0]
		cbvprintf(char_out, &ctx, fmt, ap);
 80022ea:	a901      	add	r1, sp, #4
		struct out_context ctx = { 0 };
 80022ec:	9401      	str	r4, [sp, #4]
		cbvprintf(char_out, &ctx, fmt, ap);
 80022ee:	f000 f8e1 	bl	80024b4 <cbvprintf>

	vprintk(fmt, ap);

	va_end(ap);
}
 80022f2:	b002      	add	sp, #8
 80022f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80022f8:	b004      	add	sp, #16
 80022fa:	4770      	bx	lr
 80022fc:	080022c9 	.word	0x080022c9

08002300 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
 8002300:	468c      	mov	ip, r1
 8002302:	4604      	mov	r4, r0
 8002304:	4611      	mov	r1, r2
 8002306:	b508      	push	{r3, lr}
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
 8002308:	461a      	mov	r2, r3
 800230a:	4660      	mov	r0, ip
 800230c:	47a0      	blx	r4
	return z_impl_z_current_get();
 800230e:	f00c f9a7 	bl	800e660 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
 8002312:	f001 f889 	bl	8003428 <z_impl_k_thread_abort>
 8002316:	bf00      	nop

08002318 <free_list_add>:
	void *cmem = &buf[c];

	if (big_heap(h)) {
		return ((uint32_t *)cmem)[f];
	} else {
		return ((uint16_t *)cmem)[f];
 8002318:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
	h->free_bytes += chunksz_to_bytes(h, chunk_size(h, c));
#endif
}

static void free_list_add(struct z_heap *h, chunkid_t c)
{
 800231c:	b570      	push	{r4, r5, r6, lr}
 800231e:	885b      	ldrh	r3, [r3, #2]
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
}

static inline chunksz_t chunk_size(struct z_heap *h, chunkid_t c)
{
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
 8002320:	085b      	lsrs	r3, r3, #1
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
	return 31 - __builtin_clz(usable_sz);
 8002322:	fab3 f383 	clz	r3, r3
 8002326:	f1c3 031f 	rsb	r3, r3, #31
 800232a:	eb00 0483 	add.w	r4, r0, r3, lsl #2
	void *cmem = &buf[c];
 800232e:	00ca      	lsls	r2, r1, #3
		((uint16_t *)cmem)[f] = val;
 8002330:	1d15      	adds	r5, r2, #4
 8002332:	f102 0c06 	add.w	ip, r2, #6
	if (b->next == 0U) {
 8002336:	6922      	ldr	r2, [r4, #16]
 8002338:	fa1f fe81 	uxth.w	lr, r1
 800233c:	b95a      	cbnz	r2, 8002356 <free_list_add+0x3e>
		h->avail_buckets |= BIT(bidx);
 800233e:	68c2      	ldr	r2, [r0, #12]
 8002340:	2601      	movs	r6, #1
 8002342:	fa06 f303 	lsl.w	r3, r6, r3
 8002346:	431a      	orrs	r2, r3
 8002348:	60c2      	str	r2, [r0, #12]
		b->next = c;
 800234a:	6121      	str	r1, [r4, #16]
 800234c:	f820 e005 	strh.w	lr, [r0, r5]
 8002350:	f820 e00c 	strh.w	lr, [r0, ip]
	if (!solo_free_header(h, c)) {
		int bidx = bucket_idx(h, chunk_size(h, c));
		free_list_add_bidx(h, c, bidx);
	}
}
 8002354:	bd70      	pop	{r4, r5, r6, pc}
	void *cmem = &buf[c];
 8002356:	00d3      	lsls	r3, r2, #3
		return ((uint16_t *)cmem)[f];
 8002358:	3304      	adds	r3, #4
 800235a:	5ac1      	ldrh	r1, [r0, r3]
		((uint16_t *)cmem)[f] = val;
 800235c:	5341      	strh	r1, [r0, r5]
 800235e:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8002362:	f820 200c 	strh.w	r2, [r0, ip]
 8002366:	f8a1 e006 	strh.w	lr, [r1, #6]
 800236a:	f820 e003 	strh.w	lr, [r0, r3]
 800236e:	bd70      	pop	{r4, r5, r6, pc}

08002370 <sys_heap_init>:
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");
	}

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
	bytes -= heap_footer_bytes(bytes);
 8002370:	f1a2 0c04 	sub.w	ip, r2, #4

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
 8002374:	448c      	add	ip, r1
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
 8002376:	1dca      	adds	r2, r1, #7
 8002378:	f022 0207 	bic.w	r2, r2, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
 800237c:	f02c 0c07 	bic.w	ip, ip, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
 8002380:	ebac 0c02 	sub.w	ip, ip, r2
{
 8002384:	b430      	push	{r4, r5}
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
 8002386:	ea4f 05dc 	mov.w	r5, ip, lsr #3

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");

	struct z_heap *h = (struct z_heap *)addr;
	heap->heap = h;
 800238a:	6002      	str	r2, [r0, #0]
	return 31 - __builtin_clz(usable_sz);
 800238c:	fab5 f085 	clz	r0, r5
	h->free_bytes = 0;
	h->allocated_bytes = 0;
#endif

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
 8002390:	f1c0 0124 	rsb	r1, r0, #36	; 0x24
 8002394:	0089      	lsls	r1, r1, #2
	h->avail_buckets = 0;
 8002396:	2400      	movs	r4, #0
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
 8002398:	3107      	adds	r1, #7
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");

	for (int i = 0; i < nb_buckets; i++) {
 800239a:	f1d0 0020 	rsbs	r0, r0, #32
	h->avail_buckets = 0;
 800239e:	e9c2 5402 	strd	r5, r4, [r2, #8]
 80023a2:	ea4f 01d1 	mov.w	r1, r1, lsr #3
	for (int i = 0; i < nb_buckets; i++) {
 80023a6:	d007      	beq.n	80023b8 <sys_heap_init+0x48>
 80023a8:	f102 030c 	add.w	r3, r2, #12
 80023ac:	eb03 0080 	add.w	r0, r3, r0, lsl #2
		h->buckets[i].next = 0;
 80023b0:	f843 4f04 	str.w	r4, [r3, #4]!
	for (int i = 0; i < nb_buckets; i++) {
 80023b4:	4283      	cmp	r3, r0
 80023b6:	d1fb      	bne.n	80023b0 <sys_heap_init+0x40>
		((uint16_t *)cmem)[f] = val;
 80023b8:	2300      	movs	r3, #0
 80023ba:	8013      	strh	r3, [r2, #0]
	chunk_set(h, c, SIZE_AND_USED, size << 1);
 80023bc:	004b      	lsls	r3, r1, #1
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
 80023be:	1a6d      	subs	r5, r5, r1
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
 80023c0:	f043 0301 	orr.w	r3, r3, #1
		((uint16_t *)cmem)[f] = val;
 80023c4:	eb02 00c1 	add.w	r0, r2, r1, lsl #3
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
 80023c8:	8053      	strh	r3, [r2, #2]
	chunk_set(h, c, SIZE_AND_USED, size << 1);
 80023ca:	006c      	lsls	r4, r5, #1
		((uint16_t *)cmem)[f] = val;
 80023cc:	eb02 030c 	add.w	r3, r2, ip
 80023d0:	8044      	strh	r4, [r0, #2]
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
 80023d2:	2001      	movs	r0, #1
		((uint16_t *)cmem)[f] = val;
 80023d4:	f822 1031 	strh.w	r1, [r2, r1, lsl #3]
 80023d8:	f822 500c 	strh.w	r5, [r2, ip]
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
 80023dc:	8058      	strh	r0, [r3, #2]
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
}
 80023de:	bc30      	pop	{r4, r5}
	free_list_add(h, chunk0_size);
 80023e0:	4610      	mov	r0, r2
 80023e2:	f7ff bf99 	b.w	8002318 <free_list_add>
 80023e6:	bf00      	nop

080023e8 <encode_uint>:
 */
static char *encode_uint(uint_value_type value,
			 struct conversion *conv,
			 char *bps,
			 const char *bpe)
{
 80023e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023ec:	4692      	mov	sl, r2
 80023ee:	4698      	mov	r8, r3
	bool upcase = isupper((int)conv->specifier);
 80023f0:	78d3      	ldrb	r3, [r2, #3]
 80023f2:	4a2f      	ldr	r2, [pc, #188]	; (80024b0 <encode_uint+0xc8>)
{
 80023f4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80023f6:	f813 9002 	ldrb.w	r9, [r3, r2]
	switch (specifier) {
 80023fa:	2b6f      	cmp	r3, #111	; 0x6f
{
 80023fc:	4604      	mov	r4, r0
 80023fe:	460d      	mov	r5, r1
 8002400:	f009 0903 	and.w	r9, r9, #3
	switch (specifier) {
 8002404:	d03e      	beq.n	8002484 <encode_uint+0x9c>
 8002406:	d938      	bls.n	800247a <encode_uint+0x92>
 8002408:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
 800240c:	2b70      	cmp	r3, #112	; 0x70
 800240e:	d036      	beq.n	800247e <encode_uint+0x96>
 8002410:	270a      	movs	r7, #10
		return 10;
 8002412:	46bb      	mov	fp, r7
	const unsigned int radix = conversion_radix(conv->specifier);
	char *bp = bps + (bpe - bps);
 8002414:	e00c      	b.n	8002430 <encode_uint+0x48>

	do {
		unsigned int lsv = (unsigned int)(value % radix);

		*--bp = (lsv <= 9) ? ('0' + lsv)
 8002416:	f10c 0357 	add.w	r3, ip, #87	; 0x57
 800241a:	b2db      	uxtb	r3, r3
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
		value /= radix;
	} while ((value != 0) && (bps < bp));
 800241c:	42bc      	cmp	r4, r7
		*--bp = (lsv <= 9) ? ('0' + lsv)
 800241e:	f806 3d01 	strb.w	r3, [r6, #-1]!
	} while ((value != 0) && (bps < bp));
 8002422:	f175 0300 	sbcs.w	r3, r5, #0
 8002426:	d31b      	bcc.n	8002460 <encode_uint+0x78>
 8002428:	4546      	cmp	r6, r8
		value /= radix;
 800242a:	4604      	mov	r4, r0
 800242c:	460d      	mov	r5, r1
	} while ((value != 0) && (bps < bp));
 800242e:	d917      	bls.n	8002460 <encode_uint+0x78>
		unsigned int lsv = (unsigned int)(value % radix);
 8002430:	4620      	mov	r0, r4
 8002432:	4629      	mov	r1, r5
 8002434:	463a      	mov	r2, r7
 8002436:	2300      	movs	r3, #0
 8002438:	f7fe fba0 	bl	8000b7c <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
 800243c:	fa5f fc82 	uxtb.w	ip, r2
 8002440:	2a09      	cmp	r2, #9
 8002442:	f10c 0330 	add.w	r3, ip, #48	; 0x30
 8002446:	d9e8      	bls.n	800241a <encode_uint+0x32>
 8002448:	f1b9 0f01 	cmp.w	r9, #1
 800244c:	d1e3      	bne.n	8002416 <encode_uint+0x2e>
 800244e:	f10c 0337 	add.w	r3, ip, #55	; 0x37
 8002452:	b2db      	uxtb	r3, r3
	} while ((value != 0) && (bps < bp));
 8002454:	42bc      	cmp	r4, r7
		*--bp = (lsv <= 9) ? ('0' + lsv)
 8002456:	f806 3d01 	strb.w	r3, [r6, #-1]!
	} while ((value != 0) && (bps < bp));
 800245a:	f175 0300 	sbcs.w	r3, r5, #0
 800245e:	d2e3      	bcs.n	8002428 <encode_uint+0x40>

	/* Record required alternate forms.  This can be determined
	 * from the radix without re-checking specifier.
	 */
	if (conv->flag_hash) {
 8002460:	f89a 3000 	ldrb.w	r3, [sl]
 8002464:	069b      	lsls	r3, r3, #26
 8002466:	d505      	bpl.n	8002474 <encode_uint+0x8c>
		if (radix == 8) {
 8002468:	f1bb 0f08 	cmp.w	fp, #8
 800246c:	d00d      	beq.n	800248a <encode_uint+0xa2>
			conv->altform_0 = true;
		} else if (radix == 16) {
 800246e:	f1bb 0f10 	cmp.w	fp, #16
 8002472:	d013      	beq.n	800249c <encode_uint+0xb4>
			;
		}
	}

	return bp;
}
 8002474:	4630      	mov	r0, r6
 8002476:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
 800247a:	2b58      	cmp	r3, #88	; 0x58
 800247c:	d1c8      	bne.n	8002410 <encode_uint+0x28>
 800247e:	2710      	movs	r7, #16
		return 16;
 8002480:	46bb      	mov	fp, r7
 8002482:	e7d5      	b.n	8002430 <encode_uint+0x48>
	switch (specifier) {
 8002484:	2708      	movs	r7, #8
 8002486:	46bb      	mov	fp, r7
 8002488:	e7d2      	b.n	8002430 <encode_uint+0x48>
			conv->altform_0 = true;
 800248a:	f89a 3002 	ldrb.w	r3, [sl, #2]
 800248e:	f043 0308 	orr.w	r3, r3, #8
 8002492:	f88a 3002 	strb.w	r3, [sl, #2]
}
 8002496:	4630      	mov	r0, r6
 8002498:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			conv->altform_0c = true;
 800249c:	f89a 3002 	ldrb.w	r3, [sl, #2]
 80024a0:	f043 0310 	orr.w	r3, r3, #16
 80024a4:	f88a 3002 	strb.w	r3, [sl, #2]
}
 80024a8:	4630      	mov	r0, r6
 80024aa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80024ae:	bf00      	nop
 80024b0:	08012919 	.word	0x08012919

080024b4 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
 80024b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024b8:	4683      	mov	fp, r0
 80024ba:	b091      	sub	sp, #68	; 0x44
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
 80024bc:	7810      	ldrb	r0, [r2, #0]
{
 80024be:	9302      	str	r3, [sp, #8]
	while (*fp != 0) {
 80024c0:	b188      	cbz	r0, 80024e6 <cbvprintf+0x32>
 80024c2:	4616      	mov	r6, r2
 80024c4:	460c      	mov	r4, r1
	size_t count = 0;
 80024c6:	2500      	movs	r5, #0
			conv->flag_plus = true;
 80024c8:	465f      	mov	r7, fp
		if (*fp != '%') {
 80024ca:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
 80024cc:	f106 0801 	add.w	r8, r6, #1
		if (*fp != '%') {
 80024d0:	d00c      	beq.n	80024ec <cbvprintf+0x38>
			OUTC(*fp++);
 80024d2:	4621      	mov	r1, r4
 80024d4:	47b8      	blx	r7
 80024d6:	2800      	cmp	r0, #0
 80024d8:	db05      	blt.n	80024e6 <cbvprintf+0x32>
 80024da:	3501      	adds	r5, #1
 80024dc:	4646      	mov	r6, r8
	while (*fp != 0) {
 80024de:	7830      	ldrb	r0, [r6, #0]
 80024e0:	2800      	cmp	r0, #0
 80024e2:	d1f2      	bne.n	80024ca <cbvprintf+0x16>
			OUTC(' ');
			--width;
		}
	}

	return count;
 80024e4:	4628      	mov	r0, r5
#undef OUTS
#undef OUTC
}
 80024e6:	b011      	add	sp, #68	; 0x44
 80024e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (*sp == '%') {
 80024ec:	7873      	ldrb	r3, [r6, #1]
		} state = {
 80024ee:	2100      	movs	r1, #0
	if (*sp == '%') {
 80024f0:	2b25      	cmp	r3, #37	; 0x25
		} state = {
 80024f2:	e9cd 110a 	strd	r1, r1, [sp, #40]	; 0x28
 80024f6:	e9cd 110c 	strd	r1, r1, [sp, #48]	; 0x30
 80024fa:	e9cd 110e 	strd	r1, r1, [sp, #56]	; 0x38
	if (*sp == '%') {
 80024fe:	f000 80ea 	beq.w	80026d6 <cbvprintf+0x222>
 8002502:	468c      	mov	ip, r1
 8002504:	4608      	mov	r0, r1
 8002506:	468e      	mov	lr, r1
 8002508:	4689      	mov	r9, r1
		switch (*sp) {
 800250a:	f1a3 0220 	sub.w	r2, r3, #32
 800250e:	2a10      	cmp	r2, #16
 8002510:	d80a      	bhi.n	8002528 <cbvprintf+0x74>
 8002512:	e8df f002 	tbb	[pc, r2]
 8002516:	09d8      	.short	0x09d8
 8002518:	0909d509 	.word	0x0909d509
 800251c:	09090909 	.word	0x09090909
 8002520:	dd09da09 	.word	0xdd09da09
 8002524:	0909      	.short	0x0909
 8002526:	d1          	.byte	0xd1
 8002527:	00          	.byte	0x00
 8002528:	f1b9 0f00 	cmp.w	r9, #0
 800252c:	d005      	beq.n	800253a <cbvprintf+0x86>
 800252e:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 8002532:	f042 0204 	orr.w	r2, r2, #4
 8002536:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
 800253a:	f1be 0f00 	cmp.w	lr, #0
 800253e:	d005      	beq.n	800254c <cbvprintf+0x98>
 8002540:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 8002544:	f042 0208 	orr.w	r2, r2, #8
 8002548:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
 800254c:	b128      	cbz	r0, 800255a <cbvprintf+0xa6>
 800254e:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 8002552:	f042 0210 	orr.w	r2, r2, #16
 8002556:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
 800255a:	f1bc 0f00 	cmp.w	ip, #0
 800255e:	d005      	beq.n	800256c <cbvprintf+0xb8>
 8002560:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 8002564:	f042 0220 	orr.w	r2, r2, #32
 8002568:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
 800256c:	b129      	cbz	r1, 800257a <cbvprintf+0xc6>
 800256e:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 8002572:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002576:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
 800257a:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 800257e:	f002 0144 	and.w	r1, r2, #68	; 0x44
 8002582:	2944      	cmp	r1, #68	; 0x44
 8002584:	f000 8198 	beq.w	80028b8 <cbvprintf+0x404>
	conv->width_present = true;
 8002588:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
 800258c:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
 800258e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002592:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
 8002596:	f000 8171 	beq.w	800287c <cbvprintf+0x3c8>
	while (isdigit((int)(unsigned char)*sp)) {
 800259a:	f8df c268 	ldr.w	ip, [pc, #616]	; 8002804 <cbvprintf+0x350>
 800259e:	f81c 2003 	ldrb.w	r2, [ip, r3]
 80025a2:	0752      	lsls	r2, r2, #29
 80025a4:	4618      	mov	r0, r3
 80025a6:	4641      	mov	r1, r8
	size_t val = 0;
 80025a8:	bf48      	it	mi
 80025aa:	2200      	movmi	r2, #0
	while (isdigit((int)(unsigned char)*sp)) {
 80025ac:	d517      	bpl.n	80025de <cbvprintf+0x12a>
 80025ae:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80025b2:	f81c e003 	ldrb.w	lr, [ip, r3]
		val = 10U * val + *sp++ - '0';
 80025b6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80025ba:	eb00 0242 	add.w	r2, r0, r2, lsl #1
	while (isdigit((int)(unsigned char)*sp)) {
 80025be:	f01e 0f04 	tst.w	lr, #4
		val = 10U * val + *sp++ - '0';
 80025c2:	f1a2 0230 	sub.w	r2, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
 80025c6:	4618      	mov	r0, r3
 80025c8:	d1f1      	bne.n	80025ae <cbvprintf+0xfa>
	if (sp != wp) {
 80025ca:	4588      	cmp	r8, r1
 80025cc:	d007      	beq.n	80025de <cbvprintf+0x12a>
		conv->unsupported |= ((conv->width_value < 0)
 80025ce:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
		conv->width_value = width;
 80025d2:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
 80025d4:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
 80025d6:	f362 0041 	bfi	r0, r2, #1, #1
 80025da:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
	conv->prec_present = (*sp == '.');
 80025de:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
 80025e2:	2b2e      	cmp	r3, #46	; 0x2e
 80025e4:	bf0c      	ite	eq
 80025e6:	2001      	moveq	r0, #1
 80025e8:	2000      	movne	r0, #0
 80025ea:	f360 0241 	bfi	r2, r0, #1, #1
 80025ee:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
 80025f2:	d12a      	bne.n	800264a <cbvprintf+0x196>
	if (*sp == '*') {
 80025f4:	784b      	ldrb	r3, [r1, #1]
 80025f6:	2b2a      	cmp	r3, #42	; 0x2a
 80025f8:	f000 8163 	beq.w	80028c2 <cbvprintf+0x40e>
	while (isdigit((int)(unsigned char)*sp)) {
 80025fc:	f8df c204 	ldr.w	ip, [pc, #516]	; 8002804 <cbvprintf+0x350>
 8002600:	f81c 2003 	ldrb.w	r2, [ip, r3]
 8002604:	f012 0204 	ands.w	r2, r2, #4
 8002608:	4618      	mov	r0, r3
	++sp;
 800260a:	f101 0101 	add.w	r1, r1, #1
	while (isdigit((int)(unsigned char)*sp)) {
 800260e:	bf08      	it	eq
 8002610:	4610      	moveq	r0, r2
 8002612:	d00f      	beq.n	8002634 <cbvprintf+0x180>
	size_t val = 0;
 8002614:	2200      	movs	r2, #0
	while (isdigit((int)(unsigned char)*sp)) {
 8002616:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800261a:	f81c e003 	ldrb.w	lr, [ip, r3]
		val = 10U * val + *sp++ - '0';
 800261e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002622:	eb00 0242 	add.w	r2, r0, r2, lsl #1
	while (isdigit((int)(unsigned char)*sp)) {
 8002626:	f01e 0f04 	tst.w	lr, #4
		val = 10U * val + *sp++ - '0';
 800262a:	f1a2 0230 	sub.w	r2, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
 800262e:	4618      	mov	r0, r3
 8002630:	d1f1      	bne.n	8002616 <cbvprintf+0x162>
			      || (prec != (size_t)conv->prec_value));
 8002632:	0fd0      	lsrs	r0, r2, #31
	conv->prec_value = prec;
 8002634:	920e      	str	r2, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
 8002636:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 800263a:	f3c2 0c40 	ubfx	ip, r2, #1, #1
 800263e:	ea40 000c 	orr.w	r0, r0, ip
 8002642:	f360 0241 	bfi	r2, r0, #1, #1
 8002646:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	switch (*sp) {
 800264a:	f1a3 024c 	sub.w	r2, r3, #76	; 0x4c
		if (*++sp == 'h') {
 800264e:	1c48      	adds	r0, r1, #1
	switch (*sp) {
 8002650:	2a2e      	cmp	r2, #46	; 0x2e
 8002652:	f200 814a 	bhi.w	80028ea <cbvprintf+0x436>
 8002656:	e8df f012 	tbh	[pc, r2, lsl #1]
 800265a:	02d7      	.short	0x02d7
 800265c:	01480148 	.word	0x01480148
 8002660:	01480148 	.word	0x01480148
 8002664:	01480148 	.word	0x01480148
 8002668:	01480148 	.word	0x01480148
 800266c:	01480148 	.word	0x01480148
 8002670:	01480148 	.word	0x01480148
 8002674:	01480148 	.word	0x01480148
 8002678:	01480148 	.word	0x01480148
 800267c:	01480148 	.word	0x01480148
 8002680:	01480148 	.word	0x01480148
 8002684:	01480148 	.word	0x01480148
 8002688:	01480148 	.word	0x01480148
 800268c:	01480148 	.word	0x01480148
 8002690:	02c70148 	.word	0x02c70148
 8002694:	02c30148 	.word	0x02c30148
 8002698:	02b30148 	.word	0x02b30148
 800269c:	01480148 	.word	0x01480148
 80026a0:	01480148 	.word	0x01480148
 80026a4:	01480148 	.word	0x01480148
 80026a8:	02af0148 	.word	0x02af0148
 80026ac:	01480148 	.word	0x01480148
 80026b0:	01480148 	.word	0x01480148
 80026b4:	02a20148 	.word	0x02a20148
			conv->flag_zero = true;
 80026b8:	2101      	movs	r1, #1
		switch (*sp) {
 80026ba:	f818 3f01 	ldrb.w	r3, [r8, #1]!
 80026be:	e724      	b.n	800250a <cbvprintf+0x56>
			conv->flag_hash = true;
 80026c0:	f04f 0c01 	mov.w	ip, #1
			break;
 80026c4:	e7f9      	b.n	80026ba <cbvprintf+0x206>
			conv->flag_space = true;
 80026c6:	2001      	movs	r0, #1
			break;
 80026c8:	e7f7      	b.n	80026ba <cbvprintf+0x206>
			conv->flag_plus = true;
 80026ca:	f04f 0e01 	mov.w	lr, #1
 80026ce:	e7f4      	b.n	80026ba <cbvprintf+0x206>
		switch (*sp) {
 80026d0:	f04f 0901 	mov.w	r9, #1
 80026d4:	e7f1      	b.n	80026ba <cbvprintf+0x206>
		conv->specifier = *sp++;
 80026d6:	f88d 0033 	strb.w	r0, [sp, #51]	; 0x33
 80026da:	460a      	mov	r2, r1
 80026dc:	f106 0b02 	add.w	fp, r6, #2
 80026e0:	4608      	mov	r0, r1
 80026e2:	460b      	mov	r3, r1
 80026e4:	468e      	mov	lr, r1
		} else if (conv->width_present) {
 80026e6:	f99d c030 	ldrsb.w	ip, [sp, #48]	; 0x30
 80026ea:	f89d a030 	ldrb.w	sl, [sp, #48]	; 0x30
 80026ee:	f1bc 0f00 	cmp.w	ip, #0
			width = conv->width_value;
 80026f2:	bfb4      	ite	lt
 80026f4:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
		int width = -1;
 80026f8:	f04f 39ff 	movge.w	r9, #4294967295	; 0xffffffff
		if (conv->prec_star) {
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	f000 8083 	beq.w	8002808 <cbvprintf+0x354>
			int arg = va_arg(ap, int);
 8002702:	9b02      	ldr	r3, [sp, #8]
 8002704:	f853 8b04 	ldr.w	r8, [r3], #4
			if (arg < 0) {
 8002708:	f1b8 0f00 	cmp.w	r8, #0
 800270c:	da07      	bge.n	800271e <cbvprintf+0x26a>
				conv->prec_present = false;
 800270e:	f89d c031 	ldrb.w	ip, [sp, #49]	; 0x31
 8002712:	f36f 0c41 	bfc	ip, #1, #1
 8002716:	f88d c031 	strb.w	ip, [sp, #49]	; 0x31
		int precision = -1;
 800271a:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
		conv->pad0_value = 0;
 800271e:	f04f 0c00 	mov.w	ip, #0
		if (specifier_cat == SPECIFIER_SINT) {
 8002722:	2801      	cmp	r0, #1
		conv->pad0_pre_exp = 0;
 8002724:	e9cd cc0d 	strd	ip, ip, [sp, #52]	; 0x34
		if (specifier_cat == SPECIFIER_SINT) {
 8002728:	d07d      	beq.n	8002826 <cbvprintf+0x372>
		} else if (specifier_cat == SPECIFIER_UINT) {
 800272a:	2802      	cmp	r0, #2
 800272c:	f000 80b1 	beq.w	8002892 <cbvprintf+0x3de>
		} else if (specifier_cat == SPECIFIER_FP) {
 8002730:	2804      	cmp	r0, #4
 8002732:	f000 80cf 	beq.w	80028d4 <cbvprintf+0x420>
		} else if (specifier_cat == SPECIFIER_PTR) {
 8002736:	2803      	cmp	r0, #3
 8002738:	f000 8344 	beq.w	8002dc4 <cbvprintf+0x910>
 800273c:	9302      	str	r3, [sp, #8]
		if (conv->invalid || conv->unsupported) {
 800273e:	f01a 0f03 	tst.w	sl, #3
 8002742:	f040 8085 	bne.w	8002850 <cbvprintf+0x39c>
		switch (conv->specifier) {
 8002746:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800274a:	3b25      	subs	r3, #37	; 0x25
 800274c:	2b53      	cmp	r3, #83	; 0x53
 800274e:	d856      	bhi.n	80027fe <cbvprintf+0x34a>
 8002750:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002754:	00550282 	.word	0x00550282
 8002758:	00550055 	.word	0x00550055
 800275c:	00550055 	.word	0x00550055
 8002760:	00550055 	.word	0x00550055
 8002764:	00550055 	.word	0x00550055
 8002768:	00550055 	.word	0x00550055
 800276c:	00550055 	.word	0x00550055
 8002770:	00550055 	.word	0x00550055
 8002774:	00550055 	.word	0x00550055
 8002778:	00550055 	.word	0x00550055
 800277c:	00550055 	.word	0x00550055
 8002780:	00550055 	.word	0x00550055
 8002784:	00550055 	.word	0x00550055
 8002788:	00550055 	.word	0x00550055
 800278c:	00550055 	.word	0x00550055
 8002790:	00550055 	.word	0x00550055
 8002794:	00550055 	.word	0x00550055
 8002798:	00550055 	.word	0x00550055
 800279c:	00550055 	.word	0x00550055
 80027a0:	00550055 	.word	0x00550055
 80027a4:	00550055 	.word	0x00550055
 80027a8:	00550055 	.word	0x00550055
 80027ac:	00550055 	.word	0x00550055
 80027b0:	00550055 	.word	0x00550055
 80027b4:	00550055 	.word	0x00550055
 80027b8:	01850055 	.word	0x01850055
 80027bc:	00550055 	.word	0x00550055
 80027c0:	00550055 	.word	0x00550055
 80027c4:	00550055 	.word	0x00550055
 80027c8:	00550055 	.word	0x00550055
 80027cc:	00550055 	.word	0x00550055
 80027d0:	020f0278 	.word	0x020f0278
 80027d4:	00550055 	.word	0x00550055
 80027d8:	00550055 	.word	0x00550055
 80027dc:	0055020f 	.word	0x0055020f
 80027e0:	00550055 	.word	0x00550055
 80027e4:	02a80055 	.word	0x02a80055
 80027e8:	029d0185 	.word	0x029d0185
 80027ec:	00550055 	.word	0x00550055
 80027f0:	0055028b 	.word	0x0055028b
 80027f4:	00550185 	.word	0x00550185
 80027f8:	01850055 	.word	0x01850055
			OUTS(bps, bpe);
 80027fc:	4655      	mov	r5, sl
 80027fe:	465e      	mov	r6, fp
 8002800:	e66d      	b.n	80024de <cbvprintf+0x2a>
 8002802:	bf00      	nop
 8002804:	08012919 	.word	0x08012919
		} else if (conv->prec_present) {
 8002808:	f01e 0f02 	tst.w	lr, #2
			precision = conv->prec_value;
 800280c:	bf18      	it	ne
 800280e:	f8dd 8038 	ldrne.w	r8, [sp, #56]	; 0x38
 8002812:	9b02      	ldr	r3, [sp, #8]
		int precision = -1;
 8002814:	bf08      	it	eq
 8002816:	f04f 38ff 	moveq.w	r8, #4294967295	; 0xffffffff
		conv->pad0_value = 0;
 800281a:	f04f 0c00 	mov.w	ip, #0
		if (specifier_cat == SPECIFIER_SINT) {
 800281e:	2801      	cmp	r0, #1
		conv->pad0_pre_exp = 0;
 8002820:	e9cd cc0d 	strd	ip, ip, [sp, #52]	; 0x34
		if (specifier_cat == SPECIFIER_SINT) {
 8002824:	d181      	bne.n	800272a <cbvprintf+0x276>
			switch (length_mod) {
 8002826:	1ec8      	subs	r0, r1, #3
 8002828:	2804      	cmp	r0, #4
 800282a:	f200 80d5 	bhi.w	80029d8 <cbvprintf+0x524>
 800282e:	e8df f010 	tbh	[pc, r0, lsl #1]
 8002832:	010e      	.short	0x010e
 8002834:	00050005 	.word	0x00050005
 8002838:	00d300d3 	.word	0x00d300d3
					(uint_value_type)va_arg(ap,
 800283c:	3307      	adds	r3, #7
 800283e:	f023 0307 	bic.w	r3, r3, #7
				value->uint =
 8002842:	4618      	mov	r0, r3
 8002844:	e8f0 2302 	ldrd	r2, r3, [r0], #8
 8002848:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800284c:	9002      	str	r0, [sp, #8]
				break;
 800284e:	e776      	b.n	800273e <cbvprintf+0x28a>
	size_t count = 0;
 8002850:	f04f 0800 	mov.w	r8, #0
 8002854:	e007      	b.n	8002866 <cbvprintf+0x3b2>
		int rc = out((int)*sp++, ctx);
 8002856:	f816 0b01 	ldrb.w	r0, [r6], #1
 800285a:	47b8      	blx	r7
		if (rc < 0) {
 800285c:	2800      	cmp	r0, #0
 800285e:	f6ff ae42 	blt.w	80024e6 <cbvprintf+0x32>
		++count;
 8002862:	f108 0801 	add.w	r8, r8, #1
	while ((sp < ep) || ((ep == NULL) && *sp)) {
 8002866:	455e      	cmp	r6, fp
		int rc = out((int)*sp++, ctx);
 8002868:	4621      	mov	r1, r4
	while ((sp < ep) || ((ep == NULL) && *sp)) {
 800286a:	d3f4      	bcc.n	8002856 <cbvprintf+0x3a2>
			OUTS(sp, fp);
 800286c:	f1b8 0f00 	cmp.w	r8, #0
	return (int)count;
 8002870:	4640      	mov	r0, r8
			OUTS(sp, fp);
 8002872:	f6ff ae38 	blt.w	80024e6 <cbvprintf+0x32>
 8002876:	4445      	add	r5, r8
			continue;
 8002878:	465e      	mov	r6, fp
 800287a:	e630      	b.n	80024de <cbvprintf+0x2a>
		conv->width_star = true;
 800287c:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 8002880:	f043 0301 	orr.w	r3, r3, #1
 8002884:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
 8002888:	f898 3001 	ldrb.w	r3, [r8, #1]
			++sp;
 800288c:	f108 0101 	add.w	r1, r8, #1
		return ++sp;
 8002890:	e6a5      	b.n	80025de <cbvprintf+0x12a>
			switch (length_mod) {
 8002892:	1ec8      	subs	r0, r1, #3
 8002894:	2804      	cmp	r0, #4
 8002896:	f200 80b0 	bhi.w	80029fa <cbvprintf+0x546>
 800289a:	f20f 0c08 	addw	ip, pc, #8
 800289e:	f85c f020 	ldr.w	pc, [ip, r0, lsl #2]
 80028a2:	bf00      	nop
 80028a4:	08002b39 	.word	0x08002b39
 80028a8:	0800283d 	.word	0x0800283d
 80028ac:	0800283d 	.word	0x0800283d
 80028b0:	080029fb 	.word	0x080029fb
 80028b4:	080029fb 	.word	0x080029fb
		conv->flag_zero = false;
 80028b8:	f36f 1286 	bfc	r2, #6, #1
 80028bc:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
 80028c0:	e662      	b.n	8002588 <cbvprintf+0xd4>
		conv->prec_star = true;
 80028c2:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 80028c6:	f043 0304 	orr.w	r3, r3, #4
 80028ca:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
	switch (*sp) {
 80028ce:	788b      	ldrb	r3, [r1, #2]
		return ++sp;
 80028d0:	3102      	adds	r1, #2
 80028d2:	e6ba      	b.n	800264a <cbvprintf+0x196>
					(sint_value_type)va_arg(ap, long long);
 80028d4:	3307      	adds	r3, #7
 80028d6:	f023 0307 	bic.w	r3, r3, #7
 80028da:	f103 0008 	add.w	r0, r3, #8
 80028de:	9002      	str	r0, [sp, #8]
				value->ldbl = va_arg(ap, long double);
 80028e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028e4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80028e8:	e729      	b.n	800273e <cbvprintf+0x28a>
	conv->unsupported |= unsupported;
 80028ea:	f89d 8030 	ldrb.w	r8, [sp, #48]	; 0x30
 80028ee:	4608      	mov	r0, r1
 80028f0:	f3c8 0840 	ubfx	r8, r8, #1, #1
		if (conv->length_mod == LENGTH_UPPER_L) {
 80028f4:	f89d c031 	ldrb.w	ip, [sp, #49]	; 0x31
	conv->specifier = *sp++;
 80028f8:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
	switch (conv->specifier) {
 80028fc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
	conv->specifier = *sp++;
 8002900:	f100 0b01 	add.w	fp, r0, #1
		if (conv->length_mod == LENGTH_UPPER_L) {
 8002904:	46e6      	mov	lr, ip
	switch (conv->specifier) {
 8002906:	2a37      	cmp	r2, #55	; 0x37
 8002908:	d839      	bhi.n	800297e <cbvprintf+0x4ca>
 800290a:	e8df f012 	tbh	[pc, r2, lsl #1]
 800290e:	005b      	.short	0x005b
 8002910:	00380038 	.word	0x00380038
 8002914:	005b0038 	.word	0x005b0038
 8002918:	005b005b 	.word	0x005b005b
 800291c:	00380038 	.word	0x00380038
 8002920:	00380038 	.word	0x00380038
 8002924:	00380038 	.word	0x00380038
 8002928:	00380038 	.word	0x00380038
 800292c:	00380038 	.word	0x00380038
 8002930:	00380038 	.word	0x00380038
 8002934:	00380038 	.word	0x00380038
 8002938:	00380038 	.word	0x00380038
 800293c:	00380088 	.word	0x00380088
 8002940:	00380038 	.word	0x00380038
 8002944:	00380038 	.word	0x00380038
 8002948:	00380038 	.word	0x00380038
 800294c:	005b0038 	.word	0x005b0038
 8002950:	00880038 	.word	0x00880038
 8002954:	005b0129 	.word	0x005b0129
 8002958:	005b005b 	.word	0x005b005b
 800295c:	01290038 	.word	0x01290038
 8002960:	00380038 	.word	0x00380038
 8002964:	00380038 	.word	0x00380038
 8002968:	0088018d 	.word	0x0088018d
 800296c:	0038011c 	.word	0x0038011c
 8002970:	011c0038 	.word	0x011c0038
 8002974:	00880038 	.word	0x00880038
 8002978:	00380038 	.word	0x00380038
 800297c:	0088      	.short	0x0088
		conv->invalid = true;
 800297e:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
 8002982:	f043 0301 	orr.w	r3, r3, #1
 8002986:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
		break;
 800298a:	2000      	movs	r0, #0
	conv->unsupported |= unsupported;
 800298c:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
			= (enum length_mod_enum)conv->length_mod;
 8002990:	f3cc 01c3 	ubfx	r1, ip, #3, #4
	conv->unsupported |= unsupported;
 8002994:	f368 0341 	bfi	r3, r8, #1, #1
		if (conv->width_star) {
 8002998:	f01c 0f01 	tst.w	ip, #1
	conv->unsupported |= unsupported;
 800299c:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
		enum length_mod_enum length_mod
 80029a0:	460a      	mov	r2, r1
		if (conv->prec_star) {
 80029a2:	f00c 0304 	and.w	r3, ip, #4
		if (conv->width_star) {
 80029a6:	f43f ae9e 	beq.w	80026e6 <cbvprintf+0x232>
			width = va_arg(ap, int);
 80029aa:	f8dd c008 	ldr.w	ip, [sp, #8]
 80029ae:	f85c 9b04 	ldr.w	r9, [ip], #4
			if (width < 0) {
 80029b2:	f1b9 0f00 	cmp.w	r9, #0
 80029b6:	f2c0 81fa 	blt.w	8002dae <cbvprintf+0x8fa>
		if (conv->invalid || conv->unsupported) {
 80029ba:	f89d a030 	ldrb.w	sl, [sp, #48]	; 0x30
			width = va_arg(ap, int);
 80029be:	f8cd c008 	str.w	ip, [sp, #8]
 80029c2:	e69b      	b.n	80026fc <cbvprintf+0x248>
		conv->specifier_cat = SPECIFIER_FP;
 80029c4:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
 80029c8:	2004      	movs	r0, #4
 80029ca:	f360 0302 	bfi	r3, r0, #0, #3
 80029ce:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			break;
 80029d2:	f04f 0801 	mov.w	r8, #1
 80029d6:	e7d9      	b.n	800298c <cbvprintf+0x4d8>
					(sint_value_type)va_arg(ap, ptrdiff_t);
 80029d8:	4618      	mov	r0, r3
			if (length_mod == LENGTH_HH) {
 80029da:	2a01      	cmp	r2, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
 80029dc:	f850 3b04 	ldr.w	r3, [r0], #4
 80029e0:	930a      	str	r3, [sp, #40]	; 0x28
 80029e2:	ea4f 73e3 	mov.w	r3, r3, asr #31
 80029e6:	9002      	str	r0, [sp, #8]
 80029e8:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
 80029ea:	f040 81f1 	bne.w	8002dd0 <cbvprintf+0x91c>
				value->uint = (unsigned char)value->uint;
 80029ee:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 80029f2:	930a      	str	r3, [sp, #40]	; 0x28
 80029f4:	2300      	movs	r3, #0
 80029f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80029f8:	e6a1      	b.n	800273e <cbvprintf+0x28a>
					(uint_value_type)va_arg(ap, size_t);
 80029fa:	4618      	mov	r0, r3
 80029fc:	2300      	movs	r3, #0
 80029fe:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
 8002a00:	2a01      	cmp	r2, #1
					(uint_value_type)va_arg(ap, size_t);
 8002a02:	f850 3b04 	ldr.w	r3, [r0], #4
 8002a06:	9002      	str	r0, [sp, #8]
 8002a08:	930a      	str	r3, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
 8002a0a:	d0f0      	beq.n	80029ee <cbvprintf+0x53a>
			} else if (length_mod == LENGTH_H) {
 8002a0c:	2a02      	cmp	r2, #2
 8002a0e:	f47f ae96 	bne.w	800273e <cbvprintf+0x28a>
				value->uint = (unsigned short)value->uint;
 8002a12:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
 8002a16:	930a      	str	r3, [sp, #40]	; 0x28
 8002a18:	2300      	movs	r3, #0
 8002a1a:	930b      	str	r3, [sp, #44]	; 0x2c
 8002a1c:	e68f      	b.n	800273e <cbvprintf+0x28a>
		conv->specifier_cat = SPECIFIER_UINT;
 8002a1e:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
 8002a22:	2002      	movs	r0, #2
 8002a24:	f360 0202 	bfi	r2, r0, #0, #3
 8002a28:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
 8002a2c:	f00c 0278 	and.w	r2, ip, #120	; 0x78
 8002a30:	2a40      	cmp	r2, #64	; 0x40
 8002a32:	d105      	bne.n	8002a40 <cbvprintf+0x58c>
			conv->invalid = true;
 8002a34:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
 8002a38:	f041 0101 	orr.w	r1, r1, #1
 8002a3c:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
 8002a40:	2b63      	cmp	r3, #99	; 0x63
 8002a42:	d1a3      	bne.n	800298c <cbvprintf+0x4d8>
	conv->unsupported |= unsupported;
 8002a44:	2a00      	cmp	r2, #0
 8002a46:	bf18      	it	ne
 8002a48:	f048 0801 	orrne.w	r8, r8, #1
 8002a4c:	e79e      	b.n	800298c <cbvprintf+0x4d8>
					value->sint = va_arg(ap, long);
 8002a4e:	461a      	mov	r2, r3
 8002a50:	f852 3b04 	ldr.w	r3, [r2], #4
 8002a54:	930a      	str	r3, [sp, #40]	; 0x28
 8002a56:	17db      	asrs	r3, r3, #31
 8002a58:	9202      	str	r2, [sp, #8]
 8002a5a:	930b      	str	r3, [sp, #44]	; 0x2c
				break;
 8002a5c:	e66f      	b.n	800273e <cbvprintf+0x28a>
		switch (conv->specifier) {
 8002a5e:	2300      	movs	r3, #0
 8002a60:	9303      	str	r3, [sp, #12]
			bps = encode_uint(value->uint, conv, buf, bpe);
 8002a62:	f10d 0a26 	add.w	sl, sp, #38	; 0x26
 8002a66:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8002a6a:	f8cd a000 	str.w	sl, [sp]
 8002a6e:	ab04      	add	r3, sp, #16
 8002a70:	aa0c      	add	r2, sp, #48	; 0x30
 8002a72:	f7ff fcb9 	bl	80023e8 <encode_uint>
 8002a76:	4606      	mov	r6, r0
			if (precision >= 0) {
 8002a78:	f1b8 0f00 	cmp.w	r8, #0
 8002a7c:	db0c      	blt.n	8002a98 <cbvprintf+0x5e4>
				conv->flag_zero = false;
 8002a7e:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
 8002a82:	f36f 1386 	bfc	r3, #6, #1
 8002a86:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
				size_t len = bpe - bps;
 8002a8a:	ebaa 0306 	sub.w	r3, sl, r6
				if (len < (size_t)precision) {
 8002a8e:	4598      	cmp	r8, r3
 8002a90:	d902      	bls.n	8002a98 <cbvprintf+0x5e4>
					conv->pad0_value = precision - (int)len;
 8002a92:	eba8 0303 	sub.w	r3, r8, r3
 8002a96:	930d      	str	r3, [sp, #52]	; 0x34
		if (bps == NULL) {
 8002a98:	2e00      	cmp	r6, #0
 8002a9a:	f43f aeb0 	beq.w	80027fe <cbvprintf+0x34a>
		if (sign != 0) {
 8002a9e:	9a03      	ldr	r2, [sp, #12]
		nj_len += conv->pad0_value;
 8002aa0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
		size_t nj_len = (bpe - bps);
 8002aa2:	ebaa 0006 	sub.w	r0, sl, r6
		if (sign != 0) {
 8002aa6:	2a00      	cmp	r2, #0
 8002aa8:	f000 81e1 	beq.w	8002e6e <cbvprintf+0x9ba>
			nj_len += 1U;
 8002aac:	3001      	adds	r0, #1
 8002aae:	46d0      	mov	r8, sl
		if (conv->altform_0c) {
 8002ab0:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
 8002ab4:	06d1      	lsls	r1, r2, #27
 8002ab6:	f140 813a 	bpl.w	8002d2e <cbvprintf+0x87a>
			nj_len += 2U;
 8002aba:	3002      	adds	r0, #2
		nj_len += conv->pad0_value;
 8002abc:	4418      	add	r0, r3
		if (conv->pad_fp) {
 8002abe:	0653      	lsls	r3, r2, #25
			nj_len += conv->pad0_pre_exp;
 8002ac0:	bf44      	itt	mi
 8002ac2:	9b0e      	ldrmi	r3, [sp, #56]	; 0x38
 8002ac4:	18c0      	addmi	r0, r0, r3
		if (width > 0) {
 8002ac6:	f1b9 0f00 	cmp.w	r9, #0
 8002aca:	f340 8105 	ble.w	8002cd8 <cbvprintf+0x824>
			if (!conv->flag_dash) {
 8002ace:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
 8002ad2:	0759      	lsls	r1, r3, #29
			width -= (int)nj_len;
 8002ad4:	eba9 0900 	sub.w	r9, r9, r0
			if (!conv->flag_dash) {
 8002ad8:	f3c3 0a80 	ubfx	sl, r3, #2, #1
 8002adc:	f100 80fc 	bmi.w	8002cd8 <cbvprintf+0x824>
				if (conv->flag_zero) {
 8002ae0:	065b      	lsls	r3, r3, #25
 8002ae2:	f140 8188 	bpl.w	8002df6 <cbvprintf+0x942>
					if (sign != 0) {
 8002ae6:	9b03      	ldr	r3, [sp, #12]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	f000 817a 	beq.w	8002de2 <cbvprintf+0x92e>
						OUTC(sign);
 8002aee:	4618      	mov	r0, r3
 8002af0:	4621      	mov	r1, r4
 8002af2:	47b8      	blx	r7
 8002af4:	2800      	cmp	r0, #0
 8002af6:	f6ff acf6 	blt.w	80024e6 <cbvprintf+0x32>
				while (width-- > 0) {
 8002afa:	f1b9 0f00 	cmp.w	r9, #0
						OUTC(sign);
 8002afe:	f105 0501 	add.w	r5, r5, #1
				while (width-- > 0) {
 8002b02:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 8002b06:	f340 814e 	ble.w	8002da6 <cbvprintf+0x8f2>
						sign = 0;
 8002b0a:	f8cd a00c 	str.w	sl, [sp, #12]
				while (width-- > 0) {
 8002b0e:	2230      	movs	r2, #48	; 0x30
 8002b10:	3501      	adds	r5, #1
 8002b12:	469a      	mov	sl, r3
 8002b14:	441d      	add	r5, r3
 8002b16:	4691      	mov	r9, r2
 8002b18:	e006      	b.n	8002b28 <cbvprintf+0x674>
 8002b1a:	f1ba 0f00 	cmp.w	sl, #0
 8002b1e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8002b22:	f340 80d7 	ble.w	8002cd4 <cbvprintf+0x820>
 8002b26:	469a      	mov	sl, r3
					OUTC(pad);
 8002b28:	4621      	mov	r1, r4
 8002b2a:	4648      	mov	r0, r9
 8002b2c:	47b8      	blx	r7
 8002b2e:	2800      	cmp	r0, #0
 8002b30:	eba5 020a 	sub.w	r2, r5, sl
 8002b34:	daf1      	bge.n	8002b1a <cbvprintf+0x666>
 8002b36:	e4d6      	b.n	80024e6 <cbvprintf+0x32>
				value->sint = va_arg(ap, int);
 8002b38:	1d18      	adds	r0, r3, #4
 8002b3a:	9002      	str	r0, [sp, #8]
					value->uint = (wchar_t)va_arg(ap,
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	930a      	str	r3, [sp, #40]	; 0x28
 8002b40:	2300      	movs	r3, #0
 8002b42:	930b      	str	r3, [sp, #44]	; 0x2c
 8002b44:	e5fb      	b.n	800273e <cbvprintf+0x28a>
		conv->specifier_cat = SPECIFIER_PTR;
 8002b46:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
 8002b4a:	2003      	movs	r0, #3
		if (conv->length_mod != LENGTH_NONE) {
 8002b4c:	f01c 0f78 	tst.w	ip, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
 8002b50:	f360 0302 	bfi	r3, r0, #0, #3
	conv->unsupported |= unsupported;
 8002b54:	bf18      	it	ne
 8002b56:	f048 0801 	orrne.w	r8, r8, #1
		conv->specifier_cat = SPECIFIER_PTR;
 8002b5a:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
 8002b5e:	e715      	b.n	800298c <cbvprintf+0x4d8>
		conv->specifier_cat = SPECIFIER_SINT;
 8002b60:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
 8002b64:	2101      	movs	r1, #1
 8002b66:	f361 0202 	bfi	r2, r1, #0, #3
 8002b6a:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		goto int_conv;
 8002b6e:	4608      	mov	r0, r1
 8002b70:	e75c      	b.n	8002a2c <cbvprintf+0x578>
			if (conv->flag_plus) {
 8002b72:	f01a 0f08 	tst.w	sl, #8
 8002b76:	f040 8148 	bne.w	8002e0a <cbvprintf+0x956>
				sign = ' ';
 8002b7a:	f01a 0310 	ands.w	r3, sl, #16
 8002b7e:	bf18      	it	ne
 8002b80:	2320      	movne	r3, #32
 8002b82:	9303      	str	r3, [sp, #12]
			sint = value->sint;
 8002b84:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
			if (sint < 0) {
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	f6bf af6a 	bge.w	8002a62 <cbvprintf+0x5ae>
				value->uint = (uint_value_type)-sint;
 8002b8e:	4252      	negs	r2, r2
 8002b90:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8002b94:	930b      	str	r3, [sp, #44]	; 0x2c
				sign = '-';
 8002b96:	232d      	movs	r3, #45	; 0x2d
				value->uint = (uint_value_type)-sint;
 8002b98:	920a      	str	r2, [sp, #40]	; 0x28
				sign = '-';
 8002b9a:	9303      	str	r3, [sp, #12]
 8002b9c:	e761      	b.n	8002a62 <cbvprintf+0x5ae>
		conv->length_mod = LENGTH_Z;
 8002b9e:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 8002ba2:	2206      	movs	r2, #6
 8002ba4:	f362 03c6 	bfi	r3, r2, #3, #4
	conv->unsupported |= unsupported;
 8002ba8:	f89d 8030 	ldrb.w	r8, [sp, #48]	; 0x30
		conv->length_mod = LENGTH_Z;
 8002bac:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
	conv->specifier = *sp++;
 8002bb0:	784b      	ldrb	r3, [r1, #1]
	conv->unsupported |= unsupported;
 8002bb2:	f3c8 0840 	ubfx	r8, r8, #1, #1
		break;
 8002bb6:	e69d      	b.n	80028f4 <cbvprintf+0x440>
		conv->length_mod = LENGTH_T;
 8002bb8:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 8002bbc:	2207      	movs	r2, #7
 8002bbe:	e7f1      	b.n	8002ba4 <cbvprintf+0x6f0>
		if (*++sp == 'l') {
 8002bc0:	784b      	ldrb	r3, [r1, #1]
	conv->unsupported |= unsupported;
 8002bc2:	f89d 8030 	ldrb.w	r8, [sp, #48]	; 0x30
		if (*++sp == 'l') {
 8002bc6:	2b6c      	cmp	r3, #108	; 0x6c
	conv->unsupported |= unsupported;
 8002bc8:	f3c8 0840 	ubfx	r8, r8, #1, #1
		if (*++sp == 'l') {
 8002bcc:	f000 8145 	beq.w	8002e5a <cbvprintf+0x9a6>
			conv->length_mod = LENGTH_L;
 8002bd0:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
 8002bd4:	2103      	movs	r1, #3
 8002bd6:	f361 02c6 	bfi	r2, r1, #3, #4
 8002bda:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
 8002bde:	e689      	b.n	80028f4 <cbvprintf+0x440>
		conv->length_mod = LENGTH_J;
 8002be0:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 8002be4:	2205      	movs	r2, #5
 8002be6:	e7dd      	b.n	8002ba4 <cbvprintf+0x6f0>
		if (*++sp == 'h') {
 8002be8:	784b      	ldrb	r3, [r1, #1]
	conv->unsupported |= unsupported;
 8002bea:	f89d 8030 	ldrb.w	r8, [sp, #48]	; 0x30
		if (*++sp == 'h') {
 8002bee:	2b68      	cmp	r3, #104	; 0x68
	conv->unsupported |= unsupported;
 8002bf0:	f3c8 0840 	ubfx	r8, r8, #1, #1
		if (*++sp == 'h') {
 8002bf4:	f000 8127 	beq.w	8002e46 <cbvprintf+0x992>
			conv->length_mod = LENGTH_H;
 8002bf8:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
 8002bfc:	2102      	movs	r1, #2
 8002bfe:	f361 02c6 	bfi	r2, r1, #3, #4
 8002c02:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
 8002c06:	e675      	b.n	80028f4 <cbvprintf+0x440>
		conv->unsupported = true;
 8002c08:	f8bd 2030 	ldrh.w	r2, [sp, #48]	; 0x30
	conv->specifier = *sp++;
 8002c0c:	784b      	ldrb	r3, [r1, #1]
		conv->unsupported = true;
 8002c0e:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
 8002c12:	f022 0202 	bic.w	r2, r2, #2
 8002c16:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c1a:	f042 0202 	orr.w	r2, r2, #2
 8002c1e:	f8ad 2030 	strh.w	r2, [sp, #48]	; 0x30
		break;
 8002c22:	f04f 0801 	mov.w	r8, #1
 8002c26:	e665      	b.n	80028f4 <cbvprintf+0x440>
		conv->specifier_cat = SPECIFIER_PTR;
 8002c28:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
 8002c2c:	2003      	movs	r0, #3
 8002c2e:	f360 0302 	bfi	r3, r0, #0, #3
 8002c32:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
 8002c36:	f00c 0378 	and.w	r3, ip, #120	; 0x78
	conv->unsupported |= unsupported;
 8002c3a:	2b40      	cmp	r3, #64	; 0x40
 8002c3c:	bf08      	it	eq
 8002c3e:	f048 0801 	orreq.w	r8, r8, #1
 8002c42:	e6a3      	b.n	800298c <cbvprintf+0x4d8>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
 8002c44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002c46:	f88d 3010 	strb.w	r3, [sp, #16]
		char sign = 0;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	9303      	str	r3, [sp, #12]
			bpe = buf + 1;
 8002c4e:	f10d 0811 	add.w	r8, sp, #17
			bps = buf;
 8002c52:	ae04      	add	r6, sp, #16
		size_t nj_len = (bpe - bps);
 8002c54:	2001      	movs	r0, #1
 8002c56:	e72b      	b.n	8002ab0 <cbvprintf+0x5fc>
			OUTC('%');
 8002c58:	4621      	mov	r1, r4
 8002c5a:	2025      	movs	r0, #37	; 0x25
 8002c5c:	47b8      	blx	r7
 8002c5e:	2800      	cmp	r0, #0
 8002c60:	f6ff ac41 	blt.w	80024e6 <cbvprintf+0x32>
 8002c64:	3501      	adds	r5, #1
 8002c66:	465e      	mov	r6, fp
 8002c68:	e439      	b.n	80024de <cbvprintf+0x2a>
			if (precision >= 0) {
 8002c6a:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
 8002c6e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
			if (precision >= 0) {
 8002c70:	f2c0 80ce 	blt.w	8002e10 <cbvprintf+0x95c>
				len = strnlen(bps, precision);
 8002c74:	4641      	mov	r1, r8
 8002c76:	4630      	mov	r0, r6
 8002c78:	f00e f9cc 	bl	8011014 <strnlen>
			bpe = bps + len;
 8002c7c:	eb06 0800 	add.w	r8, r6, r0
		if (bps == NULL) {
 8002c80:	2e00      	cmp	r6, #0
 8002c82:	f43f adbc 	beq.w	80027fe <cbvprintf+0x34a>
		char sign = 0;
 8002c86:	2200      	movs	r2, #0
		nj_len += conv->pad0_value;
 8002c88:	9b0d      	ldr	r3, [sp, #52]	; 0x34
		char sign = 0;
 8002c8a:	9203      	str	r2, [sp, #12]
 8002c8c:	e710      	b.n	8002ab0 <cbvprintf+0x5fc>
			if (value->ptr != NULL) {
 8002c8e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8002c90:	2800      	cmp	r0, #0
 8002c92:	f040 80c1 	bne.w	8002e18 <cbvprintf+0x964>
 8002c96:	4e77      	ldr	r6, [pc, #476]	; (8002e74 <cbvprintf+0x9c0>)
		char sign = 0;
 8002c98:	9003      	str	r0, [sp, #12]
 8002c9a:	4603      	mov	r3, r0
			bpe = bps + 5;
 8002c9c:	f106 0805 	add.w	r8, r6, #5
		size_t nj_len = (bpe - bps);
 8002ca0:	2005      	movs	r0, #5
 8002ca2:	e705      	b.n	8002ab0 <cbvprintf+0x5fc>
				store_count(conv, value->ptr, count);
 8002ca4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
 8002ca6:	2907      	cmp	r1, #7
 8002ca8:	f63f ada9 	bhi.w	80027fe <cbvprintf+0x34a>
 8002cac:	e8df f001 	tbb	[pc, r1]
 8002cb0:	040c0f04 	.word	0x040c0f04
 8002cb4:	04040707 	.word	0x04040707
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
 8002cb8:	601d      	str	r5, [r3, #0]
 8002cba:	465e      	mov	r6, fp
 8002cbc:	e40f      	b.n	80024de <cbvprintf+0x2a>
		*(intmax_t *)dp = (intmax_t)count;
 8002cbe:	17ea      	asrs	r2, r5, #31
 8002cc0:	601d      	str	r5, [r3, #0]
 8002cc2:	465e      	mov	r6, fp
 8002cc4:	605a      	str	r2, [r3, #4]
		if (bps == NULL) {
 8002cc6:	e40a      	b.n	80024de <cbvprintf+0x2a>
		*(short *)dp = (short)count;
 8002cc8:	801d      	strh	r5, [r3, #0]
 8002cca:	465e      	mov	r6, fp
 8002ccc:	e407      	b.n	80024de <cbvprintf+0x2a>
		*(signed char *)dp = (signed char)count;
 8002cce:	701d      	strb	r5, [r3, #0]
 8002cd0:	465e      	mov	r6, fp
 8002cd2:	e404      	b.n	80024de <cbvprintf+0x2a>
					OUTC(pad);
 8002cd4:	4699      	mov	r9, r3
 8002cd6:	4615      	mov	r5, r2
		if (sign != 0) {
 8002cd8:	9b03      	ldr	r3, [sp, #12]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d064      	beq.n	8002da8 <cbvprintf+0x8f4>
			OUTC(sign);
 8002cde:	9803      	ldr	r0, [sp, #12]
 8002ce0:	4621      	mov	r1, r4
 8002ce2:	47b8      	blx	r7
 8002ce4:	2800      	cmp	r0, #0
 8002ce6:	f6ff abfe 	blt.w	80024e6 <cbvprintf+0x32>
 8002cea:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
 8002cee:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
 8002cf0:	06d0      	lsls	r0, r2, #27
 8002cf2:	d44e      	bmi.n	8002d92 <cbvprintf+0x8de>
 8002cf4:	0711      	lsls	r1, r2, #28
 8002cf6:	d44c      	bmi.n	8002d92 <cbvprintf+0x8de>
			if (conv->altform_0c) {
 8002cf8:	06d3      	lsls	r3, r2, #27
 8002cfa:	d507      	bpl.n	8002d0c <cbvprintf+0x858>
				OUTC(conv->specifier);
 8002cfc:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
 8002d00:	4621      	mov	r1, r4
 8002d02:	47b8      	blx	r7
 8002d04:	2800      	cmp	r0, #0
 8002d06:	f6ff abee 	blt.w	80024e6 <cbvprintf+0x32>
 8002d0a:	3501      	adds	r5, #1
			pad_len = conv->pad0_value;
 8002d0c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
			while (pad_len-- > 0) {
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	dd11      	ble.n	8002d36 <cbvprintf+0x882>
 8002d12:	eb03 0a05 	add.w	sl, r3, r5
 8002d16:	e001      	b.n	8002d1c <cbvprintf+0x868>
 8002d18:	4555      	cmp	r5, sl
 8002d1a:	d00d      	beq.n	8002d38 <cbvprintf+0x884>
				OUTC('0');
 8002d1c:	4621      	mov	r1, r4
 8002d1e:	2030      	movs	r0, #48	; 0x30
 8002d20:	47b8      	blx	r7
 8002d22:	2800      	cmp	r0, #0
 8002d24:	f105 0501 	add.w	r5, r5, #1
 8002d28:	daf6      	bge.n	8002d18 <cbvprintf+0x864>
 8002d2a:	f7ff bbdc 	b.w	80024e6 <cbvprintf+0x32>
		} else if (conv->altform_0) {
 8002d2e:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
 8002d30:	bf48      	it	mi
 8002d32:	3001      	addmi	r0, #1
 8002d34:	e6c2      	b.n	8002abc <cbvprintf+0x608>
			while (pad_len-- > 0) {
 8002d36:	46aa      	mov	sl, r5
 8002d38:	4623      	mov	r3, r4
	size_t count = 0;
 8002d3a:	2500      	movs	r5, #0
 8002d3c:	4644      	mov	r4, r8
 8002d3e:	4698      	mov	r8, r3
 8002d40:	e007      	b.n	8002d52 <cbvprintf+0x89e>
		int rc = out((int)*sp++, ctx);
 8002d42:	7830      	ldrb	r0, [r6, #0]
 8002d44:	47b8      	blx	r7
		if (rc < 0) {
 8002d46:	2800      	cmp	r0, #0
		int rc = out((int)*sp++, ctx);
 8002d48:	f106 0601 	add.w	r6, r6, #1
		if (rc < 0) {
 8002d4c:	f6ff abcb 	blt.w	80024e6 <cbvprintf+0x32>
		++count;
 8002d50:	3501      	adds	r5, #1
	while ((sp < ep) || ((ep == NULL) && *sp)) {
 8002d52:	42a6      	cmp	r6, r4
		int rc = out((int)*sp++, ctx);
 8002d54:	4641      	mov	r1, r8
	while ((sp < ep) || ((ep == NULL) && *sp)) {
 8002d56:	d3f4      	bcc.n	8002d42 <cbvprintf+0x88e>
 8002d58:	b914      	cbnz	r4, 8002d60 <cbvprintf+0x8ac>
 8002d5a:	7830      	ldrb	r0, [r6, #0]
 8002d5c:	2800      	cmp	r0, #0
 8002d5e:	d1f1      	bne.n	8002d44 <cbvprintf+0x890>
			OUTS(bps, bpe);
 8002d60:	2d00      	cmp	r5, #0
	return (int)count;
 8002d62:	4644      	mov	r4, r8
 8002d64:	4628      	mov	r0, r5
			OUTS(bps, bpe);
 8002d66:	f6ff abbe 	blt.w	80024e6 <cbvprintf+0x32>
		while (width > 0) {
 8002d6a:	f1b9 0f00 	cmp.w	r9, #0
			OUTS(bps, bpe);
 8002d6e:	44aa      	add	sl, r5
		while (width > 0) {
 8002d70:	f77f ad44 	ble.w	80027fc <cbvprintf+0x348>
 8002d74:	eb09 050a 	add.w	r5, r9, sl
 8002d78:	e002      	b.n	8002d80 <cbvprintf+0x8cc>
 8002d7a:	45aa      	cmp	sl, r5
 8002d7c:	f43f ad3f 	beq.w	80027fe <cbvprintf+0x34a>
			OUTC(' ');
 8002d80:	4621      	mov	r1, r4
 8002d82:	2020      	movs	r0, #32
 8002d84:	47b8      	blx	r7
 8002d86:	2800      	cmp	r0, #0
 8002d88:	f10a 0a01 	add.w	sl, sl, #1
 8002d8c:	daf5      	bge.n	8002d7a <cbvprintf+0x8c6>
 8002d8e:	f7ff bbaa 	b.w	80024e6 <cbvprintf+0x32>
				OUTC('0');
 8002d92:	4621      	mov	r1, r4
 8002d94:	2030      	movs	r0, #48	; 0x30
 8002d96:	47b8      	blx	r7
 8002d98:	2800      	cmp	r0, #0
 8002d9a:	f6ff aba4 	blt.w	80024e6 <cbvprintf+0x32>
 8002d9e:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
 8002da2:	3501      	adds	r5, #1
 8002da4:	e7a8      	b.n	8002cf8 <cbvprintf+0x844>
				while (width-- > 0) {
 8002da6:	4699      	mov	r9, r3
 8002da8:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
 8002dac:	e7a0      	b.n	8002cf0 <cbvprintf+0x83c>
				conv->flag_dash = true;
 8002dae:	f89d a030 	ldrb.w	sl, [sp, #48]	; 0x30
			width = va_arg(ap, int);
 8002db2:	f8cd c008 	str.w	ip, [sp, #8]
				conv->flag_dash = true;
 8002db6:	f04a 0a04 	orr.w	sl, sl, #4
				width = -width;
 8002dba:	f1c9 0900 	rsb	r9, r9, #0
				conv->flag_dash = true;
 8002dbe:	f88d a030 	strb.w	sl, [sp, #48]	; 0x30
				width = -width;
 8002dc2:	e49b      	b.n	80026fc <cbvprintf+0x248>
			value->ptr = va_arg(ap, void *);
 8002dc4:	461a      	mov	r2, r3
 8002dc6:	f852 3b04 	ldr.w	r3, [r2], #4
 8002dca:	9202      	str	r2, [sp, #8]
 8002dcc:	930a      	str	r3, [sp, #40]	; 0x28
 8002dce:	e4b6      	b.n	800273e <cbvprintf+0x28a>
			} else if (length_mod == LENGTH_H) {
 8002dd0:	2a02      	cmp	r2, #2
 8002dd2:	f47f acb4 	bne.w	800273e <cbvprintf+0x28a>
				value->sint = (short)value->sint;
 8002dd6:	f9bd 3028 	ldrsh.w	r3, [sp, #40]	; 0x28
 8002dda:	930a      	str	r3, [sp, #40]	; 0x28
 8002ddc:	17db      	asrs	r3, r3, #31
 8002dde:	930b      	str	r3, [sp, #44]	; 0x2c
 8002de0:	e4ad      	b.n	800273e <cbvprintf+0x28a>
				while (width-- > 0) {
 8002de2:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 8002de6:	f1b9 0f00 	cmp.w	r9, #0
 8002dea:	bfd8      	it	le
 8002dec:	4699      	movle	r9, r3
 8002dee:	f77f af7f 	ble.w	8002cf0 <cbvprintf+0x83c>
 8002df2:	2230      	movs	r2, #48	; 0x30
 8002df4:	e68c      	b.n	8002b10 <cbvprintf+0x65c>
 8002df6:	f1b9 0f00 	cmp.w	r9, #0
 8002dfa:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 8002dfe:	bfc8      	it	gt
 8002e00:	2220      	movgt	r2, #32
 8002e02:	f73f ae85 	bgt.w	8002b10 <cbvprintf+0x65c>
 8002e06:	4699      	mov	r9, r3
 8002e08:	e766      	b.n	8002cd8 <cbvprintf+0x824>
				sign = '+';
 8002e0a:	232b      	movs	r3, #43	; 0x2b
 8002e0c:	9303      	str	r3, [sp, #12]
 8002e0e:	e6b9      	b.n	8002b84 <cbvprintf+0x6d0>
				len = strlen(bps);
 8002e10:	4630      	mov	r0, r6
 8002e12:	f7fe f877 	bl	8000f04 <strlen>
 8002e16:	e731      	b.n	8002c7c <cbvprintf+0x7c8>
				bps = encode_uint((uintptr_t)value->ptr, conv,
 8002e18:	f10d 0a26 	add.w	sl, sp, #38	; 0x26
 8002e1c:	ab04      	add	r3, sp, #16
 8002e1e:	f8cd a000 	str.w	sl, [sp]
 8002e22:	aa0c      	add	r2, sp, #48	; 0x30
 8002e24:	2100      	movs	r1, #0
 8002e26:	f7ff fadf 	bl	80023e8 <encode_uint>
				conv->altform_0c = true;
 8002e2a:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
 8002e2e:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 8002e32:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
 8002e36:	f043 0310 	orr.w	r3, r3, #16
 8002e3a:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
		char sign = 0;
 8002e3e:	2300      	movs	r3, #0
				bps = encode_uint((uintptr_t)value->ptr, conv,
 8002e40:	4606      	mov	r6, r0
		char sign = 0;
 8002e42:	9303      	str	r3, [sp, #12]
				goto prec_int_pad0;
 8002e44:	e618      	b.n	8002a78 <cbvprintf+0x5c4>
			conv->length_mod = LENGTH_HH;
 8002e46:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f362 03c6 	bfi	r3, r2, #3, #4
 8002e50:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
	conv->specifier = *sp++;
 8002e54:	788b      	ldrb	r3, [r1, #2]
			++sp;
 8002e56:	1c88      	adds	r0, r1, #2
 8002e58:	e54c      	b.n	80028f4 <cbvprintf+0x440>
			conv->length_mod = LENGTH_LL;
 8002e5a:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 8002e5e:	2204      	movs	r2, #4
 8002e60:	f362 03c6 	bfi	r3, r2, #3, #4
 8002e64:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
	conv->specifier = *sp++;
 8002e68:	788b      	ldrb	r3, [r1, #2]
			++sp;
 8002e6a:	1c88      	adds	r0, r1, #2
 8002e6c:	e542      	b.n	80028f4 <cbvprintf+0x440>
 8002e6e:	46d0      	mov	r8, sl
 8002e70:	e61e      	b.n	8002ab0 <cbvprintf+0x5fc>
 8002e72:	bf00      	nop
 8002e74:	08011afc 	.word	0x08011afc

08002e78 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_EXPERIMENTAL, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
 8002e78:	4770      	bx	lr
 8002e7a:	bf00      	nop

08002e7c <stm32l4_init>:
	__asm__ volatile(
 8002e7c:	f04f 0210 	mov.w	r2, #16
 8002e80:	f3ef 8311 	mrs	r3, BASEPRI
 8002e84:	f382 8812 	msr	BASEPRI_MAX, r2
 8002e88:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
 8002e8c:	f383 8811 	msr	BASEPRI, r3
 8002e90:	f3bf 8f6f 	isb	sy

	irq_unlock(key);

	/* Update CMSIS SystemCoreClock variable (HCLK) */
	/* At reset, system core clock is set to 4 MHz from MSI */
	SystemCoreClock = 4000000;
 8002e94:	4b02      	ldr	r3, [pc, #8]	; (8002ea0 <stm32l4_init+0x24>)
 8002e96:	4a03      	ldr	r2, [pc, #12]	; (8002ea4 <stm32l4_init+0x28>)
 8002e98:	601a      	str	r2, [r3, #0]

	return 0;
}
 8002e9a:	2000      	movs	r0, #0
 8002e9c:	4770      	bx	lr
 8002e9e:	bf00      	nop
 8002ea0:	200002e8 	.word	0x200002e8
 8002ea4:	003d0900 	.word	0x003d0900

08002ea8 <st_stm32_common_config>:
#endif /* CONFIG_SOC_SERIES_STM32H7X || CONFIG_SOC_SERIES_STM32MP1X */

#endif /* CONFIG_USE_SEGGER_RTT */

	return 0;
}
 8002ea8:	2000      	movs	r0, #0
 8002eaa:	4770      	bx	lr

08002eac <z_cpp_init_static>:

void __do_global_ctors_aux(void);
void __do_init_array_aux(void);

void z_cpp_init_static(void)
{
 8002eac:	b508      	push	{r3, lr}
	__do_global_ctors_aux();
 8002eae:	f000 f815 	bl	8002edc <__do_global_ctors_aux>
	__do_init_array_aux();
}
 8002eb2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	__do_init_array_aux();
 8002eb6:	f000 b801 	b.w	8002ebc <__do_init_array_aux>
 8002eba:	bf00      	nop

08002ebc <__do_init_array_aux>:

/**
 * @brief Execute initialization routines referenced in .init_array section
 */
void __do_init_array_aux(void)
{
 8002ebc:	b538      	push	{r3, r4, r5, lr}
	for (func_ptr *func = __init_array_start;
 8002ebe:	4c05      	ldr	r4, [pc, #20]	; (8002ed4 <__do_init_array_aux+0x18>)
 8002ec0:	4d05      	ldr	r5, [pc, #20]	; (8002ed8 <__do_init_array_aux+0x1c>)
 8002ec2:	42ac      	cmp	r4, r5
 8002ec4:	d204      	bcs.n	8002ed0 <__do_init_array_aux+0x14>
		func < __init_array_end;
		func++) {
		(*func)();
 8002ec6:	f854 3b04 	ldr.w	r3, [r4], #4
 8002eca:	4798      	blx	r3
	for (func_ptr *func = __init_array_start;
 8002ecc:	42ac      	cmp	r4, r5
 8002ece:	d3fa      	bcc.n	8002ec6 <__do_init_array_aux+0xa>
	}
}
 8002ed0:	bd38      	pop	{r3, r4, r5, pc}
 8002ed2:	bf00      	nop
 8002ed4:	080118c8 	.word	0x080118c8
 8002ed8:	080118cc 	.word	0x080118cc

08002edc <__do_global_ctors_aux>:
 *
 * This routine is invoked by the kernel prior to the execution of the
 * application's main().
 */
void __do_global_ctors_aux(void)
{
 8002edc:	b538      	push	{r3, r4, r5, lr}
	unsigned int nCtors;

	nCtors = (unsigned long)__CTOR_LIST__[0];
 8002ede:	4d06      	ldr	r5, [pc, #24]	; (8002ef8 <__do_global_ctors_aux+0x1c>)
 8002ee0:	682c      	ldr	r4, [r5, #0]

	while (nCtors >= 1U) {
 8002ee2:	b144      	cbz	r4, 8002ef6 <__do_global_ctors_aux+0x1a>
 8002ee4:	1c63      	adds	r3, r4, #1
 8002ee6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
		__CTOR_LIST__[nCtors--]();
 8002eea:	3c01      	subs	r4, #1
 8002eec:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8002ef0:	4798      	blx	r3
	while (nCtors >= 1U) {
 8002ef2:	2c00      	cmp	r4, #0
 8002ef4:	d1f9      	bne.n	8002eea <__do_global_ctors_aux+0xe>
	}
}
 8002ef6:	bd38      	pop	{r3, r4, r5, pc}
 8002ef8:	080118c0 	.word	0x080118c0

08002efc <__cxa_atexit>:
{
	ARG_UNUSED(destructor);
	ARG_UNUSED(objptr);
	ARG_UNUSED(dso);
	return 0;
}
 8002efc:	2000      	movs	r0, #0
 8002efe:	4770      	bx	lr

08002f00 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
 8002f00:	4901      	ldr	r1, [pc, #4]	; (8002f08 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
 8002f02:	2210      	movs	r2, #16
	str	r2, [r1]
 8002f04:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
 8002f06:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
 8002f08:	e000ed10 	.word	0xe000ed10

08002f0c <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
 8002f0c:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
 8002f0e:	4040      	eors	r0, r0
	msr	BASEPRI, r0
 8002f10:	f380 8811 	msr	BASEPRI, r0
	isb
 8002f14:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
 8002f18:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
 8002f1c:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
 8002f1e:	b662      	cpsie	i
	isb
 8002f20:	f3bf 8f6f 	isb	sy

	bx	lr
 8002f24:	4770      	bx	lr
 8002f26:	bf00      	nop

08002f28 <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
 8002f28:	f00a b928 	b.w	800d17c <z_fatal_error>

08002f2c <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
 8002f2c:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
 8002f2e:	6800      	ldr	r0, [r0, #0]
 8002f30:	f00a b924 	b.w	800d17c <z_fatal_error>

08002f34 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
 8002f34:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	db08      	blt.n	8002f4c <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f3a:	4905      	ldr	r1, [pc, #20]	; (8002f50 <arch_irq_enable+0x1c>)
 8002f3c:	095b      	lsrs	r3, r3, #5
 8002f3e:	2201      	movs	r2, #1
 8002f40:	f000 001f 	and.w	r0, r0, #31
 8002f44:	fa02 f000 	lsl.w	r0, r2, r0
 8002f48:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
}
 8002f4c:	4770      	bx	lr
 8002f4e:	bf00      	nop
 8002f50:	e000e100 	.word	0xe000e100

08002f54 <arch_irq_disable>:

void arch_irq_disable(unsigned int irq)
{
	NVIC_DisableIRQ((IRQn_Type)irq);
 8002f54:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	db0d      	blt.n	8002f76 <arch_irq_disable+0x22>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f5a:	095b      	lsrs	r3, r3, #5
 8002f5c:	4906      	ldr	r1, [pc, #24]	; (8002f78 <arch_irq_disable+0x24>)
 8002f5e:	2201      	movs	r2, #1
 8002f60:	3320      	adds	r3, #32
 8002f62:	f000 001f 	and.w	r0, r0, #31
 8002f66:	fa02 f000 	lsl.w	r0, r2, r0
 8002f6a:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002f6e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002f72:	f3bf 8f6f 	isb	sy
}
 8002f76:	4770      	bx	lr
 8002f78:	e000e100 	.word	0xe000e100

08002f7c <arch_irq_is_enabled>:

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
 8002f7c:	4b05      	ldr	r3, [pc, #20]	; (8002f94 <arch_irq_is_enabled+0x18>)
 8002f7e:	0942      	lsrs	r2, r0, #5
 8002f80:	f000 001f 	and.w	r0, r0, #31
 8002f84:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002f88:	2301      	movs	r3, #1
 8002f8a:	fa03 f000 	lsl.w	r0, r3, r0
}
 8002f8e:	4010      	ands	r0, r2
 8002f90:	4770      	bx	lr
 8002f92:	bf00      	nop
 8002f94:	e000e100 	.word	0xe000e100

08002f98 <z_arm_irq_priority_set>:
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
 8002f98:	3101      	adds	r1, #1
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
 8002f9a:	b243      	sxtb	r3, r0
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f9c:	0109      	lsls	r1, r1, #4
  if ((int32_t)(IRQn) >= 0)
 8002f9e:	2b00      	cmp	r3, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fa0:	b2c9      	uxtb	r1, r1
  if ((int32_t)(IRQn) >= 0)
 8002fa2:	db06      	blt.n	8002fb2 <z_arm_irq_priority_set+0x1a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fa4:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8002fa8:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 8002fac:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
 8002fb0:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fb2:	4b03      	ldr	r3, [pc, #12]	; (8002fc0 <z_arm_irq_priority_set+0x28>)
 8002fb4:	f000 000f 	and.w	r0, r0, #15
 8002fb8:	4403      	add	r3, r0
 8002fba:	7619      	strb	r1, [r3, #24]
}
 8002fbc:	4770      	bx	lr
 8002fbe:	bf00      	nop
 8002fc0:	e000ecfc 	.word	0xe000ecfc

08002fc4 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
 8002fc4:	2100      	movs	r1, #0
 8002fc6:	2001      	movs	r0, #1
 8002fc8:	f7ff bfae 	b.w	8002f28 <z_arm_fatal_error>

08002fcc <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
 8002fcc:	b508      	push	{r3, lr}
	handler();
 8002fce:	f000 f805 	bl	8002fdc <z_SysNmiOnReset>
	z_arm_int_exit();
}
 8002fd2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
 8002fd6:	f000 b8e3 	b.w	80031a0 <z_arm_exc_exit>
 8002fda:	bf00      	nop

08002fdc <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
 8002fdc:	bf30      	wfi
    b z_SysNmiOnReset
 8002fde:	f7ff bffd 	b.w	8002fdc <z_SysNmiOnReset>
 8002fe2:	bf00      	nop

08002fe4 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
 8002fe4:	4a0f      	ldr	r2, [pc, #60]	; (8003024 <z_arm_prep_c+0x40>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
 8002fe6:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
 8002fe8:	4b0f      	ldr	r3, [pc, #60]	; (8003028 <z_arm_prep_c+0x44>)
 8002fea:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8002fee:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8002ff0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002ff4:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
 8002ff8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002ffc:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003000:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 */
__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8003004:	f3ef 8314 	mrs	r3, CONTROL
	__set_CONTROL(__get_CONTROL() & (~(CONTROL_FPCA_Msk)));
 8003008:	f023 0304 	bic.w	r3, r3, #4
  \details Writes the given value to the Control Register.
  \param [in]    control  Control Register value to set
 */
__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 800300c:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 8003010:	f3bf 8f6f 	isb	sy
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
 8003014:	f00a f8ea 	bl	800d1ec <z_bss_zero>
	z_data_copy();
 8003018:	f00b fbec 	bl	800e7f4 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
 800301c:	f000 f9e2 	bl	80033e4 <z_arm_interrupt_init>
	z_cstart();
 8003020:	f00a f8ee 	bl	800d200 <z_cstart>
 8003024:	08000000 	.word	0x08000000
 8003028:	e000ed00 	.word	0xe000ed00

0800302c <arch_swap>:
 *
 * On ARMv6-M, the intlock key is represented by the PRIMASK register,
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
 800302c:	b410      	push	{r4}
	/* store off key and return value */
	_current->arch.basepri = key;
 800302e:	4a0a      	ldr	r2, [pc, #40]	; (8003058 <arch_swap+0x2c>)
	_current->arch.swap_return_value = _k_neg_eagain;
 8003030:	4c0a      	ldr	r4, [pc, #40]	; (800305c <arch_swap+0x30>)
	_current->arch.basepri = key;
 8003032:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
 8003034:	6824      	ldr	r4, [r4, #0]

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 8003036:	490a      	ldr	r1, [pc, #40]	; (8003060 <arch_swap+0x34>)
	_current->arch.swap_return_value = _k_neg_eagain;
 8003038:	e9c3 041e 	strd	r0, r4, [r3, #120]	; 0x78
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 800303c:	684b      	ldr	r3, [r1, #4]
 800303e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003042:	2000      	movs	r0, #0
 8003044:	604b      	str	r3, [r1, #4]
 8003046:	f380 8811 	msr	BASEPRI, r0
 800304a:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
 800304e:	6893      	ldr	r3, [r2, #8]
}
 8003050:	bc10      	pop	{r4}
 8003052:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	20001564 	.word	0x20001564
 800305c:	0801283c 	.word	0x0801283c
 8003060:	e000ed00 	.word	0xe000ed00

08003064 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
 8003064:	4912      	ldr	r1, [pc, #72]	; (80030b0 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
 8003066:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
 8003068:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
 800306c:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
 800306e:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
 8003072:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
 8003076:	2010      	movs	r0, #16
    msr BASEPRI_MAX, r0
 8003078:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
 800307c:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
 8003080:	4f0c      	ldr	r7, [pc, #48]	; (80030b4 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
 8003082:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
 8003086:	698a      	ldr	r2, [r1, #24]

    str r2, [r1, #_kernel_offset_to_current]
 8003088:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
 800308a:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
 800308c:	6f90      	ldr	r0, [r2, #120]	; 0x78
    movs r3, #0
 800308e:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
 8003090:	6793      	str	r3, [r2, #120]	; 0x78
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
 8003092:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
 8003096:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
 8003098:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
 800309a:	f000 f9e7 	bl	800346c <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
 800309e:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
 80030a2:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
 80030a6:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
 80030aa:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
 80030ae:	4770      	bx	lr
    ldr r1, =_kernel
 80030b0:	20001564 	.word	0x20001564
    ldr v4, =_SCS_ICSR
 80030b4:	e000ed04 	.word	0xe000ed04

080030b8 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
 80030b8:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
 80030bc:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
 80030be:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
 80030c2:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
 80030c6:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
 80030c8:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
 80030cc:	2902      	cmp	r1, #2
    beq _oops
 80030ce:	d0ff      	beq.n	80030d0 <_oops>

080030d0 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
 80030d0:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
 80030d2:	f7ff ff2b 	bl	8002f2c <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
 80030d6:	bd01      	pop	{r0, pc}

080030d8 <arch_new_thread>:
 * of the ESF.
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     char *stack_ptr, k_thread_entry_t entry,
		     void *p1, void *p2, void *p3)
{
 80030d8:	b410      	push	{r4}
 80030da:	9901      	ldr	r1, [sp, #4]
#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
	iframe->a2 = (uint32_t)p1;
 80030dc:	f842 1c1c 	str.w	r1, [r2, #-28]
{
 80030e0:	9902      	ldr	r1, [sp, #8]
	iframe->a3 = (uint32_t)p2;
 80030e2:	f842 1c18 	str.w	r1, [r2, #-24]
	iframe->pc &= 0xfffffffe;
 80030e6:	490a      	ldr	r1, [pc, #40]	; (8003110 <arch_new_thread+0x38>)
	iframe->a1 = (uint32_t)entry;
 80030e8:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->pc &= 0xfffffffe;
 80030ec:	f021 0101 	bic.w	r1, r1, #1
	iframe->a4 = (uint32_t)p3;
 80030f0:	9b03      	ldr	r3, [sp, #12]
	iframe->pc &= 0xfffffffe;
 80030f2:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->a4 = (uint32_t)p3;
 80030f6:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
 80030fa:	f04f 7480 	mov.w	r4, #16777216	; 0x1000000
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
 80030fe:	f1a2 0120 	sub.w	r1, r2, #32
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
 8003102:	2300      	movs	r3, #0
	iframe->xpsr =
 8003104:	f842 4c04 	str.w	r4, [r2, #-4]
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
 8003108:	bc10      	pop	{r4}
	thread->callee_saved.psp = (uint32_t)iframe;
 800310a:	6501      	str	r1, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
 800310c:	6783      	str	r3, [r0, #120]	; 0x78
}
 800310e:	4770      	bx	lr
 8003110:	08002301 	.word	0x08002301

08003114 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
 8003114:	4b09      	ldr	r3, [pc, #36]	; (800313c <z_check_thread_stack_fail+0x28>)
 8003116:	689b      	ldr	r3, [r3, #8]
{
 8003118:	4602      	mov	r2, r0

	if (thread == NULL) {
 800311a:	b16b      	cbz	r3, 8003138 <z_check_thread_stack_fail+0x24>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
 800311c:	f112 0f16 	cmn.w	r2, #22
 8003120:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8003122:	d005      	beq.n	8003130 <z_check_thread_stack_fail+0x1c>
 8003124:	f1a0 0320 	sub.w	r3, r0, #32
 8003128:	4293      	cmp	r3, r2
 800312a:	d805      	bhi.n	8003138 <z_check_thread_stack_fail+0x24>
 800312c:	4282      	cmp	r2, r0
 800312e:	d203      	bcs.n	8003138 <z_check_thread_stack_fail+0x24>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
 8003130:	4281      	cmp	r1, r0
 8003132:	bf28      	it	cs
 8003134:	2000      	movcs	r0, #0
 8003136:	4770      	bx	lr
 8003138:	2000      	movs	r0, #0
}
 800313a:	4770      	bx	lr
 800313c:	20001564 	.word	0x20001564

08003140 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
 8003140:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
 8003142:	4b09      	ldr	r3, [pc, #36]	; (8003168 <arch_switch_to_main_thread+0x28>)
 8003144:	6098      	str	r0, [r3, #8]
{
 8003146:	460d      	mov	r5, r1
 8003148:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
 800314a:	f000 f98f 	bl	800346c <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
 800314e:	4620      	mov	r0, r4
 8003150:	f385 8809 	msr	PSP, r5
 8003154:	2100      	movs	r1, #0
 8003156:	b663      	cpsie	if
 8003158:	f381 8811 	msr	BASEPRI, r1
 800315c:	f3bf 8f6f 	isb	sy
 8003160:	2200      	movs	r2, #0
 8003162:	2300      	movs	r3, #0
 8003164:	f7ff f8cc 	bl	8002300 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
 8003168:	20001564 	.word	0x20001564

0800316c <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
 800316c:	b501      	push	{r0, lr}
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
 800316e:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
 8003172:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
 8003176:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
 800317a:	4904      	ldr	r1, [pc, #16]	; (800318c <_isr_wrapper+0x20>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
 800317c:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
 800317e:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
 8003180:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
 8003182:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
 8003186:	4902      	ldr	r1, [pc, #8]	; (8003190 <_isr_wrapper+0x24>)
	bx r1
 8003188:	4708      	bx	r1
 800318a:	0000      	.short	0x0000
	ldr r1, =_sw_isr_table
 800318c:	08011618 	.word	0x08011618
	ldr r1, =z_arm_int_exit
 8003190:	080031a1 	.word	0x080031a1

08003194 <__aeabi_atexit>:
 * @param dso Dynamic Shared Object handle for shared libraries
 *
 * Wrapper for __cxa_atexit()
 */
int __aeabi_atexit(void *objptr, void (*destructor)(void *), void *dso)
{
 8003194:	4603      	mov	r3, r0
	return __cxa_atexit(destructor, objptr, dso);
 8003196:	4608      	mov	r0, r1
 8003198:	4619      	mov	r1, r3
 800319a:	f7ff beaf 	b.w	8002efc <__cxa_atexit>
 800319e:	bf00      	nop

080031a0 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
 80031a0:	4b04      	ldr	r3, [pc, #16]	; (80031b4 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
 80031a2:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
 80031a4:	6998      	ldr	r0, [r3, #24]
	cmp r0, r1
 80031a6:	4288      	cmp	r0, r1
	beq _EXIT_EXC
 80031a8:	d003      	beq.n	80031b2 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
 80031aa:	4903      	ldr	r1, [pc, #12]	; (80031b8 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
 80031ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
 80031b0:	600a      	str	r2, [r1, #0]

080031b2 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
 80031b2:	4770      	bx	lr
	ldr r3, =_kernel
 80031b4:	20001564 	.word	0x20001564
	ldr r1, =_SCS_ICSR
 80031b8:	e000ed04 	.word	0xe000ed04

080031bc <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
 80031bc:	b538      	push	{r3, r4, r5, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
 80031be:	4b1a      	ldr	r3, [pc, #104]	; (8003228 <mem_manage_fault+0x6c>)
 80031c0:	6a9c      	ldr	r4, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
 80031c2:	6a9c      	ldr	r4, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
 80031c4:	6a9d      	ldr	r5, [r3, #40]	; 0x28
 80031c6:	07ad      	lsls	r5, r5, #30
{
 80031c8:	4614      	mov	r4, r2
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
 80031ca:	d503      	bpl.n	80031d4 <mem_manage_fault+0x18>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
 80031cc:	6b5d      	ldr	r5, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
 80031ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80031d0:	0612      	lsls	r2, r2, #24
 80031d2:	d421      	bmi.n	8003218 <mem_manage_fault+0x5c>
	uint32_t mmfar = -EINVAL;
 80031d4:	f06f 0515 	mvn.w	r5, #21
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
 80031d8:	4b13      	ldr	r3, [pc, #76]	; (8003228 <mem_manage_fault+0x6c>)
 80031da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
 80031dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
 80031de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80031e0:	06d1      	lsls	r1, r2, #27
 80031e2:	d40b      	bmi.n	80031fc <mem_manage_fault+0x40>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
 80031e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
 80031e6:	079a      	lsls	r2, r3, #30
 80031e8:	d408      	bmi.n	80031fc <mem_manage_fault+0x40>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
 80031ea:	2000      	movs	r0, #0
		"without stack guard, user-mode or null-pointer detection\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
 80031ec:	4a0e      	ldr	r2, [pc, #56]	; (8003228 <mem_manage_fault+0x6c>)
 80031ee:	6a93      	ldr	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
 80031f0:	2100      	movs	r1, #0
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
 80031f2:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
 80031f6:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
 80031f8:	7021      	strb	r1, [r4, #0]

	return reason;
}
 80031fa:	bd38      	pop	{r3, r4, r5, pc}
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
 80031fc:	4b0a      	ldr	r3, [pc, #40]	; (8003228 <mem_manage_fault+0x6c>)
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	051b      	lsls	r3, r3, #20
 8003202:	d5f2      	bpl.n	80031ea <mem_manage_fault+0x2e>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
 8003204:	4601      	mov	r1, r0
 8003206:	4628      	mov	r0, r5
 8003208:	f7ff ff84 	bl	8003114 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
 800320c:	2800      	cmp	r0, #0
 800320e:	d0ec      	beq.n	80031ea <mem_manage_fault+0x2e>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8003210:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
 8003214:	2002      	movs	r0, #2
 8003216:	e7e9      	b.n	80031ec <mem_manage_fault+0x30>
			if (from_hard_fault != 0) {
 8003218:	2900      	cmp	r1, #0
 800321a:	d0dd      	beq.n	80031d8 <mem_manage_fault+0x1c>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
 800321c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800321e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003222:	629a      	str	r2, [r3, #40]	; 0x28
 8003224:	e7d8      	b.n	80031d8 <mem_manage_fault+0x1c>
 8003226:	bf00      	nop
 8003228:	e000ed00 	.word	0xe000ed00

0800322c <bus_fault.constprop.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
 800322c:	4b0e      	ldr	r3, [pc, #56]	; (8003268 <bus_fault.constprop.0+0x3c>)
 800322e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
 8003230:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
 8003232:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003234:	0592      	lsls	r2, r2, #22
 8003236:	d508      	bpl.n	800324a <bus_fault.constprop.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
 8003238:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
 800323a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800323c:	0412      	lsls	r2, r2, #16
 800323e:	d504      	bpl.n	800324a <bus_fault.constprop.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
 8003240:	b118      	cbz	r0, 800324a <bus_fault.constprop.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
 8003242:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003244:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003248:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
 800324a:	4b07      	ldr	r3, [pc, #28]	; (8003268 <bus_fault.constprop.0+0x3c>)
 800324c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
 800324e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003250:	05d2      	lsls	r2, r2, #23
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
 8003252:	4a05      	ldr	r2, [pc, #20]	; (8003268 <bus_fault.constprop.0+0x3c>)
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
 8003254:	bf58      	it	pl
 8003256:	6a9b      	ldrpl	r3, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
 8003258:	6a93      	ldr	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
 800325a:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
 800325c:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
 8003260:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
 8003262:	7008      	strb	r0, [r1, #0]

	return reason;
}
 8003264:	4770      	bx	lr
 8003266:	bf00      	nop
 8003268:	e000ed00 	.word	0xe000ed00

0800326c <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
 800326c:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
 800326e:	4b53      	ldr	r3, [pc, #332]	; (80033bc <z_arm_fault+0x150>)
 8003270:	685b      	ldr	r3, [r3, #4]
{
 8003272:	b08a      	sub	sp, #40	; 0x28
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
 8003274:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003278:	2500      	movs	r5, #0
 800327a:	f385 8811 	msr	BASEPRI, r5
 800327e:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
 8003282:	f002 447f 	and.w	r4, r2, #4278190080	; 0xff000000
 8003286:	f1b4 4f7f 	cmp.w	r4, #4278190080	; 0xff000000
 800328a:	d171      	bne.n	8003370 <z_arm_fault+0x104>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
 800328c:	f002 040c 	and.w	r4, r2, #12
 8003290:	2c08      	cmp	r4, #8
 8003292:	d06d      	beq.n	8003370 <z_arm_fault+0x104>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
 8003294:	0714      	lsls	r4, r2, #28
			ptr_esf =  (z_arch_esf_t *)psp;
 8003296:	bf47      	ittee	mi
 8003298:	460c      	movmi	r4, r1
	*nested_exc = false;
 800329a:	462e      	movmi	r6, r5
			ptr_esf = (z_arch_esf_t *)msp;
 800329c:	4604      	movpl	r4, r0
			*nested_exc = true;
 800329e:	2601      	movpl	r6, #1
	*recoverable = false;
 80032a0:	2200      	movs	r2, #0
	switch (fault) {
 80032a2:	3b03      	subs	r3, #3
	*recoverable = false;
 80032a4:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
 80032a8:	2b03      	cmp	r3, #3
 80032aa:	d86f      	bhi.n	800338c <z_arm_fault+0x120>
 80032ac:	e8df f003 	tbb	[pc, r3]
 80032b0:	022d3943 	.word	0x022d3943
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
 80032b4:	4b41      	ldr	r3, [pc, #260]	; (80033bc <z_arm_fault+0x150>)
		reason = usage_fault(esf);
 80032b6:	2500      	movs	r5, #0
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
 80032b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
 80032ba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
 80032bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
 80032be:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
 80032c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
 80032c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
 80032c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80032c6:	ea6f 4202 	mvn.w	r2, r2, lsl #16
 80032ca:	ea6f 4212 	mvn.w	r2, r2, lsr #16
 80032ce:	629a      	str	r2, [r3, #40]	; 0x28
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
 80032d0:	6820      	ldr	r0, [r4, #0]
 80032d2:	6861      	ldr	r1, [r4, #4]
 80032d4:	68a2      	ldr	r2, [r4, #8]
 80032d6:	68e3      	ldr	r3, [r4, #12]
 80032d8:	f10d 0c08 	add.w	ip, sp, #8
 80032dc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80032e0:	6920      	ldr	r0, [r4, #16]
 80032e2:	6961      	ldr	r1, [r4, #20]
 80032e4:	69a2      	ldr	r2, [r4, #24]
 80032e6:	69e3      	ldr	r3, [r4, #28]
 80032e8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
 80032ec:	2e00      	cmp	r6, #0
 80032ee:	d042      	beq.n	8003376 <z_arm_fault+0x10a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
 80032f0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80032f4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80032f8:	b90a      	cbnz	r2, 80032fe <z_arm_fault+0x92>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
 80032fa:	430b      	orrs	r3, r1
 80032fc:	9309      	str	r3, [sp, #36]	; 0x24
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
	}

	z_arm_fatal_error(reason, &esf_copy);
 80032fe:	a902      	add	r1, sp, #8
 8003300:	4628      	mov	r0, r5
 8003302:	f7ff fe11 	bl	8002f28 <z_arm_fatal_error>
}
 8003306:	b00a      	add	sp, #40	; 0x28
 8003308:	bd70      	pop	{r4, r5, r6, pc}
		reason = bus_fault(esf, 0, recoverable);
 800330a:	f10d 0107 	add.w	r1, sp, #7
 800330e:	2000      	movs	r0, #0
 8003310:	f7ff ff8c 	bl	800322c <bus_fault.constprop.0>
	if (recoverable) {
 8003314:	f89d 3007 	ldrb.w	r3, [sp, #7]
		reason = bus_fault(esf, 0, recoverable);
 8003318:	4605      	mov	r5, r0
	if (recoverable) {
 800331a:	2b00      	cmp	r3, #0
 800331c:	d0d8      	beq.n	80032d0 <z_arm_fault+0x64>
}
 800331e:	b00a      	add	sp, #40	; 0x28
 8003320:	bd70      	pop	{r4, r5, r6, pc}
		reason = mem_manage_fault(esf, 0, recoverable);
 8003322:	f10d 0207 	add.w	r2, sp, #7
 8003326:	2100      	movs	r1, #0
 8003328:	4620      	mov	r0, r4
 800332a:	f7ff ff47 	bl	80031bc <mem_manage_fault>
	if (recoverable) {
 800332e:	f89d 3007 	ldrb.w	r3, [sp, #7]
		reason = mem_manage_fault(esf, 0, recoverable);
 8003332:	4605      	mov	r5, r0
		break;
 8003334:	e7f1      	b.n	800331a <z_arm_fault+0xae>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
 8003336:	4b21      	ldr	r3, [pc, #132]	; (80033bc <z_arm_fault+0x150>)
 8003338:	6add      	ldr	r5, [r3, #44]	; 0x2c
 800333a:	f015 0502 	ands.w	r5, r5, #2
 800333e:	d125      	bne.n	800338c <z_arm_fault+0x120>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
 8003340:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003342:	2a00      	cmp	r2, #0
 8003344:	dbc4      	blt.n	80032d0 <z_arm_fault+0x64>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
 8003346:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003348:	0052      	lsls	r2, r2, #1
 800334a:	d5c1      	bpl.n	80032d0 <z_arm_fault+0x64>
	uint16_t fault_insn = *(ret_addr - 1);
 800334c:	69a2      	ldr	r2, [r4, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
 800334e:	f832 1c02 	ldrh.w	r1, [r2, #-2]
 8003352:	f64d 7202 	movw	r2, #57090	; 0xdf02
 8003356:	4291      	cmp	r1, r2
 8003358:	d024      	beq.n	80033a4 <z_arm_fault+0x138>
		} else if (SCB_MMFSR != 0) {
 800335a:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 800335e:	b9ba      	cbnz	r2, 8003390 <z_arm_fault+0x124>
		} else if (SCB_BFSR != 0) {
 8003360:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 8003364:	bb02      	cbnz	r2, 80033a8 <z_arm_fault+0x13c>
		} else if (SCB_UFSR != 0) {
 8003366:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8003368:	b292      	uxth	r2, r2
 800336a:	2a00      	cmp	r2, #0
 800336c:	d0b0      	beq.n	80032d0 <z_arm_fault+0x64>
 800336e:	e7a3      	b.n	80032b8 <z_arm_fault+0x4c>
	*nested_exc = false;
 8003370:	462e      	mov	r6, r5
		return NULL;
 8003372:	462c      	mov	r4, r5
 8003374:	e794      	b.n	80032a0 <z_arm_fault+0x34>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
 8003376:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003378:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800337c:	f023 0301 	bic.w	r3, r3, #1
	z_arm_fatal_error(reason, &esf_copy);
 8003380:	a902      	add	r1, sp, #8
 8003382:	4628      	mov	r0, r5
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
 8003384:	9309      	str	r3, [sp, #36]	; 0x24
	z_arm_fatal_error(reason, &esf_copy);
 8003386:	f7ff fdcf 	bl	8002f28 <z_arm_fatal_error>
 800338a:	e7bc      	b.n	8003306 <z_arm_fault+0x9a>
	switch (fault) {
 800338c:	2500      	movs	r5, #0
 800338e:	e79f      	b.n	80032d0 <z_arm_fault+0x64>
			reason = mem_manage_fault(esf, 1, recoverable);
 8003390:	f10d 0207 	add.w	r2, sp, #7
 8003394:	2101      	movs	r1, #1
 8003396:	4620      	mov	r0, r4
 8003398:	f7ff ff10 	bl	80031bc <mem_manage_fault>
	if (recoverable) {
 800339c:	f89d 3007 	ldrb.w	r3, [sp, #7]
			reason = mem_manage_fault(esf, 1, recoverable);
 80033a0:	4605      	mov	r5, r0
 80033a2:	e7ba      	b.n	800331a <z_arm_fault+0xae>
			reason = esf->basic.r0;
 80033a4:	6825      	ldr	r5, [r4, #0]
 80033a6:	e793      	b.n	80032d0 <z_arm_fault+0x64>
			reason = bus_fault(esf, 1, recoverable);
 80033a8:	f10d 0107 	add.w	r1, sp, #7
 80033ac:	2001      	movs	r0, #1
 80033ae:	f7ff ff3d 	bl	800322c <bus_fault.constprop.0>
	if (recoverable) {
 80033b2:	f89d 3007 	ldrb.w	r3, [sp, #7]
			reason = bus_fault(esf, 1, recoverable);
 80033b6:	4605      	mov	r5, r0
 80033b8:	e7af      	b.n	800331a <z_arm_fault+0xae>
 80033ba:	bf00      	nop
 80033bc:	e000ed00 	.word	0xe000ed00

080033c0 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
 80033c0:	4a02      	ldr	r2, [pc, #8]	; (80033cc <z_arm_fault_init+0xc>)
 80033c2:	6953      	ldr	r3, [r2, #20]
 80033c4:	f043 0310 	orr.w	r3, r3, #16
 80033c8:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
 80033ca:	4770      	bx	lr
 80033cc:	e000ed00 	.word	0xe000ed00

080033d0 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
 80033d0:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
 80033d4:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
 80033d8:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
 80033da:	4672      	mov	r2, lr
	bl z_arm_fault
 80033dc:	f7ff ff46 	bl	800326c <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
 80033e0:	bd01      	pop	{r0, pc}
 80033e2:	bf00      	nop

080033e4 <z_arm_interrupt_init>:
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033e4:	4804      	ldr	r0, [pc, #16]	; (80033f8 <z_arm_interrupt_init+0x14>)
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
 80033e6:	2300      	movs	r3, #0
 80033e8:	2110      	movs	r1, #16
 80033ea:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
 80033ec:	3301      	adds	r3, #1
 80033ee:	2b55      	cmp	r3, #85	; 0x55
 80033f0:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
 80033f4:	d1f9      	bne.n	80033ea <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
 80033f6:	4770      	bx	lr
 80033f8:	e000e100 	.word	0xe000e100

080033fc <__start>:

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
 80033fc:	2010      	movs	r0, #16
    msr BASEPRI, r0
 80033fe:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
 8003402:	4808      	ldr	r0, [pc, #32]	; (8003424 <__start+0x28>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
 8003404:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
 8003408:	1840      	adds	r0, r0, r1
    msr PSP, r0
 800340a:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
 800340e:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
 8003412:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
 8003414:	4308      	orrs	r0, r1
    msr CONTROL, r0
 8003416:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
 800341a:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
 800341e:	f7ff fde1 	bl	8002fe4 <z_arm_prep_c>
 8003422:	0000      	.short	0x0000
    ldr r0, =z_interrupt_stacks
 8003424:	20003fc0 	.word	0x20003fc0

08003428 <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
 8003428:	4b08      	ldr	r3, [pc, #32]	; (800344c <z_impl_k_thread_abort+0x24>)
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	4283      	cmp	r3, r0
 800342e:	d001      	beq.n	8003434 <z_impl_k_thread_abort+0xc>
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
		}
	}

	z_thread_abort(thread);
 8003430:	f00b b92c 	b.w	800e68c <z_thread_abort>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003434:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
 8003438:	2b00      	cmp	r3, #0
 800343a:	d0f9      	beq.n	8003430 <z_impl_k_thread_abort+0x8>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 800343c:	4a04      	ldr	r2, [pc, #16]	; (8003450 <z_impl_k_thread_abort+0x28>)
 800343e:	6853      	ldr	r3, [r2, #4]
 8003440:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003444:	6053      	str	r3, [r2, #4]
	z_thread_abort(thread);
 8003446:	f00b b921 	b.w	800e68c <z_thread_abort>
 800344a:	bf00      	nop
 800344c:	20001564 	.word	0x20001564
 8003450:	e000ed00 	.word	0xe000ed00

08003454 <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
 8003454:	4b02      	ldr	r3, [pc, #8]	; (8003460 <z_arm_configure_static_mpu_regions+0xc>)
 8003456:	4a03      	ldr	r2, [pc, #12]	; (8003464 <z_arm_configure_static_mpu_regions+0x10>)
 8003458:	4803      	ldr	r0, [pc, #12]	; (8003468 <z_arm_configure_static_mpu_regions+0x14>)
 800345a:	2101      	movs	r1, #1
 800345c:	f000 b85e 	b.w	800351c <arm_core_mpu_configure_static_mpu_regions>
 8003460:	20028000 	.word	0x20028000
 8003464:	20000000 	.word	0x20000000
 8003468:	08011b04 	.word	0x08011b04

0800346c <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
 800346c:	6e82      	ldr	r2, [r0, #104]	; 0x68
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
 800346e:	4b06      	ldr	r3, [pc, #24]	; (8003488 <z_arm_configure_dynamic_mpu_regions+0x1c>)
{
 8003470:	b410      	push	{r4}
	dynamic_regions[region_num].size = guard_size;
 8003472:	2020      	movs	r0, #32
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
 8003474:	4c05      	ldr	r4, [pc, #20]	; (800348c <z_arm_configure_dynamic_mpu_regions+0x20>)
 8003476:	609c      	str	r4, [r3, #8]
		guard_start = thread->stack_info.start - guard_size;
 8003478:	3a20      	subs	r2, #32
	dynamic_regions[region_num].size = guard_size;
 800347a:	e9c3 2000 	strd	r2, r0, [r3]
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
						   region_num);
}
 800347e:	bc10      	pop	{r4}
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
 8003480:	2101      	movs	r1, #1
 8003482:	4618      	mov	r0, r3
 8003484:	f000 b854 	b.w	8003530 <arm_core_mpu_configure_dynamic_mpu_regions>
 8003488:	20000d58 	.word	0x20000d58
 800348c:	150b0000 	.word	0x150b0000

08003490 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
 8003490:	4684      	mov	ip, r0
	int i;
	int reg_index = start_reg_index;
 8003492:	4610      	mov	r0, r2

	for (i = 0; i < regions_num; i++) {
 8003494:	2900      	cmp	r1, #0
 8003496:	d03e      	beq.n	8003516 <mpu_configure_regions+0x86>
{
 8003498:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
 800349a:	4f1f      	ldr	r7, [pc, #124]	; (8003518 <mpu_configure_regions+0x88>)
	for (i = 0; i < regions_num; i++) {
 800349c:	f04f 0e00 	mov.w	lr, #0
		if (regions[i].size == 0U) {
 80034a0:	f8dc 4004 	ldr.w	r4, [ip, #4]
 80034a4:	b364      	cbz	r4, 8003500 <mpu_configure_regions+0x70>
			continue;
		}
		/* Non-empty region. */

		if (do_sanity_check &&
 80034a6:	f8dc 5000 	ldr.w	r5, [ip]
 80034aa:	b14b      	cbz	r3, 80034c0 <mpu_configure_regions+0x30>
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
		&&
 80034ac:	2c1f      	cmp	r4, #31
 80034ae:	d904      	bls.n	80034ba <mpu_configure_regions+0x2a>
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
 80034b0:	ea44 0205 	orr.w	r2, r4, r5
		((part->size & (part->size - 1U)) == 0U)
 80034b4:	1e66      	subs	r6, r4, #1
		&&
 80034b6:	4232      	tst	r2, r6
 80034b8:	d002      	beq.n	80034c0 <mpu_configure_regions+0x30>
				(!mpu_partition_is_valid(&regions[i]))) {
			LOG_ERR("Partition %u: sanity check failed.", i);
			return -EINVAL;
 80034ba:	f06f 0015 	mvn.w	r0, #21
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
 80034be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
 80034c0:	2c20      	cmp	r4, #32
#if defined(CONFIG_CPU_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
 80034c2:	f8dc 6008 	ldr.w	r6, [ip, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
 80034c6:	b2c0      	uxtb	r0, r0
	if (size <= 32U) {
 80034c8:	d921      	bls.n	800350e <mpu_configure_regions+0x7e>
	if (size > (1UL << 31)) {
 80034ca:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
 80034ce:	d820      	bhi.n	8003512 <mpu_configure_regions+0x82>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
 80034d0:	3c01      	subs	r4, #1
 80034d2:	fab4 f484 	clz	r4, r4
 80034d6:	f1c4 041f 	rsb	r4, r4, #31
 80034da:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
 80034dc:	2807      	cmp	r0, #7
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
 80034de:	ea44 0406 	orr.w	r4, r4, r6
 80034e2:	d8ea      	bhi.n	80034ba <mpu_configure_regions+0x2a>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 80034e4:	f025 051f 	bic.w	r5, r5, #31
				| MPU_RBAR_VALID_Msk | index;
 80034e8:	4305      	orrs	r5, r0
 80034ea:	f045 0510 	orr.w	r5, r5, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
 80034ee:	f044 0401 	orr.w	r4, r4, #1
 80034f2:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 80034f6:	f8c7 509c 	str.w	r5, [r7, #156]	; 0x9c
		reg_index++;
 80034fa:	3001      	adds	r0, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
 80034fc:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
	for (i = 0; i < regions_num; i++) {
 8003500:	f10e 0e01 	add.w	lr, lr, #1
 8003504:	458e      	cmp	lr, r1
 8003506:	f10c 0c0c 	add.w	ip, ip, #12
 800350a:	d1c9      	bne.n	80034a0 <mpu_configure_regions+0x10>
}
 800350c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return REGION_32B;
 800350e:	2408      	movs	r4, #8
 8003510:	e7e4      	b.n	80034dc <mpu_configure_regions+0x4c>
		return REGION_4G;
 8003512:	243e      	movs	r4, #62	; 0x3e
 8003514:	e7e2      	b.n	80034dc <mpu_configure_regions+0x4c>
 8003516:	4770      	bx	lr
 8003518:	e000ed00 	.word	0xe000ed00

0800351c <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
 800351c:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
 800351e:	4c03      	ldr	r4, [pc, #12]	; (800352c <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
 8003520:	2301      	movs	r3, #1
 8003522:	7822      	ldrb	r2, [r4, #0]
 8003524:	f7ff ffb4 	bl	8003490 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
 8003528:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
 800352a:	bd10      	pop	{r4, pc}
 800352c:	200015c0 	.word	0x200015c0

08003530 <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
 8003530:	b508      	push	{r3, lr}
 * performed, the error signal is propagated to the caller of the function.
 */
static int mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
	int mpu_reg_index = static_regions_num;
 8003532:	4a09      	ldr	r2, [pc, #36]	; (8003558 <arm_core_mpu_configure_dynamic_mpu_regions+0x28>)

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
 8003534:	2300      	movs	r3, #0
 8003536:	7812      	ldrb	r2, [r2, #0]
 8003538:	f7ff ffaa 	bl	8003490 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
 800353c:	f110 0f16 	cmn.w	r0, #22
 8003540:	d009      	beq.n	8003556 <arm_core_mpu_configure_dynamic_mpu_regions+0x26>

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
 8003542:	2807      	cmp	r0, #7
 8003544:	dc07      	bgt.n	8003556 <arm_core_mpu_configure_dynamic_mpu_regions+0x26>
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
 8003546:	4a05      	ldr	r2, [pc, #20]	; (800355c <arm_core_mpu_configure_dynamic_mpu_regions+0x2c>)
 8003548:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98
 800354c:	3001      	adds	r0, #1
 800354e:	2808      	cmp	r0, #8
  MPU->RASR = 0U;
 8003550:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
 8003554:	d1f8      	bne.n	8003548 <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
 8003556:	bd08      	pop	{r3, pc}
 8003558:	200015c0 	.word	0x200015c0
 800355c:	e000ed00 	.word	0xe000ed00

08003560 <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
 8003560:	4b19      	ldr	r3, [pc, #100]	; (80035c8 <z_arm_mpu_init+0x68>)
{
 8003562:	b410      	push	{r4}
	if (mpu_config.num_regions > get_num_regions()) {
 8003564:	681c      	ldr	r4, [r3, #0]
 8003566:	2c08      	cmp	r4, #8
 8003568:	d82b      	bhi.n	80035c2 <z_arm_mpu_init+0x62>
  __ASM volatile ("dmb 0xF":::"memory");
 800356a:	f3bf 8f5f 	dmb	sy
	MPU->CTRL = 0;
 800356e:	4817      	ldr	r0, [pc, #92]	; (80035cc <z_arm_mpu_init+0x6c>)
 8003570:	2200      	movs	r2, #0
 8003572:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
 8003576:	b314      	cbz	r4, 80035be <z_arm_mpu_init+0x5e>
 8003578:	6859      	ldr	r1, [r3, #4]
 800357a:	f8c0 2098 	str.w	r2, [r0, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 800357e:	680b      	ldr	r3, [r1, #0]
 8003580:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
 8003584:	4313      	orrs	r3, r2
 8003586:	f043 0310 	orr.w	r3, r3, #16
 800358a:	310c      	adds	r1, #12
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
 800358c:	f8c0 309c 	str.w	r3, [r0, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
 8003590:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003594:	3201      	adds	r2, #1
 8003596:	f043 0301 	orr.w	r3, r3, #1
 800359a:	42a2      	cmp	r2, r4
 800359c:	f8c0 30a0 	str.w	r3, [r0, #160]	; 0xa0
 80035a0:	d1eb      	bne.n	800357a <z_arm_mpu_init+0x1a>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
 80035a2:	b2d2      	uxtb	r2, r2
 80035a4:	480a      	ldr	r0, [pc, #40]	; (80035d0 <z_arm_mpu_init+0x70>)
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
 80035a6:	4b09      	ldr	r3, [pc, #36]	; (80035cc <z_arm_mpu_init+0x6c>)
	static_regions_num = mpu_config.num_regions;
 80035a8:	7002      	strb	r2, [r0, #0]
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
 80035aa:	2105      	movs	r1, #5
 80035ac:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
 80035b0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80035b4:	f3bf 8f6f 	isb	sy
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
 80035b8:	2000      	movs	r0, #0
}
 80035ba:	bc10      	pop	{r4}
 80035bc:	4770      	bx	lr
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
 80035be:	4622      	mov	r2, r4
 80035c0:	e7f0      	b.n	80035a4 <z_arm_mpu_init+0x44>
		return -1;
 80035c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80035c6:	e7f8      	b.n	80035ba <z_arm_mpu_init+0x5a>
 80035c8:	08011b28 	.word	0x08011b28
 80035cc:	e000ed00 	.word	0xe000ed00
 80035d0:	200015c0 	.word	0x200015c0

080035d4 <malloc_prepare>:
		 "memory space available for newlib heap is less than the "
		 "minimum required size specified by "
		 "CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE");

	return 0;
}
 80035d4:	2000      	movs	r0, #0
 80035d6:	4770      	bx	lr

080035d8 <_stdout_hook_default>:
static int _stdout_hook_default(int c)
{
	(void)(c);  /* Prevent warning about unused argument */

	return EOF;
}
 80035d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80035dc:	4770      	bx	lr
 80035de:	bf00      	nop

080035e0 <_stdin_hook_default>:
}

static unsigned char _stdin_hook_default(void)
{
	return 0;
}
 80035e0:	2000      	movs	r0, #0
 80035e2:	4770      	bx	lr

080035e4 <_read>:
#include <syscalls/zephyr_write_stdout_mrsh.c>
#endif

#ifndef CONFIG_POSIX_API
int _read(int fd, char *buf, int nbytes)
{
 80035e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035e6:	b083      	sub	sp, #12
 80035e8:	9101      	str	r1, [sp, #4]
	for (i = 0; i < nbytes; i++) {
 80035ea:	2a00      	cmp	r2, #0
 80035ec:	dd16      	ble.n	800361c <_read+0x38>
 80035ee:	3a01      	subs	r2, #1
 80035f0:	4f0b      	ldr	r7, [pc, #44]	; (8003620 <_read+0x3c>)
 80035f2:	460e      	mov	r6, r1
 80035f4:	1e4c      	subs	r4, r1, #1
 80035f6:	188d      	adds	r5, r1, r2
 80035f8:	e003      	b.n	8003602 <_read+0x1e>
		if ((*(buf + i) == '\n') || (*(buf + i) == '\r')) {
 80035fa:	280d      	cmp	r0, #13
 80035fc:	d00b      	beq.n	8003616 <_read+0x32>
	for (i = 0; i < nbytes; i++) {
 80035fe:	42ac      	cmp	r4, r5
 8003600:	d009      	beq.n	8003616 <_read+0x32>
		*(buf + i) = _stdin_hook();
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	4798      	blx	r3
	for (i = 0; i < nbytes; i++) {
 8003606:	4623      	mov	r3, r4
 8003608:	3302      	adds	r3, #2
		if ((*(buf + i) == '\n') || (*(buf + i) == '\r')) {
 800360a:	280a      	cmp	r0, #10
		*(buf + i) = _stdin_hook();
 800360c:	f804 0f01 	strb.w	r0, [r4, #1]!
		if ((*(buf + i) == '\n') || (*(buf + i) == '\r')) {
 8003610:	eba3 0306 	sub.w	r3, r3, r6
 8003614:	d1f1      	bne.n	80035fa <_read+0x16>
	ARG_UNUSED(fd);

	return zephyr_read_stdin(buf, nbytes);
}
 8003616:	4618      	mov	r0, r3
 8003618:	b003      	add	sp, #12
 800361a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (i = 0; i < nbytes; i++) {
 800361c:	2300      	movs	r3, #0
	return zephyr_read_stdin(buf, nbytes);
 800361e:	e7fa      	b.n	8003616 <_read+0x32>
 8003620:	2000000c 	.word	0x2000000c

08003624 <_write>:
__weak FUNC_ALIAS(_read, read, int);

int _write(int fd, const void *buf, int nbytes)
{
 8003624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003626:	4617      	mov	r7, r2
	for (i = 0; i < nbytes; i++) {
 8003628:	2a00      	cmp	r2, #0
 800362a:	dd0f      	ble.n	800364c <_write+0x28>
 800362c:	1e55      	subs	r5, r2, #1
 800362e:	4e08      	ldr	r6, [pc, #32]	; (8003650 <_write+0x2c>)
 8003630:	1e4c      	subs	r4, r1, #1
 8003632:	440d      	add	r5, r1
		if (*(buf + i) == '\n') {
 8003634:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8003638:	280a      	cmp	r0, #10
 800363a:	d103      	bne.n	8003644 <_write+0x20>
			_stdout_hook('\r');
 800363c:	6833      	ldr	r3, [r6, #0]
 800363e:	200d      	movs	r0, #13
 8003640:	4798      	blx	r3
		_stdout_hook(*(buf + i));
 8003642:	7820      	ldrb	r0, [r4, #0]
 8003644:	6833      	ldr	r3, [r6, #0]
 8003646:	4798      	blx	r3
	for (i = 0; i < nbytes; i++) {
 8003648:	42ac      	cmp	r4, r5
 800364a:	d1f3      	bne.n	8003634 <_write+0x10>
	ARG_UNUSED(fd);

	return zephyr_write_stdout(buf, nbytes);
}
 800364c:	4638      	mov	r0, r7
 800364e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003650:	20000010 	.word	0x20000010

08003654 <_close>:
 8003654:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003658:	4770      	bx	lr
 800365a:	bf00      	nop

0800365c <_lseek>:
__weak FUNC_ALIAS(_close, close, int);

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 800365c:	2000      	movs	r0, #0
 800365e:	4770      	bx	lr

08003660 <_isatty>:
#endif

int _isatty(int file)
{
	return file <= 2;
}
 8003660:	2802      	cmp	r0, #2
 8003662:	bfcc      	ite	gt
 8003664:	2000      	movgt	r0, #0
 8003666:	2001      	movle	r0, #1
 8003668:	4770      	bx	lr
 800366a:	bf00      	nop

0800366c <_kill>:
__weak FUNC_ALIAS(_isatty, isatty, int);

int _kill(int i, int j)
{
	return 0;
}
 800366c:	2000      	movs	r0, #0
 800366e:	4770      	bx	lr

08003670 <_getpid>:
__weak FUNC_ALIAS(_kill, kill, int);

int _getpid(void)
{
	return 0;
}
 8003670:	2000      	movs	r0, #0
 8003672:	4770      	bx	lr

08003674 <_fstat>:
__weak FUNC_ALIAS(_getpid, getpid, int);

int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8003674:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003678:	604b      	str	r3, [r1, #4]
	return 0;
}
 800367a:	2000      	movs	r0, #0
 800367c:	4770      	bx	lr
 800367e:	bf00      	nop

08003680 <_exit>:
__weak FUNC_ALIAS(_fstat, fstat, int);

__weak void _exit(int status)
{
 8003680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if (*(buf + i) == '\n') {
 8003682:	4c0b      	ldr	r4, [pc, #44]	; (80036b0 <_exit+0x30>)
 8003684:	4e0b      	ldr	r6, [pc, #44]	; (80036b4 <_exit+0x34>)
 8003686:	1d27      	adds	r7, r4, #4
 8003688:	2565      	movs	r5, #101	; 0x65
		_stdout_hook(*(buf + i));
 800368a:	6833      	ldr	r3, [r6, #0]
 800368c:	4628      	mov	r0, r5
 800368e:	4798      	blx	r3
	for (i = 0; i < nbytes; i++) {
 8003690:	42bc      	cmp	r4, r7
 8003692:	d00b      	beq.n	80036ac <_exit+0x2c>
		if (*(buf + i) == '\n') {
 8003694:	f814 5f01 	ldrb.w	r5, [r4, #1]!
 8003698:	2d0a      	cmp	r5, #10
 800369a:	d1f6      	bne.n	800368a <_exit+0xa>
			_stdout_hook('\r');
 800369c:	6833      	ldr	r3, [r6, #0]
 800369e:	200d      	movs	r0, #13
 80036a0:	4798      	blx	r3
		_stdout_hook(*(buf + i));
 80036a2:	6833      	ldr	r3, [r6, #0]
 80036a4:	4628      	mov	r0, r5
 80036a6:	4798      	blx	r3
	for (i = 0; i < nbytes; i++) {
 80036a8:	42bc      	cmp	r4, r7
 80036aa:	d1f3      	bne.n	8003694 <_exit+0x14>
	_write(1, "exit\n", 5);
	while (1) {
 80036ac:	e7fe      	b.n	80036ac <_exit+0x2c>
 80036ae:	bf00      	nop
 80036b0:	08011b10 	.word	0x08011b10
 80036b4:	20000010 	.word	0x20000010

080036b8 <_sbrk>:
		;
	}
}

void *_sbrk(intptr_t count)
{
 80036b8:	b430      	push	{r4, r5}
	void *ret, *ptr;

	ptr = ((char *)HEAP_BASE) + heap_sz;
 80036ba:	4c08      	ldr	r4, [pc, #32]	; (80036dc <_sbrk+0x24>)

	if ((heap_sz + count) < MAX_HEAP_SIZE) {
 80036bc:	4d08      	ldr	r5, [pc, #32]	; (80036e0 <_sbrk+0x28>)
	ptr = ((char *)HEAP_BASE) + heap_sz;
 80036be:	6823      	ldr	r3, [r4, #0]
	if ((heap_sz + count) < MAX_HEAP_SIZE) {
 80036c0:	f1c5 5100 	rsb	r1, r5, #536870912	; 0x20000000
 80036c4:	18c2      	adds	r2, r0, r3
 80036c6:	f501 3120 	add.w	r1, r1, #163840	; 0x28000
 80036ca:	428a      	cmp	r2, r1
	ptr = ((char *)HEAP_BASE) + heap_sz;
 80036cc:	bf3a      	itte	cc
 80036ce:	1958      	addcc	r0, r3, r5
		heap_sz += count;
 80036d0:	6022      	strcc	r2, [r4, #0]

#ifdef CONFIG_NEWLIB_LIBC_HEAP_LISTENER
		heap_listener_notify_resize(HEAP_ID_LIBC, ptr, (char *)ptr + count);
#endif
	} else {
		ret = (void *)-1;
 80036d2:	f04f 30ff 	movcs.w	r0, #4294967295	; 0xffffffff
	}

	return ret;
}
 80036d6:	bc30      	pop	{r4, r5}
 80036d8:	4770      	bx	lr
 80036da:	bf00      	nop
 80036dc:	20000d64 	.word	0x20000d64
 80036e0:	20004d4a 	.word	0x20004d4a

080036e4 <__retarget_lock_init_recursive>:
	k_sem_init((struct k_sem *)*lock, 1, 1);
}

/* Create a new dynamic recursive lock */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 80036e4:	b510      	push	{r4, lr}
 80036e6:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(lock != NULL);

	/* Allocate mutex object */
#ifndef CONFIG_USERSPACE
	*lock = malloc(sizeof(struct k_mutex));
 80036e8:	2014      	movs	r0, #20
 80036ea:	f00b fed5 	bl	800f498 <malloc>
 80036ee:	6020      	str	r0, [r4, #0]
	*lock = k_object_alloc(K_OBJ_MUTEX);
#endif /* !CONFIG_USERSPACE */
	__ASSERT(*lock != NULL, "recursive lock allocation failed");

	k_mutex_init((struct k_mutex *)*lock);
}
 80036f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return z_impl_k_mutex_init(mutex);
 80036f4:	f009 bff6 	b.w	800d6e4 <z_impl_k_mutex_init>

080036f8 <__retarget_lock_acquire_recursive>:

/* Acquiure recursive lock */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
	__ASSERT_NO_MSG(lock != NULL);
	k_mutex_lock((struct k_mutex *)lock, K_FOREVER);
 80036f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80036fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	return z_impl_k_mutex_lock(mutex, timeout);
 8003700:	f009 bff8 	b.w	800d6f4 <z_impl_k_mutex_lock>

08003704 <__retarget_lock_release_recursive>:
	return z_impl_k_mutex_unlock(mutex);
 8003704:	f00a b87a 	b.w	800d7fc <z_impl_k_mutex_unlock>

08003708 <stm32_exti_init>:
	defined(CONFIG_SOC_SERIES_STM32MP1X) || \
	defined(CONFIG_SOC_SERIES_STM32U5X) || \
	defined(CONFIG_SOC_SERIES_STM32WBX) || \
	defined(CONFIG_SOC_SERIES_STM32G4X) || \
	defined(CONFIG_SOC_SERIES_STM32WLX)
	IRQ_CONNECT(EXTI0_IRQn,
 8003708:	2200      	movs	r2, #0
{
 800370a:	b508      	push	{r3, lr}
	IRQ_CONNECT(EXTI0_IRQn,
 800370c:	4611      	mov	r1, r2
 800370e:	2006      	movs	r0, #6
 8003710:	f7ff fc42 	bl	8002f98 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI0_IRQ_PRI,
		__stm32_exti_isr_0, DEVICE_DT_GET(EXTI_NODE),
		0);
	IRQ_CONNECT(EXTI1_IRQn,
 8003714:	2200      	movs	r2, #0
 8003716:	4611      	mov	r1, r2
 8003718:	2007      	movs	r0, #7
 800371a:	f7ff fc3d 	bl	8002f98 <z_arm_irq_priority_set>
	IRQ_CONNECT(EXTI2_TSC_IRQn,
		CONFIG_EXTI_STM32_EXTI2_IRQ_PRI,
		__stm32_exti_isr_2, DEVICE_DT_GET(EXTI_NODE),
		0);
#else
	IRQ_CONNECT(EXTI2_IRQn,
 800371e:	2200      	movs	r2, #0
 8003720:	4611      	mov	r1, r2
 8003722:	2008      	movs	r0, #8
 8003724:	f7ff fc38 	bl	8002f98 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI2_IRQ_PRI,
		__stm32_exti_isr_2, DEVICE_DT_GET(EXTI_NODE),
		0);
#endif /* CONFIG_SOC_SERIES_STM32F3X */
	IRQ_CONNECT(EXTI3_IRQn,
 8003728:	2200      	movs	r2, #0
 800372a:	4611      	mov	r1, r2
 800372c:	2009      	movs	r0, #9
 800372e:	f7ff fc33 	bl	8002f98 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI3_IRQ_PRI,
		__stm32_exti_isr_3, DEVICE_DT_GET(EXTI_NODE),
		0);
	IRQ_CONNECT(EXTI4_IRQn,
 8003732:	2200      	movs	r2, #0
 8003734:	4611      	mov	r1, r2
 8003736:	200a      	movs	r0, #10
 8003738:	f7ff fc2e 	bl	8002f98 <z_arm_irq_priority_set>
		__stm32_exti_isr_4, DEVICE_DT_GET(EXTI_NODE),
		0);
#if !defined(CONFIG_SOC_SERIES_STM32MP1X) && \
	!defined(CONFIG_SOC_SERIES_STM32L5X) && \
	!defined(CONFIG_SOC_SERIES_STM32U5X)
	IRQ_CONNECT(EXTI9_5_IRQn,
 800373c:	2200      	movs	r2, #0
 800373e:	4611      	mov	r1, r2
 8003740:	2017      	movs	r0, #23
 8003742:	f7ff fc29 	bl	8002f98 <z_arm_irq_priority_set>
		CONFIG_EXTI_STM32_EXTI9_5_IRQ_PRI,
		__stm32_exti_isr_9_5, DEVICE_DT_GET(EXTI_NODE),
		0);
	IRQ_CONNECT(EXTI15_10_IRQn,
 8003746:	2200      	movs	r2, #0
 8003748:	2028      	movs	r0, #40	; 0x28
 800374a:	4611      	mov	r1, r2
 800374c:	f7ff fc24 	bl	8002f98 <z_arm_irq_priority_set>
}
 8003750:	2000      	movs	r0, #0
 8003752:	bd08      	pop	{r3, pc}

08003754 <__stm32_exti_isr_15_10>:
{
 8003754:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003758:	6907      	ldr	r7, [r0, #16]
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 800375a:	4d0e      	ldr	r5, [pc, #56]	; (8003794 <__stm32_exti_isr_15_10+0x40>)
	for (line = min; line < max; line++) {
 800375c:	240a      	movs	r4, #10
		return LL_EXTI_IsActiveFlag_0_31(1 << line);
 800375e:	2601      	movs	r6, #1
			data->cb[line].cb(line, data->cb[line].data);
 8003760:	f107 0804 	add.w	r8, r7, #4
 8003764:	e002      	b.n	800376c <__stm32_exti_isr_15_10+0x18>
	for (line = min; line < max; line++) {
 8003766:	3401      	adds	r4, #1
 8003768:	2c10      	cmp	r4, #16
 800376a:	d011      	beq.n	8003790 <__stm32_exti_isr_15_10+0x3c>
 800376c:	696a      	ldr	r2, [r5, #20]
		return LL_EXTI_IsActiveFlag_0_31(1 << line);
 800376e:	fa06 f304 	lsl.w	r3, r6, r4
 8003772:	ea33 0202 	bics.w	r2, r3, r2
 8003776:	d1f6      	bne.n	8003766 <__stm32_exti_isr_15_10+0x12>
			if (!data->cb[line].cb) {
 8003778:	f857 2034 	ldr.w	r2, [r7, r4, lsl #3]
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR1, ExtiLine);
 800377c:	616b      	str	r3, [r5, #20]
			data->cb[line].cb(line, data->cb[line].data);
 800377e:	4620      	mov	r0, r4
			if (!data->cb[line].cb) {
 8003780:	2a00      	cmp	r2, #0
 8003782:	d0f0      	beq.n	8003766 <__stm32_exti_isr_15_10+0x12>
			data->cb[line].cb(line, data->cb[line].data);
 8003784:	f858 1034 	ldr.w	r1, [r8, r4, lsl #3]
	for (line = min; line < max; line++) {
 8003788:	3401      	adds	r4, #1
			data->cb[line].cb(line, data->cb[line].data);
 800378a:	4790      	blx	r2
	for (line = min; line < max; line++) {
 800378c:	2c10      	cmp	r4, #16
 800378e:	d1ed      	bne.n	800376c <__stm32_exti_isr_15_10+0x18>
}
 8003790:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003794:	40010400 	.word	0x40010400

08003798 <__stm32_exti_isr_0>:
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8003798:	4b06      	ldr	r3, [pc, #24]	; (80037b4 <__stm32_exti_isr_0+0x1c>)
 800379a:	695a      	ldr	r2, [r3, #20]
 800379c:	07d2      	lsls	r2, r2, #31
 800379e:	d400      	bmi.n	80037a2 <__stm32_exti_isr_0+0xa>
}
 80037a0:	4770      	bx	lr
 80037a2:	6901      	ldr	r1, [r0, #16]
			if (!data->cb[line].cb) {
 80037a4:	680a      	ldr	r2, [r1, #0]
  WRITE_REG(EXTI->PR1, ExtiLine);
 80037a6:	2001      	movs	r0, #1
 80037a8:	6158      	str	r0, [r3, #20]
 80037aa:	2a00      	cmp	r2, #0
 80037ac:	d0f8      	beq.n	80037a0 <__stm32_exti_isr_0+0x8>
			data->cb[line].cb(line, data->cb[line].data);
 80037ae:	6849      	ldr	r1, [r1, #4]
 80037b0:	2000      	movs	r0, #0
 80037b2:	4710      	bx	r2
 80037b4:	40010400 	.word	0x40010400

080037b8 <__stm32_exti_isr_1>:
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 80037b8:	4b06      	ldr	r3, [pc, #24]	; (80037d4 <__stm32_exti_isr_1+0x1c>)
 80037ba:	695a      	ldr	r2, [r3, #20]
 80037bc:	0792      	lsls	r2, r2, #30
 80037be:	d400      	bmi.n	80037c2 <__stm32_exti_isr_1+0xa>
}
 80037c0:	4770      	bx	lr
 80037c2:	6901      	ldr	r1, [r0, #16]
			if (!data->cb[line].cb) {
 80037c4:	688a      	ldr	r2, [r1, #8]
  WRITE_REG(EXTI->PR1, ExtiLine);
 80037c6:	2002      	movs	r0, #2
 80037c8:	6158      	str	r0, [r3, #20]
 80037ca:	2a00      	cmp	r2, #0
 80037cc:	d0f8      	beq.n	80037c0 <__stm32_exti_isr_1+0x8>
			data->cb[line].cb(line, data->cb[line].data);
 80037ce:	68c9      	ldr	r1, [r1, #12]
 80037d0:	2001      	movs	r0, #1
 80037d2:	4710      	bx	r2
 80037d4:	40010400 	.word	0x40010400

080037d8 <__stm32_exti_isr_2>:
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 80037d8:	4b06      	ldr	r3, [pc, #24]	; (80037f4 <__stm32_exti_isr_2+0x1c>)
 80037da:	695a      	ldr	r2, [r3, #20]
 80037dc:	0752      	lsls	r2, r2, #29
 80037de:	d400      	bmi.n	80037e2 <__stm32_exti_isr_2+0xa>
}
 80037e0:	4770      	bx	lr
 80037e2:	6901      	ldr	r1, [r0, #16]
			if (!data->cb[line].cb) {
 80037e4:	690a      	ldr	r2, [r1, #16]
  WRITE_REG(EXTI->PR1, ExtiLine);
 80037e6:	2004      	movs	r0, #4
 80037e8:	6158      	str	r0, [r3, #20]
 80037ea:	2a00      	cmp	r2, #0
 80037ec:	d0f8      	beq.n	80037e0 <__stm32_exti_isr_2+0x8>
			data->cb[line].cb(line, data->cb[line].data);
 80037ee:	6949      	ldr	r1, [r1, #20]
 80037f0:	2002      	movs	r0, #2
 80037f2:	4710      	bx	r2
 80037f4:	40010400 	.word	0x40010400

080037f8 <__stm32_exti_isr_3>:
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 80037f8:	4b06      	ldr	r3, [pc, #24]	; (8003814 <__stm32_exti_isr_3+0x1c>)
 80037fa:	695a      	ldr	r2, [r3, #20]
 80037fc:	0712      	lsls	r2, r2, #28
 80037fe:	d400      	bmi.n	8003802 <__stm32_exti_isr_3+0xa>
}
 8003800:	4770      	bx	lr
 8003802:	6901      	ldr	r1, [r0, #16]
			if (!data->cb[line].cb) {
 8003804:	698a      	ldr	r2, [r1, #24]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8003806:	2008      	movs	r0, #8
 8003808:	6158      	str	r0, [r3, #20]
 800380a:	2a00      	cmp	r2, #0
 800380c:	d0f8      	beq.n	8003800 <__stm32_exti_isr_3+0x8>
			data->cb[line].cb(line, data->cb[line].data);
 800380e:	69c9      	ldr	r1, [r1, #28]
 8003810:	2003      	movs	r0, #3
 8003812:	4710      	bx	r2
 8003814:	40010400 	.word	0x40010400

08003818 <__stm32_exti_isr_4>:
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8003818:	4b06      	ldr	r3, [pc, #24]	; (8003834 <__stm32_exti_isr_4+0x1c>)
 800381a:	695a      	ldr	r2, [r3, #20]
 800381c:	06d2      	lsls	r2, r2, #27
 800381e:	d400      	bmi.n	8003822 <__stm32_exti_isr_4+0xa>
}
 8003820:	4770      	bx	lr
 8003822:	6901      	ldr	r1, [r0, #16]
			if (!data->cb[line].cb) {
 8003824:	6a0a      	ldr	r2, [r1, #32]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8003826:	2010      	movs	r0, #16
 8003828:	6158      	str	r0, [r3, #20]
 800382a:	2a00      	cmp	r2, #0
 800382c:	d0f8      	beq.n	8003820 <__stm32_exti_isr_4+0x8>
			data->cb[line].cb(line, data->cb[line].data);
 800382e:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8003830:	2004      	movs	r0, #4
 8003832:	4710      	bx	r2
 8003834:	40010400 	.word	0x40010400

08003838 <__stm32_exti_isr_9_5>:
{
 8003838:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800383c:	6907      	ldr	r7, [r0, #16]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 800383e:	4d0e      	ldr	r5, [pc, #56]	; (8003878 <__stm32_exti_isr_9_5+0x40>)
	for (line = min; line < max; line++) {
 8003840:	2405      	movs	r4, #5
		return LL_EXTI_IsActiveFlag_0_31(1 << line);
 8003842:	2601      	movs	r6, #1
			data->cb[line].cb(line, data->cb[line].data);
 8003844:	f107 0804 	add.w	r8, r7, #4
 8003848:	e002      	b.n	8003850 <__stm32_exti_isr_9_5+0x18>
	for (line = min; line < max; line++) {
 800384a:	3401      	adds	r4, #1
 800384c:	2c0a      	cmp	r4, #10
 800384e:	d011      	beq.n	8003874 <__stm32_exti_isr_9_5+0x3c>
 8003850:	696a      	ldr	r2, [r5, #20]
		return LL_EXTI_IsActiveFlag_0_31(1 << line);
 8003852:	fa06 f304 	lsl.w	r3, r6, r4
 8003856:	ea33 0202 	bics.w	r2, r3, r2
 800385a:	d1f6      	bne.n	800384a <__stm32_exti_isr_9_5+0x12>
			if (!data->cb[line].cb) {
 800385c:	f857 2034 	ldr.w	r2, [r7, r4, lsl #3]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8003860:	616b      	str	r3, [r5, #20]
			data->cb[line].cb(line, data->cb[line].data);
 8003862:	4620      	mov	r0, r4
			if (!data->cb[line].cb) {
 8003864:	2a00      	cmp	r2, #0
 8003866:	d0f0      	beq.n	800384a <__stm32_exti_isr_9_5+0x12>
			data->cb[line].cb(line, data->cb[line].data);
 8003868:	f858 1034 	ldr.w	r1, [r8, r4, lsl #3]
	for (line = min; line < max; line++) {
 800386c:	3401      	adds	r4, #1
			data->cb[line].cb(line, data->cb[line].data);
 800386e:	4790      	blx	r2
	for (line = min; line < max; line++) {
 8003870:	2c0a      	cmp	r4, #10
 8003872:	d1ed      	bne.n	8003850 <__stm32_exti_isr_9_5+0x18>
}
 8003874:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003878:	40010400 	.word	0x40010400

0800387c <stm32_exti_enable>:
  SET_BIT(EXTI->IMR1, ExtiLine);
 800387c:	4a05      	ldr	r2, [pc, #20]	; (8003894 <stm32_exti_enable+0x18>)
	irqnum = exti_irq_table[line];
 800387e:	4906      	ldr	r1, [pc, #24]	; (8003898 <stm32_exti_enable+0x1c>)
{
 8003880:	b410      	push	{r4}
	LL_EXTI_EnableIT_0_31(1 << line);
 8003882:	2301      	movs	r3, #1
 8003884:	6814      	ldr	r4, [r2, #0]
 8003886:	4083      	lsls	r3, r0
 8003888:	4323      	orrs	r3, r4
	irq_enable(irqnum);
 800388a:	5608      	ldrsb	r0, [r1, r0]
}
 800388c:	bc10      	pop	{r4}
 800388e:	6013      	str	r3, [r2, #0]
	irq_enable(irqnum);
 8003890:	f7ff bb50 	b.w	8002f34 <arch_irq_enable>
 8003894:	40010400 	.word	0x40010400
 8003898:	08011b68 	.word	0x08011b68

0800389c <stm32_exti_disable>:
	if (line < 32) {
 800389c:	281f      	cmp	r0, #31
 800389e:	dc07      	bgt.n	80038b0 <stm32_exti_disable+0x14>
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80038a0:	4904      	ldr	r1, [pc, #16]	; (80038b4 <stm32_exti_disable+0x18>)
		LL_EXTI_DisableIT_0_31(1 << line);
 80038a2:	2201      	movs	r2, #1
 80038a4:	680b      	ldr	r3, [r1, #0]
 80038a6:	fa02 f000 	lsl.w	r0, r2, r0
 80038aa:	ea23 0000 	bic.w	r0, r3, r0
 80038ae:	6008      	str	r0, [r1, #0]
}
 80038b0:	4770      	bx	lr
 80038b2:	bf00      	nop
 80038b4:	40010400 	.word	0x40010400

080038b8 <stm32_exti_trigger>:
	switch (trigger) {
 80038b8:	2903      	cmp	r1, #3
 80038ba:	d80d      	bhi.n	80038d8 <stm32_exti_trigger+0x20>
 80038bc:	e8df f001 	tbb	[pc, r1]
 80038c0:	020d1925 	.word	0x020d1925
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80038c4:	4a17      	ldr	r2, [pc, #92]	; (8003924 <stm32_exti_trigger+0x6c>)
		LL_EXTI_EnableRisingTrig_0_31(1 << line);
 80038c6:	2301      	movs	r3, #1
 80038c8:	6891      	ldr	r1, [r2, #8]
 80038ca:	fa03 f000 	lsl.w	r0, r3, r0
 80038ce:	4301      	orrs	r1, r0
 80038d0:	6091      	str	r1, [r2, #8]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80038d2:	68d3      	ldr	r3, [r2, #12]
 80038d4:	4318      	orrs	r0, r3
 80038d6:	60d0      	str	r0, [r2, #12]
}
 80038d8:	4770      	bx	lr
 80038da:	4b12      	ldr	r3, [pc, #72]	; (8003924 <stm32_exti_trigger+0x6c>)
		LL_EXTI_EnableFallingTrig_0_31(1 << line);
 80038dc:	2201      	movs	r2, #1
 80038de:	68d9      	ldr	r1, [r3, #12]
 80038e0:	fa02 f000 	lsl.w	r0, r2, r0
 80038e4:	4301      	orrs	r1, r0
 80038e6:	60d9      	str	r1, [r3, #12]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80038e8:	689a      	ldr	r2, [r3, #8]
 80038ea:	ea22 0000 	bic.w	r0, r2, r0
 80038ee:	6098      	str	r0, [r3, #8]
}
 80038f0:	4770      	bx	lr
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80038f2:	4b0c      	ldr	r3, [pc, #48]	; (8003924 <stm32_exti_trigger+0x6c>)
		LL_EXTI_EnableRisingTrig_0_31(1 << line);
 80038f4:	2201      	movs	r2, #1
 80038f6:	6899      	ldr	r1, [r3, #8]
 80038f8:	fa02 f000 	lsl.w	r0, r2, r0
 80038fc:	4301      	orrs	r1, r0
 80038fe:	6099      	str	r1, [r3, #8]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8003900:	68da      	ldr	r2, [r3, #12]
 8003902:	ea22 0000 	bic.w	r0, r2, r0
 8003906:	60d8      	str	r0, [r3, #12]
}
 8003908:	4770      	bx	lr
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800390a:	4b06      	ldr	r3, [pc, #24]	; (8003924 <stm32_exti_trigger+0x6c>)
		LL_EXTI_DisableRisingTrig_0_31(1 << line);
 800390c:	2201      	movs	r2, #1
 800390e:	6899      	ldr	r1, [r3, #8]
 8003910:	fa02 f000 	lsl.w	r0, r2, r0
 8003914:	ea21 0100 	bic.w	r1, r1, r0
 8003918:	6099      	str	r1, [r3, #8]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800391a:	68da      	ldr	r2, [r3, #12]
 800391c:	ea22 0000 	bic.w	r0, r2, r0
 8003920:	60d8      	str	r0, [r3, #12]
}
 8003922:	4770      	bx	lr
 8003924:	40010400 	.word	0x40010400

08003928 <stm32_exti_set_callback>:
	if (data->cb[line].cb) {
 8003928:	4b07      	ldr	r3, [pc, #28]	; (8003948 <stm32_exti_set_callback+0x20>)
{
 800392a:	b410      	push	{r4}
	if (data->cb[line].cb) {
 800392c:	f853 4030 	ldr.w	r4, [r3, r0, lsl #3]
 8003930:	b93c      	cbnz	r4, 8003942 <stm32_exti_set_callback+0x1a>
	data->cb[line].cb = cb;
 8003932:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	data->cb[line].data = arg;
 8003936:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
	return 0;
 800393a:	4620      	mov	r0, r4
	data->cb[line].data = arg;
 800393c:	605a      	str	r2, [r3, #4]
}
 800393e:	bc10      	pop	{r4}
 8003940:	4770      	bx	lr
		return -EBUSY;
 8003942:	f06f 000f 	mvn.w	r0, #15
 8003946:	e7fa      	b.n	800393e <stm32_exti_set_callback+0x16>
 8003948:	20000d68 	.word	0x20000d68

0800394c <stm32_exti_unset_callback>:
	data->cb[line].cb = NULL;
 800394c:	4a03      	ldr	r2, [pc, #12]	; (800395c <stm32_exti_unset_callback+0x10>)
	data->cb[line].data = NULL;
 800394e:	eb02 01c0 	add.w	r1, r2, r0, lsl #3
	data->cb[line].cb = NULL;
 8003952:	2300      	movs	r3, #0
 8003954:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	data->cb[line].data = NULL;
 8003958:	604b      	str	r3, [r1, #4]
}
 800395a:	4770      	bx	lr
 800395c:	20000d68 	.word	0x20000d68

08003960 <stm32_clock_control_get_subsys_rate>:
					    STM32_AHB3_PRESCALER);
#endif

	ARG_UNUSED(clock);

	switch (pclken->bus) {
 8003960:	680b      	ldr	r3, [r1, #0]
 8003962:	2b04      	cmp	r3, #4
 8003964:	d804      	bhi.n	8003970 <stm32_clock_control_get_subsys_rate+0x10>
	uint32_t ahb_clock = SystemCoreClock;
 8003966:	4b05      	ldr	r3, [pc, #20]	; (800397c <stm32_clock_control_get_subsys_rate+0x1c>)
 8003968:	681b      	ldr	r3, [r3, #0]
		*rate = apb1_clock;
		break;
#if !defined (CONFIG_SOC_SERIES_STM32F0X) && \
	!defined (CONFIG_SOC_SERIES_STM32G0X)
	case STM32_CLOCK_BUS_APB2:
		*rate = apb2_clock;
 800396a:	6013      	str	r3, [r2, #0]
#endif
	default:
		return -ENOTSUP;
	}

	return 0;
 800396c:	2000      	movs	r0, #0
		break;
 800396e:	4770      	bx	lr
	switch (pclken->bus) {
 8003970:	2b06      	cmp	r3, #6
 8003972:	d0f8      	beq.n	8003966 <stm32_clock_control_get_subsys_rate+0x6>
 8003974:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
 8003978:	4770      	bx	lr
 800397a:	bf00      	nop
 800397c:	200002e8 	.word	0x200002e8

08003980 <stm32_clock_control_on>:
	switch (pclken->bus) {
 8003980:	680b      	ldr	r3, [r1, #0]
{
 8003982:	b086      	sub	sp, #24
	switch (pclken->bus) {
 8003984:	2b06      	cmp	r3, #6
 8003986:	d84d      	bhi.n	8003a24 <stm32_clock_control_on+0xa4>
 8003988:	e8df f003 	tbb	[pc, r3]
 800398c:	34281c10 	.word	0x34281c10
 8003990:	4c40      	.short	0x4c40
 8003992:	04          	.byte	0x04
 8003993:	00          	.byte	0x00
  * @retval None
*/
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 8003994:	4a25      	ldr	r2, [pc, #148]	; (8003a2c <stm32_clock_control_on+0xac>)
		LL_AHB3_GRP1_EnableClock(pclken->enr);
 8003996:	684b      	ldr	r3, [r1, #4]
 8003998:	6d11      	ldr	r1, [r2, #80]	; 0x50
 800399a:	4319      	orrs	r1, r3
 800399c:	6511      	str	r1, [r2, #80]	; 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800399e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80039a0:	4013      	ands	r3, r2
 80039a2:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80039a4:	9b01      	ldr	r3, [sp, #4]
	return 0;
 80039a6:	2000      	movs	r0, #0
}
 80039a8:	b006      	add	sp, #24
 80039aa:	4770      	bx	lr
  SET_BIT(RCC->AHB1ENR, Periphs);
 80039ac:	4a1f      	ldr	r2, [pc, #124]	; (8003a2c <stm32_clock_control_on+0xac>)
		LL_AHB1_GRP1_EnableClock(pclken->enr);
 80039ae:	684b      	ldr	r3, [r1, #4]
 80039b0:	6c91      	ldr	r1, [r2, #72]	; 0x48
 80039b2:	4319      	orrs	r1, r3
 80039b4:	6491      	str	r1, [r2, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80039b6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80039b8:	4013      	ands	r3, r2
 80039ba:	9305      	str	r3, [sp, #20]
  (void)tmpreg;
 80039bc:	9b05      	ldr	r3, [sp, #20]
 80039be:	2000      	movs	r0, #0
}
 80039c0:	b006      	add	sp, #24
 80039c2:	4770      	bx	lr
  SET_BIT(RCC->AHB2ENR, Periphs);
 80039c4:	4a19      	ldr	r2, [pc, #100]	; (8003a2c <stm32_clock_control_on+0xac>)
		LL_AHB2_GRP1_EnableClock(pclken->enr);
 80039c6:	684b      	ldr	r3, [r1, #4]
 80039c8:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 80039ca:	4319      	orrs	r1, r3
 80039cc:	64d1      	str	r1, [r2, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80039ce:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80039d0:	4013      	ands	r3, r2
 80039d2:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 80039d4:	9b00      	ldr	r3, [sp, #0]
	return 0;
 80039d6:	2000      	movs	r0, #0
}
 80039d8:	b006      	add	sp, #24
 80039da:	4770      	bx	lr
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80039dc:	4a13      	ldr	r2, [pc, #76]	; (8003a2c <stm32_clock_control_on+0xac>)
		LL_APB1_GRP1_EnableClock(pclken->enr);
 80039de:	684b      	ldr	r3, [r1, #4]
 80039e0:	6d91      	ldr	r1, [r2, #88]	; 0x58
 80039e2:	4319      	orrs	r1, r3
 80039e4:	6591      	str	r1, [r2, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80039e6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80039e8:	4013      	ands	r3, r2
 80039ea:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 80039ec:	9b02      	ldr	r3, [sp, #8]
	return 0;
 80039ee:	2000      	movs	r0, #0
}
 80039f0:	b006      	add	sp, #24
 80039f2:	4770      	bx	lr
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80039f4:	4a0d      	ldr	r2, [pc, #52]	; (8003a2c <stm32_clock_control_on+0xac>)
		LL_APB2_GRP1_EnableClock(pclken->enr);
 80039f6:	684b      	ldr	r3, [r1, #4]
 80039f8:	6e11      	ldr	r1, [r2, #96]	; 0x60
 80039fa:	4319      	orrs	r1, r3
 80039fc:	6611      	str	r1, [r2, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80039fe:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8003a00:	4013      	ands	r3, r2
 8003a02:	9304      	str	r3, [sp, #16]
  (void)tmpreg;
 8003a04:	9b04      	ldr	r3, [sp, #16]
	return 0;
 8003a06:	2000      	movs	r0, #0
}
 8003a08:	b006      	add	sp, #24
 8003a0a:	4770      	bx	lr
  SET_BIT(RCC->APB1ENR2, Periphs);
 8003a0c:	4a07      	ldr	r2, [pc, #28]	; (8003a2c <stm32_clock_control_on+0xac>)
		LL_APB1_GRP2_EnableClock(pclken->enr);
 8003a0e:	684b      	ldr	r3, [r1, #4]
 8003a10:	6dd1      	ldr	r1, [r2, #92]	; 0x5c
 8003a12:	4319      	orrs	r1, r3
 8003a14:	65d1      	str	r1, [r2, #92]	; 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8003a16:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003a18:	4013      	ands	r3, r2
 8003a1a:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
 8003a1c:	9b03      	ldr	r3, [sp, #12]
	return 0;
 8003a1e:	2000      	movs	r0, #0
}
 8003a20:	b006      	add	sp, #24
 8003a22:	4770      	bx	lr
	switch (pclken->bus) {
 8003a24:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8003a28:	e7be      	b.n	80039a8 <stm32_clock_control_on+0x28>
 8003a2a:	bf00      	nop
 8003a2c:	40021000 	.word	0x40021000

08003a30 <stm32_clock_control_off>:
	switch (pclken->bus) {
 8003a30:	680b      	ldr	r3, [r1, #0]
 8003a32:	2b06      	cmp	r3, #6
 8003a34:	d835      	bhi.n	8003aa2 <stm32_clock_control_off+0x72>
 8003a36:	e8df f003 	tbb	[pc, r3]
 8003a3a:	140c      	.short	0x140c
 8003a3c:	342c241c 	.word	0x342c241c
 8003a40:	04          	.byte	0x04
 8003a41:	00          	.byte	0x00
  CLEAR_BIT(RCC->AHB3ENR, Periphs);
 8003a42:	4a19      	ldr	r2, [pc, #100]	; (8003aa8 <stm32_clock_control_off+0x78>)
 8003a44:	6849      	ldr	r1, [r1, #4]
 8003a46:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8003a48:	ea23 0301 	bic.w	r3, r3, r1
	return 0;
 8003a4c:	2000      	movs	r0, #0
 8003a4e:	6513      	str	r3, [r2, #80]	; 0x50
}
 8003a50:	4770      	bx	lr
  CLEAR_BIT(RCC->AHB1ENR, Periphs);
 8003a52:	4a15      	ldr	r2, [pc, #84]	; (8003aa8 <stm32_clock_control_off+0x78>)
 8003a54:	6849      	ldr	r1, [r1, #4]
 8003a56:	6c93      	ldr	r3, [r2, #72]	; 0x48
 8003a58:	ea23 0301 	bic.w	r3, r3, r1
 8003a5c:	2000      	movs	r0, #0
 8003a5e:	6493      	str	r3, [r2, #72]	; 0x48
 8003a60:	4770      	bx	lr
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 8003a62:	4a11      	ldr	r2, [pc, #68]	; (8003aa8 <stm32_clock_control_off+0x78>)
 8003a64:	6849      	ldr	r1, [r1, #4]
 8003a66:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8003a68:	ea23 0301 	bic.w	r3, r3, r1
 8003a6c:	2000      	movs	r0, #0
 8003a6e:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 8003a70:	4770      	bx	lr
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8003a72:	4a0d      	ldr	r2, [pc, #52]	; (8003aa8 <stm32_clock_control_off+0x78>)
 8003a74:	6849      	ldr	r1, [r1, #4]
 8003a76:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8003a78:	ea23 0301 	bic.w	r3, r3, r1
 8003a7c:	2000      	movs	r0, #0
 8003a7e:	6593      	str	r3, [r2, #88]	; 0x58
}
 8003a80:	4770      	bx	lr
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8003a82:	4a09      	ldr	r2, [pc, #36]	; (8003aa8 <stm32_clock_control_off+0x78>)
 8003a84:	6849      	ldr	r1, [r1, #4]
 8003a86:	6e13      	ldr	r3, [r2, #96]	; 0x60
 8003a88:	ea23 0301 	bic.w	r3, r3, r1
 8003a8c:	2000      	movs	r0, #0
 8003a8e:	6613      	str	r3, [r2, #96]	; 0x60
}
 8003a90:	4770      	bx	lr
  CLEAR_BIT(RCC->APB1ENR2, Periphs);
 8003a92:	4a05      	ldr	r2, [pc, #20]	; (8003aa8 <stm32_clock_control_off+0x78>)
 8003a94:	6849      	ldr	r1, [r1, #4]
 8003a96:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 8003a98:	ea23 0301 	bic.w	r3, r3, r1
 8003a9c:	2000      	movs	r0, #0
 8003a9e:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 8003aa0:	4770      	bx	lr
	switch (pclken->bus) {
 8003aa2:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
 8003aa6:	4770      	bx	lr
 8003aa8:	40021000 	.word	0x40021000

08003aac <stm32_clock_control_init>:
 * @param dev clock device struct
 *
 * @return 0
 */
int stm32_clock_control_init(const struct device *dev)
{
 8003aac:	b510      	push	{r4, lr}
 8003aae:	b086      	sub	sp, #24
	clk_init->AHBCLKDivider = ahb_prescaler(STM32_AHB_PRESCALER);
 8003ab0:	2300      	movs	r3, #0
	clk_init->APB1CLKDivider = apb1_prescaler(STM32_APB1_PRESCALER);
 8003ab2:	e9cd 3300 	strd	r3, r3, [sp]
	clk_init->APB2CLKDivider = apb2_prescaler(STM32_APB2_PRESCALER);
 8003ab6:	9302      	str	r3, [sp, #8]
	hclk_prescaler = s_ClkInitStruct.AHBCLKDivider;
	flash_prescaler = hclk_prescaler;
#endif

	/* Some clocks would be activated by default */
	config_enable_default_clocks();
 8003ab8:	f000 f842 	bl	8003b40 <config_enable_default_clocks>

#if STM32_SYSCLK_SRC_PLL
	LL_UTILS_PLLInitTypeDef s_PLLInitStruct;

	/* configure PLL input settings */
	config_pll_init(&s_PLLInitStruct);
 8003abc:	a803      	add	r0, sp, #12
 8003abe:	f000 f837 	bl	8003b30 <config_pll_init>
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8003ac2:	4b1a      	ldr	r3, [pc, #104]	; (8003b2c <stm32_clock_control_init+0x80>)
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	0551      	lsls	r1, r2, #21
 8003ac8:	d406      	bmi.n	8003ad8 <stm32_clock_control_init+0x2c>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ad0:	601a      	str	r2, [r3, #0]
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	0552      	lsls	r2, r2, #21
 8003ad6:	d5fc      	bpl.n	8003ad2 <stm32_clock_control_init+0x26>
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8003ad8:	4c14      	ldr	r4, [pc, #80]	; (8003b2c <stm32_clock_control_init+0x80>)
 8003ada:	68a3      	ldr	r3, [r4, #8]
 8003adc:	f023 0303 	bic.w	r3, r3, #3
 8003ae0:	f043 0301 	orr.w	r3, r3, #1
 8003ae4:	60a3      	str	r3, [r4, #8]
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8003ae6:	68a3      	ldr	r3, [r4, #8]
 8003ae8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003aec:	60a3      	str	r3, [r4, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003aee:	68a3      	ldr	r3, [r4, #8]
 8003af0:	f003 030c 	and.w	r3, r3, #12
	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI) {
 8003af4:	2b04      	cmp	r3, #4
 8003af6:	d1fa      	bne.n	8003aee <stm32_clock_control_init+0x42>
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8003af8:	6823      	ldr	r3, [r4, #0]
 8003afa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003afe:	6023      	str	r3, [r4, #0]
		 }
	 }
#endif

#if STM32_PLL_Q_DIVISOR
	MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ,
 8003b00:	68e3      	ldr	r3, [r4, #12]
 8003b02:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003b06:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003b0a:	60e3      	str	r3, [r4, #12]
	LL_RCC_HSI_Disable();
	LL_RCC_HSE_Disable();

#elif STM32_PLL_SRC_HSI
	/* Switch to PLL with HSI as clock source */
	LL_PLL_ConfigSystemClock_HSI(&s_PLLInitStruct, &s_ClkInitStruct);
 8003b0c:	4669      	mov	r1, sp
 8003b0e:	a803      	add	r0, sp, #12
 8003b10:	f005 fcd0 	bl	80094b4 <LL_PLL_ConfigSystemClock_HSI>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8003b14:	6823      	ldr	r3, [r4, #0]
 8003b16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b1a:	6023      	str	r3, [r4, #0]
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8003b1c:	6823      	ldr	r3, [r4, #0]

	/* configure MCO1/MCO2 based on Kconfig */
	stm32_clock_control_mco_init();

	return 0;
}
 8003b1e:	2000      	movs	r0, #0
 8003b20:	f023 0301 	bic.w	r3, r3, #1
 8003b24:	6023      	str	r3, [r4, #0]
 8003b26:	b006      	add	sp, #24
 8003b28:	bd10      	pop	{r4, pc}
 8003b2a:	bf00      	nop
 8003b2c:	40021000 	.word	0x40021000

08003b30 <config_pll_init>:
 */
void config_pll_init(LL_UTILS_PLLInitTypeDef *pllinit)
{
	pllinit->PLLM = pllm(STM32_PLL_M_DIVISOR);
	pllinit->PLLN = STM32_PLL_N_MULTIPLIER;
	pllinit->PLLR = pllr(STM32_PLL_R_DIVISOR);
 8003b30:	2100      	movs	r1, #0
 8003b32:	2214      	movs	r2, #20
 8003b34:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003b38:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	/* set power boost mode for sys clock greater than 80MHz */
	if (sys_clock_hw_cycles_per_sec() >= MHZ(80)) {
		LL_PWR_EnableRange1BoostMode();
	}
#endif /* PWR_CR5_R1MODE */
}
 8003b3c:	4770      	bx	lr
 8003b3e:	bf00      	nop

08003b40 <config_enable_default_clocks>:
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003b40:	4b06      	ldr	r3, [pc, #24]	; (8003b5c <config_enable_default_clocks+0x1c>)
 8003b42:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003b44:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003b48:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003b4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58

/**
 * @brief Activate default clocks
 */
void config_enable_default_clocks(void)
{
 8003b4c:	b082      	sub	sp, #8
 8003b4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b52:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8003b54:	9b01      	ldr	r3, [sp, #4]
	LL_PWR_DisableBkUpAccess();

	z_stm32_hsem_unlock(CFG_HW_RCC_SEMID);

#endif
}
 8003b56:	b002      	add	sp, #8
 8003b58:	4770      	bx	lr
 8003b5a:	bf00      	nop
 8003b5c:	40021000 	.word	0x40021000

08003b60 <dma_stm32_config_irq_0>:

static void dma_stm32_config_irq_0(const struct device *dev)
{
	ARG_UNUSED(dev);

	DMA_STM32_IRQ_CONNECT(0, 0);
 8003b60:	2200      	movs	r2, #0
{
 8003b62:	b508      	push	{r3, lr}
	DMA_STM32_IRQ_CONNECT(0, 0);
 8003b64:	4611      	mov	r1, r2
 8003b66:	200b      	movs	r0, #11
 8003b68:	f7ff fa16 	bl	8002f98 <z_arm_irq_priority_set>
 8003b6c:	200b      	movs	r0, #11
 8003b6e:	f7ff f9e1 	bl	8002f34 <arch_irq_enable>
	DMA_STM32_IRQ_CONNECT(0, 1);
 8003b72:	2200      	movs	r2, #0
 8003b74:	4611      	mov	r1, r2
 8003b76:	200c      	movs	r0, #12
 8003b78:	f7ff fa0e 	bl	8002f98 <z_arm_irq_priority_set>
 8003b7c:	200c      	movs	r0, #12
 8003b7e:	f7ff f9d9 	bl	8002f34 <arch_irq_enable>
#ifndef CONFIG_DMA_STM32_SHARED_IRQS
	DMA_STM32_IRQ_CONNECT(0, 2);
 8003b82:	2200      	movs	r2, #0
 8003b84:	4611      	mov	r1, r2
 8003b86:	200d      	movs	r0, #13
 8003b88:	f7ff fa06 	bl	8002f98 <z_arm_irq_priority_set>
 8003b8c:	200d      	movs	r0, #13
 8003b8e:	f7ff f9d1 	bl	8002f34 <arch_irq_enable>
#endif /* CONFIG_DMA_STM32_SHARED_IRQS */
	DMA_STM32_IRQ_CONNECT(0, 3);
 8003b92:	2200      	movs	r2, #0
 8003b94:	4611      	mov	r1, r2
 8003b96:	200e      	movs	r0, #14
 8003b98:	f7ff f9fe 	bl	8002f98 <z_arm_irq_priority_set>
 8003b9c:	200e      	movs	r0, #14
 8003b9e:	f7ff f9c9 	bl	8002f34 <arch_irq_enable>
#ifndef CONFIG_DMA_STM32_SHARED_IRQS
	DMA_STM32_IRQ_CONNECT(0, 4);
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	4611      	mov	r1, r2
 8003ba6:	200f      	movs	r0, #15
 8003ba8:	f7ff f9f6 	bl	8002f98 <z_arm_irq_priority_set>
 8003bac:	200f      	movs	r0, #15
 8003bae:	f7ff f9c1 	bl	8002f34 <arch_irq_enable>
#if DT_INST_IRQ_HAS_IDX(0, 5)
	DMA_STM32_IRQ_CONNECT(0, 5);
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	4611      	mov	r1, r2
 8003bb6:	2010      	movs	r0, #16
 8003bb8:	f7ff f9ee 	bl	8002f98 <z_arm_irq_priority_set>
 8003bbc:	2010      	movs	r0, #16
 8003bbe:	f7ff f9b9 	bl	8002f34 <arch_irq_enable>
#if DT_INST_IRQ_HAS_IDX(0, 6)
	DMA_STM32_IRQ_CONNECT(0, 6);
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	2011      	movs	r0, #17
 8003bc6:	4611      	mov	r1, r2
 8003bc8:	f7ff f9e6 	bl	8002f98 <z_arm_irq_priority_set>
#endif /* DT_INST_IRQ_HAS_IDX(0, 5) */
#endif /* DT_INST_IRQ_HAS_IDX(0, 6) */
#endif /* DT_INST_IRQ_HAS_IDX(0, 7) */
#endif /* CONFIG_DMA_STM32_SHARED_IRQS */
/* Either 5 or 6 or 7 or 8 channels for DMA across all stm32 series. */
}
 8003bcc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	DMA_STM32_IRQ_CONNECT(0, 6);
 8003bd0:	2011      	movs	r0, #17
 8003bd2:	f7ff b9af 	b.w	8002f34 <arch_irq_enable>
 8003bd6:	bf00      	nop

08003bd8 <dma_stm32_config_irq_1>:
static void dma_stm32_config_irq_1(const struct device *dev)
{
	ARG_UNUSED(dev);

#ifndef CONFIG_DMA_STM32_SHARED_IRQS
	DMA_STM32_IRQ_CONNECT(1, 0);
 8003bd8:	2200      	movs	r2, #0
{
 8003bda:	b508      	push	{r3, lr}
	DMA_STM32_IRQ_CONNECT(1, 0);
 8003bdc:	4611      	mov	r1, r2
 8003bde:	2038      	movs	r0, #56	; 0x38
 8003be0:	f7ff f9da 	bl	8002f98 <z_arm_irq_priority_set>
 8003be4:	2038      	movs	r0, #56	; 0x38
 8003be6:	f7ff f9a5 	bl	8002f34 <arch_irq_enable>
	DMA_STM32_IRQ_CONNECT(1, 1);
 8003bea:	2200      	movs	r2, #0
 8003bec:	4611      	mov	r1, r2
 8003bee:	2039      	movs	r0, #57	; 0x39
 8003bf0:	f7ff f9d2 	bl	8002f98 <z_arm_irq_priority_set>
 8003bf4:	2039      	movs	r0, #57	; 0x39
 8003bf6:	f7ff f99d 	bl	8002f34 <arch_irq_enable>
	DMA_STM32_IRQ_CONNECT(1, 2);
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	4611      	mov	r1, r2
 8003bfe:	203a      	movs	r0, #58	; 0x3a
 8003c00:	f7ff f9ca 	bl	8002f98 <z_arm_irq_priority_set>
 8003c04:	203a      	movs	r0, #58	; 0x3a
 8003c06:	f7ff f995 	bl	8002f34 <arch_irq_enable>
	DMA_STM32_IRQ_CONNECT(1, 3);
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	4611      	mov	r1, r2
 8003c0e:	203b      	movs	r0, #59	; 0x3b
 8003c10:	f7ff f9c2 	bl	8002f98 <z_arm_irq_priority_set>
 8003c14:	203b      	movs	r0, #59	; 0x3b
 8003c16:	f7ff f98d 	bl	8002f34 <arch_irq_enable>
#if DT_INST_IRQ_HAS_IDX(1, 4)
	DMA_STM32_IRQ_CONNECT(1, 4);
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	4611      	mov	r1, r2
 8003c1e:	203c      	movs	r0, #60	; 0x3c
 8003c20:	f7ff f9ba 	bl	8002f98 <z_arm_irq_priority_set>
 8003c24:	203c      	movs	r0, #60	; 0x3c
 8003c26:	f7ff f985 	bl	8002f34 <arch_irq_enable>
#if DT_INST_IRQ_HAS_IDX(1, 5)
	DMA_STM32_IRQ_CONNECT(1, 5);
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	4611      	mov	r1, r2
 8003c2e:	2044      	movs	r0, #68	; 0x44
 8003c30:	f7ff f9b2 	bl	8002f98 <z_arm_irq_priority_set>
 8003c34:	2044      	movs	r0, #68	; 0x44
 8003c36:	f7ff f97d 	bl	8002f34 <arch_irq_enable>
#if DT_INST_IRQ_HAS_IDX(1, 6)
	DMA_STM32_IRQ_CONNECT(1, 6);
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	2045      	movs	r0, #69	; 0x45
 8003c3e:	4611      	mov	r1, r2
 8003c40:	f7ff f9aa 	bl	8002f98 <z_arm_irq_priority_set>
#endif /* CONFIG_DMA_STM32_SHARED_IRQS */
/*
 * Either 5 or 6 or 7 or 8 channels for DMA across all stm32 series.
 * STM32F0 and STM32G0: if dma2 exits, the channel interrupts overlap with dma1
 */
}
 8003c44:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	DMA_STM32_IRQ_CONNECT(1, 6);
 8003c48:	2045      	movs	r0, #69	; 0x45
 8003c4a:	f7ff b973 	b.w	8002f34 <arch_irq_enable>
 8003c4e:	bf00      	nop

08003c50 <dma_stm32_get_status>:
	const struct dma_stm32_config *config = dev->config;
 8003c50:	6843      	ldr	r3, [r0, #4]
{
 8003c52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (id >= config->max_streams) {
 8003c56:	695d      	ldr	r5, [r3, #20]
	DMA_TypeDef *dma = (DMA_TypeDef *)(config->base);
 8003c58:	691f      	ldr	r7, [r3, #16]
	id = id - STREAM_OFFSET;
 8003c5a:	1e48      	subs	r0, r1, #1
	if (id >= config->max_streams) {
 8003c5c:	4285      	cmp	r5, r0
 8003c5e:	d917      	bls.n	8003c90 <dma_stm32_get_status+0x40>
	stream = &config->streams[id];
 8003c60:	699d      	ldr	r5, [r3, #24]
 8003c62:	4614      	mov	r4, r2
 8003c64:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8003c68:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8003c6c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
	stat->pending_length = LL_DMA_GetDataLength(dma, dma_stm32_id_to_stream(id));
 8003c70:	f000 fb64 	bl	800433c <dma_stm32_id_to_stream>
  * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8003c74:	4b08      	ldr	r3, [pc, #32]	; (8003c98 <dma_stm32_get_status+0x48>)
	stat->dir = stream->direction;
 8003c76:	f855 2008 	ldr.w	r2, [r5, r8]
 8003c7a:	5c1b      	ldrb	r3, [r3, r0]
 8003c7c:	443b      	add	r3, r7
	return 0;
 8003c7e:	2000      	movs	r0, #0
 8003c80:	685b      	ldr	r3, [r3, #4]
	stat->dir = stream->direction;
 8003c82:	7062      	strb	r2, [r4, #1]
	stat->busy = stream->busy;
 8003c84:	79b2      	ldrb	r2, [r6, #6]
 8003c86:	7022      	strb	r2, [r4, #0]
 8003c88:	b29b      	uxth	r3, r3
	stat->pending_length = LL_DMA_GetDataLength(dma, dma_stm32_id_to_stream(id));
 8003c8a:	6063      	str	r3, [r4, #4]
}
 8003c8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -EINVAL;
 8003c90:	f06f 0015 	mvn.w	r0, #21
 8003c94:	e7fa      	b.n	8003c8c <dma_stm32_get_status+0x3c>
 8003c96:	bf00      	nop
 8003c98:	08011b98 	.word	0x08011b98

08003c9c <dma_stm32_init>:
{
 8003c9c:	b570      	push	{r4, r5, r6, lr}
	const struct dma_stm32_config *config = dev->config;
 8003c9e:	6846      	ldr	r6, [r0, #4]
{
 8003ca0:	4604      	mov	r4, r0
 8003ca2:	4d12      	ldr	r5, [pc, #72]	; (8003cec <dma_stm32_init+0x50>)
 8003ca4:	4628      	mov	r0, r5
 8003ca6:	f009 fa4f 	bl	800d148 <z_device_is_ready>
 * @return 0 on success, negative errno on failure.
 */
static inline int clock_control_on(const struct device *dev,
				   clock_control_subsys_t sys)
{
	if (!device_is_ready(dev)) {
 8003caa:	b1e0      	cbz	r0, 8003ce6 <dma_stm32_init+0x4a>
	}

	const struct clock_control_driver_api *api =
		(const struct clock_control_driver_api *)dev->api;

	return api->on(dev, sys);
 8003cac:	68ab      	ldr	r3, [r5, #8]
 8003cae:	4628      	mov	r0, r5
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4631      	mov	r1, r6
 8003cb4:	4798      	blx	r3
	if (clock_control_on(clk,
 8003cb6:	4605      	mov	r5, r0
 8003cb8:	b9a8      	cbnz	r0, 8003ce6 <dma_stm32_init+0x4a>
	config->config_irq(dev);
 8003cba:	68b3      	ldr	r3, [r6, #8]
 8003cbc:	4620      	mov	r0, r4
 8003cbe:	4798      	blx	r3
	for (uint32_t i = 0; i < config->max_streams; i++) {
 8003cc0:	6972      	ldr	r2, [r6, #20]
 8003cc2:	b14a      	cbz	r2, 8003cd8 <dma_stm32_init+0x3c>
 8003cc4:	69b3      	ldr	r3, [r6, #24]
 8003cc6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003cca:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
		config->streams[i].busy = false;
 8003cce:	4629      	mov	r1, r5
 8003cd0:	7199      	strb	r1, [r3, #6]
	for (uint32_t i = 0; i < config->max_streams; i++) {
 8003cd2:	3318      	adds	r3, #24
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d1fb      	bne.n	8003cd0 <dma_stm32_init+0x34>
	((struct dma_stm32_data *)dev->data)->dma_ctx.magic = 0;
 8003cd8:	6923      	ldr	r3, [r4, #16]
 8003cda:	2200      	movs	r2, #0
	((struct dma_stm32_data *)dev->data)->dma_ctx.dma_channels = 0;
 8003cdc:	e9c3 2200 	strd	r2, r2, [r3]
	((struct dma_stm32_data *)dev->data)->dma_ctx.atomic = 0;
 8003ce0:	609a      	str	r2, [r3, #8]
}
 8003ce2:	4628      	mov	r0, r5
 8003ce4:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
 8003ce6:	f06f 0504 	mvn.w	r5, #4
 8003cea:	e7fa      	b.n	8003ce2 <dma_stm32_init+0x46>
 8003cec:	08011468 	.word	0x08011468

08003cf0 <dma_stm32_irq_handler>:
	const struct dma_stm32_config *config = dev->config;
 8003cf0:	6843      	ldr	r3, [r0, #4]
{
 8003cf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	stream = &config->streams[id];
 8003cf6:	699c      	ldr	r4, [r3, #24]
	DMA_TypeDef *dma = (DMA_TypeDef *)(config->base);
 8003cf8:	691f      	ldr	r7, [r3, #16]
	stream = &config->streams[id];
 8003cfa:	eb01 0341 	add.w	r3, r1, r1, lsl #1
 8003cfe:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
		stream->busy = false;
 8003d02:	2300      	movs	r3, #0
{
 8003d04:	4606      	mov	r6, r0
		stream->busy = false;
 8003d06:	71a3      	strb	r3, [r4, #6]
	if (stm32_dma_is_ht_irq_active(dma, id)) {
 8003d08:	4638      	mov	r0, r7
{
 8003d0a:	460d      	mov	r5, r1
	if (stm32_dma_is_ht_irq_active(dma, id)) {
 8003d0c:	f000 fb44 	bl	8004398 <stm32_dma_is_ht_irq_active>
	callback_arg = id + STREAM_OFFSET;
 8003d10:	f105 0801 	add.w	r8, r5, #1
	if (stm32_dma_is_ht_irq_active(dma, id)) {
 8003d14:	b178      	cbz	r0, 8003d36 <dma_stm32_irq_handler+0x46>
		if (!stream->hal_override) {
 8003d16:	7963      	ldrb	r3, [r4, #5]
 8003d18:	b143      	cbz	r3, 8003d2c <dma_stm32_irq_handler+0x3c>
		stream->dma_callback(dev, stream->user_data, callback_arg, 0);
 8003d1a:	e9d4 1504 	ldrd	r1, r5, [r4, #16]
		stream->dma_callback(dev, stream->user_data,
 8003d1e:	4642      	mov	r2, r8
 8003d20:	4630      	mov	r0, r6
 8003d22:	46ac      	mov	ip, r5
		stream->dma_callback(dev, stream->user_data, callback_arg, 0);
 8003d24:	2300      	movs	r3, #0
}
 8003d26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		stream->dma_callback(dev, stream->user_data,
 8003d2a:	4760      	bx	ip
			dma_stm32_clear_ht(dma, id);
 8003d2c:	4629      	mov	r1, r5
 8003d2e:	4638      	mov	r0, r7
 8003d30:	f000 fb0a 	bl	8004348 <dma_stm32_clear_ht>
 8003d34:	e7f1      	b.n	8003d1a <dma_stm32_irq_handler+0x2a>
	} else if (stm32_dma_is_tc_irq_active(dma, id)) {
 8003d36:	4629      	mov	r1, r5
 8003d38:	4638      	mov	r0, r7
 8003d3a:	f000 fb13 	bl	8004364 <stm32_dma_is_tc_irq_active>
 8003d3e:	b138      	cbz	r0, 8003d50 <dma_stm32_irq_handler+0x60>
		if (!stream->hal_override) {
 8003d40:	7963      	ldrb	r3, [r4, #5]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d1e9      	bne.n	8003d1a <dma_stm32_irq_handler+0x2a>
			dma_stm32_clear_tc(dma, id);
 8003d46:	4629      	mov	r1, r5
 8003d48:	4638      	mov	r0, r7
 8003d4a:	f000 fb03 	bl	8004354 <dma_stm32_clear_tc>
 8003d4e:	e7e4      	b.n	8003d1a <dma_stm32_irq_handler+0x2a>
	} else if (stm32_dma_is_unexpected_irq_happened(dma, id)) {
 8003d50:	4638      	mov	r0, r7
 8003d52:	4629      	mov	r1, r5
 8003d54:	f000 fb40 	bl	80043d8 <stm32_dma_is_unexpected_irq_happened>
 8003d58:	b148      	cbz	r0, 8003d6e <dma_stm32_irq_handler+0x7e>
		stream->dma_callback(dev, stream->user_data,
 8003d5a:	e9d4 1504 	ldrd	r1, r5, [r4, #16]
 8003d5e:	4642      	mov	r2, r8
 8003d60:	4630      	mov	r0, r6
 8003d62:	46ac      	mov	ip, r5
 8003d64:	f06f 0304 	mvn.w	r3, #4
}
 8003d68:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		stream->dma_callback(dev, stream->user_data,
 8003d6c:	4760      	bx	ip
	DMA_TypeDef *dma = (DMA_TypeDef *)(config->base);
 8003d6e:	6873      	ldr	r3, [r6, #4]
	stm32_dma_dump_stream_irq(dma, id);
 8003d70:	4629      	mov	r1, r5
 8003d72:	6918      	ldr	r0, [r3, #16]
 8003d74:	f000 faf4 	bl	8004360 <stm32_dma_dump_stream_irq>
	DMA_TypeDef *dma = (DMA_TypeDef *)(config->base);
 8003d78:	6873      	ldr	r3, [r6, #4]
 8003d7a:	691f      	ldr	r7, [r3, #16]
	dma_stm32_clear_tc(dma, id);
 8003d7c:	4629      	mov	r1, r5
 8003d7e:	4638      	mov	r0, r7
 8003d80:	f000 fae8 	bl	8004354 <dma_stm32_clear_tc>
	dma_stm32_clear_ht(dma, id);
 8003d84:	4629      	mov	r1, r5
 8003d86:	4638      	mov	r0, r7
 8003d88:	f000 fade 	bl	8004348 <dma_stm32_clear_ht>
	stm32_dma_clear_stream_irq(dma, id);
 8003d8c:	4629      	mov	r1, r5
 8003d8e:	4638      	mov	r0, r7
 8003d90:	f000 fb1c 	bl	80043cc <stm32_dma_clear_stream_irq>
 8003d94:	e7e1      	b.n	8003d5a <dma_stm32_irq_handler+0x6a>
 8003d96:	bf00      	nop

08003d98 <dma_stm32_irq_0_0>:
DMA_STM32_DEFINE_IRQ_HANDLER(0, 0);
 8003d98:	2100      	movs	r1, #0
 8003d9a:	f7ff bfa9 	b.w	8003cf0 <dma_stm32_irq_handler>
 8003d9e:	bf00      	nop

08003da0 <dma_stm32_irq_0_1>:
DMA_STM32_DEFINE_IRQ_HANDLER(0, 1);
 8003da0:	2101      	movs	r1, #1
 8003da2:	f7ff bfa5 	b.w	8003cf0 <dma_stm32_irq_handler>
 8003da6:	bf00      	nop

08003da8 <dma_stm32_irq_0_2>:
DMA_STM32_DEFINE_IRQ_HANDLER(0, 2);
 8003da8:	2102      	movs	r1, #2
 8003daa:	f7ff bfa1 	b.w	8003cf0 <dma_stm32_irq_handler>
 8003dae:	bf00      	nop

08003db0 <dma_stm32_irq_0_3>:
DMA_STM32_DEFINE_IRQ_HANDLER(0, 3);
 8003db0:	2103      	movs	r1, #3
 8003db2:	f7ff bf9d 	b.w	8003cf0 <dma_stm32_irq_handler>
 8003db6:	bf00      	nop

08003db8 <dma_stm32_irq_0_4>:
DMA_STM32_DEFINE_IRQ_HANDLER(0, 4);
 8003db8:	2104      	movs	r1, #4
 8003dba:	f7ff bf99 	b.w	8003cf0 <dma_stm32_irq_handler>
 8003dbe:	bf00      	nop

08003dc0 <dma_stm32_irq_0_5>:
DMA_STM32_DEFINE_IRQ_HANDLER(0, 5);
 8003dc0:	2105      	movs	r1, #5
 8003dc2:	f7ff bf95 	b.w	8003cf0 <dma_stm32_irq_handler>
 8003dc6:	bf00      	nop

08003dc8 <dma_stm32_irq_0_6>:
DMA_STM32_DEFINE_IRQ_HANDLER(0, 6);
 8003dc8:	2106      	movs	r1, #6
 8003dca:	f7ff bf91 	b.w	8003cf0 <dma_stm32_irq_handler>
 8003dce:	bf00      	nop

08003dd0 <dma_stm32_irq_1_6>:
 8003dd0:	2106      	movs	r1, #6
 8003dd2:	f7ff bf8d 	b.w	8003cf0 <dma_stm32_irq_handler>
 8003dd6:	bf00      	nop

08003dd8 <dma_stm32_irq_1_0>:
 8003dd8:	2100      	movs	r1, #0
 8003dda:	f7ff bf89 	b.w	8003cf0 <dma_stm32_irq_handler>
 8003dde:	bf00      	nop

08003de0 <dma_stm32_irq_1_1>:
 8003de0:	2101      	movs	r1, #1
 8003de2:	f7ff bf85 	b.w	8003cf0 <dma_stm32_irq_handler>
 8003de6:	bf00      	nop

08003de8 <dma_stm32_irq_1_2>:
 8003de8:	2102      	movs	r1, #2
 8003dea:	f7ff bf81 	b.w	8003cf0 <dma_stm32_irq_handler>
 8003dee:	bf00      	nop

08003df0 <dma_stm32_irq_1_3>:
 8003df0:	2103      	movs	r1, #3
 8003df2:	f7ff bf7d 	b.w	8003cf0 <dma_stm32_irq_handler>
 8003df6:	bf00      	nop

08003df8 <dma_stm32_irq_1_4>:
 8003df8:	2104      	movs	r1, #4
 8003dfa:	f7ff bf79 	b.w	8003cf0 <dma_stm32_irq_handler>
 8003dfe:	bf00      	nop

08003e00 <dma_stm32_irq_1_5>:
 8003e00:	2105      	movs	r1, #5
 8003e02:	f7ff bf75 	b.w	8003cf0 <dma_stm32_irq_handler>
 8003e06:	bf00      	nop

08003e08 <dma_stm32_start>:
{
 8003e08:	b538      	push	{r3, r4, r5, lr}
	const struct dma_stm32_config *config = dev->config;
 8003e0a:	6843      	ldr	r3, [r0, #4]
	DMA_TypeDef *dma = (DMA_TypeDef *)(config->base);
 8003e0c:	e9d3 5204 	ldrd	r5, r2, [r3, #16]
	id = id - STREAM_OFFSET;
 8003e10:	1e4c      	subs	r4, r1, #1
	if (id >= config->max_streams) {
 8003e12:	42a2      	cmp	r2, r4
 8003e14:	d911      	bls.n	8003e3a <dma_stm32_start+0x32>
	dma_stm32_clear_tc(dma, id);
 8003e16:	4621      	mov	r1, r4
 8003e18:	4628      	mov	r0, r5
 8003e1a:	f000 fa9b 	bl	8004354 <dma_stm32_clear_tc>
	dma_stm32_clear_ht(dma, id);
 8003e1e:	4621      	mov	r1, r4
 8003e20:	4628      	mov	r0, r5
 8003e22:	f000 fa91 	bl	8004348 <dma_stm32_clear_ht>
	stm32_dma_clear_stream_irq(dma, id);
 8003e26:	4621      	mov	r1, r4
 8003e28:	4628      	mov	r0, r5
 8003e2a:	f000 facf 	bl	80043cc <stm32_dma_clear_stream_irq>
	stm32_dma_enable_stream(dma, id);
 8003e2e:	4628      	mov	r0, r5
 8003e30:	4621      	mov	r1, r4
 8003e32:	f000 fad3 	bl	80043dc <stm32_dma_enable_stream>
	return 0;
 8003e36:	2000      	movs	r0, #0
}
 8003e38:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
 8003e3a:	f06f 0015 	mvn.w	r0, #21
}
 8003e3e:	bd38      	pop	{r3, r4, r5, pc}

08003e40 <dma_stm32_stop>:
	const struct dma_stm32_config *config = dev->config;
 8003e40:	6842      	ldr	r2, [r0, #4]
	struct dma_stm32_stream *stream = &config->streams[id - STREAM_OFFSET];
 8003e42:	eb01 0341 	add.w	r3, r1, r1, lsl #1
{
 8003e46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	struct dma_stm32_stream *stream = &config->streams[id - STREAM_OFFSET];
 8003e4a:	00db      	lsls	r3, r3, #3
{
 8003e4c:	4607      	mov	r7, r0
	struct dma_stm32_stream *stream = &config->streams[id - STREAM_OFFSET];
 8003e4e:	6990      	ldr	r0, [r2, #24]
 8003e50:	3b18      	subs	r3, #24
 8003e52:	eb00 0803 	add.w	r8, r0, r3
	if (id >= config->max_streams) {
 8003e56:	e9d2 6304 	ldrd	r6, r3, [r2, #16]
	id = id - STREAM_OFFSET;
 8003e5a:	1e4d      	subs	r5, r1, #1
	if (id >= config->max_streams) {
 8003e5c:	42ab      	cmp	r3, r5
 8003e5e:	d92a      	bls.n	8003eb6 <dma_stm32_stop+0x76>
	LL_DMA_DisableIT_TC(dma, dma_stm32_id_to_stream(id));
 8003e60:	4628      	mov	r0, r5
 8003e62:	f000 fa6b 	bl	800433c <dma_stm32_id_to_stream>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 8003e66:	4b15      	ldr	r3, [pc, #84]	; (8003ebc <dma_stm32_stop+0x7c>)
 8003e68:	5c1a      	ldrb	r2, [r3, r0]
 8003e6a:	5993      	ldr	r3, [r2, r6]
 8003e6c:	f023 0302 	bic.w	r3, r3, #2
 8003e70:	5193      	str	r3, [r2, r6]
 8003e72:	f241 348a 	movw	r4, #5002	; 0x138a
 8003e76:	e005      	b.n	8003e84 <dma_stm32_stop+0x44>
		if (count++ > (5 * 1000)) {
 8003e78:	3c01      	subs	r4, #1
 8003e7a:	d009      	beq.n	8003e90 <dma_stm32_stop+0x50>
	return z_impl_k_sleep(timeout);
 8003e7c:	200a      	movs	r0, #10
 8003e7e:	2100      	movs	r1, #0
 8003e80:	f00a fbc2 	bl	800e608 <z_impl_k_sleep>
		if (stm32_dma_disable_stream(dma, id) == 0) {
 8003e84:	4629      	mov	r1, r5
 8003e86:	4630      	mov	r0, r6
 8003e88:	f000 fab6 	bl	80043f8 <stm32_dma_disable_stream>
 8003e8c:	2800      	cmp	r0, #0
 8003e8e:	d1f3      	bne.n	8003e78 <dma_stm32_stop+0x38>
	DMA_TypeDef *dma = (DMA_TypeDef *)(config->base);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	691c      	ldr	r4, [r3, #16]
	dma_stm32_clear_tc(dma, id);
 8003e94:	4629      	mov	r1, r5
 8003e96:	4620      	mov	r0, r4
 8003e98:	f000 fa5c 	bl	8004354 <dma_stm32_clear_tc>
	dma_stm32_clear_ht(dma, id);
 8003e9c:	4629      	mov	r1, r5
 8003e9e:	4620      	mov	r0, r4
 8003ea0:	f000 fa52 	bl	8004348 <dma_stm32_clear_ht>
	stm32_dma_clear_stream_irq(dma, id);
 8003ea4:	4620      	mov	r0, r4
 8003ea6:	4629      	mov	r1, r5
 8003ea8:	f000 fa90 	bl	80043cc <stm32_dma_clear_stream_irq>
	stream->busy = false;
 8003eac:	2000      	movs	r0, #0
 8003eae:	f888 0006 	strb.w	r0, [r8, #6]
}
 8003eb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -EINVAL;
 8003eb6:	f06f 0015 	mvn.w	r0, #21
 8003eba:	e7fa      	b.n	8003eb2 <dma_stm32_stop+0x72>
 8003ebc:	08011b98 	.word	0x08011b98

08003ec0 <dma_stm32_reload>:
{
 8003ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	const struct dma_stm32_config *config = dev->config;
 8003ec4:	6840      	ldr	r0, [r0, #4]
{
 8003ec6:	4699      	mov	r9, r3
	if (id >= config->max_streams) {
 8003ec8:	6943      	ldr	r3, [r0, #20]
	DMA_TypeDef *dma = (DMA_TypeDef *)(config->base);
 8003eca:	6906      	ldr	r6, [r0, #16]
{
 8003ecc:	b083      	sub	sp, #12
	id = id - STREAM_OFFSET;
 8003ece:	1e4d      	subs	r5, r1, #1
	if (id >= config->max_streams) {
 8003ed0:	42ab      	cmp	r3, r5
{
 8003ed2:	9201      	str	r2, [sp, #4]
	if (id >= config->max_streams) {
 8003ed4:	d91e      	bls.n	8003f14 <dma_stm32_reload+0x54>
	stream = &config->streams[id];
 8003ed6:	f8d0 a018 	ldr.w	sl, [r0, #24]
 8003eda:	eb05 0745 	add.w	r7, r5, r5, lsl #1
 8003ede:	ea4f 0bc7 	mov.w	fp, r7, lsl #3
 8003ee2:	f241 348a 	movw	r4, #5002	; 0x138a
 8003ee6:	eb0a 07c7 	add.w	r7, sl, r7, lsl #3
	int count = 0;
 8003eea:	e005      	b.n	8003ef8 <dma_stm32_reload+0x38>
		if (count++ > (5 * 1000)) {
 8003eec:	3c01      	subs	r4, #1
 8003eee:	d056      	beq.n	8003f9e <dma_stm32_reload+0xde>
 8003ef0:	200a      	movs	r0, #10
 8003ef2:	2100      	movs	r1, #0
 8003ef4:	f00a fb88 	bl	800e608 <z_impl_k_sleep>
		if (stm32_dma_disable_stream(dma, id) == 0) {
 8003ef8:	4629      	mov	r1, r5
 8003efa:	4630      	mov	r0, r6
 8003efc:	f000 fa7c 	bl	80043f8 <stm32_dma_disable_stream>
 8003f00:	4680      	mov	r8, r0
 8003f02:	2800      	cmp	r0, #0
 8003f04:	d1f2      	bne.n	8003eec <dma_stm32_reload+0x2c>
	switch (stream->direction) {
 8003f06:	f85a 200b 	ldr.w	r2, [sl, fp]
 8003f0a:	2a01      	cmp	r2, #1
 8003f0c:	d008      	beq.n	8003f20 <dma_stm32_reload+0x60>
 8003f0e:	f032 0302 	bics.w	r3, r2, #2
 8003f12:	d02c      	beq.n	8003f6e <dma_stm32_reload+0xae>
 8003f14:	f06f 0815 	mvn.w	r8, #21
}
 8003f18:	4640      	mov	r0, r8
 8003f1a:	b003      	add	sp, #12
 8003f1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		LL_DMA_SetMemoryAddress(dma, dma_stm32_id_to_stream(id), src);
 8003f20:	4628      	mov	r0, r5
 8003f22:	f000 fa0b 	bl	800433c <dma_stm32_id_to_stream>
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 8003f26:	4c21      	ldr	r4, [pc, #132]	; (8003fac <dma_stm32_reload+0xec>)
 8003f28:	9b01      	ldr	r3, [sp, #4]
 8003f2a:	5c22      	ldrb	r2, [r4, r0]
 8003f2c:	4432      	add	r2, r6
		LL_DMA_SetPeriphAddress(dma, dma_stm32_id_to_stream(id), dst);
 8003f2e:	4628      	mov	r0, r5
 8003f30:	60d3      	str	r3, [r2, #12]
 8003f32:	f000 fa03 	bl	800433c <dma_stm32_id_to_stream>
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 8003f36:	5c22      	ldrb	r2, [r4, r0]
 8003f38:	4432      	add	r2, r6
		LL_DMA_SetDataLength(dma, dma_stm32_id_to_stream(id),
 8003f3a:	4628      	mov	r0, r5
 8003f3c:	f8c2 9008 	str.w	r9, [r2, #8]
	if (stream->source_periph) {
 8003f40:	793a      	ldrb	r2, [r7, #4]
 8003f42:	b33a      	cbz	r2, 8003f94 <dma_stm32_reload+0xd4>
		LL_DMA_SetDataLength(dma, dma_stm32_id_to_stream(id),
 8003f44:	f000 f9fa 	bl	800433c <dma_stm32_id_to_stream>
 8003f48:	68ba      	ldr	r2, [r7, #8]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8003f4a:	5c20      	ldrb	r0, [r4, r0]
		LL_DMA_SetDataLength(dma, dma_stm32_id_to_stream(id),
 8003f4c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003f4e:	fbb3 f2f2 	udiv	r2, r3, r2
 8003f52:	4430      	add	r0, r6
 8003f54:	6841      	ldr	r1, [r0, #4]
 8003f56:	0c09      	lsrs	r1, r1, #16
 8003f58:	0409      	lsls	r1, r1, #16
 8003f5a:	430a      	orrs	r2, r1
 8003f5c:	6042      	str	r2, [r0, #4]
	stm32_dma_enable_stream(dma, id);
 8003f5e:	4629      	mov	r1, r5
 8003f60:	4630      	mov	r0, r6
 8003f62:	f000 fa3b 	bl	80043dc <stm32_dma_enable_stream>
}
 8003f66:	4640      	mov	r0, r8
 8003f68:	b003      	add	sp, #12
 8003f6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		LL_DMA_SetPeriphAddress(dma, dma_stm32_id_to_stream(id), src);
 8003f6e:	4628      	mov	r0, r5
 8003f70:	f000 f9e4 	bl	800433c <dma_stm32_id_to_stream>
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 8003f74:	4c0d      	ldr	r4, [pc, #52]	; (8003fac <dma_stm32_reload+0xec>)
 8003f76:	9b01      	ldr	r3, [sp, #4]
 8003f78:	5c22      	ldrb	r2, [r4, r0]
 8003f7a:	4432      	add	r2, r6
		LL_DMA_SetMemoryAddress(dma, dma_stm32_id_to_stream(id), dst);
 8003f7c:	4628      	mov	r0, r5
 8003f7e:	6093      	str	r3, [r2, #8]
 8003f80:	f000 f9dc 	bl	800433c <dma_stm32_id_to_stream>
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 8003f84:	5c22      	ldrb	r2, [r4, r0]
 8003f86:	4432      	add	r2, r6
		LL_DMA_SetDataLength(dma, dma_stm32_id_to_stream(id),
 8003f88:	4628      	mov	r0, r5
 8003f8a:	f8c2 900c 	str.w	r9, [r2, #12]
	if (stream->source_periph) {
 8003f8e:	793a      	ldrb	r2, [r7, #4]
 8003f90:	2a00      	cmp	r2, #0
 8003f92:	d1d7      	bne.n	8003f44 <dma_stm32_reload+0x84>
		LL_DMA_SetDataLength(dma, dma_stm32_id_to_stream(id),
 8003f94:	f000 f9d2 	bl	800433c <dma_stm32_id_to_stream>
 8003f98:	68fa      	ldr	r2, [r7, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8003f9a:	5c20      	ldrb	r0, [r4, r0]
 8003f9c:	e7d6      	b.n	8003f4c <dma_stm32_reload+0x8c>
		return -EBUSY;
 8003f9e:	f06f 080f 	mvn.w	r8, #15
}
 8003fa2:	4640      	mov	r0, r8
 8003fa4:	b003      	add	sp, #12
 8003fa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003faa:	bf00      	nop
 8003fac:	08011b98 	.word	0x08011b98

08003fb0 <dma_stm32_configure>:
{
 8003fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	const struct dma_stm32_config *dev_config = dev->config;
 8003fb4:	6844      	ldr	r4, [r0, #4]
{
 8003fb6:	b08f      	sub	sp, #60	; 0x3c
 8003fb8:	4617      	mov	r7, r2
 8003fba:	4682      	mov	sl, r0
	LL_DMA_StructInit(&DMA_InitStruct);
 8003fbc:	a803      	add	r0, sp, #12
	struct dma_stm32_stream *stream =
 8003fbe:	f8d4 b018 	ldr.w	fp, [r4, #24]
	DMA_TypeDef *dma = (DMA_TypeDef *)dev_config->base;
 8003fc2:	6926      	ldr	r6, [r4, #16]
				&dev_config->streams[id - STREAM_OFFSET];
 8003fc4:	eb01 0841 	add.w	r8, r1, r1, lsl #1
	id = id - STREAM_OFFSET;
 8003fc8:	1e4d      	subs	r5, r1, #1
	LL_DMA_StructInit(&DMA_InitStruct);
 8003fca:	f004 fff9 	bl	8008fc0 <LL_DMA_StructInit>
	if (config->linked_channel == STM32_DMA_HAL_OVERRIDE) {
 8003fce:	887b      	ldrh	r3, [r7, #2]
				&dev_config->streams[id - STREAM_OFFSET];
 8003fd0:	ea4f 08c8 	mov.w	r8, r8, lsl #3
	if (config->linked_channel == STM32_DMA_HAL_OVERRIDE) {
 8003fd4:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
				&dev_config->streams[id - STREAM_OFFSET];
 8003fd8:	f1a8 0818 	sub.w	r8, r8, #24
	if (config->linked_channel == STM32_DMA_HAL_OVERRIDE) {
 8003fdc:	f5b3 6ffe 	cmp.w	r3, #2032	; 0x7f0
	struct dma_stm32_stream *stream =
 8003fe0:	eb0b 0908 	add.w	r9, fp, r8
	if (config->linked_channel == STM32_DMA_HAL_OVERRIDE) {
 8003fe4:	f000 8088 	beq.w	80040f8 <dma_stm32_configure+0x148>
	if (id >= dev_config->max_streams) {
 8003fe8:	6963      	ldr	r3, [r4, #20]
 8003fea:	42ab      	cmp	r3, r5
 8003fec:	d97e      	bls.n	80040ec <dma_stm32_configure+0x13c>
	if (stream->busy) {
 8003fee:	f899 3006 	ldrb.w	r3, [r9, #6]
 8003ff2:	f241 348a 	movw	r4, #5002	; 0x138a
 8003ff6:	b13b      	cbz	r3, 8004008 <dma_stm32_configure+0x58>
 8003ff8:	e0a3      	b.n	8004142 <dma_stm32_configure+0x192>
		if (count++ > (5 * 1000)) {
 8003ffa:	3c01      	subs	r4, #1
 8003ffc:	f000 80a1 	beq.w	8004142 <dma_stm32_configure+0x192>
 8004000:	200a      	movs	r0, #10
 8004002:	2100      	movs	r1, #0
 8004004:	f00a fb00 	bl	800e608 <z_impl_k_sleep>
		if (stm32_dma_disable_stream(dma, id) == 0) {
 8004008:	4629      	mov	r1, r5
 800400a:	4630      	mov	r0, r6
 800400c:	f000 f9f4 	bl	80043f8 <stm32_dma_disable_stream>
 8004010:	2800      	cmp	r0, #0
 8004012:	d1f2      	bne.n	8003ffa <dma_stm32_configure+0x4a>
	DMA_TypeDef *dma = (DMA_TypeDef *)(config->base);
 8004014:	f8da 2004 	ldr.w	r2, [sl, #4]
 8004018:	9001      	str	r0, [sp, #4]
 800401a:	6914      	ldr	r4, [r2, #16]
	dma_stm32_clear_tc(dma, id);
 800401c:	4629      	mov	r1, r5
 800401e:	4620      	mov	r0, r4
 8004020:	f000 f998 	bl	8004354 <dma_stm32_clear_tc>
	dma_stm32_clear_ht(dma, id);
 8004024:	4629      	mov	r1, r5
 8004026:	4620      	mov	r0, r4
 8004028:	f000 f98e 	bl	8004348 <dma_stm32_clear_ht>
	stm32_dma_clear_stream_irq(dma, id);
 800402c:	4629      	mov	r1, r5
 800402e:	4620      	mov	r0, r4
 8004030:	f000 f9cc 	bl	80043cc <stm32_dma_clear_stream_irq>
	if (config->head_block->block_size > DMA_STM32_MAX_DATA_ITEMS) {
 8004034:	6939      	ldr	r1, [r7, #16]
 8004036:	9b01      	ldr	r3, [sp, #4]
 8004038:	694a      	ldr	r2, [r1, #20]
 800403a:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800403e:	d255      	bcs.n	80040ec <dma_stm32_configure+0x13c>
	if ((config->dest_data_size != config->source_data_size)) {
 8004040:	88fc      	ldrh	r4, [r7, #6]
 8004042:	f8b7 c004 	ldrh.w	ip, [r7, #4]
 8004046:	4564      	cmp	r4, ip
 8004048:	d150      	bne.n	80040ec <dma_stm32_configure+0x13c>
	if (config->source_data_size != 4U &&
 800404a:	2c04      	cmp	r4, #4
 800404c:	d002      	beq.n	8004054 <dma_stm32_configure+0xa4>
	    config->source_data_size != 2U &&
 800404e:	1e62      	subs	r2, r4, #1
 8004050:	2a01      	cmp	r2, #1
 8004052:	d84b      	bhi.n	80040ec <dma_stm32_configure+0x13c>
	if (config->head_block->source_reload_en !=
 8004054:	7f0a      	ldrb	r2, [r1, #28]
 8004056:	f3c2 1080 	ubfx	r0, r2, #6, #1
 800405a:	ebb0 1fd2 	cmp.w	r0, r2, lsr #7
 800405e:	d145      	bne.n	80040ec <dma_stm32_configure+0x13c>
	stream->direction	= config->channel_direction;
 8004060:	883a      	ldrh	r2, [r7, #0]
	stream->dma_callback	= config->dma_callback;
 8004062:	69b8      	ldr	r0, [r7, #24]
 8004064:	f8c9 0014 	str.w	r0, [r9, #20]
	stream->direction	= config->channel_direction;
 8004068:	f3c2 12c2 	ubfx	r2, r2, #7, #3
	stream->user_data       = config->user_data;
 800406c:	6978      	ldr	r0, [r7, #20]
	stream->busy		= true;
 800406e:	f04f 0e01 	mov.w	lr, #1
 8004072:	f889 e006 	strb.w	lr, [r9, #6]
	stream->direction	= config->channel_direction;
 8004076:	f84b 2008 	str.w	r2, [fp, r8]
	stream->user_data       = config->user_data;
 800407a:	f8c9 0010 	str.w	r0, [r9, #16]
	if ((config->head_block->dest_address == 0)) {
 800407e:	e9d1 e000 	ldrd	lr, r0, [r1]
	if (stream->direction == MEMORY_TO_PERIPHERAL) {
 8004082:	2a01      	cmp	r2, #1
		DMA_InitStruct.PeriphOrM2MSrcAddress =
 8004084:	bf0c      	ite	eq
 8004086:	e9cd 0e03 	strdeq	r0, lr, [sp, #12]
		DMA_InitStruct.MemoryOrM2MDstAddress =
 800408a:	e9cd e003 	strdne	lr, r0, [sp, #12]
	ret = dma_stm32_get_priority(config->channel_priority,
 800408e:	6838      	ldr	r0, [r7, #0]
	switch (priority) {
 8004090:	f3c0 3083 	ubfx	r0, r0, #14, #4
	stream->dst_size	= config->dest_data_size;
 8004094:	e9c9 c402 	strd	ip, r4, [r9, #8]
	switch (priority) {
 8004098:	2803      	cmp	r0, #3
 800409a:	d827      	bhi.n	80040ec <dma_stm32_configure+0x13c>
 800409c:	e8df f000 	tbb	[pc, r0]
 80040a0:	024a463a 	.word	0x024a463a
		*ll_priority = LL_DMA_PRIORITY_VERYHIGH;
 80040a4:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 80040a8:	900d      	str	r0, [sp, #52]	; 0x34
	switch (direction) {
 80040aa:	2a01      	cmp	r2, #1
 80040ac:	d036      	beq.n	800411c <dma_stm32_configure+0x16c>
 80040ae:	2a02      	cmp	r2, #2
 80040b0:	d044      	beq.n	800413c <dma_stm32_configure+0x18c>
 80040b2:	b9da      	cbnz	r2, 80040ec <dma_stm32_configure+0x13c>
		*ll_direction = LL_DMA_DIRECTION_MEMORY_TO_MEMORY;
 80040b4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80040b8:	9205      	str	r2, [sp, #20]
		memory_addr_adj = config->head_block->dest_addr_adj;
 80040ba:	7f0a      	ldrb	r2, [r1, #28]
 80040bc:	f3c2 1e01 	ubfx	lr, r2, #4, #2
		periph_addr_adj = config->head_block->source_addr_adj;
 80040c0:	f3c2 0a81 	ubfx	sl, r2, #2, #2
	switch (increment) {
 80040c4:	f1be 0f01 	cmp.w	lr, #1
	ret = dma_stm32_get_memory_increment(memory_addr_adj,
 80040c8:	fa5f f08e 	uxtb.w	r0, lr
	switch (increment) {
 80040cc:	d03f      	beq.n	800414e <dma_stm32_configure+0x19e>
 80040ce:	2802      	cmp	r0, #2
 80040d0:	d040      	beq.n	8004154 <dma_stm32_configure+0x1a4>
 80040d2:	b958      	cbnz	r0, 80040ec <dma_stm32_configure+0x13c>
		*ll_increment = LL_DMA_MEMORY_INCREMENT;
 80040d4:	2080      	movs	r0, #128	; 0x80
 80040d6:	9008      	str	r0, [sp, #32]
	switch (increment) {
 80040d8:	f1ba 0f01 	cmp.w	sl, #1
	ret = dma_stm32_get_periph_increment(periph_addr_adj,
 80040dc:	fa5f f08a 	uxtb.w	r0, sl
	switch (increment) {
 80040e0:	d035      	beq.n	800414e <dma_stm32_configure+0x19e>
 80040e2:	2802      	cmp	r0, #2
 80040e4:	f000 8095 	beq.w	8004212 <dma_stm32_configure+0x262>
 80040e8:	2800      	cmp	r0, #0
 80040ea:	d036      	beq.n	800415a <dma_stm32_configure+0x1aa>
		return -EINVAL;
 80040ec:	f06f 0315 	mvn.w	r3, #21
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	b00f      	add	sp, #60	; 0x3c
 80040f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		stream->busy = true;
 80040f8:	2301      	movs	r3, #1
		stream->dma_callback = config->dma_callback;
 80040fa:	69b9      	ldr	r1, [r7, #24]
		stream->user_data = config->user_data;
 80040fc:	697a      	ldr	r2, [r7, #20]
		stream->busy = true;
 80040fe:	f889 3006 	strb.w	r3, [r9, #6]
		stream->hal_override = true;
 8004102:	f889 3005 	strb.w	r3, [r9, #5]
		return 0;
 8004106:	2300      	movs	r3, #0
}
 8004108:	4618      	mov	r0, r3
		stream->user_data = config->user_data;
 800410a:	e9c9 2104 	strd	r2, r1, [r9, #16]
}
 800410e:	b00f      	add	sp, #60	; 0x3c
 8004110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		*ll_priority = LL_DMA_PRIORITY_LOW;
 8004114:	2000      	movs	r0, #0
	switch (direction) {
 8004116:	2a01      	cmp	r2, #1
		*ll_priority = LL_DMA_PRIORITY_LOW;
 8004118:	900d      	str	r0, [sp, #52]	; 0x34
	switch (direction) {
 800411a:	d1c8      	bne.n	80040ae <dma_stm32_configure+0xfe>
		memory_addr_adj = config->head_block->source_addr_adj;
 800411c:	7f0a      	ldrb	r2, [r1, #28]
		*ll_direction = LL_DMA_DIRECTION_MEMORY_TO_PERIPH;
 800411e:	2010      	movs	r0, #16
 8004120:	9005      	str	r0, [sp, #20]
		memory_addr_adj = config->head_block->source_addr_adj;
 8004122:	f3c2 0e81 	ubfx	lr, r2, #2, #2
		periph_addr_adj = config->head_block->dest_addr_adj;
 8004126:	f3c2 1a01 	ubfx	sl, r2, #4, #2
		break;
 800412a:	e7cb      	b.n	80040c4 <dma_stm32_configure+0x114>
		*ll_priority = LL_DMA_PRIORITY_MEDIUM;
 800412c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004130:	900d      	str	r0, [sp, #52]	; 0x34
	if (ret < 0) {
 8004132:	e7ba      	b.n	80040aa <dma_stm32_configure+0xfa>
		*ll_priority = LL_DMA_PRIORITY_HIGH;
 8004134:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004138:	900d      	str	r0, [sp, #52]	; 0x34
	if (ret < 0) {
 800413a:	e7b6      	b.n	80040aa <dma_stm32_configure+0xfa>
		*ll_direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 800413c:	2200      	movs	r2, #0
 800413e:	9205      	str	r2, [sp, #20]
	if (ret < 0) {
 8004140:	e7bb      	b.n	80040ba <dma_stm32_configure+0x10a>
		return -EBUSY;
 8004142:	f06f 030f 	mvn.w	r3, #15
}
 8004146:	4618      	mov	r0, r3
 8004148:	b00f      	add	sp, #60	; 0x3c
 800414a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return -ENOTSUP;
 800414e:	f06f 0385 	mvn.w	r3, #133	; 0x85
 8004152:	e7cd      	b.n	80040f0 <dma_stm32_configure+0x140>
		*ll_increment = LL_DMA_MEMORY_NOINCREMENT;
 8004154:	2000      	movs	r0, #0
 8004156:	9008      	str	r0, [sp, #32]
	if (ret < 0) {
 8004158:	e7be      	b.n	80040d8 <dma_stm32_configure+0x128>
		*ll_increment = LL_DMA_PERIPH_INCREMENT;
 800415a:	2040      	movs	r0, #64	; 0x40
 800415c:	9007      	str	r0, [sp, #28]
	stream->source_periph = (stream->direction == PERIPHERAL_TO_MEMORY);
 800415e:	f85b 0008 	ldr.w	r0, [fp, r8]
		DMA_InitStruct.NbData = config->head_block->block_size /
 8004162:	6949      	ldr	r1, [r1, #20]
	DMA_InitStruct.PeriphOrM2MSrcDataSize = table_p_size[index];
 8004164:	f8df e0b0 	ldr.w	lr, [pc, #176]	; 8004218 <dma_stm32_configure+0x268>
 8004168:	9301      	str	r3, [sp, #4]
		DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 800416a:	f012 0f40 	tst.w	r2, #64	; 0x40
 800416e:	bf14      	ite	ne
 8004170:	2220      	movne	r2, #32
 8004172:	2200      	moveq	r2, #0
 8004174:	9206      	str	r2, [sp, #24]
	stream->source_periph = (stream->direction == PERIPHERAL_TO_MEMORY);
 8004176:	f1a0 0202 	sub.w	r2, r0, #2
 800417a:	fab2 f282 	clz	r2, r2
 800417e:	0952      	lsrs	r2, r2, #5
 8004180:	f889 2004 	strb.w	r2, [r9, #4]
 */

static ALWAYS_INLINE unsigned int find_lsb_set(uint32_t op)
{
#ifdef CONFIG_TOOLCHAIN_HAS_BUILTIN_FFS
	return __builtin_ffs(op);
 8004184:	f1bc 0f00 	cmp.w	ip, #0
 8004188:	fa9c f2ac 	rbit	r2, ip
 800418c:	fab2 f282 	clz	r2, r2
 8004190:	bf08      	it	eq
 8004192:	f04f 32ff 	moveq.w	r2, #4294967295	; 0xffffffff
 8004196:	2c00      	cmp	r4, #0
	DMA_InitStruct.PeriphOrM2MSrcDataSize = table_p_size[index];
 8004198:	f85e 2022 	ldr.w	r2, [lr, r2, lsl #2]
 800419c:	9209      	str	r2, [sp, #36]	; 0x24
 800419e:	fa94 f2a4 	rbit	r2, r4
	DMA_InitStruct.MemoryOrM2MDstDataSize = table_m_size[index];
 80041a2:	f8df e078 	ldr.w	lr, [pc, #120]	; 800421c <dma_stm32_configure+0x26c>
 80041a6:	fab2 f282 	clz	r2, r2
 80041aa:	bf08      	it	eq
 80041ac:	f04f 32ff 	moveq.w	r2, #4294967295	; 0xffffffff
	if (stream->source_periph) {
 80041b0:	2802      	cmp	r0, #2
	DMA_InitStruct.MemoryOrM2MDstDataSize = table_m_size[index];
 80041b2:	f85e 2022 	ldr.w	r2, [lr, r2, lsl #2]
 80041b6:	920a      	str	r2, [sp, #40]	; 0x28
	DMA_InitStruct.PeriphRequest = config->dma_slot;
 80041b8:	783a      	ldrb	r2, [r7, #0]
		DMA_InitStruct.NbData = config->head_block->block_size /
 80041ba:	bf18      	it	ne
 80041bc:	fbb1 f1f4 	udivne	r1, r1, r4
	DMA_InitStruct.PeriphRequest = config->dma_slot;
 80041c0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
	LL_DMA_Init(dma, dma_stm32_id_to_stream(id), &DMA_InitStruct);
 80041c4:	4628      	mov	r0, r5
		DMA_InitStruct.NbData = config->head_block->block_size /
 80041c6:	bf08      	it	eq
 80041c8:	fbb1 f1fc 	udiveq	r1, r1, ip
	DMA_InitStruct.PeriphRequest = config->dma_slot;
 80041cc:	920c      	str	r2, [sp, #48]	; 0x30
 80041ce:	910b      	str	r1, [sp, #44]	; 0x2c
	LL_DMA_Init(dma, dma_stm32_id_to_stream(id), &DMA_InitStruct);
 80041d0:	f000 f8b4 	bl	800433c <dma_stm32_id_to_stream>
 80041d4:	aa03      	add	r2, sp, #12
 80041d6:	4601      	mov	r1, r0
 80041d8:	4630      	mov	r0, r6
 80041da:	f004 feb3 	bl	8008f44 <LL_DMA_Init>
	LL_DMA_EnableIT_TC(dma, dma_stm32_id_to_stream(id));
 80041de:	4628      	mov	r0, r5
 80041e0:	f000 f8ac 	bl	800433c <dma_stm32_id_to_stream>
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 80041e4:	4c0e      	ldr	r4, [pc, #56]	; (8004220 <dma_stm32_configure+0x270>)
	if (config->head_block->source_reload_en) {
 80041e6:	693a      	ldr	r2, [r7, #16]
 80041e8:	5c21      	ldrb	r1, [r4, r0]
 80041ea:	7f17      	ldrb	r7, [r2, #28]
 80041ec:	598a      	ldr	r2, [r1, r6]
 80041ee:	9b01      	ldr	r3, [sp, #4]
 80041f0:	f042 0202 	orr.w	r2, r2, #2
 80041f4:	f017 0f40 	tst.w	r7, #64	; 0x40
 80041f8:	518a      	str	r2, [r1, r6]
 80041fa:	f43f af79 	beq.w	80040f0 <dma_stm32_configure+0x140>
		LL_DMA_EnableIT_HT(dma, dma_stm32_id_to_stream(id));
 80041fe:	4628      	mov	r0, r5
 8004200:	f000 f89c 	bl	800433c <dma_stm32_id_to_stream>
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_HTIE);
 8004204:	5c21      	ldrb	r1, [r4, r0]
}
 8004206:	9b01      	ldr	r3, [sp, #4]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_HTIE);
 8004208:	598a      	ldr	r2, [r1, r6]
 800420a:	f042 0204 	orr.w	r2, r2, #4
 800420e:	518a      	str	r2, [r1, r6]
}
 8004210:	e76e      	b.n	80040f0 <dma_stm32_configure+0x140>
		*ll_increment = LL_DMA_PERIPH_NOINCREMENT;
 8004212:	2000      	movs	r0, #0
 8004214:	9007      	str	r0, [sp, #28]
	if (ret < 0) {
 8004216:	e7a2      	b.n	800415e <dma_stm32_configure+0x1ae>
 8004218:	08011c04 	.word	0x08011c04
 800421c:	08011bf8 	.word	0x08011bf8
 8004220:	08011b98 	.word	0x08011b98

08004224 <LL_DMA_IsActiveFlag_TC1>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1)) ? 1UL : 0UL);
 8004224:	6800      	ldr	r0, [r0, #0]
}
 8004226:	f3c0 0040 	ubfx	r0, r0, #1, #1
 800422a:	4770      	bx	lr

0800422c <LL_DMA_IsActiveFlag_TC2>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2)) ? 1UL : 0UL);
 800422c:	6800      	ldr	r0, [r0, #0]
}
 800422e:	f3c0 1040 	ubfx	r0, r0, #5, #1
 8004232:	4770      	bx	lr

08004234 <LL_DMA_IsActiveFlag_TC3>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3)) ? 1UL : 0UL);
 8004234:	6800      	ldr	r0, [r0, #0]
}
 8004236:	f3c0 2040 	ubfx	r0, r0, #9, #1
 800423a:	4770      	bx	lr

0800423c <LL_DMA_IsActiveFlag_TC4>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4)) ? 1UL : 0UL);
 800423c:	6800      	ldr	r0, [r0, #0]
}
 800423e:	f3c0 3040 	ubfx	r0, r0, #13, #1
 8004242:	4770      	bx	lr

08004244 <LL_DMA_IsActiveFlag_TC5>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF5) == (DMA_ISR_TCIF5)) ? 1UL : 0UL);
 8004244:	6800      	ldr	r0, [r0, #0]
}
 8004246:	f3c0 4040 	ubfx	r0, r0, #17, #1
 800424a:	4770      	bx	lr

0800424c <LL_DMA_IsActiveFlag_TC6>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6)) ? 1UL : 0UL);
 800424c:	6800      	ldr	r0, [r0, #0]
}
 800424e:	f3c0 5040 	ubfx	r0, r0, #21, #1
 8004252:	4770      	bx	lr

08004254 <LL_DMA_IsActiveFlag_TC7>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7)) ? 1UL : 0UL);
 8004254:	6800      	ldr	r0, [r0, #0]
}
 8004256:	f3c0 6040 	ubfx	r0, r0, #25, #1
 800425a:	4770      	bx	lr

0800425c <LL_DMA_IsActiveFlag_HT1>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF1) == (DMA_ISR_HTIF1)) ? 1UL : 0UL);
 800425c:	6800      	ldr	r0, [r0, #0]
}
 800425e:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8004262:	4770      	bx	lr

08004264 <LL_DMA_IsActiveFlag_HT2>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF2) == (DMA_ISR_HTIF2)) ? 1UL : 0UL);
 8004264:	6800      	ldr	r0, [r0, #0]
}
 8004266:	f3c0 1080 	ubfx	r0, r0, #6, #1
 800426a:	4770      	bx	lr

0800426c <LL_DMA_IsActiveFlag_HT3>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF3) == (DMA_ISR_HTIF3)) ? 1UL : 0UL);
 800426c:	6800      	ldr	r0, [r0, #0]
}
 800426e:	f3c0 2080 	ubfx	r0, r0, #10, #1
 8004272:	4770      	bx	lr

08004274 <LL_DMA_IsActiveFlag_HT4>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF4) == (DMA_ISR_HTIF4)) ? 1UL : 0UL);
 8004274:	6800      	ldr	r0, [r0, #0]
}
 8004276:	f3c0 3080 	ubfx	r0, r0, #14, #1
 800427a:	4770      	bx	lr

0800427c <LL_DMA_IsActiveFlag_HT5>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF5) == (DMA_ISR_HTIF5)) ? 1UL : 0UL);
 800427c:	6800      	ldr	r0, [r0, #0]
}
 800427e:	f3c0 4080 	ubfx	r0, r0, #18, #1
 8004282:	4770      	bx	lr

08004284 <LL_DMA_IsActiveFlag_HT6>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6)) ? 1UL : 0UL);
 8004284:	6800      	ldr	r0, [r0, #0]
}
 8004286:	f3c0 5080 	ubfx	r0, r0, #22, #1
 800428a:	4770      	bx	lr

0800428c <LL_DMA_IsActiveFlag_HT7>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF7) == (DMA_ISR_HTIF7)) ? 1UL : 0UL);
 800428c:	6800      	ldr	r0, [r0, #0]
}
 800428e:	f3c0 6080 	ubfx	r0, r0, #26, #1
 8004292:	4770      	bx	lr

08004294 <LL_DMA_ClearFlag_TC1>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF1);
 8004294:	2302      	movs	r3, #2
 8004296:	6043      	str	r3, [r0, #4]
}
 8004298:	4770      	bx	lr
 800429a:	bf00      	nop

0800429c <LL_DMA_ClearFlag_TC2>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF2);
 800429c:	2320      	movs	r3, #32
 800429e:	6043      	str	r3, [r0, #4]
}
 80042a0:	4770      	bx	lr
 80042a2:	bf00      	nop

080042a4 <LL_DMA_ClearFlag_TC3>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF3);
 80042a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80042a8:	6043      	str	r3, [r0, #4]
}
 80042aa:	4770      	bx	lr

080042ac <LL_DMA_ClearFlag_TC4>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF4);
 80042ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80042b0:	6043      	str	r3, [r0, #4]
}
 80042b2:	4770      	bx	lr

080042b4 <LL_DMA_ClearFlag_TC5>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF5);
 80042b4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80042b8:	6043      	str	r3, [r0, #4]
}
 80042ba:	4770      	bx	lr

080042bc <LL_DMA_ClearFlag_TC6>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6);
 80042bc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80042c0:	6043      	str	r3, [r0, #4]
}
 80042c2:	4770      	bx	lr

080042c4 <LL_DMA_ClearFlag_TC7>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF7);
 80042c4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80042c8:	6043      	str	r3, [r0, #4]
}
 80042ca:	4770      	bx	lr

080042cc <LL_DMA_ClearFlag_HT1>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF1);
 80042cc:	2304      	movs	r3, #4
 80042ce:	6043      	str	r3, [r0, #4]
}
 80042d0:	4770      	bx	lr
 80042d2:	bf00      	nop

080042d4 <LL_DMA_ClearFlag_HT2>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF2);
 80042d4:	2340      	movs	r3, #64	; 0x40
 80042d6:	6043      	str	r3, [r0, #4]
}
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop

080042dc <LL_DMA_ClearFlag_HT3>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF3);
 80042dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80042e0:	6043      	str	r3, [r0, #4]
}
 80042e2:	4770      	bx	lr

080042e4 <LL_DMA_ClearFlag_HT4>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF4);
 80042e4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80042e8:	6043      	str	r3, [r0, #4]
}
 80042ea:	4770      	bx	lr

080042ec <LL_DMA_ClearFlag_HT5>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF5);
 80042ec:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80042f0:	6043      	str	r3, [r0, #4]
}
 80042f2:	4770      	bx	lr

080042f4 <LL_DMA_ClearFlag_HT6>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6);
 80042f4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80042f8:	6043      	str	r3, [r0, #4]
}
 80042fa:	4770      	bx	lr

080042fc <LL_DMA_ClearFlag_HT7>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF7);
 80042fc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004300:	6043      	str	r3, [r0, #4]
}
 8004302:	4770      	bx	lr

08004304 <LL_DMA_ClearFlag_TE1>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF1);
 8004304:	2308      	movs	r3, #8
 8004306:	6043      	str	r3, [r0, #4]
}
 8004308:	4770      	bx	lr
 800430a:	bf00      	nop

0800430c <LL_DMA_ClearFlag_TE2>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF2);
 800430c:	2380      	movs	r3, #128	; 0x80
 800430e:	6043      	str	r3, [r0, #4]
}
 8004310:	4770      	bx	lr
 8004312:	bf00      	nop

08004314 <LL_DMA_ClearFlag_TE3>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF3);
 8004314:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004318:	6043      	str	r3, [r0, #4]
}
 800431a:	4770      	bx	lr

0800431c <LL_DMA_ClearFlag_TE4>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF4);
 800431c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004320:	6043      	str	r3, [r0, #4]
}
 8004322:	4770      	bx	lr

08004324 <LL_DMA_ClearFlag_TE5>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF5);
 8004324:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004328:	6043      	str	r3, [r0, #4]
}
 800432a:	4770      	bx	lr

0800432c <LL_DMA_ClearFlag_TE6>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF6);
 800432c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8004330:	6043      	str	r3, [r0, #4]
}
 8004332:	4770      	bx	lr

08004334 <LL_DMA_ClearFlag_TE7>:
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF7);
 8004334:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004338:	6043      	str	r3, [r0, #4]
}
 800433a:	4770      	bx	lr

0800433c <dma_stm32_id_to_stream>:
#endif /* LL_DMA_CHANNEL_6 */
	};

	__ASSERT_NO_MSG(id < ARRAY_SIZE(stream_nr));

	return stream_nr[id];
 800433c:	4b01      	ldr	r3, [pc, #4]	; (8004344 <dma_stm32_id_to_stream+0x8>)
}
 800433e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8004342:	4770      	bx	lr
 8004344:	08011ca4 	.word	0x08011ca4

08004348 <dma_stm32_clear_ht>:
#endif /* LL_DMA_IFCR_CHTIF6 */
	};

	__ASSERT_NO_MSG(id < ARRAY_SIZE(func));

	func[id](DMAx);
 8004348:	4b01      	ldr	r3, [pc, #4]	; (8004350 <dma_stm32_clear_ht+0x8>)
 800434a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800434e:	4718      	bx	r3
 8004350:	08011c88 	.word	0x08011c88

08004354 <dma_stm32_clear_tc>:
#endif /* LL_DMA_IFCR_CTCIF6 */
	};

	__ASSERT_NO_MSG(id < ARRAY_SIZE(func));

	func[id](DMAx);
 8004354:	4b01      	ldr	r3, [pc, #4]	; (800435c <dma_stm32_clear_tc+0x8>)
 8004356:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800435a:	4718      	bx	r3
 800435c:	08011c6c 	.word	0x08011c6c

08004360 <stm32_dma_dump_stream_irq>:
	LOG_INF("tc: %d, ht: %d, te: %d, gi: %d",
		dma_stm32_is_tc_active(dma, id),
		dma_stm32_is_ht_active(dma, id),
		dma_stm32_is_te_active(dma, id),
		dma_stm32_is_gi_active(dma, id));
}
 8004360:	4770      	bx	lr
 8004362:	bf00      	nop

08004364 <stm32_dma_is_tc_irq_active>:

bool stm32_dma_is_tc_irq_active(DMA_TypeDef *dma, uint32_t id)
{
 8004364:	b508      	push	{r3, lr}
	return stream_nr[id];
 8004366:	4b09      	ldr	r3, [pc, #36]	; (800438c <stm32_dma_is_tc_irq_active+0x28>)
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  return ((READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 8004368:	4a09      	ldr	r2, [pc, #36]	; (8004390 <stm32_dma_is_tc_irq_active+0x2c>)
 800436a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800436e:	5cd2      	ldrb	r2, [r2, r3]
 8004370:	5883      	ldr	r3, [r0, r2]
                   DMA_CCR_TCIE) == (DMA_CCR_TCIE)) ? 1UL : 0UL);
 8004372:	f013 0302 	ands.w	r3, r3, #2
 8004376:	d007      	beq.n	8004388 <stm32_dma_is_tc_irq_active+0x24>
	return func[id](DMAx);
 8004378:	4b06      	ldr	r3, [pc, #24]	; (8004394 <stm32_dma_is_tc_irq_active+0x30>)
 800437a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800437e:	4798      	blx	r3
	return LL_DMA_IsEnabledIT_TC(dma, dma_stm32_id_to_stream(id)) &&
 8004380:	3800      	subs	r0, #0
 8004382:	bf18      	it	ne
 8004384:	2001      	movne	r0, #1
	       dma_stm32_is_tc_active(dma, id);
}
 8004386:	bd08      	pop	{r3, pc}
 8004388:	4618      	mov	r0, r3
 800438a:	bd08      	pop	{r3, pc}
 800438c:	08011ca4 	.word	0x08011ca4
 8004390:	08011c10 	.word	0x08011c10
 8004394:	08011c34 	.word	0x08011c34

08004398 <stm32_dma_is_ht_irq_active>:

bool stm32_dma_is_ht_irq_active(DMA_TypeDef *dma, uint32_t id)
{
 8004398:	b508      	push	{r3, lr}
	return stream_nr[id];
 800439a:	4b09      	ldr	r3, [pc, #36]	; (80043c0 <stm32_dma_is_ht_irq_active+0x28>)
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  return ((READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 800439c:	4a09      	ldr	r2, [pc, #36]	; (80043c4 <stm32_dma_is_ht_irq_active+0x2c>)
 800439e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80043a2:	5cd2      	ldrb	r2, [r2, r3]
 80043a4:	5883      	ldr	r3, [r0, r2]
                   DMA_CCR_HTIE) == (DMA_CCR_HTIE)) ? 1UL : 0UL);
 80043a6:	f013 0304 	ands.w	r3, r3, #4
 80043aa:	d007      	beq.n	80043bc <stm32_dma_is_ht_irq_active+0x24>
	return func[id](DMAx);
 80043ac:	4b06      	ldr	r3, [pc, #24]	; (80043c8 <stm32_dma_is_ht_irq_active+0x30>)
 80043ae:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80043b2:	4798      	blx	r3
	return LL_DMA_IsEnabledIT_HT(dma, dma_stm32_id_to_stream(id)) &&
 80043b4:	3800      	subs	r0, #0
 80043b6:	bf18      	it	ne
 80043b8:	2001      	movne	r0, #1
	       dma_stm32_is_ht_active(dma, id);
}
 80043ba:	bd08      	pop	{r3, pc}
 80043bc:	4618      	mov	r0, r3
 80043be:	bd08      	pop	{r3, pc}
 80043c0:	08011ca4 	.word	0x08011ca4
 80043c4:	08011c10 	.word	0x08011c10
 80043c8:	08011c50 	.word	0x08011c50

080043cc <stm32_dma_clear_stream_irq>:
 80043cc:	4b01      	ldr	r3, [pc, #4]	; (80043d4 <stm32_dma_clear_stream_irq+0x8>)
 80043ce:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80043d2:	4718      	bx	r3
 80043d4:	08011c18 	.word	0x08011c18

080043d8 <stm32_dma_is_unexpected_irq_happened>:

bool stm32_dma_is_unexpected_irq_happened(DMA_TypeDef *dma, uint32_t id)
{
	/* Preserve for future amending. */
	return false;
}
 80043d8:	2000      	movs	r0, #0
 80043da:	4770      	bx	lr

080043dc <stm32_dma_enable_stream>:
	return stream_nr[id];
 80043dc:	4b04      	ldr	r3, [pc, #16]	; (80043f0 <stm32_dma_enable_stream+0x14>)
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 80043de:	4a05      	ldr	r2, [pc, #20]	; (80043f4 <stm32_dma_enable_stream+0x18>)
 80043e0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80043e4:	5cd2      	ldrb	r2, [r2, r3]
 80043e6:	5883      	ldr	r3, [r0, r2]
 80043e8:	f043 0301 	orr.w	r3, r3, #1
 80043ec:	5083      	str	r3, [r0, r2]

void stm32_dma_enable_stream(DMA_TypeDef *dma, uint32_t id)
{
	LL_DMA_EnableChannel(dma, dma_stm32_id_to_stream(id));
}
 80043ee:	4770      	bx	lr
 80043f0:	08011ca4 	.word	0x08011ca4
 80043f4:	08011c10 	.word	0x08011c10

080043f8 <stm32_dma_disable_stream>:
	return stream_nr[id];
 80043f8:	4b08      	ldr	r3, [pc, #32]	; (800441c <stm32_dma_disable_stream+0x24>)
  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 80043fa:	4a09      	ldr	r2, [pc, #36]	; (8004420 <stm32_dma_disable_stream+0x28>)
 80043fc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004400:	5cd3      	ldrb	r3, [r2, r3]
 8004402:	58c2      	ldr	r2, [r0, r3]
 8004404:	f022 0201 	bic.w	r2, r2, #1
 8004408:	50c2      	str	r2, [r0, r3]
  return ((READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 800440a:	58c3      	ldr	r3, [r0, r3]
int stm32_dma_disable_stream(DMA_TypeDef *dma, uint32_t id)
{
	LL_DMA_DisableChannel(dma, dma_stm32_id_to_stream(id));

	if (!LL_DMA_IsEnabledChannel(dma, dma_stm32_id_to_stream(id))) {
		return 0;
 800440c:	f013 0f01 	tst.w	r3, #1
	}

	return -EAGAIN;
}
 8004410:	bf14      	ite	ne
 8004412:	f06f 000a 	mvnne.w	r0, #10
 8004416:	2000      	moveq	r0, #0
 8004418:	4770      	bx	lr
 800441a:	bf00      	nop
 800441c:	08011ca4 	.word	0x08011ca4
 8004420:	08011c10 	.word	0x08011c10

08004424 <gpio_stm32_port_get_raw>:
}

static int gpio_stm32_port_get_raw(const struct device *dev, uint32_t *value)
{
	const struct gpio_stm32_config *cfg = dev->config;
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8004424:	6843      	ldr	r3, [r0, #4]
 8004426:	685b      	ldr	r3, [r3, #4]
  * @param  GPIOx GPIO Port
  * @retval Input data register value of port
  */
__STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
{
  return (uint32_t)(READ_REG(GPIOx->IDR));
 8004428:	691b      	ldr	r3, [r3, #16]

	*value = LL_GPIO_ReadInputPort(gpio);
 800442a:	600b      	str	r3, [r1, #0]

	return 0;
}
 800442c:	2000      	movs	r0, #0
 800442e:	4770      	bx	lr

08004430 <gpio_stm32_port_set_masked_raw>:
static int gpio_stm32_port_set_masked_raw(const struct device *dev,
					  gpio_port_pins_t mask,
					  gpio_port_value_t value)
{
	const struct gpio_stm32_config *cfg = dev->config;
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8004430:	6843      	ldr	r3, [r0, #4]
 8004432:	685b      	ldr	r3, [r3, #4]
{
 8004434:	b410      	push	{r4}
  * @param  GPIOx GPIO Port
  * @retval Output data register value of port
  */
__STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
{
  return (uint32_t)(READ_REG(GPIOx->ODR));
 8004436:	695c      	ldr	r4, [r3, #20]
	uint32_t port_value;

	z_stm32_hsem_lock(CFG_HW_GPIO_SEMID, HSEM_LOCK_DEFAULT_RETRY);

	port_value = LL_GPIO_ReadOutputPort(gpio);
	LL_GPIO_WriteOutputPort(gpio, (port_value & ~mask) | (mask & value));
 8004438:	4062      	eors	r2, r4
 800443a:	400a      	ands	r2, r1
 800443c:	4062      	eors	r2, r4

	z_stm32_hsem_unlock(CFG_HW_GPIO_SEMID);

	return 0;
}
 800443e:	2000      	movs	r0, #0
 8004440:	bc10      	pop	{r4}
  WRITE_REG(GPIOx->ODR, PortValue);
 8004442:	615a      	str	r2, [r3, #20]
 8004444:	4770      	bx	lr
 8004446:	bf00      	nop

08004448 <gpio_stm32_port_set_bits_raw>:

static int gpio_stm32_port_set_bits_raw(const struct device *dev,
					gpio_port_pins_t pins)
{
	const struct gpio_stm32_config *cfg = dev->config;
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8004448:	6843      	ldr	r3, [r0, #4]
 800444a:	685b      	ldr	r3, [r3, #4]
	 * Skip it and use CMSIS API directly. Valid also on other series.
	 */
	WRITE_REG(gpio->BSRR, pins);

	return 0;
}
 800444c:	2000      	movs	r0, #0
	WRITE_REG(gpio->BSRR, pins);
 800444e:	6199      	str	r1, [r3, #24]
}
 8004450:	4770      	bx	lr
 8004452:	bf00      	nop

08004454 <gpio_stm32_port_clear_bits_raw>:

static int gpio_stm32_port_clear_bits_raw(const struct device *dev,
					  gpio_port_pins_t pins)
{
	const struct gpio_stm32_config *cfg = dev->config;
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8004454:	6843      	ldr	r3, [r0, #4]
 8004456:	685b      	ldr	r3, [r3, #4]
	/* On other series, LL abstraction is needed  */
	LL_GPIO_ResetOutputPin(gpio, pins);
#endif

	return 0;
}
 8004458:	2000      	movs	r0, #0
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 800445a:	6299      	str	r1, [r3, #40]	; 0x28
 800445c:	4770      	bx	lr
 800445e:	bf00      	nop

08004460 <gpio_stm32_port_toggle_bits>:

static int gpio_stm32_port_toggle_bits(const struct device *dev,
				       gpio_port_pins_t pins)
{
	const struct gpio_stm32_config *cfg = dev->config;
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8004460:	6843      	ldr	r3, [r0, #4]
 8004462:	685a      	ldr	r2, [r3, #4]
	/*
	 * On F1 series, using LL API requires a costly pin mask translation.
	 * Skip it and use CMSIS API directly. Valid also on other series.
	 */
	z_stm32_hsem_lock(CFG_HW_GPIO_SEMID, HSEM_LOCK_DEFAULT_RETRY);
	WRITE_REG(gpio->ODR, READ_REG(gpio->ODR) ^ pins);
 8004464:	6953      	ldr	r3, [r2, #20]
 8004466:	404b      	eors	r3, r1
	z_stm32_hsem_unlock(CFG_HW_GPIO_SEMID);

	return 0;
}
 8004468:	2000      	movs	r0, #0
	WRITE_REG(gpio->ODR, READ_REG(gpio->ODR) ^ pins);
 800446a:	6153      	str	r3, [r2, #20]
}
 800446c:	4770      	bx	lr
 800446e:	bf00      	nop

08004470 <gpio_stm32_manage_callback>:
}

static int gpio_stm32_manage_callback(const struct device *dev,
				      struct gpio_callback *callback,
				      bool set)
{
 8004470:	b470      	push	{r4, r5, r6}
	struct gpio_stm32_data *data = dev->data;
 8004472:	6905      	ldr	r5, [r0, #16]
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
 8004474:	68ae      	ldr	r6, [r5, #8]
					bool set)
{
	__ASSERT(callback, "No callback!");
	__ASSERT(callback->handler, "No callback handler!");

	if (!sys_slist_is_empty(callbacks)) {
 8004476:	b1e6      	cbz	r6, 80044b2 <gpio_stm32_manage_callback+0x42>
		if (!sys_slist_find_and_remove(callbacks, &callback->node)) {
 8004478:	4633      	mov	r3, r6
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
 800447a:	2400      	movs	r4, #0
 800447c:	e000      	b.n	8004480 <gpio_stm32_manage_callback+0x10>
 800447e:	4603      	mov	r3, r0
 8004480:	4299      	cmp	r1, r3
 8004482:	d00d      	beq.n	80044a0 <gpio_stm32_manage_callback+0x30>
	return node->next;
 8004484:	6818      	ldr	r0, [r3, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
 8004486:	461c      	mov	r4, r3
 8004488:	2800      	cmp	r0, #0
 800448a:	d1f8      	bne.n	800447e <gpio_stm32_manage_callback+0xe>
			if (!set) {
				return -EINVAL;
 800448c:	f06f 0015 	mvn.w	r0, #21
			if (!set) {
 8004490:	b122      	cbz	r2, 800449c <gpio_stm32_manage_callback+0x2c>
Z_GENLIST_PREPEND(slist, snode)
 8004492:	68e8      	ldr	r0, [r5, #12]
	parent->next = child;
 8004494:	600e      	str	r6, [r1, #0]
	list->head = node;
 8004496:	60a9      	str	r1, [r5, #8]
Z_GENLIST_PREPEND(slist, snode)
 8004498:	b198      	cbz	r0, 80044c2 <gpio_stm32_manage_callback+0x52>

	if (set) {
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
 800449a:	2000      	movs	r0, #0

	return gpio_manage_callback(&data->cb, callback, set);
}
 800449c:	bc70      	pop	{r4, r5, r6}
 800449e:	4770      	bx	lr
	return node->next;
 80044a0:	680b      	ldr	r3, [r1, #0]
	return list->tail;
 80044a2:	68e8      	ldr	r0, [r5, #12]
Z_GENLIST_REMOVE(slist, snode)
 80044a4:	b184      	cbz	r4, 80044c8 <gpio_stm32_manage_callback+0x58>
 80044a6:	4281      	cmp	r1, r0
	parent->next = child;
 80044a8:	6023      	str	r3, [r4, #0]
	list->tail = node;
 80044aa:	bf08      	it	eq
 80044ac:	60ec      	streq	r4, [r5, #12]
	parent->next = child;
 80044ae:	2300      	movs	r3, #0
 80044b0:	600b      	str	r3, [r1, #0]
	if (set) {
 80044b2:	2a00      	cmp	r2, #0
 80044b4:	d0f1      	beq.n	800449a <gpio_stm32_manage_callback+0x2a>
Z_GENLIST_PREPEND(slist, snode)
 80044b6:	68e8      	ldr	r0, [r5, #12]
	return list->head;
 80044b8:	68ae      	ldr	r6, [r5, #8]
	parent->next = child;
 80044ba:	600e      	str	r6, [r1, #0]
	list->head = node;
 80044bc:	60a9      	str	r1, [r5, #8]
Z_GENLIST_PREPEND(slist, snode)
 80044be:	2800      	cmp	r0, #0
 80044c0:	d1eb      	bne.n	800449a <gpio_stm32_manage_callback+0x2a>
	list->tail = node;
 80044c2:	60e9      	str	r1, [r5, #12]
 80044c4:	bc70      	pop	{r4, r5, r6}
 80044c6:	4770      	bx	lr
Z_GENLIST_REMOVE(slist, snode)
 80044c8:	4281      	cmp	r1, r0
	list->head = node;
 80044ca:	60ab      	str	r3, [r5, #8]
Z_GENLIST_REMOVE(slist, snode)
 80044cc:	d1ef      	bne.n	80044ae <gpio_stm32_manage_callback+0x3e>
	list->tail = node;
 80044ce:	60eb      	str	r3, [r5, #12]
}
 80044d0:	e7ed      	b.n	80044ae <gpio_stm32_manage_callback+0x3e>
 80044d2:	bf00      	nop

080044d4 <gpio_stm32_pin_interrupt_configure>:
{
 80044d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80044d8:	4694      	mov	ip, r2
	if (mode == GPIO_INT_MODE_DISABLED) {
 80044da:	f5bc 5f00 	cmp.w	ip, #8192	; 0x2000
	const struct gpio_stm32_config *cfg = dev->config;
 80044de:	6847      	ldr	r7, [r0, #4]
	struct gpio_stm32_data *data = dev->data;
 80044e0:	6902      	ldr	r2, [r0, #16]
{
 80044e2:	b083      	sub	sp, #12
 80044e4:	460c      	mov	r4, r1
	if (mode == GPIO_INT_MODE_DISABLED) {
 80044e6:	d056      	beq.n	8004596 <gpio_stm32_pin_interrupt_configure+0xc2>
	if (mode == GPIO_INT_MODE_LEVEL) {
 80044e8:	f5bc 4f80 	cmp.w	ip, #16384	; 0x4000
 80044ec:	d07c      	beq.n	80045e8 <gpio_stm32_pin_interrupt_configure+0x114>
	if (stm32_exti_set_callback(pin, gpio_stm32_isr, data) != 0) {
 80044ee:	4940      	ldr	r1, [pc, #256]	; (80045f0 <gpio_stm32_pin_interrupt_configure+0x11c>)
 80044f0:	4620      	mov	r0, r4
 80044f2:	461d      	mov	r5, r3
 80044f4:	f7ff fa18 	bl	8003928 <stm32_exti_set_callback>
 80044f8:	4606      	mov	r6, r0
 80044fa:	2800      	cmp	r0, #0
 80044fc:	d171      	bne.n	80045e2 <gpio_stm32_pin_interrupt_configure+0x10e>
	struct stm32_pclken pclken = {
 80044fe:	4b3d      	ldr	r3, [pc, #244]	; (80045f4 <gpio_stm32_pin_interrupt_configure+0x120>)
	gpio_stm32_enable_int(cfg->port, pin);
 8004500:	f8d7 8008 	ldr.w	r8, [r7, #8]
	struct stm32_pclken pclken = {
 8004504:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004508:	466f      	mov	r7, sp
 800450a:	e887 0003 	stmia.w	r7, {r0, r1}
 800450e:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 80045f8 <gpio_stm32_pin_interrupt_configure+0x124>
 8004512:	4648      	mov	r0, r9
 8004514:	f008 fe18 	bl	800d148 <z_device_is_ready>
	if (!device_is_ready(dev)) {
 8004518:	b130      	cbz	r0, 8004528 <gpio_stm32_pin_interrupt_configure+0x54>
	return api->on(dev, sys);
 800451a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800451e:	4639      	mov	r1, r7
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4648      	mov	r0, r9
 8004524:	4798      	blx	r3
	if (ret != 0) {
 8004526:	b1a0      	cbz	r0, 8004552 <gpio_stm32_pin_interrupt_configure+0x7e>
	switch (trig) {
 8004528:	f5b5 2f80 	cmp.w	r5, #262144	; 0x40000
 800452c:	d02f      	beq.n	800458e <gpio_stm32_pin_interrupt_configure+0xba>
 800452e:	f5b5 2fc0 	cmp.w	r5, #393216	; 0x60000
 8004532:	d02e      	beq.n	8004592 <gpio_stm32_pin_interrupt_configure+0xbe>
 8004534:	f5b5 3f00 	cmp.w	r5, #131072	; 0x20000
 8004538:	bf14      	ite	ne
 800453a:	2100      	movne	r1, #0
 800453c:	2102      	moveq	r1, #2
	stm32_exti_trigger(pin, edge);
 800453e:	4620      	mov	r0, r4
 8004540:	f7ff f9ba 	bl	80038b8 <stm32_exti_trigger>
	stm32_exti_enable(pin);
 8004544:	4620      	mov	r0, r4
 8004546:	f7ff f999 	bl	800387c <stm32_exti_enable>
}
 800454a:	4630      	mov	r0, r6
 800454c:	b003      	add	sp, #12
 800454e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	return (0xF << ((pin % 4 * 4) + 16)) | (pin / 4);
 8004552:	f004 0203 	and.w	r2, r4, #3
 8004556:	3204      	adds	r2, #4
 8004558:	0093      	lsls	r3, r2, #2
 800455a:	220f      	movs	r2, #15
 800455c:	409a      	lsls	r2, r3
 800455e:	ea42 0294 	orr.w	r2, r2, r4, lsr #2
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8004562:	b2d3      	uxtb	r3, r2
 8004564:	009b      	lsls	r3, r3, #2
 8004566:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800456a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800456e:	0c11      	lsrs	r1, r2, #16
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004570:	fa91 f1a1 	rbit	r1, r1
  return __builtin_clz(value);
 8004574:	fab1 f181 	clz	r1, r1
 8004578:	fa08 f801 	lsl.w	r8, r8, r1
 800457c:	6899      	ldr	r1, [r3, #8]
 800457e:	ea21 4212 	bic.w	r2, r1, r2, lsr #16
 8004582:	ea48 0202 	orr.w	r2, r8, r2
	switch (trig) {
 8004586:	f5b5 2f80 	cmp.w	r5, #262144	; 0x40000
 800458a:	609a      	str	r2, [r3, #8]
 800458c:	d1cf      	bne.n	800452e <gpio_stm32_pin_interrupt_configure+0x5a>
		edge = STM32_EXTI_TRIG_RISING;
 800458e:	2101      	movs	r1, #1
 8004590:	e7d5      	b.n	800453e <gpio_stm32_pin_interrupt_configure+0x6a>
		edge = STM32_EXTI_TRIG_BOTH;
 8004592:	2103      	movs	r1, #3
 8004594:	e7d3      	b.n	800453e <gpio_stm32_pin_interrupt_configure+0x6a>
	return (0xF << ((pin % 4 * 4) + 16)) | (pin / 4);
 8004596:	f001 0303 	and.w	r3, r1, #3
 800459a:	3304      	adds	r3, #4
 800459c:	009a      	lsls	r2, r3, #2
 800459e:	230f      	movs	r3, #15
 80045a0:	4093      	lsls	r3, r2
 80045a2:	ea43 0391 	orr.w	r3, r3, r1, lsr #2
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
{
  return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U)) >> POSITION_VAL(Line >> 16U));
 80045a6:	b2da      	uxtb	r2, r3
 80045a8:	4914      	ldr	r1, [pc, #80]	; (80045fc <gpio_stm32_pin_interrupt_configure+0x128>)
		if (gpio_stm32_get_exti_source(pin) == cfg->port) {
 80045aa:	68b8      	ldr	r0, [r7, #8]
 80045ac:	3202      	adds	r2, #2
 80045ae:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80045b2:	0c19      	lsrs	r1, r3, #16
 80045b4:	ea02 4313 	and.w	r3, r2, r3, lsr #16
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045b8:	fa91 f2a1 	rbit	r2, r1
  return __builtin_clz(value);
 80045bc:	fab2 f282 	clz	r2, r2
 80045c0:	40d3      	lsrs	r3, r2
 80045c2:	4298      	cmp	r0, r3
 80045c4:	d001      	beq.n	80045ca <gpio_stm32_pin_interrupt_configure+0xf6>
	int err = 0;
 80045c6:	2600      	movs	r6, #0
 80045c8:	e7bf      	b.n	800454a <gpio_stm32_pin_interrupt_configure+0x76>
			stm32_exti_disable(pin);
 80045ca:	4620      	mov	r0, r4
 80045cc:	f7ff f966 	bl	800389c <stm32_exti_disable>
			stm32_exti_unset_callback(pin);
 80045d0:	4620      	mov	r0, r4
 80045d2:	f7ff f9bb 	bl	800394c <stm32_exti_unset_callback>
			stm32_exti_trigger(pin, STM32_EXTI_TRIG_NONE);
 80045d6:	2100      	movs	r1, #0
 80045d8:	4620      	mov	r0, r4
 80045da:	f7ff f96d 	bl	80038b8 <stm32_exti_trigger>
	int err = 0;
 80045de:	2600      	movs	r6, #0
 80045e0:	e7b3      	b.n	800454a <gpio_stm32_pin_interrupt_configure+0x76>
		err = -EBUSY;
 80045e2:	f06f 060f 	mvn.w	r6, #15
	return err;
 80045e6:	e7b0      	b.n	800454a <gpio_stm32_pin_interrupt_configure+0x76>
		err = -ENOTSUP;
 80045e8:	f06f 0685 	mvn.w	r6, #133	; 0x85
 80045ec:	e7ad      	b.n	800454a <gpio_stm32_pin_interrupt_configure+0x76>
 80045ee:	bf00      	nop
 80045f0:	080047c1 	.word	0x080047c1
 80045f4:	080119b0 	.word	0x080119b0
 80045f8:	08011468 	.word	0x08011468
 80045fc:	40010000 	.word	0x40010000

08004600 <gpio_stm32_configure_raw.isra.0>:
static void gpio_stm32_configure_raw(const struct device *dev, int pin,
 8004600:	b5f0      	push	{r4, r5, r6, r7, lr}
	GPIO_TypeDef *gpio = (GPIO_TypeDef *)cfg->base;
 8004602:	6844      	ldr	r4, [r0, #4]
	pinval = 1 << pin;
 8004604:	2001      	movs	r0, #1
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8004606:	6866      	ldr	r6, [r4, #4]
 8004608:	4088      	lsls	r0, r1
	LL_GPIO_SetPinOutputType(gpio, pin_ll, otype >> STM32_OTYPER_SHIFT);
 800460a:	f3c2 1580 	ubfx	r5, r2, #6, #1
 800460e:	ea26 0600 	bic.w	r6, r6, r0
 8004612:	408d      	lsls	r5, r1
 8004614:	4335      	orrs	r5, r6
 8004616:	6065      	str	r5, [r4, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8004618:	68a7      	ldr	r7, [r4, #8]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800461a:	fa90 f6a0 	rbit	r6, r0
	mode = conf & (STM32_MODER_MASK << STM32_MODER_SHIFT);
 800461e:	f002 0c30 	and.w	ip, r2, #48	; 0x30
	LL_GPIO_SetPinSpeed(gpio, pin_ll, ospeed >> STM32_OSPEEDR_SHIFT);
 8004622:	f3c2 1ec1 	ubfx	lr, r2, #7, #2
  if (value == 0U)
 8004626:	b13e      	cbz	r6, 8004638 <gpio_stm32_configure_raw.isra.0+0x38>
  return __builtin_clz(value);
 8004628:	fab6 f686 	clz	r6, r6
 800462c:	0076      	lsls	r6, r6, #1
 800462e:	2503      	movs	r5, #3
 8004630:	fa05 f606 	lsl.w	r6, r5, r6
 8004634:	ea27 0706 	bic.w	r7, r7, r6
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004638:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800463c:	2d00      	cmp	r5, #0
 800463e:	d054      	beq.n	80046ea <gpio_stm32_configure_raw.isra.0+0xea>
  return __builtin_clz(value);
 8004640:	fab5 f585 	clz	r5, r5
 8004644:	006d      	lsls	r5, r5, #1
 8004646:	fa0e f505 	lsl.w	r5, lr, r5
 800464a:	433d      	orrs	r5, r7
 800464c:	60a5      	str	r5, [r4, #8]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800464e:	68e7      	ldr	r7, [r4, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004650:	fa90 f6a0 	rbit	r6, r0
	LL_GPIO_SetPinPull(gpio, pin_ll, pupd >> STM32_PUPDR_SHIFT);
 8004654:	f3c2 2241 	ubfx	r2, r2, #9, #2
  if (value == 0U)
 8004658:	b13e      	cbz	r6, 800466a <gpio_stm32_configure_raw.isra.0+0x6a>
  return __builtin_clz(value);
 800465a:	fab6 f686 	clz	r6, r6
 800465e:	0076      	lsls	r6, r6, #1
 8004660:	2503      	movs	r5, #3
 8004662:	fa05 f606 	lsl.w	r6, r5, r6
 8004666:	ea27 0706 	bic.w	r7, r7, r6
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800466a:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800466e:	b3d5      	cbz	r5, 80046e6 <gpio_stm32_configure_raw.isra.0+0xe6>
  return __builtin_clz(value);
 8004670:	fab5 f585 	clz	r5, r5
 8004674:	006d      	lsls	r5, r5, #1
 8004676:	fa02 f505 	lsl.w	r5, r2, r5
 800467a:	433d      	orrs	r5, r7
	if (mode == STM32_MODER_ALT_MODE) {
 800467c:	f1bc 0f20 	cmp.w	ip, #32
 8004680:	60e5      	str	r5, [r4, #12]
 8004682:	d018      	beq.n	80046b6 <gpio_stm32_configure_raw.isra.0+0xb6>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004684:	fa90 f2a0 	rbit	r2, r0
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8004688:	6821      	ldr	r1, [r4, #0]
	LL_GPIO_SetPinMode(gpio, pin_ll, mode >> STM32_MODER_SHIFT);
 800468a:	ea4f 131c 	mov.w	r3, ip, lsr #4
  if (value == 0U)
 800468e:	b13a      	cbz	r2, 80046a0 <gpio_stm32_configure_raw.isra.0+0xa0>
  return __builtin_clz(value);
 8004690:	fab2 f282 	clz	r2, r2
 8004694:	0052      	lsls	r2, r2, #1
 8004696:	2503      	movs	r5, #3
 8004698:	fa05 f202 	lsl.w	r2, r5, r2
 800469c:	ea21 0102 	bic.w	r1, r1, r2
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046a0:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80046a4:	b318      	cbz	r0, 80046ee <gpio_stm32_configure_raw.isra.0+0xee>
  return __builtin_clz(value);
 80046a6:	fab0 f080 	clz	r0, r0
 80046aa:	0040      	lsls	r0, r0, #1
 80046ac:	fa03 f000 	lsl.w	r0, r3, r0
 80046b0:	4308      	orrs	r0, r1
 80046b2:	6020      	str	r0, [r4, #0]
}
 80046b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (pin < 8) {
 80046b6:	2907      	cmp	r1, #7
 80046b8:	dc1f      	bgt.n	80046fa <gpio_stm32_configure_raw.isra.0+0xfa>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ba:	fa90 f2a0 	rbit	r2, r0
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80046be:	6a21      	ldr	r1, [r4, #32]
  if (value == 0U)
 80046c0:	b13a      	cbz	r2, 80046d2 <gpio_stm32_configure_raw.isra.0+0xd2>
  return __builtin_clz(value);
 80046c2:	fab2 f282 	clz	r2, r2
 80046c6:	0092      	lsls	r2, r2, #2
 80046c8:	250f      	movs	r5, #15
 80046ca:	fa05 f202 	lsl.w	r2, r5, r2
 80046ce:	ea21 0102 	bic.w	r1, r1, r2
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046d2:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 80046d6:	b34a      	cbz	r2, 800472c <gpio_stm32_configure_raw.isra.0+0x12c>
  return __builtin_clz(value);
 80046d8:	fab2 f282 	clz	r2, r2
 80046dc:	0092      	lsls	r2, r2, #2
 80046de:	4093      	lsls	r3, r2
 80046e0:	430b      	orrs	r3, r1
 80046e2:	6223      	str	r3, [r4, #32]
}
 80046e4:	e7ce      	b.n	8004684 <gpio_stm32_configure_raw.isra.0+0x84>
 80046e6:	2540      	movs	r5, #64	; 0x40
 80046e8:	e7c5      	b.n	8004676 <gpio_stm32_configure_raw.isra.0+0x76>
 80046ea:	2540      	movs	r5, #64	; 0x40
 80046ec:	e7ab      	b.n	8004646 <gpio_stm32_configure_raw.isra.0+0x46>
 80046ee:	2040      	movs	r0, #64	; 0x40
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80046f0:	fa03 f000 	lsl.w	r0, r3, r0
 80046f4:	4308      	orrs	r0, r1
 80046f6:	6020      	str	r0, [r4, #0]
}
 80046f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80046fa:	0a02      	lsrs	r2, r0, #8
 80046fc:	6a65      	ldr	r5, [r4, #36]	; 0x24
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046fe:	fa92 f1a2 	rbit	r1, r2
  if (value == 0U)
 8004702:	b139      	cbz	r1, 8004714 <gpio_stm32_configure_raw.isra.0+0x114>
  return __builtin_clz(value);
 8004704:	fab1 f181 	clz	r1, r1
 8004708:	0089      	lsls	r1, r1, #2
 800470a:	260f      	movs	r6, #15
 800470c:	fa06 f101 	lsl.w	r1, r6, r1
 8004710:	ea25 0501 	bic.w	r5, r5, r1
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004714:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8004718:	b132      	cbz	r2, 8004728 <gpio_stm32_configure_raw.isra.0+0x128>
  return __builtin_clz(value);
 800471a:	fab2 f282 	clz	r2, r2
 800471e:	0092      	lsls	r2, r2, #2
 8004720:	4093      	lsls	r3, r2
 8004722:	432b      	orrs	r3, r5
 8004724:	6263      	str	r3, [r4, #36]	; 0x24
}
 8004726:	e7ad      	b.n	8004684 <gpio_stm32_configure_raw.isra.0+0x84>
 8004728:	2280      	movs	r2, #128	; 0x80
 800472a:	e7f9      	b.n	8004720 <gpio_stm32_configure_raw.isra.0+0x120>
 800472c:	2280      	movs	r2, #128	; 0x80
 800472e:	e7d6      	b.n	80046de <gpio_stm32_configure_raw.isra.0+0xde>

08004730 <gpio_stm32_config>:
{
 8004730:	b508      	push	{r3, lr}
 8004732:	4613      	mov	r3, r2
	if ((flags & GPIO_OUTPUT) != 0) {
 8004734:	0592      	lsls	r2, r2, #22
 8004736:	d515      	bpl.n	8004764 <gpio_stm32_config+0x34>
		if ((flags & GPIO_SINGLE_ENDED) != 0) {
 8004738:	079a      	lsls	r2, r3, #30
 800473a:	d421      	bmi.n	8004780 <gpio_stm32_config+0x50>
		if ((flags & GPIO_PULL_UP) != 0) {
 800473c:	f013 0f10 	tst.w	r3, #16
		*pincfg = STM32_PINCFG_MODE_OUTPUT;
 8004740:	f04f 0210 	mov.w	r2, #16
		if ((flags & GPIO_PULL_UP) != 0) {
 8004744:	d023      	beq.n	800478e <gpio_stm32_config+0x5e>
			*pincfg |= STM32_PINCFG_PULL_UP;
 8004746:	f442 7200 	orr.w	r2, r2, #512	; 0x200
		if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
 800474a:	f413 6f00 	tst.w	r3, #2048	; 0x800
	const struct gpio_stm32_config *cfg = dev->config;
 800474e:	6840      	ldr	r0, [r0, #4]
		if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
 8004750:	d126      	bne.n	80047a0 <gpio_stm32_config+0x70>
		} else if ((flags & GPIO_OUTPUT_INIT_LOW) != 0) {
 8004752:	055b      	lsls	r3, r3, #21
 8004754:	d50a      	bpl.n	800476c <gpio_stm32_config+0x3c>
  WRITE_REG(GPIOx->BRR, PinMask);
 8004756:	f8d0 c004 	ldr.w	ip, [r0, #4]
			gpio_stm32_port_clear_bits_raw(dev, BIT(pin));
 800475a:	2301      	movs	r3, #1
 800475c:	408b      	lsls	r3, r1
 800475e:	f8cc 3028 	str.w	r3, [ip, #40]	; 0x28
	return 0;
 8004762:	e003      	b.n	800476c <gpio_stm32_config+0x3c>
	} else if  ((flags & GPIO_INPUT) != 0) {
 8004764:	05da      	lsls	r2, r3, #23
	const struct gpio_stm32_config *cfg = dev->config;
 8004766:	6840      	ldr	r0, [r0, #4]
	} else if  ((flags & GPIO_INPUT) != 0) {
 8004768:	d405      	bmi.n	8004776 <gpio_stm32_config+0x46>
		*pincfg = STM32_PINCFG_MODE_ANALOG;
 800476a:	2230      	movs	r2, #48	; 0x30
	gpio_stm32_configure_raw(dev, pin, pincfg, 0);
 800476c:	2300      	movs	r3, #0
 800476e:	f7ff ff47 	bl	8004600 <gpio_stm32_configure_raw.isra.0>
	return 0;
 8004772:	2000      	movs	r0, #0
}
 8004774:	bd08      	pop	{r3, pc}
		if ((flags & GPIO_PULL_UP) != 0) {
 8004776:	06da      	lsls	r2, r3, #27
 8004778:	d519      	bpl.n	80047ae <gpio_stm32_config+0x7e>
			*pincfg |= STM32_PINCFG_PULL_UP;
 800477a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800477e:	e7f5      	b.n	800476c <gpio_stm32_config+0x3c>
			if (flags & GPIO_LINE_OPEN_DRAIN) {
 8004780:	075a      	lsls	r2, r3, #29
 8004782:	d51a      	bpl.n	80047ba <gpio_stm32_config+0x8a>
		if ((flags & GPIO_PULL_UP) != 0) {
 8004784:	f013 0f10 	tst.w	r3, #16
				*pincfg |= STM32_PINCFG_OPEN_DRAIN;
 8004788:	f04f 0250 	mov.w	r2, #80	; 0x50
		if ((flags & GPIO_PULL_UP) != 0) {
 800478c:	d1db      	bne.n	8004746 <gpio_stm32_config+0x16>
		} else if ((flags & GPIO_PULL_DOWN) != 0) {
 800478e:	f013 0f20 	tst.w	r3, #32
 8004792:	d0da      	beq.n	800474a <gpio_stm32_config+0x1a>
		if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
 8004794:	f413 6f00 	tst.w	r3, #2048	; 0x800
	const struct gpio_stm32_config *cfg = dev->config;
 8004798:	6840      	ldr	r0, [r0, #4]
			*pincfg |= STM32_PINCFG_PULL_DOWN;
 800479a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
		if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0) {
 800479e:	d0d8      	beq.n	8004752 <gpio_stm32_config+0x22>
	WRITE_REG(gpio->BSRR, pins);
 80047a0:	f8d0 c004 	ldr.w	ip, [r0, #4]
			gpio_stm32_port_set_bits_raw(dev, BIT(pin));
 80047a4:	2301      	movs	r3, #1
 80047a6:	408b      	lsls	r3, r1
	WRITE_REG(gpio->BSRR, pins);
 80047a8:	f8cc 3018 	str.w	r3, [ip, #24]
	return 0;
 80047ac:	e7de      	b.n	800476c <gpio_stm32_config+0x3c>
			*pincfg |= STM32_PINCFG_PULL_DOWN;
 80047ae:	f013 0220 	ands.w	r2, r3, #32
 80047b2:	bf18      	it	ne
 80047b4:	f44f 6280 	movne.w	r2, #1024	; 0x400
 80047b8:	e7d8      	b.n	800476c <gpio_stm32_config+0x3c>
				return -ENOTSUP;
 80047ba:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
 80047be:	bd08      	pop	{r3, pc}

080047c0 <gpio_stm32_isr>:
	gpio_fire_callbacks(&data->cb, data->dev, BIT(line));
 80047c0:	688b      	ldr	r3, [r1, #8]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
 80047c2:	b183      	cbz	r3, 80047e6 <gpio_stm32_isr+0x26>
{
 80047c4:	b570      	push	{r4, r5, r6, lr}
	gpio_fire_callbacks(&data->cb, data->dev, BIT(line));
 80047c6:	2501      	movs	r5, #1
 80047c8:	684e      	ldr	r6, [r1, #4]
	return node->next;
 80047ca:	681c      	ldr	r4, [r3, #0]
 80047cc:	4085      	lsls	r5, r0
		if (cb->pin_mask & pins) {
 80047ce:	689a      	ldr	r2, [r3, #8]
 80047d0:	402a      	ands	r2, r5
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
 80047d2:	4619      	mov	r1, r3
 80047d4:	4630      	mov	r0, r6
		if (cb->pin_mask & pins) {
 80047d6:	d001      	beq.n	80047dc <gpio_stm32_isr+0x1c>
			cb->handler(port, cb, cb->pin_mask & pins);
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
 80047dc:	b114      	cbz	r4, 80047e4 <gpio_stm32_isr+0x24>
 80047de:	4623      	mov	r3, r4
 80047e0:	6824      	ldr	r4, [r4, #0]
 80047e2:	e7f4      	b.n	80047ce <gpio_stm32_isr+0xe>
}
 80047e4:	bd70      	pop	{r4, r5, r6, pc}
 80047e6:	4770      	bx	lr

080047e8 <gpio_stm32_init>:
 * @param dev GPIO device struct
 *
 * @return 0
 */
static int gpio_stm32_init(const struct device *dev)
{
 80047e8:	b538      	push	{r3, r4, r5, lr}
	struct gpio_stm32_data *data = dev->data;
	int ret;

	data->dev = dev;
 80047ea:	6903      	ldr	r3, [r0, #16]
					(clock_control_subsys_t *)&cfg->pclken);
 80047ec:	6844      	ldr	r4, [r0, #4]
	data->dev = dev;
 80047ee:	6058      	str	r0, [r3, #4]
 80047f0:	4d08      	ldr	r5, [pc, #32]	; (8004814 <gpio_stm32_init+0x2c>)
 80047f2:	4628      	mov	r0, r5
 80047f4:	f008 fca8 	bl	800d148 <z_device_is_ready>
	if (!device_is_ready(dev)) {
 80047f8:	b140      	cbz	r0, 800480c <gpio_stm32_init+0x24>
	return api->on(dev, sys);
 80047fa:	68ab      	ldr	r3, [r5, #8]
 80047fc:	340c      	adds	r4, #12
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4621      	mov	r1, r4
 8004802:	4628      	mov	r0, r5
 8004804:	4798      	blx	r3
 8004806:	ea00 70e0 	and.w	r0, r0, r0, asr #31

	pm_device_runtime_init_suspended(dev);
	(void)pm_device_runtime_enable(dev);

	return 0;
}
 800480a:	bd38      	pop	{r3, r4, r5, pc}
 800480c:	f06f 0012 	mvn.w	r0, #18
 8004810:	bd38      	pop	{r3, r4, r5, pc}
 8004812:	bf00      	nop
 8004814:	08011468 	.word	0x08011468

08004818 <gpio_stm32_configure>:
{
 8004818:	b508      	push	{r3, lr}
	gpio_stm32_configure_raw(dev, pin, conf, altf);
 800481a:	6840      	ldr	r0, [r0, #4]
 800481c:	f7ff fef0 	bl	8004600 <gpio_stm32_configure_raw.isra.0>
}
 8004820:	2000      	movs	r0, #0
 8004822:	bd08      	pop	{r3, pc}

08004824 <LL_TIM_OC_SetCompareCH1>:
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
  WRITE_REG(TIMx->CCR1, CompareValue);
 8004824:	6341      	str	r1, [r0, #52]	; 0x34
}
 8004826:	4770      	bx	lr

08004828 <LL_TIM_OC_SetCompareCH2>:
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
  WRITE_REG(TIMx->CCR2, CompareValue);
 8004828:	6381      	str	r1, [r0, #56]	; 0x38
}
 800482a:	4770      	bx	lr

0800482c <LL_TIM_OC_SetCompareCH3>:
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
  WRITE_REG(TIMx->CCR3, CompareValue);
 800482c:	63c1      	str	r1, [r0, #60]	; 0x3c
}
 800482e:	4770      	bx	lr

08004830 <LL_TIM_OC_SetCompareCH4>:
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
  WRITE_REG(TIMx->CCR4, CompareValue);
 8004830:	6401      	str	r1, [r0, #64]	; 0x40
}
 8004832:	4770      	bx	lr

08004834 <LL_TIM_OC_SetCompareCH5>:
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH5(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8004834:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8004836:	6581      	str	r1, [r0, #88]	; 0x58
}
 8004838:	4770      	bx	lr
 800483a:	bf00      	nop

0800483c <LL_TIM_OC_SetCompareCH6>:
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH6(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
  WRITE_REG(TIMx->CCR6, CompareValue);
 800483c:	65c1      	str	r1, [r0, #92]	; 0x5c
}
 800483e:	4770      	bx	lr

08004840 <pwm_stm32_get_cycles_per_sec>:
					uint64_t *cycles)
{
	struct pwm_stm32_data *data = dev->data;
	const struct pwm_stm32_config *cfg = dev->config;

	*cycles = (uint64_t)(data->tim_clk / (cfg->prescaler + 1));
 8004840:	6841      	ldr	r1, [r0, #4]
 8004842:	6903      	ldr	r3, [r0, #16]
 8004844:	6849      	ldr	r1, [r1, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	2000      	movs	r0, #0
 800484a:	3101      	adds	r1, #1
 800484c:	6050      	str	r0, [r2, #4]
 800484e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004852:	6013      	str	r3, [r2, #0]

	return 0;
}
 8004854:	4770      	bx	lr
 8004856:	bf00      	nop

08004858 <pwm_stm32_pin_set>:
{
 8004858:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (pwm < 1u || pwm > TIMER_MAX_CH) {
 800485c:	f101 3cff 	add.w	ip, r1, #4294967295	; 0xffffffff
{
 8004860:	b088      	sub	sp, #32
	if (pwm < 1u || pwm > TIMER_MAX_CH) {
 8004862:	f1bc 0f05 	cmp.w	ip, #5
{
 8004866:	f89d e038 	ldrb.w	lr, [sp, #56]	; 0x38
	const struct pwm_stm32_config *cfg = dev->config;
 800486a:	f8d0 8004 	ldr.w	r8, [r0, #4]
	if (pwm < 1u || pwm > TIMER_MAX_CH) {
 800486e:	f200 80ae 	bhi.w	80049ce <pwm_stm32_pin_set+0x176>
	if (pulse_cycles > period_cycles) {
 8004872:	429a      	cmp	r2, r3
 8004874:	4614      	mov	r4, r2
 8004876:	461d      	mov	r5, r3
 8004878:	f0c0 80a9 	bcc.w	80049ce <pwm_stm32_pin_set+0x176>
	if (!IS_TIM_32B_COUNTER_INSTANCE(cfg->timer) &&
 800487c:	f8d8 3000 	ldr.w	r3, [r8]
 8004880:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004884:	d003      	beq.n	800488e <pwm_stm32_pin_set+0x36>
 8004886:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800488a:	f200 80b4 	bhi.w	80049f6 <pwm_stm32_pin_set+0x19e>
	channel = ch2ll[pwm - 1u];
 800488e:	4a5e      	ldr	r2, [pc, #376]	; (8004a08 <pwm_stm32_pin_set+0x1b0>)
 8004890:	f852 702c 	ldr.w	r7, [r2, ip, lsl #2]
	if (period_cycles == 0u) {
 8004894:	2c00      	cmp	r4, #0
 8004896:	d068      	beq.n	800496a <pwm_stm32_pin_set+0x112>
  return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
 8004898:	6a1a      	ldr	r2, [r3, #32]
 800489a:	ea02 0107 	and.w	r1, r2, r7
 800489e:	ea37 0202 	bics.w	r2, r7, r2
 80048a2:	f00e 0601 	and.w	r6, lr, #1
 80048a6:	d031      	beq.n	800490c <pwm_stm32_pin_set+0xb4>
		LL_TIM_OC_StructInit(&oc_init);
 80048a8:	4668      	mov	r0, sp
 80048aa:	f004 fbdb 	bl	8009064 <LL_TIM_OC_StructInit>
		return LL_TIM_OCPOLARITY_HIGH;
 80048ae:	0076      	lsls	r6, r6, #1
		if (LL_TIM_OC_Init(cfg->timer, channel, &oc_init) != SUCCESS) {
 80048b0:	f8d8 0000 	ldr.w	r0, [r8]
		oc_init.CompareValue = pulse_cycles;
 80048b4:	9503      	str	r5, [sp, #12]
		oc_init.OCState = LL_TIM_OCSTATE_ENABLE;
 80048b6:	2301      	movs	r3, #1
 80048b8:	2560      	movs	r5, #96	; 0x60
		if (LL_TIM_OC_Init(cfg->timer, channel, &oc_init) != SUCCESS) {
 80048ba:	466a      	mov	r2, sp
 80048bc:	4639      	mov	r1, r7
		oc_init.OCState = LL_TIM_OCSTATE_ENABLE;
 80048be:	e9cd 5300 	strd	r5, r3, [sp]
		oc_init.OCPolarity = get_polarity(flags);
 80048c2:	9604      	str	r6, [sp, #16]
		if (LL_TIM_OC_Init(cfg->timer, channel, &oc_init) != SUCCESS) {
 80048c4:	f004 fbd8 	bl	8009078 <LL_TIM_OC_Init>
 80048c8:	2800      	cmp	r0, #0
 80048ca:	f040 8091 	bne.w	80049f0 <pwm_stm32_pin_set+0x198>
		LL_TIM_EnableARRPreload(cfg->timer);
 80048ce:	f8d8 3000 	ldr.w	r3, [r8]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80048d2:	681a      	ldr	r2, [r3, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80048d4:	2f01      	cmp	r7, #1
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80048d6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80048da:	601a      	str	r2, [r3, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80048dc:	d035      	beq.n	800494a <pwm_stm32_pin_set+0xf2>
 80048de:	2f04      	cmp	r7, #4
 80048e0:	d033      	beq.n	800494a <pwm_stm32_pin_set+0xf2>
 80048e2:	2f10      	cmp	r7, #16
 80048e4:	d05e      	beq.n	80049a4 <pwm_stm32_pin_set+0x14c>
 80048e6:	2f40      	cmp	r7, #64	; 0x40
 80048e8:	d02f      	beq.n	800494a <pwm_stm32_pin_set+0xf2>
 80048ea:	f5b7 7f80 	cmp.w	r7, #256	; 0x100
 80048ee:	d061      	beq.n	80049b4 <pwm_stm32_pin_set+0x15c>
 80048f0:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 80048f4:	d05e      	beq.n	80049b4 <pwm_stm32_pin_set+0x15c>
 80048f6:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 80048fa:	d070      	beq.n	80049de <pwm_stm32_pin_set+0x186>
 80048fc:	f5b7 3f80 	cmp.w	r7, #65536	; 0x10000
 8004900:	bf0c      	ite	eq
 8004902:	2208      	moveq	r2, #8
 8004904:	f44f 6200 	movne.w	r2, #2048	; 0x800
 8004908:	203c      	movs	r0, #60	; 0x3c
 800490a:	e01f      	b.n	800494c <pwm_stm32_pin_set+0xf4>
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800490c:	2901      	cmp	r1, #1
	return LL_TIM_OCPOLARITY_LOW;
 800490e:	ea4f 0e46 	mov.w	lr, r6, lsl #1
 8004912:	d032      	beq.n	800497a <pwm_stm32_pin_set+0x122>
 8004914:	2904      	cmp	r1, #4
 8004916:	d050      	beq.n	80049ba <pwm_stm32_pin_set+0x162>
 8004918:	2910      	cmp	r1, #16
 800491a:	d053      	beq.n	80049c4 <pwm_stm32_pin_set+0x16c>
 800491c:	2940      	cmp	r1, #64	; 0x40
 800491e:	d044      	beq.n	80049aa <pwm_stm32_pin_set+0x152>
 8004920:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8004924:	d056      	beq.n	80049d4 <pwm_stm32_pin_set+0x17c>
 8004926:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800492a:	d05c      	beq.n	80049e6 <pwm_stm32_pin_set+0x18e>
 800492c:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8004930:	d064      	beq.n	80049fc <pwm_stm32_pin_set+0x1a4>
 8004932:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 8004936:	bf07      	ittee	eq
 8004938:	ea4f 4e0e 	moveq.w	lr, lr, lsl #16
 800493c:	f46f 3200 	mvneq.w	r2, #131072	; 0x20000
 8004940:	ea4f 5e0e 	movne.w	lr, lr, lsl #20
 8004944:	f46f 1200 	mvnne.w	r2, #2097152	; 0x200000
 8004948:	e019      	b.n	800497e <pwm_stm32_pin_set+0x126>
 800494a:	2208      	movs	r2, #8
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800494c:	f103 0518 	add.w	r5, r3, #24
		LL_TIM_SetAutoReload(cfg->timer, period_cycles - 1u);
 8004950:	3c01      	subs	r4, #1
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8004952:	5829      	ldr	r1, [r5, r0]
 8004954:	4311      	orrs	r1, r2
 8004956:	5029      	str	r1, [r5, r0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8004958:	62dc      	str	r4, [r3, #44]	; 0x2c
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800495a:	695a      	ldr	r2, [r3, #20]
 800495c:	f042 0201 	orr.w	r2, r2, #1
	return 0;
 8004960:	2000      	movs	r0, #0
 8004962:	615a      	str	r2, [r3, #20]
}
 8004964:	b008      	add	sp, #32
 8004966:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  CLEAR_BIT(TIMx->CCER, Channels);
 800496a:	6a1a      	ldr	r2, [r3, #32]
		return 0;
 800496c:	4620      	mov	r0, r4
 800496e:	ea22 0207 	bic.w	r2, r2, r7
 8004972:	621a      	str	r2, [r3, #32]
}
 8004974:	b008      	add	sp, #32
 8004976:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800497a:	f06f 0202 	mvn.w	r2, #2
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 800497e:	6a1e      	ldr	r6, [r3, #32]
 8004980:	4016      	ands	r6, r2
 8004982:	ea46 060e 	orr.w	r6, r6, lr
 8004986:	621e      	str	r6, [r3, #32]
		set_timer_compare[pwm - 1u](cfg->timer, pulse_cycles);
 8004988:	4618      	mov	r0, r3
 800498a:	4b20      	ldr	r3, [pc, #128]	; (8004a0c <pwm_stm32_pin_set+0x1b4>)
 800498c:	4629      	mov	r1, r5
 800498e:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8004992:	4798      	blx	r3
		LL_TIM_SetAutoReload(cfg->timer, period_cycles - 1u);
 8004994:	f8d8 3000 	ldr.w	r3, [r8]
 8004998:	3c01      	subs	r4, #1
	return 0;
 800499a:	2000      	movs	r0, #0
  WRITE_REG(TIMx->ARR, AutoReload);
 800499c:	62dc      	str	r4, [r3, #44]	; 0x2c
}
 800499e:	b008      	add	sp, #32
 80049a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80049a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80049a8:	e7d0      	b.n	800494c <pwm_stm32_pin_set+0xf4>
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 80049aa:	ea4f 1e8e 	mov.w	lr, lr, lsl #6
 80049ae:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80049b2:	e7e4      	b.n	800497e <pwm_stm32_pin_set+0x126>
 80049b4:	2208      	movs	r2, #8
 80049b6:	2004      	movs	r0, #4
 80049b8:	e7c8      	b.n	800494c <pwm_stm32_pin_set+0xf4>
 80049ba:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80049be:	f06f 0208 	mvn.w	r2, #8
 80049c2:	e7dc      	b.n	800497e <pwm_stm32_pin_set+0x126>
 80049c4:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
 80049c8:	f06f 0220 	mvn.w	r2, #32
 80049cc:	e7d7      	b.n	800497e <pwm_stm32_pin_set+0x126>
		return -EINVAL;
 80049ce:	f06f 0015 	mvn.w	r0, #21
 80049d2:	e7c7      	b.n	8004964 <pwm_stm32_pin_set+0x10c>
 80049d4:	ea4f 2e0e 	mov.w	lr, lr, lsl #8
 80049d8:	f46f 7200 	mvn.w	r2, #512	; 0x200
 80049dc:	e7cf      	b.n	800497e <pwm_stm32_pin_set+0x126>
 80049de:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80049e2:	2004      	movs	r0, #4
 80049e4:	e7b2      	b.n	800494c <pwm_stm32_pin_set+0xf4>
 80049e6:	ea4f 2e8e 	mov.w	lr, lr, lsl #10
 80049ea:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80049ee:	e7c6      	b.n	800497e <pwm_stm32_pin_set+0x126>
			return -EIO;
 80049f0:	f06f 0004 	mvn.w	r0, #4
 80049f4:	e7b6      	b.n	8004964 <pwm_stm32_pin_set+0x10c>
		return -ENOTSUP;
 80049f6:	f06f 0085 	mvn.w	r0, #133	; 0x85
 80049fa:	e7b3      	b.n	8004964 <pwm_stm32_pin_set+0x10c>
 80049fc:	ea4f 3e0e 	mov.w	lr, lr, lsl #12
 8004a00:	f46f 5200 	mvn.w	r2, #8192	; 0x2000
 8004a04:	e7bb      	b.n	800497e <pwm_stm32_pin_set+0x126>
 8004a06:	bf00      	nop
 8004a08:	08011db4 	.word	0x08011db4
 8004a0c:	08011de8 	.word	0x08011de8

08004a10 <pwm_stm32_init>:
	.pin_disable_capture = pwm_stm32_pin_disable_capture,
#endif /* CONFIG_PWM_CAPTURE */
};

static int pwm_stm32_init(const struct device *dev)
{
 8004a10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	struct pwm_stm32_data *data = dev->data;
	const struct pwm_stm32_config *cfg = dev->config;
 8004a14:	6845      	ldr	r5, [r0, #4]
	struct pwm_stm32_data *data = dev->data;
 8004a16:	f8d0 8010 	ldr.w	r8, [r0, #16]
{
 8004a1a:	b086      	sub	sp, #24
 8004a1c:	4c2f      	ldr	r4, [pc, #188]	; (8004adc <pwm_stm32_init+0xcc>)
 8004a1e:	4620      	mov	r0, r4
 8004a20:	f008 fb92 	bl	800d148 <z_device_is_ready>
	if (!device_is_ready(dev)) {
 8004a24:	2800      	cmp	r0, #0
 8004a26:	d055      	beq.n	8004ad4 <pwm_stm32_init+0xc4>
	return api->on(dev, sys);
 8004a28:	68a7      	ldr	r7, [r4, #8]
 8004a2a:	f105 0608 	add.w	r6, r5, #8
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	4631      	mov	r1, r6
 8004a32:	4620      	mov	r0, r4
 8004a34:	4798      	blx	r3

	/* enable clock and store its speed */
	clk = DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE);

	r = clock_control_on(clk, (clock_control_subsys_t *)&cfg->pclken);
	if (r < 0) {
 8004a36:	2800      	cmp	r0, #0
 8004a38:	db41      	blt.n	8004abe <pwm_stm32_init+0xae>
 8004a3a:	4620      	mov	r0, r4
 8004a3c:	f008 fb84 	bl	800d148 <z_device_is_ready>
 */
static inline int clock_control_get_rate(const struct device *dev,
					 clock_control_subsys_t sys,
					 uint32_t *rate)
{
	if (!device_is_ready(dev)) {
 8004a40:	2800      	cmp	r0, #0
 8004a42:	d047      	beq.n	8004ad4 <pwm_stm32_init+0xc4>
	}

	const struct clock_control_driver_api *api =
		(const struct clock_control_driver_api *)dev->api;

	if (api->get_rate == NULL) {
 8004a44:	68fb      	ldr	r3, [r7, #12]
		return -ENOSYS;
 8004a46:	f06f 0057 	mvn.w	r0, #87	; 0x57
	if (api->get_rate == NULL) {
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d037      	beq.n	8004abe <pwm_stm32_init+0xae>
	}

	return api->get_rate(dev, sys, rate);
 8004a4e:	4631      	mov	r1, r6
 8004a50:	4620      	mov	r0, r4
 8004a52:	aa01      	add	r2, sp, #4
 8004a54:	4798      	blx	r3
	if (r < 0) {
 8004a56:	2800      	cmp	r0, #0
 8004a58:	db31      	blt.n	8004abe <pwm_stm32_init+0xae>
		*tim_clk = bus_clk;
 8004a5a:	9b01      	ldr	r3, [sp, #4]
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
 8004a5c:	6928      	ldr	r0, [r5, #16]
 8004a5e:	f8c8 3000 	str.w	r3, [r8]
 8004a62:	aa01      	add	r2, sp, #4
 8004a64:	2100      	movs	r1, #0
 8004a66:	f004 fa01 	bl	8008e6c <pinctrl_lookup_state>
	if (ret < 0) {
 8004a6a:	2800      	cmp	r0, #0
 8004a6c:	db27      	blt.n	8004abe <pwm_stm32_init+0xae>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
 8004a6e:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
 8004a70:	2200      	movs	r2, #0
 8004a72:	7919      	ldrb	r1, [r3, #4]
 8004a74:	6818      	ldr	r0, [r3, #0]
 8004a76:	f004 fa1d 	bl	8008eb4 <pinctrl_configure_pins>
		return r;
	}

	/* configure pinmux */
	r = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
	if (r < 0) {
 8004a7a:	2800      	cmp	r0, #0
 8004a7c:	db1f      	blt.n	8004abe <pwm_stm32_init+0xae>
		LOG_ERR("PWM pinctrl setup failed (%d)", r);
		return r;
	}

	/* initialize timer */
	LL_TIM_StructInit(&init);
 8004a7e:	a801      	add	r0, sp, #4
 8004a80:	f004 faac 	bl	8008fdc <LL_TIM_StructInit>

	init.Prescaler = cfg->prescaler;
 8004a84:	686a      	ldr	r2, [r5, #4]
	init.CounterMode = LL_TIM_COUNTERMODE_UP;
	init.Autoreload = 0u;
	init.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;

	if (LL_TIM_Init(cfg->timer, &init) != SUCCESS) {
 8004a86:	6828      	ldr	r0, [r5, #0]
	init.Prescaler = cfg->prescaler;
 8004a88:	f8ad 2004 	strh.w	r2, [sp, #4]
	init.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004a8c:	2300      	movs	r3, #0
	if (LL_TIM_Init(cfg->timer, &init) != SUCCESS) {
 8004a8e:	a901      	add	r1, sp, #4
	init.Autoreload = 0u;
 8004a90:	e9cd 3302 	strd	r3, r3, [sp, #8]
	init.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004a94:	9304      	str	r3, [sp, #16]
	if (LL_TIM_Init(cfg->timer, &init) != SUCCESS) {
 8004a96:	f004 faab 	bl	8008ff0 <LL_TIM_Init>
 8004a9a:	b9c0      	cbnz	r0, 8004ace <pwm_stm32_init+0xbe>
		return -EIO;
	}

#if !defined(CONFIG_SOC_SERIES_STM32L0X) && !defined(CONFIG_SOC_SERIES_STM32L1X)
	/* enable outputs and counter */
	if (IS_TIM_BREAK_INSTANCE(cfg->timer)) {
 8004a9c:	682b      	ldr	r3, [r5, #0]
 8004a9e:	4a10      	ldr	r2, [pc, #64]	; (8004ae0 <pwm_stm32_init+0xd0>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d00f      	beq.n	8004ac4 <pwm_stm32_init+0xb4>
 8004aa4:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d00b      	beq.n	8004ac4 <pwm_stm32_init+0xb4>
 8004aac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d007      	beq.n	8004ac4 <pwm_stm32_init+0xb4>
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8004ab4:	681a      	ldr	r2, [r3, #0]
 8004ab6:	f042 0201 	orr.w	r2, r2, #1

#ifdef CONFIG_PWM_CAPTURE
	cfg->irq_config_func(dev);
#endif /* CONFIG_PWM_CAPTURE */

	return 0;
 8004aba:	2000      	movs	r0, #0
 8004abc:	601a      	str	r2, [r3, #0]
}
 8004abe:	b006      	add	sp, #24
 8004ac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8004ac4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ac6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004aca:	645a      	str	r2, [r3, #68]	; 0x44
}
 8004acc:	e7f2      	b.n	8004ab4 <pwm_stm32_init+0xa4>
		return -EIO;
 8004ace:	f06f 0004 	mvn.w	r0, #4
 8004ad2:	e7f4      	b.n	8004abe <pwm_stm32_init+0xae>
		return -ENODEV;
 8004ad4:	f06f 0012 	mvn.w	r0, #18
 8004ad8:	e7f1      	b.n	8004abe <pwm_stm32_init+0xae>
 8004ada:	bf00      	nop
 8004adc:	08011468 	.word	0x08011468
 8004ae0:	40012c00 	.word	0x40012c00

08004ae4 <dma_callback>:
			 uint32_t channel, int status)
{
	/* arg directly holds the spi device */
	struct spi_stm32_data *data = arg;

	if (status != 0) {
 8004ae4:	b13b      	cbz	r3, 8004af6 <dma_callback+0x12>
		LOG_ERR("DMA callback error with channel %d.", channel);
		data->status_flags |= SPI_STM32_DMA_ERROR_FLAG;
 8004ae6:	6fcb      	ldr	r3, [r1, #124]	; 0x7c
 8004ae8:	f043 0301 	orr.w	r3, r3, #1
 8004aec:	67cb      	str	r3, [r1, #124]	; 0x7c
	z_impl_k_sem_give(sem);
 8004aee:	f101 0064 	add.w	r0, r1, #100	; 0x64
 8004af2:	f008 bedb 	b.w	800d8ac <z_impl_k_sem_give>
	} else {
		/* identify the origin of this callback */
		if (channel == data->dma_tx.channel) {
 8004af6:	f8d1 30d0 	ldr.w	r3, [r1, #208]	; 0xd0
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d00d      	beq.n	8004b1a <dma_callback+0x36>
			/* this part of the transfer ends */
			data->status_flags |= SPI_STM32_DMA_TX_DONE_FLAG;
		} else if (channel == data->dma_rx.channel) {
 8004afe:	f8d1 3084 	ldr.w	r3, [r1, #132]	; 0x84
 8004b02:	4293      	cmp	r3, r2
			/* this part of the transfer ends */
			data->status_flags |= SPI_STM32_DMA_RX_DONE_FLAG;
 8004b04:	6fcb      	ldr	r3, [r1, #124]	; 0x7c
 8004b06:	bf0c      	ite	eq
 8004b08:	f043 0302 	orreq.w	r3, r3, #2
		} else {
			LOG_ERR("DMA callback channel %d is not valid.",
								channel);
			data->status_flags |= SPI_STM32_DMA_ERROR_FLAG;
 8004b0c:	f043 0301 	orrne.w	r3, r3, #1
 8004b10:	67cb      	str	r3, [r1, #124]	; 0x7c
 8004b12:	f101 0064 	add.w	r0, r1, #100	; 0x64
 8004b16:	f008 bec9 	b.w	800d8ac <z_impl_k_sem_give>
			data->status_flags |= SPI_STM32_DMA_TX_DONE_FLAG;
 8004b1a:	6fcb      	ldr	r3, [r1, #124]	; 0x7c
 8004b1c:	f043 0304 	orr.w	r3, r3, #4
 8004b20:	67cb      	str	r3, [r1, #124]	; 0x7c
 8004b22:	f101 0064 	add.w	r0, r1, #100	; 0x64
 8004b26:	f008 bec1 	b.w	800d8ac <z_impl_k_sem_give>
 8004b2a:	bf00      	nop

08004b2c <spi_stm32_configure.isra.0>:
		spi_stm32_complete(dev, err);
	}
}
#endif

static int spi_stm32_configure(const struct device *dev,
 8004b2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
			       const struct spi_config *config)
{
	const struct spi_stm32_config *cfg = dev->config;
	struct spi_stm32_data *data = dev->data;
	const uint32_t scaler[] = {
 8004b30:	4d51      	ldr	r5, [pc, #324]	; (8004c78 <spi_stm32_configure.isra.0+0x14c>)
static int spi_stm32_configure(const struct device *dev,
 8004b32:	460f      	mov	r7, r1
 8004b34:	4616      	mov	r6, r2
 8004b36:	4680      	mov	r8, r0
	const uint32_t scaler[] = {
 8004b38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
static int spi_stm32_configure(const struct device *dev,
 8004b3a:	b08a      	sub	sp, #40	; 0x28
	const uint32_t scaler[] = {
 8004b3c:	ac02      	add	r4, sp, #8
 8004b3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004b40:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004b44:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	};
	SPI_TypeDef *spi = cfg->spi;
	uint32_t clock;
	int br;

	if (spi_context_configured(&data->ctx, config)) {
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	42b3      	cmp	r3, r6
 8004b4c:	f000 8089 	beq.w	8004c62 <spi_stm32_configure.isra.0+0x136>
		/* Nothing to do */
		return 0;
	}

	if ((SPI_WORD_SIZE_GET(config->operation) != 8)
 8004b50:	88b3      	ldrh	r3, [r6, #4]
 8004b52:	f3c3 1245 	ubfx	r2, r3, #5, #6
 8004b56:	2a08      	cmp	r2, #8
 8004b58:	d002      	beq.n	8004b60 <spi_stm32_configure.isra.0+0x34>
	    && (SPI_WORD_SIZE_GET(config->operation) != 16)) {
 8004b5a:	2a10      	cmp	r2, #16
 8004b5c:	f040 8088 	bne.w	8004c70 <spi_stm32_configure.isra.0+0x144>
	SPI_TypeDef *spi = cfg->spi;
 8004b60:	f8d8 4008 	ldr.w	r4, [r8, #8]
		return -ENOTSUP;
	}

	/* configure the frame format Motorola (default) or TI */
	if ((config->operation & SPI_FRAME_FORMAT_TI) == SPI_FRAME_FORMAT_TI) {
 8004b64:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8004b68:	6863      	ldr	r3, [r4, #4]
 8004b6a:	bf14      	ite	ne
 8004b6c:	f043 0310 	orrne.w	r3, r3, #16
 8004b70:	f023 0310 	biceq.w	r3, r3, #16
 8004b74:	6063      	str	r3, [r4, #4]
 8004b76:	4d41      	ldr	r5, [pc, #260]	; (8004c7c <spi_stm32_configure.isra.0+0x150>)
 8004b78:	4628      	mov	r0, r5
 8004b7a:	f008 fae5 	bl	800d148 <z_device_is_ready>
	if (!device_is_ready(dev)) {
 8004b7e:	2800      	cmp	r0, #0
 8004b80:	d073      	beq.n	8004c6a <spi_stm32_configure.isra.0+0x13e>
	if (api->get_rate == NULL) {
 8004b82:	68ab      	ldr	r3, [r5, #8]
 8004b84:	68db      	ldr	r3, [r3, #12]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d06f      	beq.n	8004c6a <spi_stm32_configure.isra.0+0x13e>
	return api->get_rate(dev, sys, rate);
 8004b8a:	4641      	mov	r1, r8
 8004b8c:	4628      	mov	r0, r5
 8004b8e:	aa01      	add	r2, sp, #4
 8004b90:	4798      	blx	r3
	} else {
		LL_SPI_SetStandard(spi, LL_SPI_PROTOCOL_MOTOROLA);
#endif
}

	if (clock_control_get_rate(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE),
 8004b92:	2800      	cmp	r0, #0
 8004b94:	db69      	blt.n	8004c6a <spi_stm32_configure.isra.0+0x13e>
		LOG_ERR("Failed call clock_control_get_rate");
		return -EIO;
	}

	for (br = 1 ; br <= ARRAY_SIZE(scaler) ; ++br) {
		uint32_t clk = clock >> br;
 8004b96:	9801      	ldr	r0, [sp, #4]

		if (clk <= config->frequency) {
 8004b98:	6831      	ldr	r1, [r6, #0]
	for (br = 1 ; br <= ARRAY_SIZE(scaler) ; ++br) {
 8004b9a:	2301      	movs	r3, #1
		uint32_t clk = clock >> br;
 8004b9c:	fa20 f203 	lsr.w	r2, r0, r3
		if (clk <= config->frequency) {
 8004ba0:	428a      	cmp	r2, r1
 8004ba2:	d907      	bls.n	8004bb4 <spi_stm32_configure.isra.0+0x88>
	for (br = 1 ; br <= ARRAY_SIZE(scaler) ; ++br) {
 8004ba4:	3301      	adds	r3, #1
 8004ba6:	2b09      	cmp	r3, #9
 8004ba8:	d1f8      	bne.n	8004b9c <spi_stm32_configure.isra.0+0x70>
	if (br > ARRAY_SIZE(scaler)) {
		LOG_ERR("Unsupported frequency %uHz, max %uHz, min %uHz",
			    config->frequency,
			    clock >> 1,
			    clock >> ARRAY_SIZE(scaler));
		return -EINVAL;
 8004baa:	f06f 0015 	mvn.w	r0, #21
		    (SPI_MODE_GET(config->operation) & SPI_MODE_CPHA) ? 1 : 0,
		    (SPI_MODE_GET(config->operation) & SPI_MODE_LOOP) ? 1 : 0,
		    config->slave);

	return 0;
}
 8004bae:	b00a      	add	sp, #40	; 0x28
 8004bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 8004bb4:	6822      	ldr	r2, [r4, #0]
	LL_SPI_SetBaudRatePrescaler(spi, scaler[br - 1]);
 8004bb6:	a90a      	add	r1, sp, #40	; 0x28
 8004bb8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004bbc:	6022      	str	r2, [r4, #0]
 8004bbe:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  *         @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetBaudRatePrescaler(SPI_TypeDef *SPIx, uint32_t BaudRate)
{
  MODIFY_REG(SPIx->CR1, SPI_CR1_BR, BaudRate);
 8004bc2:	6822      	ldr	r2, [r4, #0]
 8004bc4:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8004bc8:	f022 0238 	bic.w	r2, r2, #56	; 0x38
 8004bcc:	431a      	orrs	r2, r3
	if (SPI_MODE_GET(config->operation) & SPI_MODE_CPOL) {
 8004bce:	88b3      	ldrh	r3, [r6, #4]
 8004bd0:	6022      	str	r2, [r4, #0]
 8004bd2:	079a      	lsls	r2, r3, #30
 8004bd4:	d440      	bmi.n	8004c58 <spi_stm32_configure.isra.0+0x12c>
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPOL, ClockPolarity);
 8004bd6:	6822      	ldr	r2, [r4, #0]
 8004bd8:	f022 0202 	bic.w	r2, r2, #2
 8004bdc:	6022      	str	r2, [r4, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPHA, ClockPhase);
 8004bde:	6822      	ldr	r2, [r4, #0]
	if (SPI_MODE_GET(config->operation) & SPI_MODE_CPHA) {
 8004be0:	075d      	lsls	r5, r3, #29
 8004be2:	bf4c      	ite	mi
 8004be4:	f042 0201 	orrmi.w	r2, r2, #1
 8004be8:	f022 0201 	bicpl.w	r2, r2, #1
 8004bec:	6022      	str	r2, [r4, #0]
  *         @arg @ref LL_SPI_HALF_DUPLEX_TX
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetTransferDirection(SPI_TypeDef *SPIx, uint32_t TransferDirection)
{
  MODIFY_REG(SPIx->CR1, SPI_CR1_RXONLY | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE, TransferDirection);
 8004bee:	6822      	ldr	r2, [r4, #0]
 8004bf0:	f422 4244 	bic.w	r2, r2, #50176	; 0xc400
 8004bf4:	6022      	str	r2, [r4, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_LSBFIRST, BitOrder);
 8004bf6:	6822      	ldr	r2, [r4, #0]
	if (config->operation & SPI_TRANSFER_LSB) {
 8004bf8:	06d8      	lsls	r0, r3, #27
 8004bfa:	bf4c      	ite	mi
 8004bfc:	f042 0280 	orrmi.w	r2, r2, #128	; 0x80
 8004c00:	f022 0280 	bicpl.w	r2, r2, #128	; 0x80
 8004c04:	6022      	str	r2, [r4, #0]
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableCRC(SPI_TypeDef *SPIx)
{
  CLEAR_BIT(SPIx->CR1, SPI_CR1_CRCEN);
 8004c06:	6822      	ldr	r2, [r4, #0]
 8004c08:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c0c:	6022      	str	r2, [r4, #0]
  *         @arg @ref LL_SPI_NSS_HARD_OUTPUT
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetNSSMode(SPI_TypeDef *SPIx, uint32_t NSS)
{
  MODIFY_REG(SPIx->CR1, SPI_CR1_SSM,  NSS);
 8004c0e:	6822      	ldr	r2, [r4, #0]
 8004c10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c14:	6022      	str	r2, [r4, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, ((uint32_t)(NSS >> 16U)));
 8004c16:	6862      	ldr	r2, [r4, #4]
 8004c18:	f022 0204 	bic.w	r2, r2, #4
 8004c1c:	6062      	str	r2, [r4, #4]
  MODIFY_REG(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI, Mode);
 8004c1e:	6822      	ldr	r2, [r4, #0]
	if (config->operation & SPI_OP_MODE_SLAVE) {
 8004c20:	07d9      	lsls	r1, r3, #31
 8004c22:	bf4c      	ite	mi
 8004c24:	f422 7282 	bicmi.w	r2, r2, #260	; 0x104
 8004c28:	f442 7282 	orrpl.w	r2, r2, #260	; 0x104
 8004c2c:	6022      	str	r2, [r4, #0]
	if (SPI_WORD_SIZE_GET(config->operation) ==  8) {
 8004c2e:	f3c3 1345 	ubfx	r3, r3, #5, #6
 8004c32:	2b08      	cmp	r3, #8
  MODIFY_REG(SPIx->CR2, SPI_CR2_DS, DataWidth);
 8004c34:	6863      	ldr	r3, [r4, #4]
 8004c36:	bf06      	itte	eq
 8004c38:	f423 6370 	biceq.w	r3, r3, #3840	; 0xf00
 8004c3c:	f443 63e0 	orreq.w	r3, r3, #1792	; 0x700
 8004c40:	f443 6370 	orrne.w	r3, r3, #3840	; 0xf00
 8004c44:	6063      	str	r3, [r4, #4]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 8004c46:	6863      	ldr	r3, [r4, #4]
	return 0;
 8004c48:	2000      	movs	r0, #0
 8004c4a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004c4e:	6063      	str	r3, [r4, #4]
	data->ctx.config = config;
 8004c50:	603e      	str	r6, [r7, #0]
}
 8004c52:	b00a      	add	sp, #40	; 0x28
 8004c54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  MODIFY_REG(SPIx->CR1, SPI_CR1_CPOL, ClockPolarity);
 8004c58:	6822      	ldr	r2, [r4, #0]
 8004c5a:	f042 0202 	orr.w	r2, r2, #2
 8004c5e:	6022      	str	r2, [r4, #0]
}
 8004c60:	e7bd      	b.n	8004bde <spi_stm32_configure.isra.0+0xb2>
		return 0;
 8004c62:	2000      	movs	r0, #0
}
 8004c64:	b00a      	add	sp, #40	; 0x28
 8004c66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -EIO;
 8004c6a:	f06f 0004 	mvn.w	r0, #4
 8004c6e:	e79e      	b.n	8004bae <spi_stm32_configure.isra.0+0x82>
		return -ENOTSUP;
 8004c70:	f06f 0085 	mvn.w	r0, #133	; 0x85
 8004c74:	e79b      	b.n	8004bae <spi_stm32_configure.isra.0+0x82>
 8004c76:	bf00      	nop
 8004c78:	080119b8 	.word	0x080119b8
 8004c7c:	08011468 	.word	0x08011468

08004c80 <spi_stm32_release>:

static int spi_stm32_release(const struct device *dev,
			     const struct spi_config *config)
{
 8004c80:	b510      	push	{r4, lr}
	struct spi_stm32_data *data = dev->data;
 8004c82:	6904      	ldr	r4, [r0, #16]
}

static inline void _spi_context_cs_control(struct spi_context *ctx,
					   bool on, bool force_off)
{
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
 8004c84:	6823      	ldr	r3, [r4, #0]
 8004c86:	b1a3      	cbz	r3, 8004cb2 <spi_stm32_release+0x32>
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	b193      	cbz	r3, 8004cb2 <spi_stm32_release+0x32>
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	b182      	cbz	r2, 8004cb2 <spi_stm32_release+0x32>
			if (!force_off &&
			    ctx->config->operation & SPI_HOLD_ON_CS) {
				return;
			}

			k_busy_wait(ctx->config->cs->delay);
 8004c90:	6898      	ldr	r0, [r3, #8]
	z_impl_k_busy_wait(usec_to_wait);
 8004c92:	f009 ff71 	bl	800eb78 <z_impl_k_busy_wait>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
 8004c96:	6823      	ldr	r3, [r4, #0]
 8004c98:	689b      	ldr	r3, [r3, #8]
 * @param value Value assigned to the pin.
 * @return a value from gpio_pin_set()
 */
static inline int gpio_pin_set_dt(const struct gpio_dt_spec *spec, int value)
{
	return gpio_pin_set(spec->port, spec->pin, value);
 8004c9a:	6818      	ldr	r0, [r3, #0]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 8004c9c:	791b      	ldrb	r3, [r3, #4]
 8004c9e:	2101      	movs	r1, #1
 8004ca0:	4099      	lsls	r1, r3
 8004ca2:	6903      	ldr	r3, [r0, #16]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4219      	tst	r1, r3
	return api->port_clear_bits_raw(port, pins);
 8004ca8:	6883      	ldr	r3, [r0, #8]
 8004caa:	bf0c      	ite	eq
 8004cac:	691b      	ldreq	r3, [r3, #16]
	return api->port_set_bits_raw(port, pins);
 8004cae:	68db      	ldrne	r3, [r3, #12]
 8004cb0:	4798      	blx	r3
static inline void spi_context_unlock_unconditionally(struct spi_context *ctx)
{
	/* Forcing CS to go to inactive status */
	_spi_context_cs_control(ctx, false, true);

	if (!k_sem_count_get(&ctx->lock)) {
 8004cb2:	69a3      	ldr	r3, [r4, #24]
 8004cb4:	b10b      	cbz	r3, 8004cba <spi_stm32_release+0x3a>

	spi_context_unlock_unconditionally(&data->ctx);

	return 0;
}
 8004cb6:	2000      	movs	r0, #0
 8004cb8:	bd10      	pop	{r4, pc}
		ctx->owner = NULL;
 8004cba:	6063      	str	r3, [r4, #4]
	z_impl_k_sem_give(sem);
 8004cbc:	f104 0010 	add.w	r0, r4, #16
 8004cc0:	f008 fdf4 	bl	800d8ac <z_impl_k_sem_give>
 8004cc4:	2000      	movs	r0, #0
 8004cc6:	bd10      	pop	{r4, pc}

08004cc8 <spi_stm32_complete.constprop.0.isra.0>:
static void spi_stm32_complete(const struct device *dev, int status)
 8004cc8:	b530      	push	{r4, r5, lr}
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
 8004cca:	680b      	ldr	r3, [r1, #0]
	SPI_TypeDef *spi = cfg->spi;
 8004ccc:	6884      	ldr	r4, [r0, #8]
static void spi_stm32_complete(const struct device *dev, int status)
 8004cce:	b083      	sub	sp, #12
 8004cd0:	b1e3      	cbz	r3, 8004d0c <spi_stm32_complete.constprop.0.isra.0+0x44>
 8004cd2:	689a      	ldr	r2, [r3, #8]
 8004cd4:	b1d2      	cbz	r2, 8004d0c <spi_stm32_complete.constprop.0.isra.0+0x44>
 8004cd6:	460d      	mov	r5, r1
 8004cd8:	6811      	ldr	r1, [r2, #0]
 8004cda:	b1b9      	cbz	r1, 8004d0c <spi_stm32_complete.constprop.0.isra.0+0x44>
			if (!force_off &&
 8004cdc:	889b      	ldrh	r3, [r3, #4]
 8004cde:	04d8      	lsls	r0, r3, #19
 8004ce0:	d414      	bmi.n	8004d0c <spi_stm32_complete.constprop.0.isra.0+0x44>
			k_busy_wait(ctx->config->cs->delay);
 8004ce2:	6890      	ldr	r0, [r2, #8]
	z_impl_k_busy_wait(usec_to_wait);
 8004ce4:	f009 ff48 	bl	800eb78 <z_impl_k_busy_wait>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
 8004ce8:	682b      	ldr	r3, [r5, #0]
 8004cea:	689b      	ldr	r3, [r3, #8]
	return gpio_pin_set(spec->port, spec->pin, value);
 8004cec:	6818      	ldr	r0, [r3, #0]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 8004cee:	791b      	ldrb	r3, [r3, #4]
 8004cf0:	2101      	movs	r1, #1
 8004cf2:	4099      	lsls	r1, r3
 8004cf4:	6903      	ldr	r3, [r0, #16]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4219      	tst	r1, r3
	return api->port_clear_bits_raw(port, pins);
 8004cfa:	6883      	ldr	r3, [r0, #8]
 8004cfc:	bf0c      	ite	eq
 8004cfe:	691b      	ldreq	r3, [r3, #16]
	return api->port_set_bits_raw(port, pins);
 8004d00:	68db      	ldrne	r3, [r3, #12]
 8004d02:	4798      	blx	r3
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004d04:	68a3      	ldr	r3, [r4, #8]
	while (ll_func_rx_is_not_empty(spi)) {
 8004d06:	07d9      	lsls	r1, r3, #31
 8004d08:	d503      	bpl.n	8004d12 <spi_stm32_complete.constprop.0.isra.0+0x4a>
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
  return (uint8_t)(READ_REG(SPIx->DR));
 8004d0a:	68e3      	ldr	r3, [r4, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004d0c:	68a3      	ldr	r3, [r4, #8]
 8004d0e:	07d9      	lsls	r1, r3, #31
 8004d10:	d4fb      	bmi.n	8004d0a <spi_stm32_complete.constprop.0.isra.0+0x42>
  return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI));
 8004d12:	6823      	ldr	r3, [r4, #0]
 8004d14:	f403 7382 	and.w	r3, r3, #260	; 0x104
	if (LL_SPI_GetMode(spi) == LL_SPI_MODE_MASTER) {
 8004d18:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d1c:	d00f      	beq.n	8004d3e <spi_stm32_complete.constprop.0.isra.0+0x76>
  return ((READ_BIT(SPIx->SR, SPI_SR_MODF) == (SPI_SR_MODF)) ? 1UL : 0UL);
 8004d1e:	68a3      	ldr	r3, [r4, #8]
 8004d20:	069b      	lsls	r3, r3, #26
 8004d22:	d506      	bpl.n	8004d32 <spi_stm32_complete.constprop.0.isra.0+0x6a>
  tmpreg_sr = SPIx->SR;
 8004d24:	68a3      	ldr	r3, [r4, #8]
 8004d26:	9301      	str	r3, [sp, #4]
  (void) tmpreg_sr;
 8004d28:	9b01      	ldr	r3, [sp, #4]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 8004d2a:	6823      	ldr	r3, [r4, #0]
 8004d2c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d30:	6023      	str	r3, [r4, #0]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 8004d32:	6823      	ldr	r3, [r4, #0]
 8004d34:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d38:	6023      	str	r3, [r4, #0]
}
 8004d3a:	b003      	add	sp, #12
 8004d3c:	bd30      	pop	{r4, r5, pc}
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8004d3e:	68a3      	ldr	r3, [r4, #8]
 8004d40:	061a      	lsls	r2, r3, #24
 8004d42:	d5ec      	bpl.n	8004d1e <spi_stm32_complete.constprop.0.isra.0+0x56>
 8004d44:	68a3      	ldr	r3, [r4, #8]
 8004d46:	061a      	lsls	r2, r3, #24
 8004d48:	d4f9      	bmi.n	8004d3e <spi_stm32_complete.constprop.0.isra.0+0x76>
 8004d4a:	e7e8      	b.n	8004d1e <spi_stm32_complete.constprop.0.isra.0+0x56>

08004d4c <spi_stm32_transceive>:

static int spi_stm32_transceive(const struct device *dev,
				const struct spi_config *config,
				const struct spi_buf_set *tx_bufs,
				const struct spi_buf_set *rx_bufs)
{
 8004d4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#ifdef CONFIG_SPI_STM32_DMA
	struct spi_stm32_data *data = dev->data;
 8004d50:	6906      	ldr	r6, [r0, #16]
{
 8004d52:	461f      	mov	r7, r3
	SPI_TypeDef *spi = cfg->spi;
 8004d54:	6843      	ldr	r3, [r0, #4]
 8004d56:	689d      	ldr	r5, [r3, #8]

	if ((data->dma_tx.dma_dev != NULL)
 8004d58:	f8d6 30cc 	ldr.w	r3, [r6, #204]	; 0xcc
{
 8004d5c:	b085      	sub	sp, #20
 8004d5e:	4680      	mov	r8, r0
 8004d60:	460c      	mov	r4, r1
 8004d62:	4691      	mov	r9, r2
	if ((data->dma_tx.dma_dev != NULL)
 8004d64:	b123      	cbz	r3, 8004d70 <spi_stm32_transceive+0x24>
	 && (data->dma_rx.dma_dev != NULL)) {
 8004d66:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	f040 80da 	bne.w	8004f24 <spi_stm32_transceive+0x1d8>
	if (!tx_bufs && !rx_bufs) {
 8004d70:	f1b9 0f00 	cmp.w	r9, #0
 8004d74:	f000 824d 	beq.w	8005212 <spi_stm32_transceive+0x4c6>
	if ((spi_cfg->operation & SPI_LOCK_ON) &&
 8004d78:	88a3      	ldrh	r3, [r4, #4]
 8004d7a:	0499      	lsls	r1, r3, #18
 8004d7c:	d504      	bpl.n	8004d88 <spi_stm32_transceive+0x3c>
 8004d7e:	69b3      	ldr	r3, [r6, #24]
 8004d80:	b913      	cbnz	r3, 8004d88 <spi_stm32_transceive+0x3c>
		(k_sem_count_get(&ctx->lock) == 0) &&
 8004d82:	6873      	ldr	r3, [r6, #4]
 8004d84:	429c      	cmp	r4, r3
 8004d86:	d008      	beq.n	8004d9a <spi_stm32_transceive+0x4e>
	return z_impl_k_sem_take(sem, timeout);
 8004d88:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004d8c:	f106 0010 	add.w	r0, r6, #16
 8004d90:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004d94:	f008 fdb4 	bl	800d900 <z_impl_k_sem_take>
	ctx->owner = spi_cfg;
 8004d98:	6074      	str	r4, [r6, #4]
	ret = spi_stm32_configure(dev, config);
 8004d9a:	4622      	mov	r2, r4
 8004d9c:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8004da0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8004da4:	f7ff fec2 	bl	8004b2c <spi_stm32_configure.isra.0>
	if (ret) {
 8004da8:	4604      	mov	r4, r0
 8004daa:	b148      	cbz	r0, 8004dc0 <spi_stm32_transceive+0x74>
	if (!(ctx->config->operation & SPI_LOCK_ON)) {
 8004dac:	6833      	ldr	r3, [r6, #0]
 8004dae:	889b      	ldrh	r3, [r3, #4]
 8004db0:	f413 5300 	ands.w	r3, r3, #8192	; 0x2000
 8004db4:	f000 80ad 	beq.w	8004f12 <spi_stm32_transceive+0x1c6>
		return transceive_dma(dev, config, tx_bufs, rx_bufs,
				      false, NULL);
	}
#endif /* CONFIG_SPI_STM32_DMA */
	return transceive(dev, config, tx_bufs, rx_bufs, false, NULL);
}
 8004db8:	4620      	mov	r0, r4
 8004dba:	b005      	add	sp, #20
 8004dbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			       const struct spi_buf_set *rx_bufs,
			       uint8_t dfs)
{
	LOG_DBG("tx_bufs %p - rx_bufs %p - %u", tx_bufs, rx_bufs, dfs);

	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
 8004dc0:	f1b9 0f00 	cmp.w	r9, #0
 8004dc4:	f000 8398 	beq.w	80054f8 <spi_stm32_transceive+0x7ac>
 8004dc8:	f8d9 2000 	ldr.w	r2, [r9]
 8004dcc:	6472      	str	r2, [r6, #68]	; 0x44
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
 8004dce:	2a00      	cmp	r2, #0
 8004dd0:	f000 8422 	beq.w	8005618 <spi_stm32_transceive+0x8cc>
 8004dd4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004dd8:	64b3      	str	r3, [r6, #72]	; 0x48
	while (*count) {
 8004dda:	b933      	cbnz	r3, 8004dea <spi_stm32_transceive+0x9e>
 8004ddc:	e38e      	b.n	80054fc <spi_stm32_transceive+0x7b0>
		++(*current);
 8004dde:	3208      	adds	r2, #8
		--(*count);
 8004de0:	e9c6 2311 	strd	r2, r3, [r6, #68]	; 0x44
	while (*count) {
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	f000 8389 	beq.w	80054fc <spi_stm32_transceive+0x7b0>
		if (((*current)->len / dfs) != 0) {
 8004dea:	6851      	ldr	r1, [r2, #4]
		--(*count);
 8004dec:	3b01      	subs	r3, #1
		if (((*current)->len / dfs) != 0) {
 8004dee:	2900      	cmp	r1, #0
 8004df0:	d0f5      	beq.n	8004dde <spi_stm32_transceive+0x92>
			return (*current)->buf;
 8004df2:	6813      	ldr	r3, [r2, #0]
			*buf_len = (*current)->len / dfs;
 8004df4:	65b1      	str	r1, [r6, #88]	; 0x58
	ctx->tx_buf = (const uint8_t *)
 8004df6:	6573      	str	r3, [r6, #84]	; 0x54
		spi_context_get_next_buf(&ctx->current_tx, &ctx->tx_count,
					 &ctx->tx_len, dfs);

	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
 8004df8:	2f00      	cmp	r7, #0
 8004dfa:	f000 8378 	beq.w	80054ee <spi_stm32_transceive+0x7a2>
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	64f3      	str	r3, [r6, #76]	; 0x4c
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	f000 8406 	beq.w	8005614 <spi_stm32_transceive+0x8c8>
 8004e08:	687a      	ldr	r2, [r7, #4]
 8004e0a:	6532      	str	r2, [r6, #80]	; 0x50
	while (*count) {
 8004e0c:	b932      	cbnz	r2, 8004e1c <spi_stm32_transceive+0xd0>
 8004e0e:	e370      	b.n	80054f2 <spi_stm32_transceive+0x7a6>
		++(*current);
 8004e10:	3308      	adds	r3, #8
		--(*count);
 8004e12:	e9c6 3213 	strd	r3, r2, [r6, #76]	; 0x4c
	while (*count) {
 8004e16:	2a00      	cmp	r2, #0
 8004e18:	f000 836b 	beq.w	80054f2 <spi_stm32_transceive+0x7a6>
		if (((*current)->len / dfs) != 0) {
 8004e1c:	6859      	ldr	r1, [r3, #4]
		--(*count);
 8004e1e:	3a01      	subs	r2, #1
		if (((*current)->len / dfs) != 0) {
 8004e20:	2900      	cmp	r1, #0
 8004e22:	d0f5      	beq.n	8004e10 <spi_stm32_transceive+0xc4>
			return (*current)->buf;
 8004e24:	681b      	ldr	r3, [r3, #0]
			*buf_len = (*current)->len / dfs;
 8004e26:	6631      	str	r1, [r6, #96]	; 0x60
	ctx->rx_buf = (uint8_t *)
 8004e28:	65f3      	str	r3, [r6, #92]	; 0x5c
		spi_context_get_next_buf(&ctx->current_rx, &ctx->rx_count,
					 &ctx->rx_len, dfs);

	ctx->sync_status = 0;
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	6433      	str	r3, [r6, #64]	; 0x40
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004e2e:	68ab      	ldr	r3, [r5, #8]
	while (ll_func_rx_is_not_empty(spi)) {
 8004e30:	07da      	lsls	r2, r3, #31
 8004e32:	d503      	bpl.n	8004e3c <spi_stm32_transceive+0xf0>
  return (uint8_t)(READ_REG(SPIx->DR));
 8004e34:	68eb      	ldr	r3, [r5, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004e36:	68ab      	ldr	r3, [r5, #8]
 8004e38:	07db      	lsls	r3, r3, #31
 8004e3a:	d4fb      	bmi.n	8004e34 <spi_stm32_transceive+0xe8>
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8004e3c:	682b      	ldr	r3, [r5, #0]
	struct spi_stm32_data *data = dev->data;
 8004e3e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8004e42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e46:	602b      	str	r3, [r5, #0]
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	b19b      	cbz	r3, 8004e74 <spi_stm32_transceive+0x128>
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	b18b      	cbz	r3, 8004e74 <spi_stm32_transceive+0x128>
 8004e50:	6818      	ldr	r0, [r3, #0]
 8004e52:	b178      	cbz	r0, 8004e74 <spi_stm32_transceive+0x128>
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 8004e54:	791a      	ldrb	r2, [r3, #4]
 8004e56:	6903      	ldr	r3, [r0, #16]
 8004e58:	2101      	movs	r1, #1
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4091      	lsls	r1, r2
 8004e5e:	4219      	tst	r1, r3
	return api->port_clear_bits_raw(port, pins);
 8004e60:	6883      	ldr	r3, [r0, #8]
 8004e62:	bf14      	ite	ne
 8004e64:	691b      	ldrne	r3, [r3, #16]
	return api->port_set_bits_raw(port, pins);
 8004e66:	68db      	ldreq	r3, [r3, #12]
 8004e68:	4798      	blx	r3
			k_busy_wait(ctx->config->cs->delay);
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	6898      	ldr	r0, [r3, #8]
	z_impl_k_busy_wait(usec_to_wait);
 8004e70:	f009 fe82 	bl	800eb78 <z_impl_k_busy_wait>
	*buf_len = 0;
 8004e74:	2100      	movs	r1, #0
	uint16_t operation = data->ctx.config->operation;
 8004e76:	6830      	ldr	r0, [r6, #0]
 8004e78:	8883      	ldrh	r3, [r0, #4]
	if (SPI_OP_MODE_GET(operation) == SPI_OP_MODE_MASTER) {
 8004e7a:	07df      	lsls	r7, r3, #31
 8004e7c:	f140 81ce 	bpl.w	800521c <spi_stm32_transceive+0x4d0>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004e80:	68aa      	ldr	r2, [r5, #8]
 8004e82:	0790      	lsls	r0, r2, #30
 8004e84:	f140 8244 	bpl.w	8005310 <spi_stm32_transceive+0x5c4>
}

static ALWAYS_INLINE
bool spi_context_tx_on(struct spi_context *ctx)
{
	return !!(ctx->tx_len);
 8004e88:	6db2      	ldr	r2, [r6, #88]	; 0x58
	if (ll_func_tx_is_empty(spi) && spi_context_tx_on(&data->ctx)) {
 8004e8a:	2a00      	cmp	r2, #0
 8004e8c:	f000 8240 	beq.w	8005310 <spi_stm32_transceive+0x5c4>
		if (SPI_WORD_SIZE_GET(data->ctx.config->operation) == 8) {
 8004e90:	f3c3 1345 	ubfx	r3, r3, #5, #6
 8004e94:	2b08      	cmp	r3, #8
			tx_frame = UNALIGNED_GET((uint8_t *)(data->ctx.tx_buf));
 8004e96:	6d70      	ldr	r0, [r6, #84]	; 0x54
		if (SPI_WORD_SIZE_GET(data->ctx.config->operation) == 8) {
 8004e98:	f000 8333 	beq.w	8005502 <spi_stm32_transceive+0x7b6>
			tx_frame = UNALIGNED_GET((uint16_t *)(data->ctx.tx_buf));
 8004e9c:	8803      	ldrh	r3, [r0, #0]
  */
__STATIC_INLINE void LL_SPI_TransmitData16(SPI_TypeDef *SPIx, uint16_t TxData)
{
#if defined (__GNUC__)
  __IO uint16_t *spidr = ((__IO uint16_t *)&SPIx->DR);
  *spidr = TxData;
 8004e9e:	81ab      	strh	r3, [r5, #12]
	ctx->tx_len -= len;
 8004ea0:	3a01      	subs	r2, #1
 8004ea2:	65b2      	str	r2, [r6, #88]	; 0x58
	if (!ctx->tx_len) {
 8004ea4:	2a00      	cmp	r2, #0
 8004ea6:	f000 8362 	beq.w	800556e <spi_stm32_transceive+0x822>
		ctx->tx_buf += dfs * len;
 8004eaa:	3002      	adds	r0, #2
 8004eac:	6570      	str	r0, [r6, #84]	; 0x54
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004eae:	68ab      	ldr	r3, [r5, #8]
	if (ll_func_rx_is_not_empty(spi) &&
 8004eb0:	07da      	lsls	r2, r3, #31
 8004eb2:	d517      	bpl.n	8004ee4 <spi_stm32_transceive+0x198>
}

static ALWAYS_INLINE
bool spi_context_rx_buf_on(struct spi_context *ctx)
{
	return !!(ctx->rx_buf && ctx->rx_len);
 8004eb4:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 8004eb6:	b1ab      	cbz	r3, 8004ee4 <spi_stm32_transceive+0x198>
 8004eb8:	6e32      	ldr	r2, [r6, #96]	; 0x60
 8004eba:	b19a      	cbz	r2, 8004ee4 <spi_stm32_transceive+0x198>
		if (SPI_WORD_SIZE_GET(data->ctx.config->operation) == 8) {
 8004ebc:	6832      	ldr	r2, [r6, #0]
 8004ebe:	8892      	ldrh	r2, [r2, #4]
 8004ec0:	f3c2 1245 	ubfx	r2, r2, #5, #6
 8004ec4:	2a08      	cmp	r2, #8
 8004ec6:	f000 832c 	beq.w	8005522 <spi_stm32_transceive+0x7d6>
  return (uint16_t)(READ_REG(SPIx->DR));
 8004eca:	68ea      	ldr	r2, [r5, #12]
			UNALIGNED_PUT(rx_frame, (uint16_t *)data->ctx.rx_buf);
 8004ecc:	801a      	strh	r2, [r3, #0]
	if (!ctx->rx_len) {
 8004ece:	6e33      	ldr	r3, [r6, #96]	; 0x60
 8004ed0:	b143      	cbz	r3, 8004ee4 <spi_stm32_transceive+0x198>
	ctx->rx_len -= len;
 8004ed2:	3b01      	subs	r3, #1
 8004ed4:	6633      	str	r3, [r6, #96]	; 0x60
	if (!ctx->rx_len) {
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	f000 837c 	beq.w	80055d4 <spi_stm32_transceive+0x888>
	} else if (ctx->rx_buf) {
 8004edc:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 8004ede:	b10b      	cbz	r3, 8004ee4 <spi_stm32_transceive+0x198>
		ctx->rx_buf += dfs * len;
 8004ee0:	3302      	adds	r3, #2
 8004ee2:	65f3      	str	r3, [r6, #92]	; 0x5c
	uint32_t sr = LL_SPI_ReadReg(spi, SR);
 8004ee4:	68ab      	ldr	r3, [r5, #8]
	if (sr & SPI_STM32_ERR_MSK) {
 8004ee6:	f413 7fb8 	tst.w	r3, #368	; 0x170
 8004eea:	f040 8387 	bne.w	80055fc <spi_stm32_transceive+0x8b0>
	return spi_context_tx_on(&data->ctx) || spi_context_rx_on(&data->ctx);
 8004eee:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d1c0      	bne.n	8004e76 <spi_stm32_transceive+0x12a>
 8004ef4:	6e33      	ldr	r3, [r6, #96]	; 0x60
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d1bd      	bne.n	8004e76 <spi_stm32_transceive+0x12a>
	spi_stm32_complete(dev, ret);
 8004efa:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8004efe:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8004f02:	f7ff fee1 	bl	8004cc8 <spi_stm32_complete.constprop.0.isra.0>
	if (!(ctx->config->operation & SPI_LOCK_ON)) {
 8004f06:	6833      	ldr	r3, [r6, #0]
 8004f08:	889b      	ldrh	r3, [r3, #4]
 8004f0a:	f413 5300 	ands.w	r3, r3, #8192	; 0x2000
 8004f0e:	f47f af53 	bne.w	8004db8 <spi_stm32_transceive+0x6c>
		ctx->owner = NULL;
 8004f12:	6073      	str	r3, [r6, #4]
	z_impl_k_sem_give(sem);
 8004f14:	f106 0010 	add.w	r0, r6, #16
 8004f18:	f008 fcc8 	bl	800d8ac <z_impl_k_sem_give>
}
 8004f1c:	4620      	mov	r0, r4
 8004f1e:	b005      	add	sp, #20
 8004f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (!tx_bufs && !rx_bufs) {
 8004f24:	2a00      	cmp	r2, #0
 8004f26:	f000 831d 	beq.w	8005564 <spi_stm32_transceive+0x818>
	if ((spi_cfg->operation & SPI_LOCK_ON) &&
 8004f2a:	88a3      	ldrh	r3, [r4, #4]
 8004f2c:	049a      	lsls	r2, r3, #18
 8004f2e:	d504      	bpl.n	8004f3a <spi_stm32_transceive+0x1ee>
 8004f30:	69b3      	ldr	r3, [r6, #24]
 8004f32:	b913      	cbnz	r3, 8004f3a <spi_stm32_transceive+0x1ee>
		(k_sem_count_get(&ctx->lock) == 0) &&
 8004f34:	6873      	ldr	r3, [r6, #4]
 8004f36:	429c      	cmp	r4, r3
 8004f38:	d008      	beq.n	8004f4c <spi_stm32_transceive+0x200>
	return z_impl_k_sem_take(sem, timeout);
 8004f3a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004f3e:	f106 0010 	add.w	r0, r6, #16
 8004f42:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004f46:	f008 fcdb 	bl	800d900 <z_impl_k_sem_take>
	ctx->owner = spi_cfg;
 8004f4a:	6074      	str	r4, [r6, #4]
	z_impl_k_sem_reset(sem);
 8004f4c:	f106 0064 	add.w	r0, r6, #100	; 0x64
 8004f50:	f008 fd02 	bl	800d958 <z_impl_k_sem_reset>
	ret = spi_stm32_configure(dev, config);
 8004f54:	4622      	mov	r2, r4
 8004f56:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8004f5a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8004f5e:	f7ff fde5 	bl	8004b2c <spi_stm32_configure.isra.0>
	if (ret) {
 8004f62:	4604      	mov	r4, r0
 8004f64:	2800      	cmp	r0, #0
 8004f66:	f47f af21 	bne.w	8004dac <spi_stm32_transceive+0x60>
	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
 8004f6a:	f1b9 0f00 	cmp.w	r9, #0
 8004f6e:	f000 8318 	beq.w	80055a2 <spi_stm32_transceive+0x856>
 8004f72:	f8d9 3000 	ldr.w	r3, [r9]
 8004f76:	6473      	str	r3, [r6, #68]	; 0x44
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	f000 8354 	beq.w	8005626 <spi_stm32_transceive+0x8da>
 8004f7e:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8004f82:	64b2      	str	r2, [r6, #72]	; 0x48
	while (*count) {
 8004f84:	b932      	cbnz	r2, 8004f94 <spi_stm32_transceive+0x248>
 8004f86:	e30e      	b.n	80055a6 <spi_stm32_transceive+0x85a>
		++(*current);
 8004f88:	3308      	adds	r3, #8
		--(*count);
 8004f8a:	e9c6 3211 	strd	r3, r2, [r6, #68]	; 0x44
	while (*count) {
 8004f8e:	2a00      	cmp	r2, #0
 8004f90:	f000 8309 	beq.w	80055a6 <spi_stm32_transceive+0x85a>
		if (((*current)->len / dfs) != 0) {
 8004f94:	6859      	ldr	r1, [r3, #4]
		--(*count);
 8004f96:	3a01      	subs	r2, #1
		if (((*current)->len / dfs) != 0) {
 8004f98:	2900      	cmp	r1, #0
 8004f9a:	d0f5      	beq.n	8004f88 <spi_stm32_transceive+0x23c>
			return (*current)->buf;
 8004f9c:	681b      	ldr	r3, [r3, #0]
			*buf_len = (*current)->len / dfs;
 8004f9e:	65b1      	str	r1, [r6, #88]	; 0x58
	ctx->tx_buf = (const uint8_t *)
 8004fa0:	6573      	str	r3, [r6, #84]	; 0x54
	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
 8004fa2:	2f00      	cmp	r7, #0
 8004fa4:	f000 82f8 	beq.w	8005598 <spi_stm32_transceive+0x84c>
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	64f3      	str	r3, [r6, #76]	; 0x4c
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	f000 8338 	beq.w	8005622 <spi_stm32_transceive+0x8d6>
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	6532      	str	r2, [r6, #80]	; 0x50
	while (*count) {
 8004fb6:	b932      	cbnz	r2, 8004fc6 <spi_stm32_transceive+0x27a>
 8004fb8:	e2f0      	b.n	800559c <spi_stm32_transceive+0x850>
		++(*current);
 8004fba:	3308      	adds	r3, #8
		--(*count);
 8004fbc:	e9c6 3213 	strd	r3, r2, [r6, #76]	; 0x4c
	while (*count) {
 8004fc0:	2a00      	cmp	r2, #0
 8004fc2:	f000 82eb 	beq.w	800559c <spi_stm32_transceive+0x850>
		if (((*current)->len / dfs) != 0) {
 8004fc6:	6859      	ldr	r1, [r3, #4]
		--(*count);
 8004fc8:	3a01      	subs	r2, #1
		if (((*current)->len / dfs) != 0) {
 8004fca:	2900      	cmp	r1, #0
 8004fcc:	d0f5      	beq.n	8004fba <spi_stm32_transceive+0x26e>
			return (*current)->buf;
 8004fce:	681b      	ldr	r3, [r3, #0]
			*buf_len = (*current)->len / dfs;
 8004fd0:	6631      	str	r1, [r6, #96]	; 0x60
	struct spi_stm32_data *data = dev->data;
 8004fd2:	f8d8 a010 	ldr.w	sl, [r8, #16]
	ctx->rx_buf = (uint8_t *)
 8004fd6:	65f3      	str	r3, [r6, #92]	; 0x5c
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
 8004fd8:	f8da 3000 	ldr.w	r3, [sl]
	ctx->sync_status = 0;
 8004fdc:	2200      	movs	r2, #0
 8004fde:	6432      	str	r2, [r6, #64]	; 0x40
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
 8004fe0:	b1b3      	cbz	r3, 8005010 <spi_stm32_transceive+0x2c4>
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	b1a3      	cbz	r3, 8005010 <spi_stm32_transceive+0x2c4>
 8004fe6:	6818      	ldr	r0, [r3, #0]
 8004fe8:	b190      	cbz	r0, 8005010 <spi_stm32_transceive+0x2c4>
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 8004fea:	791a      	ldrb	r2, [r3, #4]
 8004fec:	6903      	ldr	r3, [r0, #16]
 8004fee:	2101      	movs	r1, #1
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4091      	lsls	r1, r2
 8004ff4:	4219      	tst	r1, r3
	return api->port_clear_bits_raw(port, pins);
 8004ff6:	6883      	ldr	r3, [r0, #8]
 8004ff8:	bf14      	ite	ne
 8004ffa:	691b      	ldrne	r3, [r3, #16]
	return api->port_set_bits_raw(port, pins);
 8004ffc:	68db      	ldreq	r3, [r3, #12]
 8004ffe:	4798      	blx	r3
			k_busy_wait(ctx->config->cs->delay);
 8005000:	f8da 3000 	ldr.w	r3, [sl]
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	6898      	ldr	r0, [r3, #8]
	z_impl_k_busy_wait(usec_to_wait);
 8005008:	f009 fdb6 	bl	800eb78 <z_impl_k_busy_wait>
	struct spi_stm32_data *data = dev->data;
 800500c:	f8d8 a010 	ldr.w	sl, [r8, #16]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8005010:	682b      	ldr	r3, [r5, #0]
		} else if (data->ctx.tx_len == 0) {
 8005012:	6db4      	ldr	r4, [r6, #88]	; 0x58
	while (data->ctx.rx_len > 0 || data->ctx.tx_len > 0) {
 8005014:	f8d6 9060 	ldr.w	r9, [r6, #96]	; 0x60
 8005018:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800501c:	4622      	mov	r2, r4
 800501e:	464c      	mov	r4, r9
 8005020:	602b      	str	r3, [r5, #0]
 8005022:	2c00      	cmp	r4, #0
 8005024:	f000 816e 	beq.w	8005304 <spi_stm32_transceive+0x5b8>
		} else if (data->ctx.tx_len == 0) {
 8005028:	b112      	cbz	r2, 8005030 <spi_stm32_transceive+0x2e4>
			dma_len = MIN(data->ctx.tx_len, data->ctx.rx_len);
 800502a:	4294      	cmp	r4, r2
 800502c:	bf28      	it	cs
 800502e:	4614      	movcs	r4, r2
		data->status_flags = 0;
 8005030:	2100      	movs	r1, #0
	ret = spi_stm32_dma_rx_load(dev, data->ctx.rx_buf, dma_segment_len);
 8005032:	f8da b05c 	ldr.w	fp, [sl, #92]	; 0x5c
 8005036:	f8d8 3004 	ldr.w	r3, [r8, #4]
		data->status_flags = 0;
 800503a:	67f1      	str	r1, [r6, #124]	; 0x7c
	blk_cfg = &stream->dma_blk_cfg;
 800503c:	f10a 09a4 	add.w	r9, sl, #164	; 0xa4

__BEGIN_DECLS
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
__ssp_bos_icheck3(memmove, void *, const void *)
__ssp_bos_icheck3_restrict(mempcpy, void *, const void *)
__ssp_bos_icheck3(memset, void *, int)
 8005040:	2220      	movs	r2, #32
 8005042:	4648      	mov	r0, r9
	dma_segment_len = len / data->dma_rx.dma_cfg.dest_data_size;
 8005044:	f8ba 708e 	ldrh.w	r7, [sl, #142]	; 0x8e
 8005048:	9301      	str	r3, [sp, #4]
 800504a:	fbb4 f7f7 	udiv	r7, r4, r7
 800504e:	f00b fe7d 	bl	8010d4c <memset>
	if (buf == NULL) {
 8005052:	9b01      	ldr	r3, [sp, #4]
	blk_cfg->block_size = len;
 8005054:	f8ca 70b8 	str.w	r7, [sl, #184]	; 0xb8
	if (buf == NULL) {
 8005058:	2100      	movs	r1, #0
 800505a:	f1bb 0f00 	cmp.w	fp, #0
 800505e:	f000 81ab 	beq.w	80053b8 <spi_stm32_transceive+0x66c>
		if (data->dma_rx.dst_addr_increment) {
 8005062:	f89a 20c6 	ldrb.w	r2, [sl, #198]	; 0xc6
		blk_cfg->dest_address = (uint32_t)buf;
 8005066:	f8ca b0a8 	str.w	fp, [sl, #168]	; 0xa8
		if (data->dma_rx.dst_addr_increment) {
 800506a:	2a00      	cmp	r2, #0
 800506c:	f000 8163 	beq.w	8005336 <spi_stm32_transceive+0x5ea>
			blk_cfg->dest_addr_adj = DMA_ADDR_ADJ_INCREMENT;
 8005070:	f89a 20c0 	ldrb.w	r2, [sl, #192]	; 0xc0
 8005074:	f361 1205 	bfi	r2, r1, #4, #2
 8005078:	f88a 20c0 	strb.w	r2, [sl, #192]	; 0xc0
  return (uint32_t) &(SPIx->DR);
 800507c:	689b      	ldr	r3, [r3, #8]
	blk_cfg->fifo_mode_control = data->dma_rx.fifo_threshold;
 800507e:	f8da 20c8 	ldr.w	r2, [sl, #200]	; 0xc8
	stream->dma_cfg.head_block = blk_cfg;
 8005082:	f8ca 9098 	str.w	r9, [sl, #152]	; 0x98
 8005086:	330c      	adds	r3, #12
	blk_cfg->source_address = ll_func_dma_get_reg_addr(cfg->spi, SPI_STM32_DMA_RX);
 8005088:	f8ca 30a4 	str.w	r3, [sl, #164]	; 0xa4
	if (data->dma_rx.src_addr_increment) {
 800508c:	f89a 30c5 	ldrb.w	r3, [sl, #197]	; 0xc5
	stream->dma_cfg.user_data = data;
 8005090:	f8ca a09c 	str.w	sl, [sl, #156]	; 0x9c
		blk_cfg->source_addr_adj = DMA_ADDR_ADJ_NO_CHANGE;
 8005094:	2b00      	cmp	r3, #0
 8005096:	bf14      	ite	ne
 8005098:	2300      	movne	r3, #0
 800509a:	2302      	moveq	r3, #2
	blk_cfg->fifo_mode_control = data->dma_rx.fifo_threshold;
 800509c:	f002 020f 	and.w	r2, r2, #15
 80050a0:	009b      	lsls	r3, r3, #2
 80050a2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80050a6:	f8ba 20c0 	ldrh.w	r2, [sl, #192]	; 0xc0
			     struct dma_config *config)
{
	const struct dma_driver_api *api =
		(const struct dma_driver_api *)dev->api;

	return api->config(dev, channel, config);
 80050aa:	e9da 0120 	ldrd	r0, r1, [sl, #128]	; 0x80
 80050ae:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 80050b2:	f022 020c 	bic.w	r2, r2, #12
 80050b6:	4313      	orrs	r3, r2
 80050b8:	f8aa 30c0 	strh.w	r3, [sl, #192]	; 0xc0
 80050bc:	6883      	ldr	r3, [r0, #8]
 80050be:	f10a 0288 	add.w	r2, sl, #136	; 0x88
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4798      	blx	r3
	if (ret != 0) {
 80050c6:	4601      	mov	r1, r0
 80050c8:	2800      	cmp	r0, #0
 80050ca:	f040 8126 	bne.w	800531a <spi_stm32_transceive+0x5ce>
	return dma_start(data->dma_rx.dma_dev, data->dma_rx.channel);
 80050ce:	e9da 0120 	ldrd	r0, r1, [sl, #128]	; 0x80
static inline int z_impl_dma_start(const struct device *dev, uint32_t channel)
{
	const struct dma_driver_api *api =
		(const struct dma_driver_api *)dev->api;

	return api->start(dev, channel);
 80050d2:	6883      	ldr	r3, [r0, #8]
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	4798      	blx	r3
	if (ret != 0) {
 80050d8:	4601      	mov	r1, r0
 80050da:	2800      	cmp	r0, #0
 80050dc:	f040 811d 	bne.w	800531a <spi_stm32_transceive+0x5ce>
	dma_segment_len = len / data->dma_tx.dma_cfg.source_data_size;
 80050e0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80050e4:	9001      	str	r0, [sp, #4]
	blk_cfg = &stream->dma_blk_cfg;
 80050e6:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80050ea:	4618      	mov	r0, r3
 80050ec:	2220      	movs	r2, #32
	dma_segment_len = len / data->dma_tx.dma_cfg.source_data_size;
 80050ee:	f8ba 90d8 	ldrh.w	r9, [sl, #216]	; 0xd8
	ret = spi_stm32_dma_tx_load(dev, data->ctx.tx_buf, dma_segment_len);
 80050f2:	f8da b054 	ldr.w	fp, [sl, #84]	; 0x54
 80050f6:	f8d8 a004 	ldr.w	sl, [r8, #4]
	dma_segment_len = len / data->dma_tx.dma_cfg.source_data_size;
 80050fa:	fbb4 f9f9 	udiv	r9, r4, r9
 80050fe:	f00b fe25 	bl	8010d4c <memset>
	if (buf == NULL) {
 8005102:	9901      	ldr	r1, [sp, #4]
	blk_cfg->block_size = len;
 8005104:	f8c7 9104 	str.w	r9, [r7, #260]	; 0x104
 8005108:	4603      	mov	r3, r0
	if (buf == NULL) {
 800510a:	f1bb 0f00 	cmp.w	fp, #0
 800510e:	f000 816f 	beq.w	80053f0 <spi_stm32_transceive+0x6a4>
		if (data->dma_tx.src_addr_increment) {
 8005112:	f897 2111 	ldrb.w	r2, [r7, #273]	; 0x111
		blk_cfg->source_address = (uint32_t)buf;
 8005116:	f8c7 b0f0 	str.w	fp, [r7, #240]	; 0xf0
		if (data->dma_tx.src_addr_increment) {
 800511a:	2a00      	cmp	r2, #0
 800511c:	f000 8159 	beq.w	80053d2 <spi_stm32_transceive+0x686>
			blk_cfg->source_addr_adj = DMA_ADDR_ADJ_INCREMENT;
 8005120:	f897 210c 	ldrb.w	r2, [r7, #268]	; 0x10c
 8005124:	f361 0283 	bfi	r2, r1, #2, #2
 8005128:	f887 210c 	strb.w	r2, [r7, #268]	; 0x10c
 800512c:	f8da 2008 	ldr.w	r2, [sl, #8]
	stream->dma_cfg.head_block = blk_cfg;
 8005130:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
	if (data->dma_tx.dst_addr_increment) {
 8005134:	f897 3112 	ldrb.w	r3, [r7, #274]	; 0x112
	ret = dma_config(data->dma_tx.dma_dev, data->dma_tx.channel,
 8005138:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
	stream->dma_cfg.user_data = data;
 800513c:	f8c7 70e8 	str.w	r7, [r7, #232]	; 0xe8
		blk_cfg->dest_addr_adj = DMA_ADDR_ADJ_NO_CHANGE;
 8005140:	2b00      	cmp	r3, #0
	blk_cfg->fifo_mode_control = data->dma_tx.fifo_threshold;
 8005142:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005146:	f102 020c 	add.w	r2, r2, #12
 800514a:	f003 010f 	and.w	r1, r3, #15
	blk_cfg->dest_address = ll_func_dma_get_reg_addr(cfg->spi, SPI_STM32_DMA_TX);
 800514e:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
		blk_cfg->dest_addr_adj = DMA_ADDR_ADJ_NO_CHANGE;
 8005152:	bf18      	it	ne
 8005154:	2300      	movne	r3, #0
	blk_cfg->fifo_mode_control = data->dma_tx.fifo_threshold;
 8005156:	f8b7 210c 	ldrh.w	r2, [r7, #268]	; 0x10c
		blk_cfg->dest_addr_adj = DMA_ADDR_ADJ_NO_CHANGE;
 800515a:	bf08      	it	eq
 800515c:	2302      	moveq	r3, #2
	blk_cfg->fifo_mode_control = data->dma_tx.fifo_threshold;
 800515e:	011b      	lsls	r3, r3, #4
 8005160:	f422 6273 	bic.w	r2, r2, #3888	; 0xf30
 8005164:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005168:	4313      	orrs	r3, r2
 800516a:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
	return api->config(dev, channel, config);
 800516e:	6883      	ldr	r3, [r0, #8]
 8005170:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f107 02d4 	add.w	r2, r7, #212	; 0xd4
 800517a:	4798      	blx	r3
	if (ret != 0) {
 800517c:	4601      	mov	r1, r0
 800517e:	2800      	cmp	r0, #0
 8005180:	f040 80cb 	bne.w	800531a <spi_stm32_transceive+0x5ce>
	return dma_start(data->dma_tx.dma_dev, data->dma_tx.channel);
 8005184:	e9d7 0133 	ldrd	r0, r1, [r7, #204]	; 0xcc
	return api->start(dev, channel);
 8005188:	6883      	ldr	r3, [r0, #8]
 800518a:	689b      	ldr	r3, [r3, #8]
 800518c:	4798      	blx	r3
		if (ret != 0) {
 800518e:	4601      	mov	r1, r0
 8005190:	2800      	cmp	r0, #0
 8005192:	f040 80c2 	bne.w	800531a <spi_stm32_transceive+0x5ce>
  SET_BIT(SPIx->CR2, SPI_CR2_RXDMAEN);
 8005196:	686b      	ldr	r3, [r5, #4]
 8005198:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800519c:	f043 0301 	orr.w	r3, r3, #1
 80051a0:	606b      	str	r3, [r5, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_TXDMAEN);
 80051a2:	686b      	ldr	r3, [r5, #4]
 80051a4:	f043 0302 	orr.w	r3, r3, #2
 80051a8:	606b      	str	r3, [r5, #4]
		res = k_sem_take(&data->status_sem, K_MSEC(1000));
 80051aa:	f107 0964 	add.w	r9, r7, #100	; 0x64
 80051ae:	e007      	b.n	80051c0 <spi_stm32_transceive+0x474>
		if (data->status_flags & SPI_STM32_DMA_ERROR_FLAG) {
 80051b0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80051b2:	07db      	lsls	r3, r3, #31
 80051b4:	f100 80f2 	bmi.w	800539c <spi_stm32_transceive+0x650>
		if (data->status_flags & SPI_STM32_DMA_DONE_FLAG) {
 80051b8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80051ba:	f013 0f06 	tst.w	r3, #6
 80051be:	d16e      	bne.n	800529e <spi_stm32_transceive+0x552>
	return z_impl_k_sem_take(sem, timeout);
 80051c0:	f242 7210 	movw	r2, #10000	; 0x2710
 80051c4:	2300      	movs	r3, #0
 80051c6:	4648      	mov	r0, r9
 80051c8:	f008 fb9a 	bl	800d900 <z_impl_k_sem_take>
		if (res != 0) {
 80051cc:	2800      	cmp	r0, #0
 80051ce:	d0ef      	beq.n	80051b0 <spi_stm32_transceive+0x464>
 80051d0:	f8d8 a010 	ldr.w	sl, [r8, #16]
 80051d4:	4604      	mov	r4, r0
	spi_stm32_complete(dev, ret);
 80051d6:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80051da:	4651      	mov	r1, sl
 80051dc:	f7ff fd74 	bl	8004cc8 <spi_stm32_complete.constprop.0.isra.0>
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 80051e0:	682b      	ldr	r3, [r5, #0]
	dma_stop(data->dma_rx.dma_dev, data->dma_rx.channel);
 80051e2:	f8d6 0080 	ldr.w	r0, [r6, #128]	; 0x80
 80051e6:	f8d6 1084 	ldr.w	r1, [r6, #132]	; 0x84
 80051ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80051ee:	602b      	str	r3, [r5, #0]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_TXDMAEN);
 80051f0:	686b      	ldr	r3, [r5, #4]
 80051f2:	f023 0302 	bic.w	r3, r3, #2
 80051f6:	606b      	str	r3, [r5, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_RXDMAEN);
 80051f8:	686b      	ldr	r3, [r5, #4]
 80051fa:	f023 0301 	bic.w	r3, r3, #1
 80051fe:	606b      	str	r3, [r5, #4]
static inline int z_impl_dma_stop(const struct device *dev, uint32_t channel)
{
	const struct dma_driver_api *api =
		(const struct dma_driver_api *)dev->api;

	return api->stop(dev, channel);
 8005200:	6883      	ldr	r3, [r0, #8]
 8005202:	68db      	ldr	r3, [r3, #12]
 8005204:	4798      	blx	r3
	dma_stop(data->dma_tx.dma_dev, data->dma_tx.channel);
 8005206:	e9d6 0133 	ldrd	r0, r1, [r6, #204]	; 0xcc
 800520a:	6883      	ldr	r3, [r0, #8]
 800520c:	68db      	ldr	r3, [r3, #12]
 800520e:	4798      	blx	r3
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&dev, *(uintptr_t *)&channel, K_SYSCALL_DMA_STOP);
	}
#endif
	compiler_barrier();
	return z_impl_dma_stop(dev, channel);
 8005210:	e5cc      	b.n	8004dac <spi_stm32_transceive+0x60>
	if (!tx_bufs && !rx_bufs) {
 8005212:	2f00      	cmp	r7, #0
 8005214:	f47f adb0 	bne.w	8004d78 <spi_stm32_transceive+0x2c>
		return 0;
 8005218:	463c      	mov	r4, r7
 800521a:	e5cd      	b.n	8004db8 <spi_stm32_transceive+0x6c>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800521c:	68aa      	ldr	r2, [r5, #8]
 800521e:	0792      	lsls	r2, r2, #30
 8005220:	d5fc      	bpl.n	800521c <spi_stm32_transceive+0x4d0>
	if (SPI_WORD_SIZE_GET(data->ctx.config->operation) == 8) {
 8005222:	f3c3 1345 	ubfx	r3, r3, #5, #6
 8005226:	2b08      	cmp	r3, #8
			tx_frame = UNALIGNED_GET((uint8_t *)(data->ctx.tx_buf));
 8005228:	6d72      	ldr	r2, [r6, #84]	; 0x54
	if (SPI_WORD_SIZE_GET(data->ctx.config->operation) == 8) {
 800522a:	f000 80a1 	beq.w	8005370 <spi_stm32_transceive+0x624>
	return !!(ctx->tx_len);
 800522e:	6db3      	ldr	r3, [r6, #88]	; 0x58
	return !!(ctx->tx_buf && ctx->tx_len);
 8005230:	2a00      	cmp	r2, #0
 8005232:	f000 80ea 	beq.w	800540a <spi_stm32_transceive+0x6be>
 8005236:	2b00      	cmp	r3, #0
 8005238:	f040 80b5 	bne.w	80053a6 <spi_stm32_transceive+0x65a>
  *spidr = TxData;
 800523c:	81ab      	strh	r3, [r5, #12]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800523e:	68ab      	ldr	r3, [r5, #8]
	while (!ll_func_rx_is_not_empty(spi)) {
 8005240:	07df      	lsls	r7, r3, #31
 8005242:	d5fc      	bpl.n	800523e <spi_stm32_transceive+0x4f2>
	if (SPI_WORD_SIZE_GET(data->ctx.config->operation) == 8) {
 8005244:	8882      	ldrh	r2, [r0, #4]
	return !!(ctx->rx_buf && ctx->rx_len);
 8005246:	6e33      	ldr	r3, [r6, #96]	; 0x60
 8005248:	6df0      	ldr	r0, [r6, #92]	; 0x5c
 800524a:	f3c2 1245 	ubfx	r2, r2, #5, #6
 800524e:	2a08      	cmp	r2, #8
  return (uint8_t)(READ_REG(SPIx->DR));
 8005250:	68ea      	ldr	r2, [r5, #12]
 8005252:	d078      	beq.n	8005346 <spi_stm32_transceive+0x5fa>
 8005254:	b120      	cbz	r0, 8005260 <spi_stm32_transceive+0x514>
 8005256:	2b00      	cmp	r3, #0
 8005258:	f43f ae44 	beq.w	8004ee4 <spi_stm32_transceive+0x198>
			UNALIGNED_PUT(rx_frame, (uint16_t *)data->ctx.rx_buf);
 800525c:	8002      	strh	r2, [r0, #0]
 800525e:	6e33      	ldr	r3, [r6, #96]	; 0x60
	if (!ctx->rx_len) {
 8005260:	2b00      	cmp	r3, #0
 8005262:	f43f ae3f 	beq.w	8004ee4 <spi_stm32_transceive+0x198>
	ctx->rx_len -= len;
 8005266:	3b01      	subs	r3, #1
 8005268:	6633      	str	r3, [r6, #96]	; 0x60
	if (!ctx->rx_len) {
 800526a:	2b00      	cmp	r3, #0
 800526c:	f47f ae36 	bne.w	8004edc <spi_stm32_transceive+0x190>
		++ctx->current_rx;
 8005270:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
		--ctx->rx_count;
 8005272:	6d33      	ldr	r3, [r6, #80]	; 0x50
		++ctx->current_rx;
 8005274:	3208      	adds	r2, #8
		--ctx->rx_count;
 8005276:	3b01      	subs	r3, #1
		++ctx->current_rx;
 8005278:	64f2      	str	r2, [r6, #76]	; 0x4c
		--ctx->rx_count;
 800527a:	6533      	str	r3, [r6, #80]	; 0x50
	while (*count) {
 800527c:	b933      	cbnz	r3, 800528c <spi_stm32_transceive+0x540>
 800527e:	e120      	b.n	80054c2 <spi_stm32_transceive+0x776>
		++(*current);
 8005280:	3208      	adds	r2, #8
		--(*count);
 8005282:	e9c6 2313 	strd	r2, r3, [r6, #76]	; 0x4c
	while (*count) {
 8005286:	2b00      	cmp	r3, #0
 8005288:	f000 811b 	beq.w	80054c2 <spi_stm32_transceive+0x776>
		if (((*current)->len / dfs) != 0) {
 800528c:	6850      	ldr	r0, [r2, #4]
 800528e:	2801      	cmp	r0, #1
		--(*count);
 8005290:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
		if (((*current)->len / dfs) != 0) {
 8005294:	d9f4      	bls.n	8005280 <spi_stm32_transceive+0x534>
			*buf_len = (*current)->len / dfs;
 8005296:	0840      	lsrs	r0, r0, #1
			return (*current)->buf;
 8005298:	6813      	ldr	r3, [r2, #0]
			*buf_len = (*current)->len / dfs;
 800529a:	6630      	str	r0, [r6, #96]	; 0x60
			return (*current)->buf;
 800529c:	e621      	b.n	8004ee2 <spi_stm32_transceive+0x196>
  return (uint32_t)(READ_BIT(SPIx->SR, SPI_SR_FTLVL));
 800529e:	68ab      	ldr	r3, [r5, #8]
		while (LL_SPI_GetTxFIFOLevel(spi) > 0) {
 80052a0:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 80052a4:	d1fb      	bne.n	800529e <spi_stm32_transceive+0x552>
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80052a6:	68ab      	ldr	r3, [r5, #8]
 80052a8:	079f      	lsls	r7, r3, #30
 80052aa:	d5fc      	bpl.n	80052a6 <spi_stm32_transceive+0x55a>
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80052ac:	68ab      	ldr	r3, [r5, #8]
 80052ae:	0618      	lsls	r0, r3, #24
 80052b0:	d4f9      	bmi.n	80052a6 <spi_stm32_transceive+0x55a>
  CLEAR_BIT(SPIx->CR2, SPI_CR2_TXDMAEN);
 80052b2:	686b      	ldr	r3, [r5, #4]
	if (!ctx->tx_len) {
 80052b4:	6db2      	ldr	r2, [r6, #88]	; 0x58
 80052b6:	f023 0302 	bic.w	r3, r3, #2
 80052ba:	606b      	str	r3, [r5, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_RXDMAEN);
 80052bc:	686b      	ldr	r3, [r5, #4]
 80052be:	f023 0301 	bic.w	r3, r3, #1
 80052c2:	606b      	str	r3, [r5, #4]
 80052c4:	b152      	cbz	r2, 80052dc <spi_stm32_transceive+0x590>
	if (len > ctx->tx_len) {
 80052c6:	4294      	cmp	r4, r2
 80052c8:	d808      	bhi.n	80052dc <spi_stm32_transceive+0x590>
	ctx->tx_len -= len;
 80052ca:	1b12      	subs	r2, r2, r4
 80052cc:	65b2      	str	r2, [r6, #88]	; 0x58
	if (!ctx->tx_len) {
 80052ce:	2a00      	cmp	r2, #0
 80052d0:	f000 80d1 	beq.w	8005476 <spi_stm32_transceive+0x72a>
	} else if (ctx->tx_buf) {
 80052d4:	6d73      	ldr	r3, [r6, #84]	; 0x54
 80052d6:	b10b      	cbz	r3, 80052dc <spi_stm32_transceive+0x590>
		ctx->tx_buf += dfs * len;
 80052d8:	4423      	add	r3, r4
 80052da:	6573      	str	r3, [r6, #84]	; 0x54
	if (!ctx->rx_len) {
 80052dc:	6e33      	ldr	r3, [r6, #96]	; 0x60
 80052de:	b31b      	cbz	r3, 8005328 <spi_stm32_transceive+0x5dc>
	if (len > ctx->rx_len) {
 80052e0:	429c      	cmp	r4, r3
 80052e2:	d874      	bhi.n	80053ce <spi_stm32_transceive+0x682>
	ctx->rx_len -= len;
 80052e4:	1b1b      	subs	r3, r3, r4
 80052e6:	6633      	str	r3, [r6, #96]	; 0x60
	if (!ctx->rx_len) {
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	f000 80ae 	beq.w	800544a <spi_stm32_transceive+0x6fe>
	} else if (ctx->rx_buf) {
 80052ee:	6df1      	ldr	r1, [r6, #92]	; 0x5c
 80052f0:	2900      	cmp	r1, #0
 80052f2:	d06c      	beq.n	80053ce <spi_stm32_transceive+0x682>
		ctx->rx_buf += dfs * len;
 80052f4:	4421      	add	r1, r4
 80052f6:	65f1      	str	r1, [r6, #92]	; 0x5c
 80052f8:	461c      	mov	r4, r3
	struct spi_stm32_data *data = dev->data;
 80052fa:	f8d8 a010 	ldr.w	sl, [r8, #16]
	while (data->ctx.rx_len > 0 || data->ctx.tx_len > 0) {
 80052fe:	2c00      	cmp	r4, #0
 8005300:	f47f ae92 	bne.w	8005028 <spi_stm32_transceive+0x2dc>
 8005304:	4614      	mov	r4, r2
 8005306:	2a00      	cmp	r2, #0
 8005308:	f47f ae92 	bne.w	8005030 <spi_stm32_transceive+0x2e4>
 800530c:	4614      	mov	r4, r2
 800530e:	e762      	b.n	80051d6 <spi_stm32_transceive+0x48a>
  CLEAR_BIT(SPIx->CR2, SPI_CR2_TXEIE);
 8005310:	686b      	ldr	r3, [r5, #4]
 8005312:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005316:	606b      	str	r3, [r5, #4]
	defined(CONFIG_SOC_SERIES_STM32U5X)
	LL_SPI_DisableIT_TXP(spi);
#else
	LL_SPI_DisableIT_TXE(spi);
#endif
}
 8005318:	e5c9      	b.n	8004eae <spi_stm32_transceive+0x162>
 800531a:	f8d8 a010 	ldr.w	sl, [r8, #16]
 800531e:	460c      	mov	r4, r1
 8005320:	e759      	b.n	80051d6 <spi_stm32_transceive+0x48a>
	*buf_len = 0;
 8005322:	2300      	movs	r3, #0
		ctx->rx_buf = (uint8_t *)
 8005324:	e9c6 3317 	strd	r3, r3, [r6, #92]	; 0x5c
	struct spi_stm32_data *data = dev->data;
 8005328:	f8d8 a010 	ldr.w	sl, [r8, #16]
 800532c:	4614      	mov	r4, r2
	while (data->ctx.rx_len > 0 || data->ctx.tx_len > 0) {
 800532e:	2a00      	cmp	r2, #0
 8005330:	f47f ae7e 	bne.w	8005030 <spi_stm32_transceive+0x2e4>
 8005334:	e7ea      	b.n	800530c <spi_stm32_transceive+0x5c0>
			blk_cfg->dest_addr_adj = DMA_ADDR_ADJ_NO_CHANGE;
 8005336:	f89a 20c0 	ldrb.w	r2, [sl, #192]	; 0xc0
 800533a:	2102      	movs	r1, #2
 800533c:	f361 1205 	bfi	r2, r1, #4, #2
 8005340:	f88a 20c0 	strb.w	r2, [sl, #192]	; 0xc0
 8005344:	e69a      	b.n	800507c <spi_stm32_transceive+0x330>
	return !!(ctx->rx_buf && ctx->rx_len);
 8005346:	b120      	cbz	r0, 8005352 <spi_stm32_transceive+0x606>
 8005348:	2b00      	cmp	r3, #0
 800534a:	f43f adcb 	beq.w	8004ee4 <spi_stm32_transceive+0x198>
  return (uint8_t)(READ_REG(SPIx->DR));
 800534e:	7002      	strb	r2, [r0, #0]
			UNALIGNED_PUT(rx_frame, (uint8_t *)data->ctx.rx_buf);
 8005350:	6e33      	ldr	r3, [r6, #96]	; 0x60
	if (!ctx->rx_len) {
 8005352:	2b00      	cmp	r3, #0
 8005354:	f43f adc6 	beq.w	8004ee4 <spi_stm32_transceive+0x198>
	ctx->rx_len -= len;
 8005358:	3b01      	subs	r3, #1
 800535a:	6633      	str	r3, [r6, #96]	; 0x60
	if (!ctx->rx_len) {
 800535c:	2b00      	cmp	r3, #0
 800535e:	f000 809f 	beq.w	80054a0 <spi_stm32_transceive+0x754>
	} else if (ctx->rx_buf) {
 8005362:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 8005364:	2b00      	cmp	r3, #0
 8005366:	f43f adbd 	beq.w	8004ee4 <spi_stm32_transceive+0x198>
		ctx->rx_buf += dfs * len;
 800536a:	3301      	adds	r3, #1
 800536c:	65f3      	str	r3, [r6, #92]	; 0x5c
 800536e:	e5b9      	b.n	8004ee4 <spi_stm32_transceive+0x198>
	return !!(ctx->tx_buf && ctx->tx_len);
 8005370:	b11a      	cbz	r2, 800537a <spi_stm32_transceive+0x62e>
 8005372:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8005374:	2b00      	cmp	r3, #0
 8005376:	d134      	bne.n	80053e2 <spi_stm32_transceive+0x696>
 8005378:	461a      	mov	r2, r3
  *spidr = TxData;
 800537a:	732a      	strb	r2, [r5, #12]
	if (!ctx->tx_len) {
 800537c:	6db3      	ldr	r3, [r6, #88]	; 0x58
 800537e:	2b00      	cmp	r3, #0
 8005380:	d034      	beq.n	80053ec <spi_stm32_transceive+0x6a0>
	ctx->tx_len -= len;
 8005382:	3b01      	subs	r3, #1
	if (SPI_WORD_SIZE_GET(data->ctx.config->operation) == 8) {
 8005384:	6830      	ldr	r0, [r6, #0]
 8005386:	65b3      	str	r3, [r6, #88]	; 0x58
	if (!ctx->tx_len) {
 8005388:	2b00      	cmp	r3, #0
 800538a:	f000 809d 	beq.w	80054c8 <spi_stm32_transceive+0x77c>
	} else if (ctx->tx_buf) {
 800538e:	6d73      	ldr	r3, [r6, #84]	; 0x54
 8005390:	2b00      	cmp	r3, #0
 8005392:	f43f af54 	beq.w	800523e <spi_stm32_transceive+0x4f2>
		ctx->tx_buf += dfs * len;
 8005396:	3301      	adds	r3, #1
 8005398:	6573      	str	r3, [r6, #84]	; 0x54
 800539a:	e750      	b.n	800523e <spi_stm32_transceive+0x4f2>
 800539c:	f8d8 a010 	ldr.w	sl, [r8, #16]
			return -EIO;
 80053a0:	f06f 0404 	mvn.w	r4, #4
 80053a4:	e717      	b.n	80051d6 <spi_stm32_transceive+0x48a>
			tx_frame = UNALIGNED_GET((uint16_t *)(data->ctx.tx_buf));
 80053a6:	8817      	ldrh	r7, [r2, #0]
  *spidr = TxData;
 80053a8:	81af      	strh	r7, [r5, #12]
	ctx->tx_len -= len;
 80053aa:	3b01      	subs	r3, #1
 80053ac:	65b3      	str	r3, [r6, #88]	; 0x58
	if (!ctx->tx_len) {
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d034      	beq.n	800541c <spi_stm32_transceive+0x6d0>
		ctx->tx_buf += dfs * len;
 80053b2:	3202      	adds	r2, #2
 80053b4:	6572      	str	r2, [r6, #84]	; 0x54
 80053b6:	e742      	b.n	800523e <spi_stm32_transceive+0x4f2>
		blk_cfg->dest_address = (uint32_t)&dummy_rx_tx_buffer;
 80053b8:	4a9c      	ldr	r2, [pc, #624]	; (800562c <spi_stm32_transceive+0x8e0>)
 80053ba:	f8ca 20a8 	str.w	r2, [sl, #168]	; 0xa8
		blk_cfg->dest_addr_adj = DMA_ADDR_ADJ_NO_CHANGE;
 80053be:	f89a 20c0 	ldrb.w	r2, [sl, #192]	; 0xc0
 80053c2:	2102      	movs	r1, #2
 80053c4:	f361 1205 	bfi	r2, r1, #4, #2
 80053c8:	f88a 20c0 	strb.w	r2, [sl, #192]	; 0xc0
 80053cc:	e656      	b.n	800507c <spi_stm32_transceive+0x330>
 80053ce:	461c      	mov	r4, r3
 80053d0:	e793      	b.n	80052fa <spi_stm32_transceive+0x5ae>
			blk_cfg->source_addr_adj = DMA_ADDR_ADJ_NO_CHANGE;
 80053d2:	f897 210c 	ldrb.w	r2, [r7, #268]	; 0x10c
 80053d6:	2102      	movs	r1, #2
 80053d8:	f361 0283 	bfi	r2, r1, #2, #2
 80053dc:	f887 210c 	strb.w	r2, [r7, #268]	; 0x10c
 80053e0:	e6a4      	b.n	800512c <spi_stm32_transceive+0x3e0>
			tx_frame = UNALIGNED_GET((uint8_t *)(data->ctx.tx_buf));
 80053e2:	7812      	ldrb	r2, [r2, #0]
  *spidr = TxData;
 80053e4:	732a      	strb	r2, [r5, #12]
	if (!ctx->tx_len) {
 80053e6:	6db3      	ldr	r3, [r6, #88]	; 0x58
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d1ca      	bne.n	8005382 <spi_stm32_transceive+0x636>
	if (SPI_WORD_SIZE_GET(data->ctx.config->operation) == 8) {
 80053ec:	6830      	ldr	r0, [r6, #0]
 80053ee:	e726      	b.n	800523e <spi_stm32_transceive+0x4f2>
		dummy_rx_tx_buffer = 0;
 80053f0:	4a8e      	ldr	r2, [pc, #568]	; (800562c <spi_stm32_transceive+0x8e0>)
		blk_cfg->source_address = (uint32_t)&dummy_rx_tx_buffer;
 80053f2:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
		dummy_rx_tx_buffer = 0;
 80053f6:	f8c2 b000 	str.w	fp, [r2]
		blk_cfg->source_addr_adj = DMA_ADDR_ADJ_NO_CHANGE;
 80053fa:	f897 210c 	ldrb.w	r2, [r7, #268]	; 0x10c
 80053fe:	2102      	movs	r1, #2
 8005400:	f361 0283 	bfi	r2, r1, #2, #2
 8005404:	f887 210c 	strb.w	r2, [r7, #268]	; 0x10c
 8005408:	e690      	b.n	800512c <spi_stm32_transceive+0x3e0>
  *spidr = TxData;
 800540a:	81aa      	strh	r2, [r5, #12]
 800540c:	2b00      	cmp	r3, #0
 800540e:	f43f af16 	beq.w	800523e <spi_stm32_transceive+0x4f2>
	ctx->tx_len -= len;
 8005412:	3b01      	subs	r3, #1
 8005414:	65b3      	str	r3, [r6, #88]	; 0x58
	if (!ctx->tx_len) {
 8005416:	2b00      	cmp	r3, #0
 8005418:	f47f af11 	bne.w	800523e <spi_stm32_transceive+0x4f2>
		++ctx->current_tx;
 800541c:	6c72      	ldr	r2, [r6, #68]	; 0x44
		--ctx->tx_count;
 800541e:	6cb3      	ldr	r3, [r6, #72]	; 0x48
		++ctx->current_tx;
 8005420:	3208      	adds	r2, #8
		--ctx->tx_count;
 8005422:	3b01      	subs	r3, #1
		++ctx->current_tx;
 8005424:	6472      	str	r2, [r6, #68]	; 0x44
		--ctx->tx_count;
 8005426:	64b3      	str	r3, [r6, #72]	; 0x48
	while (*count) {
 8005428:	b92b      	cbnz	r3, 8005436 <spi_stm32_transceive+0x6ea>
 800542a:	e05d      	b.n	80054e8 <spi_stm32_transceive+0x79c>
		++(*current);
 800542c:	3208      	adds	r2, #8
		--(*count);
 800542e:	e9c6 2311 	strd	r2, r3, [r6, #68]	; 0x44
	while (*count) {
 8005432:	2b00      	cmp	r3, #0
 8005434:	d058      	beq.n	80054e8 <spi_stm32_transceive+0x79c>
		if (((*current)->len / dfs) != 0) {
 8005436:	6857      	ldr	r7, [r2, #4]
 8005438:	2f01      	cmp	r7, #1
		--(*count);
 800543a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
		if (((*current)->len / dfs) != 0) {
 800543e:	d9f5      	bls.n	800542c <spi_stm32_transceive+0x6e0>
			*buf_len = (*current)->len / dfs;
 8005440:	087f      	lsrs	r7, r7, #1
			return (*current)->buf;
 8005442:	6813      	ldr	r3, [r2, #0]
			*buf_len = (*current)->len / dfs;
 8005444:	65b7      	str	r7, [r6, #88]	; 0x58
		ctx->tx_buf = (const uint8_t *)
 8005446:	6573      	str	r3, [r6, #84]	; 0x54
 8005448:	e6f9      	b.n	800523e <spi_stm32_transceive+0x4f2>
		++ctx->current_rx;
 800544a:	6cf1      	ldr	r1, [r6, #76]	; 0x4c
		--ctx->rx_count;
 800544c:	6d33      	ldr	r3, [r6, #80]	; 0x50
		++ctx->current_rx;
 800544e:	3108      	adds	r1, #8
		--ctx->rx_count;
 8005450:	3b01      	subs	r3, #1
		++ctx->current_rx;
 8005452:	64f1      	str	r1, [r6, #76]	; 0x4c
		--ctx->rx_count;
 8005454:	6533      	str	r3, [r6, #80]	; 0x50
	while (*count) {
 8005456:	b933      	cbnz	r3, 8005466 <spi_stm32_transceive+0x71a>
 8005458:	e763      	b.n	8005322 <spi_stm32_transceive+0x5d6>
		++(*current);
 800545a:	3108      	adds	r1, #8
		--(*count);
 800545c:	e9c6 1313 	strd	r1, r3, [r6, #76]	; 0x4c
	while (*count) {
 8005460:	2b00      	cmp	r3, #0
 8005462:	f43f af5e 	beq.w	8005322 <spi_stm32_transceive+0x5d6>
		if (((*current)->len / dfs) != 0) {
 8005466:	684c      	ldr	r4, [r1, #4]
		--(*count);
 8005468:	3b01      	subs	r3, #1
		if (((*current)->len / dfs) != 0) {
 800546a:	2c00      	cmp	r4, #0
 800546c:	d0f5      	beq.n	800545a <spi_stm32_transceive+0x70e>
		ctx->rx_buf = (uint8_t *)
 800546e:	680b      	ldr	r3, [r1, #0]
			*buf_len = (*current)->len / dfs;
 8005470:	e9c6 3417 	strd	r3, r4, [r6, #92]	; 0x5c
			return (*current)->buf;
 8005474:	e741      	b.n	80052fa <spi_stm32_transceive+0x5ae>
		++ctx->current_tx;
 8005476:	6c71      	ldr	r1, [r6, #68]	; 0x44
		--ctx->tx_count;
 8005478:	6cb3      	ldr	r3, [r6, #72]	; 0x48
		++ctx->current_tx;
 800547a:	3108      	adds	r1, #8
		--ctx->tx_count;
 800547c:	3b01      	subs	r3, #1
		++ctx->current_tx;
 800547e:	6471      	str	r1, [r6, #68]	; 0x44
		--ctx->tx_count;
 8005480:	64b3      	str	r3, [r6, #72]	; 0x48
	while (*count) {
 8005482:	b92b      	cbnz	r3, 8005490 <spi_stm32_transceive+0x744>
 8005484:	e06b      	b.n	800555e <spi_stm32_transceive+0x812>
		++(*current);
 8005486:	3108      	adds	r1, #8
		--(*count);
 8005488:	e9c6 1311 	strd	r1, r3, [r6, #68]	; 0x44
	while (*count) {
 800548c:	2b00      	cmp	r3, #0
 800548e:	d066      	beq.n	800555e <spi_stm32_transceive+0x812>
		if (((*current)->len / dfs) != 0) {
 8005490:	6848      	ldr	r0, [r1, #4]
		--(*count);
 8005492:	3b01      	subs	r3, #1
		if (((*current)->len / dfs) != 0) {
 8005494:	2800      	cmp	r0, #0
 8005496:	d0f6      	beq.n	8005486 <spi_stm32_transceive+0x73a>
			return (*current)->buf;
 8005498:	680b      	ldr	r3, [r1, #0]
			*buf_len = (*current)->len / dfs;
 800549a:	65b0      	str	r0, [r6, #88]	; 0x58
		if (((*current)->len / dfs) != 0) {
 800549c:	4602      	mov	r2, r0
			return (*current)->buf;
 800549e:	e71c      	b.n	80052da <spi_stm32_transceive+0x58e>
		++ctx->current_rx;
 80054a0:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
		--ctx->rx_count;
 80054a2:	6d33      	ldr	r3, [r6, #80]	; 0x50
		++ctx->current_rx;
 80054a4:	3208      	adds	r2, #8
		--ctx->rx_count;
 80054a6:	3b01      	subs	r3, #1
		++ctx->current_rx;
 80054a8:	64f2      	str	r2, [r6, #76]	; 0x4c
		--ctx->rx_count;
 80054aa:	6533      	str	r3, [r6, #80]	; 0x50
	while (*count) {
 80054ac:	b14b      	cbz	r3, 80054c2 <spi_stm32_transceive+0x776>
		if (((*current)->len / dfs) != 0) {
 80054ae:	6850      	ldr	r0, [r2, #4]
		--(*count);
 80054b0:	3b01      	subs	r3, #1
		if (((*current)->len / dfs) != 0) {
 80054b2:	2800      	cmp	r0, #0
 80054b4:	f47f aef0 	bne.w	8005298 <spi_stm32_transceive+0x54c>
		++(*current);
 80054b8:	3208      	adds	r2, #8
		--(*count);
 80054ba:	e9c6 2313 	strd	r2, r3, [r6, #76]	; 0x4c
	while (*count) {
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d1f5      	bne.n	80054ae <spi_stm32_transceive+0x762>
	*buf_len = 0;
 80054c2:	6631      	str	r1, [r6, #96]	; 0x60
	return NULL;
 80054c4:	2300      	movs	r3, #0
 80054c6:	e50c      	b.n	8004ee2 <spi_stm32_transceive+0x196>
		++ctx->current_tx;
 80054c8:	6c72      	ldr	r2, [r6, #68]	; 0x44
		--ctx->tx_count;
 80054ca:	6cb3      	ldr	r3, [r6, #72]	; 0x48
		++ctx->current_tx;
 80054cc:	3208      	adds	r2, #8
		--ctx->tx_count;
 80054ce:	3b01      	subs	r3, #1
		++ctx->current_tx;
 80054d0:	6472      	str	r2, [r6, #68]	; 0x44
		--ctx->tx_count;
 80054d2:	64b3      	str	r3, [r6, #72]	; 0x48
	while (*count) {
 80054d4:	b143      	cbz	r3, 80054e8 <spi_stm32_transceive+0x79c>
		if (((*current)->len / dfs) != 0) {
 80054d6:	6857      	ldr	r7, [r2, #4]
		--(*count);
 80054d8:	3b01      	subs	r3, #1
		if (((*current)->len / dfs) != 0) {
 80054da:	2f00      	cmp	r7, #0
 80054dc:	d1b1      	bne.n	8005442 <spi_stm32_transceive+0x6f6>
		++(*current);
 80054de:	3208      	adds	r2, #8
		--(*count);
 80054e0:	e9c6 2311 	strd	r2, r3, [r6, #68]	; 0x44
	while (*count) {
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d1f6      	bne.n	80054d6 <spi_stm32_transceive+0x78a>
	*buf_len = 0;
 80054e8:	65b1      	str	r1, [r6, #88]	; 0x58
	return NULL;
 80054ea:	2300      	movs	r3, #0
 80054ec:	e7ab      	b.n	8005446 <spi_stm32_transceive+0x6fa>
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
 80054ee:	e9c6 7713 	strd	r7, r7, [r6, #76]	; 0x4c
	*buf_len = 0;
 80054f2:	2300      	movs	r3, #0
 80054f4:	6633      	str	r3, [r6, #96]	; 0x60
	return NULL;
 80054f6:	e497      	b.n	8004e28 <spi_stm32_transceive+0xdc>
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
 80054f8:	e9c6 0011 	strd	r0, r0, [r6, #68]	; 0x44
	*buf_len = 0;
 80054fc:	2300      	movs	r3, #0
 80054fe:	65b3      	str	r3, [r6, #88]	; 0x58
	return NULL;
 8005500:	e479      	b.n	8004df6 <spi_stm32_transceive+0xaa>
			tx_frame = UNALIGNED_GET((uint8_t *)(data->ctx.tx_buf));
 8005502:	7803      	ldrb	r3, [r0, #0]
  *spidr = TxData;
 8005504:	732b      	strb	r3, [r5, #12]
	if (!ctx->tx_len) {
 8005506:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8005508:	2b00      	cmp	r3, #0
 800550a:	f43f acd0 	beq.w	8004eae <spi_stm32_transceive+0x162>
	ctx->tx_len -= len;
 800550e:	3b01      	subs	r3, #1
 8005510:	65b3      	str	r3, [r6, #88]	; 0x58
	if (!ctx->tx_len) {
 8005512:	2b00      	cmp	r3, #0
 8005514:	d04a      	beq.n	80055ac <spi_stm32_transceive+0x860>
	} else if (ctx->tx_buf) {
 8005516:	6d73      	ldr	r3, [r6, #84]	; 0x54
 8005518:	2b00      	cmp	r3, #0
 800551a:	f43f acc8 	beq.w	8004eae <spi_stm32_transceive+0x162>
		ctx->tx_buf += dfs * len;
 800551e:	3301      	adds	r3, #1
 8005520:	e056      	b.n	80055d0 <spi_stm32_transceive+0x884>
  return (uint8_t)(READ_REG(SPIx->DR));
 8005522:	68ea      	ldr	r2, [r5, #12]
 8005524:	701a      	strb	r2, [r3, #0]
	if (!ctx->rx_len) {
 8005526:	6e33      	ldr	r3, [r6, #96]	; 0x60
 8005528:	2b00      	cmp	r3, #0
 800552a:	f43f acdb 	beq.w	8004ee4 <spi_stm32_transceive+0x198>
	ctx->rx_len -= len;
 800552e:	3b01      	subs	r3, #1
 8005530:	6633      	str	r3, [r6, #96]	; 0x60
	if (!ctx->rx_len) {
 8005532:	2b00      	cmp	r3, #0
 8005534:	f47f af15 	bne.w	8005362 <spi_stm32_transceive+0x616>
		++ctx->current_rx;
 8005538:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
		--ctx->rx_count;
 800553a:	6d33      	ldr	r3, [r6, #80]	; 0x50
		++ctx->current_rx;
 800553c:	3208      	adds	r2, #8
		--ctx->rx_count;
 800553e:	3b01      	subs	r3, #1
		++ctx->current_rx;
 8005540:	64f2      	str	r2, [r6, #76]	; 0x4c
		--ctx->rx_count;
 8005542:	6533      	str	r3, [r6, #80]	; 0x50
	while (*count) {
 8005544:	2b00      	cmp	r3, #0
 8005546:	d0bc      	beq.n	80054c2 <spi_stm32_transceive+0x776>
		if (((*current)->len / dfs) != 0) {
 8005548:	6850      	ldr	r0, [r2, #4]
		--(*count);
 800554a:	3b01      	subs	r3, #1
		if (((*current)->len / dfs) != 0) {
 800554c:	2800      	cmp	r0, #0
 800554e:	f47f aea3 	bne.w	8005298 <spi_stm32_transceive+0x54c>
		++(*current);
 8005552:	3208      	adds	r2, #8
		--(*count);
 8005554:	e9c6 2313 	strd	r2, r3, [r6, #76]	; 0x4c
	while (*count) {
 8005558:	2b00      	cmp	r3, #0
 800555a:	d1f5      	bne.n	8005548 <spi_stm32_transceive+0x7fc>
 800555c:	e7b1      	b.n	80054c2 <spi_stm32_transceive+0x776>
	*buf_len = 0;
 800555e:	2300      	movs	r3, #0
 8005560:	65b3      	str	r3, [r6, #88]	; 0x58
	return NULL;
 8005562:	e6ba      	b.n	80052da <spi_stm32_transceive+0x58e>
	if (!tx_bufs && !rx_bufs) {
 8005564:	2f00      	cmp	r7, #0
 8005566:	f47f ace0 	bne.w	8004f2a <spi_stm32_transceive+0x1de>
		return 0;
 800556a:	463c      	mov	r4, r7
 800556c:	e424      	b.n	8004db8 <spi_stm32_transceive+0x6c>
		++ctx->current_tx;
 800556e:	6c72      	ldr	r2, [r6, #68]	; 0x44
		--ctx->tx_count;
 8005570:	6cb3      	ldr	r3, [r6, #72]	; 0x48
		++ctx->current_tx;
 8005572:	3208      	adds	r2, #8
		--ctx->tx_count;
 8005574:	3b01      	subs	r3, #1
		++ctx->current_tx;
 8005576:	6472      	str	r2, [r6, #68]	; 0x44
		--ctx->tx_count;
 8005578:	64b3      	str	r3, [r6, #72]	; 0x48
	while (*count) {
 800557a:	b923      	cbnz	r3, 8005586 <spi_stm32_transceive+0x83a>
 800557c:	e026      	b.n	80055cc <spi_stm32_transceive+0x880>
		++(*current);
 800557e:	3208      	adds	r2, #8
		--(*count);
 8005580:	e9c6 2311 	strd	r2, r3, [r6, #68]	; 0x44
	while (*count) {
 8005584:	b313      	cbz	r3, 80055cc <spi_stm32_transceive+0x880>
		if (((*current)->len / dfs) != 0) {
 8005586:	6850      	ldr	r0, [r2, #4]
 8005588:	2801      	cmp	r0, #1
		--(*count);
 800558a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
		if (((*current)->len / dfs) != 0) {
 800558e:	d9f6      	bls.n	800557e <spi_stm32_transceive+0x832>
			*buf_len = (*current)->len / dfs;
 8005590:	0840      	lsrs	r0, r0, #1
			return (*current)->buf;
 8005592:	6813      	ldr	r3, [r2, #0]
			*buf_len = (*current)->len / dfs;
 8005594:	65b0      	str	r0, [r6, #88]	; 0x58
			return (*current)->buf;
 8005596:	e01b      	b.n	80055d0 <spi_stm32_transceive+0x884>
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
 8005598:	e9c6 7713 	strd	r7, r7, [r6, #76]	; 0x4c
	*buf_len = 0;
 800559c:	2300      	movs	r3, #0
 800559e:	6633      	str	r3, [r6, #96]	; 0x60
	return NULL;
 80055a0:	e517      	b.n	8004fd2 <spi_stm32_transceive+0x286>
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
 80055a2:	e9c6 9911 	strd	r9, r9, [r6, #68]	; 0x44
	*buf_len = 0;
 80055a6:	2300      	movs	r3, #0
 80055a8:	65b3      	str	r3, [r6, #88]	; 0x58
	return NULL;
 80055aa:	e4f9      	b.n	8004fa0 <spi_stm32_transceive+0x254>
		++ctx->current_tx;
 80055ac:	6c72      	ldr	r2, [r6, #68]	; 0x44
		--ctx->tx_count;
 80055ae:	6cb3      	ldr	r3, [r6, #72]	; 0x48
		++ctx->current_tx;
 80055b0:	3208      	adds	r2, #8
		--ctx->tx_count;
 80055b2:	3b01      	subs	r3, #1
		++ctx->current_tx;
 80055b4:	6472      	str	r2, [r6, #68]	; 0x44
		--ctx->tx_count;
 80055b6:	64b3      	str	r3, [r6, #72]	; 0x48
	while (*count) {
 80055b8:	b143      	cbz	r3, 80055cc <spi_stm32_transceive+0x880>
		if (((*current)->len / dfs) != 0) {
 80055ba:	6850      	ldr	r0, [r2, #4]
		--(*count);
 80055bc:	3b01      	subs	r3, #1
		if (((*current)->len / dfs) != 0) {
 80055be:	2800      	cmp	r0, #0
 80055c0:	d1e7      	bne.n	8005592 <spi_stm32_transceive+0x846>
		++(*current);
 80055c2:	3208      	adds	r2, #8
		--(*count);
 80055c4:	e9c6 2311 	strd	r2, r3, [r6, #68]	; 0x44
	while (*count) {
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d1f6      	bne.n	80055ba <spi_stm32_transceive+0x86e>
	*buf_len = 0;
 80055cc:	65b1      	str	r1, [r6, #88]	; 0x58
	return NULL;
 80055ce:	2300      	movs	r3, #0
		ctx->tx_buf += dfs * len;
 80055d0:	6573      	str	r3, [r6, #84]	; 0x54
 80055d2:	e46c      	b.n	8004eae <spi_stm32_transceive+0x162>
		++ctx->current_rx;
 80055d4:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
		--ctx->rx_count;
 80055d6:	6d33      	ldr	r3, [r6, #80]	; 0x50
		++ctx->current_rx;
 80055d8:	3208      	adds	r2, #8
		--ctx->rx_count;
 80055da:	3b01      	subs	r3, #1
		++ctx->current_rx;
 80055dc:	64f2      	str	r2, [r6, #76]	; 0x4c
		--ctx->rx_count;
 80055de:	6533      	str	r3, [r6, #80]	; 0x50
	while (*count) {
 80055e0:	b933      	cbnz	r3, 80055f0 <spi_stm32_transceive+0x8a4>
 80055e2:	e76e      	b.n	80054c2 <spi_stm32_transceive+0x776>
		++(*current);
 80055e4:	3208      	adds	r2, #8
		--(*count);
 80055e6:	e9c6 2313 	strd	r2, r3, [r6, #76]	; 0x4c
	while (*count) {
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	f43f af69 	beq.w	80054c2 <spi_stm32_transceive+0x776>
		if (((*current)->len / dfs) != 0) {
 80055f0:	6850      	ldr	r0, [r2, #4]
 80055f2:	2801      	cmp	r0, #1
		--(*count);
 80055f4:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
		if (((*current)->len / dfs) != 0) {
 80055f8:	d9f4      	bls.n	80055e4 <spi_stm32_transceive+0x898>
 80055fa:	e64c      	b.n	8005296 <spi_stm32_transceive+0x54a>
  return ((READ_BIT(SPIx->SR, SPI_SR_OVR) == (SPI_SR_OVR)) ? 1UL : 0UL);
 80055fc:	68ab      	ldr	r3, [r5, #8]
 80055fe:	065b      	lsls	r3, r3, #25
 8005600:	d50c      	bpl.n	800561c <spi_stm32_transceive+0x8d0>
  tmpreg = SPIx->DR;
 8005602:	68eb      	ldr	r3, [r5, #12]
 8005604:	9303      	str	r3, [sp, #12]
  (void) tmpreg;
 8005606:	9b03      	ldr	r3, [sp, #12]
  tmpreg = SPIx->SR;
 8005608:	68ab      	ldr	r3, [r5, #8]
 800560a:	9303      	str	r3, [sp, #12]
  (void) tmpreg;
 800560c:	9b03      	ldr	r3, [sp, #12]
		return -EIO;
 800560e:	f06f 0404 	mvn.w	r4, #4
 8005612:	e472      	b.n	8004efa <spi_stm32_transceive+0x1ae>
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
 8005614:	6533      	str	r3, [r6, #80]	; 0x50
	while (*count) {
 8005616:	e76c      	b.n	80054f2 <spi_stm32_transceive+0x7a6>
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
 8005618:	64b0      	str	r0, [r6, #72]	; 0x48
	while (*count) {
 800561a:	e76f      	b.n	80054fc <spi_stm32_transceive+0x7b0>
 800561c:	f06f 0404 	mvn.w	r4, #4
 8005620:	e46b      	b.n	8004efa <spi_stm32_transceive+0x1ae>
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
 8005622:	6533      	str	r3, [r6, #80]	; 0x50
	while (*count) {
 8005624:	e7ba      	b.n	800559c <spi_stm32_transceive+0x850>
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
 8005626:	64b3      	str	r3, [r6, #72]	; 0x48
	while (*count) {
 8005628:	e7bd      	b.n	80055a6 <spi_stm32_transceive+0x85a>
 800562a:	bf00      	nop
 800562c:	20000fb4 	.word	0x20000fb4

08005630 <spi_stm32_init>:
	return false;
#endif
}

static int spi_stm32_init(const struct device *dev)
{
 8005630:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	struct spi_stm32_data *data __attribute__((unused)) = dev->data;
 8005634:	6905      	ldr	r5, [r0, #16]
	const struct spi_stm32_config *cfg = dev->config;
 8005636:	6846      	ldr	r6, [r0, #4]
{
 8005638:	b082      	sub	sp, #8
 800563a:	4c4d      	ldr	r4, [pc, #308]	; (8005770 <spi_stm32_init+0x140>)
 800563c:	4620      	mov	r0, r4
 800563e:	f007 fd83 	bl	800d148 <z_device_is_ready>
	if (!device_is_ready(dev)) {
 8005642:	2800      	cmp	r0, #0
 8005644:	f000 8090 	beq.w	8005768 <spi_stm32_init+0x138>
	return api->on(dev, sys);
 8005648:	68a3      	ldr	r3, [r4, #8]
 800564a:	4631      	mov	r1, r6
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4620      	mov	r0, r4
 8005650:	4798      	blx	r3
	int err;

	if (clock_control_on(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE),
 8005652:	4607      	mov	r7, r0
 8005654:	2800      	cmp	r0, #0
 8005656:	f040 8087 	bne.w	8005768 <spi_stm32_init+0x138>
	ret = pinctrl_lookup_state(config, id, &state);
 800565a:	68f0      	ldr	r0, [r6, #12]
 800565c:	aa01      	add	r2, sp, #4
 800565e:	4639      	mov	r1, r7
 8005660:	f003 fc04 	bl	8008e6c <pinctrl_lookup_state>
	if (ret < 0) {
 8005664:	2800      	cmp	r0, #0
 8005666:	db57      	blt.n	8005718 <spi_stm32_init+0xe8>
	return pinctrl_apply_state_direct(config, state);
 8005668:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
 800566a:	463a      	mov	r2, r7
 800566c:	7919      	ldrb	r1, [r3, #4]
 800566e:	6818      	ldr	r0, [r3, #0]
 8005670:	f003 fc20 	bl	8008eb4 <pinctrl_configure_pins>
	}

	if (!spi_stm32_is_subghzspi(dev)) {
		/* Configure dt provided device signals when available */
		err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
		if (err < 0) {
 8005674:	2800      	cmp	r0, #0
 8005676:	db4f      	blt.n	8005718 <spi_stm32_init+0xe8>
#ifdef CONFIG_SPI_STM32_INTERRUPT
	cfg->irq_config(dev);
#endif

#ifdef CONFIG_SPI_STM32_DMA
	if ((data->dma_rx.dma_dev != NULL) &&
 8005678:	f8d5 0080 	ldr.w	r0, [r5, #128]	; 0x80
 800567c:	b118      	cbz	r0, 8005686 <spi_stm32_init+0x56>
 800567e:	f007 fd63 	bl	800d148 <z_device_is_ready>
 8005682:	2800      	cmp	r0, #0
 8005684:	d042      	beq.n	800570c <spi_stm32_init+0xdc>
				!device_is_ready(data->dma_rx.dma_dev)) {
		LOG_ERR("%s device not ready", data->dma_rx.dma_dev->name);
		return -ENODEV;
	}

	if ((data->dma_tx.dma_dev != NULL) &&
 8005686:	f8d5 00cc 	ldr.w	r0, [r5, #204]	; 0xcc
 800568a:	b118      	cbz	r0, 8005694 <spi_stm32_init+0x64>
 800568c:	f007 fd5c 	bl	800d148 <z_device_is_ready>
 8005690:	2800      	cmp	r0, #0
 8005692:	d03b      	beq.n	800570c <spi_stm32_init+0xdc>
	for (cs_gpio = ctx->cs_gpios; cs_gpio < &ctx->cs_gpios[ctx->num_cs_gpios]; cs_gpio++) {
 8005694:	e9d5 4302 	ldrd	r4, r3, [r5, #8]
 8005698:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 800569c:	429c      	cmp	r4, r3
 800569e:	d240      	bcs.n	8005722 <spi_stm32_init+0xf2>
 80056a0:	3408      	adds	r4, #8
		data->invert |= (gpio_port_pins_t)BIT(pin);
 80056a2:	f04f 0801 	mov.w	r8, #1
 80056a6:	e02a      	b.n	80056fe <spi_stm32_init+0xce>
 80056a8:	f854 0c08 	ldr.w	r0, [r4, #-8]
 80056ac:	f814 1c04 	ldrb.w	r1, [r4, #-4]
 80056b0:	f814 3c03 	ldrb.w	r3, [r4, #-3]
	struct gpio_driver_data *data =
 80056b4:	f8d0 e010 	ldr.w	lr, [r0, #16]
	const struct gpio_driver_api *api =
 80056b8:	f8d0 9008 	ldr.w	r9, [r0, #8]
		data->invert |= (gpio_port_pins_t)BIT(pin);
 80056bc:	f8de c000 	ldr.w	ip, [lr]
	return api->pin_configure(port, pin, flags);
 80056c0:	f8d9 9000 	ldr.w	r9, [r9]
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
 80056c4:	07da      	lsls	r2, r3, #31
	return gpio_pin_configure(spec->port,
 80056c6:	bf54      	ite	pl
 80056c8:	f443 53b0 	orrpl.w	r3, r3, #5632	; 0x1600
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
 80056cc:	f483 53d0 	eormi.w	r3, r3, #6656	; 0x1a00
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
 80056d0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
		data->invert |= (gpio_port_pins_t)BIT(pin);
 80056d4:	fa08 fa01 	lsl.w	sl, r8, r1
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 80056d8:	07db      	lsls	r3, r3, #31
		data->invert |= (gpio_port_pins_t)BIT(pin);
 80056da:	bf4c      	ite	mi
 80056dc:	ea4c 030a 	orrmi.w	r3, ip, sl
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 80056e0:	ea2c 030a 	bicpl.w	r3, ip, sl
 80056e4:	f8ce 3000 	str.w	r3, [lr]
	return api->pin_configure(port, pin, flags);
 80056e8:	47c8      	blx	r9
		if (ret < 0) {
 80056ea:	2800      	cmp	r0, #0
	for (cs_gpio = ctx->cs_gpios; cs_gpio < &ctx->cs_gpios[ctx->num_cs_gpios]; cs_gpio++) {
 80056ec:	f104 0408 	add.w	r4, r4, #8
		if (ret < 0) {
 80056f0:	db12      	blt.n	8005718 <spi_stm32_init+0xe8>
	for (cs_gpio = ctx->cs_gpios; cs_gpio < &ctx->cs_gpios[ctx->num_cs_gpios]; cs_gpio++) {
 80056f2:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
 80056f6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80056fa:	429e      	cmp	r6, r3
 80056fc:	d211      	bcs.n	8005722 <spi_stm32_init+0xf2>
		if (!device_is_ready(cs_gpio->port)) {
 80056fe:	f854 0c08 	ldr.w	r0, [r4, #-8]
	if (z_syscall_trap()) {
		/* coverity[OVERRUN] */
		return (bool) arch_syscall_invoke1(*(uintptr_t *)&dev, K_SYSCALL_DEVICE_IS_READY);
	}
#endif
	compiler_barrier();
 8005702:	4626      	mov	r6, r4
 8005704:	f007 fd20 	bl	800d148 <z_device_is_ready>
 8005708:	2800      	cmp	r0, #0
 800570a:	d1cd      	bne.n	80056a8 <spi_stm32_init+0x78>
		return -ENODEV;
 800570c:	f06f 0712 	mvn.w	r7, #18
	}

	spi_context_unlock_unconditionally(&data->ctx);

	return 0;
}
 8005710:	4638      	mov	r0, r7
 8005712:	b002      	add	sp, #8
 8005714:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if (err < 0) {
 8005718:	4607      	mov	r7, r0
}
 800571a:	4638      	mov	r0, r7
 800571c:	b002      	add	sp, #8
 800571e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
 8005722:	682b      	ldr	r3, [r5, #0]
 8005724:	b1a3      	cbz	r3, 8005750 <spi_stm32_init+0x120>
 8005726:	689b      	ldr	r3, [r3, #8]
 8005728:	b193      	cbz	r3, 8005750 <spi_stm32_init+0x120>
 800572a:	681a      	ldr	r2, [r3, #0]
 800572c:	b182      	cbz	r2, 8005750 <spi_stm32_init+0x120>
			k_busy_wait(ctx->config->cs->delay);
 800572e:	6898      	ldr	r0, [r3, #8]
	z_impl_k_busy_wait(usec_to_wait);
 8005730:	f009 fa22 	bl	800eb78 <z_impl_k_busy_wait>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
 8005734:	682b      	ldr	r3, [r5, #0]
 8005736:	689b      	ldr	r3, [r3, #8]
	return gpio_pin_set(spec->port, spec->pin, value);
 8005738:	6818      	ldr	r0, [r3, #0]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 800573a:	791a      	ldrb	r2, [r3, #4]
 800573c:	6903      	ldr	r3, [r0, #16]
 800573e:	2101      	movs	r1, #1
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4091      	lsls	r1, r2
 8005744:	4219      	tst	r1, r3
	return api->port_set_bits_raw(port, pins);
 8005746:	6883      	ldr	r3, [r0, #8]
 8005748:	bf14      	ite	ne
 800574a:	68db      	ldrne	r3, [r3, #12]
	return api->port_clear_bits_raw(port, pins);
 800574c:	691b      	ldreq	r3, [r3, #16]
 800574e:	4798      	blx	r3
	if (!k_sem_count_get(&ctx->lock)) {
 8005750:	69ab      	ldr	r3, [r5, #24]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d1dc      	bne.n	8005710 <spi_stm32_init+0xe0>
		ctx->owner = NULL;
 8005756:	606b      	str	r3, [r5, #4]
	z_impl_k_sem_give(sem);
 8005758:	f105 0010 	add.w	r0, r5, #16
 800575c:	f008 f8a6 	bl	800d8ac <z_impl_k_sem_give>
 8005760:	4638      	mov	r0, r7
 8005762:	b002      	add	sp, #8
 8005764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		return -EIO;
 8005768:	f06f 0704 	mvn.w	r7, #4
 800576c:	e7d0      	b.n	8005710 <spi_stm32_init+0xe0>
 800576e:	bf00      	nop
 8005770:	08011468 	.word	0x08011468

08005774 <timer_work_handler>:
/* TODO: Use Non-volatile memory for backup */
static volatile uint32_t backup_reg[2];

static void timer_work_handler(struct k_work *work)
{
	TimerIrqHandler();
 8005774:	f000 bee6 	b.w	8006544 <TimerIrqHandler>

08005778 <timer_callback>:

static void timer_callback(struct k_timer *_timer)
{
	ARG_UNUSED(_timer);

	k_work_submit(&timer_work);
 8005778:	4801      	ldr	r0, [pc, #4]	; (8005780 <timer_callback+0x8>)
 800577a:	f008 ba61 	b.w	800dc40 <k_work_submit>
 800577e:	bf00      	nop
 8005780:	2000025c 	.word	0x2000025c

08005784 <RtcGetTimerValue>:
	/* Return in seconds */
	return now / MSEC_PER_SEC;
}

uint32_t RtcGetTimerValue(void)
{
 8005784:	b508      	push	{r3, lr}
	return z_impl_k_uptime_ticks();
 8005786:	f009 f9df 	bl	800eb48 <z_impl_k_uptime_ticks>
	if (div_ratio) {
		t += off;
		if (result32 && (t < BIT64(32))) {
			return ((uint32_t)t) / (from_hz / to_hz);
		} else {
			return t / ((uint64_t)from_hz / to_hz);
 800578a:	220a      	movs	r2, #10
 800578c:	2300      	movs	r3, #0
 800578e:	f7fb f9f5 	bl	8000b7c <__aeabi_uldivmod>
	return k_uptime_get_32();
}
 8005792:	bd08      	pop	{r3, pc}

08005794 <RtcGetTimerElapsedTime>:

uint32_t RtcGetTimerElapsedTime(void)
{
 8005794:	b508      	push	{r3, lr}
 8005796:	f009 f9d7 	bl	800eb48 <z_impl_k_uptime_ticks>
 800579a:	220a      	movs	r2, #10
 800579c:	2300      	movs	r3, #0
 800579e:	f7fb f9ed 	bl	8000b7c <__aeabi_uldivmod>
	return (k_uptime_get_32() - saved_time);
 80057a2:	4b02      	ldr	r3, [pc, #8]	; (80057ac <RtcGetTimerElapsedTime+0x18>)
 80057a4:	681b      	ldr	r3, [r3, #0]
}
 80057a6:	1ac0      	subs	r0, r0, r3
 80057a8:	bd08      	pop	{r3, pc}
 80057aa:	bf00      	nop
 80057ac:	20000fb8 	.word	0x20000fb8

080057b0 <RtcGetMinimumTimeout>:

uint32_t RtcGetMinimumTimeout(void)
{
	return 1;
}
 80057b0:	2001      	movs	r0, #1
 80057b2:	4770      	bx	lr

080057b4 <RtcStopAlarm>:
	z_impl_k_timer_stop(timer);
 80057b4:	4801      	ldr	r0, [pc, #4]	; (80057bc <RtcStopAlarm+0x8>)
 80057b6:	f009 baa7 	b.w	800ed08 <z_impl_k_timer_stop>
 80057ba:	bf00      	nop
 80057bc:	20000728 	.word	0x20000728

080057c0 <RtcSetAlarm>:
{
	k_timer_stop(&lora_timer);
}

void RtcSetAlarm(uint32_t timeout)
{
 80057c0:	b530      	push	{r4, r5, lr}
		}
	} else if (mul_ratio) {
		if (result32) {
			return ((uint32_t)t) * (to_hz / from_hz);
		} else {
			return t * ((uint64_t)to_hz / from_hz);
 80057c2:	220a      	movs	r2, #10
 80057c4:	b083      	sub	sp, #12
 80057c6:	fba0 2302 	umull	r2, r3, r0, r2
 80057ca:	2400      	movs	r4, #0
 80057cc:	2500      	movs	r5, #0
	z_impl_k_timer_start(timer, duration, period);
 80057ce:	4803      	ldr	r0, [pc, #12]	; (80057dc <RtcSetAlarm+0x1c>)
 80057d0:	e9cd 4500 	strd	r4, r5, [sp]
 80057d4:	f009 fa40 	bl	800ec58 <z_impl_k_timer_start>
	k_timer_start(&lora_timer, K_MSEC(timeout), K_NO_WAIT);
}
 80057d8:	b003      	add	sp, #12
 80057da:	bd30      	pop	{r4, r5, pc}
 80057dc:	20000728 	.word	0x20000728

080057e0 <RtcSetTimerContext>:

uint32_t RtcSetTimerContext(void)
{
 80057e0:	b508      	push	{r3, lr}
	return z_impl_k_uptime_ticks();
 80057e2:	f009 f9b1 	bl	800eb48 <z_impl_k_uptime_ticks>
			return t / ((uint64_t)from_hz / to_hz);
 80057e6:	220a      	movs	r2, #10
 80057e8:	2300      	movs	r3, #0
 80057ea:	f7fb f9c7 	bl	8000b7c <__aeabi_uldivmod>
	saved_time = k_uptime_get_32();
 80057ee:	4b01      	ldr	r3, [pc, #4]	; (80057f4 <RtcSetTimerContext+0x14>)
 80057f0:	6018      	str	r0, [r3, #0]

	return saved_time;
}
 80057f2:	bd08      	pop	{r3, pc}
 80057f4:	20000fb8 	.word	0x20000fb8

080057f8 <RtcGetTimerContext>:

/* For us, 1 tick = 1 milli second. So no need to do any conversion here */
uint32_t RtcGetTimerContext(void)
{
	return saved_time;
 80057f8:	4b01      	ldr	r3, [pc, #4]	; (8005800 <RtcGetTimerContext+0x8>)
}
 80057fa:	6818      	ldr	r0, [r3, #0]
 80057fc:	4770      	bx	lr
 80057fe:	bf00      	nop
 8005800:	20000fb8 	.word	0x20000fb8

08005804 <DelayMsMcu>:
			return t * ((uint64_t)to_hz / from_hz);
 8005804:	210a      	movs	r1, #10
 8005806:	fba0 0101 	umull	r0, r1, r0, r1
	return z_impl_k_sleep(timeout);
 800580a:	f008 befd 	b.w	800e608 <z_impl_k_sleep>
 800580e:	bf00      	nop

08005810 <RtcMs2Tick>:
}

uint32_t RtcMs2Tick(uint32_t milliseconds)
{
	return milliseconds;
}
 8005810:	4770      	bx	lr
 8005812:	bf00      	nop

08005814 <RtcTick2Ms>:
 8005814:	4770      	bx	lr
 8005816:	bf00      	nop

08005818 <BoardCriticalSectionBegin>:
	__asm__ volatile(
 8005818:	f04f 0210 	mov.w	r2, #16
 800581c:	f3ef 8311 	mrs	r3, BASEPRI
 8005820:	f382 8812 	msr	BASEPRI_MAX, r2
 8005824:	f3bf 8f6f 	isb	sy
	return tick;
}

void BoardCriticalSectionBegin(uint32_t *mask)
{
	*mask = irq_lock();
 8005828:	6003      	str	r3, [r0, #0]
}
 800582a:	4770      	bx	lr

0800582c <BoardCriticalSectionEnd>:
	__asm__ volatile(
 800582c:	6803      	ldr	r3, [r0, #0]
 800582e:	f383 8811 	msr	BASEPRI, r3
 8005832:	f3bf 8f6f 	isb	sy

void BoardCriticalSectionEnd(uint32_t *mask)
{
	irq_unlock(*mask);
}
 8005836:	4770      	bx	lr

08005838 <sx12xx_ev_rx_error_timeout>:
}

static void sx12xx_ev_rx_error_timeout(void)
{
    LOG_DBG("Receive timeout/error");
    struct k_poll_signal *sig = dev_data.operation_done;
 8005838:	4b07      	ldr	r3, [pc, #28]	; (8005858 <sx12xx_ev_rx_error_timeout+0x20>)

    /* Receiving in asynchronous mode */
    if (dev_data.async_rx_error_timeout_cb) {
 800583a:	68da      	ldr	r2, [r3, #12]
{
 800583c:	b510      	push	{r4, lr}
    struct k_poll_signal *sig = dev_data.operation_done;
 800583e:	685c      	ldr	r4, [r3, #4]
    if (dev_data.async_rx_error_timeout_cb) {
 8005840:	b10a      	cbz	r2, 8005846 <sx12xx_ev_rx_error_timeout+0xe>
        /* Run the callback */
        dev_data.async_rx_error_timeout_cb(dev_data.dev);
 8005842:	6818      	ldr	r0, [r3, #0]
 8005844:	4790      	blx	r2
    }

    /* Raise signal if provided */
    if (sig) {
 8005846:	b12c      	cbz	r4, 8005854 <sx12xx_ev_rx_error_timeout+0x1c>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&sig, *(uintptr_t *)&result, K_SYSCALL_K_POLL_SIGNAL_RAISE);
	}
#endif
	compiler_barrier();
	return z_impl_k_poll_signal_raise(sig, result);
 8005848:	2100      	movs	r1, #0
 800584a:	4620      	mov	r0, r4
        k_poll_signal_raise(sig, 0);
    }
}
 800584c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005850:	f009 bd68 	b.w	800f324 <z_impl_k_poll_signal_raise>
 8005854:	bd10      	pop	{r4, pc}
 8005856:	bf00      	nop
 8005858:	20000fbc 	.word	0x20000fbc

0800585c <sx12xx_ev_rx_done>:
{
 800585c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (dev_data.async_rx_cb) {
 8005860:	4c27      	ldr	r4, [pc, #156]	; (8005900 <sx12xx_ev_rx_done+0xa4>)
 8005862:	68a5      	ldr	r5, [r4, #8]
{
 8005864:	468c      	mov	ip, r1
 8005866:	b084      	sub	sp, #16
 8005868:	4601      	mov	r1, r0
 800586a:	4617      	mov	r7, r2
 800586c:	461e      	mov	r6, r3
	if (dev_data.async_rx_cb) {
 800586e:	b165      	cbz	r5, 800588a <sx12xx_ev_rx_done+0x2e>
		dev_data.async_rx_cb(dev_data.dev, payload, size, rssi, snr);
 8005870:	6820      	ldr	r0, [r4, #0]
 8005872:	9300      	str	r3, [sp, #0]
 8005874:	4613      	mov	r3, r2
 8005876:	4662      	mov	r2, ip
 8005878:	47a8      	blx	r5
		Radio.Rx(0);
 800587a:	4b22      	ldr	r3, [pc, #136]	; (8005904 <sx12xx_ev_rx_done+0xa8>)
 800587c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800587e:	9303      	str	r3, [sp, #12]
 8005880:	2000      	movs	r0, #0
}
 8005882:	b004      	add	sp, #16
 8005884:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		Radio.Rx(0);
 8005888:	4718      	bx	r3
	return __atomic_compare_exchange_n(target, &old_value, new_value,
 800588a:	f104 0544 	add.w	r5, r4, #68	; 0x44
 800588e:	2302      	movs	r3, #2
	struct k_poll_signal *sig = dev_data.operation_done;
 8005890:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8005894:	f3bf 8f5b 	dmb	ish
 8005898:	e855 2f00 	ldrex	r2, [r5]
 800589c:	2a01      	cmp	r2, #1
 800589e:	d103      	bne.n	80058a8 <sx12xx_ev_rx_done+0x4c>
 80058a0:	e845 3000 	strex	r0, r3, [r5]
 80058a4:	2800      	cmp	r0, #0
 80058a6:	d1f7      	bne.n	8005898 <sx12xx_ev_rx_done+0x3c>
 80058a8:	f3bf 8f5b 	dmb	ish
	if (!atomic_cas(&dev_data.modem_usage, STATE_BUSY, STATE_CLEANUP)) {
 80058ac:	d125      	bne.n	80058fa <sx12xx_ev_rx_done+0x9e>
	if (size < *dev_data.rx_params.size) {
 80058ae:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80058b0:	781a      	ldrb	r2, [r3, #0]
 80058b2:	4562      	cmp	r2, ip
 80058b4:	d903      	bls.n	80058be <sx12xx_ev_rx_done+0x62>
		*dev_data.rx_params.size = size;
 80058b6:	f883 c000 	strb.w	ip, [r3]
	memcpy(dev_data.rx_params.buf, payload,
 80058ba:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80058bc:	781a      	ldrb	r2, [r3, #0]
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
 80058be:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80058c0:	f00b fa36 	bl	8010d30 <memcpy>
	if (dev_data.rx_params.rssi) {
 80058c4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80058c6:	b103      	cbz	r3, 80058ca <sx12xx_ev_rx_done+0x6e>
		*dev_data.rx_params.rssi = rssi;
 80058c8:	801f      	strh	r7, [r3, #0]
	if (dev_data.rx_params.snr) {
 80058ca:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80058cc:	b103      	cbz	r3, 80058d0 <sx12xx_ev_rx_done+0x74>
		*dev_data.rx_params.snr = snr;
 80058ce:	701e      	strb	r6, [r3, #0]
	Radio.Sleep();
 80058d0:	4b0c      	ldr	r3, [pc, #48]	; (8005904 <sx12xx_ev_rx_done+0xa8>)
 80058d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058d4:	4798      	blx	r3
	dev_data.operation_done = NULL;
 80058d6:	2100      	movs	r1, #0
 80058d8:	6061      	str	r1, [r4, #4]
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 80058da:	f3bf 8f5b 	dmb	ish
 80058de:	e855 3f00 	ldrex	r3, [r5]
 80058e2:	e845 1200 	strex	r2, r1, [r5]
 80058e6:	2a00      	cmp	r2, #0
 80058e8:	d1f9      	bne.n	80058de <sx12xx_ev_rx_done+0x82>
 80058ea:	f3bf 8f5b 	dmb	ish
 80058ee:	4640      	mov	r0, r8
}
 80058f0:	b004      	add	sp, #16
 80058f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80058f6:	f009 bd15 	b.w	800f324 <z_impl_k_poll_signal_raise>
 80058fa:	b004      	add	sp, #16
 80058fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005900:	20000fbc 	.word	0x20000fbc
 8005904:	08011eac 	.word	0x08011eac

08005908 <sx12xx_ev_tx_done>:
{
 8005908:	b570      	push	{r4, r5, r6, lr}
	struct k_poll_signal *sig = dev_data.operation_done;
 800590a:	4d14      	ldr	r5, [pc, #80]	; (800595c <sx12xx_ev_tx_done+0x54>)
	return __atomic_compare_exchange_n(target, &old_value, new_value,
 800590c:	2302      	movs	r3, #2
 800590e:	f105 0444 	add.w	r4, r5, #68	; 0x44
 8005912:	686e      	ldr	r6, [r5, #4]
 8005914:	f3bf 8f5b 	dmb	ish
 8005918:	e854 2f00 	ldrex	r2, [r4]
 800591c:	2a01      	cmp	r2, #1
 800591e:	d103      	bne.n	8005928 <sx12xx_ev_tx_done+0x20>
 8005920:	e844 3100 	strex	r1, r3, [r4]
 8005924:	2900      	cmp	r1, #0
 8005926:	d1f7      	bne.n	8005918 <sx12xx_ev_tx_done+0x10>
 8005928:	f3bf 8f5b 	dmb	ish
	if (!atomic_cas(&data->modem_usage, STATE_BUSY, STATE_CLEANUP)) {
 800592c:	d114      	bne.n	8005958 <sx12xx_ev_tx_done+0x50>
	Radio.Sleep();
 800592e:	4b0c      	ldr	r3, [pc, #48]	; (8005960 <sx12xx_ev_tx_done+0x58>)
 8005930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005932:	4798      	blx	r3
	data->operation_done = NULL;
 8005934:	2100      	movs	r1, #0
 8005936:	6069      	str	r1, [r5, #4]
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 8005938:	f3bf 8f5b 	dmb	ish
 800593c:	e854 3f00 	ldrex	r3, [r4]
 8005940:	e844 1200 	strex	r2, r1, [r4]
 8005944:	2a00      	cmp	r2, #0
 8005946:	d1f9      	bne.n	800593c <sx12xx_ev_tx_done+0x34>
 8005948:	f3bf 8f5b 	dmb	ish
		if (sig) {
 800594c:	b126      	cbz	r6, 8005958 <sx12xx_ev_tx_done+0x50>
 800594e:	4630      	mov	r0, r6
}
 8005950:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005954:	f009 bce6 	b.w	800f324 <z_impl_k_poll_signal_raise>
 8005958:	bd70      	pop	{r4, r5, r6, pc}
 800595a:	bf00      	nop
 800595c:	20000fbc 	.word	0x20000fbc
 8005960:	08011eac 	.word	0x08011eac

08005964 <sx12xx_ev_tx_timed_out>:
{
 8005964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct k_poll_signal *sig = dev_data.operation_done;
 8005966:	4c15      	ldr	r4, [pc, #84]	; (80059bc <sx12xx_ev_tx_timed_out+0x58>)
    dev_data.events.TxTimeout = NULL;
 8005968:	2600      	movs	r6, #0
 800596a:	6166      	str	r6, [r4, #20]
	return __atomic_compare_exchange_n(target, &old_value, new_value,
 800596c:	f104 0544 	add.w	r5, r4, #68	; 0x44
 8005970:	2302      	movs	r3, #2
	struct k_poll_signal *sig = dev_data.operation_done;
 8005972:	6867      	ldr	r7, [r4, #4]
 8005974:	f3bf 8f5b 	dmb	ish
 8005978:	e855 2f00 	ldrex	r2, [r5]
 800597c:	2a01      	cmp	r2, #1
 800597e:	d103      	bne.n	8005988 <sx12xx_ev_tx_timed_out+0x24>
 8005980:	e845 3100 	strex	r1, r3, [r5]
 8005984:	2900      	cmp	r1, #0
 8005986:	d1f7      	bne.n	8005978 <sx12xx_ev_tx_timed_out+0x14>
 8005988:	f3bf 8f5b 	dmb	ish
	if (!atomic_cas(&data->modem_usage, STATE_BUSY, STATE_CLEANUP)) {
 800598c:	d114      	bne.n	80059b8 <sx12xx_ev_tx_timed_out+0x54>
	Radio.Sleep();
 800598e:	4b0c      	ldr	r3, [pc, #48]	; (80059c0 <sx12xx_ev_tx_timed_out+0x5c>)
 8005990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005992:	4798      	blx	r3
	data->operation_done = NULL;
 8005994:	6066      	str	r6, [r4, #4]
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 8005996:	f3bf 8f5b 	dmb	ish
 800599a:	e855 3f00 	ldrex	r3, [r5]
 800599e:	e845 6200 	strex	r2, r6, [r5]
 80059a2:	2a00      	cmp	r2, #0
 80059a4:	d1f9      	bne.n	800599a <sx12xx_ev_tx_timed_out+0x36>
 80059a6:	f3bf 8f5b 	dmb	ish
		if (sig) {
 80059aa:	b12f      	cbz	r7, 80059b8 <sx12xx_ev_tx_timed_out+0x54>
 80059ac:	4631      	mov	r1, r6
 80059ae:	4638      	mov	r0, r7
}
 80059b0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80059b4:	f009 bcb6 	b.w	800f324 <z_impl_k_poll_signal_raise>
 80059b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80059ba:	bf00      	nop
 80059bc:	20000fbc 	.word	0x20000fbc
 80059c0:	08011eac 	.word	0x08011eac

080059c4 <__sx12xx_configure_pin>:
{
 80059c4:	b570      	push	{r4, r5, r6, lr}
 80059c6:	4605      	mov	r5, r0
 80059c8:	4616      	mov	r6, r2
 80059ca:	4608      	mov	r0, r1
 80059cc:	461c      	mov	r4, r3
	return z_impl_device_get_binding(name);
 80059ce:	f007 fb87 	bl	800d0e0 <z_impl_device_get_binding>
	*dev = device_get_binding(controller);
 80059d2:	6028      	str	r0, [r5, #0]
	if (!(*dev)) {
 80059d4:	b300      	cbz	r0, 8005a18 <__sx12xx_configure_pin+0x54>
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
 80059d6:	04e2      	lsls	r2, r4, #19
	const struct gpio_driver_api *api =
 80059d8:	6881      	ldr	r1, [r0, #8]
	struct gpio_driver_data *data =
 80059da:	6905      	ldr	r5, [r0, #16]
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
 80059dc:	d506      	bpl.n	80059ec <__sx12xx_configure_pin+0x28>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
 80059de:	f414 6f40 	tst.w	r4, #3072	; 0xc00
 80059e2:	d003      	beq.n	80059ec <__sx12xx_configure_pin+0x28>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
 80059e4:	07e3      	lsls	r3, r4, #31
 80059e6:	d50f      	bpl.n	8005a08 <__sx12xx_configure_pin+0x44>
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
 80059e8:	f484 6440 	eor.w	r4, r4, #3072	; 0xc00
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
 80059ec:	f424 5280 	bic.w	r2, r4, #4096	; 0x1000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 80059f0:	07e4      	lsls	r4, r4, #31
		data->invert |= (gpio_port_pins_t)BIT(pin);
 80059f2:	682b      	ldr	r3, [r5, #0]
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 80059f4:	d50b      	bpl.n	8005a0e <__sx12xx_configure_pin+0x4a>
		data->invert |= (gpio_port_pins_t)BIT(pin);
 80059f6:	2401      	movs	r4, #1
 80059f8:	40b4      	lsls	r4, r6
 80059fa:	4323      	orrs	r3, r4
 80059fc:	602b      	str	r3, [r5, #0]
	return api->pin_configure(port, pin, flags);
 80059fe:	680b      	ldr	r3, [r1, #0]
 8005a00:	4631      	mov	r1, r6
}
 8005a02:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005a06:	4718      	bx	r3
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
 8005a08:	682b      	ldr	r3, [r5, #0]
 8005a0a:	f424 5280 	bic.w	r2, r4, #4096	; 0x1000
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 8005a0e:	2401      	movs	r4, #1
 8005a10:	40b4      	lsls	r4, r6
 8005a12:	ea23 0304 	bic.w	r3, r3, r4
 8005a16:	e7f1      	b.n	80059fc <__sx12xx_configure_pin+0x38>
 8005a18:	f06f 0004 	mvn.w	r0, #4
 8005a1c:	bd70      	pop	{r4, r5, r6, pc}
 8005a1e:	bf00      	nop

08005a20 <sx12xx_lora_send>:

int sx12xx_lora_send(const struct device *dev, uint8_t *data,
		     uint32_t data_len)
{
 8005a20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		&done);
	uint32_t air_time;
	int ret;

	/* Validate that we have a TX configuration */
	if (!dev_data.tx_cfg.frequency) {
 8005a24:	4d41      	ldr	r5, [pc, #260]	; (8005b2c <sx12xx_lora_send+0x10c>)
{
 8005a26:	b08e      	sub	sp, #56	; 0x38
 8005a28:	468a      	mov	sl, r1
	if (!dev_data.tx_cfg.frequency) {
 8005a2a:	6b69      	ldr	r1, [r5, #52]	; 0x34
	struct k_poll_signal done = K_POLL_SIGNAL_INITIALIZER(done);
 8005a2c:	2400      	movs	r4, #0
 8005a2e:	ab05      	add	r3, sp, #20
	struct k_poll_event evt = K_POLL_EVENT_INITIALIZER(
 8005a30:	2701      	movs	r7, #1
 8005a32:	940c      	str	r4, [sp, #48]	; 0x30
	struct k_poll_signal done = K_POLL_SIGNAL_INITIALIZER(done);
 8005a34:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8005a38:	e9cd 4407 	strd	r4, r4, [sp, #28]
	struct k_poll_event evt = K_POLL_EVENT_INITIALIZER(
 8005a3c:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 8005a40:	940b      	str	r4, [sp, #44]	; 0x2c
 8005a42:	930d      	str	r3, [sp, #52]	; 0x34
 8005a44:	f88d 7031 	strb.w	r7, [sp, #49]	; 0x31
	if (!dev_data.tx_cfg.frequency) {
 8005a48:	2900      	cmp	r1, #0
 8005a4a:	d068      	beq.n	8005b1e <sx12xx_lora_send+0xfe>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
 8005a4c:	f3bf 8f5b 	dmb	ish
 8005a50:	f105 0844 	add.w	r8, r5, #68	; 0x44
 8005a54:	e858 1f00 	ldrex	r1, [r8]
 8005a58:	42a1      	cmp	r1, r4
 8005a5a:	d103      	bne.n	8005a64 <sx12xx_lora_send+0x44>
 8005a5c:	e848 7000 	strex	r0, r7, [r8]
 8005a60:	2800      	cmp	r0, #0
 8005a62:	d1f7      	bne.n	8005a54 <sx12xx_lora_send+0x34>
 8005a64:	f3bf 8f5b 	dmb	ish

int sx12xx_lora_send_async(const struct device *dev, uint8_t *data,
			   uint32_t data_len, struct k_poll_signal *async)
{
	/* Ensure available, freed by sx12xx_ev_tx_done */
	if (!modem_acquire(&dev_data)) {
 8005a68:	d15c      	bne.n	8005b24 <sx12xx_lora_send+0x104>
	}

	/* Store signal */
	dev_data.operation_done = async;

	Radio.SetMaxPayloadLength(MODEM_LORA, data_len);
 8005a6a:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 8005b30 <sx12xx_lora_send+0x110>
	dev_data.operation_done = async;
 8005a6e:	606b      	str	r3, [r5, #4]
	Radio.SetMaxPayloadLength(MODEM_LORA, data_len);
 8005a70:	b2d6      	uxtb	r6, r2
 8005a72:	f8d9 3054 	ldr.w	r3, [r9, #84]	; 0x54
 8005a76:	4631      	mov	r1, r6
 8005a78:	4638      	mov	r0, r7
 8005a7a:	4798      	blx	r3

	Radio.Send(data, data_len);
 8005a7c:	f8d9 3028 	ldr.w	r3, [r9, #40]	; 0x28
 8005a80:	4650      	mov	r0, sl
 8005a82:	4631      	mov	r1, r6
 8005a84:	4798      	blx	r3
	air_time = Radio.TimeOnAir(MODEM_LORA,
 8005a86:	f895 303f 	ldrb.w	r3, [r5, #63]	; 0x3f
 8005a8a:	9301      	str	r3, [sp, #4]
 8005a8c:	8fab      	ldrh	r3, [r5, #60]	; 0x3c
 8005a8e:	f895 2039 	ldrb.w	r2, [r5, #57]	; 0x39
 8005a92:	9300      	str	r3, [sp, #0]
 8005a94:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005a98:	f895 303a 	ldrb.w	r3, [r5, #58]	; 0x3a
 8005a9c:	f8d9 6024 	ldr.w	r6, [r9, #36]	; 0x24
 8005aa0:	f895 1038 	ldrb.w	r1, [r5, #56]	; 0x38
 8005aa4:	4638      	mov	r0, r7
 8005aa6:	47b0      	blx	r6
 8005aa8:	220a      	movs	r2, #10
	ret = k_poll(&evt, 1, K_MSEC(2 * air_time));
 8005aaa:	40b8      	lsls	r0, r7
 8005aac:	fba0 2302 	umull	r2, r3, r0, r2
	return z_impl_k_poll(events, num_events, timeout);
 8005ab0:	4639      	mov	r1, r7
 8005ab2:	a809      	add	r0, sp, #36	; 0x24
 8005ab4:	f009 fb6a 	bl	800f18c <z_impl_k_poll>
	if (ret < 0) {
 8005ab8:	42a0      	cmp	r0, r4
 8005aba:	db03      	blt.n	8005ac4 <sx12xx_lora_send+0xa4>
	return 0;
 8005abc:	4620      	mov	r0, r4
}
 8005abe:	b00e      	add	sp, #56	; 0x38
 8005ac0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ac4:	2302      	movs	r3, #2
 8005ac6:	f3bf 8f5b 	dmb	ish
 8005aca:	e858 2f00 	ldrex	r2, [r8]
 8005ace:	42ba      	cmp	r2, r7
 8005ad0:	d103      	bne.n	8005ada <sx12xx_lora_send+0xba>
 8005ad2:	e848 3100 	strex	r1, r3, [r8]
 8005ad6:	2900      	cmp	r1, #0
 8005ad8:	d1f7      	bne.n	8005aca <sx12xx_lora_send+0xaa>
 8005ada:	f3bf 8f5b 	dmb	ish
 8005ade:	bf0c      	ite	eq
 8005ae0:	463e      	moveq	r6, r7
 8005ae2:	4626      	movne	r6, r4
	if (!atomic_cas(&data->modem_usage, STATE_BUSY, STATE_CLEANUP)) {
 8005ae4:	d111      	bne.n	8005b0a <sx12xx_lora_send+0xea>
	Radio.Sleep();
 8005ae6:	f8d9 302c 	ldr.w	r3, [r9, #44]	; 0x2c
 8005aea:	4798      	blx	r3
	data->operation_done = NULL;
 8005aec:	606c      	str	r4, [r5, #4]
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 8005aee:	f3bf 8f5b 	dmb	ish
 8005af2:	e858 3f00 	ldrex	r3, [r8]
 8005af6:	e848 4200 	strex	r2, r4, [r8]
 8005afa:	2a00      	cmp	r2, #0
 8005afc:	d1f9      	bne.n	8005af2 <sx12xx_lora_send+0xd2>
 8005afe:	f3bf 8f5b 	dmb	ish
	return 0;
 8005b02:	4620      	mov	r0, r4
}
 8005b04:	b00e      	add	sp, #56	; 0x38
 8005b06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b0a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005b0e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005b12:	4639      	mov	r1, r7
 8005b14:	a809      	add	r0, sp, #36	; 0x24
 8005b16:	f009 fb39 	bl	800f18c <z_impl_k_poll>
	return 0;
 8005b1a:	4630      	mov	r0, r6
 8005b1c:	e7cf      	b.n	8005abe <sx12xx_lora_send+0x9e>
		return -EINVAL;
 8005b1e:	f06f 0015 	mvn.w	r0, #21
 8005b22:	e7cc      	b.n	8005abe <sx12xx_lora_send+0x9e>
		return -EBUSY;
 8005b24:	f06f 000f 	mvn.w	r0, #15
 8005b28:	e7c9      	b.n	8005abe <sx12xx_lora_send+0x9e>
 8005b2a:	bf00      	nop
 8005b2c:	20000fbc 	.word	0x20000fbc
 8005b30:	08011eac 	.word	0x08011eac

08005b34 <sx12xx_lora_send_async>:
{
 8005b34:	b570      	push	{r4, r5, r6, lr}
	return __atomic_compare_exchange_n(target, &old_value, new_value,
 8005b36:	4d11      	ldr	r5, [pc, #68]	; (8005b7c <sx12xx_lora_send_async+0x48>)
 8005b38:	f3bf 8f5b 	dmb	ish
 8005b3c:	460e      	mov	r6, r1
 8005b3e:	f105 0444 	add.w	r4, r5, #68	; 0x44
 8005b42:	2001      	movs	r0, #1
 8005b44:	e854 1f00 	ldrex	r1, [r4]
 8005b48:	2900      	cmp	r1, #0
 8005b4a:	d104      	bne.n	8005b56 <sx12xx_lora_send_async+0x22>
 8005b4c:	e844 0c00 	strex	ip, r0, [r4]
 8005b50:	f1bc 0f00 	cmp.w	ip, #0
 8005b54:	d1f6      	bne.n	8005b44 <sx12xx_lora_send_async+0x10>
 8005b56:	f3bf 8f5b 	dmb	ish
	if (!modem_acquire(&dev_data)) {
 8005b5a:	d10b      	bne.n	8005b74 <sx12xx_lora_send_async+0x40>
	dev_data.operation_done = async;
 8005b5c:	606b      	str	r3, [r5, #4]
	Radio.SetMaxPayloadLength(MODEM_LORA, data_len);
 8005b5e:	4d08      	ldr	r5, [pc, #32]	; (8005b80 <sx12xx_lora_send_async+0x4c>)
 8005b60:	b2d4      	uxtb	r4, r2
 8005b62:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8005b64:	4621      	mov	r1, r4
 8005b66:	4798      	blx	r3
	Radio.Send(data, data_len);
 8005b68:	4630      	mov	r0, r6
 8005b6a:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8005b6c:	4621      	mov	r1, r4
 8005b6e:	4798      	blx	r3

	return 0;
 8005b70:	2000      	movs	r0, #0
}
 8005b72:	bd70      	pop	{r4, r5, r6, pc}
		return -EBUSY;
 8005b74:	f06f 000f 	mvn.w	r0, #15
}
 8005b78:	bd70      	pop	{r4, r5, r6, pc}
 8005b7a:	bf00      	nop
 8005b7c:	20000fbc 	.word	0x20000fbc
 8005b80:	08011eac 	.word	0x08011eac

08005b84 <sx12xx_lora_recv>:

int sx12xx_lora_recv(const struct device *dev, uint8_t *data, uint8_t size,
		     k_timeout_t timeout, int16_t *rssi, int8_t *snr)
{
 8005b84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005b88:	b08d      	sub	sp, #52	; 0x34
	struct k_poll_signal done = K_POLL_SIGNAL_INITIALIZER(done);
 8005b8a:	2400      	movs	r4, #0
 8005b8c:	ab03      	add	r3, sp, #12
 8005b8e:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8005b92:	e9cd 4405 	strd	r4, r4, [sp, #20]
	struct k_poll_event evt = K_POLL_EVENT_INITIALIZER(
 8005b96:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8005b9a:	4d34      	ldr	r5, [pc, #208]	; (8005c6c <sx12xx_lora_recv+0xe8>)
 8005b9c:	940a      	str	r4, [sp, #40]	; 0x28
 8005b9e:	2701      	movs	r7, #1
{
 8005ba0:	f88d 2007 	strb.w	r2, [sp, #7]
	struct k_poll_event evt = K_POLL_EVENT_INITIALIZER(
 8005ba4:	9409      	str	r4, [sp, #36]	; 0x24
 8005ba6:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ba8:	f88d 7029 	strb.w	r7, [sp, #41]	; 0x29
 8005bac:	f105 0844 	add.w	r8, r5, #68	; 0x44
 8005bb0:	f3bf 8f5b 	dmb	ish
 8005bb4:	e858 2f00 	ldrex	r2, [r8]
 8005bb8:	42a2      	cmp	r2, r4
 8005bba:	d103      	bne.n	8005bc4 <sx12xx_lora_recv+0x40>
 8005bbc:	e848 7000 	strex	r0, r7, [r8]
 8005bc0:	2800      	cmp	r0, #0
 8005bc2:	d1f7      	bne.n	8005bb4 <sx12xx_lora_recv+0x30>
 8005bc4:	f3bf 8f5b 	dmb	ish
		K_POLL_MODE_NOTIFY_ONLY,
		&done);
	int ret;

	/* Ensure available, decremented by sx12xx_ev_rx_done or on timeout */
	if (!modem_acquire(&dev_data)) {
 8005bc8:	d14d      	bne.n	8005c66 <sx12xx_lora_recv+0xe2>
		return -EBUSY;
	}

	dev_data.async_rx_cb = NULL;
	/* Store operation signal */
	dev_data.operation_done = &done;
 8005bca:	606b      	str	r3, [r5, #4]
	/* Set data output location */
	dev_data.rx_params.buf = data;
	dev_data.rx_params.size = &size;
	dev_data.rx_params.rssi = rssi;
 8005bcc:	9b16      	ldr	r3, [sp, #88]	; 0x58
	dev_data.rx_params.snr = snr;

	Radio.SetMaxPayloadLength(MODEM_LORA, 255);
 8005bce:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 8005c70 <sx12xx_lora_recv+0xec>
	dev_data.rx_params.rssi = rssi;
 8005bd2:	652b      	str	r3, [r5, #80]	; 0x50
	dev_data.rx_params.snr = snr;
 8005bd4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005bd6:	656b      	str	r3, [r5, #84]	; 0x54
	dev_data.rx_params.size = &size;
 8005bd8:	f10d 0307 	add.w	r3, sp, #7
	dev_data.rx_params.buf = data;
 8005bdc:	64a9      	str	r1, [r5, #72]	; 0x48
	dev_data.rx_params.size = &size;
 8005bde:	64eb      	str	r3, [r5, #76]	; 0x4c
	Radio.SetMaxPayloadLength(MODEM_LORA, 255);
 8005be0:	21ff      	movs	r1, #255	; 0xff
 8005be2:	f8d9 3054 	ldr.w	r3, [r9, #84]	; 0x54
	dev_data.async_rx_cb = NULL;
 8005be6:	60ac      	str	r4, [r5, #8]
	Radio.SetMaxPayloadLength(MODEM_LORA, 255);
 8005be8:	4638      	mov	r0, r7
 8005bea:	4798      	blx	r3
	Radio.Rx(0);
 8005bec:	f8d9 3034 	ldr.w	r3, [r9, #52]	; 0x34
 8005bf0:	4620      	mov	r0, r4
 8005bf2:	4798      	blx	r3
 8005bf4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005bf8:	4639      	mov	r1, r7
 8005bfa:	a807      	add	r0, sp, #28
 8005bfc:	f009 fac6 	bl	800f18c <z_impl_k_poll>

	ret = k_poll(&evt, 1, timeout);
	if (ret < 0) {
 8005c00:	1e06      	subs	r6, r0, #0
 8005c02:	db05      	blt.n	8005c10 <sx12xx_lora_recv+0x8c>
		}
		LOG_INF("Receive timeout");
		return ret;
	}

	return size;
 8005c04:	f89d 6007 	ldrb.w	r6, [sp, #7]
}
 8005c08:	4630      	mov	r0, r6
 8005c0a:	b00d      	add	sp, #52	; 0x34
 8005c0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005c10:	2302      	movs	r3, #2
 8005c12:	f3bf 8f5b 	dmb	ish
 8005c16:	e858 2f00 	ldrex	r2, [r8]
 8005c1a:	42ba      	cmp	r2, r7
 8005c1c:	d103      	bne.n	8005c26 <sx12xx_lora_recv+0xa2>
 8005c1e:	e848 3100 	strex	r1, r3, [r8]
 8005c22:	2900      	cmp	r1, #0
 8005c24:	d1f7      	bne.n	8005c16 <sx12xx_lora_recv+0x92>
 8005c26:	f3bf 8f5b 	dmb	ish
	if (!atomic_cas(&data->modem_usage, STATE_BUSY, STATE_CLEANUP)) {
 8005c2a:	d111      	bne.n	8005c50 <sx12xx_lora_recv+0xcc>
	Radio.Sleep();
 8005c2c:	f8d9 302c 	ldr.w	r3, [r9, #44]	; 0x2c
 8005c30:	4798      	blx	r3
	data->operation_done = NULL;
 8005c32:	606c      	str	r4, [r5, #4]
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 8005c34:	f3bf 8f5b 	dmb	ish
 8005c38:	e858 3f00 	ldrex	r3, [r8]
 8005c3c:	e848 4200 	strex	r2, r4, [r8]
 8005c40:	2a00      	cmp	r2, #0
 8005c42:	d1f9      	bne.n	8005c38 <sx12xx_lora_recv+0xb4>
 8005c44:	f3bf 8f5b 	dmb	ish
}
 8005c48:	4630      	mov	r0, r6
 8005c4a:	b00d      	add	sp, #52	; 0x34
 8005c4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005c50:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005c54:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005c58:	4639      	mov	r1, r7
 8005c5a:	a807      	add	r0, sp, #28
 8005c5c:	f009 fa96 	bl	800f18c <z_impl_k_poll>
			return size;
 8005c60:	f89d 6007 	ldrb.w	r6, [sp, #7]
 8005c64:	e7d0      	b.n	8005c08 <sx12xx_lora_recv+0x84>
		return -EBUSY;
 8005c66:	f06f 060f 	mvn.w	r6, #15
 8005c6a:	e7cd      	b.n	8005c08 <sx12xx_lora_recv+0x84>
 8005c6c:	20000fbc 	.word	0x20000fbc
 8005c70:	08011eac 	.word	0x08011eac

08005c74 <sx12xx_lora_recv_async>:

int sx12xx_lora_recv_async(const struct device *dev, lora_recv_cb cb,
  lora_recv_error_timeout_cb error_timeout_cb)
{
 8005c74:	b570      	push	{r4, r5, r6, lr}
 8005c76:	460c      	mov	r4, r1
  if (((error_timeout_cb == NULL) && cb) || (error_timeout_cb && (cb == NULL))) {
 8005c78:	b1ea      	cbz	r2, 8005cb6 <sx12xx_lora_recv_async+0x42>
 8005c7a:	2900      	cmp	r1, #0
 8005c7c:	d03d      	beq.n	8005cfa <sx12xx_lora_recv_async+0x86>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
 8005c7e:	f3bf 8f5b 	dmb	ish
 8005c82:	4b21      	ldr	r3, [pc, #132]	; (8005d08 <sx12xx_lora_recv_async+0x94>)
 8005c84:	2001      	movs	r0, #1
 8005c86:	f103 0144 	add.w	r1, r3, #68	; 0x44
 8005c8a:	e851 5f00 	ldrex	r5, [r1]
 8005c8e:	2d00      	cmp	r5, #0
 8005c90:	d103      	bne.n	8005c9a <sx12xx_lora_recv_async+0x26>
 8005c92:	e841 0600 	strex	r6, r0, [r1]
 8005c96:	2e00      	cmp	r6, #0
 8005c98:	d1f7      	bne.n	8005c8a <sx12xx_lora_recv_async+0x16>
 8005c9a:	f3bf 8f5b 	dmb	ish
		}
		return 0;
	}

	/* Ensure available */
	if (!modem_acquire(&dev_data)) {
 8005c9e:	d12f      	bne.n	8005d00 <sx12xx_lora_recv_async+0x8c>
	/* Store parameters */
	dev_data.async_rx_cb = cb;
   dev_data.async_rx_error_timeout_cb = error_timeout_cb;

	/* Start reception */
	Radio.SetMaxPayloadLength(MODEM_LORA, 255);
 8005ca0:	4d1a      	ldr	r5, [pc, #104]	; (8005d0c <sx12xx_lora_recv_async+0x98>)
   dev_data.async_rx_error_timeout_cb = error_timeout_cb;
 8005ca2:	e9c3 4202 	strd	r4, r2, [r3, #8]
	Radio.SetMaxPayloadLength(MODEM_LORA, 255);
 8005ca6:	21ff      	movs	r1, #255	; 0xff
 8005ca8:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8005caa:	4798      	blx	r3
	Radio.Rx(0);
 8005cac:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8005cae:	2000      	movs	r0, #0
 8005cb0:	4798      	blx	r3

	return 0;
 8005cb2:	2000      	movs	r0, #0
}
 8005cb4:	bd70      	pop	{r4, r5, r6, pc}
  if (((error_timeout_cb == NULL) && cb) || (error_timeout_cb && (cb == NULL))) {
 8005cb6:	bb01      	cbnz	r1, 8005cfa <sx12xx_lora_recv_async+0x86>
 8005cb8:	f3bf 8f5b 	dmb	ish
 8005cbc:	4e12      	ldr	r6, [pc, #72]	; (8005d08 <sx12xx_lora_recv_async+0x94>)
 8005cbe:	2302      	movs	r3, #2
 8005cc0:	f106 0544 	add.w	r5, r6, #68	; 0x44
 8005cc4:	e855 2f00 	ldrex	r2, [r5]
 8005cc8:	2a01      	cmp	r2, #1
 8005cca:	d103      	bne.n	8005cd4 <sx12xx_lora_recv_async+0x60>
 8005ccc:	e845 3100 	strex	r1, r3, [r5]
 8005cd0:	2900      	cmp	r1, #0
 8005cd2:	d1f7      	bne.n	8005cc4 <sx12xx_lora_recv_async+0x50>
 8005cd4:	f3bf 8f5b 	dmb	ish
	if (!atomic_cas(&data->modem_usage, STATE_BUSY, STATE_CLEANUP)) {
 8005cd8:	d10f      	bne.n	8005cfa <sx12xx_lora_recv_async+0x86>
	Radio.Sleep();
 8005cda:	4b0c      	ldr	r3, [pc, #48]	; (8005d0c <sx12xx_lora_recv_async+0x98>)
 8005cdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cde:	4798      	blx	r3
	data->operation_done = NULL;
 8005ce0:	6074      	str	r4, [r6, #4]
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 8005ce2:	f3bf 8f5b 	dmb	ish
 8005ce6:	e855 3f00 	ldrex	r3, [r5]
 8005cea:	e845 4200 	strex	r2, r4, [r5]
 8005cee:	2a00      	cmp	r2, #0
 8005cf0:	d1f9      	bne.n	8005ce6 <sx12xx_lora_recv_async+0x72>
 8005cf2:	f3bf 8f5b 	dmb	ish
		return 0;
 8005cf6:	4620      	mov	r0, r4
}
 8005cf8:	bd70      	pop	{r4, r5, r6, pc}
      return -EINVAL;
 8005cfa:	f06f 0015 	mvn.w	r0, #21
}
 8005cfe:	bd70      	pop	{r4, r5, r6, pc}
		return -EBUSY;
 8005d00:	f06f 000f 	mvn.w	r0, #15
}
 8005d04:	bd70      	pop	{r4, r5, r6, pc}
 8005d06:	bf00      	nop
 8005d08:	20000fbc 	.word	0x20000fbc
 8005d0c:	08011eac 	.word	0x08011eac

08005d10 <sx12xx_lora_config>:

int sx12xx_lora_config(const struct device *dev,
		       struct lora_modem_config *config)
{
 8005d10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return __atomic_compare_exchange_n(target, &old_value, new_value,
 8005d14:	4e3e      	ldr	r6, [pc, #248]	; (8005e10 <sx12xx_lora_config+0x100>)
 8005d16:	f3bf 8f5b 	dmb	ish
 8005d1a:	b08c      	sub	sp, #48	; 0x30
 8005d1c:	460c      	mov	r4, r1
 8005d1e:	f106 0544 	add.w	r5, r6, #68	; 0x44
 8005d22:	f04f 0801 	mov.w	r8, #1
 8005d26:	e855 3f00 	ldrex	r3, [r5]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d103      	bne.n	8005d36 <sx12xx_lora_config+0x26>
 8005d2e:	e845 8200 	strex	r2, r8, [r5]
 8005d32:	2a00      	cmp	r2, #0
 8005d34:	d1f7      	bne.n	8005d26 <sx12xx_lora_config+0x16>
 8005d36:	f3bf 8f5b 	dmb	ish
	/* Ensure available, decremented after configuration */
	if (!modem_acquire(&dev_data)) {
 8005d3a:	d165      	bne.n	8005e08 <sx12xx_lora_config+0xf8>
		return -EBUSY;
	}

	Radio.SetChannel(config->frequency);
 8005d3c:	4f35      	ldr	r7, [pc, #212]	; (8005e14 <sx12xx_lora_config+0x104>)
 8005d3e:	6820      	ldr	r0, [r4, #0]
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	4798      	blx	r3

	if (config->tx) {
 8005d44:	7b63      	ldrb	r3, [r4, #13]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d13c      	bne.n	8005dc4 <sx12xx_lora_config+0xb4>
				  config->coding_rate, config->preamble_len,
				  config->fixed_len, true, 0, 0, false, 4000);
	} else {
		/* TODO: Get symbol timeout value from config parameters */

        uint8_t payload_len = config->fixed_len ? config->payload_len : 0;
 8005d4a:	7ae3      	ldrb	r3, [r4, #11]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d137      	bne.n	8005dc0 <sx12xx_lora_config+0xb0>
 8005d50:	461a      	mov	r2, r3

		Radio.SetRxConfig(MODEM_LORA, config->bandwidth,
 8005d52:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8005d56:	230a      	movs	r3, #10
 8005d58:	9302      	str	r3, [sp, #8]
 8005d5a:	8923      	ldrh	r3, [r4, #8]
 8005d5c:	9301      	str	r3, [sp, #4]
 8005d5e:	69bb      	ldr	r3, [r7, #24]
 8005d60:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d62:	2300      	movs	r3, #0
 8005d64:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005d68:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8005d6c:	2001      	movs	r0, #1
 8005d6e:	9300      	str	r3, [sp, #0]
 8005d70:	9009      	str	r0, [sp, #36]	; 0x24
 8005d72:	79a3      	ldrb	r3, [r4, #6]
 8005d74:	7962      	ldrb	r2, [r4, #5]
 8005d76:	7921      	ldrb	r1, [r4, #4]
 8005d78:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8005d7a:	47a0      	blx	r4
 8005d7c:	f3bf 8f5b 	dmb	ish
 8005d80:	2302      	movs	r3, #2
 8005d82:	e855 2f00 	ldrex	r2, [r5]
 8005d86:	2a01      	cmp	r2, #1
 8005d88:	d103      	bne.n	8005d92 <sx12xx_lora_config+0x82>
 8005d8a:	e845 3100 	strex	r1, r3, [r5]
 8005d8e:	2900      	cmp	r1, #0
 8005d90:	d1f7      	bne.n	8005d82 <sx12xx_lora_config+0x72>
 8005d92:	f3bf 8f5b 	dmb	ish
 8005d96:	bf0c      	ite	eq
 8005d98:	2001      	moveq	r0, #1
 8005d9a:	2000      	movne	r0, #0
	if (!atomic_cas(&data->modem_usage, STATE_BUSY, STATE_CLEANUP)) {
 8005d9c:	d10d      	bne.n	8005dba <sx12xx_lora_config+0xaa>
	Radio.Sleep();
 8005d9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005da0:	4798      	blx	r3
	data->operation_done = NULL;
 8005da2:	2000      	movs	r0, #0
 8005da4:	6070      	str	r0, [r6, #4]
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 8005da6:	f3bf 8f5b 	dmb	ish
 8005daa:	e855 3f00 	ldrex	r3, [r5]
 8005dae:	e845 0200 	strex	r2, r0, [r5]
 8005db2:	2a00      	cmp	r2, #0
 8005db4:	d1f9      	bne.n	8005daa <sx12xx_lora_config+0x9a>
 8005db6:	f3bf 8f5b 	dmb	ish
				  false, 0, 0, false, true);
	}

	modem_release(&dev_data);
	return 0;
}
 8005dba:	b00c      	add	sp, #48	; 0x30
 8005dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        uint8_t payload_len = config->fixed_len ? config->payload_len : 0;
 8005dc0:	7aa2      	ldrb	r2, [r4, #10]
 8005dc2:	e7c6      	b.n	8005d52 <sx12xx_lora_config+0x42>
		Radio.SetTxConfig(MODEM_LORA, config->tx_power, 0,
 8005dc4:	f8cd 8010 	str.w	r8, [sp, #16]
		memcpy(&dev_data.tx_cfg, config, sizeof(dev_data.tx_cfg));
 8005dc8:	6820      	ldr	r0, [r4, #0]
 8005dca:	6861      	ldr	r1, [r4, #4]
 8005dcc:	68a2      	ldr	r2, [r4, #8]
 8005dce:	68e3      	ldr	r3, [r4, #12]
 8005dd0:	f106 0c34 	add.w	ip, r6, #52	; 0x34
 8005dd4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
		Radio.SetTxConfig(MODEM_LORA, config->tx_power, 0,
 8005dd8:	2200      	movs	r2, #0
 8005dda:	e9cd 2206 	strd	r2, r2, [sp, #24]
 8005dde:	9205      	str	r2, [sp, #20]
 8005de0:	7ae3      	ldrb	r3, [r4, #11]
 8005de2:	9303      	str	r3, [sp, #12]
 8005de4:	8923      	ldrh	r3, [r4, #8]
 8005de6:	9302      	str	r3, [sp, #8]
 8005de8:	79a3      	ldrb	r3, [r4, #6]
 8005dea:	9301      	str	r3, [sp, #4]
 8005dec:	7963      	ldrb	r3, [r4, #5]
 8005dee:	9300      	str	r3, [sp, #0]
 8005df0:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8005df4:	9308      	str	r3, [sp, #32]
 8005df6:	69fb      	ldr	r3, [r7, #28]
 8005df8:	930b      	str	r3, [sp, #44]	; 0x2c
 8005dfa:	f994 100c 	ldrsb.w	r1, [r4, #12]
 8005dfe:	7923      	ldrb	r3, [r4, #4]
 8005e00:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8005e02:	4640      	mov	r0, r8
 8005e04:	47a0      	blx	r4
 8005e06:	e7b9      	b.n	8005d7c <sx12xx_lora_config+0x6c>
		return -EBUSY;
 8005e08:	f06f 000f 	mvn.w	r0, #15
 8005e0c:	e7d5      	b.n	8005dba <sx12xx_lora_config+0xaa>
 8005e0e:	bf00      	nop
 8005e10:	20000fbc 	.word	0x20000fbc
 8005e14:	08011eac 	.word	0x08011eac

08005e18 <sx12xx_lora_test_cw>:

int sx12xx_lora_test_cw(const struct device *dev, uint32_t frequency,
			int8_t tx_power,
			uint16_t duration)
{
 8005e18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e1a:	b08b      	sub	sp, #44	; 0x2c
    struct k_poll_signal done = K_POLL_SIGNAL_INITIALIZER(done);
 8005e1c:	2500      	movs	r5, #0
 8005e1e:	ae01      	add	r6, sp, #4
    struct k_poll_event evt = K_POLL_EVENT_INITIALIZER(
 8005e20:	9508      	str	r5, [sp, #32]
    struct k_poll_signal done = K_POLL_SIGNAL_INITIALIZER(done);
 8005e22:	e9cd 5503 	strd	r5, r5, [sp, #12]
    struct k_poll_event evt = K_POLL_EVENT_INITIALIZER(
 8005e26:	e9cd 5506 	strd	r5, r5, [sp, #24]
 8005e2a:	9505      	str	r5, [sp, #20]
    struct k_poll_signal done = K_POLL_SIGNAL_INITIALIZER(done);
 8005e2c:	e9cd 6601 	strd	r6, r6, [sp, #4]
	return __atomic_compare_exchange_n(target, &old_value, new_value,
 8005e30:	4d31      	ldr	r5, [pc, #196]	; (8005ef8 <sx12xx_lora_test_cw+0xe0>)
    struct k_poll_event evt = K_POLL_EVENT_INITIALIZER(
 8005e32:	9609      	str	r6, [sp, #36]	; 0x24
{
 8005e34:	461c      	mov	r4, r3
    struct k_poll_event evt = K_POLL_EVENT_INITIALIZER(
 8005e36:	2301      	movs	r3, #1
{
 8005e38:	4608      	mov	r0, r1
    struct k_poll_event evt = K_POLL_EVENT_INITIALIZER(
 8005e3a:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
{
 8005e3e:	4611      	mov	r1, r2
 8005e40:	f105 0744 	add.w	r7, r5, #68	; 0x44
 8005e44:	f3bf 8f5b 	dmb	ish
 8005e48:	e857 2f00 	ldrex	r2, [r7]
 8005e4c:	2a00      	cmp	r2, #0
 8005e4e:	d104      	bne.n	8005e5a <sx12xx_lora_test_cw+0x42>
 8005e50:	e847 3c00 	strex	ip, r3, [r7]
 8005e54:	f1bc 0f00 	cmp.w	ip, #0
 8005e58:	d1f6      	bne.n	8005e48 <sx12xx_lora_test_cw+0x30>
 8005e5a:	f3bf 8f5b 	dmb	ish
        K_POLL_TYPE_SIGNAL,
        K_POLL_MODE_NOTIFY_ONLY,
        &done);
    int ret;
	/* Ensure available, freed in sx12xx_ev_tx_done */
	if (!modem_acquire(&dev_data)) {
 8005e5e:	d148      	bne.n	8005ef2 <sx12xx_lora_test_cw+0xda>
		return -EBUSY;
	}

    /* Store signal */
    dev_data.operation_done = &done;
 8005e60:	606e      	str	r6, [r5, #4]

    /* Act TX timeout event as successfully end of CW transmission */
    dev_data.events.TxTimeout = sx12xx_ev_tx_timed_out;

	Radio.SetTxContinuousWave(frequency, tx_power, duration);
 8005e62:	4e26      	ldr	r6, [pc, #152]	; (8005efc <sx12xx_lora_test_cw+0xe4>)
    dev_data.events.TxTimeout = sx12xx_ev_tx_timed_out;
 8005e64:	4b26      	ldr	r3, [pc, #152]	; (8005f00 <sx12xx_lora_test_cw+0xe8>)
 8005e66:	616b      	str	r3, [r5, #20]
	Radio.SetTxContinuousWave(frequency, tx_power, duration);
 8005e68:	4622      	mov	r2, r4
 8005e6a:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
 8005e6c:	4798      	blx	r3

    ret = k_poll(&evt, 1, K_MSEC(2000 * duration));
 8005e6e:	b954      	cbnz	r4, 8005e86 <sx12xx_lora_test_cw+0x6e>
	compiler_barrier();
 8005e70:	4622      	mov	r2, r4
 8005e72:	4623      	mov	r3, r4
	return z_impl_k_poll(events, num_events, timeout);
 8005e74:	2101      	movs	r1, #1
 8005e76:	a805      	add	r0, sp, #20
 8005e78:	f009 f988 	bl	800f18c <z_impl_k_poll>
    if (ret < 0) {
 8005e7c:	2800      	cmp	r0, #0
 8005e7e:	db0f      	blt.n	8005ea0 <sx12xx_lora_test_cw+0x88>
            k_poll(&evt, 1, K_FOREVER);
        }
        /* Clean up TX timeout event callback */
        dev_data.events.TxTimeout = NULL;
    }
	return 0;
 8005e80:	2000      	movs	r0, #0
}
 8005e82:	b00b      	add	sp, #44	; 0x2c
 8005e84:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ret = k_poll(&evt, 1, K_MSEC(2000 * duration));
 8005e86:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005e8a:	fb02 f404 	mul.w	r4, r2, r4
 8005e8e:	220a      	movs	r2, #10
 8005e90:	fb84 2302 	smull	r2, r3, r4, r2
 8005e94:	2101      	movs	r1, #1
 8005e96:	a805      	add	r0, sp, #20
 8005e98:	f009 f978 	bl	800f18c <z_impl_k_poll>
    if (ret < 0) {
 8005e9c:	2800      	cmp	r0, #0
 8005e9e:	daef      	bge.n	8005e80 <sx12xx_lora_test_cw+0x68>
 8005ea0:	f3bf 8f5b 	dmb	ish
 8005ea4:	2302      	movs	r3, #2
 8005ea6:	e857 2f00 	ldrex	r2, [r7]
 8005eaa:	2a01      	cmp	r2, #1
 8005eac:	d103      	bne.n	8005eb6 <sx12xx_lora_test_cw+0x9e>
 8005eae:	e847 3100 	strex	r1, r3, [r7]
 8005eb2:	2900      	cmp	r1, #0
 8005eb4:	d1f7      	bne.n	8005ea6 <sx12xx_lora_test_cw+0x8e>
 8005eb6:	f3bf 8f5b 	dmb	ish
	if (!atomic_cas(&data->modem_usage, STATE_BUSY, STATE_CLEANUP)) {
 8005eba:	d111      	bne.n	8005ee0 <sx12xx_lora_test_cw+0xc8>
	Radio.Sleep();
 8005ebc:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8005ebe:	4798      	blx	r3
	data->operation_done = NULL;
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	606b      	str	r3, [r5, #4]
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 8005ec4:	f3bf 8f5b 	dmb	ish
 8005ec8:	e857 2f00 	ldrex	r2, [r7]
 8005ecc:	e847 3100 	strex	r1, r3, [r7]
 8005ed0:	2900      	cmp	r1, #0
 8005ed2:	d1f9      	bne.n	8005ec8 <sx12xx_lora_test_cw+0xb0>
 8005ed4:	f3bf 8f5b 	dmb	ish
        dev_data.events.TxTimeout = NULL;
 8005ed8:	2000      	movs	r0, #0
 8005eda:	6168      	str	r0, [r5, #20]
}
 8005edc:	b00b      	add	sp, #44	; 0x2c
 8005ede:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ee0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005ee4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005ee8:	2101      	movs	r1, #1
 8005eea:	a805      	add	r0, sp, #20
 8005eec:	f009 f94e 	bl	800f18c <z_impl_k_poll>
 8005ef0:	e7f2      	b.n	8005ed8 <sx12xx_lora_test_cw+0xc0>
		return -EBUSY;
 8005ef2:	f06f 000f 	mvn.w	r0, #15
 8005ef6:	e7c4      	b.n	8005e82 <sx12xx_lora_test_cw+0x6a>
 8005ef8:	20000fbc 	.word	0x20000fbc
 8005efc:	08011eac 	.word	0x08011eac
 8005f00:	08005965 	.word	0x08005965

08005f04 <sx12xx_lora_time_on_air>:

int sx12xx_lora_time_on_air(const struct device *dev,
            const struct lora_modem_config *config,
            uint32_t data_len)
{
    if(config == NULL) {
 8005f04:	b189      	cbz	r1, 8005f2a <sx12xx_lora_time_on_air+0x26>
{
 8005f06:	b530      	push	{r4, r5, lr}
 8005f08:	b085      	sub	sp, #20
        return -EINVAL;
    }
    return (int) Radio.TimeOnAir(MODEM_LORA, config->bandwidth,
 8005f0a:	7acd      	ldrb	r5, [r1, #11]
 8005f0c:	890b      	ldrh	r3, [r1, #8]
 8005f0e:	4c08      	ldr	r4, [pc, #32]	; (8005f30 <sx12xx_lora_time_on_air+0x2c>)
 8005f10:	9501      	str	r5, [sp, #4]
 8005f12:	2001      	movs	r0, #1
 8005f14:	b2d2      	uxtb	r2, r2
 8005f16:	9202      	str	r2, [sp, #8]
 8005f18:	9003      	str	r0, [sp, #12]
 8005f1a:	9300      	str	r3, [sp, #0]
 8005f1c:	798b      	ldrb	r3, [r1, #6]
 8005f1e:	794a      	ldrb	r2, [r1, #5]
 8005f20:	6a64      	ldr	r4, [r4, #36]	; 0x24
 8005f22:	7909      	ldrb	r1, [r1, #4]
 8005f24:	47a0      	blx	r4
                                 config->datarate, config->coding_rate,
                                 config->preamble_len,
                                 config->fixed_len, (uint8_t) data_len, true);
}
 8005f26:	b005      	add	sp, #20
 8005f28:	bd30      	pop	{r4, r5, pc}
        return -EINVAL;
 8005f2a:	f06f 0015 	mvn.w	r0, #21
}
 8005f2e:	4770      	bx	lr
 8005f30:	08011eac 	.word	0x08011eac

08005f34 <sx12xx_lora_is_channel_free>:
int sx12xx_lora_is_channel_free(const struct device *dev,
            const struct lora_modem_config *config,
            int16_t rssi_theshold, uint32_t timeout)
{
    bool is_free;
    if(config == NULL) {
 8005f34:	2900      	cmp	r1, #0
 8005f36:	d03e      	beq.n	8005fb6 <sx12xx_lora_is_channel_free+0x82>
{
 8005f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return __atomic_compare_exchange_n(target, &old_value, new_value,
 8005f3a:	4e20      	ldr	r6, [pc, #128]	; (8005fbc <sx12xx_lora_is_channel_free+0x88>)
 8005f3c:	f3bf 8f5b 	dmb	ish
 8005f40:	f106 0444 	add.w	r4, r6, #68	; 0x44
 8005f44:	2001      	movs	r0, #1
 8005f46:	e854 5f00 	ldrex	r5, [r4]
 8005f4a:	2d00      	cmp	r5, #0
 8005f4c:	d103      	bne.n	8005f56 <sx12xx_lora_is_channel_free+0x22>
 8005f4e:	e844 0700 	strex	r7, r0, [r4]
 8005f52:	2f00      	cmp	r7, #0
 8005f54:	d1f7      	bne.n	8005f46 <sx12xx_lora_is_channel_free+0x12>
 8005f56:	f3bf 8f5b 	dmb	ish
        return -EINVAL;
    }
    if (!modem_acquire(&dev_data)) {
 8005f5a:	d129      	bne.n	8005fb0 <sx12xx_lora_is_channel_free+0x7c>
        125000, /* BW_125_KHZ = 0 */
        250000, /* BW_250_KHZ */
        500000, /* BW_500_KHZ */
    };

    is_free = Radio.IsChannelFree(config->frequency, rx_bw[config->bandwidth],
 8005f5c:	790d      	ldrb	r5, [r1, #4]
 8005f5e:	6808      	ldr	r0, [r1, #0]
 8005f60:	4f17      	ldr	r7, [pc, #92]	; (8005fc0 <sx12xx_lora_is_channel_free+0x8c>)
 8005f62:	4918      	ldr	r1, [pc, #96]	; (8005fc4 <sx12xx_lora_is_channel_free+0x90>)
 8005f64:	f851 1025 	ldr.w	r1, [r1, r5, lsl #2]
 8005f68:	693d      	ldr	r5, [r7, #16]
 8005f6a:	47a8      	blx	r5
 8005f6c:	f3bf 8f5b 	dmb	ish
 8005f70:	4605      	mov	r5, r0
 8005f72:	2302      	movs	r3, #2
 8005f74:	e854 2f00 	ldrex	r2, [r4]
 8005f78:	2a01      	cmp	r2, #1
 8005f7a:	d103      	bne.n	8005f84 <sx12xx_lora_is_channel_free+0x50>
 8005f7c:	e844 3100 	strex	r1, r3, [r4]
 8005f80:	2900      	cmp	r1, #0
 8005f82:	d1f7      	bne.n	8005f74 <sx12xx_lora_is_channel_free+0x40>
 8005f84:	f3bf 8f5b 	dmb	ish
	if (!atomic_cas(&data->modem_usage, STATE_BUSY, STATE_CLEANUP)) {
 8005f88:	d10f      	bne.n	8005faa <sx12xx_lora_is_channel_free+0x76>
	Radio.Sleep();
 8005f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f8c:	4798      	blx	r3
	data->operation_done = NULL;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	6073      	str	r3, [r6, #4]
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 8005f92:	f3bf 8f5b 	dmb	ish
 8005f96:	e854 2f00 	ldrex	r2, [r4]
 8005f9a:	e844 3100 	strex	r1, r3, [r4]
 8005f9e:	2900      	cmp	r1, #0
 8005fa0:	d1f9      	bne.n	8005f96 <sx12xx_lora_is_channel_free+0x62>
 8005fa2:	f3bf 8f5b 	dmb	ish
                            rssi_theshold, timeout);
    if (!modem_release(&dev_data)) {
        /* Not receiving or already being stopped */
        return -EINVAL;
    }
    return is_free ? 1 : 0;
 8005fa6:	4628      	mov	r0, r5
}
 8005fa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return -EINVAL;
 8005faa:	f06f 0015 	mvn.w	r0, #21
}
 8005fae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return -EBUSY;
 8005fb0:	f06f 000f 	mvn.w	r0, #15
}
 8005fb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return -EINVAL;
 8005fb6:	f06f 0015 	mvn.w	r0, #21
}
 8005fba:	4770      	bx	lr
 8005fbc:	20000fbc 	.word	0x20000fbc
 8005fc0:	08011eac 	.word	0x08011eac
 8005fc4:	08011e98 	.word	0x08011e98

08005fc8 <sx12xx_init>:

int sx12xx_init(const struct device *dev)
{
 8005fc8:	b538      	push	{r3, r4, r5, lr}
 8005fca:	4b0f      	ldr	r3, [pc, #60]	; (8006008 <sx12xx_init+0x40>)
 8005fcc:	f3bf 8f5b 	dmb	ish
 8005fd0:	f103 0244 	add.w	r2, r3, #68	; 0x44
 8005fd4:	2400      	movs	r4, #0
 8005fd6:	e852 1f00 	ldrex	r1, [r2]
 8005fda:	e842 4500 	strex	r5, r4, [r2]
 8005fde:	2d00      	cmp	r5, #0
 8005fe0:	d1f9      	bne.n	8005fd6 <sx12xx_init+0xe>
 8005fe2:	f3bf 8f5b 	dmb	ish
	dev_data.dev = dev;
	dev_data.events.TxDone = sx12xx_ev_tx_done;
	dev_data.events.RxDone = sx12xx_ev_rx_done;
  dev_data.events.RxError = sx12xx_ev_rx_error_timeout;
  dev_data.events.RxTimeout = sx12xx_ev_rx_error_timeout;
	Radio.Init(&dev_data.events);
 8005fe6:	4d09      	ldr	r5, [pc, #36]	; (800600c <sx12xx_init+0x44>)
  dev_data.events.RxError = sx12xx_ev_rx_error_timeout;
 8005fe8:	4a09      	ldr	r2, [pc, #36]	; (8006010 <sx12xx_init+0x48>)
	dev_data.events.TxDone = sx12xx_ev_tx_done;
 8005fea:	490a      	ldr	r1, [pc, #40]	; (8006014 <sx12xx_init+0x4c>)
 8005fec:	6119      	str	r1, [r3, #16]
	dev_data.events.RxDone = sx12xx_ev_rx_done;
 8005fee:	490a      	ldr	r1, [pc, #40]	; (8006018 <sx12xx_init+0x50>)
 8005ff0:	6199      	str	r1, [r3, #24]
  dev_data.events.RxTimeout = sx12xx_ev_rx_error_timeout;
 8005ff2:	e9c3 2207 	strd	r2, r2, [r3, #28]
	dev_data.dev = dev;
 8005ff6:	6018      	str	r0, [r3, #0]
	Radio.Init(&dev_data.events);
 8005ff8:	682a      	ldr	r2, [r5, #0]
 8005ffa:	f103 0010 	add.w	r0, r3, #16
 8005ffe:	4790      	blx	r2
	 * The required `lora_config` call before transmission or reception
	 * will bring the radio out of sleep mode before it is used. The radio
	 * is automatically placed back into sleep mode upon TX or RX
	 * completion.
	 */
	Radio.Sleep();
 8006000:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8006002:	4798      	blx	r3

	return 0;
}
 8006004:	4620      	mov	r0, r4
 8006006:	bd38      	pop	{r3, r4, r5, pc}
 8006008:	20000fbc 	.word	0x20000fbc
 800600c:	08011eac 	.word	0x08011eac
 8006010:	08005839 	.word	0x08005839
 8006014:	08005909 	.word	0x08005909
 8006018:	0800585d 	.word	0x0800585d

0800601c <SX1276CheckRfFrequency>:

bool SX127xCheckRfFrequency(uint32_t frequency)
{
	/* TODO */
	return true;
}
 800601c:	2001      	movs	r0, #1
 800601e:	4770      	bx	lr

08006020 <sx127x_dio_work_handle>:
	k_sleep(K_MSEC(6));
}

static void sx127x_dio_work_handle(struct k_work *work)
{
	int dio = work - dev_data.dio_work;
 8006020:	4b03      	ldr	r3, [pc, #12]	; (8006030 <sx127x_dio_work_handle+0x10>)

	(*DioIrq[dio])(NULL);
 8006022:	4a04      	ldr	r2, [pc, #16]	; (8006034 <sx127x_dio_work_handle+0x14>)
	int dio = work - dev_data.dio_work;
 8006024:	1ac3      	subs	r3, r0, r3
 8006026:	111b      	asrs	r3, r3, #4
	(*DioIrq[dio])(NULL);
 8006028:	2000      	movs	r0, #0
 800602a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800602e:	4718      	bx	r3
 8006030:	20001068 	.word	0x20001068
 8006034:	2000026c 	.word	0x2000026c

08006038 <sx127x_irq_callback>:
}

static void sx127x_irq_callback(const struct device *dev,
				struct gpio_callback *cb, uint32_t pins)
{
 8006038:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800603c:	4c10      	ldr	r4, [pc, #64]	; (8006080 <sx127x_irq_callback+0x48>)
 800603e:	4e11      	ldr	r6, [pc, #68]	; (8006084 <sx127x_irq_callback+0x4c>)
 8006040:	2a00      	cmp	r2, #0
 8006042:	f104 0510 	add.w	r5, r4, #16
 8006046:	fa92 f7a2 	rbit	r7, r2
 800604a:	fab7 f787 	clz	r7, r7
 800604e:	4680      	mov	r8, r0
 8006050:	bf08      	it	eq
 8006052:	f04f 37ff 	moveq.w	r7, #4294967295	; 0xffffffff
	unsigned int i, pin;

	pin = find_lsb_set(pins) - 1;

	for (i = 0; i < SX127X_MAX_DIO; i++) {
 8006056:	46a9      	mov	r9, r5
		if (dev == dev_data.dio_dev[i] &&
 8006058:	f854 3b04 	ldr.w	r3, [r4], #4
 800605c:	4543      	cmp	r3, r8
 800605e:	d007      	beq.n	8006070 <sx127x_irq_callback+0x38>
	for (i = 0; i < SX127X_MAX_DIO; i++) {
 8006060:	454c      	cmp	r4, r9
 8006062:	f105 0510 	add.w	r5, r5, #16
 8006066:	f106 0608 	add.w	r6, r6, #8
 800606a:	d1f5      	bne.n	8006058 <sx127x_irq_callback+0x20>
		    pin == sx127x_dios[i].pin) {
			k_work_submit(&dev_data.dio_work[i]);
		}
	}
}
 800606c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		    pin == sx127x_dios[i].pin) {
 8006070:	7933      	ldrb	r3, [r6, #4]
		if (dev == dev_data.dio_dev[i] &&
 8006072:	42bb      	cmp	r3, r7
 8006074:	d1f4      	bne.n	8006060 <sx127x_irq_callback+0x28>
			k_work_submit(&dev_data.dio_work[i]);
 8006076:	4628      	mov	r0, r5
 8006078:	f007 fde2 	bl	800dc40 <k_work_submit>
 800607c:	e7f0      	b.n	8006060 <sx127x_irq_callback+0x28>
 800607e:	bf00      	nop
 8006080:	20001058 	.word	0x20001058
 8006084:	08011f18 	.word	0x08011f18

08006088 <SX1276WriteBuffer>:
{
	return sx127x_transceive(reg_addr | BIT(7), true, data, len);
}

void SX127xWriteBuffer(uint32_t addr, uint8_t *buffer, uint8_t size)
{
 8006088:	b530      	push	{r4, r5, lr}
 800608a:	b089      	sub	sp, #36	; 0x24
	const struct spi_buf buf[2] = {
 800608c:	f10d 0507 	add.w	r5, sp, #7
	return spi_write(dev_data.spi, &dev_data.spi_cfg, &tx);
 8006090:	4c0b      	ldr	r4, [pc, #44]	; (80060c0 <SX1276WriteBuffer+0x38>)
	const struct spi_buf buf[2] = {
 8006092:	2301      	movs	r3, #1
 8006094:	e9cd 5304 	strd	r5, r3, [sp, #16]
	return sx127x_transceive(reg_addr | BIT(7), true, data, len);
 8006098:	f060 007f 	orn	r0, r0, #127	; 0x7f
	struct spi_buf_set tx = {
 800609c:	ad04      	add	r5, sp, #16
 800609e:	2302      	movs	r3, #2
 80060a0:	f88d 0007 	strb.w	r0, [sp, #7]
	return sx127x_transceive(reg_addr | BIT(7), true, data, len);
 80060a4:	e9cd 1206 	strd	r1, r2, [sp, #24]
	struct spi_buf_set tx = {
 80060a8:	e9cd 5302 	strd	r5, r3, [sp, #8]
	return spi_write(dev_data.spi, &dev_data.spi_cfg, &tx);
 80060ac:	6860      	ldr	r0, [r4, #4]
					const struct spi_buf_set *rx_bufs)
{
	const struct spi_driver_api *api =
		(const struct spi_driver_api *)dev->api;

	return api->transceive(dev, config, tx_bufs, rx_bufs);
 80060ae:	6882      	ldr	r2, [r0, #8]
 80060b0:	2300      	movs	r3, #0
 80060b2:	6815      	ldr	r5, [r2, #0]
 80060b4:	f104 0108 	add.w	r1, r4, #8
 80060b8:	aa02      	add	r2, sp, #8
 80060ba:	47a8      	blx	r5

	ret = sx127x_write(addr, buffer, size);
	if (ret < 0) {
		LOG_ERR("Unable to write address: 0x%x", addr);
	}
}
 80060bc:	b009      	add	sp, #36	; 0x24
 80060be:	bd30      	pop	{r4, r5, pc}
 80060c0:	20001044 	.word	0x20001044

080060c4 <SX1276ReadBuffer>:

void SX127xReadBuffer(uint32_t addr, uint8_t *buffer, uint8_t size)
{
 80060c4:	b530      	push	{r4, r5, lr}
 80060c6:	b08b      	sub	sp, #44	; 0x2c
	const struct spi_buf buf[2] = {
 80060c8:	f10d 0307 	add.w	r3, sp, #7
	struct spi_buf_set tx = {
 80060cc:	ad06      	add	r5, sp, #24
		return spi_transceive(dev_data.spi, &dev_data.spi_cfg, &tx, &rx);
 80060ce:	4c0b      	ldr	r4, [pc, #44]	; (80060fc <SX1276ReadBuffer+0x38>)
	const struct spi_buf buf[2] = {
 80060d0:	9306      	str	r3, [sp, #24]
	struct spi_buf_set tx = {
 80060d2:	2302      	movs	r3, #2
 80060d4:	e9cd 5302 	strd	r5, r3, [sp, #8]
		const struct spi_buf_set rx = {
 80060d8:	e9cd 5304 	strd	r5, r3, [sp, #16]
	const struct spi_buf buf[2] = {
 80060dc:	2301      	movs	r3, #1
	int ret;

	ret = sx127x_read(addr, buffer, size);
 80060de:	f88d 0007 	strb.w	r0, [sp, #7]
	const struct spi_buf buf[2] = {
 80060e2:	9108      	str	r1, [sp, #32]
		return spi_transceive(dev_data.spi, &dev_data.spi_cfg, &tx, &rx);
 80060e4:	6860      	ldr	r0, [r4, #4]
	return sx127x_transceive(reg_addr, false, data, len);
 80060e6:	9209      	str	r2, [sp, #36]	; 0x24
	const struct spi_buf buf[2] = {
 80060e8:	9307      	str	r3, [sp, #28]
 80060ea:	6882      	ldr	r2, [r0, #8]
 80060ec:	ab04      	add	r3, sp, #16
 80060ee:	6815      	ldr	r5, [r2, #0]
 80060f0:	f104 0108 	add.w	r1, r4, #8
 80060f4:	aa02      	add	r2, sp, #8
 80060f6:	47a8      	blx	r5
	if (ret < 0) {
		LOG_ERR("Unable to read address: 0x%x", addr);
	}
}
 80060f8:	b00b      	add	sp, #44	; 0x2c
 80060fa:	bd30      	pop	{r4, r5, pc}
 80060fc:	20001044 	.word	0x20001044

08006100 <sx127x_lora_init>:

	return 0;
}

static int sx127x_lora_init(const struct device *dev)
{
 8006100:	b530      	push	{r4, r5, lr}
 8006102:	4605      	mov	r5, r0
 8006104:	b08b      	sub	sp, #44	; 0x2c
 8006106:	482f      	ldr	r0, [pc, #188]	; (80061c4 <sx127x_lora_init+0xc4>)
	static struct spi_cs_control spi_cs;
#endif
	int ret;
	uint8_t regval;

	dev_data.spi = device_get_binding(DT_INST_BUS_LABEL(0));
 8006108:	4c2f      	ldr	r4, [pc, #188]	; (80061c8 <sx127x_lora_init+0xc8>)
 800610a:	f006 ffe9 	bl	800d0e0 <z_impl_device_get_binding>
 800610e:	6060      	str	r0, [r4, #4]
	if (!dev_data.spi) {
 8006110:	2800      	cmp	r0, #0
 8006112:	d054      	beq.n	80061be <sx127x_lora_init+0xbe>
		LOG_ERR("Cannot get pointer to %s device",
			DT_INST_BUS_LABEL(0));
		return -EINVAL;
	}

	dev_data.spi_cfg.operation = SPI_WORD_SET(8) | SPI_TRANSFER_MSB;
 8006114:	4a2d      	ldr	r2, [pc, #180]	; (80061cc <sx127x_lora_init+0xcc>)
 8006116:	f44f 7380 	mov.w	r3, #256	; 0x100
 800611a:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800611e:	482c      	ldr	r0, [pc, #176]	; (80061d0 <sx127x_lora_init+0xd0>)
 8006120:	f006 ffde 	bl	800d0e0 <z_impl_device_get_binding>
	dev_data.spi_cfg.frequency = DT_INST_PROP(0, spi_max_frequency);
	dev_data.spi_cfg.slave = DT_INST_REG_ADDR(0);

#if DT_INST_SPI_DEV_HAS_CS_GPIOS(0)
	spi_cs.gpio_dev = device_get_binding(DT_INST_SPI_DEV_CS_GPIOS_LABEL(0));
 8006124:	492b      	ldr	r1, [pc, #172]	; (80061d4 <sx127x_lora_init+0xd4>)
 8006126:	6008      	str	r0, [r1, #0]
	if (!spi_cs.gpio_dev) {
 8006128:	2800      	cmp	r0, #0
 800612a:	d045      	beq.n	80061b8 <sx127x_lora_init+0xb8>
		LOG_ERR("Cannot get pointer to %s device",
			DT_INST_SPI_DEV_CS_GPIOS_LABEL(0));
		return -EIO;
	}

	spi_cs.gpio_pin = GPIO_CS_PIN;
 800612c:	f44f 7383 	mov.w	r3, #262	; 0x106
	spi_cs.gpio_dt_flags = GPIO_CS_FLAGS;
	spi_cs.delay = 0U;
 8006130:	2200      	movs	r2, #0
	spi_cs.gpio_pin = GPIO_CS_PIN;
 8006132:	808b      	strh	r3, [r1, #4]
	spi_cs.delay = 0U;
 8006134:	608a      	str	r2, [r1, #8]

	dev_data.spi_cfg.cs = &spi_cs;
 8006136:	6121      	str	r1, [r4, #16]
	if (ret) {
		return ret;
	}

	/* Setup Reset gpio and perform soft reset */
	ret = sx12xx_configure_pin(reset, GPIO_OUTPUT_ACTIVE);
 8006138:	f641 2307 	movw	r3, #6663	; 0x1a07
 800613c:	4924      	ldr	r1, [pc, #144]	; (80061d0 <sx127x_lora_init+0xd0>)
 800613e:	4620      	mov	r0, r4
 8006140:	f7ff fc40 	bl	80059c4 <__sx12xx_configure_pin>
	if (ret) {
 8006144:	b108      	cbz	r0, 800614a <sx127x_lora_init+0x4a>
		LOG_ERR("Failed to initialize SX12xx common");
		return ret;
	}

	return 0;
}
 8006146:	b00b      	add	sp, #44	; 0x2c
 8006148:	bd30      	pop	{r4, r5, pc}
	return z_impl_k_sleep(timeout);
 800614a:	2100      	movs	r1, #0
 800614c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006150:	f008 fa5a 	bl	800e608 <z_impl_k_sleep>
	gpio_pin_set(dev_data.reset, GPIO_RESET_PIN, 0);
 8006154:	6820      	ldr	r0, [r4, #0]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 8006156:	6903      	ldr	r3, [r0, #16]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	07db      	lsls	r3, r3, #31
	return api->port_clear_bits_raw(port, pins);
 800615c:	6883      	ldr	r3, [r0, #8]
 800615e:	f04f 0101 	mov.w	r1, #1
 8006162:	bf54      	ite	pl
 8006164:	691b      	ldrpl	r3, [r3, #16]
	return api->port_set_bits_raw(port, pins);
 8006166:	68db      	ldrmi	r3, [r3, #12]
 8006168:	4798      	blx	r3
 800616a:	2100      	movs	r1, #0
 800616c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006170:	f008 fa4a 	bl	800e608 <z_impl_k_sleep>
	struct spi_buf_set tx = {
 8006174:	aa06      	add	r2, sp, #24
 8006176:	2302      	movs	r3, #2
 8006178:	e9cd 2302 	strd	r2, r3, [sp, #8]
		const struct spi_buf_set rx = {
 800617c:	e9cd 2304 	strd	r2, r3, [sp, #16]
	const struct spi_buf buf[2] = {
 8006180:	2101      	movs	r1, #1
 8006182:	2042      	movs	r0, #66	; 0x42
 8006184:	f10d 0207 	add.w	r2, sp, #7
 8006188:	f10d 0306 	add.w	r3, sp, #6
 800618c:	f88d 0007 	strb.w	r0, [sp, #7]
 8006190:	9107      	str	r1, [sp, #28]
		return spi_transceive(dev_data.spi, &dev_data.spi_cfg, &tx, &rx);
 8006192:	6860      	ldr	r0, [r4, #4]
	const struct spi_buf buf[2] = {
 8006194:	9109      	str	r1, [sp, #36]	; 0x24
 8006196:	9206      	str	r2, [sp, #24]
 8006198:	9308      	str	r3, [sp, #32]
 800619a:	6882      	ldr	r2, [r0, #8]
 800619c:	490e      	ldr	r1, [pc, #56]	; (80061d8 <sx127x_lora_init+0xd8>)
 800619e:	6814      	ldr	r4, [r2, #0]
 80061a0:	ab04      	add	r3, sp, #16
 80061a2:	aa02      	add	r2, sp, #8
 80061a4:	47a0      	blx	r4
	if (ret < 0) {
 80061a6:	2800      	cmp	r0, #0
 80061a8:	db06      	blt.n	80061b8 <sx127x_lora_init+0xb8>
	ret = sx12xx_init(dev);
 80061aa:	4628      	mov	r0, r5
 80061ac:	f7ff ff0c 	bl	8005fc8 <sx12xx_init>
	if (ret < 0) {
 80061b0:	ea00 70e0 	and.w	r0, r0, r0, asr #31
}
 80061b4:	b00b      	add	sp, #44	; 0x2c
 80061b6:	bd30      	pop	{r4, r5, pc}
		return -EIO;
 80061b8:	f06f 0004 	mvn.w	r0, #4
 80061bc:	e7c3      	b.n	8006146 <sx127x_lora_init+0x46>
		return -EINVAL;
 80061be:	f06f 0015 	mvn.w	r0, #21
 80061c2:	e7c0      	b.n	8006146 <sx127x_lora_init+0x46>
 80061c4:	08011e08 	.word	0x08011e08
 80061c8:	20001044 	.word	0x20001044
 80061cc:	000f4240 	.word	0x000f4240
 80061d0:	08011ce0 	.word	0x08011ce0
 80061d4:	200010a8 	.word	0x200010a8
 80061d8:	2000104c 	.word	0x2000104c

080061dc <SX1276GetBoardTcxoWakeupTime>:
}
 80061dc:	2000      	movs	r0, #0
 80061de:	4770      	bx	lr

080061e0 <SX1276SetAntSwLowPower>:
}
 80061e0:	4770      	bx	lr
 80061e2:	bf00      	nop

080061e4 <SX1276SetBoardTcxo>:
}
 80061e4:	4770      	bx	lr
 80061e6:	bf00      	nop

080061e8 <SX1276SetAntSw>:
 80061e8:	4770      	bx	lr
 80061ea:	bf00      	nop

080061ec <SX1276Reset>:
{
 80061ec:	b510      	push	{r4, lr}
	gpio_pin_set(dev_data.reset, GPIO_RESET_PIN, 1);
 80061ee:	4c10      	ldr	r4, [pc, #64]	; (8006230 <SX1276Reset+0x44>)
 80061f0:	6820      	ldr	r0, [r4, #0]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 80061f2:	6903      	ldr	r3, [r0, #16]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	07da      	lsls	r2, r3, #31
	return api->port_set_bits_raw(port, pins);
 80061f8:	6883      	ldr	r3, [r0, #8]
 80061fa:	f04f 0101 	mov.w	r1, #1
 80061fe:	bf54      	ite	pl
 8006200:	68db      	ldrpl	r3, [r3, #12]
	return api->port_clear_bits_raw(port, pins);
 8006202:	691b      	ldrmi	r3, [r3, #16]
 8006204:	4798      	blx	r3
 8006206:	2100      	movs	r1, #0
 8006208:	200a      	movs	r0, #10
 800620a:	f008 f9fd 	bl	800e608 <z_impl_k_sleep>
	gpio_pin_set(dev_data.reset, GPIO_RESET_PIN, 0);
 800620e:	6820      	ldr	r0, [r4, #0]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 8006210:	6903      	ldr	r3, [r0, #16]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	07db      	lsls	r3, r3, #31
	return api->port_set_bits_raw(port, pins);
 8006216:	6883      	ldr	r3, [r0, #8]
 8006218:	f04f 0101 	mov.w	r1, #1
 800621c:	bf4c      	ite	mi
 800621e:	68db      	ldrmi	r3, [r3, #12]
	return api->port_clear_bits_raw(port, pins);
 8006220:	691b      	ldrpl	r3, [r3, #16]
 8006222:	4798      	blx	r3
 8006224:	203c      	movs	r0, #60	; 0x3c
}
 8006226:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800622a:	2100      	movs	r1, #0
 800622c:	f008 b9ec 	b.w	800e608 <z_impl_k_sleep>
 8006230:	20001044 	.word	0x20001044

08006234 <SX1276IoIrqInit>:
{
 8006234:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006238:	4c31      	ldr	r4, [pc, #196]	; (8006300 <SX1276IoIrqInit+0xcc>)
 800623a:	4e32      	ldr	r6, [pc, #200]	; (8006304 <SX1276IoIrqInit+0xd0>)
 800623c:	4d32      	ldr	r5, [pc, #200]	; (8006308 <SX1276IoIrqInit+0xd4>)
		k_work_init(&dev_data.dio_work[i], sx127x_dio_work_handle);
 800623e:	f8df a0cc 	ldr.w	sl, [pc, #204]	; 800630c <SX1276IoIrqInit+0xd8>
 8006242:	f104 0810 	add.w	r8, r4, #16
 8006246:	f1a0 0904 	sub.w	r9, r0, #4
		if (!irqHandlers[i]) {
 800624a:	f859 3f04 	ldr.w	r3, [r9, #4]!
 800624e:	2b00      	cmp	r3, #0
 8006250:	d041      	beq.n	80062d6 <SX1276IoIrqInit+0xa2>
		dev_data.dio_dev[i] = device_get_binding(sx127x_dios[i].port);
 8006252:	6828      	ldr	r0, [r5, #0]
 8006254:	f006 ff44 	bl	800d0e0 <z_impl_device_get_binding>
		k_work_init(&dev_data.dio_work[i], sx127x_dio_work_handle);
 8006258:	4651      	mov	r1, sl
		dev_data.dio_dev[i] = device_get_binding(sx127x_dios[i].port);
 800625a:	6020      	str	r0, [r4, #0]
		if (dev_data.dio_dev[i] == NULL) {
 800625c:	2800      	cmp	r0, #0
 800625e:	d044      	beq.n	80062ea <SX1276IoIrqInit+0xb6>
		k_work_init(&dev_data.dio_work[i], sx127x_dio_work_handle);
 8006260:	4640      	mov	r0, r8
 8006262:	f007 fcc3 	bl	800dbec <k_work_init>
				   | sx127x_dios[i].flags);
 8006266:	f895 e005 	ldrb.w	lr, [r5, #5]
		gpio_pin_configure(dev_data.dio_dev[i], sx127x_dios[i].pin,
 800626a:	6820      	ldr	r0, [r4, #0]
 800626c:	7929      	ldrb	r1, [r5, #4]
 800626e:	f44e 2b00 	orr.w	fp, lr, #524288	; 0x80000
 8006272:	f44b 7b80 	orr.w	fp, fp, #256	; 0x100
		data->invert |= (gpio_port_pins_t)BIT(pin);
 8006276:	2301      	movs	r3, #1
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 8006278:	f01e 0f01 	tst.w	lr, #1
	struct gpio_driver_data *data =
 800627c:	f8d0 c010 	ldr.w	ip, [r0, #16]
	const struct gpio_driver_api *api =
 8006280:	6887      	ldr	r7, [r0, #8]
		data->invert |= (gpio_port_pins_t)BIT(pin);
 8006282:	fa03 f301 	lsl.w	r3, r3, r1
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 8006286:	d032      	beq.n	80062ee <SX1276IoIrqInit+0xba>
		data->invert |= (gpio_port_pins_t)BIT(pin);
 8006288:	f8dc 2000 	ldr.w	r2, [ip]
 800628c:	4313      	orrs	r3, r2
	return api->pin_configure(port, pin, flags);
 800628e:	465a      	mov	r2, fp
 8006290:	f8cc 3000 	str.w	r3, [ip]
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	4798      	blx	r3
		if (gpio_add_callback(dev_data.dio_dev[i], &callbacks[i]) < 0) {
 8006298:	6820      	ldr	r0, [r4, #0]
				      gpio_port_pins_t pin_mask)
{
	__ASSERT(callback, "Callback pointer should not be NULL");
	__ASSERT(handler, "Callback handler pointer should not be NULL");

	callback->handler = handler;
 800629a:	4b1d      	ldr	r3, [pc, #116]	; (8006310 <SX1276IoIrqInit+0xdc>)
 800629c:	6073      	str	r3, [r6, #4]
				    struct gpio_callback *callback)
{
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->api;

	if (api->manage_callback == NULL) {
 800629e:	6883      	ldr	r3, [r0, #8]
				   BIT(sx127x_dios[i].pin));
 80062a0:	f895 b004 	ldrb.w	fp, [r5, #4]
 80062a4:	69db      	ldr	r3, [r3, #28]
 80062a6:	2201      	movs	r2, #1
 80062a8:	fa02 f70b 	lsl.w	r7, r2, fp
	callback->pin_mask = pin_mask;
 80062ac:	60b7      	str	r7, [r6, #8]
	if (api->manage_callback == NULL) {
 80062ae:	b1e3      	cbz	r3, 80062ea <SX1276IoIrqInit+0xb6>
		return -ENOTSUP;
	}

	return api->manage_callback(port, callback, true);
 80062b0:	4631      	mov	r1, r6
 80062b2:	4798      	blx	r3
		if (gpio_add_callback(dev_data.dio_dev[i], &callbacks[i]) < 0) {
 80062b4:	2800      	cmp	r0, #0
 80062b6:	db18      	blt.n	80062ea <SX1276IoIrqInit+0xb6>
		gpio_pin_interrupt_configure(dev_data.dio_dev[i],
 80062b8:	6820      	ldr	r0, [r4, #0]
	    ((data->invert & (gpio_port_pins_t)BIT(pin)) != 0)) {
 80062ba:	6903      	ldr	r3, [r0, #16]
 80062bc:	681b      	ldr	r3, [r3, #0]
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
 80062be:	421f      	tst	r7, r3
	const struct gpio_driver_api *api =
 80062c0:	6883      	ldr	r3, [r0, #8]
	return api->pin_interrupt_configure(port, pin, mode, trig);
 80062c2:	4659      	mov	r1, fp
 80062c4:	699f      	ldr	r7, [r3, #24]
 80062c6:	f44f 32a0 	mov.w	r2, #81920	; 0x14000
 80062ca:	bf0c      	ite	eq
 80062cc:	f44f 2380 	moveq.w	r3, #262144	; 0x40000
 80062d0:	f44f 3300 	movne.w	r3, #131072	; 0x20000
 80062d4:	47b8      	blx	r7
	for (i = 0; i < SX127X_MAX_DIO; i++) {
 80062d6:	4b0f      	ldr	r3, [pc, #60]	; (8006314 <SX1276IoIrqInit+0xe0>)
 80062d8:	3404      	adds	r4, #4
 80062da:	429c      	cmp	r4, r3
 80062dc:	f106 060c 	add.w	r6, r6, #12
 80062e0:	f105 0508 	add.w	r5, r5, #8
 80062e4:	f108 0810 	add.w	r8, r8, #16
 80062e8:	d1af      	bne.n	800624a <SX1276IoIrqInit+0x16>
}
 80062ea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 80062ee:	f8dc 3000 	ldr.w	r3, [ip]
 80062f2:	f04f 0e01 	mov.w	lr, #1
 80062f6:	fa0e fe01 	lsl.w	lr, lr, r1
 80062fa:	ea23 030e 	bic.w	r3, r3, lr
 80062fe:	e7c6      	b.n	800628e <SX1276IoIrqInit+0x5a>
 8006300:	20001058 	.word	0x20001058
 8006304:	20001014 	.word	0x20001014
 8006308:	08011f18 	.word	0x08011f18
 800630c:	08006021 	.word	0x08006021
 8006310:	08006039 	.word	0x08006039
 8006314:	20001068 	.word	0x20001068

08006318 <SX1276SetRfTxPower>:
{
 8006318:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800631c:	b08a      	sub	sp, #40	; 0x28
	struct spi_buf_set tx = {
 800631e:	2302      	movs	r3, #2
		return spi_transceive(dev_data.spi, &dev_data.spi_cfg, &tx, &rx);
 8006320:	4e39      	ldr	r6, [pc, #228]	; (8006408 <SX1276SetRfTxPower+0xf0>)
	struct spi_buf_set tx = {
 8006322:	9303      	str	r3, [sp, #12]
		const struct spi_buf_set rx = {
 8006324:	9305      	str	r3, [sp, #20]
	const struct spi_buf buf[2] = {
 8006326:	f10d 0307 	add.w	r3, sp, #7
	uint8_t pa_config = 0;
 800632a:	2100      	movs	r1, #0
	const struct spi_buf buf[2] = {
 800632c:	2201      	movs	r2, #1
	struct spi_buf_set tx = {
 800632e:	ad06      	add	r5, sp, #24
 8006330:	244d      	movs	r4, #77	; 0x4d
	const struct spi_buf buf[2] = {
 8006332:	9306      	str	r3, [sp, #24]
 8006334:	f10d 0306 	add.w	r3, sp, #6
 8006338:	f88d 4007 	strb.w	r4, [sp, #7]
	uint8_t pa_config = 0;
 800633c:	f88d 1005 	strb.w	r1, [sp, #5]
{
 8006340:	4604      	mov	r4, r0
	uint8_t pa_dac = 0;
 8006342:	f88d 1006 	strb.w	r1, [sp, #6]
		return spi_transceive(dev_data.spi, &dev_data.spi_cfg, &tx, &rx);
 8006346:	6870      	ldr	r0, [r6, #4]
	const struct spi_buf buf[2] = {
 8006348:	9207      	str	r2, [sp, #28]
 800634a:	9209      	str	r2, [sp, #36]	; 0x24
	struct spi_buf_set tx = {
 800634c:	9502      	str	r5, [sp, #8]
		const struct spi_buf_set rx = {
 800634e:	9504      	str	r5, [sp, #16]
	const struct spi_buf buf[2] = {
 8006350:	9308      	str	r3, [sp, #32]
 8006352:	6883      	ldr	r3, [r0, #8]
 8006354:	aa02      	add	r2, sp, #8
 8006356:	681f      	ldr	r7, [r3, #0]
 8006358:	f106 0108 	add.w	r1, r6, #8
 800635c:	ab04      	add	r3, sp, #16
 800635e:	47b8      	blx	r7
	if (ret < 0) {
 8006360:	2800      	cmp	r0, #0
 8006362:	db44      	blt.n	80063ee <SX1276SetRfTxPower+0xd6>
			pa_config |= (power - 5) & SX127X_PACONFIG_OUTPUTPOWER_MASK;
 8006364:	2c14      	cmp	r4, #20
 8006366:	4623      	mov	r3, r4
 8006368:	bfa8      	it	ge
 800636a:	2314      	movge	r3, #20
 800636c:	2b02      	cmp	r3, #2
	pa_dac &= ~SX127X_PADAC_20DBM_MASK;
 800636e:	f89d 2006 	ldrb.w	r2, [sp, #6]
		pa_config |= SX127X_PACONFIG_PASELECT_PABOOST;
 8006372:	f99d 1005 	ldrsb.w	r1, [sp, #5]
			pa_config |= (power - 5) & SX127X_PACONFIG_OUTPUTPOWER_MASK;
 8006376:	bfb8      	it	lt
 8006378:	2302      	movlt	r3, #2
		if (power > 17) {
 800637a:	2c11      	cmp	r4, #17
	pa_dac &= ~SX127X_PADAC_20DBM_MASK;
 800637c:	f002 02f8 	and.w	r2, r2, #248	; 0xf8
			pa_config |= (power - 5) & SX127X_PACONFIG_OUTPUTPOWER_MASK;
 8006380:	f061 017f 	orn	r1, r1, #127	; 0x7f
 8006384:	b2db      	uxtb	r3, r3
		if (power > 17) {
 8006386:	dc35      	bgt.n	80063f4 <SX1276SetRfTxPower+0xdc>
			pa_config |= (power - 2) & SX127X_PACONFIG_OUTPUTPOWER_MASK;
 8006388:	3b02      	subs	r3, #2
 800638a:	430b      	orrs	r3, r1
			pa_dac |= SX127X_PADAC_20DBM_OFF;
 800638c:	f042 0204 	orr.w	r2, r2, #4
			pa_config |= (power - 2) & SX127X_PACONFIG_OUTPUTPOWER_MASK;
 8006390:	f88d 3005 	strb.w	r3, [sp, #5]
			pa_dac |= SX127X_PADAC_20DBM_OFF;
 8006394:	f88d 2006 	strb.w	r2, [sp, #6]
	const struct spi_buf buf[2] = {
 8006398:	ab02      	add	r3, sp, #8
 800639a:	9306      	str	r3, [sp, #24]
 800639c:	2389      	movs	r3, #137	; 0x89
 800639e:	2401      	movs	r4, #1
 80063a0:	f88d 3008 	strb.w	r3, [sp, #8]
	struct spi_buf_set tx = {
 80063a4:	2702      	movs	r7, #2
	const struct spi_buf buf[2] = {
 80063a6:	f10d 0305 	add.w	r3, sp, #5
	return spi_write(dev_data.spi, &dev_data.spi_cfg, &tx);
 80063aa:	6870      	ldr	r0, [r6, #4]
	struct spi_buf_set tx = {
 80063ac:	9504      	str	r5, [sp, #16]
	const struct spi_buf buf[2] = {
 80063ae:	9407      	str	r4, [sp, #28]
 80063b0:	9409      	str	r4, [sp, #36]	; 0x24
 80063b2:	9308      	str	r3, [sp, #32]
	struct spi_buf_set tx = {
 80063b4:	9705      	str	r7, [sp, #20]
 80063b6:	6883      	ldr	r3, [r0, #8]
 80063b8:	4914      	ldr	r1, [pc, #80]	; (800640c <SX1276SetRfTxPower+0xf4>)
 80063ba:	f8d3 8000 	ldr.w	r8, [r3]
 80063be:	aa04      	add	r2, sp, #16
 80063c0:	2300      	movs	r3, #0
 80063c2:	47c0      	blx	r8
	if (ret < 0) {
 80063c4:	2800      	cmp	r0, #0
 80063c6:	db12      	blt.n	80063ee <SX1276SetRfTxPower+0xd6>
	const struct spi_buf buf[2] = {
 80063c8:	ab02      	add	r3, sp, #8
 80063ca:	9306      	str	r3, [sp, #24]
 80063cc:	f10d 0306 	add.w	r3, sp, #6
 80063d0:	9308      	str	r3, [sp, #32]
 80063d2:	23cd      	movs	r3, #205	; 0xcd
	struct spi_buf_set tx = {
 80063d4:	e9cd 5704 	strd	r5, r7, [sp, #16]
	return spi_write(dev_data.spi, &dev_data.spi_cfg, &tx);
 80063d8:	6870      	ldr	r0, [r6, #4]
	const struct spi_buf buf[2] = {
 80063da:	9407      	str	r4, [sp, #28]
 80063dc:	9409      	str	r4, [sp, #36]	; 0x24
 80063de:	f88d 3008 	strb.w	r3, [sp, #8]
 80063e2:	6883      	ldr	r3, [r0, #8]
 80063e4:	4909      	ldr	r1, [pc, #36]	; (800640c <SX1276SetRfTxPower+0xf4>)
 80063e6:	681c      	ldr	r4, [r3, #0]
 80063e8:	aa04      	add	r2, sp, #16
 80063ea:	2300      	movs	r3, #0
 80063ec:	47a0      	blx	r4
}
 80063ee:	b00a      	add	sp, #40	; 0x28
 80063f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			pa_config |= (power - 5) & SX127X_PACONFIG_OUTPUTPOWER_MASK;
 80063f4:	3b05      	subs	r3, #5
 80063f6:	430b      	orrs	r3, r1
			pa_dac |= SX127X_PADAC_20DBM_ON;
 80063f8:	f042 0207 	orr.w	r2, r2, #7
			pa_config |= (power - 5) & SX127X_PACONFIG_OUTPUTPOWER_MASK;
 80063fc:	f88d 3005 	strb.w	r3, [sp, #5]
			pa_dac |= SX127X_PADAC_20DBM_ON;
 8006400:	f88d 2006 	strb.w	r2, [sp, #6]
			pa_config |= (power - 5) & SX127X_PACONFIG_OUTPUTPOWER_MASK;
 8006404:	e7c8      	b.n	8006398 <SX1276SetRfTxPower+0x80>
 8006406:	bf00      	nop
 8006408:	20001044 	.word	0x20001044
 800640c:	2000104c 	.word	0x2000104c

08006410 <SX1276GetDio1PinState>:
{
 8006410:	b510      	push	{r4, lr}
	if (gpio_pin_get(dev_data.dio_dev[1], sx127x_dios[1].pin) > 0) {
 8006412:	4b0b      	ldr	r3, [pc, #44]	; (8006440 <SX1276GetDio1PinState+0x30>)
 8006414:	6998      	ldr	r0, [r3, #24]
{
 8006416:	b082      	sub	sp, #8
	const struct gpio_driver_data *const data =
 8006418:	6904      	ldr	r4, [r0, #16]
	return api->port_get_raw(port, value);
 800641a:	6883      	ldr	r3, [r0, #8]
 800641c:	a901      	add	r1, sp, #4
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	4798      	blx	r3
	if (ret == 0) {
 8006422:	2800      	cmp	r0, #0
 8006424:	d004      	beq.n	8006430 <SX1276GetDio1PinState+0x20>
	if (gpio_pin_get(dev_data.dio_dev[1], sx127x_dios[1].pin) > 0) {
 8006426:	bfcc      	ite	gt
 8006428:	2001      	movgt	r0, #1
 800642a:	2000      	movle	r0, #0
}
 800642c:	b002      	add	sp, #8
 800642e:	bd10      	pop	{r4, pc}
		*value ^= data->invert;
 8006430:	9801      	ldr	r0, [sp, #4]
 8006432:	6823      	ldr	r3, [r4, #0]
 8006434:	4058      	eors	r0, r3
		ret = (value & (gpio_port_pins_t)BIT(pin)) != 0 ? 1 : 0;
 8006436:	f3c0 2080 	ubfx	r0, r0, #10, #1
 800643a:	b002      	add	sp, #8
 800643c:	bd10      	pop	{r4, pc}
 800643e:	bf00      	nop
 8006440:	20001044 	.word	0x20001044

08006444 <memcpy1>:
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
}

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
    while( size-- )
 8006444:	b13a      	cbz	r2, 8006456 <memcpy1+0x12>
 8006446:	3801      	subs	r0, #1
 8006448:	440a      	add	r2, r1
    {
        *dst++ = *src++;
 800644a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800644e:	f800 3f01 	strb.w	r3, [r0, #1]!
    while( size-- )
 8006452:	4291      	cmp	r1, r2
 8006454:	d1f9      	bne.n	800644a <memcpy1+0x6>
    }
}
 8006456:	4770      	bx	lr

08006458 <TimerInit>:
 */
static bool TimerExists( TimerEvent_t *obj );

void TimerInit( TimerEvent_t *obj, void ( *callback )( void *context ) )
{
    obj->Timestamp = 0;
 8006458:	2300      	movs	r3, #0
    obj->ReloadValue = 0;
 800645a:	e9c0 3300 	strd	r3, r3, [r0]
    obj->IsStarted = false;
    obj->IsNext2Expire = false;
    obj->Callback = callback;
    obj->Context = NULL;
 800645e:	e9c0 1303 	strd	r1, r3, [r0, #12]
    obj->IsStarted = false;
 8006462:	8103      	strh	r3, [r0, #8]
    obj->Next = NULL;
 8006464:	6143      	str	r3, [r0, #20]
}
 8006466:	4770      	bx	lr

08006468 <TimerStart>:
{
    obj->Context = context;
}

void TimerStart( TimerEvent_t *obj )
{
 8006468:	b5f0      	push	{r4, r5, r6, r7, lr}
 800646a:	b083      	sub	sp, #12
 800646c:	4605      	mov	r5, r0
    uint32_t elapsedTime = 0;

    CRITICAL_SECTION_BEGIN( );
 800646e:	a801      	add	r0, sp, #4
 8006470:	f7ff f9d2 	bl	8005818 <BoardCriticalSectionBegin>

    if( ( obj == NULL ) || ( TimerExists( obj ) == true ) )
 8006474:	b13d      	cbz	r5, 8006486 <TimerStart+0x1e>
    CRITICAL_SECTION_END( );
}

static bool TimerExists( TimerEvent_t *obj )
{
    TimerEvent_t* cur = TimerListHead;
 8006476:	4e32      	ldr	r6, [pc, #200]	; (8006540 <TimerStart+0xd8>)
 8006478:	6834      	ldr	r4, [r6, #0]

    while( cur != NULL )
 800647a:	b914      	cbnz	r4, 8006482 <TimerStart+0x1a>
 800647c:	e044      	b.n	8006508 <TimerStart+0xa0>
    {
        if( cur == obj )
        {
            return true;
        }
        cur = cur->Next;
 800647e:	6964      	ldr	r4, [r4, #20]
    while( cur != NULL )
 8006480:	b134      	cbz	r4, 8006490 <TimerStart+0x28>
        if( cur == obj )
 8006482:	42a5      	cmp	r5, r4
 8006484:	d1fb      	bne.n	800647e <TimerStart+0x16>
        CRITICAL_SECTION_END( );
 8006486:	a801      	add	r0, sp, #4
 8006488:	f7ff f9d0 	bl	800582c <BoardCriticalSectionEnd>
}
 800648c:	b003      	add	sp, #12
 800648e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    obj->Timestamp = obj->ReloadValue;
 8006490:	686b      	ldr	r3, [r5, #4]
 8006492:	602b      	str	r3, [r5, #0]
    obj->IsStarted = true;
 8006494:	2701      	movs	r7, #1
 8006496:	812f      	strh	r7, [r5, #8]
        elapsedTime = RtcGetTimerElapsedTime( );
 8006498:	f7ff f97c 	bl	8005794 <RtcGetTimerElapsedTime>
        obj->Timestamp += elapsedTime;
 800649c:	682b      	ldr	r3, [r5, #0]
        if( obj->Timestamp < TimerListHead->Timestamp )
 800649e:	6831      	ldr	r1, [r6, #0]
        obj->Timestamp += elapsedTime;
 80064a0:	4418      	add	r0, r3
 80064a2:	6028      	str	r0, [r5, #0]
        if( obj->Timestamp < TimerListHead->Timestamp )
 80064a4:	680b      	ldr	r3, [r1, #0]
 80064a6:	4298      	cmp	r0, r3
 80064a8:	d214      	bcs.n	80064d4 <TimerStart+0x6c>
        cur->IsNext2Expire = false;
 80064aa:	724c      	strb	r4, [r1, #9]
    obj->Next = cur;
 80064ac:	6169      	str	r1, [r5, #20]
    TimerListHead = obj;
 80064ae:	6035      	str	r5, [r6, #0]
    return RtcTick2Ms( nowInTicks - pastInTicks );
}

static void TimerSetTimeout( TimerEvent_t *obj )
{
    int32_t minTicks= RtcGetMinimumTimeout( );
 80064b0:	f7ff f97e 	bl	80057b0 <RtcGetMinimumTimeout>
    obj->IsNext2Expire = true;
 80064b4:	726f      	strb	r7, [r5, #9]

    // In case deadline too soon
    if( obj->Timestamp  < ( RtcGetTimerElapsedTime( ) + minTicks ) )
 80064b6:	682e      	ldr	r6, [r5, #0]
    int32_t minTicks= RtcGetMinimumTimeout( );
 80064b8:	4604      	mov	r4, r0
    if( obj->Timestamp  < ( RtcGetTimerElapsedTime( ) + minTicks ) )
 80064ba:	f7ff f96b 	bl	8005794 <RtcGetTimerElapsedTime>
 80064be:	4420      	add	r0, r4
 80064c0:	4286      	cmp	r6, r0
 80064c2:	d337      	bcc.n	8006534 <TimerStart+0xcc>
    {
        obj->Timestamp = RtcGetTimerElapsedTime( ) + minTicks;
    }
    RtcSetAlarm( obj->Timestamp );
 80064c4:	6828      	ldr	r0, [r5, #0]
 80064c6:	f7ff f97b 	bl	80057c0 <RtcSetAlarm>
        CRITICAL_SECTION_END( );
 80064ca:	a801      	add	r0, sp, #4
 80064cc:	f7ff f9ae 	bl	800582c <BoardCriticalSectionEnd>
}
 80064d0:	b003      	add	sp, #12
 80064d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    TimerEvent_t* next = TimerListHead->Next;
 80064d4:	694b      	ldr	r3, [r1, #20]
    while( cur->Next != NULL )
 80064d6:	b96b      	cbnz	r3, 80064f4 <TimerStart+0x8c>
 80064d8:	460b      	mov	r3, r1
    obj->Next = NULL;
 80064da:	2200      	movs	r2, #0
    cur->Next = obj;
 80064dc:	615d      	str	r5, [r3, #20]
        CRITICAL_SECTION_END( );
 80064de:	a801      	add	r0, sp, #4
    obj->Next = NULL;
 80064e0:	616a      	str	r2, [r5, #20]
        CRITICAL_SECTION_END( );
 80064e2:	f7ff f9a3 	bl	800582c <BoardCriticalSectionEnd>
}
 80064e6:	b003      	add	sp, #12
 80064e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
            next = next->Next;
 80064ea:	695a      	ldr	r2, [r3, #20]
    while( cur->Next != NULL )
 80064ec:	4619      	mov	r1, r3
 80064ee:	2a00      	cmp	r2, #0
 80064f0:	d0f3      	beq.n	80064da <TimerStart+0x72>
 80064f2:	4613      	mov	r3, r2
        if( obj->Timestamp > next->Timestamp )
 80064f4:	681a      	ldr	r2, [r3, #0]
 80064f6:	4290      	cmp	r0, r2
 80064f8:	d8f7      	bhi.n	80064ea <TimerStart+0x82>
            cur->Next = obj;
 80064fa:	614d      	str	r5, [r1, #20]
        CRITICAL_SECTION_END( );
 80064fc:	a801      	add	r0, sp, #4
            obj->Next = next;
 80064fe:	616b      	str	r3, [r5, #20]
        CRITICAL_SECTION_END( );
 8006500:	f7ff f994 	bl	800582c <BoardCriticalSectionEnd>
}
 8006504:	b003      	add	sp, #12
 8006506:	bdf0      	pop	{r4, r5, r6, r7, pc}
    obj->Timestamp = obj->ReloadValue;
 8006508:	686b      	ldr	r3, [r5, #4]
 800650a:	602b      	str	r3, [r5, #0]
    obj->IsStarted = true;
 800650c:	2301      	movs	r3, #1
 800650e:	812b      	strh	r3, [r5, #8]
        RtcSetTimerContext( );
 8006510:	f7ff f966 	bl	80057e0 <RtcSetTimerContext>
    TimerEvent_t* cur = TimerListHead;
 8006514:	6833      	ldr	r3, [r6, #0]
    if( cur != NULL )
 8006516:	b103      	cbz	r3, 800651a <TimerStart+0xb2>
        cur->IsNext2Expire = false;
 8006518:	725c      	strb	r4, [r3, #9]
    obj->Next = cur;
 800651a:	616b      	str	r3, [r5, #20]
    TimerListHead = obj;
 800651c:	6035      	str	r5, [r6, #0]
    int32_t minTicks= RtcGetMinimumTimeout( );
 800651e:	f7ff f947 	bl	80057b0 <RtcGetMinimumTimeout>
    obj->IsNext2Expire = true;
 8006522:	2301      	movs	r3, #1
 8006524:	726b      	strb	r3, [r5, #9]
    if( obj->Timestamp  < ( RtcGetTimerElapsedTime( ) + minTicks ) )
 8006526:	682e      	ldr	r6, [r5, #0]
    int32_t minTicks= RtcGetMinimumTimeout( );
 8006528:	4604      	mov	r4, r0
    if( obj->Timestamp  < ( RtcGetTimerElapsedTime( ) + minTicks ) )
 800652a:	f7ff f933 	bl	8005794 <RtcGetTimerElapsedTime>
 800652e:	4420      	add	r0, r4
 8006530:	4286      	cmp	r6, r0
 8006532:	d2c7      	bcs.n	80064c4 <TimerStart+0x5c>
        obj->Timestamp = RtcGetTimerElapsedTime( ) + minTicks;
 8006534:	f7ff f92e 	bl	8005794 <RtcGetTimerElapsedTime>
 8006538:	4420      	add	r0, r4
 800653a:	6028      	str	r0, [r5, #0]
 800653c:	e7c3      	b.n	80064c6 <TimerStart+0x5e>
 800653e:	bf00      	nop
 8006540:	200010b4 	.word	0x200010b4

08006544 <TimerIrqHandler>:
{
 8006544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint32_t old =  RtcGetTimerContext( );
 8006546:	f7ff f957 	bl	80057f8 <RtcGetTimerContext>
    if( TimerListHead != NULL )
 800654a:	4c27      	ldr	r4, [pc, #156]	; (80065e8 <TimerIrqHandler+0xa4>)
    uint32_t old =  RtcGetTimerContext( );
 800654c:	4605      	mov	r5, r0
    uint32_t now =  RtcSetTimerContext( );
 800654e:	f7ff f947 	bl	80057e0 <RtcSetTimerContext>
    if( TimerListHead != NULL )
 8006552:	6827      	ldr	r7, [r4, #0]
 8006554:	2f00      	cmp	r7, #0
 8006556:	d02f      	beq.n	80065b8 <TimerIrqHandler+0x74>
        for( cur = TimerListHead; cur->Next != NULL; cur = cur->Next )
 8006558:	f8d7 c014 	ldr.w	ip, [r7, #20]
 800655c:	f1bc 0f00 	cmp.w	ip, #0
 8006560:	d00c      	beq.n	800657c <TimerIrqHandler+0x38>
    uint32_t deltaContext = now - old; // intentional wrap around
 8006562:	1b46      	subs	r6, r0, r5
 8006564:	4663      	mov	r3, ip
                next->Timestamp -= deltaContext;
 8006566:	1a28      	subs	r0, r5, r0
            if( next->Timestamp > deltaContext )
 8006568:	6819      	ldr	r1, [r3, #0]
 800656a:	42b1      	cmp	r1, r6
                next->Timestamp = 0;
 800656c:	f04f 0200 	mov.w	r2, #0
                next->Timestamp -= deltaContext;
 8006570:	bf88      	it	hi
 8006572:	1842      	addhi	r2, r0, r1
 8006574:	601a      	str	r2, [r3, #0]
        for( cur = TimerListHead; cur->Next != NULL; cur = cur->Next )
 8006576:	695b      	ldr	r3, [r3, #20]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d1f5      	bne.n	8006568 <TimerIrqHandler+0x24>
        ExecuteCallBack( cur->Callback, cur->Context );
 800657c:	68fb      	ldr	r3, [r7, #12]
        TimerListHead = TimerListHead->Next;
 800657e:	f8c4 c000 	str.w	ip, [r4]
        cur->IsStarted = false;
 8006582:	2600      	movs	r6, #0
 8006584:	723e      	strb	r6, [r7, #8]
        ExecuteCallBack( cur->Callback, cur->Context );
 8006586:	b1cb      	cbz	r3, 80065bc <TimerIrqHandler+0x78>
 8006588:	6938      	ldr	r0, [r7, #16]
 800658a:	4798      	blx	r3
    while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < RtcGetTimerElapsedTime( ) ) )
 800658c:	6823      	ldr	r3, [r4, #0]
 800658e:	b953      	cbnz	r3, 80065a6 <TimerIrqHandler+0x62>
 8006590:	e012      	b.n	80065b8 <TimerIrqHandler+0x74>
        cur = TimerListHead;
 8006592:	6823      	ldr	r3, [r4, #0]
        ExecuteCallBack( cur->Callback, cur->Context );
 8006594:	68da      	ldr	r2, [r3, #12]
        TimerListHead = TimerListHead->Next;
 8006596:	6959      	ldr	r1, [r3, #20]
 8006598:	6021      	str	r1, [r4, #0]
        cur->IsStarted = false;
 800659a:	721e      	strb	r6, [r3, #8]
        ExecuteCallBack( cur->Callback, cur->Context );
 800659c:	b16a      	cbz	r2, 80065ba <TimerIrqHandler+0x76>
 800659e:	6918      	ldr	r0, [r3, #16]
 80065a0:	4790      	blx	r2
    while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < RtcGetTimerElapsedTime( ) ) )
 80065a2:	6823      	ldr	r3, [r4, #0]
 80065a4:	b143      	cbz	r3, 80065b8 <TimerIrqHandler+0x74>
 80065a6:	681d      	ldr	r5, [r3, #0]
 80065a8:	f7ff f8f4 	bl	8005794 <RtcGetTimerElapsedTime>
 80065ac:	4285      	cmp	r5, r0
 80065ae:	d3f0      	bcc.n	8006592 <TimerIrqHandler+0x4e>
    if( ( TimerListHead != NULL ) && ( TimerListHead->IsNext2Expire == false ) )
 80065b0:	6824      	ldr	r4, [r4, #0]
 80065b2:	b10c      	cbz	r4, 80065b8 <TimerIrqHandler+0x74>
 80065b4:	7a63      	ldrb	r3, [r4, #9]
 80065b6:	b113      	cbz	r3, 80065be <TimerIrqHandler+0x7a>
}
 80065b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        ExecuteCallBack( cur->Callback, cur->Context );
 80065ba:	e7fe      	b.n	80065ba <TimerIrqHandler+0x76>
        ExecuteCallBack( cur->Callback, cur->Context );
 80065bc:	e7fe      	b.n	80065bc <TimerIrqHandler+0x78>
    int32_t minTicks= RtcGetMinimumTimeout( );
 80065be:	f7ff f8f7 	bl	80057b0 <RtcGetMinimumTimeout>
    obj->IsNext2Expire = true;
 80065c2:	2301      	movs	r3, #1
 80065c4:	7263      	strb	r3, [r4, #9]
    if( obj->Timestamp  < ( RtcGetTimerElapsedTime( ) + minTicks ) )
 80065c6:	6826      	ldr	r6, [r4, #0]
    int32_t minTicks= RtcGetMinimumTimeout( );
 80065c8:	4605      	mov	r5, r0
    if( obj->Timestamp  < ( RtcGetTimerElapsedTime( ) + minTicks ) )
 80065ca:	f7ff f8e3 	bl	8005794 <RtcGetTimerElapsedTime>
 80065ce:	182b      	adds	r3, r5, r0
 80065d0:	429e      	cmp	r6, r3
 80065d2:	d304      	bcc.n	80065de <TimerIrqHandler+0x9a>
    RtcSetAlarm( obj->Timestamp );
 80065d4:	6820      	ldr	r0, [r4, #0]
}
 80065d6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    RtcSetAlarm( obj->Timestamp );
 80065da:	f7ff b8f1 	b.w	80057c0 <RtcSetAlarm>
        obj->Timestamp = RtcGetTimerElapsedTime( ) + minTicks;
 80065de:	f7ff f8d9 	bl	8005794 <RtcGetTimerElapsedTime>
 80065e2:	4428      	add	r0, r5
 80065e4:	6020      	str	r0, [r4, #0]
 80065e6:	e7f6      	b.n	80065d6 <TimerIrqHandler+0x92>
 80065e8:	200010b4 	.word	0x200010b4

080065ec <TimerStop>:
{
 80065ec:	b570      	push	{r4, r5, r6, lr}
    TimerEvent_t* prev = TimerListHead;
 80065ee:	4d22      	ldr	r5, [pc, #136]	; (8006678 <TimerStop+0x8c>)
{
 80065f0:	b082      	sub	sp, #8
 80065f2:	4604      	mov	r4, r0
    CRITICAL_SECTION_BEGIN( );
 80065f4:	a801      	add	r0, sp, #4
 80065f6:	f7ff f90f 	bl	8005818 <BoardCriticalSectionBegin>
    TimerEvent_t* prev = TimerListHead;
 80065fa:	682b      	ldr	r3, [r5, #0]
    if( ( TimerListHead == NULL ) || ( obj == NULL ) )
 80065fc:	b15b      	cbz	r3, 8006616 <TimerStop+0x2a>
 80065fe:	b154      	cbz	r4, 8006616 <TimerStop+0x2a>
    obj->IsStarted = false;
 8006600:	2200      	movs	r2, #0
    if( TimerListHead == obj ) // Stop the Head
 8006602:	42a3      	cmp	r3, r4
    obj->IsStarted = false;
 8006604:	7222      	strb	r2, [r4, #8]
    if( TimerListHead == obj ) // Stop the Head
 8006606:	d102      	bne.n	800660e <TimerStop+0x22>
 8006608:	e011      	b.n	800662e <TimerStop+0x42>
            if( cur == obj )
 800660a:	429c      	cmp	r4, r3
 800660c:	d008      	beq.n	8006620 <TimerStop+0x34>
                cur = cur->Next;
 800660e:	461a      	mov	r2, r3
 8006610:	695b      	ldr	r3, [r3, #20]
        while( cur != NULL )
 8006612:	2b00      	cmp	r3, #0
 8006614:	d1f9      	bne.n	800660a <TimerStop+0x1e>
        CRITICAL_SECTION_END( );
 8006616:	a801      	add	r0, sp, #4
 8006618:	f7ff f908 	bl	800582c <BoardCriticalSectionEnd>
}
 800661c:	b002      	add	sp, #8
 800661e:	bd70      	pop	{r4, r5, r6, pc}
                if( cur->Next != NULL )
 8006620:	6963      	ldr	r3, [r4, #20]
                    prev->Next = cur;
 8006622:	6153      	str	r3, [r2, #20]
        CRITICAL_SECTION_END( );
 8006624:	a801      	add	r0, sp, #4
 8006626:	f7ff f901 	bl	800582c <BoardCriticalSectionEnd>
}
 800662a:	b002      	add	sp, #8
 800662c:	bd70      	pop	{r4, r5, r6, pc}
        if( TimerListHead->IsNext2Expire == true ) // The head is already running
 800662e:	7a59      	ldrb	r1, [r3, #9]
            if( TimerListHead->Next != NULL )
 8006630:	695c      	ldr	r4, [r3, #20]
        if( TimerListHead->IsNext2Expire == true ) // The head is already running
 8006632:	b189      	cbz	r1, 8006658 <TimerStop+0x6c>
            TimerListHead->IsNext2Expire = false;
 8006634:	725a      	strb	r2, [r3, #9]
            if( TimerListHead->Next != NULL )
 8006636:	b1ac      	cbz	r4, 8006664 <TimerStop+0x78>
                TimerListHead = TimerListHead->Next;
 8006638:	602c      	str	r4, [r5, #0]
    int32_t minTicks= RtcGetMinimumTimeout( );
 800663a:	f7ff f8b9 	bl	80057b0 <RtcGetMinimumTimeout>
    obj->IsNext2Expire = true;
 800663e:	2301      	movs	r3, #1
 8006640:	7263      	strb	r3, [r4, #9]
    if( obj->Timestamp  < ( RtcGetTimerElapsedTime( ) + minTicks ) )
 8006642:	6826      	ldr	r6, [r4, #0]
    int32_t minTicks= RtcGetMinimumTimeout( );
 8006644:	4605      	mov	r5, r0
    if( obj->Timestamp  < ( RtcGetTimerElapsedTime( ) + minTicks ) )
 8006646:	f7ff f8a5 	bl	8005794 <RtcGetTimerElapsedTime>
 800664a:	4428      	add	r0, r5
 800664c:	4286      	cmp	r6, r0
 800664e:	d30d      	bcc.n	800666c <TimerStop+0x80>
    RtcSetAlarm( obj->Timestamp );
 8006650:	6820      	ldr	r0, [r4, #0]
 8006652:	f7ff f8b5 	bl	80057c0 <RtcSetAlarm>
}
 8006656:	e7de      	b.n	8006616 <TimerStop+0x2a>
        CRITICAL_SECTION_END( );
 8006658:	a801      	add	r0, sp, #4
                TimerListHead = NULL;
 800665a:	602c      	str	r4, [r5, #0]
        CRITICAL_SECTION_END( );
 800665c:	f7ff f8e6 	bl	800582c <BoardCriticalSectionEnd>
}
 8006660:	b002      	add	sp, #8
 8006662:	bd70      	pop	{r4, r5, r6, pc}
                RtcStopAlarm( );
 8006664:	f7ff f8a6 	bl	80057b4 <RtcStopAlarm>
                TimerListHead = NULL;
 8006668:	602c      	str	r4, [r5, #0]
 800666a:	e7d4      	b.n	8006616 <TimerStop+0x2a>
        obj->Timestamp = RtcGetTimerElapsedTime( ) + minTicks;
 800666c:	f7ff f892 	bl	8005794 <RtcGetTimerElapsedTime>
 8006670:	4428      	add	r0, r5
 8006672:	6020      	str	r0, [r4, #0]
 8006674:	e7ed      	b.n	8006652 <TimerStop+0x66>
 8006676:	bf00      	nop
 8006678:	200010b4 	.word	0x200010b4

0800667c <TimerSetValue>:
{
 800667c:	b538      	push	{r3, r4, r5, lr}
 800667e:	4605      	mov	r5, r0
    uint32_t ticks = RtcMs2Tick( value );
 8006680:	4608      	mov	r0, r1
 8006682:	f7ff f8c5 	bl	8005810 <RtcMs2Tick>
 8006686:	4604      	mov	r4, r0
    TimerStop( obj );
 8006688:	4628      	mov	r0, r5
 800668a:	f7ff ffaf 	bl	80065ec <TimerStop>
    minValue = RtcGetMinimumTimeout( );
 800668e:	f7ff f88f 	bl	80057b0 <RtcGetMinimumTimeout>
    if( ticks < minValue )
 8006692:	42a0      	cmp	r0, r4
 8006694:	bf38      	it	cc
 8006696:	4620      	movcc	r0, r4
    obj->ReloadValue = ticks;
 8006698:	e9c5 0000 	strd	r0, r0, [r5]
}
 800669c:	bd38      	pop	{r3, r4, r5, pc}
 800669e:	bf00      	nop

080066a0 <TimerGetCurrentTime>:
{
 80066a0:	b508      	push	{r3, lr}
    uint32_t now = RtcGetTimerValue( );
 80066a2:	f7ff f86f 	bl	8005784 <RtcGetTimerValue>
}
 80066a6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    return  RtcTick2Ms( now );
 80066aa:	f7ff b8b3 	b.w	8005814 <RtcTick2Ms>
 80066ae:	bf00      	nop

080066b0 <TimerGetElapsedTime>:
    if ( past == 0 )
 80066b0:	b900      	cbnz	r0, 80066b4 <TimerGetElapsedTime+0x4>
}
 80066b2:	4770      	bx	lr
{
 80066b4:	b510      	push	{r4, lr}
 80066b6:	4604      	mov	r4, r0
    uint32_t nowInTicks = RtcGetTimerValue( );
 80066b8:	f7ff f864 	bl	8005784 <RtcGetTimerValue>
 80066bc:	4603      	mov	r3, r0
    uint32_t pastInTicks = RtcMs2Tick( past );
 80066be:	4620      	mov	r0, r4
    uint32_t nowInTicks = RtcGetTimerValue( );
 80066c0:	461c      	mov	r4, r3
    uint32_t pastInTicks = RtcMs2Tick( past );
 80066c2:	f7ff f8a5 	bl	8005810 <RtcMs2Tick>
    return RtcTick2Ms( nowInTicks - pastInTicks );
 80066c6:	1a20      	subs	r0, r4, r0
}
 80066c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    return RtcTick2Ms( nowInTicks - pastInTicks );
 80066cc:	f7ff b8a2 	b.w	8005814 <RtcTick2Ms>

080066d0 <DelayMs>:
    DelayMs( s * 1000.0f );
}

void DelayMs( uint32_t ms )
{
    DelayMsMcu( ms );
 80066d0:	f7ff b898 	b.w	8005804 <DelayMsMcu>

080066d4 <SX1276OnDio2Irq>:
            break;
    }
}

static void SX1276OnDio2Irq( void* context )
{
 80066d4:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 80066d6:	4c42      	ldr	r4, [pc, #264]	; (80067e0 <SX1276OnDio2Irq+0x10c>)
 80066d8:	f894 30e0 	ldrb.w	r3, [r4, #224]	; 0xe0
 80066dc:	2b01      	cmp	r3, #1
{
 80066de:	b082      	sub	sp, #8
    switch( SX1276.Settings.State )
 80066e0:	d007      	beq.n	80066f2 <SX1276OnDio2Irq+0x1e>
 80066e2:	2b02      	cmp	r3, #2
 80066e4:	d103      	bne.n	80066ee <SX1276OnDio2Irq+0x1a>
            default:
                break;
            }
            break;
        case RF_TX_RUNNING:
            switch( SX1276.Settings.Modem )
 80066e6:	f894 50e1 	ldrb.w	r5, [r4, #225]	; 0xe1
 80066ea:	2d01      	cmp	r5, #1
 80066ec:	d029      	beq.n	8006742 <SX1276OnDio2Irq+0x6e>
            }
            break;
        default:
            break;
    }
}
 80066ee:	b002      	add	sp, #8
 80066f0:	bd70      	pop	{r4, r5, r6, pc}
            switch( SX1276.Settings.Modem )
 80066f2:	f894 50e1 	ldrb.w	r5, [r4, #225]	; 0xe1
 80066f6:	b34d      	cbz	r5, 800674c <SX1276OnDio2Irq+0x78>
 80066f8:	2d01      	cmp	r5, #1
 80066fa:	d1f8      	bne.n	80066ee <SX1276OnDio2Irq+0x1a>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 80066fc:	f894 312f 	ldrb.w	r3, [r4, #303]	; 0x12f
 8006700:	2b00      	cmp	r3, #0
 8006702:	d0f4      	beq.n	80066ee <SX1276OnDio2Irq+0x1a>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8006704:	2302      	movs	r3, #2
    SX1276WriteBuffer( addr, &data, 1 );
 8006706:	462a      	mov	r2, r5
 8006708:	f10d 0107 	add.w	r1, sp, #7
 800670c:	2012      	movs	r0, #18
 800670e:	f88d 3007 	strb.w	r3, [sp, #7]
 8006712:	f7ff fcb9 	bl	8006088 <SX1276WriteBuffer>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 8006716:	4b33      	ldr	r3, [pc, #204]	; (80067e4 <SX1276OnDio2Irq+0x110>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d0e7      	beq.n	80066ee <SX1276OnDio2Irq+0x1a>
 800671e:	695c      	ldr	r4, [r3, #20]
 8006720:	2c00      	cmp	r4, #0
 8006722:	d0e4      	beq.n	80066ee <SX1276OnDio2Irq+0x1a>
    SX1276ReadBuffer( addr, &data, 1 );
 8006724:	201c      	movs	r0, #28
 8006726:	462a      	mov	r2, r5
 8006728:	f10d 0107 	add.w	r1, sp, #7
 800672c:	f7ff fcca 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8006730:	f89d 0007 	ldrb.w	r0, [sp, #7]
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8006734:	4623      	mov	r3, r4
 8006736:	f000 003f 	and.w	r0, r0, #63	; 0x3f
}
 800673a:	b002      	add	sp, #8
 800673c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8006740:	4718      	bx	r3
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 8006742:	f894 212f 	ldrb.w	r2, [r4, #303]	; 0x12f
 8006746:	2a00      	cmp	r2, #0
 8006748:	d0d1      	beq.n	80066ee <SX1276OnDio2Irq+0x1a>
 800674a:	e7dc      	b.n	8006706 <SX1276OnDio2Irq+0x32>
                if( SX1276.DIO4.port == NULL )
 800674c:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 800674e:	2a00      	cmp	r2, #0
 8006750:	d043      	beq.n	80067da <SX1276OnDio2Irq+0x106>
                if( ( SX1276.Settings.FskPacketHandler.PreambleDetected != 0 ) && ( SX1276.Settings.FskPacketHandler.SyncWordDetected == 0 ) )
 8006752:	f894 310c 	ldrb.w	r3, [r4, #268]	; 0x10c
 8006756:	2b00      	cmp	r3, #0
 8006758:	d0c9      	beq.n	80066ee <SX1276OnDio2Irq+0x1a>
 800675a:	f894 310d 	ldrb.w	r3, [r4, #269]	; 0x10d
 800675e:	2b00      	cmp	r3, #0
 8006760:	d1c5      	bne.n	80066ee <SX1276OnDio2Irq+0x1a>
                    SX1276.Settings.FskPacketHandler.SyncWordDetected = true;
 8006762:	2601      	movs	r6, #1
                    TimerStop( &RxTimeoutSyncWord );
 8006764:	4820      	ldr	r0, [pc, #128]	; (80067e8 <SX1276OnDio2Irq+0x114>)
 8006766:	f7ff ff41 	bl	80065ec <TimerStop>
    SX1276ReadBuffer( addr, &data, 1 );
 800676a:	4632      	mov	r2, r6
 800676c:	f10d 0107 	add.w	r1, sp, #7
 8006770:	2011      	movs	r0, #17
                    SX1276.Settings.FskPacketHandler.SyncWordDetected = true;
 8006772:	f884 610d 	strb.w	r6, [r4, #269]	; 0x10d
    SX1276ReadBuffer( addr, &data, 1 );
 8006776:	f7ff fca5 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 800677a:	f89d 3007 	ldrb.w	r3, [sp, #7]
                    SX1276.Settings.FskPacketHandler.RssiValue = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 800677e:	40f3      	lsrs	r3, r6
 8006780:	425b      	negs	r3, r3
    SX1276ReadBuffer( addr, &data, 1 );
 8006782:	4632      	mov	r2, r6
 8006784:	f10d 0107 	add.w	r1, sp, #7
 8006788:	201b      	movs	r0, #27
                    SX1276.Settings.FskPacketHandler.RssiValue = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 800678a:	f884 310e 	strb.w	r3, [r4, #270]	; 0x10e
    SX1276ReadBuffer( addr, &data, 1 );
 800678e:	f7ff fc99 	bl	80060c4 <SX1276ReadBuffer>
 8006792:	4632      	mov	r2, r6
 8006794:	f10d 0107 	add.w	r1, sp, #7
 8006798:	201c      	movs	r0, #28
    return data;
 800679a:	f89d 5007 	ldrb.w	r5, [sp, #7]
    SX1276ReadBuffer( addr, &data, 1 );
 800679e:	f7ff fc91 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 80067a2:	f89d 0007 	ldrb.w	r0, [sp, #7]
                    SX1276.Settings.FskPacketHandler.AfcValue = ( int32_t )SX1276ConvertPllStepToFreqInHz( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 80067a6:	ea40 2305 	orr.w	r3, r0, r5, lsl #8
           ( ( freqInHzFrac * SX1276_PLL_STEP_SCALED + ( 128 ) ) >> SX1276_PLL_STEP_SHIFT_AMOUNT );
 80067aa:	f643 5509 	movw	r5, #15625	; 0x3d09
    freqInHzInt = pllSteps >> SX1276_PLL_STEP_SHIFT_AMOUNT;
 80067ae:	0a1b      	lsrs	r3, r3, #8
           ( ( freqInHzFrac * SX1276_PLL_STEP_SCALED + ( 128 ) ) >> SX1276_PLL_STEP_SHIFT_AMOUNT );
 80067b0:	fb05 f000 	mul.w	r0, r5, r0
 80067b4:	3080      	adds	r0, #128	; 0x80
    return freqInHzInt * SX1276_PLL_STEP_SCALED + 
 80067b6:	fb05 f303 	mul.w	r3, r5, r3
 80067ba:	eb03 2310 	add.w	r3, r3, r0, lsr #8
    SX1276ReadBuffer( addr, &data, 1 );
 80067be:	4632      	mov	r2, r6
 80067c0:	f10d 0107 	add.w	r1, sp, #7
 80067c4:	200c      	movs	r0, #12
                    SX1276.Settings.FskPacketHandler.AfcValue = ( int32_t )SX1276ConvertPllStepToFreqInHz( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 80067c6:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    SX1276ReadBuffer( addr, &data, 1 );
 80067ca:	f7ff fc7b 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 80067ce:	f89d 3007 	ldrb.w	r3, [sp, #7]
                    SX1276.Settings.FskPacketHandler.RxGain = ( SX1276Read( REG_LNA ) >> 5 ) & 0x07;
 80067d2:	095b      	lsrs	r3, r3, #5
 80067d4:	f884 3114 	strb.w	r3, [r4, #276]	; 0x114
 80067d8:	e789      	b.n	80066ee <SX1276OnDio2Irq+0x1a>
                    SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 80067da:	f884 310c 	strb.w	r3, [r4, #268]	; 0x10c
                if( ( SX1276.Settings.FskPacketHandler.PreambleDetected != 0 ) && ( SX1276.Settings.FskPacketHandler.SyncWordDetected == 0 ) )
 80067de:	e7bc      	b.n	800675a <SX1276OnDio2Irq+0x86>
 80067e0:	200011ec 	.word	0x200011ec
 80067e4:	200010b8 	.word	0x200010b8
 80067e8:	200010bc 	.word	0x200010bc

080067ec <SX1276OnDio1Irq>:
{
 80067ec:	b570      	push	{r4, r5, r6, lr}
 80067ee:	b082      	sub	sp, #8
    SX1276ReadBuffer( addr, &data, 1 );
 80067f0:	2201      	movs	r2, #1
 80067f2:	f10d 0107 	add.w	r1, sp, #7
 80067f6:	203e      	movs	r0, #62	; 0x3e
    switch( SX1276.Settings.State )
 80067f8:	4c4f      	ldr	r4, [pc, #316]	; (8006938 <SX1276OnDio1Irq+0x14c>)
    SX1276ReadBuffer( addr, &data, 1 );
 80067fa:	f7ff fc63 	bl	80060c4 <SX1276ReadBuffer>
 80067fe:	2201      	movs	r2, #1
 8006800:	f10d 0107 	add.w	r1, sp, #7
 8006804:	203f      	movs	r0, #63	; 0x3f
 8006806:	f7ff fc5d 	bl	80060c4 <SX1276ReadBuffer>
    switch( SX1276.Settings.State )
 800680a:	f894 50e0 	ldrb.w	r5, [r4, #224]	; 0xe0
 800680e:	2d01      	cmp	r5, #1
 8006810:	d006      	beq.n	8006820 <SX1276OnDio1Irq+0x34>
 8006812:	2d02      	cmp	r5, #2
 8006814:	d102      	bne.n	800681c <SX1276OnDio1Irq+0x30>
            switch( SX1276.Settings.Modem )
 8006816:	f894 50e1 	ldrb.w	r5, [r4, #225]	; 0xe1
 800681a:	b32d      	cbz	r5, 8006868 <SX1276OnDio1Irq+0x7c>
}
 800681c:	b002      	add	sp, #8
 800681e:	bd70      	pop	{r4, r5, r6, pc}
            switch( SX1276.Settings.Modem )
 8006820:	f894 60e1 	ldrb.w	r6, [r4, #225]	; 0xe1
 8006824:	2e00      	cmp	r6, #0
 8006826:	d039      	beq.n	800689c <SX1276OnDio1Irq+0xb0>
 8006828:	2e01      	cmp	r6, #1
 800682a:	d1f7      	bne.n	800681c <SX1276OnDio1Irq+0x30>
                if( SX1276GetDio1PinState( ) == 0 )
 800682c:	f7ff fdf0 	bl	8006410 <SX1276GetDio1PinState>
 8006830:	2800      	cmp	r0, #0
 8006832:	d0f3      	beq.n	800681c <SX1276OnDio1Irq+0x30>
                TimerStop( &RxTimeoutTimer );
 8006834:	4841      	ldr	r0, [pc, #260]	; (800693c <SX1276OnDio1Irq+0x150>)
 8006836:	f7ff fed9 	bl	80065ec <TimerStop>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXTIMEOUT );
 800683a:	2380      	movs	r3, #128	; 0x80
    SX1276WriteBuffer( addr, &data, 1 );
 800683c:	4632      	mov	r2, r6
 800683e:	f10d 0107 	add.w	r1, sp, #7
 8006842:	2012      	movs	r0, #18
 8006844:	f88d 3007 	strb.w	r3, [sp, #7]
 8006848:	f7ff fc1e 	bl	8006088 <SX1276WriteBuffer>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800684c:	4b3c      	ldr	r3, [pc, #240]	; (8006940 <SX1276OnDio1Irq+0x154>)
 800684e:	681b      	ldr	r3, [r3, #0]
                SX1276.Settings.State = RF_IDLE;
 8006850:	2200      	movs	r2, #0
 8006852:	f884 20e0 	strb.w	r2, [r4, #224]	; 0xe0
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8006856:	2b00      	cmp	r3, #0
 8006858:	d0e0      	beq.n	800681c <SX1276OnDio1Irq+0x30>
 800685a:	68db      	ldr	r3, [r3, #12]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d0dd      	beq.n	800681c <SX1276OnDio1Irq+0x30>
}
 8006860:	b002      	add	sp, #8
 8006862:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                    RadioEvents->RxTimeout( );
 8006866:	4718      	bx	r3
                if( SX1276GetDio1PinState( ) == 1 )
 8006868:	f7ff fdd2 	bl	8006410 <SX1276GetDio1PinState>
 800686c:	2801      	cmp	r0, #1
 800686e:	d0d5      	beq.n	800681c <SX1276OnDio1Irq+0x30>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) > SX1276.Settings.FskPacketHandler.ChunkSize )
 8006870:	f8b4 0118 	ldrh.w	r0, [r4, #280]	; 0x118
 8006874:	f8b4 3116 	ldrh.w	r3, [r4, #278]	; 0x116
 8006878:	f894 211b 	ldrb.w	r2, [r4, #283]	; 0x11b
                    SX1276WriteFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.ChunkSize );
 800687c:	4931      	ldr	r1, [pc, #196]	; (8006944 <SX1276OnDio1Irq+0x158>)
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) > SX1276.Settings.FskPacketHandler.ChunkSize )
 800687e:	1a1b      	subs	r3, r3, r0
 8006880:	4293      	cmp	r3, r2
                    SX1276WriteFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.ChunkSize );
 8006882:	4401      	add	r1, r0
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) > SX1276.Settings.FskPacketHandler.ChunkSize )
 8006884:	dd39      	ble.n	80068fa <SX1276OnDio1Irq+0x10e>
    SX1276WriteBuffer( 0, buffer, size );
 8006886:	4628      	mov	r0, r5
 8006888:	f7ff fbfe 	bl	8006088 <SX1276WriteBuffer>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 800688c:	f8b4 2118 	ldrh.w	r2, [r4, #280]	; 0x118
 8006890:	f894 311b 	ldrb.w	r3, [r4, #283]	; 0x11b
 8006894:	4413      	add	r3, r2
 8006896:	f8a4 3118 	strh.w	r3, [r4, #280]	; 0x118
 800689a:	e7bf      	b.n	800681c <SX1276OnDio1Irq+0x30>
                if( SX1276GetDio1PinState( ) == 0 )
 800689c:	f7ff fdb8 	bl	8006410 <SX1276GetDio1PinState>
 80068a0:	2800      	cmp	r0, #0
 80068a2:	d0bb      	beq.n	800681c <SX1276OnDio1Irq+0x30>
                TimerStop( &RxTimeoutSyncWord );
 80068a4:	4828      	ldr	r0, [pc, #160]	; (8006948 <SX1276OnDio1Irq+0x15c>)
 80068a6:	f7ff fea1 	bl	80065ec <TimerStop>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 80068aa:	f8b4 2116 	ldrh.w	r2, [r4, #278]	; 0x116
 80068ae:	f8b4 1118 	ldrh.w	r1, [r4, #280]	; 0x118
 80068b2:	ea52 0301 	orrs.w	r3, r2, r1
 80068b6:	d10b      	bne.n	80068d0 <SX1276OnDio1Irq+0xe4>
                    if( SX1276.Settings.Fsk.FixLen == false )
 80068b8:	f894 00fe 	ldrb.w	r0, [r4, #254]	; 0xfe
    SX1276ReadBuffer( 0, buffer, size );
 80068bc:	462a      	mov	r2, r5
                    if( SX1276.Settings.Fsk.FixLen == false )
 80068be:	bb70      	cbnz	r0, 800691e <SX1276OnDio1Irq+0x132>
    SX1276ReadBuffer( 0, buffer, size );
 80068c0:	f504 718b 	add.w	r1, r4, #278	; 0x116
 80068c4:	f7ff fbfe 	bl	80060c4 <SX1276ReadBuffer>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) >= SX1276.Settings.FskPacketHandler.FifoThresh )
 80068c8:	f8b4 2116 	ldrh.w	r2, [r4, #278]	; 0x116
 80068cc:	f8b4 1118 	ldrh.w	r1, [r4, #280]	; 0x118
 80068d0:	f894 011a 	ldrb.w	r0, [r4, #282]	; 0x11a
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.FifoThresh - 1 );
 80068d4:	4b1b      	ldr	r3, [pc, #108]	; (8006944 <SX1276OnDio1Irq+0x158>)
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) >= SX1276.Settings.FskPacketHandler.FifoThresh )
 80068d6:	1a52      	subs	r2, r2, r1
 80068d8:	4282      	cmp	r2, r0
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.FifoThresh - 1 );
 80068da:	4419      	add	r1, r3
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) >= SX1276.Settings.FskPacketHandler.FifoThresh )
 80068dc:	db16      	blt.n	800690c <SX1276OnDio1Irq+0x120>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.FifoThresh - 1 );
 80068de:	1e42      	subs	r2, r0, #1
    SX1276ReadBuffer( 0, buffer, size );
 80068e0:	b2d2      	uxtb	r2, r2
 80068e2:	2000      	movs	r0, #0
 80068e4:	f7ff fbee 	bl	80060c4 <SX1276ReadBuffer>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.FifoThresh - 1;
 80068e8:	f8b4 2118 	ldrh.w	r2, [r4, #280]	; 0x118
 80068ec:	f894 311a 	ldrb.w	r3, [r4, #282]	; 0x11a
 80068f0:	3a01      	subs	r2, #1
 80068f2:	4413      	add	r3, r2
 80068f4:	f8a4 3118 	strh.w	r3, [r4, #280]	; 0x118
 80068f8:	e790      	b.n	800681c <SX1276OnDio1Irq+0x30>
    SX1276WriteBuffer( 0, buffer, size );
 80068fa:	b2da      	uxtb	r2, r3
 80068fc:	4628      	mov	r0, r5
 80068fe:	f7ff fbc3 	bl	8006088 <SX1276WriteBuffer>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes;
 8006902:	f8b4 3116 	ldrh.w	r3, [r4, #278]	; 0x116
 8006906:	f8a4 3118 	strh.w	r3, [r4, #280]	; 0x118
}
 800690a:	e787      	b.n	800681c <SX1276OnDio1Irq+0x30>
    SX1276ReadBuffer( 0, buffer, size );
 800690c:	b2d2      	uxtb	r2, r2
 800690e:	2000      	movs	r0, #0
 8006910:	f7ff fbd8 	bl	80060c4 <SX1276ReadBuffer>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8006914:	f8b4 3116 	ldrh.w	r3, [r4, #278]	; 0x116
 8006918:	f8a4 3118 	strh.w	r3, [r4, #280]	; 0x118
 800691c:	e77e      	b.n	800681c <SX1276OnDio1Irq+0x30>
    SX1276ReadBuffer( addr, &data, 1 );
 800691e:	f10d 0107 	add.w	r1, sp, #7
 8006922:	2032      	movs	r0, #50	; 0x32
 8006924:	f7ff fbce 	bl	80060c4 <SX1276ReadBuffer>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 8006928:	f89d 2007 	ldrb.w	r2, [sp, #7]
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) >= SX1276.Settings.FskPacketHandler.FifoThresh )
 800692c:	f8b4 1118 	ldrh.w	r1, [r4, #280]	; 0x118
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 8006930:	f8a4 2116 	strh.w	r2, [r4, #278]	; 0x116
 8006934:	e7cc      	b.n	80068d0 <SX1276OnDio1Irq+0xe4>
 8006936:	bf00      	nop
 8006938:	200011ec 	.word	0x200011ec
 800693c:	200010d4 	.word	0x200010d4
 8006940:	200010b8 	.word	0x200010b8
 8006944:	200010ec 	.word	0x200010ec
 8006948:	200010bc 	.word	0x200010bc

0800694c <SX1276OnDio0Irq>:
{
 800694c:	b570      	push	{r4, r5, r6, lr}
 800694e:	b082      	sub	sp, #8
    SX1276ReadBuffer( addr, &data, 1 );
 8006950:	2201      	movs	r2, #1
 8006952:	f10d 0107 	add.w	r1, sp, #7
 8006956:	203e      	movs	r0, #62	; 0x3e
    switch( SX1276.Settings.State )
 8006958:	4cbf      	ldr	r4, [pc, #764]	; (8006c58 <SX1276OnDio0Irq+0x30c>)
    SX1276ReadBuffer( addr, &data, 1 );
 800695a:	f7ff fbb3 	bl	80060c4 <SX1276ReadBuffer>
 800695e:	2201      	movs	r2, #1
 8006960:	f10d 0107 	add.w	r1, sp, #7
 8006964:	203f      	movs	r0, #63	; 0x3f
 8006966:	f7ff fbad 	bl	80060c4 <SX1276ReadBuffer>
    switch( SX1276.Settings.State )
 800696a:	f894 50e0 	ldrb.w	r5, [r4, #224]	; 0xe0
    volatile uint8_t irqFlags = 0;
 800696e:	2300      	movs	r3, #0
    switch( SX1276.Settings.State )
 8006970:	2d01      	cmp	r5, #1
    volatile uint8_t irqFlags = 0;
 8006972:	f88d 3006 	strb.w	r3, [sp, #6]
    switch( SX1276.Settings.State )
 8006976:	d014      	beq.n	80069a2 <SX1276OnDio0Irq+0x56>
 8006978:	2d02      	cmp	r5, #2
 800697a:	d118      	bne.n	80069ae <SX1276OnDio0Irq+0x62>
            TimerStop( &TxTimeoutTimer );
 800697c:	48b7      	ldr	r0, [pc, #732]	; (8006c5c <SX1276OnDio0Irq+0x310>)
 800697e:	f7ff fe35 	bl	80065ec <TimerStop>
            switch( SX1276.Settings.Modem )
 8006982:	f894 20e1 	ldrb.w	r2, [r4, #225]	; 0xe1
 8006986:	2a01      	cmp	r2, #1
 8006988:	d043      	beq.n	8006a12 <SX1276OnDio0Irq+0xc6>
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 800698a:	4bb5      	ldr	r3, [pc, #724]	; (8006c60 <SX1276OnDio0Irq+0x314>)
 800698c:	681b      	ldr	r3, [r3, #0]
                SX1276.Settings.State = RF_IDLE;
 800698e:	2200      	movs	r2, #0
 8006990:	f884 20e0 	strb.w	r2, [r4, #224]	; 0xe0
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8006994:	b15b      	cbz	r3, 80069ae <SX1276OnDio0Irq+0x62>
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	b14b      	cbz	r3, 80069ae <SX1276OnDio0Irq+0x62>
}
 800699a:	b002      	add	sp, #8
 800699c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                    RadioEvents->TxDone( );
 80069a0:	4718      	bx	r3
            switch( SX1276.Settings.Modem )
 80069a2:	f894 60e1 	ldrb.w	r6, [r4, #225]	; 0xe1
 80069a6:	2e00      	cmp	r6, #0
 80069a8:	d03c      	beq.n	8006a24 <SX1276OnDio0Irq+0xd8>
 80069aa:	2e01      	cmp	r6, #1
 80069ac:	d001      	beq.n	80069b2 <SX1276OnDio0Irq+0x66>
}
 80069ae:	b002      	add	sp, #8
 80069b0:	bd70      	pop	{r4, r5, r6, pc}
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE );
 80069b2:	2340      	movs	r3, #64	; 0x40
    SX1276WriteBuffer( addr, &data, 1 );
 80069b4:	4632      	mov	r2, r6
 80069b6:	2012      	movs	r0, #18
 80069b8:	f10d 0107 	add.w	r1, sp, #7
 80069bc:	f88d 3007 	strb.w	r3, [sp, #7]
 80069c0:	f7ff fb62 	bl	8006088 <SX1276WriteBuffer>
    SX1276ReadBuffer( addr, &data, 1 );
 80069c4:	4632      	mov	r2, r6
 80069c6:	f10d 0107 	add.w	r1, sp, #7
 80069ca:	2012      	movs	r0, #18
 80069cc:	f7ff fb7a 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 80069d0:	f89d 3007 	ldrb.w	r3, [sp, #7]
                    irqFlags = SX1276Read( REG_LR_IRQFLAGS );
 80069d4:	f88d 3006 	strb.w	r3, [sp, #6]
                    if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
 80069d8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80069dc:	069b      	lsls	r3, r3, #26
 80069de:	d574      	bpl.n	8006aca <SX1276OnDio0Irq+0x17e>
                        SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR );
 80069e0:	2320      	movs	r3, #32
    SX1276WriteBuffer( addr, &data, 1 );
 80069e2:	4632      	mov	r2, r6
 80069e4:	f10d 0107 	add.w	r1, sp, #7
 80069e8:	2012      	movs	r0, #18
 80069ea:	f88d 3007 	strb.w	r3, [sp, #7]
 80069ee:	f7ff fb4b 	bl	8006088 <SX1276WriteBuffer>
                        if( SX1276.Settings.LoRa.RxContinuous == false )
 80069f2:	f894 3132 	ldrb.w	r3, [r4, #306]	; 0x132
 80069f6:	b90b      	cbnz	r3, 80069fc <SX1276OnDio0Irq+0xb0>
                            SX1276.Settings.State = RF_IDLE;
 80069f8:	f884 30e0 	strb.w	r3, [r4, #224]	; 0xe0
                        TimerStop( &RxTimeoutTimer );
 80069fc:	4899      	ldr	r0, [pc, #612]	; (8006c64 <SX1276OnDio0Irq+0x318>)
 80069fe:	f7ff fdf5 	bl	80065ec <TimerStop>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 8006a02:	4b97      	ldr	r3, [pc, #604]	; (8006c60 <SX1276OnDio0Irq+0x314>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d0d1      	beq.n	80069ae <SX1276OnDio0Irq+0x62>
 8006a0a:	691b      	ldr	r3, [r3, #16]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d1c4      	bne.n	800699a <SX1276OnDio0Irq+0x4e>
 8006a10:	e7cd      	b.n	80069ae <SX1276OnDio0Irq+0x62>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE );
 8006a12:	2308      	movs	r3, #8
    SX1276WriteBuffer( addr, &data, 1 );
 8006a14:	f10d 0107 	add.w	r1, sp, #7
 8006a18:	2012      	movs	r0, #18
 8006a1a:	f88d 3007 	strb.w	r3, [sp, #7]
 8006a1e:	f7ff fb33 	bl	8006088 <SX1276WriteBuffer>
 8006a22:	e7b2      	b.n	800698a <SX1276OnDio0Irq+0x3e>
                if( SX1276.Settings.Fsk.CrcOn == true )
 8006a24:	f894 3100 	ldrb.w	r3, [r4, #256]	; 0x100
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	f040 80bf 	bne.w	8006bac <SX1276OnDio0Irq+0x260>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 8006a2e:	f8b4 2116 	ldrh.w	r2, [r4, #278]	; 0x116
 8006a32:	f8b4 3118 	ldrh.w	r3, [r4, #280]	; 0x118
 8006a36:	ea52 0103 	orrs.w	r1, r2, r3
 8006a3a:	d10c      	bne.n	8006a56 <SX1276OnDio0Irq+0x10a>
                    if( SX1276.Settings.Fsk.FixLen == false )
 8006a3c:	f894 00fe 	ldrb.w	r0, [r4, #254]	; 0xfe
 8006a40:	2800      	cmp	r0, #0
 8006a42:	f040 80ea 	bne.w	8006c1a <SX1276OnDio0Irq+0x2ce>
    SX1276ReadBuffer( 0, buffer, size );
 8006a46:	2201      	movs	r2, #1
 8006a48:	4987      	ldr	r1, [pc, #540]	; (8006c68 <SX1276OnDio0Irq+0x31c>)
 8006a4a:	f7ff fb3b 	bl	80060c4 <SX1276ReadBuffer>
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8006a4e:	f894 2116 	ldrb.w	r2, [r4, #278]	; 0x116
 8006a52:	f8b4 3118 	ldrh.w	r3, [r4, #280]	; 0x118
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8006a56:	4985      	ldr	r1, [pc, #532]	; (8006c6c <SX1276OnDio0Irq+0x320>)
 8006a58:	1ad2      	subs	r2, r2, r3
    SX1276ReadBuffer( 0, buffer, size );
 8006a5a:	4419      	add	r1, r3
 8006a5c:	b2d2      	uxtb	r2, r2
 8006a5e:	2000      	movs	r0, #0
 8006a60:	f7ff fb30 	bl	80060c4 <SX1276ReadBuffer>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8006a64:	f8b4 3116 	ldrh.w	r3, [r4, #278]	; 0x116
                TimerStop( &RxTimeoutTimer );
 8006a68:	487e      	ldr	r0, [pc, #504]	; (8006c64 <SX1276OnDio0Irq+0x318>)
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8006a6a:	f8a4 3118 	strh.w	r3, [r4, #280]	; 0x118
                TimerStop( &RxTimeoutTimer );
 8006a6e:	f7ff fdbd 	bl	80065ec <TimerStop>
                if( SX1276.Settings.Fsk.RxContinuous == false )
 8006a72:	f894 3102 	ldrb.w	r3, [r4, #258]	; 0x102
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	f000 8085 	beq.w	8006b86 <SX1276OnDio0Irq+0x23a>
    SX1276ReadBuffer( addr, &data, 1 );
 8006a7c:	2201      	movs	r2, #1
 8006a7e:	f10d 0107 	add.w	r1, sp, #7
 8006a82:	200d      	movs	r0, #13
 8006a84:	f7ff fb1e 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8006a88:	f89d 3007 	ldrb.w	r3, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 8006a8c:	2201      	movs	r2, #1
                    SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8006a8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    SX1276WriteBuffer( addr, &data, 1 );
 8006a92:	f10d 0107 	add.w	r1, sp, #7
 8006a96:	200d      	movs	r0, #13
 8006a98:	f88d 3007 	strb.w	r3, [sp, #7]
 8006a9c:	f7ff faf4 	bl	8006088 <SX1276WriteBuffer>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8006aa0:	4b6f      	ldr	r3, [pc, #444]	; (8006c60 <SX1276OnDio0Irq+0x314>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	b143      	cbz	r3, 8006ab8 <SX1276OnDio0Irq+0x16c>
 8006aa6:	689d      	ldr	r5, [r3, #8]
 8006aa8:	b135      	cbz	r5, 8006ab8 <SX1276OnDio0Irq+0x16c>
                    RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.FskPacketHandler.Size, SX1276.Settings.FskPacketHandler.RssiValue, 0 );
 8006aaa:	f994 210e 	ldrsb.w	r2, [r4, #270]	; 0x10e
 8006aae:	f8b4 1116 	ldrh.w	r1, [r4, #278]	; 0x116
 8006ab2:	486e      	ldr	r0, [pc, #440]	; (8006c6c <SX1276OnDio0Irq+0x320>)
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	47a8      	blx	r5
                        SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	f8a4 310c 	strh.w	r3, [r4, #268]	; 0x10c
                        SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8006abe:	f8a4 3118 	strh.w	r3, [r4, #280]	; 0x118
                        SX1276.Settings.FskPacketHandler.Size = 0;
 8006ac2:	f8a4 3116 	strh.w	r3, [r4, #278]	; 0x116
}
 8006ac6:	b002      	add	sp, #8
 8006ac8:	bd70      	pop	{r4, r5, r6, pc}
    SX1276ReadBuffer( addr, &data, 1 );
 8006aca:	4632      	mov	r2, r6
 8006acc:	f10d 0107 	add.w	r1, sp, #7
 8006ad0:	2019      	movs	r0, #25
 8006ad2:	f7ff faf7 	bl	80060c4 <SX1276ReadBuffer>
                    SX1276.Settings.LoRaPacketHandler.SnrValue = ( ( ( int8_t )SX1276Read( REG_LR_PKTSNRVALUE ) ) + 2 ) >> 2;
 8006ad6:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 8006ada:	3302      	adds	r3, #2
 8006adc:	109b      	asrs	r3, r3, #2
    SX1276ReadBuffer( addr, &data, 1 );
 8006ade:	4632      	mov	r2, r6
 8006ae0:	f10d 0107 	add.w	r1, sp, #7
 8006ae4:	201a      	movs	r0, #26
                    SX1276.Settings.LoRaPacketHandler.SnrValue = ( ( ( int8_t )SX1276Read( REG_LR_PKTSNRVALUE ) ) + 2 ) >> 2;
 8006ae6:	f884 313c 	strb.w	r3, [r4, #316]	; 0x13c
    SX1276ReadBuffer( addr, &data, 1 );
 8006aea:	f7ff faeb 	bl	80060c4 <SX1276ReadBuffer>
                    if( SX1276.Settings.LoRaPacketHandler.SnrValue < 0 )
 8006aee:	f994 213c 	ldrsb.w	r2, [r4, #316]	; 0x13c
    return data;
 8006af2:	f89d 3007 	ldrb.w	r3, [sp, #7]
                    if( SX1276.Settings.LoRaPacketHandler.SnrValue < 0 )
 8006af6:	2a00      	cmp	r2, #0
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 ) +
 8006af8:	ea4f 1113 	mov.w	r1, r3, lsr #4
                    if( SX1276.Settings.LoRaPacketHandler.SnrValue < 0 )
 8006afc:	db49      	blt.n	8006b92 <SX1276OnDio0Irq+0x246>
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8006afe:	4a5c      	ldr	r2, [pc, #368]	; (8006c70 <SX1276OnDio0Irq+0x324>)
 8006b00:	f8d4 00e4 	ldr.w	r0, [r4, #228]	; 0xe4
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 ) +
 8006b04:	b29b      	uxth	r3, r3
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8006b06:	4290      	cmp	r0, r2
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 );
 8006b08:	bf8c      	ite	hi
 8006b0a:	3b9d      	subhi	r3, #157	; 0x9d
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 );
 8006b0c:	3ba4      	subls	r3, #164	; 0xa4
 8006b0e:	440b      	add	r3, r1
 8006b10:	f8a4 313e 	strh.w	r3, [r4, #318]	; 0x13e
    SX1276ReadBuffer( addr, &data, 1 );
 8006b14:	2201      	movs	r2, #1
 8006b16:	f10d 0107 	add.w	r1, sp, #7
 8006b1a:	2013      	movs	r0, #19
 8006b1c:	f7ff fad2 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8006b20:	f89d 3007 	ldrb.w	r3, [sp, #7]
                    SX1276.Settings.LoRaPacketHandler.Size = SX1276Read( REG_LR_RXNBBYTES );
 8006b24:	f884 3140 	strb.w	r3, [r4, #320]	; 0x140
    SX1276ReadBuffer( addr, &data, 1 );
 8006b28:	2201      	movs	r2, #1
 8006b2a:	f10d 0107 	add.w	r1, sp, #7
 8006b2e:	2010      	movs	r0, #16
 8006b30:	f7ff fac8 	bl	80060c4 <SX1276ReadBuffer>
    SX1276WriteBuffer( addr, &data, 1 );
 8006b34:	2201      	movs	r2, #1
 8006b36:	f10d 0107 	add.w	r1, sp, #7
 8006b3a:	200d      	movs	r0, #13
 8006b3c:	f7ff faa4 	bl	8006088 <SX1276WriteBuffer>
    SX1276ReadBuffer( 0, buffer, size );
 8006b40:	f894 2140 	ldrb.w	r2, [r4, #320]	; 0x140
 8006b44:	4949      	ldr	r1, [pc, #292]	; (8006c6c <SX1276OnDio0Irq+0x320>)
 8006b46:	2000      	movs	r0, #0
 8006b48:	f7ff fabc 	bl	80060c4 <SX1276ReadBuffer>
                    if( SX1276.Settings.LoRa.RxContinuous == false )
 8006b4c:	f894 3132 	ldrb.w	r3, [r4, #306]	; 0x132
 8006b50:	b90b      	cbnz	r3, 8006b56 <SX1276OnDio0Irq+0x20a>
                        SX1276.Settings.State = RF_IDLE;
 8006b52:	f884 30e0 	strb.w	r3, [r4, #224]	; 0xe0
                    TimerStop( &RxTimeoutTimer );
 8006b56:	4843      	ldr	r0, [pc, #268]	; (8006c64 <SX1276OnDio0Irq+0x318>)
 8006b58:	f7ff fd48 	bl	80065ec <TimerStop>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8006b5c:	4b40      	ldr	r3, [pc, #256]	; (8006c60 <SX1276OnDio0Irq+0x314>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	f43f af24 	beq.w	80069ae <SX1276OnDio0Irq+0x62>
 8006b66:	689d      	ldr	r5, [r3, #8]
 8006b68:	2d00      	cmp	r5, #0
 8006b6a:	f43f af20 	beq.w	80069ae <SX1276OnDio0Irq+0x62>
                        RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size, SX1276.Settings.LoRaPacketHandler.RssiValue, SX1276.Settings.LoRaPacketHandler.SnrValue );
 8006b6e:	f994 313c 	ldrsb.w	r3, [r4, #316]	; 0x13c
 8006b72:	f9b4 213e 	ldrsh.w	r2, [r4, #318]	; 0x13e
 8006b76:	f894 1140 	ldrb.w	r1, [r4, #320]	; 0x140
 8006b7a:	483c      	ldr	r0, [pc, #240]	; (8006c6c <SX1276OnDio0Irq+0x320>)
 8006b7c:	46ac      	mov	ip, r5
}
 8006b7e:	b002      	add	sp, #8
 8006b80:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                        RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size, SX1276.Settings.LoRaPacketHandler.RssiValue, SX1276.Settings.LoRaPacketHandler.SnrValue );
 8006b84:	4760      	bx	ip
                    TimerStop( &RxTimeoutSyncWord );
 8006b86:	483b      	ldr	r0, [pc, #236]	; (8006c74 <SX1276OnDio0Irq+0x328>)
                    SX1276.Settings.State = RF_IDLE;
 8006b88:	f884 30e0 	strb.w	r3, [r4, #224]	; 0xe0
                    TimerStop( &RxTimeoutSyncWord );
 8006b8c:	f7ff fd2e 	bl	80065ec <TimerStop>
 8006b90:	e786      	b.n	8006aa0 <SX1276OnDio0Irq+0x154>
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8006b92:	441a      	add	r2, r3
 8006b94:	f8d4 00e4 	ldr.w	r0, [r4, #228]	; 0xe4
 8006b98:	4b35      	ldr	r3, [pc, #212]	; (8006c70 <SX1276OnDio0Irq+0x324>)
 8006b9a:	b292      	uxth	r2, r2
 8006b9c:	4298      	cmp	r0, r3
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 ) +
 8006b9e:	bf8c      	ite	hi
 8006ba0:	3a9d      	subhi	r2, #157	; 0x9d
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 ) +
 8006ba2:	3aa4      	subls	r2, #164	; 0xa4
 8006ba4:	188b      	adds	r3, r1, r2
 8006ba6:	f8a4 313e 	strh.w	r3, [r4, #318]	; 0x13e
 8006baa:	e7b3      	b.n	8006b14 <SX1276OnDio0Irq+0x1c8>
    SX1276ReadBuffer( addr, &data, 1 );
 8006bac:	462a      	mov	r2, r5
 8006bae:	f10d 0107 	add.w	r1, sp, #7
 8006bb2:	203f      	movs	r0, #63	; 0x3f
 8006bb4:	f7ff fa86 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8006bb8:	f89d 3007 	ldrb.w	r3, [sp, #7]
                    irqFlags = SX1276Read( REG_IRQFLAGS2 );
 8006bbc:	f88d 3006 	strb.w	r3, [sp, #6]
                    if( ( irqFlags & RF_IRQFLAGS2_CRCOK ) != RF_IRQFLAGS2_CRCOK )
 8006bc0:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8006bc4:	079a      	lsls	r2, r3, #30
 8006bc6:	f53f af32 	bmi.w	8006a2e <SX1276OnDio0Irq+0xe2>
                        SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 8006bca:	230b      	movs	r3, #11
    SX1276WriteBuffer( addr, &data, 1 );
 8006bcc:	462a      	mov	r2, r5
 8006bce:	f10d 0107 	add.w	r1, sp, #7
 8006bd2:	203e      	movs	r0, #62	; 0x3e
 8006bd4:	f88d 3007 	strb.w	r3, [sp, #7]
 8006bd8:	f7ff fa56 	bl	8006088 <SX1276WriteBuffer>
                        SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 8006bdc:	2310      	movs	r3, #16
    SX1276WriteBuffer( addr, &data, 1 );
 8006bde:	462a      	mov	r2, r5
 8006be0:	f10d 0107 	add.w	r1, sp, #7
 8006be4:	203f      	movs	r0, #63	; 0x3f
 8006be6:	f88d 3007 	strb.w	r3, [sp, #7]
 8006bea:	f7ff fa4d 	bl	8006088 <SX1276WriteBuffer>
                        TimerStop( &RxTimeoutTimer );
 8006bee:	481d      	ldr	r0, [pc, #116]	; (8006c64 <SX1276OnDio0Irq+0x318>)
 8006bf0:	f7ff fcfc 	bl	80065ec <TimerStop>
                        if( SX1276.Settings.Fsk.RxContinuous == false )
 8006bf4:	f894 6102 	ldrb.w	r6, [r4, #258]	; 0x102
 8006bf8:	b9d6      	cbnz	r6, 8006c30 <SX1276OnDio0Irq+0x2e4>
                            TimerStop( &RxTimeoutSyncWord );
 8006bfa:	481e      	ldr	r0, [pc, #120]	; (8006c74 <SX1276OnDio0Irq+0x328>)
 8006bfc:	f7ff fcf6 	bl	80065ec <TimerStop>
                            SX1276.Settings.State = RF_IDLE;
 8006c00:	f884 60e0 	strb.w	r6, [r4, #224]	; 0xe0
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 8006c04:	4b16      	ldr	r3, [pc, #88]	; (8006c60 <SX1276OnDio0Irq+0x314>)
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	f43f af55 	beq.w	8006ab8 <SX1276OnDio0Irq+0x16c>
 8006c0e:	691b      	ldr	r3, [r3, #16]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	f43f af51 	beq.w	8006ab8 <SX1276OnDio0Irq+0x16c>
                            RadioEvents->RxError( );
 8006c16:	4798      	blx	r3
 8006c18:	e74e      	b.n	8006ab8 <SX1276OnDio0Irq+0x16c>
    SX1276ReadBuffer( addr, &data, 1 );
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	f10d 0107 	add.w	r1, sp, #7
 8006c20:	2032      	movs	r0, #50	; 0x32
 8006c22:	f7ff fa4f 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8006c26:	f89d 2007 	ldrb.w	r2, [sp, #7]
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 8006c2a:	f8a4 2116 	strh.w	r2, [r4, #278]	; 0x116
 8006c2e:	e710      	b.n	8006a52 <SX1276OnDio0Irq+0x106>
    SX1276ReadBuffer( addr, &data, 1 );
 8006c30:	462a      	mov	r2, r5
 8006c32:	f10d 0107 	add.w	r1, sp, #7
 8006c36:	200d      	movs	r0, #13
 8006c38:	f7ff fa44 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8006c3c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 8006c40:	462a      	mov	r2, r5
                            SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8006c42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    SX1276WriteBuffer( addr, &data, 1 );
 8006c46:	f10d 0107 	add.w	r1, sp, #7
 8006c4a:	200d      	movs	r0, #13
 8006c4c:	f88d 3007 	strb.w	r3, [sp, #7]
 8006c50:	f7ff fa1a 	bl	8006088 <SX1276WriteBuffer>
 8006c54:	e7d6      	b.n	8006c04 <SX1276OnDio0Irq+0x2b8>
 8006c56:	bf00      	nop
 8006c58:	200011ec 	.word	0x200011ec
 8006c5c:	20001330 	.word	0x20001330
 8006c60:	200010b8 	.word	0x200010b8
 8006c64:	200010d4 	.word	0x200010d4
 8006c68:	20001302 	.word	0x20001302
 8006c6c:	200010ec 	.word	0x200010ec
 8006c70:	1f4add40 	.word	0x1f4add40
 8006c74:	200010bc 	.word	0x200010bc

08006c78 <SX1276SetOpMode>:
{
 8006c78:	b510      	push	{r4, lr}
    if( opMode == RF_OPMODE_SLEEP )
 8006c7a:	4604      	mov	r4, r0
{
 8006c7c:	b082      	sub	sp, #8
    if( opMode == RF_OPMODE_SLEEP )
 8006c7e:	b9b8      	cbnz	r0, 8006cb0 <SX1276SetOpMode+0x38>
        SX1276SetAntSwLowPower( true );
 8006c80:	2001      	movs	r0, #1
 8006c82:	f7ff faad 	bl	80061e0 <SX1276SetAntSwLowPower>
    SX1276ReadBuffer( addr, &data, 1 );
 8006c86:	2201      	movs	r2, #1
 8006c88:	4610      	mov	r0, r2
 8006c8a:	f10d 0107 	add.w	r1, sp, #7
 8006c8e:	f7ff fa19 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8006c92:	f89d 3007 	ldrb.w	r3, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 8006c96:	2201      	movs	r2, #1
    SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8006c98:	f023 0307 	bic.w	r3, r3, #7
 8006c9c:	4323      	orrs	r3, r4
    SX1276WriteBuffer( addr, &data, 1 );
 8006c9e:	f10d 0107 	add.w	r1, sp, #7
 8006ca2:	4610      	mov	r0, r2
 8006ca4:	f88d 3007 	strb.w	r3, [sp, #7]
 8006ca8:	f7ff f9ee 	bl	8006088 <SX1276WriteBuffer>
}
 8006cac:	b002      	add	sp, #8
 8006cae:	bd10      	pop	{r4, pc}
        SX1276SetBoardTcxo( true );
 8006cb0:	2001      	movs	r0, #1
 8006cb2:	f7ff fa97 	bl	80061e4 <SX1276SetBoardTcxo>
        SX1276SetAntSwLowPower( false );
 8006cb6:	2000      	movs	r0, #0
 8006cb8:	f7ff fa92 	bl	80061e0 <SX1276SetAntSwLowPower>
        SX1276SetAntSw( opMode );
 8006cbc:	4620      	mov	r0, r4
 8006cbe:	f7ff fa93 	bl	80061e8 <SX1276SetAntSw>
 8006cc2:	e7e0      	b.n	8006c86 <SX1276SetOpMode+0xe>

08006cc4 <SX1276OnDio4Irq>:
    }
}

static void SX1276OnDio4Irq( void* context )
{
    switch( SX1276.Settings.Modem )
 8006cc4:	4b05      	ldr	r3, [pc, #20]	; (8006cdc <SX1276OnDio4Irq+0x18>)
 8006cc6:	f893 20e1 	ldrb.w	r2, [r3, #225]	; 0xe1
 8006cca:	b92a      	cbnz	r2, 8006cd8 <SX1276OnDio4Irq+0x14>
    {
    case MODEM_FSK:
        {
            if( SX1276.Settings.FskPacketHandler.PreambleDetected == false )
 8006ccc:	f893 210c 	ldrb.w	r2, [r3, #268]	; 0x10c
 8006cd0:	b912      	cbnz	r2, 8006cd8 <SX1276OnDio4Irq+0x14>
            {
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
    case MODEM_LORA:
        break;
    default:
        break;
    }
}
 8006cd8:	4770      	bx	lr
 8006cda:	bf00      	nop
 8006cdc:	200011ec 	.word	0x200011ec

08006ce0 <SX1276OnDio3Irq>:
{
 8006ce0:	b530      	push	{r4, r5, lr}
    switch( SX1276.Settings.Modem )
 8006ce2:	4b1d      	ldr	r3, [pc, #116]	; (8006d58 <SX1276OnDio3Irq+0x78>)
 8006ce4:	f893 40e1 	ldrb.w	r4, [r3, #225]	; 0xe1
 8006ce8:	2c01      	cmp	r4, #1
{
 8006cea:	b083      	sub	sp, #12
    switch( SX1276.Settings.Modem )
 8006cec:	d001      	beq.n	8006cf2 <SX1276OnDio3Irq+0x12>
}
 8006cee:	b003      	add	sp, #12
 8006cf0:	bd30      	pop	{r4, r5, pc}
    SX1276ReadBuffer( addr, &data, 1 );
 8006cf2:	2012      	movs	r0, #18
 8006cf4:	4622      	mov	r2, r4
 8006cf6:	f10d 0107 	add.w	r1, sp, #7
 8006cfa:	f7ff f9e3 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8006cfe:	f89d 0007 	ldrb.w	r0, [sp, #7]
        if( ( SX1276Read( REG_LR_IRQFLAGS ) & RFLR_IRQFLAGS_CADDETECTED ) == RFLR_IRQFLAGS_CADDETECTED )
 8006d02:	f010 0501 	ands.w	r5, r0, #1
 8006d06:	d014      	beq.n	8006d32 <SX1276OnDio3Irq+0x52>
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDETECTED | RFLR_IRQFLAGS_CADDONE );
 8006d08:	2305      	movs	r3, #5
    SX1276WriteBuffer( addr, &data, 1 );
 8006d0a:	4622      	mov	r2, r4
 8006d0c:	f10d 0107 	add.w	r1, sp, #7
 8006d10:	2012      	movs	r0, #18
 8006d12:	f88d 3007 	strb.w	r3, [sp, #7]
 8006d16:	f7ff f9b7 	bl	8006088 <SX1276WriteBuffer>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8006d1a:	4b10      	ldr	r3, [pc, #64]	; (8006d5c <SX1276OnDio3Irq+0x7c>)
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d0e5      	beq.n	8006cee <SX1276OnDio3Irq+0xe>
 8006d22:	699b      	ldr	r3, [r3, #24]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d0e2      	beq.n	8006cee <SX1276OnDio3Irq+0xe>
                RadioEvents->CadDone( true );
 8006d28:	4620      	mov	r0, r4
}
 8006d2a:	b003      	add	sp, #12
 8006d2c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
                RadioEvents->CadDone( false );
 8006d30:	4718      	bx	r3
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDONE );
 8006d32:	2304      	movs	r3, #4
    SX1276WriteBuffer( addr, &data, 1 );
 8006d34:	4622      	mov	r2, r4
 8006d36:	f10d 0107 	add.w	r1, sp, #7
 8006d3a:	2012      	movs	r0, #18
 8006d3c:	f88d 3007 	strb.w	r3, [sp, #7]
 8006d40:	f7ff f9a2 	bl	8006088 <SX1276WriteBuffer>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8006d44:	4b05      	ldr	r3, [pc, #20]	; (8006d5c <SX1276OnDio3Irq+0x7c>)
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d0d0      	beq.n	8006cee <SX1276OnDio3Irq+0xe>
 8006d4c:	699b      	ldr	r3, [r3, #24]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d0cd      	beq.n	8006cee <SX1276OnDio3Irq+0xe>
                RadioEvents->CadDone( false );
 8006d52:	4628      	mov	r0, r5
 8006d54:	e7e9      	b.n	8006d2a <SX1276OnDio3Irq+0x4a>
 8006d56:	bf00      	nop
 8006d58:	200011ec 	.word	0x200011ec
 8006d5c:	200010b8 	.word	0x200010b8

08006d60 <SX1276GetStatus>:
    return SX1276.Settings.State;
 8006d60:	4b01      	ldr	r3, [pc, #4]	; (8006d68 <SX1276GetStatus+0x8>)
}
 8006d62:	f893 00e0 	ldrb.w	r0, [r3, #224]	; 0xe0
 8006d66:	4770      	bx	lr
 8006d68:	200011ec 	.word	0x200011ec

08006d6c <SX1276SetChannel>:
           ( ( ( stepsFrac << SX1276_PLL_STEP_SHIFT_AMOUNT ) + ( SX1276_PLL_STEP_SCALED >> 1 ) ) /
 8006d6c:	4918      	ldr	r1, [pc, #96]	; (8006dd0 <SX1276SetChannel+0x64>)
{
 8006d6e:	b510      	push	{r4, lr}
           ( ( ( stepsFrac << SX1276_PLL_STEP_SHIFT_AMOUNT ) + ( SX1276_PLL_STEP_SCALED >> 1 ) ) /
 8006d70:	fba1 2300 	umull	r2, r3, r1, r0
 8006d74:	0b1b      	lsrs	r3, r3, #12
 8006d76:	f643 5409 	movw	r4, #15625	; 0x3d09
 8006d7a:	fb04 0213 	mls	r2, r4, r3, r0
 8006d7e:	f641 6484 	movw	r4, #7812	; 0x1e84
 8006d82:	eb04 2402 	add.w	r4, r4, r2, lsl #8
 8006d86:	fba1 2404 	umull	r2, r4, r1, r4
    return ( stepsInt << SX1276_PLL_STEP_SHIFT_AMOUNT ) + 
 8006d8a:	021b      	lsls	r3, r3, #8
{
 8006d8c:	b082      	sub	sp, #8
    return ( stepsInt << SX1276_PLL_STEP_SHIFT_AMOUNT ) + 
 8006d8e:	eb03 3414 	add.w	r4, r3, r4, lsr #12
    SX1276.Settings.Channel = freq;
 8006d92:	4b10      	ldr	r3, [pc, #64]	; (8006dd4 <SX1276SetChannel+0x68>)
    SX1276Write( REG_FRFMSB, ( uint8_t )( ( freqInPllSteps >> 16 ) & 0xFF ) );
 8006d94:	0c21      	lsrs	r1, r4, #16
 8006d96:	f88d 1007 	strb.w	r1, [sp, #7]
    SX1276.Settings.Channel = freq;
 8006d9a:	f8c3 00e4 	str.w	r0, [r3, #228]	; 0xe4
    SX1276WriteBuffer( addr, &data, 1 );
 8006d9e:	f10d 0107 	add.w	r1, sp, #7
 8006da2:	2201      	movs	r2, #1
 8006da4:	2006      	movs	r0, #6
 8006da6:	f7ff f96f 	bl	8006088 <SX1276WriteBuffer>
    SX1276Write( REG_FRFMID, ( uint8_t )( ( freqInPllSteps >> 8 ) & 0xFF ) );
 8006daa:	0a23      	lsrs	r3, r4, #8
    SX1276WriteBuffer( addr, &data, 1 );
 8006dac:	f10d 0107 	add.w	r1, sp, #7
 8006db0:	2201      	movs	r2, #1
 8006db2:	2007      	movs	r0, #7
    SX1276Write( REG_FRFMID, ( uint8_t )( ( freqInPllSteps >> 8 ) & 0xFF ) );
 8006db4:	f88d 3007 	strb.w	r3, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 8006db8:	f7ff f966 	bl	8006088 <SX1276WriteBuffer>
 8006dbc:	2201      	movs	r2, #1
 8006dbe:	f10d 0107 	add.w	r1, sp, #7
 8006dc2:	2008      	movs	r0, #8
    SX1276Write( REG_FRFLSB, ( uint8_t )( freqInPllSteps & 0xFF ) );
 8006dc4:	f88d 4007 	strb.w	r4, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 8006dc8:	f7ff f95e 	bl	8006088 <SX1276WriteBuffer>
}
 8006dcc:	b002      	add	sp, #8
 8006dce:	bd10      	pop	{r4, pc}
 8006dd0:	431bde83 	.word	0x431bde83
 8006dd4:	200011ec 	.word	0x200011ec

08006dd8 <RxChainCalibration>:
{
 8006dd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006dda:	b083      	sub	sp, #12
    SX1276ReadBuffer( addr, &data, 1 );
 8006ddc:	2201      	movs	r2, #1
 8006dde:	f10d 0107 	add.w	r1, sp, #7
 8006de2:	2009      	movs	r0, #9
 8006de4:	f7ff f96e 	bl	80060c4 <SX1276ReadBuffer>
 8006de8:	2201      	movs	r2, #1
 8006dea:	f10d 0107 	add.w	r1, sp, #7
 8006dee:	2006      	movs	r0, #6
    return data;
 8006df0:	f89d 6007 	ldrb.w	r6, [sp, #7]
    SX1276ReadBuffer( addr, &data, 1 );
 8006df4:	f7ff f966 	bl	80060c4 <SX1276ReadBuffer>
 8006df8:	2201      	movs	r2, #1
 8006dfa:	f10d 0107 	add.w	r1, sp, #7
 8006dfe:	2007      	movs	r0, #7
    return data;
 8006e00:	f89d 5007 	ldrb.w	r5, [sp, #7]
    SX1276ReadBuffer( addr, &data, 1 );
 8006e04:	f7ff f95e 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8006e08:	f89d 4007 	ldrb.w	r4, [sp, #7]
    SX1276ReadBuffer( addr, &data, 1 );
 8006e0c:	2201      	movs	r2, #1
 8006e0e:	f10d 0107 	add.w	r1, sp, #7
 8006e12:	2008      	movs	r0, #8
 8006e14:	f7ff f956 	bl	80060c4 <SX1276ReadBuffer>
                                                    ( ( uint32_t )SX1276Read( REG_FRFMID ) << 8 ) |
 8006e18:	0224      	lsls	r4, r4, #8
    return data;
 8006e1a:	f89d 3007 	ldrb.w	r3, [sp, #7]
           ( ( freqInHzFrac * SX1276_PLL_STEP_SCALED + ( 128 ) ) >> SX1276_PLL_STEP_SHIFT_AMOUNT );
 8006e1e:	f643 5209 	movw	r2, #15625	; 0x3d09
    initialFreq = SX1276ConvertPllStepToFreqInHz( ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 8006e22:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
           ( ( freqInHzFrac * SX1276_PLL_STEP_SCALED + ( 128 ) ) >> SX1276_PLL_STEP_SHIFT_AMOUNT );
 8006e26:	fb02 f303 	mul.w	r3, r2, r3
 8006e2a:	2100      	movs	r1, #0
    freqInHzInt = pllSteps >> SX1276_PLL_STEP_SHIFT_AMOUNT;
 8006e2c:	0a2d      	lsrs	r5, r5, #8
           ( ( freqInHzFrac * SX1276_PLL_STEP_SCALED + ( 128 ) ) >> SX1276_PLL_STEP_SHIFT_AMOUNT );
 8006e2e:	3380      	adds	r3, #128	; 0x80
    return freqInHzInt * SX1276_PLL_STEP_SCALED + 
 8006e30:	fb02 f505 	mul.w	r5, r2, r5
 8006e34:	f88d 1007 	strb.w	r1, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 8006e38:	2201      	movs	r2, #1
 8006e3a:	f10d 0107 	add.w	r1, sp, #7
 8006e3e:	2009      	movs	r0, #9
    return freqInHzInt * SX1276_PLL_STEP_SCALED + 
 8006e40:	eb05 2513 	add.w	r5, r5, r3, lsr #8
    SX1276WriteBuffer( addr, &data, 1 );
 8006e44:	f7ff f920 	bl	8006088 <SX1276WriteBuffer>
    SX1276ReadBuffer( addr, &data, 1 );
 8006e48:	2201      	movs	r2, #1
 8006e4a:	f10d 0107 	add.w	r1, sp, #7
 8006e4e:	203b      	movs	r0, #59	; 0x3b
 8006e50:	f7ff f938 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8006e54:	f89d 3007 	ldrb.w	r3, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 8006e58:	2201      	movs	r2, #1
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 8006e5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    SX1276WriteBuffer( addr, &data, 1 );
 8006e5e:	f10d 0107 	add.w	r1, sp, #7
 8006e62:	203b      	movs	r0, #59	; 0x3b
 8006e64:	f88d 3007 	strb.w	r3, [sp, #7]
 8006e68:	f7ff f90e 	bl	8006088 <SX1276WriteBuffer>
    SX1276ReadBuffer( addr, &data, 1 );
 8006e6c:	2201      	movs	r2, #1
 8006e6e:	f10d 0107 	add.w	r1, sp, #7
 8006e72:	203b      	movs	r0, #59	; 0x3b
 8006e74:	f7ff f926 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8006e78:	f89d 3007 	ldrb.w	r3, [sp, #7]
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 8006e7c:	f013 0420 	ands.w	r4, r3, #32
 8006e80:	d1f4      	bne.n	8006e6c <RxChainCalibration+0x94>
    SX1276.Settings.Channel = freq;
 8006e82:	4b23      	ldr	r3, [pc, #140]	; (8006f10 <RxChainCalibration+0x138>)
 8006e84:	4f23      	ldr	r7, [pc, #140]	; (8006f14 <RxChainCalibration+0x13c>)
 8006e86:	f8c3 70e4 	str.w	r7, [r3, #228]	; 0xe4
    SX1276WriteBuffer( addr, &data, 1 );
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	23d9      	movs	r3, #217	; 0xd9
 8006e8e:	f10d 0107 	add.w	r1, sp, #7
 8006e92:	2006      	movs	r0, #6
 8006e94:	f88d 3007 	strb.w	r3, [sp, #7]
 8006e98:	f7ff f8f6 	bl	8006088 <SX1276WriteBuffer>
 8006e9c:	2201      	movs	r2, #1
 8006e9e:	f10d 0107 	add.w	r1, sp, #7
 8006ea2:	2007      	movs	r0, #7
 8006ea4:	f88d 4007 	strb.w	r4, [sp, #7]
 8006ea8:	f7ff f8ee 	bl	8006088 <SX1276WriteBuffer>
 8006eac:	2201      	movs	r2, #1
 8006eae:	f10d 0107 	add.w	r1, sp, #7
 8006eb2:	2008      	movs	r0, #8
 8006eb4:	f88d 4007 	strb.w	r4, [sp, #7]
 8006eb8:	f7ff f8e6 	bl	8006088 <SX1276WriteBuffer>
    SX1276ReadBuffer( addr, &data, 1 );
 8006ebc:	2201      	movs	r2, #1
 8006ebe:	f10d 0107 	add.w	r1, sp, #7
 8006ec2:	203b      	movs	r0, #59	; 0x3b
 8006ec4:	f7ff f8fe 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8006ec8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 8006ecc:	2201      	movs	r2, #1
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 8006ece:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    SX1276WriteBuffer( addr, &data, 1 );
 8006ed2:	f10d 0107 	add.w	r1, sp, #7
 8006ed6:	203b      	movs	r0, #59	; 0x3b
 8006ed8:	f88d 3007 	strb.w	r3, [sp, #7]
 8006edc:	f7ff f8d4 	bl	8006088 <SX1276WriteBuffer>
    SX1276ReadBuffer( addr, &data, 1 );
 8006ee0:	2201      	movs	r2, #1
 8006ee2:	f10d 0107 	add.w	r1, sp, #7
 8006ee6:	203b      	movs	r0, #59	; 0x3b
 8006ee8:	f7ff f8ec 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8006eec:	f89d 3007 	ldrb.w	r3, [sp, #7]
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 8006ef0:	069b      	lsls	r3, r3, #26
 8006ef2:	d4f5      	bmi.n	8006ee0 <RxChainCalibration+0x108>
    SX1276WriteBuffer( addr, &data, 1 );
 8006ef4:	2201      	movs	r2, #1
 8006ef6:	f10d 0107 	add.w	r1, sp, #7
 8006efa:	2009      	movs	r0, #9
 8006efc:	f88d 6007 	strb.w	r6, [sp, #7]
 8006f00:	f7ff f8c2 	bl	8006088 <SX1276WriteBuffer>
    SX1276SetChannel( initialFreq );
 8006f04:	4628      	mov	r0, r5
}
 8006f06:	b003      	add	sp, #12
 8006f08:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    SX1276SetChannel( initialFreq );
 8006f0c:	f7ff bf2e 	b.w	8006d6c <SX1276SetChannel>
 8006f10:	200011ec 	.word	0x200011ec
 8006f14:	33bca100 	.word	0x33bca100

08006f18 <SX1276GetTimeOnAir>:
{
 8006f18:	b570      	push	{r4, r5, r6, lr}
 8006f1a:	f8bd c010 	ldrh.w	ip, [sp, #16]
 8006f1e:	f89d 4014 	ldrb.w	r4, [sp, #20]
 8006f22:	f89d e018 	ldrb.w	lr, [sp, #24]
 8006f26:	f89d 501c 	ldrb.w	r5, [sp, #28]
    switch( modem )
 8006f2a:	2800      	cmp	r0, #0
 8006f2c:	d041      	beq.n	8006fb2 <SX1276GetTimeOnAir+0x9a>
 8006f2e:	2801      	cmp	r0, #1
 8006f30:	d13d      	bne.n	8006fae <SX1276GetTimeOnAir+0x96>
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 8006f32:	1f50      	subs	r0, r2, #5
 8006f34:	2801      	cmp	r0, #1
    int32_t crDenom           = coderate + 4;
 8006f36:	f103 0304 	add.w	r3, r3, #4
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 8006f3a:	d955      	bls.n	8006fe8 <SX1276GetTimeOnAir+0xd0>
    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8006f3c:	2900      	cmp	r1, #0
 8006f3e:	d04c      	beq.n	8006fda <SX1276GetTimeOnAir+0xc2>
 8006f40:	2901      	cmp	r1, #1
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8006f42:	bf03      	ittte	eq
 8006f44:	f1a2 060c 	subeq.w	r6, r2, #12
 8006f48:	fab6 f686 	clzeq	r6, r6
 8006f4c:	0976      	lsreq	r6, r6, #5
    bool    lowDatareOptimize = false;
 8006f4e:	2600      	movne	r6, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8006f50:	ea4f 0ece 	mov.w	lr, lr, lsl #3
                            ( crcOn ? 16 : 0 ) -
 8006f54:	b10d      	cbz	r5, 8006f5a <SX1276GetTimeOnAir+0x42>
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8006f56:	f10e 0e10 	add.w	lr, lr, #16
                            ( crcOn ? 16 : 0 ) -
 8006f5a:	ebae 0e82 	sub.w	lr, lr, r2, lsl #2
                            ( 4 * datarate ) +
 8006f5e:	0090      	lsls	r0, r2, #2
                            ( fixLen ? 0 : 20 );
 8006f60:	b90c      	cbnz	r4, 8006f66 <SX1276GetTimeOnAir+0x4e>
                            ( 4 * datarate ) +
 8006f62:	f10e 0e14 	add.w	lr, lr, #20
    if( datarate <= 6 )
 8006f66:	2a06      	cmp	r2, #6
            ceilDenominator = 4 * ( datarate - 2 );
 8006f68:	f1a2 0402 	sub.w	r4, r2, #2
    if( datarate <= 6 )
 8006f6c:	d844      	bhi.n	8006ff8 <SX1276GetTimeOnAir+0xe0>
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 8006f6e:	f1be 0f00 	cmp.w	lr, #0
 8006f72:	bfac      	ite	ge
 8006f74:	eb00 020e 	addge.w	r2, r0, lr
 8006f78:	1c02      	addlt	r2, r0, #0
 8006f7a:	3a01      	subs	r2, #1
 8006f7c:	fb92 f2f0 	sdiv	r2, r2, r0
 8006f80:	fb03 cc02 	mla	ip, r3, r2, ip
        intermediate += 2;
 8006f84:	f10c 0c0e 	add.w	ip, ip, #14
    switch( bw )
 8006f88:	2902      	cmp	r1, #2
 8006f8a:	d849      	bhi.n	8007020 <SX1276GetTimeOnAir+0x108>
 8006f8c:	4b25      	ldr	r3, [pc, #148]	; (8007024 <SX1276GetTimeOnAir+0x10c>)
    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 8006f8e:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8006f92:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 8006f96:	f10c 0001 	add.w	r0, ip, #1
 8006f9a:	fa00 fc04 	lsl.w	ip, r0, r4
            numerator   = 1000U * SX1276GetLoRaTimeOnAirNumerator( bandwidth, datarate, coderate, preambleLen, fixLen,
 8006f9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    return ( numerator + denominator - 1 ) / denominator;
 8006fa2:	1e50      	subs	r0, r2, #1
 8006fa4:	fb03 000c 	mla	r0, r3, ip, r0
 8006fa8:	fbb0 f0f2 	udiv	r0, r0, r2
}
 8006fac:	bd70      	pop	{r4, r5, r6, pc}
    switch( modem )
 8006fae:	2000      	movs	r0, #0
}
 8006fb0:	bd70      	pop	{r4, r5, r6, pc}
    return ( preambleLen << 3 ) +
 8006fb2:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
           ( ( fixLen == false ) ? 8 : 0 ) +
 8006fb6:	b90c      	cbnz	r4, 8006fbc <SX1276GetTimeOnAir+0xa4>
    return ( preambleLen << 3 ) +
 8006fb8:	f10c 0c08 	add.w	ip, ip, #8
           ( ( fixLen == false ) ? 8 : 0 ) +
 8006fbc:	f10c 0c18 	add.w	ip, ip, #24
               ( ( crcOn == true ) ? 2 : 0 ) 
 8006fc0:	b10d      	cbz	r5, 8006fc6 <SX1276GetTimeOnAir+0xae>
               ( 0 ) + // Address filter size
 8006fc2:	f10e 0e02 	add.w	lr, lr, #2
             ( syncWordLength << 3 ) +
 8006fc6:	eb0c 0ece 	add.w	lr, ip, lr, lsl #3
    return ( numerator + denominator - 1 ) / denominator;
 8006fca:	1e50      	subs	r0, r2, #1
            numerator   = 1000U * SX1276GetGfskTimeOnAirNumerator( preambleLen, fixLen, payloadLen, crcOn );
 8006fcc:	f44f 7c7a 	mov.w	ip, #1000	; 0x3e8
    return ( numerator + denominator - 1 ) / denominator;
 8006fd0:	fb0c 000e 	mla	r0, ip, lr, r0
 8006fd4:	fbb0 f0f2 	udiv	r0, r0, r2
}
 8006fd8:	bd70      	pop	{r4, r5, r6, pc}
    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8006fda:	f1a2 060b 	sub.w	r6, r2, #11
 8006fde:	2e01      	cmp	r6, #1
 8006fe0:	bf8c      	ite	hi
 8006fe2:	2600      	movhi	r6, #0
 8006fe4:	2601      	movls	r6, #1
 8006fe6:	e7b3      	b.n	8006f50 <SX1276GetTimeOnAir+0x38>
        if( preambleLen < 12 )
 8006fe8:	f1bc 0f0c 	cmp.w	ip, #12
 8006fec:	bf38      	it	cc
 8006fee:	f04f 0c0c 	movcc.w	ip, #12
    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8006ff2:	2900      	cmp	r1, #0
 8006ff4:	d1a4      	bne.n	8006f40 <SX1276GetTimeOnAir+0x28>
 8006ff6:	e7f0      	b.n	8006fda <SX1276GetTimeOnAir+0xc2>
        ceilNumerator += 8;
 8006ff8:	f10e 0e08 	add.w	lr, lr, #8
        if( lowDatareOptimize == true )
 8006ffc:	b176      	cbz	r6, 800701c <SX1276GetTimeOnAir+0x104>
            ceilDenominator = 4 * ( datarate - 2 );
 8006ffe:	00a2      	lsls	r2, r4, #2
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 8007000:	f1be 0f00 	cmp.w	lr, #0
 8007004:	bfac      	ite	ge
 8007006:	eb02 000e 	addge.w	r0, r2, lr
 800700a:	1c10      	addlt	r0, r2, #0
 800700c:	3801      	subs	r0, #1
 800700e:	fb90 f2f2 	sdiv	r2, r0, r2
 8007012:	fb03 cc02 	mla	ip, r3, r2, ip
    int32_t intermediate =
 8007016:	f10c 0c0c 	add.w	ip, ip, #12
    if( datarate <= 6 )
 800701a:	e7b5      	b.n	8006f88 <SX1276GetTimeOnAir+0x70>
            ceilDenominator = 4 * datarate;
 800701c:	4602      	mov	r2, r0
 800701e:	e7ef      	b.n	8007000 <SX1276GetTimeOnAir+0xe8>
    return ( numerator + denominator - 1 ) / denominator;
 8007020:	deff      	udf	#255	; 0xff
 8007022:	bf00      	nop
 8007024:	08011f58 	.word	0x08011f58

08007028 <SX1276Send>:
{
 8007028:	b5f0      	push	{r4, r5, r6, r7, lr}
    switch( SX1276.Settings.Modem )
 800702a:	4c98      	ldr	r4, [pc, #608]	; (800728c <SX1276Send+0x264>)
{
 800702c:	b085      	sub	sp, #20
    switch( SX1276.Settings.Modem )
 800702e:	f894 50e1 	ldrb.w	r5, [r4, #225]	; 0xe1
{
 8007032:	f88d 1007 	strb.w	r1, [sp, #7]
 8007036:	4607      	mov	r7, r0
    switch( SX1276.Settings.Modem )
 8007038:	2d00      	cmp	r5, #0
 800703a:	f000 80ba 	beq.w	80071b2 <SX1276Send+0x18a>
 800703e:	2d01      	cmp	r5, #1
 8007040:	d14c      	bne.n	80070dc <SX1276Send+0xb4>
            if( SX1276.Settings.LoRa.IqInverted == true )
 8007042:	f894 3131 	ldrb.w	r3, [r4, #305]	; 0x131
    SX1276ReadBuffer( addr, &data, 1 );
 8007046:	f10d 060f 	add.w	r6, sp, #15
 800704a:	462a      	mov	r2, r5
 800704c:	4631      	mov	r1, r6
 800704e:	2033      	movs	r0, #51	; 0x33
            if( SX1276.Settings.LoRa.IqInverted == true )
 8007050:	2b00      	cmp	r3, #0
 8007052:	f000 80e3 	beq.w	800721c <SX1276Send+0x1f4>
    SX1276ReadBuffer( addr, &data, 1 );
 8007056:	f7ff f835 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 800705a:	f89d 300f 	ldrb.w	r3, [sp, #15]
    SX1276WriteBuffer( addr, &data, 1 );
 800705e:	462a      	mov	r2, r5
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 8007060:	f023 0341 	bic.w	r3, r3, #65	; 0x41
    SX1276WriteBuffer( addr, &data, 1 );
 8007064:	4631      	mov	r1, r6
 8007066:	2033      	movs	r0, #51	; 0x33
 8007068:	f88d 300f 	strb.w	r3, [sp, #15]
 800706c:	f7ff f80c 	bl	8006088 <SX1276WriteBuffer>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8007070:	2319      	movs	r3, #25
    SX1276WriteBuffer( addr, &data, 1 );
 8007072:	462a      	mov	r2, r5
 8007074:	4631      	mov	r1, r6
 8007076:	203b      	movs	r0, #59	; 0x3b
 8007078:	f88d 300f 	strb.w	r3, [sp, #15]
 800707c:	f7ff f804 	bl	8006088 <SX1276WriteBuffer>
            SX1276.Settings.LoRaPacketHandler.Size = size;
 8007080:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007084:	f884 3140 	strb.w	r3, [r4, #320]	; 0x140
    SX1276WriteBuffer( addr, &data, 1 );
 8007088:	2201      	movs	r2, #1
 800708a:	4631      	mov	r1, r6
 800708c:	2022      	movs	r0, #34	; 0x22
 800708e:	f88d 300f 	strb.w	r3, [sp, #15]
 8007092:	2500      	movs	r5, #0
 8007094:	f7fe fff8 	bl	8006088 <SX1276WriteBuffer>
 8007098:	2201      	movs	r2, #1
 800709a:	4631      	mov	r1, r6
 800709c:	200e      	movs	r0, #14
 800709e:	f88d 500f 	strb.w	r5, [sp, #15]
 80070a2:	f7fe fff1 	bl	8006088 <SX1276WriteBuffer>
 80070a6:	2201      	movs	r2, #1
 80070a8:	4631      	mov	r1, r6
 80070aa:	200d      	movs	r0, #13
 80070ac:	f88d 500f 	strb.w	r5, [sp, #15]
 80070b0:	f7fe ffea 	bl	8006088 <SX1276WriteBuffer>
    SX1276ReadBuffer( addr, &data, 1 );
 80070b4:	2201      	movs	r2, #1
 80070b6:	4631      	mov	r1, r6
 80070b8:	4610      	mov	r0, r2
 80070ba:	f7ff f803 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 80070be:	f89d 300f 	ldrb.w	r3, [sp, #15]
            if( ( SX1276Read( REG_OPMODE ) & ~RF_OPMODE_MASK ) == RF_OPMODE_SLEEP )
 80070c2:	f033 05f8 	bics.w	r5, r3, #248	; 0xf8
 80070c6:	f000 80cf 	beq.w	8007268 <SX1276Send+0x240>
    SX1276WriteBuffer( 0, buffer, size );
 80070ca:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80070ce:	4639      	mov	r1, r7
 80070d0:	2000      	movs	r0, #0
 80070d2:	f7fe ffd9 	bl	8006088 <SX1276WriteBuffer>
            txTimeout = SX1276.Settings.LoRa.TxTimeout;
 80070d6:	f8d4 5134 	ldr.w	r5, [r4, #308]	; 0x134
        break;
 80070da:	e000      	b.n	80070de <SX1276Send+0xb6>
    switch( SX1276.Settings.Modem )
 80070dc:	2500      	movs	r5, #0
    TimerStop( &RxTimeoutTimer );
 80070de:	486c      	ldr	r0, [pc, #432]	; (8007290 <SX1276Send+0x268>)
 80070e0:	f7ff fa84 	bl	80065ec <TimerStop>
    TimerSetValue( &TxTimeoutTimer, timeout );
 80070e4:	4629      	mov	r1, r5
 80070e6:	486b      	ldr	r0, [pc, #428]	; (8007294 <SX1276Send+0x26c>)
 80070e8:	f7ff fac8 	bl	800667c <TimerSetValue>
    switch( SX1276.Settings.Modem )
 80070ec:	f894 50e1 	ldrb.w	r5, [r4, #225]	; 0xe1
 80070f0:	b375      	cbz	r5, 8007150 <SX1276Send+0x128>
 80070f2:	2d01      	cmp	r5, #1
 80070f4:	d121      	bne.n	800713a <SX1276Send+0x112>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 80070f6:	f894 312f 	ldrb.w	r3, [r4, #303]	; 0x12f
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	f000 809f 	beq.w	800723e <SX1276Send+0x216>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8007100:	23f5      	movs	r3, #245	; 0xf5
    SX1276WriteBuffer( addr, &data, 1 );
 8007102:	462a      	mov	r2, r5
 8007104:	f10d 010f 	add.w	r1, sp, #15
 8007108:	2011      	movs	r0, #17
 800710a:	f88d 300f 	strb.w	r3, [sp, #15]
 800710e:	f7fe ffbb 	bl	8006088 <SX1276WriteBuffer>
    SX1276ReadBuffer( addr, &data, 1 );
 8007112:	462a      	mov	r2, r5
 8007114:	f10d 010f 	add.w	r1, sp, #15
 8007118:	2040      	movs	r0, #64	; 0x40
 800711a:	f7fe ffd3 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 800711e:	f89d 300f 	ldrb.w	r3, [sp, #15]
    SX1276WriteBuffer( addr, &data, 1 );
 8007122:	462a      	mov	r2, r5
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO2_00 );
 8007124:	f003 0333 	and.w	r3, r3, #51	; 0x33
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 8007128:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    SX1276WriteBuffer( addr, &data, 1 );
 800712c:	f10d 010f 	add.w	r1, sp, #15
 8007130:	2040      	movs	r0, #64	; 0x40
 8007132:	f88d 300f 	strb.w	r3, [sp, #15]
 8007136:	f7fe ffa7 	bl	8006088 <SX1276WriteBuffer>
    SX1276.Settings.State = RF_TX_RUNNING;
 800713a:	2302      	movs	r3, #2
    TimerStart( &TxTimeoutTimer );
 800713c:	4855      	ldr	r0, [pc, #340]	; (8007294 <SX1276Send+0x26c>)
    SX1276.Settings.State = RF_TX_RUNNING;
 800713e:	f884 30e0 	strb.w	r3, [r4, #224]	; 0xe0
    TimerStart( &TxTimeoutTimer );
 8007142:	f7ff f991 	bl	8006468 <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 8007146:	2003      	movs	r0, #3
 8007148:	f7ff fd96 	bl	8006c78 <SX1276SetOpMode>
}
 800714c:	b005      	add	sp, #20
 800714e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    SX1276ReadBuffer( addr, &data, 1 );
 8007150:	2201      	movs	r2, #1
 8007152:	f10d 010f 	add.w	r1, sp, #15
 8007156:	2040      	movs	r0, #64	; 0x40
 8007158:	f7fe ffb4 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 800715c:	f89d 300f 	ldrb.w	r3, [sp, #15]
    SX1276WriteBuffer( addr, &data, 1 );
 8007160:	2201      	movs	r2, #1
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8007162:	f003 0303 	and.w	r3, r3, #3
    SX1276WriteBuffer( addr, &data, 1 );
 8007166:	f10d 010f 	add.w	r1, sp, #15
 800716a:	2040      	movs	r0, #64	; 0x40
 800716c:	f88d 300f 	strb.w	r3, [sp, #15]
 8007170:	f7fe ff8a 	bl	8006088 <SX1276WriteBuffer>
    SX1276ReadBuffer( addr, &data, 1 );
 8007174:	2201      	movs	r2, #1
 8007176:	f10d 010f 	add.w	r1, sp, #15
 800717a:	2041      	movs	r0, #65	; 0x41
 800717c:	f7fe ffa2 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8007180:	f89d 300f 	ldrb.w	r3, [sp, #15]
    SX1276WriteBuffer( addr, &data, 1 );
 8007184:	2201      	movs	r2, #1
            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8007186:	f003 033e 	and.w	r3, r3, #62	; 0x3e
    SX1276WriteBuffer( addr, &data, 1 );
 800718a:	f10d 010f 	add.w	r1, sp, #15
 800718e:	2041      	movs	r0, #65	; 0x41
 8007190:	f88d 300f 	strb.w	r3, [sp, #15]
 8007194:	f7fe ff78 	bl	8006088 <SX1276WriteBuffer>
    SX1276ReadBuffer( addr, &data, 1 );
 8007198:	2201      	movs	r2, #1
 800719a:	f10d 010f 	add.w	r1, sp, #15
 800719e:	2035      	movs	r0, #53	; 0x35
 80071a0:	f7fe ff90 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 80071a4:	f89d 300f 	ldrb.w	r3, [sp, #15]
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 80071a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80071ac:	f884 311a 	strb.w	r3, [r4, #282]	; 0x11a
        break;
 80071b0:	e7c3      	b.n	800713a <SX1276Send+0x112>
            if( SX1276.Settings.Fsk.FixLen == false )
 80071b2:	f894 00fe 	ldrb.w	r0, [r4, #254]	; 0xfe
            SX1276.Settings.FskPacketHandler.Size = size;
 80071b6:	f89d 3007 	ldrb.w	r3, [sp, #7]
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 80071ba:	f8a4 5118 	strh.w	r5, [r4, #280]	; 0x118
            SX1276.Settings.FskPacketHandler.Size = size;
 80071be:	f8a4 3116 	strh.w	r3, [r4, #278]	; 0x116
    SX1276WriteBuffer( 0, buffer, size );
 80071c2:	2201      	movs	r2, #1
            if( SX1276.Settings.Fsk.FixLen == false )
 80071c4:	b1d8      	cbz	r0, 80071fe <SX1276Send+0x1d6>
    SX1276WriteBuffer( addr, &data, 1 );
 80071c6:	f10d 010f 	add.w	r1, sp, #15
 80071ca:	2032      	movs	r0, #50	; 0x32
 80071cc:	f88d 300f 	strb.w	r3, [sp, #15]
 80071d0:	f7fe ff5a 	bl	8006088 <SX1276WriteBuffer>
            if( ( size > 0 ) && ( size <= 64 ) )
 80071d4:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80071d8:	1e53      	subs	r3, r2, #1
 80071da:	2b3f      	cmp	r3, #63	; 0x3f
 80071dc:	d818      	bhi.n	8007210 <SX1276Send+0x1e8>
    SX1276WriteBuffer( 0, buffer, size );
 80071de:	4639      	mov	r1, r7
 80071e0:	2000      	movs	r0, #0
                SX1276.Settings.FskPacketHandler.ChunkSize = 32;
 80071e2:	f884 211b 	strb.w	r2, [r4, #283]	; 0x11b
    SX1276WriteBuffer( 0, buffer, size );
 80071e6:	f7fe ff4f 	bl	8006088 <SX1276WriteBuffer>
            SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 80071ea:	f8b4 2118 	ldrh.w	r2, [r4, #280]	; 0x118
 80071ee:	f894 311b 	ldrb.w	r3, [r4, #283]	; 0x11b
            txTimeout = SX1276.Settings.Fsk.TxTimeout;
 80071f2:	f8d4 5104 	ldr.w	r5, [r4, #260]	; 0x104
            SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 80071f6:	4413      	add	r3, r2
 80071f8:	f8a4 3118 	strh.w	r3, [r4, #280]	; 0x118
        break;
 80071fc:	e76f      	b.n	80070de <SX1276Send+0xb6>
    SX1276WriteBuffer( 0, buffer, size );
 80071fe:	f10d 0107 	add.w	r1, sp, #7
 8007202:	f7fe ff41 	bl	8006088 <SX1276WriteBuffer>
            if( ( size > 0 ) && ( size <= 64 ) )
 8007206:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800720a:	1e53      	subs	r3, r2, #1
 800720c:	2b3f      	cmp	r3, #63	; 0x3f
 800720e:	d9e6      	bls.n	80071de <SX1276Send+0x1b6>
                memcpy1( RxTxBuffer, buffer, size );
 8007210:	4821      	ldr	r0, [pc, #132]	; (8007298 <SX1276Send+0x270>)
 8007212:	4639      	mov	r1, r7
 8007214:	f7ff f916 	bl	8006444 <memcpy1>
                SX1276.Settings.FskPacketHandler.ChunkSize = 32;
 8007218:	2220      	movs	r2, #32
 800721a:	e7e0      	b.n	80071de <SX1276Send+0x1b6>
    SX1276ReadBuffer( addr, &data, 1 );
 800721c:	f7fe ff52 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8007220:	f89d 300f 	ldrb.w	r3, [sp, #15]
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8007224:	f023 0341 	bic.w	r3, r3, #65	; 0x41
 8007228:	f043 0301 	orr.w	r3, r3, #1
    SX1276WriteBuffer( addr, &data, 1 );
 800722c:	462a      	mov	r2, r5
 800722e:	4631      	mov	r1, r6
 8007230:	2033      	movs	r0, #51	; 0x33
 8007232:	f88d 300f 	strb.w	r3, [sp, #15]
 8007236:	f7fe ff27 	bl	8006088 <SX1276WriteBuffer>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 800723a:	231d      	movs	r3, #29
 800723c:	e719      	b.n	8007072 <SX1276Send+0x4a>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 800723e:	23f7      	movs	r3, #247	; 0xf7
    SX1276WriteBuffer( addr, &data, 1 );
 8007240:	462a      	mov	r2, r5
 8007242:	2011      	movs	r0, #17
 8007244:	f10d 010f 	add.w	r1, sp, #15
 8007248:	f88d 300f 	strb.w	r3, [sp, #15]
 800724c:	f7fe ff1c 	bl	8006088 <SX1276WriteBuffer>
    SX1276ReadBuffer( addr, &data, 1 );
 8007250:	462a      	mov	r2, r5
 8007252:	f10d 010f 	add.w	r1, sp, #15
 8007256:	2040      	movs	r0, #64	; 0x40
 8007258:	f7fe ff34 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 800725c:	f89d 300f 	ldrb.w	r3, [sp, #15]
    SX1276WriteBuffer( addr, &data, 1 );
 8007260:	462a      	mov	r2, r5
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 8007262:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007266:	e75f      	b.n	8007128 <SX1276Send+0x100>
    TimerStop( &RxTimeoutTimer );
 8007268:	4809      	ldr	r0, [pc, #36]	; (8007290 <SX1276Send+0x268>)
 800726a:	f7ff f9bf 	bl	80065ec <TimerStop>
    TimerStop( &TxTimeoutTimer );
 800726e:	4809      	ldr	r0, [pc, #36]	; (8007294 <SX1276Send+0x26c>)
 8007270:	f7ff f9bc 	bl	80065ec <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 8007274:	4809      	ldr	r0, [pc, #36]	; (800729c <SX1276Send+0x274>)
 8007276:	f7ff f9b9 	bl	80065ec <TimerStop>
    SX1276SetOpMode( RF_OPMODE_STANDBY );
 800727a:	2001      	movs	r0, #1
 800727c:	f7ff fcfc 	bl	8006c78 <SX1276SetOpMode>
                DelayMs( 1 );
 8007280:	2001      	movs	r0, #1
    SX1276.Settings.State = RF_IDLE;
 8007282:	f884 50e0 	strb.w	r5, [r4, #224]	; 0xe0
                DelayMs( 1 );
 8007286:	f7ff fa23 	bl	80066d0 <DelayMs>
 800728a:	e71e      	b.n	80070ca <SX1276Send+0xa2>
 800728c:	200011ec 	.word	0x200011ec
 8007290:	200010d4 	.word	0x200010d4
 8007294:	20001330 	.word	0x20001330
 8007298:	200010ec 	.word	0x200010ec
 800729c:	200010bc 	.word	0x200010bc

080072a0 <SX1276SetSleep>:
{
 80072a0:	b500      	push	{lr}
    TimerStop( &RxTimeoutTimer );
 80072a2:	4814      	ldr	r0, [pc, #80]	; (80072f4 <SX1276SetSleep+0x54>)
{
 80072a4:	b083      	sub	sp, #12
    TimerStop( &RxTimeoutTimer );
 80072a6:	f7ff f9a1 	bl	80065ec <TimerStop>
    TimerStop( &TxTimeoutTimer );
 80072aa:	4813      	ldr	r0, [pc, #76]	; (80072f8 <SX1276SetSleep+0x58>)
 80072ac:	f7ff f99e 	bl	80065ec <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 80072b0:	4812      	ldr	r0, [pc, #72]	; (80072fc <SX1276SetSleep+0x5c>)
 80072b2:	f7ff f99b 	bl	80065ec <TimerStop>
        SX1276SetAntSwLowPower( true );
 80072b6:	2001      	movs	r0, #1
 80072b8:	f7fe ff92 	bl	80061e0 <SX1276SetAntSwLowPower>
    SX1276ReadBuffer( addr, &data, 1 );
 80072bc:	2201      	movs	r2, #1
 80072be:	4610      	mov	r0, r2
 80072c0:	f10d 0107 	add.w	r1, sp, #7
 80072c4:	f7fe fefe 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 80072c8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 80072cc:	2201      	movs	r2, #1
 80072ce:	4610      	mov	r0, r2
    SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 80072d0:	f023 0307 	bic.w	r3, r3, #7
    SX1276WriteBuffer( addr, &data, 1 );
 80072d4:	f10d 0107 	add.w	r1, sp, #7
 80072d8:	f88d 3007 	strb.w	r3, [sp, #7]
 80072dc:	f7fe fed4 	bl	8006088 <SX1276WriteBuffer>
    SX1276SetBoardTcxo( false );
 80072e0:	2000      	movs	r0, #0
 80072e2:	f7fe ff7f 	bl	80061e4 <SX1276SetBoardTcxo>
    SX1276.Settings.State = RF_IDLE;
 80072e6:	4b06      	ldr	r3, [pc, #24]	; (8007300 <SX1276SetSleep+0x60>)
 80072e8:	2200      	movs	r2, #0
 80072ea:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
}
 80072ee:	b003      	add	sp, #12
 80072f0:	f85d fb04 	ldr.w	pc, [sp], #4
 80072f4:	200010d4 	.word	0x200010d4
 80072f8:	20001330 	.word	0x20001330
 80072fc:	200010bc 	.word	0x200010bc
 8007300:	200011ec 	.word	0x200011ec

08007304 <SX1276SetStby>:
{
 8007304:	b508      	push	{r3, lr}
    TimerStop( &RxTimeoutTimer );
 8007306:	4808      	ldr	r0, [pc, #32]	; (8007328 <SX1276SetStby+0x24>)
 8007308:	f7ff f970 	bl	80065ec <TimerStop>
    TimerStop( &TxTimeoutTimer );
 800730c:	4807      	ldr	r0, [pc, #28]	; (800732c <SX1276SetStby+0x28>)
 800730e:	f7ff f96d 	bl	80065ec <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 8007312:	4807      	ldr	r0, [pc, #28]	; (8007330 <SX1276SetStby+0x2c>)
 8007314:	f7ff f96a 	bl	80065ec <TimerStop>
    SX1276SetOpMode( RF_OPMODE_STANDBY );
 8007318:	2001      	movs	r0, #1
 800731a:	f7ff fcad 	bl	8006c78 <SX1276SetOpMode>
    SX1276.Settings.State = RF_IDLE;
 800731e:	4b05      	ldr	r3, [pc, #20]	; (8007334 <SX1276SetStby+0x30>)
 8007320:	2200      	movs	r2, #0
 8007322:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
}
 8007326:	bd08      	pop	{r3, pc}
 8007328:	200010d4 	.word	0x200010d4
 800732c:	20001330 	.word	0x20001330
 8007330:	200010bc 	.word	0x200010bc
 8007334:	200011ec 	.word	0x200011ec

08007338 <SX1276SetRx>:
{
 8007338:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    switch( SX1276.Settings.Modem )
 800733c:	4cd2      	ldr	r4, [pc, #840]	; (8007688 <SX1276SetRx+0x350>)
{
 800733e:	b082      	sub	sp, #8
 8007340:	4606      	mov	r6, r0
    TimerStop( &TxTimeoutTimer );
 8007342:	48d2      	ldr	r0, [pc, #840]	; (800768c <SX1276SetRx+0x354>)
 8007344:	f7ff f952 	bl	80065ec <TimerStop>
    switch( SX1276.Settings.Modem )
 8007348:	f894 50e1 	ldrb.w	r5, [r4, #225]	; 0xe1
 800734c:	2d00      	cmp	r5, #0
 800734e:	d071      	beq.n	8007434 <SX1276SetRx+0xfc>
 8007350:	2d01      	cmp	r5, #1
 8007352:	d14f      	bne.n	80073f4 <SX1276SetRx+0xbc>
            if( SX1276.Settings.LoRa.IqInverted == true )
 8007354:	f894 3131 	ldrb.w	r3, [r4, #305]	; 0x131
    SX1276ReadBuffer( addr, &data, 1 );
 8007358:	f10d 0707 	add.w	r7, sp, #7
 800735c:	462a      	mov	r2, r5
 800735e:	4639      	mov	r1, r7
 8007360:	2033      	movs	r0, #51	; 0x33
            if( SX1276.Settings.LoRa.IqInverted == true )
 8007362:	2b00      	cmp	r3, #0
 8007364:	f040 80bb 	bne.w	80074de <SX1276SetRx+0x1a6>
    SX1276ReadBuffer( addr, &data, 1 );
 8007368:	f7fe feac 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 800736c:	f89d 3007 	ldrb.w	r3, [sp, #7]
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8007370:	f023 0341 	bic.w	r3, r3, #65	; 0x41
 8007374:	f043 0301 	orr.w	r3, r3, #1
    SX1276WriteBuffer( addr, &data, 1 );
 8007378:	462a      	mov	r2, r5
 800737a:	4639      	mov	r1, r7
 800737c:	2033      	movs	r0, #51	; 0x33
 800737e:	f88d 3007 	strb.w	r3, [sp, #7]
 8007382:	f7fe fe81 	bl	8006088 <SX1276WriteBuffer>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8007386:	231d      	movs	r3, #29
    SX1276WriteBuffer( addr, &data, 1 );
 8007388:	462a      	mov	r2, r5
 800738a:	4639      	mov	r1, r7
 800738c:	203b      	movs	r0, #59	; 0x3b
 800738e:	f88d 3007 	strb.w	r3, [sp, #7]
 8007392:	f7fe fe79 	bl	8006088 <SX1276WriteBuffer>
            if( SX1276.Settings.LoRa.Bandwidth < 9 )
 8007396:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 800739a:	2b08      	cmp	r3, #8
    SX1276ReadBuffer( addr, &data, 1 );
 800739c:	f04f 0201 	mov.w	r2, #1
 80073a0:	4639      	mov	r1, r7
 80073a2:	f04f 0031 	mov.w	r0, #49	; 0x31
            if( SX1276.Settings.LoRa.Bandwidth < 9 )
 80073a6:	f200 80de 	bhi.w	8007566 <SX1276SetRx+0x22e>
    SX1276ReadBuffer( addr, &data, 1 );
 80073aa:	f7fe fe8b 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 80073ae:	f89d 3007 	ldrb.w	r3, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 80073b2:	2201      	movs	r2, #1
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) & 0x7F );
 80073b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    SX1276WriteBuffer( addr, &data, 1 );
 80073b8:	4639      	mov	r1, r7
 80073ba:	2031      	movs	r0, #49	; 0x31
 80073bc:	f88d 3007 	strb.w	r3, [sp, #7]
 80073c0:	f7fe fe62 	bl	8006088 <SX1276WriteBuffer>
                SX1276Write( REG_LR_IFFREQ2, 0x00 );
 80073c4:	2300      	movs	r3, #0
    SX1276WriteBuffer( addr, &data, 1 );
 80073c6:	2201      	movs	r2, #1
 80073c8:	4639      	mov	r1, r7
 80073ca:	2030      	movs	r0, #48	; 0x30
 80073cc:	f88d 3007 	strb.w	r3, [sp, #7]
 80073d0:	f7fe fe5a 	bl	8006088 <SX1276WriteBuffer>
                switch( SX1276.Settings.LoRa.Bandwidth )
 80073d4:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 80073d8:	2b08      	cmp	r3, #8
 80073da:	f200 8097 	bhi.w	800750c <SX1276SetRx+0x1d4>
 80073de:	e8df f013 	tbh	[pc, r3, lsl #1]
 80073e2:	0142      	.short	0x0142
 80073e4:	01220132 	.word	0x01220132
 80073e8:	01020112 	.word	0x01020112
 80073ec:	008d00f2 	.word	0x008d00f2
 80073f0:	008d008d 	.word	0x008d008d
    switch( SX1276.Settings.Modem )
 80073f4:	f04f 0800 	mov.w	r8, #0
    memset( RxTxBuffer, 0, ( size_t )RX_TX_BUFFER_SIZE );
 80073f8:	48a5      	ldr	r0, [pc, #660]	; (8007690 <SX1276SetRx+0x358>)
 80073fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80073fe:	2100      	movs	r1, #0
 8007400:	f009 fca4 	bl	8010d4c <memset>
    SX1276.Settings.State = RF_RX_RUNNING;
 8007404:	2301      	movs	r3, #1
 8007406:	f884 30e0 	strb.w	r3, [r4, #224]	; 0xe0
    if( timeout != 0 )
 800740a:	2e00      	cmp	r6, #0
 800740c:	d15f      	bne.n	80074ce <SX1276SetRx+0x196>
    if( SX1276.Settings.Modem == MODEM_FSK )
 800740e:	f894 30e1 	ldrb.w	r3, [r4, #225]	; 0xe1
 8007412:	2b00      	cmp	r3, #0
 8007414:	d052      	beq.n	80074bc <SX1276SetRx+0x184>
        if( rxContinuous == true )
 8007416:	f1b8 0f00 	cmp.w	r8, #0
 800741a:	d105      	bne.n	8007428 <SX1276SetRx+0xf0>
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
 800741c:	2006      	movs	r0, #6
}
 800741e:	b002      	add	sp, #8
 8007420:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
 8007424:	f7ff bc28 	b.w	8006c78 <SX1276SetOpMode>
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER );
 8007428:	2005      	movs	r0, #5
}
 800742a:	b002      	add	sp, #8
 800742c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
 8007430:	f7ff bc22 	b.w	8006c78 <SX1276SetOpMode>
    SX1276ReadBuffer( addr, &data, 1 );
 8007434:	2201      	movs	r2, #1
 8007436:	f10d 0107 	add.w	r1, sp, #7
 800743a:	2040      	movs	r0, #64	; 0x40
            rxContinuous = SX1276.Settings.Fsk.RxContinuous;
 800743c:	f894 8102 	ldrb.w	r8, [r4, #258]	; 0x102
    SX1276ReadBuffer( addr, &data, 1 );
 8007440:	f7fe fe40 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8007444:	f89d 3007 	ldrb.w	r3, [sp, #7]
                                                                            RF_DIOMAPPING1_DIO0_00 |
 8007448:	f003 0303 	and.w	r3, r3, #3
                                                                            RF_DIOMAPPING1_DIO1_00 |
 800744c:	f043 030c 	orr.w	r3, r3, #12
    SX1276WriteBuffer( addr, &data, 1 );
 8007450:	2201      	movs	r2, #1
 8007452:	f10d 0107 	add.w	r1, sp, #7
 8007456:	2040      	movs	r0, #64	; 0x40
 8007458:	f88d 3007 	strb.w	r3, [sp, #7]
 800745c:	f7fe fe14 	bl	8006088 <SX1276WriteBuffer>
    SX1276ReadBuffer( addr, &data, 1 );
 8007460:	2201      	movs	r2, #1
 8007462:	f10d 0107 	add.w	r1, sp, #7
 8007466:	2041      	movs	r0, #65	; 0x41
 8007468:	f7fe fe2c 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 800746c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 8007470:	2201      	movs	r2, #1
            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8007472:	f063 033e 	orn	r3, r3, #62	; 0x3e
    SX1276WriteBuffer( addr, &data, 1 );
 8007476:	f10d 0107 	add.w	r1, sp, #7
 800747a:	2041      	movs	r0, #65	; 0x41
 800747c:	f88d 3007 	strb.w	r3, [sp, #7]
 8007480:	f7fe fe02 	bl	8006088 <SX1276WriteBuffer>
    SX1276ReadBuffer( addr, &data, 1 );
 8007484:	2201      	movs	r2, #1
 8007486:	f10d 0107 	add.w	r1, sp, #7
 800748a:	2035      	movs	r0, #53	; 0x35
 800748c:	f7fe fe1a 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8007490:	f89d 3007 	ldrb.w	r3, [sp, #7]
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 8007494:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007498:	f884 311a 	strb.w	r3, [r4, #282]	; 0x11a
    SX1276WriteBuffer( addr, &data, 1 );
 800749c:	f10d 0107 	add.w	r1, sp, #7
 80074a0:	231e      	movs	r3, #30
 80074a2:	2201      	movs	r2, #1
 80074a4:	200d      	movs	r0, #13
 80074a6:	f88d 3007 	strb.w	r3, [sp, #7]
 80074aa:	f7fe fded 	bl	8006088 <SX1276WriteBuffer>
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 80074ae:	f8a4 510c 	strh.w	r5, [r4, #268]	; 0x10c
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 80074b2:	f8a4 5118 	strh.w	r5, [r4, #280]	; 0x118
            SX1276.Settings.FskPacketHandler.Size = 0;
 80074b6:	f8a4 5116 	strh.w	r5, [r4, #278]	; 0x116
        break;
 80074ba:	e79d      	b.n	80073f8 <SX1276SetRx+0xc0>
        SX1276SetOpMode( RF_OPMODE_RECEIVER );
 80074bc:	2005      	movs	r0, #5
 80074be:	f7ff fbdb 	bl	8006c78 <SX1276SetOpMode>
        if( rxContinuous == false )
 80074c2:	f1b8 0f00 	cmp.w	r8, #0
 80074c6:	d073      	beq.n	80075b0 <SX1276SetRx+0x278>
}
 80074c8:	b002      	add	sp, #8
 80074ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        TimerSetValue( &RxTimeoutTimer, timeout );
 80074ce:	4871      	ldr	r0, [pc, #452]	; (8007694 <SX1276SetRx+0x35c>)
 80074d0:	4631      	mov	r1, r6
 80074d2:	f7ff f8d3 	bl	800667c <TimerSetValue>
        TimerStart( &RxTimeoutTimer );
 80074d6:	486f      	ldr	r0, [pc, #444]	; (8007694 <SX1276SetRx+0x35c>)
 80074d8:	f7fe ffc6 	bl	8006468 <TimerStart>
 80074dc:	e797      	b.n	800740e <SX1276SetRx+0xd6>
    SX1276ReadBuffer( addr, &data, 1 );
 80074de:	f7fe fdf1 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 80074e2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 80074e6:	462a      	mov	r2, r5
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 80074e8:	f043 0341 	orr.w	r3, r3, #65	; 0x41
    SX1276WriteBuffer( addr, &data, 1 );
 80074ec:	4639      	mov	r1, r7
 80074ee:	2033      	movs	r0, #51	; 0x33
 80074f0:	f88d 3007 	strb.w	r3, [sp, #7]
 80074f4:	f7fe fdc8 	bl	8006088 <SX1276WriteBuffer>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 80074f8:	2319      	movs	r3, #25
 80074fa:	e745      	b.n	8007388 <SX1276SetRx+0x50>
                    SX1276Write( REG_LR_IFFREQ1, 0x40 );
 80074fc:	2340      	movs	r3, #64	; 0x40
    SX1276WriteBuffer( addr, &data, 1 );
 80074fe:	2201      	movs	r2, #1
 8007500:	4639      	mov	r1, r7
 8007502:	202f      	movs	r0, #47	; 0x2f
 8007504:	f88d 3007 	strb.w	r3, [sp, #7]
 8007508:	f7fe fdbe 	bl	8006088 <SX1276WriteBuffer>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 800750c:	f894 312f 	ldrb.w	r3, [r4, #303]	; 0x12f
            rxContinuous = SX1276.Settings.LoRa.RxContinuous;
 8007510:	f894 8132 	ldrb.w	r8, [r4, #306]	; 0x132
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8007514:	b3d3      	cbz	r3, 800758c <SX1276SetRx+0x254>
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8007516:	231d      	movs	r3, #29
    SX1276WriteBuffer( addr, &data, 1 );
 8007518:	2201      	movs	r2, #1
 800751a:	4639      	mov	r1, r7
 800751c:	2011      	movs	r0, #17
 800751e:	f88d 3007 	strb.w	r3, [sp, #7]
 8007522:	f7fe fdb1 	bl	8006088 <SX1276WriteBuffer>
    SX1276ReadBuffer( addr, &data, 1 );
 8007526:	2201      	movs	r2, #1
 8007528:	4639      	mov	r1, r7
 800752a:	2040      	movs	r0, #64	; 0x40
 800752c:	f7fe fdca 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8007530:	f89d 3007 	ldrb.w	r3, [sp, #7]
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK  ) | RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO2_00 );
 8007534:	f003 0333 	and.w	r3, r3, #51	; 0x33
    SX1276WriteBuffer( addr, &data, 1 );
 8007538:	4639      	mov	r1, r7
 800753a:	2201      	movs	r2, #1
 800753c:	2040      	movs	r0, #64	; 0x40
 800753e:	f88d 3007 	strb.w	r3, [sp, #7]
 8007542:	2500      	movs	r5, #0
 8007544:	f7fe fda0 	bl	8006088 <SX1276WriteBuffer>
 8007548:	4639      	mov	r1, r7
 800754a:	2201      	movs	r2, #1
 800754c:	200f      	movs	r0, #15
 800754e:	f88d 5007 	strb.w	r5, [sp, #7]
 8007552:	f7fe fd99 	bl	8006088 <SX1276WriteBuffer>
 8007556:	4639      	mov	r1, r7
 8007558:	2201      	movs	r2, #1
 800755a:	200d      	movs	r0, #13
 800755c:	f88d 5007 	strb.w	r5, [sp, #7]
 8007560:	f7fe fd92 	bl	8006088 <SX1276WriteBuffer>
        break;
 8007564:	e748      	b.n	80073f8 <SX1276SetRx+0xc0>
    SX1276ReadBuffer( addr, &data, 1 );
 8007566:	f7fe fdad 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 800756a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 800756e:	2201      	movs	r2, #1
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) | 0x80 );
 8007570:	f063 037f 	orn	r3, r3, #127	; 0x7f
    SX1276WriteBuffer( addr, &data, 1 );
 8007574:	4639      	mov	r1, r7
 8007576:	2031      	movs	r0, #49	; 0x31
 8007578:	f88d 3007 	strb.w	r3, [sp, #7]
 800757c:	f7fe fd84 	bl	8006088 <SX1276WriteBuffer>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8007580:	f894 312f 	ldrb.w	r3, [r4, #303]	; 0x12f
            rxContinuous = SX1276.Settings.LoRa.RxContinuous;
 8007584:	f894 8132 	ldrb.w	r8, [r4, #306]	; 0x132
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8007588:	2b00      	cmp	r3, #0
 800758a:	d1c4      	bne.n	8007516 <SX1276SetRx+0x1de>
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 800758c:	231f      	movs	r3, #31
    SX1276WriteBuffer( addr, &data, 1 );
 800758e:	2201      	movs	r2, #1
 8007590:	4639      	mov	r1, r7
 8007592:	2011      	movs	r0, #17
 8007594:	f88d 3007 	strb.w	r3, [sp, #7]
 8007598:	f7fe fd76 	bl	8006088 <SX1276WriteBuffer>
    SX1276ReadBuffer( addr, &data, 1 );
 800759c:	2201      	movs	r2, #1
 800759e:	4639      	mov	r1, r7
 80075a0:	2040      	movs	r0, #64	; 0x40
 80075a2:	f7fe fd8f 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 80075a6:	f89d 3007 	ldrb.w	r3, [sp, #7]
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 80075aa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80075ae:	e7c3      	b.n	8007538 <SX1276SetRx+0x200>
            TimerSetValue( &RxTimeoutSyncWord, SX1276.Settings.Fsk.RxSingleTimeout );
 80075b0:	4839      	ldr	r0, [pc, #228]	; (8007698 <SX1276SetRx+0x360>)
 80075b2:	f8d4 1108 	ldr.w	r1, [r4, #264]	; 0x108
 80075b6:	f7ff f861 	bl	800667c <TimerSetValue>
            TimerStart( &RxTimeoutSyncWord );
 80075ba:	4837      	ldr	r0, [pc, #220]	; (8007698 <SX1276SetRx+0x360>)
}
 80075bc:	b002      	add	sp, #8
 80075be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
            TimerStart( &RxTimeoutSyncWord );
 80075c2:	f7fe bf51 	b.w	8006468 <TimerStart>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 80075c6:	2344      	movs	r3, #68	; 0x44
    SX1276WriteBuffer( addr, &data, 1 );
 80075c8:	2201      	movs	r2, #1
 80075ca:	4639      	mov	r1, r7
 80075cc:	202f      	movs	r0, #47	; 0x2f
 80075ce:	f88d 3007 	strb.w	r3, [sp, #7]
 80075d2:	f7fe fd59 	bl	8006088 <SX1276WriteBuffer>
                    SX1276SetChannel(SX1276.Settings.Channel + 41670 );
 80075d6:	f8d4 00e4 	ldr.w	r0, [r4, #228]	; 0xe4
 80075da:	f500 4022 	add.w	r0, r0, #41472	; 0xa200
 80075de:	30c6      	adds	r0, #198	; 0xc6
 80075e0:	f7ff fbc4 	bl	8006d6c <SX1276SetChannel>
                    break;
 80075e4:	e792      	b.n	800750c <SX1276SetRx+0x1d4>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 80075e6:	2344      	movs	r3, #68	; 0x44
    SX1276WriteBuffer( addr, &data, 1 );
 80075e8:	2201      	movs	r2, #1
 80075ea:	4639      	mov	r1, r7
 80075ec:	202f      	movs	r0, #47	; 0x2f
 80075ee:	f88d 3007 	strb.w	r3, [sp, #7]
 80075f2:	f7fe fd49 	bl	8006088 <SX1276WriteBuffer>
                    SX1276SetChannel(SX1276.Settings.Channel + 31250 );
 80075f6:	f8d4 00e4 	ldr.w	r0, [r4, #228]	; 0xe4
 80075fa:	f500 40f4 	add.w	r0, r0, #31232	; 0x7a00
 80075fe:	3012      	adds	r0, #18
 8007600:	f7ff fbb4 	bl	8006d6c <SX1276SetChannel>
                    break;
 8007604:	e782      	b.n	800750c <SX1276SetRx+0x1d4>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8007606:	2344      	movs	r3, #68	; 0x44
    SX1276WriteBuffer( addr, &data, 1 );
 8007608:	2201      	movs	r2, #1
 800760a:	4639      	mov	r1, r7
 800760c:	202f      	movs	r0, #47	; 0x2f
 800760e:	f88d 3007 	strb.w	r3, [sp, #7]
 8007612:	f7fe fd39 	bl	8006088 <SX1276WriteBuffer>
                    SX1276SetChannel(SX1276.Settings.Channel + 20830 );
 8007616:	f8d4 00e4 	ldr.w	r0, [r4, #228]	; 0xe4
 800761a:	f500 40a2 	add.w	r0, r0, #20736	; 0x5100
 800761e:	305e      	adds	r0, #94	; 0x5e
 8007620:	f7ff fba4 	bl	8006d6c <SX1276SetChannel>
                    break;
 8007624:	e772      	b.n	800750c <SX1276SetRx+0x1d4>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8007626:	2344      	movs	r3, #68	; 0x44
    SX1276WriteBuffer( addr, &data, 1 );
 8007628:	2201      	movs	r2, #1
 800762a:	4639      	mov	r1, r7
 800762c:	202f      	movs	r0, #47	; 0x2f
 800762e:	f88d 3007 	strb.w	r3, [sp, #7]
 8007632:	f7fe fd29 	bl	8006088 <SX1276WriteBuffer>
                    SX1276SetChannel(SX1276.Settings.Channel + 15620 );
 8007636:	f8d4 00e4 	ldr.w	r0, [r4, #228]	; 0xe4
 800763a:	f500 5074 	add.w	r0, r0, #15616	; 0x3d00
 800763e:	3004      	adds	r0, #4
 8007640:	f7ff fb94 	bl	8006d6c <SX1276SetChannel>
                    break;
 8007644:	e762      	b.n	800750c <SX1276SetRx+0x1d4>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8007646:	2344      	movs	r3, #68	; 0x44
    SX1276WriteBuffer( addr, &data, 1 );
 8007648:	2201      	movs	r2, #1
 800764a:	4639      	mov	r1, r7
 800764c:	202f      	movs	r0, #47	; 0x2f
 800764e:	f88d 3007 	strb.w	r3, [sp, #7]
 8007652:	f7fe fd19 	bl	8006088 <SX1276WriteBuffer>
                    SX1276SetChannel(SX1276.Settings.Channel + 10420 );
 8007656:	f8d4 00e4 	ldr.w	r0, [r4, #228]	; 0xe4
 800765a:	f500 5022 	add.w	r0, r0, #10368	; 0x2880
 800765e:	3034      	adds	r0, #52	; 0x34
 8007660:	f7ff fb84 	bl	8006d6c <SX1276SetChannel>
                    break;
 8007664:	e752      	b.n	800750c <SX1276SetRx+0x1d4>
                    SX1276Write( REG_LR_IFFREQ1, 0x48 );
 8007666:	2348      	movs	r3, #72	; 0x48
    SX1276WriteBuffer( addr, &data, 1 );
 8007668:	2201      	movs	r2, #1
 800766a:	4639      	mov	r1, r7
 800766c:	202f      	movs	r0, #47	; 0x2f
 800766e:	f88d 3007 	strb.w	r3, [sp, #7]
 8007672:	f7fe fd09 	bl	8006088 <SX1276WriteBuffer>
                    SX1276SetChannel(SX1276.Settings.Channel + 7810 );
 8007676:	f8d4 00e4 	ldr.w	r0, [r4, #228]	; 0xe4
 800767a:	f500 50f4 	add.w	r0, r0, #7808	; 0x1e80
 800767e:	3002      	adds	r0, #2
 8007680:	f7ff fb74 	bl	8006d6c <SX1276SetChannel>
                    break;
 8007684:	e742      	b.n	800750c <SX1276SetRx+0x1d4>
 8007686:	bf00      	nop
 8007688:	200011ec 	.word	0x200011ec
 800768c:	20001330 	.word	0x20001330
 8007690:	200010ec 	.word	0x200010ec
 8007694:	200010d4 	.word	0x200010d4
 8007698:	200010bc 	.word	0x200010bc

0800769c <SX1276SetModem>:
{
 800769c:	b530      	push	{r4, r5, lr}
    SX1276ReadBuffer( addr, &data, 1 );
 800769e:	2201      	movs	r2, #1
{
 80076a0:	b083      	sub	sp, #12
 80076a2:	4604      	mov	r4, r0
    SX1276ReadBuffer( addr, &data, 1 );
 80076a4:	f10d 0107 	add.w	r1, sp, #7
 80076a8:	4610      	mov	r0, r2
 80076aa:	f7fe fd0b 	bl	80060c4 <SX1276ReadBuffer>
    if( ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_ON ) != 0 )
 80076ae:	f89d 3007 	ldrb.w	r3, [sp, #7]
    if( SX1276.Settings.Modem == modem )
 80076b2:	ebb4 1fd3 	cmp.w	r4, r3, lsr #7
 80076b6:	d079      	beq.n	80077ac <SX1276SetModem+0x110>
    SX1276.Settings.Modem = modem;
 80076b8:	4b3f      	ldr	r3, [pc, #252]	; (80077b8 <SX1276SetModem+0x11c>)
    switch( SX1276.Settings.Modem )
 80076ba:	2c01      	cmp	r4, #1
    SX1276.Settings.Modem = modem;
 80076bc:	f883 40e1 	strb.w	r4, [r3, #225]	; 0xe1
    switch( SX1276.Settings.Modem )
 80076c0:	d03a      	beq.n	8007738 <SX1276SetModem+0x9c>
        SX1276SetAntSwLowPower( true );
 80076c2:	2001      	movs	r0, #1
 80076c4:	f7fe fd8c 	bl	80061e0 <SX1276SetAntSwLowPower>
    SX1276ReadBuffer( addr, &data, 1 );
 80076c8:	2201      	movs	r2, #1
 80076ca:	f10d 0107 	add.w	r1, sp, #7
 80076ce:	4610      	mov	r0, r2
 80076d0:	f7fe fcf8 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 80076d4:	f89d 3007 	ldrb.w	r3, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 80076d8:	2201      	movs	r2, #1
    SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 80076da:	f023 0307 	bic.w	r3, r3, #7
    SX1276WriteBuffer( addr, &data, 1 );
 80076de:	f10d 0107 	add.w	r1, sp, #7
 80076e2:	4610      	mov	r0, r2
 80076e4:	f88d 3007 	strb.w	r3, [sp, #7]
 80076e8:	f7fe fcce 	bl	8006088 <SX1276WriteBuffer>
    SX1276ReadBuffer( addr, &data, 1 );
 80076ec:	2201      	movs	r2, #1
 80076ee:	f10d 0107 	add.w	r1, sp, #7
 80076f2:	4610      	mov	r0, r2
 80076f4:	f7fe fce6 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 80076f8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 80076fc:	2201      	movs	r2, #1
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF );
 80076fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    SX1276WriteBuffer( addr, &data, 1 );
 8007702:	f10d 0107 	add.w	r1, sp, #7
 8007706:	4610      	mov	r0, r2
 8007708:	f88d 3007 	strb.w	r3, [sp, #7]
 800770c:	f7fe fcbc 	bl	8006088 <SX1276WriteBuffer>
 8007710:	f10d 0107 	add.w	r1, sp, #7
 8007714:	2300      	movs	r3, #0
 8007716:	2201      	movs	r2, #1
 8007718:	2040      	movs	r0, #64	; 0x40
 800771a:	f88d 3007 	strb.w	r3, [sp, #7]
 800771e:	f7fe fcb3 	bl	8006088 <SX1276WriteBuffer>
        SX1276Write( REG_DIOMAPPING2, 0x30 ); // DIO5=ModeReady
 8007722:	2330      	movs	r3, #48	; 0x30
    SX1276WriteBuffer( addr, &data, 1 );
 8007724:	2201      	movs	r2, #1
 8007726:	f10d 0107 	add.w	r1, sp, #7
 800772a:	2041      	movs	r0, #65	; 0x41
 800772c:	f88d 3007 	strb.w	r3, [sp, #7]
 8007730:	f7fe fcaa 	bl	8006088 <SX1276WriteBuffer>
}
 8007734:	b003      	add	sp, #12
 8007736:	bd30      	pop	{r4, r5, pc}
        SX1276SetAntSwLowPower( true );
 8007738:	4620      	mov	r0, r4
 800773a:	f7fe fd51 	bl	80061e0 <SX1276SetAntSwLowPower>
    SX1276ReadBuffer( addr, &data, 1 );
 800773e:	4622      	mov	r2, r4
 8007740:	f10d 0107 	add.w	r1, sp, #7
 8007744:	4620      	mov	r0, r4
 8007746:	f7fe fcbd 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 800774a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 800774e:	4622      	mov	r2, r4
    SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8007750:	f023 0307 	bic.w	r3, r3, #7
    SX1276WriteBuffer( addr, &data, 1 );
 8007754:	f10d 0107 	add.w	r1, sp, #7
 8007758:	4620      	mov	r0, r4
 800775a:	f88d 3007 	strb.w	r3, [sp, #7]
 800775e:	f7fe fc93 	bl	8006088 <SX1276WriteBuffer>
    SX1276ReadBuffer( addr, &data, 1 );
 8007762:	4622      	mov	r2, r4
 8007764:	f10d 0107 	add.w	r1, sp, #7
 8007768:	4620      	mov	r0, r4
 800776a:	f7fe fcab 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 800776e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 8007772:	4622      	mov	r2, r4
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON );
 8007774:	f063 037f 	orn	r3, r3, #127	; 0x7f
    SX1276WriteBuffer( addr, &data, 1 );
 8007778:	f10d 0107 	add.w	r1, sp, #7
 800777c:	4620      	mov	r0, r4
 800777e:	f88d 3007 	strb.w	r3, [sp, #7]
 8007782:	2500      	movs	r5, #0
 8007784:	f7fe fc80 	bl	8006088 <SX1276WriteBuffer>
 8007788:	4622      	mov	r2, r4
 800778a:	f10d 0107 	add.w	r1, sp, #7
 800778e:	2040      	movs	r0, #64	; 0x40
 8007790:	f88d 5007 	strb.w	r5, [sp, #7]
 8007794:	f7fe fc78 	bl	8006088 <SX1276WriteBuffer>
 8007798:	4622      	mov	r2, r4
 800779a:	f10d 0107 	add.w	r1, sp, #7
 800779e:	2041      	movs	r0, #65	; 0x41
 80077a0:	f88d 5007 	strb.w	r5, [sp, #7]
 80077a4:	f7fe fc70 	bl	8006088 <SX1276WriteBuffer>
}
 80077a8:	b003      	add	sp, #12
 80077aa:	bd30      	pop	{r4, r5, pc}
 80077ac:	09da      	lsrs	r2, r3, #7
 80077ae:	4b02      	ldr	r3, [pc, #8]	; (80077b8 <SX1276SetModem+0x11c>)
 80077b0:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
 80077b4:	b003      	add	sp, #12
 80077b6:	bd30      	pop	{r4, r5, pc}
 80077b8:	200011ec 	.word	0x200011ec

080077bc <SX1276Init>:
{
 80077bc:	b530      	push	{r4, r5, lr}
    RadioEvents = events;
 80077be:	4b24      	ldr	r3, [pc, #144]	; (8007850 <SX1276Init+0x94>)
    TimerInit( &TxTimeoutTimer, SX1276OnTimeoutIrq );
 80077c0:	4924      	ldr	r1, [pc, #144]	; (8007854 <SX1276Init+0x98>)
 80077c2:	4c25      	ldr	r4, [pc, #148]	; (8007858 <SX1276Init+0x9c>)
{
 80077c4:	b083      	sub	sp, #12
 80077c6:	4602      	mov	r2, r0
    TimerInit( &TxTimeoutTimer, SX1276OnTimeoutIrq );
 80077c8:	4824      	ldr	r0, [pc, #144]	; (800785c <SX1276Init+0xa0>)
    RadioEvents = events;
 80077ca:	601a      	str	r2, [r3, #0]
    TimerInit( &TxTimeoutTimer, SX1276OnTimeoutIrq );
 80077cc:	f7fe fe44 	bl	8006458 <TimerInit>
    TimerInit( &RxTimeoutTimer, SX1276OnTimeoutIrq );
 80077d0:	4920      	ldr	r1, [pc, #128]	; (8007854 <SX1276Init+0x98>)
 80077d2:	4823      	ldr	r0, [pc, #140]	; (8007860 <SX1276Init+0xa4>)
 80077d4:	f7fe fe40 	bl	8006458 <TimerInit>
    TimerInit( &RxTimeoutSyncWord, SX1276OnTimeoutIrq );
 80077d8:	491e      	ldr	r1, [pc, #120]	; (8007854 <SX1276Init+0x98>)
 80077da:	4822      	ldr	r0, [pc, #136]	; (8007864 <SX1276Init+0xa8>)
 80077dc:	f7fe fe3c 	bl	8006458 <TimerInit>
    SX1276Reset( );
 80077e0:	f7fe fd04 	bl	80061ec <SX1276Reset>
    RxChainCalibration( );
 80077e4:	f7ff faf8 	bl	8006dd8 <RxChainCalibration>
        SX1276SetAntSwLowPower( true );
 80077e8:	2001      	movs	r0, #1
 80077ea:	f7fe fcf9 	bl	80061e0 <SX1276SetAntSwLowPower>
    SX1276ReadBuffer( addr, &data, 1 );
 80077ee:	2201      	movs	r2, #1
 80077f0:	4610      	mov	r0, r2
 80077f2:	f10d 0107 	add.w	r1, sp, #7
 80077f6:	f7fe fc65 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 80077fa:	f89d 3007 	ldrb.w	r3, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 80077fe:	2201      	movs	r2, #1
 8007800:	4610      	mov	r0, r2
    SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8007802:	f023 0307 	bic.w	r3, r3, #7
    SX1276WriteBuffer( addr, &data, 1 );
 8007806:	f10d 0107 	add.w	r1, sp, #7
 800780a:	f88d 3007 	strb.w	r3, [sp, #7]
 800780e:	f7fe fc3b 	bl	8006088 <SX1276WriteBuffer>
    SX1276IoIrqInit( DioIrq );
 8007812:	4815      	ldr	r0, [pc, #84]	; (8007868 <SX1276Init+0xac>)
 8007814:	f7fe fd0e 	bl	8006234 <SX1276IoIrqInit>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8007818:	f104 052d 	add.w	r5, r4, #45	; 0x2d
    SX1276IoIrqInit( DioIrq );
 800781c:	2000      	movs	r0, #0
 800781e:	e001      	b.n	8007824 <SX1276Init+0x68>
        SX1276SetModem( RadioRegsInit[i].Modem );
 8007820:	f814 0f03 	ldrb.w	r0, [r4, #3]!
 8007824:	f7ff ff3a 	bl	800769c <SX1276SetModem>
        SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8007828:	78a3      	ldrb	r3, [r4, #2]
    SX1276WriteBuffer( addr, &data, 1 );
 800782a:	7860      	ldrb	r0, [r4, #1]
 800782c:	f88d 3007 	strb.w	r3, [sp, #7]
 8007830:	2201      	movs	r2, #1
 8007832:	f10d 0107 	add.w	r1, sp, #7
 8007836:	f7fe fc27 	bl	8006088 <SX1276WriteBuffer>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 800783a:	42ac      	cmp	r4, r5
 800783c:	d1f0      	bne.n	8007820 <SX1276Init+0x64>
    SX1276SetModem( MODEM_FSK );
 800783e:	2000      	movs	r0, #0
 8007840:	f7ff ff2c 	bl	800769c <SX1276SetModem>
    SX1276.Settings.State = RF_IDLE;
 8007844:	4b09      	ldr	r3, [pc, #36]	; (800786c <SX1276Init+0xb0>)
 8007846:	2200      	movs	r2, #0
 8007848:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
}
 800784c:	b003      	add	sp, #12
 800784e:	bd30      	pop	{r4, r5, pc}
 8007850:	200010b8 	.word	0x200010b8
 8007854:	08008259 	.word	0x08008259
 8007858:	08012014 	.word	0x08012014
 800785c:	20001330 	.word	0x20001330
 8007860:	200010d4 	.word	0x200010d4
 8007864:	200010bc 	.word	0x200010bc
 8007868:	2000026c 	.word	0x2000026c
 800786c:	200011ec 	.word	0x200011ec

08007870 <SX1276IsChannelFree>:
{
 8007870:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007874:	4681      	mov	r9, r0
 8007876:	b083      	sub	sp, #12
    TimerStop( &RxTimeoutTimer );
 8007878:	484d      	ldr	r0, [pc, #308]	; (80079b0 <SX1276IsChannelFree+0x140>)
    SX1276.Settings.State = RF_IDLE;
 800787a:	f8df 8138 	ldr.w	r8, [pc, #312]	; 80079b4 <SX1276IsChannelFree+0x144>
{
 800787e:	461e      	mov	r6, r3
 8007880:	460d      	mov	r5, r1
 8007882:	4617      	mov	r7, r2
    TimerStop( &RxTimeoutTimer );
 8007884:	f7fe feb2 	bl	80065ec <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8007888:	484b      	ldr	r0, [pc, #300]	; (80079b8 <SX1276IsChannelFree+0x148>)
 800788a:	f7fe feaf 	bl	80065ec <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 800788e:	484b      	ldr	r0, [pc, #300]	; (80079bc <SX1276IsChannelFree+0x14c>)
 8007890:	f7fe feac 	bl	80065ec <TimerStop>
        SX1276SetAntSwLowPower( true );
 8007894:	2001      	movs	r0, #1
 8007896:	f7fe fca3 	bl	80061e0 <SX1276SetAntSwLowPower>
    SX1276ReadBuffer( addr, &data, 1 );
 800789a:	2201      	movs	r2, #1
 800789c:	4610      	mov	r0, r2
 800789e:	f10d 0107 	add.w	r1, sp, #7
 80078a2:	f7fe fc0f 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 80078a6:	f89d 3007 	ldrb.w	r3, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 80078aa:	2201      	movs	r2, #1
    SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 80078ac:	f023 0307 	bic.w	r3, r3, #7
    SX1276WriteBuffer( addr, &data, 1 );
 80078b0:	4610      	mov	r0, r2
    SX1276.Settings.State = RF_IDLE;
 80078b2:	2400      	movs	r4, #0
    SX1276WriteBuffer( addr, &data, 1 );
 80078b4:	f10d 0107 	add.w	r1, sp, #7
 80078b8:	f88d 3007 	strb.w	r3, [sp, #7]
 80078bc:	f7fe fbe4 	bl	8006088 <SX1276WriteBuffer>
    SX1276SetBoardTcxo( false );
 80078c0:	4620      	mov	r0, r4
 80078c2:	f7fe fc8f 	bl	80061e4 <SX1276SetBoardTcxo>
    SX1276SetModem( MODEM_FSK );
 80078c6:	4620      	mov	r0, r4
    SX1276.Settings.State = RF_IDLE;
 80078c8:	f888 40e0 	strb.w	r4, [r8, #224]	; 0xe0
    SX1276SetModem( MODEM_FSK );
 80078cc:	f7ff fee6 	bl	800769c <SX1276SetModem>
    SX1276SetChannel( freq );
 80078d0:	4648      	mov	r0, r9
 80078d2:	f7ff fa4b 	bl	8006d6c <SX1276SetChannel>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 80078d6:	4a3a      	ldr	r2, [pc, #232]	; (80079c0 <SX1276IsChannelFree+0x150>)
    SX1276SetChannel( freq );
 80078d8:	4620      	mov	r0, r4
 80078da:	f640 2328 	movw	r3, #2600	; 0xa28
 80078de:	4614      	mov	r4, r2
 80078e0:	e001      	b.n	80078e6 <SX1276IsChannelFree+0x76>
        if( ( bw >= FskBandwidths[i].bandwidth ) && ( bw < FskBandwidths[i + 1].bandwidth ) )
 80078e2:	f854 3f08 	ldr.w	r3, [r4, #8]!
 80078e6:	429d      	cmp	r5, r3
 80078e8:	d302      	bcc.n	80078f0 <SX1276IsChannelFree+0x80>
 80078ea:	68a3      	ldr	r3, [r4, #8]
 80078ec:	429d      	cmp	r5, r3
 80078ee:	d303      	bcc.n	80078f8 <SX1276IsChannelFree+0x88>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 80078f0:	3001      	adds	r0, #1
 80078f2:	2815      	cmp	r0, #21
 80078f4:	d1f5      	bne.n	80078e2 <SX1276IsChannelFree+0x72>
    while( 1 );
 80078f6:	e7fe      	b.n	80078f6 <SX1276IsChannelFree+0x86>
            return FskBandwidths[i].RegValue;
 80078f8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
    SX1276WriteBuffer( addr, &data, 1 );
 80078fc:	f10d 0107 	add.w	r1, sp, #7
            return FskBandwidths[i].RegValue;
 8007900:	7914      	ldrb	r4, [r2, #4]
 8007902:	f88d 4007 	strb.w	r4, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 8007906:	2201      	movs	r2, #1
 8007908:	2012      	movs	r0, #18
 800790a:	f7fe fbbd 	bl	8006088 <SX1276WriteBuffer>
 800790e:	2201      	movs	r2, #1
 8007910:	f10d 0107 	add.w	r1, sp, #7
 8007914:	2013      	movs	r0, #19
 8007916:	f88d 4007 	strb.w	r4, [sp, #7]
 800791a:	f7fe fbb5 	bl	8006088 <SX1276WriteBuffer>
    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 800791e:	2005      	movs	r0, #5
 8007920:	f7ff f9aa 	bl	8006c78 <SX1276SetOpMode>
    DelayMs( 1 );
 8007924:	2001      	movs	r0, #1
 8007926:	f7fe fed3 	bl	80066d0 <DelayMs>
    carrierSenseTime = TimerGetCurrentTime( );
 800792a:	f7fe feb9 	bl	80066a0 <TimerGetCurrentTime>
 800792e:	4604      	mov	r4, r0
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8007930:	e007      	b.n	8007942 <SX1276IsChannelFree+0xd2>
    SX1276ReadBuffer( addr, &data, 1 );
 8007932:	f7fe fbc7 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8007936:	f89d 3007 	ldrb.w	r3, [sp, #7]
        rssi = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 800793a:	085b      	lsrs	r3, r3, #1
 800793c:	425b      	negs	r3, r3
        if( rssi > rssiThresh )
 800793e:	429f      	cmp	r7, r3
 8007940:	db34      	blt.n	80079ac <SX1276IsChannelFree+0x13c>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8007942:	4620      	mov	r0, r4
 8007944:	f7fe feb4 	bl	80066b0 <TimerGetElapsedTime>
 8007948:	4603      	mov	r3, r0
 800794a:	42b3      	cmp	r3, r6
    SX1276ReadBuffer( addr, &data, 1 );
 800794c:	f04f 0201 	mov.w	r2, #1
 8007950:	f10d 0107 	add.w	r1, sp, #7
 8007954:	f04f 0011 	mov.w	r0, #17
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8007958:	d3eb      	bcc.n	8007932 <SX1276IsChannelFree+0xc2>
    bool status = true;
 800795a:	4614      	mov	r4, r2
    TimerStop( &RxTimeoutTimer );
 800795c:	4814      	ldr	r0, [pc, #80]	; (80079b0 <SX1276IsChannelFree+0x140>)
 800795e:	f7fe fe45 	bl	80065ec <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8007962:	4815      	ldr	r0, [pc, #84]	; (80079b8 <SX1276IsChannelFree+0x148>)
 8007964:	f7fe fe42 	bl	80065ec <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 8007968:	4814      	ldr	r0, [pc, #80]	; (80079bc <SX1276IsChannelFree+0x14c>)
 800796a:	f7fe fe3f 	bl	80065ec <TimerStop>
        SX1276SetAntSwLowPower( true );
 800796e:	2001      	movs	r0, #1
 8007970:	f7fe fc36 	bl	80061e0 <SX1276SetAntSwLowPower>
    SX1276ReadBuffer( addr, &data, 1 );
 8007974:	2201      	movs	r2, #1
 8007976:	f10d 0107 	add.w	r1, sp, #7
 800797a:	4610      	mov	r0, r2
 800797c:	f7fe fba2 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8007980:	f89d 3007 	ldrb.w	r3, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 8007984:	2201      	movs	r2, #1
    SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8007986:	f023 0307 	bic.w	r3, r3, #7
    SX1276WriteBuffer( addr, &data, 1 );
 800798a:	4610      	mov	r0, r2
 800798c:	f10d 0107 	add.w	r1, sp, #7
 8007990:	f88d 3007 	strb.w	r3, [sp, #7]
 8007994:	f7fe fb78 	bl	8006088 <SX1276WriteBuffer>
    SX1276SetBoardTcxo( false );
 8007998:	2000      	movs	r0, #0
 800799a:	f7fe fc23 	bl	80061e4 <SX1276SetBoardTcxo>
    SX1276.Settings.State = RF_IDLE;
 800799e:	2300      	movs	r3, #0
}
 80079a0:	4620      	mov	r0, r4
    SX1276.Settings.State = RF_IDLE;
 80079a2:	f888 30e0 	strb.w	r3, [r8, #224]	; 0xe0
}
 80079a6:	b003      	add	sp, #12
 80079a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
            status = false;
 80079ac:	2400      	movs	r4, #0
 80079ae:	e7d5      	b.n	800795c <SX1276IsChannelFree+0xec>
 80079b0:	200010d4 	.word	0x200010d4
 80079b4:	200011ec 	.word	0x200011ec
 80079b8:	20001330 	.word	0x20001330
 80079bc:	200010bc 	.word	0x200010bc
 80079c0:	08011f64 	.word	0x08011f64

080079c4 <SX1276Random>:
{
 80079c4:	b530      	push	{r4, r5, lr}
    SX1276SetModem( MODEM_LORA );
 80079c6:	2001      	movs	r0, #1
{
 80079c8:	b083      	sub	sp, #12
    SX1276SetModem( MODEM_LORA );
 80079ca:	f7ff fe67 	bl	800769c <SX1276SetModem>
    SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 80079ce:	23ff      	movs	r3, #255	; 0xff
    SX1276WriteBuffer( addr, &data, 1 );
 80079d0:	2201      	movs	r2, #1
 80079d2:	f10d 0107 	add.w	r1, sp, #7
 80079d6:	2011      	movs	r0, #17
 80079d8:	f88d 3007 	strb.w	r3, [sp, #7]
 80079dc:	f7fe fb54 	bl	8006088 <SX1276WriteBuffer>
    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 80079e0:	2005      	movs	r0, #5
 80079e2:	f7ff f949 	bl	8006c78 <SX1276SetOpMode>
 80079e6:	2400      	movs	r4, #0
    uint32_t rnd = 0;
 80079e8:	4625      	mov	r5, r4
        DelayMs( 1 );
 80079ea:	2001      	movs	r0, #1
 80079ec:	f7fe fe70 	bl	80066d0 <DelayMs>
    SX1276ReadBuffer( addr, &data, 1 );
 80079f0:	2201      	movs	r2, #1
 80079f2:	f10d 0107 	add.w	r1, sp, #7
 80079f6:	202c      	movs	r0, #44	; 0x2c
 80079f8:	f7fe fb64 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 80079fc:	f89d 3007 	ldrb.w	r3, [sp, #7]
        rnd |= ( ( uint32_t )SX1276Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 8007a00:	f003 0301 	and.w	r3, r3, #1
 8007a04:	40a3      	lsls	r3, r4
    for( i = 0; i < 32; i++ )
 8007a06:	3401      	adds	r4, #1
 8007a08:	2c20      	cmp	r4, #32
        rnd |= ( ( uint32_t )SX1276Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 8007a0a:	ea45 0503 	orr.w	r5, r5, r3
    for( i = 0; i < 32; i++ )
 8007a0e:	d1ec      	bne.n	80079ea <SX1276Random+0x26>
    TimerStop( &RxTimeoutTimer );
 8007a10:	4813      	ldr	r0, [pc, #76]	; (8007a60 <SX1276Random+0x9c>)
 8007a12:	f7fe fdeb 	bl	80065ec <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8007a16:	4813      	ldr	r0, [pc, #76]	; (8007a64 <SX1276Random+0xa0>)
 8007a18:	f7fe fde8 	bl	80065ec <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 8007a1c:	4812      	ldr	r0, [pc, #72]	; (8007a68 <SX1276Random+0xa4>)
 8007a1e:	f7fe fde5 	bl	80065ec <TimerStop>
        SX1276SetAntSwLowPower( true );
 8007a22:	2001      	movs	r0, #1
 8007a24:	f7fe fbdc 	bl	80061e0 <SX1276SetAntSwLowPower>
    SX1276ReadBuffer( addr, &data, 1 );
 8007a28:	2201      	movs	r2, #1
 8007a2a:	4610      	mov	r0, r2
 8007a2c:	f10d 0107 	add.w	r1, sp, #7
 8007a30:	f7fe fb48 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8007a34:	f89d 3007 	ldrb.w	r3, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 8007a38:	2201      	movs	r2, #1
 8007a3a:	4610      	mov	r0, r2
    SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8007a3c:	f023 0307 	bic.w	r3, r3, #7
    SX1276WriteBuffer( addr, &data, 1 );
 8007a40:	f10d 0107 	add.w	r1, sp, #7
 8007a44:	f88d 3007 	strb.w	r3, [sp, #7]
 8007a48:	f7fe fb1e 	bl	8006088 <SX1276WriteBuffer>
    SX1276SetBoardTcxo( false );
 8007a4c:	2000      	movs	r0, #0
 8007a4e:	f7fe fbc9 	bl	80061e4 <SX1276SetBoardTcxo>
    SX1276.Settings.State = RF_IDLE;
 8007a52:	4b06      	ldr	r3, [pc, #24]	; (8007a6c <SX1276Random+0xa8>)
 8007a54:	2200      	movs	r2, #0
}
 8007a56:	4628      	mov	r0, r5
    SX1276.Settings.State = RF_IDLE;
 8007a58:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
}
 8007a5c:	b003      	add	sp, #12
 8007a5e:	bd30      	pop	{r4, r5, pc}
 8007a60:	200010d4 	.word	0x200010d4
 8007a64:	20001330 	.word	0x20001330
 8007a68:	200010bc 	.word	0x200010bc
 8007a6c:	200011ec 	.word	0x200011ec

08007a70 <SX1276SetRxConfig>:
{
 8007a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a74:	b089      	sub	sp, #36	; 0x24
 8007a76:	461e      	mov	r6, r3
 8007a78:	f89d 3054 	ldrb.w	r3, [sp, #84]	; 0x54
 8007a7c:	9301      	str	r3, [sp, #4]
 8007a7e:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
 8007a82:	9303      	str	r3, [sp, #12]
 8007a84:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
 8007a88:	9302      	str	r3, [sp, #8]
 8007a8a:	f89d 3060 	ldrb.w	r3, [sp, #96]	; 0x60
 8007a8e:	9304      	str	r3, [sp, #16]
 8007a90:	4604      	mov	r4, r0
 8007a92:	f89d 3064 	ldrb.w	r3, [sp, #100]	; 0x64
 8007a96:	f8bd a04c 	ldrh.w	sl, [sp, #76]	; 0x4c
 8007a9a:	f8bd 7050 	ldrh.w	r7, [sp, #80]	; 0x50
 8007a9e:	f89d 9068 	ldrb.w	r9, [sp, #104]	; 0x68
 8007aa2:	f89d 806c 	ldrb.w	r8, [sp, #108]	; 0x6c
 8007aa6:	9305      	str	r3, [sp, #20]
 8007aa8:	468b      	mov	fp, r1
 8007aaa:	4615      	mov	r5, r2
    SX1276SetModem( modem );
 8007aac:	f7ff fdf6 	bl	800769c <SX1276SetModem>
    switch( modem )
 8007ab0:	2c00      	cmp	r4, #0
 8007ab2:	f000 80c3 	beq.w	8007c3c <SX1276SetRxConfig+0x1cc>
 8007ab6:	2c01      	cmp	r4, #1
 8007ab8:	f040 80bc 	bne.w	8007c34 <SX1276SetRxConfig+0x1c4>
            if( bandwidth > 2 )
 8007abc:	f1bb 0f02 	cmp.w	fp, #2
 8007ac0:	f200 80bb 	bhi.w	8007c3a <SX1276SetRxConfig+0x1ca>
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 8007ac4:	4bbf      	ldr	r3, [pc, #764]	; (8007dc4 <SX1276SetRxConfig+0x354>)
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 8007ac6:	9a04      	ldr	r2, [sp, #16]
 8007ac8:	f883 212f 	strb.w	r2, [r3, #303]	; 0x12f
 8007acc:	2d06      	cmp	r5, #6
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8007ace:	9a05      	ldr	r2, [sp, #20]
 8007ad0:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            SX1276.Settings.LoRa.RxContinuous = rxContinuous;
 8007ad4:	f883 8132 	strb.w	r8, [r3, #306]	; 0x132
            SX1276.Settings.LoRa.FixLen = fixLen;
 8007ad8:	9a01      	ldr	r2, [sp, #4]
 8007ada:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
 8007ade:	46a8      	mov	r8, r5
 8007ae0:	bf38      	it	cc
 8007ae2:	f04f 0806 	movcc.w	r8, #6
            SX1276.Settings.LoRa.PayloadLen = payloadLen;
 8007ae6:	9a03      	ldr	r2, [sp, #12]
 8007ae8:	f883 212d 	strb.w	r2, [r3, #301]	; 0x12d
            bandwidth += 7;
 8007aec:	f10b 0407 	add.w	r4, fp, #7
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 8007af0:	f1b8 0f0c 	cmp.w	r8, #12
            SX1276.Settings.LoRa.CrcOn = crcOn;
 8007af4:	9a02      	ldr	r2, [sp, #8]
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 8007af6:	f883 9131 	strb.w	r9, [r3, #305]	; 0x131
 8007afa:	bf28      	it	cs
 8007afc:	f04f 080c 	movcs.w	r8, #12
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8007b00:	2c07      	cmp	r4, #7
            SX1276.Settings.LoRa.Datarate = datarate;
 8007b02:	e9c3 4548 	strd	r4, r5, [r3, #288]	; 0x120
            SX1276.Settings.LoRa.Coderate = coderate;
 8007b06:	f883 6129 	strb.w	r6, [r3, #297]	; 0x129
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 8007b0a:	f8a3 a12a 	strh.w	sl, [r3, #298]	; 0x12a
            SX1276.Settings.LoRa.CrcOn = crcOn;
 8007b0e:	f883 212e 	strb.w	r2, [r3, #302]	; 0x12e
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8007b12:	f000 8120 	beq.w	8007d56 <SX1276SetRxConfig+0x2e6>
 8007b16:	2c08      	cmp	r4, #8
 8007b18:	f000 814e 	beq.w	8007db8 <SX1276SetRxConfig+0x348>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8007b1c:	2200      	movs	r2, #0
    SX1276ReadBuffer( addr, &data, 1 );
 8007b1e:	f10d 091f 	add.w	r9, sp, #31
 8007b22:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
 8007b26:	4649      	mov	r1, r9
 8007b28:	2201      	movs	r2, #1
 8007b2a:	201d      	movs	r0, #29
 8007b2c:	f7fe faca 	bl	80060c4 <SX1276ReadBuffer>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8007b30:	f8dd b004 	ldr.w	fp, [sp, #4]
 8007b34:	ea4b 0246 	orr.w	r2, fp, r6, lsl #1
 8007b38:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 8007b3c:	f88d 201f 	strb.w	r2, [sp, #31]
    SX1276WriteBuffer( addr, &data, 1 );
 8007b40:	4649      	mov	r1, r9
 8007b42:	2201      	movs	r2, #1
 8007b44:	201d      	movs	r0, #29
 8007b46:	f7fe fa9f 	bl	8006088 <SX1276WriteBuffer>
    SX1276ReadBuffer( addr, &data, 1 );
 8007b4a:	2201      	movs	r2, #1
 8007b4c:	4649      	mov	r1, r9
 8007b4e:	201e      	movs	r0, #30
 8007b50:	f7fe fab8 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8007b54:	f89d 201f 	ldrb.w	r2, [sp, #31]
            SX1276Write( REG_LR_MODEMCONFIG2,
 8007b58:	9b02      	ldr	r3, [sp, #8]
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK &
 8007b5a:	f002 0108 	and.w	r1, r2, #8
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
 8007b5e:	f3c7 2201 	ubfx	r2, r7, #8, #2
            SX1276Write( REG_LR_MODEMCONFIG2,
 8007b62:	430a      	orrs	r2, r1
 8007b64:	ea42 0283 	orr.w	r2, r2, r3, lsl #2
 8007b68:	ea42 1808 	orr.w	r8, r2, r8, lsl #4
    SX1276WriteBuffer( addr, &data, 1 );
 8007b6c:	4649      	mov	r1, r9
 8007b6e:	2201      	movs	r2, #1
 8007b70:	201e      	movs	r0, #30
 8007b72:	f88d 801f 	strb.w	r8, [sp, #31]
 8007b76:	f7fe fa87 	bl	8006088 <SX1276WriteBuffer>
    SX1276ReadBuffer( addr, &data, 1 );
 8007b7a:	2201      	movs	r2, #1
 8007b7c:	4649      	mov	r1, r9
 8007b7e:	2026      	movs	r0, #38	; 0x26
 8007b80:	f7fe faa0 	bl	80060c4 <SX1276ReadBuffer>
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 8007b84:	4b8f      	ldr	r3, [pc, #572]	; (8007dc4 <SX1276SetRxConfig+0x354>)
    return data;
 8007b86:	f89d 201f 	ldrb.w	r2, [sp, #31]
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 8007b8a:	f893 1128 	ldrb.w	r1, [r3, #296]	; 0x128
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8007b8e:	f022 0208 	bic.w	r2, r2, #8
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 8007b92:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8007b96:	f88d 201f 	strb.w	r2, [sp, #31]
    SX1276WriteBuffer( addr, &data, 1 );
 8007b9a:	4649      	mov	r1, r9
 8007b9c:	2201      	movs	r2, #1
 8007b9e:	2026      	movs	r0, #38	; 0x26
 8007ba0:	f7fe fa72 	bl	8006088 <SX1276WriteBuffer>
 8007ba4:	2201      	movs	r2, #1
 8007ba6:	4649      	mov	r1, r9
 8007ba8:	201f      	movs	r0, #31
            SX1276Write( REG_LR_SYMBTIMEOUTLSB, ( uint8_t )( symbTimeout & 0xFF ) );
 8007baa:	f88d 701f 	strb.w	r7, [sp, #31]
            SX1276Write( REG_LR_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8007bae:	ea4f 261a 	mov.w	r6, sl, lsr #8
    SX1276WriteBuffer( addr, &data, 1 );
 8007bb2:	f7fe fa69 	bl	8006088 <SX1276WriteBuffer>
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	4649      	mov	r1, r9
 8007bba:	2020      	movs	r0, #32
            SX1276Write( REG_LR_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8007bbc:	f88d 601f 	strb.w	r6, [sp, #31]
    SX1276WriteBuffer( addr, &data, 1 );
 8007bc0:	f7fe fa62 	bl	8006088 <SX1276WriteBuffer>
 8007bc4:	2201      	movs	r2, #1
 8007bc6:	4649      	mov	r1, r9
 8007bc8:	2021      	movs	r0, #33	; 0x21
            SX1276Write( REG_LR_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8007bca:	f88d a01f 	strb.w	sl, [sp, #31]
    SX1276WriteBuffer( addr, &data, 1 );
 8007bce:	f7fe fa5b 	bl	8006088 <SX1276WriteBuffer>
            if( fixLen == 1 )
 8007bd2:	465a      	mov	r2, fp
 8007bd4:	4b7b      	ldr	r3, [pc, #492]	; (8007dc4 <SX1276SetRxConfig+0x354>)
 8007bd6:	2a00      	cmp	r2, #0
 8007bd8:	f040 80e0 	bne.w	8007d9c <SX1276SetRxConfig+0x32c>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8007bdc:	f893 212f 	ldrb.w	r2, [r3, #303]	; 0x12f
 8007be0:	2a00      	cmp	r2, #0
 8007be2:	f040 80bf 	bne.w	8007d64 <SX1276SetRxConfig+0x2f4>
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 8007be6:	2c09      	cmp	r4, #9
 8007be8:	f000 809c 	beq.w	8007d24 <SX1276SetRxConfig+0x2b4>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x03 );
 8007bec:	2303      	movs	r3, #3
    SX1276WriteBuffer( addr, &data, 1 );
 8007bee:	2201      	movs	r2, #1
 8007bf0:	4649      	mov	r1, r9
 8007bf2:	2036      	movs	r0, #54	; 0x36
 8007bf4:	f88d 301f 	strb.w	r3, [sp, #31]
 8007bf8:	f7fe fa46 	bl	8006088 <SX1276WriteBuffer>
            if( datarate == 6 )
 8007bfc:	2d06      	cmp	r5, #6
 8007bfe:	d97d      	bls.n	8007cfc <SX1276SetRxConfig+0x28c>
    SX1276ReadBuffer( addr, &data, 1 );
 8007c00:	2201      	movs	r2, #1
 8007c02:	4649      	mov	r1, r9
 8007c04:	2031      	movs	r0, #49	; 0x31
 8007c06:	f7fe fa5d 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8007c0a:	f89d 301f 	ldrb.w	r3, [sp, #31]
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8007c0e:	f023 0307 	bic.w	r3, r3, #7
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8007c12:	f043 0303 	orr.w	r3, r3, #3
    SX1276WriteBuffer( addr, &data, 1 );
 8007c16:	2201      	movs	r2, #1
 8007c18:	4649      	mov	r1, r9
 8007c1a:	2031      	movs	r0, #49	; 0x31
 8007c1c:	f88d 301f 	strb.w	r3, [sp, #31]
 8007c20:	f7fe fa32 	bl	8006088 <SX1276WriteBuffer>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8007c24:	230a      	movs	r3, #10
    SX1276WriteBuffer( addr, &data, 1 );
 8007c26:	2201      	movs	r2, #1
 8007c28:	4649      	mov	r1, r9
 8007c2a:	2037      	movs	r0, #55	; 0x37
 8007c2c:	f88d 301f 	strb.w	r3, [sp, #31]
 8007c30:	f7fe fa2a 	bl	8006088 <SX1276WriteBuffer>
}
 8007c34:	b009      	add	sp, #36	; 0x24
 8007c36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                while( 1 );
 8007c3a:	e7fe      	b.n	8007c3a <SX1276SetRxConfig+0x1ca>
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 8007c3c:	4b61      	ldr	r3, [pc, #388]	; (8007dc4 <SX1276SetRxConfig+0x354>)
            SX1276.Settings.Fsk.BandwidthAfc = bandwidthAfc;
 8007c3e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007c40:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
            SX1276.Settings.Fsk.FixLen = fixLen;
 8007c44:	9a01      	ldr	r2, [sp, #4]
 8007c46:	f883 20fe 	strb.w	r2, [r3, #254]	; 0xfe
            SX1276.Settings.Fsk.PayloadLen = payloadLen;
 8007c4a:	9a03      	ldr	r2, [sp, #12]
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 8007c4c:	f883 9101 	strb.w	r9, [r3, #257]	; 0x101
            SX1276.Settings.Fsk.PayloadLen = payloadLen;
 8007c50:	f883 20ff 	strb.w	r2, [r3, #255]	; 0xff
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )symbTimeout * 8000UL / datarate;
 8007c54:	f44f 5efa 	mov.w	lr, #8000	; 0x1f40
            SX1276.Settings.Fsk.CrcOn = crcOn;
 8007c58:	9a02      	ldr	r2, [sp, #8]
            SX1276.Settings.Fsk.RxContinuous = rxContinuous;
 8007c5a:	f883 8102 	strb.w	r8, [r3, #258]	; 0x102
    SX1276WriteBuffer( addr, &data, 1 );
 8007c5e:	f10d 091f 	add.w	r9, sp, #31
            SX1276.Settings.Fsk.Datarate = datarate;
 8007c62:	f8c3 50f8 	str.w	r5, [r3, #248]	; 0xf8
            SX1276.Settings.Fsk.CrcOn = crcOn;
 8007c66:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )symbTimeout * 8000UL / datarate;
 8007c6a:	fb0e f707 	mul.w	r7, lr, r7
 8007c6e:	4e56      	ldr	r6, [pc, #344]	; (8007dc8 <SX1276SetRxConfig+0x358>)
            uint32_t bitRate = ( uint32_t )( SX1276_XTAL_FREQ / datarate );
 8007c70:	f8df 8158 	ldr.w	r8, [pc, #344]	; 8007dcc <SX1276SetRxConfig+0x35c>
 8007c74:	fbb8 f8f5 	udiv	r8, r8, r5
    SX1276WriteBuffer( addr, &data, 1 );
 8007c78:	2201      	movs	r2, #1
 8007c7a:	4649      	mov	r1, r9
 8007c7c:	2002      	movs	r0, #2
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )symbTimeout * 8000UL / datarate;
 8007c7e:	fbb7 f5f5 	udiv	r5, r7, r5
 8007c82:	f8c3 5108 	str.w	r5, [r3, #264]	; 0x108
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( bitRate >> 8 ) );
 8007c86:	ea4f 2518 	mov.w	r5, r8, lsr #8
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 8007c8a:	f8c3 b0f0 	str.w	fp, [r3, #240]	; 0xf0
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 8007c8e:	f8a3 a0fc 	strh.w	sl, [r3, #252]	; 0xfc
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( bitRate >> 8 ) );
 8007c92:	f88d 501f 	strb.w	r5, [sp, #31]
    SX1276WriteBuffer( addr, &data, 1 );
 8007c96:	f7fe f9f7 	bl	8006088 <SX1276WriteBuffer>
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	4649      	mov	r1, r9
 8007c9e:	2003      	movs	r0, #3
            SX1276Write( REG_BITRATELSB, ( uint8_t )( bitRate & 0xFF ) );
 8007ca0:	f88d 801f 	strb.w	r8, [sp, #31]
 8007ca4:	4635      	mov	r5, r6
    SX1276WriteBuffer( addr, &data, 1 );
 8007ca6:	f7fe f9ef 	bl	8006088 <SX1276WriteBuffer>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( bitRate & 0xFF ) );
 8007caa:	4631      	mov	r1, r6
 8007cac:	f640 2228 	movw	r2, #2600	; 0xa28
 8007cb0:	e001      	b.n	8007cb6 <SX1276SetRxConfig+0x246>
        if( ( bw >= FskBandwidths[i].bandwidth ) && ( bw < FskBandwidths[i + 1].bandwidth ) )
 8007cb2:	f851 2f08 	ldr.w	r2, [r1, #8]!
 8007cb6:	4593      	cmp	fp, r2
 8007cb8:	d302      	bcc.n	8007cc0 <SX1276SetRxConfig+0x250>
 8007cba:	688b      	ldr	r3, [r1, #8]
 8007cbc:	459b      	cmp	fp, r3
 8007cbe:	d303      	bcc.n	8007cc8 <SX1276SetRxConfig+0x258>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8007cc0:	3401      	adds	r4, #1
 8007cc2:	2c15      	cmp	r4, #21
 8007cc4:	d1f5      	bne.n	8007cb2 <SX1276SetRxConfig+0x242>
    while( 1 );
 8007cc6:	e7fe      	b.n	8007cc6 <SX1276SetRxConfig+0x256>
            return FskBandwidths[i].RegValue;
 8007cc8:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
    SX1276WriteBuffer( addr, &data, 1 );
 8007ccc:	2201      	movs	r2, #1
 8007cce:	7923      	ldrb	r3, [r4, #4]
 8007cd0:	f88d 301f 	strb.w	r3, [sp, #31]
 8007cd4:	4649      	mov	r1, r9
 8007cd6:	2012      	movs	r0, #18
 8007cd8:	f7fe f9d6 	bl	8006088 <SX1276WriteBuffer>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8007cdc:	9912      	ldr	r1, [sp, #72]	; 0x48
            SX1276Write( REG_RXBW, GetFskBandwidthRegValue( bandwidth ) );
 8007cde:	2300      	movs	r3, #0
 8007ce0:	f640 2228 	movw	r2, #2600	; 0xa28
 8007ce4:	e001      	b.n	8007cea <SX1276SetRxConfig+0x27a>
        if( ( bw >= FskBandwidths[i].bandwidth ) && ( bw < FskBandwidths[i + 1].bandwidth ) )
 8007ce6:	f856 2f08 	ldr.w	r2, [r6, #8]!
 8007cea:	4291      	cmp	r1, r2
 8007cec:	d302      	bcc.n	8007cf4 <SX1276SetRxConfig+0x284>
 8007cee:	68b2      	ldr	r2, [r6, #8]
 8007cf0:	4291      	cmp	r1, r2
 8007cf2:	d36f      	bcc.n	8007dd4 <SX1276SetRxConfig+0x364>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8007cf4:	3301      	adds	r3, #1
 8007cf6:	2b15      	cmp	r3, #21
 8007cf8:	d1f5      	bne.n	8007ce6 <SX1276SetRxConfig+0x276>
    while( 1 );
 8007cfa:	e7fe      	b.n	8007cfa <SX1276SetRxConfig+0x28a>
    SX1276ReadBuffer( addr, &data, 1 );
 8007cfc:	4649      	mov	r1, r9
 8007cfe:	2201      	movs	r2, #1
 8007d00:	2031      	movs	r0, #49	; 0x31
 8007d02:	f7fe f9df 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8007d06:	f89d 301f 	ldrb.w	r3, [sp, #31]
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8007d0a:	f023 0307 	bic.w	r3, r3, #7
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8007d0e:	f043 0305 	orr.w	r3, r3, #5
    SX1276WriteBuffer( addr, &data, 1 );
 8007d12:	4649      	mov	r1, r9
 8007d14:	2201      	movs	r2, #1
 8007d16:	2031      	movs	r0, #49	; 0x31
 8007d18:	f88d 301f 	strb.w	r3, [sp, #31]
 8007d1c:	f7fe f9b4 	bl	8006088 <SX1276WriteBuffer>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8007d20:	230c      	movs	r3, #12
 8007d22:	e780      	b.n	8007c26 <SX1276SetRxConfig+0x1b6>
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 8007d24:	4a2a      	ldr	r2, [pc, #168]	; (8007dd0 <SX1276SetRxConfig+0x360>)
 8007d26:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	f04f 0302 	mov.w	r3, #2
    SX1276WriteBuffer( addr, &data, 1 );
 8007d30:	4649      	mov	r1, r9
 8007d32:	f04f 0201 	mov.w	r2, #1
 8007d36:	f88d 301f 	strb.w	r3, [sp, #31]
 8007d3a:	f04f 0036 	mov.w	r0, #54	; 0x36
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 8007d3e:	d837      	bhi.n	8007db0 <SX1276SetRxConfig+0x340>
    SX1276WriteBuffer( addr, &data, 1 );
 8007d40:	f7fe f9a2 	bl	8006088 <SX1276WriteBuffer>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x7F );
 8007d44:	237f      	movs	r3, #127	; 0x7f
    SX1276WriteBuffer( addr, &data, 1 );
 8007d46:	2201      	movs	r2, #1
 8007d48:	4649      	mov	r1, r9
 8007d4a:	203a      	movs	r0, #58	; 0x3a
 8007d4c:	f88d 301f 	strb.w	r3, [sp, #31]
 8007d50:	f7fe f99a 	bl	8006088 <SX1276WriteBuffer>
 8007d54:	e752      	b.n	8007bfc <SX1276SetRxConfig+0x18c>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8007d56:	f1a8 020b 	sub.w	r2, r8, #11
 8007d5a:	2a01      	cmp	r2, #1
 8007d5c:	bf8c      	ite	hi
 8007d5e:	2200      	movhi	r2, #0
 8007d60:	2201      	movls	r2, #1
 8007d62:	e6dc      	b.n	8007b1e <SX1276SetRxConfig+0xae>
    SX1276ReadBuffer( addr, &data, 1 );
 8007d64:	2201      	movs	r2, #1
 8007d66:	4649      	mov	r1, r9
 8007d68:	2044      	movs	r0, #68	; 0x44
 8007d6a:	f7fe f9ab 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8007d6e:	f89d 201f 	ldrb.w	r2, [sp, #31]
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8007d72:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007d76:	f88d 201f 	strb.w	r2, [sp, #31]
    SX1276WriteBuffer( addr, &data, 1 );
 8007d7a:	4649      	mov	r1, r9
 8007d7c:	2201      	movs	r2, #1
 8007d7e:	2044      	movs	r0, #68	; 0x44
 8007d80:	f7fe f982 	bl	8006088 <SX1276WriteBuffer>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 8007d84:	4b0f      	ldr	r3, [pc, #60]	; (8007dc4 <SX1276SetRxConfig+0x354>)
 8007d86:	f893 2130 	ldrb.w	r2, [r3, #304]	; 0x130
 8007d8a:	f88d 201f 	strb.w	r2, [sp, #31]
    SX1276WriteBuffer( addr, &data, 1 );
 8007d8e:	4649      	mov	r1, r9
 8007d90:	2201      	movs	r2, #1
 8007d92:	2024      	movs	r0, #36	; 0x24
 8007d94:	f7fe f978 	bl	8006088 <SX1276WriteBuffer>
 8007d98:	4b0a      	ldr	r3, [pc, #40]	; (8007dc4 <SX1276SetRxConfig+0x354>)
 8007d9a:	e724      	b.n	8007be6 <SX1276SetRxConfig+0x176>
                SX1276Write( REG_LR_PAYLOADLENGTH, payloadLen );
 8007d9c:	9b03      	ldr	r3, [sp, #12]
 8007d9e:	f88d 301f 	strb.w	r3, [sp, #31]
    SX1276WriteBuffer( addr, &data, 1 );
 8007da2:	2201      	movs	r2, #1
 8007da4:	4649      	mov	r1, r9
 8007da6:	2022      	movs	r0, #34	; 0x22
 8007da8:	f7fe f96e 	bl	8006088 <SX1276WriteBuffer>
 8007dac:	4b05      	ldr	r3, [pc, #20]	; (8007dc4 <SX1276SetRxConfig+0x354>)
 8007dae:	e715      	b.n	8007bdc <SX1276SetRxConfig+0x16c>
 8007db0:	f7fe f96a 	bl	8006088 <SX1276WriteBuffer>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x64 );
 8007db4:	2364      	movs	r3, #100	; 0x64
 8007db6:	e7c6      	b.n	8007d46 <SX1276SetRxConfig+0x2d6>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 8007db8:	2d0b      	cmp	r5, #11
 8007dba:	bf94      	ite	ls
 8007dbc:	2200      	movls	r2, #0
 8007dbe:	2201      	movhi	r2, #1
 8007dc0:	e6ad      	b.n	8007b1e <SX1276SetRxConfig+0xae>
 8007dc2:	bf00      	nop
 8007dc4:	200011ec 	.word	0x200011ec
 8007dc8:	08011f64 	.word	0x08011f64
 8007dcc:	01e84800 	.word	0x01e84800
 8007dd0:	1f4add40 	.word	0x1f4add40
            return FskBandwidths[i].RegValue;
 8007dd4:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
    SX1276WriteBuffer( addr, &data, 1 );
 8007dd8:	2201      	movs	r2, #1
 8007dda:	791b      	ldrb	r3, [r3, #4]
 8007ddc:	f88d 301f 	strb.w	r3, [sp, #31]
 8007de0:	4649      	mov	r1, r9
 8007de2:	2013      	movs	r0, #19
 8007de4:	f7fe f950 	bl	8006088 <SX1276WriteBuffer>
            SX1276Write( REG_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8007de8:	ea4f 231a 	mov.w	r3, sl, lsr #8
    SX1276WriteBuffer( addr, &data, 1 );
 8007dec:	2201      	movs	r2, #1
 8007dee:	4649      	mov	r1, r9
 8007df0:	2025      	movs	r0, #37	; 0x25
            SX1276Write( REG_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8007df2:	f88d 301f 	strb.w	r3, [sp, #31]
    SX1276WriteBuffer( addr, &data, 1 );
 8007df6:	f7fe f947 	bl	8006088 <SX1276WriteBuffer>
 8007dfa:	2201      	movs	r2, #1
 8007dfc:	4649      	mov	r1, r9
 8007dfe:	2026      	movs	r0, #38	; 0x26
            SX1276Write( REG_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8007e00:	f88d a01f 	strb.w	sl, [sp, #31]
    SX1276WriteBuffer( addr, &data, 1 );
 8007e04:	f7fe f940 	bl	8006088 <SX1276WriteBuffer>
            if( fixLen == 1 )
 8007e08:	9b01      	ldr	r3, [sp, #4]
 8007e0a:	b35b      	cbz	r3, 8007e64 <SX1276SetRxConfig+0x3f4>
                SX1276Write( REG_PAYLOADLENGTH, payloadLen );
 8007e0c:	9b03      	ldr	r3, [sp, #12]
 8007e0e:	f88d 301f 	strb.w	r3, [sp, #31]
    SX1276WriteBuffer( addr, &data, 1 );
 8007e12:	2201      	movs	r2, #1
 8007e14:	4649      	mov	r1, r9
 8007e16:	2032      	movs	r0, #50	; 0x32
 8007e18:	f7fe f936 	bl	8006088 <SX1276WriteBuffer>
    SX1276ReadBuffer( addr, &data, 1 );
 8007e1c:	2201      	movs	r2, #1
 8007e1e:	4649      	mov	r1, r9
 8007e20:	2030      	movs	r0, #48	; 0x30
 8007e22:	f7fe f94f 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8007e26:	f89d 301f 	ldrb.w	r3, [sp, #31]
                           RF_PACKETCONFIG1_CRC_MASK &
 8007e2a:	f003 036f 	and.w	r3, r3, #111	; 0x6f
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8007e2e:	9a02      	ldr	r2, [sp, #8]
    SX1276WriteBuffer( addr, &data, 1 );
 8007e30:	4649      	mov	r1, r9
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8007e32:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
    SX1276WriteBuffer( addr, &data, 1 );
 8007e36:	2030      	movs	r0, #48	; 0x30
 8007e38:	2201      	movs	r2, #1
 8007e3a:	f88d 301f 	strb.w	r3, [sp, #31]
 8007e3e:	f7fe f923 	bl	8006088 <SX1276WriteBuffer>
    SX1276ReadBuffer( addr, &data, 1 );
 8007e42:	4649      	mov	r1, r9
 8007e44:	2201      	movs	r2, #1
 8007e46:	2031      	movs	r0, #49	; 0x31
 8007e48:	f7fe f93c 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8007e4c:	f89d 301f 	ldrb.w	r3, [sp, #31]
    SX1276WriteBuffer( addr, &data, 1 );
 8007e50:	2201      	movs	r2, #1
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8007e52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    SX1276WriteBuffer( addr, &data, 1 );
 8007e56:	4649      	mov	r1, r9
 8007e58:	2031      	movs	r0, #49	; 0x31
 8007e5a:	f88d 301f 	strb.w	r3, [sp, #31]
 8007e5e:	f7fe f913 	bl	8006088 <SX1276WriteBuffer>
        break;
 8007e62:	e6e7      	b.n	8007c34 <SX1276SetRxConfig+0x1c4>
                SX1276Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 8007e64:	23ff      	movs	r3, #255	; 0xff
    SX1276WriteBuffer( addr, &data, 1 );
 8007e66:	2201      	movs	r2, #1
 8007e68:	4649      	mov	r1, r9
 8007e6a:	2032      	movs	r0, #50	; 0x32
 8007e6c:	f88d 301f 	strb.w	r3, [sp, #31]
 8007e70:	f7fe f90a 	bl	8006088 <SX1276WriteBuffer>
    SX1276ReadBuffer( addr, &data, 1 );
 8007e74:	2201      	movs	r2, #1
 8007e76:	4649      	mov	r1, r9
 8007e78:	2030      	movs	r0, #48	; 0x30
 8007e7a:	f7fe f923 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8007e7e:	f89d 301f 	ldrb.w	r3, [sp, #31]
                           RF_PACKETCONFIG1_CRC_MASK &
 8007e82:	f003 036f 	and.w	r3, r3, #111	; 0x6f
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8007e86:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007e8a:	e7d0      	b.n	8007e2e <SX1276SetRxConfig+0x3be>

08007e8c <SX1276SetTxConfig>:
{
 8007e8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e90:	b087      	sub	sp, #28
 8007e92:	461d      	mov	r5, r3
 8007e94:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
 8007e98:	9302      	str	r3, [sp, #8]
 8007e9a:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
 8007e9e:	9303      	str	r3, [sp, #12]
 8007ea0:	460c      	mov	r4, r1
 8007ea2:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
 8007ea6:	f8bd 9048 	ldrh.w	r9, [sp, #72]	; 0x48
 8007eaa:	f89d 804c 	ldrb.w	r8, [sp, #76]	; 0x4c
 8007eae:	f89d a050 	ldrb.w	sl, [sp, #80]	; 0x50
 8007eb2:	f89d b054 	ldrb.w	fp, [sp, #84]	; 0x54
 8007eb6:	9301      	str	r3, [sp, #4]
 8007eb8:	4607      	mov	r7, r0
 8007eba:	4616      	mov	r6, r2
    SX1276SetModem( modem );
 8007ebc:	f7ff fbee 	bl	800769c <SX1276SetModem>
    SX1276SetRfTxPower( power );
 8007ec0:	4620      	mov	r0, r4
 8007ec2:	f7fe fa29 	bl	8006318 <SX1276SetRfTxPower>
    switch( modem )
 8007ec6:	2f00      	cmp	r7, #0
 8007ec8:	f000 80a4 	beq.w	8008014 <SX1276SetTxConfig+0x188>
 8007ecc:	2f01      	cmp	r7, #1
 8007ece:	f040 809d 	bne.w	800800c <SX1276SetTxConfig+0x180>
            SX1276.Settings.LoRa.Power = power;
 8007ed2:	4eb3      	ldr	r6, [pc, #716]	; (80081a0 <SX1276SetTxConfig+0x314>)
            if( bandwidth > 2 )
 8007ed4:	2d02      	cmp	r5, #2
            SX1276.Settings.LoRa.Power = power;
 8007ed6:	f886 411c 	strb.w	r4, [r6, #284]	; 0x11c
            if( bandwidth > 2 )
 8007eda:	f200 809a 	bhi.w	8008012 <SX1276SetTxConfig+0x186>
            bandwidth += 7;
 8007ede:	9c10      	ldr	r4, [sp, #64]	; 0x40
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8007ee0:	9b03      	ldr	r3, [sp, #12]
 8007ee2:	f886 3130 	strb.w	r3, [r6, #304]	; 0x130
 8007ee6:	2c06      	cmp	r4, #6
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 8007ee8:	9b01      	ldr	r3, [sp, #4]
 8007eea:	f886 3131 	strb.w	r3, [r6, #305]	; 0x131
 8007eee:	bf38      	it	cc
 8007ef0:	2406      	movcc	r4, #6
            SX1276.Settings.LoRa.Datarate = datarate;
 8007ef2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007ef4:	f8c6 3124 	str.w	r3, [r6, #292]	; 0x124
            bandwidth += 7;
 8007ef8:	3507      	adds	r5, #7
            SX1276.Settings.LoRa.Coderate = coderate;
 8007efa:	9b02      	ldr	r3, [sp, #8]
 8007efc:	f886 3129 	strb.w	r3, [r6, #297]	; 0x129
 8007f00:	2c0c      	cmp	r4, #12
            SX1276.Settings.LoRa.TxTimeout = timeout;
 8007f02:	9b18      	ldr	r3, [sp, #96]	; 0x60
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 8007f04:	f8c6 5120 	str.w	r5, [r6, #288]	; 0x120
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 8007f08:	bf28      	it	cs
 8007f0a:	240c      	movcs	r4, #12
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8007f0c:	2d07      	cmp	r5, #7
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 8007f0e:	f8a6 912a 	strh.w	r9, [r6, #298]	; 0x12a
            SX1276.Settings.LoRa.FixLen = fixLen;
 8007f12:	f886 812c 	strb.w	r8, [r6, #300]	; 0x12c
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 8007f16:	f886 b12f 	strb.w	fp, [r6, #303]	; 0x12f
            SX1276.Settings.LoRa.CrcOn = crcOn;
 8007f1a:	f886 a12e 	strb.w	sl, [r6, #302]	; 0x12e
            SX1276.Settings.LoRa.TxTimeout = timeout;
 8007f1e:	f8c6 3134 	str.w	r3, [r6, #308]	; 0x134
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8007f22:	f000 80ff 	beq.w	8008124 <SX1276SetTxConfig+0x298>
 8007f26:	2d08      	cmp	r5, #8
 8007f28:	f000 8133 	beq.w	8008192 <SX1276SetTxConfig+0x306>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	f886 3128 	strb.w	r3, [r6, #296]	; 0x128
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8007f32:	f1bb 0f00 	cmp.w	fp, #0
 8007f36:	f040 8110 	bne.w	800815a <SX1276SetTxConfig+0x2ce>
 8007f3a:	f10d 0b17 	add.w	fp, sp, #23
    SX1276ReadBuffer( addr, &data, 1 );
 8007f3e:	2201      	movs	r2, #1
 8007f40:	4659      	mov	r1, fp
 8007f42:	201d      	movs	r0, #29
 8007f44:	f7fe f8be 	bl	80060c4 <SX1276ReadBuffer>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8007f48:	9b02      	ldr	r3, [sp, #8]
 8007f4a:	ea48 0843 	orr.w	r8, r8, r3, lsl #1
    SX1276WriteBuffer( addr, &data, 1 );
 8007f4e:	2201      	movs	r2, #1
 8007f50:	4659      	mov	r1, fp
 8007f52:	201d      	movs	r0, #29
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8007f54:	ea48 1505 	orr.w	r5, r8, r5, lsl #4
 8007f58:	f88d 5017 	strb.w	r5, [sp, #23]
    SX1276WriteBuffer( addr, &data, 1 );
 8007f5c:	f7fe f894 	bl	8006088 <SX1276WriteBuffer>
    SX1276ReadBuffer( addr, &data, 1 );
 8007f60:	2201      	movs	r2, #1
 8007f62:	4659      	mov	r1, fp
 8007f64:	201e      	movs	r0, #30
 8007f66:	f7fe f8ad 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8007f6a:	f89d 3017 	ldrb.w	r3, [sp, #23]
                           RFLR_MODEMCONFIG2_SF_MASK &
 8007f6e:	f003 030b 	and.w	r3, r3, #11
            SX1276Write( REG_LR_MODEMCONFIG2,
 8007f72:	ea43 0a8a 	orr.w	sl, r3, sl, lsl #2
    SX1276WriteBuffer( addr, &data, 1 );
 8007f76:	2201      	movs	r2, #1
 8007f78:	4659      	mov	r1, fp
 8007f7a:	201e      	movs	r0, #30
            SX1276Write( REG_LR_MODEMCONFIG2,
 8007f7c:	ea4a 1404 	orr.w	r4, sl, r4, lsl #4
 8007f80:	f88d 4017 	strb.w	r4, [sp, #23]
    SX1276WriteBuffer( addr, &data, 1 );
 8007f84:	f7fe f880 	bl	8006088 <SX1276WriteBuffer>
    SX1276ReadBuffer( addr, &data, 1 );
 8007f88:	2201      	movs	r2, #1
 8007f8a:	4659      	mov	r1, fp
 8007f8c:	2026      	movs	r0, #38	; 0x26
 8007f8e:	f7fe f899 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8007f92:	f89d 3017 	ldrb.w	r3, [sp, #23]
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 8007f96:	f896 2128 	ldrb.w	r2, [r6, #296]	; 0x128
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8007f9a:	f023 0308 	bic.w	r3, r3, #8
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 8007f9e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
    SX1276WriteBuffer( addr, &data, 1 );
 8007fa2:	4659      	mov	r1, fp
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	2026      	movs	r0, #38	; 0x26
 8007fa8:	f88d 3017 	strb.w	r3, [sp, #23]
 8007fac:	f7fe f86c 	bl	8006088 <SX1276WriteBuffer>
            SX1276Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8007fb0:	ea4f 2319 	mov.w	r3, r9, lsr #8
    SX1276WriteBuffer( addr, &data, 1 );
 8007fb4:	2201      	movs	r2, #1
 8007fb6:	4659      	mov	r1, fp
 8007fb8:	2020      	movs	r0, #32
            SX1276Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8007fba:	f88d 3017 	strb.w	r3, [sp, #23]
    SX1276WriteBuffer( addr, &data, 1 );
 8007fbe:	f7fe f863 	bl	8006088 <SX1276WriteBuffer>
 8007fc2:	2201      	movs	r2, #1
 8007fc4:	4659      	mov	r1, fp
 8007fc6:	2021      	movs	r0, #33	; 0x21
            SX1276Write( REG_LR_PREAMBLELSB, preambleLen & 0xFF );
 8007fc8:	f88d 9017 	strb.w	r9, [sp, #23]
    SX1276WriteBuffer( addr, &data, 1 );
 8007fcc:	f7fe f85c 	bl	8006088 <SX1276WriteBuffer>
            if( datarate == 6 )
 8007fd0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007fd2:	2b06      	cmp	r3, #6
 8007fd4:	f240 80ad 	bls.w	8008132 <SX1276SetTxConfig+0x2a6>
    SX1276ReadBuffer( addr, &data, 1 );
 8007fd8:	2201      	movs	r2, #1
 8007fda:	4659      	mov	r1, fp
 8007fdc:	2031      	movs	r0, #49	; 0x31
 8007fde:	f7fe f871 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8007fe2:	f89d 3017 	ldrb.w	r3, [sp, #23]
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8007fe6:	f023 0307 	bic.w	r3, r3, #7
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8007fea:	f043 0303 	orr.w	r3, r3, #3
    SX1276WriteBuffer( addr, &data, 1 );
 8007fee:	2201      	movs	r2, #1
 8007ff0:	4659      	mov	r1, fp
 8007ff2:	2031      	movs	r0, #49	; 0x31
 8007ff4:	f88d 3017 	strb.w	r3, [sp, #23]
 8007ff8:	f7fe f846 	bl	8006088 <SX1276WriteBuffer>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8007ffc:	230a      	movs	r3, #10
    SX1276WriteBuffer( addr, &data, 1 );
 8007ffe:	2201      	movs	r2, #1
 8008000:	4659      	mov	r1, fp
 8008002:	2037      	movs	r0, #55	; 0x37
 8008004:	f88d 3017 	strb.w	r3, [sp, #23]
 8008008:	f7fe f83e 	bl	8006088 <SX1276WriteBuffer>
}
 800800c:	b007      	add	sp, #28
 800800e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                while( 1 );
 8008012:	e7fe      	b.n	8008012 <SX1276SetTxConfig+0x186>
           ( ( ( stepsFrac << SX1276_PLL_STEP_SHIFT_AMOUNT ) + ( SX1276_PLL_STEP_SCALED >> 1 ) ) /
 8008014:	4a63      	ldr	r2, [pc, #396]	; (80081a4 <SX1276SetTxConfig+0x318>)
 8008016:	fba2 1b06 	umull	r1, fp, r2, r6
 800801a:	f643 5309 	movw	r3, #15625	; 0x3d09
 800801e:	ea4f 3b1b 	mov.w	fp, fp, lsr #12
 8008022:	fb03 611b 	mls	r1, r3, fp, r6
 8008026:	f641 6384 	movw	r3, #7812	; 0x1e84
 800802a:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 800802e:	fba2 2303 	umull	r2, r3, r2, r3
    return ( stepsInt << SX1276_PLL_STEP_SHIFT_AMOUNT ) + 
 8008032:	ea4f 2b0b 	mov.w	fp, fp, lsl #8
 8008036:	eb0b 3713 	add.w	r7, fp, r3, lsr #12
            SX1276.Settings.Fsk.Power = power;
 800803a:	4b59      	ldr	r3, [pc, #356]	; (80081a0 <SX1276SetTxConfig+0x314>)
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 800803c:	9a01      	ldr	r2, [sp, #4]
 800803e:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
            SX1276.Settings.Fsk.Datarate = datarate;
 8008042:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008044:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
    SX1276WriteBuffer( addr, &data, 1 );
 8008048:	f10d 0b17 	add.w	fp, sp, #23
            SX1276.Settings.Fsk.TxTimeout = timeout;
 800804c:	9a18      	ldr	r2, [sp, #96]	; 0x60
            SX1276.Settings.Fsk.Power = power;
 800804e:	f883 40e8 	strb.w	r4, [r3, #232]	; 0xe8
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 8008052:	e9c3 653b 	strd	r6, r5, [r3, #236]	; 0xec
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 8008056:	f8a3 90fc 	strh.w	r9, [r3, #252]	; 0xfc
            SX1276.Settings.Fsk.FixLen = fixLen;
 800805a:	f883 80fe 	strb.w	r8, [r3, #254]	; 0xfe
            SX1276.Settings.Fsk.CrcOn = crcOn;
 800805e:	f883 a100 	strb.w	sl, [r3, #256]	; 0x100
            SX1276.Settings.Fsk.TxTimeout = timeout;
 8008062:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    SX1276WriteBuffer( addr, &data, 1 );
 8008066:	4659      	mov	r1, fp
            SX1276Write( REG_FDEVMSB, ( uint8_t )( fdevInPllSteps >> 8 ) );
 8008068:	0a3b      	lsrs	r3, r7, #8
    SX1276WriteBuffer( addr, &data, 1 );
 800806a:	2201      	movs	r2, #1
 800806c:	2004      	movs	r0, #4
            SX1276Write( REG_FDEVMSB, ( uint8_t )( fdevInPllSteps >> 8 ) );
 800806e:	f88d 3017 	strb.w	r3, [sp, #23]
    SX1276WriteBuffer( addr, &data, 1 );
 8008072:	f7fe f809 	bl	8006088 <SX1276WriteBuffer>
 8008076:	4659      	mov	r1, fp
 8008078:	2201      	movs	r2, #1
 800807a:	2005      	movs	r0, #5
            SX1276Write( REG_FDEVLSB, ( uint8_t )( fdevInPllSteps & 0xFF ) );
 800807c:	f88d 7017 	strb.w	r7, [sp, #23]
    SX1276WriteBuffer( addr, &data, 1 );
 8008080:	f7fe f802 	bl	8006088 <SX1276WriteBuffer>
            uint32_t bitRate = ( uint32_t )( SX1276_XTAL_FREQ / datarate );
 8008084:	4f48      	ldr	r7, [pc, #288]	; (80081a8 <SX1276SetTxConfig+0x31c>)
 8008086:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008088:	fbb7 f7f3 	udiv	r7, r7, r3
    SX1276WriteBuffer( addr, &data, 1 );
 800808c:	4659      	mov	r1, fp
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( bitRate >> 8 ) );
 800808e:	0a3b      	lsrs	r3, r7, #8
    SX1276WriteBuffer( addr, &data, 1 );
 8008090:	2201      	movs	r2, #1
 8008092:	2002      	movs	r0, #2
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( bitRate >> 8 ) );
 8008094:	f88d 3017 	strb.w	r3, [sp, #23]
    SX1276WriteBuffer( addr, &data, 1 );
 8008098:	f7fd fff6 	bl	8006088 <SX1276WriteBuffer>
 800809c:	4659      	mov	r1, fp
 800809e:	2201      	movs	r2, #1
 80080a0:	2003      	movs	r0, #3
            SX1276Write( REG_BITRATELSB, ( uint8_t )( bitRate & 0xFF ) );
 80080a2:	f88d 7017 	strb.w	r7, [sp, #23]
    SX1276WriteBuffer( addr, &data, 1 );
 80080a6:	f7fd ffef 	bl	8006088 <SX1276WriteBuffer>
            SX1276Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 80080aa:	ea4f 2319 	mov.w	r3, r9, lsr #8
    SX1276WriteBuffer( addr, &data, 1 );
 80080ae:	4659      	mov	r1, fp
 80080b0:	2201      	movs	r2, #1
 80080b2:	2025      	movs	r0, #37	; 0x25
            SX1276Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 80080b4:	f88d 3017 	strb.w	r3, [sp, #23]
    SX1276WriteBuffer( addr, &data, 1 );
 80080b8:	f7fd ffe6 	bl	8006088 <SX1276WriteBuffer>
 80080bc:	4659      	mov	r1, fp
 80080be:	2201      	movs	r2, #1
 80080c0:	2026      	movs	r0, #38	; 0x26
            SX1276Write( REG_PREAMBLELSB, preambleLen & 0xFF );
 80080c2:	f88d 9017 	strb.w	r9, [sp, #23]
    SX1276WriteBuffer( addr, &data, 1 );
 80080c6:	f7fd ffdf 	bl	8006088 <SX1276WriteBuffer>
    SX1276ReadBuffer( addr, &data, 1 );
 80080ca:	2201      	movs	r2, #1
 80080cc:	4659      	mov	r1, fp
 80080ce:	2030      	movs	r0, #48	; 0x30
 80080d0:	f7fd fff8 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 80080d4:	f89d 3017 	ldrb.w	r3, [sp, #23]
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 80080d8:	f1b8 0f00 	cmp.w	r8, #0
                           RF_PACKETCONFIG1_CRC_MASK &
 80080dc:	f003 036f 	and.w	r3, r3, #111	; 0x6f
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 80080e0:	bf14      	ite	ne
 80080e2:	2200      	movne	r2, #0
 80080e4:	f06f 027f 	mvneq.w	r2, #127	; 0x7f
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 80080e8:	ea43 1a0a 	orr.w	sl, r3, sl, lsl #4
 80080ec:	ea42 0a0a 	orr.w	sl, r2, sl
    SX1276WriteBuffer( addr, &data, 1 );
 80080f0:	4659      	mov	r1, fp
 80080f2:	2201      	movs	r2, #1
 80080f4:	2030      	movs	r0, #48	; 0x30
 80080f6:	f88d a017 	strb.w	sl, [sp, #23]
 80080fa:	f7fd ffc5 	bl	8006088 <SX1276WriteBuffer>
    SX1276ReadBuffer( addr, &data, 1 );
 80080fe:	4659      	mov	r1, fp
 8008100:	2201      	movs	r2, #1
 8008102:	2031      	movs	r0, #49	; 0x31
 8008104:	f7fd ffde 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8008108:	f89d 3017 	ldrb.w	r3, [sp, #23]
    SX1276WriteBuffer( addr, &data, 1 );
 800810c:	2201      	movs	r2, #1
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 800810e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    SX1276WriteBuffer( addr, &data, 1 );
 8008112:	4659      	mov	r1, fp
 8008114:	2031      	movs	r0, #49	; 0x31
 8008116:	f88d 3017 	strb.w	r3, [sp, #23]
 800811a:	f7fd ffb5 	bl	8006088 <SX1276WriteBuffer>
}
 800811e:	b007      	add	sp, #28
 8008120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8008124:	f1a4 030b 	sub.w	r3, r4, #11
 8008128:	2b01      	cmp	r3, #1
 800812a:	bf8c      	ite	hi
 800812c:	2300      	movhi	r3, #0
 800812e:	2301      	movls	r3, #1
 8008130:	e6fd      	b.n	8007f2e <SX1276SetTxConfig+0xa2>
    SX1276ReadBuffer( addr, &data, 1 );
 8008132:	4659      	mov	r1, fp
 8008134:	2201      	movs	r2, #1
 8008136:	2031      	movs	r0, #49	; 0x31
 8008138:	f7fd ffc4 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 800813c:	f89d 3017 	ldrb.w	r3, [sp, #23]
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8008140:	f023 0307 	bic.w	r3, r3, #7
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8008144:	f043 0305 	orr.w	r3, r3, #5
    SX1276WriteBuffer( addr, &data, 1 );
 8008148:	4659      	mov	r1, fp
 800814a:	2201      	movs	r2, #1
 800814c:	2031      	movs	r0, #49	; 0x31
 800814e:	f88d 3017 	strb.w	r3, [sp, #23]
 8008152:	f7fd ff99 	bl	8006088 <SX1276WriteBuffer>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8008156:	230c      	movs	r3, #12
 8008158:	e751      	b.n	8007ffe <SX1276SetTxConfig+0x172>
    SX1276ReadBuffer( addr, &data, 1 );
 800815a:	f10d 0b17 	add.w	fp, sp, #23
 800815e:	4659      	mov	r1, fp
 8008160:	2201      	movs	r2, #1
 8008162:	2044      	movs	r0, #68	; 0x44
 8008164:	f7fd ffae 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8008168:	f89d 3017 	ldrb.w	r3, [sp, #23]
    SX1276WriteBuffer( addr, &data, 1 );
 800816c:	4659      	mov	r1, fp
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 800816e:	f063 037f 	orn	r3, r3, #127	; 0x7f
    SX1276WriteBuffer( addr, &data, 1 );
 8008172:	2201      	movs	r2, #1
 8008174:	2044      	movs	r0, #68	; 0x44
 8008176:	f88d 3017 	strb.w	r3, [sp, #23]
 800817a:	f7fd ff85 	bl	8006088 <SX1276WriteBuffer>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 800817e:	f896 3130 	ldrb.w	r3, [r6, #304]	; 0x130
 8008182:	f88d 3017 	strb.w	r3, [sp, #23]
    SX1276WriteBuffer( addr, &data, 1 );
 8008186:	2201      	movs	r2, #1
 8008188:	4659      	mov	r1, fp
 800818a:	2024      	movs	r0, #36	; 0x24
 800818c:	f7fd ff7c 	bl	8006088 <SX1276WriteBuffer>
 8008190:	e6d5      	b.n	8007f3e <SX1276SetTxConfig+0xb2>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 8008192:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008194:	2b0b      	cmp	r3, #11
 8008196:	bf94      	ite	ls
 8008198:	2300      	movls	r3, #0
 800819a:	2301      	movhi	r3, #1
 800819c:	e6c7      	b.n	8007f2e <SX1276SetTxConfig+0xa2>
 800819e:	bf00      	nop
 80081a0:	200011ec 	.word	0x200011ec
 80081a4:	431bde83 	.word	0x431bde83
 80081a8:	01e84800 	.word	0x01e84800

080081ac <SX1276SetTxContinuousWave>:
{
 80081ac:	b530      	push	{r4, r5, lr}
    uint32_t timeout = ( uint32_t )time * 1000;
 80081ae:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
{
 80081b2:	b08d      	sub	sp, #52	; 0x34
    uint32_t timeout = ( uint32_t )time * 1000;
 80081b4:	fb02 f404 	mul.w	r4, r2, r4
{
 80081b8:	460d      	mov	r5, r1
    SX1276SetChannel( freq );
 80081ba:	f7fe fdd7 	bl	8006d6c <SX1276SetChannel>
    SX1276SetTxConfig( MODEM_FSK, power, 0, 0, 4800, 0, 5, false, false, 0, 0, 0, timeout );
 80081be:	2300      	movs	r3, #0
 80081c0:	2005      	movs	r0, #5
 80081c2:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 80081c6:	e9cd 3001 	strd	r3, r0, [sp, #4]
 80081ca:	e9cd 3407 	strd	r3, r4, [sp, #28]
 80081ce:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80081d2:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80081d6:	4618      	mov	r0, r3
 80081d8:	4629      	mov	r1, r5
 80081da:	9200      	str	r2, [sp, #0]
 80081dc:	461a      	mov	r2, r3
 80081de:	f7ff fe55 	bl	8007e8c <SX1276SetTxConfig>
    SX1276ReadBuffer( addr, &data, 1 );
 80081e2:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
 80081e6:	2201      	movs	r2, #1
 80081e8:	2031      	movs	r0, #49	; 0x31
 80081ea:	f7fd ff6b 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 80081ee:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
    TimerSetValue( &TxTimeoutTimer, timeout );
 80081f2:	4d17      	ldr	r5, [pc, #92]	; (8008250 <SX1276SetTxContinuousWave+0xa4>)
    SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) & RF_PACKETCONFIG2_DATAMODE_MASK ) );
 80081f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    SX1276WriteBuffer( addr, &data, 1 );
 80081f8:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
 80081fc:	2201      	movs	r2, #1
 80081fe:	2031      	movs	r0, #49	; 0x31
 8008200:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
 8008204:	f7fd ff40 	bl	8006088 <SX1276WriteBuffer>
 8008208:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
 800820c:	23f0      	movs	r3, #240	; 0xf0
 800820e:	2201      	movs	r2, #1
 8008210:	2040      	movs	r0, #64	; 0x40
 8008212:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
 8008216:	f7fd ff37 	bl	8006088 <SX1276WriteBuffer>
    SX1276Write( REG_DIOMAPPING2, RF_DIOMAPPING2_DIO4_10 | RF_DIOMAPPING2_DIO5_10 );
 800821a:	23a0      	movs	r3, #160	; 0xa0
    SX1276WriteBuffer( addr, &data, 1 );
 800821c:	2201      	movs	r2, #1
 800821e:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
 8008222:	2041      	movs	r0, #65	; 0x41
 8008224:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
 8008228:	f7fd ff2e 	bl	8006088 <SX1276WriteBuffer>
    TimerSetValue( &TxTimeoutTimer, timeout );
 800822c:	4621      	mov	r1, r4
 800822e:	4628      	mov	r0, r5
 8008230:	f7fe fa24 	bl	800667c <TimerSetValue>
    SX1276.Settings.State = RF_TX_RUNNING;
 8008234:	4b07      	ldr	r3, [pc, #28]	; (8008254 <SX1276SetTxContinuousWave+0xa8>)
    TimerStart( &TxTimeoutTimer );
 8008236:	4628      	mov	r0, r5
    SX1276.Settings.State = RF_TX_RUNNING;
 8008238:	2202      	movs	r2, #2
 800823a:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
    TimerStart( &TxTimeoutTimer );
 800823e:	f7fe f913 	bl	8006468 <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 8008242:	2003      	movs	r0, #3
}
 8008244:	b00d      	add	sp, #52	; 0x34
 8008246:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 800824a:	f7fe bd15 	b.w	8006c78 <SX1276SetOpMode>
 800824e:	bf00      	nop
 8008250:	20001330 	.word	0x20001330
 8008254:	200011ec 	.word	0x200011ec

08008258 <SX1276OnTimeoutIrq>:
{
 8008258:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 800825a:	4e4b      	ldr	r6, [pc, #300]	; (8008388 <SX1276OnTimeoutIrq+0x130>)
 800825c:	f896 40e0 	ldrb.w	r4, [r6, #224]	; 0xe0
 8008260:	2c01      	cmp	r4, #1
{
 8008262:	b082      	sub	sp, #8
    switch( SX1276.Settings.State )
 8008264:	d04e      	beq.n	8008304 <SX1276OnTimeoutIrq+0xac>
 8008266:	2c02      	cmp	r4, #2
 8008268:	d155      	bne.n	8008316 <SX1276OnTimeoutIrq+0xbe>
        SX1276Reset( );
 800826a:	f7fd ffbf 	bl	80061ec <SX1276Reset>
        RxChainCalibration( );
 800826e:	f7fe fdb3 	bl	8006dd8 <RxChainCalibration>
        SX1276SetAntSwLowPower( true );
 8008272:	2001      	movs	r0, #1
 8008274:	f7fd ffb4 	bl	80061e0 <SX1276SetAntSwLowPower>
    SX1276ReadBuffer( addr, &data, 1 );
 8008278:	2201      	movs	r2, #1
 800827a:	4610      	mov	r0, r2
 800827c:	f10d 0107 	add.w	r1, sp, #7
 8008280:	f7fd ff20 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8008284:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8008288:	4c40      	ldr	r4, [pc, #256]	; (800838c <SX1276OnTimeoutIrq+0x134>)
    SX1276WriteBuffer( addr, &data, 1 );
 800828a:	2201      	movs	r2, #1
    SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 800828c:	f023 0307 	bic.w	r3, r3, #7
    SX1276WriteBuffer( addr, &data, 1 );
 8008290:	4610      	mov	r0, r2
 8008292:	f10d 0107 	add.w	r1, sp, #7
 8008296:	f88d 3007 	strb.w	r3, [sp, #7]
 800829a:	f104 052d 	add.w	r5, r4, #45	; 0x2d
 800829e:	f7fd fef3 	bl	8006088 <SX1276WriteBuffer>
    SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 80082a2:	2000      	movs	r0, #0
 80082a4:	e001      	b.n	80082aa <SX1276OnTimeoutIrq+0x52>
            SX1276SetModem( RadioRegsInit[i].Modem );
 80082a6:	f814 0f03 	ldrb.w	r0, [r4, #3]!
 80082aa:	f7ff f9f7 	bl	800769c <SX1276SetModem>
            SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 80082ae:	78a3      	ldrb	r3, [r4, #2]
    SX1276WriteBuffer( addr, &data, 1 );
 80082b0:	7860      	ldrb	r0, [r4, #1]
 80082b2:	f88d 3007 	strb.w	r3, [sp, #7]
 80082b6:	2201      	movs	r2, #1
 80082b8:	f10d 0107 	add.w	r1, sp, #7
 80082bc:	f7fd fee4 	bl	8006088 <SX1276WriteBuffer>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 80082c0:	42ac      	cmp	r4, r5
 80082c2:	d1f0      	bne.n	80082a6 <SX1276OnTimeoutIrq+0x4e>
        SX1276SetModem( MODEM_FSK );
 80082c4:	2000      	movs	r0, #0
 80082c6:	f7ff f9e9 	bl	800769c <SX1276SetModem>
        SX1276SetPublicNetwork( SX1276.Settings.LoRa.PublicNetwork );
 80082ca:	f896 4138 	ldrb.w	r4, [r6, #312]	; 0x138
    SX1276SetModem( MODEM_LORA );
 80082ce:	2001      	movs	r0, #1
 80082d0:	f7ff f9e4 	bl	800769c <SX1276SetModem>
    SX1276.Settings.LoRa.PublicNetwork = enable;
 80082d4:	f886 4138 	strb.w	r4, [r6, #312]	; 0x138
    if( enable == true )
 80082d8:	b9fc      	cbnz	r4, 800831a <SX1276OnTimeoutIrq+0xc2>
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
 80082da:	2312      	movs	r3, #18
    SX1276WriteBuffer( addr, &data, 1 );
 80082dc:	2201      	movs	r2, #1
 80082de:	f10d 0107 	add.w	r1, sp, #7
 80082e2:	2039      	movs	r0, #57	; 0x39
 80082e4:	f88d 3007 	strb.w	r3, [sp, #7]
 80082e8:	f7fd fece 	bl	8006088 <SX1276WriteBuffer>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 80082ec:	4b28      	ldr	r3, [pc, #160]	; (8008390 <SX1276OnTimeoutIrq+0x138>)
 80082ee:	681b      	ldr	r3, [r3, #0]
        SX1276.Settings.State = RF_IDLE;
 80082f0:	2200      	movs	r2, #0
 80082f2:	f886 20e0 	strb.w	r2, [r6, #224]	; 0xe0
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 80082f6:	b173      	cbz	r3, 8008316 <SX1276OnTimeoutIrq+0xbe>
 80082f8:	685b      	ldr	r3, [r3, #4]
 80082fa:	b163      	cbz	r3, 8008316 <SX1276OnTimeoutIrq+0xbe>
}
 80082fc:	b002      	add	sp, #8
 80082fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
            RadioEvents->TxTimeout( );
 8008302:	4718      	bx	r3
        if( SX1276.Settings.Modem == MODEM_FSK )
 8008304:	f896 30e1 	ldrb.w	r3, [r6, #225]	; 0xe1
 8008308:	b14b      	cbz	r3, 800831e <SX1276OnTimeoutIrq+0xc6>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800830a:	4b21      	ldr	r3, [pc, #132]	; (8008390 <SX1276OnTimeoutIrq+0x138>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	b113      	cbz	r3, 8008316 <SX1276OnTimeoutIrq+0xbe>
 8008310:	68db      	ldr	r3, [r3, #12]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d1f2      	bne.n	80082fc <SX1276OnTimeoutIrq+0xa4>
}
 8008316:	b002      	add	sp, #8
 8008318:	bd70      	pop	{r4, r5, r6, pc}
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PUBLIC_SYNCWORD );
 800831a:	2334      	movs	r3, #52	; 0x34
 800831c:	e7de      	b.n	80082dc <SX1276OnTimeoutIrq+0x84>
            SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 800831e:	210b      	movs	r1, #11
    SX1276WriteBuffer( addr, &data, 1 );
 8008320:	4622      	mov	r2, r4
 8008322:	f88d 1007 	strb.w	r1, [sp, #7]
 8008326:	203e      	movs	r0, #62	; 0x3e
 8008328:	f10d 0107 	add.w	r1, sp, #7
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 800832c:	f8a6 310c 	strh.w	r3, [r6, #268]	; 0x10c
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8008330:	f8a6 3118 	strh.w	r3, [r6, #280]	; 0x118
            SX1276.Settings.FskPacketHandler.Size = 0;
 8008334:	f8a6 3116 	strh.w	r3, [r6, #278]	; 0x116
    SX1276WriteBuffer( addr, &data, 1 );
 8008338:	f7fd fea6 	bl	8006088 <SX1276WriteBuffer>
            SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 800833c:	2310      	movs	r3, #16
    SX1276WriteBuffer( addr, &data, 1 );
 800833e:	4622      	mov	r2, r4
 8008340:	f10d 0107 	add.w	r1, sp, #7
 8008344:	203f      	movs	r0, #63	; 0x3f
 8008346:	f88d 3007 	strb.w	r3, [sp, #7]
 800834a:	f7fd fe9d 	bl	8006088 <SX1276WriteBuffer>
            if( SX1276.Settings.Fsk.RxContinuous == true )
 800834e:	f896 3102 	ldrb.w	r3, [r6, #258]	; 0x102
 8008352:	b193      	cbz	r3, 800837a <SX1276OnTimeoutIrq+0x122>
    SX1276ReadBuffer( addr, &data, 1 );
 8008354:	4622      	mov	r2, r4
 8008356:	f10d 0107 	add.w	r1, sp, #7
 800835a:	200d      	movs	r0, #13
 800835c:	f7fd feb2 	bl	80060c4 <SX1276ReadBuffer>
    return data;
 8008360:	f89d 3007 	ldrb.w	r3, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 8008364:	4622      	mov	r2, r4
                SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8008366:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    SX1276WriteBuffer( addr, &data, 1 );
 800836a:	f10d 0107 	add.w	r1, sp, #7
 800836e:	200d      	movs	r0, #13
 8008370:	f88d 3007 	strb.w	r3, [sp, #7]
 8008374:	f7fd fe88 	bl	8006088 <SX1276WriteBuffer>
 8008378:	e7c7      	b.n	800830a <SX1276OnTimeoutIrq+0xb2>
                TimerStop( &RxTimeoutSyncWord );
 800837a:	4806      	ldr	r0, [pc, #24]	; (8008394 <SX1276OnTimeoutIrq+0x13c>)
                SX1276.Settings.State = RF_IDLE;
 800837c:	f886 30e0 	strb.w	r3, [r6, #224]	; 0xe0
                TimerStop( &RxTimeoutSyncWord );
 8008380:	f7fe f934 	bl	80065ec <TimerStop>
 8008384:	e7c1      	b.n	800830a <SX1276OnTimeoutIrq+0xb2>
 8008386:	bf00      	nop
 8008388:	200011ec 	.word	0x200011ec
 800838c:	08012014 	.word	0x08012014
 8008390:	200010b8 	.word	0x200010b8
 8008394:	200010bc 	.word	0x200010bc

08008398 <SX1276Write>:
{
 8008398:	b500      	push	{lr}
 800839a:	b083      	sub	sp, #12
 800839c:	460b      	mov	r3, r1
    SX1276WriteBuffer( addr, &data, 1 );
 800839e:	2201      	movs	r2, #1
 80083a0:	f10d 0107 	add.w	r1, sp, #7
{
 80083a4:	f88d 3007 	strb.w	r3, [sp, #7]
    SX1276WriteBuffer( addr, &data, 1 );
 80083a8:	f7fd fe6e 	bl	8006088 <SX1276WriteBuffer>
}
 80083ac:	b003      	add	sp, #12
 80083ae:	f85d fb04 	ldr.w	pc, [sp], #4
 80083b2:	bf00      	nop

080083b4 <SX1276Read>:
{
 80083b4:	b500      	push	{lr}
 80083b6:	b083      	sub	sp, #12
    SX1276ReadBuffer( addr, &data, 1 );
 80083b8:	2201      	movs	r2, #1
 80083ba:	f10d 0107 	add.w	r1, sp, #7
 80083be:	f7fd fe81 	bl	80060c4 <SX1276ReadBuffer>
}
 80083c2:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80083c6:	b003      	add	sp, #12
 80083c8:	f85d fb04 	ldr.w	pc, [sp], #4

080083cc <SX1276SetMaxPayloadLength>:
{
 80083cc:	b530      	push	{r4, r5, lr}
 80083ce:	4604      	mov	r4, r0
 80083d0:	b083      	sub	sp, #12
 80083d2:	460d      	mov	r5, r1
    SX1276SetModem( modem );
 80083d4:	f7ff f962 	bl	800769c <SX1276SetModem>
    switch( modem )
 80083d8:	b15c      	cbz	r4, 80083f2 <SX1276SetMaxPayloadLength+0x26>
 80083da:	2c01      	cmp	r4, #1
 80083dc:	d107      	bne.n	80083ee <SX1276SetMaxPayloadLength+0x22>
    SX1276WriteBuffer( addr, &data, 1 );
 80083de:	4622      	mov	r2, r4
 80083e0:	f10d 0107 	add.w	r1, sp, #7
 80083e4:	2023      	movs	r0, #35	; 0x23
 80083e6:	f88d 5007 	strb.w	r5, [sp, #7]
 80083ea:	f7fd fe4d 	bl	8006088 <SX1276WriteBuffer>
}
 80083ee:	b003      	add	sp, #12
 80083f0:	bd30      	pop	{r4, r5, pc}
        if( SX1276.Settings.Fsk.FixLen == false )
 80083f2:	4b07      	ldr	r3, [pc, #28]	; (8008410 <SX1276SetMaxPayloadLength+0x44>)
 80083f4:	f893 30fe 	ldrb.w	r3, [r3, #254]	; 0xfe
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d1f8      	bne.n	80083ee <SX1276SetMaxPayloadLength+0x22>
    SX1276WriteBuffer( addr, &data, 1 );
 80083fc:	2201      	movs	r2, #1
 80083fe:	f10d 0107 	add.w	r1, sp, #7
 8008402:	2032      	movs	r0, #50	; 0x32
 8008404:	f88d 5007 	strb.w	r5, [sp, #7]
 8008408:	f7fd fe3e 	bl	8006088 <SX1276WriteBuffer>
}
 800840c:	b003      	add	sp, #12
 800840e:	bd30      	pop	{r4, r5, pc}
 8008410:	200011ec 	.word	0x200011ec

08008414 <SX1276SetPublicNetwork>:
{
 8008414:	b510      	push	{r4, lr}
 8008416:	4604      	mov	r4, r0
 8008418:	b082      	sub	sp, #8
    SX1276SetModem( MODEM_LORA );
 800841a:	2001      	movs	r0, #1
 800841c:	f7ff f93e 	bl	800769c <SX1276SetModem>
    SX1276.Settings.LoRa.PublicNetwork = enable;
 8008420:	4b08      	ldr	r3, [pc, #32]	; (8008444 <SX1276SetPublicNetwork+0x30>)
 8008422:	f883 4138 	strb.w	r4, [r3, #312]	; 0x138
    if( enable == true )
 8008426:	b154      	cbz	r4, 800843e <SX1276SetPublicNetwork+0x2a>
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PUBLIC_SYNCWORD );
 8008428:	2334      	movs	r3, #52	; 0x34
    SX1276WriteBuffer( addr, &data, 1 );
 800842a:	2201      	movs	r2, #1
 800842c:	f10d 0107 	add.w	r1, sp, #7
 8008430:	2039      	movs	r0, #57	; 0x39
 8008432:	f88d 3007 	strb.w	r3, [sp, #7]
 8008436:	f7fd fe27 	bl	8006088 <SX1276WriteBuffer>
}
 800843a:	b002      	add	sp, #8
 800843c:	bd10      	pop	{r4, pc}
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
 800843e:	2312      	movs	r3, #18
 8008440:	e7f3      	b.n	800842a <SX1276SetPublicNetwork+0x16>
 8008442:	bf00      	nop
 8008444:	200011ec 	.word	0x200011ec

08008448 <SX1276GetWakeupTime>:
{
 8008448:	b508      	push	{r3, lr}
    return SX1276GetBoardTcxoWakeupTime( ) + RADIO_WAKEUP_TIME;
 800844a:	f7fd fec7 	bl	80061dc <SX1276GetBoardTcxoWakeupTime>
}
 800844e:	3001      	adds	r0, #1
 8008450:	bd08      	pop	{r3, pc}
 8008452:	bf00      	nop

08008454 <uart_stm32_config_get>:
	LL_USART_SetParity(UartInstance, parity);
}

static inline uint32_t uart_stm32_get_parity(const struct device *dev)
{
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8008454:	6843      	ldr	r3, [r0, #4]
static int uart_stm32_config_get(const struct device *dev,
				 struct uart_config *cfg)
{
	struct uart_stm32_data *data = dev->data;

	cfg->baudrate = data->baud_rate;
 8008456:	6900      	ldr	r0, [r0, #16]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8008458:	681a      	ldr	r2, [r3, #0]
	cfg->baudrate = data->baud_rate;
 800845a:	6800      	ldr	r0, [r0, #0]
  *         @arg @ref LL_USART_PARITY_EVEN
  *         @arg @ref LL_USART_PARITY_ODD
  */
__STATIC_INLINE uint32_t LL_USART_GetParity(USART_TypeDef *USARTx)
{
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 800845c:	6813      	ldr	r3, [r2, #0]
 800845e:	6008      	str	r0, [r1, #0]
 8008460:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
	switch (parity) {
 8008464:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
		return UART_CFG_PARITY_NONE;
 8008468:	bf1d      	ittte	ne
 800846a:	f5a3 63c0 	subne.w	r3, r3, #1536	; 0x600
 800846e:	fab3 f383 	clzne	r3, r3
 8008472:	095b      	lsrne	r3, r3, #5
	switch (parity) {
 8008474:	2302      	moveq	r3, #2
	cfg->parity = uart_stm32_ll2cfg_parity(uart_stm32_get_parity(dev));
 8008476:	710b      	strb	r3, [r1, #4]
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  */
__STATIC_INLINE uint32_t LL_USART_GetStopBitsLength(USART_TypeDef *USARTx)
{
  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_STOP));
 8008478:	6853      	ldr	r3, [r2, #4]
 800847a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
	switch (sb) {
 800847e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008482:	d02f      	beq.n	80084e4 <uart_stm32_config_get+0x90>
 8008484:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008488:	d020      	beq.n	80084cc <uart_stm32_config_get+0x78>
 800848a:	2b00      	cmp	r3, #0
 800848c:	bf14      	ite	ne
 800848e:	2303      	movne	r3, #3
 8008490:	2301      	moveq	r3, #1
	cfg->stop_bits = uart_stm32_ll2cfg_stopbits(
 8008492:	714b      	strb	r3, [r1, #5]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
 8008494:	6813      	ldr	r3, [r2, #0]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 8008496:	6810      	ldr	r0, [r2, #0]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
 8008498:	f003 2310 	and.w	r3, r3, #268439552	; 0x10001000
	switch (db) {
 800849c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 80084a0:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 80084a4:	d019      	beq.n	80084da <uart_stm32_config_get+0x86>
 80084a6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80084aa:	d111      	bne.n	80084d0 <uart_stm32_config_get+0x7c>
			return UART_CFG_DATA_BITS_6;
 80084ac:	2800      	cmp	r0, #0
 80084ae:	bf0c      	ite	eq
 80084b0:	2302      	moveq	r3, #2
 80084b2:	2301      	movne	r3, #1
		uart_stm32_get_stopbits(dev));
	cfg->data_bits = uart_stm32_ll2cfg_databits(
 80084b4:	718b      	strb	r3, [r1, #6]
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  */
__STATIC_INLINE uint32_t LL_USART_GetHWFlowCtrl(USART_TypeDef *USARTx)
{
  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE));
 80084b6:	6893      	ldr	r3, [r2, #8]
 80084b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
	if (fc == LL_USART_HWCONTROL_RTS_CTS) {
 80084bc:	f5a3 7340 	sub.w	r3, r3, #768	; 0x300
 80084c0:	fab3 f383 	clz	r3, r3
 80084c4:	095b      	lsrs	r3, r3, #5
		uart_stm32_get_databits(dev), uart_stm32_get_parity(dev));
	cfg->flow_ctrl = uart_stm32_ll2cfg_hwctrl(
		uart_stm32_get_hwctrl(dev));
	return 0;
}
 80084c6:	2000      	movs	r0, #0
	if (fc == LL_USART_HWCONTROL_RTS_CTS) {
 80084c8:	71cb      	strb	r3, [r1, #7]
}
 80084ca:	4770      	bx	lr
		return UART_CFG_STOP_BITS_1_5;
 80084cc:	2302      	movs	r3, #2
 80084ce:	e7e0      	b.n	8008492 <uart_stm32_config_get+0x3e>
			return UART_CFG_DATA_BITS_8;
 80084d0:	2800      	cmp	r0, #0
 80084d2:	bf14      	ite	ne
 80084d4:	2302      	movne	r3, #2
 80084d6:	2303      	moveq	r3, #3
 80084d8:	e7ec      	b.n	80084b4 <uart_stm32_config_get+0x60>
			return UART_CFG_DATA_BITS_9;
 80084da:	2800      	cmp	r0, #0
 80084dc:	bf14      	ite	ne
 80084de:	2303      	movne	r3, #3
 80084e0:	2304      	moveq	r3, #4
 80084e2:	e7e7      	b.n	80084b4 <uart_stm32_config_get+0x60>
		return UART_CFG_STOP_BITS_0_5;
 80084e4:	2300      	movs	r3, #0
 80084e6:	e7d4      	b.n	8008492 <uart_stm32_config_get+0x3e>

080084e8 <uart_stm32_poll_in>:
#endif /* CONFIG_UART_USE_RUNTIME_CONFIGURE */

static int uart_stm32_poll_in(const struct device *dev, unsigned char *c)
{
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 80084e8:	6843      	ldr	r3, [r0, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ORE(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 80084ec:	69da      	ldr	r2, [r3, #28]
 80084ee:	0710      	lsls	r0, r2, #28
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 80084f0:	bf44      	itt	mi
 80084f2:	2208      	movmi	r2, #8
 80084f4:	621a      	strmi	r2, [r3, #32]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE)) ? 1UL : 0UL);
 80084f6:	69da      	ldr	r2, [r3, #28]
 80084f8:	0692      	lsls	r2, r2, #26
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 80084fa:	bf43      	ittte	mi
 80084fc:	8c9b      	ldrhmi	r3, [r3, #36]	; 0x24
 80084fe:	700b      	strbmi	r3, [r1, #0]
		return -1;
	}

	*c = (unsigned char)LL_USART_ReceiveData8(UartInstance);

	return 0;
 8008500:	2000      	movmi	r0, #0
		return -1;
 8008502:	f04f 30ff 	movpl.w	r0, #4294967295	; 0xffffffff
}
 8008506:	4770      	bx	lr

08008508 <uart_stm32_poll_out>:

static void uart_stm32_poll_out(const struct device *dev,
					unsigned char c)
{
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8008508:	6843      	ldr	r3, [r0, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
 800850c:	69da      	ldr	r2, [r3, #28]
 800850e:	0612      	lsls	r2, r2, #24
 8008510:	d5fc      	bpl.n	800850c <uart_stm32_poll_out+0x4>
	__asm__ volatile(
 8008512:	f04f 0010 	mov.w	r0, #16
 8008516:	f3ef 8211 	mrs	r2, BASEPRI
 800851a:	f380 8812 	msr	BASEPRI_MAX, r0
 800851e:	f3bf 8f6f 	isb	sy
 8008522:	69d8      	ldr	r0, [r3, #28]
 8008524:	0600      	lsls	r0, r0, #24
 8008526:	d407      	bmi.n	8008538 <uart_stm32_poll_out+0x30>
	__asm__ volatile(
 8008528:	f382 8811 	msr	BASEPRI, r2
 800852c:	f3bf 8f6f 	isb	sy
 8008530:	69da      	ldr	r2, [r3, #28]
 8008532:	0612      	lsls	r2, r2, #24
 8008534:	d5ea      	bpl.n	800850c <uart_stm32_poll_out+0x4>
 8008536:	e7ec      	b.n	8008512 <uart_stm32_poll_out+0xa>
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->TDR = Value;
 8008538:	b289      	uxth	r1, r1
 800853a:	8519      	strh	r1, [r3, #40]	; 0x28
 800853c:	f382 8811 	msr	BASEPRI, r2
 8008540:	f3bf 8f6f 	isb	sy
	}
#endif /* CONFIG_PM */

	LL_USART_TransmitData8(UartInstance, (uint8_t)c);
	irq_unlock(key);
}
 8008544:	4770      	bx	lr
 8008546:	bf00      	nop

08008548 <uart_stm32_err_check>:

static int uart_stm32_err_check(const struct device *dev)
{
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8008548:	6843      	ldr	r3, [r0, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 800854c:	69d8      	ldr	r0, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_PE) == (USART_ISR_PE)) ? 1UL : 0UL);
 800854e:	69da      	ldr	r2, [r3, #28]
	 */
	if (LL_USART_IsActiveFlag_ORE(UartInstance)) {
		err |= UART_ERROR_OVERRUN;
	}

	if (LL_USART_IsActiveFlag_PE(UartInstance)) {
 8008550:	07d1      	lsls	r1, r2, #31
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8008552:	69da      	ldr	r2, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8008554:	f3c0 00c0 	ubfx	r0, r0, #3, #1
		err |= UART_ERROR_PARITY;
 8008558:	bf48      	it	mi
 800855a:	f040 0002 	orrmi.w	r0, r0, #2
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 800855e:	0792      	lsls	r2, r2, #30
  return ((READ_BIT(USARTx->ISR, USART_ISR_LBDF) == (USART_ISR_LBDF)) ? 1UL : 0UL);
 8008560:	69da      	ldr	r2, [r3, #28]
	}

	if (LL_USART_IsActiveFlag_FE(UartInstance)) {
		err |= UART_ERROR_FRAMING;
 8008562:	bf48      	it	mi
 8008564:	f040 0004 	orrmi.w	r0, r0, #4
 8008568:	05d1      	lsls	r1, r2, #23
 800856a:	d504      	bpl.n	8008576 <uart_stm32_err_check+0x2e>
  WRITE_REG(USARTx->ICR, USART_ICR_LBDCF);
 800856c:	f44f 7280 	mov.w	r2, #256	; 0x100
	}

#if !defined(CONFIG_SOC_SERIES_STM32F0X) || defined(USART_LIN_SUPPORT)
	if (LL_USART_IsActiveFlag_LBD(UartInstance)) {
		err |= UART_BREAK;
 8008570:	f040 0008 	orr.w	r0, r0, #8
 8008574:	621a      	str	r2, [r3, #32]
	/* Clearing error :
	 * the stm32 F4X, F1X, and F2X sw sequence is reading the usart SR
	 * then the usart DR to clear the Error flags ORE, PE, FE, NE
	 * --> so is the RXNE flag also cleared !
	 */
	if (err & UART_ERROR_OVERRUN) {
 8008576:	07c2      	lsls	r2, r0, #31
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 8008578:	bf44      	itt	mi
 800857a:	2208      	movmi	r2, #8
 800857c:	621a      	strmi	r2, [r3, #32]
		LL_USART_ClearFlag_ORE(UartInstance);
	}

	if (err & UART_ERROR_PARITY) {
 800857e:	0781      	lsls	r1, r0, #30
  WRITE_REG(USARTx->ICR, USART_ICR_PECF);
 8008580:	bf44      	itt	mi
 8008582:	2201      	movmi	r2, #1
 8008584:	621a      	strmi	r2, [r3, #32]
		LL_USART_ClearFlag_PE(UartInstance);
	}

	if (err & UART_ERROR_FRAMING) {
 8008586:	0742      	lsls	r2, r0, #29
  WRITE_REG(USARTx->ICR, USART_ICR_FECF);
 8008588:	bf44      	itt	mi
 800858a:	2202      	movmi	r2, #2
 800858c:	621a      	strmi	r2, [r3, #32]
  WRITE_REG(USARTx->ICR, USART_ICR_NECF);
 800858e:	2204      	movs	r2, #4
 8008590:	621a      	str	r2, [r3, #32]
	 * it is not represented by the errors enum
	 */
	LL_USART_ClearFlag_NE(UartInstance);

	return err;
}
 8008592:	4770      	bx	lr

08008594 <uart_stm32_configure>:
{
 8008594:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008598:	460d      	mov	r5, r1
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 800859a:	6841      	ldr	r1, [r0, #4]
	const uint32_t parity = uart_stm32_cfg2ll_parity(cfg->parity);
 800859c:	792a      	ldrb	r2, [r5, #4]
	struct uart_stm32_data *data = dev->data;
 800859e:	6906      	ldr	r6, [r0, #16]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 80085a0:	680c      	ldr	r4, [r1, #0]
	switch (parity) {
 80085a2:	2a01      	cmp	r2, #1
{
 80085a4:	b082      	sub	sp, #8
	switch (parity) {
 80085a6:	f000 80bb 	beq.w	8008720 <uart_stm32_configure+0x18c>
		return LL_USART_PARITY_NONE;
 80085aa:	2a02      	cmp	r2, #2
 80085ac:	bf0c      	ite	eq
 80085ae:	f44f 6e80 	moveq.w	lr, #1024	; 0x400
 80085b2:	f04f 0e00 	movne.w	lr, #0
	const uint32_t stopbits = uart_stm32_cfg2ll_stopbits(cfg->stop_bits);
 80085b6:	f895 8005 	ldrb.w	r8, [r5, #5]
	const uint32_t flowctrl = uart_stm32_cfg2ll_hwctrl(cfg->flow_ctrl);
 80085ba:	f895 9007 	ldrb.w	r9, [r5, #7]
 80085be:	f1b8 0f02 	cmp.w	r8, #2
 80085c2:	bf9c      	itt	ls
 80085c4:	4b5d      	ldrls	r3, [pc, #372]	; (800873c <uart_stm32_configure+0x1a8>)
 80085c6:	f853 7028 	ldrls.w	r7, [r3, r8, lsl #2]
	const uint32_t databits = uart_stm32_cfg2ll_databits(cfg->data_bits,
 80085ca:	79ab      	ldrb	r3, [r5, #6]
	const uint32_t stopbits = uart_stm32_cfg2ll_stopbits(cfg->stop_bits);
 80085cc:	bf88      	it	hi
 80085ce:	f44f 5700 	movhi.w	r7, #8192	; 0x2000
	switch (db) {
 80085d2:	2b02      	cmp	r3, #2
 80085d4:	f000 80a0 	beq.w	8008718 <uart_stm32_configure+0x184>
 80085d8:	2b04      	cmp	r3, #4
 80085da:	d04b      	beq.n	8008674 <uart_stm32_configure+0xe0>
		if (p == UART_CFG_PARITY_NONE) {
 80085dc:	2a00      	cmp	r2, #0
 80085de:	d149      	bne.n	8008674 <uart_stm32_configure+0xe0>
	if (fc == UART_CFG_FLOW_CTRL_RTS_CTS) {
 80085e0:	f1b9 0f01 	cmp.w	r9, #1
 80085e4:	f000 80a6 	beq.w	8008734 <uart_stm32_configure+0x1a0>
	return LL_USART_HWCONTROL_NONE;
 80085e8:	4610      	mov	r0, r2
			return LL_USART_DATAWIDTH_8B;
 80085ea:	4694      	mov	ip, r2
	if (cfg->stop_bits == UART_CFG_STOP_BITS_0_5) {
 80085ec:	f018 0ffd 	tst.w	r8, #253	; 0xfd
 80085f0:	d051      	beq.n	8008696 <uart_stm32_configure+0x102>
	if ((cfg->data_bits == UART_CFG_DATA_BITS_5) ||
 80085f2:	2b01      	cmp	r3, #1
 80085f4:	d94f      	bls.n	8008696 <uart_stm32_configure+0x102>
	    || (cfg->data_bits == UART_CFG_DATA_BITS_9)) {
 80085f6:	2b04      	cmp	r3, #4
 80085f8:	d04d      	beq.n	8008696 <uart_stm32_configure+0x102>
	if (cfg->flow_ctrl != UART_CFG_FLOW_CTRL_NONE) {
 80085fa:	f1b9 0f00 	cmp.w	r9, #0
 80085fe:	d154      	bne.n	80086aa <uart_stm32_configure+0x116>
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 8008600:	6823      	ldr	r3, [r4, #0]
 8008602:	f023 0301 	bic.w	r3, r3, #1
 8008606:	6023      	str	r3, [r4, #0]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 8008608:	6823      	ldr	r3, [r4, #0]
 800860a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
	if (parity != uart_stm32_get_parity(dev)) {
 800860e:	459e      	cmp	lr, r3
 8008610:	d005      	beq.n	800861e <uart_stm32_configure+0x8a>
  MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE, Parity);
 8008612:	6823      	ldr	r3, [r4, #0]
 8008614:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008618:	ea43 030e 	orr.w	r3, r3, lr
 800861c:	6023      	str	r3, [r4, #0]
  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_STOP));
 800861e:	6863      	ldr	r3, [r4, #4]
 8008620:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
	if (stopbits != uart_stm32_get_stopbits(dev)) {
 8008624:	429f      	cmp	r7, r3
 8008626:	d004      	beq.n	8008632 <uart_stm32_configure+0x9e>
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8008628:	6863      	ldr	r3, [r4, #4]
 800862a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800862e:	431f      	orrs	r7, r3
 8008630:	6067      	str	r7, [r4, #4]
  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
 8008632:	6823      	ldr	r3, [r4, #0]
 8008634:	f003 2310 	and.w	r3, r3, #268439552	; 0x10001000
	if (databits != uart_stm32_get_databits(dev)) {
 8008638:	4563      	cmp	r3, ip
 800863a:	d005      	beq.n	8008648 <uart_stm32_configure+0xb4>
  MODIFY_REG(USARTx->CR1, USART_CR1_M, DataWidth);
 800863c:	6823      	ldr	r3, [r4, #0]
 800863e:	f023 2310 	bic.w	r3, r3, #268439552	; 0x10001000
 8008642:	ea43 030c 	orr.w	r3, r3, ip
 8008646:	6023      	str	r3, [r4, #0]
  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE));
 8008648:	68a3      	ldr	r3, [r4, #8]
 800864a:	f403 7340 	and.w	r3, r3, #768	; 0x300
	if (flowctrl != uart_stm32_get_hwctrl(dev)) {
 800864e:	4283      	cmp	r3, r0
 8008650:	d004      	beq.n	800865c <uart_stm32_configure+0xc8>
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8008652:	68a3      	ldr	r3, [r4, #8]
 8008654:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008658:	4318      	orrs	r0, r3
 800865a:	60a0      	str	r0, [r4, #8]
	if (cfg->baudrate != data->baud_rate) {
 800865c:	682f      	ldr	r7, [r5, #0]
 800865e:	6833      	ldr	r3, [r6, #0]
 8008660:	429f      	cmp	r7, r3
 8008662:	d139      	bne.n	80086d8 <uart_stm32_configure+0x144>
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8008664:	6823      	ldr	r3, [r4, #0]
 8008666:	f043 0301 	orr.w	r3, r3, #1
	return 0;
 800866a:	2000      	movs	r0, #0
 800866c:	6023      	str	r3, [r4, #0]
};
 800866e:	b002      	add	sp, #8
 8008670:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	switch (db) {
 8008674:	f44f 5c80 	mov.w	ip, #4096	; 0x1000
		return LL_USART_HWCONTROL_RTS_CTS;
 8008678:	f1b9 0f01 	cmp.w	r9, #1
	if ((cfg->parity == UART_CFG_PARITY_MARK) ||
 800867c:	f1a2 0a03 	sub.w	sl, r2, #3
		return LL_USART_HWCONTROL_RTS_CTS;
 8008680:	bf14      	ite	ne
 8008682:	2000      	movne	r0, #0
 8008684:	f44f 7040 	moveq.w	r0, #768	; 0x300
	if ((cfg->parity == UART_CFG_PARITY_MARK) ||
 8008688:	f1ba 0f01 	cmp.w	sl, #1
 800868c:	d903      	bls.n	8008696 <uart_stm32_configure+0x102>
	if ((cfg->parity != UART_CFG_PARITY_NONE) &&
 800868e:	2a00      	cmp	r2, #0
 8008690:	d0ac      	beq.n	80085ec <uart_stm32_configure+0x58>
 8008692:	2b04      	cmp	r3, #4
 8008694:	d1aa      	bne.n	80085ec <uart_stm32_configure+0x58>
		return -ENOTSUP;
 8008696:	f06f 0085 	mvn.w	r0, #133	; 0x85
 800869a:	e7e8      	b.n	800866e <uart_stm32_configure+0xda>
	if (cfg->stop_bits == UART_CFG_STOP_BITS_0_5) {
 800869c:	f018 0ffd 	tst.w	r8, #253	; 0xfd
 80086a0:	d0f9      	beq.n	8008696 <uart_stm32_configure+0x102>
		return LL_USART_HWCONTROL_RTS_CTS;
 80086a2:	f44f 7040 	mov.w	r0, #768	; 0x300
			return LL_USART_DATAWIDTH_7B;
 80086a6:	f04f 5c80 	mov.w	ip, #268435456	; 0x10000000
		if (!IS_UART_HWFLOW_INSTANCE(UartInstance) ||
 80086aa:	4b25      	ldr	r3, [pc, #148]	; (8008740 <uart_stm32_configure+0x1ac>)
 80086ac:	429c      	cmp	r4, r3
 80086ae:	d00f      	beq.n	80086d0 <uart_stm32_configure+0x13c>
 80086b0:	f5a3 4374 	sub.w	r3, r3, #62464	; 0xf400
 80086b4:	429c      	cmp	r4, r3
 80086b6:	d00b      	beq.n	80086d0 <uart_stm32_configure+0x13c>
 80086b8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80086bc:	429c      	cmp	r4, r3
 80086be:	d007      	beq.n	80086d0 <uart_stm32_configure+0x13c>
 80086c0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80086c4:	429c      	cmp	r4, r3
 80086c6:	d003      	beq.n	80086d0 <uart_stm32_configure+0x13c>
 80086c8:	f503 5350 	add.w	r3, r3, #13312	; 0x3400
 80086cc:	429c      	cmp	r4, r3
 80086ce:	d1e2      	bne.n	8008696 <uart_stm32_configure+0x102>
 80086d0:	f1b9 0f01 	cmp.w	r9, #1
 80086d4:	d094      	beq.n	8008600 <uart_stm32_configure+0x6c>
 80086d6:	e7de      	b.n	8008696 <uart_stm32_configure+0x102>
	if (clock_control_get_rate(data->clock,
 80086d8:	f8d6 8004 	ldr.w	r8, [r6, #4]
			       (clock_control_subsys_t *)&config->pclken,
 80086dc:	f101 0908 	add.w	r9, r1, #8
 80086e0:	4640      	mov	r0, r8
 80086e2:	f004 fd31 	bl	800d148 <z_device_is_ready>
	if (!device_is_ready(dev)) {
 80086e6:	b1a0      	cbz	r0, 8008712 <uart_stm32_configure+0x17e>
	if (api->get_rate == NULL) {
 80086e8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80086ec:	68db      	ldr	r3, [r3, #12]
 80086ee:	b183      	cbz	r3, 8008712 <uart_stm32_configure+0x17e>
	return api->get_rate(dev, sys, rate);
 80086f0:	4649      	mov	r1, r9
 80086f2:	4640      	mov	r0, r8
 80086f4:	aa01      	add	r2, sp, #4
 80086f6:	4798      	blx	r3
	if (clock_control_get_rate(data->clock,
 80086f8:	2800      	cmp	r0, #0
 80086fa:	db0a      	blt.n	8008712 <uart_stm32_configure+0x17e>
  MODIFY_REG(USARTx->CR1, USART_CR1_OVER8, OverSampling);
 80086fc:	6823      	ldr	r3, [r4, #0]
 80086fe:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008702:	6023      	str	r3, [r4, #0]
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8008704:	9b01      	ldr	r3, [sp, #4]
 8008706:	eb03 0357 	add.w	r3, r3, r7, lsr #1
 800870a:	fbb3 f3f7 	udiv	r3, r3, r7
 800870e:	b29b      	uxth	r3, r3
 8008710:	60e3      	str	r3, [r4, #12]
		data->baud_rate = cfg->baudrate;
 8008712:	682b      	ldr	r3, [r5, #0]
 8008714:	6033      	str	r3, [r6, #0]
 8008716:	e7a5      	b.n	8008664 <uart_stm32_configure+0xd0>
		if (p == UART_CFG_PARITY_NONE) {
 8008718:	b12a      	cbz	r2, 8008726 <uart_stm32_configure+0x192>
			return LL_USART_DATAWIDTH_8B;
 800871a:	f04f 0c00 	mov.w	ip, #0
 800871e:	e7ab      	b.n	8008678 <uart_stm32_configure+0xe4>
	switch (parity) {
 8008720:	f44f 6ec0 	mov.w	lr, #1536	; 0x600
 8008724:	e747      	b.n	80085b6 <uart_stm32_configure+0x22>
	if (fc == UART_CFG_FLOW_CTRL_RTS_CTS) {
 8008726:	f1b9 0f01 	cmp.w	r9, #1
 800872a:	d0b7      	beq.n	800869c <uart_stm32_configure+0x108>
	return LL_USART_HWCONTROL_NONE;
 800872c:	4610      	mov	r0, r2
			return LL_USART_DATAWIDTH_7B;
 800872e:	f04f 5c80 	mov.w	ip, #268435456	; 0x10000000
 8008732:	e75b      	b.n	80085ec <uart_stm32_configure+0x58>
			return LL_USART_DATAWIDTH_8B;
 8008734:	4694      	mov	ip, r2
		return LL_USART_HWCONTROL_RTS_CTS;
 8008736:	f44f 7040 	mov.w	r0, #768	; 0x300
 800873a:	e757      	b.n	80085ec <uart_stm32_configure+0x58>
 800873c:	0801204c 	.word	0x0801204c
 8008740:	40013800 	.word	0x40013800

08008744 <uart_stm32_init>:
 * @param dev UART device struct
 *
 * @return 0
 */
static int uart_stm32_init(const struct device *dev)
{
 8008744:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	const struct uart_stm32_config *config = dev->config;
 8008748:	6847      	ldr	r7, [r0, #4]
	struct uart_stm32_data *data = dev->data;
 800874a:	f8d0 8010 	ldr.w	r8, [r0, #16]
	data->clock = clk;
 800874e:	4d46      	ldr	r5, [pc, #280]	; (8008868 <uart_stm32_init+0x124>)
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8008750:	46b9      	mov	r9, r7
{
 8008752:	b082      	sub	sp, #8
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 8008754:	f859 4b08 	ldr.w	r4, [r9], #8
	data->clock = clk;
 8008758:	f8c8 5004 	str.w	r5, [r8, #4]
{
 800875c:	4606      	mov	r6, r0
 800875e:	4628      	mov	r0, r5
 8008760:	f004 fcf2 	bl	800d148 <z_device_is_ready>
	if (!device_is_ready(dev)) {
 8008764:	2800      	cmp	r0, #0
 8008766:	d07b      	beq.n	8008860 <uart_stm32_init+0x11c>
	return api->on(dev, sys);
 8008768:	68ab      	ldr	r3, [r5, #8]
 800876a:	4628      	mov	r0, r5
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	4649      	mov	r1, r9
 8008770:	4798      	blx	r3
	uint32_t ll_datawidth;
	int err;

	__uart_stm32_get_clock(dev);
	/* enable clock */
	if (clock_control_on(data->clock,
 8008772:	4605      	mov	r5, r0
 8008774:	2800      	cmp	r0, #0
 8008776:	d173      	bne.n	8008860 <uart_stm32_init+0x11c>
	ret = pinctrl_lookup_state(config, id, &state);
 8008778:	69f8      	ldr	r0, [r7, #28]
 800877a:	aa01      	add	r2, sp, #4
 800877c:	4629      	mov	r1, r5
 800877e:	f000 fb75 	bl	8008e6c <pinctrl_lookup_state>
	if (ret < 0) {
 8008782:	2800      	cmp	r0, #0
 8008784:	db67      	blt.n	8008856 <uart_stm32_init+0x112>
	return pinctrl_apply_state_direct(config, state);
 8008786:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
 8008788:	462a      	mov	r2, r5
 800878a:	7919      	ldrb	r1, [r3, #4]
 800878c:	6818      	ldr	r0, [r3, #0]
 800878e:	f000 fb91 	bl	8008eb4 <pinctrl_configure_pins>
		return -EIO;
	}

	/* Configure dt provided device signals when available */
	err = pinctrl_apply_state(config->pcfg, PINCTRL_STATE_DEFAULT);
	if (err < 0) {
 8008792:	2800      	cmp	r0, #0
 8008794:	db5f      	blt.n	8008856 <uart_stm32_init+0x112>
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 8008796:	6823      	ldr	r3, [r4, #0]
 8008798:	f023 0301 	bic.w	r3, r3, #1
 800879c:	6023      	str	r3, [r4, #0]
  MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
 800879e:	6823      	ldr	r3, [r4, #0]
 80087a0:	f043 030c 	orr.w	r3, r3, #12
 80087a4:	6023      	str	r3, [r4, #0]
				      LL_USART_DIRECTION_TX_RX);

	/* Determine the datawidth and parity. If we use other parity than
	 * 'none' we must use datawidth = 9 (to get 8 databit + 1 parity bit).
	 */
	if (config->parity == 2) {
 80087a6:	697b      	ldr	r3, [r7, #20]
 80087a8:	2b02      	cmp	r3, #2
 80087aa:	d051      	beq.n	8008850 <uart_stm32_init+0x10c>
		/* 8 databit, 1 parity bit, parity even */
		ll_parity = LL_USART_PARITY_EVEN;
		ll_datawidth = LL_USART_DATAWIDTH_9B;
	} else if (config->parity == 1) {
 80087ac:	2b01      	cmp	r3, #1
 80087ae:	bf0c      	ite	eq
 80087b0:	f44f 52b0 	moveq.w	r2, #5632	; 0x1600
 80087b4:	2200      	movne	r2, #0
  MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE | USART_CR1_M, Parity | DataWidth);
 80087b6:	6823      	ldr	r3, [r4, #0]
	USART_TypeDef *UartInstance = UART_STRUCT(dev);
 80087b8:	6871      	ldr	r1, [r6, #4]
 80087ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80087be:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80087c2:	4313      	orrs	r3, r2
 80087c4:	6023      	str	r3, [r4, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80087c6:	6863      	ldr	r3, [r4, #4]
 80087c8:	f8d1 9000 	ldr.w	r9, [r1]
 80087cc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80087d0:	6063      	str	r3, [r4, #4]
	LL_USART_ConfigCharacter(UartInstance,
				 ll_datawidth,
				 ll_parity,
				 LL_USART_STOPBITS_1);

	if (config->hw_flow_control) {
 80087d2:	7c3b      	ldrb	r3, [r7, #16]
 80087d4:	b12b      	cbz	r3, 80087e2 <uart_stm32_init+0x9e>
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80087d6:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80087da:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80087de:	f8c9 3008 	str.w	r3, [r9, #8]
	if (clock_control_get_rate(data->clock,
 80087e2:	6933      	ldr	r3, [r6, #16]
		uart_stm32_set_hwctrl(dev, LL_USART_HWCONTROL_RTS_CTS);
	}

	/* Set the default baudrate */
	uart_stm32_set_baudrate(dev, data->baud_rate);
 80087e4:	f8d8 8000 	ldr.w	r8, [r8]
	if (clock_control_get_rate(data->clock,
 80087e8:	f8d3 a004 	ldr.w	sl, [r3, #4]
			       (clock_control_subsys_t *)&config->pclken,
 80087ec:	f101 0608 	add.w	r6, r1, #8
 80087f0:	4650      	mov	r0, sl
 80087f2:	f004 fca9 	bl	800d148 <z_device_is_ready>
	if (!device_is_ready(dev)) {
 80087f6:	b1b8      	cbz	r0, 8008828 <uart_stm32_init+0xe4>
	if (api->get_rate == NULL) {
 80087f8:	f8da 3008 	ldr.w	r3, [sl, #8]
 80087fc:	68db      	ldr	r3, [r3, #12]
 80087fe:	b19b      	cbz	r3, 8008828 <uart_stm32_init+0xe4>
	return api->get_rate(dev, sys, rate);
 8008800:	aa01      	add	r2, sp, #4
 8008802:	4631      	mov	r1, r6
 8008804:	4650      	mov	r0, sl
 8008806:	4798      	blx	r3
	if (clock_control_get_rate(data->clock,
 8008808:	2800      	cmp	r0, #0
 800880a:	db0d      	blt.n	8008828 <uart_stm32_init+0xe4>
  MODIFY_REG(USARTx->CR1, USART_CR1_OVER8, OverSampling);
 800880c:	f8d9 3000 	ldr.w	r3, [r9]
 8008810:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008814:	f8c9 3000 	str.w	r3, [r9]
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8008818:	9b01      	ldr	r3, [sp, #4]
 800881a:	eb03 0358 	add.w	r3, r3, r8, lsr #1
 800881e:	fbb3 f3f8 	udiv	r3, r3, r8
 8008822:	b29b      	uxth	r3, r3
 8008824:	f8c9 300c 	str.w	r3, [r9, #12]

	/* Enable the single wire / half-duplex mode */
	if (config->single_wire) {
 8008828:	7e3b      	ldrb	r3, [r7, #24]
 800882a:	b11b      	cbz	r3, 8008834 <uart_stm32_init+0xf0>
  SET_BIT(USARTx->CR3, USART_CR3_HDSEL);
 800882c:	68a3      	ldr	r3, [r4, #8]
 800882e:	f043 0308 	orr.w	r3, r3, #8
 8008832:	60a3      	str	r3, [r4, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8008834:	6823      	ldr	r3, [r4, #0]
 8008836:	f043 0301 	orr.w	r3, r3, #1
 800883a:	6023      	str	r3, [r4, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 800883c:	69e3      	ldr	r3, [r4, #28]
 800883e:	029a      	lsls	r2, r3, #10
 8008840:	d5fc      	bpl.n	800883c <uart_stm32_init+0xf8>
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8008842:	69e3      	ldr	r3, [r4, #28]
 8008844:	025b      	lsls	r3, r3, #9
 8008846:	d5fc      	bpl.n	8008842 <uart_stm32_init+0xfe>
#ifdef CONFIG_UART_ASYNC_API
	return uart_stm32_async_init(dev);
#else
	return 0;
#endif
}
 8008848:	4628      	mov	r0, r5
 800884a:	b002      	add	sp, #8
 800884c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008850:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8008854:	e7af      	b.n	80087b6 <uart_stm32_init+0x72>
	if (err < 0) {
 8008856:	4605      	mov	r5, r0
}
 8008858:	4628      	mov	r0, r5
 800885a:	b002      	add	sp, #8
 800885c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		return -EIO;
 8008860:	f06f 0504 	mvn.w	r5, #4
 8008864:	e7f0      	b.n	8008848 <uart_stm32_init+0x104>
 8008866:	bf00      	nop
 8008868:	08011468 	.word	0x08011468

0800886c <random_byte_get>:

static int random_byte_get(void)
{
	int retval = -EAGAIN;
	unsigned int key;
	RNG_TypeDef *rng = entropy_stm32_rng_data.rng;
 800886c:	4b18      	ldr	r3, [pc, #96]	; (80088d0 <random_byte_get+0x64>)
 800886e:	681a      	ldr	r2, [r3, #0]
	__asm__ volatile(
 8008870:	f04f 0310 	mov.w	r3, #16
 8008874:	f3ef 8c11 	mrs	ip, BASEPRI
 8008878:	f383 8812 	msr	BASEPRI_MAX, r3
 800887c:	f3bf 8f6f 	isb	sy
  * @param  RNGx RNG Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RNG_IsActiveFlag_SEIS(RNG_TypeDef *RNGx)
{
  return ((READ_BIT(RNGx->SR, RNG_SR_SEIS) == (RNG_SR_SEIS)) ? 1UL : 0UL);
 8008880:	6853      	ldr	r3, [r2, #4]
 8008882:	0659      	lsls	r1, r3, #25
 8008884:	d510      	bpl.n	80088a8 <random_byte_get+0x3c>
  * @param  RNGx RNG Instance
  * @retval None
  */
__STATIC_INLINE void LL_RNG_ClearFlag_SEIS(RNG_TypeDef *RNGx)
{
  WRITE_REG(RNGx->SR, ~RNG_SR_SEIS);
 8008886:	f06f 0340 	mvn.w	r3, #64	; 0x40
 800888a:	6053      	str	r3, [r2, #4]
 800888c:	230c      	movs	r3, #12
	for (int i = 0; i < 12; ++i) {
 800888e:	3b01      	subs	r3, #1
  * @param  RNGx RNG Instance
  * @retval Generated 32-bit random value
  */
__STATIC_INLINE uint32_t LL_RNG_ReadRandData32(RNG_TypeDef *RNGx)
{
  return (uint32_t)(READ_REG(RNGx->DR));
 8008890:	6891      	ldr	r1, [r2, #8]
 8008892:	d1fc      	bne.n	800888e <random_byte_get+0x22>
  return ((READ_BIT(RNGx->SR, RNG_SR_SEIS) == (RNG_SR_SEIS)) ? 1UL : 0UL);
 8008894:	6853      	ldr	r3, [r2, #4]
 8008896:	0658      	lsls	r0, r3, #25
 8008898:	d506      	bpl.n	80088a8 <random_byte_get+0x3c>

	key = irq_lock();

	if (LL_RNG_IsActiveFlag_SEIS(rng) && (recover_seed_error(rng) < 0)) {
		retval = -EIO;
 800889a:	f06f 0004 	mvn.w	r0, #4
	__asm__ volatile(
 800889e:	f38c 8811 	msr	BASEPRI, ip
 80088a2:	f3bf 8f6f 	isb	sy

out:
	irq_unlock(key);

	return retval;
}
 80088a6:	4770      	bx	lr
  return ((READ_BIT(RNGx->SR, RNG_SR_DRDY) == (RNG_SR_DRDY)) ? 1UL : 0UL);
 80088a8:	6853      	ldr	r3, [r2, #4]
	if ((LL_RNG_IsActiveFlag_DRDY(rng) == 1)) {
 80088aa:	07db      	lsls	r3, r3, #31
 80088ac:	d50d      	bpl.n	80088ca <random_byte_get+0x5e>
  return ((READ_BIT(RNGx->SR, RNG_SR_CECS) == (RNG_SR_CECS)) ? 1UL : 0UL);
 80088ae:	6853      	ldr	r3, [r2, #4]
 80088b0:	0799      	lsls	r1, r3, #30
 80088b2:	d4f2      	bmi.n	800889a <random_byte_get+0x2e>
  return ((READ_BIT(RNGx->SR, RNG_SR_SEIS) == (RNG_SR_SEIS)) ? 1UL : 0UL);
 80088b4:	6853      	ldr	r3, [r2, #4]
 80088b6:	065b      	lsls	r3, r3, #25
 80088b8:	d4ef      	bmi.n	800889a <random_byte_get+0x2e>
  return (uint32_t)(READ_REG(RNGx->DR));
 80088ba:	6890      	ldr	r0, [r2, #8]
		if (retval == 0) {
 80088bc:	b128      	cbz	r0, 80088ca <random_byte_get+0x5e>
		retval &= 0xFF;
 80088be:	b2c0      	uxtb	r0, r0
 80088c0:	f38c 8811 	msr	BASEPRI, ip
 80088c4:	f3bf 8f6f 	isb	sy
}
 80088c8:	4770      	bx	lr
	int retval = -EAGAIN;
 80088ca:	f06f 000a 	mvn.w	r0, #10
 80088ce:	e7e6      	b.n	800889e <random_byte_get+0x32>
 80088d0:	2000028c 	.word	0x2000028c

080088d4 <rng_pool_get>:
#pragma GCC push_options
#if defined(CONFIG_BT_CTLR_FAST_ENC)
#pragma GCC optimize ("Ofast")
#endif
static uint16_t rng_pool_get(struct rng_pool *rngp, uint8_t *buf, uint16_t len)
{
 80088d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80088d6:	4684      	mov	ip, r0
	uint32_t last  = rngp->last;
 80088d8:	7883      	ldrb	r3, [r0, #2]
	uint32_t mask  = rngp->mask;
 80088da:	78c4      	ldrb	r4, [r0, #3]
{
 80088dc:	4610      	mov	r0, r2
	__asm__ volatile(
 80088de:	f04f 0210 	mov.w	r2, #16
 80088e2:	f3ef 8e11 	mrs	lr, BASEPRI
 80088e6:	f382 8812 	msr	BASEPRI_MAX, r2
 80088ea:	f3bf 8f6f 	isb	sy
	uint32_t first, available;
	uint32_t other_read_in_progress;
	unsigned int key;

	key = irq_lock();
	first = rngp->first_alloc;
 80088ee:	f89c 6000 	ldrb.w	r6, [ip]
	/*
	 * The other_read_in_progress is non-zero if rngp->first_read != first,
	 * which means that lower-priority code (which was interrupted by this
	 * call) already allocated area for read.
	 */
	other_read_in_progress = (rngp->first_read ^ first);
 80088f2:	f89c 7001 	ldrb.w	r7, [ip, #1]

	available = (last - first) & mask;
 80088f6:	1b9a      	subs	r2, r3, r6
 80088f8:	4022      	ands	r2, r4
	if (available < len) {
 80088fa:	4290      	cmp	r0, r2
		len = available;
 80088fc:	bf88      	it	hi
 80088fe:	b290      	uxthhi	r0, r2

	/*
	 * Move alloc index forward to signal, that part of the buffer is
	 * now reserved for this call.
	 */
	rngp->first_alloc = (first + len) & mask;
 8008900:	1835      	adds	r5, r6, r0
 8008902:	4025      	ands	r5, r4
	first = rngp->first_alloc;
 8008904:	4633      	mov	r3, r6
	rngp->first_alloc = (first + len) & mask;
 8008906:	f88c 5000 	strb.w	r5, [ip]
	__asm__ volatile(
 800890a:	f38e 8811 	msr	BASEPRI, lr
 800890e:	f3bf 8f6f 	isb	sy
	irq_unlock(key);

	while (likely(len--)) {
 8008912:	b160      	cbz	r0, 800892e <rng_pool_get+0x5a>
 8008914:	180d      	adds	r5, r1, r0
		*dst++ = rngp->buffer[first];
 8008916:	eb0c 0e03 	add.w	lr, ip, r3
		first = (first + 1) & mask;
 800891a:	3301      	adds	r3, #1
		*dst++ = rngp->buffer[first];
 800891c:	f89e e005 	ldrb.w	lr, [lr, #5]
 8008920:	f801 eb01 	strb.w	lr, [r1], #1
	while (likely(len--)) {
 8008924:	42a9      	cmp	r1, r5
		first = (first + 1) & mask;
 8008926:	ea03 0304 	and.w	r3, r3, r4
	while (likely(len--)) {
 800892a:	d1f4      	bne.n	8008916 <rng_pool_get+0x42>
		rngp->first_read = rngp->first_alloc;
		irq_unlock(key);
	}

	len = dst - buf;
	available = available - len;
 800892c:	1a12      	subs	r2, r2, r0
	if (likely(!other_read_in_progress)) {
 800892e:	42be      	cmp	r6, r7
 8008930:	d10f      	bne.n	8008952 <rng_pool_get+0x7e>
	__asm__ volatile(
 8008932:	f04f 0110 	mov.w	r1, #16
 8008936:	f3ef 8311 	mrs	r3, BASEPRI
 800893a:	f381 8812 	msr	BASEPRI_MAX, r1
 800893e:	f3bf 8f6f 	isb	sy
		rngp->first_read = rngp->first_alloc;
 8008942:	f89c 1000 	ldrb.w	r1, [ip]
 8008946:	f88c 1001 	strb.w	r1, [ip, #1]
	__asm__ volatile(
 800894a:	f383 8811 	msr	BASEPRI, r3
 800894e:	f3bf 8f6f 	isb	sy
	if (available <= rngp->threshold) {
 8008952:	f89c 3004 	ldrb.w	r3, [ip, #4]
 8008956:	4293      	cmp	r3, r2
 8008958:	d305      	bcc.n	8008966 <rng_pool_get+0x92>
		LL_RNG_EnableIT(entropy_stm32_rng_data.rng);
 800895a:	4b03      	ldr	r3, [pc, #12]	; (8008968 <rng_pool_get+0x94>)
 800895c:	681a      	ldr	r2, [r3, #0]
  SET_BIT(RNGx->CR, RNG_CR_IE);
 800895e:	6813      	ldr	r3, [r2, #0]
 8008960:	f043 0308 	orr.w	r3, r3, #8
 8008964:	6013      	str	r3, [r2, #0]
	}

	return len;
}
 8008966:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008968:	2000028c 	.word	0x2000028c

0800896c <stm32_rng_isr>:
	rngp->mask	  = size - 1;
	rngp->threshold	  = threshold;
}

static void stm32_rng_isr(const void *arg)
{
 800896c:	b508      	push	{r3, lr}
	int byte, ret;

	ARG_UNUSED(arg);

	byte = random_byte_get();
 800896e:	f7ff ff7d 	bl	800886c <random_byte_get>
	if (byte < 0) {
 8008972:	2800      	cmp	r0, #0
 8008974:	db13      	blt.n	800899e <stm32_rng_isr+0x32>
	uint8_t last  = rngp->last;
 8008976:	4a19      	ldr	r2, [pc, #100]	; (80089dc <stm32_rng_isr+0x70>)
 8008978:	f892 303a 	ldrb.w	r3, [r2, #58]	; 0x3a
	if (((last - first) & mask) == mask) {
 800897c:	f892 1039 	ldrb.w	r1, [r2, #57]	; 0x39
	uint8_t mask  = rngp->mask;
 8008980:	f892 c03b 	ldrb.w	ip, [r2, #59]	; 0x3b
	if (((last - first) & mask) == mask) {
 8008984:	1a59      	subs	r1, r3, r1
 8008986:	ea3c 0101 	bics.w	r1, ip, r1
		return;
	}

	ret = rng_pool_put((struct rng_pool *)(entropy_stm32_rng_data.isr),
 800898a:	b2c0      	uxtb	r0, r0
	if (((last - first) & mask) == mask) {
 800898c:	d008      	beq.n	80089a0 <stm32_rng_isr+0x34>
	rngp->buffer[last] = byte;
 800898e:	18d1      	adds	r1, r2, r3
	rngp->last = (last + 1) & mask;
 8008990:	3301      	adds	r3, #1
 8008992:	ea03 030c 	and.w	r3, r3, ip
	rngp->buffer[last] = byte;
 8008996:	f881 003d 	strb.w	r0, [r1, #61]	; 0x3d
	rngp->last = (last + 1) & mask;
 800899a:	f882 303a 	strb.w	r3, [r2, #58]	; 0x3a
			LL_RNG_DisableIT(entropy_stm32_rng_data.rng);
		}

		k_sem_give(&entropy_stm32_rng_data.sem_sync);
	}
}
 800899e:	bd08      	pop	{r3, pc}
	uint8_t last  = rngp->last;
 80089a0:	f892 304f 	ldrb.w	r3, [r2, #79]	; 0x4f
	if (((last - first) & mask) == mask) {
 80089a4:	f892 104e 	ldrb.w	r1, [r2, #78]	; 0x4e
	uint8_t mask  = rngp->mask;
 80089a8:	f892 c050 	ldrb.w	ip, [r2, #80]	; 0x50
	if (((last - first) & mask) == mask) {
 80089ac:	1a59      	subs	r1, r3, r1
 80089ae:	ea3c 0101 	bics.w	r1, ip, r1
 80089b2:	d00c      	beq.n	80089ce <stm32_rng_isr+0x62>
	rngp->buffer[last] = byte;
 80089b4:	18d1      	adds	r1, r2, r3
	rngp->last = (last + 1) & mask;
 80089b6:	3301      	adds	r3, #1
 80089b8:	ea03 030c 	and.w	r3, r3, ip
	rngp->buffer[last] = byte;
 80089bc:	f881 0052 	strb.w	r0, [r1, #82]	; 0x52
	rngp->last = (last + 1) & mask;
 80089c0:	f882 304f 	strb.w	r3, [r2, #79]	; 0x4f
	z_impl_k_sem_give(sem);
 80089c4:	4806      	ldr	r0, [pc, #24]	; (80089e0 <stm32_rng_isr+0x74>)
}
 80089c6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80089ca:	f004 bf6f 	b.w	800d8ac <z_impl_k_sem_give>
			LL_RNG_DisableIT(entropy_stm32_rng_data.rng);
 80089ce:	6812      	ldr	r2, [r2, #0]
  CLEAR_BIT(RNGx->CR, RNG_CR_IE);
 80089d0:	6813      	ldr	r3, [r2, #0]
 80089d2:	f023 0308 	bic.w	r3, r3, #8
 80089d6:	6013      	str	r3, [r2, #0]
}
 80089d8:	e7f4      	b.n	80089c4 <stm32_rng_isr+0x58>
 80089da:	bf00      	nop
 80089dc:	2000028c 	.word	0x2000028c
 80089e0:	200002ac 	.word	0x200002ac

080089e4 <entropy_stm32_rng_get_entropy>:
					 uint16_t len)
{
	/* Check if this API is called on correct driver instance. */
	__ASSERT_NO_MSG(&entropy_stm32_rng_data == dev->data);

	while (len) {
 80089e4:	b34a      	cbz	r2, 8008a3a <entropy_stm32_rng_get_entropy+0x56>
{
 80089e6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	return z_impl_k_sem_take(sem, timeout);
 80089ea:	4f15      	ldr	r7, [pc, #84]	; (8008a40 <entropy_stm32_rng_get_entropy+0x5c>)
 80089ec:	460e      	mov	r6, r1
 80089ee:	4615      	mov	r5, r2
		uint16_t bytes;

		k_sem_take(&entropy_stm32_rng_data.sem_lock, K_FOREVER);
		bytes = rng_pool_get(
 80089f0:	f107 0845 	add.w	r8, r7, #69	; 0x45
 80089f4:	f107 0918 	add.w	r9, r7, #24
 80089f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80089fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008a00:	4638      	mov	r0, r7
 8008a02:	f004 ff7d 	bl	800d900 <z_impl_k_sem_take>
 8008a06:	462a      	mov	r2, r5
 8008a08:	4631      	mov	r1, r6
 8008a0a:	4640      	mov	r0, r8
 8008a0c:	f7ff ff62 	bl	80088d4 <rng_pool_get>
 8008a10:	4604      	mov	r4, r0
	z_impl_k_sem_give(sem);
 8008a12:	4638      	mov	r0, r7
 8008a14:	f004 ff4a 	bl	800d8ac <z_impl_k_sem_give>
			/* Pool is empty: Sleep until next interrupt. */
			k_sem_take(&entropy_stm32_rng_data.sem_sync, K_FOREVER);
			continue;
		}

		len -= bytes;
 8008a18:	1b2b      	subs	r3, r5, r4
		if (bytes == 0U) {
 8008a1a:	b134      	cbz	r4, 8008a2a <entropy_stm32_rng_get_entropy+0x46>
		len -= bytes;
 8008a1c:	b29d      	uxth	r5, r3
		buf += bytes;
 8008a1e:	4426      	add	r6, r4
	while (len) {
 8008a20:	2d00      	cmp	r5, #0
 8008a22:	d1e9      	bne.n	80089f8 <entropy_stm32_rng_get_entropy+0x14>
	}

	return 0;
}
 8008a24:	2000      	movs	r0, #0
 8008a26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	return z_impl_k_sem_take(sem, timeout);
 8008a2a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008a2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008a32:	4648      	mov	r0, r9
 8008a34:	f004 ff64 	bl	800d900 <z_impl_k_sem_take>
	while (len) {
 8008a38:	e7de      	b.n	80089f8 <entropy_stm32_rng_get_entropy+0x14>
}
 8008a3a:	2000      	movs	r0, #0
 8008a3c:	4770      	bx	lr
 8008a3e:	bf00      	nop
 8008a40:	20000294 	.word	0x20000294

08008a44 <entropy_stm32_rng_init>:
  *         @arg @ref LL_RCC_PLLSAI1Q_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)
{
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);
 8008a44:	4b33      	ldr	r3, [pc, #204]	; (8008b14 <entropy_stm32_rng_init+0xd0>)
 8008a46:	68da      	ldr	r2, [r3, #12]
 8008a48:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8008a4c:	f042 0201 	orr.w	r2, r2, #1

	return cnt;
}

static int entropy_stm32_rng_init(const struct device *dev)
{
 8008a50:	b570      	push	{r4, r5, r6, lr}
	const struct entropy_stm32_rng_dev_cfg *dev_cfg;
	int res;

	__ASSERT_NO_MSG(dev != NULL);

	dev_data = dev->data;
 8008a52:	6904      	ldr	r4, [r0, #16]
	dev_cfg = dev->config;
 8008a54:	6846      	ldr	r6, [r0, #4]
 8008a56:	60da      	str	r2, [r3, #12]
  MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1Q, PLLN << RCC_PLLSAI1CFGR_PLLSAI1N_Pos | PLLQ);
 8008a58:	691a      	ldr	r2, [r3, #16]
 8008a5a:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8008a5e:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8008a62:	f442 52c0 	orr.w	r2, r2, #6144	; 0x1800
 8008a66:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8008a68:	681a      	ldr	r2, [r3, #0]
 8008a6a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8008a6e:	601a      	str	r2, [r3, #0]
  * @rmtoll PLLSAI1CFGR  PLLSAI1QEN    LL_RCC_PLLSAI1_EnableDomain_48M
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLLSAI1_EnableDomain_48M(void)
{
  SET_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN);
 8008a70:	691a      	ldr	r2, [r3, #16]
 8008a72:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008a76:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RCC_CR_PLLSAI1RDY) ? 1UL : 0UL);
 8008a78:	681a      	ldr	r2, [r3, #0]
 8008a7a:	0112      	lsls	r2, r2, #4
 8008a7c:	d5fc      	bpl.n	8008a78 <entropy_stm32_rng_init+0x34>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, RNGxSource);
 8008a7e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
	z_stm32_hsem_unlock(CFG_HW_CLK48_CONFIG_SEMID);
#endif /* CONFIG_SOC_SERIES_STM32WBX */

#endif /* CONFIG_SOC_SERIES_STM32L4X */

	dev_data->clock = DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE);
 8008a82:	4d25      	ldr	r5, [pc, #148]	; (8008b18 <entropy_stm32_rng_init+0xd4>)
 8008a84:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8008a88:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8008a8c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8008a90:	6065      	str	r5, [r4, #4]
 8008a92:	4628      	mov	r0, r5
 8008a94:	f004 fb58 	bl	800d148 <z_device_is_ready>
	if (!device_is_ready(dev)) {
 8008a98:	b120      	cbz	r0, 8008aa4 <entropy_stm32_rng_init+0x60>
	return api->on(dev, sys);
 8008a9a:	68ab      	ldr	r3, [r5, #8]
 8008a9c:	4631      	mov	r1, r6
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	4628      	mov	r0, r5
 8008aa2:	4798      	blx	r3
#endif
	/* Write RNG HTCR configuration */
	LL_RNG_SetHealthConfig(dev_data->rng, DT_INST_PROP(0, health_test_config));
#endif

	LL_RNG_EnableIT(dev_data->rng);
 8008aa4:	4620      	mov	r0, r4
 8008aa6:	f850 3b08 	ldr.w	r3, [r0], #8
  SET_BIT(RNGx->CR, RNG_CR_IE);
 8008aaa:	681a      	ldr	r2, [r3, #0]
 8008aac:	f042 0208 	orr.w	r2, r2, #8
 8008ab0:	601a      	str	r2, [r3, #0]
  SET_BIT(RNGx->CR, RNG_CR_RNGEN);
 8008ab2:	681a      	ldr	r2, [r3, #0]
 8008ab4:	f042 0204 	orr.w	r2, r2, #4
 8008ab8:	601a      	str	r2, [r3, #0]
	return z_impl_k_sem_init(sem, initial_count, limit);
 8008aba:	2201      	movs	r2, #1
 8008abc:	4611      	mov	r1, r2
 8008abe:	f004 fee5 	bl	800d88c <z_impl_k_sem_init>
 8008ac2:	2201      	movs	r2, #1
 8008ac4:	2100      	movs	r1, #0
 8008ac6:	f104 0020 	add.w	r0, r4, #32
 8008aca:	f004 fedf 	bl	800d88c <z_impl_k_sem_init>
	rngp->threshold	  = threshold;
 8008ace:	2304      	movs	r3, #4
	rngp->first_alloc = 0U;
 8008ad0:	2500      	movs	r5, #0
	rngp->threshold	  = threshold;
 8008ad2:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
	rngp->mask	  = size - 1;
 8008ad6:	2207      	movs	r2, #7
	rngp->threshold	  = threshold;
 8008ad8:	230c      	movs	r3, #12
	rngp->mask	  = size - 1;
 8008ada:	210f      	movs	r1, #15
 8008adc:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
 8008ae0:	f884 103b 	strb.w	r1, [r4, #59]	; 0x3b
		      CONFIG_ENTROPY_STM32_THR_THRESHOLD);
	rng_pool_init((struct rng_pool *)(dev_data->isr),
		      CONFIG_ENTROPY_STM32_ISR_POOL_SIZE,
		      CONFIG_ENTROPY_STM32_ISR_THRESHOLD);

	IRQ_CONNECT(IRQN, IRQ_PRIO, stm32_rng_isr, &entropy_stm32_rng_data, 0);
 8008ae4:	462a      	mov	r2, r5
	rngp->threshold	  = threshold;
 8008ae6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
	IRQ_CONNECT(IRQN, IRQ_PRIO, stm32_rng_isr, &entropy_stm32_rng_data, 0);
 8008aea:	4629      	mov	r1, r5
	rngp->first_alloc = 0U;
 8008aec:	f884 504d 	strb.w	r5, [r4, #77]	; 0x4d
	rngp->first_read  = 0U;
 8008af0:	f884 504e 	strb.w	r5, [r4, #78]	; 0x4e
	rngp->last	  = 0U;
 8008af4:	f884 504f 	strb.w	r5, [r4, #79]	; 0x4f
	rngp->first_alloc = 0U;
 8008af8:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
	rngp->first_read  = 0U;
 8008afc:	f884 5039 	strb.w	r5, [r4, #57]	; 0x39
	rngp->last	  = 0U;
 8008b00:	f884 503a 	strb.w	r5, [r4, #58]	; 0x3a
	IRQ_CONNECT(IRQN, IRQ_PRIO, stm32_rng_isr, &entropy_stm32_rng_data, 0);
 8008b04:	2050      	movs	r0, #80	; 0x50
 8008b06:	f7fa fa47 	bl	8002f98 <z_arm_irq_priority_set>
	irq_enable(IRQN);
 8008b0a:	2050      	movs	r0, #80	; 0x50
 8008b0c:	f7fa fa12 	bl	8002f34 <arch_irq_enable>

	return 0;
}
 8008b10:	4628      	mov	r0, r5
 8008b12:	bd70      	pop	{r4, r5, r6, pc}
 8008b14:	40021000 	.word	0x40021000
 8008b18:	08011468 	.word	0x08011468

08008b1c <entropy_stm32_rng_get_entropy_isr>:
	if (likely((flags & ENTROPY_BUSYWAIT) == 0U)) {
 8008b1c:	07d8      	lsls	r0, r3, #31
{
 8008b1e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (likely((flags & ENTROPY_BUSYWAIT) == 0U)) {
 8008b22:	d404      	bmi.n	8008b2e <entropy_stm32_rng_get_entropy_isr+0x12>
		return rng_pool_get(
 8008b24:	4823      	ldr	r0, [pc, #140]	; (8008bb4 <entropy_stm32_rng_get_entropy_isr+0x98>)
 8008b26:	f7ff fed5 	bl	80088d4 <rng_pool_get>
}
 8008b2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	if (len) {
 8008b2e:	4614      	mov	r4, r2
 8008b30:	b912      	cbnz	r2, 8008b38 <entropy_stm32_rng_get_entropy_isr+0x1c>
	return cnt;
 8008b32:	4620      	mov	r0, r4
}
 8008b34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b38:	460d      	mov	r5, r1
	__asm__ volatile(
 8008b3a:	f04f 0310 	mov.w	r3, #16
 8008b3e:	f3ef 8611 	mrs	r6, BASEPRI
 8008b42:	f383 8812 	msr	BASEPRI_MAX, r3
 8008b46:	f3bf 8f6f 	isb	sy
		irq_enabled = irq_is_enabled(IRQN);
 8008b4a:	2050      	movs	r0, #80	; 0x50
 8008b4c:	f7fa fa16 	bl	8002f7c <arch_irq_is_enabled>
 8008b50:	4680      	mov	r8, r0
		irq_disable(IRQN);
 8008b52:	2050      	movs	r0, #80	; 0x50
 8008b54:	f7fa f9fe 	bl	8002f54 <arch_irq_disable>
	__asm__ volatile(
 8008b58:	f386 8811 	msr	BASEPRI, r6
 8008b5c:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008b60:	4e15      	ldr	r6, [pc, #84]	; (8008bb8 <entropy_stm32_rng_get_entropy_isr+0x9c>)
 8008b62:	f8df a058 	ldr.w	sl, [pc, #88]	; 8008bbc <entropy_stm32_rng_get_entropy_isr+0xa0>
 8008b66:	f44f 3780 	mov.w	r7, #65536	; 0x10000
 8008b6a:	f8c6 7188 	str.w	r7, [r6, #392]	; 0x188
 8008b6e:	46a1      	mov	r9, r4
			while (LL_RNG_IsActiveFlag_DRDY(
 8008b70:	f8da 3000 	ldr.w	r3, [sl]
  return ((READ_BIT(RNGx->SR, RNG_SR_DRDY) == (RNG_SR_DRDY)) ? 1UL : 0UL);
 8008b74:	685b      	ldr	r3, [r3, #4]
 8008b76:	07db      	lsls	r3, r3, #31
 8008b78:	d516      	bpl.n	8008ba8 <entropy_stm32_rng_get_entropy_isr+0x8c>
			byte = random_byte_get();
 8008b7a:	f7ff fe77 	bl	800886c <random_byte_get>
			if (byte < 0) {
 8008b7e:	2800      	cmp	r0, #0
			buf[--len] = byte;
 8008b80:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 8008b84:	f8c6 7188 	str.w	r7, [r6, #392]	; 0x188
			if (byte < 0) {
 8008b88:	dbf2      	blt.n	8008b70 <entropy_stm32_rng_get_entropy_isr+0x54>
			buf[--len] = byte;
 8008b8a:	fa1f f983 	uxth.w	r9, r3
 8008b8e:	f805 0009 	strb.w	r0, [r5, r9]
		} while (len);
 8008b92:	f1b9 0f00 	cmp.w	r9, #0
 8008b96:	d1eb      	bne.n	8008b70 <entropy_stm32_rng_get_entropy_isr+0x54>
		if (irq_enabled) {
 8008b98:	f1b8 0f00 	cmp.w	r8, #0
 8008b9c:	d0c9      	beq.n	8008b32 <entropy_stm32_rng_get_entropy_isr+0x16>
			irq_enable(IRQN);
 8008b9e:	2050      	movs	r0, #80	; 0x50
 8008ba0:	f7fa f9c8 	bl	8002f34 <arch_irq_enable>
	return cnt;
 8008ba4:	4620      	mov	r0, r4
 8008ba6:	e7c5      	b.n	8008b34 <entropy_stm32_rng_get_entropy_isr+0x18>
  __ASM volatile ("dsb 0xF":::"memory");
 8008ba8:	f3bf 8f4f 	dsb	sy
				__WFE();
 8008bac:	bf20      	wfe
				__SEV();
 8008bae:	bf40      	sev
				__WFE();
 8008bb0:	bf20      	wfe
 8008bb2:	e7dd      	b.n	8008b70 <entropy_stm32_rng_get_entropy_isr+0x54>
 8008bb4:	200002c4 	.word	0x200002c4
 8008bb8:	e000e100 	.word	0xe000e100
 8008bbc:	2000028c 	.word	0x2000028c

08008bc0 <elapsed>:
 *     - and until the current call of the function is completed.
 * - the function is invoked with interrupts disabled.
 */
static uint32_t elapsed(void)
{
	uint32_t val1 = SysTick->VAL;	/* A */
 8008bc0:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
{
 8008bc4:	b430      	push	{r4, r5}
	uint32_t val1 = SysTick->VAL;	/* A */
 8008bc6:	6995      	ldr	r5, [r2, #24]
	uint32_t ctrl = SysTick->CTRL;	/* B */
 8008bc8:	6913      	ldr	r3, [r2, #16]
	 * So the count in val2 is post-wrap and last_load needs to be
	 * added if and only if COUNTFLAG is set or val1 < val2.
	 */
	if ((ctrl & SysTick_CTRL_COUNTFLAG_Msk)
	    || (val1 < val2)) {
		overflow_cyc += last_load;
 8008bca:	4909      	ldr	r1, [pc, #36]	; (8008bf0 <elapsed+0x30>)
	uint32_t val2 = SysTick->VAL;	/* C */
 8008bcc:	6990      	ldr	r0, [r2, #24]
		overflow_cyc += last_load;
 8008bce:	680c      	ldr	r4, [r1, #0]
 8008bd0:	4a08      	ldr	r2, [pc, #32]	; (8008bf4 <elapsed+0x34>)
	if ((ctrl & SysTick_CTRL_COUNTFLAG_Msk)
 8008bd2:	03db      	lsls	r3, r3, #15
 8008bd4:	d401      	bmi.n	8008bda <elapsed+0x1a>
	    || (val1 < val2)) {
 8008bd6:	4285      	cmp	r5, r0
 8008bd8:	d205      	bcs.n	8008be6 <elapsed+0x26>
		overflow_cyc += last_load;
 8008bda:	6811      	ldr	r1, [r2, #0]

		/* We know there was a wrap, but we might not have
		 * seen it in CTRL, so clear it. */
		(void)SysTick->CTRL;
 8008bdc:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
		overflow_cyc += last_load;
 8008be0:	4421      	add	r1, r4
 8008be2:	6011      	str	r1, [r2, #0]
		(void)SysTick->CTRL;
 8008be4:	691b      	ldr	r3, [r3, #16]
	}

	return (last_load - val2) + overflow_cyc;
 8008be6:	6813      	ldr	r3, [r2, #0]
 8008be8:	4423      	add	r3, r4
}
 8008bea:	1a18      	subs	r0, r3, r0
 8008bec:	bc30      	pop	{r4, r5}
 8008bee:	4770      	bx	lr
 8008bf0:	20001350 	.word	0x20001350
 8008bf4:	20001354 	.word	0x20001354

08008bf8 <sys_clock_driver_init>:
{
	SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
}

static int sys_clock_driver_init(const struct device *dev)
{
 8008bf8:	b430      	push	{r4, r5}
	ARG_UNUSED(dev);

	NVIC_SetPriority(SysTick_IRQn, _IRQ_PRIO_OFFSET);
	last_load = CYC_PER_TICK - 1;
	overflow_cyc = 0U;
	SysTick->LOAD = last_load;
 8008bfa:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008bfe:	4d0a      	ldr	r5, [pc, #40]	; (8008c28 <sys_clock_driver_init+0x30>)
	last_load = CYC_PER_TICK - 1;
 8008c00:	4c0a      	ldr	r4, [pc, #40]	; (8008c2c <sys_clock_driver_init+0x34>)
	overflow_cyc = 0U;
 8008c02:	490b      	ldr	r1, [pc, #44]	; (8008c30 <sys_clock_driver_init+0x38>)
 8008c04:	2000      	movs	r0, #0
	last_load = CYC_PER_TICK - 1;
 8008c06:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8008c0a:	f04f 0c10 	mov.w	ip, #16
 8008c0e:	f885 c023 	strb.w	ip, [r5, #35]	; 0x23
 8008c12:	6022      	str	r2, [r4, #0]
	overflow_cyc = 0U;
 8008c14:	6008      	str	r0, [r1, #0]
	SysTick->LOAD = last_load;
 8008c16:	615a      	str	r2, [r3, #20]
	SysTick->VAL = 0; /* resets timer to last_load */
 8008c18:	6198      	str	r0, [r3, #24]
	SysTick->CTRL |= (SysTick_CTRL_ENABLE_Msk |
 8008c1a:	691a      	ldr	r2, [r3, #16]
 8008c1c:	f042 0207 	orr.w	r2, r2, #7
			  SysTick_CTRL_TICKINT_Msk |
			  SysTick_CTRL_CLKSOURCE_Msk);
	return 0;
}
 8008c20:	bc30      	pop	{r4, r5}
	SysTick->CTRL |= (SysTick_CTRL_ENABLE_Msk |
 8008c22:	611a      	str	r2, [r3, #16]
}
 8008c24:	4770      	bx	lr
 8008c26:	bf00      	nop
 8008c28:	e000ed00 	.word	0xe000ed00
 8008c2c:	20001350 	.word	0x20001350
 8008c30:	20001354 	.word	0x20001354

08008c34 <sys_clock_isr>:
{
 8008c34:	b538      	push	{r3, r4, r5, lr}
	elapsed();
 8008c36:	f7ff ffc3 	bl	8008bc0 <elapsed>
	cycle_count += overflow_cyc;
 8008c3a:	4c0d      	ldr	r4, [pc, #52]	; (8008c70 <sys_clock_isr+0x3c>)
 8008c3c:	480d      	ldr	r0, [pc, #52]	; (8008c74 <sys_clock_isr+0x40>)
 8008c3e:	6823      	ldr	r3, [r4, #0]
 8008c40:	6802      	ldr	r2, [r0, #0]
		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
 8008c42:	490d      	ldr	r1, [pc, #52]	; (8008c78 <sys_clock_isr+0x44>)
	cycle_count += overflow_cyc;
 8008c44:	441a      	add	r2, r3
		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
 8008c46:	680b      	ldr	r3, [r1, #0]
	cycle_count += overflow_cyc;
 8008c48:	6022      	str	r2, [r4, #0]
	overflow_cyc = 0;
 8008c4a:	2500      	movs	r5, #0
		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
 8008c4c:	4c0b      	ldr	r4, [pc, #44]	; (8008c7c <sys_clock_isr+0x48>)
	overflow_cyc = 0;
 8008c4e:	6005      	str	r5, [r0, #0]
		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
 8008c50:	1ad0      	subs	r0, r2, r3
 8008c52:	fba4 4000 	umull	r4, r0, r4, r0
		announced_cycles += dticks * CYC_PER_TICK;
 8008c56:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
		dticks = (cycle_count - announced_cycles) / CYC_PER_TICK;
 8008c5a:	0a40      	lsrs	r0, r0, #9
		announced_cycles += dticks * CYC_PER_TICK;
 8008c5c:	fb02 3300 	mla	r3, r2, r0, r3
 8008c60:	600b      	str	r3, [r1, #0]
		sys_clock_announce(dticks);
 8008c62:	f005 fee5 	bl	800ea30 <sys_clock_announce>
}
 8008c66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_arm_int_exit();
 8008c6a:	f7fa ba99 	b.w	80031a0 <z_arm_exc_exit>
 8008c6e:	bf00      	nop
 8008c70:	2000134c 	.word	0x2000134c
 8008c74:	20001354 	.word	0x20001354
 8008c78:	20001348 	.word	0x20001348
 8008c7c:	10624dd3 	.word	0x10624dd3

08008c80 <sys_clock_set_timeout>:
{
 8008c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && idle && ticks == K_TICKS_FOREVER) {
 8008c82:	2900      	cmp	r1, #0
 8008c84:	d03d      	beq.n	8008d02 <sys_clock_set_timeout+0x82>
 8008c86:	1c42      	adds	r2, r0, #1
 8008c88:	d066      	beq.n	8008d58 <sys_clock_set_timeout+0xd8>
	uint32_t last_load_ = last_load;
 8008c8a:	4f3a      	ldr	r7, [pc, #232]	; (8008d74 <sys_clock_set_timeout+0xf4>)
 8008c8c:	683c      	ldr	r4, [r7, #0]
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
 8008c8e:	2801      	cmp	r0, #1
 8008c90:	dd3e      	ble.n	8008d10 <sys_clock_set_timeout+0x90>
 8008c92:	f5b0 6f03 	cmp.w	r0, #2096	; 0x830
 8008c96:	dd6a      	ble.n	8008d6e <sys_clock_set_timeout+0xee>
 8008c98:	f44f 6503 	mov.w	r5, #2096	; 0x830
	__asm__ volatile(
 8008c9c:	f04f 0310 	mov.w	r3, #16
 8008ca0:	f3ef 8611 	mrs	r6, BASEPRI
 8008ca4:	f383 8812 	msr	BASEPRI_MAX, r3
 8008ca8:	f3bf 8f6f 	isb	sy
	uint32_t pending = elapsed();
 8008cac:	f7ff ff88 	bl	8008bc0 <elapsed>
	cycle_count += pending;
 8008cb0:	4a31      	ldr	r2, [pc, #196]	; (8008d78 <sys_clock_set_timeout+0xf8>)
	uint32_t unannounced = cycle_count - announced_cycles;
 8008cb2:	4b32      	ldr	r3, [pc, #200]	; (8008d7c <sys_clock_set_timeout+0xfc>)
 8008cb4:	6819      	ldr	r1, [r3, #0]
	cycle_count += pending;
 8008cb6:	6813      	ldr	r3, [r2, #0]
	val1 = SysTick->VAL;
 8008cb8:	f04f 2ce0 	mov.w	ip, #3758153728	; 0xe000e000
	cycle_count += pending;
 8008cbc:	4418      	add	r0, r3
	overflow_cyc = 0U;
 8008cbe:	4b30      	ldr	r3, [pc, #192]	; (8008d80 <sys_clock_set_timeout+0x100>)
	val1 = SysTick->VAL;
 8008cc0:	f8dc c018 	ldr.w	ip, [ip, #24]
	cycle_count += pending;
 8008cc4:	6010      	str	r0, [r2, #0]
	overflow_cyc = 0U;
 8008cc6:	f04f 0e00 	mov.w	lr, #0
 8008cca:	f8c3 e000 	str.w	lr, [r3]
	if ((int32_t)unannounced < 0) {
 8008cce:	1a43      	subs	r3, r0, r1
 8008cd0:	d420      	bmi.n	8008d14 <sys_clock_set_timeout+0x94>
		delay = ticks * CYC_PER_TICK;
 8008cd2:	f44f 5efa 	mov.w	lr, #8000	; 0x1f40
		delay += unannounced;
 8008cd6:	fb0e 3305 	mla	r3, lr, r5, r3
		 ((delay + CYC_PER_TICK - 1) / CYC_PER_TICK) * CYC_PER_TICK;
 8008cda:	f503 53f9 	add.w	r3, r3, #7968	; 0x1f20
 8008cde:	4d29      	ldr	r5, [pc, #164]	; (8008d84 <sys_clock_set_timeout+0x104>)
 8008ce0:	331f      	adds	r3, #31
 8008ce2:	fba5 5303 	umull	r5, r3, r5, r3
		delay -= unannounced;
 8008ce6:	1a09      	subs	r1, r1, r0
		 ((delay + CYC_PER_TICK - 1) / CYC_PER_TICK) * CYC_PER_TICK;
 8008ce8:	0a5b      	lsrs	r3, r3, #9
		delay -= unannounced;
 8008cea:	fb0e 1303 	mla	r3, lr, r3, r1
		delay = MAX(delay, MIN_DELAY);
 8008cee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008cf2:	d928      	bls.n	8008d46 <sys_clock_set_timeout+0xc6>
		if (delay > MAX_CYCLES) {
 8008cf4:	4924      	ldr	r1, [pc, #144]	; (8008d88 <sys_clock_set_timeout+0x108>)
 8008cf6:	428b      	cmp	r3, r1
 8008cf8:	d92b      	bls.n	8008d52 <sys_clock_set_timeout+0xd2>
	return CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC;
 8008cfa:	f8df e090 	ldr.w	lr, [pc, #144]	; 8008d8c <sys_clock_set_timeout+0x10c>
			last_load = MAX_CYCLES;
 8008cfe:	6039      	str	r1, [r7, #0]
 8008d00:	e00d      	b.n	8008d1e <sys_clock_set_timeout+0x9e>
	uint32_t last_load_ = last_load;
 8008d02:	4f1c      	ldr	r7, [pc, #112]	; (8008d74 <sys_clock_set_timeout+0xf4>)
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
 8008d04:	1c43      	adds	r3, r0, #1
	uint32_t last_load_ = last_load;
 8008d06:	683c      	ldr	r4, [r7, #0]
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
 8008d08:	d1c1      	bne.n	8008c8e <sys_clock_set_timeout+0xe>
 8008d0a:	f640 052f 	movw	r5, #2095	; 0x82f
 8008d0e:	e7c5      	b.n	8008c9c <sys_clock_set_timeout+0x1c>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
 8008d10:	2500      	movs	r5, #0
 8008d12:	e7c3      	b.n	8008c9c <sys_clock_set_timeout+0x1c>
		last_load = MIN_DELAY;
 8008d14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008d18:	603b      	str	r3, [r7, #0]
 8008d1a:	f240 3eff 	movw	lr, #1023	; 0x3ff
	val2 = SysTick->VAL;
 8008d1e:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
	SysTick->VAL = 0; /* resets timer to last_load */
 8008d22:	2500      	movs	r5, #0
	val2 = SysTick->VAL;
 8008d24:	698b      	ldr	r3, [r1, #24]
	SysTick->LOAD = last_load - 1;
 8008d26:	f8c1 e014 	str.w	lr, [r1, #20]
	if (val1 < val2) {
 8008d2a:	459c      	cmp	ip, r3
		cycle_count += (val1 + (last_load_ - val2));
 8008d2c:	ebac 0303 	sub.w	r3, ip, r3
 8008d30:	bf3a      	itte	cc
 8008d32:	18e4      	addcc	r4, r4, r3
 8008d34:	1900      	addcc	r0, r0, r4
		cycle_count += (val1 - val2);
 8008d36:	18c0      	addcs	r0, r0, r3
	SysTick->VAL = 0; /* resets timer to last_load */
 8008d38:	618d      	str	r5, [r1, #24]
		cycle_count += (val1 - val2);
 8008d3a:	6010      	str	r0, [r2, #0]
	__asm__ volatile(
 8008d3c:	f386 8811 	msr	BASEPRI, r6
 8008d40:	f3bf 8f6f 	isb	sy
}
 8008d44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d46:	f240 3eff 	movw	lr, #1023	; 0x3ff
		delay = MAX(delay, MIN_DELAY);
 8008d4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
			last_load = delay;
 8008d4e:	603b      	str	r3, [r7, #0]
 8008d50:	e7e5      	b.n	8008d1e <sys_clock_set_timeout+0x9e>
	SysTick->LOAD = last_load - 1;
 8008d52:	f103 3eff 	add.w	lr, r3, #4294967295	; 0xffffffff
 8008d56:	e7fa      	b.n	8008d4e <sys_clock_set_timeout+0xce>
		SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
 8008d58:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
		last_load = TIMER_STOPPED;
 8008d5c:	4905      	ldr	r1, [pc, #20]	; (8008d74 <sys_clock_set_timeout+0xf4>)
		SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
 8008d5e:	6913      	ldr	r3, [r2, #16]
		last_load = TIMER_STOPPED;
 8008d60:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
		SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
 8008d64:	f023 0301 	bic.w	r3, r3, #1
 8008d68:	6113      	str	r3, [r2, #16]
		last_load = TIMER_STOPPED;
 8008d6a:	6008      	str	r0, [r1, #0]
}
 8008d6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
 8008d6e:	1e45      	subs	r5, r0, #1
 8008d70:	e794      	b.n	8008c9c <sys_clock_set_timeout+0x1c>
 8008d72:	bf00      	nop
 8008d74:	20001350 	.word	0x20001350
 8008d78:	2000134c 	.word	0x2000134c
 8008d7c:	20001348 	.word	0x20001348
 8008d80:	20001354 	.word	0x20001354
 8008d84:	10624dd3 	.word	0x10624dd3
 8008d88:	00ffdc00 	.word	0x00ffdc00
 8008d8c:	00ffdbff 	.word	0x00ffdbff

08008d90 <sys_clock_elapsed>:
{
 8008d90:	b410      	push	{r4}
	__asm__ volatile(
 8008d92:	f04f 0310 	mov.w	r3, #16
 8008d96:	f3ef 8c11 	mrs	ip, BASEPRI
 8008d9a:	f383 8812 	msr	BASEPRI_MAX, r3
 8008d9e:	f3bf 8f6f 	isb	sy
	uint32_t val1 = SysTick->VAL;	/* A */
 8008da2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008da6:	6999      	ldr	r1, [r3, #24]
	uint32_t ctrl = SysTick->CTRL;	/* B */
 8008da8:	691a      	ldr	r2, [r3, #16]
	uint32_t val2 = SysTick->VAL;	/* C */
 8008daa:	699c      	ldr	r4, [r3, #24]
	if ((ctrl & SysTick_CTRL_COUNTFLAG_Msk)
 8008dac:	03d3      	lsls	r3, r2, #15
 8008dae:	d401      	bmi.n	8008db4 <sys_clock_elapsed+0x24>
	    || (val1 < val2)) {
 8008db0:	42a1      	cmp	r1, r4
 8008db2:	d21b      	bcs.n	8008dec <sys_clock_elapsed+0x5c>
		overflow_cyc += last_load;
 8008db4:	4b0f      	ldr	r3, [pc, #60]	; (8008df4 <sys_clock_elapsed+0x64>)
 8008db6:	4910      	ldr	r1, [pc, #64]	; (8008df8 <sys_clock_elapsed+0x68>)
 8008db8:	681a      	ldr	r2, [r3, #0]
 8008dba:	6809      	ldr	r1, [r1, #0]
 8008dbc:	440a      	add	r2, r1
 8008dbe:	601a      	str	r2, [r3, #0]
		(void)SysTick->CTRL;
 8008dc0:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8008dc4:	6912      	ldr	r2, [r2, #16]
	uint32_t cyc = elapsed() + cycle_count - announced_cycles;
 8008dc6:	4a0d      	ldr	r2, [pc, #52]	; (8008dfc <sys_clock_elapsed+0x6c>)
	return (last_load - val2) + overflow_cyc;
 8008dc8:	6818      	ldr	r0, [r3, #0]
	uint32_t cyc = elapsed() + cycle_count - announced_cycles;
 8008dca:	6813      	ldr	r3, [r2, #0]
 8008dcc:	4418      	add	r0, r3
 8008dce:	4b0c      	ldr	r3, [pc, #48]	; (8008e00 <sys_clock_elapsed+0x70>)
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	1b00      	subs	r0, r0, r4
 8008dd4:	1ac0      	subs	r0, r0, r3
 8008dd6:	4408      	add	r0, r1
	__asm__ volatile(
 8008dd8:	f38c 8811 	msr	BASEPRI, ip
 8008ddc:	f3bf 8f6f 	isb	sy
	return cyc / CYC_PER_TICK;
 8008de0:	4b08      	ldr	r3, [pc, #32]	; (8008e04 <sys_clock_elapsed+0x74>)
}
 8008de2:	bc10      	pop	{r4}
	return cyc / CYC_PER_TICK;
 8008de4:	fba3 3000 	umull	r3, r0, r3, r0
}
 8008de8:	0a40      	lsrs	r0, r0, #9
 8008dea:	4770      	bx	lr
		overflow_cyc += last_load;
 8008dec:	4a02      	ldr	r2, [pc, #8]	; (8008df8 <sys_clock_elapsed+0x68>)
 8008dee:	4b01      	ldr	r3, [pc, #4]	; (8008df4 <sys_clock_elapsed+0x64>)
 8008df0:	6811      	ldr	r1, [r2, #0]
 8008df2:	e7e8      	b.n	8008dc6 <sys_clock_elapsed+0x36>
 8008df4:	20001354 	.word	0x20001354
 8008df8:	20001350 	.word	0x20001350
 8008dfc:	2000134c 	.word	0x2000134c
 8008e00:	20001348 	.word	0x20001348
 8008e04:	10624dd3 	.word	0x10624dd3

08008e08 <sys_clock_cycle_get_32>:
{
 8008e08:	b410      	push	{r4}
	__asm__ volatile(
 8008e0a:	f04f 0310 	mov.w	r3, #16
 8008e0e:	f3ef 8c11 	mrs	ip, BASEPRI
 8008e12:	f383 8812 	msr	BASEPRI_MAX, r3
 8008e16:	f3bf 8f6f 	isb	sy
	uint32_t val1 = SysTick->VAL;	/* A */
 8008e1a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8008e1e:	6999      	ldr	r1, [r3, #24]
	uint32_t ctrl = SysTick->CTRL;	/* B */
 8008e20:	691a      	ldr	r2, [r3, #16]
	uint32_t val2 = SysTick->VAL;	/* C */
 8008e22:	699c      	ldr	r4, [r3, #24]
	if ((ctrl & SysTick_CTRL_COUNTFLAG_Msk)
 8008e24:	03d3      	lsls	r3, r2, #15
 8008e26:	d401      	bmi.n	8008e2c <sys_clock_cycle_get_32+0x24>
	    || (val1 < val2)) {
 8008e28:	42a1      	cmp	r1, r4
 8008e2a:	d214      	bcs.n	8008e56 <sys_clock_cycle_get_32+0x4e>
		overflow_cyc += last_load;
 8008e2c:	4b0c      	ldr	r3, [pc, #48]	; (8008e60 <sys_clock_cycle_get_32+0x58>)
 8008e2e:	490d      	ldr	r1, [pc, #52]	; (8008e64 <sys_clock_cycle_get_32+0x5c>)
 8008e30:	681a      	ldr	r2, [r3, #0]
 8008e32:	6809      	ldr	r1, [r1, #0]
 8008e34:	440a      	add	r2, r1
 8008e36:	601a      	str	r2, [r3, #0]
		(void)SysTick->CTRL;
 8008e38:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8008e3c:	6912      	ldr	r2, [r2, #16]
	uint32_t ret = elapsed() + cycle_count;
 8008e3e:	4a0a      	ldr	r2, [pc, #40]	; (8008e68 <sys_clock_cycle_get_32+0x60>)
	return (last_load - val2) + overflow_cyc;
 8008e40:	6818      	ldr	r0, [r3, #0]
	uint32_t ret = elapsed() + cycle_count;
 8008e42:	6813      	ldr	r3, [r2, #0]
 8008e44:	4418      	add	r0, r3
 8008e46:	1b00      	subs	r0, r0, r4
 8008e48:	4408      	add	r0, r1
	__asm__ volatile(
 8008e4a:	f38c 8811 	msr	BASEPRI, ip
 8008e4e:	f3bf 8f6f 	isb	sy
}
 8008e52:	bc10      	pop	{r4}
 8008e54:	4770      	bx	lr
		overflow_cyc += last_load;
 8008e56:	4a03      	ldr	r2, [pc, #12]	; (8008e64 <sys_clock_cycle_get_32+0x5c>)
 8008e58:	4b01      	ldr	r3, [pc, #4]	; (8008e60 <sys_clock_cycle_get_32+0x58>)
 8008e5a:	6811      	ldr	r1, [r2, #0]
 8008e5c:	e7ef      	b.n	8008e3e <sys_clock_cycle_get_32+0x36>
 8008e5e:	bf00      	nop
 8008e60:	20001354 	.word	0x20001354
 8008e64:	20001350 	.word	0x20001350
 8008e68:	2000134c 	.word	0x2000134c

08008e6c <pinctrl_lookup_state>:

#include <drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
 8008e6c:	b500      	push	{lr}
	*state = &config->states[0];
 8008e6e:	6803      	ldr	r3, [r0, #0]
 8008e70:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
 8008e72:	f890 e004 	ldrb.w	lr, [r0, #4]
 8008e76:	f10e 5e00 	add.w	lr, lr, #536870912	; 0x20000000
 8008e7a:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 8008e7e:	eb03 0cce 	add.w	ip, r3, lr, lsl #3
 8008e82:	4563      	cmp	r3, ip
 8008e84:	bf98      	it	ls
 8008e86:	ea4f 0ece 	movls.w	lr, lr, lsl #3
 8008e8a:	d906      	bls.n	8008e9a <pinctrl_lookup_state+0x2e>
 8008e8c:	e00e      	b.n	8008eac <pinctrl_lookup_state+0x40>
		if (id == (*state)->id) {
			return 0;
		}

		(*state)++;
 8008e8e:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
 8008e90:	f8d0 c000 	ldr.w	ip, [r0]
 8008e94:	44f4      	add	ip, lr
 8008e96:	4563      	cmp	r3, ip
 8008e98:	d808      	bhi.n	8008eac <pinctrl_lookup_state+0x40>
		if (id == (*state)->id) {
 8008e9a:	f893 c005 	ldrb.w	ip, [r3, #5]
 8008e9e:	458c      	cmp	ip, r1
		(*state)++;
 8008ea0:	f103 0308 	add.w	r3, r3, #8
		if (id == (*state)->id) {
 8008ea4:	d1f3      	bne.n	8008e8e <pinctrl_lookup_state+0x22>
			return 0;
 8008ea6:	2000      	movs	r0, #0
	}

	return -ENOENT;
}
 8008ea8:	f85d fb04 	ldr.w	pc, [sp], #4
	return -ENOENT;
 8008eac:	f06f 0001 	mvn.w	r0, #1
}
 8008eb0:	f85d fb04 	ldr.w	pc, [sp], #4

08008eb4 <pinctrl_configure_pins>:
	if (ret < 0) {
		return ret;
	}
#endif /* DT_HAS_COMPAT_STATUS_OKAY(st_stm32f1_pinctrl) */

	for (uint8_t i = 0U; i < pin_cnt; i++) {
 8008eb4:	2900      	cmp	r1, #0
 8008eb6:	d041      	beq.n	8008f3c <pinctrl_configure_pins+0x88>
 8008eb8:	3901      	subs	r1, #1
{
 8008eba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ebe:	b2c9      	uxtb	r1, r1
 8008ec0:	f100 0708 	add.w	r7, r0, #8
	port_device = gpio_ports[STM32_PORT(pin)];
 8008ec4:	f8df 8078 	ldr.w	r8, [pc, #120]	; 8008f40 <pinctrl_configure_pins+0x8c>
 8008ec8:	4605      	mov	r5, r0
 8008eca:	eb07 07c1 	add.w	r7, r7, r1, lsl #3
	uint32_t func = 0;
 8008ece:	2600      	movs	r6, #0
 8008ed0:	e020      	b.n	8008f14 <pinctrl_configure_pins+0x60>
			/* Not supported */
			__ASSERT_NO_MSG(STM32_DT_PINMUX_FUNC(mux));
		}
#else
		if (STM32_DT_PINMUX_FUNC(mux) < STM32_ANALOG) {
			func = pins[i].pincfg | STM32_MODER_ALT_MODE;
 8008ed2:	686e      	ldr	r6, [r5, #4]
 8008ed4:	f046 0620 	orr.w	r6, r6, #32
	if (STM32_PORT(pin) >= gpio_ports_cnt) {
 8008ed8:	f3c4 2243 	ubfx	r2, r4, #9, #4
 8008edc:	2a0a      	cmp	r2, #10
			/* Not supported */
			__ASSERT_NO_MSG(STM32_DT_PINMUX_FUNC(mux));
		}
#endif /* DT_HAS_COMPAT_STATUS_OKAY(st_stm32f1_pinctrl) */

		pin = STM32PIN(STM32_DT_PINMUX_PORT(mux),
 8008ede:	f3c4 1447 	ubfx	r4, r4, #5, #8
	if (STM32_PORT(pin) >= gpio_ports_cnt) {
 8008ee2:	d828      	bhi.n	8008f36 <pinctrl_configure_pins+0x82>
	port_device = gpio_ports[STM32_PORT(pin)];
 8008ee4:	f858 9022 	ldr.w	r9, [r8, r2, lsl #2]
	if ((port_device == NULL) || (!device_is_ready(port_device))) {
 8008ee8:	f1b9 0f00 	cmp.w	r9, #0
 8008eec:	d01f      	beq.n	8008f2e <pinctrl_configure_pins+0x7a>
 8008eee:	4648      	mov	r0, r9
 8008ef0:	f004 f92a 	bl	800d148 <z_device_is_ready>
 8008ef4:	4684      	mov	ip, r0
	for (uint8_t i = 0U; i < pin_cnt; i++) {
 8008ef6:	3508      	adds	r5, #8
	return gpio_stm32_configure(port_device, STM32_PIN(pin), func, altf);
 8008ef8:	4653      	mov	r3, sl
 8008efa:	4632      	mov	r2, r6
 8008efc:	f004 010f 	and.w	r1, r4, #15
 8008f00:	4648      	mov	r0, r9
	if ((port_device == NULL) || (!device_is_ready(port_device))) {
 8008f02:	f1bc 0f00 	cmp.w	ip, #0
 8008f06:	d012      	beq.n	8008f2e <pinctrl_configure_pins+0x7a>
	return gpio_stm32_configure(port_device, STM32_PIN(pin), func, altf);
 8008f08:	f7fb fc86 	bl	8004818 <gpio_stm32_configure>
			       STM32_DT_PINMUX_LINE(mux));

		ret = stm32_pin_configure(pin, func, STM32_DT_PINMUX_FUNC(mux));
		if (ret < 0) {
 8008f0c:	2800      	cmp	r0, #0
 8008f0e:	db0c      	blt.n	8008f2a <pinctrl_configure_pins+0x76>
	for (uint8_t i = 0U; i < pin_cnt; i++) {
 8008f10:	42af      	cmp	r7, r5
 8008f12:	d009      	beq.n	8008f28 <pinctrl_configure_pins+0x74>
		mux = pins[i].pinmux;
 8008f14:	682c      	ldr	r4, [r5, #0]
		if (STM32_DT_PINMUX_FUNC(mux) < STM32_ANALOG) {
 8008f16:	06e3      	lsls	r3, r4, #27
		} else if (STM32_DT_PINMUX_FUNC(mux) == STM32_ANALOG) {
 8008f18:	f004 0a1f 	and.w	sl, r4, #31
		if (STM32_DT_PINMUX_FUNC(mux) < STM32_ANALOG) {
 8008f1c:	d5d9      	bpl.n	8008ed2 <pinctrl_configure_pins+0x1e>
			func = STM32_MODER_ANALOG_MODE;
 8008f1e:	f1ba 0f10 	cmp.w	sl, #16
 8008f22:	bf08      	it	eq
 8008f24:	2630      	moveq	r6, #48	; 0x30
 8008f26:	e7d7      	b.n	8008ed8 <pinctrl_configure_pins+0x24>
			return ret;
		}
	}

	return 0;
 8008f28:	2000      	movs	r0, #0
}
 8008f2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		return -ENODEV;
 8008f2e:	f06f 0012 	mvn.w	r0, #18
}
 8008f32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		return -EINVAL;
 8008f36:	f06f 0015 	mvn.w	r0, #21
 8008f3a:	e7f6      	b.n	8008f2a <pinctrl_configure_pins+0x76>
	return 0;
 8008f3c:	2000      	movs	r0, #0
}
 8008f3e:	4770      	bx	lr
 8008f40:	080120c0 	.word	0x080120c0

08008f44 <LL_DMA_Init>:
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 8008f44:	4b1d      	ldr	r3, [pc, #116]	; (8008fbc <LL_DMA_Init+0x78>)
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: DMA registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct)
{
 8008f46:	b530      	push	{r4, r5, lr}
 8008f48:	5c5c      	ldrb	r4, [r3, r1]
   * - MemoryOrM2MDstIncMode:  DMA_CCR_MINC bit
   * - PeriphOrM2MSrcDataSize: DMA_CCR_PSIZE[1:0] bits
   * - MemoryOrM2MDstDataSize: DMA_CCR_MSIZE[1:0] bits
   * - Priority:               DMA_CCR_PL[1:0] bits
   */
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 8008f4a:	e9d2 3502 	ldrd	r3, r5, [r2, #8]
 8008f4e:	432b      	orrs	r3, r5
                        DMA_InitStruct->Mode                   | \
 8008f50:	6915      	ldr	r5, [r2, #16]
 8008f52:	432b      	orrs	r3, r5
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 8008f54:	6955      	ldr	r5, [r2, #20]
 8008f56:	432b      	orrs	r3, r5
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 8008f58:	6995      	ldr	r5, [r2, #24]
 8008f5a:	432b      	orrs	r3, r5
 8008f5c:	5825      	ldr	r5, [r4, r0]
 8008f5e:	f425 4eff 	bic.w	lr, r5, #32640	; 0x7f80
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 8008f62:	69d5      	ldr	r5, [r2, #28]
 8008f64:	432b      	orrs	r3, r5
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 8008f66:	6a95      	ldr	r5, [r2, #40]	; 0x28
 8008f68:	f02e 0e70 	bic.w	lr, lr, #112	; 0x70
 8008f6c:	432b      	orrs	r3, r5
 8008f6e:	eb04 0c00 	add.w	ip, r4, r0
 8008f72:	ea43 030e 	orr.w	r3, r3, lr
 8008f76:	5023      	str	r3, [r4, r0]

  /*-------------------------- DMAx CMAR Configuration -------------------------
   * Configure the memory or destination base address with parameter :
   * - MemoryOrM2MDstAddress: DMA_CMAR_MA[31:0] bits
   */
  LL_DMA_SetMemoryAddress(DMAx, Channel, DMA_InitStruct->MemoryOrM2MDstAddress);
 8008f78:	6853      	ldr	r3, [r2, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 8008f7a:	f8cc 300c 	str.w	r3, [ip, #12]

  /*-------------------------- DMAx CPAR Configuration -------------------------
   * Configure the peripheral or source base address with parameter :
   * - PeriphOrM2MSrcAddress: DMA_CPAR_PA[31:0] bits
   */
  LL_DMA_SetPeriphAddress(DMAx, Channel, DMA_InitStruct->PeriphOrM2MSrcAddress);
 8008f7e:	6813      	ldr	r3, [r2, #0]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 8008f80:	f8cc 3008 	str.w	r3, [ip, #8]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8008f84:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8008f88:	6a14      	ldr	r4, [r2, #32]
 8008f8a:	0c1b      	lsrs	r3, r3, #16
 8008f8c:	041b      	lsls	r3, r3, #16
 8008f8e:	4323      	orrs	r3, r4
 8008f90:	f8cc 3004 	str.w	r3, [ip, #4]
  MODIFY_REG(((DMA_Request_TypeDef *)((uint32_t)((uint32_t)DMAx + DMA_CSELR_OFFSET)))->CSELR,
 8008f94:	f8d0 40a8 	ldr.w	r4, [r0, #168]	; 0xa8
#else
  /*--------------------------- DMAx CSELR Configuration -----------------------
   * Configure the DMA request for DMA instance on Channel x with parameter :
   * - PeriphRequest: DMA_CSELR[31:0] bits
   */
  LL_DMA_SetPeriphRequest(DMAx, Channel, DMA_InitStruct->PeriphRequest);
 8008f98:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8008f9a:	0089      	lsls	r1, r1, #2
 8008f9c:	220f      	movs	r2, #15
 8008f9e:	408a      	lsls	r2, r1
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008fa0:	fa92 f1a2 	rbit	r1, r2
  return __builtin_clz(value);
 8008fa4:	fab1 f181 	clz	r1, r1
 8008fa8:	ea24 0202 	bic.w	r2, r4, r2
 8008fac:	fa03 f101 	lsl.w	r1, r3, r1
 8008fb0:	4311      	orrs	r1, r2
 8008fb2:	f8c0 10a8 	str.w	r1, [r0, #168]	; 0xa8
#endif /* DMAMUX1 */

  return SUCCESS;
}
 8008fb6:	2000      	movs	r0, #0
 8008fb8:	bd30      	pop	{r4, r5, pc}
 8008fba:	bf00      	nop
 8008fbc:	080120fc 	.word	0x080120fc

08008fc0 <LL_DMA_StructInit>:
  * @retval None
  */
void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct)
{
  /* Set DMA_InitStruct fields to default values */
  DMA_InitStruct->PeriphOrM2MSrcAddress  = 0x00000000U;
 8008fc0:	2300      	movs	r3, #0
  DMA_InitStruct->MemoryOrM2MDstAddress  = 0x00000000U;
 8008fc2:	e9c0 3300 	strd	r3, r3, [r0]
  DMA_InitStruct->Direction              = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
  DMA_InitStruct->Mode                   = LL_DMA_MODE_NORMAL;
 8008fc6:	e9c0 3302 	strd	r3, r3, [r0, #8]
  DMA_InitStruct->PeriphOrM2MSrcIncMode  = LL_DMA_PERIPH_NOINCREMENT;
  DMA_InitStruct->MemoryOrM2MDstIncMode  = LL_DMA_MEMORY_NOINCREMENT;
 8008fca:	e9c0 3304 	strd	r3, r3, [r0, #16]
  DMA_InitStruct->PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
  DMA_InitStruct->MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 8008fce:	e9c0 3306 	strd	r3, r3, [r0, #24]
  DMA_InitStruct->NbData                 = 0x00000000U;
#if defined(DMAMUX1)
  DMA_InitStruct->PeriphRequest          = LL_DMAMUX_REQ_MEM2MEM;
#else
  DMA_InitStruct->PeriphRequest          = LL_DMA_REQUEST_0;
 8008fd2:	e9c0 3308 	strd	r3, r3, [r0, #32]
#endif /* DMAMUX1 */
  DMA_InitStruct->Priority               = LL_DMA_PRIORITY_LOW;
 8008fd6:	6283      	str	r3, [r0, #40]	; 0x28
}
 8008fd8:	4770      	bx	lr
 8008fda:	bf00      	nop

08008fdc <LL_TIM_StructInit>:
  * @retval None
  */
void LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct)
{
  /* Set the default configuration */
  TIM_InitStruct->Prescaler         = (uint16_t)0x0000;
 8008fdc:	2300      	movs	r3, #0
  TIM_InitStruct->CounterMode       = LL_TIM_COUNTERMODE_UP;
  TIM_InitStruct->Autoreload        = 0xFFFFFFFFU;
 8008fde:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008fe2:	e9c0 3201 	strd	r3, r2, [r0, #4]
  TIM_InitStruct->ClockDivision     = LL_TIM_CLOCKDIVISION_DIV1;
  TIM_InitStruct->RepetitionCounter = 0x00000000U;
 8008fe6:	e9c0 3303 	strd	r3, r3, [r0, #12]
  TIM_InitStruct->Prescaler         = (uint16_t)0x0000;
 8008fea:	8003      	strh	r3, [r0, #0]
}
 8008fec:	4770      	bx	lr
 8008fee:	bf00      	nop

08008ff0 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8008ff0:	b430      	push	{r4, r5}
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008ff2:	4d1b      	ldr	r5, [pc, #108]	; (8009060 <LL_TIM_Init+0x70>)

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8008ff4:	688c      	ldr	r4, [r1, #8]
  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8008ff6:	6803      	ldr	r3, [r0, #0]

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8008ff8:	880a      	ldrh	r2, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008ffa:	42a8      	cmp	r0, r5
 8008ffc:	d02a      	beq.n	8009054 <LL_TIM_Init+0x64>
 8008ffe:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8009002:	d015      	beq.n	8009030 <LL_TIM_Init+0x40>
 8009004:	f5a5 3594 	sub.w	r5, r5, #75776	; 0x12800
 8009008:	42a8      	cmp	r0, r5
 800900a:	d011      	beq.n	8009030 <LL_TIM_Init+0x40>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800900c:	f505 359e 	add.w	r5, r5, #80896	; 0x13c00
 8009010:	42a8      	cmp	r0, r5
 8009012:	d003      	beq.n	800901c <LL_TIM_Init+0x2c>
 8009014:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8009018:	42a8      	cmp	r0, r5
 800901a:	d111      	bne.n	8009040 <LL_TIM_Init+0x50>
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800901c:	68cd      	ldr	r5, [r1, #12]
 800901e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009022:	432b      	orrs	r3, r5
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8009024:	6003      	str	r3, [r0, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8009026:	62c4      	str	r4, [r0, #44]	; 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 8009028:	6282      	str	r2, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800902a:	690b      	ldr	r3, [r1, #16]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800902c:	6303      	str	r3, [r0, #48]	; 0x30
}
 800902e:	e00a      	b.n	8009046 <LL_TIM_Init+0x56>
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8009030:	684d      	ldr	r5, [r1, #4]
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8009032:	68c9      	ldr	r1, [r1, #12]
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8009034:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009038:	432b      	orrs	r3, r5
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800903a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800903e:	430b      	orrs	r3, r1
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8009040:	6003      	str	r3, [r0, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8009042:	62c4      	str	r4, [r0, #44]	; 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 8009044:	6282      	str	r2, [r0, #40]	; 0x28
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8009046:	6943      	ldr	r3, [r0, #20]
 8009048:	f043 0301 	orr.w	r3, r3, #1
 800904c:	6143      	str	r3, [r0, #20]
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);

  return SUCCESS;
}
 800904e:	bc30      	pop	{r4, r5}
 8009050:	2000      	movs	r0, #0
 8009052:	4770      	bx	lr
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8009054:	684d      	ldr	r5, [r1, #4]
 8009056:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800905a:	432b      	orrs	r3, r5
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800905c:	e7de      	b.n	800901c <LL_TIM_Init+0x2c>
 800905e:	bf00      	nop
 8009060:	40012c00 	.word	0x40012c00

08009064 <LL_TIM_OC_StructInit>:
  * @retval None
  */
void LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
  /* Set the default configuration */
  TIM_OC_InitStruct->OCMode       = LL_TIM_OCMODE_FROZEN;
 8009064:	2300      	movs	r3, #0
  TIM_OC_InitStruct->OCState      = LL_TIM_OCSTATE_DISABLE;
 8009066:	e9c0 3300 	strd	r3, r3, [r0]
  TIM_OC_InitStruct->OCNState     = LL_TIM_OCSTATE_DISABLE;
  TIM_OC_InitStruct->CompareValue = 0x00000000U;
 800906a:	e9c0 3302 	strd	r3, r3, [r0, #8]
  TIM_OC_InitStruct->OCPolarity   = LL_TIM_OCPOLARITY_HIGH;
  TIM_OC_InitStruct->OCNPolarity  = LL_TIM_OCPOLARITY_HIGH;
 800906e:	e9c0 3304 	strd	r3, r3, [r0, #16]
  TIM_OC_InitStruct->OCIdleState  = LL_TIM_OCIDLESTATE_LOW;
  TIM_OC_InitStruct->OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8009072:	e9c0 3306 	strd	r3, r3, [r0, #24]
}
 8009076:	4770      	bx	lr

08009078 <LL_TIM_OC_Init>:
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
  ErrorStatus result = ERROR;

  switch (Channel)
 8009078:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
{
 800907c:	b430      	push	{r4, r5}
 800907e:	4603      	mov	r3, r0
  switch (Channel)
 8009080:	f000 80f1 	beq.w	8009266 <LL_TIM_OC_Init+0x1ee>
 8009084:	d830      	bhi.n	80090e8 <LL_TIM_OC_Init+0x70>
 8009086:	2910      	cmp	r1, #16
 8009088:	f000 811e 	beq.w	80092c8 <LL_TIM_OC_Init+0x250>
 800908c:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8009090:	d15a      	bne.n	8009148 <LL_TIM_OC_Init+0xd0>
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8009092:	6a01      	ldr	r1, [r0, #32]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8009094:	6914      	ldr	r4, [r2, #16]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8009096:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800909a:	6201      	str	r1, [r0, #32]
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800909c:	6a01      	ldr	r1, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800909e:	6845      	ldr	r5, [r0, #4]
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80090a0:	69c0      	ldr	r0, [r0, #28]
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80090a2:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 80090a6:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80090aa:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 80090ae:	6814      	ldr	r4, [r2, #0]
 80090b0:	f020 0073 	bic.w	r0, r0, #115	; 0x73
 80090b4:	4304      	orrs	r4, r0

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80090b6:	6850      	ldr	r0, [r2, #4]
 80090b8:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 80090bc:	ea41 2100 	orr.w	r1, r1, r0, lsl #8

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090c0:	48a1      	ldr	r0, [pc, #644]	; (8009348 <LL_TIM_OC_Init+0x2d0>)
 80090c2:	4283      	cmp	r3, r0
 80090c4:	f000 8081 	beq.w	80091ca <LL_TIM_OC_Init+0x152>
 80090c8:	f500 50a0 	add.w	r0, r0, #5120	; 0x1400
 80090cc:	4283      	cmp	r3, r0
 80090ce:	d07c      	beq.n	80091ca <LL_TIM_OC_Init+0x152>
 80090d0:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 80090d4:	4283      	cmp	r3, r0
 80090d6:	d078      	beq.n	80091ca <LL_TIM_OC_Init+0x152>

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 80090d8:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80090da:	605d      	str	r5, [r3, #4]
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 80090dc:	2000      	movs	r0, #0
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80090de:	61dc      	str	r4, [r3, #28]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80090e0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80090e2:	bc30      	pop	{r4, r5}

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80090e4:	6219      	str	r1, [r3, #32]
}
 80090e6:	4770      	bx	lr
  switch (Channel)
 80090e8:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 80090ec:	f000 808a 	beq.w	8009204 <LL_TIM_OC_Init+0x18c>
 80090f0:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80090f4:	d152      	bne.n	800919c <LL_TIM_OC_Init+0x124>
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 80090f6:	6a01      	ldr	r1, [r0, #32]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 80090f8:	6814      	ldr	r4, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 80090fa:	f421 1180 	bic.w	r1, r1, #1048576	; 0x100000
 80090fe:	6201      	str	r1, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8009100:	6a01      	ldr	r1, [r0, #32]
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8009102:	6d40      	ldr	r0, [r0, #84]	; 0x54
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8009104:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
 8009108:	f420 40e0 	bic.w	r0, r0, #28672	; 0x7000
 800910c:	ea40 2004 	orr.w	r0, r0, r4, lsl #8

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8009110:	6914      	ldr	r4, [r2, #16]
 8009112:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
 8009116:	ea41 5104 	orr.w	r1, r1, r4, lsl #20

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 800911a:	6854      	ldr	r4, [r2, #4]
 800911c:	f421 1180 	bic.w	r1, r1, #1048576	; 0x100000
 8009120:	ea41 5104 	orr.w	r1, r1, r4, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009124:	4c88      	ldr	r4, [pc, #544]	; (8009348 <LL_TIM_OC_Init+0x2d0>)
 8009126:	42a3      	cmp	r3, r4
 8009128:	d064      	beq.n	80091f4 <LL_TIM_OC_Init+0x17c>
 800912a:	f504 54a0 	add.w	r4, r4, #5120	; 0x1400
 800912e:	42a3      	cmp	r3, r4
 8009130:	d060      	beq.n	80091f4 <LL_TIM_OC_Init+0x17c>
 8009132:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8009136:	42a3      	cmp	r3, r4
 8009138:	d05c      	beq.n	80091f4 <LL_TIM_OC_Init+0x17c>

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 800913a:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 800913c:	6558      	str	r0, [r3, #84]	; 0x54
}
 800913e:	bc30      	pop	{r4, r5}
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 8009140:	2000      	movs	r0, #0
  WRITE_REG(TIMx->CCR6, CompareValue);
 8009142:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8009144:	6219      	str	r1, [r3, #32]
}
 8009146:	4770      	bx	lr
  switch (Channel)
 8009148:	2901      	cmp	r1, #1
 800914a:	d127      	bne.n	800919c <LL_TIM_OC_Init+0x124>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800914c:	6a01      	ldr	r1, [r0, #32]
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800914e:	6915      	ldr	r5, [r2, #16]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8009150:	f021 0101 	bic.w	r1, r1, #1
 8009154:	6201      	str	r1, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8009156:	6a01      	ldr	r1, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8009158:	6840      	ldr	r0, [r0, #4]
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800915a:	699c      	ldr	r4, [r3, #24]
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800915c:	f021 0102 	bic.w	r1, r1, #2
 8009160:	4329      	orrs	r1, r5
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8009162:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 8009166:	6815      	ldr	r5, [r2, #0]
 8009168:	f024 0473 	bic.w	r4, r4, #115	; 0x73
 800916c:	432c      	orrs	r4, r5
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800916e:	6855      	ldr	r5, [r2, #4]
 8009170:	f021 0101 	bic.w	r1, r1, #1
 8009174:	4329      	orrs	r1, r5
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009176:	4d74      	ldr	r5, [pc, #464]	; (8009348 <LL_TIM_OC_Init+0x2d0>)
 8009178:	42ab      	cmp	r3, r5
 800917a:	d012      	beq.n	80091a2 <LL_TIM_OC_Init+0x12a>
 800917c:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8009180:	42ab      	cmp	r3, r5
 8009182:	d00e      	beq.n	80091a2 <LL_TIM_OC_Init+0x12a>
 8009184:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8009188:	42ab      	cmp	r3, r5
 800918a:	d00a      	beq.n	80091a2 <LL_TIM_OC_Init+0x12a>
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 800918c:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800918e:	6058      	str	r0, [r3, #4]
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8009190:	619c      	str	r4, [r3, #24]
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8009192:	2000      	movs	r0, #0
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009194:	635a      	str	r2, [r3, #52]	; 0x34
}
 8009196:	bc30      	pop	{r4, r5}
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8009198:	6219      	str	r1, [r3, #32]
}
 800919a:	4770      	bx	lr
  switch (Channel)
 800919c:	2001      	movs	r0, #1
}
 800919e:	bc30      	pop	{r4, r5}
 80091a0:	4770      	bx	lr
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80091a2:	6955      	ldr	r5, [r2, #20]
 80091a4:	f021 0108 	bic.w	r1, r1, #8
 80091a8:	ea41 0185 	orr.w	r1, r1, r5, lsl #2
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80091ac:	6995      	ldr	r5, [r2, #24]
 80091ae:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 80091b2:	4328      	orrs	r0, r5
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80091b4:	6895      	ldr	r5, [r2, #8]
 80091b6:	f021 0104 	bic.w	r1, r1, #4
 80091ba:	ea41 0185 	orr.w	r1, r1, r5, lsl #2
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80091be:	69d5      	ldr	r5, [r2, #28]
 80091c0:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 80091c4:	ea40 0045 	orr.w	r0, r0, r5, lsl #1
 80091c8:	e7e0      	b.n	800918c <LL_TIM_OC_Init+0x114>
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 80091ca:	6950      	ldr	r0, [r2, #20]
 80091cc:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 80091d0:	ea41 2180 	orr.w	r1, r1, r0, lsl #10
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 80091d4:	6990      	ldr	r0, [r2, #24]
 80091d6:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
 80091da:	ea45 1500 	orr.w	r5, r5, r0, lsl #4
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80091de:	6890      	ldr	r0, [r2, #8]
 80091e0:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80091e4:	ea41 2180 	orr.w	r1, r1, r0, lsl #10
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 80091e8:	69d0      	ldr	r0, [r2, #28]
 80091ea:	f425 5500 	bic.w	r5, r5, #8192	; 0x2000
 80091ee:	ea45 1540 	orr.w	r5, r5, r0, lsl #5
 80091f2:	e771      	b.n	80090d8 <LL_TIM_OC_Init+0x60>
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 80091f4:	685c      	ldr	r4, [r3, #4]
 80091f6:	6995      	ldr	r5, [r2, #24]
 80091f8:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 80091fc:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
 8009200:	605c      	str	r4, [r3, #4]
 8009202:	e79a      	b.n	800913a <LL_TIM_OC_Init+0xc2>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8009204:	6a01      	ldr	r1, [r0, #32]
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8009206:	6814      	ldr	r4, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8009208:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800920c:	6201      	str	r1, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800920e:	6a01      	ldr	r1, [r0, #32]
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8009210:	6d40      	ldr	r0, [r0, #84]	; 0x54
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8009212:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8009216:	f020 0070 	bic.w	r0, r0, #112	; 0x70
 800921a:	4320      	orrs	r0, r4
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 800921c:	6914      	ldr	r4, [r2, #16]
 800921e:	f421 3100 	bic.w	r1, r1, #131072	; 0x20000
 8009222:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8009226:	6854      	ldr	r4, [r2, #4]
 8009228:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800922c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009230:	4c45      	ldr	r4, [pc, #276]	; (8009348 <LL_TIM_OC_Init+0x2d0>)
 8009232:	42a3      	cmp	r3, r4
 8009234:	d00f      	beq.n	8009256 <LL_TIM_OC_Init+0x1de>
 8009236:	f504 54a0 	add.w	r4, r4, #5120	; 0x1400
 800923a:	42a3      	cmp	r3, r4
 800923c:	d00b      	beq.n	8009256 <LL_TIM_OC_Init+0x1de>
 800923e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8009242:	42a3      	cmp	r3, r4
 8009244:	d007      	beq.n	8009256 <LL_TIM_OC_Init+0x1de>
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8009246:	6558      	str	r0, [r3, #84]	; 0x54
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8009248:	68d2      	ldr	r2, [r2, #12]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 800924a:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800924c:	659a      	str	r2, [r3, #88]	; 0x58
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 800924e:	2000      	movs	r0, #0
}
 8009250:	bc30      	pop	{r4, r5}
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8009252:	6219      	str	r1, [r3, #32]
}
 8009254:	4770      	bx	lr
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8009256:	685c      	ldr	r4, [r3, #4]
 8009258:	6995      	ldr	r5, [r2, #24]
 800925a:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 800925e:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 8009262:	605c      	str	r4, [r3, #4]
 8009264:	e7ef      	b.n	8009246 <LL_TIM_OC_Init+0x1ce>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8009266:	6a01      	ldr	r1, [r0, #32]
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8009268:	6914      	ldr	r4, [r2, #16]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800926a:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 800926e:	6201      	str	r1, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8009270:	6a01      	ldr	r1, [r0, #32]
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8009272:	6845      	ldr	r5, [r0, #4]
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8009274:	69c0      	ldr	r0, [r0, #28]
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8009276:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 800927a:	ea41 3104 	orr.w	r1, r1, r4, lsl #12
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 800927e:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
 8009282:	6814      	ldr	r4, [r2, #0]
 8009284:	f420 40e6 	bic.w	r0, r0, #29440	; 0x7300
 8009288:	ea40 2404 	orr.w	r4, r0, r4, lsl #8
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 800928c:	6850      	ldr	r0, [r2, #4]
 800928e:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 8009292:	ea41 3100 	orr.w	r1, r1, r0, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009296:	482c      	ldr	r0, [pc, #176]	; (8009348 <LL_TIM_OC_Init+0x2d0>)
 8009298:	4283      	cmp	r3, r0
 800929a:	d00f      	beq.n	80092bc <LL_TIM_OC_Init+0x244>
 800929c:	f500 50a0 	add.w	r0, r0, #5120	; 0x1400
 80092a0:	4283      	cmp	r3, r0
 80092a2:	d00b      	beq.n	80092bc <LL_TIM_OC_Init+0x244>
 80092a4:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 80092a8:	4283      	cmp	r3, r0
 80092aa:	d007      	beq.n	80092bc <LL_TIM_OC_Init+0x244>
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 80092ac:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80092ae:	605d      	str	r5, [r3, #4]
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 80092b0:	2000      	movs	r0, #0
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80092b2:	61dc      	str	r4, [r3, #28]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80092b4:	641a      	str	r2, [r3, #64]	; 0x40
}
 80092b6:	bc30      	pop	{r4, r5}
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80092b8:	6219      	str	r1, [r3, #32]
}
 80092ba:	4770      	bx	lr
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 80092bc:	6990      	ldr	r0, [r2, #24]
 80092be:	f425 4580 	bic.w	r5, r5, #16384	; 0x4000
 80092c2:	ea45 1580 	orr.w	r5, r5, r0, lsl #6
 80092c6:	e7f1      	b.n	80092ac <LL_TIM_OC_Init+0x234>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80092c8:	6a01      	ldr	r1, [r0, #32]
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80092ca:	6914      	ldr	r4, [r2, #16]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80092cc:	f021 0110 	bic.w	r1, r1, #16
 80092d0:	6201      	str	r1, [r0, #32]
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80092d2:	6a01      	ldr	r1, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80092d4:	6845      	ldr	r5, [r0, #4]
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80092d6:	6980      	ldr	r0, [r0, #24]
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80092d8:	f021 0120 	bic.w	r1, r1, #32
 80092dc:	ea41 1104 	orr.w	r1, r1, r4, lsl #4
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80092e0:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
 80092e4:	6814      	ldr	r4, [r2, #0]
 80092e6:	f420 40e6 	bic.w	r0, r0, #29440	; 0x7300
 80092ea:	ea40 2404 	orr.w	r4, r0, r4, lsl #8
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80092ee:	6850      	ldr	r0, [r2, #4]
 80092f0:	f021 0110 	bic.w	r1, r1, #16
 80092f4:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092f8:	4813      	ldr	r0, [pc, #76]	; (8009348 <LL_TIM_OC_Init+0x2d0>)
 80092fa:	4283      	cmp	r3, r0
 80092fc:	d00f      	beq.n	800931e <LL_TIM_OC_Init+0x2a6>
 80092fe:	f500 50a0 	add.w	r0, r0, #5120	; 0x1400
 8009302:	4283      	cmp	r3, r0
 8009304:	d00b      	beq.n	800931e <LL_TIM_OC_Init+0x2a6>
 8009306:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800930a:	4283      	cmp	r3, r0
 800930c:	d007      	beq.n	800931e <LL_TIM_OC_Init+0x2a6>
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 800930e:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8009310:	605d      	str	r5, [r3, #4]
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8009312:	2000      	movs	r0, #0
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8009314:	619c      	str	r4, [r3, #24]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8009316:	639a      	str	r2, [r3, #56]	; 0x38
}
 8009318:	bc30      	pop	{r4, r5}
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800931a:	6219      	str	r1, [r3, #32]
}
 800931c:	4770      	bx	lr
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 800931e:	6950      	ldr	r0, [r2, #20]
 8009320:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009324:	ea41 1180 	orr.w	r1, r1, r0, lsl #6
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8009328:	6990      	ldr	r0, [r2, #24]
 800932a:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
 800932e:	ea45 0580 	orr.w	r5, r5, r0, lsl #2
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8009332:	6890      	ldr	r0, [r2, #8]
 8009334:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8009338:	ea41 1180 	orr.w	r1, r1, r0, lsl #6
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 800933c:	69d0      	ldr	r0, [r2, #28]
 800933e:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
 8009342:	ea45 05c0 	orr.w	r5, r5, r0, lsl #3
 8009346:	e7e2      	b.n	800930e <LL_TIM_OC_Init+0x296>
 8009348:	40012c00 	.word	0x40012c00

0800934c <LL_SetFlashLatency.part.0>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  */
__STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void)
{
  return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_VOS));
 800934c:	4b22      	ldr	r3, [pc, #136]	; (80093d8 <LL_SetFlashLatency.part.0+0x8c>)
 800934e:	681a      	ldr	r2, [r3, #0]
 8009350:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  {
    status = ERROR;
  }
  else
  {
    if(LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE1)
 8009354:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
ErrorStatus LL_SetFlashLatency(uint32_t HCLKFrequency)
 8009358:	4603      	mov	r3, r0
    if(LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE1)
 800935a:	d025      	beq.n	80093a8 <LL_SetFlashLatency.part.0+0x5c>
          latency = LL_FLASH_LATENCY_1;
        }
        /* else HCLKFrequency <= 8MHz default LL_FLASH_LATENCY_0 0WS */
      }
#else
      if(HCLKFrequency > UTILS_MAX_FREQUENCY_SCALE2)
 800935c:	4a1f      	ldr	r2, [pc, #124]	; (80093dc <LL_SetFlashLatency.part.0+0x90>)
 800935e:	4290      	cmp	r0, r2
 8009360:	d90e      	bls.n	8009380 <LL_SetFlashLatency.part.0+0x34>
  uint32_t latency = LL_FLASH_LATENCY_0;  /* default value 0WS */
 8009362:	2300      	movs	r3, #0
      {
        /* Unexpected HCLK > 26 */
        status = ERROR;
 8009364:	2001      	movs	r0, #1
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8009366:	491e      	ldr	r1, [pc, #120]	; (80093e0 <LL_SetFlashLatency.part.0+0x94>)
 8009368:	680a      	ldr	r2, [r1, #0]
 800936a:	f022 0207 	bic.w	r2, r2, #7
 800936e:	431a      	orrs	r2, r3
 8009370:	600a      	str	r2, [r1, #0]
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8009372:	680a      	ldr	r2, [r1, #0]
 8009374:	f002 0207 	and.w	r2, r2, #7
    {
      status = ERROR;
    }
  }
  return status;
}
 8009378:	4293      	cmp	r3, r2
 800937a:	bf18      	it	ne
 800937c:	2001      	movne	r0, #1
 800937e:	4770      	bx	lr
      else if(HCLKFrequency > UTILS_SCALE2_LATENCY3_FREQ)
 8009380:	f5a2 02f4 	sub.w	r2, r2, #7995392	; 0x7a0000
 8009384:	f5a2 5290 	sub.w	r2, r2, #4608	; 0x1200
 8009388:	4290      	cmp	r0, r2
 800938a:	d80a      	bhi.n	80093a2 <LL_SetFlashLatency.part.0+0x56>
      else if(HCLKFrequency > UTILS_SCALE2_LATENCY2_FREQ)
 800938c:	4a15      	ldr	r2, [pc, #84]	; (80093e4 <LL_SetFlashLatency.part.0+0x98>)
 800938e:	4290      	cmp	r0, r2
 8009390:	d813      	bhi.n	80093ba <LL_SetFlashLatency.part.0+0x6e>
        if(HCLKFrequency > UTILS_SCALE2_LATENCY1_FREQ)
 8009392:	4a15      	ldr	r2, [pc, #84]	; (80093e8 <LL_SetFlashLatency.part.0+0x9c>)
 8009394:	4293      	cmp	r3, r2
  ErrorStatus status = SUCCESS;
 8009396:	f04f 0000 	mov.w	r0, #0
        if(HCLKFrequency > UTILS_SCALE2_LATENCY1_FREQ)
 800939a:	bf94      	ite	ls
 800939c:	2300      	movls	r3, #0
 800939e:	2301      	movhi	r3, #1
 80093a0:	e7e1      	b.n	8009366 <LL_SetFlashLatency.part.0+0x1a>
        latency = LL_FLASH_LATENCY_3;
 80093a2:	2303      	movs	r3, #3
  ErrorStatus status = SUCCESS;
 80093a4:	2000      	movs	r0, #0
 80093a6:	e7de      	b.n	8009366 <LL_SetFlashLatency.part.0+0x1a>
      if(HCLKFrequency > UTILS_SCALE1_LATENCY4_FREQ)
 80093a8:	4a10      	ldr	r2, [pc, #64]	; (80093ec <LL_SetFlashLatency.part.0+0xa0>)
 80093aa:	4290      	cmp	r0, r2
 80093ac:	d808      	bhi.n	80093c0 <LL_SetFlashLatency.part.0+0x74>
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY3_FREQ)
 80093ae:	4a10      	ldr	r2, [pc, #64]	; (80093f0 <LL_SetFlashLatency.part.0+0xa4>)
 80093b0:	4290      	cmp	r0, r2
 80093b2:	d8f6      	bhi.n	80093a2 <LL_SetFlashLatency.part.0+0x56>
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY2_FREQ)
 80093b4:	4a0f      	ldr	r2, [pc, #60]	; (80093f4 <LL_SetFlashLatency.part.0+0xa8>)
 80093b6:	4290      	cmp	r0, r2
 80093b8:	d905      	bls.n	80093c6 <LL_SetFlashLatency.part.0+0x7a>
        latency = LL_FLASH_LATENCY_2;
 80093ba:	2302      	movs	r3, #2
  ErrorStatus status = SUCCESS;
 80093bc:	2000      	movs	r0, #0
 80093be:	e7d2      	b.n	8009366 <LL_SetFlashLatency.part.0+0x1a>
        latency = LL_FLASH_LATENCY_4;
 80093c0:	2304      	movs	r3, #4
  ErrorStatus status = SUCCESS;
 80093c2:	2000      	movs	r0, #0
 80093c4:	e7cf      	b.n	8009366 <LL_SetFlashLatency.part.0+0x1a>
        if(HCLKFrequency > UTILS_SCALE1_LATENCY1_FREQ)
 80093c6:	4a0c      	ldr	r2, [pc, #48]	; (80093f8 <LL_SetFlashLatency.part.0+0xac>)
 80093c8:	4293      	cmp	r3, r2
  ErrorStatus status = SUCCESS;
 80093ca:	f04f 0000 	mov.w	r0, #0
        if(HCLKFrequency > UTILS_SCALE1_LATENCY1_FREQ)
 80093ce:	bf94      	ite	ls
 80093d0:	2300      	movls	r3, #0
 80093d2:	2301      	movhi	r3, #1
 80093d4:	e7c7      	b.n	8009366 <LL_SetFlashLatency.part.0+0x1a>
 80093d6:	bf00      	nop
 80093d8:	40007000 	.word	0x40007000
 80093dc:	018cba80 	.word	0x018cba80
 80093e0:	40022000 	.word	0x40022000
 80093e4:	00b71b00 	.word	0x00b71b00
 80093e8:	005b8d80 	.word	0x005b8d80
 80093ec:	03d09000 	.word	0x03d09000
 80093f0:	02dc6c00 	.word	0x02dc6c00
 80093f4:	01e84800 	.word	0x01e84800
 80093f8:	00f42400 	.word	0x00f42400

080093fc <UTILS_EnablePLLAndSwitchSystem>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: No problem to switch system to PLL
  *          - ERROR: Problem to switch system to PLL
  */
static ErrorStatus UTILS_EnablePLLAndSwitchSystem(uint32_t SYSCLK_Frequency, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct)
{
 80093fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_LL_UTILS_SYSCLK_DIV(UTILS_ClkInitStruct->AHBCLKDivider));
  assert_param(IS_LL_UTILS_APB1_DIV(UTILS_ClkInitStruct->APB1CLKDivider));
  assert_param(IS_LL_UTILS_APB2_DIV(UTILS_ClkInitStruct->APB2CLKDivider));

  /* Calculate HCLK frequency */
  hclk_frequency = __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHBCLKDivider);
 80093fe:	680f      	ldr	r7, [r1, #0]
 8009400:	4a28      	ldr	r2, [pc, #160]	; (80094a4 <UTILS_EnablePLLAndSwitchSystem+0xa8>)

  /* Increasing the number of wait states because of higher CPU frequency */
  if(SystemCoreClock < hclk_frequency)
 8009402:	4e29      	ldr	r6, [pc, #164]	; (80094a8 <UTILS_EnablePLLAndSwitchSystem+0xac>)
  hclk_frequency = __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHBCLKDivider);
 8009404:	f3c7 1303 	ubfx	r3, r7, #4, #4
{
 8009408:	460d      	mov	r5, r1
  hclk_frequency = __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHBCLKDivider);
 800940a:	5cd3      	ldrb	r3, [r2, r3]
  if(SystemCoreClock < hclk_frequency)
 800940c:	6831      	ldr	r1, [r6, #0]
  hclk_frequency = __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHBCLKDivider);
 800940e:	fa20 f403 	lsr.w	r4, r0, r3
  if(SystemCoreClock < hclk_frequency)
 8009412:	42a1      	cmp	r1, r4
 8009414:	d20c      	bcs.n	8009430 <UTILS_EnablePLLAndSwitchSystem+0x34>
  if ((HCLKFrequency == 0U) || (HCLKFrequency > UTILS_MAX_FREQUENCY_SCALE1))
 8009416:	4b25      	ldr	r3, [pc, #148]	; (80094ac <UTILS_EnablePLLAndSwitchSystem+0xb0>)
 8009418:	1e62      	subs	r2, r4, #1
 800941a:	429a      	cmp	r2, r3
 800941c:	d901      	bls.n	8009422 <UTILS_EnablePLLAndSwitchSystem+0x26>
    status = ERROR;
 800941e:	2001      	movs	r0, #1
  {
    LL_SetSystemCoreClock(hclk_frequency);
  }

  return status;
}
 8009420:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009422:	4620      	mov	r0, r4
 8009424:	f7ff ff92 	bl	800934c <LL_SetFlashLatency.part.0>
  if(status == SUCCESS)
 8009428:	2800      	cmp	r0, #0
 800942a:	d136      	bne.n	800949a <UTILS_EnablePLLAndSwitchSystem+0x9e>
    LL_RCC_SetAHBPrescaler(UTILS_ClkInitStruct->AHBCLKDivider);
 800942c:	682f      	ldr	r7, [r5, #0]
  if(SystemCoreClock > hclk_frequency)
 800942e:	6831      	ldr	r1, [r6, #0]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8009430:	4b1f      	ldr	r3, [pc, #124]	; (80094b0 <UTILS_EnablePLLAndSwitchSystem+0xb4>)
 8009432:	681a      	ldr	r2, [r3, #0]
 8009434:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8009438:	601a      	str	r2, [r3, #0]
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 800943a:	68da      	ldr	r2, [r3, #12]
 800943c:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8009440:	60da      	str	r2, [r3, #12]
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 8009442:	681a      	ldr	r2, [r3, #0]
 8009444:	0192      	lsls	r2, r2, #6
 8009446:	d5fc      	bpl.n	8009442 <UTILS_EnablePLLAndSwitchSystem+0x46>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8009448:	689a      	ldr	r2, [r3, #8]
 800944a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800944e:	433a      	orrs	r2, r7
 8009450:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8009452:	689a      	ldr	r2, [r3, #8]
 8009454:	f042 0203 	orr.w	r2, r2, #3
 8009458:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800945a:	4a15      	ldr	r2, [pc, #84]	; (80094b0 <UTILS_EnablePLLAndSwitchSystem+0xb4>)
 800945c:	6893      	ldr	r3, [r2, #8]
 800945e:	f003 030c 	and.w	r3, r3, #12
    while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8009462:	2b0c      	cmp	r3, #12
 8009464:	d1fa      	bne.n	800945c <UTILS_EnablePLLAndSwitchSystem+0x60>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8009466:	6893      	ldr	r3, [r2, #8]
 8009468:	6868      	ldr	r0, [r5, #4]
 800946a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800946e:	4303      	orrs	r3, r0
 8009470:	6093      	str	r3, [r2, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8009472:	6893      	ldr	r3, [r2, #8]
 8009474:	68a8      	ldr	r0, [r5, #8]
 8009476:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800947a:	4303      	orrs	r3, r0
  if(SystemCoreClock > hclk_frequency)
 800947c:	428c      	cmp	r4, r1
 800947e:	6093      	str	r3, [r2, #8]
 8009480:	d208      	bcs.n	8009494 <UTILS_EnablePLLAndSwitchSystem+0x98>
  if ((HCLKFrequency == 0U) || (HCLKFrequency > UTILS_MAX_FREQUENCY_SCALE1))
 8009482:	4b0a      	ldr	r3, [pc, #40]	; (80094ac <UTILS_EnablePLLAndSwitchSystem+0xb0>)
 8009484:	1e62      	subs	r2, r4, #1
 8009486:	429a      	cmp	r2, r3
 8009488:	d8c9      	bhi.n	800941e <UTILS_EnablePLLAndSwitchSystem+0x22>
 800948a:	4620      	mov	r0, r4
 800948c:	f7ff ff5e 	bl	800934c <LL_SetFlashLatency.part.0>
  if(status == SUCCESS)
 8009490:	2800      	cmp	r0, #0
 8009492:	d1c5      	bne.n	8009420 <UTILS_EnablePLLAndSwitchSystem+0x24>
  SystemCoreClock = HCLKFrequency;
 8009494:	6034      	str	r4, [r6, #0]
}
 8009496:	2000      	movs	r0, #0
}
 8009498:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if(SystemCoreClock > hclk_frequency)
 800949a:	6833      	ldr	r3, [r6, #0]
 800949c:	42a3      	cmp	r3, r4
 800949e:	d9bf      	bls.n	8009420 <UTILS_EnablePLLAndSwitchSystem+0x24>
 80094a0:	e7f3      	b.n	800948a <UTILS_EnablePLLAndSwitchSystem+0x8e>
 80094a2:	bf00      	nop
 80094a4:	080120ec 	.word	0x080120ec
 80094a8:	200002e8 	.word	0x200002e8
 80094ac:	04c4b3ff 	.word	0x04c4b3ff
 80094b0:	40021000 	.word	0x40021000

080094b4 <LL_PLL_ConfigSystemClock_HSI>:
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 80094b4:	4b1c      	ldr	r3, [pc, #112]	; (8009528 <LL_PLL_ConfigSystemClock_HSI+0x74>)
 80094b6:	681a      	ldr	r2, [r3, #0]
 80094b8:	0192      	lsls	r2, r2, #6
 80094ba:	d502      	bpl.n	80094c2 <LL_PLL_ConfigSystemClock_HSI+0xe>
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RCC_CR_PLLSAI1RDY) ? 1UL : 0UL);
 80094bc:	681b      	ldr	r3, [r3, #0]
}
 80094be:	2001      	movs	r0, #1
 80094c0:	4770      	bx	lr
 80094c2:	681a      	ldr	r2, [r3, #0]
 80094c4:	0112      	lsls	r2, r2, #4
 80094c6:	d4fa      	bmi.n	80094be <LL_PLL_ConfigSystemClock_HSI+0xa>
{
 80094c8:	b5f0      	push	{r4, r5, r6, r7, lr}
  pllfreq = pllfreq * (UTILS_PLLInitStruct->PLLN & (RCC_PLLCFGR_PLLN >> RCC_PLLCFGR_PLLN_Pos));
 80094ca:	e9d0 6401 	ldrd	r6, r4, [r0, #4]
  pllfreq = PLL_InputFrequency / (((UTILS_PLLInitStruct->PLLM >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80094ce:	6805      	ldr	r5, [r0, #0]
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 80094d0:	f8d3 e000 	ldr.w	lr, [r3]
 80094d4:	4f15      	ldr	r7, [pc, #84]	; (800952c <LL_PLL_ConfigSystemClock_HSI+0x78>)
  pllfreq = pllfreq / (((UTILS_PLLInitStruct->PLLR >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U);
 80094d6:	0e60      	lsrs	r0, r4, #25
 80094d8:	3001      	adds	r0, #1
 80094da:	0042      	lsls	r2, r0, #1
  pllfreq = PLL_InputFrequency / (((UTILS_PLLInitStruct->PLLM >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80094dc:	ea4f 1c15 	mov.w	ip, r5, lsr #4
  pllfreq = pllfreq * (UTILS_PLLInitStruct->PLLN & (RCC_PLLCFGR_PLLN >> RCC_PLLCFGR_PLLN_Pos));
 80094e0:	f006 007f 	and.w	r0, r6, #127	; 0x7f
 80094e4:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  pllfreq = PLL_InputFrequency / (((UTILS_PLLInitStruct->PLLM >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80094e8:	f10c 0c01 	add.w	ip, ip, #1
 80094ec:	fbb7 fcfc 	udiv	ip, r7, ip
  pllfreq = pllfreq * (UTILS_PLLInitStruct->PLLN & (RCC_PLLCFGR_PLLN >> RCC_PLLCFGR_PLLN_Pos));
 80094f0:	fb0c f000 	mul.w	r0, ip, r0
  pllfreq = pllfreq / (((UTILS_PLLInitStruct->PLLR >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U);
 80094f4:	fbb0 f0f2 	udiv	r0, r0, r2
 80094f8:	d106      	bne.n	8009508 <LL_PLL_ConfigSystemClock_HSI+0x54>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80094fa:	681a      	ldr	r2, [r3, #0]
 80094fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009500:	601a      	str	r2, [r3, #0]
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8009502:	681a      	ldr	r2, [r3, #0]
 8009504:	0552      	lsls	r2, r2, #21
 8009506:	d5fc      	bpl.n	8009502 <LL_PLL_ConfigSystemClock_HSI+0x4e>
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8009508:	4a07      	ldr	r2, [pc, #28]	; (8009528 <LL_PLL_ConfigSystemClock_HSI+0x74>)
 800950a:	4b09      	ldr	r3, [pc, #36]	; (8009530 <LL_PLL_ConfigSystemClock_HSI+0x7c>)
 800950c:	68d7      	ldr	r7, [r2, #12]
 800950e:	403b      	ands	r3, r7
 8009510:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 8009514:	432b      	orrs	r3, r5
 8009516:	4323      	orrs	r3, r4
 8009518:	f043 0302 	orr.w	r3, r3, #2
}
 800951c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8009520:	60d3      	str	r3, [r2, #12]
    status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct);
 8009522:	f7ff bf6b 	b.w	80093fc <UTILS_EnablePLLAndSwitchSystem>
 8009526:	bf00      	nop
 8009528:	40021000 	.word	0x40021000
 800952c:	00f42400 	.word	0x00f42400
 8009530:	f9ff808c 	.word	0xf9ff808c

08009534 <dwt_setrxantennadelay>:
 * output parameters
 *
 * no return value
 */
void dwt_setrxantennadelay(uint16 rxDelay)
{
 8009534:	b500      	push	{lr}
 8009536:	b083      	sub	sp, #12
void dwt_write16bitoffsetreg(int regFileID, int regOffset, uint16 regval)
{
    uint8   buffer[2] ;

    buffer[0] = regval & 0xFF;
    buffer[1] = regval >> 8 ;
 8009538:	0a03      	lsrs	r3, r0, #8
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 800953a:	2184      	movs	r1, #132	; 0x84
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800953c:	f04f 0eee 	mov.w	lr, #238	; 0xee
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 8009540:	f04f 0c30 	mov.w	ip, #48	; 0x30
    buffer[0] = regval & 0xFF;
 8009544:	f88d 0000 	strb.w	r0, [sp]
    buffer[1] = regval >> 8 ;
 8009548:	f88d 3001 	strb.w	r3, [sp, #1]
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 800954c:	f88d 1005 	strb.w	r1, [sp, #5]
    writetospi(cnt,header,length,buffer);
 8009550:	466b      	mov	r3, sp
 8009552:	2202      	movs	r2, #2
 8009554:	a901      	add	r1, sp, #4
 8009556:	2003      	movs	r0, #3
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009558:	f88d e004 	strb.w	lr, [sp, #4]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 800955c:	f88d c006 	strb.w	ip, [sp, #6]
    writetospi(cnt,header,length,buffer);
 8009560:	f001 f994 	bl	800a88c <writetospi>
}
 8009564:	b003      	add	sp, #12
 8009566:	f85d fb04 	ldr.w	pc, [sp], #4
 800956a:	bf00      	nop

0800956c <dwt_settxantennadelay>:
{
 800956c:	b500      	push	{lr}
 800956e:	b083      	sub	sp, #12
    buffer[1] = regval >> 8 ;
 8009570:	0a01      	lsrs	r1, r0, #8
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8009572:	f04f 0c98 	mov.w	ip, #152	; 0x98
    buffer[0] = regval & 0xFF;
 8009576:	f88d 0000 	strb.w	r0, [sp]
    buffer[1] = regval >> 8 ;
 800957a:	f88d 1001 	strb.w	r1, [sp, #1]
    writetospi(cnt,header,length,buffer);
 800957e:	466b      	mov	r3, sp
 8009580:	2202      	movs	r2, #2
 8009582:	a901      	add	r1, sp, #4
 8009584:	2001      	movs	r0, #1
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8009586:	f88d c004 	strb.w	ip, [sp, #4]
    writetospi(cnt,header,length,buffer);
 800958a:	f001 f97f 	bl	800a88c <writetospi>
}
 800958e:	b003      	add	sp, #12
 8009590:	f85d fb04 	ldr.w	pc, [sp], #4

08009594 <dwt_writetxdata>:
{
 8009594:	b510      	push	{r4, lr}
 8009596:	4614      	mov	r4, r2
    if ((txBufferOffset + txFrameLength) <= 1024)
 8009598:	4402      	add	r2, r0
 800959a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
{
 800959e:	b082      	sub	sp, #8
    if ((txBufferOffset + txFrameLength) <= 1024)
 80095a0:	dc1f      	bgt.n	80095e2 <dwt_writetxdata+0x4e>
        dwt_writetodevice( TX_BUFFER_ID, txBufferOffset, txFrameLength-2, txFrameBytes);
 80095a2:	460b      	mov	r3, r1
 80095a4:	1e82      	subs	r2, r0, #2
    if (index == 0) // For index of 0, no sub-index is required
 80095a6:	b174      	cbz	r4, 80095c6 <dwt_writetxdata+0x32>
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 80095a8:	21c9      	movs	r1, #201	; 0xc9
        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 80095aa:	2c7f      	cmp	r4, #127	; 0x7f
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 80095ac:	f88d 1004 	strb.w	r1, [sp, #4]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 80095b0:	b2e1      	uxtb	r1, r4
        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 80095b2:	d80d      	bhi.n	80095d0 <dwt_writetxdata+0x3c>
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 80095b4:	f88d 1005 	strb.w	r1, [sp, #5]
 80095b8:	2002      	movs	r0, #2
    writetospi(cnt,header,length,buffer);
 80095ba:	a901      	add	r1, sp, #4
 80095bc:	f001 f966 	bl	800a88c <writetospi>
        return DWT_SUCCESS;
 80095c0:	2000      	movs	r0, #0
} // end dwt_writetxdata()
 80095c2:	b002      	add	sp, #8
 80095c4:	bd10      	pop	{r4, pc}
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 80095c6:	2189      	movs	r1, #137	; 0x89
 80095c8:	f88d 1004 	strb.w	r1, [sp, #4]
 80095cc:	2001      	movs	r0, #1
 80095ce:	e7f4      	b.n	80095ba <dwt_writetxdata+0x26>
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 80095d0:	f061 017f 	orn	r1, r1, #127	; 0x7f
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 80095d4:	09e4      	lsrs	r4, r4, #7
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 80095d6:	f88d 1005 	strb.w	r1, [sp, #5]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 80095da:	f88d 4006 	strb.w	r4, [sp, #6]
 80095de:	2003      	movs	r0, #3
 80095e0:	e7eb      	b.n	80095ba <dwt_writetxdata+0x26>
        return DWT_ERROR;
 80095e2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80095e6:	e7ec      	b.n	80095c2 <dwt_writetxdata+0x2e>

080095e8 <dwt_writetxfctrl>:
    uint32 reg32 = pdw1000local->txFCTRL | txFrameLength | ((uint32)txBufferOffset << TX_FCTRL_TXBOFFS_SHFT) | ((uint32)ranging << TX_FCTRL_TR_SHFT);
 80095e8:	4b11      	ldr	r3, [pc, #68]	; (8009630 <dwt_writetxfctrl+0x48>)
 80095ea:	681b      	ldr	r3, [r3, #0]
{
 80095ec:	b500      	push	{lr}
    uint32 reg32 = pdw1000local->txFCTRL | txFrameLength | ((uint32)txBufferOffset << TX_FCTRL_TXBOFFS_SHFT) | ((uint32)ranging << TX_FCTRL_TR_SHFT);
 80095ee:	68db      	ldr	r3, [r3, #12]
 80095f0:	ea43 33c2 	orr.w	r3, r3, r2, lsl #15
 80095f4:	4303      	orrs	r3, r0
{
 80095f6:	b083      	sub	sp, #12
    uint32 reg32 = pdw1000local->txFCTRL | txFrameLength | ((uint32)txBufferOffset << TX_FCTRL_TXBOFFS_SHFT) | ((uint32)ranging << TX_FCTRL_TR_SHFT);
 80095f8:	ea43 5181 	orr.w	r1, r3, r1, lsl #22
    uint8   buffer[4] ;

    for ( j = 0 ; j < 4 ; j++ )
    {
        buffer[j] = regval & 0xff ;
        regval >>= 8 ;
 80095fc:	0a0b      	lsrs	r3, r1, #8
 80095fe:	0e08      	lsrs	r0, r1, #24
 8009600:	ea4f 4e11 	mov.w	lr, r1, lsr #16
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8009604:	f04f 0c88 	mov.w	ip, #136	; 0x88
        buffer[j] = regval & 0xff ;
 8009608:	f88d 1004 	strb.w	r1, [sp, #4]
 800960c:	f88d 3005 	strb.w	r3, [sp, #5]
 8009610:	f88d 0007 	strb.w	r0, [sp, #7]
    writetospi(cnt,header,length,buffer);
 8009614:	ab01      	add	r3, sp, #4
 8009616:	2204      	movs	r2, #4
 8009618:	4669      	mov	r1, sp
 800961a:	2001      	movs	r0, #1
        buffer[j] = regval & 0xff ;
 800961c:	f88d e006 	strb.w	lr, [sp, #6]
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8009620:	f88d c000 	strb.w	ip, [sp]
    writetospi(cnt,header,length,buffer);
 8009624:	f001 f932 	bl	800a88c <writetospi>
} // end dwt_writetxfctrl()
 8009628:	b003      	add	sp, #12
 800962a:	f85d fb04 	ldr.w	pc, [sp], #4
 800962e:	bf00      	nop
 8009630:	200002ec 	.word	0x200002ec

08009634 <dwt_readrxdata>:
{
 8009634:	b500      	push	{lr}
 8009636:	4694      	mov	ip, r2
 8009638:	b083      	sub	sp, #12
 800963a:	4603      	mov	r3, r0
 800963c:	460a      	mov	r2, r1
    if (index == 0) // For index of 0, no sub-index is required
 800963e:	f1bc 0f00 	cmp.w	ip, #0
 8009642:	d109      	bne.n	8009658 <dwt_readrxdata+0x24>
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8009644:	2111      	movs	r1, #17
 8009646:	f88d 1004 	strb.w	r1, [sp, #4]
 800964a:	2001      	movs	r0, #1
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 800964c:	a901      	add	r1, sp, #4
 800964e:	f001 f937 	bl	800a8c0 <readfromspi>
}
 8009652:	b003      	add	sp, #12
 8009654:	f85d fb04 	ldr.w	pc, [sp], #4
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009658:	2151      	movs	r1, #81	; 0x51
        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 800965a:	f1bc 0f7f 	cmp.w	ip, #127	; 0x7f
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800965e:	f88d 1004 	strb.w	r1, [sp, #4]
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009662:	fa5f f18c 	uxtb.w	r1, ip
        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 8009666:	d808      	bhi.n	800967a <dwt_readrxdata+0x46>
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009668:	f88d 1005 	strb.w	r1, [sp, #5]
 800966c:	2002      	movs	r0, #2
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 800966e:	a901      	add	r1, sp, #4
 8009670:	f001 f926 	bl	800a8c0 <readfromspi>
}
 8009674:	b003      	add	sp, #12
 8009676:	f85d fb04 	ldr.w	pc, [sp], #4
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 800967a:	f061 017f 	orn	r1, r1, #127	; 0x7f
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 800967e:	ea4f 1cdc 	mov.w	ip, ip, lsr #7
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 8009682:	f88d 1005 	strb.w	r1, [sp, #5]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 8009686:	2003      	movs	r0, #3
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 8009688:	a901      	add	r1, sp, #4
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 800968a:	f88d c006 	strb.w	ip, [sp, #6]
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 800968e:	f001 f917 	bl	800a8c0 <readfromspi>
}
 8009692:	b003      	add	sp, #12
 8009694:	f85d fb04 	ldr.w	pc, [sp], #4

08009698 <dwt_readtxtimestamp>:
{
 8009698:	b500      	push	{lr}
 800969a:	b083      	sub	sp, #12
 800969c:	4603      	mov	r3, r0
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 800969e:	f04f 0c17 	mov.w	ip, #23
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 80096a2:	2205      	movs	r2, #5
 80096a4:	a901      	add	r1, sp, #4
 80096a6:	2001      	movs	r0, #1
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 80096a8:	f88d c004 	strb.w	ip, [sp, #4]
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 80096ac:	f001 f908 	bl	800a8c0 <readfromspi>
}
 80096b0:	b003      	add	sp, #12
 80096b2:	f85d fb04 	ldr.w	pc, [sp], #4
 80096b6:	bf00      	nop

080096b8 <dwt_readrxtimestamp>:
{
 80096b8:	b500      	push	{lr}
 80096ba:	b083      	sub	sp, #12
 80096bc:	4603      	mov	r3, r0
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 80096be:	f04f 0c15 	mov.w	ip, #21
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 80096c2:	2205      	movs	r2, #5
 80096c4:	a901      	add	r1, sp, #4
 80096c6:	2001      	movs	r0, #1
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 80096c8:	f88d c004 	strb.w	ip, [sp, #4]
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 80096cc:	f001 f8f8 	bl	800a8c0 <readfromspi>
}
 80096d0:	b003      	add	sp, #12
 80096d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80096d6:	bf00      	nop

080096d8 <dwt_writetodevice>:
{
 80096d8:	b500      	push	{lr}
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 80096da:	b2c0      	uxtb	r0, r0
{
 80096dc:	b083      	sub	sp, #12
    if (index == 0) // For index of 0, no sub-index is required
 80096de:	b951      	cbnz	r1, 80096f6 <dwt_writetodevice+0x1e>
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 80096e0:	f060 007f 	orn	r0, r0, #127	; 0x7f
 80096e4:	f88d 0004 	strb.w	r0, [sp, #4]
    writetospi(cnt,header,length,buffer);
 80096e8:	a901      	add	r1, sp, #4
 80096ea:	2001      	movs	r0, #1
 80096ec:	f001 f8ce 	bl	800a88c <writetospi>
} // end dwt_writetodevice()
 80096f0:	b003      	add	sp, #12
 80096f2:	f85d fb04 	ldr.w	pc, [sp], #4
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 80096f6:	f060 003f 	orn	r0, r0, #63	; 0x3f
        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 80096fa:	297f      	cmp	r1, #127	; 0x7f
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 80096fc:	f88d 0004 	strb.w	r0, [sp, #4]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009700:	b2c8      	uxtb	r0, r1
        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 8009702:	d808      	bhi.n	8009716 <dwt_writetodevice+0x3e>
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009704:	f88d 0005 	strb.w	r0, [sp, #5]
    writetospi(cnt,header,length,buffer);
 8009708:	a901      	add	r1, sp, #4
 800970a:	2002      	movs	r0, #2
 800970c:	f001 f8be 	bl	800a88c <writetospi>
} // end dwt_writetodevice()
 8009710:	b003      	add	sp, #12
 8009712:	f85d fb04 	ldr.w	pc, [sp], #4
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 8009716:	f060 007f 	orn	r0, r0, #127	; 0x7f
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 800971a:	09c9      	lsrs	r1, r1, #7
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 800971c:	f88d 0005 	strb.w	r0, [sp, #5]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 8009720:	f88d 1006 	strb.w	r1, [sp, #6]
 8009724:	2003      	movs	r0, #3
    writetospi(cnt,header,length,buffer);
 8009726:	a901      	add	r1, sp, #4
 8009728:	f001 f8b0 	bl	800a88c <writetospi>
} // end dwt_writetodevice()
 800972c:	b003      	add	sp, #12
 800972e:	f85d fb04 	ldr.w	pc, [sp], #4
 8009732:	bf00      	nop

08009734 <dwt_read32bitoffsetreg>:
{
 8009734:	b510      	push	{r4, lr}
    dwt_readfromdevice(regFileID,regOffset,4,buffer); // Read 4 bytes (32-bits) register into buffer
 8009736:	b28b      	uxth	r3, r1
{
 8009738:	b082      	sub	sp, #8
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 800973a:	b2c0      	uxtb	r0, r0
    if (index == 0) // For index of 0, no sub-index is required
 800973c:	b9ab      	cbnz	r3, 800976a <dwt_read32bitoffsetreg+0x36>
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 800973e:	f88d 0000 	strb.w	r0, [sp]
 8009742:	2001      	movs	r0, #1
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 8009744:	ac01      	add	r4, sp, #4
 8009746:	2204      	movs	r2, #4
 8009748:	4623      	mov	r3, r4
 800974a:	4669      	mov	r1, sp
 800974c:	f001 f8b8 	bl	800a8c0 <readfromspi>
    for (j = 3 ; j >= 0 ; j --)
 8009750:	f10d 0207 	add.w	r2, sp, #7
    uint32  regval = 0 ;
 8009754:	2000      	movs	r0, #0
        regval = (regval << 8) + buffer[j] ;
 8009756:	f892 c000 	ldrb.w	ip, [r2]
    for (j = 3 ; j >= 0 ; j --)
 800975a:	42a2      	cmp	r2, r4
        regval = (regval << 8) + buffer[j] ;
 800975c:	eb0c 2000 	add.w	r0, ip, r0, lsl #8
    for (j = 3 ; j >= 0 ; j --)
 8009760:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8009764:	d1f7      	bne.n	8009756 <dwt_read32bitoffsetreg+0x22>
} // end dwt_read32bitoffsetreg()
 8009766:	b002      	add	sp, #8
 8009768:	bd10      	pop	{r4, pc}
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800976a:	f040 0040 	orr.w	r0, r0, #64	; 0x40
        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 800976e:	2b7f      	cmp	r3, #127	; 0x7f
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009770:	f88d 0000 	strb.w	r0, [sp]
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009774:	b2c9      	uxtb	r1, r1
        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 8009776:	d803      	bhi.n	8009780 <dwt_read32bitoffsetreg+0x4c>
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009778:	f88d 1001 	strb.w	r1, [sp, #1]
 800977c:	2002      	movs	r0, #2
 800977e:	e7e1      	b.n	8009744 <dwt_read32bitoffsetreg+0x10>
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 8009780:	f061 017f 	orn	r1, r1, #127	; 0x7f
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 8009784:	09db      	lsrs	r3, r3, #7
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 8009786:	f88d 1001 	strb.w	r1, [sp, #1]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 800978a:	f88d 3002 	strb.w	r3, [sp, #2]
 800978e:	2003      	movs	r0, #3
 8009790:	e7d8      	b.n	8009744 <dwt_read32bitoffsetreg+0x10>
 8009792:	bf00      	nop

08009794 <dwt_read16bitoffsetreg>:
{
 8009794:	b500      	push	{lr}
    dwt_readfromdevice(regFileID,regOffset,2,buffer); // Read 2 bytes (16-bits) register into buffer
 8009796:	b28b      	uxth	r3, r1
{
 8009798:	b083      	sub	sp, #12
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 800979a:	b2c0      	uxtb	r0, r0
    if (index == 0) // For index of 0, no sub-index is required
 800979c:	b98b      	cbnz	r3, 80097c2 <dwt_read16bitoffsetreg+0x2e>
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 800979e:	f88d 0004 	strb.w	r0, [sp, #4]
 80097a2:	2001      	movs	r0, #1
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 80097a4:	466b      	mov	r3, sp
 80097a6:	2202      	movs	r2, #2
 80097a8:	a901      	add	r1, sp, #4
 80097aa:	f001 f889 	bl	800a8c0 <readfromspi>
    regval = ((uint16)buffer[1] << 8) + buffer[0] ;
 80097ae:	f89d 3001 	ldrb.w	r3, [sp, #1]
 80097b2:	f89d 0000 	ldrb.w	r0, [sp]
 80097b6:	eb00 2003 	add.w	r0, r0, r3, lsl #8
} // end dwt_read16bitoffsetreg()
 80097ba:	b280      	uxth	r0, r0
 80097bc:	b003      	add	sp, #12
 80097be:	f85d fb04 	ldr.w	pc, [sp], #4
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 80097c2:	f040 0040 	orr.w	r0, r0, #64	; 0x40
        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 80097c6:	2b7f      	cmp	r3, #127	; 0x7f
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 80097c8:	f88d 0004 	strb.w	r0, [sp, #4]
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
 80097cc:	b2c9      	uxtb	r1, r1
        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 80097ce:	d803      	bhi.n	80097d8 <dwt_read16bitoffsetreg+0x44>
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
 80097d0:	f88d 1005 	strb.w	r1, [sp, #5]
 80097d4:	2002      	movs	r0, #2
 80097d6:	e7e5      	b.n	80097a4 <dwt_read16bitoffsetreg+0x10>
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 80097d8:	f061 017f 	orn	r1, r1, #127	; 0x7f
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 80097dc:	09db      	lsrs	r3, r3, #7
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 80097de:	f88d 1005 	strb.w	r1, [sp, #5]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 80097e2:	f88d 3006 	strb.w	r3, [sp, #6]
 80097e6:	2003      	movs	r0, #3
 80097e8:	e7dc      	b.n	80097a4 <dwt_read16bitoffsetreg+0x10>
 80097ea:	bf00      	nop

080097ec <dwt_write16bitoffsetreg>:
{
 80097ec:	b500      	push	{lr}
 80097ee:	b083      	sub	sp, #12
    buffer[1] = regval >> 8 ;
 80097f0:	ea4f 2c12 	mov.w	ip, r2, lsr #8
    dwt_writetodevice(regFileID,regOffset,2,buffer);
 80097f4:	b28b      	uxth	r3, r1
    buffer[0] = regval & 0xFF;
 80097f6:	f88d 2000 	strb.w	r2, [sp]
    buffer[1] = regval >> 8 ;
 80097fa:	f88d c001 	strb.w	ip, [sp, #1]
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 80097fe:	b2c0      	uxtb	r0, r0
    if (index == 0) // For index of 0, no sub-index is required
 8009800:	b963      	cbnz	r3, 800981c <dwt_write16bitoffsetreg+0x30>
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8009802:	f060 007f 	orn	r0, r0, #127	; 0x7f
 8009806:	f88d 0004 	strb.w	r0, [sp, #4]
 800980a:	2001      	movs	r0, #1
    writetospi(cnt,header,length,buffer);
 800980c:	466b      	mov	r3, sp
 800980e:	2202      	movs	r2, #2
 8009810:	a901      	add	r1, sp, #4
 8009812:	f001 f83b 	bl	800a88c <writetospi>
} // end dwt_write16bitoffsetreg()
 8009816:	b003      	add	sp, #12
 8009818:	f85d fb04 	ldr.w	pc, [sp], #4
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800981c:	f060 003f 	orn	r0, r0, #63	; 0x3f
        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 8009820:	2b7f      	cmp	r3, #127	; 0x7f
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009822:	f88d 0004 	strb.w	r0, [sp, #4]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009826:	b2c9      	uxtb	r1, r1
        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 8009828:	d803      	bhi.n	8009832 <dwt_write16bitoffsetreg+0x46>
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800982a:	f88d 1005 	strb.w	r1, [sp, #5]
 800982e:	2002      	movs	r0, #2
 8009830:	e7ec      	b.n	800980c <dwt_write16bitoffsetreg+0x20>
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 8009832:	f061 017f 	orn	r1, r1, #127	; 0x7f
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 8009836:	09db      	lsrs	r3, r3, #7
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 8009838:	f88d 1005 	strb.w	r1, [sp, #5]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 800983c:	f88d 3006 	strb.w	r3, [sp, #6]
 8009840:	2003      	movs	r0, #3
 8009842:	e7e3      	b.n	800980c <dwt_write16bitoffsetreg+0x20>

08009844 <dwt_write32bitoffsetreg>:
{
 8009844:	b500      	push	{lr}
 8009846:	b083      	sub	sp, #12
        regval >>= 8 ;
 8009848:	0c13      	lsrs	r3, r2, #16
 800984a:	ea4f 2c12 	mov.w	ip, r2, lsr #8
        buffer[j] = regval & 0xff ;
 800984e:	f88d 2004 	strb.w	r2, [sp, #4]
 8009852:	f88d 3006 	strb.w	r3, [sp, #6]
        regval >>= 8 ;
 8009856:	0e12      	lsrs	r2, r2, #24
    }

    dwt_writetodevice(regFileID,regOffset,4,buffer);
 8009858:	b28b      	uxth	r3, r1
        buffer[j] = regval & 0xff ;
 800985a:	f88d c005 	strb.w	ip, [sp, #5]
 800985e:	f88d 2007 	strb.w	r2, [sp, #7]
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8009862:	b2c0      	uxtb	r0, r0
    if (index == 0) // For index of 0, no sub-index is required
 8009864:	b963      	cbnz	r3, 8009880 <dwt_write32bitoffsetreg+0x3c>
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8009866:	f060 007f 	orn	r0, r0, #127	; 0x7f
 800986a:	f88d 0000 	strb.w	r0, [sp]
 800986e:	2001      	movs	r0, #1
    writetospi(cnt,header,length,buffer);
 8009870:	ab01      	add	r3, sp, #4
 8009872:	2204      	movs	r2, #4
 8009874:	4669      	mov	r1, sp
 8009876:	f001 f809 	bl	800a88c <writetospi>
} // end dwt_write32bitoffsetreg()
 800987a:	b003      	add	sp, #12
 800987c:	f85d fb04 	ldr.w	pc, [sp], #4
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009880:	f060 003f 	orn	r0, r0, #63	; 0x3f
        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 8009884:	2b7f      	cmp	r3, #127	; 0x7f
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009886:	f88d 0000 	strb.w	r0, [sp]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800988a:	b2c9      	uxtb	r1, r1
        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 800988c:	d803      	bhi.n	8009896 <dwt_write32bitoffsetreg+0x52>
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800988e:	f88d 1001 	strb.w	r1, [sp, #1]
 8009892:	2002      	movs	r0, #2
 8009894:	e7ec      	b.n	8009870 <dwt_write32bitoffsetreg+0x2c>
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 8009896:	f061 017f 	orn	r1, r1, #127	; 0x7f
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 800989a:	09db      	lsrs	r3, r3, #7
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 800989c:	f88d 1001 	strb.w	r1, [sp, #1]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 80098a0:	f88d 3002 	strb.w	r3, [sp, #2]
 80098a4:	2003      	movs	r0, #3
 80098a6:	e7e3      	b.n	8009870 <dwt_write32bitoffsetreg+0x2c>

080098a8 <_dwt_otpread>:
 * output parameters
 *
 * returns the 32bit of read data
 */
uint32 _dwt_otpread(uint16 address)
{
 80098a8:	b530      	push	{r4, r5, lr}
 80098aa:	b083      	sub	sp, #12
    writetospi(cnt,header,length,buffer);
 80098ac:	2202      	movs	r2, #2
    buffer[1] = regval >> 8 ;
 80098ae:	0a03      	lsrs	r3, r0, #8
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 80098b0:	24ed      	movs	r4, #237	; 0xed
    buffer[1] = regval >> 8 ;
 80098b2:	f88d 3001 	strb.w	r3, [sp, #1]
    buffer[0] = regval & 0xFF;
 80098b6:	f88d 0000 	strb.w	r0, [sp]
    writetospi(cnt,header,length,buffer);
 80098ba:	466b      	mov	r3, sp
 80098bc:	a901      	add	r1, sp, #4
 80098be:	4610      	mov	r0, r2
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 80098c0:	2504      	movs	r5, #4
 80098c2:	f88d 5005 	strb.w	r5, [sp, #5]
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 80098c6:	f88d 4004 	strb.w	r4, [sp, #4]
    writetospi(cnt,header,length,buffer);
 80098ca:	f000 ffdf 	bl	800a88c <writetospi>

    // Write the address
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_ADDR, address);

    // Perform OTP Read - Manual read mode has to be set
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_OTPREAD | OTP_CTRL_OTPRDEN);
 80098ce:	2203      	movs	r2, #3
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 80098d0:	2506      	movs	r5, #6
    writetospi(cnt,header,length,buffer);
 80098d2:	466b      	mov	r3, sp
 80098d4:	f88d 2000 	strb.w	r2, [sp]
 80098d8:	a901      	add	r1, sp, #4
 80098da:	2201      	movs	r2, #1
 80098dc:	2002      	movs	r0, #2
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 80098de:	f88d 4004 	strb.w	r4, [sp, #4]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 80098e2:	f88d 5005 	strb.w	r5, [sp, #5]
    writetospi(cnt,header,length,buffer);
 80098e6:	f000 ffd1 	bl	800a88c <writetospi>
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, 0x00); // OTPREAD is self clearing but OTPRDEN is not
 80098ea:	2200      	movs	r2, #0
    writetospi(cnt,header,length,buffer);
 80098ec:	a901      	add	r1, sp, #4
 80098ee:	f88d 2000 	strb.w	r2, [sp]
 80098f2:	466b      	mov	r3, sp
 80098f4:	2201      	movs	r2, #1
 80098f6:	2002      	movs	r0, #2
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 80098f8:	f88d 4004 	strb.w	r4, [sp, #4]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 80098fc:	f88d 5005 	strb.w	r5, [sp, #5]
    writetospi(cnt,header,length,buffer);
 8009900:	f000 ffc4 	bl	800a88c <writetospi>

    // Read read data, available 40ns after rising edge of OTP_READ
    ret_data = dwt_read32bitoffsetreg(OTP_IF_ID, OTP_RDAT);
 8009904:	210a      	movs	r1, #10
 8009906:	202d      	movs	r0, #45	; 0x2d

    // Return the 32bit of read data
    return ret_data;
}
 8009908:	b003      	add	sp, #12
 800990a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    ret_data = dwt_read32bitoffsetreg(OTP_IF_ID, OTP_RDAT);
 800990e:	f7ff bf11 	b.w	8009734 <dwt_read32bitoffsetreg>
 8009912:	bf00      	nop

08009914 <_dwt_configlde>:
 * output parameters
 *
 * no return value
 */
void _dwt_configlde(int prfIndex)
{
 8009914:	b570      	push	{r4, r5, r6, lr}
 8009916:	b082      	sub	sp, #8
 8009918:	236d      	movs	r3, #109	; 0x6d
 800991a:	f88d 3000 	strb.w	r3, [sp]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 800991e:	2310      	movs	r3, #16
 8009920:	f88d 3006 	strb.w	r3, [sp, #6]
    writetospi(cnt,header,length,buffer);
 8009924:	2201      	movs	r2, #1
 8009926:	466b      	mov	r3, sp
 8009928:	a901      	add	r1, sp, #4
{
 800992a:	4604      	mov	r4, r0
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800992c:	26ee      	movs	r6, #238	; 0xee
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 800992e:	2586      	movs	r5, #134	; 0x86
    writetospi(cnt,header,length,buffer);
 8009930:	2003      	movs	r0, #3
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009932:	f88d 6004 	strb.w	r6, [sp, #4]
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 8009936:	f88d 5005 	strb.w	r5, [sp, #5]
    writetospi(cnt,header,length,buffer);
 800993a:	f000 ffa7 	bl	800a88c <writetospi>
    buffer[0] = regval & 0xFF;
 800993e:	2207      	movs	r2, #7
    writetospi(cnt,header,length,buffer);
 8009940:	466b      	mov	r3, sp
 8009942:	a901      	add	r1, sp, #4
    buffer[0] = regval & 0xFF;
 8009944:	f88d 2000 	strb.w	r2, [sp]
    dwt_write8bitoffsetreg(LDE_IF_ID, LDE_CFG1_OFFSET, LDE_PARAM1); // 8-bit configuration register

    if(prfIndex)
 8009948:	b17c      	cbz	r4, 800996a <_dwt_configlde+0x56>
    buffer[1] = regval >> 8 ;
 800994a:	2206      	movs	r2, #6
 800994c:	f88d 2001 	strb.w	r2, [sp, #1]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 8009950:	2430      	movs	r4, #48	; 0x30
    writetospi(cnt,header,length,buffer);
 8009952:	2202      	movs	r2, #2
 8009954:	2003      	movs	r0, #3
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009956:	f88d 6004 	strb.w	r6, [sp, #4]
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 800995a:	f88d 5005 	strb.w	r5, [sp, #5]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 800995e:	f88d 4006 	strb.w	r4, [sp, #6]
    writetospi(cnt,header,length,buffer);
 8009962:	f000 ff93 	bl	800a88c <writetospi>
    }
    else
    {
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
    }
}
 8009966:	b002      	add	sp, #8
 8009968:	bd70      	pop	{r4, r5, r6, pc}
    buffer[1] = regval >> 8 ;
 800996a:	2216      	movs	r2, #22
 800996c:	e7ee      	b.n	800994c <_dwt_configlde+0x38>
 800996e:	bf00      	nop

08009970 <dwt_configure>:
{
 8009970:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    uint8 chan = config->chan ;
 8009974:	7806      	ldrb	r6, [r0, #0]
    uint16 reg16 = lde_replicaCoeff[config->rxCode];
 8009976:	7942      	ldrb	r2, [r0, #5]
 8009978:	4bc2      	ldr	r3, [pc, #776]	; (8009c84 <dwt_configure+0x314>)
        pdw1000local->sysCFGreg |= SYS_CFG_RXM110K ;
 800997a:	4dc3      	ldr	r5, [pc, #780]	; (8009c88 <dwt_configure+0x318>)
    uint8 prfIndex = config->prf - DWT_PRF_16M;
 800997c:	7847      	ldrb	r7, [r0, #1]
    uint16 reg16 = lde_replicaCoeff[config->rxCode];
 800997e:	f833 9012 	ldrh.w	r9, [r3, r2, lsl #1]
    if(DWT_BR_110K == config->dataRate)
 8009982:	79c3      	ldrb	r3, [r0, #7]
    uint8 bw = ((chan == 4) || (chan == 7)) ? 1 : 0 ; // Select wide or narrow band
 8009984:	2e04      	cmp	r6, #4
 8009986:	bf18      	it	ne
 8009988:	f1a6 0807 	subne.w	r8, r6, #7
{
 800998c:	4604      	mov	r4, r0
        pdw1000local->sysCFGreg |= SYS_CFG_RXM110K ;
 800998e:	6828      	ldr	r0, [r5, #0]
    uint8 prfIndex = config->prf - DWT_PRF_16M;
 8009990:	f107 37ff 	add.w	r7, r7, #4294967295	; 0xffffffff
    uint8 bw = ((chan == 4) || (chan == 7)) ? 1 : 0 ; // Select wide or narrow band
 8009994:	bf18      	it	ne
 8009996:	fab8 f888 	clzne	r8, r8
        pdw1000local->sysCFGreg |= SYS_CFG_RXM110K ;
 800999a:	6902      	ldr	r2, [r0, #16]
{
 800999c:	b082      	sub	sp, #8
    uint8 prfIndex = config->prf - DWT_PRF_16M;
 800999e:	b2ff      	uxtb	r7, r7
    uint8 bw = ((chan == 4) || (chan == 7)) ? 1 : 0 ; // Select wide or narrow band
 80099a0:	bf14      	ite	ne
 80099a2:	ea4f 1858 	movne.w	r8, r8, lsr #5
 80099a6:	f04f 0801 	moveq.w	r8, #1
    if(DWT_BR_110K == config->dataRate)
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	f040 8142 	bne.w	8009c34 <dwt_configure+0x2c4>
        pdw1000local->sysCFGreg |= SYS_CFG_RXM110K ;
 80099b0:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
        reg16 >>= 3; // lde_replicaCoeff must be divided by 8
 80099b4:	ea4f 09d9 	mov.w	r9, r9, lsr #3
    pdw1000local->longFrames = config->phrMode ;
 80099b8:	7a23      	ldrb	r3, [r4, #8]
 80099ba:	7283      	strb	r3, [r0, #10]
    pdw1000local->sysCFGreg &= ~SYS_CFG_PHR_MODE_11;
 80099bc:	f422 3140 	bic.w	r1, r2, #196608	; 0x30000
    pdw1000local->sysCFGreg |= (SYS_CFG_PHR_MODE_11 & ((uint32)config->phrMode << SYS_CFG_PHR_MODE_SHFT));
 80099c0:	041a      	lsls	r2, r3, #16
 80099c2:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 80099c6:	430a      	orrs	r2, r1
 80099c8:	6102      	str	r2, [r0, #16]
    dwt_write32bitreg(SYS_CFG_ID,pdw1000local->sysCFGreg) ;
 80099ca:	2100      	movs	r1, #0
 80099cc:	2004      	movs	r0, #4
 80099ce:	f7ff ff39 	bl	8009844 <dwt_write32bitoffsetreg>
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 80099d2:	20ee      	movs	r0, #238	; 0xee
 80099d4:	f88d 0004 	strb.w	r0, [sp, #4]
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 80099d8:	2084      	movs	r0, #132	; 0x84
 80099da:	f88d 0005 	strb.w	r0, [sp, #5]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 80099de:	2050      	movs	r0, #80	; 0x50
    writetospi(cnt,header,length,buffer);
 80099e0:	466b      	mov	r3, sp
 80099e2:	2202      	movs	r2, #2
 80099e4:	a901      	add	r1, sp, #4
    buffer[0] = regval & 0xFF;
 80099e6:	f88d 9000 	strb.w	r9, [sp]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 80099ea:	f88d 0006 	strb.w	r0, [sp, #6]
    buffer[1] = regval >> 8 ;
 80099ee:	ea4f 2919 	mov.w	r9, r9, lsr #8
    writetospi(cnt,header,length,buffer);
 80099f2:	2003      	movs	r0, #3
    buffer[1] = regval >> 8 ;
 80099f4:	f88d 9001 	strb.w	r9, [sp, #1]
    writetospi(cnt,header,length,buffer);
 80099f8:	f000 ff48 	bl	800a88c <writetospi>
    _dwt_configlde(prfIndex);
 80099fc:	4638      	mov	r0, r7
 80099fe:	f7ff ff89 	bl	8009914 <_dwt_configlde>
    dwt_write32bitoffsetreg(FS_CTRL_ID, FS_PLLCFG_OFFSET, fs_pll_cfg[chan_idx[chan]]);
 8009a02:	4ba2      	ldr	r3, [pc, #648]	; (8009c8c <dwt_configure+0x31c>)
 8009a04:	f813 9006 	ldrb.w	r9, [r3, r6]
 8009a08:	4ba1      	ldr	r3, [pc, #644]	; (8009c90 <dwt_configure+0x320>)
 8009a0a:	2107      	movs	r1, #7
 8009a0c:	f853 2029 	ldr.w	r2, [r3, r9, lsl #2]
 8009a10:	202b      	movs	r0, #43	; 0x2b
 8009a12:	f7ff ff17 	bl	8009844 <dwt_write32bitoffsetreg>
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_PLLTUNE_OFFSET, fs_pll_tune[chan_idx[chan]]);
 8009a16:	4b9f      	ldr	r3, [pc, #636]	; (8009c94 <dwt_configure+0x324>)
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009a18:	20eb      	movs	r0, #235	; 0xeb
 8009a1a:	f813 3009 	ldrb.w	r3, [r3, r9]
 8009a1e:	f88d 3000 	strb.w	r3, [sp]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009a22:	f04f 0a0b 	mov.w	sl, #11
    writetospi(cnt,header,length,buffer);
 8009a26:	466b      	mov	r3, sp
 8009a28:	2201      	movs	r2, #1
 8009a2a:	a901      	add	r1, sp, #4
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009a2c:	f88d 0004 	strb.w	r0, [sp, #4]
    writetospi(cnt,header,length,buffer);
 8009a30:	2002      	movs	r0, #2
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009a32:	f88d a005 	strb.w	sl, [sp, #5]
    writetospi(cnt,header,length,buffer);
 8009a36:	f000 ff29 	bl	800a88c <writetospi>
    dwt_write8bitoffsetreg(RF_CONF_ID, RF_RXCTRLH_OFFSET, rx_config[bw]);
 8009a3a:	4b97      	ldr	r3, [pc, #604]	; (8009c98 <dwt_configure+0x328>)
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009a3c:	f88d a005 	strb.w	sl, [sp, #5]
 8009a40:	f813 3008 	ldrb.w	r3, [r3, r8]
 8009a44:	f88d 3000 	strb.w	r3, [sp]
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009a48:	20e8      	movs	r0, #232	; 0xe8
    writetospi(cnt,header,length,buffer);
 8009a4a:	466b      	mov	r3, sp
 8009a4c:	2201      	movs	r2, #1
 8009a4e:	a901      	add	r1, sp, #4
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009a50:	f88d 0004 	strb.w	r0, [sp, #4]
    writetospi(cnt,header,length,buffer);
 8009a54:	2002      	movs	r0, #2
 8009a56:	f000 ff19 	bl	800a88c <writetospi>
    dwt_write32bitoffsetreg(RF_CONF_ID, RF_TXCTRL_OFFSET, tx_config[chan_idx[chan]]);
 8009a5a:	4b90      	ldr	r3, [pc, #576]	; (8009c9c <dwt_configure+0x32c>)
 8009a5c:	210c      	movs	r1, #12
 8009a5e:	f853 2029 	ldr.w	r2, [r3, r9, lsl #2]
 8009a62:	2028      	movs	r0, #40	; 0x28
 8009a64:	f7ff feee 	bl	8009844 <dwt_write32bitoffsetreg>
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE0b_OFFSET, sftsh[config->dataRate][config->nsSFD]);
 8009a68:	79e2      	ldrb	r2, [r4, #7]
 8009a6a:	79a3      	ldrb	r3, [r4, #6]
 8009a6c:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8009a70:	4a8b      	ldr	r2, [pc, #556]	; (8009ca0 <dwt_configure+0x330>)
 8009a72:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    buffer[0] = regval & 0xFF;
 8009a76:	f88d 3000 	strb.w	r3, [sp]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009a7a:	f04f 0802 	mov.w	r8, #2
    buffer[1] = regval >> 8 ;
 8009a7e:	0a1b      	lsrs	r3, r3, #8
 8009a80:	f88d 3001 	strb.w	r3, [sp, #1]
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009a84:	f04f 09e7 	mov.w	r9, #231	; 0xe7
    writetospi(cnt,header,length,buffer);
 8009a88:	466b      	mov	r3, sp
 8009a8a:	4642      	mov	r2, r8
 8009a8c:	a901      	add	r1, sp, #4
 8009a8e:	4640      	mov	r0, r8
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009a90:	f88d 8005 	strb.w	r8, [sp, #5]
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009a94:	f88d 9004 	strb.w	r9, [sp, #4]
    writetospi(cnt,header,length,buffer);
 8009a98:	f000 fef8 	bl	800a88c <writetospi>
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1a_OFFSET, dtune1[prfIndex]);
 8009a9c:	4b81      	ldr	r3, [pc, #516]	; (8009ca4 <dwt_configure+0x334>)
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009a9e:	f88d 9004 	strb.w	r9, [sp, #4]
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1a_OFFSET, dtune1[prfIndex]);
 8009aa2:	f833 3017 	ldrh.w	r3, [r3, r7, lsl #1]
    buffer[0] = regval & 0xFF;
 8009aa6:	f88d 3000 	strb.w	r3, [sp]
    buffer[1] = regval >> 8 ;
 8009aaa:	0a1b      	lsrs	r3, r3, #8
 8009aac:	f88d 3001 	strb.w	r3, [sp, #1]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009ab0:	2304      	movs	r3, #4
 8009ab2:	f88d 3005 	strb.w	r3, [sp, #5]
    writetospi(cnt,header,length,buffer);
 8009ab6:	4642      	mov	r2, r8
 8009ab8:	466b      	mov	r3, sp
 8009aba:	a901      	add	r1, sp, #4
 8009abc:	4640      	mov	r0, r8
 8009abe:	f000 fee5 	bl	800a88c <writetospi>
    if(config->dataRate == DWT_BR_110K)
 8009ac2:	79e3      	ldrb	r3, [r4, #7]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	f000 80cb 	beq.w	8009c60 <dwt_configure+0x2f0>
        if(config->txPreambLength == DWT_PLEN_64)
 8009aca:	78a3      	ldrb	r3, [r4, #2]
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009acc:	f88d 9004 	strb.w	r9, [sp, #4]
        if(config->txPreambLength == DWT_PLEN_64)
 8009ad0:	2b04      	cmp	r3, #4
 8009ad2:	f000 8093 	beq.w	8009bfc <dwt_configure+0x28c>
    buffer[0] = regval & 0xFF;
 8009ad6:	2020      	movs	r0, #32
 8009ad8:	f88d 0000 	strb.w	r0, [sp]
    buffer[1] = regval >> 8 ;
 8009adc:	2000      	movs	r0, #0
 8009ade:	f88d 0001 	strb.w	r0, [sp, #1]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009ae2:	2006      	movs	r0, #6
    writetospi(cnt,header,length,buffer);
 8009ae4:	466b      	mov	r3, sp
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009ae6:	f88d 0005 	strb.w	r0, [sp, #5]
    writetospi(cnt,header,length,buffer);
 8009aea:	4642      	mov	r2, r8
 8009aec:	a901      	add	r1, sp, #4
 8009aee:	4640      	mov	r0, r8
 8009af0:	f000 fecc 	bl	800a88c <writetospi>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE128PLUS);
 8009af4:	2328      	movs	r3, #40	; 0x28
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009af6:	f88d 9004 	strb.w	r9, [sp, #4]
    writetospi(cnt,header,length,buffer);
 8009afa:	4640      	mov	r0, r8
 8009afc:	f88d 3000 	strb.w	r3, [sp]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009b00:	2326      	movs	r3, #38	; 0x26
 8009b02:	f88d 3005 	strb.w	r3, [sp, #5]
    writetospi(cnt,header,length,buffer);
 8009b06:	2201      	movs	r2, #1
 8009b08:	466b      	mov	r3, sp
 8009b0a:	a901      	add	r1, sp, #4
 8009b0c:	f000 febe 	bl	800a88c <writetospi>
    dwt_write32bitoffsetreg(DRX_CONF_ID, DRX_TUNE2_OFFSET, digital_bb_config[prfIndex][config->rxPAC]);
 8009b10:	78e3      	ldrb	r3, [r4, #3]
 8009b12:	4a65      	ldr	r2, [pc, #404]	; (8009ca8 <dwt_configure+0x338>)
 8009b14:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 8009b18:	2108      	movs	r1, #8
 8009b1a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8009b1e:	2027      	movs	r0, #39	; 0x27
 8009b20:	f7ff fe90 	bl	8009844 <dwt_write32bitoffsetreg>
    if(config->sfdTO == 0)
 8009b24:	8963      	ldrh	r3, [r4, #10]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d07e      	beq.n	8009c28 <dwt_configure+0x2b8>
    buffer[0] = regval & 0xFF;
 8009b2a:	b2da      	uxtb	r2, r3
    buffer[1] = regval >> 8 ;
 8009b2c:	0a1b      	lsrs	r3, r3, #8
    dwt_write32bitoffsetreg( AGC_CFG_STS_ID, 0xC, agc_config.lo32);
 8009b2e:	f8df 817c 	ldr.w	r8, [pc, #380]	; 8009cac <dwt_configure+0x33c>
    buffer[0] = regval & 0xFF;
 8009b32:	f88d 2000 	strb.w	r2, [sp]
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009b36:	f04f 0ce7 	mov.w	ip, #231	; 0xe7
    writetospi(cnt,header,length,buffer);
 8009b3a:	2202      	movs	r2, #2
    buffer[1] = regval >> 8 ;
 8009b3c:	f88d 3001 	strb.w	r3, [sp, #1]
    writetospi(cnt,header,length,buffer);
 8009b40:	a901      	add	r1, sp, #4
 8009b42:	466b      	mov	r3, sp
 8009b44:	4610      	mov	r0, r2
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009b46:	f88d c004 	strb.w	ip, [sp, #4]
    dwt_write16bitoffsetreg( AGC_CFG_STS_ID, 0x4, agc_config.target[prfIndex]);
 8009b4a:	eb08 0747 	add.w	r7, r8, r7, lsl #1
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009b4e:	f04f 0c20 	mov.w	ip, #32
 8009b52:	f88d c005 	strb.w	ip, [sp, #5]
    writetospi(cnt,header,length,buffer);
 8009b56:	f000 fe99 	bl	800a88c <writetospi>
    dwt_write32bitoffsetreg( AGC_CFG_STS_ID, 0xC, agc_config.lo32);
 8009b5a:	f8d8 2000 	ldr.w	r2, [r8]
 8009b5e:	210c      	movs	r1, #12
 8009b60:	2023      	movs	r0, #35	; 0x23
 8009b62:	f7ff fe6f 	bl	8009844 <dwt_write32bitoffsetreg>
    dwt_write16bitoffsetreg( AGC_CFG_STS_ID, 0x4, agc_config.target[prfIndex]);
 8009b66:	88bb      	ldrh	r3, [r7, #4]
    buffer[0] = regval & 0xFF;
 8009b68:	f88d 3000 	strb.w	r3, [sp]
    buffer[1] = regval >> 8 ;
 8009b6c:	0a1b      	lsrs	r3, r3, #8
 8009b6e:	f88d 3001 	strb.w	r3, [sp, #1]
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009b72:	23e3      	movs	r3, #227	; 0xe3
    writetospi(cnt,header,length,buffer);
 8009b74:	2202      	movs	r2, #2
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009b76:	f88d 3004 	strb.w	r3, [sp, #4]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009b7a:	2304      	movs	r3, #4
 8009b7c:	f88d 3005 	strb.w	r3, [sp, #5]
    writetospi(cnt,header,length,buffer);
 8009b80:	a901      	add	r1, sp, #4
 8009b82:	466b      	mov	r3, sp
 8009b84:	4610      	mov	r0, r2
 8009b86:	f000 fe81 	bl	800a88c <writetospi>
    if(config->nsSFD)
 8009b8a:	79a0      	ldrb	r0, [r4, #6]
 8009b8c:	2800      	cmp	r0, #0
 8009b8e:	d154      	bne.n	8009c3a <dwt_configure+0x2ca>
 8009b90:	4602      	mov	r2, r0
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
 8009b92:	7863      	ldrb	r3, [r4, #1]
              (CHAN_CTRL_RX_PCOD_MASK & ((uint32)config->rxCode << CHAN_CTRL_RX_PCOD_SHIFT)) ; // RX Preamble Code
 8009b94:	f894 c005 	ldrb.w	ip, [r4, #5]
              (CHAN_CTRL_TX_PCOD_MASK & ((uint32)config->txCode << CHAN_CTRL_TX_PCOD_SHIFT)) | // TX Preamble Code
 8009b98:	7921      	ldrb	r1, [r4, #4]
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
 8009b9a:	049b      	lsls	r3, r3, #18
 8009b9c:	f403 2740 	and.w	r7, r3, #786432	; 0xc0000
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 8009ba0:	f006 030f 	and.w	r3, r6, #15
 8009ba4:	ea43 63cc 	orr.w	r3, r3, ip, lsl #27
              (CHAN_CTRL_TX_PCOD_MASK & ((uint32)config->txCode << CHAN_CTRL_TX_PCOD_SHIFT)) | // TX Preamble Code
 8009ba8:	0589      	lsls	r1, r1, #22
 8009baa:	f001 61f8 	and.w	r1, r1, #130023424	; 0x7c00000
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 8009bae:	433b      	orrs	r3, r7
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
 8009bb0:	0136      	lsls	r6, r6, #4
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 8009bb2:	430b      	orrs	r3, r1
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
 8009bb4:	b2f6      	uxtb	r6, r6
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 8009bb6:	4333      	orrs	r3, r6
 8009bb8:	4303      	orrs	r3, r0
    dwt_write32bitreg(CHAN_CTRL_ID,regval) ;
 8009bba:	431a      	orrs	r2, r3
 8009bbc:	2100      	movs	r1, #0
 8009bbe:	201f      	movs	r0, #31
 8009bc0:	f7ff fe40 	bl	8009844 <dwt_write32bitoffsetreg>
    pdw1000local->txFCTRL = ((uint32)(config->txPreambLength | config->prf) << TX_FCTRL_TXPRF_SHFT) | ((uint32)config->dataRate << TX_FCTRL_TXBR_SHFT);
 8009bc4:	78a2      	ldrb	r2, [r4, #2]
 8009bc6:	7863      	ldrb	r3, [r4, #1]
 8009bc8:	6829      	ldr	r1, [r5, #0]
 8009bca:	4313      	orrs	r3, r2
 8009bcc:	79e2      	ldrb	r2, [r4, #7]
 8009bce:	0352      	lsls	r2, r2, #13
 8009bd0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009bd4:	60ca      	str	r2, [r1, #12]
    dwt_write32bitreg(TX_FCTRL_ID, pdw1000local->txFCTRL);
 8009bd6:	2008      	movs	r0, #8
 8009bd8:	2100      	movs	r1, #0
 8009bda:	f7ff fe33 	bl	8009844 <dwt_write32bitoffsetreg>
    writetospi(cnt,header,length,buffer);
 8009bde:	2201      	movs	r2, #1
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8009be0:	208d      	movs	r0, #141	; 0x8d
 8009be2:	f88d 0004 	strb.w	r0, [sp, #4]
 8009be6:	2442      	movs	r4, #66	; 0x42
    writetospi(cnt,header,length,buffer);
 8009be8:	466b      	mov	r3, sp
 8009bea:	a901      	add	r1, sp, #4
 8009bec:	4610      	mov	r0, r2
 8009bee:	f88d 4000 	strb.w	r4, [sp]
 8009bf2:	f000 fe4b 	bl	800a88c <writetospi>
} // end dwt_configure()
 8009bf6:	b002      	add	sp, #8
 8009bf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    buffer[1] = regval >> 8 ;
 8009bfc:	2000      	movs	r0, #0
 8009bfe:	f88d 0001 	strb.w	r0, [sp, #1]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009c02:	2006      	movs	r0, #6
    buffer[0] = regval & 0xFF;
 8009c04:	f04f 0a10 	mov.w	sl, #16
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009c08:	f88d 0005 	strb.w	r0, [sp, #5]
    writetospi(cnt,header,length,buffer);
 8009c0c:	466b      	mov	r3, sp
 8009c0e:	4642      	mov	r2, r8
 8009c10:	a901      	add	r1, sp, #4
 8009c12:	4640      	mov	r0, r8
    buffer[0] = regval & 0xFF;
 8009c14:	f88d a000 	strb.w	sl, [sp]
    writetospi(cnt,header,length,buffer);
 8009c18:	f000 fe38 	bl	800a88c <writetospi>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE64);
 8009c1c:	f88d a000 	strb.w	sl, [sp]
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009c20:	f88d 9004 	strb.w	r9, [sp, #4]
    writetospi(cnt,header,length,buffer);
 8009c24:	4640      	mov	r0, r8
 8009c26:	e76b      	b.n	8009b00 <dwt_configure+0x190>
        config->sfdTO = DWT_SFDTOC_DEF;
 8009c28:	f241 0341 	movw	r3, #4161	; 0x1041
 8009c2c:	8163      	strh	r3, [r4, #10]
 8009c2e:	2241      	movs	r2, #65	; 0x41
 8009c30:	2310      	movs	r3, #16
 8009c32:	e77c      	b.n	8009b2e <dwt_configure+0x1be>
        pdw1000local->sysCFGreg &= (~SYS_CFG_RXM110K) ;
 8009c34:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8009c38:	e6be      	b.n	80099b8 <dwt_configure+0x48>
        dwt_write8bitoffsetreg(USR_SFD_ID, 0x00, dwnsSFDlen[config->dataRate]);
 8009c3a:	79e3      	ldrb	r3, [r4, #7]
 8009c3c:	4a1c      	ldr	r2, [pc, #112]	; (8009cb0 <dwt_configure+0x340>)
 8009c3e:	5cd3      	ldrb	r3, [r2, r3]
 8009c40:	f88d 3000 	strb.w	r3, [sp]
    writetospi(cnt,header,length,buffer);
 8009c44:	2201      	movs	r2, #1
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8009c46:	23a1      	movs	r3, #161	; 0xa1
 8009c48:	f88d 3004 	strb.w	r3, [sp, #4]
    writetospi(cnt,header,length,buffer);
 8009c4c:	4610      	mov	r0, r2
 8009c4e:	466b      	mov	r3, sp
 8009c50:	a901      	add	r1, sp, #4
 8009c52:	f000 fe1b 	bl	800a88c <writetospi>
        dwt_write8bitoffsetreg(USR_SFD_ID, 0x00, dwnsSFDlen[config->dataRate]);
 8009c56:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8009c5a:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8009c5e:	e798      	b.n	8009b92 <dwt_configure+0x222>
    buffer[1] = regval >> 8 ;
 8009c60:	f88d 3001 	strb.w	r3, [sp, #1]
    buffer[0] = regval & 0xFF;
 8009c64:	2364      	movs	r3, #100	; 0x64
 8009c66:	f88d 3000 	strb.w	r3, [sp]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009c6a:	2306      	movs	r3, #6
 8009c6c:	f88d 3005 	strb.w	r3, [sp, #5]
    writetospi(cnt,header,length,buffer);
 8009c70:	4642      	mov	r2, r8
 8009c72:	466b      	mov	r3, sp
 8009c74:	4640      	mov	r0, r8
 8009c76:	a901      	add	r1, sp, #4
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009c78:	f88d 9004 	strb.w	r9, [sp, #4]
    writetospi(cnt,header,length,buffer);
 8009c7c:	f000 fe06 	bl	800a88c <writetospi>
} // end dwt_write16bitoffsetreg()
 8009c80:	e746      	b.n	8009b10 <dwt_configure+0x1a0>
 8009c82:	bf00      	nop
 8009c84:	08012170 	.word	0x08012170
 8009c88:	200002ec 	.word	0x200002ec
 8009c8c:	08012120 	.word	0x08012120
 8009c90:	08012150 	.word	0x08012150
 8009c94:	08012168 	.word	0x08012168
 8009c98:	080121a4 	.word	0x080121a4
 8009c9c:	080121b4 	.word	0x080121b4
 8009ca0:	080121a8 	.word	0x080121a8
 8009ca4:	08012148 	.word	0x08012148
 8009ca8:	08012128 	.word	0x08012128
 8009cac:	08012118 	.word	0x08012118
 8009cb0:	0801214c 	.word	0x0801214c

08009cb4 <dwt_setrxaftertxdelay>:
 * output parameters
 *
 * no return value
 */
void dwt_setrxaftertxdelay(uint32 rxDelayTime)
{
 8009cb4:	b510      	push	{r4, lr}
    uint32 val = dwt_read32bitreg(ACK_RESP_T_ID) ; // Read ACK_RESP_T_ID register
 8009cb6:	2100      	movs	r1, #0
{
 8009cb8:	b082      	sub	sp, #8
 8009cba:	4604      	mov	r4, r0
    uint32 val = dwt_read32bitreg(ACK_RESP_T_ID) ; // Read ACK_RESP_T_ID register
 8009cbc:	201a      	movs	r0, #26
 8009cbe:	f7ff fd39 	bl	8009734 <dwt_read32bitoffsetreg>

    val &= ~(ACK_RESP_T_W4R_TIM_MASK) ; // Clear the timer (19:0)
 8009cc2:	0d00      	lsrs	r0, r0, #20

    val |= (rxDelayTime & ACK_RESP_T_W4R_TIM_MASK) ; // In UWB microseconds (e.g. turn the receiver on 20uus after TX)
 8009cc4:	f3c4 0413 	ubfx	r4, r4, #0, #20
    val &= ~(ACK_RESP_T_W4R_TIM_MASK) ; // Clear the timer (19:0)
 8009cc8:	0500      	lsls	r0, r0, #20
    val |= (rxDelayTime & ACK_RESP_T_W4R_TIM_MASK) ; // In UWB microseconds (e.g. turn the receiver on 20uus after TX)
 8009cca:	4320      	orrs	r0, r4
        regval >>= 8 ;
 8009ccc:	0a03      	lsrs	r3, r0, #8
 8009cce:	0e01      	lsrs	r1, r0, #24
 8009cd0:	ea4f 4c10 	mov.w	ip, r0, lsr #16
        buffer[j] = regval & 0xff ;
 8009cd4:	f88d 0004 	strb.w	r0, [sp, #4]
 8009cd8:	f88d 3005 	strb.w	r3, [sp, #5]
 8009cdc:	f88d 1007 	strb.w	r1, [sp, #7]
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8009ce0:	249a      	movs	r4, #154	; 0x9a
    writetospi(cnt,header,length,buffer);
 8009ce2:	ab01      	add	r3, sp, #4
 8009ce4:	2204      	movs	r2, #4
 8009ce6:	4669      	mov	r1, sp
 8009ce8:	2001      	movs	r0, #1
        buffer[j] = regval & 0xff ;
 8009cea:	f88d c006 	strb.w	ip, [sp, #6]
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8009cee:	f88d 4000 	strb.w	r4, [sp]
    writetospi(cnt,header,length,buffer);
 8009cf2:	f000 fdcb 	bl	800a88c <writetospi>

    dwt_write32bitreg(ACK_RESP_T_ID, val) ;
}
 8009cf6:	b002      	add	sp, #8
 8009cf8:	bd10      	pop	{r4, pc}
 8009cfa:	bf00      	nop

08009cfc <dwt_setcallbacks>:
 * output parameters
 *
 * no return value
 */
void dwt_setcallbacks(dwt_cb_t cbTxDone, dwt_cb_t cbRxOk, dwt_cb_t cbRxTo, dwt_cb_t cbRxErr)
{
 8009cfc:	b410      	push	{r4}
    pdw1000local->cbTxDone = cbTxDone;
 8009cfe:	4c04      	ldr	r4, [pc, #16]	; (8009d10 <dwt_setcallbacks+0x14>)
 8009d00:	6824      	ldr	r4, [r4, #0]
    pdw1000local->cbRxOk = cbRxOk;
 8009d02:	e9c4 010a 	strd	r0, r1, [r4, #40]	; 0x28
    pdw1000local->cbRxTo = cbRxTo;
    pdw1000local->cbRxErr = cbRxErr;
 8009d06:	e9c4 230c 	strd	r2, r3, [r4, #48]	; 0x30
}
 8009d0a:	bc10      	pop	{r4}
 8009d0c:	4770      	bx	lr
 8009d0e:	bf00      	nop
 8009d10:	200002ec 	.word	0x200002ec

08009d14 <_dwt_enableclocks>:
 * output parameters none
 *
 * no return value
 */
void _dwt_enableclocks(int clocks)
{
 8009d14:	b510      	push	{r4, lr}
 8009d16:	b082      	sub	sp, #8
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8009d18:	2236      	movs	r2, #54	; 0x36
{
 8009d1a:	4604      	mov	r4, r0
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8009d1c:	f88d 2004 	strb.w	r2, [sp, #4]
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 8009d20:	466b      	mov	r3, sp
 8009d22:	2202      	movs	r2, #2
 8009d24:	a901      	add	r1, sp, #4
 8009d26:	2001      	movs	r0, #1
 8009d28:	f000 fdca 	bl	800a8c0 <readfromspi>
    uint8 reg[2];

    dwt_readfromdevice(PMSC_ID, PMSC_CTRL0_OFFSET, 2, reg);
    switch(clocks)
 8009d2c:	2c0e      	cmp	r4, #14
 8009d2e:	d812      	bhi.n	8009d56 <_dwt_enableclocks+0x42>
 8009d30:	e8df f004 	tbb	[pc, r4]
 8009d34:	1138082f 	.word	0x1138082f
 8009d38:	41111111 	.word	0x41111111
 8009d3c:	5d111150 	.word	0x5d111150
 8009d40:	6b64      	.short	0x6b64
 8009d42:	28          	.byte	0x28
 8009d43:	00          	.byte	0x00
    {
        case ENABLE_ALL_SEQ:
        {
            reg[0] = 0x00 ;
            reg[1] = reg[1] & 0xfe;
 8009d44:	f89d 3001 	ldrb.w	r3, [sp, #1]
            reg[0] = 0x00 ;
 8009d48:	2200      	movs	r2, #0
            reg[1] = reg[1] & 0xfe;
 8009d4a:	f023 0301 	bic.w	r3, r3, #1
            reg[0] = 0x00 ;
 8009d4e:	f88d 2000 	strb.w	r2, [sp]
            reg[1] = reg[1] & 0xfe;
 8009d52:	f88d 3001 	strb.w	r3, [sp, #1]
    writetospi(cnt,header,length,buffer);
 8009d56:	2201      	movs	r2, #1
 8009d58:	466b      	mov	r3, sp
 8009d5a:	a901      	add	r1, sp, #4
 8009d5c:	4610      	mov	r0, r2
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8009d5e:	24b6      	movs	r4, #182	; 0xb6
 8009d60:	f88d 4004 	strb.w	r4, [sp, #4]
    writetospi(cnt,header,length,buffer);
 8009d64:	f000 fd92 	bl	800a88c <writetospi>
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009d68:	2201      	movs	r2, #1
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009d6a:	20f6      	movs	r0, #246	; 0xf6
 8009d6c:	f88d 0004 	strb.w	r0, [sp, #4]
    writetospi(cnt,header,length,buffer);
 8009d70:	eb0d 0302 	add.w	r3, sp, r2
 8009d74:	a901      	add	r1, sp, #4
 8009d76:	2002      	movs	r0, #2
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009d78:	f88d 2005 	strb.w	r2, [sp, #5]
    writetospi(cnt,header,length,buffer);
 8009d7c:	f000 fd86 	bl	800a88c <writetospi>

    // Need to write lower byte separately before setting the higher byte(s)
    dwt_writetodevice(PMSC_ID, PMSC_CTRL0_OFFSET, 1, &reg[0]);
    dwt_writetodevice(PMSC_ID, 0x1, 1, &reg[1]);

} // end _dwt_enableclocks()
 8009d80:	b002      	add	sp, #8
 8009d82:	bd10      	pop	{r4, pc}
            reg[0] = 0x01;
 8009d84:	2201      	movs	r2, #1
            reg[1] = 0x03;
 8009d86:	2303      	movs	r3, #3
            reg[0] = 0x01;
 8009d88:	f88d 2000 	strb.w	r2, [sp]
            reg[1] = 0x03;
 8009d8c:	f88d 3001 	strb.w	r3, [sp, #1]
        break;
 8009d90:	e7e1      	b.n	8009d56 <_dwt_enableclocks+0x42>
            reg[0] = 0x01 | (reg[0] & 0xfc);
 8009d92:	f89d 3000 	ldrb.w	r3, [sp]
 8009d96:	f023 0303 	bic.w	r3, r3, #3
 8009d9a:	f043 0301 	orr.w	r3, r3, #1
 8009d9e:	f88d 3000 	strb.w	r3, [sp]
        break;
 8009da2:	e7d8      	b.n	8009d56 <_dwt_enableclocks+0x42>
            reg[0] = 0x02 | (reg[0] & 0xfc);
 8009da4:	f89d 3000 	ldrb.w	r3, [sp]
 8009da8:	f023 0303 	bic.w	r3, r3, #3
 8009dac:	f043 0302 	orr.w	r3, r3, #2
 8009db0:	f88d 3000 	strb.w	r3, [sp]
        break;
 8009db4:	e7cf      	b.n	8009d56 <_dwt_enableclocks+0x42>
            reg[0] = 0x48 | (reg[0] & 0xb3);
 8009db6:	f89d 3000 	ldrb.w	r3, [sp]
            reg[1] = 0x80 | reg[1];
 8009dba:	f89d 2001 	ldrb.w	r2, [sp, #1]
            reg[0] = 0x48 | (reg[0] & 0xb3);
 8009dbe:	f023 034c 	bic.w	r3, r3, #76	; 0x4c
 8009dc2:	f043 0348 	orr.w	r3, r3, #72	; 0x48
            reg[1] = 0x80 | reg[1];
 8009dc6:	f062 027f 	orn	r2, r2, #127	; 0x7f
            reg[0] = 0x48 | (reg[0] & 0xb3);
 8009dca:	f88d 3000 	strb.w	r3, [sp]
            reg[1] = 0x80 | reg[1];
 8009dce:	f88d 2001 	strb.w	r2, [sp, #1]
        break;
 8009dd2:	e7c0      	b.n	8009d56 <_dwt_enableclocks+0x42>
            reg[0] = reg[0] & 0xb3;
 8009dd4:	f89d 2000 	ldrb.w	r2, [sp]
            reg[1] = 0x7f & reg[1];
 8009dd8:	f89d 3001 	ldrb.w	r3, [sp, #1]
            reg[0] = reg[0] & 0xb3;
 8009ddc:	f022 024c 	bic.w	r2, r2, #76	; 0x4c
            reg[1] = 0x7f & reg[1];
 8009de0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
            reg[0] = reg[0] & 0xb3;
 8009de4:	f88d 2000 	strb.w	r2, [sp]
            reg[1] = 0x7f & reg[1];
 8009de8:	f88d 3001 	strb.w	r3, [sp, #1]
        break;
 8009dec:	e7b3      	b.n	8009d56 <_dwt_enableclocks+0x42>
            reg[1] = 0x02 | reg[1];
 8009dee:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8009df2:	f043 0302 	orr.w	r3, r3, #2
 8009df6:	f88d 3001 	strb.w	r3, [sp, #1]
        break;
 8009dfa:	e7ac      	b.n	8009d56 <_dwt_enableclocks+0x42>
            reg[1] = reg[1] & 0xfd;
 8009dfc:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8009e00:	f023 0302 	bic.w	r3, r3, #2
 8009e04:	f88d 3001 	strb.w	r3, [sp, #1]
        break;
 8009e08:	e7a5      	b.n	8009d56 <_dwt_enableclocks+0x42>
            reg[0] = 0x20 | (reg[0] & 0xcf);
 8009e0a:	f89d 3000 	ldrb.w	r3, [sp]
 8009e0e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8009e12:	f043 0320 	orr.w	r3, r3, #32
 8009e16:	f88d 3000 	strb.w	r3, [sp]
        break;
 8009e1a:	e79c      	b.n	8009d56 <_dwt_enableclocks+0x42>

08009e1c <dwt_setdelayedtrxtime>:
 * output parameters none
 *
 * no return value
 */
void dwt_setdelayedtrxtime(uint32 starttime)
{
 8009e1c:	b500      	push	{lr}
 8009e1e:	b083      	sub	sp, #12
        regval >>= 8 ;
 8009e20:	0a03      	lsrs	r3, r0, #8
 8009e22:	0c01      	lsrs	r1, r0, #16
 8009e24:	0e02      	lsrs	r2, r0, #24
        buffer[j] = regval & 0xff ;
 8009e26:	f88d 0004 	strb.w	r0, [sp, #4]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009e2a:	2001      	movs	r0, #1
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009e2c:	f04f 0cca 	mov.w	ip, #202	; 0xca
        buffer[j] = regval & 0xff ;
 8009e30:	f88d 3005 	strb.w	r3, [sp, #5]
 8009e34:	f88d 1006 	strb.w	r1, [sp, #6]
 8009e38:	f88d 2007 	strb.w	r2, [sp, #7]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009e3c:	f88d 0001 	strb.w	r0, [sp, #1]
    writetospi(cnt,header,length,buffer);
 8009e40:	ab01      	add	r3, sp, #4
 8009e42:	2204      	movs	r2, #4
 8009e44:	4669      	mov	r1, sp
 8009e46:	2002      	movs	r0, #2
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009e48:	f88d c000 	strb.w	ip, [sp]
    writetospi(cnt,header,length,buffer);
 8009e4c:	f000 fd1e 	bl	800a88c <writetospi>
    dwt_write32bitoffsetreg(DX_TIME_ID, 1, starttime); // Write at offset 1 as the lower 9 bits of this register are ignored

} // end dwt_setdelayedtrxtime()
 8009e50:	b003      	add	sp, #12
 8009e52:	f85d fb04 	ldr.w	pc, [sp], #4
 8009e56:	bf00      	nop

08009e58 <dwt_starttx>:
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed transmission will be cancelled if the delayed time has passed)
 */

int dwt_starttx(uint8 mode)
{
 8009e58:	b510      	push	{r4, lr}
    int retval = DWT_SUCCESS ;
    uint8 temp  = 0x00;
    uint16 checkTxOK = 0 ;

    if(mode & DWT_RESPONSE_EXPECTED)
 8009e5a:	f010 0302 	ands.w	r3, r0, #2
{
 8009e5e:	b082      	sub	sp, #8
    if(mode & DWT_RESPONSE_EXPECTED)
 8009e60:	d004      	beq.n	8009e6c <dwt_starttx+0x14>
    {
        temp = (uint8)SYS_CTRL_WAIT4RESP ; // Set wait4response bit
        pdw1000local->wait4resp = 1;
 8009e62:	4b25      	ldr	r3, [pc, #148]	; (8009ef8 <dwt_starttx+0xa0>)
 8009e64:	681a      	ldr	r2, [r3, #0]
 8009e66:	2101      	movs	r1, #1
        temp = (uint8)SYS_CTRL_WAIT4RESP ; // Set wait4response bit
 8009e68:	2380      	movs	r3, #128	; 0x80
        pdw1000local->wait4resp = 1;
 8009e6a:	7551      	strb	r1, [r2, #21]
    }

    if (mode & DWT_START_TX_DELAYED)
 8009e6c:	f010 0401 	ands.w	r4, r0, #1
    writetospi(cnt,header,length,buffer);
 8009e70:	f04f 0201 	mov.w	r2, #1
    if (mode & DWT_START_TX_DELAYED)
 8009e74:	d022      	beq.n	8009ebc <dwt_starttx+0x64>
    {
        // Both SYS_CTRL_TXSTRT and SYS_CTRL_TXDLYS to correctly enable TX
        temp |= (uint8)(SYS_CTRL_TXDLYS | SYS_CTRL_TXSTRT) ;
 8009e76:	f043 0106 	orr.w	r1, r3, #6
 8009e7a:	f88d 1000 	strb.w	r1, [sp]
    writetospi(cnt,header,length,buffer);
 8009e7e:	466b      	mov	r3, sp
 8009e80:	a901      	add	r1, sp, #4
 8009e82:	4610      	mov	r0, r2
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8009e84:	248d      	movs	r4, #141	; 0x8d
 8009e86:	f88d 4004 	strb.w	r4, [sp, #4]
    writetospi(cnt,header,length,buffer);
 8009e8a:	f000 fcff 	bl	800a88c <writetospi>
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009e8e:	234f      	movs	r3, #79	; 0x4f
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 8009e90:	2202      	movs	r2, #2
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009e92:	f88d 3004 	strb.w	r3, [sp, #4]
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009e96:	2303      	movs	r3, #3
 8009e98:	f88d 3005 	strb.w	r3, [sp, #5]
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 8009e9c:	a901      	add	r1, sp, #4
 8009e9e:	466b      	mov	r3, sp
 8009ea0:	4610      	mov	r0, r2
 8009ea2:	f000 fd0d 	bl	800a8c0 <readfromspi>
    regval = ((uint16)buffer[1] << 8) + buffer[0] ;
 8009ea6:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8009eaa:	f89d 0000 	ldrb.w	r0, [sp]
 8009eae:	eb00 2003 	add.w	r0, r0, r3, lsl #8
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
        checkTxOK = dwt_read16bitoffsetreg(SYS_STATUS_ID, 3); // Read at offset 3 to get the upper 2 bytes out of 5
        if ((checkTxOK & SYS_STATUS_TXERR) == 0) // Transmit Delayed Send set over Half a Period away or Power Up error (there is enough time to send but not to power up individual blocks).
 8009eb2:	f410 6081 	ands.w	r0, r0, #1032	; 0x408
 8009eb6:	d110      	bne.n	8009eda <dwt_starttx+0x82>
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
    }

    return retval;

} // end dwt_starttx()
 8009eb8:	b002      	add	sp, #8
 8009eba:	bd10      	pop	{r4, pc}
        temp |= (uint8)SYS_CTRL_TXSTRT ;
 8009ebc:	f043 0102 	orr.w	r1, r3, #2
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8009ec0:	208d      	movs	r0, #141	; 0x8d
 8009ec2:	f88d 1000 	strb.w	r1, [sp]
 8009ec6:	f88d 0004 	strb.w	r0, [sp, #4]
    writetospi(cnt,header,length,buffer);
 8009eca:	466b      	mov	r3, sp
 8009ecc:	a901      	add	r1, sp, #4
 8009ece:	4610      	mov	r0, r2
 8009ed0:	f000 fcdc 	bl	800a88c <writetospi>
    int retval = DWT_SUCCESS ;
 8009ed4:	4620      	mov	r0, r4
} // end dwt_starttx()
 8009ed6:	b002      	add	sp, #8
 8009ed8:	bd10      	pop	{r4, pc}
    writetospi(cnt,header,length,buffer);
 8009eda:	2201      	movs	r2, #1
 8009edc:	2040      	movs	r0, #64	; 0x40
 8009ede:	f88d 0000 	strb.w	r0, [sp]
 8009ee2:	466b      	mov	r3, sp
 8009ee4:	a901      	add	r1, sp, #4
 8009ee6:	4610      	mov	r0, r2
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8009ee8:	f88d 4004 	strb.w	r4, [sp, #4]
    writetospi(cnt,header,length,buffer);
 8009eec:	f000 fcce 	bl	800a88c <writetospi>
            retval = DWT_ERROR ; // Failed !
 8009ef0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009ef4:	e7e0      	b.n	8009eb8 <dwt_starttx+0x60>
 8009ef6:	bf00      	nop
 8009ef8:	200002ec 	.word	0x200002ec

08009efc <dwt_syncrxbufptrs>:
 * output parameters
 *
 * no return value
 */
void dwt_syncrxbufptrs(void)
{
 8009efc:	b510      	push	{r4, lr}
 8009efe:	b082      	sub	sp, #8
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009f00:	224f      	movs	r2, #79	; 0x4f
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009f02:	2403      	movs	r4, #3
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 8009f04:	eb0d 0304 	add.w	r3, sp, r4
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009f08:	f88d 2004 	strb.w	r2, [sp, #4]
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 8009f0c:	a901      	add	r1, sp, #4
 8009f0e:	2201      	movs	r2, #1
 8009f10:	2002      	movs	r0, #2
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009f12:	f88d 4005 	strb.w	r4, [sp, #5]
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 8009f16:	f000 fcd3 	bl	800a8c0 <readfromspi>
    return regval ;
 8009f1a:	f89d 3003 	ldrb.w	r3, [sp, #3]
    uint8  buff ;
    // Need to make sure that the host/IC buffer pointers are aligned before starting RX
    buff = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read 1 byte at offset 3 to get the 4th byte out of 5

    if((buff & (SYS_STATUS_ICRBP >> 24)) !=     // IC side Receive Buffer Pointer
 8009f1e:	ea83 0343 	eor.w	r3, r3, r3, lsl #1
 8009f22:	061b      	lsls	r3, r3, #24
 8009f24:	d401      	bmi.n	8009f2a <dwt_syncrxbufptrs+0x2e>
       ((buff & (SYS_STATUS_HSRBP>>24)) << 1) ) // Host Side Receive Buffer Pointer
    {
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_HRBT_OFFSET , 0x01) ; // We need to swap RX buffer status reg (write one to toggle internally)
    }
}
 8009f26:	b002      	add	sp, #8
 8009f28:	bd10      	pop	{r4, pc}
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009f2a:	20cd      	movs	r0, #205	; 0xcd
 8009f2c:	2201      	movs	r2, #1
 8009f2e:	f88d 0004 	strb.w	r0, [sp, #4]
    writetospi(cnt,header,length,buffer);
 8009f32:	eb0d 0304 	add.w	r3, sp, r4
 8009f36:	a901      	add	r1, sp, #4
 8009f38:	2002      	movs	r0, #2
 8009f3a:	f88d 2003 	strb.w	r2, [sp, #3]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009f3e:	f88d 4005 	strb.w	r4, [sp, #5]
    writetospi(cnt,header,length,buffer);
 8009f42:	f000 fca3 	bl	800a88c <writetospi>
}
 8009f46:	b002      	add	sp, #8
 8009f48:	bd10      	pop	{r4, pc}
 8009f4a:	bf00      	nop

08009f4c <dwt_forcetrxoff>:
{
 8009f4c:	b530      	push	{r4, r5, lr}
    mask = dwt_read32bitreg(SYS_MASK_ID) ; // Read set interrupt mask
 8009f4e:	2100      	movs	r1, #0
{
 8009f50:	b083      	sub	sp, #12
    mask = dwt_read32bitreg(SYS_MASK_ID) ; // Read set interrupt mask
 8009f52:	200e      	movs	r0, #14
 8009f54:	f7ff fbee 	bl	8009734 <dwt_read32bitoffsetreg>
 8009f58:	4605      	mov	r5, r0
    stat = decamutexon() ;
 8009f5a:	f000 fc93 	bl	800a884 <decamutexon>
    dwt_write32bitreg(SYS_MASK_ID, 0) ; // Clear interrupt mask - so we don't get any unwanted events
 8009f5e:	2200      	movs	r2, #0
    stat = decamutexon() ;
 8009f60:	4604      	mov	r4, r0
    dwt_write32bitreg(SYS_MASK_ID, 0) ; // Clear interrupt mask - so we don't get any unwanted events
 8009f62:	4611      	mov	r1, r2
 8009f64:	200e      	movs	r0, #14
 8009f66:	f7ff fc6d 	bl	8009844 <dwt_write32bitoffsetreg>
    writetospi(cnt,header,length,buffer);
 8009f6a:	2201      	movs	r2, #1
 8009f6c:	2040      	movs	r0, #64	; 0x40
 8009f6e:	f10d 0303 	add.w	r3, sp, #3
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8009f72:	f04f 0c8d 	mov.w	ip, #141	; 0x8d
    writetospi(cnt,header,length,buffer);
 8009f76:	a901      	add	r1, sp, #4
 8009f78:	f88d 0003 	strb.w	r0, [sp, #3]
 8009f7c:	4610      	mov	r0, r2
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8009f7e:	f88d c004 	strb.w	ip, [sp, #4]
    writetospi(cnt,header,length,buffer);
 8009f82:	f000 fc83 	bl	800a88c <writetospi>
    dwt_write32bitreg(SYS_STATUS_ID, (SYS_STATUS_ALL_TX | SYS_STATUS_ALL_RX_ERR | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_GOOD));
 8009f86:	4a0a      	ldr	r2, [pc, #40]	; (8009fb0 <dwt_forcetrxoff+0x64>)
 8009f88:	2100      	movs	r1, #0
 8009f8a:	200f      	movs	r0, #15
 8009f8c:	f7ff fc5a 	bl	8009844 <dwt_write32bitoffsetreg>
    dwt_syncrxbufptrs();
 8009f90:	f7ff ffb4 	bl	8009efc <dwt_syncrxbufptrs>
    dwt_write32bitreg(SYS_MASK_ID, mask) ; // Set interrupt mask to what it was
 8009f94:	462a      	mov	r2, r5
 8009f96:	2100      	movs	r1, #0
 8009f98:	200e      	movs	r0, #14
 8009f9a:	f7ff fc53 	bl	8009844 <dwt_write32bitoffsetreg>
    decamutexoff(stat) ;
 8009f9e:	4620      	mov	r0, r4
 8009fa0:	f000 fc72 	bl	800a888 <decamutexoff>
    pdw1000local->wait4resp = 0;
 8009fa4:	4b03      	ldr	r3, [pc, #12]	; (8009fb4 <dwt_forcetrxoff+0x68>)
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	2200      	movs	r2, #0
 8009faa:	755a      	strb	r2, [r3, #21]
} // end deviceforcetrxoff()
 8009fac:	b003      	add	sp, #12
 8009fae:	bd30      	pop	{r4, r5, pc}
 8009fb0:	2427fff8 	.word	0x2427fff8
 8009fb4:	200002ec 	.word	0x200002ec

08009fb8 <dwt_rxenable>:
 *                                               performing manual RX re-enabling in double buffering mode
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed receive enable will be too far in the future if delayed time has passed)
 */
int dwt_rxenable(int mode)
{
 8009fb8:	b530      	push	{r4, r5, lr}
    uint16 temp ;
    uint8 temp1 ;

    if ((mode & DWT_NO_SYNC_PTRS) == 0)
 8009fba:	0743      	lsls	r3, r0, #29
{
 8009fbc:	b083      	sub	sp, #12
 8009fbe:	4604      	mov	r4, r0
    if ((mode & DWT_NO_SYNC_PTRS) == 0)
 8009fc0:	d534      	bpl.n	800a02c <dwt_rxenable+0x74>
        dwt_syncrxbufptrs();
    }

    temp = (uint16)SYS_CTRL_RXENAB ;

    if (mode & DWT_START_RX_DELAYED)
 8009fc2:	f014 0501 	ands.w	r5, r4, #1
 8009fc6:	d021      	beq.n	800a00c <dwt_rxenable+0x54>
    buffer[0] = regval & 0xFF;
 8009fc8:	2300      	movs	r3, #0
 8009fca:	f88d 3000 	strb.w	r3, [sp]
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8009fce:	238d      	movs	r3, #141	; 0x8d
    buffer[1] = regval >> 8 ;
 8009fd0:	2503      	movs	r5, #3
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8009fd2:	f88d 3004 	strb.w	r3, [sp, #4]
    writetospi(cnt,header,length,buffer);
 8009fd6:	2202      	movs	r2, #2
 8009fd8:	466b      	mov	r3, sp
 8009fda:	a901      	add	r1, sp, #4
 8009fdc:	2001      	movs	r0, #1
    buffer[1] = regval >> 8 ;
 8009fde:	f88d 5001 	strb.w	r5, [sp, #1]
    writetospi(cnt,header,length,buffer);
 8009fe2:	f000 fc53 	bl	800a88c <writetospi>
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009fe6:	224f      	movs	r2, #79	; 0x4f
 8009fe8:	f88d 2004 	strb.w	r2, [sp, #4]
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 8009fec:	466b      	mov	r3, sp
 8009fee:	2201      	movs	r2, #1
 8009ff0:	a901      	add	r1, sp, #4
 8009ff2:	2002      	movs	r0, #2
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009ff4:	f88d 5005 	strb.w	r5, [sp, #5]
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 8009ff8:	f000 fc62 	bl	800a8c0 <readfromspi>
    return regval ;
 8009ffc:	f89d 5000 	ldrb.w	r5, [sp]
    dwt_write16bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);

    if (mode & DWT_START_RX_DELAYED) // check for errors
    {
        temp1 = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read 1 byte at offset 3 to get the 4th byte out of 5
        if ((temp1 & (SYS_STATUS_HPDWARN >> 24)) != 0) // if delay has passed do immediate RX on unless DWT_IDLE_ON_DLY_ERR is true
 800a000:	f015 0508 	ands.w	r5, r5, #8
 800a004:	d115      	bne.n	800a032 <dwt_rxenable+0x7a>
            return DWT_ERROR; // return warning indication
        }
    }

    return DWT_SUCCESS;
} // end dwt_rxenable()
 800a006:	4628      	mov	r0, r5
 800a008:	b003      	add	sp, #12
 800a00a:	bd30      	pop	{r4, r5, pc}
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 800a00c:	218d      	movs	r1, #141	; 0x8d
 800a00e:	f88d 1004 	strb.w	r1, [sp, #4]
    buffer[1] = regval >> 8 ;
 800a012:	2001      	movs	r0, #1
    writetospi(cnt,header,length,buffer);
 800a014:	466b      	mov	r3, sp
 800a016:	2202      	movs	r2, #2
 800a018:	a901      	add	r1, sp, #4
    buffer[0] = regval & 0xFF;
 800a01a:	f88d 5000 	strb.w	r5, [sp]
    buffer[1] = regval >> 8 ;
 800a01e:	f88d 0001 	strb.w	r0, [sp, #1]
    writetospi(cnt,header,length,buffer);
 800a022:	f000 fc33 	bl	800a88c <writetospi>
} // end dwt_rxenable()
 800a026:	4628      	mov	r0, r5
 800a028:	b003      	add	sp, #12
 800a02a:	bd30      	pop	{r4, r5, pc}
        dwt_syncrxbufptrs();
 800a02c:	f7ff ff66 	bl	8009efc <dwt_syncrxbufptrs>
 800a030:	e7c7      	b.n	8009fc2 <dwt_rxenable+0xa>
            dwt_forcetrxoff(); // turn the delayed receive off
 800a032:	f7ff ff8b 	bl	8009f4c <dwt_forcetrxoff>
            if((mode & DWT_IDLE_ON_DLY_ERR) == 0) // if DWT_IDLE_ON_DLY_ERR not set then re-enable receiver
 800a036:	f014 0102 	ands.w	r1, r4, #2
 800a03a:	d002      	beq.n	800a042 <dwt_rxenable+0x8a>
            return DWT_ERROR; // return warning indication
 800a03c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800a040:	e7e1      	b.n	800a006 <dwt_rxenable+0x4e>
    buffer[1] = regval >> 8 ;
 800a042:	2001      	movs	r0, #1
 800a044:	f88d 0005 	strb.w	r0, [sp, #5]
    dwt_writetodevice(regFileID,regOffset,2,buffer);
 800a048:	ab01      	add	r3, sp, #4
 800a04a:	2202      	movs	r2, #2
 800a04c:	200d      	movs	r0, #13
    buffer[0] = regval & 0xFF;
 800a04e:	f88d 1004 	strb.w	r1, [sp, #4]
            return DWT_ERROR; // return warning indication
 800a052:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    dwt_writetodevice(regFileID,regOffset,2,buffer);
 800a056:	f7ff fb3f 	bl	80096d8 <dwt_writetodevice>
} // end dwt_write16bitoffsetreg()
 800a05a:	e7d4      	b.n	800a006 <dwt_rxenable+0x4e>

0800a05c <dwt_setrxtimeout>:
 * output parameters
 *
 * no return value
 */
void dwt_setrxtimeout(uint16 time)
{
 800a05c:	b570      	push	{r4, r5, r6, lr}
 800a05e:	b082      	sub	sp, #8
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800a060:	2344      	movs	r3, #68	; 0x44
 800a062:	f88d 3004 	strb.w	r3, [sp, #4]
{
 800a066:	4604      	mov	r4, r0
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800a068:	2603      	movs	r6, #3
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 800a06a:	466b      	mov	r3, sp
 800a06c:	2201      	movs	r2, #1
 800a06e:	a901      	add	r1, sp, #4
 800a070:	2002      	movs	r0, #2
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800a072:	f88d 6005 	strb.w	r6, [sp, #5]
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 800a076:	f000 fc23 	bl	800a8c0 <readfromspi>
    return regval ;
 800a07a:	f89d 5000 	ldrb.w	r5, [sp]
    uint8 temp ;

    temp = dwt_read8bitoffsetreg(SYS_CFG_ID, 3); // Read at offset 3 to get the upper byte only

    if(time > 0)
 800a07e:	b324      	cbz	r4, 800a0ca <dwt_setrxtimeout+0x6e>
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 800a080:	238c      	movs	r3, #140	; 0x8c
    buffer[0] = regval & 0xFF;
 800a082:	f88d 4000 	strb.w	r4, [sp]
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 800a086:	f88d 3004 	strb.w	r3, [sp, #4]
    writetospi(cnt,header,length,buffer);
 800a08a:	a901      	add	r1, sp, #4
 800a08c:	466b      	mov	r3, sp
 800a08e:	2202      	movs	r2, #2
    buffer[1] = regval >> 8 ;
 800a090:	0a24      	lsrs	r4, r4, #8
    writetospi(cnt,header,length,buffer);
 800a092:	2001      	movs	r0, #1
    buffer[1] = regval >> 8 ;
 800a094:	f88d 4001 	strb.w	r4, [sp, #1]
    writetospi(cnt,header,length,buffer);
 800a098:	f000 fbf8 	bl	800a88c <writetospi>
    {
        dwt_write16bitoffsetreg(RX_FWTO_ID, RX_FWTO_OFFSET, time) ;

        temp |= (uint8)(SYS_CFG_RXWTOE>>24); // Shift RXWTOE mask as we read the upper byte only
        // OR in 32bit value (1 bit set), I know this is in high byte.
        pdw1000local->sysCFGreg |= SYS_CFG_RXWTOE;
 800a09c:	4b10      	ldr	r3, [pc, #64]	; (800a0e0 <dwt_setrxtimeout+0x84>)
 800a09e:	6818      	ldr	r0, [r3, #0]
 800a0a0:	6902      	ldr	r2, [r0, #16]
        temp |= (uint8)(SYS_CFG_RXWTOE>>24); // Shift RXWTOE mask as we read the upper byte only
 800a0a2:	f045 0510 	orr.w	r5, r5, #16
    writetospi(cnt,header,length,buffer);
 800a0a6:	466b      	mov	r3, sp
 800a0a8:	a901      	add	r1, sp, #4
        pdw1000local->sysCFGreg |= SYS_CFG_RXWTOE;
 800a0aa:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    }
    else
    {
        temp &= ~((uint8)(SYS_CFG_RXWTOE>>24)); // Shift RXWTOE mask as we read the upper byte only
        // AND in inverted 32bit value (1 bit clear), I know this is in high byte.
        pdw1000local->sysCFGreg &= ~(SYS_CFG_RXWTOE);
 800a0ae:	6102      	str	r2, [r0, #16]
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800a0b0:	22c4      	movs	r2, #196	; 0xc4
 800a0b2:	f88d 2004 	strb.w	r2, [sp, #4]
    writetospi(cnt,header,length,buffer);
 800a0b6:	2002      	movs	r0, #2
 800a0b8:	2201      	movs	r2, #1
 800a0ba:	f88d 5000 	strb.w	r5, [sp]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800a0be:	f88d 6005 	strb.w	r6, [sp, #5]
    writetospi(cnt,header,length,buffer);
 800a0c2:	f000 fbe3 	bl	800a88c <writetospi>

        dwt_write8bitoffsetreg(SYS_CFG_ID, 3, temp); // Write at offset 3 to write the upper byte only
    }

} // end dwt_setrxtimeout()
 800a0c6:	b002      	add	sp, #8
 800a0c8:	bd70      	pop	{r4, r5, r6, pc}
        pdw1000local->sysCFGreg &= ~(SYS_CFG_RXWTOE);
 800a0ca:	4b05      	ldr	r3, [pc, #20]	; (800a0e0 <dwt_setrxtimeout+0x84>)
 800a0cc:	6818      	ldr	r0, [r3, #0]
 800a0ce:	6902      	ldr	r2, [r0, #16]
        temp &= ~((uint8)(SYS_CFG_RXWTOE>>24)); // Shift RXWTOE mask as we read the upper byte only
 800a0d0:	f025 0510 	bic.w	r5, r5, #16
    writetospi(cnt,header,length,buffer);
 800a0d4:	466b      	mov	r3, sp
 800a0d6:	a901      	add	r1, sp, #4
        pdw1000local->sysCFGreg &= ~(SYS_CFG_RXWTOE);
 800a0d8:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800a0dc:	e7e7      	b.n	800a0ae <dwt_setrxtimeout+0x52>
 800a0de:	bf00      	nop
 800a0e0:	200002ec 	.word	0x200002ec

0800a0e4 <dwt_setinterrupt>:
 * output parameters
 *
 * no return value
 */
void dwt_setinterrupt(uint32 bitmask, uint8 operation)
{
 800a0e4:	b570      	push	{r4, r5, r6, lr}
 800a0e6:	460c      	mov	r4, r1
 800a0e8:	4606      	mov	r6, r0
    decaIrqStatus_t stat ;
    uint32 mask ;

    // Need to beware of interrupts occurring in the middle of following read modify write cycle
    stat = decamutexon() ;
 800a0ea:	f000 fbcb 	bl	800a884 <decamutexon>

    if(operation == 2)
 800a0ee:	2c02      	cmp	r4, #2
    stat = decamutexon() ;
 800a0f0:	4605      	mov	r5, r0
    if(operation == 2)
 800a0f2:	d012      	beq.n	800a11a <dwt_setinterrupt+0x36>
    {
        dwt_write32bitreg(SYS_MASK_ID, bitmask) ; // New value
    }
    else
    {
        mask = dwt_read32bitreg(SYS_MASK_ID) ; // Read register
 800a0f4:	2100      	movs	r1, #0
 800a0f6:	200e      	movs	r0, #14
 800a0f8:	f7ff fb1c 	bl	8009734 <dwt_read32bitoffsetreg>
        if(operation == 1)
 800a0fc:	2c01      	cmp	r4, #1
        {
            mask |= bitmask ;
 800a0fe:	bf0c      	ite	eq
 800a100:	ea40 0206 	orreq.w	r2, r0, r6
        }
        else
        {
            mask &= ~bitmask ; // Clear the bit
 800a104:	ea20 0206 	bicne.w	r2, r0, r6
        }
        dwt_write32bitreg(SYS_MASK_ID, mask) ; // New value
 800a108:	2100      	movs	r1, #0
 800a10a:	200e      	movs	r0, #14
 800a10c:	f7ff fb9a 	bl	8009844 <dwt_write32bitoffsetreg>
    }

    decamutexoff(stat) ;
 800a110:	4628      	mov	r0, r5
}
 800a112:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    decamutexoff(stat) ;
 800a116:	f000 bbb7 	b.w	800a888 <decamutexoff>
        dwt_write32bitreg(SYS_MASK_ID, bitmask) ; // New value
 800a11a:	4632      	mov	r2, r6
 800a11c:	200e      	movs	r0, #14
 800a11e:	2100      	movs	r1, #0
 800a120:	f7ff fb90 	bl	8009844 <dwt_write32bitoffsetreg>
    decamutexoff(stat) ;
 800a124:	4628      	mov	r0, r5
}
 800a126:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    decamutexoff(stat) ;
 800a12a:	f000 bbad 	b.w	800a888 <decamutexoff>
 800a12e:	bf00      	nop

0800a130 <dwt_rxreset>:
 * output parameters
 *
 * no return value
 */
void dwt_rxreset(void)
{
 800a130:	b530      	push	{r4, r5, lr}
 800a132:	b083      	sub	sp, #12
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800a134:	2403      	movs	r4, #3
 800a136:	22e0      	movs	r2, #224	; 0xe0
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800a138:	25f6      	movs	r5, #246	; 0xf6
    writetospi(cnt,header,length,buffer);
 800a13a:	eb0d 0304 	add.w	r3, sp, r4
 800a13e:	f88d 2003 	strb.w	r2, [sp, #3]
 800a142:	a901      	add	r1, sp, #4
 800a144:	2201      	movs	r2, #1
 800a146:	2002      	movs	r0, #2
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800a148:	f88d 5004 	strb.w	r5, [sp, #4]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800a14c:	f88d 4005 	strb.w	r4, [sp, #5]
    writetospi(cnt,header,length,buffer);
 800a150:	f000 fb9c 	bl	800a88c <writetospi>
    // Set RX reset
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_RX);

    // Clear RX reset
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
 800a154:	22f0      	movs	r2, #240	; 0xf0
 800a156:	f88d 2003 	strb.w	r2, [sp, #3]
    writetospi(cnt,header,length,buffer);
 800a15a:	eb0d 0304 	add.w	r3, sp, r4
 800a15e:	a901      	add	r1, sp, #4
 800a160:	2201      	movs	r2, #1
 800a162:	2002      	movs	r0, #2
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800a164:	f88d 5004 	strb.w	r5, [sp, #4]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800a168:	f88d 4005 	strb.w	r4, [sp, #5]
    writetospi(cnt,header,length,buffer);
 800a16c:	f000 fb8e 	bl	800a88c <writetospi>
}
 800a170:	b003      	add	sp, #12
 800a172:	bd30      	pop	{r4, r5, pc}

0800a174 <dwt_isr>:
{
 800a174:	b570      	push	{r4, r5, r6, lr}
    uint32 status = pdw1000local->cbData.status = dwt_read32bitreg(SYS_STATUS_ID); // Read status register low 32bits
 800a176:	4e55      	ldr	r6, [pc, #340]	; (800a2cc <dwt_isr+0x158>)
{
 800a178:	b082      	sub	sp, #8
    uint32 status = pdw1000local->cbData.status = dwt_read32bitreg(SYS_STATUS_ID); // Read status register low 32bits
 800a17a:	2100      	movs	r1, #0
 800a17c:	200f      	movs	r0, #15
 800a17e:	6835      	ldr	r5, [r6, #0]
 800a180:	f7ff fad8 	bl	8009734 <dwt_read32bitoffsetreg>
 800a184:	61e8      	str	r0, [r5, #28]
    if(status & SYS_STATUS_RXFCG)
 800a186:	0445      	lsls	r5, r0, #17
    uint32 status = pdw1000local->cbData.status = dwt_read32bitreg(SYS_STATUS_ID); // Read status register low 32bits
 800a188:	4604      	mov	r4, r0
    if(status & SYS_STATUS_RXFCG)
 800a18a:	d409      	bmi.n	800a1a0 <dwt_isr+0x2c>
    if(status & SYS_STATUS_TXFRS)
 800a18c:	0622      	lsls	r2, r4, #24
 800a18e:	d44c      	bmi.n	800a22a <dwt_isr+0xb6>
    if(status & SYS_STATUS_ALL_RX_TO)
 800a190:	f414 1f08 	tst.w	r4, #2228224	; 0x220000
 800a194:	d160      	bne.n	800a258 <dwt_isr+0xe4>
    if(status & SYS_STATUS_ALL_RX_ERR)
 800a196:	4a4e      	ldr	r2, [pc, #312]	; (800a2d0 <dwt_isr+0x15c>)
 800a198:	4214      	tst	r4, r2
 800a19a:	d173      	bne.n	800a284 <dwt_isr+0x110>
}
 800a19c:	b002      	add	sp, #8
 800a19e:	bd70      	pop	{r4, r5, r6, pc}
        dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_GOOD); // Clear all receive status bits
 800a1a0:	f44f 42de 	mov.w	r2, #28416	; 0x6f00
 800a1a4:	2100      	movs	r1, #0
 800a1a6:	200f      	movs	r0, #15
 800a1a8:	f7ff fb4c 	bl	8009844 <dwt_write32bitoffsetreg>
        pdw1000local->cbData.rx_flags = 0;
 800a1ac:	6833      	ldr	r3, [r6, #0]
 800a1ae:	2100      	movs	r1, #0
 800a1b0:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24
        finfo16 = dwt_read16bitoffsetreg(RX_FINFO_ID, RX_FINFO_OFFSET);
 800a1b4:	2010      	movs	r0, #16
 800a1b6:	f7ff faed 	bl	8009794 <dwt_read16bitoffsetreg>
        if(pdw1000local->longFrames == 0)
 800a1ba:	6833      	ldr	r3, [r6, #0]
 800a1bc:	7a9a      	ldrb	r2, [r3, #10]
 800a1be:	2a00      	cmp	r2, #0
 800a1c0:	d075      	beq.n	800a2ae <dwt_isr+0x13a>
        len = finfo16 & RX_FINFO_RXFL_MASK_1023;
 800a1c2:	f3c0 0209 	ubfx	r2, r0, #0, #10
        if(finfo16 & RX_FINFO_RNG)
 800a1c6:	0400      	lsls	r0, r0, #16
        pdw1000local->cbData.datalength = len;
 800a1c8:	841a      	strh	r2, [r3, #32]
        if(finfo16 & RX_FINFO_RNG)
 800a1ca:	d505      	bpl.n	800a1d8 <dwt_isr+0x64>
            pdw1000local->cbData.rx_flags |= DWT_CB_DATA_RX_FLAG_RNG;
 800a1cc:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800a1d0:	f042 0201 	orr.w	r2, r2, #1
 800a1d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 800a1d8:	2211      	movs	r2, #17
 800a1da:	f88d 2004 	strb.w	r2, [sp, #4]
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 800a1de:	a901      	add	r1, sp, #4
 800a1e0:	3322      	adds	r3, #34	; 0x22
 800a1e2:	2202      	movs	r2, #2
 800a1e4:	2001      	movs	r0, #1
 800a1e6:	f000 fb6b 	bl	800a8c0 <readfromspi>
        if((status & SYS_STATUS_AAT) && ((pdw1000local->cbData.fctrl[0] & FCTRL_ACK_REQ_MASK) == 0))
 800a1ea:	0721      	lsls	r1, r4, #28
 800a1ec:	6830      	ldr	r0, [r6, #0]
 800a1ee:	d504      	bpl.n	800a1fa <dwt_isr+0x86>
 800a1f0:	f890 1022 	ldrb.w	r1, [r0, #34]	; 0x22
 800a1f4:	f011 0520 	ands.w	r5, r1, #32
 800a1f8:	d05c      	beq.n	800a2b4 <dwt_isr+0x140>
        if(pdw1000local->cbRxOk != NULL)
 800a1fa:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800a1fc:	b113      	cbz	r3, 800a204 <dwt_isr+0x90>
            pdw1000local->cbRxOk(&pdw1000local->cbData);
 800a1fe:	301c      	adds	r0, #28
 800a200:	4798      	blx	r3
        if (pdw1000local->dblbuffon)
 800a202:	6830      	ldr	r0, [r6, #0]
 800a204:	7d03      	ldrb	r3, [r0, #20]
 800a206:	2b00      	cmp	r3, #0
 800a208:	d0c0      	beq.n	800a18c <dwt_isr+0x18>
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800a20a:	23cd      	movs	r3, #205	; 0xcd
 800a20c:	f88d 3004 	strb.w	r3, [sp, #4]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800a210:	2303      	movs	r3, #3
 800a212:	2201      	movs	r2, #1
 800a214:	f88d 3005 	strb.w	r3, [sp, #5]
    writetospi(cnt,header,length,buffer);
 800a218:	a901      	add	r1, sp, #4
 800a21a:	446b      	add	r3, sp
 800a21c:	2002      	movs	r0, #2
 800a21e:	f88d 2003 	strb.w	r2, [sp, #3]
 800a222:	f000 fb33 	bl	800a88c <writetospi>
    if(status & SYS_STATUS_TXFRS)
 800a226:	0622      	lsls	r2, r4, #24
 800a228:	d5b2      	bpl.n	800a190 <dwt_isr+0x1c>
        dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_TX); // Clear TX event bits
 800a22a:	200f      	movs	r0, #15
 800a22c:	22f8      	movs	r2, #248	; 0xf8
 800a22e:	2100      	movs	r1, #0
 800a230:	f7ff fb08 	bl	8009844 <dwt_write32bitoffsetreg>
        if((status & SYS_STATUS_AAT) && pdw1000local->wait4resp)
 800a234:	0723      	lsls	r3, r4, #28
 800a236:	6830      	ldr	r0, [r6, #0]
 800a238:	d506      	bpl.n	800a248 <dwt_isr+0xd4>
 800a23a:	7d43      	ldrb	r3, [r0, #21]
 800a23c:	b123      	cbz	r3, 800a248 <dwt_isr+0xd4>
            dwt_forcetrxoff(); // Turn the RX off
 800a23e:	f7ff fe85 	bl	8009f4c <dwt_forcetrxoff>
            dwt_rxreset(); // Reset in case we were late and a frame was already being received
 800a242:	f7ff ff75 	bl	800a130 <dwt_rxreset>
        if(pdw1000local->cbTxDone != NULL)
 800a246:	6830      	ldr	r0, [r6, #0]
 800a248:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d0a0      	beq.n	800a190 <dwt_isr+0x1c>
            pdw1000local->cbTxDone(&pdw1000local->cbData);
 800a24e:	301c      	adds	r0, #28
 800a250:	4798      	blx	r3
    if(status & SYS_STATUS_ALL_RX_TO)
 800a252:	f414 1f08 	tst.w	r4, #2228224	; 0x220000
 800a256:	d09e      	beq.n	800a196 <dwt_isr+0x22>
        dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXRFTO); // Clear RX timeout event bits
 800a258:	200f      	movs	r0, #15
 800a25a:	2100      	movs	r1, #0
 800a25c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800a260:	f7ff faf0 	bl	8009844 <dwt_write32bitoffsetreg>
        pdw1000local->wait4resp = 0;
 800a264:	6833      	ldr	r3, [r6, #0]
 800a266:	2200      	movs	r2, #0
 800a268:	755a      	strb	r2, [r3, #21]
        dwt_forcetrxoff();
 800a26a:	f7ff fe6f 	bl	8009f4c <dwt_forcetrxoff>
        dwt_rxreset();
 800a26e:	f7ff ff5f 	bl	800a130 <dwt_rxreset>
        if(pdw1000local->cbRxTo != NULL)
 800a272:	6830      	ldr	r0, [r6, #0]
 800a274:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800a276:	2b00      	cmp	r3, #0
 800a278:	d08d      	beq.n	800a196 <dwt_isr+0x22>
            pdw1000local->cbRxTo(&pdw1000local->cbData);
 800a27a:	301c      	adds	r0, #28
 800a27c:	4798      	blx	r3
    if(status & SYS_STATUS_ALL_RX_ERR)
 800a27e:	4a14      	ldr	r2, [pc, #80]	; (800a2d0 <dwt_isr+0x15c>)
 800a280:	4214      	tst	r4, r2
 800a282:	d08b      	beq.n	800a19c <dwt_isr+0x28>
        dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_ERR); // Clear RX error event bits
 800a284:	200f      	movs	r0, #15
 800a286:	2100      	movs	r1, #0
 800a288:	f7ff fadc 	bl	8009844 <dwt_write32bitoffsetreg>
        pdw1000local->wait4resp = 0;
 800a28c:	6833      	ldr	r3, [r6, #0]
 800a28e:	2200      	movs	r2, #0
 800a290:	755a      	strb	r2, [r3, #21]
        dwt_forcetrxoff();
 800a292:	f7ff fe5b 	bl	8009f4c <dwt_forcetrxoff>
        dwt_rxreset();
 800a296:	f7ff ff4b 	bl	800a130 <dwt_rxreset>
        if(pdw1000local->cbRxErr != NULL)
 800a29a:	6830      	ldr	r0, [r6, #0]
 800a29c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	f43f af7c 	beq.w	800a19c <dwt_isr+0x28>
            pdw1000local->cbRxErr(&pdw1000local->cbData);
 800a2a4:	301c      	adds	r0, #28
}
 800a2a6:	b002      	add	sp, #8
 800a2a8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
            pdw1000local->cbRxErr(&pdw1000local->cbData);
 800a2ac:	4718      	bx	r3
            len &= RX_FINFO_RXFLEN_MASK;
 800a2ae:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 800a2b2:	e788      	b.n	800a1c6 <dwt_isr+0x52>
            dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_AAT); // Clear AAT status bit in register
 800a2b4:	200f      	movs	r0, #15
 800a2b6:	2208      	movs	r2, #8
 800a2b8:	4629      	mov	r1, r5
 800a2ba:	f7ff fac3 	bl	8009844 <dwt_write32bitoffsetreg>
            pdw1000local->cbData.status &= ~SYS_STATUS_AAT; // Clear AAT status bit in callback data register copy
 800a2be:	6830      	ldr	r0, [r6, #0]
 800a2c0:	69c3      	ldr	r3, [r0, #28]
            pdw1000local->wait4resp = 0;
 800a2c2:	7545      	strb	r5, [r0, #21]
            pdw1000local->cbData.status &= ~SYS_STATUS_AAT; // Clear AAT status bit in callback data register copy
 800a2c4:	f023 0308 	bic.w	r3, r3, #8
 800a2c8:	61c3      	str	r3, [r0, #28]
            pdw1000local->wait4resp = 0;
 800a2ca:	e796      	b.n	800a1fa <dwt_isr+0x86>
 800a2cc:	200002ec 	.word	0x200002ec
 800a2d0:	24059000 	.word	0x24059000

0800a2d4 <dwt_softreset>:
 * output parameters
 *
 * no return value
 */
void dwt_softreset(void)
{
 800a2d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    _dwt_enableclocks(FORCE_SYS_XTI); // Set system clock to XTI
 800a2d6:	2000      	movs	r0, #0
{
 800a2d8:	b083      	sub	sp, #12
    _dwt_enableclocks(FORCE_SYS_XTI); // Set system clock to XTI
 800a2da:	f7ff fd1b 	bl	8009d14 <_dwt_enableclocks>
    writetospi(cnt,header,length,buffer);
 800a2de:	2202      	movs	r2, #2
    buffer[0] = regval & 0xFF;
 800a2e0:	2400      	movs	r4, #0
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800a2e2:	26f6      	movs	r6, #246	; 0xf6
    writetospi(cnt,header,length,buffer);
 800a2e4:	466b      	mov	r3, sp
 800a2e6:	a901      	add	r1, sp, #4
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800a2e8:	2504      	movs	r5, #4
    writetospi(cnt,header,length,buffer);
 800a2ea:	4610      	mov	r0, r2
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800a2ec:	f88d 5005 	strb.w	r5, [sp, #5]
    buffer[0] = regval & 0xFF;
 800a2f0:	f88d 4000 	strb.w	r4, [sp]
    buffer[1] = regval >> 8 ;
 800a2f4:	f88d 4001 	strb.w	r4, [sp, #1]
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800a2f8:	f88d 6004 	strb.w	r6, [sp, #4]
    writetospi(cnt,header,length,buffer);
 800a2fc:	f000 fac6 	bl	800a88c <writetospi>
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 800a300:	23ac      	movs	r3, #172	; 0xac
    writetospi(cnt,header,length,buffer);
 800a302:	eb0d 0105 	add.w	r1, sp, r5
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 800a306:	f88d 3004 	strb.w	r3, [sp, #4]
    writetospi(cnt,header,length,buffer);
 800a30a:	2202      	movs	r2, #2
 800a30c:	466b      	mov	r3, sp
 800a30e:	2001      	movs	r0, #1
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800a310:	2502      	movs	r5, #2
    buffer[0] = regval & 0xFF;
 800a312:	f88d 4000 	strb.w	r4, [sp]
    buffer[1] = regval >> 8 ;
 800a316:	f88d 4001 	strb.w	r4, [sp, #1]
    writetospi(cnt,header,length,buffer);
 800a31a:	f000 fab7 	bl	800a88c <writetospi>
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800a31e:	2006      	movs	r0, #6
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800a320:	27ec      	movs	r7, #236	; 0xec
    writetospi(cnt,header,length,buffer);
 800a322:	466b      	mov	r3, sp
 800a324:	a901      	add	r1, sp, #4
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800a326:	f88d 0005 	strb.w	r0, [sp, #5]
    writetospi(cnt,header,length,buffer);
 800a32a:	2201      	movs	r2, #1
 800a32c:	4628      	mov	r0, r5
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800a32e:	f88d 7004 	strb.w	r7, [sp, #4]
 800a332:	f88d 4000 	strb.w	r4, [sp]
    writetospi(cnt,header,length,buffer);
 800a336:	f000 faa9 	bl	800a88c <writetospi>
 800a33a:	466b      	mov	r3, sp
 800a33c:	a901      	add	r1, sp, #4
 800a33e:	2201      	movs	r2, #1
 800a340:	4628      	mov	r0, r5
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800a342:	f88d 7004 	strb.w	r7, [sp, #4]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800a346:	f88d 5005 	strb.w	r5, [sp, #5]
 800a34a:	f88d 4000 	strb.w	r4, [sp]
    writetospi(cnt,header,length,buffer);
 800a34e:	f000 fa9d 	bl	800a88c <writetospi>
 800a352:	466b      	mov	r3, sp
 800a354:	a901      	add	r1, sp, #4
 800a356:	2201      	movs	r2, #1
 800a358:	4628      	mov	r0, r5
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800a35a:	f88d 7004 	strb.w	r7, [sp, #4]
 800a35e:	f88d 5000 	strb.w	r5, [sp]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800a362:	f88d 5005 	strb.w	r5, [sp, #5]
 800a366:	2703      	movs	r7, #3
    writetospi(cnt,header,length,buffer);
 800a368:	f000 fa90 	bl	800a88c <writetospi>
 800a36c:	466b      	mov	r3, sp
 800a36e:	a901      	add	r1, sp, #4
 800a370:	2201      	movs	r2, #1
 800a372:	4628      	mov	r0, r5
 800a374:	f88d 4000 	strb.w	r4, [sp]
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800a378:	f88d 6004 	strb.w	r6, [sp, #4]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800a37c:	f88d 7005 	strb.w	r7, [sp, #5]
    writetospi(cnt,header,length,buffer);
 800a380:	f000 fa84 	bl	800a88c <writetospi>
    // Reset HIF, TX, RX and PMSC (set the reset bits)
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_ALL);

    // DW1000 needs a 10us sleep to let clk PLL lock after reset - the PLL will automatically lock after the reset
    // Could also have polled the PLL lock flag, but then the SPI needs to be < 3MHz !! So a simple delay is easier
    deca_sleep(1);
 800a384:	2001      	movs	r0, #1
 800a386:	f000 fa75 	bl	800a874 <deca_sleep>
    writetospi(cnt,header,length,buffer);
 800a38a:	466b      	mov	r3, sp
 800a38c:	a901      	add	r1, sp, #4
 800a38e:	4628      	mov	r0, r5
 800a390:	2201      	movs	r2, #1
 800a392:	25f0      	movs	r5, #240	; 0xf0
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800a394:	f88d 6004 	strb.w	r6, [sp, #4]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800a398:	f88d 7005 	strb.w	r7, [sp, #5]
 800a39c:	f88d 5000 	strb.w	r5, [sp]
    writetospi(cnt,header,length,buffer);
 800a3a0:	f000 fa74 	bl	800a88c <writetospi>

    // Clear the reset bits
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);

    pdw1000local->wait4resp = 0;
 800a3a4:	4b02      	ldr	r3, [pc, #8]	; (800a3b0 <dwt_softreset+0xdc>)
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	755c      	strb	r4, [r3, #21]
}
 800a3aa:	b003      	add	sp, #12
 800a3ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3ae:	bf00      	nop
 800a3b0:	200002ec 	.word	0x200002ec

0800a3b4 <dwt_initialise>:
{
 800a3b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    pdw1000local->dblbuffon = 0; // - set to 0 - meaning double buffer mode is off by default
 800a3b8:	4da0      	ldr	r5, [pc, #640]	; (800a63c <dwt_initialise+0x288>)
 800a3ba:	682b      	ldr	r3, [r5, #0]
 800a3bc:	2100      	movs	r1, #0
    pdw1000local->cbRxOk = NULL;
 800a3be:	e9c3 110a 	strd	r1, r1, [r3, #40]	; 0x28
    pdw1000local->cbRxErr = NULL;
 800a3c2:	e9c3 110c 	strd	r1, r1, [r3, #48]	; 0x30
    pdw1000local->dblbuffon = 0; // - set to 0 - meaning double buffer mode is off by default
 800a3c6:	6159      	str	r1, [r3, #20]
{
 800a3c8:	b083      	sub	sp, #12
 800a3ca:	4604      	mov	r4, r0
    return dwt_read32bitoffsetreg(DEV_ID_ID,0);
 800a3cc:	4608      	mov	r0, r1
 800a3ce:	f7ff f9b1 	bl	8009734 <dwt_read32bitoffsetreg>
    if (DWT_DEVICE_ID != device_id) // MP IC ONLY (i.e. DW1000) FOR THIS CODE
 800a3d2:	4b9b      	ldr	r3, [pc, #620]	; (800a640 <dwt_initialise+0x28c>)
 800a3d4:	4298      	cmp	r0, r3
 800a3d6:	f040 812e 	bne.w	800a636 <dwt_initialise+0x282>
    printk("device_id: %08x\n", device_id);
 800a3da:	4601      	mov	r1, r0
 800a3dc:	4899      	ldr	r0, [pc, #612]	; (800a644 <dwt_initialise+0x290>)
 800a3de:	f7f7 ff7b 	bl	80022d8 <printk>
    if(!(DWT_DW_WAKE_UP & config)) // Don't reset the device if DWT_DW_WAKE_UP bit is set, e.g. when calling this API after wake up
 800a3e2:	f014 0802 	ands.w	r8, r4, #2
 800a3e6:	f000 808c 	beq.w	800a502 <dwt_initialise+0x14e>
    if(!((DWT_DW_WAKE_UP & config) && ((DWT_READ_OTP_TMP | DWT_READ_OTP_BAT | DWT_READ_OTP_LID | DWT_READ_OTP_PID | DWT_DW_WUP_RD_OTPREV)& config)))
 800a3ea:	f014 00f8 	ands.w	r0, r4, #248	; 0xf8
 800a3ee:	f000 8101 	beq.w	800a5f4 <dwt_initialise+0x240>
    dwt_write8bitoffsetreg(EXT_SYNC_ID, EC_CTRL_OFFSET, EC_CTRL_PLLLCK);
 800a3f2:	2304      	movs	r3, #4
    writetospi(cnt,header,length,buffer);
 800a3f4:	2201      	movs	r2, #1
 800a3f6:	f88d 3000 	strb.w	r3, [sp]
 800a3fa:	466f      	mov	r7, sp
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 800a3fc:	23a4      	movs	r3, #164	; 0xa4
    writetospi(cnt,header,length,buffer);
 800a3fe:	ae01      	add	r6, sp, #4
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 800a400:	f88d 3004 	strb.w	r3, [sp, #4]
    writetospi(cnt,header,length,buffer);
 800a404:	4631      	mov	r1, r6
 800a406:	463b      	mov	r3, r7
 800a408:	4610      	mov	r0, r2
 800a40a:	f000 fa3f 	bl	800a88c <writetospi>
        if(dwt_read32bitoffsetreg(RF_CONF_ID, LDOTUNE) != LDOTUNE_DEFAULT)
 800a40e:	2130      	movs	r1, #48	; 0x30
 800a410:	2028      	movs	r0, #40	; 0x28
 800a412:	f7ff f98f 	bl	8009734 <dwt_read32bitoffsetreg>
 800a416:	f1b0 3f88 	cmp.w	r0, #2290649224	; 0x88888888
 800a41a:	d004      	beq.n	800a426 <dwt_initialise+0x72>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO;
 800a41c:	682a      	ldr	r2, [r5, #0]
 800a41e:	8ad3      	ldrh	r3, [r2, #22]
 800a420:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a424:	82d3      	strh	r3, [r2, #22]
    if((!(DWT_DW_WAKE_UP & config)) || ((DWT_DW_WAKE_UP & config) && (DWT_DW_WUP_RD_OTPREV & config)))
 800a426:	f004 030a 	and.w	r3, r4, #10
 800a42a:	2b0a      	cmp	r3, #10
 800a42c:	f000 80f9 	beq.w	800a622 <dwt_initialise+0x26e>
        pdw1000local->otprev = 0; // If OTP valuse are not used, if this API is called after DW1000 IC has been woken up
 800a430:	f8d5 9000 	ldr.w	r9, [r5]
 800a434:	2300      	movs	r3, #0
 800a436:	f889 300b 	strb.w	r3, [r9, #11]
    if(DWT_READ_OTP_PID & config)
 800a43a:	f014 0310 	ands.w	r3, r4, #16
 800a43e:	f040 8099 	bne.w	800a574 <dwt_initialise+0x1c0>
        pdw1000local->partID = 0;
 800a442:	f8c9 3000 	str.w	r3, [r9]
    if(DWT_READ_OTP_LID & config)
 800a446:	f014 0320 	ands.w	r3, r4, #32
 800a44a:	f040 809e 	bne.w	800a58a <dwt_initialise+0x1d6>
        pdw1000local->lotID = 0;
 800a44e:	f8c9 3004 	str.w	r3, [r9, #4]
    if(DWT_READ_OTP_BAT & config)
 800a452:	f014 0340 	ands.w	r3, r4, #64	; 0x40
 800a456:	f040 80a1 	bne.w	800a59c <dwt_initialise+0x1e8>
        pdw1000local->vBatP = 0;
 800a45a:	682a      	ldr	r2, [r5, #0]
 800a45c:	7213      	strb	r3, [r2, #8]
    if(DWT_READ_OTP_TMP & config)
 800a45e:	f014 0380 	ands.w	r3, r4, #128	; 0x80
 800a462:	f040 80a4 	bne.w	800a5ae <dwt_initialise+0x1fa>
        pdw1000local->tempP = 0;
 800a466:	682a      	ldr	r2, [r5, #0]
 800a468:	7253      	strb	r3, [r2, #9]
    if(!(DWT_DW_WAKE_UP & config))
 800a46a:	f1b8 0f00 	cmp.w	r8, #0
 800a46e:	f040 80a7 	bne.w	800a5c0 <dwt_initialise+0x20c>
        if(DWT_LOADUCODE & config)
 800a472:	07e1      	lsls	r1, r4, #31
 800a474:	f140 80ad 	bpl.w	800a5d2 <dwt_initialise+0x21e>
    _dwt_enableclocks(FORCE_LDE);
 800a478:	200e      	movs	r0, #14
 800a47a:	f7ff fc4b 	bl	8009d14 <_dwt_enableclocks>
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800a47e:	24ed      	movs	r4, #237	; 0xed
    writetospi(cnt,header,length,buffer);
 800a480:	2202      	movs	r2, #2
    buffer[1] = regval >> 8 ;
 800a482:	2180      	movs	r1, #128	; 0x80
    writetospi(cnt,header,length,buffer);
 800a484:	463b      	mov	r3, r7
 800a486:	4610      	mov	r0, r2
    buffer[1] = regval >> 8 ;
 800a488:	f88d 1001 	strb.w	r1, [sp, #1]
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800a48c:	f88d 4004 	strb.w	r4, [sp, #4]
    writetospi(cnt,header,length,buffer);
 800a490:	4631      	mov	r1, r6
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800a492:	2406      	movs	r4, #6
    buffer[0] = regval & 0xFF;
 800a494:	f88d 8000 	strb.w	r8, [sp]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800a498:	f88d 4005 	strb.w	r4, [sp, #5]
    writetospi(cnt,header,length,buffer);
 800a49c:	f000 f9f6 	bl	800a88c <writetospi>
    deca_sleep(1); // Allow time for code to upload (should take up to 120 us)
 800a4a0:	2001      	movs	r0, #1
 800a4a2:	f000 f9e7 	bl	800a874 <deca_sleep>
    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
 800a4a6:	2001      	movs	r0, #1
 800a4a8:	f7ff fc34 	bl	8009d14 <_dwt_enableclocks>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE; // microcode must be loaded at wake-up if loaded on initialisation
 800a4ac:	682a      	ldr	r2, [r5, #0]
 800a4ae:	8ad3      	ldrh	r3, [r2, #22]
 800a4b0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a4b4:	82d3      	strh	r3, [r2, #22]
    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
 800a4b6:	2001      	movs	r0, #1
 800a4b8:	f7ff fc2c 	bl	8009d14 <_dwt_enableclocks>
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800a4bc:	22ec      	movs	r2, #236	; 0xec
 800a4be:	f88d 2004 	strb.w	r2, [sp, #4]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800a4c2:	220a      	movs	r2, #10
 800a4c4:	2400      	movs	r4, #0
    writetospi(cnt,header,length,buffer);
 800a4c6:	463b      	mov	r3, r7
 800a4c8:	4631      	mov	r1, r6
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800a4ca:	f88d 2005 	strb.w	r2, [sp, #5]
    writetospi(cnt,header,length,buffer);
 800a4ce:	2002      	movs	r0, #2
 800a4d0:	2201      	movs	r2, #1
 800a4d2:	f88d 4000 	strb.w	r4, [sp]
 800a4d6:	f000 f9d9 	bl	800a88c <writetospi>
    pdw1000local->sysCFGreg = dwt_read32bitreg(SYS_CFG_ID) ; // Read sysconfig register
 800a4da:	4621      	mov	r1, r4
 800a4dc:	2004      	movs	r0, #4
 800a4de:	682e      	ldr	r6, [r5, #0]
 800a4e0:	f7ff f928 	bl	8009734 <dwt_read32bitoffsetreg>
    pdw1000local->longFrames = (pdw1000local->sysCFGreg & SYS_CFG_PHR_MODE_11) >> SYS_CFG_PHR_MODE_SHFT ; //configure longFrames
 800a4e4:	682d      	ldr	r5, [r5, #0]
    pdw1000local->sysCFGreg = dwt_read32bitreg(SYS_CFG_ID) ; // Read sysconfig register
 800a4e6:	6130      	str	r0, [r6, #16]
    pdw1000local->longFrames = (pdw1000local->sysCFGreg & SYS_CFG_PHR_MODE_11) >> SYS_CFG_PHR_MODE_SHFT ; //configure longFrames
 800a4e8:	8a6b      	ldrh	r3, [r5, #18]
 800a4ea:	f003 0303 	and.w	r3, r3, #3
    pdw1000local->txFCTRL = dwt_read32bitreg(TX_FCTRL_ID) ;
 800a4ee:	4621      	mov	r1, r4
    pdw1000local->longFrames = (pdw1000local->sysCFGreg & SYS_CFG_PHR_MODE_11) >> SYS_CFG_PHR_MODE_SHFT ; //configure longFrames
 800a4f0:	72ab      	strb	r3, [r5, #10]
    pdw1000local->txFCTRL = dwt_read32bitreg(TX_FCTRL_ID) ;
 800a4f2:	2008      	movs	r0, #8
 800a4f4:	f7ff f91e 	bl	8009734 <dwt_read32bitoffsetreg>
 800a4f8:	60e8      	str	r0, [r5, #12]
    return DWT_SUCCESS ;
 800a4fa:	4620      	mov	r0, r4
} // end dwt_initialise()
 800a4fc:	b003      	add	sp, #12
 800a4fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        dwt_softreset(); // Make sure the device is completely reset before starting initialisation
 800a502:	f7ff fee7 	bl	800a2d4 <dwt_softreset>
        _dwt_enableclocks(FORCE_SYS_XTI); // NOTE: set system clock to XTI - this is necessary to make sure the values read by _dwt_otpread are reliable
 800a506:	f04f 0904 	mov.w	r9, #4
 800a50a:	4640      	mov	r0, r8
 800a50c:	f7ff fc02 	bl	8009d14 <_dwt_enableclocks>
    writetospi(cnt,header,length,buffer);
 800a510:	466f      	mov	r7, sp
 800a512:	2201      	movs	r2, #1
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 800a514:	23a4      	movs	r3, #164	; 0xa4
    writetospi(cnt,header,length,buffer);
 800a516:	eb0d 0609 	add.w	r6, sp, r9
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 800a51a:	f88d 3004 	strb.w	r3, [sp, #4]
    writetospi(cnt,header,length,buffer);
 800a51e:	4631      	mov	r1, r6
 800a520:	463b      	mov	r3, r7
 800a522:	4610      	mov	r0, r2
 800a524:	f88d 9000 	strb.w	r9, [sp]
 800a528:	f000 f9b0 	bl	800a88c <writetospi>
        ldo_tune = _dwt_otpread(LDOTUNE_ADDRESS);
 800a52c:	4648      	mov	r0, r9
 800a52e:	f7ff f9bb 	bl	80098a8 <_dwt_otpread>
        if((ldo_tune & 0xFF) != 0)
 800a532:	b2c0      	uxtb	r0, r0
 800a534:	2800      	cmp	r0, #0
 800a536:	d160      	bne.n	800a5fa <dwt_initialise+0x246>
        otp_xtaltrim_and_rev = _dwt_otpread(XTRIM_ADDRESS) & 0xffff;        // Read 32 bit value, XTAL trim val is in low octet-0 (5 bits)
 800a538:	201e      	movs	r0, #30
 800a53a:	f7ff f9b5 	bl	80098a8 <_dwt_otpread>
        pdw1000local->otprev = (otp_xtaltrim_and_rev >> 8) & 0xff;          // OTP revision is the next byte
 800a53e:	682b      	ldr	r3, [r5, #0]
 800a540:	f3c0 2207 	ubfx	r2, r0, #8, #8
 800a544:	72da      	strb	r2, [r3, #11]
        if ((otp_xtaltrim_and_rev & 0x1F) == 0) // A value of 0 means that the crystal has not been trimmed
 800a546:	06c3      	lsls	r3, r0, #27
 800a548:	d14f      	bne.n	800a5ea <dwt_initialise+0x236>
 800a54a:	2070      	movs	r0, #112	; 0x70
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800a54c:	23eb      	movs	r3, #235	; 0xeb
 800a54e:	f88d 3004 	strb.w	r3, [sp, #4]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800a552:	230e      	movs	r3, #14
 800a554:	f88d 0000 	strb.w	r0, [sp]
 800a558:	f88d 3005 	strb.w	r3, [sp, #5]
    writetospi(cnt,header,length,buffer);
 800a55c:	2201      	movs	r2, #1
 800a55e:	463b      	mov	r3, r7
 800a560:	4631      	mov	r1, r6
 800a562:	2002      	movs	r0, #2
 800a564:	f000 f992 	bl	800a88c <writetospi>
    if(DWT_READ_OTP_PID & config)
 800a568:	f014 0310 	ands.w	r3, r4, #16
        pdw1000local->partID = _dwt_otpread(PARTID_ADDRESS);
 800a56c:	f8d5 9000 	ldr.w	r9, [r5]
    if(DWT_READ_OTP_PID & config)
 800a570:	f43f af67 	beq.w	800a442 <dwt_initialise+0x8e>
        pdw1000local->partID = _dwt_otpread(PARTID_ADDRESS);
 800a574:	2006      	movs	r0, #6
 800a576:	f7ff f997 	bl	80098a8 <_dwt_otpread>
    if(DWT_READ_OTP_LID & config)
 800a57a:	f014 0320 	ands.w	r3, r4, #32
        pdw1000local->partID = _dwt_otpread(PARTID_ADDRESS);
 800a57e:	f8c9 0000 	str.w	r0, [r9]
        pdw1000local->lotID = _dwt_otpread(LOTID_ADDRESS);
 800a582:	f8d5 9000 	ldr.w	r9, [r5]
    if(DWT_READ_OTP_LID & config)
 800a586:	f43f af62 	beq.w	800a44e <dwt_initialise+0x9a>
        pdw1000local->lotID = _dwt_otpread(LOTID_ADDRESS);
 800a58a:	2007      	movs	r0, #7
 800a58c:	f7ff f98c 	bl	80098a8 <_dwt_otpread>
    if(DWT_READ_OTP_BAT & config)
 800a590:	f014 0340 	ands.w	r3, r4, #64	; 0x40
        pdw1000local->lotID = _dwt_otpread(LOTID_ADDRESS);
 800a594:	f8c9 0004 	str.w	r0, [r9, #4]
    if(DWT_READ_OTP_BAT & config)
 800a598:	f43f af5f 	beq.w	800a45a <dwt_initialise+0xa6>
        pdw1000local->vBatP = _dwt_otpread(VBAT_ADDRESS) & 0xff;
 800a59c:	2008      	movs	r0, #8
 800a59e:	f7ff f983 	bl	80098a8 <_dwt_otpread>
 800a5a2:	682b      	ldr	r3, [r5, #0]
 800a5a4:	7218      	strb	r0, [r3, #8]
    if(DWT_READ_OTP_TMP & config)
 800a5a6:	f014 0380 	ands.w	r3, r4, #128	; 0x80
 800a5aa:	f43f af5c 	beq.w	800a466 <dwt_initialise+0xb2>
        pdw1000local->tempP = _dwt_otpread(VTEMP_ADDRESS) & 0xff;
 800a5ae:	2009      	movs	r0, #9
 800a5b0:	f7ff f97a 	bl	80098a8 <_dwt_otpread>
 800a5b4:	682b      	ldr	r3, [r5, #0]
 800a5b6:	7258      	strb	r0, [r3, #9]
    if(!(DWT_DW_WAKE_UP & config))
 800a5b8:	f1b8 0f00 	cmp.w	r8, #0
 800a5bc:	f43f af59 	beq.w	800a472 <dwt_initialise+0xbe>
        if((DWT_DW_WUP_NO_UCODE & config) == 0)
 800a5c0:	0762      	lsls	r2, r4, #29
 800a5c2:	f53f af78 	bmi.w	800a4b6 <dwt_initialise+0x102>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE;
 800a5c6:	682a      	ldr	r2, [r5, #0]
 800a5c8:	8ad3      	ldrh	r3, [r2, #22]
 800a5ca:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a5ce:	82d3      	strh	r3, [r2, #22]
 800a5d0:	e771      	b.n	800a4b6 <dwt_initialise+0x102>
            uint16 rega = dwt_read16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1) ;
 800a5d2:	2105      	movs	r1, #5
 800a5d4:	2036      	movs	r0, #54	; 0x36
 800a5d6:	f7ff f8dd 	bl	8009794 <dwt_read16bitoffsetreg>
            rega &= 0xFDFF ; // Clear LDERUN bit
 800a5da:	f420 7200 	bic.w	r2, r0, #512	; 0x200
            dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1, rega) ;
 800a5de:	b292      	uxth	r2, r2
 800a5e0:	2105      	movs	r1, #5
 800a5e2:	2036      	movs	r0, #54	; 0x36
 800a5e4:	f7ff f902 	bl	80097ec <dwt_write16bitoffsetreg>
 800a5e8:	e765      	b.n	800a4b6 <dwt_initialise+0x102>
 * no return value
 */
void dwt_setxtaltrim(uint8 value)
{
    // The 3 MSb in this 8-bit register must be kept to 0b011 to avoid any malfunction.
    uint8 reg_val = (3 << 5) | (value & FS_XTALT_MASK);
 800a5ea:	f000 001f 	and.w	r0, r0, #31
 800a5ee:	f040 0060 	orr.w	r0, r0, #96	; 0x60
 800a5f2:	e7ab      	b.n	800a54c <dwt_initialise+0x198>
        _dwt_enableclocks(FORCE_SYS_XTI); // NOTE: set system clock to XTI - this is necessary to make sure the values read by _dwt_otpread are reliable
 800a5f4:	f7ff fb8e 	bl	8009d14 <_dwt_enableclocks>
 800a5f8:	e6fb      	b.n	800a3f2 <dwt_initialise+0x3e>
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800a5fa:	23ed      	movs	r3, #237	; 0xed
 800a5fc:	f88d 3004 	strb.w	r3, [sp, #4]
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800a600:	2312      	movs	r3, #18
 800a602:	2002      	movs	r0, #2
 800a604:	f88d 3005 	strb.w	r3, [sp, #5]
    writetospi(cnt,header,length,buffer);
 800a608:	2201      	movs	r2, #1
 800a60a:	463b      	mov	r3, r7
 800a60c:	4631      	mov	r1, r6
 800a60e:	f88d 0000 	strb.w	r0, [sp]
 800a612:	f000 f93b 	bl	800a88c <writetospi>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO; // LDO tune must be kicked at wake-up
 800a616:	682a      	ldr	r2, [r5, #0]
 800a618:	8ad3      	ldrh	r3, [r2, #22]
 800a61a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a61e:	82d3      	strh	r3, [r2, #22]
 800a620:	e78a      	b.n	800a538 <dwt_initialise+0x184>
        otp_xtaltrim_and_rev = _dwt_otpread(XTRIM_ADDRESS) & 0xffff;        // Read 32 bit value, XTAL trim val is in low octet-0 (5 bits)
 800a622:	201e      	movs	r0, #30
 800a624:	f7ff f940 	bl	80098a8 <_dwt_otpread>
        pdw1000local->otprev = (otp_xtaltrim_and_rev >> 8) & 0xff;          // OTP revision is the next byte
 800a628:	f8d5 9000 	ldr.w	r9, [r5]
 800a62c:	f3c0 2007 	ubfx	r0, r0, #8, #8
 800a630:	f889 000b 	strb.w	r0, [r9, #11]
    if(!(DWT_DW_WAKE_UP & config))
 800a634:	e701      	b.n	800a43a <dwt_initialise+0x86>
        return DWT_ERROR ;
 800a636:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a63a:	e75f      	b.n	800a4fc <dwt_initialise+0x148>
 800a63c:	200002ec 	.word	0x200002ec
 800a640:	deca0130 	.word	0xdeca0130
 800a644:	08012104 	.word	0x08012104

0800a648 <dwt_irq_work_handler>:
    gpio_pin_interrupt_configure(ctx->irq_gpio, cfg->irq_pin, flags);
}

static void dwt_irq_work_handler(struct k_work *item)
{
    dwt_isr();
 800a648:	f7ff bd94 	b.w	800a174 <dwt_isr>

0800a64c <dwt_gpio_callback>:
    k_work_submit(&ctx->irq_cb_work);
 800a64c:	f101 000c 	add.w	r0, r1, #12
 800a650:	f003 baf6 	b.w	800dc40 <k_work_submit>

0800a654 <dw1000_init>:

    return 0;
}

static int dw1000_init(const struct device *dev)
{
 800a654:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    struct dw1000_dev_data *ctx = dev->data;
 800a658:	6904      	ldr	r4, [r0, #16]
    const struct dw1000_dev_config *cfg = dev->config;
 800a65a:	6845      	ldr	r5, [r0, #4]

    LOG_INF("Initialize DW1000 Transceiver");

    /* SPI config */
    ctx->spi_cfg_slow.operation = SPI_WORD_SET(8);
    ctx->spi_cfg_slow.frequency = DWT_SPI_SLOW_FREQ;
 800a65c:	4f82      	ldr	r7, [pc, #520]	; (800a868 <dw1000_init+0x214>)
 800a65e:	61e7      	str	r7, [r4, #28]
    ctx->spi_cfg_slow.operation = SPI_WORD_SET(8);
 800a660:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a664:	8422      	strh	r2, [r4, #32]
    ctx->spi_cfg_slow.slave = cfg->spi_slave;
 800a666:	f895 3020 	ldrb.w	r3, [r5, #32]

    ctx->spi_cfg_fast.operation = SPI_WORD_SET(8);
 800a66a:	85a2      	strh	r2, [r4, #44]	; 0x2c
    ctx->spi_cfg_fast.frequency = cfg->spi_freq;
 800a66c:	69ea      	ldr	r2, [r5, #28]
    ctx->spi_cfg_slow.slave = cfg->spi_slave;
 800a66e:	8463      	strh	r3, [r4, #34]	; 0x22
{
 800a670:	4606      	mov	r6, r0
    ctx->spi_cfg_fast.frequency = cfg->spi_freq;
 800a672:	62a2      	str	r2, [r4, #40]	; 0x28
    ctx->spi_cfg_fast.slave = cfg->spi_slave;

    ctx->spi = device_get_binding((char *)cfg->spi_port);
 800a674:	6928      	ldr	r0, [r5, #16]
    ctx->spi_cfg_fast.slave = cfg->spi_slave;
 800a676:	85e3      	strh	r3, [r4, #46]	; 0x2e
 800a678:	f002 fd32 	bl	800d0e0 <z_impl_device_get_binding>
    ctx->spi = device_get_binding((char *)cfg->spi_port);
 800a67c:	60a0      	str	r0, [r4, #8]
    if (!ctx->spi) {
 800a67e:	2800      	cmp	r0, #0
 800a680:	f000 80eb 	beq.w	800a85a <dw1000_init+0x206>
        return -EINVAL;
    }

#if DT_INST_SPI_DEV_HAS_CS_GPIOS(0)
    ctx->spi_cs.gpio_dev =
		device_get_binding((char *)cfg->spi_cs_port);
 800a684:	69a8      	ldr	r0, [r5, #24]
 800a686:	f002 fd2b 	bl	800d0e0 <z_impl_device_get_binding>
    ctx->spi_cs.gpio_dev =
 800a68a:	60e0      	str	r0, [r4, #12]
	if (!ctx->spi_cs.gpio_dev) {
 800a68c:	2800      	cmp	r0, #0
 800a68e:	f000 80e4 	beq.w	800a85a <dw1000_init+0x206>
		LOG_ERR("SPI CS port %s not found", cfg->spi_cs_port);
		return -EINVAL;
	}

	ctx->spi_cs.gpio_pin = cfg->spi_cs_pin;
 800a692:	7d2b      	ldrb	r3, [r5, #20]
 800a694:	7423      	strb	r3, [r4, #16]
	ctx->spi_cs.gpio_dt_flags = cfg->spi_cs_flags;
 800a696:	7d6b      	ldrb	r3, [r5, #21]
 800a698:	7463      	strb	r3, [r4, #17]
	ctx->spi_cfg_slow.cs = &ctx->spi_cs;
 800a69a:	f104 030c 	add.w	r3, r4, #12
 800a69e:	6263      	str	r3, [r4, #36]	; 0x24
	ctx->spi_cfg_fast.cs = &ctx->spi_cs;
 800a6a0:	6323      	str	r3, [r4, #48]	; 0x30
    ctx->spi_cfg_slow.frequency = freq;
 800a6a2:	4623      	mov	r3, r4
#endif

    dwt_set_spi_slow(ctx, DWT_SPI_SLOW_FREQ);

    /* Initialize IRQ GPIO */
    ctx->irq_gpio = device_get_binding((char *)cfg->irq_port);
 800a6a4:	6828      	ldr	r0, [r5, #0]
    ctx->spi_cfg_slow.frequency = freq;
 800a6a6:	f843 7f1c 	str.w	r7, [r3, #28]!
    ctx->spi_cfg = &ctx->spi_cfg_slow;
 800a6aa:	61a3      	str	r3, [r4, #24]
 800a6ac:	f002 fd18 	bl	800d0e0 <z_impl_device_get_binding>
    ctx->irq_gpio = device_get_binding((char *)cfg->irq_port);
 800a6b0:	6020      	str	r0, [r4, #0]
    if (!ctx->irq_gpio) {
 800a6b2:	2800      	cmp	r0, #0
 800a6b4:	f000 80d1 	beq.w	800a85a <dw1000_init+0x206>
        LOG_ERR("GPIO port %s not found", cfg->irq_port);
        return -EINVAL;
    }

    if (gpio_pin_configure(ctx->irq_gpio, cfg->irq_pin,
                           GPIO_INPUT | cfg->irq_flags)) {
 800a6b8:	f895 c005 	ldrb.w	ip, [r5, #5]
    if (gpio_pin_configure(ctx->irq_gpio, cfg->irq_pin,
 800a6bc:	7929      	ldrb	r1, [r5, #4]
 800a6be:	f44c 7880 	orr.w	r8, ip, #256	; 0x100
	struct gpio_driver_data *data =
 800a6c2:	6907      	ldr	r7, [r0, #16]
	const struct gpio_driver_api *api =
 800a6c4:	f8d0 e008 	ldr.w	lr, [r0, #8]
		data->invert |= (gpio_port_pins_t)BIT(pin);
 800a6c8:	683a      	ldr	r2, [r7, #0]
 800a6ca:	2301      	movs	r3, #1
 800a6cc:	408b      	lsls	r3, r1
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 800a6ce:	f01c 0f01 	tst.w	ip, #1
		data->invert |= (gpio_port_pins_t)BIT(pin);
 800a6d2:	bf14      	ite	ne
 800a6d4:	4313      	orrne	r3, r2
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 800a6d6:	ea22 0303 	biceq.w	r3, r2, r3
 800a6da:	603b      	str	r3, [r7, #0]
	return api->pin_configure(port, pin, flags);
 800a6dc:	4642      	mov	r2, r8
 800a6de:	f8de 3000 	ldr.w	r3, [lr]
 800a6e2:	4798      	blx	r3
 800a6e4:	2800      	cmp	r0, #0
 800a6e6:	f040 80b8 	bne.w	800a85a <dw1000_init+0x206>
        LOG_ERR("Unable to configure GPIO pin %u", cfg->irq_pin);
        return -EINVAL;
    }

    gpio_init_callback(&(ctx->gpio_cb), dwt_gpio_callback,
                       BIT(cfg->irq_pin));
 800a6ea:	792b      	ldrb	r3, [r5, #4]

    if (gpio_add_callback(ctx->irq_gpio, &(ctx->gpio_cb))) {
 800a6ec:	6820      	ldr	r0, [r4, #0]
	callback->handler = handler;
 800a6ee:	4a5f      	ldr	r2, [pc, #380]	; (800a86c <dw1000_init+0x218>)
                       BIT(cfg->irq_pin));
 800a6f0:	2701      	movs	r7, #1
 800a6f2:	fa07 f303 	lsl.w	r3, r7, r3
	callback->pin_mask = pin_mask;
 800a6f6:	63e3      	str	r3, [r4, #60]	; 0x3c
	if (api->manage_callback == NULL) {
 800a6f8:	6883      	ldr	r3, [r0, #8]
 800a6fa:	69db      	ldr	r3, [r3, #28]
	callback->handler = handler;
 800a6fc:	63a2      	str	r2, [r4, #56]	; 0x38
    gpio_init_callback(&(ctx->gpio_cb), dwt_gpio_callback,
 800a6fe:	f104 0134 	add.w	r1, r4, #52	; 0x34
	if (api->manage_callback == NULL) {
 800a702:	2b00      	cmp	r3, #0
 800a704:	f000 80a9 	beq.w	800a85a <dw1000_init+0x206>
	return api->manage_callback(port, callback, true);
 800a708:	463a      	mov	r2, r7
 800a70a:	4798      	blx	r3
    if (gpio_add_callback(ctx->irq_gpio, &(ctx->gpio_cb))) {
 800a70c:	2800      	cmp	r0, #0
 800a70e:	f040 80a4 	bne.w	800a85a <dw1000_init+0x206>
        LOG_ERR("Failed to add IRQ callback");
        return -EINVAL;
    }

    /* Initialize RESET GPIO */
    ctx->rst_gpio = device_get_binding(cfg->rst_port);
 800a712:	68a8      	ldr	r0, [r5, #8]
 800a714:	f002 fce4 	bl	800d0e0 <z_impl_device_get_binding>
 800a718:	6060      	str	r0, [r4, #4]
    if (ctx->rst_gpio == NULL) {
 800a71a:	2800      	cmp	r0, #0
 800a71c:	f000 80a0 	beq.w	800a860 <dw1000_init+0x20c>
        LOG_ERR("Could not get GPIO port for RESET");
        return -EIO;
    }

    if (gpio_pin_configure(ctx->rst_gpio, cfg->rst_pin,
                           GPIO_INPUT | cfg->rst_flags)) {
 800a720:	f895 c00d 	ldrb.w	ip, [r5, #13]
    if (gpio_pin_configure(ctx->rst_gpio, cfg->rst_pin,
 800a724:	7b29      	ldrb	r1, [r5, #12]
 800a726:	f44c 7880 	orr.w	r8, ip, #256	; 0x100
	struct gpio_driver_data *data =
 800a72a:	6903      	ldr	r3, [r0, #16]
	const struct gpio_driver_api *api =
 800a72c:	f8d0 e008 	ldr.w	lr, [r0, #8]
		data->invert |= (gpio_port_pins_t)BIT(pin);
 800a730:	681a      	ldr	r2, [r3, #0]
 800a732:	408f      	lsls	r7, r1
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 800a734:	f01c 0f01 	tst.w	ip, #1
		data->invert |= (gpio_port_pins_t)BIT(pin);
 800a738:	bf14      	ite	ne
 800a73a:	4317      	orrne	r7, r2
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 800a73c:	ea22 0707 	biceq.w	r7, r2, r7
 800a740:	601f      	str	r7, [r3, #0]
	return api->pin_configure(port, pin, flags);
 800a742:	4642      	mov	r2, r8
 800a744:	f8de 3000 	ldr.w	r3, [lr]
 800a748:	4798      	blx	r3
 800a74a:	4680      	mov	r8, r0
 800a74c:	2800      	cmp	r0, #0
 800a74e:	f040 8084 	bne.w	800a85a <dw1000_init+0x206>
#endif
#if defined(CONFIG_DW1000_STARTUP_READ_OTP_TMP)
    init_cfg |= DWT_READ_OTP_TMP;
#endif

    dwt_hw_reset(dev);
 800a752:	6877      	ldr	r7, [r6, #4]
 800a754:	f8d6 9010 	ldr.w	r9, [r6, #16]
    if (gpio_pin_configure(ctx->rst_gpio, cfg->rst_pin,
 800a758:	7b39      	ldrb	r1, [r7, #12]
 800a75a:	f8d9 0004 	ldr.w	r0, [r9, #4]
                           GPIO_OUTPUT_ACTIVE | cfg->rst_flags)) {
 800a75e:	7b7b      	ldrb	r3, [r7, #13]
	struct gpio_driver_data *data =
 800a760:	f8d0 e010 	ldr.w	lr, [r0, #16]
	const struct gpio_driver_api *api =
 800a764:	f8d0 a008 	ldr.w	sl, [r0, #8]
		data->invert |= (gpio_port_pins_t)BIT(pin);
 800a768:	f8de c000 	ldr.w	ip, [lr]
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
 800a76c:	07da      	lsls	r2, r3, #31
    if (gpio_pin_configure(ctx->rst_gpio, cfg->rst_pin,
 800a76e:	bf54      	ite	pl
 800a770:	f443 53d0 	orrpl.w	r3, r3, #6656	; 0x1a00
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
 800a774:	f483 53b0 	eormi.w	r3, r3, #5632	; 0x1600
		data->invert |= (gpio_port_pins_t)BIT(pin);
 800a778:	f04f 0b01 	mov.w	fp, #1
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
 800a77c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
		data->invert |= (gpio_port_pins_t)BIT(pin);
 800a780:	fa0b fb01 	lsl.w	fp, fp, r1
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 800a784:	07db      	lsls	r3, r3, #31
		data->invert |= (gpio_port_pins_t)BIT(pin);
 800a786:	bf4c      	ite	mi
 800a788:	ea4b 030c 	orrmi.w	r3, fp, ip
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 800a78c:	ea2c 030b 	bicpl.w	r3, ip, fp
 800a790:	f8ce 3000 	str.w	r3, [lr]
	return api->pin_configure(port, pin, flags);
 800a794:	f8da 3000 	ldr.w	r3, [sl]
 800a798:	4798      	blx	r3
 800a79a:	bb58      	cbnz	r0, 800a7f4 <dw1000_init+0x1a0>
	return z_impl_k_sleep(timeout);
 800a79c:	2100      	movs	r1, #0
 800a79e:	200a      	movs	r0, #10
 800a7a0:	f003 ff32 	bl	800e608 <z_impl_k_sleep>
    gpio_pin_set(ctx->rst_gpio, cfg->rst_pin, 0);
 800a7a4:	f8d9 0004 	ldr.w	r0, [r9, #4]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
 800a7a8:	7b3a      	ldrb	r2, [r7, #12]
 800a7aa:	6903      	ldr	r3, [r0, #16]
 800a7ac:	2101      	movs	r1, #1
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	4091      	lsls	r1, r2
 800a7b2:	4219      	tst	r1, r3
	return api->port_set_bits_raw(port, pins);
 800a7b4:	6883      	ldr	r3, [r0, #8]
 800a7b6:	bf14      	ite	ne
 800a7b8:	68db      	ldrne	r3, [r3, #12]
	return api->port_clear_bits_raw(port, pins);
 800a7ba:	691b      	ldreq	r3, [r3, #16]
 800a7bc:	4798      	blx	r3
 800a7be:	2100      	movs	r1, #0
 800a7c0:	2032      	movs	r0, #50	; 0x32
 800a7c2:	f003 ff21 	bl	800e608 <z_impl_k_sleep>
                           GPIO_INPUT | cfg->rst_flags)) {
 800a7c6:	7b7b      	ldrb	r3, [r7, #13]
    if (gpio_pin_configure(ctx->rst_gpio, cfg->rst_pin,
 800a7c8:	f8d9 0004 	ldr.w	r0, [r9, #4]
 800a7cc:	7b39      	ldrb	r1, [r7, #12]
 800a7ce:	f443 7280 	orr.w	r2, r3, #256	; 0x100
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 800a7d2:	07db      	lsls	r3, r3, #31
	const struct gpio_driver_api *api =
 800a7d4:	f8d0 e008 	ldr.w	lr, [r0, #8]
	struct gpio_driver_data *data =
 800a7d8:	f8d0 c010 	ldr.w	ip, [r0, #16]
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
 800a7dc:	d437      	bmi.n	800a84e <dw1000_init+0x1fa>
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
 800a7de:	f8dc 3000 	ldr.w	r3, [ip]
 800a7e2:	2701      	movs	r7, #1
 800a7e4:	408f      	lsls	r7, r1
 800a7e6:	ea23 0307 	bic.w	r3, r3, r7
 800a7ea:	f8cc 3000 	str.w	r3, [ip]
	return api->pin_configure(port, pin, flags);
 800a7ee:	f8de 3000 	ldr.w	r3, [lr]
 800a7f2:	4798      	blx	r3

    if (dwt_initialise(init_cfg) == DWT_ERROR) {
 800a7f4:	2001      	movs	r0, #1
 800a7f6:	f7ff fddd 	bl	800a3b4 <dwt_initialise>
 800a7fa:	3001      	adds	r0, #1
 800a7fc:	d030      	beq.n	800a860 <dw1000_init+0x20c>
    ctx->spi_cfg = &ctx->spi_cfg_fast;
 800a7fe:	f104 0328 	add.w	r3, r4, #40	; 0x28
 800a802:	61a3      	str	r3, [r4, #24]
        LOG_ERR("Failed to initialize DW1000");
        return -EIO;
    }

    dwt_set_spi_fast(ctx);
    dwt_configure(&ctx->phy_cfg);
 800a804:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a808:	f7ff f8b2 	bl	8009970 <dwt_configure>
    dwt_setrxantennadelay(cfg->rx_ant_delay);
 800a80c:	8ca8      	ldrh	r0, [r5, #36]	; 0x24
 800a80e:	f7fe fe91 	bl	8009534 <dwt_setrxantennadelay>
    dwt_settxantennadelay(cfg->tx_ant_delay);
 800a812:	8c68      	ldrh	r0, [r5, #34]	; 0x22
 800a814:	f7fe feaa 	bl	800956c <dwt_settxantennadelay>

    k_work_init(&ctx->irq_cb_work, dwt_irq_work_handler);
 800a818:	f104 0040 	add.w	r0, r4, #64	; 0x40
 800a81c:	4914      	ldr	r1, [pc, #80]	; (800a870 <dw1000_init+0x21c>)
 800a81e:	f003 f9e5 	bl	800dbec <k_work_init>
    gpio_pin_interrupt_configure(ctx->irq_gpio, cfg->irq_pin, flags);
 800a822:	6932      	ldr	r2, [r6, #16]
 800a824:	6873      	ldr	r3, [r6, #4]
 800a826:	6810      	ldr	r0, [r2, #0]
 800a828:	7919      	ldrb	r1, [r3, #4]
	const struct gpio_driver_api *api =
 800a82a:	6882      	ldr	r2, [r0, #8]
	    ((data->invert & (gpio_port_pins_t)BIT(pin)) != 0)) {
 800a82c:	6903      	ldr	r3, [r0, #16]
	return api->pin_interrupt_configure(port, pin, mode, trig);
 800a82e:	6994      	ldr	r4, [r2, #24]
	    ((data->invert & (gpio_port_pins_t)BIT(pin)) != 0)) {
 800a830:	681a      	ldr	r2, [r3, #0]
 800a832:	2301      	movs	r3, #1
 800a834:	408b      	lsls	r3, r1
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
 800a836:	4213      	tst	r3, r2
	return api->pin_interrupt_configure(port, pin, mode, trig);
 800a838:	bf0c      	ite	eq
 800a83a:	f44f 2380 	moveq.w	r3, #262144	; 0x40000
 800a83e:	f44f 3300 	movne.w	r3, #131072	; 0x20000
 800a842:	f44f 32a0 	mov.w	r2, #81920	; 0x14000
 800a846:	47a0      	blx	r4
    dwt_setup_int(dev, true);

    LOG_INF("DW1000 device initialized and configured");

    return 0;
}
 800a848:	4640      	mov	r0, r8
 800a84a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		data->invert |= (gpio_port_pins_t)BIT(pin);
 800a84e:	f8dc 7000 	ldr.w	r7, [ip]
 800a852:	2301      	movs	r3, #1
 800a854:	408b      	lsls	r3, r1
 800a856:	433b      	orrs	r3, r7
 800a858:	e7c7      	b.n	800a7ea <dw1000_init+0x196>
        return -EINVAL;
 800a85a:	f06f 0815 	mvn.w	r8, #21
 800a85e:	e7f3      	b.n	800a848 <dw1000_init+0x1f4>
        return -EIO;
 800a860:	f06f 0804 	mvn.w	r8, #4
 800a864:	e7f0      	b.n	800a848 <dw1000_init+0x1f4>
 800a866:	bf00      	nop
 800a868:	001e8480 	.word	0x001e8480
 800a86c:	0800a64d 	.word	0x0800a64d
 800a870:	0800a649 	.word	0x0800a649

0800a874 <deca_sleep>:
 * @return Zero if the requested time has elapsed or the number of milliseconds
 * left to sleep, if thread was woken up by \ref k_wakeup call.
 */
static inline int32_t k_msleep(int32_t ms)
{
	return k_sleep(Z_TIMEOUT_MS(ms));
 800a874:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
			return t * ((uint64_t)to_hz / from_hz);
 800a878:	210a      	movs	r1, #10
 800a87a:	fb80 0101 	smull	r0, r1, r0, r1
 800a87e:	f003 bec3 	b.w	800e608 <z_impl_k_sleep>
 800a882:	bf00      	nop

0800a884 <decamutexon>:
}
 800a884:	2000      	movs	r0, #0
 800a886:	4770      	bx	lr

0800a888 <decamutexoff>:
}
 800a888:	4770      	bx	lr
 800a88a:	bf00      	nop

0800a88c <writetospi>:
               uint32 bodyLength, const uint8 * bodyBuffer) {
 800a88c:	b530      	push	{r4, r5, lr}
 800a88e:	b087      	sub	sp, #28
    if (spi_write(ctx->spi, ctx->spi_cfg, &buf_set)) {
 800a890:	4c0a      	ldr	r4, [pc, #40]	; (800a8bc <writetospi+0x30>)
    struct spi_buf_set buf_set = {.buffers = buf, .count = 2};
 800a892:	ad02      	add	r5, sp, #8
 800a894:	9500      	str	r5, [sp, #0]
 800a896:	2502      	movs	r5, #2
    struct spi_buf buf[2] = {
 800a898:	e9cd 1002 	strd	r1, r0, [sp, #8]
 800a89c:	e9cd 3204 	strd	r3, r2, [sp, #16]
    if (spi_write(ctx->spi, ctx->spi_cfg, &buf_set)) {
 800a8a0:	68a0      	ldr	r0, [r4, #8]
 800a8a2:	69a1      	ldr	r1, [r4, #24]
    struct spi_buf_set buf_set = {.buffers = buf, .count = 2};
 800a8a4:	9501      	str	r5, [sp, #4]
 800a8a6:	6882      	ldr	r2, [r0, #8]
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	6814      	ldr	r4, [r2, #0]
 800a8ac:	466a      	mov	r2, sp
 800a8ae:	47a0      	blx	r4
        return -EIO;
 800a8b0:	2800      	cmp	r0, #0
}
 800a8b2:	bf18      	it	ne
 800a8b4:	f06f 0004 	mvnne.w	r0, #4
 800a8b8:	b007      	add	sp, #28
 800a8ba:	bd30      	pop	{r4, r5, pc}
 800a8bc:	200002f0 	.word	0x200002f0

0800a8c0 <readfromspi>:
                uint32 readLength, uint8 * readBuffer) {
 800a8c0:	b530      	push	{r4, r5, lr}
 800a8c2:	b08b      	sub	sp, #44	; 0x2c
    if (spi_transceive(ctx->spi, ctx->spi_cfg, &tx, &rx)) {
 800a8c4:	4c0e      	ldr	r4, [pc, #56]	; (800a900 <readfromspi+0x40>)
    struct spi_buf rx_buf[2] = {
 800a8c6:	9308      	str	r3, [sp, #32]
    const struct spi_buf_set rx = {
 800a8c8:	ad06      	add	r5, sp, #24
 800a8ca:	2302      	movs	r3, #2
 800a8cc:	e9cd 5304 	strd	r5, r3, [sp, #16]
    struct spi_buf rx_buf[2] = {
 800a8d0:	9209      	str	r2, [sp, #36]	; 0x24
 800a8d2:	2300      	movs	r3, #0
    const struct spi_buf_set tx = {
 800a8d4:	2201      	movs	r2, #1
    const struct spi_buf tx_buf = {
 800a8d6:	e9cd 1000 	strd	r1, r0, [sp]
    struct spi_buf rx_buf[2] = {
 800a8da:	9007      	str	r0, [sp, #28]
    if (spi_transceive(ctx->spi, ctx->spi_cfg, &tx, &rx)) {
 800a8dc:	69a1      	ldr	r1, [r4, #24]
 800a8de:	68a0      	ldr	r0, [r4, #8]
    const struct spi_buf_set tx = {
 800a8e0:	f8cd d008 	str.w	sp, [sp, #8]
 800a8e4:	9203      	str	r2, [sp, #12]
    struct spi_buf rx_buf[2] = {
 800a8e6:	9306      	str	r3, [sp, #24]
 800a8e8:	6882      	ldr	r2, [r0, #8]
 800a8ea:	ab04      	add	r3, sp, #16
 800a8ec:	6814      	ldr	r4, [r2, #0]
 800a8ee:	aa02      	add	r2, sp, #8
 800a8f0:	47a0      	blx	r4
        return -EIO;
 800a8f2:	2800      	cmp	r0, #0
}
 800a8f4:	bf18      	it	ne
 800a8f6:	f06f 0004 	mvnne.w	r0, #4
 800a8fa:	b00b      	add	sp, #44	; 0x2c
 800a8fc:	bd30      	pop	{r4, r5, pc}
 800a8fe:	bf00      	nop
 800a900:	200002f0 	.word	0x200002f0

0800a904 <LL_TIM_OC_SetCompareCH1>:
  WRITE_REG(TIMx->CCR1, CompareValue);
 800a904:	6341      	str	r1, [r0, #52]	; 0x34
}
 800a906:	4770      	bx	lr

0800a908 <LL_TIM_OC_SetCompareCH2>:
  WRITE_REG(TIMx->CCR2, CompareValue);
 800a908:	6381      	str	r1, [r0, #56]	; 0x38
}
 800a90a:	4770      	bx	lr

0800a90c <LL_TIM_OC_SetCompareCH3>:
  WRITE_REG(TIMx->CCR3, CompareValue);
 800a90c:	63c1      	str	r1, [r0, #60]	; 0x3c
}
 800a90e:	4770      	bx	lr

0800a910 <LL_TIM_OC_SetCompareCH4>:
  WRITE_REG(TIMx->CCR4, CompareValue);
 800a910:	6401      	str	r1, [r0, #64]	; 0x40
}
 800a912:	4770      	bx	lr

0800a914 <LL_TIM_OC_SetCompareCH5>:
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 800a914:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800a916:	6581      	str	r1, [r0, #88]	; 0x58
}
 800a918:	4770      	bx	lr
 800a91a:	bf00      	nop

0800a91c <LL_TIM_OC_SetCompareCH6>:
  WRITE_REG(TIMx->CCR6, CompareValue);
 800a91c:	65c1      	str	r1, [r0, #92]	; 0x5c
}
 800a91e:	4770      	bx	lr

0800a920 <LL_TIM_ClearFlag_CC1>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 800a920:	f06f 0302 	mvn.w	r3, #2
 800a924:	6103      	str	r3, [r0, #16]
}
 800a926:	4770      	bx	lr

0800a928 <LL_TIM_IsActiveFlag_CC1>:
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 800a928:	6900      	ldr	r0, [r0, #16]
}
 800a92a:	f3c0 0040 	ubfx	r0, r0, #1, #1
 800a92e:	4770      	bx	lr

0800a930 <LL_TIM_ClearFlag_CC2>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
 800a930:	f06f 0304 	mvn.w	r3, #4
 800a934:	6103      	str	r3, [r0, #16]
}
 800a936:	4770      	bx	lr

0800a938 <LL_TIM_IsActiveFlag_CC2>:
  return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL);
 800a938:	6900      	ldr	r0, [r0, #16]
}
 800a93a:	f3c0 0080 	ubfx	r0, r0, #2, #1
 800a93e:	4770      	bx	lr

0800a940 <LL_TIM_ClearFlag_CC3>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF));
 800a940:	f06f 0308 	mvn.w	r3, #8
 800a944:	6103      	str	r3, [r0, #16]
}
 800a946:	4770      	bx	lr

0800a948 <LL_TIM_IsActiveFlag_CC3>:
  return ((READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL);
 800a948:	6900      	ldr	r0, [r0, #16]
}
 800a94a:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 800a94e:	4770      	bx	lr

0800a950 <LL_TIM_ClearFlag_CC4>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
 800a950:	f06f 0310 	mvn.w	r3, #16
 800a954:	6103      	str	r3, [r0, #16]
}
 800a956:	4770      	bx	lr

0800a958 <LL_TIM_IsActiveFlag_CC4>:
  return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);
 800a958:	6900      	ldr	r0, [r0, #16]
}
 800a95a:	f3c0 1000 	ubfx	r0, r0, #4, #1
 800a95e:	4770      	bx	lr

0800a960 <LL_TIM_ClearFlag_CC5>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC5IF));
 800a960:	f46f 3380 	mvn.w	r3, #65536	; 0x10000
 800a964:	6103      	str	r3, [r0, #16]
}
 800a966:	4770      	bx	lr

0800a968 <LL_TIM_IsActiveFlag_CC5>:
  return ((READ_BIT(TIMx->SR, TIM_SR_CC5IF) == (TIM_SR_CC5IF)) ? 1UL : 0UL);
 800a968:	6900      	ldr	r0, [r0, #16]
}
 800a96a:	f3c0 4000 	ubfx	r0, r0, #16, #1
 800a96e:	4770      	bx	lr

0800a970 <LL_TIM_ClearFlag_CC6>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC6IF));
 800a970:	f46f 3300 	mvn.w	r3, #131072	; 0x20000
 800a974:	6103      	str	r3, [r0, #16]
}
 800a976:	4770      	bx	lr

0800a978 <LL_TIM_GenerateEvent_CC1>:
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_CC1(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_CC1G);
 800a978:	6943      	ldr	r3, [r0, #20]
 800a97a:	f043 0302 	orr.w	r3, r3, #2
 800a97e:	6143      	str	r3, [r0, #20]
}
 800a980:	4770      	bx	lr
 800a982:	bf00      	nop

0800a984 <ws2812_strip_update_channels>:
}
 800a984:	f06f 0085 	mvn.w	r0, #133	; 0x85
 800a988:	4770      	bx	lr
 800a98a:	bf00      	nop

0800a98c <ws2812_strip_update_rgb>:
                                   size_t num_pixels) {
 800a98c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    const struct ws2812_pwm_cfg *cfg = dev->config;
 800a990:	f8d0 9004 	ldr.w	r9, [r0, #4]
    overflow = size_mul_overflow(num_pixels, cfg->num_colors, &nbytes);
 800a994:	f899 5018 	ldrb.w	r5, [r9, #24]
	return __builtin_mul_overflow(a, b, result);
}

static inline bool size_mul_overflow(size_t a, size_t b, size_t *result)
{
	return __builtin_mul_overflow(a, b, result);
 800a998:	fba2 4305 	umull	r4, r3, r2, r5
 800a99c:	1e1e      	subs	r6, r3, #0
                                   size_t num_pixels) {
 800a99e:	b08f      	sub	sp, #60	; 0x3c
 800a9a0:	bf18      	it	ne
 800a9a2:	2601      	movne	r6, #1
 800a9a4:	9600      	str	r6, [sp, #0]
    return !overflow && (nbytes <= cfg->px_buf_size);
 800a9a6:	b9c3      	cbnz	r3, 800a9da <ws2812_strip_update_rgb+0x4e>
 800a9a8:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800a9ac:	429c      	cmp	r4, r3
 800a9ae:	d814      	bhi.n	800a9da <ws2812_strip_update_rgb+0x4e>
    uint8_t *px_buf = cfg->px_buf;
 800a9b0:	f8d9 8010 	ldr.w	r8, [r9, #16]
    for (i = 0; i < num_pixels; i++) {
 800a9b4:	46cb      	mov	fp, r9
 800a9b6:	b352      	cbz	r2, 800aa0e <ws2812_strip_update_rgb+0x82>
 800a9b8:	9f00      	ldr	r7, [sp, #0]
 800a9ba:	463e      	mov	r6, r7
        for (j = 0; j < cfg->num_colors; j++) {
 800a9bc:	b1f5      	cbz	r5, 800a9fc <ws2812_strip_update_rgb+0x70>
 800a9be:	2400      	movs	r4, #0
 800a9c0:	4623      	mov	r3, r4
            switch (cfg->color_mapping[j]) {
 800a9c2:	f8d9 501c 	ldr.w	r5, [r9, #28]
 800a9c6:	5ceb      	ldrb	r3, [r5, r3]
 800a9c8:	2b03      	cmp	r3, #3
 800a9ca:	f200 8102 	bhi.w	800abd2 <ws2812_strip_update_rgb+0x246>
 800a9ce:	e8df f013 	tbh	[pc, r3, lsl #1]
 800a9d2:	00ee      	.short	0x00ee
 800a9d4:	00e600ea 	.word	0x00e600ea
 800a9d8:	000a      	.short	0x000a
        return -ENOMEM;
 800a9da:	f06f 040b 	mvn.w	r4, #11
}
 800a9de:	4620      	mov	r0, r4
 800a9e0:	b00f      	add	sp, #60	; 0x3c
 800a9e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                    *px_buf = pixels->b;
 800a9e6:	78cb      	ldrb	r3, [r1, #3]
 800a9e8:	f888 3000 	strb.w	r3, [r8]
        for (j = 0; j < cfg->num_colors; j++) {
 800a9ec:	f899 5018 	ldrb.w	r5, [r9, #24]
 800a9f0:	3401      	adds	r4, #1
 800a9f2:	b2e3      	uxtb	r3, r4
 800a9f4:	429d      	cmp	r5, r3
            px_buf++;
 800a9f6:	f108 0801 	add.w	r8, r8, #1
        for (j = 0; j < cfg->num_colors; j++) {
 800a9fa:	d8e2      	bhi.n	800a9c2 <ws2812_strip_update_rgb+0x36>
    for (i = 0; i < num_pixels; i++) {
 800a9fc:	3601      	adds	r6, #1
 800a9fe:	42b2      	cmp	r2, r6
        pixels++;
 800aa00:	f101 0104 	add.w	r1, r1, #4
    for (i = 0; i < num_pixels; i++) {
 800aa04:	d1da      	bne.n	800a9bc <ws2812_strip_update_rgb+0x30>
 800aa06:	f8d0 b004 	ldr.w	fp, [r0, #4]
    uint8_t *buf = cfg->px_buf;
 800aa0a:	f8db 8010 	ldr.w	r8, [fp, #16]
    const struct pwm_stm32_config *pwm_cfg = cfg->pwm.dev->config;
 800aa0e:	f8db 2000 	ldr.w	r2, [fp]
    uint32_t channel = ch2ll[cfg->pwm.channel - 1u];
 800aa12:	4971      	ldr	r1, [pc, #452]	; (800abd8 <ws2812_strip_update_rgb+0x24c>)
    TIM_TypeDef *tim = pwm_cfg->timer;
 800aa14:	6852      	ldr	r2, [r2, #4]
 800aa16:	f8d0 a010 	ldr.w	sl, [r0, #16]
 800aa1a:	6814      	ldr	r4, [r2, #0]
    uint32_t channel = ch2ll[cfg->pwm.channel - 1u];
 800aa1c:	f8db 2004 	ldr.w	r2, [fp, #4]
 800aa20:	3a01      	subs	r2, #1
    LL_TIM_OC_StructInit(&oc_init);
 800aa22:	a806      	add	r0, sp, #24
    uint32_t channel = ch2ll[cfg->pwm.channel - 1u];
 800aa24:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
 800aa28:	9303      	str	r3, [sp, #12]
 800aa2a:	461d      	mov	r5, r3
    LL_TIM_OC_StructInit(&oc_init);
 800aa2c:	f7fe fb1a 	bl	8009064 <LL_TIM_OC_StructInit>
    if ((flags & PWM_POLARITY_MASK) == PWM_POLARITY_NORMAL) {
 800aa30:	f89b 100c 	ldrb.w	r1, [fp, #12]
        return LL_TIM_OCPOLARITY_HIGH;
 800aa34:	f011 0f01 	tst.w	r1, #1
 800aa38:	bf14      	ite	ne
 800aa3a:	2102      	movne	r1, #2
 800aa3c:	2100      	moveq	r1, #0
    oc_init.OCPolarity = get_polarity(cfg->pwm.flags);
 800aa3e:	910a      	str	r1, [sp, #40]	; 0x28
    oc_init.OCState = LL_TIM_OCSTATE_ENABLE;
 800aa40:	2360      	movs	r3, #96	; 0x60
 800aa42:	2101      	movs	r1, #1
 800aa44:	e9cd 3106 	strd	r3, r1, [sp, #24]
    if (LL_TIM_OC_Init(tim, channel, &oc_init) != SUCCESS) {
 800aa48:	aa06      	add	r2, sp, #24
 800aa4a:	4629      	mov	r1, r5
 800aa4c:	4620      	mov	r0, r4
 800aa4e:	f7fe fb13 	bl	8009078 <LL_TIM_OC_Init>
 800aa52:	4602      	mov	r2, r0
 800aa54:	2800      	cmp	r0, #0
 800aa56:	f040 80b9 	bne.w	800abcc <ws2812_strip_update_rgb+0x240>
	__asm__ volatile(
 800aa5a:	f04f 0110 	mov.w	r1, #16
 800aa5e:	f3ef 8311 	mrs	r3, BASEPRI
 800aa62:	f381 8812 	msr	BASEPRI_MAX, r1
 800aa66:	f3bf 8f6f 	isb	sy
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800aa6a:	6821      	ldr	r1, [r4, #0]
 800aa6c:	9304      	str	r3, [sp, #16]
 800aa6e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800aa72:	2d01      	cmp	r5, #1
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800aa74:	6021      	str	r1, [r4, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800aa76:	f000 809d 	beq.w	800abb4 <ws2812_strip_update_rgb+0x228>
 800aa7a:	2d04      	cmp	r5, #4
 800aa7c:	f000 809a 	beq.w	800abb4 <ws2812_strip_update_rgb+0x228>
 800aa80:	2d10      	cmp	r5, #16
 800aa82:	f000 8099 	beq.w	800abb8 <ws2812_strip_update_rgb+0x22c>
 800aa86:	2d40      	cmp	r5, #64	; 0x40
 800aa88:	f000 8094 	beq.w	800abb4 <ws2812_strip_update_rgb+0x228>
 800aa8c:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800aa90:	f000 8095 	beq.w	800abbe <ws2812_strip_update_rgb+0x232>
 800aa94:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800aa98:	f000 8091 	beq.w	800abbe <ws2812_strip_update_rgb+0x232>
 800aa9c:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800aaa0:	f000 8090 	beq.w	800abc4 <ws2812_strip_update_rgb+0x238>
 800aaa4:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
 800aaa8:	bf0c      	ite	eq
 800aaaa:	2108      	moveq	r1, #8
 800aaac:	f44f 6100 	movne.w	r1, #2048	; 0x800
 800aab0:	223c      	movs	r2, #60	; 0x3c
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800aab2:	f104 0018 	add.w	r0, r4, #24
    generate_timer_event[cfg->pwm.channel](tim);
 800aab6:	4d49      	ldr	r5, [pc, #292]	; (800abdc <ws2812_strip_update_rgb+0x250>)
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800aab8:	5886      	ldr	r6, [r0, r2]
 800aaba:	4331      	orrs	r1, r6
 800aabc:	5081      	str	r1, [r0, r2]
    LL_TIM_SetAutoReload(tim, ctx->pwm_period_cycles - 1u);
 800aabe:	f8da 2000 	ldr.w	r2, [sl]
 800aac2:	3a01      	subs	r2, #1
  WRITE_REG(TIMx->ARR, AutoReload);
 800aac4:	62e2      	str	r2, [r4, #44]	; 0x2c
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800aac6:	6962      	ldr	r2, [r4, #20]
 800aac8:	f042 0201 	orr.w	r2, r2, #1
 800aacc:	6162      	str	r2, [r4, #20]
    generate_timer_event[cfg->pwm.channel](tim);
 800aace:	f8db 2004 	ldr.w	r2, [fp, #4]
 800aad2:	4620      	mov	r0, r4
 800aad4:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800aad8:	4d41      	ldr	r5, [pc, #260]	; (800abe0 <ws2812_strip_update_rgb+0x254>)
 800aada:	4790      	blx	r2
    clear_timer_flag[cfg->pwm.channel](tim);
 800aadc:	4b41      	ldr	r3, [pc, #260]	; (800abe4 <ws2812_strip_update_rgb+0x258>)
 800aade:	f8db 2004 	ldr.w	r2, [fp, #4]
 800aae2:	4620      	mov	r0, r4
 800aae4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800aae8:	4790      	blx	r2
    for (size_t i = 0; i < cfg->px_buf_size; i++) {
 800aaea:	f8db 2014 	ldr.w	r2, [fp, #20]
 800aaee:	4b3e      	ldr	r3, [pc, #248]	; (800abe8 <ws2812_strip_update_rgb+0x25c>)
 800aaf0:	9302      	str	r3, [sp, #8]
 800aaf2:	b39a      	cbz	r2, 800ab5c <ws2812_strip_update_rgb+0x1d0>
 800aaf4:	f8cd 8004 	str.w	r8, [sp, #4]
 800aaf8:	f8dd 8000 	ldr.w	r8, [sp]
 800aafc:	f8cd 9014 	str.w	r9, [sp, #20]
 800ab00:	4699      	mov	r9, r3
        uint8_t tmp = *buf++;
 800ab02:	9b01      	ldr	r3, [sp, #4]
 800ab04:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ab08:	9301      	str	r3, [sp, #4]
 800ab0a:	2708      	movs	r7, #8
            set_timer_compare[cfg->pwm.channel - 1u](tim, value);
 800ab0c:	f8db 3004 	ldr.w	r3, [fp, #4]
                (tmp & 0x80) ? ctx->pwm_t1h_cycles : ctx->pwm_t0h_cycles;
 800ab10:	e9da 1201 	ldrd	r1, r2, [sl, #4]
            set_timer_compare[cfg->pwm.channel - 1u](tim, value);
 800ab14:	3b01      	subs	r3, #1
                (tmp & 0x80) ? ctx->pwm_t1h_cycles : ctx->pwm_t0h_cycles;
 800ab16:	f016 0f80 	tst.w	r6, #128	; 0x80
            set_timer_compare[cfg->pwm.channel - 1u](tim, value);
 800ab1a:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800ab1e:	bf18      	it	ne
 800ab20:	4611      	movne	r1, r2
 800ab22:	4620      	mov	r0, r4
 800ab24:	4798      	blx	r3
            while (!is_active_timer_flag[cfg->pwm.channel](tim));
 800ab26:	f8db 3004 	ldr.w	r3, [fp, #4]
 800ab2a:	4620      	mov	r0, r4
 800ab2c:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 800ab30:	4798      	blx	r3
 800ab32:	2800      	cmp	r0, #0
 800ab34:	d0f7      	beq.n	800ab26 <ws2812_strip_update_rgb+0x19a>
            clear_timer_flag[cfg->pwm.channel](tim);
 800ab36:	f8db 3004 	ldr.w	r3, [fp, #4]
 800ab3a:	4a2a      	ldr	r2, [pc, #168]	; (800abe4 <ws2812_strip_update_rgb+0x258>)
 800ab3c:	4620      	mov	r0, r4
 800ab3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ab42:	4798      	blx	r3
            tmp <<= 1;
 800ab44:	0076      	lsls	r6, r6, #1
        for(int j = 0; j < 8; j++) {
 800ab46:	3f01      	subs	r7, #1
            tmp <<= 1;
 800ab48:	b2f6      	uxtb	r6, r6
        for(int j = 0; j < 8; j++) {
 800ab4a:	d1df      	bne.n	800ab0c <ws2812_strip_update_rgb+0x180>
    for (size_t i = 0; i < cfg->px_buf_size; i++) {
 800ab4c:	f8db 2014 	ldr.w	r2, [fp, #20]
 800ab50:	f108 0801 	add.w	r8, r8, #1
 800ab54:	4590      	cmp	r8, r2
 800ab56:	d3d4      	bcc.n	800ab02 <ws2812_strip_update_rgb+0x176>
 800ab58:	f8dd 9014 	ldr.w	r9, [sp, #20]
    set_timer_compare[cfg->pwm.channel - 1u](tim, 0);
 800ab5c:	f8db 2004 	ldr.w	r2, [fp, #4]
 800ab60:	9b02      	ldr	r3, [sp, #8]
 800ab62:	3a01      	subs	r2, #1
 800ab64:	2100      	movs	r1, #0
 800ab66:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ab6a:	4620      	mov	r0, r4
 800ab6c:	4790      	blx	r2
    while (!is_active_timer_flag[cfg->pwm.channel](tim));
 800ab6e:	f8db 3004 	ldr.w	r3, [fp, #4]
 800ab72:	4620      	mov	r0, r4
 800ab74:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 800ab78:	4798      	blx	r3
 800ab7a:	2800      	cmp	r0, #0
 800ab7c:	d0f7      	beq.n	800ab6e <ws2812_strip_update_rgb+0x1e2>
  CLEAR_BIT(TIMx->CCER, Channels);
 800ab7e:	6a23      	ldr	r3, [r4, #32]
 800ab80:	9a03      	ldr	r2, [sp, #12]
 800ab82:	ea23 0302 	bic.w	r3, r3, r2
 800ab86:	6223      	str	r3, [r4, #32]
	__asm__ volatile(
 800ab88:	9b04      	ldr	r3, [sp, #16]
 800ab8a:	f383 8811 	msr	BASEPRI, r3
 800ab8e:	f3bf 8f6f 	isb	sy
    return 0;
 800ab92:	2400      	movs	r4, #0
    k_usleep(delay);
 800ab94:	f8b9 0026 	ldrh.w	r0, [r9, #38]	; 0x26
	return z_impl_k_usleep(us);
 800ab98:	f003 fd4e 	bl	800e638 <z_impl_k_usleep>
    return rc;
 800ab9c:	e71f      	b.n	800a9de <ws2812_strip_update_rgb+0x52>
                    *px_buf = pixels->g;
 800ab9e:	788b      	ldrb	r3, [r1, #2]
 800aba0:	f888 3000 	strb.w	r3, [r8]
                    break;
 800aba4:	e722      	b.n	800a9ec <ws2812_strip_update_rgb+0x60>
                    *px_buf = pixels->r;
 800aba6:	784b      	ldrb	r3, [r1, #1]
 800aba8:	f888 3000 	strb.w	r3, [r8]
                    break;
 800abac:	e71e      	b.n	800a9ec <ws2812_strip_update_rgb+0x60>
                    *px_buf = 0;
 800abae:	f888 7000 	strb.w	r7, [r8]
                    break;
 800abb2:	e71b      	b.n	800a9ec <ws2812_strip_update_rgb+0x60>
 800abb4:	2108      	movs	r1, #8
 800abb6:	e77c      	b.n	800aab2 <ws2812_strip_update_rgb+0x126>
 800abb8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800abbc:	e779      	b.n	800aab2 <ws2812_strip_update_rgb+0x126>
 800abbe:	2108      	movs	r1, #8
 800abc0:	2204      	movs	r2, #4
 800abc2:	e776      	b.n	800aab2 <ws2812_strip_update_rgb+0x126>
 800abc4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800abc8:	2204      	movs	r2, #4
 800abca:	e772      	b.n	800aab2 <ws2812_strip_update_rgb+0x126>
        return -EIO;
 800abcc:	f06f 0404 	mvn.w	r4, #4
 800abd0:	e7e0      	b.n	800ab94 <ws2812_strip_update_rgb+0x208>
            switch (cfg->color_mapping[j]) {
 800abd2:	f06f 0415 	mvn.w	r4, #21
 800abd6:	e702      	b.n	800a9de <ws2812_strip_update_rgb+0x52>
 800abd8:	08012204 	.word	0x08012204
 800abdc:	08012234 	.word	0x08012234
 800abe0:	0801224c 	.word	0x0801224c
 800abe4:	0801221c 	.word	0x0801221c
 800abe8:	08012264 	.word	0x08012264

0800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>:
#if __cpp_deduction_guides && ! defined _GLIBCXX_DEFINING_STRING_INSTANTIATIONS
      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 3076. basic_string CTAD ambiguity
      template<typename = _RequireAllocator<_Alloc>>
#endif
      basic_string(const _CharT* __s, const _Alloc& __a = _Alloc())
 800abec:	b5f0      	push	{r4, r5, r6, r7, lr}
	return std::pointer_traits<pointer>::pointer_to(*_M_local_buf);
 800abee:	f100 0708 	add.w	r7, r0, #8
      basic_string(const _CharT* __s, const _Alloc& __a = _Alloc())
 800abf2:	b083      	sub	sp, #12
	: allocator_type(__a), _M_p(__dat) { }
 800abf4:	6007      	str	r7, [r0, #0]
      : _M_dataplus(_M_local_data(), __a)
      { _M_construct(__s, __s ? __s + traits_type::length(__s) : __s+npos); }
 800abf6:	b331      	cbz	r1, 800ac46 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0+0x5a>
 800abf8:	4604      	mov	r4, r0
      {
#if __cplusplus >= 201703L
	if (__constant_string_p(__s))
	  return __gnu_cxx::char_traits<char_type>::length(__s);
#endif
	return __builtin_strlen(__s);
 800abfa:	4608      	mov	r0, r1
 800abfc:	460e      	mov	r6, r1
 800abfe:	f7f6 f981 	bl	8000f04 <strlen>
	  std::__throw_logic_error(__N("basic_string::"
				       "_M_construct null not valid"));

	size_type __dnew = static_cast<size_type>(std::distance(__beg, __end));

	if (__dnew > size_type(_S_local_capacity))
 800ac02:	280f      	cmp	r0, #15
 800ac04:	4605      	mov	r5, r0
	size_type __dnew = static_cast<size_type>(std::distance(__beg, __end));
 800ac06:	9001      	str	r0, [sp, #4]
	if (__dnew > size_type(_S_local_capacity))
 800ac08:	d80e      	bhi.n	800ac28 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0+0x3c>
	if (__n == 1)
 800ac0a:	2801      	cmp	r0, #1
 800ac0c:	d109      	bne.n	800ac22 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0+0x36>
      { __c1 = __c2; }
 800ac0e:	7833      	ldrb	r3, [r6, #0]
 800ac10:	7223      	strb	r3, [r4, #8]
	  {
	    _M_dispose();
	    __throw_exception_again;
	  }

	_M_set_length(__dnew);
 800ac12:	9b01      	ldr	r3, [sp, #4]
 800ac14:	6822      	ldr	r2, [r4, #0]
      { _M_string_length = __length; }
 800ac16:	6063      	str	r3, [r4, #4]
 800ac18:	2100      	movs	r1, #0
      { _M_construct(__s, __s ? __s + traits_type::length(__s) : __s+npos); }
 800ac1a:	4620      	mov	r0, r4
 800ac1c:	54d1      	strb	r1, [r2, r3]
 800ac1e:	b003      	add	sp, #12
 800ac20:	bdf0      	pop	{r4, r5, r6, r7, pc}
      }

      static _GLIBCXX20_CONSTEXPR char_type*
      copy(char_type* __s1, const char_type* __s2, size_t __n)
      {
	if (__n == 0)
 800ac22:	2800      	cmp	r0, #0
 800ac24:	d0f5      	beq.n	800ac12 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0+0x26>
 800ac26:	e008      	b.n	800ac3a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0+0x4e>
	    _M_data(_M_create(__dnew, size_type(0)));
 800ac28:	2200      	movs	r2, #0
 800ac2a:	a901      	add	r1, sp, #4
 800ac2c:	4620      	mov	r0, r4
 800ac2e:	f004 fbd9 	bl	800f3e4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
      { _M_allocated_capacity = __capacity; }
 800ac32:	9b01      	ldr	r3, [sp, #4]
      { _M_dataplus._M_p = __p; }
 800ac34:	6020      	str	r0, [r4, #0]
 800ac36:	4607      	mov	r7, r0
      { _M_allocated_capacity = __capacity; }
 800ac38:	60a3      	str	r3, [r4, #8]
	  return __s1;
#ifdef __cpp_lib_is_constant_evaluated
	if (std::is_constant_evaluated())
	  return __gnu_cxx::char_traits<char_type>::copy(__s1, __s2, __n);
#endif
	return static_cast<char_type*>(__builtin_memcpy(__s1, __s2, __n));
 800ac3a:	462a      	mov	r2, r5
 800ac3c:	4631      	mov	r1, r6
 800ac3e:	4638      	mov	r0, r7
 800ac40:	f006 f876 	bl	8010d30 <memcpy>
 800ac44:	e7e5      	b.n	800ac12 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0+0x26>
	  std::__throw_logic_error(__N("basic_string::"
 800ac46:	4801      	ldr	r0, [pc, #4]	; (800ac4c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0+0x60>)
 800ac48:	f006 f858 	bl	8010cfc <_ZSt19__throw_logic_errorPKc>
 800ac4c:	080122b0 	.word	0x080122b0

0800ac50 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag.isra.0>:
      basic_string<_CharT, _Traits, _Alloc>::
 800ac50:	b570      	push	{r4, r5, r6, lr}
 800ac52:	4605      	mov	r5, r0
 800ac54:	b082      	sub	sp, #8
	if (__gnu_cxx::__is_null_pointer(__beg) && __beg != __end)
 800ac56:	b311      	cbz	r1, 800ac9e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag.isra.0+0x4e>
               random_access_iterator_tag)
    {
      // concept requirements
      __glibcxx_function_requires(_RandomAccessIteratorConcept<
				  _RandomAccessIterator>)
      return __last - __first;
 800ac58:	1a54      	subs	r4, r2, r1
	if (__dnew > size_type(_S_local_capacity))
 800ac5a:	2c0f      	cmp	r4, #15
 800ac5c:	460e      	mov	r6, r1
	size_type __dnew = static_cast<size_type>(std::distance(__beg, __end));
 800ac5e:	9401      	str	r4, [sp, #4]
	if (__dnew > size_type(_S_local_capacity))
 800ac60:	d80b      	bhi.n	800ac7a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag.isra.0+0x2a>
	if (__n == 1)
 800ac62:	2c01      	cmp	r4, #1
      { return _M_dataplus._M_p; }
 800ac64:	6800      	ldr	r0, [r0, #0]
	if (__n == 1)
 800ac66:	d122      	bne.n	800acae <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag.isra.0+0x5e>
      { __c1 = __c2; }
 800ac68:	780b      	ldrb	r3, [r1, #0]
 800ac6a:	7003      	strb	r3, [r0, #0]
	_M_set_length(__dnew);
 800ac6c:	9c01      	ldr	r4, [sp, #4]
      { return _M_dataplus._M_p; }
 800ac6e:	6828      	ldr	r0, [r5, #0]
      { _M_string_length = __length; }
 800ac70:	606c      	str	r4, [r5, #4]
 800ac72:	2300      	movs	r3, #0
 800ac74:	5503      	strb	r3, [r0, r4]
      }
 800ac76:	b002      	add	sp, #8
 800ac78:	bd70      	pop	{r4, r5, r6, pc}
	    _M_data(_M_create(__dnew, size_type(0)));
 800ac7a:	2200      	movs	r2, #0
 800ac7c:	a901      	add	r1, sp, #4
 800ac7e:	f004 fbb1 	bl	800f3e4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
      { _M_allocated_capacity = __capacity; }
 800ac82:	9b01      	ldr	r3, [sp, #4]
      { _M_dataplus._M_p = __p; }
 800ac84:	6028      	str	r0, [r5, #0]
      { _M_allocated_capacity = __capacity; }
 800ac86:	60ab      	str	r3, [r5, #8]
	return static_cast<char_type*>(__builtin_memcpy(__s1, __s2, __n));
 800ac88:	4622      	mov	r2, r4
 800ac8a:	4631      	mov	r1, r6
 800ac8c:	f006 f850 	bl	8010d30 <memcpy>
	_M_set_length(__dnew);
 800ac90:	9c01      	ldr	r4, [sp, #4]
      { return _M_dataplus._M_p; }
 800ac92:	6828      	ldr	r0, [r5, #0]
      { _M_string_length = __length; }
 800ac94:	606c      	str	r4, [r5, #4]
      { __c1 = __c2; }
 800ac96:	2300      	movs	r3, #0
 800ac98:	5503      	strb	r3, [r0, r4]
      }
 800ac9a:	b002      	add	sp, #8
 800ac9c:	bd70      	pop	{r4, r5, r6, pc}
	if (__gnu_cxx::__is_null_pointer(__beg) && __beg != __end)
 800ac9e:	b94a      	cbnz	r2, 800acb4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag.isra.0+0x64>
      { return _M_dataplus._M_p; }
 800aca0:	6800      	ldr	r0, [r0, #0]
 800aca2:	4614      	mov	r4, r2
 800aca4:	2300      	movs	r3, #0
      { _M_string_length = __length; }
 800aca6:	606c      	str	r4, [r5, #4]
 800aca8:	5503      	strb	r3, [r0, r4]
      }
 800acaa:	b002      	add	sp, #8
 800acac:	bd70      	pop	{r4, r5, r6, pc}
	if (__n == 0)
 800acae:	2c00      	cmp	r4, #0
 800acb0:	d0de      	beq.n	800ac70 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag.isra.0+0x20>
 800acb2:	e7e9      	b.n	800ac88 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag.isra.0+0x38>
	  std::__throw_logic_error(__N("basic_string::"
 800acb4:	4801      	ldr	r0, [pc, #4]	; (800acbc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag.isra.0+0x6c>)
 800acb6:	f006 f821 	bl	8010cfc <_ZSt19__throw_logic_errorPKc>
 800acba:	bf00      	nop
 800acbc:	080122b0 	.word	0x080122b0

0800acc0 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0>:
      }

  template<typename _Key, typename _Val, typename _KeyOfValue,
	   typename _Compare, typename _Alloc>
    void
    _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 800acc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acc4:	b083      	sub	sp, #12
    _M_erase(_Link_type __x)
    {
      // Erase without rebalancing.
      while (__x != 0)
 800acc6:	9000      	str	r0, [sp, #0]
 800acc8:	2800      	cmp	r0, #0
 800acca:	f000 80d8 	beq.w	800ae7e <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x1be>
      { return static_cast<_Link_type>(__x->_M_right); }
 800acce:	9b00      	ldr	r3, [sp, #0]
 800acd0:	f8d3 900c 	ldr.w	r9, [r3, #12]
      while (__x != 0)
 800acd4:	f1b9 0f00 	cmp.w	r9, #0
 800acd8:	f000 80bf 	beq.w	800ae5a <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x19a>
      { return static_cast<_Link_type>(__x->_M_right); }
 800acdc:	f8d9 a00c 	ldr.w	sl, [r9, #12]
      while (__x != 0)
 800ace0:	f1ba 0f00 	cmp.w	sl, #0
 800ace4:	f000 80a5 	beq.w	800ae32 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x172>
      { return static_cast<_Link_type>(__x->_M_right); }
 800ace8:	f8da b00c 	ldr.w	fp, [sl, #12]
      while (__x != 0)
 800acec:	f1bb 0f00 	cmp.w	fp, #0
 800acf0:	f000 808b 	beq.w	800ae0a <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x14a>
      { return static_cast<_Link_type>(__x->_M_right); }
 800acf4:	f8db 400c 	ldr.w	r4, [fp, #12]
      while (__x != 0)
 800acf8:	2c00      	cmp	r4, #0
 800acfa:	d05e      	beq.n	800adba <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xfa>
      { return static_cast<_Link_type>(__x->_M_right); }
 800acfc:	68e5      	ldr	r5, [r4, #12]
      while (__x != 0)
 800acfe:	2d00      	cmp	r5, #0
 800ad00:	d038      	beq.n	800ad74 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xb4>
      { return static_cast<_Link_type>(__x->_M_right); }
 800ad02:	68ee      	ldr	r6, [r5, #12]
      while (__x != 0)
 800ad04:	2e00      	cmp	r6, #0
 800ad06:	d046      	beq.n	800ad96 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xd6>
      { return static_cast<_Link_type>(__x->_M_right); }
 800ad08:	68f7      	ldr	r7, [r6, #12]
      while (__x != 0)
 800ad0a:	2f00      	cmp	r7, #0
 800ad0c:	d069      	beq.n	800ade2 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x122>
      { return static_cast<_Link_type>(__x->_M_right); }
 800ad0e:	f8d7 800c 	ldr.w	r8, [r7, #12]
      while (__x != 0)
 800ad12:	f1b8 0f00 	cmp.w	r8, #0
 800ad16:	d019      	beq.n	800ad4c <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x8c>
	{
	  _M_erase(_S_right(__x));
 800ad18:	f8d8 000c 	ldr.w	r0, [r8, #12]
 800ad1c:	f8cd 8004 	str.w	r8, [sp, #4]
 800ad20:	f7ff ffce 	bl	800acc0 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0>
      { return _M_dataplus._M_p; }
 800ad24:	9a01      	ldr	r2, [sp, #4]
      { return static_cast<_Link_type>(__x->_M_left); }
 800ad26:	f8d8 8008 	ldr.w	r8, [r8, #8]
 800ad2a:	6950      	ldr	r0, [r2, #20]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800ad2c:	f102 011c 	add.w	r1, r2, #28
	if (!_M_is_local())
 800ad30:	4288      	cmp	r0, r1
 800ad32:	d004      	beq.n	800ad3e <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x7e>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800ad34:	69d1      	ldr	r1, [r2, #28]
# endif
			      std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	::operator delete(__p
 800ad36:	3101      	adds	r1, #1
 800ad38:	f005 ff16 	bl	8010b68 <_ZdlPvj>
 800ad3c:	9a01      	ldr	r2, [sp, #4]
 800ad3e:	212c      	movs	r1, #44	; 0x2c
 800ad40:	4610      	mov	r0, r2
 800ad42:	f005 ff11 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800ad46:	f1b8 0f00 	cmp.w	r8, #0
 800ad4a:	d1e5      	bne.n	800ad18 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x58>
      { return _M_dataplus._M_p; }
 800ad4c:	6978      	ldr	r0, [r7, #20]
      { return static_cast<_Link_type>(__x->_M_left); }
 800ad4e:	f8d7 8008 	ldr.w	r8, [r7, #8]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800ad52:	f107 021c 	add.w	r2, r7, #28
	if (!_M_is_local())
 800ad56:	4290      	cmp	r0, r2
 800ad58:	d003      	beq.n	800ad62 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xa2>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800ad5a:	69f9      	ldr	r1, [r7, #28]
 800ad5c:	3101      	adds	r1, #1
 800ad5e:	f005 ff03 	bl	8010b68 <_ZdlPvj>
 800ad62:	212c      	movs	r1, #44	; 0x2c
 800ad64:	4638      	mov	r0, r7
 800ad66:	f005 feff 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800ad6a:	f1b8 0f00 	cmp.w	r8, #0
 800ad6e:	d038      	beq.n	800ade2 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x122>
 800ad70:	4647      	mov	r7, r8
 800ad72:	e7cc      	b.n	800ad0e <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x4e>
      { return _M_dataplus._M_p; }
 800ad74:	6960      	ldr	r0, [r4, #20]
      { return static_cast<_Link_type>(__x->_M_left); }
 800ad76:	68a5      	ldr	r5, [r4, #8]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800ad78:	f104 031c 	add.w	r3, r4, #28
	if (!_M_is_local())
 800ad7c:	4298      	cmp	r0, r3
 800ad7e:	d003      	beq.n	800ad88 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xc8>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800ad80:	69e1      	ldr	r1, [r4, #28]
 800ad82:	3101      	adds	r1, #1
 800ad84:	f005 fef0 	bl	8010b68 <_ZdlPvj>
 800ad88:	212c      	movs	r1, #44	; 0x2c
 800ad8a:	4620      	mov	r0, r4
 800ad8c:	f005 feec 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800ad90:	b19d      	cbz	r5, 800adba <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xfa>
 800ad92:	462c      	mov	r4, r5
 800ad94:	e7b2      	b.n	800acfc <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x3c>
      { return _M_dataplus._M_p; }
 800ad96:	6968      	ldr	r0, [r5, #20]
      { return static_cast<_Link_type>(__x->_M_left); }
 800ad98:	68ae      	ldr	r6, [r5, #8]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800ad9a:	f105 031c 	add.w	r3, r5, #28
	if (!_M_is_local())
 800ad9e:	4298      	cmp	r0, r3
 800ada0:	d003      	beq.n	800adaa <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xea>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800ada2:	69e9      	ldr	r1, [r5, #28]
 800ada4:	3101      	adds	r1, #1
 800ada6:	f005 fedf 	bl	8010b68 <_ZdlPvj>
 800adaa:	212c      	movs	r1, #44	; 0x2c
 800adac:	4628      	mov	r0, r5
 800adae:	f005 fedb 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800adb2:	2e00      	cmp	r6, #0
 800adb4:	d0de      	beq.n	800ad74 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xb4>
 800adb6:	4635      	mov	r5, r6
 800adb8:	e7a3      	b.n	800ad02 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x42>
      { return _M_dataplus._M_p; }
 800adba:	f8db 0014 	ldr.w	r0, [fp, #20]
      { return static_cast<_Link_type>(__x->_M_left); }
 800adbe:	f8db 4008 	ldr.w	r4, [fp, #8]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800adc2:	f10b 031c 	add.w	r3, fp, #28
	if (!_M_is_local())
 800adc6:	4298      	cmp	r0, r3
 800adc8:	d004      	beq.n	800add4 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x114>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800adca:	f8db 101c 	ldr.w	r1, [fp, #28]
 800adce:	3101      	adds	r1, #1
 800add0:	f005 feca 	bl	8010b68 <_ZdlPvj>
 800add4:	212c      	movs	r1, #44	; 0x2c
 800add6:	4658      	mov	r0, fp
 800add8:	f005 fec6 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800addc:	b1ac      	cbz	r4, 800ae0a <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x14a>
 800adde:	46a3      	mov	fp, r4
 800ade0:	e788      	b.n	800acf4 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x34>
      { return _M_dataplus._M_p; }
 800ade2:	6970      	ldr	r0, [r6, #20]
      { return static_cast<_Link_type>(__x->_M_left); }
 800ade4:	f8d6 8008 	ldr.w	r8, [r6, #8]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800ade8:	f106 031c 	add.w	r3, r6, #28
	if (!_M_is_local())
 800adec:	4298      	cmp	r0, r3
 800adee:	d003      	beq.n	800adf8 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x138>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800adf0:	69f1      	ldr	r1, [r6, #28]
 800adf2:	3101      	adds	r1, #1
 800adf4:	f005 feb8 	bl	8010b68 <_ZdlPvj>
 800adf8:	212c      	movs	r1, #44	; 0x2c
 800adfa:	4630      	mov	r0, r6
 800adfc:	f005 feb4 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800ae00:	f1b8 0f00 	cmp.w	r8, #0
 800ae04:	d0c7      	beq.n	800ad96 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xd6>
 800ae06:	4646      	mov	r6, r8
 800ae08:	e77e      	b.n	800ad08 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x48>
      { return _M_dataplus._M_p; }
 800ae0a:	f8da 0014 	ldr.w	r0, [sl, #20]
      { return static_cast<_Link_type>(__x->_M_left); }
 800ae0e:	f8da 4008 	ldr.w	r4, [sl, #8]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800ae12:	f10a 031c 	add.w	r3, sl, #28
	if (!_M_is_local())
 800ae16:	4298      	cmp	r0, r3
 800ae18:	d004      	beq.n	800ae24 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x164>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800ae1a:	f8da 101c 	ldr.w	r1, [sl, #28]
 800ae1e:	3101      	adds	r1, #1
 800ae20:	f005 fea2 	bl	8010b68 <_ZdlPvj>
 800ae24:	212c      	movs	r1, #44	; 0x2c
 800ae26:	4650      	mov	r0, sl
 800ae28:	f005 fe9e 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800ae2c:	b10c      	cbz	r4, 800ae32 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x172>
 800ae2e:	46a2      	mov	sl, r4
 800ae30:	e75a      	b.n	800ace8 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x28>
      { return _M_dataplus._M_p; }
 800ae32:	f8d9 0014 	ldr.w	r0, [r9, #20]
      { return static_cast<_Link_type>(__x->_M_left); }
 800ae36:	f8d9 4008 	ldr.w	r4, [r9, #8]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800ae3a:	f109 031c 	add.w	r3, r9, #28
	if (!_M_is_local())
 800ae3e:	4298      	cmp	r0, r3
 800ae40:	d004      	beq.n	800ae4c <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x18c>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800ae42:	f8d9 101c 	ldr.w	r1, [r9, #28]
 800ae46:	3101      	adds	r1, #1
 800ae48:	f005 fe8e 	bl	8010b68 <_ZdlPvj>
 800ae4c:	212c      	movs	r1, #44	; 0x2c
 800ae4e:	4648      	mov	r0, r9
 800ae50:	f005 fe8a 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800ae54:	b10c      	cbz	r4, 800ae5a <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x19a>
 800ae56:	46a1      	mov	r9, r4
 800ae58:	e740      	b.n	800acdc <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x1c>
      { return _M_dataplus._M_p; }
 800ae5a:	9a00      	ldr	r2, [sp, #0]
 800ae5c:	6950      	ldr	r0, [r2, #20]
      { return static_cast<_Link_type>(__x->_M_left); }
 800ae5e:	6894      	ldr	r4, [r2, #8]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800ae60:	f102 031c 	add.w	r3, r2, #28
	if (!_M_is_local())
 800ae64:	4298      	cmp	r0, r3
 800ae66:	d003      	beq.n	800ae70 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x1b0>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800ae68:	69d1      	ldr	r1, [r2, #28]
 800ae6a:	3101      	adds	r1, #1
 800ae6c:	f005 fe7c 	bl	8010b68 <_ZdlPvj>
 800ae70:	9800      	ldr	r0, [sp, #0]
 800ae72:	212c      	movs	r1, #44	; 0x2c
 800ae74:	f005 fe78 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800ae78:	b10c      	cbz	r4, 800ae7e <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x1be>
 800ae7a:	9400      	str	r4, [sp, #0]
 800ae7c:	e727      	b.n	800acce <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xe>
	  _Link_type __y = _S_left(__x);
	  _M_drop_node(__x);
	  __x = __y;
	}
    }
 800ae7e:	b003      	add	sp, #12
 800ae80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ae84 <_ZNSt3mapImNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4lessImESaISt4pairIKmS5_EEED1Ev>:
      /**
       *  The dtor only erases the elements, and note that if the elements
       *  themselves are pointers, the pointed-to memory is not touched in any
       *  way.  Managing the pointer is the user's responsibility.
       */
      ~map() = default;
 800ae84:	b570      	push	{r4, r5, r6, lr}
      { return static_cast<_Link_type>(this->_M_impl._M_header._M_parent); }
 800ae86:	6884      	ldr	r4, [r0, #8]
 800ae88:	4606      	mov	r6, r0
      while (__x != 0)
 800ae8a:	b19c      	cbz	r4, 800aeb4 <_ZNSt3mapImNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4lessImESaISt4pairIKmS5_EEED1Ev+0x30>
	  _M_erase(_S_right(__x));
 800ae8c:	68e0      	ldr	r0, [r4, #12]
 800ae8e:	f7ff ff17 	bl	800acc0 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0>
      { return _M_dataplus._M_p; }
 800ae92:	6960      	ldr	r0, [r4, #20]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800ae94:	f104 031c 	add.w	r3, r4, #28
	if (!_M_is_local())
 800ae98:	4298      	cmp	r0, r3
 800ae9a:	4625      	mov	r5, r4
      { return static_cast<_Link_type>(__x->_M_left); }
 800ae9c:	68a4      	ldr	r4, [r4, #8]
 800ae9e:	d003      	beq.n	800aea8 <_ZNSt3mapImNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4lessImESaISt4pairIKmS5_EEED1Ev+0x24>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800aea0:	69e9      	ldr	r1, [r5, #28]
 800aea2:	3101      	adds	r1, #1
 800aea4:	f005 fe60 	bl	8010b68 <_ZdlPvj>
 800aea8:	212c      	movs	r1, #44	; 0x2c
 800aeaa:	4628      	mov	r0, r5
 800aeac:	f005 fe5c 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800aeb0:	2c00      	cmp	r4, #0
 800aeb2:	d1eb      	bne.n	800ae8c <_ZNSt3mapImNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4lessImESaISt4pairIKmS5_EEED1Ev+0x8>
 800aeb4:	4630      	mov	r0, r6
 800aeb6:	bd70      	pop	{r4, r5, r6, pc}

0800aeb8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0>:
    _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 800aeb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aebc:	b083      	sub	sp, #12
      while (__x != 0)
 800aebe:	9000      	str	r0, [sp, #0]
 800aec0:	2800      	cmp	r0, #0
 800aec2:	f000 80d8 	beq.w	800b076 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x1be>
      { return static_cast<_Link_type>(__x->_M_right); }
 800aec6:	9b00      	ldr	r3, [sp, #0]
 800aec8:	f8d3 900c 	ldr.w	r9, [r3, #12]
      while (__x != 0)
 800aecc:	f1b9 0f00 	cmp.w	r9, #0
 800aed0:	f000 80bf 	beq.w	800b052 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x19a>
      { return static_cast<_Link_type>(__x->_M_right); }
 800aed4:	f8d9 a00c 	ldr.w	sl, [r9, #12]
      while (__x != 0)
 800aed8:	f1ba 0f00 	cmp.w	sl, #0
 800aedc:	f000 80a5 	beq.w	800b02a <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x172>
      { return static_cast<_Link_type>(__x->_M_right); }
 800aee0:	f8da b00c 	ldr.w	fp, [sl, #12]
      while (__x != 0)
 800aee4:	f1bb 0f00 	cmp.w	fp, #0
 800aee8:	f000 808b 	beq.w	800b002 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x14a>
      { return static_cast<_Link_type>(__x->_M_right); }
 800aeec:	f8db 400c 	ldr.w	r4, [fp, #12]
      while (__x != 0)
 800aef0:	2c00      	cmp	r4, #0
 800aef2:	d05e      	beq.n	800afb2 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xfa>
      { return static_cast<_Link_type>(__x->_M_right); }
 800aef4:	68e5      	ldr	r5, [r4, #12]
      while (__x != 0)
 800aef6:	2d00      	cmp	r5, #0
 800aef8:	d038      	beq.n	800af6c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xb4>
      { return static_cast<_Link_type>(__x->_M_right); }
 800aefa:	68ee      	ldr	r6, [r5, #12]
      while (__x != 0)
 800aefc:	2e00      	cmp	r6, #0
 800aefe:	d046      	beq.n	800af8e <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xd6>
      { return static_cast<_Link_type>(__x->_M_right); }
 800af00:	68f7      	ldr	r7, [r6, #12]
      while (__x != 0)
 800af02:	2f00      	cmp	r7, #0
 800af04:	d069      	beq.n	800afda <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x122>
      { return static_cast<_Link_type>(__x->_M_right); }
 800af06:	f8d7 800c 	ldr.w	r8, [r7, #12]
      while (__x != 0)
 800af0a:	f1b8 0f00 	cmp.w	r8, #0
 800af0e:	d019      	beq.n	800af44 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x8c>
	  _M_erase(_S_right(__x));
 800af10:	f8d8 000c 	ldr.w	r0, [r8, #12]
 800af14:	f8cd 8004 	str.w	r8, [sp, #4]
 800af18:	f7ff ffce 	bl	800aeb8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0>
      { return _M_dataplus._M_p; }
 800af1c:	9a01      	ldr	r2, [sp, #4]
      { return static_cast<_Link_type>(__x->_M_left); }
 800af1e:	f8d8 8008 	ldr.w	r8, [r8, #8]
 800af22:	6910      	ldr	r0, [r2, #16]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800af24:	f102 0118 	add.w	r1, r2, #24
	if (!_M_is_local())
 800af28:	4288      	cmp	r0, r1
 800af2a:	d004      	beq.n	800af36 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x7e>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800af2c:	6991      	ldr	r1, [r2, #24]
 800af2e:	3101      	adds	r1, #1
 800af30:	f005 fe1a 	bl	8010b68 <_ZdlPvj>
 800af34:	9a01      	ldr	r2, [sp, #4]
 800af36:	212c      	movs	r1, #44	; 0x2c
 800af38:	4610      	mov	r0, r2
 800af3a:	f005 fe15 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800af3e:	f1b8 0f00 	cmp.w	r8, #0
 800af42:	d1e5      	bne.n	800af10 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x58>
      { return _M_dataplus._M_p; }
 800af44:	6938      	ldr	r0, [r7, #16]
      { return static_cast<_Link_type>(__x->_M_left); }
 800af46:	f8d7 8008 	ldr.w	r8, [r7, #8]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800af4a:	f107 0218 	add.w	r2, r7, #24
	if (!_M_is_local())
 800af4e:	4290      	cmp	r0, r2
 800af50:	d003      	beq.n	800af5a <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xa2>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800af52:	69b9      	ldr	r1, [r7, #24]
 800af54:	3101      	adds	r1, #1
 800af56:	f005 fe07 	bl	8010b68 <_ZdlPvj>
 800af5a:	212c      	movs	r1, #44	; 0x2c
 800af5c:	4638      	mov	r0, r7
 800af5e:	f005 fe03 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800af62:	f1b8 0f00 	cmp.w	r8, #0
 800af66:	d038      	beq.n	800afda <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x122>
 800af68:	4647      	mov	r7, r8
 800af6a:	e7cc      	b.n	800af06 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x4e>
      { return _M_dataplus._M_p; }
 800af6c:	6920      	ldr	r0, [r4, #16]
      { return static_cast<_Link_type>(__x->_M_left); }
 800af6e:	68a5      	ldr	r5, [r4, #8]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800af70:	f104 0318 	add.w	r3, r4, #24
	if (!_M_is_local())
 800af74:	4298      	cmp	r0, r3
 800af76:	d003      	beq.n	800af80 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xc8>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800af78:	69a1      	ldr	r1, [r4, #24]
 800af7a:	3101      	adds	r1, #1
 800af7c:	f005 fdf4 	bl	8010b68 <_ZdlPvj>
 800af80:	212c      	movs	r1, #44	; 0x2c
 800af82:	4620      	mov	r0, r4
 800af84:	f005 fdf0 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800af88:	b19d      	cbz	r5, 800afb2 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xfa>
 800af8a:	462c      	mov	r4, r5
 800af8c:	e7b2      	b.n	800aef4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x3c>
      { return _M_dataplus._M_p; }
 800af8e:	6928      	ldr	r0, [r5, #16]
      { return static_cast<_Link_type>(__x->_M_left); }
 800af90:	68ae      	ldr	r6, [r5, #8]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800af92:	f105 0318 	add.w	r3, r5, #24
	if (!_M_is_local())
 800af96:	4298      	cmp	r0, r3
 800af98:	d003      	beq.n	800afa2 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xea>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800af9a:	69a9      	ldr	r1, [r5, #24]
 800af9c:	3101      	adds	r1, #1
 800af9e:	f005 fde3 	bl	8010b68 <_ZdlPvj>
 800afa2:	212c      	movs	r1, #44	; 0x2c
 800afa4:	4628      	mov	r0, r5
 800afa6:	f005 fddf 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800afaa:	2e00      	cmp	r6, #0
 800afac:	d0de      	beq.n	800af6c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xb4>
 800afae:	4635      	mov	r5, r6
 800afb0:	e7a3      	b.n	800aefa <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x42>
      { return _M_dataplus._M_p; }
 800afb2:	f8db 0010 	ldr.w	r0, [fp, #16]
      { return static_cast<_Link_type>(__x->_M_left); }
 800afb6:	f8db 4008 	ldr.w	r4, [fp, #8]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800afba:	f10b 0318 	add.w	r3, fp, #24
	if (!_M_is_local())
 800afbe:	4298      	cmp	r0, r3
 800afc0:	d004      	beq.n	800afcc <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x114>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800afc2:	f8db 1018 	ldr.w	r1, [fp, #24]
 800afc6:	3101      	adds	r1, #1
 800afc8:	f005 fdce 	bl	8010b68 <_ZdlPvj>
 800afcc:	212c      	movs	r1, #44	; 0x2c
 800afce:	4658      	mov	r0, fp
 800afd0:	f005 fdca 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800afd4:	b1ac      	cbz	r4, 800b002 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x14a>
 800afd6:	46a3      	mov	fp, r4
 800afd8:	e788      	b.n	800aeec <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x34>
      { return _M_dataplus._M_p; }
 800afda:	6930      	ldr	r0, [r6, #16]
      { return static_cast<_Link_type>(__x->_M_left); }
 800afdc:	f8d6 8008 	ldr.w	r8, [r6, #8]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800afe0:	f106 0318 	add.w	r3, r6, #24
	if (!_M_is_local())
 800afe4:	4298      	cmp	r0, r3
 800afe6:	d003      	beq.n	800aff0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x138>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800afe8:	69b1      	ldr	r1, [r6, #24]
 800afea:	3101      	adds	r1, #1
 800afec:	f005 fdbc 	bl	8010b68 <_ZdlPvj>
 800aff0:	212c      	movs	r1, #44	; 0x2c
 800aff2:	4630      	mov	r0, r6
 800aff4:	f005 fdb8 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800aff8:	f1b8 0f00 	cmp.w	r8, #0
 800affc:	d0c7      	beq.n	800af8e <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xd6>
 800affe:	4646      	mov	r6, r8
 800b000:	e77e      	b.n	800af00 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x48>
      { return _M_dataplus._M_p; }
 800b002:	f8da 0010 	ldr.w	r0, [sl, #16]
      { return static_cast<_Link_type>(__x->_M_left); }
 800b006:	f8da 4008 	ldr.w	r4, [sl, #8]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800b00a:	f10a 0318 	add.w	r3, sl, #24
	if (!_M_is_local())
 800b00e:	4298      	cmp	r0, r3
 800b010:	d004      	beq.n	800b01c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x164>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800b012:	f8da 1018 	ldr.w	r1, [sl, #24]
 800b016:	3101      	adds	r1, #1
 800b018:	f005 fda6 	bl	8010b68 <_ZdlPvj>
 800b01c:	212c      	movs	r1, #44	; 0x2c
 800b01e:	4650      	mov	r0, sl
 800b020:	f005 fda2 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800b024:	b10c      	cbz	r4, 800b02a <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x172>
 800b026:	46a2      	mov	sl, r4
 800b028:	e75a      	b.n	800aee0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x28>
      { return _M_dataplus._M_p; }
 800b02a:	f8d9 0010 	ldr.w	r0, [r9, #16]
      { return static_cast<_Link_type>(__x->_M_left); }
 800b02e:	f8d9 4008 	ldr.w	r4, [r9, #8]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800b032:	f109 0318 	add.w	r3, r9, #24
	if (!_M_is_local())
 800b036:	4298      	cmp	r0, r3
 800b038:	d004      	beq.n	800b044 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x18c>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800b03a:	f8d9 1018 	ldr.w	r1, [r9, #24]
 800b03e:	3101      	adds	r1, #1
 800b040:	f005 fd92 	bl	8010b68 <_ZdlPvj>
 800b044:	212c      	movs	r1, #44	; 0x2c
 800b046:	4648      	mov	r0, r9
 800b048:	f005 fd8e 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800b04c:	b10c      	cbz	r4, 800b052 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x19a>
 800b04e:	46a1      	mov	r9, r4
 800b050:	e740      	b.n	800aed4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x1c>
      { return _M_dataplus._M_p; }
 800b052:	9a00      	ldr	r2, [sp, #0]
 800b054:	6910      	ldr	r0, [r2, #16]
      { return static_cast<_Link_type>(__x->_M_left); }
 800b056:	6894      	ldr	r4, [r2, #8]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800b058:	f102 0318 	add.w	r3, r2, #24
	if (!_M_is_local())
 800b05c:	4298      	cmp	r0, r3
 800b05e:	d003      	beq.n	800b068 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x1b0>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800b060:	6991      	ldr	r1, [r2, #24]
 800b062:	3101      	adds	r1, #1
 800b064:	f005 fd80 	bl	8010b68 <_ZdlPvj>
 800b068:	9800      	ldr	r0, [sp, #0]
 800b06a:	212c      	movs	r1, #44	; 0x2c
 800b06c:	f005 fd7c 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800b070:	b10c      	cbz	r4, 800b076 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x1be>
 800b072:	9400      	str	r4, [sp, #0]
 800b074:	e727      	b.n	800aec6 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xe>
    }
 800b076:	b003      	add	sp, #12
 800b078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b07c <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEhSt4lessIS5_ESaISt4pairIKS5_hEEED1Ev>:
 800b07c:	b570      	push	{r4, r5, r6, lr}
      { return static_cast<_Link_type>(this->_M_impl._M_header._M_parent); }
 800b07e:	6884      	ldr	r4, [r0, #8]
 800b080:	4606      	mov	r6, r0
      while (__x != 0)
 800b082:	b19c      	cbz	r4, 800b0ac <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEhSt4lessIS5_ESaISt4pairIKS5_hEEED1Ev+0x30>
	  _M_erase(_S_right(__x));
 800b084:	68e0      	ldr	r0, [r4, #12]
 800b086:	f7ff ff17 	bl	800aeb8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_hESt10_Select1stIS8_ESt4lessIS5_ESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0>
      { return _M_dataplus._M_p; }
 800b08a:	6920      	ldr	r0, [r4, #16]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800b08c:	f104 0318 	add.w	r3, r4, #24
	if (!_M_is_local())
 800b090:	4298      	cmp	r0, r3
 800b092:	4625      	mov	r5, r4
      { return static_cast<_Link_type>(__x->_M_left); }
 800b094:	68a4      	ldr	r4, [r4, #8]
 800b096:	d003      	beq.n	800b0a0 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEhSt4lessIS5_ESaISt4pairIKS5_hEEED1Ev+0x24>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800b098:	69a9      	ldr	r1, [r5, #24]
 800b09a:	3101      	adds	r1, #1
 800b09c:	f005 fd64 	bl	8010b68 <_ZdlPvj>
 800b0a0:	212c      	movs	r1, #44	; 0x2c
 800b0a2:	4628      	mov	r0, r5
 800b0a4:	f005 fd60 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800b0a8:	2c00      	cmp	r4, #0
 800b0aa:	d1eb      	bne.n	800b084 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEhSt4lessIS5_ESaISt4pairIKS5_hEEED1Ev+0x8>
 800b0ac:	4630      	mov	r0, r6
 800b0ae:	bd70      	pop	{r4, r5, r6, pc}

0800b0b0 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0>:
    _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 800b0b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0b4:	b083      	sub	sp, #12
      while (__x != 0)
 800b0b6:	9000      	str	r0, [sp, #0]
 800b0b8:	2800      	cmp	r0, #0
 800b0ba:	f000 80d8 	beq.w	800b26e <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x1be>
      { return static_cast<_Link_type>(__x->_M_right); }
 800b0be:	9b00      	ldr	r3, [sp, #0]
 800b0c0:	f8d3 900c 	ldr.w	r9, [r3, #12]
      while (__x != 0)
 800b0c4:	f1b9 0f00 	cmp.w	r9, #0
 800b0c8:	f000 80bf 	beq.w	800b24a <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x19a>
      { return static_cast<_Link_type>(__x->_M_right); }
 800b0cc:	f8d9 a00c 	ldr.w	sl, [r9, #12]
      while (__x != 0)
 800b0d0:	f1ba 0f00 	cmp.w	sl, #0
 800b0d4:	f000 80a5 	beq.w	800b222 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x172>
      { return static_cast<_Link_type>(__x->_M_right); }
 800b0d8:	f8da b00c 	ldr.w	fp, [sl, #12]
      while (__x != 0)
 800b0dc:	f1bb 0f00 	cmp.w	fp, #0
 800b0e0:	f000 808b 	beq.w	800b1fa <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x14a>
      { return static_cast<_Link_type>(__x->_M_right); }
 800b0e4:	f8db 400c 	ldr.w	r4, [fp, #12]
      while (__x != 0)
 800b0e8:	2c00      	cmp	r4, #0
 800b0ea:	d05e      	beq.n	800b1aa <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xfa>
      { return static_cast<_Link_type>(__x->_M_right); }
 800b0ec:	68e5      	ldr	r5, [r4, #12]
      while (__x != 0)
 800b0ee:	2d00      	cmp	r5, #0
 800b0f0:	d038      	beq.n	800b164 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xb4>
      { return static_cast<_Link_type>(__x->_M_right); }
 800b0f2:	68ee      	ldr	r6, [r5, #12]
      while (__x != 0)
 800b0f4:	2e00      	cmp	r6, #0
 800b0f6:	d046      	beq.n	800b186 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xd6>
      { return static_cast<_Link_type>(__x->_M_right); }
 800b0f8:	68f7      	ldr	r7, [r6, #12]
      while (__x != 0)
 800b0fa:	2f00      	cmp	r7, #0
 800b0fc:	d069      	beq.n	800b1d2 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x122>
      { return static_cast<_Link_type>(__x->_M_right); }
 800b0fe:	f8d7 800c 	ldr.w	r8, [r7, #12]
      while (__x != 0)
 800b102:	f1b8 0f00 	cmp.w	r8, #0
 800b106:	d019      	beq.n	800b13c <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x8c>
	  _M_erase(_S_right(__x));
 800b108:	f8d8 000c 	ldr.w	r0, [r8, #12]
 800b10c:	f8cd 8004 	str.w	r8, [sp, #4]
 800b110:	f7ff ffce 	bl	800b0b0 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0>
      { return _M_dataplus._M_p; }
 800b114:	9a01      	ldr	r2, [sp, #4]
      { return static_cast<_Link_type>(__x->_M_left); }
 800b116:	f8d8 8008 	ldr.w	r8, [r8, #8]
 800b11a:	6950      	ldr	r0, [r2, #20]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800b11c:	f102 011c 	add.w	r1, r2, #28
	if (!_M_is_local())
 800b120:	4288      	cmp	r0, r1
 800b122:	d004      	beq.n	800b12e <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x7e>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800b124:	69d1      	ldr	r1, [r2, #28]
 800b126:	3101      	adds	r1, #1
 800b128:	f005 fd1e 	bl	8010b68 <_ZdlPvj>
 800b12c:	9a01      	ldr	r2, [sp, #4]
 800b12e:	212c      	movs	r1, #44	; 0x2c
 800b130:	4610      	mov	r0, r2
 800b132:	f005 fd19 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800b136:	f1b8 0f00 	cmp.w	r8, #0
 800b13a:	d1e5      	bne.n	800b108 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x58>
      { return _M_dataplus._M_p; }
 800b13c:	6978      	ldr	r0, [r7, #20]
      { return static_cast<_Link_type>(__x->_M_left); }
 800b13e:	f8d7 8008 	ldr.w	r8, [r7, #8]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800b142:	f107 021c 	add.w	r2, r7, #28
	if (!_M_is_local())
 800b146:	4290      	cmp	r0, r2
 800b148:	d003      	beq.n	800b152 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xa2>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800b14a:	69f9      	ldr	r1, [r7, #28]
 800b14c:	3101      	adds	r1, #1
 800b14e:	f005 fd0b 	bl	8010b68 <_ZdlPvj>
 800b152:	212c      	movs	r1, #44	; 0x2c
 800b154:	4638      	mov	r0, r7
 800b156:	f005 fd07 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800b15a:	f1b8 0f00 	cmp.w	r8, #0
 800b15e:	d038      	beq.n	800b1d2 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x122>
 800b160:	4647      	mov	r7, r8
 800b162:	e7cc      	b.n	800b0fe <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x4e>
      { return _M_dataplus._M_p; }
 800b164:	6960      	ldr	r0, [r4, #20]
      { return static_cast<_Link_type>(__x->_M_left); }
 800b166:	68a5      	ldr	r5, [r4, #8]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800b168:	f104 031c 	add.w	r3, r4, #28
	if (!_M_is_local())
 800b16c:	4298      	cmp	r0, r3
 800b16e:	d003      	beq.n	800b178 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xc8>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800b170:	69e1      	ldr	r1, [r4, #28]
 800b172:	3101      	adds	r1, #1
 800b174:	f005 fcf8 	bl	8010b68 <_ZdlPvj>
 800b178:	212c      	movs	r1, #44	; 0x2c
 800b17a:	4620      	mov	r0, r4
 800b17c:	f005 fcf4 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800b180:	b19d      	cbz	r5, 800b1aa <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xfa>
 800b182:	462c      	mov	r4, r5
 800b184:	e7b2      	b.n	800b0ec <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x3c>
      { return _M_dataplus._M_p; }
 800b186:	6968      	ldr	r0, [r5, #20]
      { return static_cast<_Link_type>(__x->_M_left); }
 800b188:	68ae      	ldr	r6, [r5, #8]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800b18a:	f105 031c 	add.w	r3, r5, #28
	if (!_M_is_local())
 800b18e:	4298      	cmp	r0, r3
 800b190:	d003      	beq.n	800b19a <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xea>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800b192:	69e9      	ldr	r1, [r5, #28]
 800b194:	3101      	adds	r1, #1
 800b196:	f005 fce7 	bl	8010b68 <_ZdlPvj>
 800b19a:	212c      	movs	r1, #44	; 0x2c
 800b19c:	4628      	mov	r0, r5
 800b19e:	f005 fce3 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800b1a2:	2e00      	cmp	r6, #0
 800b1a4:	d0de      	beq.n	800b164 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xb4>
 800b1a6:	4635      	mov	r5, r6
 800b1a8:	e7a3      	b.n	800b0f2 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x42>
      { return _M_dataplus._M_p; }
 800b1aa:	f8db 0014 	ldr.w	r0, [fp, #20]
      { return static_cast<_Link_type>(__x->_M_left); }
 800b1ae:	f8db 4008 	ldr.w	r4, [fp, #8]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800b1b2:	f10b 031c 	add.w	r3, fp, #28
	if (!_M_is_local())
 800b1b6:	4298      	cmp	r0, r3
 800b1b8:	d004      	beq.n	800b1c4 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x114>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800b1ba:	f8db 101c 	ldr.w	r1, [fp, #28]
 800b1be:	3101      	adds	r1, #1
 800b1c0:	f005 fcd2 	bl	8010b68 <_ZdlPvj>
 800b1c4:	212c      	movs	r1, #44	; 0x2c
 800b1c6:	4658      	mov	r0, fp
 800b1c8:	f005 fcce 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800b1cc:	b1ac      	cbz	r4, 800b1fa <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x14a>
 800b1ce:	46a3      	mov	fp, r4
 800b1d0:	e788      	b.n	800b0e4 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x34>
      { return _M_dataplus._M_p; }
 800b1d2:	6970      	ldr	r0, [r6, #20]
      { return static_cast<_Link_type>(__x->_M_left); }
 800b1d4:	f8d6 8008 	ldr.w	r8, [r6, #8]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800b1d8:	f106 031c 	add.w	r3, r6, #28
	if (!_M_is_local())
 800b1dc:	4298      	cmp	r0, r3
 800b1de:	d003      	beq.n	800b1e8 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x138>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800b1e0:	69f1      	ldr	r1, [r6, #28]
 800b1e2:	3101      	adds	r1, #1
 800b1e4:	f005 fcc0 	bl	8010b68 <_ZdlPvj>
 800b1e8:	212c      	movs	r1, #44	; 0x2c
 800b1ea:	4630      	mov	r0, r6
 800b1ec:	f005 fcbc 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800b1f0:	f1b8 0f00 	cmp.w	r8, #0
 800b1f4:	d0c7      	beq.n	800b186 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xd6>
 800b1f6:	4646      	mov	r6, r8
 800b1f8:	e77e      	b.n	800b0f8 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x48>
      { return _M_dataplus._M_p; }
 800b1fa:	f8da 0014 	ldr.w	r0, [sl, #20]
      { return static_cast<_Link_type>(__x->_M_left); }
 800b1fe:	f8da 4008 	ldr.w	r4, [sl, #8]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800b202:	f10a 031c 	add.w	r3, sl, #28
	if (!_M_is_local())
 800b206:	4298      	cmp	r0, r3
 800b208:	d004      	beq.n	800b214 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x164>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800b20a:	f8da 101c 	ldr.w	r1, [sl, #28]
 800b20e:	3101      	adds	r1, #1
 800b210:	f005 fcaa 	bl	8010b68 <_ZdlPvj>
 800b214:	212c      	movs	r1, #44	; 0x2c
 800b216:	4650      	mov	r0, sl
 800b218:	f005 fca6 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800b21c:	b10c      	cbz	r4, 800b222 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x172>
 800b21e:	46a2      	mov	sl, r4
 800b220:	e75a      	b.n	800b0d8 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x28>
      { return _M_dataplus._M_p; }
 800b222:	f8d9 0014 	ldr.w	r0, [r9, #20]
      { return static_cast<_Link_type>(__x->_M_left); }
 800b226:	f8d9 4008 	ldr.w	r4, [r9, #8]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800b22a:	f109 031c 	add.w	r3, r9, #28
	if (!_M_is_local())
 800b22e:	4298      	cmp	r0, r3
 800b230:	d004      	beq.n	800b23c <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x18c>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800b232:	f8d9 101c 	ldr.w	r1, [r9, #28]
 800b236:	3101      	adds	r1, #1
 800b238:	f005 fc96 	bl	8010b68 <_ZdlPvj>
 800b23c:	212c      	movs	r1, #44	; 0x2c
 800b23e:	4648      	mov	r0, r9
 800b240:	f005 fc92 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800b244:	b10c      	cbz	r4, 800b24a <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x19a>
 800b246:	46a1      	mov	r9, r4
 800b248:	e740      	b.n	800b0cc <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x1c>
      { return _M_dataplus._M_p; }
 800b24a:	9a00      	ldr	r2, [sp, #0]
 800b24c:	6950      	ldr	r0, [r2, #20]
      { return static_cast<_Link_type>(__x->_M_left); }
 800b24e:	6894      	ldr	r4, [r2, #8]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800b250:	f102 031c 	add.w	r3, r2, #28
	if (!_M_is_local())
 800b254:	4298      	cmp	r0, r3
 800b256:	d003      	beq.n	800b260 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x1b0>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800b258:	69d1      	ldr	r1, [r2, #28]
 800b25a:	3101      	adds	r1, #1
 800b25c:	f005 fc84 	bl	8010b68 <_ZdlPvj>
 800b260:	9800      	ldr	r0, [sp, #0]
 800b262:	212c      	movs	r1, #44	; 0x2c
 800b264:	f005 fc80 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800b268:	b10c      	cbz	r4, 800b26e <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0x1be>
 800b26a:	9400      	str	r4, [sp, #0]
 800b26c:	e727      	b.n	800b0be <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0+0xe>
    }
 800b26e:	b003      	add	sp, #12
 800b270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b274 <_ZNSt3mapIhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4lessIhESaISt4pairIKhS5_EEED1Ev>:
 800b274:	b570      	push	{r4, r5, r6, lr}
      { return static_cast<_Link_type>(this->_M_impl._M_header._M_parent); }
 800b276:	6884      	ldr	r4, [r0, #8]
 800b278:	4606      	mov	r6, r0
      while (__x != 0)
 800b27a:	b19c      	cbz	r4, 800b2a4 <_ZNSt3mapIhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4lessIhESaISt4pairIKhS5_EEED1Ev+0x30>
	  _M_erase(_S_right(__x));
 800b27c:	68e0      	ldr	r0, [r4, #12]
 800b27e:	f7ff ff17 	bl	800b0b0 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E.isra.0>
      { return _M_dataplus._M_p; }
 800b282:	6960      	ldr	r0, [r4, #20]
	return std::pointer_traits<const_pointer>::pointer_to(*_M_local_buf);
 800b284:	f104 031c 	add.w	r3, r4, #28
	if (!_M_is_local())
 800b288:	4298      	cmp	r0, r3
 800b28a:	4625      	mov	r5, r4
      { return static_cast<_Link_type>(__x->_M_left); }
 800b28c:	68a4      	ldr	r4, [r4, #8]
 800b28e:	d003      	beq.n	800b298 <_ZNSt3mapIhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4lessIhESaISt4pairIKhS5_EEED1Ev+0x24>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800b290:	69e9      	ldr	r1, [r5, #28]
 800b292:	3101      	adds	r1, #1
 800b294:	f005 fc68 	bl	8010b68 <_ZdlPvj>
 800b298:	212c      	movs	r1, #44	; 0x2c
 800b29a:	4628      	mov	r0, r5
 800b29c:	f005 fc64 	bl	8010b68 <_ZdlPvj>
      while (__x != 0)
 800b2a0:	2c00      	cmp	r4, #0
 800b2a2:	d1eb      	bne.n	800b27c <_ZNSt3mapIhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4lessIhESaISt4pairIKhS5_EEED1Ev+0x8>
 800b2a4:	4630      	mov	r0, r6
 800b2a6:	bd70      	pop	{r4, r5, r6, pc}

0800b2a8 <_Z20get_tx_timestamp_u64v>:
 * @param  none
 *
 * @return  64-bit value of the read time-stamp.
 */
uint64_t get_tx_timestamp_u64(void)
{
 800b2a8:	b510      	push	{r4, lr}
 800b2aa:	b082      	sub	sp, #8
    uint8_t ts_tab[5];
    uint64_t ts = 0;
    int i;

    dwt_readtxtimestamp(ts_tab);
 800b2ac:	466c      	mov	r4, sp
 800b2ae:	4620      	mov	r0, r4
 800b2b0:	f7fe f9f2 	bl	8009698 <dwt_readtxtimestamp>
    uint64_t ts = 0;
 800b2b4:	2000      	movs	r0, #0
 800b2b6:	ab01      	add	r3, sp, #4
 800b2b8:	4601      	mov	r1, r0
    for (i = 4; i >= 0; i--) {
        ts <<= 8;
        ts |= ts_tab[i];
 800b2ba:	f893 c000 	ldrb.w	ip, [r3]
        ts <<= 8;
 800b2be:	0209      	lsls	r1, r1, #8
    for (i = 4; i >= 0; i--) {
 800b2c0:	42a3      	cmp	r3, r4
        ts <<= 8;
 800b2c2:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
    for (i = 4; i >= 0; i--) {
 800b2c6:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
        ts |= ts_tab[i];
 800b2ca:	ea4c 2000 	orr.w	r0, ip, r0, lsl #8
    for (i = 4; i >= 0; i--) {
 800b2ce:	d1f4      	bne.n	800b2ba <_Z20get_tx_timestamp_u64v+0x12>
    }
    return ts;
}
 800b2d0:	b002      	add	sp, #8
 800b2d2:	bd10      	pop	{r4, pc}

0800b2d4 <_Z20get_rx_timestamp_u64v>:
 * @param  none
 *
 * @return  64-bit value of the read time-stamp.
 */
uint64_t get_rx_timestamp_u64(void)
{
 800b2d4:	b510      	push	{r4, lr}
 800b2d6:	b082      	sub	sp, #8
    uint8_t ts_tab[5];
    uint64_t ts = 0;
    int i;

    dwt_readrxtimestamp(ts_tab);
 800b2d8:	466c      	mov	r4, sp
 800b2da:	4620      	mov	r0, r4
 800b2dc:	f7fe f9ec 	bl	80096b8 <dwt_readrxtimestamp>
    uint64_t ts = 0;
 800b2e0:	2000      	movs	r0, #0
 800b2e2:	ab01      	add	r3, sp, #4
 800b2e4:	4601      	mov	r1, r0
    for (i = 4; i >= 0; i--) {
        ts <<= 8;
        ts |= ts_tab[i];
 800b2e6:	f893 c000 	ldrb.w	ip, [r3]
        ts <<= 8;
 800b2ea:	0209      	lsls	r1, r1, #8
    for (i = 4; i >= 0; i--) {
 800b2ec:	42a3      	cmp	r3, r4
        ts <<= 8;
 800b2ee:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
    for (i = 4; i >= 0; i--) {
 800b2f2:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
        ts |= ts_tab[i];
 800b2f6:	ea4c 2000 	orr.w	r0, ip, r0, lsl #8
    for (i = 4; i >= 0; i--) {
 800b2fa:	d1f4      	bne.n	800b2e6 <_Z20get_rx_timestamp_u64v+0x12>
    }
    return ts;
}
 800b2fc:	b002      	add	sp, #8
 800b2fe:	bd10      	pop	{r4, pc}

0800b300 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE24_M_get_insert_unique_posERS1_>:
	   typename _Compare, typename _Alloc>
    pair<typename _Rb_tree<_Key, _Val, _KeyOfValue,
			   _Compare, _Alloc>::_Base_ptr,
	 typename _Rb_tree<_Key, _Val, _KeyOfValue,
			   _Compare, _Alloc>::_Base_ptr>
    _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 800b300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
      { return static_cast<_Link_type>(this->_M_impl._M_header._M_parent); }
 800b302:	688c      	ldr	r4, [r1, #8]
    _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 800b304:	4606      	mov	r6, r0
 800b306:	4617      	mov	r7, r2
    {
      typedef pair<_Base_ptr, _Base_ptr> _Res;
      _Link_type __x = _M_begin();
      _Base_ptr __y = _M_end();
      bool __comp = true;
      while (__x != 0)
 800b308:	b1d4      	cbz	r4, 800b340 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE24_M_get_insert_unique_posERS1_+0x40>
    struct less : public binary_function<_Tp, _Tp, bool>
    {
      _GLIBCXX14_CONSTEXPR
      bool
      operator()(const _Tp& __x, const _Tp& __y) const
      { return __x < __y; }
 800b30a:	f892 e000 	ldrb.w	lr, [r2]
 800b30e:	e000      	b.n	800b312 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE24_M_get_insert_unique_posERS1_+0x12>
 800b310:	461c      	mov	r4, r3
 800b312:	f894 c010 	ldrb.w	ip, [r4, #16]
	{
	  __y = __x;
	  __comp = _M_impl._M_key_compare(__k, _S_key(__x));
	  __x = __comp ? _S_left(__x) : _S_right(__x);
 800b316:	68e2      	ldr	r2, [r4, #12]
      { return static_cast<_Link_type>(__x->_M_left); }
 800b318:	68a3      	ldr	r3, [r4, #8]
	  __x = __comp ? _S_left(__x) : _S_right(__x);
 800b31a:	45f4      	cmp	ip, lr
 800b31c:	bf96      	itet	ls
 800b31e:	4613      	movls	r3, r2
 800b320:	2501      	movhi	r5, #1
 800b322:	2500      	movls	r5, #0
      while (__x != 0)
 800b324:	2b00      	cmp	r3, #0
 800b326:	d1f3      	bne.n	800b310 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE24_M_get_insert_unique_posERS1_+0x10>
	}
      iterator __j = iterator(__y);
      if (__comp)
 800b328:	b95d      	cbnz	r5, 800b342 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE24_M_get_insert_unique_posERS1_+0x42>
 800b32a:	4623      	mov	r3, r4
	  if (__j == begin())
	    return _Res(__x, __y);
	  else
	    --__j;
	}
      if (_M_impl._M_key_compare(_S_key(__j._M_node), __k))
 800b32c:	45e6      	cmp	lr, ip
			   _MoveConstructiblePair<_U1, _U2>()
			  && _PCCP::template
			   _ImplicitlyMoveConvertiblePair<_U1, _U2>(),
                         bool>::type=true>
	constexpr pair(_U1&& __x, _U2&& __y)
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 800b32e:	bf8b      	itete	hi
 800b330:	2200      	movhi	r2, #0
       : first(std::forward<_U1>(__x)), second(__y) { }
 800b332:	2300      	movls	r3, #0
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 800b334:	e9c6 2300 	strdhi	r2, r3, [r6]
       : first(std::forward<_U1>(__x)), second(__y) { }
 800b338:	e9c6 4300 	strdls	r4, r3, [r6]
	return _Res(__x, __y);
      return _Res(__j._M_node, 0);
    }
 800b33c:	4630      	mov	r0, r6
 800b33e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      { return &this->_M_impl._M_header; }
 800b340:	1d0c      	adds	r4, r1, #4
	  if (__j == begin())
 800b342:	68cb      	ldr	r3, [r1, #12]
 800b344:	42a3      	cmp	r3, r4
 800b346:	d009      	beq.n	800b35c <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE24_M_get_insert_unique_posERS1_+0x5c>
	_M_node = _Rb_tree_decrement(_M_node);
 800b348:	4620      	mov	r0, r4
 800b34a:	f005 fc77 	bl	8010c3c <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
	return *this;
 800b34e:	4623      	mov	r3, r4
 800b350:	f897 e000 	ldrb.w	lr, [r7]
 800b354:	f890 c010 	ldrb.w	ip, [r0, #16]
 800b358:	4604      	mov	r4, r0
 800b35a:	e7e7      	b.n	800b32c <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE24_M_get_insert_unique_posERS1_+0x2c>
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 800b35c:	2300      	movs	r3, #0
 800b35e:	e9c6 3400 	strd	r3, r4, [r6]
    }
 800b362:	4630      	mov	r0, r6
 800b364:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b366:	bf00      	nop

0800b368 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_>:
	   typename _Compare, typename _Alloc>
    pair<typename _Rb_tree<_Key, _Val, _KeyOfValue,
			   _Compare, _Alloc>::_Base_ptr,
	 typename _Rb_tree<_Key, _Val, _KeyOfValue,
			   _Compare, _Alloc>::_Base_ptr>
    _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 800b368:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b36c:	4614      	mov	r4, r2
      { return &this->_M_impl._M_header; }
 800b36e:	1d0a      	adds	r2, r1, #4
    {
      iterator __pos = __position._M_const_cast();
      typedef pair<_Base_ptr, _Base_ptr> _Res;

      // end()
      if (__pos._M_node == _M_end())
 800b370:	4294      	cmp	r4, r2
    _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 800b372:	460f      	mov	r7, r1
 800b374:	4606      	mov	r6, r0
 800b376:	461d      	mov	r5, r3
      if (__pos._M_node == _M_end())
 800b378:	d023      	beq.n	800b3c2 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x5a>
 800b37a:	f893 8000 	ldrb.w	r8, [r3]
 800b37e:	7c23      	ldrb	r3, [r4, #16]
	      && _M_impl._M_key_compare(_S_key(_M_rightmost()), __k))
	    return _Res(0, _M_rightmost());
	  else
	    return _M_get_insert_unique_pos(__k);
	}
      else if (_M_impl._M_key_compare(__k, _S_key(__pos._M_node)))
 800b380:	4543      	cmp	r3, r8
 800b382:	d90f      	bls.n	800b3a4 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x3c>
	{
	  // First, try before...
	  iterator __before = __pos;
	  if (__pos._M_node == _M_leftmost()) // begin()
 800b384:	68cb      	ldr	r3, [r1, #12]
 800b386:	42a3      	cmp	r3, r4
 800b388:	d036      	beq.n	800b3f8 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x90>
	_M_node = _Rb_tree_decrement(_M_node);
 800b38a:	4620      	mov	r0, r4
 800b38c:	f005 fc56 	bl	8010c3c <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
	    return _Res(_M_leftmost(), _M_leftmost());
	  else if (_M_impl._M_key_compare(_S_key((--__before)._M_node), __k))
 800b390:	7c03      	ldrb	r3, [r0, #16]
 800b392:	4543      	cmp	r3, r8
 800b394:	d21c      	bcs.n	800b3d0 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x68>
	    {
	      if (_S_right(__before._M_node) == 0)
 800b396:	68c3      	ldr	r3, [r0, #12]
 800b398:	b39b      	cbz	r3, 800b402 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x9a>
 800b39a:	e9c6 4400 	strd	r4, r4, [r6]
	    return _M_get_insert_unique_pos(__k);
	}
      else
	// Equivalent keys.
	return _Res(__pos._M_node, 0);
    }
 800b39e:	4630      	mov	r0, r6
 800b3a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      else if (_M_impl._M_key_compare(_S_key(__pos._M_node), __k))
 800b3a4:	d21c      	bcs.n	800b3e0 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x78>
	  if (__pos._M_node == _M_rightmost())
 800b3a6:	690b      	ldr	r3, [r1, #16]
 800b3a8:	42a3      	cmp	r3, r4
 800b3aa:	d01f      	beq.n	800b3ec <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x84>
	_M_node = _Rb_tree_increment(_M_node);
 800b3ac:	4620      	mov	r0, r4
 800b3ae:	f005 fc43 	bl	8010c38 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
	  else if (_M_impl._M_key_compare(__k, _S_key((++__after)._M_node)))
 800b3b2:	7c03      	ldrb	r3, [r0, #16]
 800b3b4:	4543      	cmp	r3, r8
 800b3b6:	d90b      	bls.n	800b3d0 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x68>
	      if (_S_right(__pos._M_node) == 0)
 800b3b8:	68e3      	ldr	r3, [r4, #12]
 800b3ba:	b32b      	cbz	r3, 800b408 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0xa0>
 800b3bc:	e9c6 0000 	strd	r0, r0, [r6]
 800b3c0:	e00b      	b.n	800b3da <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x72>
	      && _M_impl._M_key_compare(_S_key(_M_rightmost()), __k))
 800b3c2:	694b      	ldr	r3, [r1, #20]
 800b3c4:	b123      	cbz	r3, 800b3d0 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x68>
 800b3c6:	690b      	ldr	r3, [r1, #16]
 800b3c8:	7829      	ldrb	r1, [r5, #0]
 800b3ca:	7c1a      	ldrb	r2, [r3, #16]
 800b3cc:	4291      	cmp	r1, r2
 800b3ce:	d80d      	bhi.n	800b3ec <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x84>
	    return _M_get_insert_unique_pos(__k);
 800b3d0:	462a      	mov	r2, r5
 800b3d2:	4639      	mov	r1, r7
 800b3d4:	4630      	mov	r0, r6
 800b3d6:	f7ff ff93 	bl	800b300 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE24_M_get_insert_unique_posERS1_>
    }
 800b3da:	4630      	mov	r0, r6
 800b3dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
       : first(std::forward<_U1>(__x)), second(__y) { }
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	e9c0 4300 	strd	r4, r3, [r0]
 800b3e6:	4630      	mov	r0, r6
 800b3e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
       : first(__x), second(std::forward<_U2>(__y)) { }
 800b3ec:	2200      	movs	r2, #0
 800b3ee:	e9c6 2300 	strd	r2, r3, [r6]
 800b3f2:	4630      	mov	r0, r6
 800b3f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 800b3f8:	e9c0 3300 	strd	r3, r3, [r0]
 800b3fc:	4630      	mov	r0, r6
 800b3fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
       : first(__x), second(std::forward<_U2>(__y)) { }
 800b402:	e9c6 3000 	strd	r3, r0, [r6]
 800b406:	e7e8      	b.n	800b3da <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x72>
 800b408:	e9c6 3400 	strd	r3, r4, [r6]
 800b40c:	e7e5      	b.n	800b3da <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_+0x72>
 800b40e:	bf00      	nop

0800b410 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_>:
	  for (; __first != __last; ++__first)
 800b410:	4291      	cmp	r1, r2
 800b412:	d045      	beq.n	800b4a0 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_+0x90>
	_M_insert_range_unique(_InputIterator __first, _InputIterator __last)
 800b414:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b418:	460c      	mov	r4, r1
 800b41a:	b082      	sub	sp, #8
 800b41c:	4691      	mov	r9, r2
 800b41e:	4607      	mov	r7, r0
      { return iterator(&this->_M_impl._M_header); }
 800b420:	f100 0804 	add.w	r8, r0, #4
 800b424:	e01c      	b.n	800b460 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_+0x50>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 800b426:	202c      	movs	r0, #44	; 0x2c
 800b428:	f005 fba0 	bl	8010b6c <_Znwj>
      { _M_construct(__str._M_data(), __str._M_data() + __str.length()); }
 800b42c:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
 800b430:	4605      	mov	r5, r0
	return std::pointer_traits<pointer>::pointer_to(*_M_local_buf);
 800b432:	f100 031c 	add.w	r3, r0, #28
      constexpr pair(const pair&) = default;	///< Copy constructor
 800b436:	f894 c000 	ldrb.w	ip, [r4]
 800b43a:	f885 c010 	strb.w	ip, [r5, #16]
          _M_construct(__beg, __end, _Tag());
 800b43e:	440a      	add	r2, r1
 800b440:	3014      	adds	r0, #20
	: allocator_type(std::move(__a)), _M_p(__dat) { }
 800b442:	616b      	str	r3, [r5, #20]
          _M_construct(__beg, __end, _Tag());
 800b444:	f7ff fc04 	bl	800ac50 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag.isra.0>
	_Rb_tree_insert_and_rebalance(__insert_left, __z, __p,
 800b448:	4643      	mov	r3, r8
 800b44a:	4632      	mov	r2, r6
 800b44c:	4629      	mov	r1, r5
 800b44e:	4650      	mov	r0, sl
 800b450:	f005 fbf6 	bl	8010c40 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_>
	++_M_impl._M_node_count;
 800b454:	697b      	ldr	r3, [r7, #20]
 800b456:	3301      	adds	r3, #1
 800b458:	617b      	str	r3, [r7, #20]
	  for (; __first != __last; ++__first)
 800b45a:	341c      	adds	r4, #28
 800b45c:	45a1      	cmp	r9, r4
 800b45e:	d019      	beq.n	800b494 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_+0x84>
			const _Val& __v,
#endif
			_NodeGen& __node_gen)
    {
      pair<_Base_ptr, _Base_ptr> __res
	= _M_get_insert_hint_unique_pos(__position, _KeyOfValue()(__v));
 800b460:	4623      	mov	r3, r4
 800b462:	4642      	mov	r2, r8
 800b464:	4639      	mov	r1, r7
 800b466:	4668      	mov	r0, sp
 800b468:	f7ff ff7e 	bl	800b368 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS8_ERS1_>
 800b46c:	9e01      	ldr	r6, [sp, #4]

      if (__res.second)
 800b46e:	2e00      	cmp	r6, #0
 800b470:	d0f3      	beq.n	800b45a <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_+0x4a>
			      || _M_impl._M_key_compare(_KeyOfValue()(__v),
 800b472:	9b00      	ldr	r3, [sp, #0]
 800b474:	f04f 0a01 	mov.w	sl, #1
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d1d4      	bne.n	800b426 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_+0x16>
	bool __insert_left = (__x != 0 || __p == _M_end()
 800b47c:	45b0      	cmp	r8, r6
 800b47e:	d00c      	beq.n	800b49a <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_+0x8a>
			      || _M_impl._M_key_compare(_KeyOfValue()(__v),
 800b480:	f894 a000 	ldrb.w	sl, [r4]
 800b484:	7c33      	ldrb	r3, [r6, #16]
 800b486:	459a      	cmp	sl, r3
 800b488:	bf2c      	ite	cs
 800b48a:	f04f 0a00 	movcs.w	sl, #0
 800b48e:	f04f 0a01 	movcc.w	sl, #1
 800b492:	e7c8      	b.n	800b426 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_+0x16>
	}
 800b494:	b002      	add	sp, #8
 800b496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			      || _M_impl._M_key_compare(_KeyOfValue()(__v),
 800b49a:	f04f 0a01 	mov.w	sl, #1
 800b49e:	e7c2      	b.n	800b426 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_+0x16>
 800b4a0:	4770      	bx	lr
 800b4a2:	bf00      	nop

0800b4a4 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE24_M_get_insert_unique_posERS1_>:
    _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 800b4a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
      { return static_cast<_Link_type>(this->_M_impl._M_header._M_parent); }
 800b4a8:	688c      	ldr	r4, [r1, #8]
    _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 800b4aa:	4680      	mov	r8, r0
 800b4ac:	4691      	mov	r9, r2
      while (__x != 0)
 800b4ae:	b1cc      	cbz	r4, 800b4e4 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE24_M_get_insert_unique_posERS1_+0x40>
 800b4b0:	6816      	ldr	r6, [r2, #0]
 800b4b2:	e000      	b.n	800b4b6 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE24_M_get_insert_unique_posERS1_+0x12>
 800b4b4:	461c      	mov	r4, r3
 800b4b6:	6925      	ldr	r5, [r4, #16]
	  __x = __comp ? _S_left(__x) : _S_right(__x);
 800b4b8:	68e2      	ldr	r2, [r4, #12]
      { return static_cast<_Link_type>(__x->_M_left); }
 800b4ba:	68a3      	ldr	r3, [r4, #8]
	  __x = __comp ? _S_left(__x) : _S_right(__x);
 800b4bc:	42b5      	cmp	r5, r6
 800b4be:	bf96      	itet	ls
 800b4c0:	4613      	movls	r3, r2
 800b4c2:	2701      	movhi	r7, #1
 800b4c4:	2700      	movls	r7, #0
      while (__x != 0)
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d1f4      	bne.n	800b4b4 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE24_M_get_insert_unique_posERS1_+0x10>
      if (__comp)
 800b4ca:	b967      	cbnz	r7, 800b4e6 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE24_M_get_insert_unique_posERS1_+0x42>
 800b4cc:	4623      	mov	r3, r4
      if (_M_impl._M_key_compare(_S_key(__j._M_node), __k))
 800b4ce:	42ae      	cmp	r6, r5
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 800b4d0:	bf8b      	itete	hi
 800b4d2:	2200      	movhi	r2, #0
       : first(std::forward<_U1>(__x)), second(__y) { }
 800b4d4:	2300      	movls	r3, #0
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 800b4d6:	e9c8 2300 	strdhi	r2, r3, [r8]
       : first(std::forward<_U1>(__x)), second(__y) { }
 800b4da:	e9c8 4300 	strdls	r4, r3, [r8]
    }
 800b4de:	4640      	mov	r0, r8
 800b4e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      { return &this->_M_impl._M_header; }
 800b4e4:	1d0c      	adds	r4, r1, #4
	  if (__j == begin())
 800b4e6:	68cb      	ldr	r3, [r1, #12]
 800b4e8:	42a3      	cmp	r3, r4
 800b4ea:	d008      	beq.n	800b4fe <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE24_M_get_insert_unique_posERS1_+0x5a>
	_M_node = _Rb_tree_decrement(_M_node);
 800b4ec:	4620      	mov	r0, r4
 800b4ee:	f005 fba5 	bl	8010c3c <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
	return *this;
 800b4f2:	4623      	mov	r3, r4
 800b4f4:	f8d9 6000 	ldr.w	r6, [r9]
 800b4f8:	6905      	ldr	r5, [r0, #16]
 800b4fa:	4604      	mov	r4, r0
 800b4fc:	e7e7      	b.n	800b4ce <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE24_M_get_insert_unique_posERS1_+0x2a>
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 800b4fe:	2300      	movs	r3, #0
 800b500:	e9c8 3400 	strd	r3, r4, [r8]
    }
 800b504:	4640      	mov	r0, r8
 800b506:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b50a:	bf00      	nop

0800b50c <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_>:
	  for (; __first != __last; ++__first)
 800b50c:	4291      	cmp	r1, r2
 800b50e:	d04d      	beq.n	800b5ac <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_+0xa0>
	_M_insert_range_unique(_InputIterator __first, _InputIterator __last)
 800b510:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b514:	4690      	mov	r8, r2
 800b516:	b082      	sub	sp, #8
 800b518:	4606      	mov	r6, r0
      { return iterator(&this->_M_impl._M_header); }
 800b51a:	f100 0904 	add.w	r9, r0, #4
 800b51e:	f101 041c 	add.w	r4, r1, #28
 800b522:	e02e      	b.n	800b582 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_+0x76>
	      && _M_impl._M_key_compare(_S_key(_M_rightmost()), __k))
 800b524:	6937      	ldr	r7, [r6, #16]
 800b526:	f854 3c1c 	ldr.w	r3, [r4, #-28]
 800b52a:	6939      	ldr	r1, [r7, #16]
 800b52c:	4299      	cmp	r1, r3
 800b52e:	d22d      	bcs.n	800b58c <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_+0x80>
	bool __insert_left = (__x != 0 || __p == _M_end()
 800b530:	45b9      	cmp	r9, r7
 800b532:	d035      	beq.n	800b5a0 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_+0x94>
			      || _M_impl._M_key_compare(_KeyOfValue()(__v),
 800b534:	f854 2c1c 	ldr.w	r2, [r4, #-28]
 800b538:	693b      	ldr	r3, [r7, #16]
 800b53a:	429a      	cmp	r2, r3
 800b53c:	bf2c      	ite	cs
 800b53e:	f04f 0a00 	movcs.w	sl, #0
 800b542:	f04f 0a01 	movcc.w	sl, #1
 800b546:	202c      	movs	r0, #44	; 0x2c
 800b548:	f005 fb10 	bl	8010b6c <_Znwj>
      { _M_construct(__str._M_data(), __str._M_data() + __str.length()); }
 800b54c:	e954 1206 	ldrd	r1, r2, [r4, #-24]
      constexpr pair(const pair&) = default;	///< Copy constructor
 800b550:	f854 3c1c 	ldr.w	r3, [r4, #-28]
 800b554:	4605      	mov	r5, r0
	return std::pointer_traits<pointer>::pointer_to(*_M_local_buf);
 800b556:	301c      	adds	r0, #28
	: allocator_type(std::move(__a)), _M_p(__dat) { }
 800b558:	e9c5 3004 	strd	r3, r0, [r5, #16]
          _M_construct(__beg, __end, _Tag());
 800b55c:	440a      	add	r2, r1
 800b55e:	f105 0014 	add.w	r0, r5, #20
 800b562:	f7ff fb75 	bl	800ac50 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag.isra.0>
	_Rb_tree_insert_and_rebalance(__insert_left, __z, __p,
 800b566:	464b      	mov	r3, r9
 800b568:	463a      	mov	r2, r7
 800b56a:	4629      	mov	r1, r5
 800b56c:	4650      	mov	r0, sl
 800b56e:	f005 fb67 	bl	8010c40 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_>
	++_M_impl._M_node_count;
 800b572:	6973      	ldr	r3, [r6, #20]
 800b574:	3301      	adds	r3, #1
 800b576:	6173      	str	r3, [r6, #20]
	  for (; __first != __last; ++__first)
 800b578:	45a0      	cmp	r8, r4
 800b57a:	f104 031c 	add.w	r3, r4, #28
 800b57e:	d012      	beq.n	800b5a6 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_+0x9a>
 800b580:	461c      	mov	r4, r3
	      && _M_impl._M_key_compare(_S_key(_M_rightmost()), __k))
 800b582:	6973      	ldr	r3, [r6, #20]
 800b584:	f1a4 021c 	sub.w	r2, r4, #28
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d1cb      	bne.n	800b524 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_+0x18>
	    return _M_get_insert_unique_pos(__k);
 800b58c:	4631      	mov	r1, r6
 800b58e:	4668      	mov	r0, sp
 800b590:	f7ff ff88 	bl	800b4a4 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE24_M_get_insert_unique_posERS1_>
 800b594:	e9dd 3700 	ldrd	r3, r7, [sp]
      if (__res.second)
 800b598:	2f00      	cmp	r7, #0
 800b59a:	d0ed      	beq.n	800b578 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_+0x6c>
			      || _M_impl._M_key_compare(_KeyOfValue()(__v),
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d0c7      	beq.n	800b530 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_+0x24>
 800b5a0:	f04f 0a01 	mov.w	sl, #1
 800b5a4:	e7cf      	b.n	800b546 <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_+0x3a>
	}
 800b5a6:	b002      	add	sp, #8
 800b5a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5ac:	4770      	bx	lr
 800b5ae:	bf00      	nop

0800b5b0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>:
 800b5b0:	b5f0      	push	{r4, r5, r6, r7, lr}
      _M_header._M_color = _S_red;
 800b5b2:	48b5      	ldr	r0, [pc, #724]	; (800b888 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x2d8>)
std::map<std::string,uint8_t> invmap_dataRate,invmap_rxPAC,invmap_txPreambLength;
 800b5b4:	4ab5      	ldr	r2, [pc, #724]	; (800b88c <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x2dc>)
 800b5b6:	49b6      	ldr	r1, [pc, #728]	; (800b890 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x2e0>)
 800b5b8:	2400      	movs	r4, #0
      _M_header._M_left = &_M_header;
 800b5ba:	1d03      	adds	r3, r0, #4
}
 800b5bc:	f2ad 4d84 	subw	sp, sp, #1156	; 0x484
 800b5c0:	e9c0 4302 	strd	r4, r3, [r0, #8]
      _M_node_count = 0;
 800b5c4:	e9c0 3404 	strd	r3, r4, [r0, #16]
      _M_header._M_color = _S_red;
 800b5c8:	7104      	strb	r4, [r0, #4]
std::map<std::string,uint8_t> invmap_dataRate,invmap_rxPAC,invmap_txPreambLength;
 800b5ca:	f7f7 fde3 	bl	8003194 <__aeabi_atexit>
 800b5ce:	48b1      	ldr	r0, [pc, #708]	; (800b894 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x2e4>)
 800b5d0:	4aae      	ldr	r2, [pc, #696]	; (800b88c <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x2dc>)
 800b5d2:	49af      	ldr	r1, [pc, #700]	; (800b890 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x2e0>)
 800b5d4:	7104      	strb	r4, [r0, #4]
      _M_header._M_left = &_M_header;
 800b5d6:	1d03      	adds	r3, r0, #4
 800b5d8:	e9c0 4302 	strd	r4, r3, [r0, #8]
      _M_node_count = 0;
 800b5dc:	e9c0 3404 	strd	r3, r4, [r0, #16]
 800b5e0:	f7f7 fdd8 	bl	8003194 <__aeabi_atexit>
      _M_header._M_color = _S_red;
 800b5e4:	48ac      	ldr	r0, [pc, #688]	; (800b898 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x2e8>)
 800b5e6:	4aa9      	ldr	r2, [pc, #676]	; (800b88c <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x2dc>)
 800b5e8:	49a9      	ldr	r1, [pc, #676]	; (800b890 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x2e0>)
 800b5ea:	7104      	strb	r4, [r0, #4]
      _M_header._M_left = &_M_header;
 800b5ec:	1d03      	adds	r3, r0, #4
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
 800b5ee:	ad01      	add	r5, sp, #4
 800b5f0:	e9c0 4302 	strd	r4, r3, [r0, #8]
      _M_node_count = 0;
 800b5f4:	e9c0 3404 	strd	r3, r4, [r0, #16]
 800b5f8:	f7f7 fdcc 	bl	8003194 <__aeabi_atexit>
 800b5fc:	2301      	movs	r3, #1
 800b5fe:	49a7      	ldr	r1, [pc, #668]	; (800b89c <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x2ec>)
 800b600:	602b      	str	r3, [r5, #0]
 800b602:	a802      	add	r0, sp, #8
 800b604:	f7ff faf2 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b608:	2302      	movs	r3, #2
 800b60a:	49a5      	ldr	r1, [pc, #660]	; (800b8a0 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x2f0>)
 800b60c:	61eb      	str	r3, [r5, #28]
 800b60e:	a809      	add	r0, sp, #36	; 0x24
 800b610:	f7ff faec 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b614:	2304      	movs	r3, #4
 800b616:	49a3      	ldr	r1, [pc, #652]	; (800b8a4 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x2f4>)
 800b618:	63ab      	str	r3, [r5, #56]	; 0x38
 800b61a:	a810      	add	r0, sp, #64	; 0x40
 800b61c:	f7ff fae6 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b620:	2308      	movs	r3, #8
 800b622:	49a1      	ldr	r1, [pc, #644]	; (800b8a8 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x2f8>)
 800b624:	656b      	str	r3, [r5, #84]	; 0x54
 800b626:	a817      	add	r0, sp, #92	; 0x5c
 800b628:	f7ff fae0 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b62c:	2310      	movs	r3, #16
 800b62e:	499f      	ldr	r1, [pc, #636]	; (800b8ac <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x2fc>)
 800b630:	672b      	str	r3, [r5, #112]	; 0x70
 800b632:	a81e      	add	r0, sp, #120	; 0x78
 800b634:	f7ff fada 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b638:	2320      	movs	r3, #32
 800b63a:	499d      	ldr	r1, [pc, #628]	; (800b8b0 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x300>)
 800b63c:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 800b640:	a825      	add	r0, sp, #148	; 0x94
 800b642:	f7ff fad3 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b646:	2340      	movs	r3, #64	; 0x40
 800b648:	499a      	ldr	r1, [pc, #616]	; (800b8b4 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x304>)
 800b64a:	f8c5 30a8 	str.w	r3, [r5, #168]	; 0xa8
 800b64e:	a82c      	add	r0, sp, #176	; 0xb0
 800b650:	f7ff facc 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b654:	2380      	movs	r3, #128	; 0x80
 800b656:	4998      	ldr	r1, [pc, #608]	; (800b8b8 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x308>)
 800b658:	f8c5 30c4 	str.w	r3, [r5, #196]	; 0xc4
 800b65c:	a833      	add	r0, sp, #204	; 0xcc
 800b65e:	f7ff fac5 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b662:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b666:	4995      	ldr	r1, [pc, #596]	; (800b8bc <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x30c>)
 800b668:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 800b66c:	a83a      	add	r0, sp, #232	; 0xe8
 800b66e:	f7ff fabd 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b672:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b676:	4992      	ldr	r1, [pc, #584]	; (800b8c0 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x310>)
 800b678:	f8c5 30fc 	str.w	r3, [r5, #252]	; 0xfc
 800b67c:	a841      	add	r0, sp, #260	; 0x104
 800b67e:	f7ff fab5 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b682:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b686:	498f      	ldr	r1, [pc, #572]	; (800b8c4 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x314>)
 800b688:	f8c5 3118 	str.w	r3, [r5, #280]	; 0x118
 800b68c:	a848      	add	r0, sp, #288	; 0x120
 800b68e:	f7ff faad 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b692:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b696:	498c      	ldr	r1, [pc, #560]	; (800b8c8 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x318>)
 800b698:	f8c5 3134 	str.w	r3, [r5, #308]	; 0x134
 800b69c:	a84f      	add	r0, sp, #316	; 0x13c
 800b69e:	f7ff faa5 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b6a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b6a6:	4989      	ldr	r1, [pc, #548]	; (800b8cc <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x31c>)
 800b6a8:	f8c5 3150 	str.w	r3, [r5, #336]	; 0x150
 800b6ac:	a856      	add	r0, sp, #344	; 0x158
 800b6ae:	f7ff fa9d 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b6b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b6b6:	4986      	ldr	r1, [pc, #536]	; (800b8d0 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x320>)
 800b6b8:	f8c5 316c 	str.w	r3, [r5, #364]	; 0x16c
 800b6bc:	a85d      	add	r0, sp, #372	; 0x174
 800b6be:	f7ff fa95 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b6c2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b6c6:	4983      	ldr	r1, [pc, #524]	; (800b8d4 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x324>)
 800b6c8:	f8c5 3188 	str.w	r3, [r5, #392]	; 0x188
 800b6cc:	a864      	add	r0, sp, #400	; 0x190
 800b6ce:	f7ff fa8d 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b6d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b6d6:	4980      	ldr	r1, [pc, #512]	; (800b8d8 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x328>)
 800b6d8:	f8c5 31a4 	str.w	r3, [r5, #420]	; 0x1a4
 800b6dc:	a86b      	add	r0, sp, #428	; 0x1ac
 800b6de:	f7ff fa85 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b6e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800b6e6:	497d      	ldr	r1, [pc, #500]	; (800b8dc <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x32c>)
 800b6e8:	f8c5 31c0 	str.w	r3, [r5, #448]	; 0x1c0
 800b6ec:	a872      	add	r0, sp, #456	; 0x1c8
 800b6ee:	f7ff fa7d 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b6f2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b6f6:	497a      	ldr	r1, [pc, #488]	; (800b8e0 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x330>)
 800b6f8:	f8c5 31dc 	str.w	r3, [r5, #476]	; 0x1dc
 800b6fc:	a879      	add	r0, sp, #484	; 0x1e4
 800b6fe:	f7ff fa75 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b702:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b706:	4977      	ldr	r1, [pc, #476]	; (800b8e4 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x334>)
 800b708:	f8c5 31f8 	str.w	r3, [r5, #504]	; 0x1f8
 800b70c:	a880      	add	r0, sp, #512	; 0x200
 800b70e:	f7ff fa6d 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b712:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b716:	4974      	ldr	r1, [pc, #464]	; (800b8e8 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x338>)
 800b718:	f8c5 3214 	str.w	r3, [r5, #532]	; 0x214
 800b71c:	a887      	add	r0, sp, #540	; 0x21c
 800b71e:	f7ff fa65 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b722:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800b726:	4971      	ldr	r1, [pc, #452]	; (800b8ec <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x33c>)
 800b728:	f8c5 3230 	str.w	r3, [r5, #560]	; 0x230
 800b72c:	a88e      	add	r0, sp, #568	; 0x238
 800b72e:	f7ff fa5d 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b732:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b736:	496e      	ldr	r1, [pc, #440]	; (800b8f0 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x340>)
 800b738:	f8c5 324c 	str.w	r3, [r5, #588]	; 0x24c
 800b73c:	a895      	add	r0, sp, #596	; 0x254
 800b73e:	f7ff fa55 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b742:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b746:	496b      	ldr	r1, [pc, #428]	; (800b8f4 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x344>)
 800b748:	f8c5 3268 	str.w	r3, [r5, #616]	; 0x268
 800b74c:	a89c      	add	r0, sp, #624	; 0x270
 800b74e:	f7ff fa4d 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b752:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800b756:	4968      	ldr	r1, [pc, #416]	; (800b8f8 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x348>)
 800b758:	f8c5 3284 	str.w	r3, [r5, #644]	; 0x284
 800b75c:	a8a3      	add	r0, sp, #652	; 0x28c
 800b75e:	f7ff fa45 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b762:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b766:	4965      	ldr	r1, [pc, #404]	; (800b8fc <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x34c>)
 800b768:	f8c5 32a0 	str.w	r3, [r5, #672]	; 0x2a0
 800b76c:	a8aa      	add	r0, sp, #680	; 0x2a8
 800b76e:	f7ff fa3d 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b772:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b776:	4962      	ldr	r1, [pc, #392]	; (800b900 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x350>)
 800b778:	f8c5 32bc 	str.w	r3, [r5, #700]	; 0x2bc
 800b77c:	a8b1      	add	r0, sp, #708	; 0x2c4
 800b77e:	f7ff fa35 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b782:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800b786:	495f      	ldr	r1, [pc, #380]	; (800b904 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x354>)
 800b788:	f8c5 32d8 	str.w	r3, [r5, #728]	; 0x2d8
 800b78c:	a8b8      	add	r0, sp, #736	; 0x2e0
 800b78e:	f7ff fa2d 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b792:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b796:	495c      	ldr	r1, [pc, #368]	; (800b908 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x358>)
 800b798:	f8c5 32f4 	str.w	r3, [r5, #756]	; 0x2f4
 800b79c:	a8bf      	add	r0, sp, #764	; 0x2fc
 800b79e:	f7ff fa25 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b7a2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800b7a6:	4959      	ldr	r1, [pc, #356]	; (800b90c <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x35c>)
 800b7a8:	f8c5 3310 	str.w	r3, [r5, #784]	; 0x310
 800b7ac:	a8c6      	add	r0, sp, #792	; 0x318
 800b7ae:	f7ff fa1d 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b7b2:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800b7b6:	4956      	ldr	r1, [pc, #344]	; (800b910 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x360>)
 800b7b8:	f8c5 332c 	str.w	r3, [r5, #812]	; 0x32c
 800b7bc:	a8cd      	add	r0, sp, #820	; 0x334
 800b7be:	f7ff fa15 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b7c2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b7c6:	4953      	ldr	r1, [pc, #332]	; (800b914 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x364>)
 800b7c8:	f8c5 3348 	str.w	r3, [r5, #840]	; 0x348
 800b7cc:	a8d4      	add	r0, sp, #848	; 0x350
 800b7ce:	f7ff fa0d 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b7d2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b7d6:	f8c5 3364 	str.w	r3, [r5, #868]	; 0x364
 800b7da:	494f      	ldr	r1, [pc, #316]	; (800b918 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x368>)
 800b7dc:	a8db      	add	r0, sp, #876	; 0x36c
 800b7de:	f7ff fa05 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b7e2:	494e      	ldr	r1, [pc, #312]	; (800b91c <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x36c>)
 800b7e4:	f8c5 4380 	str.w	r4, [r5, #896]	; 0x380
 800b7e8:	a8e2      	add	r0, sp, #904	; 0x388
 800b7ea:	f7ff f9ff 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b7ee:	494c      	ldr	r1, [pc, #304]	; (800b920 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x370>)
 800b7f0:	f8c5 439c 	str.w	r4, [r5, #924]	; 0x39c
 800b7f4:	a8e9      	add	r0, sp, #932	; 0x3a4
 800b7f6:	f7ff f9f9 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b7fa:	494a      	ldr	r1, [pc, #296]	; (800b924 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x374>)
 800b7fc:	f8c5 43b8 	str.w	r4, [r5, #952]	; 0x3b8
 800b800:	a8f0      	add	r0, sp, #960	; 0x3c0
 800b802:	f7ff f9f3 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b806:	f44f 6381 	mov.w	r3, #1032	; 0x408
 800b80a:	4947      	ldr	r1, [pc, #284]	; (800b928 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x378>)
 800b80c:	f8c5 33d4 	str.w	r3, [r5, #980]	; 0x3d4
 800b810:	a8f7      	add	r0, sp, #988	; 0x3dc
 800b812:	f7ff f9eb 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b816:	f44f 43de 	mov.w	r3, #28416	; 0x6f00
 800b81a:	4944      	ldr	r1, [pc, #272]	; (800b92c <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x37c>)
 800b81c:	f8c5 33f0 	str.w	r3, [r5, #1008]	; 0x3f0
 800b820:	a8fe      	add	r0, sp, #1016	; 0x3f8
 800b822:	f7ff f9e3 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b826:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800b82a:	4941      	ldr	r1, [pc, #260]	; (800b930 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x380>)
 800b82c:	f8c5 340c 	str.w	r3, [r5, #1036]	; 0x40c
 800b830:	f20d 4014 	addw	r0, sp, #1044	; 0x414
 800b834:	f7ff f9da 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b838:	4b3e      	ldr	r3, [pc, #248]	; (800b934 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x384>)
 800b83a:	493f      	ldr	r1, [pc, #252]	; (800b938 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x388>)
 800b83c:	f8c5 3428 	str.w	r3, [r5, #1064]	; 0x428
 800b840:	f50d 6086 	add.w	r0, sp, #1072	; 0x430
 800b844:	f7ff f9d2 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b848:	f44f 1308 	mov.w	r3, #2228224	; 0x220000
 800b84c:	493b      	ldr	r1, [pc, #236]	; (800b93c <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x38c>)
 800b84e:	f8c5 3444 	str.w	r3, [r5, #1092]	; 0x444
 800b852:	f20d 404c 	addw	r0, sp, #1100	; 0x44c
 800b856:	f7ff f9c9 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b85a:	23f8      	movs	r3, #248	; 0xf8
 800b85c:	4938      	ldr	r1, [pc, #224]	; (800b940 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x390>)
 800b85e:	f8c5 3460 	str.w	r3, [r5, #1120]	; 0x460
 800b862:	f50d 608d 	add.w	r0, sp, #1128	; 0x468
 800b866:	f7ff f9c1 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
      _M_header._M_color = _S_red;
 800b86a:	4836      	ldr	r0, [pc, #216]	; (800b944 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x394>)
      _M_header._M_left = &_M_header;
 800b86c:	1d03      	adds	r3, r0, #4
      _M_header._M_color = _S_red;
 800b86e:	7104      	strb	r4, [r0, #4]
      _M_header._M_parent = 0;
 800b870:	6084      	str	r4, [r0, #8]
      _M_node_count = 0;
 800b872:	6144      	str	r4, [r0, #20]
      _M_header._M_right = &_M_header;
 800b874:	e9c0 3303 	strd	r3, r3, [r0, #12]
      { _M_t._M_insert_range_unique(__l.begin(), __l.end()); }
 800b878:	f50d 6290 	add.w	r2, sp, #1152	; 0x480
 800b87c:	4629      	mov	r1, r5
 800b87e:	f7ff fe45 	bl	800b50c <_ZNSt8_Rb_treeImSt4pairIKmNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessImESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_>
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800b882:	f20d 4464 	addw	r4, sp, #1124	; 0x464
 800b886:	e060      	b.n	800b94a <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x39a>
 800b888:	20001414 	.word	0x20001414
 800b88c:	20000d54 	.word	0x20000d54
 800b890:	0800b07d 	.word	0x0800b07d
 800b894:	200013cc 	.word	0x200013cc
 800b898:	20001444 	.word	0x20001444
 800b89c:	080122dc 	.word	0x080122dc
 800b8a0:	08012300 	.word	0x08012300
 800b8a4:	08012310 	.word	0x08012310
 800b8a8:	0801232c 	.word	0x0801232c
 800b8ac:	0801234c 	.word	0x0801234c
 800b8b0:	08012364 	.word	0x08012364
 800b8b4:	0801237c 	.word	0x0801237c
 800b8b8:	08012398 	.word	0x08012398
 800b8bc:	080123ac 	.word	0x080123ac
 800b8c0:	080123d0 	.word	0x080123d0
 800b8c4:	080123fc 	.word	0x080123fc
 800b8c8:	08012410 	.word	0x08012410
 800b8cc:	0801242c 	.word	0x0801242c
 800b8d0:	08012448 	.word	0x08012448
 800b8d4:	08012464 	.word	0x08012464
 800b8d8:	08012478 	.word	0x08012478
 800b8dc:	0801248c 	.word	0x0801248c
 800b8e0:	080124b4 	.word	0x080124b4
 800b8e4:	080124d0 	.word	0x080124d0
 800b8e8:	080124f8 	.word	0x080124f8
 800b8ec:	08012508 	.word	0x08012508
 800b8f0:	0801251c 	.word	0x0801251c
 800b8f4:	08012538 	.word	0x08012538
 800b8f8:	08012548 	.word	0x08012548
 800b8fc:	08012558 	.word	0x08012558
 800b900:	0801256c 	.word	0x0801256c
 800b904:	08012584 	.word	0x08012584
 800b908:	08012598 	.word	0x08012598
 800b90c:	080125b4 	.word	0x080125b4
 800b910:	080125cc 	.word	0x080125cc
 800b914:	080125f0 	.word	0x080125f0
 800b918:	08012614 	.word	0x08012614
 800b91c:	08012640 	.word	0x08012640
 800b920:	08012668 	.word	0x08012668
 800b924:	08012684 	.word	0x08012684
 800b928:	080126a4 	.word	0x080126a4
 800b92c:	080126c8 	.word	0x080126c8
 800b930:	080126d8 	.word	0x080126d8
 800b934:	24059000 	.word	0x24059000
 800b938:	080126f4 	.word	0x080126f4
 800b93c:	08012704 	.word	0x08012704
 800b940:	08012720 	.word	0x08012720
 800b944:	200013fc 	.word	0x200013fc
 800b948:	461c      	mov	r4, r3
      { return _M_dataplus._M_p; }
 800b94a:	6860      	ldr	r0, [r4, #4]
	if (!_M_is_local())
 800b94c:	f104 030c 	add.w	r3, r4, #12
 800b950:	4298      	cmp	r0, r3
 800b952:	d003      	beq.n	800b95c <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x3ac>
      { _Alloc_traits::deallocate(_M_get_allocator(), _M_data(), __size + 1); }
 800b954:	68e1      	ldr	r1, [r4, #12]
	::operator delete(__p
 800b956:	3101      	adds	r1, #1
 800b958:	f005 f906 	bl	8010b68 <_ZdlPvj>
	};
 800b95c:	42a5      	cmp	r5, r4
 800b95e:	f1a4 031c 	sub.w	r3, r4, #28
 800b962:	d1f1      	bne.n	800b948 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x398>
std::map<unsigned long,std::string> map_reg_status {
 800b964:	4a5b      	ldr	r2, [pc, #364]	; (800bad4 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x524>)
 800b966:	495c      	ldr	r1, [pc, #368]	; (800bad8 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x528>)
 800b968:	485c      	ldr	r0, [pc, #368]	; (800badc <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x52c>)
 800b96a:	f7f7 fc13 	bl	8003194 <__aeabi_atexit>
 800b96e:	230c      	movs	r3, #12
 800b970:	495b      	ldr	r1, [pc, #364]	; (800bae0 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x530>)
 800b972:	702b      	strb	r3, [r5, #0]
 800b974:	a802      	add	r0, sp, #8
 800b976:	f7ff f939 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b97a:	2328      	movs	r3, #40	; 0x28
 800b97c:	4959      	ldr	r1, [pc, #356]	; (800bae4 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x534>)
 800b97e:	772b      	strb	r3, [r5, #28]
 800b980:	a809      	add	r0, sp, #36	; 0x24
 800b982:	f7ff f933 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b986:	2318      	movs	r3, #24
 800b988:	4957      	ldr	r1, [pc, #348]	; (800bae8 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x538>)
 800b98a:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
 800b98e:	a810      	add	r0, sp, #64	; 0x40
 800b990:	f7ff f92c 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b994:	2308      	movs	r3, #8
 800b996:	4955      	ldr	r1, [pc, #340]	; (800baec <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x53c>)
 800b998:	f885 3054 	strb.w	r3, [r5, #84]	; 0x54
 800b99c:	a817      	add	r0, sp, #92	; 0x5c
 800b99e:	f7ff f925 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b9a2:	2334      	movs	r3, #52	; 0x34
 800b9a4:	4952      	ldr	r1, [pc, #328]	; (800baf0 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x540>)
 800b9a6:	f885 3070 	strb.w	r3, [r5, #112]	; 0x70
 800b9aa:	a81e      	add	r0, sp, #120	; 0x78
 800b9ac:	f7ff f91e 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b9b0:	2324      	movs	r3, #36	; 0x24
 800b9b2:	4950      	ldr	r1, [pc, #320]	; (800baf4 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x544>)
 800b9b4:	f885 308c 	strb.w	r3, [r5, #140]	; 0x8c
 800b9b8:	a825      	add	r0, sp, #148	; 0x94
 800b9ba:	f7ff f917 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b9be:	2314      	movs	r3, #20
 800b9c0:	494d      	ldr	r1, [pc, #308]	; (800baf8 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x548>)
 800b9c2:	f885 30a8 	strb.w	r3, [r5, #168]	; 0xa8
 800b9c6:	a82c      	add	r0, sp, #176	; 0xb0
 800b9c8:	f7ff f910 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800b9cc:	2304      	movs	r3, #4
 800b9ce:	494b      	ldr	r1, [pc, #300]	; (800bafc <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x54c>)
 800b9d0:	f885 30c4 	strb.w	r3, [r5, #196]	; 0xc4
 800b9d4:	a833      	add	r0, sp, #204	; 0xcc
 800b9d6:	f7ff f909 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
      _M_header._M_color = _S_red;
 800b9da:	4849      	ldr	r0, [pc, #292]	; (800bb00 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x550>)
 800b9dc:	2300      	movs	r3, #0
 800b9de:	7103      	strb	r3, [r0, #4]
      _M_header._M_parent = 0;
 800b9e0:	6083      	str	r3, [r0, #8]
      _M_node_count = 0;
 800b9e2:	6143      	str	r3, [r0, #20]
      _M_header._M_left = &_M_header;
 800b9e4:	1d03      	adds	r3, r0, #4
      _M_header._M_right = &_M_header;
 800b9e6:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b9ea:	aa39      	add	r2, sp, #228	; 0xe4
 800b9ec:	4629      	mov	r1, r5
 800b9ee:	f7ff fd0f 	bl	800b410 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_>
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800b9f2:	ac32      	add	r4, sp, #200	; 0xc8

      /**
       *  @brief  Destroy the string instance.
       */
      ~basic_string()
      { _M_dispose(); }
 800b9f4:	1d20      	adds	r0, r4, #4
 800b9f6:	f005 f987 	bl	8010d08 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
	};
 800b9fa:	42a5      	cmp	r5, r4
 800b9fc:	f1a4 041c 	sub.w	r4, r4, #28
 800ba00:	d1f8      	bne.n	800b9f4 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x444>
std::map<uint8_t,std::string> map_txPreambLength {
 800ba02:	4a34      	ldr	r2, [pc, #208]	; (800bad4 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x524>)
 800ba04:	493f      	ldr	r1, [pc, #252]	; (800bb04 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x554>)
 800ba06:	483e      	ldr	r0, [pc, #248]	; (800bb00 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x550>)
 800ba08:	2400      	movs	r4, #0
 800ba0a:	f7f7 fbc3 	bl	8003194 <__aeabi_atexit>
 800ba0e:	493e      	ldr	r1, [pc, #248]	; (800bb08 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x558>)
 800ba10:	702c      	strb	r4, [r5, #0]
 800ba12:	a802      	add	r0, sp, #8
 800ba14:	f7ff f8ea 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800ba18:	2301      	movs	r3, #1
 800ba1a:	493c      	ldr	r1, [pc, #240]	; (800bb0c <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x55c>)
 800ba1c:	772b      	strb	r3, [r5, #28]
 800ba1e:	a809      	add	r0, sp, #36	; 0x24
 800ba20:	f7ff f8e4 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800ba24:	2302      	movs	r3, #2
 800ba26:	493a      	ldr	r1, [pc, #232]	; (800bb10 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x560>)
 800ba28:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
 800ba2c:	a810      	add	r0, sp, #64	; 0x40
 800ba2e:	f7ff f8dd 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800ba32:	2303      	movs	r3, #3
 800ba34:	4937      	ldr	r1, [pc, #220]	; (800bb14 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x564>)
 800ba36:	f885 3054 	strb.w	r3, [r5, #84]	; 0x54
 800ba3a:	a817      	add	r0, sp, #92	; 0x5c
 800ba3c:	f7ff f8d6 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
      _M_header._M_color = _S_red;
 800ba40:	4835      	ldr	r0, [pc, #212]	; (800bb18 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x568>)
      _M_header._M_left = &_M_header;
 800ba42:	1d03      	adds	r3, r0, #4
      _M_header._M_color = _S_red;
 800ba44:	7104      	strb	r4, [r0, #4]
      _M_header._M_parent = 0;
 800ba46:	6084      	str	r4, [r0, #8]
      _M_node_count = 0;
 800ba48:	6144      	str	r4, [r0, #20]
 800ba4a:	aa1d      	add	r2, sp, #116	; 0x74
      _M_header._M_right = &_M_header;
 800ba4c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ba50:	4629      	mov	r1, r5
	};
 800ba52:	4614      	mov	r4, r2
 800ba54:	f7ff fcdc 	bl	800b410 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_>
 800ba58:	3c1c      	subs	r4, #28
 800ba5a:	1d26      	adds	r6, r4, #4
 800ba5c:	4630      	mov	r0, r6
 800ba5e:	f005 f953 	bl	8010d08 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800ba62:	42ac      	cmp	r4, r5
 800ba64:	d1f8      	bne.n	800ba58 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x4a8>
std::map<uint8_t,std::string> map_rxPAC {
 800ba66:	4a1b      	ldr	r2, [pc, #108]	; (800bad4 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x524>)
 800ba68:	4926      	ldr	r1, [pc, #152]	; (800bb04 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x554>)
 800ba6a:	482b      	ldr	r0, [pc, #172]	; (800bb18 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x568>)
      _M_header._M_color = _S_red;
 800ba6c:	4d2b      	ldr	r5, [pc, #172]	; (800bb1c <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x56c>)
 800ba6e:	2700      	movs	r7, #0
 800ba70:	f7f7 fb90 	bl	8003194 <__aeabi_atexit>
 800ba74:	492a      	ldr	r1, [pc, #168]	; (800bb20 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x570>)
 800ba76:	7027      	strb	r7, [r4, #0]
 800ba78:	4630      	mov	r0, r6
 800ba7a:	f7ff f8b7 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800ba7e:	2301      	movs	r3, #1
 800ba80:	7723      	strb	r3, [r4, #28]
 800ba82:	4928      	ldr	r1, [pc, #160]	; (800bb24 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x574>)
 800ba84:	a809      	add	r0, sp, #36	; 0x24
 800ba86:	f7ff f8b1 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
 800ba8a:	2302      	movs	r3, #2
 800ba8c:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 800ba90:	4925      	ldr	r1, [pc, #148]	; (800bb28 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x578>)
 800ba92:	a810      	add	r0, sp, #64	; 0x40
 800ba94:	f7ff f8aa 	bl	800abec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IS3_EEPKcRKS3_.constprop.0>
      _M_header._M_left = &_M_header;
 800ba98:	1d2b      	adds	r3, r5, #4
 800ba9a:	4621      	mov	r1, r4
 800ba9c:	aa16      	add	r2, sp, #88	; 0x58
      _M_header._M_right = &_M_header;
 800ba9e:	e9c5 3303 	strd	r3, r3, [r5, #12]
 800baa2:	4628      	mov	r0, r5
      _M_header._M_color = _S_red;
 800baa4:	712f      	strb	r7, [r5, #4]
      _M_header._M_parent = 0;
 800baa6:	60af      	str	r7, [r5, #8]
      _M_node_count = 0;
 800baa8:	616f      	str	r7, [r5, #20]
 800baaa:	f7ff fcb1 	bl	800b410 <_ZNSt8_Rb_treeIhSt4pairIKhNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt10_Select1stIS8_ESt4lessIhESaIS8_EE22_M_insert_range_uniqueIPKS8_EENSt9enable_ifIXsrSt7is_sameIS8_NSt15iterator_traitsIT_E10value_typeEE5valueEvE4typeESL_SL_>
 800baae:	a810      	add	r0, sp, #64	; 0x40
 800bab0:	f005 f92a 	bl	8010d08 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800bab4:	a809      	add	r0, sp, #36	; 0x24
 800bab6:	f005 f927 	bl	8010d08 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800baba:	4630      	mov	r0, r6
 800babc:	f005 f924 	bl	8010d08 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
std::map<uint8_t,std::string> map_dataRate {
 800bac0:	4a04      	ldr	r2, [pc, #16]	; (800bad4 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x524>)
 800bac2:	4910      	ldr	r1, [pc, #64]	; (800bb04 <_Z41__static_initialization_and_destruction_0ii.constprop.0+0x554>)
 800bac4:	4628      	mov	r0, r5
}
 800bac6:	f20d 4d84 	addw	sp, sp, #1156	; 0x484
 800baca:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
std::map<uint8_t,std::string> map_dataRate {
 800bace:	f7f7 bb61 	b.w	8003194 <__aeabi_atexit>
 800bad2:	bf00      	nop
 800bad4:	20000d54 	.word	0x20000d54
 800bad8:	0800ae85 	.word	0x0800ae85
 800badc:	200013fc 	.word	0x200013fc
 800bae0:	08012730 	.word	0x08012730
 800bae4:	08012740 	.word	0x08012740
 800bae8:	08012750 	.word	0x08012750
 800baec:	08012760 	.word	0x08012760
 800baf0:	08012770 	.word	0x08012770
 800baf4:	08012780 	.word	0x08012780
 800baf8:	08012790 	.word	0x08012790
 800bafc:	080127a0 	.word	0x080127a0
 800bb00:	2000142c 	.word	0x2000142c
 800bb04:	0800b275 	.word	0x0800b275
 800bb08:	080127ac 	.word	0x080127ac
 800bb0c:	080127b8 	.word	0x080127b8
 800bb10:	080127c4 	.word	0x080127c4
 800bb14:	080127d0 	.word	0x080127d0
 800bb18:	2000145c 	.word	0x2000145c
 800bb1c:	200013e4 	.word	0x200013e4
 800bb20:	080127dc 	.word	0x080127dc
 800bb24:	080127e8 	.word	0x080127e8
 800bb28:	080127f4 	.word	0x080127f4

0800bb2c <_GLOBAL__sub_I_dwt_ctx>:
}
 800bb2c:	f7ff bd40 	b.w	800b5b0 <_Z41__static_initialization_and_destruction_0ii.constprop.0>

0800bb30 <led_hsv2rgb>:
#include <led_utils/led_utils.h>

void led_hsv2rgb(const struct led_hsv *hsv, struct led_rgb *rgb)
{
    if (!hsv->v)
 800bb30:	78c3      	ldrb	r3, [r0, #3]
 800bb32:	b91b      	cbnz	r3, 800bb3c <led_hsv2rgb+0xc>
    {
        rgb->r = rgb->g = rgb->b = 0;
 800bb34:	70cb      	strb	r3, [r1, #3]
 800bb36:	708b      	strb	r3, [r1, #2]
 800bb38:	704b      	strb	r3, [r1, #1]
 800bb3a:	4770      	bx	lr
{
 800bb3c:	b430      	push	{r4, r5}
    }
    else if (!hsv->s)
 800bb3e:	7884      	ldrb	r4, [r0, #2]
 800bb40:	b924      	cbnz	r4, 800bb4c <led_hsv2rgb+0x1c>
    {
        rgb->r = rgb->g = rgb->b = hsv->v;
 800bb42:	70cb      	strb	r3, [r1, #3]
 800bb44:	708b      	strb	r3, [r1, #2]
 800bb46:	704b      	strb	r3, [r1, #1]

            default:
                break;
        }
    }
}
 800bb48:	bc30      	pop	{r4, r5}
 800bb4a:	4770      	bx	lr
        int hue = hsv->h % 360;
 800bb4c:	f9b0 2000 	ldrsh.w	r2, [r0]
 800bb50:	482a      	ldr	r0, [pc, #168]	; (800bbfc <led_hsv2rgb+0xcc>)
 800bb52:	fb80 5002 	smull	r5, r0, r0, r2
 800bb56:	4410      	add	r0, r2
 800bb58:	17d5      	asrs	r5, r2, #31
 800bb5a:	ebc5 2020 	rsb	r0, r5, r0, asr #8
 800bb5e:	f44f 75b4 	mov.w	r5, #360	; 0x168
 800bb62:	fb05 2210 	mls	r2, r5, r0, r2
 800bb66:	b212      	sxth	r2, r2
        hue = hue < 0 ? 360 + hue : hue;
 800bb68:	2a00      	cmp	r2, #0
 800bb6a:	bfb8      	it	lt
 800bb6c:	1952      	addlt	r2, r2, r5
        int sector = hue / 60;
 800bb6e:	4824      	ldr	r0, [pc, #144]	; (800bc00 <led_hsv2rgb+0xd0>)
 800bb70:	bfb8      	it	lt
 800bb72:	b212      	sxthlt	r2, r2
 800bb74:	fba0 5002 	umull	r5, r0, r0, r2
 800bb78:	0940      	lsrs	r0, r0, #5
        int angle = sector & 1 ? 60 - hue % 60 : hue % 60;
 800bb7a:	ebc0 1500 	rsb	r5, r0, r0, lsl #4
 800bb7e:	eba2 0285 	sub.w	r2, r2, r5, lsl #2
        int low = (255 - hsv->s) * high / 255;
 800bb82:	f1c4 04ff 	rsb	r4, r4, #255	; 0xff
        int angle = sector & 1 ? 60 - hue % 60 : hue % 60;
 800bb86:	07c5      	lsls	r5, r0, #31
        switch (sector)
 800bb88:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
        int low = (255 - hsv->s) * high / 255;
 800bb8c:	481d      	ldr	r0, [pc, #116]	; (800bc04 <led_hsv2rgb+0xd4>)
        int middle = low + (high - low) * angle / 60;
 800bb8e:	4d1c      	ldr	r5, [pc, #112]	; (800bc00 <led_hsv2rgb+0xd0>)
        int low = (255 - hsv->s) * high / 255;
 800bb90:	fb03 f404 	mul.w	r4, r3, r4
 800bb94:	fba0 0404 	umull	r0, r4, r0, r4
        int middle = low + (high - low) * angle / 60;
 800bb98:	eba3 10d4 	sub.w	r0, r3, r4, lsr #7
        int angle = sector & 1 ? 60 - hue % 60 : hue % 60;
 800bb9c:	bf48      	it	mi
 800bb9e:	f1c2 023c 	rsbmi	r2, r2, #60	; 0x3c
        int middle = low + (high - low) * angle / 60;
 800bba2:	fb00 f202 	mul.w	r2, r0, r2
 800bba6:	fb85 5002 	smull	r5, r0, r5, r2
 800bbaa:	4410      	add	r0, r2
 800bbac:	17d2      	asrs	r2, r2, #31
 800bbae:	ebc2 1260 	rsb	r2, r2, r0, asr #5
 800bbb2:	eb02 12d4 	add.w	r2, r2, r4, lsr #7
                rgb->g = middle;
 800bbb6:	b2d2      	uxtb	r2, r2
                rgb->b = low;
 800bbb8:	f3c4 14c7 	ubfx	r4, r4, #7, #8
        switch (sector)
 800bbbc:	f1bc 0f04 	cmp.w	ip, #4
 800bbc0:	d818      	bhi.n	800bbf4 <led_hsv2rgb+0xc4>
 800bbc2:	e8df f00c 	tbb	[pc, ip]
 800bbc6:	0b07      	.short	0x0b07
 800bbc8:	130f      	.short	0x130f
 800bbca:	03          	.byte	0x03
 800bbcb:	00          	.byte	0x00
                rgb->r = high;
 800bbcc:	704b      	strb	r3, [r1, #1]
                rgb->g = low;
 800bbce:	708c      	strb	r4, [r1, #2]
                rgb->b = middle;
 800bbd0:	70ca      	strb	r2, [r1, #3]
}
 800bbd2:	e7b9      	b.n	800bb48 <led_hsv2rgb+0x18>
                rgb->r = middle;
 800bbd4:	704a      	strb	r2, [r1, #1]
                rgb->g = high;
 800bbd6:	708b      	strb	r3, [r1, #2]
                rgb->b = low;
 800bbd8:	70cc      	strb	r4, [r1, #3]
                break;
 800bbda:	e7b5      	b.n	800bb48 <led_hsv2rgb+0x18>
                rgb->r = low;
 800bbdc:	704c      	strb	r4, [r1, #1]
                rgb->g = high;
 800bbde:	708b      	strb	r3, [r1, #2]
                rgb->b = middle;
 800bbe0:	70ca      	strb	r2, [r1, #3]
                break;
 800bbe2:	e7b1      	b.n	800bb48 <led_hsv2rgb+0x18>
                rgb->r = low;
 800bbe4:	704c      	strb	r4, [r1, #1]
                rgb->g = middle;
 800bbe6:	708a      	strb	r2, [r1, #2]
                rgb->b = high;
 800bbe8:	70cb      	strb	r3, [r1, #3]
                break;
 800bbea:	e7ad      	b.n	800bb48 <led_hsv2rgb+0x18>
                rgb->r = middle;
 800bbec:	704a      	strb	r2, [r1, #1]
                rgb->g = low;
 800bbee:	708c      	strb	r4, [r1, #2]
                rgb->b = high;
 800bbf0:	70cb      	strb	r3, [r1, #3]
                break;
 800bbf2:	e7a9      	b.n	800bb48 <led_hsv2rgb+0x18>
                rgb->r = high;
 800bbf4:	704b      	strb	r3, [r1, #1]
                rgb->g = middle;
 800bbf6:	708a      	strb	r2, [r1, #2]
                rgb->b = low;
 800bbf8:	70cc      	strb	r4, [r1, #3]
                break;
 800bbfa:	e7a5      	b.n	800bb48 <led_hsv2rgb+0x18>
 800bbfc:	b60b60b7 	.word	0xb60b60b7
 800bc00:	88888889 	.word	0x88888889
 800bc04:	80808081 	.word	0x80808081

0800bc08 <lora_receive_error_timeout>:
    k_msgq_put(&msgq_rx_msg, data, K_NO_WAIT);
    k_msgq_put(&msgq_rssi, &rssi, K_NO_WAIT);
    k_spin_unlock(&spin, key);
}

void lora_receive_error_timeout(const struct device *dev) {
 800bc08:	b538      	push	{r3, r4, r5, lr}
 800bc0a:	4604      	mov	r4, r0
	__asm__ volatile(
 800bc0c:	f04f 0310 	mov.w	r3, #16
 800bc10:	f3ef 8211 	mrs	r2, BASEPRI
 800bc14:	f383 8812 	msr	BASEPRI_MAX, r3
 800bc18:	f3bf 8f6f 	isb	sy
    static struct k_spinlock spin;
    static k_spinlock_key_t key;
    key = k_spin_lock(&spin);
 800bc1c:	4d09      	ldr	r5, [pc, #36]	; (800bc44 <lora_receive_error_timeout+0x3c>)
	return api->recv_async(dev, cb, error_timeout_cb);
 800bc1e:	6883      	ldr	r3, [r0, #8]
 800bc20:	602a      	str	r2, [r5, #0]
 800bc22:	2200      	movs	r2, #0
 800bc24:	4611      	mov	r1, r2
 800bc26:	691b      	ldr	r3, [r3, #16]
 800bc28:	4798      	blx	r3
 800bc2a:	68a3      	ldr	r3, [r4, #8]
 800bc2c:	4a06      	ldr	r2, [pc, #24]	; (800bc48 <lora_receive_error_timeout+0x40>)
 800bc2e:	691b      	ldr	r3, [r3, #16]
 800bc30:	4906      	ldr	r1, [pc, #24]	; (800bc4c <lora_receive_error_timeout+0x44>)
 800bc32:	4620      	mov	r0, r4
 800bc34:	4798      	blx	r3
	__asm__ volatile(
 800bc36:	682b      	ldr	r3, [r5, #0]
 800bc38:	f383 8811 	msr	BASEPRI, r3
 800bc3c:	f3bf 8f6f 	isb	sy
    /* Restart receive */
    lora_recv_async(dev, nullptr, nullptr);
    lora_recv_async(dev, lora_receive_cb, lora_receive_error_timeout);

    k_spin_unlock(&spin, key);
}
 800bc40:	bd38      	pop	{r3, r4, r5, pc}
 800bc42:	bf00      	nop
 800bc44:	20001480 	.word	0x20001480
 800bc48:	0800bc09 	.word	0x0800bc09
 800bc4c:	0800bc95 	.word	0x0800bc95

0800bc50 <periodic_timer_handler>:
    irq_gpio_dev = dev;
    k_work_submit(&work_button_pressed);
}

void periodic_timer_handler(struct k_timer *tim)
{
 800bc50:	b508      	push	{r3, lr}
	return z_impl_k_poll_signal_raise(sig, result);
 800bc52:	2101      	movs	r1, #1
 800bc54:	4804      	ldr	r0, [pc, #16]	; (800bc68 <periodic_timer_handler+0x18>)
 800bc56:	f003 fb65 	bl	800f324 <z_impl_k_poll_signal_raise>
    LOG_DBG("Periodic timer handler");
    k_poll_signal_raise(&sig_tx_mode, 1);
    current_state = transmit_state;
 800bc5a:	4a04      	ldr	r2, [pc, #16]	; (800bc6c <periodic_timer_handler+0x1c>)
 800bc5c:	4b04      	ldr	r3, [pc, #16]	; (800bc70 <periodic_timer_handler+0x20>)
 800bc5e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800bc62:	e883 0003 	stmia.w	r3, {r0, r1}

//    k_wakeup(modem_task_id);
}
 800bc66:	bd08      	pop	{r3, pc}
 800bc68:	200003f8 	.word	0x200003f8
 800bc6c:	08012808 	.word	0x08012808
 800bc70:	20001490 	.word	0x20001490

0800bc74 <dwork_enable_ind_handler>:
    k_poll_signal_raise(&signal_indicate, STANDARD_MODE_INDICATION);
}

static inline void disable_ind()
{
    event_indicate.signal->signaled = 0;
 800bc74:	4b05      	ldr	r3, [pc, #20]	; (800bc8c <dwork_enable_ind_handler+0x18>)
 800bc76:	691a      	ldr	r2, [r3, #16]
 800bc78:	2100      	movs	r1, #0
 800bc7a:	6091      	str	r1, [r2, #8]
    event_indicate.state = K_POLL_STATE_NOT_READY;
 800bc7c:	68da      	ldr	r2, [r3, #12]
 800bc7e:	f361 3252 	bfi	r2, r1, #13, #6
 800bc82:	60da      	str	r2, [r3, #12]
	z_impl_k_msgq_purge(msgq);
 800bc84:	4802      	ldr	r0, [pc, #8]	; (800bc90 <dwork_enable_ind_handler+0x1c>)
 800bc86:	f001 bd0b 	b.w	800d6a0 <z_impl_k_msgq_purge>
 800bc8a:	bf00      	nop
 800bc8c:	20001500 	.word	0x20001500
 800bc90:	2000082c 	.word	0x2000082c

0800bc94 <lora_receive_cb>:
void lora_receive_cb(const struct device *dev, uint8_t *data, uint16_t size, int16_t rssi, int8_t snr) {
 800bc94:	b570      	push	{r4, r5, r6, lr}
 800bc96:	b086      	sub	sp, #24
 800bc98:	4615      	mov	r5, r2
 800bc9a:	460c      	mov	r4, r1
 800bc9c:	f8ad 300e 	strh.w	r3, [sp, #14]
    volatile uint16_t len = size;
 800bca0:	f8ad 2016 	strh.w	r2, [sp, #22]
	__asm__ volatile(
 800bca4:	f04f 0310 	mov.w	r3, #16
 800bca8:	f3ef 8111 	mrs	r1, BASEPRI
 800bcac:	f383 8812 	msr	BASEPRI_MAX, r3
 800bcb0:	f3bf 8f6f 	isb	sy
    key = k_spin_lock(&spin);
 800bcb4:	4e24      	ldr	r6, [pc, #144]	; (800bd48 <lora_receive_cb+0xb4>)
 800bcb6:	6883      	ldr	r3, [r0, #8]
 800bcb8:	6031      	str	r1, [r6, #0]
 800bcba:	691b      	ldr	r3, [r3, #16]
 800bcbc:	4a23      	ldr	r2, [pc, #140]	; (800bd4c <lora_receive_cb+0xb8>)
 800bcbe:	4924      	ldr	r1, [pc, #144]	; (800bd50 <lora_receive_cb+0xbc>)
 800bcc0:	4798      	blx	r3
    if ((*data) == 13) {
 800bcc2:	7823      	ldrb	r3, [r4, #0]
 800bcc4:	2b0d      	cmp	r3, #13
 800bcc6:	d02c      	beq.n	800bd22 <lora_receive_cb+0x8e>
    if ((size != MESSAGE_LEN_IN_BYTES) || is_empty_msg(data, size)) {
 800bcc8:	2d02      	cmp	r5, #2
 800bcca:	d103      	bne.n	800bcd4 <lora_receive_cb+0x40>
        if (!(*(buf + i))) {
 800bccc:	7823      	ldrb	r3, [r4, #0]
 800bcce:	b9a3      	cbnz	r3, 800bcfa <lora_receive_cb+0x66>
 800bcd0:	7863      	ldrb	r3, [r4, #1]
 800bcd2:	b993      	cbnz	r3, 800bcfa <lora_receive_cb+0x66>
 800bcd4:	f3bf 8f5b 	dmb	ish
 800bcd8:	4b1e      	ldr	r3, [pc, #120]	; (800bd54 <lora_receive_cb+0xc0>)
 800bcda:	2201      	movs	r2, #1
 800bcdc:	e853 1f00 	ldrex	r1, [r3]
 800bce0:	e843 2000 	strex	r0, r2, [r3]
 800bce4:	2800      	cmp	r0, #0
 800bce6:	d1f9      	bne.n	800bcdc <lora_receive_cb+0x48>
 800bce8:	f3bf 8f5b 	dmb	ish
	__asm__ volatile(
 800bcec:	6833      	ldr	r3, [r6, #0]
 800bcee:	f383 8811 	msr	BASEPRI, r3
 800bcf2:	f3bf 8f6f 	isb	sy
}
 800bcf6:	b006      	add	sp, #24
 800bcf8:	bd70      	pop	{r4, r5, r6, pc}
	return z_impl_k_msgq_put(msgq, data, timeout);
 800bcfa:	2200      	movs	r2, #0
 800bcfc:	2300      	movs	r3, #0
 800bcfe:	4621      	mov	r1, r4
 800bd00:	4815      	ldr	r0, [pc, #84]	; (800bd58 <lora_receive_cb+0xc4>)
 800bd02:	f001 fc11 	bl	800d528 <z_impl_k_msgq_put>
 800bd06:	2200      	movs	r2, #0
 800bd08:	2300      	movs	r3, #0
 800bd0a:	f10d 010e 	add.w	r1, sp, #14
 800bd0e:	4813      	ldr	r0, [pc, #76]	; (800bd5c <lora_receive_cb+0xc8>)
 800bd10:	f001 fc0a 	bl	800d528 <z_impl_k_msgq_put>
 800bd14:	6833      	ldr	r3, [r6, #0]
 800bd16:	f383 8811 	msr	BASEPRI, r3
 800bd1a:	f3bf 8f6f 	isb	sy
 800bd1e:	b006      	add	sp, #24
 800bd20:	bd70      	pop	{r4, r5, r6, pc}
	z_impl_k_timer_stop(timer);
 800bd22:	480f      	ldr	r0, [pc, #60]	; (800bd60 <lora_receive_cb+0xcc>)
 800bd24:	f002 fff0 	bl	800ed08 <z_impl_k_timer_stop>
	return z_impl_k_sleep(timeout);
 800bd28:	2100      	movs	r1, #0
 800bd2a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800bd2e:	f002 fc6b 	bl	800e608 <z_impl_k_sleep>
        k_timer_start(&periodic_timer, K_MSEC(DURATION_TIME_MSEC), K_MSEC(PERIOD_TIME_MSEC));
 800bd32:	f247 7288 	movw	r2, #30600	; 0x7788
 800bd36:	2300      	movs	r3, #0
	z_impl_k_timer_start(timer, duration, period);
 800bd38:	4809      	ldr	r0, [pc, #36]	; (800bd60 <lora_receive_cb+0xcc>)
 800bd3a:	e9cd 2300 	strd	r2, r3, [sp]
 800bd3e:	2200      	movs	r2, #0
 800bd40:	2300      	movs	r3, #0
 800bd42:	f002 ff89 	bl	800ec58 <z_impl_k_timer_start>
 800bd46:	e7bf      	b.n	800bcc8 <lora_receive_cb+0x34>
 800bd48:	20001474 	.word	0x20001474
 800bd4c:	0800bc09 	.word	0x0800bc09
 800bd50:	0800bc95 	.word	0x0800bc95
 800bd54:	2000149c 	.word	0x2000149c
 800bd58:	20000894 	.word	0x20000894
 800bd5c:	20000860 	.word	0x20000860
 800bd60:	20000b50 	.word	0x20000b50

0800bd64 <work_buzzer_handler>:
void work_buzzer_handler(struct k_work *item) {
 800bd64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd68:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800bfb8 <work_buzzer_handler+0x254>
 800bd6c:	b08f      	sub	sp, #60	; 0x3c
 800bd6e:	e003      	b.n	800bd78 <work_buzzer_handler+0x14>
	return z_impl_k_sleep(timeout);
 800bd70:	2032      	movs	r0, #50	; 0x32
 800bd72:	2100      	movs	r1, #0
 800bd74:	f002 fc48 	bl	800e608 <z_impl_k_sleep>
	return z_impl_k_poll(events, num_events, timeout);
 800bd78:	2200      	movs	r2, #0
 800bd7a:	2300      	movs	r3, #0
 800bd7c:	2101      	movs	r1, #1
 800bd7e:	4648      	mov	r0, r9
 800bd80:	f003 fa04 	bl	800f18c <z_impl_k_poll>
    while (k_poll(&event_buzzer, 1, K_NO_WAIT)) {
 800bd84:	2800      	cmp	r0, #0
 800bd86:	d1f3      	bne.n	800bd70 <work_buzzer_handler+0xc>
    switch (event_buzzer.signal->result) {
 800bd88:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bd8c:	68dd      	ldr	r5, [r3, #12]
            pwm_pin_set_usec(buzzer_dev, PWM_CHANNEL, BUTTON_PRESSED_PERIOD_TIME_USEC,
 800bd8e:	4b8b      	ldr	r3, [pc, #556]	; (800bfbc <work_buzzer_handler+0x258>)
    switch (event_buzzer.signal->result) {
 800bd90:	2d02      	cmp	r5, #2
            pwm_pin_set_usec(buzzer_dev, PWM_CHANNEL, BUTTON_PRESSED_PERIOD_TIME_USEC,
 800bd92:	f8d3 8000 	ldr.w	r8, [r3]
    switch (event_buzzer.signal->result) {
 800bd96:	f000 818f 	beq.w	800c0b8 <work_buzzer_handler+0x354>
 800bd9a:	2d03      	cmp	r5, #3
 800bd9c:	d04a      	beq.n	800be34 <work_buzzer_handler+0xd0>
 800bd9e:	2d01      	cmp	r5, #1
 800bda0:	f000 8112 	beq.w	800bfc8 <work_buzzer_handler+0x264>
 800bda4:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
            pwm_pin_set_usec(buzzer_dev, PWM_CHANNEL, BUTTON_PRESSED_PERIOD_TIME_USEC,
 800bda8:	4b84      	ldr	r3, [pc, #528]	; (800bfbc <work_buzzer_handler+0x258>)
 800bdaa:	681d      	ldr	r5, [r3, #0]
 800bdac:	68ab      	ldr	r3, [r5, #8]
 800bdae:	465a      	mov	r2, fp
 800bdb0:	685b      	ldr	r3, [r3, #4]
 800bdb2:	2102      	movs	r1, #2
 800bdb4:	4628      	mov	r0, r5
 800bdb6:	4798      	blx	r3
				   uint32_t period, uint32_t pulse,
				   pwm_flags_t flags)
{
	uint64_t period_cycles, pulse_cycles, cycles_per_sec;

	if (pwm_get_cycles_per_sec(dev, pwm, &cycles_per_sec) != 0) {
 800bdb8:	4606      	mov	r6, r0
 800bdba:	bb70      	cbnz	r0, 800be1a <work_buzzer_handler+0xb6>
		return -EIO;
	}

	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 800bdbc:	e9dd 410c 	ldrd	r4, r1, [sp, #48]	; 0x30
 800bdc0:	00a2      	lsls	r2, r4, #2
 800bdc2:	008b      	lsls	r3, r1, #2
 800bdc4:	1912      	adds	r2, r2, r4
 800bdc6:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800bdca:	eb41 0303 	adc.w	r3, r1, r3
 800bdce:	00db      	lsls	r3, r3, #3
 800bdd0:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800bdd4:	00d2      	lsls	r2, r2, #3
 800bdd6:	1b12      	subs	r2, r2, r4
 800bdd8:	eb63 0301 	sbc.w	r3, r3, r1
 800bddc:	011b      	lsls	r3, r3, #4
 800bdde:	ea43 7312 	orr.w	r3, r3, r2, lsr #28
 800bde2:	0112      	lsls	r2, r2, #4
 800bde4:	1912      	adds	r2, r2, r4
 800bde6:	eb41 0303 	adc.w	r3, r1, r3
 800bdea:	019f      	lsls	r7, r3, #6
 800bdec:	ea47 6792 	orr.w	r7, r7, r2, lsr #26
 800bdf0:	0194      	lsls	r4, r2, #6
 800bdf2:	2300      	movs	r3, #0
 800bdf4:	4a72      	ldr	r2, [pc, #456]	; (800bfc0 <work_buzzer_handler+0x25c>)
 800bdf6:	4620      	mov	r0, r4
 800bdf8:	4639      	mov	r1, r7
 800bdfa:	f7f4 febf 	bl	8000b7c <__aeabi_uldivmod>
	if (period_cycles >= ((uint64_t)1 << 32)) {
 800bdfe:	4b71      	ldr	r3, [pc, #452]	; (800bfc4 <work_buzzer_handler+0x260>)
 800be00:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800be04:	42a1      	cmp	r1, r4
 800be06:	41bb      	sbcs	r3, r7
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 800be08:	4602      	mov	r2, r0
	if (period_cycles >= ((uint64_t)1 << 32)) {
 800be0a:	d306      	bcc.n	800be1a <work_buzzer_handler+0xb6>
	return api->pin_set(dev, pwm, period, pulse, flags);
 800be0c:	68ab      	ldr	r3, [r5, #8]
 800be0e:	9600      	str	r6, [sp, #0]
 800be10:	681c      	ldr	r4, [r3, #0]
 800be12:	4628      	mov	r0, r5
 800be14:	4633      	mov	r3, r6
 800be16:	2102      	movs	r1, #2
 800be18:	47a0      	blx	r4
    event_buzzer.signal->signaled = 0;
 800be1a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800be1e:	2200      	movs	r2, #0
 800be20:	609a      	str	r2, [r3, #8]
    event_buzzer.state = K_POLL_STATE_NOT_READY;
 800be22:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800be26:	f362 3352 	bfi	r3, r2, #13, #6
 800be2a:	f8c9 300c 	str.w	r3, [r9, #12]
}
 800be2e:	b00f      	add	sp, #60	; 0x3c
 800be30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    switch (event_buzzer.signal->result) {
 800be34:	2302      	movs	r3, #2
 800be36:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800be3a:	9303      	str	r3, [sp, #12]
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 800be3c:	46da      	mov	sl, fp
                pwm_pin_set_usec(buzzer_dev, PWM_CHANNEL, BUTTON_PRESSED_PERIOD_TIME_USEC,
 800be3e:	4b5f      	ldr	r3, [pc, #380]	; (800bfbc <work_buzzer_handler+0x258>)
 800be40:	f8d3 8000 	ldr.w	r8, [r3]
	return api->get_cycles_per_sec(dev, pwm, cycles);
 800be44:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800be48:	4652      	mov	r2, sl
 800be4a:	685b      	ldr	r3, [r3, #4]
 800be4c:	2102      	movs	r1, #2
 800be4e:	4640      	mov	r0, r8
 800be50:	4798      	blx	r3
	if (pwm_get_cycles_per_sec(dev, pwm, &cycles_per_sec) != 0) {
 800be52:	9004      	str	r0, [sp, #16]
 800be54:	2800      	cmp	r0, #0
 800be56:	d164      	bne.n	800bf22 <work_buzzer_handler+0x1be>
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 800be58:	e9dd 560c 	ldrd	r5, r6, [sp, #48]	; 0x30
 800be5c:	00aa      	lsls	r2, r5, #2
 800be5e:	00b3      	lsls	r3, r6, #2
 800be60:	1957      	adds	r7, r2, r5
 800be62:	ea43 7495 	orr.w	r4, r3, r5, lsr #30
 800be66:	9407      	str	r4, [sp, #28]
 800be68:	eb46 0404 	adc.w	r4, r6, r4
 800be6c:	00f8      	lsls	r0, r7, #3
 800be6e:	00e4      	lsls	r4, r4, #3
 800be70:	ebb0 0b05 	subs.w	fp, r0, r5
 800be74:	ea44 7457 	orr.w	r4, r4, r7, lsr #29
 800be78:	ea4f 1e0b 	mov.w	lr, fp, lsl #4
 800be7c:	eb64 0406 	sbc.w	r4, r4, r6
 800be80:	9009      	str	r0, [sp, #36]	; 0x24
 800be82:	0124      	lsls	r4, r4, #4
 800be84:	4670      	mov	r0, lr
 800be86:	9708      	str	r7, [sp, #32]
 800be88:	ea44 741b 	orr.w	r4, r4, fp, lsr #28
 800be8c:	1947      	adds	r7, r0, r5
 800be8e:	eb46 0404 	adc.w	r4, r6, r4
 800be92:	01a4      	lsls	r4, r4, #6
 800be94:	01bb      	lsls	r3, r7, #6
 800be96:	ea44 6497 	orr.w	r4, r4, r7, lsr #26
 800be9a:	9206      	str	r2, [sp, #24]
 800be9c:	9305      	str	r3, [sp, #20]
 800be9e:	4618      	mov	r0, r3
 800bea0:	4a47      	ldr	r2, [pc, #284]	; (800bfc0 <work_buzzer_handler+0x25c>)
 800bea2:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
 800bea6:	2300      	movs	r3, #0
 800bea8:	4621      	mov	r1, r4
 800beaa:	f7f4 fe67 	bl	8000b7c <__aeabi_uldivmod>
	if (period_cycles >= ((uint64_t)1 << 32)) {
 800beae:	f8dd c014 	ldr.w	ip, [sp, #20]
 800beb2:	4b44      	ldr	r3, [pc, #272]	; (800bfc4 <work_buzzer_handler+0x260>)
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 800beb4:	900b      	str	r0, [sp, #44]	; 0x2c
	if (period_cycles >= ((uint64_t)1 << 32)) {
 800beb6:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 800beba:	45e6      	cmp	lr, ip
 800bebc:	eb73 0104 	sbcs.w	r1, r3, r4
 800bec0:	d32f      	bcc.n	800bf22 <work_buzzer_handler+0x1be>
		return -ENOTSUP;
	}

	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
 800bec2:	9906      	ldr	r1, [sp, #24]
 800bec4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 800bec8:	9c08      	ldr	r4, [sp, #32]
 800beca:	194b      	adds	r3, r1, r5
 800becc:	9907      	ldr	r1, [sp, #28]
 800bece:	eb46 0301 	adc.w	r3, r6, r1
 800bed2:	00db      	lsls	r3, r3, #3
 800bed4:	ebbc 0205 	subs.w	r2, ip, r5
 800bed8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800bedc:	eb63 0306 	sbc.w	r3, r3, r6
 800bee0:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bee2:	4a37      	ldr	r2, [pc, #220]	; (800bfc0 <work_buzzer_handler+0x25c>)
 800bee4:	011b      	lsls	r3, r3, #4
 800bee6:	194d      	adds	r5, r1, r5
 800bee8:	ea43 731b 	orr.w	r3, r3, fp, lsr #28
 800beec:	eb46 0603 	adc.w	r6, r6, r3
 800bef0:	0176      	lsls	r6, r6, #5
 800bef2:	ea46 66d7 	orr.w	r6, r6, r7, lsr #27
 800bef6:	017f      	lsls	r7, r7, #5
 800bef8:	2300      	movs	r3, #0
 800befa:	4638      	mov	r0, r7
 800befc:	4631      	mov	r1, r6
 800befe:	f7f4 fe3d 	bl	8000b7c <__aeabi_uldivmod>
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
 800bf02:	4930      	ldr	r1, [pc, #192]	; (800bfc4 <work_buzzer_handler+0x260>)
 800bf04:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 800bf08:	45be      	cmp	lr, r7
 800bf0a:	41b1      	sbcs	r1, r6
	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
 800bf0c:	4603      	mov	r3, r0
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
 800bf0e:	d308      	bcc.n	800bf22 <work_buzzer_handler+0x1be>
	return api->pin_set(dev, pwm, period, pulse, flags);
 800bf10:	f8d8 1008 	ldr.w	r1, [r8, #8]
 800bf14:	9804      	ldr	r0, [sp, #16]
 800bf16:	9000      	str	r0, [sp, #0]
 800bf18:	680c      	ldr	r4, [r1, #0]
 800bf1a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bf1c:	4640      	mov	r0, r8
 800bf1e:	2102      	movs	r1, #2
 800bf20:	47a0      	blx	r4
	return z_impl_k_sleep(timeout);
 800bf22:	2100      	movs	r1, #0
 800bf24:	f44f 7048 	mov.w	r0, #800	; 0x320
 800bf28:	f002 fb6e 	bl	800e608 <z_impl_k_sleep>
                pwm_pin_set_usec(buzzer_dev, PWM_CHANNEL, BUTTON_PRESSED_PERIOD_TIME_USEC,
 800bf2c:	4b23      	ldr	r3, [pc, #140]	; (800bfbc <work_buzzer_handler+0x258>)
 800bf2e:	681e      	ldr	r6, [r3, #0]
	return api->get_cycles_per_sec(dev, pwm, cycles);
 800bf30:	68b3      	ldr	r3, [r6, #8]
 800bf32:	4652      	mov	r2, sl
 800bf34:	685b      	ldr	r3, [r3, #4]
 800bf36:	2102      	movs	r1, #2
 800bf38:	4630      	mov	r0, r6
 800bf3a:	4798      	blx	r3
	if (pwm_get_cycles_per_sec(dev, pwm, &cycles_per_sec) != 0) {
 800bf3c:	4605      	mov	r5, r0
 800bf3e:	bb70      	cbnz	r0, 800bf9e <work_buzzer_handler+0x23a>
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 800bf40:	e9dd 410c 	ldrd	r4, r1, [sp, #48]	; 0x30
 800bf44:	00a2      	lsls	r2, r4, #2
 800bf46:	008b      	lsls	r3, r1, #2
 800bf48:	1912      	adds	r2, r2, r4
 800bf4a:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800bf4e:	eb41 0303 	adc.w	r3, r1, r3
 800bf52:	00db      	lsls	r3, r3, #3
 800bf54:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800bf58:	00d2      	lsls	r2, r2, #3
 800bf5a:	1b12      	subs	r2, r2, r4
 800bf5c:	eb63 0301 	sbc.w	r3, r3, r1
 800bf60:	011b      	lsls	r3, r3, #4
 800bf62:	ea43 7312 	orr.w	r3, r3, r2, lsr #28
 800bf66:	0112      	lsls	r2, r2, #4
 800bf68:	1912      	adds	r2, r2, r4
 800bf6a:	eb41 0303 	adc.w	r3, r1, r3
 800bf6e:	019f      	lsls	r7, r3, #6
 800bf70:	ea47 6792 	orr.w	r7, r7, r2, lsr #26
 800bf74:	0194      	lsls	r4, r2, #6
 800bf76:	2300      	movs	r3, #0
 800bf78:	4a11      	ldr	r2, [pc, #68]	; (800bfc0 <work_buzzer_handler+0x25c>)
 800bf7a:	4620      	mov	r0, r4
 800bf7c:	4639      	mov	r1, r7
 800bf7e:	f7f4 fdfd 	bl	8000b7c <__aeabi_uldivmod>
	if (period_cycles >= ((uint64_t)1 << 32)) {
 800bf82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bf86:	42a3      	cmp	r3, r4
 800bf88:	4b0e      	ldr	r3, [pc, #56]	; (800bfc4 <work_buzzer_handler+0x260>)
 800bf8a:	41bb      	sbcs	r3, r7
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 800bf8c:	4602      	mov	r2, r0
	if (period_cycles >= ((uint64_t)1 << 32)) {
 800bf8e:	d306      	bcc.n	800bf9e <work_buzzer_handler+0x23a>
	return api->pin_set(dev, pwm, period, pulse, flags);
 800bf90:	68b3      	ldr	r3, [r6, #8]
 800bf92:	9500      	str	r5, [sp, #0]
 800bf94:	681c      	ldr	r4, [r3, #0]
 800bf96:	4630      	mov	r0, r6
 800bf98:	462b      	mov	r3, r5
 800bf9a:	2102      	movs	r1, #2
 800bf9c:	47a0      	blx	r4
 800bf9e:	f44f 7048 	mov.w	r0, #800	; 0x320
 800bfa2:	2100      	movs	r1, #0
 800bfa4:	f002 fb30 	bl	800e608 <z_impl_k_sleep>
            while (i < 2) {
 800bfa8:	9b03      	ldr	r3, [sp, #12]
 800bfaa:	2b01      	cmp	r3, #1
 800bfac:	f43f af35 	beq.w	800be1a <work_buzzer_handler+0xb6>
 800bfb0:	2301      	movs	r3, #1
 800bfb2:	9303      	str	r3, [sp, #12]
 800bfb4:	e743      	b.n	800be3e <work_buzzer_handler+0xda>
 800bfb6:	bf00      	nop
 800bfb8:	200003a0 	.word	0x200003a0
 800bfbc:	2000148c 	.word	0x2000148c
 800bfc0:	000f4240 	.word	0x000f4240
 800bfc4:	000f423f 	.word	0x000f423f
	return api->get_cycles_per_sec(dev, pwm, cycles);
 800bfc8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bfcc:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800bfd0:	685b      	ldr	r3, [r3, #4]
 800bfd2:	465a      	mov	r2, fp
 800bfd4:	2102      	movs	r1, #2
 800bfd6:	4640      	mov	r0, r8
 800bfd8:	4798      	blx	r3
	if (pwm_get_cycles_per_sec(dev, pwm, &cycles_per_sec) != 0) {
 800bfda:	9004      	str	r0, [sp, #16]
 800bfdc:	2800      	cmp	r0, #0
 800bfde:	d165      	bne.n	800c0ac <work_buzzer_handler+0x348>
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 800bfe0:	e9dd 560c 	ldrd	r5, r6, [sp, #48]	; 0x30
 800bfe4:	00aa      	lsls	r2, r5, #2
 800bfe6:	00b3      	lsls	r3, r6, #2
 800bfe8:	1950      	adds	r0, r2, r5
 800bfea:	ea43 7195 	orr.w	r1, r3, r5, lsr #30
 800bfee:	eb46 0401 	adc.w	r4, r6, r1
 800bff2:	00c7      	lsls	r7, r0, #3
 800bff4:	00e4      	lsls	r4, r4, #3
 800bff6:	ea44 7450 	orr.w	r4, r4, r0, lsr #29
 800bffa:	9708      	str	r7, [sp, #32]
 800bffc:	1b7f      	subs	r7, r7, r5
 800bffe:	eb64 0406 	sbc.w	r4, r4, r6
 800c002:	013b      	lsls	r3, r7, #4
 800c004:	0124      	lsls	r4, r4, #4
 800c006:	eb13 0a05 	adds.w	sl, r3, r5
 800c00a:	ea44 7417 	orr.w	r4, r4, r7, lsr #28
 800c00e:	eb46 0404 	adc.w	r4, r6, r4
 800c012:	01a4      	lsls	r4, r4, #6
 800c014:	ea4f 1c8a 	mov.w	ip, sl, lsl #6
 800c018:	ea44 649a 	orr.w	r4, r4, sl, lsr #26
 800c01c:	9205      	str	r2, [sp, #20]
 800c01e:	9106      	str	r1, [sp, #24]
 800c020:	9007      	str	r0, [sp, #28]
 800c022:	9309      	str	r3, [sp, #36]	; 0x24
 800c024:	4660      	mov	r0, ip
 800c026:	4621      	mov	r1, r4
 800c028:	4a61      	ldr	r2, [pc, #388]	; (800c1b0 <work_buzzer_handler+0x44c>)
 800c02a:	f8cd c00c 	str.w	ip, [sp, #12]
 800c02e:	2300      	movs	r3, #0
 800c030:	f7f4 fda4 	bl	8000b7c <__aeabi_uldivmod>
	if (period_cycles >= ((uint64_t)1 << 32)) {
 800c034:	f8dd c00c 	ldr.w	ip, [sp, #12]
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 800c038:	900a      	str	r0, [sp, #40]	; 0x28
	if (period_cycles >= ((uint64_t)1 << 32)) {
 800c03a:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 800c03e:	45e6      	cmp	lr, ip
 800c040:	f8df c170 	ldr.w	ip, [pc, #368]	; 800c1b4 <work_buzzer_handler+0x450>
 800c044:	eb7c 0404 	sbcs.w	r4, ip, r4
 800c048:	d330      	bcc.n	800c0ac <work_buzzer_handler+0x348>
	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
 800c04a:	9a05      	ldr	r2, [sp, #20]
 800c04c:	9906      	ldr	r1, [sp, #24]
 800c04e:	9c08      	ldr	r4, [sp, #32]
 800c050:	1953      	adds	r3, r2, r5
 800c052:	eb46 0301 	adc.w	r3, r6, r1
 800c056:	9907      	ldr	r1, [sp, #28]
 800c058:	00db      	lsls	r3, r3, #3
 800c05a:	1b62      	subs	r2, r4, r5
 800c05c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c060:	eb63 0306 	sbc.w	r3, r3, r6
 800c064:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c066:	4a52      	ldr	r2, [pc, #328]	; (800c1b0 <work_buzzer_handler+0x44c>)
 800c068:	011b      	lsls	r3, r3, #4
 800c06a:	194d      	adds	r5, r1, r5
 800c06c:	ea43 7317 	orr.w	r3, r3, r7, lsr #28
 800c070:	eb46 0603 	adc.w	r6, r6, r3
 800c074:	0176      	lsls	r6, r6, #5
 800c076:	ea46 66da 	orr.w	r6, r6, sl, lsr #27
 800c07a:	ea4f 1a4a 	mov.w	sl, sl, lsl #5
 800c07e:	2300      	movs	r3, #0
 800c080:	4650      	mov	r0, sl
 800c082:	4631      	mov	r1, r6
 800c084:	f7f4 fd7a 	bl	8000b7c <__aeabi_uldivmod>
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
 800c088:	f8df c128 	ldr.w	ip, [pc, #296]	; 800c1b4 <work_buzzer_handler+0x450>
 800c08c:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 800c090:	45d6      	cmp	lr, sl
 800c092:	eb7c 0106 	sbcs.w	r1, ip, r6
	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
 800c096:	4603      	mov	r3, r0
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
 800c098:	d308      	bcc.n	800c0ac <work_buzzer_handler+0x348>
	return api->pin_set(dev, pwm, period, pulse, flags);
 800c09a:	f8d8 1008 	ldr.w	r1, [r8, #8]
 800c09e:	9804      	ldr	r0, [sp, #16]
 800c0a0:	9000      	str	r0, [sp, #0]
 800c0a2:	680c      	ldr	r4, [r1, #0]
 800c0a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c0a6:	4640      	mov	r0, r8
 800c0a8:	2102      	movs	r1, #2
 800c0aa:	47a0      	blx	r4
 800c0ac:	2100      	movs	r1, #0
 800c0ae:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800c0b2:	f002 faa9 	bl	800e608 <z_impl_k_sleep>
 800c0b6:	e677      	b.n	800bda8 <work_buzzer_handler+0x44>
	return api->get_cycles_per_sec(dev, pwm, cycles);
 800c0b8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c0bc:	aa0c      	add	r2, sp, #48	; 0x30
 800c0be:	685b      	ldr	r3, [r3, #4]
 800c0c0:	4629      	mov	r1, r5
 800c0c2:	4640      	mov	r0, r8
 800c0c4:	4798      	blx	r3
	if (pwm_get_cycles_per_sec(dev, pwm, &cycles_per_sec) != 0) {
 800c0c6:	9004      	str	r0, [sp, #16]
 800c0c8:	2800      	cmp	r0, #0
 800c0ca:	d16a      	bne.n	800c1a2 <work_buzzer_handler+0x43e>
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 800c0cc:	e9dd 670c 	ldrd	r6, r7, [sp, #48]	; 0x30
 800c0d0:	00b2      	lsls	r2, r6, #2
 800c0d2:	00bb      	lsls	r3, r7, #2
 800c0d4:	1990      	adds	r0, r2, r6
 800c0d6:	ea43 7196 	orr.w	r1, r3, r6, lsr #30
 800c0da:	eb47 0401 	adc.w	r4, r7, r1
 800c0de:	00c3      	lsls	r3, r0, #3
 800c0e0:	00e4      	lsls	r4, r4, #3
 800c0e2:	ebb3 0a06 	subs.w	sl, r3, r6
 800c0e6:	ea44 7450 	orr.w	r4, r4, r0, lsr #29
 800c0ea:	eb64 0407 	sbc.w	r4, r4, r7
 800c0ee:	ea4f 1e0a 	mov.w	lr, sl, lsl #4
 800c0f2:	0124      	lsls	r4, r4, #4
 800c0f4:	eb1e 0b06 	adds.w	fp, lr, r6
 800c0f8:	ea44 741a 	orr.w	r4, r4, sl, lsr #28
 800c0fc:	eb47 0404 	adc.w	r4, r7, r4
 800c100:	01a4      	lsls	r4, r4, #6
 800c102:	ea4f 1c8b 	mov.w	ip, fp, lsl #6
 800c106:	ea44 649b 	orr.w	r4, r4, fp, lsr #26
 800c10a:	9205      	str	r2, [sp, #20]
 800c10c:	9106      	str	r1, [sp, #24]
 800c10e:	9007      	str	r0, [sp, #28]
 800c110:	9308      	str	r3, [sp, #32]
 800c112:	4660      	mov	r0, ip
 800c114:	4621      	mov	r1, r4
 800c116:	2300      	movs	r3, #0
 800c118:	4a25      	ldr	r2, [pc, #148]	; (800c1b0 <work_buzzer_handler+0x44c>)
 800c11a:	f8cd c00c 	str.w	ip, [sp, #12]
 800c11e:	f8cd e024 	str.w	lr, [sp, #36]	; 0x24
 800c122:	f7f4 fd2b 	bl	8000b7c <__aeabi_uldivmod>
	if (period_cycles >= ((uint64_t)1 << 32)) {
 800c126:	f8dd c00c 	ldr.w	ip, [sp, #12]
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 800c12a:	900a      	str	r0, [sp, #40]	; 0x28
	if (period_cycles >= ((uint64_t)1 << 32)) {
 800c12c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c130:	4563      	cmp	r3, ip
 800c132:	f8df c080 	ldr.w	ip, [pc, #128]	; 800c1b4 <work_buzzer_handler+0x450>
 800c136:	eb7c 0404 	sbcs.w	r4, ip, r4
 800c13a:	d332      	bcc.n	800c1a2 <work_buzzer_handler+0x43e>
	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
 800c13c:	9a05      	ldr	r2, [sp, #20]
 800c13e:	9906      	ldr	r1, [sp, #24]
 800c140:	f8dd c020 	ldr.w	ip, [sp, #32]
 800c144:	9c07      	ldr	r4, [sp, #28]
 800c146:	1993      	adds	r3, r2, r6
 800c148:	eb47 0301 	adc.w	r3, r7, r1
 800c14c:	00db      	lsls	r3, r3, #3
 800c14e:	ebbc 0206 	subs.w	r2, ip, r6
 800c152:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c156:	eb63 0307 	sbc.w	r3, r3, r7
 800c15a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c15c:	4a14      	ldr	r2, [pc, #80]	; (800c1b0 <work_buzzer_handler+0x44c>)
 800c15e:	011b      	lsls	r3, r3, #4
 800c160:	198e      	adds	r6, r1, r6
 800c162:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 800c166:	eb47 0703 	adc.w	r7, r7, r3
 800c16a:	017f      	lsls	r7, r7, #5
 800c16c:	ea47 67db 	orr.w	r7, r7, fp, lsr #27
 800c170:	ea4f 1b4b 	mov.w	fp, fp, lsl #5
 800c174:	2300      	movs	r3, #0
 800c176:	4658      	mov	r0, fp
 800c178:	4639      	mov	r1, r7
 800c17a:	f7f4 fcff 	bl	8000b7c <__aeabi_uldivmod>
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
 800c17e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800c182:	f8df c030 	ldr.w	ip, [pc, #48]	; 800c1b4 <work_buzzer_handler+0x450>
 800c186:	4559      	cmp	r1, fp
 800c188:	eb7c 0107 	sbcs.w	r1, ip, r7
	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
 800c18c:	4603      	mov	r3, r0
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
 800c18e:	d308      	bcc.n	800c1a2 <work_buzzer_handler+0x43e>
	return api->pin_set(dev, pwm, period, pulse, flags);
 800c190:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800c194:	9c04      	ldr	r4, [sp, #16]
 800c196:	9400      	str	r4, [sp, #0]
 800c198:	6804      	ldr	r4, [r0, #0]
 800c19a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c19c:	4629      	mov	r1, r5
 800c19e:	4640      	mov	r0, r8
 800c1a0:	47a0      	blx	r4
 800c1a2:	2100      	movs	r1, #0
 800c1a4:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800c1a8:	f002 fa2e 	bl	800e608 <z_impl_k_sleep>
            break;
 800c1ac:	e635      	b.n	800be1a <work_buzzer_handler+0xb6>
 800c1ae:	bf00      	nop
 800c1b0:	000f4240 	.word	0x000f4240
 800c1b4:	000f423f 	.word	0x000f423f

0800c1b8 <set_ind>:
    if ((duration_min.ticks != K_FOREVER.ticks)) {
 800c1b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c1bc:	bf08      	it	eq
 800c1be:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
 800c1c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1c6:	4606      	mov	r6, r0
    if ((duration_min.ticks != K_FOREVER.ticks)) {
 800c1c8:	d10c      	bne.n	800c1e4 <set_ind+0x2c>
				 struct k_msgq_attrs *attrs);


static inline uint32_t z_impl_k_msgq_num_free_get(struct k_msgq *msgq)
{
	return msgq->max_msgs - msgq->used_msgs;
 800c1ca:	4814      	ldr	r0, [pc, #80]	; (800c21c <set_ind+0x64>)
    if (!k_msgq_num_free_get(&msgq_led_strip)) {
 800c1cc:	6902      	ldr	r2, [r0, #16]
 800c1ce:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800c1d0:	429a      	cmp	r2, r3
 800c1d2:	d020      	beq.n	800c216 <set_ind+0x5e>
	return z_impl_k_msgq_put(msgq, data, timeout);
 800c1d4:	4811      	ldr	r0, [pc, #68]	; (800c21c <set_ind+0x64>)
 800c1d6:	4631      	mov	r1, r6
 800c1d8:	2200      	movs	r2, #0
}
 800c1da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c1de:	2300      	movs	r3, #0
 800c1e0:	f001 b9a2 	b.w	800d528 <z_impl_k_msgq_put>
	compiler_barrier();
 800c1e4:	4615      	mov	r5, r2
 800c1e6:	461c      	mov	r4, r3
	z_impl_k_poll_signal_check(sig, signaled, result);
 800c1e8:	4f0d      	ldr	r7, [pc, #52]	; (800c220 <set_ind+0x68>)
 800c1ea:	4a0e      	ldr	r2, [pc, #56]	; (800c224 <set_ind+0x6c>)
 800c1ec:	480e      	ldr	r0, [pc, #56]	; (800c228 <set_ind+0x70>)
 800c1ee:	4639      	mov	r1, r7
 800c1f0:	f003 f892 	bl	800f318 <z_impl_k_poll_signal_check>
        if (!indicate_is_enabled()) {
 800c1f4:	683b      	ldr	r3, [r7, #0]
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d1e7      	bne.n	800c1ca <set_ind+0x12>
	return z_impl_k_poll_signal_raise(sig, result);
 800c1fa:	2101      	movs	r1, #1
 800c1fc:	480a      	ldr	r0, [pc, #40]	; (800c228 <set_ind+0x70>)
 800c1fe:	f003 f891 	bl	800f324 <z_impl_k_poll_signal_raise>
            k_work_schedule(&dwork_enable_ind, duration_min);
 800c202:	462a      	mov	r2, r5
 800c204:	4623      	mov	r3, r4
 800c206:	4809      	ldr	r0, [pc, #36]	; (800c22c <set_ind+0x74>)
 800c208:	f001 fd82 	bl	800dd10 <k_work_schedule>
 800c20c:	4803      	ldr	r0, [pc, #12]	; (800c21c <set_ind+0x64>)
    if (!k_msgq_num_free_get(&msgq_led_strip)) {
 800c20e:	6902      	ldr	r2, [r0, #16]
 800c210:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800c212:	429a      	cmp	r2, r3
 800c214:	d1de      	bne.n	800c1d4 <set_ind+0x1c>
	z_impl_k_msgq_purge(msgq);
 800c216:	f001 fa43 	bl	800d6a0 <z_impl_k_msgq_purge>
}
 800c21a:	e7db      	b.n	800c1d4 <set_ind+0x1c>
 800c21c:	2000082c 	.word	0x2000082c
 800c220:	2000147c 	.word	0x2000147c
 800c224:	20001478 	.word	0x20001478
 800c228:	20001554 	.word	0x20001554
 800c22c:	20000b20 	.word	0x20000b20

0800c230 <work_button_pressed_handler>:
void work_button_pressed_handler(struct k_work *item) {
 800c230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    atomic_t atomic_interval_count = ATOMIC_INIT(0); /* Counted number of function button pressed call */
 800c234:	2500      	movs	r5, #0
void work_button_pressed_handler(struct k_work *item) {
 800c236:	b085      	sub	sp, #20
    struct led_strip_indicate_s *strip_ind = nullptr;
 800c238:	e9cd 5501 	strd	r5, r5, [sp, #4]
 800c23c:	aa01      	add	r2, sp, #4
 800c23e:	f3bf 8f5b 	dmb	ish
 800c242:	e852 3f00 	ldrex	r3, [r2]
 800c246:	e842 5100 	strex	r1, r5, [r2]
 800c24a:	2900      	cmp	r1, #0
 800c24c:	d1f9      	bne.n	800c242 <work_button_pressed_handler+0x12>
 800c24e:	f3bf 8f5b 	dmb	ish
 800c252:	4f52      	ldr	r7, [pc, #328]	; (800c39c <work_button_pressed_handler+0x16c>)
	return z_impl_k_msgq_put(msgq, data, timeout);
 800c254:	f8df a148 	ldr.w	sl, [pc, #328]	; 800c3a0 <work_button_pressed_handler+0x170>
                strip_ind = &short_pressed_button_ind;
 800c258:	f8df b148 	ldr.w	fp, [pc, #328]	; 800c3a4 <work_button_pressed_handler+0x174>
    bool middle_pressed_is_set = false;
 800c25c:	46a9      	mov	r9, r5
    bool short_pressed_is_set = false;
 800c25e:	46a8      	mov	r8, r5
    while (gpio_pin_get(irq_gpio_dev->port, irq_gpio_dev->pin)) {
 800c260:	683b      	ldr	r3, [r7, #0]
 800c262:	6818      	ldr	r0, [r3, #0]
 800c264:	791c      	ldrb	r4, [r3, #4]
	const struct gpio_driver_data *const data =
 800c266:	6906      	ldr	r6, [r0, #16]
	return api->port_get_raw(port, value);
 800c268:	6883      	ldr	r3, [r0, #8]
 800c26a:	a903      	add	r1, sp, #12
 800c26c:	685b      	ldr	r3, [r3, #4]
 800c26e:	4798      	blx	r3
	if (ret == 0) {
 800c270:	b980      	cbnz	r0, 800c294 <work_button_pressed_handler+0x64>
		*value ^= data->invert;
 800c272:	6832      	ldr	r2, [r6, #0]
 800c274:	9b03      	ldr	r3, [sp, #12]
		ret = (value & (gpio_port_pins_t)BIT(pin)) != 0 ? 1 : 0;
 800c276:	2601      	movs	r6, #1
		*value ^= data->invert;
 800c278:	4053      	eors	r3, r2
		ret = (value & (gpio_port_pins_t)BIT(pin)) != 0 ? 1 : 0;
 800c27a:	fa06 f404 	lsl.w	r4, r6, r4
 800c27e:	4223      	tst	r3, r4
 800c280:	d108      	bne.n	800c294 <work_button_pressed_handler+0x64>
    if (short_pressed_is_set) {
 800c282:	f1b8 0f00 	cmp.w	r8, #0
 800c286:	d157      	bne.n	800c338 <work_button_pressed_handler+0x108>
    } else if (middle_pressed_is_set && !long_pressed_is_set) { /* Middle pressed */
 800c288:	f1b9 0f00 	cmp.w	r9, #0
 800c28c:	d15e      	bne.n	800c34c <work_button_pressed_handler+0x11c>
}
 800c28e:	b005      	add	sp, #20
 800c290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	return z_impl_k_sleep(timeout);
 800c294:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800c298:	2100      	movs	r1, #0
 800c29a:	f002 f9b5 	bl	800e608 <z_impl_k_sleep>
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
 800c29e:	f3bf 8f5b 	dmb	ish
 800c2a2:	ab01      	add	r3, sp, #4
 800c2a4:	e853 2f00 	ldrex	r2, [r3]
 800c2a8:	3201      	adds	r2, #1
 800c2aa:	e843 2100 	strex	r1, r2, [r3]
 800c2ae:	2900      	cmp	r1, #0
 800c2b0:	d1f8      	bne.n	800c2a4 <work_button_pressed_handler+0x74>
 800c2b2:	f3bf 8f5b 	dmb	ish
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
 800c2b6:	f3bf 8f5b 	dmb	ish
 800c2ba:	9b01      	ldr	r3, [sp, #4]
 800c2bc:	f3bf 8f5b 	dmb	ish
        if ((atomic_get(&atomic_interval_count) > SHORT_PRESSED_MIN_VAL) &&
 800c2c0:	2b04      	cmp	r3, #4
 800c2c2:	dd14      	ble.n	800c2ee <work_button_pressed_handler+0xbe>
 800c2c4:	f3bf 8f5b 	dmb	ish
 800c2c8:	9b01      	ldr	r3, [sp, #4]
 800c2ca:	f3bf 8f5b 	dmb	ish
 800c2ce:	2b0a      	cmp	r3, #10
 800c2d0:	dc0d      	bgt.n	800c2ee <work_button_pressed_handler+0xbe>
            if (!short_pressed_is_set) {
 800c2d2:	f1b8 0f00 	cmp.w	r8, #0
 800c2d6:	d1c3      	bne.n	800c260 <work_button_pressed_handler+0x30>
                strip_ind = &short_pressed_button_ind;
 800c2d8:	f8cd b008 	str.w	fp, [sp, #8]
	return z_impl_k_msgq_put(msgq, data, timeout);
 800c2dc:	2200      	movs	r2, #0
 800c2de:	a902      	add	r1, sp, #8
 800c2e0:	4650      	mov	r0, sl
 800c2e2:	2300      	movs	r3, #0
                short_pressed_is_set = true;
 800c2e4:	f04f 0801 	mov.w	r8, #1
 800c2e8:	f001 f91e 	bl	800d528 <z_impl_k_msgq_put>
 800c2ec:	e7b8      	b.n	800c260 <work_button_pressed_handler+0x30>
 800c2ee:	f3bf 8f5b 	dmb	ish
 800c2f2:	9b01      	ldr	r3, [sp, #4]
 800c2f4:	f3bf 8f5b 	dmb	ish
        } else if ((atomic_get(&atomic_interval_count) > MIDDLE_PRESSED_MIN_VAL) &&
 800c2f8:	2b0b      	cmp	r3, #11
 800c2fa:	dd14      	ble.n	800c326 <work_button_pressed_handler+0xf6>
 800c2fc:	f3bf 8f5b 	dmb	ish
 800c300:	9b01      	ldr	r3, [sp, #4]
 800c302:	f3bf 8f5b 	dmb	ish
 800c306:	2b14      	cmp	r3, #20
 800c308:	dc0d      	bgt.n	800c326 <work_button_pressed_handler+0xf6>
            if (!middle_pressed_is_set) {
 800c30a:	f1b9 0f00 	cmp.w	r9, #0
 800c30e:	d1a7      	bne.n	800c260 <work_button_pressed_handler+0x30>
                strip_ind = &middle_pressed_button_ind;
 800c310:	4b25      	ldr	r3, [pc, #148]	; (800c3a8 <work_button_pressed_handler+0x178>)
 800c312:	9302      	str	r3, [sp, #8]
 800c314:	2200      	movs	r2, #0
 800c316:	a902      	add	r1, sp, #8
 800c318:	4650      	mov	r0, sl
 800c31a:	2300      	movs	r3, #0
                middle_pressed_is_set = true;
 800c31c:	f04f 0901 	mov.w	r9, #1
 800c320:	f001 f902 	bl	800d528 <z_impl_k_msgq_put>
 800c324:	e79c      	b.n	800c260 <work_button_pressed_handler+0x30>
 800c326:	f3bf 8f5b 	dmb	ish
 800c32a:	9b01      	ldr	r3, [sp, #4]
 800c32c:	f3bf 8f5b 	dmb	ish
            long_pressed_is_set = true;
 800c330:	2b16      	cmp	r3, #22
 800c332:	bfa8      	it	ge
 800c334:	2501      	movge	r5, #1
 800c336:	e793      	b.n	800c260 <work_button_pressed_handler+0x30>
        k_work_submit(&work_buzzer);
 800c338:	481c      	ldr	r0, [pc, #112]	; (800c3ac <work_button_pressed_handler+0x17c>)
 800c33a:	f001 fc81 	bl	800dc40 <k_work_submit>
	return z_impl_k_poll_signal_raise(sig, result);
 800c33e:	481c      	ldr	r0, [pc, #112]	; (800c3b0 <work_button_pressed_handler+0x180>)
 800c340:	4631      	mov	r1, r6
 800c342:	f002 ffef 	bl	800f324 <z_impl_k_poll_signal_raise>
    if (short_pressed_is_set && (!middle_pressed_is_set)) { /* Short pressed */
 800c346:	f1b9 0f00 	cmp.w	r9, #0
 800c34a:	d007      	beq.n	800c35c <work_button_pressed_handler+0x12c>
    } else if (middle_pressed_is_set && !long_pressed_is_set) { /* Middle pressed */
 800c34c:	2d00      	cmp	r5, #0
 800c34e:	d19e      	bne.n	800c28e <work_button_pressed_handler+0x5e>
        work_button_pressed_handler_dev(irq_gpio_dev);
 800c350:	6838      	ldr	r0, [r7, #0]
 800c352:	f7f5 ffb5 	bl	80022c0 <work_button_pressed_handler_dev>
}
 800c356:	b005      	add	sp, #20
 800c358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c35c:	4b15      	ldr	r3, [pc, #84]	; (800c3b4 <work_button_pressed_handler+0x184>)
 800c35e:	f3bf 8f5b 	dmb	ish
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	f3bf 8f5b 	dmb	ish
        if (!atomic_get(&alarm_is_active)) {
 800c368:	b93b      	cbnz	r3, 800c37a <work_button_pressed_handler+0x14a>
            strip_ind = &status_ind;
 800c36a:	4913      	ldr	r1, [pc, #76]	; (800c3b8 <work_button_pressed_handler+0x188>)
            set_ind(&strip_ind, K_MINUTES(STRIP_INDICATION_TIMEOUT_MIN));
 800c36c:	4a13      	ldr	r2, [pc, #76]	; (800c3bc <work_button_pressed_handler+0x18c>)
            strip_ind = &status_ind;
 800c36e:	9102      	str	r1, [sp, #8]
            set_ind(&strip_ind, K_MINUTES(STRIP_INDICATION_TIMEOUT_MIN));
 800c370:	2300      	movs	r3, #0
 800c372:	a802      	add	r0, sp, #8
 800c374:	f7ff ff20 	bl	800c1b8 <set_ind>
 800c378:	e789      	b.n	800c28e <work_button_pressed_handler+0x5e>
            strip_ind = &alarm_ind;
 800c37a:	4b11      	ldr	r3, [pc, #68]	; (800c3c0 <work_button_pressed_handler+0x190>)
 800c37c:	9302      	str	r3, [sp, #8]
 800c37e:	4808      	ldr	r0, [pc, #32]	; (800c3a0 <work_button_pressed_handler+0x170>)
    if (!k_msgq_num_free_get(&msgq_led_strip)) {
 800c380:	6902      	ldr	r2, [r0, #16]
 800c382:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800c384:	429a      	cmp	r2, r3
 800c386:	d006      	beq.n	800c396 <work_button_pressed_handler+0x166>
	return z_impl_k_msgq_put(msgq, data, timeout);
 800c388:	2200      	movs	r2, #0
 800c38a:	2300      	movs	r3, #0
 800c38c:	a902      	add	r1, sp, #8
 800c38e:	4804      	ldr	r0, [pc, #16]	; (800c3a0 <work_button_pressed_handler+0x170>)
 800c390:	f001 f8ca 	bl	800d528 <z_impl_k_msgq_put>
 800c394:	e77b      	b.n	800c28e <work_button_pressed_handler+0x5e>
	z_impl_k_msgq_purge(msgq);
 800c396:	f001 f983 	bl	800d6a0 <z_impl_k_msgq_purge>
}
 800c39a:	e7f5      	b.n	800c388 <work_button_pressed_handler+0x158>
 800c39c:	20001498 	.word	0x20001498
 800c3a0:	2000082c 	.word	0x2000082c
 800c3a4:	200003cc 	.word	0x200003cc
 800c3a8:	200003b4 	.word	0x200003b4
 800c3ac:	200014b0 	.word	0x200014b0
 800c3b0:	20000408 	.word	0x20000408
 800c3b4:	20001488 	.word	0x20001488
 800c3b8:	20000418 	.word	0x20000418
 800c3bc:	000927c0 	.word	0x000927c0
 800c3c0:	2000034c 	.word	0x2000034c

0800c3c4 <common_kernel_services_init>:
{
 800c3c4:	b508      	push	{r3, lr}
    buzzer_dev = DEVICE_DT_GET(PWM_CTLR);
 800c3c6:	4b10      	ldr	r3, [pc, #64]	; (800c408 <common_kernel_services_init+0x44>)
 800c3c8:	4810      	ldr	r0, [pc, #64]	; (800c40c <common_kernel_services_init+0x48>)
 800c3ca:	6018      	str	r0, [r3, #0]
 800c3cc:	f000 febc 	bl	800d148 <z_device_is_ready>
    if (!device_is_ready(buzzer_dev)) {
 800c3d0:	b190      	cbz	r0, 800c3f8 <common_kernel_services_init+0x34>
    k_work_init(&work_buzzer, work_buzzer_handler);
 800c3d2:	490f      	ldr	r1, [pc, #60]	; (800c410 <common_kernel_services_init+0x4c>)
 800c3d4:	480f      	ldr	r0, [pc, #60]	; (800c414 <common_kernel_services_init+0x50>)
 800c3d6:	f001 fc09 	bl	800dbec <k_work_init>
    k_work_init(&work_button_pressed, work_button_pressed_handler);
 800c3da:	490f      	ldr	r1, [pc, #60]	; (800c418 <common_kernel_services_init+0x54>)
 800c3dc:	480f      	ldr	r0, [pc, #60]	; (800c41c <common_kernel_services_init+0x58>)
 800c3de:	f001 fc05 	bl	800dbec <k_work_init>
    k_work_init_delayable(&dwork_enable_ind, dwork_enable_ind_handler); /* For enable and disable indication */
 800c3e2:	490f      	ldr	r1, [pc, #60]	; (800c420 <common_kernel_services_init+0x5c>)
 800c3e4:	480f      	ldr	r0, [pc, #60]	; (800c424 <common_kernel_services_init+0x60>)
 800c3e6:	f001 fc87 	bl	800dcf8 <k_work_init_delayable>
}
 800c3ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    k_timer_init(&periodic_timer, periodic_timer_handler, nullptr);
 800c3ee:	490e      	ldr	r1, [pc, #56]	; (800c428 <common_kernel_services_init+0x64>)
 800c3f0:	480e      	ldr	r0, [pc, #56]	; (800c42c <common_kernel_services_init+0x68>)
 800c3f2:	2200      	movs	r2, #0
 800c3f4:	f002 bc22 	b.w	800ec3c <k_timer_init>
	return z_impl_k_sleep(timeout);
 800c3f8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800c3fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c400:	f002 f902 	bl	800e608 <z_impl_k_sleep>
 800c404:	e7e5      	b.n	800c3d2 <common_kernel_services_init+0xe>
 800c406:	bf00      	nop
 800c408:	2000148c 	.word	0x2000148c
 800c40c:	08011588 	.word	0x08011588
 800c410:	0800bd65 	.word	0x0800bd65
 800c414:	200014b0 	.word	0x200014b0
 800c418:	0800c231 	.word	0x0800c231
 800c41c:	200014a0 	.word	0x200014a0
 800c420:	0800bc75 	.word	0x0800bc75
 800c424:	20000b20 	.word	0x20000b20
 800c428:	0800bc51 	.word	0x0800bc51
 800c42c:	20000b50 	.word	0x20000b50

0800c430 <proc_rx_data>:
{
 800c430:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c434:	4607      	mov	r7, r0
 800c436:	460e      	mov	r6, r1
 800c438:	4614      	mov	r4, r2
 800c43a:	461d      	mov	r5, r3
	return z_impl_k_msgq_get(msgq, data, timeout);
 800c43c:	4865      	ldr	r0, [pc, #404]	; (800c5d4 <proc_rx_data+0x1a4>)
 800c43e:	4639      	mov	r1, r7
 800c440:	2200      	movs	r2, #0
 800c442:	2300      	movs	r3, #0
 800c444:	f001 f8cc 	bl	800d5e0 <z_impl_k_msgq_get>
    for (uint8_t i = 0; i < len; ++i) {
 800c448:	2e00      	cmp	r6, #0
 800c44a:	f000 80aa 	beq.w	800c5a2 <proc_rx_data+0x172>
 800c44e:	f04f 0800 	mov.w	r8, #0
    uint32_t cur_msg = 0;
 800c452:	4642      	mov	r2, r8
    for (uint8_t i = 0; i < len; ++i) {
 800c454:	4641      	mov	r1, r8
 800c456:	4640      	mov	r0, r8
        recv_data[i] = reverse(recv_data[i]);
 800c458:	5c3b      	ldrb	r3, [r7, r0]
 800c45a:	f04f 0e07 	mov.w	lr, #7
 800c45e:	4438      	add	r0, r7
        bit = input & BIT(0);
 800c460:	f003 0c01 	and.w	ip, r3, #1
        output |= bit;
 800c464:	ea48 0c0c 	orr.w	ip, r8, ip
    while( pos < 7 ) {
 800c468:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
        output = output << 1;
 800c46c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    while( pos < 7 ) {
 800c470:	f01e 0eff 	ands.w	lr, lr, #255	; 0xff
        output = output << 1;
 800c474:	fa5f f88c 	uxtb.w	r8, ip
        input = input >> 1;
 800c478:	ea4f 0353 	mov.w	r3, r3, lsr #1
    while( pos < 7 ) {
 800c47c:	d1f0      	bne.n	800c460 <proc_rx_data+0x30>
        cur_msg |= (recv_data[i]) << i*8;
 800c47e:	ea4f 0cc1 	mov.w	ip, r1, lsl #3
    bit = input & BIT(0);
 800c482:	f003 0301 	and.w	r3, r3, #1
    for (uint8_t i = 0; i < len; ++i) {
 800c486:	3101      	adds	r1, #1
    output |= bit;
 800c488:	ea48 0303 	orr.w	r3, r8, r3
 800c48c:	b2c9      	uxtb	r1, r1
        cur_msg |= (recv_data[i]) << i*8;
 800c48e:	fa03 fc0c 	lsl.w	ip, r3, ip
    for (uint8_t i = 0; i < len; ++i) {
 800c492:	42b1      	cmp	r1, r6
        recv_data[i] = reverse(recv_data[i]);
 800c494:	7003      	strb	r3, [r0, #0]
        cur_msg |= (recv_data[i]) << i*8;
 800c496:	ea42 020c 	orr.w	r2, r2, ip
    for (uint8_t i = 0; i < len; ++i) {
 800c49a:	4608      	mov	r0, r1
 800c49c:	d3dc      	bcc.n	800c458 <proc_rx_data+0x28>
    uint32_t cur_msg = 0;
 800c49e:	f04f 0e01 	mov.w	lr, #1
 800c4a2:	f894 c001 	ldrb.w	ip, [r4, #1]
    uint8_t pos = 0;
 800c4a6:	2100      	movs	r1, #0
        *field_val &= ( ~BIT((*pos) - start_pos) ); // clear bit
 800c4a8:	4670      	mov	r0, lr
        switch (cur_field) {
 800c4aa:	f1ae 0602 	sub.w	r6, lr, #2
    while ( *pos < start_pos + field_len ) {
 800c4ae:	460b      	mov	r3, r1
        switch (cur_field) {
 800c4b0:	2e04      	cmp	r6, #4
 800c4b2:	d878      	bhi.n	800c5a6 <proc_rx_data+0x176>
 800c4b4:	e8df f006 	tbb	[pc, r6]
 800c4b8:	234d3860 	.word	0x234d3860
 800c4bc:	03          	.byte	0x03
 800c4bd:	00          	.byte	0x00
    while ( *pos < start_pos + field_len ) {
 800c4be:	7960      	ldrb	r0, [r4, #5]
 800c4c0:	f101 0e03 	add.w	lr, r1, #3
        *field_val &= ( ~BIT((*pos) - start_pos) ); // clear bit
 800c4c4:	2701      	movs	r7, #1
 800c4c6:	eba1 0803 	sub.w	r8, r1, r3
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c4ca:	fa07 f601 	lsl.w	r6, r7, r1
        *field_val &= ( ~BIT((*pos) - start_pos) ); // clear bit
 800c4ce:	fa07 f808 	lsl.w	r8, r7, r8
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c4d2:	4016      	ands	r6, r2
        (*pos)++;
 800c4d4:	3101      	adds	r1, #1
        *field_val &= ( ~BIT((*pos) - start_pos) ); // clear bit
 800c4d6:	ea20 0008 	bic.w	r0, r0, r8
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c4da:	40de      	lsrs	r6, r3
        (*pos)++;
 800c4dc:	b2c9      	uxtb	r1, r1
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c4de:	4330      	orrs	r0, r6
    while ( *pos < start_pos + field_len ) {
 800c4e0:	458e      	cmp	lr, r1
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c4e2:	b2c0      	uxtb	r0, r0
    while ( *pos < start_pos + field_len ) {
 800c4e4:	dcef      	bgt.n	800c4c6 <proc_rx_data+0x96>
 800c4e6:	7160      	strb	r0, [r4, #5]
    if ( (rx_msg->receiver_addr != BROADCAST_ADDR) &&
 800c4e8:	f1bc 0f04 	cmp.w	ip, #4
 800c4ec:	bf1d      	ittte	ne
 800c4ee:	eba5 000c 	subne.w	r0, r5, ip
 800c4f2:	fab0 f080 	clzne	r0, r0
 800c4f6:	0940      	lsrne	r0, r0, #5
    return true;
 800c4f8:	2001      	moveq	r0, #1
}
 800c4fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c4fe:	7927      	ldrb	r7, [r4, #4]
        *field_val &= ( ~BIT((*pos) - start_pos) ); // clear bit
 800c500:	eba1 0803 	sub.w	r8, r1, r3
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c504:	fa00 f601 	lsl.w	r6, r0, r1
        *field_val &= ( ~BIT((*pos) - start_pos) ); // clear bit
 800c508:	fa00 f808 	lsl.w	r8, r0, r8
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c50c:	4016      	ands	r6, r2
        (*pos)++;
 800c50e:	3101      	adds	r1, #1
        *field_val &= ( ~BIT((*pos) - start_pos) ); // clear bit
 800c510:	ea27 0708 	bic.w	r7, r7, r8
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c514:	40de      	lsrs	r6, r3
        (*pos)++;
 800c516:	b2c9      	uxtb	r1, r1
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c518:	4337      	orrs	r7, r6
    while ( *pos < start_pos + field_len ) {
 800c51a:	4299      	cmp	r1, r3
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c51c:	b2ff      	uxtb	r7, r7
    while ( *pos < start_pos + field_len ) {
 800c51e:	ddef      	ble.n	800c500 <proc_rx_data+0xd0>
 800c520:	7127      	strb	r7, [r4, #4]
 800c522:	f10e 0e01 	add.w	lr, lr, #1
 800c526:	e7c0      	b.n	800c4aa <proc_rx_data+0x7a>
 800c528:	78a6      	ldrb	r6, [r4, #2]
 800c52a:	f101 0804 	add.w	r8, r1, #4
        *field_val &= ( ~BIT((*pos) - start_pos) ); // clear bit
 800c52e:	eba1 0903 	sub.w	r9, r1, r3
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c532:	fa00 f701 	lsl.w	r7, r0, r1
        *field_val &= ( ~BIT((*pos) - start_pos) ); // clear bit
 800c536:	fa00 f909 	lsl.w	r9, r0, r9
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c53a:	4017      	ands	r7, r2
        (*pos)++;
 800c53c:	3101      	adds	r1, #1
        *field_val &= ( ~BIT((*pos) - start_pos) ); // clear bit
 800c53e:	ea26 0609 	bic.w	r6, r6, r9
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c542:	40df      	lsrs	r7, r3
        (*pos)++;
 800c544:	b2c9      	uxtb	r1, r1
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c546:	433e      	orrs	r6, r7
    while ( *pos < start_pos + field_len ) {
 800c548:	4588      	cmp	r8, r1
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c54a:	b2f6      	uxtb	r6, r6
    while ( *pos < start_pos + field_len ) {
 800c54c:	dcef      	bgt.n	800c52e <proc_rx_data+0xfe>
 800c54e:	70a6      	strb	r6, [r4, #2]
 800c550:	e7e7      	b.n	800c522 <proc_rx_data+0xf2>
 800c552:	78e6      	ldrb	r6, [r4, #3]
        *field_val &= ( ~BIT((*pos) - start_pos) ); // clear bit
 800c554:	eba1 0803 	sub.w	r8, r1, r3
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c558:	fa00 f701 	lsl.w	r7, r0, r1
        *field_val &= ( ~BIT((*pos) - start_pos) ); // clear bit
 800c55c:	fa00 f808 	lsl.w	r8, r0, r8
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c560:	4017      	ands	r7, r2
        (*pos)++;
 800c562:	3101      	adds	r1, #1
        *field_val &= ( ~BIT((*pos) - start_pos) ); // clear bit
 800c564:	ea26 0608 	bic.w	r6, r6, r8
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c568:	40df      	lsrs	r7, r3
        (*pos)++;
 800c56a:	b2c9      	uxtb	r1, r1
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c56c:	433e      	orrs	r6, r7
    while ( *pos < start_pos + field_len ) {
 800c56e:	4299      	cmp	r1, r3
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c570:	b2f6      	uxtb	r6, r6
    while ( *pos < start_pos + field_len ) {
 800c572:	ddef      	ble.n	800c554 <proc_rx_data+0x124>
 800c574:	70e6      	strb	r6, [r4, #3]
 800c576:	e7d4      	b.n	800c522 <proc_rx_data+0xf2>
 800c578:	f101 0803 	add.w	r8, r1, #3
        *field_val &= ( ~BIT((*pos) - start_pos) ); // clear bit
 800c57c:	1ace      	subs	r6, r1, r3
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c57e:	fa00 f701 	lsl.w	r7, r0, r1
        *field_val &= ( ~BIT((*pos) - start_pos) ); // clear bit
 800c582:	fa00 f606 	lsl.w	r6, r0, r6
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c586:	4017      	ands	r7, r2
        (*pos)++;
 800c588:	3101      	adds	r1, #1
        *field_val &= ( ~BIT((*pos) - start_pos) ); // clear bit
 800c58a:	ea2c 0606 	bic.w	r6, ip, r6
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c58e:	40df      	lsrs	r7, r3
        (*pos)++;
 800c590:	b2c9      	uxtb	r1, r1
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c592:	433e      	orrs	r6, r7
    while ( *pos < start_pos + field_len ) {
 800c594:	4541      	cmp	r1, r8
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c596:	fa5f fc86 	uxtb.w	ip, r6
    while ( *pos < start_pos + field_len ) {
 800c59a:	dbef      	blt.n	800c57c <proc_rx_data+0x14c>
 800c59c:	f884 c001 	strb.w	ip, [r4, #1]
    for (int cur_field = 0; cur_field < MESSAGE_FIELD_NUMBER; ++cur_field) {
 800c5a0:	e7bf      	b.n	800c522 <proc_rx_data+0xf2>
    uint32_t cur_msg = 0;
 800c5a2:	4632      	mov	r2, r6
 800c5a4:	e77b      	b.n	800c49e <proc_rx_data+0x6e>
    while ( *pos < start_pos + field_len ) {
 800c5a6:	7826      	ldrb	r6, [r4, #0]
 800c5a8:	f101 0802 	add.w	r8, r1, #2
        *field_val &= ( ~BIT((*pos) - start_pos) ); // clear bit
 800c5ac:	1acf      	subs	r7, r1, r3
 800c5ae:	fa00 f707 	lsl.w	r7, r0, r7
 800c5b2:	ea26 0607 	bic.w	r6, r6, r7
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c5b6:	fa00 f701 	lsl.w	r7, r0, r1
 800c5ba:	4017      	ands	r7, r2
        (*pos)++;
 800c5bc:	3101      	adds	r1, #1
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c5be:	40df      	lsrs	r7, r3
        (*pos)++;
 800c5c0:	b2c9      	uxtb	r1, r1
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c5c2:	433e      	orrs	r6, r7
    while ( *pos < start_pos + field_len ) {
 800c5c4:	4588      	cmp	r8, r1
        (*field_val) |= ( (*msg_ptr) & BIT((*pos) ) ) >> start_pos;
 800c5c6:	b2f6      	uxtb	r6, r6
    while ( *pos < start_pos + field_len ) {
 800c5c8:	dcf0      	bgt.n	800c5ac <proc_rx_data+0x17c>
    for (int cur_field = 0; cur_field < MESSAGE_FIELD_NUMBER; ++cur_field) {
 800c5ca:	f1be 0f06 	cmp.w	lr, #6
 800c5ce:	7026      	strb	r6, [r4, #0]
 800c5d0:	d1a7      	bne.n	800c522 <proc_rx_data+0xf2>
 800c5d2:	e789      	b.n	800c4e8 <proc_rx_data+0xb8>
 800c5d4:	20000894 	.word	0x20000894

0800c5d8 <proc_tx_data>:
{
 800c5d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c5dc:	460d      	mov	r5, r1
 800c5de:	4614      	mov	r4, r2
 800c5e0:	4698      	mov	r8, r3
 800c5e2:	2600      	movs	r6, #0
 */
__syscall uint32_t k_msgq_num_used_get(struct k_msgq *msgq);

static inline uint32_t z_impl_k_msgq_num_used_get(struct k_msgq *msgq)
{
	return msgq->used_msgs;
 800c5e4:	4863      	ldr	r0, [pc, #396]	; (800c774 <proc_tx_data+0x19c>)
    if (k_msgq_num_used_get(&msgq_tx_msg_prio)) {
 800c5e6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800c5e8:	b953      	cbnz	r3, 800c600 <proc_tx_data+0x28>
 800c5ea:	4863      	ldr	r0, [pc, #396]	; (800c778 <proc_tx_data+0x1a0>)
    } else if (k_msgq_num_used_get(&msgq_tx_msg)) {
 800c5ec:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800c5ee:	b93b      	cbnz	r3, 800c600 <proc_tx_data+0x28>
        current_state = *current_state.next;
 800c5f0:	4a62      	ldr	r2, [pc, #392]	; (800c77c <proc_tx_data+0x1a4>)
 800c5f2:	6811      	ldr	r1, [r2, #0]
 800c5f4:	c903      	ldmia	r1, {r0, r1}
 800c5f6:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800c5fa:	4618      	mov	r0, r3
 800c5fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c600:	2200      	movs	r2, #0
 800c602:	4641      	mov	r1, r8
 800c604:	2300      	movs	r3, #0
 800c606:	f000 ffeb 	bl	800d5e0 <z_impl_k_msgq_get>
{
 800c60a:	2101      	movs	r1, #1
 800c60c:	2000      	movs	r0, #0
 800c60e:	4684      	mov	ip, r0
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c610:	460f      	mov	r7, r1
        switch (cur_field) {
 800c612:	1e8b      	subs	r3, r1, #2
    while ( *pos < start_pos + field_len ) {
 800c614:	4602      	mov	r2, r0
        switch (cur_field) {
 800c616:	2b04      	cmp	r3, #4
 800c618:	f200 8095 	bhi.w	800c746 <proc_tx_data+0x16e>
 800c61c:	e8df f003 	tbb	[pc, r3]
 800c620:	3d69537d 	.word	0x3d69537d
 800c624:	03          	.byte	0x03
 800c625:	00          	.byte	0x00
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c626:	f898 e005 	ldrb.w	lr, [r8, #5]
    while ( *pos < start_pos + field_len ) {
 800c62a:	1cc7      	adds	r7, r0, #3
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c62c:	2101      	movs	r1, #1
 800c62e:	1a83      	subs	r3, r0, r2
        *msg_ptr &= ( ~BIT(*pos) ); // clear bit
 800c630:	fa01 f800 	lsl.w	r8, r1, r0
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c634:	fa01 f303 	lsl.w	r3, r1, r3
        (*pos)++;
 800c638:	3001      	adds	r0, #1
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c63a:	ea03 030e 	and.w	r3, r3, lr
        (*pos)++;
 800c63e:	b2c0      	uxtb	r0, r0
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c640:	4093      	lsls	r3, r2
        *msg_ptr &= ( ~BIT(*pos) ); // clear bit
 800c642:	ea2c 0c08 	bic.w	ip, ip, r8
    while ( *pos < start_pos + field_len ) {
 800c646:	42b8      	cmp	r0, r7
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c648:	ea43 0c0c 	orr.w	ip, r3, ip
    while ( *pos < start_pos + field_len ) {
 800c64c:	dbef      	blt.n	800c62e <proc_tx_data+0x56>
    for (uint8_t i = 0; i < len; ++i) {
 800c64e:	b304      	cbz	r4, 800c692 <proc_tx_data+0xba>
 800c650:	2100      	movs	r1, #0
 800c652:	468e      	mov	lr, r1
        *(tx_data + i) = (new_msg & (0x000000FF << i * 8) ) >> i * 8;
 800c654:	27ff      	movs	r7, #255	; 0xff
 800c656:	00cb      	lsls	r3, r1, #3
 800c658:	fa07 f203 	lsl.w	r2, r7, r3
 800c65c:	ea02 020c 	and.w	r2, r2, ip
 800c660:	40da      	lsrs	r2, r3
 800c662:	44ae      	add	lr, r5
 800c664:	b2d2      	uxtb	r2, r2
 800c666:	2007      	movs	r0, #7
        bit = input & BIT(0);
 800c668:	f002 0301 	and.w	r3, r2, #1
        output |= bit;
 800c66c:	4333      	orrs	r3, r6
    while( pos < 7 ) {
 800c66e:	3801      	subs	r0, #1
        output = output << 1;
 800c670:	005b      	lsls	r3, r3, #1
    while( pos < 7 ) {
 800c672:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
        output = output << 1;
 800c676:	b2de      	uxtb	r6, r3
        input = input >> 1;
 800c678:	ea4f 0252 	mov.w	r2, r2, lsr #1
    while( pos < 7 ) {
 800c67c:	d1f4      	bne.n	800c668 <proc_tx_data+0x90>
    for (uint8_t i = 0; i < len; ++i) {
 800c67e:	3101      	adds	r1, #1
 800c680:	b2c9      	uxtb	r1, r1
    bit = input & BIT(0);
 800c682:	f002 0201 	and.w	r2, r2, #1
    output |= bit;
 800c686:	4332      	orrs	r2, r6
 800c688:	42a1      	cmp	r1, r4
        *(tx_data + i) = reverse(*(tx_data + i));
 800c68a:	f88e 2000 	strb.w	r2, [lr]
    for (uint8_t i = 0; i < len; ++i) {
 800c68e:	468e      	mov	lr, r1
 800c690:	d3e1      	bcc.n	800c656 <proc_tx_data+0x7e>
    return true;
 800c692:	2301      	movs	r3, #1
}
 800c694:	4618      	mov	r0, r3
 800c696:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c69a:	f898 3004 	ldrb.w	r3, [r8, #4]
 800c69e:	eba0 0e02 	sub.w	lr, r0, r2
        *msg_ptr &= ( ~BIT(*pos) ); // clear bit
 800c6a2:	fa07 f900 	lsl.w	r9, r7, r0
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c6a6:	fa07 fe0e 	lsl.w	lr, r7, lr
        (*pos)++;
 800c6aa:	3001      	adds	r0, #1
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c6ac:	ea0e 0e03 	and.w	lr, lr, r3
        (*pos)++;
 800c6b0:	b2c0      	uxtb	r0, r0
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c6b2:	fa0e fe02 	lsl.w	lr, lr, r2
        *msg_ptr &= ( ~BIT(*pos) ); // clear bit
 800c6b6:	ea2c 0c09 	bic.w	ip, ip, r9
    while ( *pos < start_pos + field_len ) {
 800c6ba:	4290      	cmp	r0, r2
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c6bc:	ea4e 0c0c 	orr.w	ip, lr, ip
    while ( *pos < start_pos + field_len ) {
 800c6c0:	dded      	ble.n	800c69e <proc_tx_data+0xc6>
 800c6c2:	3101      	adds	r1, #1
 800c6c4:	e7a5      	b.n	800c612 <proc_tx_data+0x3a>
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c6c6:	f898 9002 	ldrb.w	r9, [r8, #2]
    while ( *pos < start_pos + field_len ) {
 800c6ca:	f100 0e04 	add.w	lr, r0, #4
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c6ce:	1a83      	subs	r3, r0, r2
        *msg_ptr &= ( ~BIT(*pos) ); // clear bit
 800c6d0:	fa07 fa00 	lsl.w	sl, r7, r0
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c6d4:	fa07 f303 	lsl.w	r3, r7, r3
        (*pos)++;
 800c6d8:	3001      	adds	r0, #1
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c6da:	ea03 0309 	and.w	r3, r3, r9
        (*pos)++;
 800c6de:	b2c0      	uxtb	r0, r0
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c6e0:	4093      	lsls	r3, r2
        *msg_ptr &= ( ~BIT(*pos) ); // clear bit
 800c6e2:	ea2c 0c0a 	bic.w	ip, ip, sl
    while ( *pos < start_pos + field_len ) {
 800c6e6:	4570      	cmp	r0, lr
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c6e8:	ea43 0c0c 	orr.w	ip, r3, ip
    while ( *pos < start_pos + field_len ) {
 800c6ec:	dbef      	blt.n	800c6ce <proc_tx_data+0xf6>
 800c6ee:	3101      	adds	r1, #1
 800c6f0:	e78f      	b.n	800c612 <proc_tx_data+0x3a>
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c6f2:	f898 e003 	ldrb.w	lr, [r8, #3]
 800c6f6:	1a83      	subs	r3, r0, r2
        *msg_ptr &= ( ~BIT(*pos) ); // clear bit
 800c6f8:	fa07 f900 	lsl.w	r9, r7, r0
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c6fc:	fa07 f303 	lsl.w	r3, r7, r3
        (*pos)++;
 800c700:	3001      	adds	r0, #1
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c702:	ea03 030e 	and.w	r3, r3, lr
        (*pos)++;
 800c706:	b2c0      	uxtb	r0, r0
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c708:	4093      	lsls	r3, r2
        *msg_ptr &= ( ~BIT(*pos) ); // clear bit
 800c70a:	ea2c 0c09 	bic.w	ip, ip, r9
    while ( *pos < start_pos + field_len ) {
 800c70e:	4290      	cmp	r0, r2
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c710:	ea43 0c0c 	orr.w	ip, r3, ip
    while ( *pos < start_pos + field_len ) {
 800c714:	ddef      	ble.n	800c6f6 <proc_tx_data+0x11e>
 800c716:	3101      	adds	r1, #1
 800c718:	e77b      	b.n	800c612 <proc_tx_data+0x3a>
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c71a:	f898 9001 	ldrb.w	r9, [r8, #1]
    while ( *pos < start_pos + field_len ) {
 800c71e:	f100 0e03 	add.w	lr, r0, #3
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c722:	1a83      	subs	r3, r0, r2
        *msg_ptr &= ( ~BIT(*pos) ); // clear bit
 800c724:	fa07 fa00 	lsl.w	sl, r7, r0
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c728:	fa07 f303 	lsl.w	r3, r7, r3
        (*pos)++;
 800c72c:	3001      	adds	r0, #1
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c72e:	ea03 0309 	and.w	r3, r3, r9
        (*pos)++;
 800c732:	b2c0      	uxtb	r0, r0
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c734:	4093      	lsls	r3, r2
        *msg_ptr &= ( ~BIT(*pos) ); // clear bit
 800c736:	ea2c 0c0a 	bic.w	ip, ip, sl
    while ( *pos < start_pos + field_len ) {
 800c73a:	4570      	cmp	r0, lr
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c73c:	ea43 0c0c 	orr.w	ip, r3, ip
    while ( *pos < start_pos + field_len ) {
 800c740:	dbef      	blt.n	800c722 <proc_tx_data+0x14a>
 800c742:	3101      	adds	r1, #1
 800c744:	e765      	b.n	800c612 <proc_tx_data+0x3a>
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c746:	f898 9000 	ldrb.w	r9, [r8]
    while ( *pos < start_pos + field_len ) {
 800c74a:	f100 0e02 	add.w	lr, r0, #2
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c74e:	1a83      	subs	r3, r0, r2
        *msg_ptr &= ( ~BIT(*pos) ); // clear bit
 800c750:	fa07 fa00 	lsl.w	sl, r7, r0
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c754:	fa07 f303 	lsl.w	r3, r7, r3
        (*pos)++;
 800c758:	3001      	adds	r0, #1
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c75a:	ea03 0309 	and.w	r3, r3, r9
        (*pos)++;
 800c75e:	b2c0      	uxtb	r0, r0
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c760:	4093      	lsls	r3, r2
        *msg_ptr &= ( ~BIT(*pos) ); // clear bit
 800c762:	ea2c 0c0a 	bic.w	ip, ip, sl
    while ( *pos < start_pos + field_len ) {
 800c766:	4570      	cmp	r0, lr
        *msg_ptr |= ( field_val & BIT((*pos) - start_pos) ) << start_pos;
 800c768:	ea43 0c0c 	orr.w	ip, r3, ip
    while ( *pos < start_pos + field_len ) {
 800c76c:	dbef      	blt.n	800c74e <proc_tx_data+0x176>
    for (int cur_field = 0; cur_field < MESSAGE_FIELD_NUMBER; ++cur_field) {
 800c76e:	2906      	cmp	r1, #6
 800c770:	d1a7      	bne.n	800c6c2 <proc_tx_data+0xea>
 800c772:	e76c      	b.n	800c64e <proc_tx_data+0x76>
 800c774:	200008fc 	.word	0x200008fc
 800c778:	200008c8 	.word	0x200008c8
 800c77c:	20001490 	.word	0x20001490

0800c780 <set_msg>:
{
 800c780:	460b      	mov	r3, r1
 800c782:	4601      	mov	r1, r0
    if (prio)
 800c784:	b123      	cbz	r3, 800c790 <set_msg+0x10>
	return z_impl_k_msgq_put(msgq, data, timeout);
 800c786:	4805      	ldr	r0, [pc, #20]	; (800c79c <set_msg+0x1c>)
 800c788:	2200      	movs	r2, #0
 800c78a:	2300      	movs	r3, #0
 800c78c:	f000 becc 	b.w	800d528 <z_impl_k_msgq_put>
 800c790:	4803      	ldr	r0, [pc, #12]	; (800c7a0 <set_msg+0x20>)
 800c792:	2200      	movs	r2, #0
 800c794:	2300      	movs	r3, #0
 800c796:	f000 bec7 	b.w	800d528 <z_impl_k_msgq_put>
 800c79a:	bf00      	nop
 800c79c:	200008fc 	.word	0x200008fc
 800c7a0:	200008c8 	.word	0x200008c8

0800c7a4 <tim_start>:
{
 800c7a4:	b500      	push	{lr}
 800c7a6:	4694      	mov	ip, r2
 800c7a8:	b083      	sub	sp, #12
 800c7aa:	4602      	mov	r2, r0
	z_impl_k_timer_start(timer, duration, period);
 800c7ac:	4804      	ldr	r0, [pc, #16]	; (800c7c0 <tim_start+0x1c>)
 800c7ae:	e9cd c300 	strd	ip, r3, [sp]
 800c7b2:	460b      	mov	r3, r1
 800c7b4:	f002 fa50 	bl	800ec58 <z_impl_k_timer_start>
}
 800c7b8:	b003      	add	sp, #12
 800c7ba:	f85d fb04 	ldr.w	pc, [sp], #4
 800c7be:	bf00      	nop
 800c7c0:	20000b50 	.word	0x20000b50

0800c7c4 <set_buzzer_mode>:
{
 800c7c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	return z_impl_k_mutex_lock(mutex, timeout);
 800c7c8:	4dc9      	ldr	r5, [pc, #804]	; (800caf0 <set_buzzer_mode+0x32c>)
 800c7ca:	b08f      	sub	sp, #60	; 0x3c
 800c7cc:	4604      	mov	r4, r0
 800c7ce:	e003      	b.n	800c7d8 <set_buzzer_mode+0x14>
	return z_impl_k_sleep(timeout);
 800c7d0:	2032      	movs	r0, #50	; 0x32
 800c7d2:	2100      	movs	r1, #0
 800c7d4:	f001 ff18 	bl	800e608 <z_impl_k_sleep>
	return z_impl_k_mutex_lock(mutex, timeout);
 800c7d8:	2200      	movs	r2, #0
 800c7da:	2300      	movs	r3, #0
 800c7dc:	4628      	mov	r0, r5
 800c7de:	f000 ff89 	bl	800d6f4 <z_impl_k_mutex_lock>
    while (k_mutex_lock(&mtx_buzzer, K_NO_WAIT)) {
 800c7e2:	2800      	cmp	r0, #0
 800c7e4:	d1f4      	bne.n	800c7d0 <set_buzzer_mode+0xc>
            pwm_pin_set_usec(buzzer_dev, PWM_CHANNEL, BUTTON_PRESSED_PERIOD_TIME_USEC,
 800c7e6:	f8df b30c 	ldr.w	fp, [pc, #780]	; 800caf4 <set_buzzer_mode+0x330>
    switch (buzzer_mode) {
 800c7ea:	2c02      	cmp	r4, #2
            pwm_pin_set_usec(buzzer_dev, PWM_CHANNEL, BUTTON_PRESSED_PERIOD_TIME_USEC,
 800c7ec:	f8db 8000 	ldr.w	r8, [fp]
    switch (buzzer_mode) {
 800c7f0:	f000 8186 	beq.w	800cb00 <set_buzzer_mode+0x33c>
 800c7f4:	2c03      	cmp	r4, #3
 800c7f6:	d043      	beq.n	800c880 <set_buzzer_mode+0xbc>
 800c7f8:	2c01      	cmp	r4, #1
 800c7fa:	f000 8100 	beq.w	800c9fe <set_buzzer_mode+0x23a>
 800c7fe:	f10d 0930 	add.w	r9, sp, #48	; 0x30
            pwm_pin_set_usec(buzzer_dev, PWM_CHANNEL, BUTTON_PRESSED_PERIOD_TIME_USEC,
 800c802:	f8db 5000 	ldr.w	r5, [fp]
	return api->get_cycles_per_sec(dev, pwm, cycles);
 800c806:	68ab      	ldr	r3, [r5, #8]
 800c808:	464a      	mov	r2, r9
 800c80a:	685b      	ldr	r3, [r3, #4]
 800c80c:	2102      	movs	r1, #2
 800c80e:	4628      	mov	r0, r5
 800c810:	4798      	blx	r3
	if (pwm_get_cycles_per_sec(dev, pwm, &cycles_per_sec) != 0) {
 800c812:	4606      	mov	r6, r0
 800c814:	bb70      	cbnz	r0, 800c874 <set_buzzer_mode+0xb0>
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 800c816:	e9dd 470c 	ldrd	r4, r7, [sp, #48]	; 0x30
 800c81a:	00bb      	lsls	r3, r7, #2
 800c81c:	00a2      	lsls	r2, r4, #2
 800c81e:	1912      	adds	r2, r2, r4
 800c820:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800c824:	eb47 0303 	adc.w	r3, r7, r3
 800c828:	00db      	lsls	r3, r3, #3
 800c82a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800c82e:	00d2      	lsls	r2, r2, #3
 800c830:	1b12      	subs	r2, r2, r4
 800c832:	eb63 0307 	sbc.w	r3, r3, r7
 800c836:	011b      	lsls	r3, r3, #4
 800c838:	ea43 7312 	orr.w	r3, r3, r2, lsr #28
 800c83c:	0112      	lsls	r2, r2, #4
 800c83e:	1912      	adds	r2, r2, r4
 800c840:	eb47 0703 	adc.w	r7, r7, r3
 800c844:	01bf      	lsls	r7, r7, #6
 800c846:	ea47 6792 	orr.w	r7, r7, r2, lsr #26
 800c84a:	0194      	lsls	r4, r2, #6
 800c84c:	2300      	movs	r3, #0
 800c84e:	4aaa      	ldr	r2, [pc, #680]	; (800caf8 <set_buzzer_mode+0x334>)
 800c850:	4620      	mov	r0, r4
 800c852:	4639      	mov	r1, r7
 800c854:	f7f4 f992 	bl	8000b7c <__aeabi_uldivmod>
	if (period_cycles >= ((uint64_t)1 << 32)) {
 800c858:	4ba8      	ldr	r3, [pc, #672]	; (800cafc <set_buzzer_mode+0x338>)
 800c85a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800c85e:	42a1      	cmp	r1, r4
 800c860:	41bb      	sbcs	r3, r7
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 800c862:	4602      	mov	r2, r0
	if (period_cycles >= ((uint64_t)1 << 32)) {
 800c864:	d306      	bcc.n	800c874 <set_buzzer_mode+0xb0>
	return api->pin_set(dev, pwm, period, pulse, flags);
 800c866:	68ab      	ldr	r3, [r5, #8]
 800c868:	9600      	str	r6, [sp, #0]
 800c86a:	681c      	ldr	r4, [r3, #0]
 800c86c:	4628      	mov	r0, r5
 800c86e:	4633      	mov	r3, r6
 800c870:	2102      	movs	r1, #2
 800c872:	47a0      	blx	r4
	return z_impl_k_mutex_unlock(mutex);
 800c874:	489e      	ldr	r0, [pc, #632]	; (800caf0 <set_buzzer_mode+0x32c>)
}
 800c876:	b00f      	add	sp, #60	; 0x3c
 800c878:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c87c:	f000 bfbe 	b.w	800d7fc <z_impl_k_mutex_unlock>
    switch (buzzer_mode) {
 800c880:	2302      	movs	r3, #2
 800c882:	9303      	str	r3, [sp, #12]
 800c884:	f10d 0930 	add.w	r9, sp, #48	; 0x30
                pwm_pin_set_usec(buzzer_dev, PWM_CHANNEL, BUTTON_PRESSED_PERIOD_TIME_USEC,
 800c888:	f8db 8000 	ldr.w	r8, [fp]
	return api->get_cycles_per_sec(dev, pwm, cycles);
 800c88c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c890:	464a      	mov	r2, r9
 800c892:	685b      	ldr	r3, [r3, #4]
 800c894:	2102      	movs	r1, #2
 800c896:	4640      	mov	r0, r8
 800c898:	4798      	blx	r3
	if (pwm_get_cycles_per_sec(dev, pwm, &cycles_per_sec) != 0) {
 800c89a:	9004      	str	r0, [sp, #16]
 800c89c:	2800      	cmp	r0, #0
 800c89e:	d164      	bne.n	800c96a <set_buzzer_mode+0x1a6>
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 800c8a0:	e9dd 560c 	ldrd	r5, r6, [sp, #48]	; 0x30
 800c8a4:	00aa      	lsls	r2, r5, #2
 800c8a6:	00b3      	lsls	r3, r6, #2
 800c8a8:	1957      	adds	r7, r2, r5
 800c8aa:	ea43 7495 	orr.w	r4, r3, r5, lsr #30
 800c8ae:	9407      	str	r4, [sp, #28]
 800c8b0:	eb46 0404 	adc.w	r4, r6, r4
 800c8b4:	00f8      	lsls	r0, r7, #3
 800c8b6:	00e4      	lsls	r4, r4, #3
 800c8b8:	ebb0 0a05 	subs.w	sl, r0, r5
 800c8bc:	ea44 7457 	orr.w	r4, r4, r7, lsr #29
 800c8c0:	ea4f 1e0a 	mov.w	lr, sl, lsl #4
 800c8c4:	eb64 0406 	sbc.w	r4, r4, r6
 800c8c8:	9009      	str	r0, [sp, #36]	; 0x24
 800c8ca:	0124      	lsls	r4, r4, #4
 800c8cc:	4670      	mov	r0, lr
 800c8ce:	9708      	str	r7, [sp, #32]
 800c8d0:	ea44 741a 	orr.w	r4, r4, sl, lsr #28
 800c8d4:	1947      	adds	r7, r0, r5
 800c8d6:	eb46 0404 	adc.w	r4, r6, r4
 800c8da:	01a4      	lsls	r4, r4, #6
 800c8dc:	01bb      	lsls	r3, r7, #6
 800c8de:	ea44 6497 	orr.w	r4, r4, r7, lsr #26
 800c8e2:	9206      	str	r2, [sp, #24]
 800c8e4:	9305      	str	r3, [sp, #20]
 800c8e6:	4618      	mov	r0, r3
 800c8e8:	4a83      	ldr	r2, [pc, #524]	; (800caf8 <set_buzzer_mode+0x334>)
 800c8ea:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	4621      	mov	r1, r4
 800c8f2:	f7f4 f943 	bl	8000b7c <__aeabi_uldivmod>
	if (period_cycles >= ((uint64_t)1 << 32)) {
 800c8f6:	f8dd c014 	ldr.w	ip, [sp, #20]
 800c8fa:	4b80      	ldr	r3, [pc, #512]	; (800cafc <set_buzzer_mode+0x338>)
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 800c8fc:	900b      	str	r0, [sp, #44]	; 0x2c
	if (period_cycles >= ((uint64_t)1 << 32)) {
 800c8fe:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 800c902:	45e6      	cmp	lr, ip
 800c904:	eb73 0104 	sbcs.w	r1, r3, r4
 800c908:	d32f      	bcc.n	800c96a <set_buzzer_mode+0x1a6>
	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
 800c90a:	9906      	ldr	r1, [sp, #24]
 800c90c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 800c910:	9c08      	ldr	r4, [sp, #32]
 800c912:	194b      	adds	r3, r1, r5
 800c914:	9907      	ldr	r1, [sp, #28]
 800c916:	eb46 0301 	adc.w	r3, r6, r1
 800c91a:	00db      	lsls	r3, r3, #3
 800c91c:	ebbc 0205 	subs.w	r2, ip, r5
 800c920:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c924:	eb63 0306 	sbc.w	r3, r3, r6
 800c928:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c92a:	4a73      	ldr	r2, [pc, #460]	; (800caf8 <set_buzzer_mode+0x334>)
 800c92c:	011b      	lsls	r3, r3, #4
 800c92e:	194d      	adds	r5, r1, r5
 800c930:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 800c934:	eb46 0603 	adc.w	r6, r6, r3
 800c938:	0176      	lsls	r6, r6, #5
 800c93a:	ea46 66d7 	orr.w	r6, r6, r7, lsr #27
 800c93e:	017f      	lsls	r7, r7, #5
 800c940:	2300      	movs	r3, #0
 800c942:	4638      	mov	r0, r7
 800c944:	4631      	mov	r1, r6
 800c946:	f7f4 f919 	bl	8000b7c <__aeabi_uldivmod>
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
 800c94a:	496c      	ldr	r1, [pc, #432]	; (800cafc <set_buzzer_mode+0x338>)
 800c94c:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 800c950:	45be      	cmp	lr, r7
 800c952:	41b1      	sbcs	r1, r6
	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
 800c954:	4603      	mov	r3, r0
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
 800c956:	d308      	bcc.n	800c96a <set_buzzer_mode+0x1a6>
	return api->pin_set(dev, pwm, period, pulse, flags);
 800c958:	f8d8 1008 	ldr.w	r1, [r8, #8]
 800c95c:	9804      	ldr	r0, [sp, #16]
 800c95e:	9000      	str	r0, [sp, #0]
 800c960:	680c      	ldr	r4, [r1, #0]
 800c962:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c964:	4640      	mov	r0, r8
 800c966:	2102      	movs	r1, #2
 800c968:	47a0      	blx	r4
	return z_impl_k_sleep(timeout);
 800c96a:	2100      	movs	r1, #0
 800c96c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800c970:	f001 fe4a 	bl	800e608 <z_impl_k_sleep>
                pwm_pin_set_usec(buzzer_dev, PWM_CHANNEL, BUTTON_PRESSED_PERIOD_TIME_USEC,
 800c974:	f8db 6000 	ldr.w	r6, [fp]
	return api->get_cycles_per_sec(dev, pwm, cycles);
 800c978:	68b3      	ldr	r3, [r6, #8]
 800c97a:	464a      	mov	r2, r9
 800c97c:	685b      	ldr	r3, [r3, #4]
 800c97e:	2102      	movs	r1, #2
 800c980:	4630      	mov	r0, r6
 800c982:	4798      	blx	r3
	if (pwm_get_cycles_per_sec(dev, pwm, &cycles_per_sec) != 0) {
 800c984:	4605      	mov	r5, r0
 800c986:	bb70      	cbnz	r0, 800c9e6 <set_buzzer_mode+0x222>
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 800c988:	e9dd 410c 	ldrd	r4, r1, [sp, #48]	; 0x30
 800c98c:	00a2      	lsls	r2, r4, #2
 800c98e:	008b      	lsls	r3, r1, #2
 800c990:	1912      	adds	r2, r2, r4
 800c992:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800c996:	eb41 0303 	adc.w	r3, r1, r3
 800c99a:	00db      	lsls	r3, r3, #3
 800c99c:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800c9a0:	00d2      	lsls	r2, r2, #3
 800c9a2:	1b12      	subs	r2, r2, r4
 800c9a4:	eb63 0301 	sbc.w	r3, r3, r1
 800c9a8:	011b      	lsls	r3, r3, #4
 800c9aa:	ea43 7312 	orr.w	r3, r3, r2, lsr #28
 800c9ae:	0112      	lsls	r2, r2, #4
 800c9b0:	1912      	adds	r2, r2, r4
 800c9b2:	eb41 0303 	adc.w	r3, r1, r3
 800c9b6:	019f      	lsls	r7, r3, #6
 800c9b8:	ea47 6792 	orr.w	r7, r7, r2, lsr #26
 800c9bc:	0194      	lsls	r4, r2, #6
 800c9be:	2300      	movs	r3, #0
 800c9c0:	4a4d      	ldr	r2, [pc, #308]	; (800caf8 <set_buzzer_mode+0x334>)
 800c9c2:	4620      	mov	r0, r4
 800c9c4:	4639      	mov	r1, r7
 800c9c6:	f7f4 f8d9 	bl	8000b7c <__aeabi_uldivmod>
	if (period_cycles >= ((uint64_t)1 << 32)) {
 800c9ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c9ce:	42a3      	cmp	r3, r4
 800c9d0:	4b4a      	ldr	r3, [pc, #296]	; (800cafc <set_buzzer_mode+0x338>)
 800c9d2:	41bb      	sbcs	r3, r7
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 800c9d4:	4602      	mov	r2, r0
	if (period_cycles >= ((uint64_t)1 << 32)) {
 800c9d6:	d306      	bcc.n	800c9e6 <set_buzzer_mode+0x222>
	return api->pin_set(dev, pwm, period, pulse, flags);
 800c9d8:	68b3      	ldr	r3, [r6, #8]
 800c9da:	9500      	str	r5, [sp, #0]
 800c9dc:	681c      	ldr	r4, [r3, #0]
 800c9de:	4630      	mov	r0, r6
 800c9e0:	462b      	mov	r3, r5
 800c9e2:	2102      	movs	r1, #2
 800c9e4:	47a0      	blx	r4
 800c9e6:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800c9ea:	2100      	movs	r1, #0
 800c9ec:	f001 fe0c 	bl	800e608 <z_impl_k_sleep>
            while (i < 2) {
 800c9f0:	9b03      	ldr	r3, [sp, #12]
 800c9f2:	2b01      	cmp	r3, #1
 800c9f4:	f43f af3e 	beq.w	800c874 <set_buzzer_mode+0xb0>
 800c9f8:	2301      	movs	r3, #1
 800c9fa:	9303      	str	r3, [sp, #12]
 800c9fc:	e744      	b.n	800c888 <set_buzzer_mode+0xc4>
	return api->get_cycles_per_sec(dev, pwm, cycles);
 800c9fe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ca02:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800ca06:	685b      	ldr	r3, [r3, #4]
 800ca08:	464a      	mov	r2, r9
 800ca0a:	2102      	movs	r1, #2
 800ca0c:	4640      	mov	r0, r8
 800ca0e:	4798      	blx	r3
	if (pwm_get_cycles_per_sec(dev, pwm, &cycles_per_sec) != 0) {
 800ca10:	9004      	str	r0, [sp, #16]
 800ca12:	2800      	cmp	r0, #0
 800ca14:	d165      	bne.n	800cae2 <set_buzzer_mode+0x31e>
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 800ca16:	e9dd 560c 	ldrd	r5, r6, [sp, #48]	; 0x30
 800ca1a:	00aa      	lsls	r2, r5, #2
 800ca1c:	00b3      	lsls	r3, r6, #2
 800ca1e:	1950      	adds	r0, r2, r5
 800ca20:	ea43 7195 	orr.w	r1, r3, r5, lsr #30
 800ca24:	eb46 0401 	adc.w	r4, r6, r1
 800ca28:	00c7      	lsls	r7, r0, #3
 800ca2a:	00e4      	lsls	r4, r4, #3
 800ca2c:	ebb7 0a05 	subs.w	sl, r7, r5
 800ca30:	ea44 7450 	orr.w	r4, r4, r0, lsr #29
 800ca34:	ea4f 1c0a 	mov.w	ip, sl, lsl #4
 800ca38:	eb64 0406 	sbc.w	r4, r4, r6
 800ca3c:	9708      	str	r7, [sp, #32]
 800ca3e:	0124      	lsls	r4, r4, #4
 800ca40:	4667      	mov	r7, ip
 800ca42:	197f      	adds	r7, r7, r5
 800ca44:	ea44 741a 	orr.w	r4, r4, sl, lsr #28
 800ca48:	eb46 0404 	adc.w	r4, r6, r4
 800ca4c:	01a4      	lsls	r4, r4, #6
 800ca4e:	01bb      	lsls	r3, r7, #6
 800ca50:	ea44 6497 	orr.w	r4, r4, r7, lsr #26
 800ca54:	9205      	str	r2, [sp, #20]
 800ca56:	9106      	str	r1, [sp, #24]
 800ca58:	9007      	str	r0, [sp, #28]
 800ca5a:	9303      	str	r3, [sp, #12]
 800ca5c:	4618      	mov	r0, r3
 800ca5e:	4621      	mov	r1, r4
 800ca60:	4a25      	ldr	r2, [pc, #148]	; (800caf8 <set_buzzer_mode+0x334>)
 800ca62:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 800ca66:	2300      	movs	r3, #0
 800ca68:	f7f4 f888 	bl	8000b7c <__aeabi_uldivmod>
	if (period_cycles >= ((uint64_t)1 << 32)) {
 800ca6c:	f8dd c00c 	ldr.w	ip, [sp, #12]
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 800ca70:	900a      	str	r0, [sp, #40]	; 0x28
	if (period_cycles >= ((uint64_t)1 << 32)) {
 800ca72:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 800ca76:	45e6      	cmp	lr, ip
 800ca78:	f8df c080 	ldr.w	ip, [pc, #128]	; 800cafc <set_buzzer_mode+0x338>
 800ca7c:	eb7c 0404 	sbcs.w	r4, ip, r4
 800ca80:	d32f      	bcc.n	800cae2 <set_buzzer_mode+0x31e>
	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
 800ca82:	9a05      	ldr	r2, [sp, #20]
 800ca84:	9906      	ldr	r1, [sp, #24]
 800ca86:	9c08      	ldr	r4, [sp, #32]
 800ca88:	1953      	adds	r3, r2, r5
 800ca8a:	eb46 0301 	adc.w	r3, r6, r1
 800ca8e:	9907      	ldr	r1, [sp, #28]
 800ca90:	00db      	lsls	r3, r3, #3
 800ca92:	1b62      	subs	r2, r4, r5
 800ca94:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ca98:	eb63 0306 	sbc.w	r3, r3, r6
 800ca9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ca9e:	4a16      	ldr	r2, [pc, #88]	; (800caf8 <set_buzzer_mode+0x334>)
 800caa0:	011b      	lsls	r3, r3, #4
 800caa2:	194d      	adds	r5, r1, r5
 800caa4:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 800caa8:	eb46 0603 	adc.w	r6, r6, r3
 800caac:	0176      	lsls	r6, r6, #5
 800caae:	ea46 66d7 	orr.w	r6, r6, r7, lsr #27
 800cab2:	017f      	lsls	r7, r7, #5
 800cab4:	2300      	movs	r3, #0
 800cab6:	4638      	mov	r0, r7
 800cab8:	4631      	mov	r1, r6
 800caba:	f7f4 f85f 	bl	8000b7c <__aeabi_uldivmod>
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
 800cabe:	f8df c03c 	ldr.w	ip, [pc, #60]	; 800cafc <set_buzzer_mode+0x338>
 800cac2:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 800cac6:	45be      	cmp	lr, r7
 800cac8:	eb7c 0106 	sbcs.w	r1, ip, r6
	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
 800cacc:	4603      	mov	r3, r0
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
 800cace:	d308      	bcc.n	800cae2 <set_buzzer_mode+0x31e>
	return api->pin_set(dev, pwm, period, pulse, flags);
 800cad0:	f8d8 1008 	ldr.w	r1, [r8, #8]
 800cad4:	9804      	ldr	r0, [sp, #16]
 800cad6:	9000      	str	r0, [sp, #0]
 800cad8:	680c      	ldr	r4, [r1, #0]
 800cada:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cadc:	4640      	mov	r0, r8
 800cade:	2102      	movs	r1, #2
 800cae0:	47a0      	blx	r4
 800cae2:	2100      	movs	r1, #0
 800cae4:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800cae8:	f001 fd8e 	bl	800e608 <z_impl_k_sleep>
 800caec:	e689      	b.n	800c802 <set_buzzer_mode+0x3e>
 800caee:	bf00      	nop
 800caf0:	2000079c 	.word	0x2000079c
 800caf4:	2000148c 	.word	0x2000148c
 800caf8:	000f4240 	.word	0x000f4240
 800cafc:	000f423f 	.word	0x000f423f
	return api->get_cycles_per_sec(dev, pwm, cycles);
 800cb00:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cb04:	aa0c      	add	r2, sp, #48	; 0x30
 800cb06:	685b      	ldr	r3, [r3, #4]
 800cb08:	4621      	mov	r1, r4
 800cb0a:	4640      	mov	r0, r8
 800cb0c:	4798      	blx	r3
	if (pwm_get_cycles_per_sec(dev, pwm, &cycles_per_sec) != 0) {
 800cb0e:	9004      	str	r0, [sp, #16]
 800cb10:	2800      	cmp	r0, #0
 800cb12:	d168      	bne.n	800cbe6 <set_buzzer_mode+0x422>
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 800cb14:	e9dd 670c 	ldrd	r6, r7, [sp, #48]	; 0x30
 800cb18:	00b0      	lsls	r0, r6, #2
 800cb1a:	00bb      	lsls	r3, r7, #2
 800cb1c:	eb10 0b06 	adds.w	fp, r0, r6
 800cb20:	ea43 7296 	orr.w	r2, r3, r6, lsr #30
 800cb24:	eb47 0502 	adc.w	r5, r7, r2
 800cb28:	ea4f 0ccb 	mov.w	ip, fp, lsl #3
 800cb2c:	00ed      	lsls	r5, r5, #3
 800cb2e:	ebbc 0a06 	subs.w	sl, ip, r6
 800cb32:	ea45 755b 	orr.w	r5, r5, fp, lsr #29
 800cb36:	eb65 0507 	sbc.w	r5, r5, r7
 800cb3a:	ea4f 1e0a 	mov.w	lr, sl, lsl #4
 800cb3e:	012d      	lsls	r5, r5, #4
 800cb40:	eb1e 0906 	adds.w	r9, lr, r6
 800cb44:	ea45 751a 	orr.w	r5, r5, sl, lsr #28
 800cb48:	eb47 0505 	adc.w	r5, r7, r5
 800cb4c:	01ad      	lsls	r5, r5, #6
 800cb4e:	f8cd c01c 	str.w	ip, [sp, #28]
 800cb52:	ea45 6599 	orr.w	r5, r5, r9, lsr #26
 800cb56:	ea4f 1c89 	mov.w	ip, r9, lsl #6
 800cb5a:	9005      	str	r0, [sp, #20]
 800cb5c:	9206      	str	r2, [sp, #24]
 800cb5e:	4660      	mov	r0, ip
 800cb60:	4a26      	ldr	r2, [pc, #152]	; (800cbfc <set_buzzer_mode+0x438>)
 800cb62:	f8cd c00c 	str.w	ip, [sp, #12]
 800cb66:	4629      	mov	r1, r5
 800cb68:	2300      	movs	r3, #0
 800cb6a:	f8cd e020 	str.w	lr, [sp, #32]
 800cb6e:	f7f4 f805 	bl	8000b7c <__aeabi_uldivmod>
	if (period_cycles >= ((uint64_t)1 << 32)) {
 800cb72:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800cb76:	4a22      	ldr	r2, [pc, #136]	; (800cc00 <set_buzzer_mode+0x43c>)
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
 800cb78:	9009      	str	r0, [sp, #36]	; 0x24
	if (period_cycles >= ((uint64_t)1 << 32)) {
 800cb7a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cb7e:	4563      	cmp	r3, ip
 800cb80:	eb72 0505 	sbcs.w	r5, r2, r5
 800cb84:	d32f      	bcc.n	800cbe6 <set_buzzer_mode+0x422>
	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
 800cb86:	9d05      	ldr	r5, [sp, #20]
 800cb88:	9906      	ldr	r1, [sp, #24]
 800cb8a:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800cb8e:	19ab      	adds	r3, r5, r6
 800cb90:	eb47 0301 	adc.w	r3, r7, r1
 800cb94:	00db      	lsls	r3, r3, #3
 800cb96:	ebbc 0206 	subs.w	r2, ip, r6
 800cb9a:	ea43 735b 	orr.w	r3, r3, fp, lsr #29
 800cb9e:	eb63 0307 	sbc.w	r3, r3, r7
 800cba2:	9908      	ldr	r1, [sp, #32]
 800cba4:	4a15      	ldr	r2, [pc, #84]	; (800cbfc <set_buzzer_mode+0x438>)
 800cba6:	011b      	lsls	r3, r3, #4
 800cba8:	198e      	adds	r6, r1, r6
 800cbaa:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 800cbae:	eb47 0703 	adc.w	r7, r7, r3
 800cbb2:	017f      	lsls	r7, r7, #5
 800cbb4:	ea47 67d9 	orr.w	r7, r7, r9, lsr #27
 800cbb8:	ea4f 1949 	mov.w	r9, r9, lsl #5
 800cbbc:	2300      	movs	r3, #0
 800cbbe:	4648      	mov	r0, r9
 800cbc0:	4639      	mov	r1, r7
 800cbc2:	f7f3 ffdb 	bl	8000b7c <__aeabi_uldivmod>
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
 800cbc6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800cbca:	4549      	cmp	r1, r9
 800cbcc:	490c      	ldr	r1, [pc, #48]	; (800cc00 <set_buzzer_mode+0x43c>)
 800cbce:	41b9      	sbcs	r1, r7
	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
 800cbd0:	4603      	mov	r3, r0
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
 800cbd2:	d308      	bcc.n	800cbe6 <set_buzzer_mode+0x422>
	return api->pin_set(dev, pwm, period, pulse, flags);
 800cbd4:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800cbd8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cbda:	4621      	mov	r1, r4
 800cbdc:	9c04      	ldr	r4, [sp, #16]
 800cbde:	9400      	str	r4, [sp, #0]
 800cbe0:	6804      	ldr	r4, [r0, #0]
 800cbe2:	4640      	mov	r0, r8
 800cbe4:	47a0      	blx	r4
 800cbe6:	2100      	movs	r1, #0
 800cbe8:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800cbec:	f001 fd0c 	bl	800e608 <z_impl_k_sleep>
	return z_impl_k_mutex_unlock(mutex);
 800cbf0:	4804      	ldr	r0, [pc, #16]	; (800cc04 <set_buzzer_mode+0x440>)
}
 800cbf2:	b00f      	add	sp, #60	; 0x3c
 800cbf4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbf8:	f000 be00 	b.w	800d7fc <z_impl_k_mutex_unlock>
 800cbfc:	000f4240 	.word	0x000f4240
 800cc00:	000f423f 	.word	0x000f423f
 800cc04:	2000079c 	.word	0x2000079c

0800cc08 <wait_app_event>:

bool wait_app_event()
{
 800cc08:	b570      	push	{r4, r5, r6, lr}
	return z_impl_k_poll(events, num_events, timeout);
 800cc0a:	4c13      	ldr	r4, [pc, #76]	; (800cc58 <wait_app_event+0x50>)
 800cc0c:	2200      	movs	r2, #0
 800cc0e:	2300      	movs	r3, #0
 800cc10:	2103      	movs	r1, #3
 800cc12:	4620      	mov	r0, r4
 800cc14:	f002 faba 	bl	800f18c <z_impl_k_poll>
    if (k_poll(event_app, APPLICATION_EVENTS_NUM, K_NO_WAIT)) {
 800cc18:	b9e0      	cbnz	r0, 800cc54 <wait_app_event+0x4c>
    for (int i = 0; i < APPLICATION_EVENTS_NUM; ++i) {
        if (event_app[i].state == K_POLL_STATE_SIGNALED) {
            /* Reset event */
            event_app[i].signal->signaled = 0;
            event_app[i].state = K_POLL_STATE_NOT_READY;
            active_events[i] = true;
 800cc1a:	4e10      	ldr	r6, [pc, #64]	; (800cc5c <wait_app_event+0x54>)
 800cc1c:	4621      	mov	r1, r4
            event_app[i].signal->signaled = 0;
 800cc1e:	4605      	mov	r5, r0
        if (event_app[i].state == K_POLL_STATE_SIGNALED) {
 800cc20:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 800cc24:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cc28:	3308      	adds	r3, #8
 800cc2a:	685a      	ldr	r2, [r3, #4]
 800cc2c:	f3c2 3c45 	ubfx	ip, r2, #13, #6
 800cc30:	f1bc 0f01 	cmp.w	ip, #1
 800cc34:	d107      	bne.n	800cc46 <wait_app_event+0x3e>
            event_app[i].signal->signaled = 0;
 800cc36:	690a      	ldr	r2, [r1, #16]
            active_events[i] = true;
 800cc38:	f800 c006 	strb.w	ip, [r0, r6]
            event_app[i].signal->signaled = 0;
 800cc3c:	6095      	str	r5, [r2, #8]
            event_app[i].state = K_POLL_STATE_NOT_READY;
 800cc3e:	685a      	ldr	r2, [r3, #4]
 800cc40:	f365 3252 	bfi	r2, r5, #13, #6
 800cc44:	605a      	str	r2, [r3, #4]
    for (int i = 0; i < APPLICATION_EVENTS_NUM; ++i) {
 800cc46:	3001      	adds	r0, #1
 800cc48:	2803      	cmp	r0, #3
 800cc4a:	f101 0114 	add.w	r1, r1, #20
 800cc4e:	d1e7      	bne.n	800cc20 <wait_app_event+0x18>
        }
    }
    return true;
 800cc50:	2001      	movs	r0, #1
}
 800cc52:	bd70      	pop	{r4, r5, r6, pc}
        return false;
 800cc54:	2000      	movs	r0, #0
}
 800cc56:	bd70      	pop	{r4, r5, r6, pc}
 800cc58:	20000364 	.word	0x20000364
 800cc5c:	20001484 	.word	0x20001484

0800cc60 <get_app_event>:

int8_t get_app_event()
{
    for (int8_t i = 0; i < APPLICATION_EVENTS_NUM; ++i) {
        if (active_events[i])
 800cc60:	4b07      	ldr	r3, [pc, #28]	; (800cc80 <get_app_event+0x20>)
 800cc62:	781a      	ldrb	r2, [r3, #0]
 800cc64:	b942      	cbnz	r2, 800cc78 <get_app_event+0x18>
 800cc66:	785a      	ldrb	r2, [r3, #1]
 800cc68:	b942      	cbnz	r2, 800cc7c <get_app_event+0x1c>
 800cc6a:	789b      	ldrb	r3, [r3, #2]
            return i;
    }
    return -1;
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	bf14      	ite	ne
 800cc70:	2002      	movne	r0, #2
 800cc72:	f04f 30ff 	moveq.w	r0, #4294967295	; 0xffffffff
 800cc76:	4770      	bx	lr
    for (int8_t i = 0; i < APPLICATION_EVENTS_NUM; ++i) {
 800cc78:	2000      	movs	r0, #0
 800cc7a:	4770      	bx	lr
 800cc7c:	2001      	movs	r0, #1
}
 800cc7e:	4770      	bx	lr
 800cc80:	20001484 	.word	0x20001484

0800cc84 <rx_err_cb>:
    if (cb_data)
 800cc84:	b160      	cbz	r0, 800cca0 <rx_err_cb+0x1c>
{
 800cc86:	b508      	push	{r3, lr}
 800cc88:	4601      	mov	r1, r0
	return z_impl_k_msgq_put(msgq, data, timeout);
 800cc8a:	2200      	movs	r2, #0
 800cc8c:	2300      	movs	r3, #0
 800cc8e:	4806      	ldr	r0, [pc, #24]	; (800cca8 <rx_err_cb+0x24>)
 800cc90:	f000 fc4a 	bl	800d528 <z_impl_k_msgq_put>
	return z_impl_k_poll_signal_raise(sig, result);
 800cc94:	4805      	ldr	r0, [pc, #20]	; (800ccac <rx_err_cb+0x28>)
}
 800cc96:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800cc9a:	2104      	movs	r1, #4
 800cc9c:	f002 bb42 	b.w	800f324 <z_impl_k_poll_signal_raise>
 800cca0:	4802      	ldr	r0, [pc, #8]	; (800ccac <rx_err_cb+0x28>)
 800cca2:	2104      	movs	r1, #4
 800cca4:	f002 bb3e 	b.w	800f324 <z_impl_k_poll_signal_raise>
 800cca8:	200007f8 	.word	0x200007f8
 800ccac:	2000044c 	.word	0x2000044c

0800ccb0 <rx_ok_cb>:
    if (cb_data)
 800ccb0:	b160      	cbz	r0, 800cccc <rx_ok_cb+0x1c>
{
 800ccb2:	b508      	push	{r3, lr}
 800ccb4:	4601      	mov	r1, r0
	return z_impl_k_msgq_put(msgq, data, timeout);
 800ccb6:	2200      	movs	r2, #0
 800ccb8:	2300      	movs	r3, #0
 800ccba:	4806      	ldr	r0, [pc, #24]	; (800ccd4 <rx_ok_cb+0x24>)
 800ccbc:	f000 fc34 	bl	800d528 <z_impl_k_msgq_put>
	return z_impl_k_poll_signal_raise(sig, result);
 800ccc0:	4805      	ldr	r0, [pc, #20]	; (800ccd8 <rx_ok_cb+0x28>)
}
 800ccc2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800ccc6:	2102      	movs	r1, #2
 800ccc8:	f002 bb2c 	b.w	800f324 <z_impl_k_poll_signal_raise>
 800cccc:	4802      	ldr	r0, [pc, #8]	; (800ccd8 <rx_ok_cb+0x28>)
 800ccce:	2102      	movs	r1, #2
 800ccd0:	f002 bb28 	b.w	800f324 <z_impl_k_poll_signal_raise>
 800ccd4:	200007f8 	.word	0x200007f8
 800ccd8:	2000044c 	.word	0x2000044c

0800ccdc <rx_to_cb>:
    if (cb_data)
 800ccdc:	b160      	cbz	r0, 800ccf8 <rx_to_cb+0x1c>
{
 800ccde:	b508      	push	{r3, lr}
 800cce0:	4601      	mov	r1, r0
	return z_impl_k_msgq_put(msgq, data, timeout);
 800cce2:	2200      	movs	r2, #0
 800cce4:	2300      	movs	r3, #0
 800cce6:	4806      	ldr	r0, [pc, #24]	; (800cd00 <rx_to_cb+0x24>)
 800cce8:	f000 fc1e 	bl	800d528 <z_impl_k_msgq_put>
	return z_impl_k_poll_signal_raise(sig, result);
 800ccec:	4805      	ldr	r0, [pc, #20]	; (800cd04 <rx_to_cb+0x28>)
}
 800ccee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800ccf2:	2103      	movs	r1, #3
 800ccf4:	f002 bb16 	b.w	800f324 <z_impl_k_poll_signal_raise>
 800ccf8:	4802      	ldr	r0, [pc, #8]	; (800cd04 <rx_to_cb+0x28>)
 800ccfa:	2103      	movs	r1, #3
 800ccfc:	f002 bb12 	b.w	800f324 <z_impl_k_poll_signal_raise>
 800cd00:	200007f8 	.word	0x200007f8
 800cd04:	2000044c 	.word	0x2000044c

0800cd08 <check_correct_recv>:
    if (recv_size == expect_size) {
 800cd08:	428a      	cmp	r2, r1
 800cd0a:	d001      	beq.n	800cd10 <check_correct_recv+0x8>
    bool res = false;
 800cd0c:	2000      	movs	r0, #0
}
 800cd0e:	4770      	bx	lr
{
 800cd10:	b508      	push	{r3, lr}
 800cd12:	4613      	mov	r3, r2
        dwt_readrxdata((uint8_t *) expect_msg, expect_size, 0);
 800cd14:	b299      	uxth	r1, r3
 800cd16:	2200      	movs	r2, #0
 800cd18:	f7fc fc8c 	bl	8009634 <dwt_readrxdata>
        res = true;
 800cd1c:	2001      	movs	r0, #1
}
 800cd1e:	bd08      	pop	{r3, pc}

0800cd20 <resp_twr_1_poll_ds_twr>:
{
 800cd20:	b508      	push	{r3, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
 800cd22:	2309      	movs	r3, #9
 800cd24:	f3bf 8f5b 	dmb	ish
 800cd28:	e850 2f00 	ldrex	r2, [r0]
 800cd2c:	e840 3100 	strex	r1, r3, [r0]
 800cd30:	2900      	cmp	r1, #0
 800cd32:	d1f9      	bne.n	800cd28 <resp_twr_1_poll_ds_twr+0x8>
 800cd34:	f3bf 8f5b 	dmb	ish
	z_impl_k_msgq_purge(msgq);
 800cd38:	480a      	ldr	r0, [pc, #40]	; (800cd64 <resp_twr_1_poll_ds_twr+0x44>)
 800cd3a:	f000 fcb1 	bl	800d6a0 <z_impl_k_msgq_purge>
	return z_impl_k_sleep(timeout);
 800cd3e:	2100      	movs	r1, #0
 800cd40:	2064      	movs	r0, #100	; 0x64
 800cd42:	f001 fc61 	bl	800e608 <z_impl_k_sleep>
    dwt_setrxtimeout(0);
 800cd46:	2000      	movs	r0, #0
 800cd48:	f7fd f988 	bl	800a05c <dwt_setrxtimeout>
 800cd4c:	e003      	b.n	800cd56 <resp_twr_1_poll_ds_twr+0x36>
 800cd4e:	200a      	movs	r0, #10
 800cd50:	2100      	movs	r1, #0
 800cd52:	f001 fc59 	bl	800e608 <z_impl_k_sleep>
    while (dwt_rxenable(DWT_START_RX_IMMEDIATE)) {
 800cd56:	2000      	movs	r0, #0
 800cd58:	f7fd f92e 	bl	8009fb8 <dwt_rxenable>
 800cd5c:	2800      	cmp	r0, #0
 800cd5e:	d1f6      	bne.n	800cd4e <resp_twr_1_poll_ds_twr+0x2e>
}
 800cd60:	bd08      	pop	{r3, pc}
 800cd62:	bf00      	nop
 800cd64:	200007f8 	.word	0x200007f8

0800cd68 <resp_twr_2_resp_ds_twr>:
{
 800cd68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (rx_poll_msg->header.id == msg_id_t::twr_1_poll) {
 800cd6a:	7800      	ldrb	r0, [r0, #0]
 800cd6c:	2807      	cmp	r0, #7
{
 800cd6e:	e9dd 7606 	ldrd	r7, r6, [sp, #24]
    if (rx_poll_msg->header.id == msg_id_t::twr_1_poll) {
 800cd72:	d004      	beq.n	800cd7e <resp_twr_2_resp_ds_twr+0x16>
            resp_twr_1_poll_ds_twr(twr_status);
 800cd74:	4630      	mov	r0, r6
}
 800cd76:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
            resp_twr_1_poll_ds_twr(twr_status);
 800cd7a:	f7ff bfd1 	b.w	800cd20 <resp_twr_1_poll_ds_twr>
        dwt_setrxaftertxdelay(RESP_TX_TO_FINAL_RX_DLY_UUS);
 800cd7e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800cd82:	461d      	mov	r5, r3
 800cd84:	4614      	mov	r4, r2
 800cd86:	f7fc ff95 	bl	8009cb4 <dwt_setrxaftertxdelay>
        dwt_setrxtimeout(FINAL_RX_TIMEOUT_UUS);
 800cd8a:	f242 7010 	movw	r0, #10000	; 0x2710
 800cd8e:	f7fd f965 	bl	800a05c <dwt_setrxtimeout>
        auto resp_tx_time = (poll_rx_ts + (POLL_RX_TO_RESP_TX_DLY_UUS * UUS_TO_DWT_TIME)) >> 8;
 800cd92:	f114 747a 	adds.w	r4, r4, #65536000	; 0x3e80000
 800cd96:	f145 0000 	adc.w	r0, r5, #0
 800cd9a:	0a24      	lsrs	r4, r4, #8
        dwt_setdelayedtrxtime(resp_tx_time);
 800cd9c:	ea44 6000 	orr.w	r0, r4, r0, lsl #24
 800cda0:	f7fd f83c 	bl	8009e1c <dwt_setdelayedtrxtime>
        dwt_writetxdata(sizeof(*tx_resp_msg), (uint8_t *) tx_resp_msg, 0);
 800cda4:	2200      	movs	r2, #0
 800cda6:	4639      	mov	r1, r7
 800cda8:	2006      	movs	r0, #6
 800cdaa:	f7fc fbf3 	bl	8009594 <dwt_writetxdata>
        dwt_writetxfctrl(sizeof(*tx_resp_msg), 0, 1);
 800cdae:	2006      	movs	r0, #6
 800cdb0:	2201      	movs	r2, #1
 800cdb2:	2100      	movs	r1, #0
 800cdb4:	f7fc fc18 	bl	80095e8 <dwt_writetxfctrl>
        if (!dwt_starttx(DWT_START_TX_IMMEDIATE | DWT_RESPONSE_EXPECTED)) {
 800cdb8:	2002      	movs	r0, #2
 800cdba:	f7fd f84d 	bl	8009e58 <dwt_starttx>
 800cdbe:	2800      	cmp	r0, #0
 800cdc0:	d1d8      	bne.n	800cd74 <resp_twr_2_resp_ds_twr+0xc>
 800cdc2:	f3bf 8f5b 	dmb	ish
 800cdc6:	2308      	movs	r3, #8
 800cdc8:	e856 2f00 	ldrex	r2, [r6]
 800cdcc:	e846 3100 	strex	r1, r3, [r6]
 800cdd0:	2900      	cmp	r1, #0
 800cdd2:	d1f9      	bne.n	800cdc8 <resp_twr_2_resp_ds_twr+0x60>
 800cdd4:	f3bf 8f5b 	dmb	ish
}
 800cdd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cdda:	bf00      	nop

0800cddc <resp_final_msg_poll_ds_twr>:

void resp_final_msg_poll_ds_twr(msg_twr_final_t *final_msg, uint64_t poll_rx_ts, uint64_t resp_tx_ts,
                                uint64_t final_rx_ts, double *dist_src, bool *nodes) {
//    static char dist_str[40] = {'\0'};
    if (final_msg->header.id == msg_id_t::twr_3_final) {
 800cddc:	f890 c000 	ldrb.w	ip, [r0]
                                uint64_t final_rx_ts, double *dist_src, bool *nodes) {
 800cde0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (final_msg->header.id == msg_id_t::twr_3_final) {
 800cde2:	f1bc 0f09 	cmp.w	ip, #9
                                uint64_t final_rx_ts, double *dist_src, bool *nodes) {
 800cde6:	9d06      	ldr	r5, [sp, #24]
 800cde8:	9b08      	ldr	r3, [sp, #32]
    if (final_msg->header.id == msg_id_t::twr_3_final) {
 800cdea:	d000      	beq.n	800cdee <resp_final_msg_poll_ds_twr+0x12>
//                "responder> dist to tag %3u: %3.2lf m\n",
//                final_msg->header.source,
//                *(dist_src + final_msg->header.source));
//        printk("%s", dist_str);
    }
}
 800cdec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        auto poll_rx_ts_32 = (uint32_t) poll_rx_ts;
 800cdee:	4604      	mov	r4, r0
 800cdf0:	4611      	mov	r1, r2
        double d = calc_dist_ds_twr(final_msg, poll_rx_ts_32, resp_tx_ts_32, final_rx_ts_32);
 800cdf2:	462a      	mov	r2, r5
 800cdf4:	f7f4 f8e0 	bl	8000fb8 <calc_dist_ds_twr>
        *(dist_src + final_msg->header.source) = d;
 800cdf8:	78a2      	ldrb	r2, [r4, #2]
 800cdfa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
        double d = calc_dist_ds_twr(final_msg, poll_rx_ts_32, resp_tx_ts_32, final_rx_ts_32);
 800cdfc:	460f      	mov	r7, r1
        *(dist_src + final_msg->header.source) = d;
 800cdfe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
        double d = calc_dist_ds_twr(final_msg, poll_rx_ts_32, resp_tx_ts_32, final_rx_ts_32);
 800ce02:	4606      	mov	r6, r0
        *(dist_src + final_msg->header.source) = d;
 800ce04:	e9c3 6700 	strd	r6, r7, [r3]
        *(nodes + final_msg->header.source) = true;
 800ce08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce0a:	2101      	movs	r1, #1
 800ce0c:	5499      	strb	r1, [r3, r2]
}
 800ce0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ce10 <update_indication_task>:
    }
}


_Noreturn void update_indication_task(void)
{
 800ce10:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
    uint8_t cnt = 0;
    uint8_t start_led_pos = 0;
    uint8_t end_led_pos = 0;
    uint8_t indication_type = 0;
    struct led_hsv color_hsv = {0};
 800ce14:	2500      	movs	r5, #0
{
 800ce16:	b097      	sub	sp, #92	; 0x5c
    struct led_rgb color_rgb[STRIP_NUM_PIXELS] = {0};
 800ce18:	2240      	movs	r2, #64	; 0x40
 800ce1a:	4629      	mov	r1, r5
 800ce1c:	a806      	add	r0, sp, #24
    struct led_hsv color_hsv = {0};
 800ce1e:	9502      	str	r5, [sp, #8]
    struct led_rgb color_rgb[STRIP_NUM_PIXELS] = {0};
 800ce20:	f003 ff94 	bl	8010d4c <memset>
    struct led_strip_indicate_s *strip_indicate = {0};
 800ce24:	9503      	str	r5, [sp, #12]
	z_impl_k_poll_signal_init(sig);
 800ce26:	4890      	ldr	r0, [pc, #576]	; (800d068 <update_indication_task+0x258>)
    k_poll_signal_init(&signal_indicate);
    k_poll_event_init(&event_indicate,_POLL_TYPE_SIGNAL,
                      K_POLL_MODE_NOTIFY_ONLY,
                      &signal_indicate);

    if (!device_is_ready(strip_dev)) {
 800ce28:	4c90      	ldr	r4, [pc, #576]	; (800d06c <update_indication_task+0x25c>)
 800ce2a:	f002 fa6f 	bl	800f30c <z_impl_k_poll_signal_init>
    k_poll_event_init(&event_indicate,_POLL_TYPE_SIGNAL,
 800ce2e:	4b8e      	ldr	r3, [pc, #568]	; (800d068 <update_indication_task+0x258>)
 800ce30:	488f      	ldr	r0, [pc, #572]	; (800d070 <update_indication_task+0x260>)
 800ce32:	462a      	mov	r2, r5
 800ce34:	2101      	movs	r1, #1
 800ce36:	f002 f999 	bl	800f16c <k_poll_event_init>
    if (!device_is_ready(strip_dev)) {
 800ce3a:	6820      	ldr	r0, [r4, #0]
 800ce3c:	f000 f984 	bl	800d148 <z_device_is_ready>
 800ce40:	2800      	cmp	r0, #0
 800ce42:	f000 810a 	beq.w	800d05a <update_indication_task+0x24a>
 800ce46:	4d8b      	ldr	r5, [pc, #556]	; (800d074 <update_indication_task+0x264>)
 800ce48:	f8df a22c 	ldr.w	sl, [pc, #556]	; 800d078 <update_indication_task+0x268>
 800ce4c:	f8df 922c 	ldr.w	r9, [pc, #556]	; 800d07c <update_indication_task+0x26c>
        k_sleep(K_FOREVER);
    }

    while(1) {
        if (k_msgq_num_used_get(&msgq_led_strip)) {
 800ce50:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d041      	beq.n	800ceda <update_indication_task+0xca>
	return z_impl_k_msgq_get(msgq, data, timeout);
 800ce56:	2200      	movs	r2, #0
 800ce58:	a903      	add	r1, sp, #12
 800ce5a:	2300      	movs	r3, #0
 800ce5c:	4628      	mov	r0, r5
 800ce5e:	f000 fbbf 	bl	800d5e0 <z_impl_k_msgq_get>
            k_msgq_get(&msgq_led_strip, &strip_indicate, K_NO_WAIT);
            led_strip_state = strip_indicate->led_strip_state;
 800ce62:	9a03      	ldr	r2, [sp, #12]
 800ce64:	1d13      	adds	r3, r2, #4
 800ce66:	e893 0003 	ldmia.w	r3, {r0, r1}
 800ce6a:	ab04      	add	r3, sp, #16
 800ce6c:	e883 0003 	stmia.w	r3, {r0, r1}
            start_led_pos = strip_indicate->start_led_pos;
            end_led_pos = strip_indicate->end_led_pos;
            indication_type = strip_indicate->indication_type;
 800ce70:	7811      	ldrb	r1, [r2, #0]
            start_led_pos = strip_indicate->start_led_pos;
 800ce72:	f892 b001 	ldrb.w	fp, [r2, #1]
            end_led_pos = strip_indicate->end_led_pos;
 800ce76:	7897      	ldrb	r7, [r2, #2]

            /* If "blink" set -> we blinked
             * Esle -> set on strip connection quality and people number */
            switch (indication_type) {
 800ce78:	2901      	cmp	r1, #1
 800ce7a:	f000 809e 	beq.w	800cfba <update_indication_task+0x1aa>
 800ce7e:	2902      	cmp	r1, #2
 800ce80:	d040      	beq.n	800cf04 <update_indication_task+0xf4>
 800ce82:	2900      	cmp	r1, #0
 800ce84:	d1e4      	bne.n	800ce50 <update_indication_task+0x40>
                        cnt++;
                    }
                    led_strip_update_rgb(strip_dev, pixels_rgb, end_led_pos);
                    break;
                case INDICATION_TYPE_STATIC_COLOR:
                    switch (led_strip_state.strip_param.color) {
 800ce86:	f89d 2010 	ldrb.w	r2, [sp, #16]
 800ce8a:	2a04      	cmp	r2, #4
 800ce8c:	d807      	bhi.n	800ce9e <update_indication_task+0x8e>
 800ce8e:	e8df f002 	tbb	[pc, r2]
 800ce92:	3135      	.short	0x3135
 800ce94:	292d      	.short	0x292d
 800ce96:	03          	.byte	0x03
 800ce97:	00          	.byte	0x00
                            break;
                        case COMMON_STRIP_COLOR_PURPLE:
                            color_hsv = purple_hsv;
                            break;
                        case COMMON_STRIP_COLOR_YELLOW:
                            color_hsv = yellow_hsv;
 800ce98:	4b79      	ldr	r3, [pc, #484]	; (800d080 <update_indication_task+0x270>)
 800ce9a:	681a      	ldr	r2, [r3, #0]
 800ce9c:	9202      	str	r2, [sp, #8]
                        default:
                            break;
                    }

                    cnt = start_led_pos;
                    while (cnt < end_led_pos) {
 800ce9e:	45bb      	cmp	fp, r7
 800cea0:	d212      	bcs.n	800cec8 <update_indication_task+0xb8>
 800cea2:	f107 38ff 	add.w	r8, r7, #4294967295	; 0xffffffff
 800cea6:	ab06      	add	r3, sp, #24
 800cea8:	eba8 080b 	sub.w	r8, r8, fp
 800ceac:	fa5b f888 	uxtab	r8, fp, r8
 800ceb0:	eb03 068b 	add.w	r6, r3, fp, lsl #2
 800ceb4:	ab07      	add	r3, sp, #28
 800ceb6:	eb03 0888 	add.w	r8, r3, r8, lsl #2
                        led_hsv2rgb(&color_hsv, &color_rgb[cnt++]);
 800ceba:	4631      	mov	r1, r6
 800cebc:	a802      	add	r0, sp, #8
                    while (cnt < end_led_pos) {
 800cebe:	3604      	adds	r6, #4
                        led_hsv2rgb(&color_hsv, &color_rgb[cnt++]);
 800cec0:	f7fe fe36 	bl	800bb30 <led_hsv2rgb>
                    while (cnt < end_led_pos) {
 800cec4:	4546      	cmp	r6, r8
 800cec6:	d1f8      	bne.n	800ceba <update_indication_task+0xaa>
                    }

                    led_strip_update_rgb(strip_dev, color_rgb, end_led_pos);
 800cec8:	6820      	ldr	r0, [r4, #0]
				       struct led_rgb *pixels,
				       size_t num_pixels) {
	const struct led_strip_driver_api *api =
		(const struct led_strip_driver_api *)dev->api;

	return api->update_rgb(dev, pixels, num_pixels);
 800ceca:	6883      	ldr	r3, [r0, #8]
 800cecc:	463a      	mov	r2, r7
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	a906      	add	r1, sp, #24
 800ced2:	4798      	blx	r3
        if (k_msgq_num_used_get(&msgq_led_strip)) {
 800ced4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d1bd      	bne.n	800ce56 <update_indication_task+0x46>
	return z_impl_k_sleep(timeout);
 800ceda:	2100      	movs	r1, #0
 800cedc:	2064      	movs	r0, #100	; 0x64
 800cede:	f001 fb93 	bl	800e608 <z_impl_k_sleep>
 800cee2:	e7b5      	b.n	800ce50 <update_indication_task+0x40>
                            color_hsv = purple_hsv;
 800cee4:	4b67      	ldr	r3, [pc, #412]	; (800d084 <update_indication_task+0x274>)
 800cee6:	681a      	ldr	r2, [r3, #0]
 800cee8:	9202      	str	r2, [sp, #8]
                            break;
 800ceea:	e7d8      	b.n	800ce9e <update_indication_task+0x8e>
                            color_hsv = blue_hsv;
 800ceec:	f8d9 2000 	ldr.w	r2, [r9]
 800cef0:	9202      	str	r2, [sp, #8]
                            break;
 800cef2:	e7d4      	b.n	800ce9e <update_indication_task+0x8e>
                            color_hsv = green_hsv;
 800cef4:	4b64      	ldr	r3, [pc, #400]	; (800d088 <update_indication_task+0x278>)
 800cef6:	681a      	ldr	r2, [r3, #0]
 800cef8:	9202      	str	r2, [sp, #8]
                            break;
 800cefa:	e7d0      	b.n	800ce9e <update_indication_task+0x8e>
                            color_hsv = red_hsv;
 800cefc:	4b63      	ldr	r3, [pc, #396]	; (800d08c <update_indication_task+0x27c>)
 800cefe:	681a      	ldr	r2, [r3, #0]
 800cf00:	9202      	str	r2, [sp, #8]
                            break;
 800cf02:	e7cc      	b.n	800ce9e <update_indication_task+0x8e>
                    switch (led_strip_state.strip_param.color) {
 800cf04:	f89d 2010 	ldrb.w	r2, [sp, #16]
 800cf08:	2a04      	cmp	r2, #4
 800cf0a:	d807      	bhi.n	800cf1c <update_indication_task+0x10c>
 800cf0c:	e8df f002 	tbb	[pc, r2]
 800cf10:	4d514549 	.word	0x4d514549
 800cf14:	03          	.byte	0x03
 800cf15:	00          	.byte	0x00
                            color_hsv = yellow_hsv;
 800cf16:	4b5a      	ldr	r3, [pc, #360]	; (800d080 <update_indication_task+0x270>)
 800cf18:	681a      	ldr	r2, [r3, #0]
 800cf1a:	9202      	str	r2, [sp, #8]
                    while (cnt < end_led_pos) {
 800cf1c:	45bb      	cmp	fp, r7
 800cf1e:	d213      	bcs.n	800cf48 <update_indication_task+0x138>
 800cf20:	f107 38ff 	add.w	r8, r7, #4294967295	; 0xffffffff
 800cf24:	eba8 080b 	sub.w	r8, r8, fp
 800cf28:	ab06      	add	r3, sp, #24
 800cf2a:	fa5b f888 	uxtab	r8, fp, r8
 800cf2e:	eb03 0b8b 	add.w	fp, r3, fp, lsl #2
 800cf32:	ab07      	add	r3, sp, #28
 800cf34:	eb03 0888 	add.w	r8, r3, r8, lsl #2
                        led_hsv2rgb(&color_hsv, &color_rgb[cnt++]);
 800cf38:	4659      	mov	r1, fp
 800cf3a:	a802      	add	r0, sp, #8
                    while (cnt < end_led_pos) {
 800cf3c:	f10b 0b04 	add.w	fp, fp, #4
                        led_hsv2rgb(&color_hsv, &color_rgb[cnt++]);
 800cf40:	f7fe fdf6 	bl	800bb30 <led_hsv2rgb>
                    while (cnt < end_led_pos) {
 800cf44:	45d8      	cmp	r8, fp
 800cf46:	d1f7      	bne.n	800cf38 <update_indication_task+0x128>
                    while (cnt < led_strip_state.strip_param.blink_cnt) {
 800cf48:	f89d 3011 	ldrb.w	r3, [sp, #17]
 800cf4c:	b1f3      	cbz	r3, 800cf8c <update_indication_task+0x17c>
 800cf4e:	f8df 8140 	ldr.w	r8, [pc, #320]	; 800d090 <update_indication_task+0x280>
 800cf52:	2600      	movs	r6, #0
                        led_strip_update_rgb(strip_dev, color_rgb, end_led_pos);
 800cf54:	6820      	ldr	r0, [r4, #0]
 800cf56:	6883      	ldr	r3, [r0, #8]
 800cf58:	463a      	mov	r2, r7
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	a906      	add	r1, sp, #24
 800cf5e:	4798      	blx	r3
 800cf60:	2100      	movs	r1, #0
 800cf62:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800cf66:	f001 fb4f 	bl	800e608 <z_impl_k_sleep>
                        led_strip_update_rgb(strip_dev, empty_rgb, end_led_pos);
 800cf6a:	6820      	ldr	r0, [r4, #0]
 800cf6c:	6883      	ldr	r3, [r0, #8]
 800cf6e:	463a      	mov	r2, r7
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	4641      	mov	r1, r8
 800cf74:	4798      	blx	r3
 800cf76:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800cf7a:	2100      	movs	r1, #0
 800cf7c:	f001 fb44 	bl	800e608 <z_impl_k_sleep>
                    while (cnt < led_strip_state.strip_param.blink_cnt) {
 800cf80:	3601      	adds	r6, #1
 800cf82:	f89d 2011 	ldrb.w	r2, [sp, #17]
 800cf86:	b2f3      	uxtb	r3, r6
 800cf88:	429a      	cmp	r2, r3
 800cf8a:	d8e3      	bhi.n	800cf54 <update_indication_task+0x144>
                    led_strip_update_rgb(strip_dev, pixels_rgb, end_led_pos);
 800cf8c:	6820      	ldr	r0, [r4, #0]
 800cf8e:	493a      	ldr	r1, [pc, #232]	; (800d078 <update_indication_task+0x268>)
 800cf90:	6883      	ldr	r3, [r0, #8]
 800cf92:	463a      	mov	r2, r7
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	4798      	blx	r3
 800cf98:	e75a      	b.n	800ce50 <update_indication_task+0x40>
                            color_hsv = green_hsv;
 800cf9a:	4b3b      	ldr	r3, [pc, #236]	; (800d088 <update_indication_task+0x278>)
 800cf9c:	681a      	ldr	r2, [r3, #0]
 800cf9e:	9202      	str	r2, [sp, #8]
                            break;
 800cfa0:	e7bc      	b.n	800cf1c <update_indication_task+0x10c>
                            color_hsv = red_hsv;
 800cfa2:	4b3a      	ldr	r3, [pc, #232]	; (800d08c <update_indication_task+0x27c>)
 800cfa4:	681a      	ldr	r2, [r3, #0]
 800cfa6:	9202      	str	r2, [sp, #8]
                            break;
 800cfa8:	e7b8      	b.n	800cf1c <update_indication_task+0x10c>
                            color_hsv = purple_hsv;
 800cfaa:	4b36      	ldr	r3, [pc, #216]	; (800d084 <update_indication_task+0x274>)
 800cfac:	681a      	ldr	r2, [r3, #0]
 800cfae:	9202      	str	r2, [sp, #8]
                            break;
 800cfb0:	e7b4      	b.n	800cf1c <update_indication_task+0x10c>
                            color_hsv = blue_hsv;
 800cfb2:	f8d9 2000 	ldr.w	r2, [r9]
 800cfb6:	9202      	str	r2, [sp, #8]
                            break;
 800cfb8:	e7b0      	b.n	800cf1c <update_indication_task+0x10c>
                    if (led_strip_state.status.con_status >= 0)
 800cfba:	9e04      	ldr	r6, [sp, #16]
            led_strip_state = strip_indicate->led_strip_state;
 800cfbc:	6893      	ldr	r3, [r2, #8]
 800cfbe:	9301      	str	r3, [sp, #4]
                    if (led_strip_state.status.con_status >= 0)
 800cfc0:	2e00      	cmp	r6, #0
 800cfc2:	da09      	bge.n	800cfd8 <update_indication_task+0x1c8>
                    if (led_strip_state.status.people_num >= 0)
 800cfc4:	9b01      	ldr	r3, [sp, #4]
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	da2d      	bge.n	800d026 <update_indication_task+0x216>
                    led_strip_update_rgb(strip_dev, pixels_rgb, STRIP_NUM_PIXELS);
 800cfca:	6820      	ldr	r0, [r4, #0]
 800cfcc:	492a      	ldr	r1, [pc, #168]	; (800d078 <update_indication_task+0x268>)
 800cfce:	6883      	ldr	r3, [r0, #8]
 800cfd0:	2210      	movs	r2, #16
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	4798      	blx	r3
 800cfd6:	e73b      	b.n	800ce50 <update_indication_task+0x40>
        if (*pos < start_pos + con_status) {
 800cfd8:	fa5b f686 	uxtab	r6, fp, r6
    while (*pos < start_pos + RSSI_LED_LEN) {
 800cfdc:	f10b 0307 	add.w	r3, fp, #7
 800cfe0:	9300      	str	r3, [sp, #0]
 800cfe2:	4633      	mov	r3, r6
 800cfe4:	46d8      	mov	r8, fp
 800cfe6:	465e      	mov	r6, fp
                led_hsv2rgb(&red_hsv, &pixels_rgb[(*pos)]);
 800cfe8:	4f28      	ldr	r7, [pc, #160]	; (800d08c <update_indication_task+0x27c>)
    while (*pos < start_pos + RSSI_LED_LEN) {
 800cfea:	469b      	mov	fp, r3
 800cfec:	e007      	b.n	800cffe <update_indication_task+0x1ee>
                led_hsv2rgb(&green_hsv, &pixels_rgb[(*pos)]);
 800cfee:	4826      	ldr	r0, [pc, #152]	; (800d088 <update_indication_task+0x278>)
 800cff0:	f7fe fd9e 	bl	800bb30 <led_hsv2rgb>
        (*pos)++;
 800cff4:	1c73      	adds	r3, r6, #1
 800cff6:	b2de      	uxtb	r6, r3
    while (*pos < start_pos + RSSI_LED_LEN) {
 800cff8:	9b00      	ldr	r3, [sp, #0]
 800cffa:	429e      	cmp	r6, r3
 800cffc:	dc0f      	bgt.n	800d01e <update_indication_task+0x20e>
        if (*pos < start_pos + con_status) {
 800cffe:	455e      	cmp	r6, fp
            if (*pos < start_pos + NUM_OF_RED_LEDS)
 800d000:	f108 0201 	add.w	r2, r8, #1
                led_hsv2rgb(&red_hsv, &pixels_rgb[(*pos)]);
 800d004:	eb0a 0186 	add.w	r1, sl, r6, lsl #2
        if (*pos < start_pos + con_status) {
 800d008:	da23      	bge.n	800d052 <update_indication_task+0x242>
            if (*pos < start_pos + NUM_OF_RED_LEDS)
 800d00a:	4296      	cmp	r6, r2
                led_hsv2rgb(&red_hsv, &pixels_rgb[(*pos)]);
 800d00c:	4638      	mov	r0, r7
            if (*pos < start_pos + NUM_OF_RED_LEDS)
 800d00e:	dcee      	bgt.n	800cfee <update_indication_task+0x1de>
            led_hsv2rgb(&empty_hsv, &pixels_rgb[(*pos)]);
 800d010:	f7fe fd8e 	bl	800bb30 <led_hsv2rgb>
        (*pos)++;
 800d014:	1c73      	adds	r3, r6, #1
 800d016:	b2de      	uxtb	r6, r3
    while (*pos < start_pos + RSSI_LED_LEN) {
 800d018:	9b00      	ldr	r3, [sp, #0]
 800d01a:	429e      	cmp	r6, r3
 800d01c:	ddef      	ble.n	800cffe <update_indication_task+0x1ee>
                    if (led_strip_state.status.people_num >= 0)
 800d01e:	9b01      	ldr	r3, [sp, #4]
 800d020:	2b00      	cmp	r3, #0
 800d022:	46b3      	mov	fp, r6
 800d024:	dbd1      	blt.n	800cfca <update_indication_task+0x1ba>
    while (*pos < start_pos + WORKERS_LED_LEN) {
 800d026:	f89d 8004 	ldrb.w	r8, [sp, #4]
 800d02a:	465f      	mov	r7, fp
 800d02c:	f10b 0605 	add.w	r6, fp, #5
        if (((*pos) - start_pos) < people_num)
 800d030:	ebab 0307 	sub.w	r3, fp, r7
 800d034:	4543      	cmp	r3, r8
            led_hsv2rgb(&blue_hsv, &pixels_rgb[*pos]);
 800d036:	eb0a 018b 	add.w	r1, sl, fp, lsl #2
        (*pos)++;
 800d03a:	f10b 0b01 	add.w	fp, fp, #1
            led_hsv2rgb(&blue_hsv, &pixels_rgb[*pos]);
 800d03e:	4648      	mov	r0, r9
        (*pos)++;
 800d040:	fa5f fb8b 	uxtb.w	fp, fp
            led_hsv2rgb(&empty_hsv, &pixels_rgb[*pos]);
 800d044:	bfa8      	it	ge
 800d046:	4813      	ldrge	r0, [pc, #76]	; (800d094 <update_indication_task+0x284>)
 800d048:	f7fe fd72 	bl	800bb30 <led_hsv2rgb>
    while (*pos < start_pos + WORKERS_LED_LEN) {
 800d04c:	45b3      	cmp	fp, r6
 800d04e:	ddef      	ble.n	800d030 <update_indication_task+0x220>
 800d050:	e7bb      	b.n	800cfca <update_indication_task+0x1ba>
            led_hsv2rgb(&empty_hsv, &pixels_rgb[(*pos)]);
 800d052:	4810      	ldr	r0, [pc, #64]	; (800d094 <update_indication_task+0x284>)
 800d054:	f7fe fd6c 	bl	800bb30 <led_hsv2rgb>
 800d058:	e7dc      	b.n	800d014 <update_indication_task+0x204>
 800d05a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800d05e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d062:	f001 fad1 	bl	800e608 <z_impl_k_sleep>
 800d066:	e6ee      	b.n	800ce46 <update_indication_task+0x36>
 800d068:	20001554 	.word	0x20001554
 800d06c:	2000046c 	.word	0x2000046c
 800d070:	20001500 	.word	0x20001500
 800d074:	2000082c 	.word	0x2000082c
 800d078:	20001514 	.word	0x20001514
 800d07c:	08012810 	.word	0x08012810
 800d080:	08012824 	.word	0x08012824
 800d084:	0801281c 	.word	0x0801281c
 800d088:	08012818 	.word	0x08012818
 800d08c:	08012820 	.word	0x08012820
 800d090:	200014c0 	.word	0x200014c0
 800d094:	08012814 	.word	0x08012814

0800d098 <z_device_state_init>:

	while (dev < __device_end) {
		z_object_init(dev);
		++dev;
	}
}
 800d098:	4770      	bx	lr
 800d09a:	bf00      	nop

0800d09c <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
 800d09c:	4b0f      	ldr	r3, [pc, #60]	; (800d0dc <z_sys_init_run_level+0x40>)
 800d09e:	1c42      	adds	r2, r0, #1
{
 800d0a0:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
 800d0a2:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
 800d0a6:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
 800d0aa:	42b4      	cmp	r4, r6
 800d0ac:	d215      	bcs.n	800d0da <z_sys_init_run_level+0x3e>
		const struct device *dev = entry->dev;
		int rc = entry->init(dev);
 800d0ae:	e9d4 3500 	ldrd	r3, r5, [r4]
 800d0b2:	4628      	mov	r0, r5
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
 800d0b4:	3408      	adds	r4, #8
		int rc = entry->init(dev);
 800d0b6:	4798      	blx	r3

		if (dev != NULL) {
 800d0b8:	2d00      	cmp	r5, #0
 800d0ba:	d0f6      	beq.n	800d0aa <z_sys_init_run_level+0xe>
					rc = -rc;
				}
				if (rc > UINT8_MAX) {
					rc = UINT8_MAX;
				}
				dev->state->init_res = rc;
 800d0bc:	68ea      	ldr	r2, [r5, #12]
			if (rc != 0) {
 800d0be:	b130      	cbz	r0, 800d0ce <z_sys_init_run_level+0x32>
 800d0c0:	2800      	cmp	r0, #0
 800d0c2:	bfb8      	it	lt
 800d0c4:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
 800d0c6:	28ff      	cmp	r0, #255	; 0xff
 800d0c8:	bfa8      	it	ge
 800d0ca:	20ff      	movge	r0, #255	; 0xff
 800d0cc:	7010      	strb	r0, [r2, #0]
			}
			dev->state->initialized = true;
 800d0ce:	7853      	ldrb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
 800d0d0:	42b4      	cmp	r4, r6
			dev->state->initialized = true;
 800d0d2:	f043 0301 	orr.w	r3, r3, #1
 800d0d6:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
 800d0d8:	d3e9      	bcc.n	800d0ae <z_sys_init_run_level+0x12>
		}
	}
}
 800d0da:	bd70      	pop	{r4, r5, r6, pc}
 800d0dc:	08012828 	.word	0x08012828

0800d0e0 <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
 800d0e0:	b570      	push	{r4, r5, r6, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
 800d0e2:	b350      	cbz	r0, 800d13a <z_impl_device_get_binding+0x5a>
 800d0e4:	7803      	ldrb	r3, [r0, #0]
 800d0e6:	4606      	mov	r6, r0
 800d0e8:	b33b      	cbz	r3, 800d13a <z_impl_device_get_binding+0x5a>
	/* Split the search into two loops: in the common scenario, where
	 * device names are stored in ROM (and are referenced by the user
	 * with CONFIG_* macros), only cheap pointer comparisons will be
	 * performed. Reserve string comparisons for a fallback.
	 */
	for (dev = __device_start; dev != __device_end; dev++) {
 800d0ea:	4a15      	ldr	r2, [pc, #84]	; (800d140 <z_impl_device_get_binding+0x60>)
 800d0ec:	4d15      	ldr	r5, [pc, #84]	; (800d144 <z_impl_device_get_binding+0x64>)
 800d0ee:	42aa      	cmp	r2, r5
 800d0f0:	d023      	beq.n	800d13a <z_impl_device_get_binding+0x5a>
 800d0f2:	4614      	mov	r4, r2
	 */
	if (dev == NULL) {
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
 800d0f4:	68e3      	ldr	r3, [r4, #12]
 800d0f6:	881b      	ldrh	r3, [r3, #0]
		if (z_device_is_ready(dev) && (dev->name == name)) {
 800d0f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d0fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d100:	d102      	bne.n	800d108 <z_impl_device_get_binding+0x28>
 800d102:	6823      	ldr	r3, [r4, #0]
 800d104:	42b3      	cmp	r3, r6
 800d106:	d016      	beq.n	800d136 <z_impl_device_get_binding+0x56>
	for (dev = __device_start; dev != __device_end; dev++) {
 800d108:	3418      	adds	r4, #24
 800d10a:	42ac      	cmp	r4, r5
 800d10c:	d1f2      	bne.n	800d0f4 <z_impl_device_get_binding+0x14>
	for (dev = __device_start; dev != __device_end; dev++) {
 800d10e:	42aa      	cmp	r2, r5
 800d110:	d013      	beq.n	800d13a <z_impl_device_get_binding+0x5a>
 800d112:	4c0b      	ldr	r4, [pc, #44]	; (800d140 <z_impl_device_get_binding+0x60>)
 800d114:	e002      	b.n	800d11c <z_impl_device_get_binding+0x3c>
 800d116:	3418      	adds	r4, #24
 800d118:	42ac      	cmp	r4, r5
 800d11a:	d00e      	beq.n	800d13a <z_impl_device_get_binding+0x5a>
	return dev->state->initialized && (dev->state->init_res == 0U);
 800d11c:	68e3      	ldr	r3, [r4, #12]
 800d11e:	881b      	ldrh	r3, [r3, #0]
		if (z_device_is_ready(dev) && (strcmp(name, dev->name) == 0)) {
 800d120:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d124:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d128:	d1f5      	bne.n	800d116 <z_impl_device_get_binding+0x36>
 800d12a:	6821      	ldr	r1, [r4, #0]
 800d12c:	4630      	mov	r0, r6
 800d12e:	f7f3 fedf 	bl	8000ef0 <strcmp>
 800d132:	2800      	cmp	r0, #0
 800d134:	d1ef      	bne.n	800d116 <z_impl_device_get_binding+0x36>
}
 800d136:	4620      	mov	r0, r4
 800d138:	bd70      	pop	{r4, r5, r6, pc}
		return NULL;
 800d13a:	2400      	movs	r4, #0
}
 800d13c:	4620      	mov	r0, r4
 800d13e:	bd70      	pop	{r4, r5, r6, pc}
 800d140:	08011468 	.word	0x08011468
 800d144:	08011618 	.word	0x08011618

0800d148 <z_device_is_ready>:
	if (dev == NULL) {
 800d148:	b140      	cbz	r0, 800d15c <z_device_is_ready+0x14>
	return dev->state->initialized && (dev->state->init_res == 0U);
 800d14a:	68c3      	ldr	r3, [r0, #12]
 800d14c:	8818      	ldrh	r0, [r3, #0]
 800d14e:	f3c0 0008 	ubfx	r0, r0, #0, #9
 800d152:	f5a0 7080 	sub.w	r0, r0, #256	; 0x100
 800d156:	fab0 f080 	clz	r0, r0
 800d15a:	0940      	lsrs	r0, r0, #5
}
 800d15c:	4770      	bx	lr
 800d15e:	bf00      	nop

0800d160 <arch_system_halt>:
	__asm__ volatile(
 800d160:	f04f 0210 	mov.w	r2, #16
 800d164:	f3ef 8311 	mrs	r3, BASEPRI
 800d168:	f382 8812 	msr	BASEPRI_MAX, r2
 800d16c:	f3bf 8f6f 	isb	sy
	/* TODO: What's the best way to totally halt the system if SMP
	 * is enabled?
	 */

	(void)arch_irq_lock();
	for (;;) {
 800d170:	e7fe      	b.n	800d170 <arch_system_halt+0x10>
 800d172:	bf00      	nop

0800d174 <k_sys_fatal_error_handler>:
/* LCOV_EXCL_STOP */

/* LCOV_EXCL_START */
__weak void k_sys_fatal_error_handler(unsigned int reason,
				      const z_arch_esf_t *esf)
{
 800d174:	b508      	push	{r3, lr}
	ARG_UNUSED(esf);

	LOG_PANIC();
	LOG_ERR("Halting system");
	arch_system_halt(reason);
 800d176:	f7ff fff3 	bl	800d160 <arch_system_halt>
 800d17a:	bf00      	nop

0800d17c <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
 800d17c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d17e:	4605      	mov	r5, r0
 800d180:	460e      	mov	r6, r1
 800d182:	f04f 0310 	mov.w	r3, #16
 800d186:	f3ef 8711 	mrs	r7, BASEPRI
 800d18a:	f383 8812 	msr	BASEPRI_MAX, r3
 800d18e:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
 800d192:	f001 fa65 	bl	800e660 <z_impl_z_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
 800d196:	4631      	mov	r1, r6
 800d198:	4604      	mov	r4, r0
 800d19a:	4628      	mov	r0, r5
 800d19c:	f7ff ffea 	bl	800d174 <k_sys_fatal_error_handler>
	__asm__ volatile(
 800d1a0:	f387 8811 	msr	BASEPRI, r7
 800d1a4:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
 800d1a8:	4620      	mov	r0, r4
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
 800d1aa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d1ae:	f7f6 b93b 	b.w	8003428 <z_impl_k_thread_abort>
 800d1b2:	bf00      	nop

0800d1b4 <bg_thread_main>:
 * This routine completes kernel initialization by invoking the remaining
 * init functions, then invokes application's main() routine.
 */
__boot_func
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
 800d1b4:	b508      	push	{r3, lr}
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
 800d1b6:	4b0b      	ldr	r3, [pc, #44]	; (800d1e4 <bg_thread_main+0x30>)
 800d1b8:	2201      	movs	r2, #1

	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
 800d1ba:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
 800d1bc:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
 800d1be:	f7ff ff6d 	bl	800d09c <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
 800d1c2:	f002 f8db 	bl	800f37c <boot_banner>

#if defined(CONFIG_CPLUSPLUS) && !defined(CONFIG_ARCH_POSIX)
	void z_cpp_init_static(void);
	z_cpp_init_static();
 800d1c6:	f7f5 fe71 	bl	8002eac <z_cpp_init_static>
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
 800d1ca:	2003      	movs	r0, #3
 800d1cc:	f7ff ff66 	bl	800d09c <z_sys_init_run_level>

	z_init_static_threads();
 800d1d0:	f000 f926 	bl	800d420 <z_init_static_threads>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern void main(void);

	main();
 800d1d4:	f002 f8d0 	bl	800f378 <main>

	/* Mark nonessenrial since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
 800d1d8:	4a03      	ldr	r2, [pc, #12]	; (800d1e8 <bg_thread_main+0x34>)
 800d1da:	7b13      	ldrb	r3, [r2, #12]
 800d1dc:	f023 0301 	bic.w	r3, r3, #1
 800d1e0:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
 800d1e2:	bd08      	pop	{r3, pc}
 800d1e4:	200015c1 	.word	0x200015c1
 800d1e8:	20000c08 	.word	0x20000c08

0800d1ec <z_bss_zero>:
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
 800d1ec:	4802      	ldr	r0, [pc, #8]	; (800d1f8 <z_bss_zero+0xc>)
 800d1ee:	4a03      	ldr	r2, [pc, #12]	; (800d1fc <z_bss_zero+0x10>)
__ssp_bos_icheck3(memset, void *, int)
 800d1f0:	2100      	movs	r1, #0
 800d1f2:	1a12      	subs	r2, r2, r0
 800d1f4:	f003 bdaa 	b.w	8010d4c <memset>
 800d1f8:	20000930 	.word	0x20000930
 800d1fc:	200015c4 	.word	0x200015c4

0800d200 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
 800d200:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
 800d204:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 800d2e8 <z_cstart+0xe8>
 800d208:	b0a7      	sub	sp, #156	; 0x9c
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800d20a:	f38a 8808 	msr	MSP, sl
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
 800d20e:	4d37      	ldr	r5, [pc, #220]	; (800d2ec <z_cstart+0xec>)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
#endif

	_current_cpu->current = dummy_thread;
 800d210:	4e37      	ldr	r6, [pc, #220]	; (800d2f0 <z_cstart+0xf0>)
 800d212:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
 800d214:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 800d2f4 <z_cstart+0xf4>
	z_setup_new_thread(thread, stack,
 800d218:	4f37      	ldr	r7, [pc, #220]	; (800d2f8 <z_cstart+0xf8>)
 800d21a:	2400      	movs	r4, #0
 800d21c:	22f0      	movs	r2, #240	; 0xf0
 800d21e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d222:	616b      	str	r3, [r5, #20]
 800d224:	f885 2022 	strb.w	r2, [r5, #34]	; 0x22
 800d228:	77ec      	strb	r4, [r5, #31]
 800d22a:	762c      	strb	r4, [r5, #24]
 800d22c:	766c      	strb	r4, [r5, #25]
 800d22e:	76ac      	strb	r4, [r5, #26]
 800d230:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
 800d234:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d236:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800d23a:	626b      	str	r3, [r5, #36]	; 0x24

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
 800d23c:	f7f6 f8c0 	bl	80033c0 <z_arm_fault_init>
	z_arm_cpu_idle_init();
 800d240:	f7f5 fe5e 	bl	8002f00 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
 800d244:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d248:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
 800d24a:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
 800d24c:	f7f6 f988 	bl	8003560 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
 800d250:	f7f6 f900 	bl	8003454 <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
 800d254:	f240 1201 	movw	r2, #257	; 0x101
	_current_cpu->current = dummy_thread;
 800d258:	ab06      	add	r3, sp, #24
	dummy_thread->base.user_options = K_ESSENTIAL;
 800d25a:	f8ad 2024 	strh.w	r2, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
 800d25e:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
 800d260:	e9cd 4420 	strd	r4, r4, [sp, #128]	; 0x80
	dummy_thread->resource_pool = NULL;
 800d264:	9423      	str	r4, [sp, #140]	; 0x8c
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
 800d266:	f7ff ff17 	bl	800d098 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
 800d26a:	4620      	mov	r0, r4
	_kernel.ready_q.cache = &z_main_thread;
 800d26c:	4d23      	ldr	r5, [pc, #140]	; (800d2fc <z_cstart+0xfc>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
 800d26e:	f7ff ff15 	bl	800d09c <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
 800d272:	2001      	movs	r0, #1
 800d274:	f7ff ff12 	bl	800d09c <z_sys_init_run_level>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
 800d278:	f04f 0b01 	mov.w	fp, #1
	z_sched_init();
 800d27c:	f001 f906 	bl	800e48c <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
 800d280:	4b1f      	ldr	r3, [pc, #124]	; (800d300 <z_cstart+0x100>)
 800d282:	4920      	ldr	r1, [pc, #128]	; (800d304 <z_cstart+0x104>)
 800d284:	9305      	str	r3, [sp, #20]
 800d286:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800d28a:	464b      	mov	r3, r9
 800d28c:	e9cd 4402 	strd	r4, r4, [sp, #8]
 800d290:	e9cd 4400 	strd	r4, r4, [sp]
 800d294:	f8cd b010 	str.w	fp, [sp, #16]
 800d298:	4628      	mov	r0, r5
	_kernel.ready_q.cache = &z_main_thread;
 800d29a:	61b5      	str	r5, [r6, #24]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
 800d29c:	f000 f844 	bl	800d328 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
 800d2a0:	7b6b      	ldrb	r3, [r5, #13]
 800d2a2:	4680      	mov	r8, r0
 800d2a4:	f023 0304 	bic.w	r3, r3, #4
	z_ready_thread(&z_main_thread);
 800d2a8:	4628      	mov	r0, r5
 800d2aa:	736b      	strb	r3, [r5, #13]
 800d2ac:	f000 ff30 	bl	800e110 <z_ready_thread>
	z_setup_new_thread(thread, stack,
 800d2b0:	230f      	movs	r3, #15
 800d2b2:	4915      	ldr	r1, [pc, #84]	; (800d308 <z_cstart+0x108>)
 800d2b4:	9303      	str	r3, [sp, #12]
 800d2b6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800d2ba:	4b14      	ldr	r3, [pc, #80]	; (800d30c <z_cstart+0x10c>)
 800d2bc:	9600      	str	r6, [sp, #0]
 800d2be:	e9cd b404 	strd	fp, r4, [sp, #16]
 800d2c2:	e9cd 4401 	strd	r4, r4, [sp, #4]
 800d2c6:	4638      	mov	r0, r7
 800d2c8:	f000 f82e 	bl	800d328 <z_setup_new_thread>
 800d2cc:	7b7b      	ldrb	r3, [r7, #13]
		_kernel.cpus[i].id = i;
 800d2ce:	7534      	strb	r4, [r6, #20]
 800d2d0:	f023 0304 	bic.w	r3, r3, #4
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
 800d2d4:	464a      	mov	r2, r9
 800d2d6:	4641      	mov	r1, r8
 800d2d8:	4628      	mov	r0, r5
		_kernel.cpus[i].irq_stack =
 800d2da:	f8c6 a004 	str.w	sl, [r6, #4]
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
 800d2de:	60f7      	str	r7, [r6, #12]
 800d2e0:	737b      	strb	r3, [r7, #13]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
 800d2e2:	f7f5 ff2d 	bl	8003140 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
 800d2e6:	bf00      	nop
 800d2e8:	200047e0 	.word	0x200047e0
 800d2ec:	e000ed00 	.word	0xe000ed00
 800d2f0:	20001564 	.word	0x20001564
 800d2f4:	0800d1b5 	.word	0x0800d1b5
 800d2f8:	20000b88 	.word	0x20000b88
 800d2fc:	20000c08 	.word	0x20000c08
 800d300:	08012840 	.word	0x08012840
 800d304:	20002e40 	.word	0x20002e40
 800d308:	20003e60 	.word	0x20003e60
 800d30c:	0800d511 	.word	0x0800d511

0800d310 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d310:	f3ef 8005 	mrs	r0, IPSR
}

bool k_is_in_isr(void)
{
	return arch_is_in_isr();
}
 800d314:	3800      	subs	r0, #0
 800d316:	bf18      	it	ne
 800d318:	2001      	movne	r0, #1
 800d31a:	4770      	bx	lr

0800d31c <z_impl_k_thread_name_set>:

	SYS_PORT_TRACING_OBJ_FUNC(k_thread, name_set, thread, -ENOSYS);

	return -ENOSYS;
#endif /* CONFIG_THREAD_NAME */
}
 800d31c:	f06f 0057 	mvn.w	r0, #87	; 0x57
 800d320:	4770      	bx	lr
 800d322:	bf00      	nop

0800d324 <z_impl_k_thread_start>:

void z_impl_k_thread_start(struct k_thread *thread)
{
	SYS_PORT_TRACING_OBJ_FUNC(k_thread, start, thread);

	z_sched_start(thread);
 800d324:	f000 bf04 	b.w	800e130 <z_sched_start>

0800d328 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
 800d328:	b570      	push	{r4, r5, r6, lr}
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
 800d32a:	1dd5      	adds	r5, r2, #7
{
 800d32c:	b084      	sub	sp, #16
 800d32e:	460a      	mov	r2, r1

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
 800d330:	3220      	adds	r2, #32
	new_thread->stack_info.start = (uintptr_t)stack_buf_start;
 800d332:	6682      	str	r2, [r0, #104]	; 0x68

void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
 800d334:	2600      	movs	r6, #0
{
 800d336:	9a08      	ldr	r2, [sp, #32]
	thread_base->pended_on = NULL;
 800d338:	6086      	str	r6, [r0, #8]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
 800d33a:	f025 0507 	bic.w	r5, r5, #7
	new_thread->stack_info.size = stack_buf_size;
 800d33e:	66c5      	str	r5, [r0, #108]	; 0x6c
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
 800d340:	e9c0 6606 	strd	r6, r6, [r0, #24]
	thread_base->user_options = (uint8_t)options;
	thread_base->thread_state = (uint8_t)initial_state;

	thread_base->prio = priority;

	thread_base->sched_locked = 0U;
 800d344:	73c6      	strb	r6, [r0, #15]
	new_thread->stack_info.delta = delta;
 800d346:	6706      	str	r6, [r0, #112]	; 0x70
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
 800d348:	9200      	str	r2, [sp, #0]
{
 800d34a:	9a09      	ldr	r2, [sp, #36]	; 0x24
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
 800d34c:	9201      	str	r2, [sp, #4]
{
 800d34e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
 800d350:	9202      	str	r2, [sp, #8]
{
 800d352:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
	thread_base->prio = priority;
 800d354:	7382      	strb	r2, [r0, #14]
{
 800d356:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	thread_base->user_options = (uint8_t)options;
 800d358:	7302      	strb	r2, [r0, #12]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
 800d35a:	3520      	adds	r5, #32
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
 800d35c:	f100 0258 	add.w	r2, r0, #88	; 0x58
	list->tail = (sys_dnode_t *)list;
 800d360:	e9c0 2216 	strd	r2, r2, [r0, #88]	; 0x58
	stack_ptr = (char *)stack + stack_obj_size;
 800d364:	440d      	add	r5, r1
	thread_base->thread_state = (uint8_t)initial_state;
 800d366:	2204      	movs	r2, #4
 800d368:	7342      	strb	r2, [r0, #13]
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
 800d36a:	462a      	mov	r2, r5
{
 800d36c:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
 800d36e:	f7f5 feb3 	bl	80030d8 <arch_new_thread>
	if (!_current) {
 800d372:	4b04      	ldr	r3, [pc, #16]	; (800d384 <z_setup_new_thread+0x5c>)
	new_thread->init_data = NULL;
 800d374:	6566      	str	r6, [r4, #84]	; 0x54
	if (!_current) {
 800d376:	689b      	ldr	r3, [r3, #8]
 800d378:	b103      	cbz	r3, 800d37c <z_setup_new_thread+0x54>
	new_thread->resource_pool = _current->resource_pool;
 800d37a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
	return stack_ptr;
 800d37c:	6763      	str	r3, [r4, #116]	; 0x74
}
 800d37e:	4628      	mov	r0, r5
 800d380:	b004      	add	sp, #16
 800d382:	bd70      	pop	{r4, r5, r6, pc}
 800d384:	20001564 	.word	0x20001564

0800d388 <z_impl_k_thread_create>:
{
 800d388:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d38a:	460d      	mov	r5, r1
 800d38c:	b085      	sub	sp, #20
 800d38e:	3520      	adds	r5, #32
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
 800d390:	3207      	adds	r2, #7
	new_thread->stack_info.start = (uintptr_t)stack_buf_start;
 800d392:	6685      	str	r5, [r0, #104]	; 0x68
{
 800d394:	9e0a      	ldr	r6, [sp, #40]	; 0x28
	thread_base->pended_on = NULL;
 800d396:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
 800d398:	f022 0207 	bic.w	r2, r2, #7
	new_thread->stack_info.size = stack_buf_size;
 800d39c:	66c2      	str	r2, [r0, #108]	; 0x6c
	node->prev = NULL;
 800d39e:	e9c0 5506 	strd	r5, r5, [r0, #24]
	thread_base->pended_on = NULL;
 800d3a2:	6085      	str	r5, [r0, #8]
	thread_base->sched_locked = 0U;
 800d3a4:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
 800d3a6:	6705      	str	r5, [r0, #112]	; 0x70
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
 800d3a8:	9600      	str	r6, [sp, #0]
{
 800d3aa:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
 800d3ac:	9601      	str	r6, [sp, #4]
{
 800d3ae:	9e0c      	ldr	r6, [sp, #48]	; 0x30
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
 800d3b0:	9602      	str	r6, [sp, #8]
{
 800d3b2:	9e0d      	ldr	r6, [sp, #52]	; 0x34
	thread_base->prio = priority;
 800d3b4:	7386      	strb	r6, [r0, #14]
{
 800d3b6:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	thread_base->user_options = (uint8_t)options;
 800d3b8:	7306      	strb	r6, [r0, #12]
 800d3ba:	f100 0658 	add.w	r6, r0, #88	; 0x58
	list->tail = (sys_dnode_t *)list;
 800d3be:	e9c0 6616 	strd	r6, r6, [r0, #88]	; 0x58
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
 800d3c2:	3220      	adds	r2, #32
	thread_base->thread_state = (uint8_t)initial_state;
 800d3c4:	2604      	movs	r6, #4
 800d3c6:	7346      	strb	r6, [r0, #13]
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
 800d3c8:	440a      	add	r2, r1
{
 800d3ca:	4604      	mov	r4, r0
 800d3cc:	e9dd 7610 	ldrd	r7, r6, [sp, #64]	; 0x40
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
 800d3d0:	f7f5 fe82 	bl	80030d8 <arch_new_thread>
	if (!_current) {
 800d3d4:	4b10      	ldr	r3, [pc, #64]	; (800d418 <z_impl_k_thread_create+0x90>)
	new_thread->init_data = NULL;
 800d3d6:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
 800d3d8:	689b      	ldr	r3, [r3, #8]
 800d3da:	b103      	cbz	r3, 800d3de <z_impl_k_thread_create+0x56>
	new_thread->resource_pool = _current->resource_pool;
 800d3dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
	return stack_ptr;
 800d3de:	6763      	str	r3, [r4, #116]	; 0x74
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
 800d3e0:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
 800d3e4:	bf08      	it	eq
 800d3e6:	f1b7 3fff 	cmpeq.w	r7, #4294967295	; 0xffffffff
 800d3ea:	d102      	bne.n	800d3f2 <z_impl_k_thread_create+0x6a>
}
 800d3ec:	4620      	mov	r0, r4
 800d3ee:	b005      	add	sp, #20
 800d3f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
 800d3f2:	ea56 0307 	orrs.w	r3, r6, r7
 800d3f6:	d105      	bne.n	800d404 <z_impl_k_thread_create+0x7c>
	z_sched_start(thread);
 800d3f8:	4620      	mov	r0, r4
 800d3fa:	f000 fe99 	bl	800e130 <z_sched_start>
}
 800d3fe:	4620      	mov	r0, r4
 800d400:	b005      	add	sp, #20
 800d402:	bdf0      	pop	{r4, r5, r6, r7, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
 800d404:	f104 0018 	add.w	r0, r4, #24
 800d408:	4904      	ldr	r1, [pc, #16]	; (800d41c <z_impl_k_thread_create+0x94>)
 800d40a:	463a      	mov	r2, r7
 800d40c:	4633      	mov	r3, r6
 800d40e:	f001 fa57 	bl	800e8c0 <z_add_timeout>
 800d412:	4620      	mov	r0, r4
 800d414:	b005      	add	sp, #20
 800d416:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d418:	20001564 	.word	0x20001564
 800d41c:	0800df25 	.word	0x0800df25

0800d420 <z_init_static_threads>:
{
 800d420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
 800d424:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800d500 <z_init_static_threads+0xe0>
 800d428:	4f36      	ldr	r7, [pc, #216]	; (800d504 <z_init_static_threads+0xe4>)
 800d42a:	45ba      	cmp	sl, r7
{
 800d42c:	b087      	sub	sp, #28
	_FOREACH_STATIC_THREAD(thread_data) {
 800d42e:	d23f      	bcs.n	800d4b0 <z_init_static_threads+0x90>
 800d430:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 800d508 <z_init_static_threads+0xe8>
 800d434:	4655      	mov	r5, sl
	thread_base->pended_on = NULL;
 800d436:	2600      	movs	r6, #0
	thread_base->thread_state = (uint8_t)initial_state;
 800d438:	f04f 0804 	mov.w	r8, #4
		z_setup_new_thread(
 800d43c:	6928      	ldr	r0, [r5, #16]
 800d43e:	9004      	str	r0, [sp, #16]
	thread_base->user_options = (uint8_t)options;
 800d440:	e9d5 b007 	ldrd	fp, r0, [r5, #28]
		z_setup_new_thread(
 800d444:	e9d5 4100 	ldrd	r4, r1, [r5]
 800d448:	68aa      	ldr	r2, [r5, #8]
	thread_base->user_options = (uint8_t)options;
 800d44a:	9005      	str	r0, [sp, #20]
 800d44c:	f89d 0014 	ldrb.w	r0, [sp, #20]
		z_setup_new_thread(
 800d450:	68eb      	ldr	r3, [r5, #12]
	thread_base->user_options = (uint8_t)options;
 800d452:	f88d 0014 	strb.w	r0, [sp, #20]
		z_setup_new_thread(
 800d456:	e9d5 ce05 	ldrd	ip, lr, [r5, #20]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
 800d45a:	3207      	adds	r2, #7
	thread_base->prio = priority;
 800d45c:	f884 b00e 	strb.w	fp, [r4, #14]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
 800d460:	f022 0207 	bic.w	r2, r2, #7
	thread_base->user_options = (uint8_t)options;
 800d464:	b2c0      	uxtb	r0, r0
 800d466:	f104 0b58 	add.w	fp, r4, #88	; 0x58
 800d46a:	e9c4 bb16 	strd	fp, fp, [r4, #88]	; 0x58
 800d46e:	7320      	strb	r0, [r4, #12]
	new_thread->stack_info.size = stack_buf_size;
 800d470:	66e2      	str	r2, [r4, #108]	; 0x6c
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
 800d472:	9804      	ldr	r0, [sp, #16]
	thread_base->pended_on = NULL;
 800d474:	60a6      	str	r6, [r4, #8]
 800d476:	f101 0b20 	add.w	fp, r1, #32
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
 800d47a:	3220      	adds	r2, #32
	node->prev = NULL;
 800d47c:	e9c4 6606 	strd	r6, r6, [r4, #24]
	thread_base->thread_state = (uint8_t)initial_state;
 800d480:	f884 800d 	strb.w	r8, [r4, #13]
	thread_base->sched_locked = 0U;
 800d484:	73e6      	strb	r6, [r4, #15]
	new_thread->stack_info.delta = delta;
 800d486:	6726      	str	r6, [r4, #112]	; 0x70
	new_thread->stack_info.start = (uintptr_t)stack_buf_start;
 800d488:	f8c4 b068 	str.w	fp, [r4, #104]	; 0x68
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
 800d48c:	440a      	add	r2, r1
 800d48e:	9000      	str	r0, [sp, #0]
 800d490:	e9cd ce01 	strd	ip, lr, [sp, #4]
 800d494:	4620      	mov	r0, r4
 800d496:	f7f5 fe1f 	bl	80030d8 <arch_new_thread>
	if (!_current) {
 800d49a:	f8d9 3008 	ldr.w	r3, [r9, #8]
	new_thread->init_data = NULL;
 800d49e:	6566      	str	r6, [r4, #84]	; 0x54
	if (!_current) {
 800d4a0:	b103      	cbz	r3, 800d4a4 <z_init_static_threads+0x84>
	new_thread->resource_pool = _current->resource_pool;
 800d4a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
		thread_data->init_thread->init_data = thread_data;
 800d4a4:	682a      	ldr	r2, [r5, #0]
 800d4a6:	6763      	str	r3, [r4, #116]	; 0x74
 800d4a8:	6555      	str	r5, [r2, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
 800d4aa:	3530      	adds	r5, #48	; 0x30
 800d4ac:	42bd      	cmp	r5, r7
 800d4ae:	d3c5      	bcc.n	800d43c <z_init_static_threads+0x1c>
	k_sched_lock();
 800d4b0:	f000 ffac 	bl	800e40c <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
 800d4b4:	45ba      	cmp	sl, r7
 800d4b6:	d21d      	bcs.n	800d4f4 <z_init_static_threads+0xd4>
 800d4b8:	4c11      	ldr	r4, [pc, #68]	; (800d500 <z_init_static_threads+0xe0>)
 800d4ba:	4e14      	ldr	r6, [pc, #80]	; (800d50c <z_init_static_threads+0xec>)
 800d4bc:	250a      	movs	r5, #10
 800d4be:	e005      	b.n	800d4cc <z_init_static_threads+0xac>
	z_sched_start(thread);
 800d4c0:	4660      	mov	r0, ip
 800d4c2:	f000 fe35 	bl	800e130 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
 800d4c6:	3430      	adds	r4, #48	; 0x30
 800d4c8:	42bc      	cmp	r4, r7
 800d4ca:	d213      	bcs.n	800d4f4 <z_init_static_threads+0xd4>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
 800d4cc:	6a61      	ldr	r1, [r4, #36]	; 0x24
					    K_MSEC(thread_data->init_delay));
 800d4ce:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
		if (thread_data->init_delay != K_TICKS_FOREVER) {
 800d4d2:	3101      	adds	r1, #1
 800d4d4:	fb83 2305 	smull	r2, r3, r3, r5
 800d4d8:	d0f5      	beq.n	800d4c6 <z_init_static_threads+0xa6>
			schedule_new_thread(thread_data->init_thread,
 800d4da:	f8d4 c000 	ldr.w	ip, [r4]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
 800d4de:	ea52 0103 	orrs.w	r1, r2, r3
 800d4e2:	f10c 0018 	add.w	r0, ip, #24
 800d4e6:	4631      	mov	r1, r6
 800d4e8:	d0ea      	beq.n	800d4c0 <z_init_static_threads+0xa0>
	_FOREACH_STATIC_THREAD(thread_data) {
 800d4ea:	3430      	adds	r4, #48	; 0x30
 800d4ec:	f001 f9e8 	bl	800e8c0 <z_add_timeout>
 800d4f0:	42bc      	cmp	r4, r7
 800d4f2:	d3eb      	bcc.n	800d4cc <z_init_static_threads+0xac>
}
 800d4f4:	b007      	add	sp, #28
 800d4f6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	k_sched_unlock();
 800d4fa:	f000 bf9b 	b.w	800e434 <k_sched_unlock>
 800d4fe:	bf00      	nop
 800d500:	20000698 	.word	0x20000698
 800d504:	20000728 	.word	0x20000728
 800d508:	20001564 	.word	0x20001564
 800d50c:	0800df25 	.word	0x0800df25

0800d510 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
 800d510:	b508      	push	{r3, lr}
	__asm__ volatile(
 800d512:	f04f 0210 	mov.w	r2, #16
 800d516:	f3ef 8311 	mrs	r3, BASEPRI
 800d51a:	f382 8812 	msr	BASEPRI_MAX, r2
 800d51e:	f3bf 8f6f 	isb	sy
 * @note In some architectures, before returning, the function unmasks interrupts
 * unconditionally.
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
 800d522:	f7f5 fcf3 	bl	8002f0c <arch_cpu_idle>
 800d526:	e7f4      	b.n	800d512 <idle+0x2>

0800d528 <z_impl_k_msgq_put>:
	return 0;
}


int z_impl_k_msgq_put(struct k_msgq *msgq, const void *data, k_timeout_t timeout)
{
 800d528:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d52c:	4604      	mov	r4, r0
 800d52e:	b082      	sub	sp, #8
 800d530:	460e      	mov	r6, r1
 800d532:	4615      	mov	r5, r2

	struct k_thread *pending_thread;
	k_spinlock_key_t key;
	int result;

	key = k_spin_lock(&msgq->lock);
 800d534:	f100 0808 	add.w	r8, r0, #8
 800d538:	f04f 0210 	mov.w	r2, #16
 800d53c:	f3ef 8711 	mrs	r7, BASEPRI
 800d540:	f382 8812 	msr	BASEPRI_MAX, r2
 800d544:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_msgq, put, msgq, timeout);

	if (msgq->used_msgs < msgq->max_msgs) {
 800d548:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800d54a:	6901      	ldr	r1, [r0, #16]
 800d54c:	428a      	cmp	r2, r1
 800d54e:	d30b      	bcc.n	800d568 <z_impl_k_msgq_put+0x40>
#ifdef CONFIG_POLL
			handle_poll_events(msgq, K_POLL_STATE_MSGQ_DATA_AVAILABLE);
#endif /* CONFIG_POLL */
		}
		result = 0;
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
 800d550:	ea55 0203 	orrs.w	r2, r5, r3
 800d554:	d135      	bne.n	800d5c2 <z_impl_k_msgq_put+0x9a>
		/* don't wait for message space to become available */
		result = -ENOMSG;
 800d556:	f06f 0022 	mvn.w	r0, #34	; 0x22
	__asm__ volatile(
 800d55a:	f387 8811 	msr	BASEPRI, r7
 800d55e:	f3bf 8f6f 	isb	sy
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_msgq, put, msgq, timeout, result);

	k_spin_unlock(&msgq->lock, key);

	return result;
}
 800d562:	b002      	add	sp, #8
 800d564:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pending_thread = z_unpend_first_thread(&msgq->wait_q);
 800d568:	f000 fea2 	bl	800e2b0 <z_unpend_first_thread>
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
 800d56c:	68e2      	ldr	r2, [r4, #12]
		if (pending_thread != NULL) {
 800d56e:	4605      	mov	r5, r0
 800d570:	b180      	cbz	r0, 800d594 <z_impl_k_msgq_put+0x6c>
 800d572:	4631      	mov	r1, r6
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
 800d574:	2400      	movs	r4, #0
 800d576:	6940      	ldr	r0, [r0, #20]
 800d578:	f003 fbda 	bl	8010d30 <memcpy>
			z_ready_thread(pending_thread);
 800d57c:	4628      	mov	r0, r5
 800d57e:	67ec      	str	r4, [r5, #124]	; 0x7c
 800d580:	f000 fdc6 	bl	800e110 <z_ready_thread>
			z_reschedule(&msgq->lock, key);
 800d584:	4640      	mov	r0, r8
 800d586:	4639      	mov	r1, r7
 800d588:	f000 ff22 	bl	800e3d0 <z_reschedule>
			return 0;
 800d58c:	4620      	mov	r0, r4
}
 800d58e:	b002      	add	sp, #8
 800d590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d594:	4631      	mov	r1, r6
 800d596:	6a20      	ldr	r0, [r4, #32]
 800d598:	f003 fbca 	bl	8010d30 <memcpy>
			msgq->write_ptr += msgq->msg_size;
 800d59c:	6a23      	ldr	r3, [r4, #32]
 800d59e:	68e1      	ldr	r1, [r4, #12]
			if (msgq->write_ptr == msgq->buffer_end) {
 800d5a0:	69a2      	ldr	r2, [r4, #24]
			msgq->write_ptr += msgq->msg_size;
 800d5a2:	440b      	add	r3, r1
			if (msgq->write_ptr == msgq->buffer_end) {
 800d5a4:	4293      	cmp	r3, r2
			msgq->write_ptr += msgq->msg_size;
 800d5a6:	6223      	str	r3, [r4, #32]
				msgq->write_ptr = msgq->buffer_start;
 800d5a8:	bf04      	itt	eq
 800d5aa:	6963      	ldreq	r3, [r4, #20]
 800d5ac:	6223      	streq	r3, [r4, #32]
			msgq->used_msgs++;
 800d5ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d5b0:	3301      	adds	r3, #1
	z_handle_obj_poll_events(&msgq->poll_events, state);
 800d5b2:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800d5b6:	2110      	movs	r1, #16
			msgq->used_msgs++;
 800d5b8:	6263      	str	r3, [r4, #36]	; 0x24
	z_handle_obj_poll_events(&msgq->poll_events, state);
 800d5ba:	f001 fe97 	bl	800f2ec <z_handle_obj_poll_events>
		result = 0;
 800d5be:	2000      	movs	r0, #0
 800d5c0:	e7cb      	b.n	800d55a <z_impl_k_msgq_put+0x32>
		_current->base.swap_data = (void *) data;
 800d5c2:	4c06      	ldr	r4, [pc, #24]	; (800d5dc <z_impl_k_msgq_put+0xb4>)
 800d5c4:	68a4      	ldr	r4, [r4, #8]
		result = z_pend_curr(&msgq->lock, key, &msgq->wait_q, timeout);
 800d5c6:	4602      	mov	r2, r0
		_current->base.swap_data = (void *) data;
 800d5c8:	6166      	str	r6, [r4, #20]
		result = z_pend_curr(&msgq->lock, key, &msgq->wait_q, timeout);
 800d5ca:	4639      	mov	r1, r7
 800d5cc:	e9cd 5300 	strd	r5, r3, [sp]
 800d5d0:	4640      	mov	r0, r8
 800d5d2:	f000 fe35 	bl	800e240 <z_pend_curr>
}
 800d5d6:	b002      	add	sp, #8
 800d5d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d5dc:	20001564 	.word	0x20001564

0800d5e0 <z_impl_k_msgq_get>:
}
#include <syscalls/k_msgq_get_attrs_mrsh.c>
#endif

int z_impl_k_msgq_get(struct k_msgq *msgq, void *data, k_timeout_t timeout)
{
 800d5e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d5e2:	468c      	mov	ip, r1
 800d5e4:	b083      	sub	sp, #12
 800d5e6:	4604      	mov	r4, r0
 800d5e8:	4615      	mov	r5, r2

	k_spinlock_key_t key;
	struct k_thread *pending_thread;
	int result;

	key = k_spin_lock(&msgq->lock);
 800d5ea:	f100 0708 	add.w	r7, r0, #8
	__asm__ volatile(
 800d5ee:	f04f 0210 	mov.w	r2, #16
 800d5f2:	f3ef 8611 	mrs	r6, BASEPRI
 800d5f6:	f382 8812 	msr	BASEPRI_MAX, r2
 800d5fa:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_msgq, get, msgq, timeout);

	if (msgq->used_msgs > 0U) {
 800d5fe:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800d600:	2a00      	cmp	r2, #0
 800d602:	d032      	beq.n	800d66a <z_impl_k_msgq_get+0x8a>
 800d604:	68c2      	ldr	r2, [r0, #12]
 800d606:	4608      	mov	r0, r1
 800d608:	69e1      	ldr	r1, [r4, #28]
 800d60a:	f003 fb91 	bl	8010d30 <memcpy>
		/* take first available message from queue */
		(void)memcpy(data, msgq->read_ptr, msgq->msg_size);
		msgq->read_ptr += msgq->msg_size;
 800d60e:	69e3      	ldr	r3, [r4, #28]
 800d610:	68e2      	ldr	r2, [r4, #12]
 800d612:	4413      	add	r3, r2
		if (msgq->read_ptr == msgq->buffer_end) {
 800d614:	69a2      	ldr	r2, [r4, #24]
		msgq->read_ptr += msgq->msg_size;
 800d616:	61e3      	str	r3, [r4, #28]
		if (msgq->read_ptr == msgq->buffer_end) {
 800d618:	4293      	cmp	r3, r2
			msgq->read_ptr = msgq->buffer_start;
 800d61a:	bf04      	itt	eq
 800d61c:	6963      	ldreq	r3, [r4, #20]
 800d61e:	61e3      	streq	r3, [r4, #28]
		}
		msgq->used_msgs--;
 800d620:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d622:	3b01      	subs	r3, #1

		/* handle first thread waiting to write (if any) */
		pending_thread = z_unpend_first_thread(&msgq->wait_q);
 800d624:	4620      	mov	r0, r4
		msgq->used_msgs--;
 800d626:	6263      	str	r3, [r4, #36]	; 0x24
		pending_thread = z_unpend_first_thread(&msgq->wait_q);
 800d628:	f000 fe42 	bl	800e2b0 <z_unpend_first_thread>
		if (pending_thread != NULL) {
 800d62c:	4605      	mov	r5, r0
 800d62e:	b308      	cbz	r0, 800d674 <z_impl_k_msgq_get+0x94>
 800d630:	6941      	ldr	r1, [r0, #20]
 800d632:	68e2      	ldr	r2, [r4, #12]
 800d634:	6a20      	ldr	r0, [r4, #32]
 800d636:	f003 fb7b 	bl	8010d30 <memcpy>
			SYS_PORT_TRACING_OBJ_FUNC_BLOCKING(k_msgq, get, msgq, timeout);

			/* add thread's message to queue */
			(void)memcpy(msgq->write_ptr, pending_thread->base.swap_data,
			       msgq->msg_size);
			msgq->write_ptr += msgq->msg_size;
 800d63a:	6a23      	ldr	r3, [r4, #32]
 800d63c:	68e2      	ldr	r2, [r4, #12]
 800d63e:	4413      	add	r3, r2
			if (msgq->write_ptr == msgq->buffer_end) {
 800d640:	69a2      	ldr	r2, [r4, #24]
			msgq->write_ptr += msgq->msg_size;
 800d642:	6223      	str	r3, [r4, #32]
			if (msgq->write_ptr == msgq->buffer_end) {
 800d644:	4293      	cmp	r3, r2
				msgq->write_ptr = msgq->buffer_start;
 800d646:	bf04      	itt	eq
 800d648:	6963      	ldreq	r3, [r4, #20]
 800d64a:	6223      	streq	r3, [r4, #32]
			}
			msgq->used_msgs++;
 800d64c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d64e:	3301      	adds	r3, #1
 800d650:	6263      	str	r3, [r4, #36]	; 0x24
 800d652:	2400      	movs	r4, #0

			/* wake up waiting thread */
			arch_thread_return_value_set(pending_thread, 0);
			z_ready_thread(pending_thread);
 800d654:	4628      	mov	r0, r5
 800d656:	67ec      	str	r4, [r5, #124]	; 0x7c
 800d658:	f000 fd5a 	bl	800e110 <z_ready_thread>
			z_reschedule(&msgq->lock, key);
 800d65c:	4638      	mov	r0, r7
 800d65e:	4631      	mov	r1, r6
 800d660:	f000 feb6 	bl	800e3d0 <z_reschedule>

			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_msgq, get, msgq, timeout, 0);

			return 0;
 800d664:	4620      	mov	r0, r4
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_msgq, get, msgq, timeout, result);

	k_spin_unlock(&msgq->lock, key);

	return result;
}
 800d666:	b003      	add	sp, #12
 800d668:	bdf0      	pop	{r4, r5, r6, r7, pc}
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
 800d66a:	ea55 0203 	orrs.w	r2, r5, r3
 800d66e:	d107      	bne.n	800d680 <z_impl_k_msgq_get+0xa0>
		result = -ENOMSG;
 800d670:	f06f 0022 	mvn.w	r0, #34	; 0x22
	__asm__ volatile(
 800d674:	f386 8811 	msr	BASEPRI, r6
 800d678:	f3bf 8f6f 	isb	sy
}
 800d67c:	b003      	add	sp, #12
 800d67e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_current->base.swap_data = data;
 800d680:	4c06      	ldr	r4, [pc, #24]	; (800d69c <z_impl_k_msgq_get+0xbc>)
 800d682:	68a4      	ldr	r4, [r4, #8]
		result = z_pend_curr(&msgq->lock, key, &msgq->wait_q, timeout);
 800d684:	4602      	mov	r2, r0
		_current->base.swap_data = data;
 800d686:	f8c4 c014 	str.w	ip, [r4, #20]
		result = z_pend_curr(&msgq->lock, key, &msgq->wait_q, timeout);
 800d68a:	4631      	mov	r1, r6
 800d68c:	e9cd 5300 	strd	r5, r3, [sp]
 800d690:	4638      	mov	r0, r7
 800d692:	f000 fdd5 	bl	800e240 <z_pend_curr>
}
 800d696:	b003      	add	sp, #12
 800d698:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d69a:	bf00      	nop
 800d69c:	20001564 	.word	0x20001564

0800d6a0 <z_impl_k_msgq_purge>:
}
#include <syscalls/k_msgq_peek_mrsh.c>
#endif

void z_impl_k_msgq_purge(struct k_msgq *msgq)
{
 800d6a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6a2:	4604      	mov	r4, r0
	k_spinlock_key_t key;
	struct k_thread *pending_thread;

	key = k_spin_lock(&msgq->lock);
 800d6a4:	f100 0608 	add.w	r6, r0, #8
	__asm__ volatile(
 800d6a8:	f04f 0310 	mov.w	r3, #16
 800d6ac:	f3ef 8711 	mrs	r7, BASEPRI
 800d6b0:	f383 8812 	msr	BASEPRI_MAX, r3
 800d6b4:	f3bf 8f6f 	isb	sy
 800d6b8:	f06f 0522 	mvn.w	r5, #34	; 0x22
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
 800d6bc:	e002      	b.n	800d6c4 <z_impl_k_msgq_purge+0x24>
 800d6be:	67dd      	str	r5, [r3, #124]	; 0x7c
	SYS_PORT_TRACING_OBJ_FUNC(k_msgq, purge, msgq);

	/* wake up any threads that are waiting to write */
	while ((pending_thread = z_unpend_first_thread(&msgq->wait_q)) != NULL) {
		arch_thread_return_value_set(pending_thread, -ENOMSG);
		z_ready_thread(pending_thread);
 800d6c0:	f000 fd26 	bl	800e110 <z_ready_thread>
	while ((pending_thread = z_unpend_first_thread(&msgq->wait_q)) != NULL) {
 800d6c4:	4620      	mov	r0, r4
 800d6c6:	f000 fdf3 	bl	800e2b0 <z_unpend_first_thread>
 800d6ca:	4603      	mov	r3, r0
 800d6cc:	2800      	cmp	r0, #0
 800d6ce:	d1f6      	bne.n	800d6be <z_impl_k_msgq_purge+0x1e>
	}

	msgq->used_msgs = 0;
	msgq->read_ptr = msgq->write_ptr;
 800d6d0:	6a22      	ldr	r2, [r4, #32]
	msgq->used_msgs = 0;
 800d6d2:	6260      	str	r0, [r4, #36]	; 0x24
	msgq->read_ptr = msgq->write_ptr;
 800d6d4:	61e2      	str	r2, [r4, #28]

	z_reschedule(&msgq->lock, key);
 800d6d6:	4639      	mov	r1, r7
 800d6d8:	4630      	mov	r0, r6
}
 800d6da:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	z_reschedule(&msgq->lock, key);
 800d6de:	f000 be77 	b.w	800e3d0 <z_reschedule>
 800d6e2:	bf00      	nop

0800d6e4 <z_impl_k_mutex_init>:
 * under the scheduler lock so we can break this up.
 */
static struct k_spinlock lock;

int z_impl_k_mutex_init(struct k_mutex *mutex)
{
 800d6e4:	4603      	mov	r3, r0
	mutex->owner = NULL;
 800d6e6:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
 800d6e8:	e9c3 0002 	strd	r0, r0, [r3, #8]
	list->tail = (sys_dnode_t *)list;
 800d6ec:	e9c3 3300 	strd	r3, r3, [r3]
	z_object_init(mutex);

	SYS_PORT_TRACING_OBJ_INIT(k_mutex, mutex, 0);

	return 0;
}
 800d6f0:	4770      	bx	lr
 800d6f2:	bf00      	nop

0800d6f4 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
 800d6f4:	b570      	push	{r4, r5, r6, lr}
 800d6f6:	4604      	mov	r4, r0
 800d6f8:	b084      	sub	sp, #16
 800d6fa:	f04f 0110 	mov.w	r1, #16
 800d6fe:	f3ef 8511 	mrs	r5, BASEPRI
 800d702:	f381 8812 	msr	BASEPRI_MAX, r1
 800d706:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
 800d70a:	68c1      	ldr	r1, [r0, #12]
 800d70c:	b971      	cbnz	r1, 800d72c <z_impl_k_mutex_lock+0x38>

		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
					_current->base.prio :
 800d70e:	4b39      	ldr	r3, [pc, #228]	; (800d7f4 <z_impl_k_mutex_lock+0x100>)
 800d710:	6898      	ldr	r0, [r3, #8]
 800d712:	f990 300e 	ldrsb.w	r3, [r0, #14]
					mutex->owner_orig_prio;

		mutex->lock_count++;
		mutex->owner = _current;
 800d716:	60a0      	str	r0, [r4, #8]
		mutex->lock_count++;
 800d718:	3101      	adds	r1, #1
 800d71a:	e9c4 1303 	strd	r1, r3, [r4, #12]
	__asm__ volatile(
 800d71e:	f385 8811 	msr	BASEPRI, r5
 800d722:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
 800d726:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
 800d728:	b004      	add	sp, #16
 800d72a:	bd70      	pop	{r4, r5, r6, pc}
	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
 800d72c:	4831      	ldr	r0, [pc, #196]	; (800d7f4 <z_impl_k_mutex_lock+0x100>)
 800d72e:	68a6      	ldr	r6, [r4, #8]
 800d730:	6880      	ldr	r0, [r0, #8]
 800d732:	4286      	cmp	r6, r0
 800d734:	d101      	bne.n	800d73a <z_impl_k_mutex_lock+0x46>
					_current->base.prio :
 800d736:	6923      	ldr	r3, [r4, #16]
 800d738:	e7ed      	b.n	800d716 <z_impl_k_mutex_lock+0x22>
	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
 800d73a:	ea52 0103 	orrs.w	r1, r2, r3
 800d73e:	d052      	beq.n	800d7e6 <z_impl_k_mutex_lock+0xf2>
	new_prio = new_prio_for_inheritance(_current->base.prio,
 800d740:	f990 100e 	ldrsb.w	r1, [r0, #14]
 800d744:	f996 000e 	ldrsb.w	r0, [r6, #14]
	thread->base.thread_state &= ~states;
}

static inline bool z_is_under_prio_ceiling(int prio)
{
	return prio >= CONFIG_PRIORITY_CEILING;
 800d748:	4281      	cmp	r1, r0
 800d74a:	bfa8      	it	ge
 800d74c:	4601      	movge	r1, r0
 800d74e:	f06f 0c7e 	mvn.w	ip, #126	; 0x7e
 800d752:	4561      	cmp	r1, ip
 800d754:	bfb8      	it	lt
 800d756:	4661      	movlt	r1, ip
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
 800d758:	4288      	cmp	r0, r1
 800d75a:	dc39      	bgt.n	800d7d0 <z_impl_k_mutex_lock+0xdc>
	bool resched = false;
 800d75c:	2600      	movs	r6, #0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
 800d75e:	9200      	str	r2, [sp, #0]
 800d760:	4825      	ldr	r0, [pc, #148]	; (800d7f8 <z_impl_k_mutex_lock+0x104>)
 800d762:	9301      	str	r3, [sp, #4]
 800d764:	4622      	mov	r2, r4
 800d766:	4629      	mov	r1, r5
 800d768:	f000 fd6a 	bl	800e240 <z_pend_curr>
	if (got_mutex == 0) {
 800d76c:	2800      	cmp	r0, #0
 800d76e:	d0db      	beq.n	800d728 <z_impl_k_mutex_lock+0x34>
	__asm__ volatile(
 800d770:	f04f 0310 	mov.w	r3, #16
 800d774:	f3ef 8511 	mrs	r5, BASEPRI
 800d778:	f383 8812 	msr	BASEPRI_MAX, r3
 800d77c:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
 800d780:	6823      	ldr	r3, [r4, #0]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800d782:	429c      	cmp	r4, r3
 800d784:	d02d      	beq.n	800d7e2 <z_impl_k_mutex_lock+0xee>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
 800d786:	b363      	cbz	r3, 800d7e2 <z_impl_k_mutex_lock+0xee>
 800d788:	f993 100e 	ldrsb.w	r1, [r3, #14]
 800d78c:	6923      	ldr	r3, [r4, #16]
 800d78e:	4299      	cmp	r1, r3
 800d790:	bfa8      	it	ge
 800d792:	4619      	movge	r1, r3
 800d794:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 800d798:	4299      	cmp	r1, r3
 800d79a:	bfb8      	it	lt
 800d79c:	4619      	movlt	r1, r3
	resched = adjust_owner_prio(mutex, new_prio) || resched;
 800d79e:	68a0      	ldr	r0, [r4, #8]
	if (mutex->owner->base.prio != new_prio) {
 800d7a0:	f990 300e 	ldrsb.w	r3, [r0, #14]
 800d7a4:	4299      	cmp	r1, r3
 800d7a6:	d107      	bne.n	800d7b8 <z_impl_k_mutex_lock+0xc4>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
 800d7a8:	b15e      	cbz	r6, 800d7c2 <z_impl_k_mutex_lock+0xce>
		z_reschedule(&lock, key);
 800d7aa:	4813      	ldr	r0, [pc, #76]	; (800d7f8 <z_impl_k_mutex_lock+0x104>)
 800d7ac:	4629      	mov	r1, r5
 800d7ae:	f000 fe0f 	bl	800e3d0 <z_reschedule>
	return -EAGAIN;
 800d7b2:	f06f 000a 	mvn.w	r0, #10
 800d7b6:	e7b7      	b.n	800d728 <z_impl_k_mutex_lock+0x34>
		return z_set_prio(mutex->owner, new_prio);
 800d7b8:	f000 fdc0 	bl	800e33c <z_set_prio>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
 800d7bc:	2800      	cmp	r0, #0
 800d7be:	d1f4      	bne.n	800d7aa <z_impl_k_mutex_lock+0xb6>
 800d7c0:	e7f2      	b.n	800d7a8 <z_impl_k_mutex_lock+0xb4>
	__asm__ volatile(
 800d7c2:	f385 8811 	msr	BASEPRI, r5
 800d7c6:	f3bf 8f6f 	isb	sy
	return -EAGAIN;
 800d7ca:	f06f 000a 	mvn.w	r0, #10
 800d7ce:	e7ab      	b.n	800d728 <z_impl_k_mutex_lock+0x34>
		return z_set_prio(mutex->owner, new_prio);
 800d7d0:	4630      	mov	r0, r6
 800d7d2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d7d6:	f000 fdb1 	bl	800e33c <z_set_prio>
 800d7da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d7de:	4606      	mov	r6, r0
 800d7e0:	e7bd      	b.n	800d75e <z_impl_k_mutex_lock+0x6a>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
 800d7e2:	6921      	ldr	r1, [r4, #16]
 800d7e4:	e7db      	b.n	800d79e <z_impl_k_mutex_lock+0xaa>
 800d7e6:	f385 8811 	msr	BASEPRI, r5
 800d7ea:	f3bf 8f6f 	isb	sy
		return -EBUSY;
 800d7ee:	f06f 000f 	mvn.w	r0, #15
 800d7f2:	e799      	b.n	800d728 <z_impl_k_mutex_lock+0x34>
 800d7f4:	20001564 	.word	0x20001564
 800d7f8:	20001588 	.word	0x20001588

0800d7fc <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
 800d7fc:	b538      	push	{r3, r4, r5, lr}

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
 800d7fe:	6883      	ldr	r3, [r0, #8]
 800d800:	2b00      	cmp	r3, #0
 800d802:	d03b      	beq.n	800d87c <z_impl_k_mutex_unlock+0x80>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
 800d804:	4a1f      	ldr	r2, [pc, #124]	; (800d884 <z_impl_k_mutex_unlock+0x88>)
 800d806:	6892      	ldr	r2, [r2, #8]
 800d808:	4293      	cmp	r3, r2
 800d80a:	d134      	bne.n	800d876 <z_impl_k_mutex_unlock+0x7a>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
 800d80c:	7bda      	ldrb	r2, [r3, #15]
 800d80e:	3a01      	subs	r2, #1
 800d810:	4604      	mov	r4, r0
 800d812:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
 800d814:	68c3      	ldr	r3, [r0, #12]
 800d816:	2b01      	cmp	r3, #1
 800d818:	d905      	bls.n	800d826 <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
 800d81a:	3b01      	subs	r3, #1
 800d81c:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
 800d81e:	f000 fe09 	bl	800e434 <k_sched_unlock>

	return 0;
 800d822:	2000      	movs	r0, #0
}
 800d824:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
 800d826:	f04f 0310 	mov.w	r3, #16
 800d82a:	f3ef 8511 	mrs	r5, BASEPRI
 800d82e:	f383 8812 	msr	BASEPRI_MAX, r3
 800d832:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
 800d836:	6880      	ldr	r0, [r0, #8]
 800d838:	6921      	ldr	r1, [r4, #16]
	if (mutex->owner->base.prio != new_prio) {
 800d83a:	f990 300e 	ldrsb.w	r3, [r0, #14]
 800d83e:	4299      	cmp	r1, r3
 800d840:	d116      	bne.n	800d870 <z_impl_k_mutex_unlock+0x74>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
 800d842:	4620      	mov	r0, r4
 800d844:	f000 fd34 	bl	800e2b0 <z_unpend_first_thread>
	mutex->owner = new_owner;
 800d848:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
 800d84a:	b158      	cbz	r0, 800d864 <z_impl_k_mutex_unlock+0x68>
		mutex->owner_orig_prio = new_owner->base.prio;
 800d84c:	f990 200e 	ldrsb.w	r2, [r0, #14]
 800d850:	6122      	str	r2, [r4, #16]
 800d852:	2200      	movs	r2, #0
 800d854:	67c2      	str	r2, [r0, #124]	; 0x7c
		z_ready_thread(new_owner);
 800d856:	f000 fc5b 	bl	800e110 <z_ready_thread>
		z_reschedule(&lock, key);
 800d85a:	480b      	ldr	r0, [pc, #44]	; (800d888 <z_impl_k_mutex_unlock+0x8c>)
 800d85c:	4629      	mov	r1, r5
 800d85e:	f000 fdb7 	bl	800e3d0 <z_reschedule>
 800d862:	e7dc      	b.n	800d81e <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
 800d864:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
 800d866:	f385 8811 	msr	BASEPRI, r5
 800d86a:	f3bf 8f6f 	isb	sy
 800d86e:	e7d6      	b.n	800d81e <z_impl_k_mutex_unlock+0x22>
		return z_set_prio(mutex->owner, new_prio);
 800d870:	f000 fd64 	bl	800e33c <z_set_prio>
 800d874:	e7e5      	b.n	800d842 <z_impl_k_mutex_unlock+0x46>
		return -EPERM;
 800d876:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 800d87a:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
 800d87c:	f06f 0015 	mvn.w	r0, #21
}
 800d880:	bd38      	pop	{r3, r4, r5, pc}
 800d882:	bf00      	nop
 800d884:	20001564 	.word	0x20001564
 800d888:	20001588 	.word	0x20001588

0800d88c <z_impl_k_sem_init>:
		      unsigned int limit)
{
	/*
	 * Limit cannot be zero and count cannot be greater than limit
	 */
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
 800d88c:	b15a      	cbz	r2, 800d8a6 <z_impl_k_sem_init+0x1a>
 800d88e:	428a      	cmp	r2, r1
 800d890:	d309      	bcc.n	800d8a6 <z_impl_k_sem_init+0x1a>

	SYS_PORT_TRACING_OBJ_FUNC(k_sem, init, sem, 0);

	z_waitq_init(&sem->wait_q);
#if defined(CONFIG_POLL)
	sys_dlist_init(&sem->poll_events);
 800d892:	f100 0310 	add.w	r3, r0, #16
	sem->limit = limit;
 800d896:	e9c0 1202 	strd	r1, r2, [r0, #8]
	list->tail = (sys_dnode_t *)list;
 800d89a:	e9c0 0000 	strd	r0, r0, [r0]
 800d89e:	e9c0 3304 	strd	r3, r3, [r0, #16]
#endif
	z_object_init(sem);

	return 0;
 800d8a2:	2000      	movs	r0, #0
 800d8a4:	4770      	bx	lr
		return -EINVAL;
 800d8a6:	f06f 0015 	mvn.w	r0, #21
}
 800d8aa:	4770      	bx	lr

0800d8ac <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
 800d8ac:	b538      	push	{r3, r4, r5, lr}
 800d8ae:	4604      	mov	r4, r0
	__asm__ volatile(
 800d8b0:	f04f 0310 	mov.w	r3, #16
 800d8b4:	f3ef 8511 	mrs	r5, BASEPRI
 800d8b8:	f383 8812 	msr	BASEPRI_MAX, r3
 800d8bc:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
 800d8c0:	f000 fcf6 	bl	800e2b0 <z_unpend_first_thread>

	if (thread != NULL) {
 800d8c4:	b148      	cbz	r0, 800d8da <z_impl_k_sem_give+0x2e>
 800d8c6:	2200      	movs	r2, #0
 800d8c8:	67c2      	str	r2, [r0, #124]	; 0x7c
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
 800d8ca:	f000 fc21 	bl	800e110 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
 800d8ce:	4629      	mov	r1, r5
 800d8d0:	480a      	ldr	r0, [pc, #40]	; (800d8fc <z_impl_k_sem_give+0x50>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
 800d8d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
 800d8d6:	f000 bd7b 	b.w	800e3d0 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
 800d8da:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
 800d8de:	429a      	cmp	r2, r3
 800d8e0:	bf18      	it	ne
 800d8e2:	3301      	addne	r3, #1
	z_handle_obj_poll_events(&sem->poll_events, K_POLL_STATE_SEM_AVAILABLE);
 800d8e4:	f104 0010 	add.w	r0, r4, #16
 800d8e8:	2102      	movs	r1, #2
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
 800d8ea:	60a3      	str	r3, [r4, #8]
	z_handle_obj_poll_events(&sem->poll_events, K_POLL_STATE_SEM_AVAILABLE);
 800d8ec:	f001 fcfe 	bl	800f2ec <z_handle_obj_poll_events>
	z_reschedule(&lock, key);
 800d8f0:	4629      	mov	r1, r5
 800d8f2:	4802      	ldr	r0, [pc, #8]	; (800d8fc <z_impl_k_sem_give+0x50>)
}
 800d8f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
 800d8f8:	f000 bd6a 	b.w	800e3d0 <z_reschedule>
 800d8fc:	2000158c 	.word	0x2000158c

0800d900 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
 800d900:	4684      	mov	ip, r0
 800d902:	f04f 0010 	mov.w	r0, #16
 800d906:	f3ef 8111 	mrs	r1, BASEPRI
 800d90a:	f380 8812 	msr	BASEPRI_MAX, r0
 800d90e:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
 800d912:	f8dc 0008 	ldr.w	r0, [ip, #8]
 800d916:	b140      	cbz	r0, 800d92a <z_impl_k_sem_take+0x2a>
		sem->count--;
 800d918:	3801      	subs	r0, #1
 800d91a:	f8cc 0008 	str.w	r0, [ip, #8]
	__asm__ volatile(
 800d91e:	f381 8811 	msr	BASEPRI, r1
 800d922:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
 800d926:	2000      	movs	r0, #0
		goto out;
 800d928:	4770      	bx	lr
	}

	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
 800d92a:	ea52 0003 	orrs.w	r0, r2, r3
 800d92e:	d00a      	beq.n	800d946 <z_impl_k_sem_take+0x46>
{
 800d930:	b500      	push	{lr}
 800d932:	b083      	sub	sp, #12
		goto out;
	}

	SYS_PORT_TRACING_OBJ_FUNC_BLOCKING(k_sem, take, sem, timeout);

	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
 800d934:	e9cd 2300 	strd	r2, r3, [sp]
 800d938:	4806      	ldr	r0, [pc, #24]	; (800d954 <z_impl_k_sem_take+0x54>)
 800d93a:	4662      	mov	r2, ip
 800d93c:	f000 fc80 	bl	800e240 <z_pend_curr>

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
 800d940:	b003      	add	sp, #12
 800d942:	f85d fb04 	ldr.w	pc, [sp], #4
 800d946:	f381 8811 	msr	BASEPRI, r1
 800d94a:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
 800d94e:	f06f 000f 	mvn.w	r0, #15
}
 800d952:	4770      	bx	lr
 800d954:	2000158c 	.word	0x2000158c

0800d958 <z_impl_k_sem_reset>:

void z_impl_k_sem_reset(struct k_sem *sem)
{
 800d958:	b570      	push	{r4, r5, r6, lr}
 800d95a:	4604      	mov	r4, r0
	__asm__ volatile(
 800d95c:	f04f 0310 	mov.w	r3, #16
 800d960:	f3ef 8611 	mrs	r6, BASEPRI
 800d964:	f383 8812 	msr	BASEPRI_MAX, r3
 800d968:	f3bf 8f6f 	isb	sy
 800d96c:	f06f 050a 	mvn.w	r5, #10
 800d970:	e002      	b.n	800d978 <z_impl_k_sem_reset+0x20>
 800d972:	67c5      	str	r5, [r0, #124]	; 0x7c
		thread = z_unpend_first_thread(&sem->wait_q);
		if (thread == NULL) {
			break;
		}
		arch_thread_return_value_set(thread, -EAGAIN);
		z_ready_thread(thread);
 800d974:	f000 fbcc 	bl	800e110 <z_ready_thread>
		thread = z_unpend_first_thread(&sem->wait_q);
 800d978:	4620      	mov	r0, r4
 800d97a:	f000 fc99 	bl	800e2b0 <z_unpend_first_thread>
		if (thread == NULL) {
 800d97e:	4603      	mov	r3, r0
 800d980:	2800      	cmp	r0, #0
 800d982:	d1f6      	bne.n	800d972 <z_impl_k_sem_reset+0x1a>
	z_handle_obj_poll_events(&sem->poll_events, K_POLL_STATE_SEM_AVAILABLE);
 800d984:	f104 0010 	add.w	r0, r4, #16
	}
	sem->count = 0;
 800d988:	60a3      	str	r3, [r4, #8]
	z_handle_obj_poll_events(&sem->poll_events, K_POLL_STATE_SEM_AVAILABLE);
 800d98a:	2102      	movs	r1, #2
 800d98c:	f001 fcae 	bl	800f2ec <z_handle_obj_poll_events>

	SYS_PORT_TRACING_OBJ_FUNC(k_sem, reset, sem);

	handle_poll_events(sem);

	z_reschedule(&lock, key);
 800d990:	4631      	mov	r1, r6
 800d992:	4802      	ldr	r0, [pc, #8]	; (800d99c <z_impl_k_sem_reset+0x44>)
}
 800d994:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_reschedule(&lock, key);
 800d998:	f000 bd1a 	b.w	800e3d0 <z_reschedule>
 800d99c:	2000158c 	.word	0x2000158c

0800d9a0 <work_queue_main>:
/* Loop executed by a work queue thread.
 *
 * @param workq_ptr pointer to the work queue structure
 */
static void work_queue_main(void *workq_ptr, void *p2, void *p3)
{
 800d9a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9a4:	4f4f      	ldr	r7, [pc, #316]	; (800dae4 <work_queue_main+0x144>)
 800d9a6:	b087      	sub	sp, #28
 800d9a8:	4605      	mov	r5, r0
 800d9aa:	f100 0a88 	add.w	sl, r0, #136	; 0x88
 800d9ae:	f100 0b90 	add.w	fp, r0, #144	; 0x90
 800d9b2:	2600      	movs	r6, #0
 800d9b4:	f04f 0210 	mov.w	r2, #16
 800d9b8:	f3ef 8811 	mrs	r8, BASEPRI
 800d9bc:	f382 8812 	msr	BASEPRI_MAX, r2
 800d9c0:	f3bf 8f6f 	isb	sy
	return list->head;
 800d9c4:	f8d5 4080 	ldr.w	r4, [r5, #128]	; 0x80
Z_GENLIST_GET(slist, snode)
 800d9c8:	2c00      	cmp	r4, #0
 800d9ca:	d061      	beq.n	800da90 <work_queue_main+0xf0>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
 800d9cc:	f8d5 1084 	ldr.w	r1, [r5, #132]	; 0x84
	return node->next;
 800d9d0:	6822      	ldr	r2, [r4, #0]
	list->head = node;
 800d9d2:	f8c5 2080 	str.w	r2, [r5, #128]	; 0x80
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
 800d9d6:	428c      	cmp	r4, r1
	list->tail = node;
 800d9d8:	bf08      	it	eq
 800d9da:	f8c5 2084 	streq.w	r2, [r5, #132]	; 0x84
	*flagp |= BIT(bit);
 800d9de:	f8d5 2098 	ldr.w	r2, [r5, #152]	; 0x98
			 * of struct k_work object that has been placed at address NULL,
			 * which should never happen, even line 'if (work != NULL)'
			 * ensures that.
			 * This means that if node is not NULL, then work will not be NULL.
			 */
			handler = work->handler;
 800d9e2:	6861      	ldr	r1, [r4, #4]
	*flagp |= BIT(bit);
 800d9e4:	f042 0202 	orr.w	r2, r2, #2
 800d9e8:	f8c5 2098 	str.w	r2, [r5, #152]	; 0x98
	*flagp &= ~BIT(bit);
 800d9ec:	68e2      	ldr	r2, [r4, #12]
 800d9ee:	f022 0204 	bic.w	r2, r2, #4
 800d9f2:	f042 0201 	orr.w	r2, r2, #1
 800d9f6:	60e2      	str	r2, [r4, #12]
	__asm__ volatile(
 800d9f8:	f388 8811 	msr	BASEPRI, r8
 800d9fc:	f3bf 8f6f 	isb	sy
		}

		k_spin_unlock(&lock, key);

		__ASSERT_NO_MSG(handler != NULL);
		handler(work);
 800da00:	4620      	mov	r0, r4
 800da02:	4788      	blx	r1
	__asm__ volatile(
 800da04:	f04f 0310 	mov.w	r3, #16
 800da08:	f3ef 8811 	mrs	r8, BASEPRI
 800da0c:	f383 8812 	msr	BASEPRI_MAX, r3
 800da10:	f3bf 8f6f 	isb	sy
	*flagp &= ~BIT(bit);
 800da14:	68e3      	ldr	r3, [r4, #12]
		 * starving other threads.
		 */
		key = k_spin_lock(&lock);

		flag_clear(&work->flags, K_WORK_RUNNING_BIT);
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
 800da16:	0799      	lsls	r1, r3, #30
	*flagp &= ~BIT(bit);
 800da18:	f023 0201 	bic.w	r2, r3, #1
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
 800da1c:	d40f      	bmi.n	800da3e <work_queue_main+0x9e>
	*flagp &= ~BIT(bit);
 800da1e:	60e2      	str	r2, [r4, #12]
 800da20:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 800da24:	f023 0302 	bic.w	r3, r3, #2
 800da28:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
	__asm__ volatile(
 800da2c:	f388 8811 	msr	BASEPRI, r8
 800da30:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		/* Optionally yield to prevent the work queue from
		 * starving other threads.
		 */
		if (yield) {
 800da34:	05db      	lsls	r3, r3, #23
 800da36:	d4bd      	bmi.n	800d9b4 <work_queue_main+0x14>
	z_impl_k_yield();
 800da38:	f000 fd48 	bl	800e4cc <z_impl_k_yield>
}
 800da3c:	e7ba      	b.n	800d9b4 <work_queue_main+0x14>
	return list->head;
 800da3e:	6838      	ldr	r0, [r7, #0]
	*flagp &= ~BIT(bit);
 800da40:	f023 0303 	bic.w	r3, r3, #3
 800da44:	60e3      	str	r3, [r4, #12]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
 800da46:	2800      	cmp	r0, #0
 800da48:	d0ea      	beq.n	800da20 <work_queue_main+0x80>
		if (wc->work == work) {
 800da4a:	6842      	ldr	r2, [r0, #4]
	return node->next;
 800da4c:	6803      	ldr	r3, [r0, #0]
 800da4e:	4294      	cmp	r4, r2
 800da50:	f04f 0900 	mov.w	r9, #0
			sys_slist_remove(&pending_cancels, prev, &wc->node);
 800da54:	4684      	mov	ip, r0
		if (wc->work == work) {
 800da56:	d008      	beq.n	800da6a <work_queue_main+0xca>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
 800da58:	2b00      	cmp	r3, #0
 800da5a:	d0e1      	beq.n	800da20 <work_queue_main+0x80>
 800da5c:	4618      	mov	r0, r3
 800da5e:	46e1      	mov	r9, ip
		if (wc->work == work) {
 800da60:	6842      	ldr	r2, [r0, #4]
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	4294      	cmp	r4, r2
			sys_slist_remove(&pending_cancels, prev, &wc->node);
 800da66:	4684      	mov	ip, r0
		if (wc->work == work) {
 800da68:	d1f6      	bne.n	800da58 <work_queue_main+0xb8>
 800da6a:	6801      	ldr	r1, [r0, #0]
Z_GENLIST_REMOVE(slist, snode)
 800da6c:	f1b9 0f00 	cmp.w	r9, #0
 800da70:	d032      	beq.n	800dad8 <work_queue_main+0x138>
	return list->tail;
 800da72:	687a      	ldr	r2, [r7, #4]
	parent->next = child;
 800da74:	f8c9 1000 	str.w	r1, [r9]
Z_GENLIST_REMOVE(slist, snode)
 800da78:	4290      	cmp	r0, r2
	list->tail = node;
 800da7a:	bf08      	it	eq
 800da7c:	f8c7 9004 	streq.w	r9, [r7, #4]
	parent->next = child;
 800da80:	f840 6b08 	str.w	r6, [r0], #8
 800da84:	9305      	str	r3, [sp, #20]
	z_impl_k_sem_give(sem);
 800da86:	f7ff ff11 	bl	800d8ac <z_impl_k_sem_give>
}
 800da8a:	9b05      	ldr	r3, [sp, #20]
 800da8c:	46cc      	mov	ip, r9
 800da8e:	e7e3      	b.n	800da58 <work_queue_main+0xb8>
	return (*flagp & BIT(bit)) != 0U;
 800da90:	f8d5 2098 	ldr.w	r2, [r5, #152]	; 0x98
	*flagp &= ~BIT(bit);
 800da94:	f022 0104 	bic.w	r1, r2, #4
		} else if (flag_test_and_clear(&queue->flags,
 800da98:	0750      	lsls	r0, r2, #29
	*flagp &= ~BIT(bit);
 800da9a:	f8c5 1098 	str.w	r1, [r5, #152]	; 0x98
		} else if (flag_test_and_clear(&queue->flags,
 800da9e:	d40c      	bmi.n	800daba <work_queue_main+0x11a>
			(void)z_sched_wait(&lock, key, &queue->notifyq,
 800daa0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800daa4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800daa8:	e9cd 3400 	strd	r3, r4, [sp]
 800daac:	9602      	str	r6, [sp, #8]
 800daae:	4652      	mov	r2, sl
 800dab0:	4641      	mov	r1, r8
 800dab2:	480d      	ldr	r0, [pc, #52]	; (800dae8 <work_queue_main+0x148>)
 800dab4:	f000 fe86 	bl	800e7c4 <z_sched_wait>
			continue;
 800dab8:	e77c      	b.n	800d9b4 <work_queue_main+0x14>
static inline bool z_sched_wake_all(_wait_q_t *wait_q, int swap_retval,
				    void *swap_data)
{
	bool woken = false;

	while (z_sched_wake(wait_q, swap_retval, swap_data)) {
 800daba:	2200      	movs	r2, #0
 800dabc:	2101      	movs	r1, #1
 800dabe:	4658      	mov	r0, fp
 800dac0:	f000 fe4c 	bl	800e75c <z_sched_wake>
 800dac4:	2800      	cmp	r0, #0
 800dac6:	d0eb      	beq.n	800daa0 <work_queue_main+0x100>
 800dac8:	2200      	movs	r2, #0
 800daca:	2101      	movs	r1, #1
 800dacc:	4658      	mov	r0, fp
 800dace:	f000 fe45 	bl	800e75c <z_sched_wake>
 800dad2:	2800      	cmp	r0, #0
 800dad4:	d1f1      	bne.n	800daba <work_queue_main+0x11a>
 800dad6:	e7e3      	b.n	800daa0 <work_queue_main+0x100>
Z_GENLIST_REMOVE(slist, snode)
 800dad8:	687a      	ldr	r2, [r7, #4]
	list->head = node;
 800dada:	6039      	str	r1, [r7, #0]
Z_GENLIST_REMOVE(slist, snode)
 800dadc:	4290      	cmp	r0, r2
 800dade:	d1cf      	bne.n	800da80 <work_queue_main+0xe0>
	list->tail = node;
 800dae0:	6079      	str	r1, [r7, #4]
}
 800dae2:	e7cd      	b.n	800da80 <work_queue_main+0xe0>
 800dae4:	20001594 	.word	0x20001594
 800dae8:	20001590 	.word	0x20001590

0800daec <submit_to_queue_locked>:
{
 800daec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return (*flagp & BIT(bit)) != 0U;
 800daee:	68c3      	ldr	r3, [r0, #12]
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
 800daf0:	079f      	lsls	r7, r3, #30
{
 800daf2:	460d      	mov	r5, r1
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
 800daf4:	f3c3 0640 	ubfx	r6, r3, #1, #1
 800daf8:	d40f      	bmi.n	800db1a <submit_to_queue_locked+0x2e>
	} else if (!flag_test(&work->flags, K_WORK_QUEUED_BIT)) {
 800dafa:	075c      	lsls	r4, r3, #29
 800dafc:	d510      	bpl.n	800db20 <submit_to_queue_locked+0x34>
		*queuep = NULL;
 800dafe:	2300      	movs	r3, #0
 800db00:	602b      	str	r3, [r5, #0]
}
 800db02:	4630      	mov	r0, r6
 800db04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
 800db06:	f7ff fc03 	bl	800d310 <k_is_in_isr>
	return (*flagp & BIT(bit)) != 0U;
 800db0a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
 800db0e:	07d9      	lsls	r1, r3, #31
	return (*flagp & BIT(bit)) != 0U;
 800db10:	f3c3 0280 	ubfx	r2, r3, #2, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
 800db14:	d543      	bpl.n	800db9e <submit_to_queue_locked+0xb2>
	} else if (draining && !chained) {
 800db16:	b1b2      	cbz	r2, 800db46 <submit_to_queue_locked+0x5a>
 800db18:	b1c8      	cbz	r0, 800db4e <submit_to_queue_locked+0x62>
		ret = -EBUSY;
 800db1a:	f06f 060f 	mvn.w	r6, #15
 800db1e:	e7ee      	b.n	800dafe <submit_to_queue_locked+0x12>
		if (*queuep == NULL) {
 800db20:	680f      	ldr	r7, [r1, #0]
 800db22:	4604      	mov	r4, r0
	return (*flagp & BIT(bit)) != 0U;
 800db24:	f003 0301 	and.w	r3, r3, #1
		if (*queuep == NULL) {
 800db28:	b33f      	cbz	r7, 800db7a <submit_to_queue_locked+0x8e>
		if (flag_test(&work->flags, K_WORK_RUNNING_BIT)) {
 800db2a:	bb4b      	cbnz	r3, 800db80 <submit_to_queue_locked+0x94>
		ret = 1;
 800db2c:	2601      	movs	r6, #1
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
 800db2e:	4b1d      	ldr	r3, [pc, #116]	; (800dba4 <submit_to_queue_locked+0xb8>)
 800db30:	689b      	ldr	r3, [r3, #8]
 800db32:	42bb      	cmp	r3, r7
 800db34:	d0e7      	beq.n	800db06 <submit_to_queue_locked+0x1a>
	return (*flagp & BIT(bit)) != 0U;
 800db36:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
 800db3a:	07d9      	lsls	r1, r3, #31
	return (*flagp & BIT(bit)) != 0U;
 800db3c:	f3c3 0280 	ubfx	r2, r3, #2, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
 800db40:	d52d      	bpl.n	800db9e <submit_to_queue_locked+0xb2>
	} else if (draining && !chained) {
 800db42:	2a00      	cmp	r2, #0
 800db44:	d1e9      	bne.n	800db1a <submit_to_queue_locked+0x2e>
	return (*flagp & BIT(bit)) != 0U;
 800db46:	f3c3 03c0 	ubfx	r3, r3, #3, #1
	} else if (plugged && !draining) {
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d1e5      	bne.n	800db1a <submit_to_queue_locked+0x2e>
	parent->next = child;
 800db4e:	2300      	movs	r3, #0
 800db50:	6023      	str	r3, [r4, #0]
	return list->tail;
 800db52:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
Z_GENLIST_APPEND(slist, snode)
 800db56:	b1db      	cbz	r3, 800db90 <submit_to_queue_locked+0xa4>
	parent->next = child;
 800db58:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800db5a:	f8c7 4084 	str.w	r4, [r7, #132]	; 0x84
		rv = z_sched_wake(&queue->notifyq, 0, NULL);
 800db5e:	2200      	movs	r2, #0
 800db60:	4611      	mov	r1, r2
 800db62:	f107 0088 	add.w	r0, r7, #136	; 0x88
 800db66:	f000 fdf9 	bl	800e75c <z_sched_wake>
	*flagp |= BIT(bit);
 800db6a:	68e3      	ldr	r3, [r4, #12]
			work->queue = *queuep;
 800db6c:	682a      	ldr	r2, [r5, #0]
	*flagp |= BIT(bit);
 800db6e:	f043 0304 	orr.w	r3, r3, #4
			work->queue = *queuep;
 800db72:	e9c4 2302 	strd	r2, r3, [r4, #8]
}
 800db76:	4630      	mov	r0, r6
 800db78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			*queuep = work->queue;
 800db7a:	6887      	ldr	r7, [r0, #8]
 800db7c:	600f      	str	r7, [r1, #0]
		if (flag_test(&work->flags, K_WORK_RUNNING_BIT)) {
 800db7e:	b153      	cbz	r3, 800db96 <submit_to_queue_locked+0xaa>
			*queuep = work->queue;
 800db80:	68a7      	ldr	r7, [r4, #8]
 800db82:	602f      	str	r7, [r5, #0]
			ret = 2;
 800db84:	2602      	movs	r6, #2
	if (queue == NULL) {
 800db86:	2f00      	cmp	r7, #0
 800db88:	d1d1      	bne.n	800db2e <submit_to_queue_locked+0x42>
		return -EINVAL;
 800db8a:	f06f 0615 	mvn.w	r6, #21
 800db8e:	e7b6      	b.n	800dafe <submit_to_queue_locked+0x12>
	list->head = node;
 800db90:	e9c7 4420 	strd	r4, r4, [r7, #128]	; 0x80
}
 800db94:	e7e3      	b.n	800db5e <submit_to_queue_locked+0x72>
		ret = 1;
 800db96:	2601      	movs	r6, #1
	if (queue == NULL) {
 800db98:	2f00      	cmp	r7, #0
 800db9a:	d1c8      	bne.n	800db2e <submit_to_queue_locked+0x42>
 800db9c:	e7f5      	b.n	800db8a <submit_to_queue_locked+0x9e>
		ret = -ENODEV;
 800db9e:	f06f 0612 	mvn.w	r6, #18
 800dba2:	e7ac      	b.n	800dafe <submit_to_queue_locked+0x12>
 800dba4:	20001564 	.word	0x20001564

0800dba8 <work_timeout>:
 * Invoked by timeout infrastructure.
 * Takes and releases work lock.
 * Conditionally reschedules.
 */
static void work_timeout(struct _timeout *to)
{
 800dba8:	b510      	push	{r4, lr}
 800dbaa:	b082      	sub	sp, #8
	__asm__ volatile(
 800dbac:	f04f 0310 	mov.w	r3, #16
 800dbb0:	f3ef 8411 	mrs	r4, BASEPRI
 800dbb4:	f383 8812 	msr	BASEPRI_MAX, r3
 800dbb8:	f3bf 8f6f 	isb	sy
	return (*flagp & BIT(bit)) != 0U;
 800dbbc:	f850 3c04 	ldr.w	r3, [r0, #-4]
	struct k_work_delayable *dw
		= CONTAINER_OF(to, struct k_work_delayable, timeout);
	struct k_work *wp = &dw->work;
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_work_q *queue = NULL;
 800dbc0:	2100      	movs	r1, #0
	*flagp &= ~BIT(bit);
 800dbc2:	f023 0208 	bic.w	r2, r3, #8
	 * notified of new work at the next reschedule point.
	 *
	 * If not successful there is no notification that the work has been
	 * abandoned.  Sorry.
	 */
	if (flag_test_and_clear(&wp->flags, K_WORK_DELAYED_BIT)) {
 800dbc6:	071b      	lsls	r3, r3, #28
	struct k_work_q *queue = NULL;
 800dbc8:	9101      	str	r1, [sp, #4]
	*flagp &= ~BIT(bit);
 800dbca:	f840 2c04 	str.w	r2, [r0, #-4]
	if (flag_test_and_clear(&wp->flags, K_WORK_DELAYED_BIT)) {
 800dbce:	d405      	bmi.n	800dbdc <work_timeout+0x34>
	__asm__ volatile(
 800dbd0:	f384 8811 	msr	BASEPRI, r4
 800dbd4:	f3bf 8f6f 	isb	sy
		queue = dw->queue;
		(void)submit_to_queue_locked(wp, &queue);
	}

	k_spin_unlock(&lock, key);
}
 800dbd8:	b002      	add	sp, #8
 800dbda:	bd10      	pop	{r4, pc}
		queue = dw->queue;
 800dbdc:	6983      	ldr	r3, [r0, #24]
 800dbde:	9301      	str	r3, [sp, #4]
		(void)submit_to_queue_locked(wp, &queue);
 800dbe0:	a901      	add	r1, sp, #4
 800dbe2:	3810      	subs	r0, #16
 800dbe4:	f7ff ff82 	bl	800daec <submit_to_queue_locked>
 800dbe8:	e7f2      	b.n	800dbd0 <work_timeout+0x28>
 800dbea:	bf00      	nop

0800dbec <k_work_init>:
	*work = (struct k_work)Z_WORK_INITIALIZER(handler);
 800dbec:	2300      	movs	r3, #0
 800dbee:	e9c0 3302 	strd	r3, r3, [r0, #8]
 800dbf2:	6003      	str	r3, [r0, #0]
 800dbf4:	6041      	str	r1, [r0, #4]
}
 800dbf6:	4770      	bx	lr

0800dbf8 <k_work_submit_to_queue>:
{
 800dbf8:	b530      	push	{r4, r5, lr}
 800dbfa:	b083      	sub	sp, #12
 800dbfc:	460b      	mov	r3, r1
 800dbfe:	9001      	str	r0, [sp, #4]
	__asm__ volatile(
 800dc00:	f04f 0210 	mov.w	r2, #16
 800dc04:	f3ef 8511 	mrs	r5, BASEPRI
 800dc08:	f382 8812 	msr	BASEPRI_MAX, r2
 800dc0c:	f3bf 8f6f 	isb	sy
	int ret = submit_to_queue_locked(work, &queue);
 800dc10:	a901      	add	r1, sp, #4
 800dc12:	4618      	mov	r0, r3
 800dc14:	f7ff ff6a 	bl	800daec <submit_to_queue_locked>
 800dc18:	4604      	mov	r4, r0
	__asm__ volatile(
 800dc1a:	f385 8811 	msr	BASEPRI, r5
 800dc1e:	f3bf 8f6f 	isb	sy
	if ((ret > 0) && (k_is_preempt_thread() != 0)) {
 800dc22:	2800      	cmp	r0, #0
 800dc24:	dc02      	bgt.n	800dc2c <k_work_submit_to_queue+0x34>
}
 800dc26:	4620      	mov	r0, r4
 800dc28:	b003      	add	sp, #12
 800dc2a:	bd30      	pop	{r4, r5, pc}
	return z_impl_k_is_preempt_thread();
 800dc2c:	f000 fd1e 	bl	800e66c <z_impl_k_is_preempt_thread>
	if ((ret > 0) && (k_is_preempt_thread() != 0)) {
 800dc30:	2800      	cmp	r0, #0
 800dc32:	d0f8      	beq.n	800dc26 <k_work_submit_to_queue+0x2e>
	z_impl_k_yield();
 800dc34:	f000 fc4a 	bl	800e4cc <z_impl_k_yield>
}
 800dc38:	4620      	mov	r0, r4
 800dc3a:	b003      	add	sp, #12
 800dc3c:	bd30      	pop	{r4, r5, pc}
 800dc3e:	bf00      	nop

0800dc40 <k_work_submit>:
{
 800dc40:	b530      	push	{r4, r5, lr}
 800dc42:	b083      	sub	sp, #12
 800dc44:	4b0f      	ldr	r3, [pc, #60]	; (800dc84 <k_work_submit+0x44>)
 800dc46:	9301      	str	r3, [sp, #4]
	__asm__ volatile(
 800dc48:	f04f 0310 	mov.w	r3, #16
 800dc4c:	f3ef 8511 	mrs	r5, BASEPRI
 800dc50:	f383 8812 	msr	BASEPRI_MAX, r3
 800dc54:	f3bf 8f6f 	isb	sy
	int ret = submit_to_queue_locked(work, &queue);
 800dc58:	a901      	add	r1, sp, #4
 800dc5a:	f7ff ff47 	bl	800daec <submit_to_queue_locked>
 800dc5e:	4604      	mov	r4, r0
	__asm__ volatile(
 800dc60:	f385 8811 	msr	BASEPRI, r5
 800dc64:	f3bf 8f6f 	isb	sy
	if ((ret > 0) && (k_is_preempt_thread() != 0)) {
 800dc68:	2800      	cmp	r0, #0
 800dc6a:	dc02      	bgt.n	800dc72 <k_work_submit+0x32>
}
 800dc6c:	4620      	mov	r0, r4
 800dc6e:	b003      	add	sp, #12
 800dc70:	bd30      	pop	{r4, r5, pc}
	return z_impl_k_is_preempt_thread();
 800dc72:	f000 fcfb 	bl	800e66c <z_impl_k_is_preempt_thread>
	if ((ret > 0) && (k_is_preempt_thread() != 0)) {
 800dc76:	2800      	cmp	r0, #0
 800dc78:	d0f8      	beq.n	800dc6c <k_work_submit+0x2c>
	z_impl_k_yield();
 800dc7a:	f000 fc27 	bl	800e4cc <z_impl_k_yield>
}
 800dc7e:	4620      	mov	r0, r4
 800dc80:	b003      	add	sp, #12
 800dc82:	bd30      	pop	{r4, r5, pc}
 800dc84:	20000c90 	.word	0x20000c90

0800dc88 <k_work_queue_start>:
{
 800dc88:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dc8a:	b089      	sub	sp, #36	; 0x24
 800dc8c:	4604      	mov	r4, r0
	list->head = NULL;
 800dc8e:	2000      	movs	r0, #0
	list->tail = NULL;
 800dc90:	e9c4 0020 	strd	r0, r0, [r4, #128]	; 0x80
 800dc94:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800dc96:	f104 0088 	add.w	r0, r4, #136	; 0x88
 800dc9a:	e9c4 0022 	strd	r0, r0, [r4, #136]	; 0x88
 800dc9e:	f104 0090 	add.w	r0, r4, #144	; 0x90
 800dca2:	e9c4 0024 	strd	r0, r0, [r4, #144]	; 0x90
	if ((cfg != NULL) && cfg->no_yield) {
 800dca6:	b31d      	cbz	r5, 800dcf0 <k_work_queue_start+0x68>
 800dca8:	7928      	ldrb	r0, [r5, #4]
		flags |= K_WORK_QUEUE_NO_YIELD;
 800dcaa:	2800      	cmp	r0, #0
 800dcac:	f240 1001 	movw	r0, #257	; 0x101
 800dcb0:	bf08      	it	eq
 800dcb2:	2001      	moveq	r0, #1
	*flagp = flags;
 800dcb4:	f8c4 0098 	str.w	r0, [r4, #152]	; 0x98
	(void)k_thread_create(&queue->thread, stack, stack_size,
 800dcb8:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800dcbc:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
 800dcc0:	2000      	movs	r0, #0
 800dcc2:	e9cd 0001 	strd	r0, r0, [sp, #4]
 800dcc6:	9303      	str	r3, [sp, #12]
 800dcc8:	9004      	str	r0, [sp, #16]
 800dcca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800dcce:	4b09      	ldr	r3, [pc, #36]	; (800dcf4 <k_work_queue_start+0x6c>)
 800dcd0:	9400      	str	r4, [sp, #0]
 800dcd2:	4620      	mov	r0, r4
 800dcd4:	f7ff fb58 	bl	800d388 <z_impl_k_thread_create>
	if ((cfg != NULL) && (cfg->name != NULL)) {
 800dcd8:	b125      	cbz	r5, 800dce4 <k_work_queue_start+0x5c>
 800dcda:	6829      	ldr	r1, [r5, #0]
 800dcdc:	b111      	cbz	r1, 800dce4 <k_work_queue_start+0x5c>
	return z_impl_k_thread_name_set(thread, str);
 800dcde:	4620      	mov	r0, r4
 800dce0:	f7ff fb1c 	bl	800d31c <z_impl_k_thread_name_set>
	z_impl_k_thread_start(thread);
 800dce4:	4620      	mov	r0, r4
}
 800dce6:	b009      	add	sp, #36	; 0x24
 800dce8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800dcec:	f7ff bb1a 	b.w	800d324 <z_impl_k_thread_start>
	uint32_t flags = K_WORK_QUEUE_STARTED;
 800dcf0:	2001      	movs	r0, #1
 800dcf2:	e7df      	b.n	800dcb4 <k_work_queue_start+0x2c>
 800dcf4:	0800d9a1 	.word	0x0800d9a1

0800dcf8 <k_work_init_delayable>:

void k_work_init_delayable(struct k_work_delayable *dwork,
			    k_work_handler_t handler)
{
 800dcf8:	b538      	push	{r3, r4, r5, lr}
	__ASSERT_NO_MSG(dwork != NULL);
	__ASSERT_NO_MSG(handler != NULL);

	*dwork = (struct k_work_delayable){
 800dcfa:	2230      	movs	r2, #48	; 0x30
{
 800dcfc:	4604      	mov	r4, r0
 800dcfe:	460d      	mov	r5, r1
	*dwork = (struct k_work_delayable){
 800dd00:	2100      	movs	r1, #0
 800dd02:	f003 f823 	bl	8010d4c <memset>
 800dd06:	f44f 7380 	mov.w	r3, #256	; 0x100
 800dd0a:	6065      	str	r5, [r4, #4]
 800dd0c:	60e3      	str	r3, [r4, #12]
		},
	};
	z_init_timeout(&dwork->timeout);

	SYS_PORT_TRACING_OBJ_INIT(k_work_delayable, dwork);
}
 800dd0e:	bd38      	pop	{r3, r4, r5, pc}

0800dd10 <k_work_schedule>:
	return ret;
}

int k_work_schedule(struct k_work_delayable *dwork,
				   k_timeout_t delay)
{
 800dd10:	b510      	push	{r4, lr}
 800dd12:	b082      	sub	sp, #8
 800dd14:	4913      	ldr	r1, [pc, #76]	; (800dd64 <k_work_schedule+0x54>)
 800dd16:	9101      	str	r1, [sp, #4]
	__asm__ volatile(
 800dd18:	f04f 0110 	mov.w	r1, #16
 800dd1c:	f3ef 8411 	mrs	r4, BASEPRI
 800dd20:	f381 8812 	msr	BASEPRI_MAX, r1
 800dd24:	f3bf 8f6f 	isb	sy
	return *flagp;
 800dd28:	68c1      	ldr	r1, [r0, #12]
	if ((work_busy_get_locked(work) & ~K_WORK_RUNNING) == 0U) {
 800dd2a:	f011 0f0e 	tst.w	r1, #14
 800dd2e:	d006      	beq.n	800dd3e <k_work_schedule+0x2e>
	int ret = 0;
 800dd30:	2000      	movs	r0, #0
	__asm__ volatile(
 800dd32:	f384 8811 	msr	BASEPRI, r4
 800dd36:	f3bf 8f6f 	isb	sy
	int ret = k_work_schedule_for_queue(&k_sys_work_q, dwork, delay);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, schedule, dwork, delay, ret);

	return ret;
}
 800dd3a:	b002      	add	sp, #8
 800dd3c:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
 800dd3e:	ea53 0e02 	orrs.w	lr, r3, r2
 800dd42:	d00a      	beq.n	800dd5a <k_work_schedule+0x4a>
	*flagp |= BIT(bit);
 800dd44:	f041 0108 	orr.w	r1, r1, #8
 800dd48:	60c1      	str	r1, [r0, #12]
	dwork->queue = *queuep;
 800dd4a:	9901      	ldr	r1, [sp, #4]
 800dd4c:	6281      	str	r1, [r0, #40]	; 0x28
	z_add_timeout(&dwork->timeout, work_timeout, delay);
 800dd4e:	3010      	adds	r0, #16
 800dd50:	4905      	ldr	r1, [pc, #20]	; (800dd68 <k_work_schedule+0x58>)
 800dd52:	f000 fdb5 	bl	800e8c0 <z_add_timeout>
	return ret;
 800dd56:	2001      	movs	r0, #1
 800dd58:	e7eb      	b.n	800dd32 <k_work_schedule+0x22>
		return submit_to_queue_locked(work, queuep);
 800dd5a:	a901      	add	r1, sp, #4
 800dd5c:	f7ff fec6 	bl	800daec <submit_to_queue_locked>
 800dd60:	e7e7      	b.n	800dd32 <k_work_schedule+0x22>
 800dd62:	bf00      	nop
 800dd64:	20000c90 	.word	0x20000c90
 800dd68:	0800dba9 	.word	0x0800dba9

0800dd6c <k_work_reschedule>:
	return ret;
}

int k_work_reschedule(struct k_work_delayable *dwork,
				     k_timeout_t delay)
{
 800dd6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dd6e:	b083      	sub	sp, #12
 800dd70:	4919      	ldr	r1, [pc, #100]	; (800ddd8 <k_work_reschedule+0x6c>)
 800dd72:	9101      	str	r1, [sp, #4]
 800dd74:	4604      	mov	r4, r0
 800dd76:	4616      	mov	r6, r2
 800dd78:	461d      	mov	r5, r3
	__asm__ volatile(
 800dd7a:	f04f 0310 	mov.w	r3, #16
 800dd7e:	f3ef 8711 	mrs	r7, BASEPRI
 800dd82:	f383 8812 	msr	BASEPRI_MAX, r3
 800dd86:	f3bf 8f6f 	isb	sy
	return (*flagp & BIT(bit)) != 0U;
 800dd8a:	68c3      	ldr	r3, [r0, #12]
	*flagp &= ~BIT(bit);
 800dd8c:	f023 0208 	bic.w	r2, r3, #8
	if (flag_test_and_clear(&work->flags, K_WORK_DELAYED_BIT)) {
 800dd90:	071b      	lsls	r3, r3, #28
	*flagp &= ~BIT(bit);
 800dd92:	60c2      	str	r2, [r0, #12]
	if (flag_test_and_clear(&work->flags, K_WORK_DELAYED_BIT)) {
 800dd94:	d41b      	bmi.n	800ddce <k_work_reschedule+0x62>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
 800dd96:	ea55 0306 	orrs.w	r3, r5, r6
 800dd9a:	d013      	beq.n	800ddc4 <k_work_reschedule+0x58>
	*flagp |= BIT(bit);
 800dd9c:	68e3      	ldr	r3, [r4, #12]
	z_add_timeout(&dwork->timeout, work_timeout, delay);
 800dd9e:	490f      	ldr	r1, [pc, #60]	; (800dddc <k_work_reschedule+0x70>)
	*flagp |= BIT(bit);
 800dda0:	f043 0308 	orr.w	r3, r3, #8
 800dda4:	60e3      	str	r3, [r4, #12]
	dwork->queue = *queuep;
 800dda6:	9b01      	ldr	r3, [sp, #4]
 800dda8:	62a3      	str	r3, [r4, #40]	; 0x28
	z_add_timeout(&dwork->timeout, work_timeout, delay);
 800ddaa:	f104 0010 	add.w	r0, r4, #16
 800ddae:	4632      	mov	r2, r6
 800ddb0:	462b      	mov	r3, r5
 800ddb2:	f000 fd85 	bl	800e8c0 <z_add_timeout>
	return ret;
 800ddb6:	2001      	movs	r0, #1
	__asm__ volatile(
 800ddb8:	f387 8811 	msr	BASEPRI, r7
 800ddbc:	f3bf 8f6f 	isb	sy
	int ret = k_work_reschedule_for_queue(&k_sys_work_q, dwork, delay);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, reschedule, dwork, delay, ret);

	return ret;
}
 800ddc0:	b003      	add	sp, #12
 800ddc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return submit_to_queue_locked(work, queuep);
 800ddc4:	a901      	add	r1, sp, #4
 800ddc6:	4620      	mov	r0, r4
 800ddc8:	f7ff fe90 	bl	800daec <submit_to_queue_locked>
 800ddcc:	e7f4      	b.n	800ddb8 <k_work_reschedule+0x4c>
		z_abort_timeout(&dwork->timeout);
 800ddce:	3010      	adds	r0, #16
 800ddd0:	f000 fdf8 	bl	800e9c4 <z_abort_timeout>
		ret = true;
 800ddd4:	e7df      	b.n	800dd96 <k_work_reschedule+0x2a>
 800ddd6:	bf00      	nop
 800ddd8:	20000c90 	.word	0x20000c90
 800dddc:	0800dba9 	.word	0x0800dba9

0800dde0 <update_cache>:
	}
#endif
}

static void update_cache(int preempt_ok)
{
 800dde0:	b570      	push	{r4, r5, r6, lr}
	return list->head == list;
 800dde2:	4d13      	ldr	r5, [pc, #76]	; (800de30 <update_cache+0x50>)
 800dde4:	462b      	mov	r3, r5
 800dde6:	f853 4f1c 	ldr.w	r4, [r3, #28]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800ddea:	429c      	cmp	r4, r3
 800ddec:	d013      	beq.n	800de16 <update_cache+0x36>
struct k_thread *z_priq_dumb_best(sys_dlist_t *pq)
{
	struct k_thread *thread = NULL;
	sys_dnode_t *n = sys_dlist_peek_head(pq);

	if (n != NULL) {
 800ddee:	b194      	cbz	r4, 800de16 <update_cache+0x36>
	if (z_is_thread_prevented_from_running(_current)) {
 800ddf0:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
 800ddf2:	b948      	cbnz	r0, 800de08 <update_cache+0x28>
	if (z_is_thread_prevented_from_running(_current)) {
 800ddf4:	7b5a      	ldrb	r2, [r3, #13]
 800ddf6:	06d2      	lsls	r2, r2, #27
 800ddf8:	d106      	bne.n	800de08 <update_cache+0x28>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
 800ddfa:	69a2      	ldr	r2, [r4, #24]
 800ddfc:	b922      	cbnz	r2, 800de08 <update_cache+0x28>
	if (is_preempt(_current) || is_metairq(thread)) {
 800ddfe:	89da      	ldrh	r2, [r3, #14]
 800de00:	2a7f      	cmp	r2, #127	; 0x7f
 800de02:	d901      	bls.n	800de08 <update_cache+0x28>
		_kernel.ready_q.cache = _current;
 800de04:	61ab      	str	r3, [r5, #24]
}
 800de06:	bd70      	pop	{r4, r5, r6, pc}
		if (thread != _current) {
 800de08:	429c      	cmp	r4, r3
 800de0a:	d002      	beq.n	800de12 <update_cache+0x32>
	if (slice_time != 0) {
 800de0c:	4e09      	ldr	r6, [pc, #36]	; (800de34 <update_cache+0x54>)
 800de0e:	6833      	ldr	r3, [r6, #0]
 800de10:	b91b      	cbnz	r3, 800de1a <update_cache+0x3a>
		_kernel.ready_q.cache = thread;
 800de12:	61ac      	str	r4, [r5, #24]
}
 800de14:	bd70      	pop	{r4, r5, r6, pc}
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
 800de16:	68ec      	ldr	r4, [r5, #12]
 800de18:	e7ea      	b.n	800ddf0 <update_cache+0x10>
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
 800de1a:	f7fa ffb9 	bl	8008d90 <sys_clock_elapsed>
 800de1e:	4603      	mov	r3, r0
 800de20:	6830      	ldr	r0, [r6, #0]
		z_set_timeout_expiry(slice_time, false);
 800de22:	2100      	movs	r1, #0
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
 800de24:	4403      	add	r3, r0
 800de26:	612b      	str	r3, [r5, #16]
		z_set_timeout_expiry(slice_time, false);
 800de28:	f000 fde6 	bl	800e9f8 <z_set_timeout_expiry>
		_kernel.ready_q.cache = thread;
 800de2c:	61ac      	str	r4, [r5, #24]
 800de2e:	e7f1      	b.n	800de14 <update_cache+0x34>
 800de30:	20001564 	.word	0x20001564
 800de34:	200015a4 	.word	0x200015a4

0800de38 <move_thread_to_end_of_prio_q>:
{
 800de38:	b470      	push	{r4, r5, r6}
	if (z_is_thread_queued(thread)) {
 800de3a:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
 800de3e:	7b43      	ldrb	r3, [r0, #13]
 800de40:	2a00      	cmp	r2, #0
 800de42:	db26      	blt.n	800de92 <move_thread_to_end_of_prio_q+0x5a>
	return list->head == list;
 800de44:	4d1b      	ldr	r5, [pc, #108]	; (800deb4 <move_thread_to_end_of_prio_q+0x7c>)
	thread->base.thread_state |= _THREAD_QUEUED;
 800de46:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800de4a:	7343      	strb	r3, [r0, #13]
 800de4c:	69eb      	ldr	r3, [r5, #28]
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
 800de4e:	6a2c      	ldr	r4, [r5, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800de50:	f105 061c 	add.w	r6, r5, #28
 800de54:	42b3      	cmp	r3, r6
 800de56:	d010      	beq.n	800de7a <move_thread_to_end_of_prio_q+0x42>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800de58:	b17b      	cbz	r3, 800de7a <move_thread_to_end_of_prio_q+0x42>
	int32_t b1 = thread_1->base.prio;
 800de5a:	f990 100e 	ldrsb.w	r1, [r0, #14]
 800de5e:	e001      	b.n	800de64 <move_thread_to_end_of_prio_q+0x2c>
	return (node == list->tail) ? NULL : node->next;
 800de60:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800de62:	b153      	cbz	r3, 800de7a <move_thread_to_end_of_prio_q+0x42>
	int32_t b2 = thread_2->base.prio;
 800de64:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
 800de68:	4291      	cmp	r1, r2
		return b2 - b1;
 800de6a:	eba2 0c01 	sub.w	ip, r2, r1
	if (b1 != b2) {
 800de6e:	d002      	beq.n	800de76 <move_thread_to_end_of_prio_q+0x3e>
		if (z_sched_prio_cmp(thread, t) > 0) {
 800de70:	f1bc 0f00 	cmp.w	ip, #0
 800de74:	dc17      	bgt.n	800dea6 <move_thread_to_end_of_prio_q+0x6e>
 800de76:	42a3      	cmp	r3, r4
 800de78:	d1f2      	bne.n	800de60 <move_thread_to_end_of_prio_q+0x28>
static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;

	node->next = list;
	node->prev = tail;
 800de7a:	e9c0 6400 	strd	r6, r4, [r0]

	tail->next = node;
 800de7e:	6020      	str	r0, [r4, #0]
	list->tail = node;
 800de80:	6228      	str	r0, [r5, #32]
	update_cache(thread == _current);
 800de82:	68ab      	ldr	r3, [r5, #8]
 800de84:	1a18      	subs	r0, r3, r0
 800de86:	fab0 f080 	clz	r0, r0
}
 800de8a:	bc70      	pop	{r4, r5, r6}
	update_cache(thread == _current);
 800de8c:	0940      	lsrs	r0, r0, #5
 800de8e:	f7ff bfa7 	b.w	800dde0 <update_cache>
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
 800de92:	e9d0 1400 	ldrd	r1, r4, [r0]
	node->next = NULL;
 800de96:	2200      	movs	r2, #0

	prev->next = next;
 800de98:	6021      	str	r1, [r4, #0]
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800de9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	next->prev = prev;
 800de9e:	604c      	str	r4, [r1, #4]
	node->prev = NULL;
 800dea0:	e9c0 2200 	strd	r2, r2, [r0]
}
 800dea4:	e7ce      	b.n	800de44 <move_thread_to_end_of_prio_q+0xc>
	sys_dnode_t *const prev = successor->prev;
 800dea6:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
 800dea8:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
 800deac:	6010      	str	r0, [r2, #0]
	successor->prev = node;
 800deae:	6058      	str	r0, [r3, #4]
}
 800deb0:	e7e7      	b.n	800de82 <move_thread_to_end_of_prio_q+0x4a>
 800deb2:	bf00      	nop
 800deb4:	20001564 	.word	0x20001564

0800deb8 <ready_thread>:
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
 800deb8:	f990 200d 	ldrsb.w	r2, [r0, #13]
 800debc:	7b43      	ldrb	r3, [r0, #13]
 800debe:	2a00      	cmp	r2, #0
 800dec0:	db03      	blt.n	800deca <ready_thread+0x12>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
 800dec2:	06da      	lsls	r2, r3, #27
 800dec4:	d101      	bne.n	800deca <ready_thread+0x12>
 800dec6:	6982      	ldr	r2, [r0, #24]
 800dec8:	b102      	cbz	r2, 800decc <ready_thread+0x14>
 800deca:	4770      	bx	lr
{
 800decc:	b470      	push	{r4, r5, r6}
	thread->base.thread_state |= _THREAD_QUEUED;
 800dece:	f063 037f 	orn	r3, r3, #127	; 0x7f
	return list->head == list;
 800ded2:	4d13      	ldr	r5, [pc, #76]	; (800df20 <ready_thread+0x68>)
 800ded4:	7343      	strb	r3, [r0, #13]
 800ded6:	69eb      	ldr	r3, [r5, #28]
	return (node == list->tail) ? NULL : node->next;
 800ded8:	6a2c      	ldr	r4, [r5, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800deda:	f105 061c 	add.w	r6, r5, #28
 800dede:	42b3      	cmp	r3, r6
 800dee0:	d010      	beq.n	800df04 <ready_thread+0x4c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800dee2:	b17b      	cbz	r3, 800df04 <ready_thread+0x4c>
	int32_t b1 = thread_1->base.prio;
 800dee4:	f990 100e 	ldrsb.w	r1, [r0, #14]
 800dee8:	e001      	b.n	800deee <ready_thread+0x36>
	return (node == list->tail) ? NULL : node->next;
 800deea:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800deec:	b153      	cbz	r3, 800df04 <ready_thread+0x4c>
	int32_t b2 = thread_2->base.prio;
 800deee:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
 800def2:	4291      	cmp	r1, r2
		return b2 - b1;
 800def4:	eba2 0c01 	sub.w	ip, r2, r1
	if (b1 != b2) {
 800def8:	d002      	beq.n	800df00 <ready_thread+0x48>
		if (z_sched_prio_cmp(thread, t) > 0) {
 800defa:	f1bc 0f00 	cmp.w	ip, #0
 800defe:	dc09      	bgt.n	800df14 <ready_thread+0x5c>
 800df00:	42a3      	cmp	r3, r4
 800df02:	d1f2      	bne.n	800deea <ready_thread+0x32>
	node->prev = tail;
 800df04:	e9c0 6400 	strd	r6, r4, [r0]
	tail->next = node;
 800df08:	6020      	str	r0, [r4, #0]
	list->tail = node;
 800df0a:	6228      	str	r0, [r5, #32]
}
 800df0c:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
 800df0e:	2000      	movs	r0, #0
 800df10:	f7ff bf66 	b.w	800dde0 <update_cache>
	sys_dnode_t *const prev = successor->prev;
 800df14:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
 800df16:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
 800df1a:	6010      	str	r0, [r2, #0]
	successor->prev = node;
 800df1c:	6058      	str	r0, [r3, #4]
}
 800df1e:	e7f5      	b.n	800df0c <ready_thread+0x54>
 800df20:	20001564 	.word	0x20001564

0800df24 <z_thread_timeout>:
{
 800df24:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
 800df26:	f04f 0310 	mov.w	r3, #16
 800df2a:	f3ef 8411 	mrs	r4, BASEPRI
 800df2e:	f383 8812 	msr	BASEPRI_MAX, r3
 800df32:	f3bf 8f6f 	isb	sy
		bool killed = ((thread->base.thread_state & _THREAD_DEAD) ||
 800df36:	f810 3c0b 	ldrb.w	r3, [r0, #-11]
		if (!killed) {
 800df3a:	f013 0228 	ands.w	r2, r3, #40	; 0x28
 800df3e:	d115      	bne.n	800df6c <z_thread_timeout+0x48>
			if (thread->base.pended_on != NULL) {
 800df40:	f850 1c10 	ldr.w	r1, [r0, #-16]
 800df44:	b159      	cbz	r1, 800df5e <z_thread_timeout+0x3a>
	sys_dnode_t *const prev = node->prev;
 800df46:	f850 5c14 	ldr.w	r5, [r0, #-20]
	sys_dnode_t *const next = node->next;
 800df4a:	f850 1c18 	ldr.w	r1, [r0, #-24]
	prev->next = next;
 800df4e:	6029      	str	r1, [r5, #0]
	next->prev = prev;
 800df50:	604d      	str	r5, [r1, #4]
	node->prev = NULL;
 800df52:	e940 2206 	strd	r2, r2, [r0, #-24]
	thread->base.thread_state &= ~_THREAD_PENDING;
 800df56:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
	thread->base.pended_on = NULL;
 800df5a:	f840 2c10 	str.w	r2, [r0, #-16]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
 800df5e:	f023 0314 	bic.w	r3, r3, #20
 800df62:	f800 3c0b 	strb.w	r3, [r0, #-11]
			ready_thread(thread);
 800df66:	3818      	subs	r0, #24
 800df68:	f7ff ffa6 	bl	800deb8 <ready_thread>
	__asm__ volatile(
 800df6c:	f384 8811 	msr	BASEPRI, r4
 800df70:	f3bf 8f6f 	isb	sy
}
 800df74:	bd38      	pop	{r3, r4, r5, pc}
 800df76:	bf00      	nop

0800df78 <add_to_waitq_locked>:
{
 800df78:	b538      	push	{r3, r4, r5, lr}
	if (z_is_thread_queued(thread)) {
 800df7a:	f990 300d 	ldrsb.w	r3, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
 800df7e:	7b42      	ldrb	r2, [r0, #13]
 800df80:	2b00      	cmp	r3, #0
{
 800df82:	4604      	mov	r4, r0
 800df84:	460d      	mov	r5, r1
	if (z_is_thread_queued(thread)) {
 800df86:	db2c      	blt.n	800dfe2 <add_to_waitq_locked+0x6a>
	update_cache(thread == _current);
 800df88:	4b1e      	ldr	r3, [pc, #120]	; (800e004 <add_to_waitq_locked+0x8c>)
 800df8a:	6898      	ldr	r0, [r3, #8]
 800df8c:	1b00      	subs	r0, r0, r4
 800df8e:	fab0 f080 	clz	r0, r0
 800df92:	0940      	lsrs	r0, r0, #5
 800df94:	f7ff ff24 	bl	800dde0 <update_cache>
	thread->base.thread_state |= _THREAD_PENDING;
 800df98:	7b63      	ldrb	r3, [r4, #13]
 800df9a:	f043 0302 	orr.w	r3, r3, #2
 800df9e:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
 800dfa0:	b1c5      	cbz	r5, 800dfd4 <add_to_waitq_locked+0x5c>
	return list->head == list;
 800dfa2:	682b      	ldr	r3, [r5, #0]
		thread->base.pended_on = wait_q;
 800dfa4:	60a5      	str	r5, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800dfa6:	429d      	cmp	r5, r3
 800dfa8:	d015      	beq.n	800dfd6 <add_to_waitq_locked+0x5e>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800dfaa:	b1a3      	cbz	r3, 800dfd6 <add_to_waitq_locked+0x5e>
	int32_t b1 = thread_1->base.prio;
 800dfac:	f994 100e 	ldrsb.w	r1, [r4, #14]
 800dfb0:	e001      	b.n	800dfb6 <add_to_waitq_locked+0x3e>
	return (node == list->tail) ? NULL : node->next;
 800dfb2:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800dfb4:	b153      	cbz	r3, 800dfcc <add_to_waitq_locked+0x54>
	int32_t b2 = thread_2->base.prio;
 800dfb6:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
 800dfba:	4291      	cmp	r1, r2
		return b2 - b1;
 800dfbc:	eba2 0001 	sub.w	r0, r2, r1
	if (b1 != b2) {
 800dfc0:	d001      	beq.n	800dfc6 <add_to_waitq_locked+0x4e>
		if (z_sched_prio_cmp(thread, t) > 0) {
 800dfc2:	2800      	cmp	r0, #0
 800dfc4:	dc18      	bgt.n	800dff8 <add_to_waitq_locked+0x80>
 800dfc6:	686a      	ldr	r2, [r5, #4]
 800dfc8:	4293      	cmp	r3, r2
 800dfca:	d1f2      	bne.n	800dfb2 <add_to_waitq_locked+0x3a>
	node->prev = tail;
 800dfcc:	e9c4 5200 	strd	r5, r2, [r4]
	tail->next = node;
 800dfd0:	6014      	str	r4, [r2, #0]
	list->tail = node;
 800dfd2:	606c      	str	r4, [r5, #4]
}
 800dfd4:	bd38      	pop	{r3, r4, r5, pc}
 800dfd6:	686a      	ldr	r2, [r5, #4]
	node->prev = tail;
 800dfd8:	e9c4 5200 	strd	r5, r2, [r4]
	tail->next = node;
 800dfdc:	6014      	str	r4, [r2, #0]
	list->tail = node;
 800dfde:	606c      	str	r4, [r5, #4]
 800dfe0:	e7f8      	b.n	800dfd4 <add_to_waitq_locked+0x5c>
	sys_dnode_t *const next = node->next;
 800dfe2:	e9d0 3100 	ldrd	r3, r1, [r0]
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800dfe6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800dfea:	7342      	strb	r2, [r0, #13]
	prev->next = next;
 800dfec:	600b      	str	r3, [r1, #0]
	next->prev = prev;
 800dfee:	6059      	str	r1, [r3, #4]
	node->next = NULL;
 800dff0:	2300      	movs	r3, #0
	node->prev = NULL;
 800dff2:	e9c0 3300 	strd	r3, r3, [r0]
}
 800dff6:	e7c7      	b.n	800df88 <add_to_waitq_locked+0x10>
	sys_dnode_t *const prev = successor->prev;
 800dff8:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
 800dffa:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
 800dffe:	6014      	str	r4, [r2, #0]
	successor->prev = node;
 800e000:	605c      	str	r4, [r3, #4]
}
 800e002:	bd38      	pop	{r3, r4, r5, pc}
 800e004:	20001564 	.word	0x20001564

0800e008 <pend>:
{
 800e008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e00c:	4606      	mov	r6, r0
 800e00e:	4615      	mov	r5, r2
 800e010:	461c      	mov	r4, r3
	__asm__ volatile(
 800e012:	f04f 0310 	mov.w	r3, #16
 800e016:	f3ef 8711 	mrs	r7, BASEPRI
 800e01a:	f383 8812 	msr	BASEPRI_MAX, r3
 800e01e:	f3bf 8f6f 	isb	sy
		add_to_waitq_locked(thread, wait_q);
 800e022:	f7ff ffa9 	bl	800df78 <add_to_waitq_locked>
	__asm__ volatile(
 800e026:	f387 8811 	msr	BASEPRI, r7
 800e02a:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 800e02e:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 800e032:	bf08      	it	eq
 800e034:	f1b5 3fff 	cmpeq.w	r5, #4294967295	; 0xffffffff
 800e038:	d101      	bne.n	800e03e <pend+0x36>
}
 800e03a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e03e:	462a      	mov	r2, r5
 800e040:	4623      	mov	r3, r4
 800e042:	f106 0018 	add.w	r0, r6, #24
 800e046:	4902      	ldr	r1, [pc, #8]	; (800e050 <pend+0x48>)
 800e048:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e04c:	f000 bc38 	b.w	800e8c0 <z_add_timeout>
 800e050:	0800df25 	.word	0x0800df25

0800e054 <z_sched_prio_cmp>:
	int32_t b1 = thread_1->base.prio;
 800e054:	f990 300e 	ldrsb.w	r3, [r0, #14]
	int32_t b2 = thread_2->base.prio;
 800e058:	f991 000e 	ldrsb.w	r0, [r1, #14]
	if (b1 != b2) {
 800e05c:	4283      	cmp	r3, r0
		return b2 - b1;
 800e05e:	bf14      	ite	ne
 800e060:	1ac0      	subne	r0, r0, r3
	return 0;
 800e062:	2000      	moveq	r0, #0
}
 800e064:	4770      	bx	lr
 800e066:	bf00      	nop

0800e068 <z_time_slice>:
{
 800e068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
 800e06a:	f04f 0310 	mov.w	r3, #16
 800e06e:	f3ef 8511 	mrs	r5, BASEPRI
 800e072:	f383 8812 	msr	BASEPRI_MAX, r3
 800e076:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
 800e07a:	4c20      	ldr	r4, [pc, #128]	; (800e0fc <z_time_slice+0x94>)
 800e07c:	4a20      	ldr	r2, [pc, #128]	; (800e100 <z_time_slice+0x98>)
 800e07e:	68a3      	ldr	r3, [r4, #8]
 800e080:	6811      	ldr	r1, [r2, #0]
	if (slice_time != 0) {
 800e082:	4e20      	ldr	r6, [pc, #128]	; (800e104 <z_time_slice+0x9c>)
	if (pending_current == _current) {
 800e084:	428b      	cmp	r3, r1
 800e086:	d024      	beq.n	800e0d2 <z_time_slice+0x6a>
	pending_current = NULL;
 800e088:	2100      	movs	r1, #0
 800e08a:	6011      	str	r1, [r2, #0]
	if (slice_time && sliceable(_current)) {
 800e08c:	6832      	ldr	r2, [r6, #0]
 800e08e:	b1ca      	cbz	r2, 800e0c4 <z_time_slice+0x5c>
		&& !z_is_idle_thread_object(thread);
 800e090:	89da      	ldrh	r2, [r3, #14]
 800e092:	2a7f      	cmp	r2, #127	; 0x7f
 800e094:	d816      	bhi.n	800e0c4 <z_time_slice+0x5c>
		&& !z_is_thread_prevented_from_running(thread)
 800e096:	7b59      	ldrb	r1, [r3, #13]
 800e098:	f011 071f 	ands.w	r7, r1, #31
 800e09c:	d112      	bne.n	800e0c4 <z_time_slice+0x5c>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
 800e09e:	4a1a      	ldr	r2, [pc, #104]	; (800e108 <z_time_slice+0xa0>)
 800e0a0:	f993 100e 	ldrsb.w	r1, [r3, #14]
 800e0a4:	6812      	ldr	r2, [r2, #0]
 800e0a6:	4291      	cmp	r1, r2
 800e0a8:	db0c      	blt.n	800e0c4 <z_time_slice+0x5c>
		&& !z_is_idle_thread_object(thread);
 800e0aa:	4a18      	ldr	r2, [pc, #96]	; (800e10c <z_time_slice+0xa4>)
 800e0ac:	4293      	cmp	r3, r2
 800e0ae:	d009      	beq.n	800e0c4 <z_time_slice+0x5c>
		if (ticks >= _current_cpu->slice_ticks) {
 800e0b0:	6922      	ldr	r2, [r4, #16]
 800e0b2:	4282      	cmp	r2, r0
 800e0b4:	dd1a      	ble.n	800e0ec <z_time_slice+0x84>
			_current_cpu->slice_ticks -= ticks;
 800e0b6:	1a10      	subs	r0, r2, r0
 800e0b8:	6120      	str	r0, [r4, #16]
	__asm__ volatile(
 800e0ba:	f385 8811 	msr	BASEPRI, r5
 800e0be:	f3bf 8f6f 	isb	sy
}
 800e0c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		_current_cpu->slice_ticks = 0;
 800e0c4:	2300      	movs	r3, #0
 800e0c6:	6123      	str	r3, [r4, #16]
 800e0c8:	f385 8811 	msr	BASEPRI, r5
 800e0cc:	f3bf 8f6f 	isb	sy
}
 800e0d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (slice_time != 0) {
 800e0d2:	6833      	ldr	r3, [r6, #0]
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d0f7      	beq.n	800e0c8 <z_time_slice+0x60>
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
 800e0d8:	f7fa fe5a 	bl	8008d90 <sys_clock_elapsed>
 800e0dc:	4603      	mov	r3, r0
 800e0de:	6830      	ldr	r0, [r6, #0]
		z_set_timeout_expiry(slice_time, false);
 800e0e0:	2100      	movs	r1, #0
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
 800e0e2:	4403      	add	r3, r0
 800e0e4:	6123      	str	r3, [r4, #16]
		z_set_timeout_expiry(slice_time, false);
 800e0e6:	f000 fc87 	bl	800e9f8 <z_set_timeout_expiry>
}
 800e0ea:	e7ed      	b.n	800e0c8 <z_time_slice+0x60>
			move_thread_to_end_of_prio_q(_current);
 800e0ec:	4618      	mov	r0, r3
 800e0ee:	f7ff fea3 	bl	800de38 <move_thread_to_end_of_prio_q>
	if (slice_time != 0) {
 800e0f2:	6833      	ldr	r3, [r6, #0]
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d0e7      	beq.n	800e0c8 <z_time_slice+0x60>
 800e0f8:	e7ee      	b.n	800e0d8 <z_time_slice+0x70>
 800e0fa:	bf00      	nop
 800e0fc:	20001564 	.word	0x20001564
 800e100:	2000159c 	.word	0x2000159c
 800e104:	200015a4 	.word	0x200015a4
 800e108:	200015a0 	.word	0x200015a0
 800e10c:	20000b88 	.word	0x20000b88

0800e110 <z_ready_thread>:
{
 800e110:	b510      	push	{r4, lr}
	__asm__ volatile(
 800e112:	f04f 0310 	mov.w	r3, #16
 800e116:	f3ef 8411 	mrs	r4, BASEPRI
 800e11a:	f383 8812 	msr	BASEPRI_MAX, r3
 800e11e:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
 800e122:	f7ff fec9 	bl	800deb8 <ready_thread>
	__asm__ volatile(
 800e126:	f384 8811 	msr	BASEPRI, r4
 800e12a:	f3bf 8f6f 	isb	sy
}
 800e12e:	bd10      	pop	{r4, pc}

0800e130 <z_sched_start>:
{
 800e130:	b510      	push	{r4, lr}
	__asm__ volatile(
 800e132:	f04f 0210 	mov.w	r2, #16
 800e136:	f3ef 8411 	mrs	r4, BASEPRI
 800e13a:	f382 8812 	msr	BASEPRI_MAX, r2
 800e13e:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
 800e142:	7b42      	ldrb	r2, [r0, #13]
	if (z_has_thread_started(thread)) {
 800e144:	0753      	lsls	r3, r2, #29
 800e146:	d404      	bmi.n	800e152 <z_sched_start+0x22>
	__asm__ volatile(
 800e148:	f384 8811 	msr	BASEPRI, r4
 800e14c:	f3bf 8f6f 	isb	sy
}
 800e150:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
 800e152:	f022 0204 	bic.w	r2, r2, #4
 800e156:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
 800e158:	f7ff feae 	bl	800deb8 <ready_thread>
	return arch_irq_unlocked(key) && !arch_is_in_isr();
 800e15c:	2c00      	cmp	r4, #0
 800e15e:	d1f3      	bne.n	800e148 <z_sched_start+0x18>
 800e160:	f3ef 8005 	mrs	r0, IPSR
 800e164:	2800      	cmp	r0, #0
 800e166:	d1ef      	bne.n	800e148 <z_sched_start+0x18>
	new_thread = _kernel.ready_q.cache;
 800e168:	4b04      	ldr	r3, [pc, #16]	; (800e17c <z_sched_start+0x4c>)
	if (resched(key.key) && need_swap()) {
 800e16a:	699a      	ldr	r2, [r3, #24]
 800e16c:	689b      	ldr	r3, [r3, #8]
 800e16e:	429a      	cmp	r2, r3
 800e170:	d0ea      	beq.n	800e148 <z_sched_start+0x18>
}
 800e172:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	ret = arch_swap(key);
 800e176:	f7f4 bf59 	b.w	800302c <arch_swap>
 800e17a:	bf00      	nop
 800e17c:	20001564 	.word	0x20001564

0800e180 <z_impl_k_thread_suspend>:
{
 800e180:	b570      	push	{r4, r5, r6, lr}
 800e182:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
 800e184:	3018      	adds	r0, #24
 800e186:	f000 fc1d 	bl	800e9c4 <z_abort_timeout>
	__asm__ volatile(
 800e18a:	f04f 0310 	mov.w	r3, #16
 800e18e:	f3ef 8611 	mrs	r6, BASEPRI
 800e192:	f383 8812 	msr	BASEPRI_MAX, r3
 800e196:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
 800e19a:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return (thread->base.thread_state & state) != 0U;
 800e19e:	7b63      	ldrb	r3, [r4, #13]
 800e1a0:	2a00      	cmp	r2, #0
 800e1a2:	db12      	blt.n	800e1ca <z_impl_k_thread_suspend+0x4a>
		update_cache(thread == _current);
 800e1a4:	4d18      	ldr	r5, [pc, #96]	; (800e208 <z_impl_k_thread_suspend+0x88>)
 800e1a6:	68a8      	ldr	r0, [r5, #8]
 800e1a8:	1b00      	subs	r0, r0, r4
	thread->base.thread_state |= _THREAD_SUSPENDED;
 800e1aa:	f043 0310 	orr.w	r3, r3, #16
 800e1ae:	fab0 f080 	clz	r0, r0
 800e1b2:	7363      	strb	r3, [r4, #13]
 800e1b4:	0940      	lsrs	r0, r0, #5
 800e1b6:	f7ff fe13 	bl	800dde0 <update_cache>
	__asm__ volatile(
 800e1ba:	f386 8811 	msr	BASEPRI, r6
 800e1be:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
 800e1c2:	68ab      	ldr	r3, [r5, #8]
 800e1c4:	42a3      	cmp	r3, r4
 800e1c6:	d00a      	beq.n	800e1de <z_impl_k_thread_suspend+0x5e>
}
 800e1c8:	bd70      	pop	{r4, r5, r6, pc}
	sys_dnode_t *const next = node->next;
 800e1ca:	e9d4 2100 	ldrd	r2, r1, [r4]
	prev->next = next;
 800e1ce:	600a      	str	r2, [r1, #0]
	next->prev = prev;
 800e1d0:	6051      	str	r1, [r2, #4]
	node->next = NULL;
 800e1d2:	2200      	movs	r2, #0
	node->prev = NULL;
 800e1d4:	e9c4 2200 	strd	r2, r2, [r4]
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800e1d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800e1dc:	e7e2      	b.n	800e1a4 <z_impl_k_thread_suspend+0x24>
	__asm__ volatile(
 800e1de:	f04f 0210 	mov.w	r2, #16
 800e1e2:	f3ef 8311 	mrs	r3, BASEPRI
 800e1e6:	f382 8812 	msr	BASEPRI_MAX, r2
 800e1ea:	f3bf 8f6f 	isb	sy
	return arch_irq_unlocked(key) && !arch_is_in_isr();
 800e1ee:	b933      	cbnz	r3, 800e1fe <z_impl_k_thread_suspend+0x7e>
 800e1f0:	f3ef 8005 	mrs	r0, IPSR
 800e1f4:	b918      	cbnz	r0, 800e1fe <z_impl_k_thread_suspend+0x7e>
}
 800e1f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e1fa:	f7f4 bf17 	b.w	800302c <arch_swap>
	__asm__ volatile(
 800e1fe:	f383 8811 	msr	BASEPRI, r3
 800e202:	f3bf 8f6f 	isb	sy
 800e206:	bd70      	pop	{r4, r5, r6, pc}
 800e208:	20001564 	.word	0x20001564

0800e20c <z_unpend_thread_no_timeout>:
	__asm__ volatile(
 800e20c:	f04f 0310 	mov.w	r3, #16
 800e210:	f3ef 8111 	mrs	r1, BASEPRI
 800e214:	f383 8812 	msr	BASEPRI_MAX, r3
 800e218:	f3bf 8f6f 	isb	sy
	sys_dnode_t *const next = node->next;
 800e21c:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
 800e220:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 800e222:	605a      	str	r2, [r3, #4]
	thread->base.thread_state &= ~_THREAD_PENDING;
 800e224:	7b42      	ldrb	r2, [r0, #13]
	node->next = NULL;
 800e226:	2300      	movs	r3, #0
 800e228:	f022 0202 	bic.w	r2, r2, #2
	node->prev = NULL;
 800e22c:	e9c0 3300 	strd	r3, r3, [r0]
 800e230:	7342      	strb	r2, [r0, #13]
	thread->base.pended_on = NULL;
 800e232:	6083      	str	r3, [r0, #8]
	__asm__ volatile(
 800e234:	f381 8811 	msr	BASEPRI, r1
 800e238:	f3bf 8f6f 	isb	sy
}
 800e23c:	4770      	bx	lr
 800e23e:	bf00      	nop

0800e240 <z_pend_curr>:
{
 800e240:	b510      	push	{r4, lr}
	pending_current = _current;
 800e242:	4b07      	ldr	r3, [pc, #28]	; (800e260 <z_pend_curr+0x20>)
 800e244:	6898      	ldr	r0, [r3, #8]
 800e246:	4b07      	ldr	r3, [pc, #28]	; (800e264 <z_pend_curr+0x24>)
{
 800e248:	460c      	mov	r4, r1
	pending_current = _current;
 800e24a:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
 800e24c:	4611      	mov	r1, r2
 800e24e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e252:	f7ff fed9 	bl	800e008 <pend>
 800e256:	4620      	mov	r0, r4
}
 800e258:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e25c:	f7f4 bee6 	b.w	800302c <arch_swap>
 800e260:	20001564 	.word	0x20001564
 800e264:	2000159c 	.word	0x2000159c

0800e268 <z_unpend1_no_timeout>:
{
 800e268:	4603      	mov	r3, r0
	__asm__ volatile(
 800e26a:	f04f 0210 	mov.w	r2, #16
 800e26e:	f3ef 8111 	mrs	r1, BASEPRI
 800e272:	f382 8812 	msr	BASEPRI_MAX, r2
 800e276:	f3bf 8f6f 	isb	sy
	return list->head == list;
 800e27a:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800e27c:	4283      	cmp	r3, r0
 800e27e:	d011      	beq.n	800e2a4 <z_unpend1_no_timeout+0x3c>
	if (n != NULL) {
 800e280:	b158      	cbz	r0, 800e29a <z_unpend1_no_timeout+0x32>
	sys_dnode_t *const next = node->next;
 800e282:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
 800e286:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 800e288:	605a      	str	r2, [r3, #4]
 800e28a:	7b42      	ldrb	r2, [r0, #13]
	node->next = NULL;
 800e28c:	2300      	movs	r3, #0
	node->prev = NULL;
 800e28e:	e9c0 3300 	strd	r3, r3, [r0]
 800e292:	f022 0202 	bic.w	r2, r2, #2
 800e296:	7342      	strb	r2, [r0, #13]
	thread->base.pended_on = NULL;
 800e298:	6083      	str	r3, [r0, #8]
	__asm__ volatile(
 800e29a:	f381 8811 	msr	BASEPRI, r1
 800e29e:	f3bf 8f6f 	isb	sy
}
 800e2a2:	4770      	bx	lr
	struct k_thread *thread = NULL;
 800e2a4:	2000      	movs	r0, #0
 800e2a6:	f381 8811 	msr	BASEPRI, r1
 800e2aa:	f3bf 8f6f 	isb	sy
}
 800e2ae:	4770      	bx	lr

0800e2b0 <z_unpend_first_thread>:
{
 800e2b0:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
 800e2b2:	f04f 0310 	mov.w	r3, #16
 800e2b6:	f3ef 8511 	mrs	r5, BASEPRI
 800e2ba:	f383 8812 	msr	BASEPRI_MAX, r3
 800e2be:	f3bf 8f6f 	isb	sy
	return list->head == list;
 800e2c2:	6804      	ldr	r4, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800e2c4:	42a0      	cmp	r0, r4
 800e2c6:	d016      	beq.n	800e2f6 <z_unpend_first_thread+0x46>
	if (n != NULL) {
 800e2c8:	b17c      	cbz	r4, 800e2ea <z_unpend_first_thread+0x3a>
	sys_dnode_t *const next = node->next;
 800e2ca:	e9d4 3200 	ldrd	r3, r2, [r4]
	prev->next = next;
 800e2ce:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 800e2d0:	605a      	str	r2, [r3, #4]
 800e2d2:	7b62      	ldrb	r2, [r4, #13]
	node->next = NULL;
 800e2d4:	2300      	movs	r3, #0
 800e2d6:	f022 0202 	bic.w	r2, r2, #2
	node->prev = NULL;
 800e2da:	e9c4 3300 	strd	r3, r3, [r4]
 800e2de:	7362      	strb	r2, [r4, #13]
	thread->base.pended_on = NULL;
 800e2e0:	60a3      	str	r3, [r4, #8]
 800e2e2:	f104 0018 	add.w	r0, r4, #24
 800e2e6:	f000 fb6d 	bl	800e9c4 <z_abort_timeout>
	__asm__ volatile(
 800e2ea:	f385 8811 	msr	BASEPRI, r5
 800e2ee:	f3bf 8f6f 	isb	sy
}
 800e2f2:	4620      	mov	r0, r4
 800e2f4:	bd38      	pop	{r3, r4, r5, pc}
	struct k_thread *thread = NULL;
 800e2f6:	2400      	movs	r4, #0
 800e2f8:	f385 8811 	msr	BASEPRI, r5
 800e2fc:	f3bf 8f6f 	isb	sy
}
 800e300:	4620      	mov	r0, r4
 800e302:	bd38      	pop	{r3, r4, r5, pc}

0800e304 <z_unpend_thread>:
	__asm__ volatile(
 800e304:	f04f 0310 	mov.w	r3, #16
 800e308:	f3ef 8111 	mrs	r1, BASEPRI
 800e30c:	f383 8812 	msr	BASEPRI_MAX, r3
 800e310:	f3bf 8f6f 	isb	sy
	sys_dnode_t *const next = node->next;
 800e314:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
 800e318:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 800e31a:	605a      	str	r2, [r3, #4]
 800e31c:	7b42      	ldrb	r2, [r0, #13]
	node->next = NULL;
 800e31e:	2300      	movs	r3, #0
 800e320:	f022 0202 	bic.w	r2, r2, #2
	node->prev = NULL;
 800e324:	e9c0 3300 	strd	r3, r3, [r0]
 800e328:	7342      	strb	r2, [r0, #13]
	thread->base.pended_on = NULL;
 800e32a:	6083      	str	r3, [r0, #8]
	__asm__ volatile(
 800e32c:	f381 8811 	msr	BASEPRI, r1
 800e330:	f3bf 8f6f 	isb	sy
 800e334:	3018      	adds	r0, #24
 800e336:	f000 bb45 	b.w	800e9c4 <z_abort_timeout>
 800e33a:	bf00      	nop

0800e33c <z_set_prio>:
{
 800e33c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
 800e33e:	f04f 0310 	mov.w	r3, #16
 800e342:	f3ef 8411 	mrs	r4, BASEPRI
 800e346:	f383 8812 	msr	BASEPRI_MAX, r3
 800e34a:	f3bf 8f6f 	isb	sy
	uint8_t state = thread->base.thread_state;
 800e34e:	7b43      	ldrb	r3, [r0, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
 800e350:	06da      	lsls	r2, r3, #27
				thread->base.prio = prio;
 800e352:	b249      	sxtb	r1, r1
 800e354:	d101      	bne.n	800e35a <z_set_prio+0x1e>
 800e356:	6982      	ldr	r2, [r0, #24]
 800e358:	b132      	cbz	r2, 800e368 <z_set_prio+0x2c>
			thread->base.prio = prio;
 800e35a:	7381      	strb	r1, [r0, #14]
 800e35c:	2000      	movs	r0, #0
	__asm__ volatile(
 800e35e:	f384 8811 	msr	BASEPRI, r4
 800e362:	f3bf 8f6f 	isb	sy
}
 800e366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	sys_dnode_t *const next = node->next;
 800e368:	e9d0 5600 	ldrd	r5, r6, [r0]
	return list->head == list;
 800e36c:	4f17      	ldr	r7, [pc, #92]	; (800e3cc <z_set_prio+0x90>)
	prev->next = next;
 800e36e:	6035      	str	r5, [r6, #0]
	next->prev = prev;
 800e370:	606e      	str	r6, [r5, #4]
	node->prev = NULL;
 800e372:	e9c0 2200 	strd	r2, r2, [r0]
	thread->base.thread_state |= _THREAD_QUEUED;
 800e376:	f063 037f 	orn	r3, r3, #127	; 0x7f
	return list->head == list;
 800e37a:	463e      	mov	r6, r7
 800e37c:	7343      	strb	r3, [r0, #13]
 800e37e:	f856 3f1c 	ldr.w	r3, [r6, #28]!
	return (node == list->tail) ? NULL : node->next;
 800e382:	6a3d      	ldr	r5, [r7, #32]
				thread->base.prio = prio;
 800e384:	7381      	strb	r1, [r0, #14]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800e386:	42b3      	cmp	r3, r6
 800e388:	d00d      	beq.n	800e3a6 <z_set_prio+0x6a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800e38a:	b163      	cbz	r3, 800e3a6 <z_set_prio+0x6a>
	int32_t b2 = thread_2->base.prio;
 800e38c:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
 800e390:	428a      	cmp	r2, r1
		return b2 - b1;
 800e392:	eba2 0c01 	sub.w	ip, r2, r1
	if (b1 != b2) {
 800e396:	d002      	beq.n	800e39e <z_set_prio+0x62>
		if (z_sched_prio_cmp(thread, t) > 0) {
 800e398:	f1bc 0f00 	cmp.w	ip, #0
 800e39c:	dc10      	bgt.n	800e3c0 <z_set_prio+0x84>
	return (node == list->tail) ? NULL : node->next;
 800e39e:	42ab      	cmp	r3, r5
 800e3a0:	d001      	beq.n	800e3a6 <z_set_prio+0x6a>
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	e7f1      	b.n	800e38a <z_set_prio+0x4e>
	node->prev = tail;
 800e3a6:	e9c0 6500 	strd	r6, r5, [r0]
	tail->next = node;
 800e3aa:	6028      	str	r0, [r5, #0]
	list->tail = node;
 800e3ac:	6238      	str	r0, [r7, #32]
			update_cache(1);
 800e3ae:	2001      	movs	r0, #1
 800e3b0:	f7ff fd16 	bl	800dde0 <update_cache>
 800e3b4:	2001      	movs	r0, #1
 800e3b6:	f384 8811 	msr	BASEPRI, r4
 800e3ba:	f3bf 8f6f 	isb	sy
}
 800e3be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	sys_dnode_t *const prev = successor->prev;
 800e3c0:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
 800e3c2:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
 800e3c6:	6010      	str	r0, [r2, #0]
	successor->prev = node;
 800e3c8:	6058      	str	r0, [r3, #4]
}
 800e3ca:	e7f0      	b.n	800e3ae <z_set_prio+0x72>
 800e3cc:	20001564 	.word	0x20001564

0800e3d0 <z_reschedule>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
 800e3d0:	b949      	cbnz	r1, 800e3e6 <z_reschedule+0x16>
 800e3d2:	f3ef 8005 	mrs	r0, IPSR
 800e3d6:	b930      	cbnz	r0, 800e3e6 <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
 800e3d8:	4b05      	ldr	r3, [pc, #20]	; (800e3f0 <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
 800e3da:	699a      	ldr	r2, [r3, #24]
 800e3dc:	689b      	ldr	r3, [r3, #8]
 800e3de:	429a      	cmp	r2, r3
 800e3e0:	d001      	beq.n	800e3e6 <z_reschedule+0x16>
 800e3e2:	f7f4 be23 	b.w	800302c <arch_swap>
 800e3e6:	f381 8811 	msr	BASEPRI, r1
 800e3ea:	f3bf 8f6f 	isb	sy
}
 800e3ee:	4770      	bx	lr
 800e3f0:	20001564 	.word	0x20001564

0800e3f4 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
 800e3f4:	4603      	mov	r3, r0
 800e3f6:	b920      	cbnz	r0, 800e402 <z_reschedule_irqlock+0xe>
 800e3f8:	f3ef 8205 	mrs	r2, IPSR
 800e3fc:	b90a      	cbnz	r2, 800e402 <z_reschedule_irqlock+0xe>
 800e3fe:	f7f4 be15 	b.w	800302c <arch_swap>
 800e402:	f383 8811 	msr	BASEPRI, r3
 800e406:	f3bf 8f6f 	isb	sy
}
 800e40a:	4770      	bx	lr

0800e40c <k_sched_lock>:
	__asm__ volatile(
 800e40c:	f04f 0310 	mov.w	r3, #16
 800e410:	f3ef 8111 	mrs	r1, BASEPRI
 800e414:	f383 8812 	msr	BASEPRI_MAX, r3
 800e418:	f3bf 8f6f 	isb	sy
	--_current->base.sched_locked;
 800e41c:	4b04      	ldr	r3, [pc, #16]	; (800e430 <k_sched_lock+0x24>)
 800e41e:	689a      	ldr	r2, [r3, #8]
 800e420:	7bd3      	ldrb	r3, [r2, #15]
 800e422:	3b01      	subs	r3, #1
 800e424:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
 800e426:	f381 8811 	msr	BASEPRI, r1
 800e42a:	f3bf 8f6f 	isb	sy
}
 800e42e:	4770      	bx	lr
 800e430:	20001564 	.word	0x20001564

0800e434 <k_sched_unlock>:
{
 800e434:	b510      	push	{r4, lr}
	__asm__ volatile(
 800e436:	f04f 0310 	mov.w	r3, #16
 800e43a:	f3ef 8411 	mrs	r4, BASEPRI
 800e43e:	f383 8812 	msr	BASEPRI_MAX, r3
 800e442:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
 800e446:	4b10      	ldr	r3, [pc, #64]	; (800e488 <k_sched_unlock+0x54>)
 800e448:	689a      	ldr	r2, [r3, #8]
 800e44a:	7bd3      	ldrb	r3, [r2, #15]
 800e44c:	3301      	adds	r3, #1
		update_cache(0);
 800e44e:	2000      	movs	r0, #0
		++_current->base.sched_locked;
 800e450:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
 800e452:	f7ff fcc5 	bl	800dde0 <update_cache>
	__asm__ volatile(
 800e456:	f384 8811 	msr	BASEPRI, r4
 800e45a:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
 800e45e:	f04f 0210 	mov.w	r2, #16
 800e462:	f3ef 8311 	mrs	r3, BASEPRI
 800e466:	f382 8812 	msr	BASEPRI_MAX, r2
 800e46a:	f3bf 8f6f 	isb	sy
	return arch_irq_unlocked(key) && !arch_is_in_isr();
 800e46e:	b933      	cbnz	r3, 800e47e <k_sched_unlock+0x4a>
 800e470:	f3ef 8005 	mrs	r0, IPSR
 800e474:	b918      	cbnz	r0, 800e47e <k_sched_unlock+0x4a>
}
 800e476:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e47a:	f7f4 bdd7 	b.w	800302c <arch_swap>
	__asm__ volatile(
 800e47e:	f383 8811 	msr	BASEPRI, r3
 800e482:	f3bf 8f6f 	isb	sy
 800e486:	bd10      	pop	{r4, pc}
 800e488:	20001564 	.word	0x20001564

0800e48c <z_sched_init>:
	list->head = (sys_dnode_t *)list;
 800e48c:	4b0c      	ldr	r3, [pc, #48]	; (800e4c0 <z_sched_init+0x34>)
 800e48e:	f103 021c 	add.w	r2, r3, #28
	sys_dlist_init(&rq->runq);
#endif
}

void z_sched_init(void)
{
 800e492:	b410      	push	{r4}
	list->tail = (sys_dnode_t *)list;
 800e494:	e9c3 2207 	strd	r2, r2, [r3, #28]
	__asm__ volatile(
 800e498:	f04f 0210 	mov.w	r2, #16
 800e49c:	f3ef 8111 	mrs	r1, BASEPRI
 800e4a0:	f382 8812 	msr	BASEPRI_MAX, r2
 800e4a4:	f3bf 8f6f 	isb	sy
		slice_time = k_ms_to_ticks_ceil32(slice);
 800e4a8:	4c06      	ldr	r4, [pc, #24]	; (800e4c4 <z_sched_init+0x38>)
		slice_max_prio = prio;
 800e4aa:	4807      	ldr	r0, [pc, #28]	; (800e4c8 <z_sched_init+0x3c>)
		_current_cpu->slice_ticks = 0;
 800e4ac:	2200      	movs	r2, #0
 800e4ae:	611a      	str	r2, [r3, #16]
		slice_time = k_ms_to_ticks_ceil32(slice);
 800e4b0:	6022      	str	r2, [r4, #0]
		slice_max_prio = prio;
 800e4b2:	6002      	str	r2, [r0, #0]
	__asm__ volatile(
 800e4b4:	f381 8811 	msr	BASEPRI, r1
 800e4b8:	f3bf 8f6f 	isb	sy

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
		CONFIG_TIMESLICE_PRIORITY);
#endif
}
 800e4bc:	bc10      	pop	{r4}
 800e4be:	4770      	bx	lr
 800e4c0:	20001564 	.word	0x20001564
 800e4c4:	200015a4 	.word	0x200015a4
 800e4c8:	200015a0 	.word	0x200015a0

0800e4cc <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
 800e4cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
 800e4ce:	f04f 0310 	mov.w	r3, #16
 800e4d2:	f3ef 8711 	mrs	r7, BASEPRI
 800e4d6:	f383 8812 	msr	BASEPRI_MAX, r3
 800e4da:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
 800e4de:	4d1b      	ldr	r5, [pc, #108]	; (800e54c <z_impl_k_yield+0x80>)
 800e4e0:	68a9      	ldr	r1, [r5, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800e4e2:	7b4b      	ldrb	r3, [r1, #13]
	sys_dnode_t *const next = node->next;
 800e4e4:	680a      	ldr	r2, [r1, #0]
	sys_dnode_t *const prev = node->prev;
 800e4e6:	6848      	ldr	r0, [r1, #4]
	thread->base.thread_state |= _THREAD_QUEUED;
 800e4e8:	f063 037f 	orn	r3, r3, #127	; 0x7f
	prev->next = next;
 800e4ec:	6002      	str	r2, [r0, #0]
	return list->head == list;
 800e4ee:	462e      	mov	r6, r5
	next->prev = prev;
 800e4f0:	6050      	str	r0, [r2, #4]
	node->next = NULL;
 800e4f2:	2200      	movs	r2, #0
 800e4f4:	734b      	strb	r3, [r1, #13]
 800e4f6:	600a      	str	r2, [r1, #0]
	return list->head == list;
 800e4f8:	f856 3f1c 	ldr.w	r3, [r6, #28]!
	node->prev = NULL;
 800e4fc:	604a      	str	r2, [r1, #4]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800e4fe:	42b3      	cmp	r3, r6
	return (node == list->tail) ? NULL : node->next;
 800e500:	6a2c      	ldr	r4, [r5, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800e502:	d010      	beq.n	800e526 <z_impl_k_yield+0x5a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800e504:	b17b      	cbz	r3, 800e526 <z_impl_k_yield+0x5a>
	int32_t b1 = thread_1->base.prio;
 800e506:	f991 000e 	ldrsb.w	r0, [r1, #14]
 800e50a:	e001      	b.n	800e510 <z_impl_k_yield+0x44>
	return (node == list->tail) ? NULL : node->next;
 800e50c:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
 800e50e:	b153      	cbz	r3, 800e526 <z_impl_k_yield+0x5a>
	int32_t b2 = thread_2->base.prio;
 800e510:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
 800e514:	4290      	cmp	r0, r2
		return b2 - b1;
 800e516:	eba2 0c00 	sub.w	ip, r2, r0
	if (b1 != b2) {
 800e51a:	d002      	beq.n	800e522 <z_impl_k_yield+0x56>
		if (z_sched_prio_cmp(thread, t) > 0) {
 800e51c:	f1bc 0f00 	cmp.w	ip, #0
 800e520:	dc0d      	bgt.n	800e53e <z_impl_k_yield+0x72>
 800e522:	42a3      	cmp	r3, r4
 800e524:	d1f2      	bne.n	800e50c <z_impl_k_yield+0x40>
	node->prev = tail;
 800e526:	e9c1 6400 	strd	r6, r4, [r1]
	tail->next = node;
 800e52a:	6021      	str	r1, [r4, #0]
	list->tail = node;
 800e52c:	6229      	str	r1, [r5, #32]
	}
	queue_thread(_current);
	update_cache(1);
 800e52e:	2001      	movs	r0, #1
 800e530:	f7ff fc56 	bl	800dde0 <update_cache>
 800e534:	4638      	mov	r0, r7
	z_swap(&sched_spinlock, key);
}
 800e536:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e53a:	f7f4 bd77 	b.w	800302c <arch_swap>
	sys_dnode_t *const prev = successor->prev;
 800e53e:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
 800e540:	e9c1 3200 	strd	r3, r2, [r1]
	prev->next = node;
 800e544:	6011      	str	r1, [r2, #0]
	successor->prev = node;
 800e546:	6059      	str	r1, [r3, #4]
}
 800e548:	e7f1      	b.n	800e52e <z_impl_k_yield+0x62>
 800e54a:	bf00      	nop
 800e54c:	20001564 	.word	0x20001564

0800e550 <z_tick_sleep>:
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
 800e550:	ea50 0301 	orrs.w	r3, r0, r1
{
 800e554:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (ticks == 0) {
 800e558:	d04a      	beq.n	800e5f0 <z_tick_sleep+0xa0>
		k_yield();
		return 0;
	}

	k_timeout_t timeout = Z_TIMEOUT_TICKS(ticks);
	if (Z_TICK_ABS(ticks) <= 0) {
 800e55a:	f06f 0401 	mvn.w	r4, #1
 800e55e:	1a24      	subs	r4, r4, r0
 800e560:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e564:	eb63 0301 	sbc.w	r3, r3, r1
 800e568:	2c01      	cmp	r4, #1
 800e56a:	f173 0300 	sbcs.w	r3, r3, #0
 800e56e:	4605      	mov	r5, r0
 800e570:	460e      	mov	r6, r1
 800e572:	db2e      	blt.n	800e5d2 <z_tick_sleep+0x82>
 800e574:	f04f 0310 	mov.w	r3, #16
 800e578:	f3ef 8811 	mrs	r8, BASEPRI
 800e57c:	f383 8812 	msr	BASEPRI_MAX, r3
 800e580:	f3bf 8f6f 	isb	sy
	}

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

#if defined(CONFIG_TIMESLICING) && defined(CONFIG_SWAP_NONATOMIC)
	pending_current = _current;
 800e584:	4f1d      	ldr	r7, [pc, #116]	; (800e5fc <z_tick_sleep+0xac>)
 800e586:	4a1e      	ldr	r2, [pc, #120]	; (800e600 <z_tick_sleep+0xb0>)
 800e588:	68bb      	ldr	r3, [r7, #8]
 800e58a:	6013      	str	r3, [r2, #0]
	if (z_is_thread_queued(thread)) {
 800e58c:	f993 200d 	ldrsb.w	r2, [r3, #13]
	return (thread->base.thread_state & state) != 0U;
 800e590:	7b59      	ldrb	r1, [r3, #13]
 800e592:	2a00      	cmp	r2, #0
 800e594:	db21      	blt.n	800e5da <z_tick_sleep+0x8a>
	update_cache(thread == _current);
 800e596:	2001      	movs	r0, #1
 800e598:	f7ff fc22 	bl	800dde0 <update_cache>
#endif
	unready_thread(_current);
	z_add_thread_timeout(_current, timeout);
 800e59c:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
 800e59e:	4919      	ldr	r1, [pc, #100]	; (800e604 <z_tick_sleep+0xb4>)
 800e5a0:	462a      	mov	r2, r5
 800e5a2:	4633      	mov	r3, r6
 800e5a4:	3018      	adds	r0, #24
 800e5a6:	f000 f98b 	bl	800e8c0 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
 800e5aa:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
 800e5ac:	7b53      	ldrb	r3, [r2, #13]
 800e5ae:	f043 0310 	orr.w	r3, r3, #16
 800e5b2:	7353      	strb	r3, [r2, #13]
 800e5b4:	4640      	mov	r0, r8
 800e5b6:	f7f4 fd39 	bl	800302c <arch_swap>

	(void)z_swap(&sched_spinlock, key);

	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");

	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
 800e5ba:	f000 faaf 	bl	800eb1c <sys_clock_tick_get_32>
 800e5be:	1a20      	subs	r0, r4, r0
 800e5c0:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
 800e5c4:	2801      	cmp	r0, #1
 800e5c6:	f173 0300 	sbcs.w	r3, r3, #0
		return ticks;
	}
#endif

	return 0;
 800e5ca:	bfb8      	it	lt
 800e5cc:	2000      	movlt	r0, #0
}
 800e5ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
 800e5d2:	f000 faa3 	bl	800eb1c <sys_clock_tick_get_32>
 800e5d6:	1944      	adds	r4, r0, r5
 800e5d8:	e7cc      	b.n	800e574 <z_tick_sleep+0x24>
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800e5da:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800e5de:	7359      	strb	r1, [r3, #13]
	sys_dnode_t *const next = node->next;
 800e5e0:	e9d3 2100 	ldrd	r2, r1, [r3]
	prev->next = next;
 800e5e4:	600a      	str	r2, [r1, #0]
	next->prev = prev;
 800e5e6:	6051      	str	r1, [r2, #4]
	node->next = NULL;
 800e5e8:	2200      	movs	r2, #0
	node->prev = NULL;
 800e5ea:	e9c3 2200 	strd	r2, r2, [r3]
}
 800e5ee:	e7d2      	b.n	800e596 <z_tick_sleep+0x46>
	z_impl_k_yield();
 800e5f0:	f7ff ff6c 	bl	800e4cc <z_impl_k_yield>
		return 0;
 800e5f4:	2000      	movs	r0, #0
}
 800e5f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e5fa:	bf00      	nop
 800e5fc:	20001564 	.word	0x20001564
 800e600:	2000159c 	.word	0x2000159c
 800e604:	0800df25 	.word	0x0800df25

0800e608 <z_impl_k_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 800e608:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 800e60c:	bf08      	it	eq
 800e60e:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
{
 800e612:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 800e614:	d007      	beq.n	800e626 <z_impl_k_sleep+0x1e>
		return (int32_t) K_TICKS_FOREVER;
	}

	ticks = timeout.ticks;

	ticks = z_tick_sleep(ticks);
 800e616:	f7ff ff9b 	bl	800e550 <z_tick_sleep>
			return t / ((uint64_t)from_hz / to_hz);
 800e61a:	220a      	movs	r2, #10
 800e61c:	2300      	movs	r3, #0
 800e61e:	17c1      	asrs	r1, r0, #31
 800e620:	f7f2 faac 	bl	8000b7c <__aeabi_uldivmod>
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
 800e624:	bd08      	pop	{r3, pc}
		k_thread_suspend(_current);
 800e626:	4b03      	ldr	r3, [pc, #12]	; (800e634 <z_impl_k_sleep+0x2c>)
 800e628:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
 800e62a:	f7ff fda9 	bl	800e180 <z_impl_k_thread_suspend>
		return (int32_t) K_TICKS_FOREVER;
 800e62e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 800e632:	bd08      	pop	{r3, pc}
 800e634:	20001564 	.word	0x20001564

0800e638 <z_impl_k_usleep>:
}
#include <syscalls/k_sleep_mrsh.c>
#endif

int32_t z_impl_k_usleep(int us)
{
 800e638:	4601      	mov	r1, r0
	int32_t ticks;

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, usleep, us);

	ticks = k_us_to_ticks_ceil64(us);
 800e63a:	17c9      	asrs	r1, r1, #31
		t += off;
 800e63c:	3063      	adds	r0, #99	; 0x63
{
 800e63e:	b508      	push	{r3, lr}
			return t / ((uint64_t)from_hz / to_hz);
 800e640:	f04f 0264 	mov.w	r2, #100	; 0x64
 800e644:	f04f 0300 	mov.w	r3, #0
 800e648:	f141 0100 	adc.w	r1, r1, #0
 800e64c:	f7f2 fa96 	bl	8000b7c <__aeabi_uldivmod>
	ticks = z_tick_sleep(ticks);
 800e650:	17c1      	asrs	r1, r0, #31
 800e652:	f7ff ff7d 	bl	800e550 <z_tick_sleep>
			return t * ((uint64_t)to_hz / from_hz);
 800e656:	2364      	movs	r3, #100	; 0x64

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, usleep, us, k_ticks_to_us_floor64(ticks));

	return k_ticks_to_us_floor64(ticks);
}
 800e658:	fb03 f000 	mul.w	r0, r3, r0
 800e65c:	bd08      	pop	{r3, pc}
 800e65e:	bf00      	nop

0800e660 <z_impl_z_current_get>:
	 * local interrupts when reading it.
	 */
	unsigned int k = arch_irq_lock();
#endif

	k_tid_t ret = _current_cpu->current;
 800e660:	4b01      	ldr	r3, [pc, #4]	; (800e668 <z_impl_z_current_get+0x8>)

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
 800e662:	6898      	ldr	r0, [r3, #8]
 800e664:	4770      	bx	lr
 800e666:	bf00      	nop
 800e668:	20001564 	.word	0x20001564

0800e66c <z_impl_k_is_preempt_thread>:
 800e66c:	f3ef 8305 	mrs	r3, IPSR
#include <syscalls/z_current_get_mrsh.c>
#endif

int z_impl_k_is_preempt_thread(void)
{
	return !arch_is_in_isr() && is_preempt(_current);
 800e670:	b93b      	cbnz	r3, 800e682 <z_impl_k_is_preempt_thread+0x16>
 800e672:	4b05      	ldr	r3, [pc, #20]	; (800e688 <z_impl_k_is_preempt_thread+0x1c>)
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
 800e674:	689b      	ldr	r3, [r3, #8]
	return !arch_is_in_isr() && is_preempt(_current);
 800e676:	89d8      	ldrh	r0, [r3, #14]
 800e678:	287f      	cmp	r0, #127	; 0x7f
 800e67a:	bf8c      	ite	hi
 800e67c:	2000      	movhi	r0, #0
 800e67e:	2001      	movls	r0, #1
 800e680:	4770      	bx	lr
 800e682:	2000      	movs	r0, #0
}
 800e684:	4770      	bx	lr
 800e686:	bf00      	nop
 800e688:	20001564 	.word	0x20001564

0800e68c <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
 800e68c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e690:	f04f 0310 	mov.w	r3, #16
 800e694:	f3ef 8711 	mrs	r7, BASEPRI
 800e698:	f383 8812 	msr	BASEPRI_MAX, r3
 800e69c:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
 800e6a0:	7b43      	ldrb	r3, [r0, #13]
 800e6a2:	f013 0208 	ands.w	r2, r3, #8
 800e6a6:	d005      	beq.n	800e6b4 <z_thread_abort+0x28>
	__asm__ volatile(
 800e6a8:	f387 8811 	msr	BASEPRI, r7
 800e6ac:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
 800e6b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
 800e6b4:	f023 0120 	bic.w	r1, r3, #32
 800e6b8:	4605      	mov	r5, r0
 800e6ba:	f041 0008 	orr.w	r0, r1, #8
		if (z_is_thread_queued(thread)) {
 800e6be:	09c9      	lsrs	r1, r1, #7
 800e6c0:	d13e      	bne.n	800e740 <z_thread_abort+0xb4>
		thread->base.thread_state &= ~_THREAD_ABORTING;
 800e6c2:	7368      	strb	r0, [r5, #13]
		if (thread->base.pended_on != NULL) {
 800e6c4:	68ab      	ldr	r3, [r5, #8]
 800e6c6:	b15b      	cbz	r3, 800e6e0 <z_thread_abort+0x54>
	sys_dnode_t *const next = node->next;
 800e6c8:	e9d5 3200 	ldrd	r3, r2, [r5]
	prev->next = next;
 800e6cc:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 800e6ce:	605a      	str	r2, [r3, #4]
	thread->base.thread_state &= ~_THREAD_PENDING;
 800e6d0:	7b6a      	ldrb	r2, [r5, #13]
	node->next = NULL;
 800e6d2:	2300      	movs	r3, #0
	node->prev = NULL;
 800e6d4:	e9c5 3300 	strd	r3, r3, [r5]
 800e6d8:	f022 0202 	bic.w	r2, r2, #2
 800e6dc:	736a      	strb	r2, [r5, #13]
	thread->base.pended_on = NULL;
 800e6de:	60ab      	str	r3, [r5, #8]
	return z_abort_timeout(&thread->base.timeout);
 800e6e0:	f105 0018 	add.w	r0, r5, #24
 800e6e4:	f000 f96e 	bl	800e9c4 <z_abort_timeout>
	return list->head == list;
 800e6e8:	6dac      	ldr	r4, [r5, #88]	; 0x58
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
 800e6ea:	f105 0858 	add.w	r8, r5, #88	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800e6ee:	45a0      	cmp	r8, r4
 800e6f0:	d017      	beq.n	800e722 <z_thread_abort+0x96>
	node->next = NULL;
 800e6f2:	2600      	movs	r6, #0
	while ((thread = z_waitq_head(wait_q)) != NULL) {
 800e6f4:	b1ac      	cbz	r4, 800e722 <z_thread_abort+0x96>
	sys_dnode_t *const next = node->next;
 800e6f6:	e9d4 3200 	ldrd	r3, r2, [r4]
	prev->next = next;
 800e6fa:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 800e6fc:	605a      	str	r2, [r3, #4]
 800e6fe:	7b63      	ldrb	r3, [r4, #13]
	node->next = NULL;
 800e700:	6026      	str	r6, [r4, #0]
 800e702:	f023 0302 	bic.w	r3, r3, #2
 800e706:	7363      	strb	r3, [r4, #13]
	node->prev = NULL;
 800e708:	6066      	str	r6, [r4, #4]
	thread->base.pended_on = NULL;
 800e70a:	60a6      	str	r6, [r4, #8]
 800e70c:	f104 0018 	add.w	r0, r4, #24
 800e710:	f000 f958 	bl	800e9c4 <z_abort_timeout>
 800e714:	67e6      	str	r6, [r4, #124]	; 0x7c
		ready_thread(thread);
 800e716:	4620      	mov	r0, r4
 800e718:	f7ff fbce 	bl	800deb8 <ready_thread>
	return list->head == list;
 800e71c:	6dac      	ldr	r4, [r5, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800e71e:	4544      	cmp	r4, r8
 800e720:	d1e8      	bne.n	800e6f4 <z_thread_abort+0x68>
		update_cache(1);
 800e722:	2001      	movs	r0, #1
 800e724:	f7ff fb5c 	bl	800dde0 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
 800e728:	4b0b      	ldr	r3, [pc, #44]	; (800e758 <z_thread_abort+0xcc>)
 800e72a:	689b      	ldr	r3, [r3, #8]
 800e72c:	42ab      	cmp	r3, r5
 800e72e:	d1bb      	bne.n	800e6a8 <z_thread_abort+0x1c>
 800e730:	f3ef 8305 	mrs	r3, IPSR
 800e734:	2b00      	cmp	r3, #0
 800e736:	d1b7      	bne.n	800e6a8 <z_thread_abort+0x1c>
 800e738:	4638      	mov	r0, r7
 800e73a:	f7f4 fc77 	bl	800302c <arch_swap>
	return ret;
 800e73e:	e7b3      	b.n	800e6a8 <z_thread_abort+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
 800e740:	f003 035f 	and.w	r3, r3, #95	; 0x5f
 800e744:	f043 0308 	orr.w	r3, r3, #8
	sys_dnode_t *const prev = node->prev;
 800e748:	6869      	ldr	r1, [r5, #4]
 800e74a:	736b      	strb	r3, [r5, #13]
	sys_dnode_t *const next = node->next;
 800e74c:	682b      	ldr	r3, [r5, #0]
	prev->next = next;
 800e74e:	600b      	str	r3, [r1, #0]
	next->prev = prev;
 800e750:	6059      	str	r1, [r3, #4]
	node->prev = NULL;
 800e752:	e9c5 2200 	strd	r2, r2, [r5]
}
 800e756:	e7b5      	b.n	800e6c4 <z_thread_abort+0x38>
 800e758:	20001564 	.word	0x20001564

0800e75c <z_sched_wake>:

/*
 * future scheduler.h API implementations
 */
bool z_sched_wake(_wait_q_t *wait_q, int swap_retval, void *swap_data)
{
 800e75c:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
 800e75e:	f04f 0310 	mov.w	r3, #16
 800e762:	f3ef 8511 	mrs	r5, BASEPRI
 800e766:	f383 8812 	msr	BASEPRI_MAX, r3
 800e76a:	f3bf 8f6f 	isb	sy
	return list->head == list;
 800e76e:	6804      	ldr	r4, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800e770:	42a0      	cmp	r0, r4
 800e772:	d01b      	beq.n	800e7ac <z_sched_wake+0x50>
	if (n != NULL) {
 800e774:	b304      	cbz	r4, 800e7b8 <z_sched_wake+0x5c>
	sys_dnode_t *const prev = node->prev;
 800e776:	6860      	ldr	r0, [r4, #4]
	sys_dnode_t *const next = node->next;
 800e778:	6823      	ldr	r3, [r4, #0]
 800e77a:	67e1      	str	r1, [r4, #124]	; 0x7c
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
 800e77c:	6162      	str	r2, [r4, #20]
	prev->next = next;
 800e77e:	6003      	str	r3, [r0, #0]
	next->prev = prev;
 800e780:	6058      	str	r0, [r3, #4]
 800e782:	7b62      	ldrb	r2, [r4, #13]
	node->next = NULL;
 800e784:	2300      	movs	r3, #0
 800e786:	f022 0202 	bic.w	r2, r2, #2
	node->prev = NULL;
 800e78a:	e9c4 3300 	strd	r3, r3, [r4]
 800e78e:	7362      	strb	r2, [r4, #13]
	thread->base.pended_on = NULL;
 800e790:	60a3      	str	r3, [r4, #8]
 800e792:	f104 0018 	add.w	r0, r4, #24
 800e796:	f000 f915 	bl	800e9c4 <z_abort_timeout>
			z_thread_return_value_set_with_data(thread,
							    swap_retval,
							    swap_data);
			unpend_thread_no_timeout(thread);
			(void)z_abort_thread_timeout(thread);
			ready_thread(thread);
 800e79a:	4620      	mov	r0, r4
 800e79c:	f7ff fb8c 	bl	800deb8 <ready_thread>
			ret = true;
 800e7a0:	2001      	movs	r0, #1
	__asm__ volatile(
 800e7a2:	f385 8811 	msr	BASEPRI, r5
 800e7a6:	f3bf 8f6f 	isb	sy
		}
	}

	return ret;
}
 800e7aa:	bd38      	pop	{r3, r4, r5, pc}
	bool ret = false;
 800e7ac:	2000      	movs	r0, #0
 800e7ae:	f385 8811 	msr	BASEPRI, r5
 800e7b2:	f3bf 8f6f 	isb	sy
}
 800e7b6:	bd38      	pop	{r3, r4, r5, pc}
	bool ret = false;
 800e7b8:	4620      	mov	r0, r4
 800e7ba:	f385 8811 	msr	BASEPRI, r5
 800e7be:	f3bf 8f6f 	isb	sy
}
 800e7c2:	bd38      	pop	{r3, r4, r5, pc}

0800e7c4 <z_sched_wait>:

int z_sched_wait(struct k_spinlock *lock, k_spinlock_key_t key,
		 _wait_q_t *wait_q, k_timeout_t timeout, void **data)
{
 800e7c4:	b570      	push	{r4, r5, r6, lr}
	pending_current = _current;
 800e7c6:	4e09      	ldr	r6, [pc, #36]	; (800e7ec <z_sched_wait+0x28>)
 800e7c8:	4b09      	ldr	r3, [pc, #36]	; (800e7f0 <z_sched_wait+0x2c>)
 800e7ca:	68b0      	ldr	r0, [r6, #8]
 800e7cc:	6018      	str	r0, [r3, #0]
{
 800e7ce:	9d06      	ldr	r5, [sp, #24]
 800e7d0:	460c      	mov	r4, r1
	pend(_current, wait_q, timeout);
 800e7d2:	4611      	mov	r1, r2
 800e7d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e7d8:	f7ff fc16 	bl	800e008 <pend>
	ret = arch_swap(key);
 800e7dc:	4620      	mov	r0, r4
 800e7de:	f7f4 fc25 	bl	800302c <arch_swap>
	int ret = z_pend_curr(lock, key, wait_q, timeout);

	if (data != NULL) {
 800e7e2:	b115      	cbz	r5, 800e7ea <z_sched_wait+0x26>
		*data = _current->base.swap_data;
 800e7e4:	68b3      	ldr	r3, [r6, #8]
 800e7e6:	695b      	ldr	r3, [r3, #20]
 800e7e8:	602b      	str	r3, [r5, #0]
	}
	return ret;
}
 800e7ea:	bd70      	pop	{r4, r5, r6, pc}
 800e7ec:	20001564 	.word	0x20001564
 800e7f0:	2000159c 	.word	0x2000159c

0800e7f4 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
 800e7f4:	b508      	push	{r3, lr}
 800e7f6:	4806      	ldr	r0, [pc, #24]	; (800e810 <z_data_copy+0x1c>)
	(void)memcpy(&__data_region_start, &__data_region_load_start,
 800e7f8:	4a06      	ldr	r2, [pc, #24]	; (800e814 <z_data_copy+0x20>)
 800e7fa:	4907      	ldr	r1, [pc, #28]	; (800e818 <z_data_copy+0x24>)
 800e7fc:	1a12      	subs	r2, r2, r0
 800e7fe:	f002 fa97 	bl	8010d30 <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
 800e802:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800e806:	4a05      	ldr	r2, [pc, #20]	; (800e81c <z_data_copy+0x28>)
 800e808:	4905      	ldr	r1, [pc, #20]	; (800e820 <z_data_copy+0x2c>)
 800e80a:	4806      	ldr	r0, [pc, #24]	; (800e824 <z_data_copy+0x30>)
 800e80c:	f002 ba90 	b.w	8010d30 <memcpy>
 800e810:	20000000 	.word	0x20000000
 800e814:	20000930 	.word	0x20000930
 800e818:	08012b54 	.word	0x08012b54
 800e81c:	00000000 	.word	0x00000000
 800e820:	08012b54 	.word	0x08012b54
 800e824:	20000000 	.word	0x20000000

0800e828 <remove_timeout>:

	return n == NULL ? NULL : CONTAINER_OF(n, struct _timeout, node);
}

static void remove_timeout(struct _timeout *t)
{
 800e828:	b410      	push	{r4}
	return (node == list->tail) ? NULL : node->next;
 800e82a:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
 800e82c:	b168      	cbz	r0, 800e84a <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
 800e82e:	4a0b      	ldr	r2, [pc, #44]	; (800e85c <remove_timeout+0x34>)
 800e830:	6852      	ldr	r2, [r2, #4]
 800e832:	4282      	cmp	r2, r0
 800e834:	d009      	beq.n	800e84a <remove_timeout+0x22>
	if (next(t) != NULL) {
 800e836:	b143      	cbz	r3, 800e84a <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
 800e838:	6901      	ldr	r1, [r0, #16]
 800e83a:	691a      	ldr	r2, [r3, #16]
 800e83c:	6944      	ldr	r4, [r0, #20]
 800e83e:	1852      	adds	r2, r2, r1
 800e840:	6959      	ldr	r1, [r3, #20]
 800e842:	611a      	str	r2, [r3, #16]
 800e844:	eb41 0104 	adc.w	r1, r1, r4
 800e848:	6159      	str	r1, [r3, #20]
	sys_dnode_t *const prev = node->prev;
 800e84a:	6841      	ldr	r1, [r0, #4]
	}

	sys_dlist_remove(&t->node);
}
 800e84c:	bc10      	pop	{r4}
	prev->next = next;
 800e84e:	600b      	str	r3, [r1, #0]
	node->next = NULL;
 800e850:	2200      	movs	r2, #0
	next->prev = prev;
 800e852:	6059      	str	r1, [r3, #4]
	node->prev = NULL;
 800e854:	e9c0 2200 	strd	r2, r2, [r0]
 800e858:	4770      	bx	lr
 800e85a:	bf00      	nop
 800e85c:	20000470 	.word	0x20000470

0800e860 <next_timeout>:
	return list->head == list;
 800e860:	4b14      	ldr	r3, [pc, #80]	; (800e8b4 <next_timeout+0x54>)

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
 800e862:	4a15      	ldr	r2, [pc, #84]	; (800e8b8 <next_timeout+0x58>)
}

static int32_t next_timeout(void)
{
 800e864:	b510      	push	{r4, lr}
 800e866:	681c      	ldr	r4, [r3, #0]
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
 800e868:	6812      	ldr	r2, [r2, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800e86a:	429c      	cmp	r4, r3
 800e86c:	d01d      	beq.n	800e8aa <next_timeout+0x4a>
 800e86e:	b1ca      	cbz	r2, 800e8a4 <next_timeout+0x44>
 800e870:	2000      	movs	r0, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
	int32_t ret;

	if ((to == NULL) ||
 800e872:	b14c      	cbz	r4, 800e888 <next_timeout+0x28>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
 800e874:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 800e878:	1a1b      	subs	r3, r3, r0
 800e87a:	eb62 70e0 	sbc.w	r0, r2, r0, asr #31
	if ((to == NULL) ||
 800e87e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e882:	f170 0200 	sbcs.w	r2, r0, #0
 800e886:	db08      	blt.n	800e89a <next_timeout+0x3a>
		ret = MAX_WAIT;
 800e888:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
 800e88c:	4b0b      	ldr	r3, [pc, #44]	; (800e8bc <next_timeout+0x5c>)
 800e88e:	691b      	ldr	r3, [r3, #16]
 800e890:	b113      	cbz	r3, 800e898 <next_timeout+0x38>
 800e892:	4298      	cmp	r0, r3
 800e894:	bfa8      	it	ge
 800e896:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
 800e898:	bd10      	pop	{r4, pc}
		ret = MAX(0, to->dticks - ticks_elapsed);
 800e89a:	2800      	cmp	r0, #0
 800e89c:	bfac      	ite	ge
 800e89e:	4618      	movge	r0, r3
 800e8a0:	2000      	movlt	r0, #0
 800e8a2:	e7f3      	b.n	800e88c <next_timeout+0x2c>
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
 800e8a4:	f7fa fa74 	bl	8008d90 <sys_clock_elapsed>
 800e8a8:	e7e3      	b.n	800e872 <next_timeout+0x12>
 800e8aa:	2a00      	cmp	r2, #0
 800e8ac:	d1ec      	bne.n	800e888 <next_timeout+0x28>
 800e8ae:	f7fa fa6f 	bl	8008d90 <sys_clock_elapsed>
 800e8b2:	e7e9      	b.n	800e888 <next_timeout+0x28>
 800e8b4:	20000470 	.word	0x20000470
 800e8b8:	200015a8 	.word	0x200015a8
 800e8bc:	20001564 	.word	0x20001564

0800e8c0 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
 800e8c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e8c4:	bf08      	it	eq
 800e8c6:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 800e8ca:	d05f      	beq.n	800e98c <z_add_timeout+0xcc>
{
 800e8cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8ce:	4604      	mov	r4, r0
 800e8d0:	4618      	mov	r0, r3
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
 800e8d2:	60a1      	str	r1, [r4, #8]
	__asm__ volatile(
 800e8d4:	f04f 0110 	mov.w	r1, #16
 800e8d8:	f3ef 8511 	mrs	r5, BASEPRI
 800e8dc:	f381 8812 	msr	BASEPRI_MAX, r1
 800e8e0:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
 800e8e4:	f06f 0101 	mvn.w	r1, #1
 800e8e8:	1a8e      	subs	r6, r1, r2
 800e8ea:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800e8ee:	eb67 0603 	sbc.w	r6, r7, r3
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
 800e8f2:	2e00      	cmp	r6, #0
 800e8f4:	db41      	blt.n	800e97a <z_add_timeout+0xba>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
 800e8f6:	4b2f      	ldr	r3, [pc, #188]	; (800e9b4 <z_add_timeout+0xf4>)
 800e8f8:	681e      	ldr	r6, [r3, #0]
 800e8fa:	685b      	ldr	r3, [r3, #4]
 800e8fc:	1b89      	subs	r1, r1, r6
 800e8fe:	eb67 0303 	sbc.w	r3, r7, r3
 800e902:	1a8a      	subs	r2, r1, r2

			to->dticks = MAX(1, ticks);
 800e904:	eb63 0300 	sbc.w	r3, r3, r0
 800e908:	2a01      	cmp	r2, #1
 800e90a:	f173 0100 	sbcs.w	r1, r3, #0
 800e90e:	bfbc      	itt	lt
 800e910:	2201      	movlt	r2, #1
 800e912:	2300      	movlt	r3, #0
 800e914:	e9c4 2304 	strd	r2, r3, [r4, #16]
	return list->head == list;
 800e918:	4f27      	ldr	r7, [pc, #156]	; (800e9b8 <z_add_timeout+0xf8>)
	return (node == list->tail) ? NULL : node->next;
 800e91a:	e9d7 2c00 	ldrd	r2, ip, [r7]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800e91e:	42ba      	cmp	r2, r7
 800e920:	d012      	beq.n	800e948 <z_add_timeout+0x88>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
		}

		for (t = first(); t != NULL; t = next(t)) {
 800e922:	b18a      	cbz	r2, 800e948 <z_add_timeout+0x88>
			if (t->dticks > to->dticks) {
 800e924:	e9d4 3104 	ldrd	r3, r1, [r4, #16]
 800e928:	e001      	b.n	800e92e <z_add_timeout+0x6e>
	return (node == list->tail) ? NULL : node->next;
 800e92a:	6812      	ldr	r2, [r2, #0]
		for (t = first(); t != NULL; t = next(t)) {
 800e92c:	b162      	cbz	r2, 800e948 <z_add_timeout+0x88>
			if (t->dticks > to->dticks) {
 800e92e:	e9d2 0604 	ldrd	r0, r6, [r2, #16]
 800e932:	4283      	cmp	r3, r0
 800e934:	eb71 0e06 	sbcs.w	lr, r1, r6
 800e938:	db29      	blt.n	800e98e <z_add_timeout+0xce>
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
 800e93a:	1a1b      	subs	r3, r3, r0
 800e93c:	eb61 0106 	sbc.w	r1, r1, r6
 800e940:	4594      	cmp	ip, r2
 800e942:	e9c4 3104 	strd	r3, r1, [r4, #16]
 800e946:	d1f0      	bne.n	800e92a <z_add_timeout+0x6a>
	node->prev = tail;
 800e948:	e9c4 7c00 	strd	r7, ip, [r4]
	tail->next = node;
 800e94c:	f8cc 4000 	str.w	r4, [ip]
	list->tail = node;
 800e950:	607c      	str	r4, [r7, #4]
	return list->head == list;
 800e952:	683b      	ldr	r3, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800e954:	42bb      	cmp	r3, r7
 800e956:	d00b      	beq.n	800e970 <z_add_timeout+0xb0>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
 800e958:	429c      	cmp	r4, r3
 800e95a:	d109      	bne.n	800e970 <z_add_timeout+0xb0>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
 800e95c:	f7ff ff80 	bl	800e860 <next_timeout>

			if (next_time == 0 ||
 800e960:	b118      	cbz	r0, 800e96a <z_add_timeout+0xaa>
			    _current_cpu->slice_ticks != next_time) {
 800e962:	4b16      	ldr	r3, [pc, #88]	; (800e9bc <z_add_timeout+0xfc>)
			if (next_time == 0 ||
 800e964:	691b      	ldr	r3, [r3, #16]
 800e966:	4283      	cmp	r3, r0
 800e968:	d002      	beq.n	800e970 <z_add_timeout+0xb0>
				sys_clock_set_timeout(next_time, false);
 800e96a:	2100      	movs	r1, #0
 800e96c:	f7fa f988 	bl	8008c80 <sys_clock_set_timeout>
	__asm__ volatile(
 800e970:	f385 8811 	msr	BASEPRI, r5
 800e974:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
 800e978:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
 800e97a:	4911      	ldr	r1, [pc, #68]	; (800e9c0 <z_add_timeout+0x100>)
			to->dticks = timeout.ticks + 1 + elapsed();
 800e97c:	1c56      	adds	r6, r2, #1
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
 800e97e:	680a      	ldr	r2, [r1, #0]
			to->dticks = timeout.ticks + 1 + elapsed();
 800e980:	f143 0700 	adc.w	r7, r3, #0
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
 800e984:	b172      	cbz	r2, 800e9a4 <z_add_timeout+0xe4>
			to->dticks = timeout.ticks + 1 + elapsed();
 800e986:	e9c4 6704 	strd	r6, r7, [r4, #16]
 800e98a:	e7c5      	b.n	800e918 <z_add_timeout+0x58>
 800e98c:	4770      	bx	lr
				t->dticks -= to->dticks;
 800e98e:	1ac3      	subs	r3, r0, r3
 800e990:	eb66 0101 	sbc.w	r1, r6, r1
 800e994:	e9c2 3104 	strd	r3, r1, [r2, #16]
	sys_dnode_t *const prev = successor->prev;
 800e998:	6853      	ldr	r3, [r2, #4]
	node->next = successor;
 800e99a:	e9c4 2300 	strd	r2, r3, [r4]
	prev->next = node;
 800e99e:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800e9a0:	6054      	str	r4, [r2, #4]
		if (t == NULL) {
 800e9a2:	e7d6      	b.n	800e952 <z_add_timeout+0x92>
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
 800e9a4:	f7fa f9f4 	bl	8008d90 <sys_clock_elapsed>
			to->dticks = timeout.ticks + 1 + elapsed();
 800e9a8:	1982      	adds	r2, r0, r6
 800e9aa:	4616      	mov	r6, r2
 800e9ac:	eb47 77e0 	adc.w	r7, r7, r0, asr #31
 800e9b0:	e7e9      	b.n	800e986 <z_add_timeout+0xc6>
 800e9b2:	bf00      	nop
 800e9b4:	20000c88 	.word	0x20000c88
 800e9b8:	20000470 	.word	0x20000470
 800e9bc:	20001564 	.word	0x20001564
 800e9c0:	200015a8 	.word	0x200015a8

0800e9c4 <z_abort_timeout>:

int z_abort_timeout(struct _timeout *to)
{
 800e9c4:	b510      	push	{r4, lr}
	__asm__ volatile(
 800e9c6:	f04f 0210 	mov.w	r2, #16
 800e9ca:	f3ef 8411 	mrs	r4, BASEPRI
 800e9ce:	f382 8812 	msr	BASEPRI_MAX, r2
 800e9d2:	f3bf 8f6f 	isb	sy
	int ret = -EINVAL;

	LOCKED(&timeout_lock) {
		if (sys_dnode_is_linked(&to->node)) {
 800e9d6:	6803      	ldr	r3, [r0, #0]
 800e9d8:	b13b      	cbz	r3, 800e9ea <z_abort_timeout+0x26>
			remove_timeout(to);
 800e9da:	f7ff ff25 	bl	800e828 <remove_timeout>
			ret = 0;
 800e9de:	2000      	movs	r0, #0
	__asm__ volatile(
 800e9e0:	f384 8811 	msr	BASEPRI, r4
 800e9e4:	f3bf 8f6f 	isb	sy
		}
	}

	return ret;
}
 800e9e8:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
 800e9ea:	f06f 0015 	mvn.w	r0, #21
 800e9ee:	f384 8811 	msr	BASEPRI, r4
 800e9f2:	f3bf 8f6f 	isb	sy
}
 800e9f6:	bd10      	pop	{r4, pc}

0800e9f8 <z_set_timeout_expiry>:
	}
	return ret;
}

void z_set_timeout_expiry(int32_t ticks, bool is_idle)
{
 800e9f8:	b570      	push	{r4, r5, r6, lr}
 800e9fa:	4604      	mov	r4, r0
 800e9fc:	460d      	mov	r5, r1
	__asm__ volatile(
 800e9fe:	f04f 0310 	mov.w	r3, #16
 800ea02:	f3ef 8611 	mrs	r6, BASEPRI
 800ea06:	f383 8812 	msr	BASEPRI_MAX, r3
 800ea0a:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
		int next_to = next_timeout();
 800ea0e:	f7ff ff27 	bl	800e860 <next_timeout>
		bool sooner = (next_to == K_TICKS_FOREVER)
			      || (ticks <= next_to);
 800ea12:	42a0      	cmp	r0, r4
 800ea14:	db07      	blt.n	800ea26 <z_set_timeout_expiry+0x2e>
		 * SMP can't use this optimization though: we don't
		 * know when context switches happen until interrupt
		 * exit and so can't get the timeslicing clamp folded
		 * in.
		 */
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
 800ea16:	2801      	cmp	r0, #1
 800ea18:	dd05      	ble.n	800ea26 <z_set_timeout_expiry+0x2e>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
 800ea1a:	42a0      	cmp	r0, r4
 800ea1c:	4629      	mov	r1, r5
 800ea1e:	bfa8      	it	ge
 800ea20:	4620      	movge	r0, r4
 800ea22:	f7fa f92d 	bl	8008c80 <sys_clock_set_timeout>
	__asm__ volatile(
 800ea26:	f386 8811 	msr	BASEPRI, r6
 800ea2a:	f3bf 8f6f 	isb	sy
		}
	}
}
 800ea2e:	bd70      	pop	{r4, r5, r6, pc}

0800ea30 <sys_clock_announce>:

void sys_clock_announce(int32_t ticks)
{
 800ea30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea34:	4606      	mov	r6, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
 800ea36:	f7ff fb17 	bl	800e068 <z_time_slice>
	__asm__ volatile(
 800ea3a:	f04f 0310 	mov.w	r3, #16
 800ea3e:	f3ef 8511 	mrs	r5, BASEPRI
 800ea42:	f383 8812 	msr	BASEPRI_MAX, r3
 800ea46:	f3bf 8f6f 	isb	sy
	return list->head == list;
 800ea4a:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 800eb10 <sys_clock_announce+0xe0>
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
 800ea4e:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 800eb14 <sys_clock_announce+0xe4>
 800ea52:	f8d9 4000 	ldr.w	r4, [r9]
 800ea56:	f8c8 6000 	str.w	r6, [r8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800ea5a:	454c      	cmp	r4, r9
 800ea5c:	d053      	beq.n	800eb06 <sys_clock_announce+0xd6>
 800ea5e:	4f2e      	ldr	r7, [pc, #184]	; (800eb18 <sys_clock_announce+0xe8>)
 800ea60:	462b      	mov	r3, r5

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
 800ea62:	e9d7 2100 	ldrd	r2, r1, [r7]
		announce_remaining -= dt;
		t->dticks = 0;
		remove_timeout(t);
 800ea66:	4620      	mov	r0, r4
	while (first() != NULL && first()->dticks <= announce_remaining) {
 800ea68:	ea4f 7ce6 	mov.w	ip, r6, asr #31
	 * a memory barrier when used like this, and we don't have a
	 * Zephyr framework for that.
	 */
	atomic_clear(&l->locked);
#endif
	arch_irq_unlock(key.key);
 800ea6c:	461d      	mov	r5, r3
 800ea6e:	b374      	cbz	r4, 800eace <sys_clock_announce+0x9e>
 800ea70:	6923      	ldr	r3, [r4, #16]
 800ea72:	f8d4 e014 	ldr.w	lr, [r4, #20]
 800ea76:	429e      	cmp	r6, r3
 800ea78:	eb7c 0b0e 	sbcs.w	fp, ip, lr
		announce_remaining -= dt;
 800ea7c:	eba6 0a03 	sub.w	sl, r6, r3
	while (first() != NULL && first()->dticks <= announce_remaining) {
 800ea80:	db3b      	blt.n	800eafa <sys_clock_announce+0xca>
		curr_tick += dt;
 800ea82:	189a      	adds	r2, r3, r2
		announce_remaining -= dt;
 800ea84:	f8c8 a000 	str.w	sl, [r8]
		t->dticks = 0;
 800ea88:	f04f 0b00 	mov.w	fp, #0
 800ea8c:	f04f 0a00 	mov.w	sl, #0
		curr_tick += dt;
 800ea90:	eb41 73e3 	adc.w	r3, r1, r3, asr #31
		t->dticks = 0;
 800ea94:	e9c4 ab04 	strd	sl, fp, [r4, #16]
		curr_tick += dt;
 800ea98:	e9c7 2300 	strd	r2, r3, [r7]
		remove_timeout(t);
 800ea9c:	f7ff fec4 	bl	800e828 <remove_timeout>
	__asm__ volatile(
 800eaa0:	f385 8811 	msr	BASEPRI, r5
 800eaa4:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&timeout_lock, key);
		t->fn(t);
 800eaa8:	68a3      	ldr	r3, [r4, #8]
 800eaaa:	4798      	blx	r3
	__asm__ volatile(
 800eaac:	f04f 0310 	mov.w	r3, #16
 800eab0:	f3ef 8511 	mrs	r5, BASEPRI
 800eab4:	f383 8812 	msr	BASEPRI_MAX, r3
 800eab8:	f3bf 8f6f 	isb	sy
	return list->head == list;
 800eabc:	f8d9 4000 	ldr.w	r4, [r9]
	while (first() != NULL && first()->dticks <= announce_remaining) {
 800eac0:	f8d8 6000 	ldr.w	r6, [r8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800eac4:	454c      	cmp	r4, r9
	k.key = arch_irq_lock();
 800eac6:	462b      	mov	r3, r5
 800eac8:	d1cb      	bne.n	800ea62 <sys_clock_announce+0x32>
 800eaca:	ea4f 7ce6 	mov.w	ip, r6, asr #31

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
	}

	curr_tick += announce_remaining;
 800eace:	683b      	ldr	r3, [r7, #0]
 800ead0:	199b      	adds	r3, r3, r6
 800ead2:	603b      	str	r3, [r7, #0]
 800ead4:	687b      	ldr	r3, [r7, #4]
	announce_remaining = 0;
 800ead6:	f04f 0400 	mov.w	r4, #0
	curr_tick += announce_remaining;
 800eada:	eb43 030c 	adc.w	r3, r3, ip
 800eade:	607b      	str	r3, [r7, #4]
	announce_remaining = 0;
 800eae0:	f8c8 4000 	str.w	r4, [r8]

	sys_clock_set_timeout(next_timeout(), false);
 800eae4:	f7ff febc 	bl	800e860 <next_timeout>
 800eae8:	4621      	mov	r1, r4
 800eaea:	f7fa f8c9 	bl	8008c80 <sys_clock_set_timeout>
	__asm__ volatile(
 800eaee:	f385 8811 	msr	BASEPRI, r5
 800eaf2:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
 800eaf6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		first()->dticks -= announce_remaining;
 800eafa:	1b9b      	subs	r3, r3, r6
 800eafc:	6123      	str	r3, [r4, #16]
 800eafe:	eb6e 030c 	sbc.w	r3, lr, ip
 800eb02:	6163      	str	r3, [r4, #20]
 800eb04:	e7e3      	b.n	800eace <sys_clock_announce+0x9e>
 800eb06:	4f04      	ldr	r7, [pc, #16]	; (800eb18 <sys_clock_announce+0xe8>)
 800eb08:	ea4f 7ce6 	mov.w	ip, r6, asr #31
 800eb0c:	e7df      	b.n	800eace <sys_clock_announce+0x9e>
 800eb0e:	bf00      	nop
 800eb10:	20000470 	.word	0x20000470
 800eb14:	200015a8 	.word	0x200015a8
 800eb18:	20000c88 	.word	0x20000c88

0800eb1c <sys_clock_tick_get_32>:
	}
	return t;
}

uint32_t sys_clock_tick_get_32(void)
{
 800eb1c:	b510      	push	{r4, lr}
	__asm__ volatile(
 800eb1e:	f04f 0310 	mov.w	r3, #16
 800eb22:	f3ef 8411 	mrs	r4, BASEPRI
 800eb26:	f383 8812 	msr	BASEPRI_MAX, r3
 800eb2a:	f3bf 8f6f 	isb	sy
		t = curr_tick + sys_clock_elapsed();
 800eb2e:	f7fa f92f 	bl	8008d90 <sys_clock_elapsed>
 800eb32:	4b04      	ldr	r3, [pc, #16]	; (800eb44 <sys_clock_tick_get_32+0x28>)
 800eb34:	681b      	ldr	r3, [r3, #0]
 800eb36:	4418      	add	r0, r3
	__asm__ volatile(
 800eb38:	f384 8811 	msr	BASEPRI, r4
 800eb3c:	f3bf 8f6f 	isb	sy
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
#else
	return (uint32_t)curr_tick;
#endif
}
 800eb40:	bd10      	pop	{r4, pc}
 800eb42:	bf00      	nop
 800eb44:	20000c88 	.word	0x20000c88

0800eb48 <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
 800eb48:	b510      	push	{r4, lr}
	__asm__ volatile(
 800eb4a:	f04f 0310 	mov.w	r3, #16
 800eb4e:	f3ef 8411 	mrs	r4, BASEPRI
 800eb52:	f383 8812 	msr	BASEPRI_MAX, r3
 800eb56:	f3bf 8f6f 	isb	sy
		t = curr_tick + sys_clock_elapsed();
 800eb5a:	f7fa f919 	bl	8008d90 <sys_clock_elapsed>
 800eb5e:	4a05      	ldr	r2, [pc, #20]	; (800eb74 <z_impl_k_uptime_ticks+0x2c>)
 800eb60:	e9d2 3100 	ldrd	r3, r1, [r2]
 800eb64:	18c0      	adds	r0, r0, r3
 800eb66:	f141 0100 	adc.w	r1, r1, #0
	__asm__ volatile(
 800eb6a:	f384 8811 	msr	BASEPRI, r4
 800eb6e:	f3bf 8f6f 	isb	sy
	return sys_clock_tick_get();
}
 800eb72:	bd10      	pop	{r4, pc}
 800eb74:	20000c88 	.word	0x20000c88

0800eb78 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
 800eb78:	b900      	cbnz	r0, 800eb7c <z_impl_k_busy_wait+0x4>
 800eb7a:	4770      	bx	lr
{
 800eb7c:	b538      	push	{r3, r4, r5, lr}
 800eb7e:	4604      	mov	r4, r0
#ifndef _ASMLANGUAGE
extern uint32_t sys_clock_cycle_get_32(void);

static inline uint32_t arch_k_cycle_get_32(void)
{
	return sys_clock_cycle_get_32();
 800eb80:	f7fa f942 	bl	8008e08 <sys_clock_cycle_get_32>
 800eb84:	4605      	mov	r5, r0
#if !defined(CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT)
	uint32_t start_cycles = k_cycle_get_32();

	/* use 64-bit math to prevent overflow when multiplying */
	uint32_t cycles_to_wait = (uint32_t)(
		(uint64_t)usec_to_wait *
 800eb86:	4807      	ldr	r0, [pc, #28]	; (800eba4 <z_impl_k_busy_wait+0x2c>)
		(uint64_t)sys_clock_hw_cycles_per_sec() /
 800eb88:	4a07      	ldr	r2, [pc, #28]	; (800eba8 <z_impl_k_busy_wait+0x30>)
 800eb8a:	fba4 0100 	umull	r0, r1, r4, r0
 800eb8e:	2300      	movs	r3, #0
 800eb90:	f7f1 fff4 	bl	8000b7c <__aeabi_uldivmod>
 800eb94:	4604      	mov	r4, r0
 800eb96:	f7fa f937 	bl	8008e08 <sys_clock_cycle_get_32>

	for (;;) {
		uint32_t current_cycles = k_cycle_get_32();

		/* this handles the rollover on an unsigned 32-bit value */
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
 800eb9a:	1b40      	subs	r0, r0, r5
 800eb9c:	42a0      	cmp	r0, r4
 800eb9e:	d3fa      	bcc.n	800eb96 <z_impl_k_busy_wait+0x1e>
	}
#else
	arch_busy_wait(usec_to_wait);
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
 800eba0:	bd38      	pop	{r3, r4, r5, pc}
 800eba2:	bf00      	nop
 800eba4:	04c4b400 	.word	0x04c4b400
 800eba8:	000f4240 	.word	0x000f4240

0800ebac <z_timer_expiration_handler>:
 * @brief Handle expiration of a kernel timer object.
 *
 * @param t  Timeout used by the timer.
 */
void z_timer_expiration_handler(struct _timeout *t)
{
 800ebac:	b570      	push	{r4, r5, r6, lr}
 800ebae:	4604      	mov	r4, r0
	__asm__ volatile(
 800ebb0:	f04f 0310 	mov.w	r3, #16
 800ebb4:	f3ef 8511 	mrs	r5, BASEPRI
 800ebb8:	f383 8812 	msr	BASEPRI_MAX, r3
 800ebbc:	f3bf 8f6f 	isb	sy

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
 800ebc0:	e9d0 320a 	ldrd	r3, r2, [r0, #40]	; 0x28
 800ebc4:	3301      	adds	r3, #1
 800ebc6:	f142 0200 	adc.w	r2, r2, #0
 800ebca:	2b02      	cmp	r3, #2
 800ebcc:	f172 0300 	sbcs.w	r3, r2, #0
 800ebd0:	462e      	mov	r6, r5
 800ebd2:	d22b      	bcs.n	800ec2c <z_timer_expiration_handler+0x80>
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
			     timer->period);
	}

	/* update timer's status */
	timer->status += 1U;
 800ebd4:	6b23      	ldr	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
 800ebd6:	6a22      	ldr	r2, [r4, #32]
	timer->status += 1U;
 800ebd8:	3301      	adds	r3, #1
 800ebda:	6323      	str	r3, [r4, #48]	; 0x30
	if (timer->expiry_fn != NULL) {
 800ebdc:	b172      	cbz	r2, 800ebfc <z_timer_expiration_handler+0x50>
	__asm__ volatile(
 800ebde:	f385 8811 	msr	BASEPRI, r5
 800ebe2:	f3bf 8f6f 	isb	sy
		/* Unlock for user handler. */
		k_spin_unlock(&lock, key);
		timer->expiry_fn(timer);
 800ebe6:	6a23      	ldr	r3, [r4, #32]
 800ebe8:	4620      	mov	r0, r4
 800ebea:	4798      	blx	r3
	__asm__ volatile(
 800ebec:	f04f 0310 	mov.w	r3, #16
 800ebf0:	f3ef 8611 	mrs	r6, BASEPRI
 800ebf4:	f383 8812 	msr	BASEPRI_MAX, r3
 800ebf8:	f3bf 8f6f 	isb	sy
	return list->head == list;
 800ebfc:	f854 5f18 	ldr.w	r5, [r4, #24]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800ec00:	42a5      	cmp	r5, r4
 800ec02:	d00e      	beq.n	800ec22 <z_timer_expiration_handler+0x76>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
 800ec04:	b16d      	cbz	r5, 800ec22 <z_timer_expiration_handler+0x76>
		k_spin_unlock(&lock, key);
		return;
	}

	z_unpend_thread_no_timeout(thread);
 800ec06:	4628      	mov	r0, r5
 800ec08:	f7ff fb00 	bl	800e20c <z_unpend_thread_no_timeout>
 800ec0c:	2300      	movs	r3, #0
 800ec0e:	67eb      	str	r3, [r5, #124]	; 0x7c
	__asm__ volatile(
 800ec10:	f386 8811 	msr	BASEPRI, r6
 800ec14:	f3bf 8f6f 	isb	sy

	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
 800ec18:	4628      	mov	r0, r5
}
 800ec1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_ready_thread(thread);
 800ec1e:	f7ff ba77 	b.w	800e110 <z_ready_thread>
 800ec22:	f386 8811 	msr	BASEPRI, r6
 800ec26:	f3bf 8f6f 	isb	sy
}
 800ec2a:	bd70      	pop	{r4, r5, r6, pc}
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
 800ec2c:	e9d0 230a 	ldrd	r2, r3, [r0, #40]	; 0x28
 800ec30:	4901      	ldr	r1, [pc, #4]	; (800ec38 <z_timer_expiration_handler+0x8c>)
 800ec32:	f7ff fe45 	bl	800e8c0 <z_add_timeout>
 800ec36:	e7cd      	b.n	800ebd4 <z_timer_expiration_handler+0x28>
 800ec38:	0800ebad 	.word	0x0800ebad

0800ec3c <k_timer_init>:
			 k_timer_expiry_t expiry_fn,
			 k_timer_stop_t stop_fn)
{
	timer->expiry_fn = expiry_fn;
	timer->stop_fn = stop_fn;
	timer->status = 0U;
 800ec3c:	2300      	movs	r3, #0
{
 800ec3e:	b410      	push	{r4}
	sys_dlist_init(&w->waitq);
 800ec40:	f100 0418 	add.w	r4, r0, #24
	list->tail = (sys_dnode_t *)list;
 800ec44:	e9c0 4406 	strd	r4, r4, [r0, #24]
	timer->stop_fn = stop_fn;
 800ec48:	e9c0 1208 	strd	r1, r2, [r0, #32]
	node->prev = NULL;
 800ec4c:	e9c0 3300 	strd	r3, r3, [r0]
	SYS_PORT_TRACING_OBJ_INIT(k_timer, timer);

	timer->user_data = NULL;

	z_object_init(timer);
}
 800ec50:	bc10      	pop	{r4}
	timer->status = 0U;
 800ec52:	6303      	str	r3, [r0, #48]	; 0x30
	timer->user_data = NULL;
 800ec54:	6343      	str	r3, [r0, #52]	; 0x34
}
 800ec56:	4770      	bx	lr

0800ec58 <z_impl_k_timer_start>:


void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
 800ec58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
 800ec5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ec60:	bf08      	it	eq
 800ec62:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
 800ec66:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
 800ec6a:	d03d      	beq.n	800ece8 <z_impl_k_timer_start+0x90>
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
 800ec6c:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
 800ec70:	bf08      	it	eq
 800ec72:	f1b5 3fff 	cmpeq.w	r5, #4294967295	; 0xffffffff
 800ec76:	4611      	mov	r1, r2
 800ec78:	469c      	mov	ip, r3
 800ec7a:	4604      	mov	r4, r0
 800ec7c:	4690      	mov	r8, r2
 800ec7e:	461f      	mov	r7, r3
 800ec80:	46a9      	mov	r9, r5
 800ec82:	46b2      	mov	sl, r6
 800ec84:	d00b      	beq.n	800ec9e <z_impl_k_timer_start+0x46>
 800ec86:	ea56 0305 	orrs.w	r3, r6, r5
 800ec8a:	d008      	beq.n	800ec9e <z_impl_k_timer_start+0x46>
	    Z_TICK_ABS(period.ticks) < 0) {
 800ec8c:	f06f 0301 	mvn.w	r3, #1
 800ec90:	1b5b      	subs	r3, r3, r5
 800ec92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ec96:	eb63 0306 	sbc.w	r3, r3, r6
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	db26      	blt.n	800ecec <z_impl_k_timer_start+0x94>
		period.ticks = MAX(period.ticks - 1, 1);
	}
	if (Z_TICK_ABS(duration.ticks) < 0) {
 800ec9e:	f06f 0301 	mvn.w	r3, #1
 800eca2:	1a5b      	subs	r3, r3, r1
 800eca4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800eca8:	eb63 030c 	sbc.w	r3, r3, ip
 800ecac:	2b00      	cmp	r3, #0
 800ecae:	db0f      	blt.n	800ecd0 <z_impl_k_timer_start+0x78>
		duration.ticks = MAX(duration.ticks - 1, 0);
	}

	(void)z_abort_timeout(&timer->timeout);
 800ecb0:	4620      	mov	r0, r4
 800ecb2:	f7ff fe87 	bl	800e9c4 <z_abort_timeout>
	timer->period = period;
	timer->status = 0U;
 800ecb6:	2300      	movs	r3, #0
 800ecb8:	e9c4 a30b 	strd	sl, r3, [r4, #44]	; 0x2c
	timer->period = period;
 800ecbc:	f8c4 9028 	str.w	r9, [r4, #40]	; 0x28

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
 800ecc0:	4642      	mov	r2, r8
 800ecc2:	463b      	mov	r3, r7
 800ecc4:	4620      	mov	r0, r4
 800ecc6:	490f      	ldr	r1, [pc, #60]	; (800ed04 <z_impl_k_timer_start+0xac>)
		     duration);
}
 800ecc8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
 800eccc:	f7ff bdf8 	b.w	800e8c0 <z_add_timeout>
		duration.ticks = MAX(duration.ticks - 1, 0);
 800ecd0:	2901      	cmp	r1, #1
 800ecd2:	f17c 0300 	sbcs.w	r3, ip, #0
 800ecd6:	bfbc      	itt	lt
 800ecd8:	2101      	movlt	r1, #1
 800ecda:	f04f 0c00 	movlt.w	ip, #0
 800ecde:	f111 38ff 	adds.w	r8, r1, #4294967295	; 0xffffffff
 800ece2:	f14c 37ff 	adc.w	r7, ip, #4294967295	; 0xffffffff
 800ece6:	e7e3      	b.n	800ecb0 <z_impl_k_timer_start+0x58>
}
 800ece8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		period.ticks = MAX(period.ticks - 1, 1);
 800ecec:	2d02      	cmp	r5, #2
 800ecee:	f176 0300 	sbcs.w	r3, r6, #0
 800ecf2:	bfbc      	itt	lt
 800ecf4:	2502      	movlt	r5, #2
 800ecf6:	2600      	movlt	r6, #0
 800ecf8:	f115 39ff 	adds.w	r9, r5, #4294967295	; 0xffffffff
 800ecfc:	f146 3aff 	adc.w	sl, r6, #4294967295	; 0xffffffff
 800ed00:	e7cd      	b.n	800ec9e <z_impl_k_timer_start+0x46>
 800ed02:	bf00      	nop
 800ed04:	0800ebad 	.word	0x0800ebad

0800ed08 <z_impl_k_timer_stop>:
}
#include <syscalls/k_timer_start_mrsh.c>
#endif

void z_impl_k_timer_stop(struct k_timer *timer)
{
 800ed08:	b510      	push	{r4, lr}
 800ed0a:	4604      	mov	r4, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, stop, timer);

	int inactive = z_abort_timeout(&timer->timeout) != 0;
 800ed0c:	f7ff fe5a 	bl	800e9c4 <z_abort_timeout>

	if (inactive) {
 800ed10:	b9b0      	cbnz	r0, 800ed40 <z_impl_k_timer_stop+0x38>
		return;
	}

	if (timer->stop_fn != NULL) {
 800ed12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ed14:	b10b      	cbz	r3, 800ed1a <z_impl_k_timer_stop+0x12>
		timer->stop_fn(timer);
 800ed16:	4620      	mov	r0, r4
 800ed18:	4798      	blx	r3
	}

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		struct k_thread *pending_thread = z_unpend1_no_timeout(&timer->wait_q);
 800ed1a:	f104 0018 	add.w	r0, r4, #24
 800ed1e:	f7ff faa3 	bl	800e268 <z_unpend1_no_timeout>

		if (pending_thread != NULL) {
 800ed22:	b168      	cbz	r0, 800ed40 <z_impl_k_timer_stop+0x38>
			z_ready_thread(pending_thread);
 800ed24:	f7ff f9f4 	bl	800e110 <z_ready_thread>
	__asm__ volatile(
 800ed28:	f04f 0310 	mov.w	r3, #16
 800ed2c:	f3ef 8011 	mrs	r0, BASEPRI
 800ed30:	f383 8812 	msr	BASEPRI_MAX, r3
 800ed34:	f3bf 8f6f 	isb	sy
			z_reschedule_unlocked();
		}
	}
}
 800ed38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	(void) z_reschedule_irqlock(arch_irq_lock());
 800ed3c:	f7ff bb5a 	b.w	800e3f4 <z_reschedule_irqlock>
 800ed40:	bd10      	pop	{r4, pc}
 800ed42:	bf00      	nop

0800ed44 <signal_poll_event.constprop.0>:
}
#include <syscalls/k_poll_mrsh.c>
#endif

/* must be called with interrupts locked */
static int signal_poll_event(struct k_poll_event *event, uint32_t state)
 800ed44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
{
	struct z_poller *poller = event->poller;
 800ed48:	6885      	ldr	r5, [r0, #8]
static int signal_poll_event(struct k_poll_event *event, uint32_t state)
 800ed4a:	4604      	mov	r4, r0
 800ed4c:	460e      	mov	r6, r1
	int retcode = 0;

	if (poller != NULL) {
 800ed4e:	b135      	cbz	r5, 800ed5e <signal_poll_event.constprop.0+0x1a>
		if (poller->mode == MODE_POLL) {
 800ed50:	786b      	ldrb	r3, [r5, #1]
 800ed52:	2b01      	cmp	r3, #1
 800ed54:	d025      	beq.n	800eda2 <signal_poll_event.constprop.0+0x5e>
			retcode = signal_poller(event, state);
		} else if (poller->mode == MODE_TRIGGERED) {
 800ed56:	2b02      	cmp	r3, #2
 800ed58:	d00c      	beq.n	800ed74 <signal_poll_event.constprop.0+0x30>
		} else {
			/* Poller is not poll or triggered mode. No action needed.*/
			;
		}

		poller->is_polling = false;
 800ed5a:	2300      	movs	r3, #0
 800ed5c:	702b      	strb	r3, [r5, #0]
	event->state |= state;
 800ed5e:	68e3      	ldr	r3, [r4, #12]
 800ed60:	f3c3 3145 	ubfx	r1, r3, #13, #6
 800ed64:	430e      	orrs	r6, r1
	event->poller = NULL;
 800ed66:	2000      	movs	r0, #0
	event->state |= state;
 800ed68:	f366 3352 	bfi	r3, r6, #13, #6
 800ed6c:	e9c4 0302 	strd	r0, r3, [r4, #8]
		}
	}

	set_event_ready(event, state);
	return retcode;
}
 800ed70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
{
	struct z_poller *poller = event->poller;
	struct k_work_poll *twork =
		CONTAINER_OF(poller, struct k_work_poll, poller);

	if (poller->is_polling && twork->workq != NULL) {
 800ed74:	782b      	ldrb	r3, [r5, #0]
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d0f1      	beq.n	800ed5e <signal_poll_event.constprop.0+0x1a>
 800ed7a:	f855 7c04 	ldr.w	r7, [r5, #-4]
 800ed7e:	b3bf      	cbz	r7, 800edf0 <signal_poll_event.constprop.0+0xac>
		struct k_work_q *work_q = twork->workq;

		z_abort_timeout(&twork->timeout);
		twork->poll_result = 0;
 800ed80:	f04f 0800 	mov.w	r8, #0
		z_abort_timeout(&twork->timeout);
 800ed84:	f1a5 0914 	sub.w	r9, r5, #20
 800ed88:	f105 0014 	add.w	r0, r5, #20
 800ed8c:	f7ff fe1a 	bl	800e9c4 <z_abort_timeout>
		twork->poll_result = 0;
 800ed90:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
		k_work_submit_to_queue(work_q, &twork->work);
 800ed94:	4649      	mov	r1, r9
 800ed96:	4638      	mov	r0, r7
 800ed98:	f7fe ff2e 	bl	800dbf8 <k_work_submit_to_queue>
		poller->is_polling = false;
 800ed9c:	f885 8000 	strb.w	r8, [r5]
		if (retcode < 0) {
 800eda0:	e7dd      	b.n	800ed5e <signal_poll_event.constprop.0+0x1a>
	if (!z_is_thread_pending(thread)) {
 800eda2:	f815 3c53 	ldrb.w	r3, [r5, #-83]
 800eda6:	f013 0302 	ands.w	r3, r3, #2
 800edaa:	d0d7      	beq.n	800ed5c <signal_poll_event.constprop.0+0x18>
	if (z_is_thread_timeout_expired(thread)) {
 800edac:	e955 230e 	ldrd	r2, r3, [r5, #-56]	; 0x38
 800edb0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800edb4:	bf08      	it	eq
 800edb6:	f112 0f02 	cmneq.w	r2, #2
 800edba:	d01b      	beq.n	800edf4 <signal_poll_event.constprop.0+0xb0>
	return p ? CONTAINER_OF(p, struct k_thread, poller) : NULL;
 800edbc:	f1a5 0760 	sub.w	r7, r5, #96	; 0x60
	z_unpend_thread(thread);
 800edc0:	4638      	mov	r0, r7
 800edc2:	f7ff fa9f 	bl	800e304 <z_unpend_thread>
	arch_thread_return_value_set(thread,
 800edc6:	2e08      	cmp	r6, #8
 800edc8:	bf0c      	ite	eq
 800edca:	f06f 0303 	mvneq.w	r3, #3
 800edce:	2300      	movne	r3, #0
 800edd0:	61eb      	str	r3, [r5, #28]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
 800edd2:	f815 3c53 	ldrb.w	r3, [r5, #-83]
 800edd6:	06db      	lsls	r3, r3, #27
 800edd8:	d1bf      	bne.n	800ed5a <signal_poll_event.constprop.0+0x16>
 800edda:	f855 8c48 	ldr.w	r8, [r5, #-72]
 800edde:	f1b8 0f00 	cmp.w	r8, #0
 800ede2:	d1ba      	bne.n	800ed5a <signal_poll_event.constprop.0+0x16>
	z_ready_thread(thread);
 800ede4:	4638      	mov	r0, r7
 800ede6:	f7ff f993 	bl	800e110 <z_ready_thread>
		poller->is_polling = false;
 800edea:	f885 8000 	strb.w	r8, [r5]
		if (retcode < 0) {
 800edee:	e7b6      	b.n	800ed5e <signal_poll_event.constprop.0+0x1a>
		poller->is_polling = false;
 800edf0:	702f      	strb	r7, [r5, #0]
		if (retcode < 0) {
 800edf2:	e7b4      	b.n	800ed5e <signal_poll_event.constprop.0+0x1a>
		poller->is_polling = false;
 800edf4:	2300      	movs	r3, #0
 800edf6:	702b      	strb	r3, [r5, #0]
		return -EAGAIN;
 800edf8:	f06f 000a 	mvn.w	r0, #10
 800edfc:	e7b8      	b.n	800ed70 <signal_poll_event.constprop.0+0x2c>
 800edfe:	bf00      	nop

0800ee00 <register_events>:
{
 800ee00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	for (int ii = 0; ii < num_events; ii++) {
 800ee04:	1e0f      	subs	r7, r1, #0
{
 800ee06:	b087      	sub	sp, #28
	for (int ii = 0; ii < num_events; ii++) {
 800ee08:	f340 8164 	ble.w	800f0d4 <register_events+0x2d4>
 800ee0c:	2500      	movs	r5, #0
 800ee0e:	469a      	mov	sl, r3
	return p ? CONTAINER_OF(p, struct k_thread, poller) : NULL;
 800ee10:	f1a2 0360 	sub.w	r3, r2, #96	; 0x60
 800ee14:	4690      	mov	r8, r2
 800ee16:	4604      	mov	r4, r0
	int events_registered = 0;
 800ee18:	46ab      	mov	fp, r5
	return p ? CONTAINER_OF(p, struct k_thread, poller) : NULL;
 800ee1a:	9301      	str	r3, [sp, #4]
	event->poller = NULL;
 800ee1c:	46a9      	mov	r9, r5
 800ee1e:	f04f 0310 	mov.w	r3, #16
 800ee22:	f3ef 8611 	mrs	r6, BASEPRI
 800ee26:	f383 8812 	msr	BASEPRI_MAX, r3
 800ee2a:	f3bf 8f6f 	isb	sy
	switch (event->type) {
 800ee2e:	7b63      	ldrb	r3, [r4, #13]
 800ee30:	f003 031f 	and.w	r3, r3, #31
 800ee34:	3b01      	subs	r3, #1
 800ee36:	2b07      	cmp	r3, #7
 800ee38:	d809      	bhi.n	800ee4e <register_events+0x4e>
 800ee3a:	e8df f003 	tbb	[pc, r3]
 800ee3e:	0432      	.short	0x0432
 800ee40:	08082108 	.word	0x08082108
 800ee44:	1b08      	.short	0x1b08
		if (k_sem_count_get(event->sem) > 0U) {
 800ee46:	6923      	ldr	r3, [r4, #16]
 800ee48:	689b      	ldr	r3, [r3, #8]
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	d12f      	bne.n	800eeae <register_events+0xae>
		} else if (!just_check && poller->is_polling) {
 800ee4e:	f1ba 0f00 	cmp.w	sl, #0
 800ee52:	d102      	bne.n	800ee5a <register_events+0x5a>
 800ee54:	f898 3000 	ldrb.w	r3, [r8]
 800ee58:	bb5b      	cbnz	r3, 800eeb2 <register_events+0xb2>
	__asm__ volatile(
 800ee5a:	f386 8811 	msr	BASEPRI, r6
 800ee5e:	f3bf 8f6f 	isb	sy
	for (int ii = 0; ii < num_events; ii++) {
 800ee62:	3501      	adds	r5, #1
 800ee64:	42af      	cmp	r7, r5
 800ee66:	f104 0414 	add.w	r4, r4, #20
 800ee6a:	d1d8      	bne.n	800ee1e <register_events+0x1e>
}
 800ee6c:	4658      	mov	r0, fp
 800ee6e:	b007      	add	sp, #28
 800ee70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (event->msgq->used_msgs > 0) {
 800ee74:	6923      	ldr	r3, [r4, #16]
 800ee76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ee78:	2b00      	cmp	r3, #0
 800ee7a:	d0e8      	beq.n	800ee4e <register_events+0x4e>
 800ee7c:	2210      	movs	r2, #16
 800ee7e:	e004      	b.n	800ee8a <register_events+0x8a>
		if (!k_queue_is_empty(event->queue)) {
 800ee80:	6923      	ldr	r3, [r4, #16]
 800ee82:	681b      	ldr	r3, [r3, #0]
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	d0e2      	beq.n	800ee4e <register_events+0x4e>
 800ee88:	2204      	movs	r2, #4
	event->state |= state;
 800ee8a:	68e3      	ldr	r3, [r4, #12]
	event->poller = NULL;
 800ee8c:	f8c4 9008 	str.w	r9, [r4, #8]
	event->state |= state;
 800ee90:	f3c3 3145 	ubfx	r1, r3, #13, #6
 800ee94:	430a      	orrs	r2, r1
 800ee96:	f362 3352 	bfi	r3, r2, #13, #6
 800ee9a:	60e3      	str	r3, [r4, #12]
			poller->is_polling = false;
 800ee9c:	f888 9000 	strb.w	r9, [r8]
 800eea0:	e7db      	b.n	800ee5a <register_events+0x5a>
		if (event->signal->signaled != 0U) {
 800eea2:	6923      	ldr	r3, [r4, #16]
 800eea4:	689b      	ldr	r3, [r3, #8]
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d0d1      	beq.n	800ee4e <register_events+0x4e>
 800eeaa:	2201      	movs	r2, #1
 800eeac:	e7ed      	b.n	800ee8a <register_events+0x8a>
 800eeae:	2202      	movs	r2, #2
 800eeb0:	e7eb      	b.n	800ee8a <register_events+0x8a>
	switch (event->type) {
 800eeb2:	7b63      	ldrb	r3, [r4, #13]
 800eeb4:	f003 031f 	and.w	r3, r3, #31
 800eeb8:	3b01      	subs	r3, #1
 800eeba:	2b07      	cmp	r3, #7
 800eebc:	d80f      	bhi.n	800eede <register_events+0xde>
 800eebe:	e8df f013 	tbh	[pc, r3, lsl #1]
 800eec2:	0055      	.short	0x0055
 800eec4:	000e0091 	.word	0x000e0091
 800eec8:	000e00d0 	.word	0x000e00d0
 800eecc:	000e000e 	.word	0x000e000e
 800eed0:	0013      	.short	0x0013
	sys_dnode_t *const tail = list->tail;
 800eed2:	6953      	ldr	r3, [r2, #20]
	node->next = list;
 800eed4:	9902      	ldr	r1, [sp, #8]
	node->prev = tail;
 800eed6:	e9c4 1300 	strd	r1, r3, [r4]
	tail->next = node;
 800eeda:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800eedc:	6154      	str	r4, [r2, #20]
	event->poller = poller;
 800eede:	f8c4 8008 	str.w	r8, [r4, #8]
			events_registered += 1;
 800eee2:	f10b 0b01 	add.w	fp, fp, #1
 800eee6:	e7b8      	b.n	800ee5a <register_events+0x5a>
		add_event(&event->msgq->poll_events, event, poller);
 800eee8:	6922      	ldr	r2, [r4, #16]
 800eeea:	f102 0328 	add.w	r3, r2, #40	; 0x28
	return sys_dlist_is_empty(list) ? NULL : list->tail;
 800eeee:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800eef0:	9302      	str	r3, [sp, #8]
 800eef2:	4618      	mov	r0, r3
 800eef4:	4288      	cmp	r0, r1
 800eef6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800eef8:	f000 80fa 	beq.w	800f0f0 <register_events+0x2f0>
	if ((pending == NULL) ||
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	f000 80f7 	beq.w	800f0f0 <register_events+0x2f0>
		(z_sched_prio_cmp(poller_thread(pending->poller),
 800ef02:	6898      	ldr	r0, [r3, #8]
	return p ? CONTAINER_OF(p, struct k_thread, poller) : NULL;
 800ef04:	b100      	cbz	r0, 800ef08 <register_events+0x108>
 800ef06:	3860      	subs	r0, #96	; 0x60
		(z_sched_prio_cmp(poller_thread(pending->poller),
 800ef08:	9901      	ldr	r1, [sp, #4]
 800ef0a:	9203      	str	r2, [sp, #12]
 800ef0c:	f7ff f8a2 	bl	800e054 <z_sched_prio_cmp>
	if ((pending == NULL) ||
 800ef10:	2800      	cmp	r0, #0
 800ef12:	9a03      	ldr	r2, [sp, #12]
 800ef14:	f300 80eb 	bgt.w	800f0ee <register_events+0x2ee>
	return list->head == list;
 800ef18:	6a93      	ldr	r3, [r2, #40]	; 0x28
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800ef1a:	9902      	ldr	r1, [sp, #8]
 800ef1c:	4299      	cmp	r1, r3
 800ef1e:	f000 80f3 	beq.w	800f108 <register_events+0x308>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	f000 80f0 	beq.w	800f108 <register_events+0x308>
 800ef28:	e9cd 4604 	strd	r4, r6, [sp, #16]
 800ef2c:	9503      	str	r5, [sp, #12]
 800ef2e:	9c01      	ldr	r4, [sp, #4]
 800ef30:	4615      	mov	r5, r2
 800ef32:	461e      	mov	r6, r3
 800ef34:	e003      	b.n	800ef3e <register_events+0x13e>
	return (node == list->tail) ? NULL : node->next;
 800ef36:	6836      	ldr	r6, [r6, #0]
 800ef38:	2e00      	cmp	r6, #0
 800ef3a:	f000 8104 	beq.w	800f146 <register_events+0x346>
		if (z_sched_prio_cmp(poller_thread(poller),
 800ef3e:	68b1      	ldr	r1, [r6, #8]
 800ef40:	4620      	mov	r0, r4
	return p ? CONTAINER_OF(p, struct k_thread, poller) : NULL;
 800ef42:	b101      	cbz	r1, 800ef46 <register_events+0x146>
 800ef44:	3960      	subs	r1, #96	; 0x60
		if (z_sched_prio_cmp(poller_thread(poller),
 800ef46:	f7ff f885 	bl	800e054 <z_sched_prio_cmp>
 800ef4a:	2800      	cmp	r0, #0
			sys_dlist_insert(&pending->_node, &event->_node);
 800ef4c:	4631      	mov	r1, r6
		if (z_sched_prio_cmp(poller_thread(poller),
 800ef4e:	f300 80e3 	bgt.w	800f118 <register_events+0x318>
 800ef52:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 800ef54:	42b0      	cmp	r0, r6
 800ef56:	d1ee      	bne.n	800ef36 <register_events+0x136>
 800ef58:	462a      	mov	r2, r5
 800ef5a:	e9dd 5403 	ldrd	r5, r4, [sp, #12]
 800ef5e:	9e05      	ldr	r6, [sp, #20]
	node->next = list;
 800ef60:	9b02      	ldr	r3, [sp, #8]
	node->prev = tail;
 800ef62:	e9c4 3100 	strd	r3, r1, [r4]
	tail->next = node;
 800ef66:	600c      	str	r4, [r1, #0]
	list->tail = node;
 800ef68:	62d4      	str	r4, [r2, #44]	; 0x2c
}
 800ef6a:	e7b8      	b.n	800eede <register_events+0xde>
		add_event(&event->signal->poll_events, event, poller);
 800ef6c:	6923      	ldr	r3, [r4, #16]
	return sys_dlist_is_empty(list) ? NULL : list->tail;
 800ef6e:	e9d3 1200 	ldrd	r1, r2, [r3]
 800ef72:	428b      	cmp	r3, r1
 800ef74:	f000 80c3 	beq.w	800f0fe <register_events+0x2fe>
	if ((pending == NULL) ||
 800ef78:	2a00      	cmp	r2, #0
 800ef7a:	f000 80c0 	beq.w	800f0fe <register_events+0x2fe>
		(z_sched_prio_cmp(poller_thread(pending->poller),
 800ef7e:	6890      	ldr	r0, [r2, #8]
	return p ? CONTAINER_OF(p, struct k_thread, poller) : NULL;
 800ef80:	b100      	cbz	r0, 800ef84 <register_events+0x184>
 800ef82:	3860      	subs	r0, #96	; 0x60
		(z_sched_prio_cmp(poller_thread(pending->poller),
 800ef84:	9901      	ldr	r1, [sp, #4]
 800ef86:	9302      	str	r3, [sp, #8]
 800ef88:	f7ff f864 	bl	800e054 <z_sched_prio_cmp>
	if ((pending == NULL) ||
 800ef8c:	2800      	cmp	r0, #0
 800ef8e:	9b02      	ldr	r3, [sp, #8]
 800ef90:	f300 80b4 	bgt.w	800f0fc <register_events+0x2fc>
	return list->head == list;
 800ef94:	681a      	ldr	r2, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800ef96:	4293      	cmp	r3, r2
 800ef98:	f000 80ba 	beq.w	800f110 <register_events+0x310>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800ef9c:	2a00      	cmp	r2, #0
 800ef9e:	f000 80b7 	beq.w	800f110 <register_events+0x310>
 800efa2:	e9cd 4603 	strd	r4, r6, [sp, #12]
 800efa6:	9502      	str	r5, [sp, #8]
 800efa8:	9c01      	ldr	r4, [sp, #4]
 800efaa:	461d      	mov	r5, r3
 800efac:	4616      	mov	r6, r2
 800efae:	e003      	b.n	800efb8 <register_events+0x1b8>
	return (node == list->tail) ? NULL : node->next;
 800efb0:	6836      	ldr	r6, [r6, #0]
 800efb2:	2e00      	cmp	r6, #0
 800efb4:	f000 80d3 	beq.w	800f15e <register_events+0x35e>
		if (z_sched_prio_cmp(poller_thread(poller),
 800efb8:	68b1      	ldr	r1, [r6, #8]
 800efba:	4620      	mov	r0, r4
	return p ? CONTAINER_OF(p, struct k_thread, poller) : NULL;
 800efbc:	b101      	cbz	r1, 800efc0 <register_events+0x1c0>
 800efbe:	3960      	subs	r1, #96	; 0x60
		if (z_sched_prio_cmp(poller_thread(poller),
 800efc0:	f7ff f848 	bl	800e054 <z_sched_prio_cmp>
 800efc4:	2800      	cmp	r0, #0
			sys_dlist_insert(&pending->_node, &event->_node);
 800efc6:	4631      	mov	r1, r6
		if (z_sched_prio_cmp(poller_thread(poller),
 800efc8:	f300 80b4 	bgt.w	800f134 <register_events+0x334>
 800efcc:	6868      	ldr	r0, [r5, #4]
 800efce:	42b0      	cmp	r0, r6
 800efd0:	d1ee      	bne.n	800efb0 <register_events+0x1b0>
 800efd2:	462b      	mov	r3, r5
 800efd4:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 800efd8:	9e04      	ldr	r6, [sp, #16]
	node->prev = tail;
 800efda:	e9c4 3100 	strd	r3, r1, [r4]
	tail->next = node;
 800efde:	600c      	str	r4, [r1, #0]
	list->tail = node;
 800efe0:	605c      	str	r4, [r3, #4]
}
 800efe2:	e77c      	b.n	800eede <register_events+0xde>
		add_event(&event->sem->poll_events, event, poller);
 800efe4:	6922      	ldr	r2, [r4, #16]
 800efe6:	f102 0310 	add.w	r3, r2, #16
	return sys_dlist_is_empty(list) ? NULL : list->tail;
 800efea:	6911      	ldr	r1, [r2, #16]
 800efec:	9302      	str	r3, [sp, #8]
 800efee:	4618      	mov	r0, r3
 800eff0:	4288      	cmp	r0, r1
 800eff2:	6953      	ldr	r3, [r2, #20]
 800eff4:	f43f af6e 	beq.w	800eed4 <register_events+0xd4>
	if ((pending == NULL) ||
 800eff8:	2b00      	cmp	r3, #0
 800effa:	f43f af6b 	beq.w	800eed4 <register_events+0xd4>
		(z_sched_prio_cmp(poller_thread(pending->poller),
 800effe:	6898      	ldr	r0, [r3, #8]
	return p ? CONTAINER_OF(p, struct k_thread, poller) : NULL;
 800f000:	b100      	cbz	r0, 800f004 <register_events+0x204>
 800f002:	3860      	subs	r0, #96	; 0x60
		(z_sched_prio_cmp(poller_thread(pending->poller),
 800f004:	9901      	ldr	r1, [sp, #4]
 800f006:	9203      	str	r2, [sp, #12]
 800f008:	f7ff f824 	bl	800e054 <z_sched_prio_cmp>
	if ((pending == NULL) ||
 800f00c:	2800      	cmp	r0, #0
 800f00e:	9a03      	ldr	r2, [sp, #12]
 800f010:	f73f af5f 	bgt.w	800eed2 <register_events+0xd2>
	return list->head == list;
 800f014:	6913      	ldr	r3, [r2, #16]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800f016:	9902      	ldr	r1, [sp, #8]
 800f018:	4299      	cmp	r1, r3
 800f01a:	d077      	beq.n	800f10c <register_events+0x30c>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d075      	beq.n	800f10c <register_events+0x30c>
 800f020:	e9cd 4604 	strd	r4, r6, [sp, #16]
 800f024:	9503      	str	r5, [sp, #12]
 800f026:	9c01      	ldr	r4, [sp, #4]
 800f028:	4615      	mov	r5, r2
 800f02a:	461e      	mov	r6, r3
 800f02c:	e003      	b.n	800f036 <register_events+0x236>
	return (node == list->tail) ? NULL : node->next;
 800f02e:	6836      	ldr	r6, [r6, #0]
 800f030:	2e00      	cmp	r6, #0
 800f032:	f000 808e 	beq.w	800f152 <register_events+0x352>
		if (z_sched_prio_cmp(poller_thread(poller),
 800f036:	68b1      	ldr	r1, [r6, #8]
 800f038:	4620      	mov	r0, r4
	return p ? CONTAINER_OF(p, struct k_thread, poller) : NULL;
 800f03a:	b101      	cbz	r1, 800f03e <register_events+0x23e>
 800f03c:	3960      	subs	r1, #96	; 0x60
		if (z_sched_prio_cmp(poller_thread(poller),
 800f03e:	f7ff f809 	bl	800e054 <z_sched_prio_cmp>
 800f042:	2800      	cmp	r0, #0
			sys_dlist_insert(&pending->_node, &event->_node);
 800f044:	4631      	mov	r1, r6
		if (z_sched_prio_cmp(poller_thread(poller),
 800f046:	dc71      	bgt.n	800f12c <register_events+0x32c>
 800f048:	6968      	ldr	r0, [r5, #20]
 800f04a:	42b0      	cmp	r0, r6
 800f04c:	d1ef      	bne.n	800f02e <register_events+0x22e>
 800f04e:	462a      	mov	r2, r5
 800f050:	e9dd 5403 	ldrd	r5, r4, [sp, #12]
 800f054:	9e05      	ldr	r6, [sp, #20]
	node->next = list;
 800f056:	9b02      	ldr	r3, [sp, #8]
	node->prev = tail;
 800f058:	e9c4 3100 	strd	r3, r1, [r4]
	tail->next = node;
 800f05c:	600c      	str	r4, [r1, #0]
	list->tail = node;
 800f05e:	6154      	str	r4, [r2, #20]
}
 800f060:	e73d      	b.n	800eede <register_events+0xde>
		add_event(&event->queue->poll_events, event, poller);
 800f062:	6922      	ldr	r2, [r4, #16]
 800f064:	f102 0314 	add.w	r3, r2, #20
	return sys_dlist_is_empty(list) ? NULL : list->tail;
 800f068:	6951      	ldr	r1, [r2, #20]
 800f06a:	9302      	str	r3, [sp, #8]
 800f06c:	4618      	mov	r0, r3
 800f06e:	4288      	cmp	r0, r1
 800f070:	6993      	ldr	r3, [r2, #24]
 800f072:	d036      	beq.n	800f0e2 <register_events+0x2e2>
	if ((pending == NULL) ||
 800f074:	2b00      	cmp	r3, #0
 800f076:	d034      	beq.n	800f0e2 <register_events+0x2e2>
		(z_sched_prio_cmp(poller_thread(pending->poller),
 800f078:	6898      	ldr	r0, [r3, #8]
	return p ? CONTAINER_OF(p, struct k_thread, poller) : NULL;
 800f07a:	b100      	cbz	r0, 800f07e <register_events+0x27e>
 800f07c:	3860      	subs	r0, #96	; 0x60
		(z_sched_prio_cmp(poller_thread(pending->poller),
 800f07e:	9901      	ldr	r1, [sp, #4]
 800f080:	9203      	str	r2, [sp, #12]
 800f082:	f7fe ffe7 	bl	800e054 <z_sched_prio_cmp>
	if ((pending == NULL) ||
 800f086:	2800      	cmp	r0, #0
 800f088:	9a03      	ldr	r2, [sp, #12]
 800f08a:	dc29      	bgt.n	800f0e0 <register_events+0x2e0>
	return list->head == list;
 800f08c:	6953      	ldr	r3, [r2, #20]
	return sys_dlist_is_empty(list) ? NULL : list->head;
 800f08e:	9902      	ldr	r1, [sp, #8]
 800f090:	4299      	cmp	r1, r3
 800f092:	d03f      	beq.n	800f114 <register_events+0x314>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
 800f094:	2b00      	cmp	r3, #0
 800f096:	d03d      	beq.n	800f114 <register_events+0x314>
 800f098:	e9cd 4604 	strd	r4, r6, [sp, #16]
 800f09c:	9503      	str	r5, [sp, #12]
 800f09e:	9c01      	ldr	r4, [sp, #4]
 800f0a0:	4615      	mov	r5, r2
 800f0a2:	461e      	mov	r6, r3
 800f0a4:	e001      	b.n	800f0aa <register_events+0x2aa>
	return (node == list->tail) ? NULL : node->next;
 800f0a6:	6836      	ldr	r6, [r6, #0]
 800f0a8:	b156      	cbz	r6, 800f0c0 <register_events+0x2c0>
		if (z_sched_prio_cmp(poller_thread(poller),
 800f0aa:	68b1      	ldr	r1, [r6, #8]
 800f0ac:	4620      	mov	r0, r4
	return p ? CONTAINER_OF(p, struct k_thread, poller) : NULL;
 800f0ae:	b101      	cbz	r1, 800f0b2 <register_events+0x2b2>
 800f0b0:	3960      	subs	r1, #96	; 0x60
		if (z_sched_prio_cmp(poller_thread(poller),
 800f0b2:	f7fe ffcf 	bl	800e054 <z_sched_prio_cmp>
 800f0b6:	2800      	cmp	r0, #0
 800f0b8:	dc2e      	bgt.n	800f118 <register_events+0x318>
 800f0ba:	69a9      	ldr	r1, [r5, #24]
 800f0bc:	428e      	cmp	r6, r1
 800f0be:	d1f2      	bne.n	800f0a6 <register_events+0x2a6>
 800f0c0:	462a      	mov	r2, r5
 800f0c2:	e9dd 5403 	ldrd	r5, r4, [sp, #12]
 800f0c6:	9e05      	ldr	r6, [sp, #20]
	node->next = list;
 800f0c8:	9b02      	ldr	r3, [sp, #8]
	node->prev = tail;
 800f0ca:	e9c4 3100 	strd	r3, r1, [r4]
	tail->next = node;
 800f0ce:	600c      	str	r4, [r1, #0]
	list->tail = node;
 800f0d0:	6194      	str	r4, [r2, #24]
}
 800f0d2:	e704      	b.n	800eede <register_events+0xde>
	int events_registered = 0;
 800f0d4:	f04f 0b00 	mov.w	fp, #0
}
 800f0d8:	4658      	mov	r0, fp
 800f0da:	b007      	add	sp, #28
 800f0dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	sys_dnode_t *const tail = list->tail;
 800f0e0:	6993      	ldr	r3, [r2, #24]
	node->next = list;
 800f0e2:	9902      	ldr	r1, [sp, #8]
	node->prev = tail;
 800f0e4:	e9c4 1300 	strd	r1, r3, [r4]
	tail->next = node;
 800f0e8:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800f0ea:	6194      	str	r4, [r2, #24]
		return;
 800f0ec:	e6f7      	b.n	800eede <register_events+0xde>
	sys_dnode_t *const tail = list->tail;
 800f0ee:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
	node->next = list;
 800f0f0:	9902      	ldr	r1, [sp, #8]
	node->prev = tail;
 800f0f2:	e9c4 1300 	strd	r1, r3, [r4]
	tail->next = node;
 800f0f6:	601c      	str	r4, [r3, #0]
	list->tail = node;
 800f0f8:	62d4      	str	r4, [r2, #44]	; 0x2c
 800f0fa:	e6f0      	b.n	800eede <register_events+0xde>
	sys_dnode_t *const tail = list->tail;
 800f0fc:	685a      	ldr	r2, [r3, #4]
	node->prev = tail;
 800f0fe:	e9c4 3200 	strd	r3, r2, [r4]
	tail->next = node;
 800f102:	6014      	str	r4, [r2, #0]
	list->tail = node;
 800f104:	605c      	str	r4, [r3, #4]
 800f106:	e6ea      	b.n	800eede <register_events+0xde>
	sys_dnode_t *const tail = list->tail;
 800f108:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800f10a:	e729      	b.n	800ef60 <register_events+0x160>
 800f10c:	6951      	ldr	r1, [r2, #20]
 800f10e:	e7a2      	b.n	800f056 <register_events+0x256>
 800f110:	6859      	ldr	r1, [r3, #4]
 800f112:	e762      	b.n	800efda <register_events+0x1da>
 800f114:	6991      	ldr	r1, [r2, #24]
 800f116:	e7d7      	b.n	800f0c8 <register_events+0x2c8>
	sys_dnode_t *const prev = successor->prev;
 800f118:	e9dd 5403 	ldrd	r5, r4, [sp, #12]
 800f11c:	4633      	mov	r3, r6
 800f11e:	685a      	ldr	r2, [r3, #4]
 800f120:	9e05      	ldr	r6, [sp, #20]
	node->next = successor;
 800f122:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
 800f126:	6014      	str	r4, [r2, #0]
	successor->prev = node;
 800f128:	605c      	str	r4, [r3, #4]
			return;
 800f12a:	e6d8      	b.n	800eede <register_events+0xde>
	sys_dnode_t *const prev = successor->prev;
 800f12c:	e9dd 5403 	ldrd	r5, r4, [sp, #12]
 800f130:	4633      	mov	r3, r6
 800f132:	e7f4      	b.n	800f11e <register_events+0x31e>
 800f134:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 800f138:	684b      	ldr	r3, [r1, #4]
 800f13a:	9e04      	ldr	r6, [sp, #16]
	node->next = successor;
 800f13c:	e9c4 1300 	strd	r1, r3, [r4]
	prev->next = node;
 800f140:	601c      	str	r4, [r3, #0]
	successor->prev = node;
 800f142:	604c      	str	r4, [r1, #4]
 800f144:	e6cb      	b.n	800eede <register_events+0xde>
 800f146:	462a      	mov	r2, r5
 800f148:	9e05      	ldr	r6, [sp, #20]
 800f14a:	e9dd 5403 	ldrd	r5, r4, [sp, #12]
 800f14e:	4601      	mov	r1, r0
 800f150:	e706      	b.n	800ef60 <register_events+0x160>
 800f152:	462a      	mov	r2, r5
 800f154:	9e05      	ldr	r6, [sp, #20]
 800f156:	e9dd 5403 	ldrd	r5, r4, [sp, #12]
 800f15a:	4601      	mov	r1, r0
 800f15c:	e77b      	b.n	800f056 <register_events+0x256>
 800f15e:	462b      	mov	r3, r5
 800f160:	9e04      	ldr	r6, [sp, #16]
 800f162:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 800f166:	4601      	mov	r1, r0
 800f168:	e737      	b.n	800efda <register_events+0x1da>
 800f16a:	bf00      	nop

0800f16c <k_poll_event_init>:
	event->type = type;
 800f16c:	04d2      	lsls	r2, r2, #19
 800f16e:	0209      	lsls	r1, r1, #8
 800f170:	f890 c00c 	ldrb.w	ip, [r0, #12]
	event->obj = obj;
 800f174:	6103      	str	r3, [r0, #16]
	event->type = type;
 800f176:	f401 51f8 	and.w	r1, r1, #7936	; 0x1f00
 800f17a:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 800f17e:	430a      	orrs	r2, r1
 800f180:	ea42 020c 	orr.w	r2, r2, ip
	event->poller = NULL;
 800f184:	2100      	movs	r1, #0
	event->type = type;
 800f186:	e9c0 1202 	strd	r1, r2, [r0, #8]
}
 800f18a:	4770      	bx	lr

0800f18c <z_impl_k_poll>:
{
 800f18c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f190:	4698      	mov	r8, r3
	events_registered = register_events(events, num_events, poller,
 800f192:	ea52 0308 	orrs.w	r3, r2, r8
	struct z_poller *poller = &_current->poller;
 800f196:	4b52      	ldr	r3, [pc, #328]	; (800f2e0 <z_impl_k_poll+0x154>)
 800f198:	689f      	ldr	r7, [r3, #8]
	poller->is_polling = true;
 800f19a:	f04f 0501 	mov.w	r5, #1
{
 800f19e:	b082      	sub	sp, #8
 800f1a0:	4692      	mov	sl, r2
	poller->is_polling = true;
 800f1a2:	f887 5060 	strb.w	r5, [r7, #96]	; 0x60
	poller->mode = MODE_POLL;
 800f1a6:	f887 5061 	strb.w	r5, [r7, #97]	; 0x61
	events_registered = register_events(events, num_events, poller,
 800f1aa:	bf0c      	ite	eq
 800f1ac:	462b      	moveq	r3, r5
 800f1ae:	2300      	movne	r3, #0
 800f1b0:	f107 0260 	add.w	r2, r7, #96	; 0x60
{
 800f1b4:	4681      	mov	r9, r0
	events_registered = register_events(events, num_events, poller,
 800f1b6:	f7ff fe23 	bl	800ee00 <register_events>
 800f1ba:	4606      	mov	r6, r0
	__asm__ volatile(
 800f1bc:	f04f 0310 	mov.w	r3, #16
 800f1c0:	f3ef 8111 	mrs	r1, BASEPRI
 800f1c4:	f383 8812 	msr	BASEPRI_MAX, r3
 800f1c8:	f3bf 8f6f 	isb	sy
	if (!poller->is_polling) {
 800f1cc:	f897 0060 	ldrb.w	r0, [r7, #96]	; 0x60
 800f1d0:	2800      	cmp	r0, #0
 800f1d2:	d047      	beq.n	800f264 <z_impl_k_poll+0xd8>
	poller->is_polling = false;
 800f1d4:	2400      	movs	r4, #0
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
 800f1d6:	ea5a 0308 	orrs.w	r3, sl, r8
	poller->is_polling = false;
 800f1da:	f887 4060 	strb.w	r4, [r7, #96]	; 0x60
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
 800f1de:	d077      	beq.n	800f2d0 <z_impl_k_poll+0x144>
	int swap_rc = z_pend_curr(&lock, key, &wait_q, timeout);
 800f1e0:	e9cd a800 	strd	sl, r8, [sp]
 800f1e4:	4a3f      	ldr	r2, [pc, #252]	; (800f2e4 <z_impl_k_poll+0x158>)
 800f1e6:	4840      	ldr	r0, [pc, #256]	; (800f2e8 <z_impl_k_poll+0x15c>)
 800f1e8:	f7ff f82a 	bl	800e240 <z_pend_curr>
 800f1ec:	f04f 0310 	mov.w	r3, #16
 800f1f0:	f3ef 8811 	mrs	r8, BASEPRI
 800f1f4:	f383 8812 	msr	BASEPRI_MAX, r3
 800f1f8:	f3bf 8f6f 	isb	sy
 800f1fc:	4647      	mov	r7, r8
	while (num_events--) {
 800f1fe:	b356      	cbz	r6, 800f256 <z_impl_k_poll+0xca>
 800f200:	eb06 0186 	add.w	r1, r6, r6, lsl #2
 800f204:	4632      	mov	r2, r6
 800f206:	eb09 0181 	add.w	r1, r9, r1, lsl #2
	__asm__ volatile(
 800f20a:	468c      	mov	ip, r1
 800f20c:	3914      	subs	r1, #20
	event->poller = NULL;
 800f20e:	f84c 4c0c 	str.w	r4, [ip, #-12]
	switch (event->type) {
 800f212:	7b4b      	ldrb	r3, [r1, #13]
 800f214:	f003 031f 	and.w	r3, r3, #31
 800f218:	2b08      	cmp	r3, #8
 800f21a:	fa05 fe03 	lsl.w	lr, r5, r3
 800f21e:	d80b      	bhi.n	800f238 <z_impl_k_poll+0xac>
 800f220:	f41e 7f8b 	tst.w	lr, #278	; 0x116
 800f224:	d008      	beq.n	800f238 <z_impl_k_poll+0xac>
	return node->next != NULL;
 800f226:	f85c 6c14 	ldr.w	r6, [ip, #-20]
	if (remove_event && sys_dnode_is_linked(&event->_node)) {
 800f22a:	b12e      	cbz	r6, 800f238 <z_impl_k_poll+0xac>
	sys_dnode_t *const prev = node->prev;
 800f22c:	f85c 3c10 	ldr.w	r3, [ip, #-16]
	prev->next = next;
 800f230:	601e      	str	r6, [r3, #0]
	next->prev = prev;
 800f232:	6073      	str	r3, [r6, #4]
	node->prev = NULL;
 800f234:	e94c 4405 	strd	r4, r4, [ip, #-20]
 800f238:	f387 8811 	msr	BASEPRI, r7
 800f23c:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
 800f240:	f04f 0610 	mov.w	r6, #16
 800f244:	f3ef 8311 	mrs	r3, BASEPRI
 800f248:	f386 8812 	msr	BASEPRI_MAX, r6
 800f24c:	f3bf 8f6f 	isb	sy
	while (num_events--) {
 800f250:	3a01      	subs	r2, #1
 800f252:	461f      	mov	r7, r3
 800f254:	d1d9      	bne.n	800f20a <z_impl_k_poll+0x7e>
	__asm__ volatile(
 800f256:	f388 8811 	msr	BASEPRI, r8
 800f25a:	f3bf 8f6f 	isb	sy
}
 800f25e:	b002      	add	sp, #8
 800f260:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	while (num_events--) {
 800f264:	b366      	cbz	r6, 800f2c0 <z_impl_k_poll+0x134>
 800f266:	eb06 0386 	add.w	r3, r6, r6, lsl #2
 800f26a:	460c      	mov	r4, r1
 800f26c:	4632      	mov	r2, r6
 800f26e:	eb09 0983 	add.w	r9, r9, r3, lsl #2
 800f272:	464f      	mov	r7, r9
 800f274:	f1a9 0914 	sub.w	r9, r9, #20
	event->poller = NULL;
 800f278:	f847 0c0c 	str.w	r0, [r7, #-12]
	switch (event->type) {
 800f27c:	f899 300d 	ldrb.w	r3, [r9, #13]
 800f280:	f003 031f 	and.w	r3, r3, #31
 800f284:	2b08      	cmp	r3, #8
 800f286:	fa05 f603 	lsl.w	r6, r5, r3
 800f28a:	d80b      	bhi.n	800f2a4 <z_impl_k_poll+0x118>
 800f28c:	f416 7f8b 	tst.w	r6, #278	; 0x116
 800f290:	d008      	beq.n	800f2a4 <z_impl_k_poll+0x118>
	return node->next != NULL;
 800f292:	f857 3c14 	ldr.w	r3, [r7, #-20]
	if (remove_event && sys_dnode_is_linked(&event->_node)) {
 800f296:	b12b      	cbz	r3, 800f2a4 <z_impl_k_poll+0x118>
	sys_dnode_t *const prev = node->prev;
 800f298:	f857 6c10 	ldr.w	r6, [r7, #-16]
	prev->next = next;
 800f29c:	6033      	str	r3, [r6, #0]
	next->prev = prev;
 800f29e:	605e      	str	r6, [r3, #4]
	node->prev = NULL;
 800f2a0:	e947 0005 	strd	r0, r0, [r7, #-20]
 800f2a4:	f384 8811 	msr	BASEPRI, r4
 800f2a8:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
 800f2ac:	f04f 0310 	mov.w	r3, #16
 800f2b0:	f3ef 8411 	mrs	r4, BASEPRI
 800f2b4:	f383 8812 	msr	BASEPRI_MAX, r3
 800f2b8:	f3bf 8f6f 	isb	sy
	while (num_events--) {
 800f2bc:	3a01      	subs	r2, #1
 800f2be:	d1d8      	bne.n	800f272 <z_impl_k_poll+0xe6>
	__asm__ volatile(
 800f2c0:	f381 8811 	msr	BASEPRI, r1
 800f2c4:	f3bf 8f6f 	isb	sy
		return 0;
 800f2c8:	2000      	movs	r0, #0
}
 800f2ca:	b002      	add	sp, #8
 800f2cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f2d0:	f381 8811 	msr	BASEPRI, r1
 800f2d4:	f3bf 8f6f 	isb	sy
		return -EAGAIN;
 800f2d8:	f06f 000a 	mvn.w	r0, #10
 800f2dc:	e7bf      	b.n	800f25e <z_impl_k_poll+0xd2>
 800f2de:	bf00      	nop
 800f2e0:	20001564 	.word	0x20001564
 800f2e4:	20000478 	.word	0x20000478
 800f2e8:	200015ac 	.word	0x200015ac

0800f2ec <z_handle_obj_poll_events>:
{
 800f2ec:	4603      	mov	r3, r0
	return list->head == list;
 800f2ee:	6800      	ldr	r0, [r0, #0]

static inline sys_dnode_t *sys_dlist_get(sys_dlist_t *list)
{
	sys_dnode_t *node = NULL;

	if (!sys_dlist_is_empty(list)) {
 800f2f0:	4283      	cmp	r3, r0
 800f2f2:	d00a      	beq.n	800f30a <z_handle_obj_poll_events+0x1e>
 800f2f4:	b410      	push	{r4}
	sys_dnode_t *const next = node->next;
 800f2f6:	e9d0 2400 	ldrd	r2, r4, [r0]
	node->next = NULL;
 800f2fa:	2300      	movs	r3, #0
	prev->next = next;
 800f2fc:	6022      	str	r2, [r4, #0]
	next->prev = prev;
 800f2fe:	6054      	str	r4, [r2, #4]
	node->prev = NULL;
 800f300:	e9c0 3300 	strd	r3, r3, [r0]
}
 800f304:	bc10      	pop	{r4}
		(void) signal_poll_event(poll_event, state);
 800f306:	f7ff bd1d 	b.w	800ed44 <signal_poll_event.constprop.0>
 800f30a:	4770      	bx	lr

0800f30c <z_impl_k_poll_signal_init>:
	sig->signaled = 0U;
 800f30c:	2300      	movs	r3, #0
	list->tail = (sys_dnode_t *)list;
 800f30e:	e9c0 0000 	strd	r0, r0, [r0]
 800f312:	6083      	str	r3, [r0, #8]
}
 800f314:	4770      	bx	lr
 800f316:	bf00      	nop

0800f318 <z_impl_k_poll_signal_check>:
	*signaled = sig->signaled;
 800f318:	6883      	ldr	r3, [r0, #8]
 800f31a:	600b      	str	r3, [r1, #0]
	*result = sig->result;
 800f31c:	68c3      	ldr	r3, [r0, #12]
 800f31e:	6013      	str	r3, [r2, #0]
}
 800f320:	4770      	bx	lr
 800f322:	bf00      	nop

0800f324 <z_impl_k_poll_signal_raise>:
{
 800f324:	b538      	push	{r3, r4, r5, lr}
 800f326:	460a      	mov	r2, r1
 800f328:	4603      	mov	r3, r0
	__asm__ volatile(
 800f32a:	f04f 0110 	mov.w	r1, #16
 800f32e:	f3ef 8511 	mrs	r5, BASEPRI
 800f332:	f381 8812 	msr	BASEPRI_MAX, r1
 800f336:	f3bf 8f6f 	isb	sy
	return list->head == list;
 800f33a:	6800      	ldr	r0, [r0, #0]
	sig->signaled = 1U;
 800f33c:	2101      	movs	r1, #1
	if (!sys_dlist_is_empty(list)) {
 800f33e:	4283      	cmp	r3, r0
 800f340:	e9c3 1202 	strd	r1, r2, [r3, #8]
 800f344:	d00f      	beq.n	800f366 <z_impl_k_poll_signal_raise+0x42>
	sys_dnode_t *const next = node->next;
 800f346:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
 800f34a:	6013      	str	r3, [r2, #0]
	next->prev = prev;
 800f34c:	605a      	str	r2, [r3, #4]
	node->next = NULL;
 800f34e:	2300      	movs	r3, #0
	node->prev = NULL;
 800f350:	e9c0 3300 	strd	r3, r3, [r0]
	int rc = signal_poll_event(poll_event, K_POLL_STATE_SIGNALED);
 800f354:	f7ff fcf6 	bl	800ed44 <signal_poll_event.constprop.0>
	z_reschedule(&lock, key);
 800f358:	4629      	mov	r1, r5
	int rc = signal_poll_event(poll_event, K_POLL_STATE_SIGNALED);
 800f35a:	4604      	mov	r4, r0
	z_reschedule(&lock, key);
 800f35c:	4805      	ldr	r0, [pc, #20]	; (800f374 <z_impl_k_poll_signal_raise+0x50>)
 800f35e:	f7ff f837 	bl	800e3d0 <z_reschedule>
}
 800f362:	4620      	mov	r0, r4
 800f364:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
 800f366:	f385 8811 	msr	BASEPRI, r5
 800f36a:	f3bf 8f6f 	isb	sy
		return 0;
 800f36e:	2400      	movs	r4, #0
}
 800f370:	4620      	mov	r0, r4
 800f372:	bd38      	pop	{r3, r4, r5, pc}
 800f374:	200015ac 	.word	0x200015ac

0800f378 <main>:
	return sys_clock_cycle_get_64();
}

static ALWAYS_INLINE void arch_nop(void)
{
	__asm__ volatile("nop");
 800f378:	bf00      	nop

void __weak main(void)
{
	/* NOP default main() if the application does not provide one. */
	arch_nop();
}
 800f37a:	4770      	bx	lr

0800f37c <boot_banner>:
#else
	printk("*** Booting Zephyr OS version %s %s ***\n",
	       KERNEL_VERSION_STRING, BOOT_DELAY_BANNER);
#endif
#endif
}
 800f37c:	4770      	bx	lr
 800f37e:	bf00      	nop

0800f380 <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(const struct device *unused)
{
 800f380:	b538      	push	{r3, r4, r5, lr}
	ARG_UNUSED(unused);
	STRUCT_SECTION_FOREACH(k_heap, h) {
 800f382:	4c09      	ldr	r4, [pc, #36]	; (800f3a8 <statics_init+0x28>)
 800f384:	4d09      	ldr	r5, [pc, #36]	; (800f3ac <statics_init+0x2c>)
 800f386:	42ac      	cmp	r4, r5
 800f388:	d20b      	bcs.n	800f3a2 <statics_init+0x22>
 800f38a:	f104 030c 	add.w	r3, r4, #12
	sys_heap_init(&h->heap, mem, bytes);
 800f38e:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
	list->tail = (sys_dnode_t *)list;
 800f392:	e9c4 3303 	strd	r3, r3, [r4, #12]
 800f396:	4620      	mov	r0, r4
	STRUCT_SECTION_FOREACH(k_heap, h) {
 800f398:	3418      	adds	r4, #24
	sys_heap_init(&h->heap, mem, bytes);
 800f39a:	f7f2 ffe9 	bl	8002370 <sys_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
 800f39e:	42ac      	cmp	r4, r5
 800f3a0:	d3f3      	bcc.n	800f38a <statics_init+0xa>
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
		}
	}
	return 0;
}
 800f3a2:	2000      	movs	r0, #0
 800f3a4:	bd38      	pop	{r3, r4, r5, pc}
 800f3a6:	bf00      	nop
 800f3a8:	20000760 	.word	0x20000760
 800f3ac:	20000760 	.word	0x20000760

0800f3b0 <k_sys_work_q_init>:
			     CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE);

struct k_work_q k_sys_work_q;

static int k_sys_work_q_init(const struct device *dev)
{
 800f3b0:	b510      	push	{r4, lr}
 800f3b2:	b084      	sub	sp, #16
	ARG_UNUSED(dev);
	struct k_work_queue_config cfg = {
 800f3b4:	2400      	movs	r4, #0
		.name = "sysworkq",
		.no_yield = IS_ENABLED(CONFIG_SYSTEM_WORKQUEUE_NO_YIELD),
	};

	k_work_queue_start(&k_sys_work_q,
 800f3b6:	ab02      	add	r3, sp, #8
	struct k_work_queue_config cfg = {
 800f3b8:	4a07      	ldr	r2, [pc, #28]	; (800f3d8 <k_sys_work_q_init+0x28>)
	k_work_queue_start(&k_sys_work_q,
 800f3ba:	9300      	str	r3, [sp, #0]
	struct k_work_queue_config cfg = {
 800f3bc:	9202      	str	r2, [sp, #8]
	k_work_queue_start(&k_sys_work_q,
 800f3be:	4907      	ldr	r1, [pc, #28]	; (800f3dc <k_sys_work_q_init+0x2c>)
 800f3c0:	4807      	ldr	r0, [pc, #28]	; (800f3e0 <k_sys_work_q_init+0x30>)
	struct k_work_queue_config cfg = {
 800f3c2:	f88d 400c 	strb.w	r4, [sp, #12]
	k_work_queue_start(&k_sys_work_q,
 800f3c6:	4623      	mov	r3, r4
 800f3c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800f3cc:	f7fe fc5c 	bl	800dc88 <k_work_queue_start>
			    sys_work_q_stack,
			    K_KERNEL_STACK_SIZEOF(sys_work_q_stack),
			    CONFIG_SYSTEM_WORKQUEUE_PRIORITY, &cfg);
	return 0;
}
 800f3d0:	4620      	mov	r0, r4
 800f3d2:	b004      	add	sp, #16
 800f3d4:	bd10      	pop	{r4, pc}
 800f3d6:	bf00      	nop
 800f3d8:	08012848 	.word	0x08012848
 800f3dc:	200047e0 	.word	0x200047e0
 800f3e0:	20000c90 	.word	0x20000c90

0800f3e4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 800f3e4:	b508      	push	{r3, lr}
 800f3e6:	680b      	ldr	r3, [r1, #0]
 800f3e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f3ec:	d302      	bcc.n	800f3f4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x10>
 800f3ee:	480d      	ldr	r0, [pc, #52]	; (800f424 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x40>)
 800f3f0:	f001 fc87 	bl	8010d02 <_ZSt20__throw_length_errorPKc>
 800f3f4:	4293      	cmp	r3, r2
 800f3f6:	d90b      	bls.n	800f410 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800f3f8:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 800f3fc:	ea4f 0042 	mov.w	r0, r2, lsl #1
 800f400:	d206      	bcs.n	800f410 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800f402:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800f406:	bf2a      	itet	cs
 800f408:	f06f 4340 	mvncs.w	r3, #3221225472	; 0xc0000000
 800f40c:	6008      	strcc	r0, [r1, #0]
 800f40e:	600b      	strcs	r3, [r1, #0]
 800f410:	6808      	ldr	r0, [r1, #0]
 800f412:	3001      	adds	r0, #1
 800f414:	d501      	bpl.n	800f41a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x36>
 800f416:	f001 fc6e 	bl	8010cf6 <_ZSt17__throw_bad_allocv>
 800f41a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800f41e:	f001 bba5 	b.w	8010b6c <_Znwj>
 800f422:	bf00      	nop
 800f424:	080128c4 	.word	0x080128c4

0800f428 <_ZSt15get_new_handlerv>:
 800f428:	4b02      	ldr	r3, [pc, #8]	; (800f434 <_ZSt15get_new_handlerv+0xc>)
 800f42a:	6818      	ldr	r0, [r3, #0]
 800f42c:	f3bf 8f5b 	dmb	ish
 800f430:	4770      	bx	lr
 800f432:	bf00      	nop
 800f434:	200015b0 	.word	0x200015b0

0800f438 <__assert_func>:
 800f438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f43a:	4614      	mov	r4, r2
 800f43c:	461a      	mov	r2, r3
 800f43e:	4b09      	ldr	r3, [pc, #36]	; (800f464 <__assert_func+0x2c>)
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	4605      	mov	r5, r0
 800f444:	68d8      	ldr	r0, [r3, #12]
 800f446:	b14c      	cbz	r4, 800f45c <__assert_func+0x24>
 800f448:	4b07      	ldr	r3, [pc, #28]	; (800f468 <__assert_func+0x30>)
 800f44a:	9100      	str	r1, [sp, #0]
 800f44c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f450:	4906      	ldr	r1, [pc, #24]	; (800f46c <__assert_func+0x34>)
 800f452:	462b      	mov	r3, r5
 800f454:	f000 f80e 	bl	800f474 <fiprintf>
 800f458:	f001 fc63 	bl	8010d22 <abort>
 800f45c:	4b04      	ldr	r3, [pc, #16]	; (800f470 <__assert_func+0x38>)
 800f45e:	461c      	mov	r4, r3
 800f460:	e7f3      	b.n	800f44a <__assert_func+0x12>
 800f462:	bf00      	nop
 800f464:	20000480 	.word	0x20000480
 800f468:	080128dc 	.word	0x080128dc
 800f46c:	080128e9 	.word	0x080128e9
 800f470:	08012917 	.word	0x08012917

0800f474 <fiprintf>:
 800f474:	b40e      	push	{r1, r2, r3}
 800f476:	b503      	push	{r0, r1, lr}
 800f478:	4601      	mov	r1, r0
 800f47a:	ab03      	add	r3, sp, #12
 800f47c:	4805      	ldr	r0, [pc, #20]	; (800f494 <fiprintf+0x20>)
 800f47e:	f853 2b04 	ldr.w	r2, [r3], #4
 800f482:	6800      	ldr	r0, [r0, #0]
 800f484:	9301      	str	r3, [sp, #4]
 800f486:	f000 f8bb 	bl	800f600 <_vfiprintf_r>
 800f48a:	b002      	add	sp, #8
 800f48c:	f85d eb04 	ldr.w	lr, [sp], #4
 800f490:	b003      	add	sp, #12
 800f492:	4770      	bx	lr
 800f494:	20000480 	.word	0x20000480

0800f498 <malloc>:
 800f498:	4b02      	ldr	r3, [pc, #8]	; (800f4a4 <malloc+0xc>)
 800f49a:	4601      	mov	r1, r0
 800f49c:	6818      	ldr	r0, [r3, #0]
 800f49e:	f000 b855 	b.w	800f54c <_malloc_r>
 800f4a2:	bf00      	nop
 800f4a4:	20000480 	.word	0x20000480

0800f4a8 <free>:
 800f4a8:	4b02      	ldr	r3, [pc, #8]	; (800f4b4 <free+0xc>)
 800f4aa:	4601      	mov	r1, r0
 800f4ac:	6818      	ldr	r0, [r3, #0]
 800f4ae:	f000 b803 	b.w	800f4b8 <_free_r>
 800f4b2:	bf00      	nop
 800f4b4:	20000480 	.word	0x20000480

0800f4b8 <_free_r>:
 800f4b8:	b538      	push	{r3, r4, r5, lr}
 800f4ba:	4605      	mov	r5, r0
 800f4bc:	2900      	cmp	r1, #0
 800f4be:	d041      	beq.n	800f544 <_free_r+0x8c>
 800f4c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f4c4:	1f0c      	subs	r4, r1, #4
 800f4c6:	2b00      	cmp	r3, #0
 800f4c8:	bfb8      	it	lt
 800f4ca:	18e4      	addlt	r4, r4, r3
 800f4cc:	f000 ffc4 	bl	8010458 <__malloc_lock>
 800f4d0:	4a1d      	ldr	r2, [pc, #116]	; (800f548 <_free_r+0x90>)
 800f4d2:	6813      	ldr	r3, [r2, #0]
 800f4d4:	b933      	cbnz	r3, 800f4e4 <_free_r+0x2c>
 800f4d6:	6063      	str	r3, [r4, #4]
 800f4d8:	6014      	str	r4, [r2, #0]
 800f4da:	4628      	mov	r0, r5
 800f4dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f4e0:	f000 bfc0 	b.w	8010464 <__malloc_unlock>
 800f4e4:	42a3      	cmp	r3, r4
 800f4e6:	d908      	bls.n	800f4fa <_free_r+0x42>
 800f4e8:	6820      	ldr	r0, [r4, #0]
 800f4ea:	1821      	adds	r1, r4, r0
 800f4ec:	428b      	cmp	r3, r1
 800f4ee:	bf01      	itttt	eq
 800f4f0:	6819      	ldreq	r1, [r3, #0]
 800f4f2:	685b      	ldreq	r3, [r3, #4]
 800f4f4:	1809      	addeq	r1, r1, r0
 800f4f6:	6021      	streq	r1, [r4, #0]
 800f4f8:	e7ed      	b.n	800f4d6 <_free_r+0x1e>
 800f4fa:	461a      	mov	r2, r3
 800f4fc:	685b      	ldr	r3, [r3, #4]
 800f4fe:	b10b      	cbz	r3, 800f504 <_free_r+0x4c>
 800f500:	42a3      	cmp	r3, r4
 800f502:	d9fa      	bls.n	800f4fa <_free_r+0x42>
 800f504:	6811      	ldr	r1, [r2, #0]
 800f506:	1850      	adds	r0, r2, r1
 800f508:	42a0      	cmp	r0, r4
 800f50a:	d10b      	bne.n	800f524 <_free_r+0x6c>
 800f50c:	6820      	ldr	r0, [r4, #0]
 800f50e:	4401      	add	r1, r0
 800f510:	1850      	adds	r0, r2, r1
 800f512:	4283      	cmp	r3, r0
 800f514:	6011      	str	r1, [r2, #0]
 800f516:	d1e0      	bne.n	800f4da <_free_r+0x22>
 800f518:	6818      	ldr	r0, [r3, #0]
 800f51a:	685b      	ldr	r3, [r3, #4]
 800f51c:	6053      	str	r3, [r2, #4]
 800f51e:	4401      	add	r1, r0
 800f520:	6011      	str	r1, [r2, #0]
 800f522:	e7da      	b.n	800f4da <_free_r+0x22>
 800f524:	d902      	bls.n	800f52c <_free_r+0x74>
 800f526:	230c      	movs	r3, #12
 800f528:	602b      	str	r3, [r5, #0]
 800f52a:	e7d6      	b.n	800f4da <_free_r+0x22>
 800f52c:	6820      	ldr	r0, [r4, #0]
 800f52e:	1821      	adds	r1, r4, r0
 800f530:	428b      	cmp	r3, r1
 800f532:	bf04      	itt	eq
 800f534:	6819      	ldreq	r1, [r3, #0]
 800f536:	685b      	ldreq	r3, [r3, #4]
 800f538:	6063      	str	r3, [r4, #4]
 800f53a:	bf04      	itt	eq
 800f53c:	1809      	addeq	r1, r1, r0
 800f53e:	6021      	streq	r1, [r4, #0]
 800f540:	6054      	str	r4, [r2, #4]
 800f542:	e7ca      	b.n	800f4da <_free_r+0x22>
 800f544:	bd38      	pop	{r3, r4, r5, pc}
 800f546:	bf00      	nop
 800f548:	200015b4 	.word	0x200015b4

0800f54c <_malloc_r>:
 800f54c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f54e:	1ccd      	adds	r5, r1, #3
 800f550:	f025 0503 	bic.w	r5, r5, #3
 800f554:	3508      	adds	r5, #8
 800f556:	2d0c      	cmp	r5, #12
 800f558:	bf38      	it	cc
 800f55a:	250c      	movcc	r5, #12
 800f55c:	2d00      	cmp	r5, #0
 800f55e:	4606      	mov	r6, r0
 800f560:	db01      	blt.n	800f566 <_malloc_r+0x1a>
 800f562:	42a9      	cmp	r1, r5
 800f564:	d903      	bls.n	800f56e <_malloc_r+0x22>
 800f566:	230c      	movs	r3, #12
 800f568:	6033      	str	r3, [r6, #0]
 800f56a:	2000      	movs	r0, #0
 800f56c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f56e:	f000 ff73 	bl	8010458 <__malloc_lock>
 800f572:	4921      	ldr	r1, [pc, #132]	; (800f5f8 <_malloc_r+0xac>)
 800f574:	680a      	ldr	r2, [r1, #0]
 800f576:	4614      	mov	r4, r2
 800f578:	b99c      	cbnz	r4, 800f5a2 <_malloc_r+0x56>
 800f57a:	4f20      	ldr	r7, [pc, #128]	; (800f5fc <_malloc_r+0xb0>)
 800f57c:	683b      	ldr	r3, [r7, #0]
 800f57e:	b923      	cbnz	r3, 800f58a <_malloc_r+0x3e>
 800f580:	4621      	mov	r1, r4
 800f582:	4630      	mov	r0, r6
 800f584:	f000 fcbc 	bl	800ff00 <_sbrk_r>
 800f588:	6038      	str	r0, [r7, #0]
 800f58a:	4629      	mov	r1, r5
 800f58c:	4630      	mov	r0, r6
 800f58e:	f000 fcb7 	bl	800ff00 <_sbrk_r>
 800f592:	1c43      	adds	r3, r0, #1
 800f594:	d123      	bne.n	800f5de <_malloc_r+0x92>
 800f596:	230c      	movs	r3, #12
 800f598:	6033      	str	r3, [r6, #0]
 800f59a:	4630      	mov	r0, r6
 800f59c:	f000 ff62 	bl	8010464 <__malloc_unlock>
 800f5a0:	e7e3      	b.n	800f56a <_malloc_r+0x1e>
 800f5a2:	6823      	ldr	r3, [r4, #0]
 800f5a4:	1b5b      	subs	r3, r3, r5
 800f5a6:	d417      	bmi.n	800f5d8 <_malloc_r+0x8c>
 800f5a8:	2b0b      	cmp	r3, #11
 800f5aa:	d903      	bls.n	800f5b4 <_malloc_r+0x68>
 800f5ac:	6023      	str	r3, [r4, #0]
 800f5ae:	441c      	add	r4, r3
 800f5b0:	6025      	str	r5, [r4, #0]
 800f5b2:	e004      	b.n	800f5be <_malloc_r+0x72>
 800f5b4:	6863      	ldr	r3, [r4, #4]
 800f5b6:	42a2      	cmp	r2, r4
 800f5b8:	bf0c      	ite	eq
 800f5ba:	600b      	streq	r3, [r1, #0]
 800f5bc:	6053      	strne	r3, [r2, #4]
 800f5be:	4630      	mov	r0, r6
 800f5c0:	f000 ff50 	bl	8010464 <__malloc_unlock>
 800f5c4:	f104 000b 	add.w	r0, r4, #11
 800f5c8:	1d23      	adds	r3, r4, #4
 800f5ca:	f020 0007 	bic.w	r0, r0, #7
 800f5ce:	1ac2      	subs	r2, r0, r3
 800f5d0:	d0cc      	beq.n	800f56c <_malloc_r+0x20>
 800f5d2:	1a1b      	subs	r3, r3, r0
 800f5d4:	50a3      	str	r3, [r4, r2]
 800f5d6:	e7c9      	b.n	800f56c <_malloc_r+0x20>
 800f5d8:	4622      	mov	r2, r4
 800f5da:	6864      	ldr	r4, [r4, #4]
 800f5dc:	e7cc      	b.n	800f578 <_malloc_r+0x2c>
 800f5de:	1cc4      	adds	r4, r0, #3
 800f5e0:	f024 0403 	bic.w	r4, r4, #3
 800f5e4:	42a0      	cmp	r0, r4
 800f5e6:	d0e3      	beq.n	800f5b0 <_malloc_r+0x64>
 800f5e8:	1a21      	subs	r1, r4, r0
 800f5ea:	4630      	mov	r0, r6
 800f5ec:	f000 fc88 	bl	800ff00 <_sbrk_r>
 800f5f0:	3001      	adds	r0, #1
 800f5f2:	d1dd      	bne.n	800f5b0 <_malloc_r+0x64>
 800f5f4:	e7cf      	b.n	800f596 <_malloc_r+0x4a>
 800f5f6:	bf00      	nop
 800f5f8:	200015b4 	.word	0x200015b4
 800f5fc:	200015b8 	.word	0x200015b8

0800f600 <_vfiprintf_r>:
 800f600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f604:	460d      	mov	r5, r1
 800f606:	b09d      	sub	sp, #116	; 0x74
 800f608:	4614      	mov	r4, r2
 800f60a:	4698      	mov	r8, r3
 800f60c:	4606      	mov	r6, r0
 800f60e:	b118      	cbz	r0, 800f618 <_vfiprintf_r+0x18>
 800f610:	6983      	ldr	r3, [r0, #24]
 800f612:	b90b      	cbnz	r3, 800f618 <_vfiprintf_r+0x18>
 800f614:	f000 fe5e 	bl	80102d4 <__sinit>
 800f618:	4b89      	ldr	r3, [pc, #548]	; (800f840 <_vfiprintf_r+0x240>)
 800f61a:	429d      	cmp	r5, r3
 800f61c:	d11b      	bne.n	800f656 <_vfiprintf_r+0x56>
 800f61e:	6875      	ldr	r5, [r6, #4]
 800f620:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f622:	07d9      	lsls	r1, r3, #31
 800f624:	d405      	bmi.n	800f632 <_vfiprintf_r+0x32>
 800f626:	89ab      	ldrh	r3, [r5, #12]
 800f628:	059a      	lsls	r2, r3, #22
 800f62a:	d402      	bmi.n	800f632 <_vfiprintf_r+0x32>
 800f62c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f62e:	f7f4 f863 	bl	80036f8 <__retarget_lock_acquire_recursive>
 800f632:	89ab      	ldrh	r3, [r5, #12]
 800f634:	071b      	lsls	r3, r3, #28
 800f636:	d501      	bpl.n	800f63c <_vfiprintf_r+0x3c>
 800f638:	692b      	ldr	r3, [r5, #16]
 800f63a:	b9eb      	cbnz	r3, 800f678 <_vfiprintf_r+0x78>
 800f63c:	4629      	mov	r1, r5
 800f63e:	4630      	mov	r0, r6
 800f640:	f000 fcda 	bl	800fff8 <__swsetup_r>
 800f644:	b1c0      	cbz	r0, 800f678 <_vfiprintf_r+0x78>
 800f646:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f648:	07dc      	lsls	r4, r3, #31
 800f64a:	d50e      	bpl.n	800f66a <_vfiprintf_r+0x6a>
 800f64c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f650:	b01d      	add	sp, #116	; 0x74
 800f652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f656:	4b7b      	ldr	r3, [pc, #492]	; (800f844 <_vfiprintf_r+0x244>)
 800f658:	429d      	cmp	r5, r3
 800f65a:	d101      	bne.n	800f660 <_vfiprintf_r+0x60>
 800f65c:	68b5      	ldr	r5, [r6, #8]
 800f65e:	e7df      	b.n	800f620 <_vfiprintf_r+0x20>
 800f660:	4b79      	ldr	r3, [pc, #484]	; (800f848 <_vfiprintf_r+0x248>)
 800f662:	429d      	cmp	r5, r3
 800f664:	bf08      	it	eq
 800f666:	68f5      	ldreq	r5, [r6, #12]
 800f668:	e7da      	b.n	800f620 <_vfiprintf_r+0x20>
 800f66a:	89ab      	ldrh	r3, [r5, #12]
 800f66c:	0598      	lsls	r0, r3, #22
 800f66e:	d4ed      	bmi.n	800f64c <_vfiprintf_r+0x4c>
 800f670:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f672:	f7f4 f847 	bl	8003704 <__retarget_lock_release_recursive>
 800f676:	e7e9      	b.n	800f64c <_vfiprintf_r+0x4c>
 800f678:	2300      	movs	r3, #0
 800f67a:	9309      	str	r3, [sp, #36]	; 0x24
 800f67c:	2320      	movs	r3, #32
 800f67e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f682:	f8cd 800c 	str.w	r8, [sp, #12]
 800f686:	2330      	movs	r3, #48	; 0x30
 800f688:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f84c <_vfiprintf_r+0x24c>
 800f68c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f690:	f04f 0901 	mov.w	r9, #1
 800f694:	4623      	mov	r3, r4
 800f696:	469a      	mov	sl, r3
 800f698:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f69c:	b10a      	cbz	r2, 800f6a2 <_vfiprintf_r+0xa2>
 800f69e:	2a25      	cmp	r2, #37	; 0x25
 800f6a0:	d1f9      	bne.n	800f696 <_vfiprintf_r+0x96>
 800f6a2:	ebba 0b04 	subs.w	fp, sl, r4
 800f6a6:	d00b      	beq.n	800f6c0 <_vfiprintf_r+0xc0>
 800f6a8:	465b      	mov	r3, fp
 800f6aa:	4622      	mov	r2, r4
 800f6ac:	4629      	mov	r1, r5
 800f6ae:	4630      	mov	r0, r6
 800f6b0:	f001 fb69 	bl	8010d86 <__sfputs_r>
 800f6b4:	3001      	adds	r0, #1
 800f6b6:	f000 80aa 	beq.w	800f80e <_vfiprintf_r+0x20e>
 800f6ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f6bc:	445a      	add	r2, fp
 800f6be:	9209      	str	r2, [sp, #36]	; 0x24
 800f6c0:	f89a 3000 	ldrb.w	r3, [sl]
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	f000 80a2 	beq.w	800f80e <_vfiprintf_r+0x20e>
 800f6ca:	2300      	movs	r3, #0
 800f6cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f6d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f6d4:	f10a 0a01 	add.w	sl, sl, #1
 800f6d8:	9304      	str	r3, [sp, #16]
 800f6da:	9307      	str	r3, [sp, #28]
 800f6dc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f6e0:	931a      	str	r3, [sp, #104]	; 0x68
 800f6e2:	4654      	mov	r4, sl
 800f6e4:	2205      	movs	r2, #5
 800f6e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f6ea:	4858      	ldr	r0, [pc, #352]	; (800f84c <_vfiprintf_r+0x24c>)
 800f6ec:	f7f0 fd58 	bl	80001a0 <memchr>
 800f6f0:	9a04      	ldr	r2, [sp, #16]
 800f6f2:	b9d8      	cbnz	r0, 800f72c <_vfiprintf_r+0x12c>
 800f6f4:	06d1      	lsls	r1, r2, #27
 800f6f6:	bf44      	itt	mi
 800f6f8:	2320      	movmi	r3, #32
 800f6fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f6fe:	0713      	lsls	r3, r2, #28
 800f700:	bf44      	itt	mi
 800f702:	232b      	movmi	r3, #43	; 0x2b
 800f704:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f708:	f89a 3000 	ldrb.w	r3, [sl]
 800f70c:	2b2a      	cmp	r3, #42	; 0x2a
 800f70e:	d015      	beq.n	800f73c <_vfiprintf_r+0x13c>
 800f710:	9a07      	ldr	r2, [sp, #28]
 800f712:	4654      	mov	r4, sl
 800f714:	2000      	movs	r0, #0
 800f716:	f04f 0c0a 	mov.w	ip, #10
 800f71a:	4621      	mov	r1, r4
 800f71c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f720:	3b30      	subs	r3, #48	; 0x30
 800f722:	2b09      	cmp	r3, #9
 800f724:	d94e      	bls.n	800f7c4 <_vfiprintf_r+0x1c4>
 800f726:	b1b0      	cbz	r0, 800f756 <_vfiprintf_r+0x156>
 800f728:	9207      	str	r2, [sp, #28]
 800f72a:	e014      	b.n	800f756 <_vfiprintf_r+0x156>
 800f72c:	eba0 0308 	sub.w	r3, r0, r8
 800f730:	fa09 f303 	lsl.w	r3, r9, r3
 800f734:	4313      	orrs	r3, r2
 800f736:	9304      	str	r3, [sp, #16]
 800f738:	46a2      	mov	sl, r4
 800f73a:	e7d2      	b.n	800f6e2 <_vfiprintf_r+0xe2>
 800f73c:	9b03      	ldr	r3, [sp, #12]
 800f73e:	1d19      	adds	r1, r3, #4
 800f740:	681b      	ldr	r3, [r3, #0]
 800f742:	9103      	str	r1, [sp, #12]
 800f744:	2b00      	cmp	r3, #0
 800f746:	bfbb      	ittet	lt
 800f748:	425b      	neglt	r3, r3
 800f74a:	f042 0202 	orrlt.w	r2, r2, #2
 800f74e:	9307      	strge	r3, [sp, #28]
 800f750:	9307      	strlt	r3, [sp, #28]
 800f752:	bfb8      	it	lt
 800f754:	9204      	strlt	r2, [sp, #16]
 800f756:	7823      	ldrb	r3, [r4, #0]
 800f758:	2b2e      	cmp	r3, #46	; 0x2e
 800f75a:	d10c      	bne.n	800f776 <_vfiprintf_r+0x176>
 800f75c:	7863      	ldrb	r3, [r4, #1]
 800f75e:	2b2a      	cmp	r3, #42	; 0x2a
 800f760:	d135      	bne.n	800f7ce <_vfiprintf_r+0x1ce>
 800f762:	9b03      	ldr	r3, [sp, #12]
 800f764:	1d1a      	adds	r2, r3, #4
 800f766:	681b      	ldr	r3, [r3, #0]
 800f768:	9203      	str	r2, [sp, #12]
 800f76a:	2b00      	cmp	r3, #0
 800f76c:	bfb8      	it	lt
 800f76e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800f772:	3402      	adds	r4, #2
 800f774:	9305      	str	r3, [sp, #20]
 800f776:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800f850 <_vfiprintf_r+0x250>
 800f77a:	7821      	ldrb	r1, [r4, #0]
 800f77c:	2203      	movs	r2, #3
 800f77e:	4650      	mov	r0, sl
 800f780:	f7f0 fd0e 	bl	80001a0 <memchr>
 800f784:	b140      	cbz	r0, 800f798 <_vfiprintf_r+0x198>
 800f786:	2340      	movs	r3, #64	; 0x40
 800f788:	eba0 000a 	sub.w	r0, r0, sl
 800f78c:	fa03 f000 	lsl.w	r0, r3, r0
 800f790:	9b04      	ldr	r3, [sp, #16]
 800f792:	4303      	orrs	r3, r0
 800f794:	3401      	adds	r4, #1
 800f796:	9304      	str	r3, [sp, #16]
 800f798:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f79c:	482d      	ldr	r0, [pc, #180]	; (800f854 <_vfiprintf_r+0x254>)
 800f79e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f7a2:	2206      	movs	r2, #6
 800f7a4:	f7f0 fcfc 	bl	80001a0 <memchr>
 800f7a8:	2800      	cmp	r0, #0
 800f7aa:	d03f      	beq.n	800f82c <_vfiprintf_r+0x22c>
 800f7ac:	4b2a      	ldr	r3, [pc, #168]	; (800f858 <_vfiprintf_r+0x258>)
 800f7ae:	bb1b      	cbnz	r3, 800f7f8 <_vfiprintf_r+0x1f8>
 800f7b0:	9b03      	ldr	r3, [sp, #12]
 800f7b2:	3307      	adds	r3, #7
 800f7b4:	f023 0307 	bic.w	r3, r3, #7
 800f7b8:	3308      	adds	r3, #8
 800f7ba:	9303      	str	r3, [sp, #12]
 800f7bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f7be:	443b      	add	r3, r7
 800f7c0:	9309      	str	r3, [sp, #36]	; 0x24
 800f7c2:	e767      	b.n	800f694 <_vfiprintf_r+0x94>
 800f7c4:	fb0c 3202 	mla	r2, ip, r2, r3
 800f7c8:	460c      	mov	r4, r1
 800f7ca:	2001      	movs	r0, #1
 800f7cc:	e7a5      	b.n	800f71a <_vfiprintf_r+0x11a>
 800f7ce:	2300      	movs	r3, #0
 800f7d0:	3401      	adds	r4, #1
 800f7d2:	9305      	str	r3, [sp, #20]
 800f7d4:	4619      	mov	r1, r3
 800f7d6:	f04f 0c0a 	mov.w	ip, #10
 800f7da:	4620      	mov	r0, r4
 800f7dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f7e0:	3a30      	subs	r2, #48	; 0x30
 800f7e2:	2a09      	cmp	r2, #9
 800f7e4:	d903      	bls.n	800f7ee <_vfiprintf_r+0x1ee>
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d0c5      	beq.n	800f776 <_vfiprintf_r+0x176>
 800f7ea:	9105      	str	r1, [sp, #20]
 800f7ec:	e7c3      	b.n	800f776 <_vfiprintf_r+0x176>
 800f7ee:	fb0c 2101 	mla	r1, ip, r1, r2
 800f7f2:	4604      	mov	r4, r0
 800f7f4:	2301      	movs	r3, #1
 800f7f6:	e7f0      	b.n	800f7da <_vfiprintf_r+0x1da>
 800f7f8:	ab03      	add	r3, sp, #12
 800f7fa:	9300      	str	r3, [sp, #0]
 800f7fc:	462a      	mov	r2, r5
 800f7fe:	4b17      	ldr	r3, [pc, #92]	; (800f85c <_vfiprintf_r+0x25c>)
 800f800:	a904      	add	r1, sp, #16
 800f802:	4630      	mov	r0, r6
 800f804:	f000 f82c 	bl	800f860 <_printf_float>
 800f808:	4607      	mov	r7, r0
 800f80a:	1c78      	adds	r0, r7, #1
 800f80c:	d1d6      	bne.n	800f7bc <_vfiprintf_r+0x1bc>
 800f80e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f810:	07d9      	lsls	r1, r3, #31
 800f812:	d405      	bmi.n	800f820 <_vfiprintf_r+0x220>
 800f814:	89ab      	ldrh	r3, [r5, #12]
 800f816:	059a      	lsls	r2, r3, #22
 800f818:	d402      	bmi.n	800f820 <_vfiprintf_r+0x220>
 800f81a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f81c:	f7f3 ff72 	bl	8003704 <__retarget_lock_release_recursive>
 800f820:	89ab      	ldrh	r3, [r5, #12]
 800f822:	065b      	lsls	r3, r3, #25
 800f824:	f53f af12 	bmi.w	800f64c <_vfiprintf_r+0x4c>
 800f828:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f82a:	e711      	b.n	800f650 <_vfiprintf_r+0x50>
 800f82c:	ab03      	add	r3, sp, #12
 800f82e:	9300      	str	r3, [sp, #0]
 800f830:	462a      	mov	r2, r5
 800f832:	4b0a      	ldr	r3, [pc, #40]	; (800f85c <_vfiprintf_r+0x25c>)
 800f834:	a904      	add	r1, sp, #16
 800f836:	4630      	mov	r0, r6
 800f838:	f000 fa3c 	bl	800fcb4 <_printf_i>
 800f83c:	e7e4      	b.n	800f808 <_vfiprintf_r+0x208>
 800f83e:	bf00      	nop
 800f840:	08012878 	.word	0x08012878
 800f844:	08012898 	.word	0x08012898
 800f848:	08012858 	.word	0x08012858
 800f84c:	08012a19 	.word	0x08012a19
 800f850:	08012a1f 	.word	0x08012a1f
 800f854:	08012a23 	.word	0x08012a23
 800f858:	0800f861 	.word	0x0800f861
 800f85c:	08010d87 	.word	0x08010d87

0800f860 <_printf_float>:
 800f860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f864:	b091      	sub	sp, #68	; 0x44
 800f866:	460c      	mov	r4, r1
 800f868:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800f86c:	4616      	mov	r6, r2
 800f86e:	461f      	mov	r7, r3
 800f870:	4605      	mov	r5, r0
 800f872:	f000 fdad 	bl	80103d0 <_localeconv_r>
 800f876:	6803      	ldr	r3, [r0, #0]
 800f878:	9309      	str	r3, [sp, #36]	; 0x24
 800f87a:	4618      	mov	r0, r3
 800f87c:	f7f1 fb42 	bl	8000f04 <strlen>
 800f880:	2300      	movs	r3, #0
 800f882:	930e      	str	r3, [sp, #56]	; 0x38
 800f884:	f8d8 3000 	ldr.w	r3, [r8]
 800f888:	900a      	str	r0, [sp, #40]	; 0x28
 800f88a:	3307      	adds	r3, #7
 800f88c:	f023 0307 	bic.w	r3, r3, #7
 800f890:	f103 0208 	add.w	r2, r3, #8
 800f894:	f894 9018 	ldrb.w	r9, [r4, #24]
 800f898:	f8d4 b000 	ldr.w	fp, [r4]
 800f89c:	f8c8 2000 	str.w	r2, [r8]
 800f8a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8a4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800f8a8:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800f8ac:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800f8b0:	930b      	str	r3, [sp, #44]	; 0x2c
 800f8b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f8b4:	4b9c      	ldr	r3, [pc, #624]	; (800fb28 <_printf_float+0x2c8>)
 800f8b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f8ba:	4640      	mov	r0, r8
 800f8bc:	f7f1 f996 	bl	8000bec <__aeabi_dcmpun>
 800f8c0:	bb70      	cbnz	r0, 800f920 <_printf_float+0xc0>
 800f8c2:	4b99      	ldr	r3, [pc, #612]	; (800fb28 <_printf_float+0x2c8>)
 800f8c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f8c6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f8ca:	4640      	mov	r0, r8
 800f8cc:	f7f1 f8f0 	bl	8000ab0 <__aeabi_dcmple>
 800f8d0:	bb30      	cbnz	r0, 800f920 <_printf_float+0xc0>
 800f8d2:	2200      	movs	r2, #0
 800f8d4:	2300      	movs	r3, #0
 800f8d6:	4640      	mov	r0, r8
 800f8d8:	4651      	mov	r1, sl
 800f8da:	f7f1 f8df 	bl	8000a9c <__aeabi_dcmplt>
 800f8de:	b110      	cbz	r0, 800f8e6 <_printf_float+0x86>
 800f8e0:	232d      	movs	r3, #45	; 0x2d
 800f8e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f8e6:	4b91      	ldr	r3, [pc, #580]	; (800fb2c <_printf_float+0x2cc>)
 800f8e8:	4891      	ldr	r0, [pc, #580]	; (800fb30 <_printf_float+0x2d0>)
 800f8ea:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800f8ee:	bf94      	ite	ls
 800f8f0:	4698      	movls	r8, r3
 800f8f2:	4680      	movhi	r8, r0
 800f8f4:	2303      	movs	r3, #3
 800f8f6:	6123      	str	r3, [r4, #16]
 800f8f8:	f02b 0304 	bic.w	r3, fp, #4
 800f8fc:	6023      	str	r3, [r4, #0]
 800f8fe:	f04f 0a00 	mov.w	sl, #0
 800f902:	9700      	str	r7, [sp, #0]
 800f904:	4633      	mov	r3, r6
 800f906:	aa0f      	add	r2, sp, #60	; 0x3c
 800f908:	4621      	mov	r1, r4
 800f90a:	4628      	mov	r0, r5
 800f90c:	f001 faeb 	bl	8010ee6 <_printf_common>
 800f910:	3001      	adds	r0, #1
 800f912:	f040 808f 	bne.w	800fa34 <_printf_float+0x1d4>
 800f916:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f91a:	b011      	add	sp, #68	; 0x44
 800f91c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f920:	4642      	mov	r2, r8
 800f922:	4653      	mov	r3, sl
 800f924:	4640      	mov	r0, r8
 800f926:	4651      	mov	r1, sl
 800f928:	f7f1 f960 	bl	8000bec <__aeabi_dcmpun>
 800f92c:	b140      	cbz	r0, 800f940 <_printf_float+0xe0>
 800f92e:	f1ba 0f00 	cmp.w	sl, #0
 800f932:	bfbc      	itt	lt
 800f934:	232d      	movlt	r3, #45	; 0x2d
 800f936:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800f93a:	487e      	ldr	r0, [pc, #504]	; (800fb34 <_printf_float+0x2d4>)
 800f93c:	4b7e      	ldr	r3, [pc, #504]	; (800fb38 <_printf_float+0x2d8>)
 800f93e:	e7d4      	b.n	800f8ea <_printf_float+0x8a>
 800f940:	6863      	ldr	r3, [r4, #4]
 800f942:	1c5a      	adds	r2, r3, #1
 800f944:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800f948:	d142      	bne.n	800f9d0 <_printf_float+0x170>
 800f94a:	2306      	movs	r3, #6
 800f94c:	6063      	str	r3, [r4, #4]
 800f94e:	2200      	movs	r2, #0
 800f950:	9206      	str	r2, [sp, #24]
 800f952:	aa0e      	add	r2, sp, #56	; 0x38
 800f954:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800f958:	aa0d      	add	r2, sp, #52	; 0x34
 800f95a:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800f95e:	9203      	str	r2, [sp, #12]
 800f960:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800f964:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800f968:	6023      	str	r3, [r4, #0]
 800f96a:	6863      	ldr	r3, [r4, #4]
 800f96c:	9300      	str	r3, [sp, #0]
 800f96e:	4642      	mov	r2, r8
 800f970:	4653      	mov	r3, sl
 800f972:	4628      	mov	r0, r5
 800f974:	910b      	str	r1, [sp, #44]	; 0x2c
 800f976:	f001 fa18 	bl	8010daa <__cvt>
 800f97a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f97c:	2947      	cmp	r1, #71	; 0x47
 800f97e:	4680      	mov	r8, r0
 800f980:	990d      	ldr	r1, [sp, #52]	; 0x34
 800f982:	d108      	bne.n	800f996 <_printf_float+0x136>
 800f984:	1cc8      	adds	r0, r1, #3
 800f986:	db02      	blt.n	800f98e <_printf_float+0x12e>
 800f988:	6863      	ldr	r3, [r4, #4]
 800f98a:	4299      	cmp	r1, r3
 800f98c:	dd40      	ble.n	800fa10 <_printf_float+0x1b0>
 800f98e:	f1a9 0902 	sub.w	r9, r9, #2
 800f992:	fa5f f989 	uxtb.w	r9, r9
 800f996:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800f99a:	d81f      	bhi.n	800f9dc <_printf_float+0x17c>
 800f99c:	3901      	subs	r1, #1
 800f99e:	464a      	mov	r2, r9
 800f9a0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800f9a4:	910d      	str	r1, [sp, #52]	; 0x34
 800f9a6:	f001 fa60 	bl	8010e6a <__exponent>
 800f9aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f9ac:	1813      	adds	r3, r2, r0
 800f9ae:	2a01      	cmp	r2, #1
 800f9b0:	4682      	mov	sl, r0
 800f9b2:	6123      	str	r3, [r4, #16]
 800f9b4:	dc02      	bgt.n	800f9bc <_printf_float+0x15c>
 800f9b6:	6822      	ldr	r2, [r4, #0]
 800f9b8:	07d2      	lsls	r2, r2, #31
 800f9ba:	d501      	bpl.n	800f9c0 <_printf_float+0x160>
 800f9bc:	3301      	adds	r3, #1
 800f9be:	6123      	str	r3, [r4, #16]
 800f9c0:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800f9c4:	2b00      	cmp	r3, #0
 800f9c6:	d09c      	beq.n	800f902 <_printf_float+0xa2>
 800f9c8:	232d      	movs	r3, #45	; 0x2d
 800f9ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f9ce:	e798      	b.n	800f902 <_printf_float+0xa2>
 800f9d0:	2947      	cmp	r1, #71	; 0x47
 800f9d2:	d1bc      	bne.n	800f94e <_printf_float+0xee>
 800f9d4:	2b00      	cmp	r3, #0
 800f9d6:	d1ba      	bne.n	800f94e <_printf_float+0xee>
 800f9d8:	2301      	movs	r3, #1
 800f9da:	e7b7      	b.n	800f94c <_printf_float+0xec>
 800f9dc:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800f9e0:	d118      	bne.n	800fa14 <_printf_float+0x1b4>
 800f9e2:	2900      	cmp	r1, #0
 800f9e4:	6863      	ldr	r3, [r4, #4]
 800f9e6:	dd0b      	ble.n	800fa00 <_printf_float+0x1a0>
 800f9e8:	6121      	str	r1, [r4, #16]
 800f9ea:	b913      	cbnz	r3, 800f9f2 <_printf_float+0x192>
 800f9ec:	6822      	ldr	r2, [r4, #0]
 800f9ee:	07d0      	lsls	r0, r2, #31
 800f9f0:	d502      	bpl.n	800f9f8 <_printf_float+0x198>
 800f9f2:	3301      	adds	r3, #1
 800f9f4:	440b      	add	r3, r1
 800f9f6:	6123      	str	r3, [r4, #16]
 800f9f8:	65a1      	str	r1, [r4, #88]	; 0x58
 800f9fa:	f04f 0a00 	mov.w	sl, #0
 800f9fe:	e7df      	b.n	800f9c0 <_printf_float+0x160>
 800fa00:	b913      	cbnz	r3, 800fa08 <_printf_float+0x1a8>
 800fa02:	6822      	ldr	r2, [r4, #0]
 800fa04:	07d2      	lsls	r2, r2, #31
 800fa06:	d501      	bpl.n	800fa0c <_printf_float+0x1ac>
 800fa08:	3302      	adds	r3, #2
 800fa0a:	e7f4      	b.n	800f9f6 <_printf_float+0x196>
 800fa0c:	2301      	movs	r3, #1
 800fa0e:	e7f2      	b.n	800f9f6 <_printf_float+0x196>
 800fa10:	f04f 0967 	mov.w	r9, #103	; 0x67
 800fa14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fa16:	4299      	cmp	r1, r3
 800fa18:	db05      	blt.n	800fa26 <_printf_float+0x1c6>
 800fa1a:	6823      	ldr	r3, [r4, #0]
 800fa1c:	6121      	str	r1, [r4, #16]
 800fa1e:	07d8      	lsls	r0, r3, #31
 800fa20:	d5ea      	bpl.n	800f9f8 <_printf_float+0x198>
 800fa22:	1c4b      	adds	r3, r1, #1
 800fa24:	e7e7      	b.n	800f9f6 <_printf_float+0x196>
 800fa26:	2900      	cmp	r1, #0
 800fa28:	bfd4      	ite	le
 800fa2a:	f1c1 0202 	rsble	r2, r1, #2
 800fa2e:	2201      	movgt	r2, #1
 800fa30:	4413      	add	r3, r2
 800fa32:	e7e0      	b.n	800f9f6 <_printf_float+0x196>
 800fa34:	6823      	ldr	r3, [r4, #0]
 800fa36:	055a      	lsls	r2, r3, #21
 800fa38:	d407      	bmi.n	800fa4a <_printf_float+0x1ea>
 800fa3a:	6923      	ldr	r3, [r4, #16]
 800fa3c:	4642      	mov	r2, r8
 800fa3e:	4631      	mov	r1, r6
 800fa40:	4628      	mov	r0, r5
 800fa42:	47b8      	blx	r7
 800fa44:	3001      	adds	r0, #1
 800fa46:	d12b      	bne.n	800faa0 <_printf_float+0x240>
 800fa48:	e765      	b.n	800f916 <_printf_float+0xb6>
 800fa4a:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800fa4e:	f240 80dc 	bls.w	800fc0a <_printf_float+0x3aa>
 800fa52:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800fa56:	2200      	movs	r2, #0
 800fa58:	2300      	movs	r3, #0
 800fa5a:	f7f1 f815 	bl	8000a88 <__aeabi_dcmpeq>
 800fa5e:	2800      	cmp	r0, #0
 800fa60:	d033      	beq.n	800faca <_printf_float+0x26a>
 800fa62:	4a36      	ldr	r2, [pc, #216]	; (800fb3c <_printf_float+0x2dc>)
 800fa64:	2301      	movs	r3, #1
 800fa66:	4631      	mov	r1, r6
 800fa68:	4628      	mov	r0, r5
 800fa6a:	47b8      	blx	r7
 800fa6c:	3001      	adds	r0, #1
 800fa6e:	f43f af52 	beq.w	800f916 <_printf_float+0xb6>
 800fa72:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800fa76:	429a      	cmp	r2, r3
 800fa78:	db02      	blt.n	800fa80 <_printf_float+0x220>
 800fa7a:	6823      	ldr	r3, [r4, #0]
 800fa7c:	07d8      	lsls	r0, r3, #31
 800fa7e:	d50f      	bpl.n	800faa0 <_printf_float+0x240>
 800fa80:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800fa84:	4631      	mov	r1, r6
 800fa86:	4628      	mov	r0, r5
 800fa88:	47b8      	blx	r7
 800fa8a:	3001      	adds	r0, #1
 800fa8c:	f43f af43 	beq.w	800f916 <_printf_float+0xb6>
 800fa90:	f04f 0800 	mov.w	r8, #0
 800fa94:	f104 091a 	add.w	r9, r4, #26
 800fa98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fa9a:	3b01      	subs	r3, #1
 800fa9c:	4543      	cmp	r3, r8
 800fa9e:	dc09      	bgt.n	800fab4 <_printf_float+0x254>
 800faa0:	6823      	ldr	r3, [r4, #0]
 800faa2:	079b      	lsls	r3, r3, #30
 800faa4:	f100 8101 	bmi.w	800fcaa <_printf_float+0x44a>
 800faa8:	68e0      	ldr	r0, [r4, #12]
 800faaa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800faac:	4298      	cmp	r0, r3
 800faae:	bfb8      	it	lt
 800fab0:	4618      	movlt	r0, r3
 800fab2:	e732      	b.n	800f91a <_printf_float+0xba>
 800fab4:	2301      	movs	r3, #1
 800fab6:	464a      	mov	r2, r9
 800fab8:	4631      	mov	r1, r6
 800faba:	4628      	mov	r0, r5
 800fabc:	47b8      	blx	r7
 800fabe:	3001      	adds	r0, #1
 800fac0:	f43f af29 	beq.w	800f916 <_printf_float+0xb6>
 800fac4:	f108 0801 	add.w	r8, r8, #1
 800fac8:	e7e6      	b.n	800fa98 <_printf_float+0x238>
 800faca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800facc:	2b00      	cmp	r3, #0
 800face:	dc37      	bgt.n	800fb40 <_printf_float+0x2e0>
 800fad0:	4a1a      	ldr	r2, [pc, #104]	; (800fb3c <_printf_float+0x2dc>)
 800fad2:	2301      	movs	r3, #1
 800fad4:	4631      	mov	r1, r6
 800fad6:	4628      	mov	r0, r5
 800fad8:	47b8      	blx	r7
 800fada:	3001      	adds	r0, #1
 800fadc:	f43f af1b 	beq.w	800f916 <_printf_float+0xb6>
 800fae0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800fae4:	4313      	orrs	r3, r2
 800fae6:	d102      	bne.n	800faee <_printf_float+0x28e>
 800fae8:	6823      	ldr	r3, [r4, #0]
 800faea:	07d9      	lsls	r1, r3, #31
 800faec:	d5d8      	bpl.n	800faa0 <_printf_float+0x240>
 800faee:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800faf2:	4631      	mov	r1, r6
 800faf4:	4628      	mov	r0, r5
 800faf6:	47b8      	blx	r7
 800faf8:	3001      	adds	r0, #1
 800fafa:	f43f af0c 	beq.w	800f916 <_printf_float+0xb6>
 800fafe:	f04f 0900 	mov.w	r9, #0
 800fb02:	f104 0a1a 	add.w	sl, r4, #26
 800fb06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fb08:	425b      	negs	r3, r3
 800fb0a:	454b      	cmp	r3, r9
 800fb0c:	dc01      	bgt.n	800fb12 <_printf_float+0x2b2>
 800fb0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fb10:	e794      	b.n	800fa3c <_printf_float+0x1dc>
 800fb12:	2301      	movs	r3, #1
 800fb14:	4652      	mov	r2, sl
 800fb16:	4631      	mov	r1, r6
 800fb18:	4628      	mov	r0, r5
 800fb1a:	47b8      	blx	r7
 800fb1c:	3001      	adds	r0, #1
 800fb1e:	f43f aefa 	beq.w	800f916 <_printf_float+0xb6>
 800fb22:	f109 0901 	add.w	r9, r9, #1
 800fb26:	e7ee      	b.n	800fb06 <_printf_float+0x2a6>
 800fb28:	7fefffff 	.word	0x7fefffff
 800fb2c:	08012a2a 	.word	0x08012a2a
 800fb30:	08012a2e 	.word	0x08012a2e
 800fb34:	08012a36 	.word	0x08012a36
 800fb38:	08012a32 	.word	0x08012a32
 800fb3c:	08012a3a 	.word	0x08012a3a
 800fb40:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fb42:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800fb44:	429a      	cmp	r2, r3
 800fb46:	bfa8      	it	ge
 800fb48:	461a      	movge	r2, r3
 800fb4a:	2a00      	cmp	r2, #0
 800fb4c:	4691      	mov	r9, r2
 800fb4e:	dc37      	bgt.n	800fbc0 <_printf_float+0x360>
 800fb50:	f04f 0b00 	mov.w	fp, #0
 800fb54:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fb58:	f104 021a 	add.w	r2, r4, #26
 800fb5c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800fb60:	ebaa 0309 	sub.w	r3, sl, r9
 800fb64:	455b      	cmp	r3, fp
 800fb66:	dc33      	bgt.n	800fbd0 <_printf_float+0x370>
 800fb68:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800fb6c:	429a      	cmp	r2, r3
 800fb6e:	db3b      	blt.n	800fbe8 <_printf_float+0x388>
 800fb70:	6823      	ldr	r3, [r4, #0]
 800fb72:	07da      	lsls	r2, r3, #31
 800fb74:	d438      	bmi.n	800fbe8 <_printf_float+0x388>
 800fb76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fb78:	990d      	ldr	r1, [sp, #52]	; 0x34
 800fb7a:	eba3 020a 	sub.w	r2, r3, sl
 800fb7e:	eba3 0901 	sub.w	r9, r3, r1
 800fb82:	4591      	cmp	r9, r2
 800fb84:	bfa8      	it	ge
 800fb86:	4691      	movge	r9, r2
 800fb88:	f1b9 0f00 	cmp.w	r9, #0
 800fb8c:	dc34      	bgt.n	800fbf8 <_printf_float+0x398>
 800fb8e:	f04f 0800 	mov.w	r8, #0
 800fb92:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fb96:	f104 0a1a 	add.w	sl, r4, #26
 800fb9a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800fb9e:	1a9b      	subs	r3, r3, r2
 800fba0:	eba3 0309 	sub.w	r3, r3, r9
 800fba4:	4543      	cmp	r3, r8
 800fba6:	f77f af7b 	ble.w	800faa0 <_printf_float+0x240>
 800fbaa:	2301      	movs	r3, #1
 800fbac:	4652      	mov	r2, sl
 800fbae:	4631      	mov	r1, r6
 800fbb0:	4628      	mov	r0, r5
 800fbb2:	47b8      	blx	r7
 800fbb4:	3001      	adds	r0, #1
 800fbb6:	f43f aeae 	beq.w	800f916 <_printf_float+0xb6>
 800fbba:	f108 0801 	add.w	r8, r8, #1
 800fbbe:	e7ec      	b.n	800fb9a <_printf_float+0x33a>
 800fbc0:	4613      	mov	r3, r2
 800fbc2:	4631      	mov	r1, r6
 800fbc4:	4642      	mov	r2, r8
 800fbc6:	4628      	mov	r0, r5
 800fbc8:	47b8      	blx	r7
 800fbca:	3001      	adds	r0, #1
 800fbcc:	d1c0      	bne.n	800fb50 <_printf_float+0x2f0>
 800fbce:	e6a2      	b.n	800f916 <_printf_float+0xb6>
 800fbd0:	2301      	movs	r3, #1
 800fbd2:	4631      	mov	r1, r6
 800fbd4:	4628      	mov	r0, r5
 800fbd6:	920b      	str	r2, [sp, #44]	; 0x2c
 800fbd8:	47b8      	blx	r7
 800fbda:	3001      	adds	r0, #1
 800fbdc:	f43f ae9b 	beq.w	800f916 <_printf_float+0xb6>
 800fbe0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800fbe2:	f10b 0b01 	add.w	fp, fp, #1
 800fbe6:	e7b9      	b.n	800fb5c <_printf_float+0x2fc>
 800fbe8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800fbec:	4631      	mov	r1, r6
 800fbee:	4628      	mov	r0, r5
 800fbf0:	47b8      	blx	r7
 800fbf2:	3001      	adds	r0, #1
 800fbf4:	d1bf      	bne.n	800fb76 <_printf_float+0x316>
 800fbf6:	e68e      	b.n	800f916 <_printf_float+0xb6>
 800fbf8:	464b      	mov	r3, r9
 800fbfa:	eb08 020a 	add.w	r2, r8, sl
 800fbfe:	4631      	mov	r1, r6
 800fc00:	4628      	mov	r0, r5
 800fc02:	47b8      	blx	r7
 800fc04:	3001      	adds	r0, #1
 800fc06:	d1c2      	bne.n	800fb8e <_printf_float+0x32e>
 800fc08:	e685      	b.n	800f916 <_printf_float+0xb6>
 800fc0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fc0c:	2a01      	cmp	r2, #1
 800fc0e:	dc01      	bgt.n	800fc14 <_printf_float+0x3b4>
 800fc10:	07db      	lsls	r3, r3, #31
 800fc12:	d537      	bpl.n	800fc84 <_printf_float+0x424>
 800fc14:	2301      	movs	r3, #1
 800fc16:	4642      	mov	r2, r8
 800fc18:	4631      	mov	r1, r6
 800fc1a:	4628      	mov	r0, r5
 800fc1c:	47b8      	blx	r7
 800fc1e:	3001      	adds	r0, #1
 800fc20:	f43f ae79 	beq.w	800f916 <_printf_float+0xb6>
 800fc24:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800fc28:	4631      	mov	r1, r6
 800fc2a:	4628      	mov	r0, r5
 800fc2c:	47b8      	blx	r7
 800fc2e:	3001      	adds	r0, #1
 800fc30:	f43f ae71 	beq.w	800f916 <_printf_float+0xb6>
 800fc34:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800fc38:	2200      	movs	r2, #0
 800fc3a:	2300      	movs	r3, #0
 800fc3c:	f7f0 ff24 	bl	8000a88 <__aeabi_dcmpeq>
 800fc40:	b9d8      	cbnz	r0, 800fc7a <_printf_float+0x41a>
 800fc42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fc44:	f108 0201 	add.w	r2, r8, #1
 800fc48:	3b01      	subs	r3, #1
 800fc4a:	4631      	mov	r1, r6
 800fc4c:	4628      	mov	r0, r5
 800fc4e:	47b8      	blx	r7
 800fc50:	3001      	adds	r0, #1
 800fc52:	d10e      	bne.n	800fc72 <_printf_float+0x412>
 800fc54:	e65f      	b.n	800f916 <_printf_float+0xb6>
 800fc56:	2301      	movs	r3, #1
 800fc58:	464a      	mov	r2, r9
 800fc5a:	4631      	mov	r1, r6
 800fc5c:	4628      	mov	r0, r5
 800fc5e:	47b8      	blx	r7
 800fc60:	3001      	adds	r0, #1
 800fc62:	f43f ae58 	beq.w	800f916 <_printf_float+0xb6>
 800fc66:	f108 0801 	add.w	r8, r8, #1
 800fc6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fc6c:	3b01      	subs	r3, #1
 800fc6e:	4543      	cmp	r3, r8
 800fc70:	dcf1      	bgt.n	800fc56 <_printf_float+0x3f6>
 800fc72:	4653      	mov	r3, sl
 800fc74:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800fc78:	e6e1      	b.n	800fa3e <_printf_float+0x1de>
 800fc7a:	f04f 0800 	mov.w	r8, #0
 800fc7e:	f104 091a 	add.w	r9, r4, #26
 800fc82:	e7f2      	b.n	800fc6a <_printf_float+0x40a>
 800fc84:	2301      	movs	r3, #1
 800fc86:	4642      	mov	r2, r8
 800fc88:	e7df      	b.n	800fc4a <_printf_float+0x3ea>
 800fc8a:	2301      	movs	r3, #1
 800fc8c:	464a      	mov	r2, r9
 800fc8e:	4631      	mov	r1, r6
 800fc90:	4628      	mov	r0, r5
 800fc92:	47b8      	blx	r7
 800fc94:	3001      	adds	r0, #1
 800fc96:	f43f ae3e 	beq.w	800f916 <_printf_float+0xb6>
 800fc9a:	f108 0801 	add.w	r8, r8, #1
 800fc9e:	68e3      	ldr	r3, [r4, #12]
 800fca0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800fca2:	1a5b      	subs	r3, r3, r1
 800fca4:	4543      	cmp	r3, r8
 800fca6:	dcf0      	bgt.n	800fc8a <_printf_float+0x42a>
 800fca8:	e6fe      	b.n	800faa8 <_printf_float+0x248>
 800fcaa:	f04f 0800 	mov.w	r8, #0
 800fcae:	f104 0919 	add.w	r9, r4, #25
 800fcb2:	e7f4      	b.n	800fc9e <_printf_float+0x43e>

0800fcb4 <_printf_i>:
 800fcb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fcb8:	7e0f      	ldrb	r7, [r1, #24]
 800fcba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800fcbc:	2f78      	cmp	r7, #120	; 0x78
 800fcbe:	4691      	mov	r9, r2
 800fcc0:	4680      	mov	r8, r0
 800fcc2:	460c      	mov	r4, r1
 800fcc4:	469a      	mov	sl, r3
 800fcc6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800fcca:	d807      	bhi.n	800fcdc <_printf_i+0x28>
 800fccc:	2f62      	cmp	r7, #98	; 0x62
 800fcce:	d80a      	bhi.n	800fce6 <_printf_i+0x32>
 800fcd0:	2f00      	cmp	r7, #0
 800fcd2:	f000 80d8 	beq.w	800fe86 <_printf_i+0x1d2>
 800fcd6:	2f58      	cmp	r7, #88	; 0x58
 800fcd8:	f000 80a3 	beq.w	800fe22 <_printf_i+0x16e>
 800fcdc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fce0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800fce4:	e03a      	b.n	800fd5c <_printf_i+0xa8>
 800fce6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800fcea:	2b15      	cmp	r3, #21
 800fcec:	d8f6      	bhi.n	800fcdc <_printf_i+0x28>
 800fcee:	a101      	add	r1, pc, #4	; (adr r1, 800fcf4 <_printf_i+0x40>)
 800fcf0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800fcf4:	0800fd4d 	.word	0x0800fd4d
 800fcf8:	0800fd61 	.word	0x0800fd61
 800fcfc:	0800fcdd 	.word	0x0800fcdd
 800fd00:	0800fcdd 	.word	0x0800fcdd
 800fd04:	0800fcdd 	.word	0x0800fcdd
 800fd08:	0800fcdd 	.word	0x0800fcdd
 800fd0c:	0800fd61 	.word	0x0800fd61
 800fd10:	0800fcdd 	.word	0x0800fcdd
 800fd14:	0800fcdd 	.word	0x0800fcdd
 800fd18:	0800fcdd 	.word	0x0800fcdd
 800fd1c:	0800fcdd 	.word	0x0800fcdd
 800fd20:	0800fe6d 	.word	0x0800fe6d
 800fd24:	0800fd91 	.word	0x0800fd91
 800fd28:	0800fe4f 	.word	0x0800fe4f
 800fd2c:	0800fcdd 	.word	0x0800fcdd
 800fd30:	0800fcdd 	.word	0x0800fcdd
 800fd34:	0800fe8f 	.word	0x0800fe8f
 800fd38:	0800fcdd 	.word	0x0800fcdd
 800fd3c:	0800fd91 	.word	0x0800fd91
 800fd40:	0800fcdd 	.word	0x0800fcdd
 800fd44:	0800fcdd 	.word	0x0800fcdd
 800fd48:	0800fe57 	.word	0x0800fe57
 800fd4c:	682b      	ldr	r3, [r5, #0]
 800fd4e:	1d1a      	adds	r2, r3, #4
 800fd50:	681b      	ldr	r3, [r3, #0]
 800fd52:	602a      	str	r2, [r5, #0]
 800fd54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fd58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800fd5c:	2301      	movs	r3, #1
 800fd5e:	e0a3      	b.n	800fea8 <_printf_i+0x1f4>
 800fd60:	6820      	ldr	r0, [r4, #0]
 800fd62:	6829      	ldr	r1, [r5, #0]
 800fd64:	0606      	lsls	r6, r0, #24
 800fd66:	f101 0304 	add.w	r3, r1, #4
 800fd6a:	d50a      	bpl.n	800fd82 <_printf_i+0xce>
 800fd6c:	680e      	ldr	r6, [r1, #0]
 800fd6e:	602b      	str	r3, [r5, #0]
 800fd70:	2e00      	cmp	r6, #0
 800fd72:	da03      	bge.n	800fd7c <_printf_i+0xc8>
 800fd74:	232d      	movs	r3, #45	; 0x2d
 800fd76:	4276      	negs	r6, r6
 800fd78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fd7c:	485e      	ldr	r0, [pc, #376]	; (800fef8 <_printf_i+0x244>)
 800fd7e:	230a      	movs	r3, #10
 800fd80:	e019      	b.n	800fdb6 <_printf_i+0x102>
 800fd82:	680e      	ldr	r6, [r1, #0]
 800fd84:	602b      	str	r3, [r5, #0]
 800fd86:	f010 0f40 	tst.w	r0, #64	; 0x40
 800fd8a:	bf18      	it	ne
 800fd8c:	b236      	sxthne	r6, r6
 800fd8e:	e7ef      	b.n	800fd70 <_printf_i+0xbc>
 800fd90:	682b      	ldr	r3, [r5, #0]
 800fd92:	6820      	ldr	r0, [r4, #0]
 800fd94:	1d19      	adds	r1, r3, #4
 800fd96:	6029      	str	r1, [r5, #0]
 800fd98:	0601      	lsls	r1, r0, #24
 800fd9a:	d501      	bpl.n	800fda0 <_printf_i+0xec>
 800fd9c:	681e      	ldr	r6, [r3, #0]
 800fd9e:	e002      	b.n	800fda6 <_printf_i+0xf2>
 800fda0:	0646      	lsls	r6, r0, #25
 800fda2:	d5fb      	bpl.n	800fd9c <_printf_i+0xe8>
 800fda4:	881e      	ldrh	r6, [r3, #0]
 800fda6:	4854      	ldr	r0, [pc, #336]	; (800fef8 <_printf_i+0x244>)
 800fda8:	2f6f      	cmp	r7, #111	; 0x6f
 800fdaa:	bf0c      	ite	eq
 800fdac:	2308      	moveq	r3, #8
 800fdae:	230a      	movne	r3, #10
 800fdb0:	2100      	movs	r1, #0
 800fdb2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800fdb6:	6865      	ldr	r5, [r4, #4]
 800fdb8:	60a5      	str	r5, [r4, #8]
 800fdba:	2d00      	cmp	r5, #0
 800fdbc:	bfa2      	ittt	ge
 800fdbe:	6821      	ldrge	r1, [r4, #0]
 800fdc0:	f021 0104 	bicge.w	r1, r1, #4
 800fdc4:	6021      	strge	r1, [r4, #0]
 800fdc6:	b90e      	cbnz	r6, 800fdcc <_printf_i+0x118>
 800fdc8:	2d00      	cmp	r5, #0
 800fdca:	d04d      	beq.n	800fe68 <_printf_i+0x1b4>
 800fdcc:	4615      	mov	r5, r2
 800fdce:	fbb6 f1f3 	udiv	r1, r6, r3
 800fdd2:	fb03 6711 	mls	r7, r3, r1, r6
 800fdd6:	5dc7      	ldrb	r7, [r0, r7]
 800fdd8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800fddc:	4637      	mov	r7, r6
 800fdde:	42bb      	cmp	r3, r7
 800fde0:	460e      	mov	r6, r1
 800fde2:	d9f4      	bls.n	800fdce <_printf_i+0x11a>
 800fde4:	2b08      	cmp	r3, #8
 800fde6:	d10b      	bne.n	800fe00 <_printf_i+0x14c>
 800fde8:	6823      	ldr	r3, [r4, #0]
 800fdea:	07de      	lsls	r6, r3, #31
 800fdec:	d508      	bpl.n	800fe00 <_printf_i+0x14c>
 800fdee:	6923      	ldr	r3, [r4, #16]
 800fdf0:	6861      	ldr	r1, [r4, #4]
 800fdf2:	4299      	cmp	r1, r3
 800fdf4:	bfde      	ittt	le
 800fdf6:	2330      	movle	r3, #48	; 0x30
 800fdf8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800fdfc:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800fe00:	1b52      	subs	r2, r2, r5
 800fe02:	6122      	str	r2, [r4, #16]
 800fe04:	f8cd a000 	str.w	sl, [sp]
 800fe08:	464b      	mov	r3, r9
 800fe0a:	aa03      	add	r2, sp, #12
 800fe0c:	4621      	mov	r1, r4
 800fe0e:	4640      	mov	r0, r8
 800fe10:	f001 f869 	bl	8010ee6 <_printf_common>
 800fe14:	3001      	adds	r0, #1
 800fe16:	d14c      	bne.n	800feb2 <_printf_i+0x1fe>
 800fe18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fe1c:	b004      	add	sp, #16
 800fe1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe22:	4835      	ldr	r0, [pc, #212]	; (800fef8 <_printf_i+0x244>)
 800fe24:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800fe28:	6829      	ldr	r1, [r5, #0]
 800fe2a:	6823      	ldr	r3, [r4, #0]
 800fe2c:	f851 6b04 	ldr.w	r6, [r1], #4
 800fe30:	6029      	str	r1, [r5, #0]
 800fe32:	061d      	lsls	r5, r3, #24
 800fe34:	d514      	bpl.n	800fe60 <_printf_i+0x1ac>
 800fe36:	07df      	lsls	r7, r3, #31
 800fe38:	bf44      	itt	mi
 800fe3a:	f043 0320 	orrmi.w	r3, r3, #32
 800fe3e:	6023      	strmi	r3, [r4, #0]
 800fe40:	b91e      	cbnz	r6, 800fe4a <_printf_i+0x196>
 800fe42:	6823      	ldr	r3, [r4, #0]
 800fe44:	f023 0320 	bic.w	r3, r3, #32
 800fe48:	6023      	str	r3, [r4, #0]
 800fe4a:	2310      	movs	r3, #16
 800fe4c:	e7b0      	b.n	800fdb0 <_printf_i+0xfc>
 800fe4e:	6823      	ldr	r3, [r4, #0]
 800fe50:	f043 0320 	orr.w	r3, r3, #32
 800fe54:	6023      	str	r3, [r4, #0]
 800fe56:	2378      	movs	r3, #120	; 0x78
 800fe58:	4828      	ldr	r0, [pc, #160]	; (800fefc <_printf_i+0x248>)
 800fe5a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800fe5e:	e7e3      	b.n	800fe28 <_printf_i+0x174>
 800fe60:	0659      	lsls	r1, r3, #25
 800fe62:	bf48      	it	mi
 800fe64:	b2b6      	uxthmi	r6, r6
 800fe66:	e7e6      	b.n	800fe36 <_printf_i+0x182>
 800fe68:	4615      	mov	r5, r2
 800fe6a:	e7bb      	b.n	800fde4 <_printf_i+0x130>
 800fe6c:	682b      	ldr	r3, [r5, #0]
 800fe6e:	6826      	ldr	r6, [r4, #0]
 800fe70:	6961      	ldr	r1, [r4, #20]
 800fe72:	1d18      	adds	r0, r3, #4
 800fe74:	6028      	str	r0, [r5, #0]
 800fe76:	0635      	lsls	r5, r6, #24
 800fe78:	681b      	ldr	r3, [r3, #0]
 800fe7a:	d501      	bpl.n	800fe80 <_printf_i+0x1cc>
 800fe7c:	6019      	str	r1, [r3, #0]
 800fe7e:	e002      	b.n	800fe86 <_printf_i+0x1d2>
 800fe80:	0670      	lsls	r0, r6, #25
 800fe82:	d5fb      	bpl.n	800fe7c <_printf_i+0x1c8>
 800fe84:	8019      	strh	r1, [r3, #0]
 800fe86:	2300      	movs	r3, #0
 800fe88:	6123      	str	r3, [r4, #16]
 800fe8a:	4615      	mov	r5, r2
 800fe8c:	e7ba      	b.n	800fe04 <_printf_i+0x150>
 800fe8e:	682b      	ldr	r3, [r5, #0]
 800fe90:	1d1a      	adds	r2, r3, #4
 800fe92:	602a      	str	r2, [r5, #0]
 800fe94:	681d      	ldr	r5, [r3, #0]
 800fe96:	6862      	ldr	r2, [r4, #4]
 800fe98:	2100      	movs	r1, #0
 800fe9a:	4628      	mov	r0, r5
 800fe9c:	f7f0 f980 	bl	80001a0 <memchr>
 800fea0:	b108      	cbz	r0, 800fea6 <_printf_i+0x1f2>
 800fea2:	1b40      	subs	r0, r0, r5
 800fea4:	6060      	str	r0, [r4, #4]
 800fea6:	6863      	ldr	r3, [r4, #4]
 800fea8:	6123      	str	r3, [r4, #16]
 800feaa:	2300      	movs	r3, #0
 800feac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800feb0:	e7a8      	b.n	800fe04 <_printf_i+0x150>
 800feb2:	6923      	ldr	r3, [r4, #16]
 800feb4:	462a      	mov	r2, r5
 800feb6:	4649      	mov	r1, r9
 800feb8:	4640      	mov	r0, r8
 800feba:	47d0      	blx	sl
 800febc:	3001      	adds	r0, #1
 800febe:	d0ab      	beq.n	800fe18 <_printf_i+0x164>
 800fec0:	6823      	ldr	r3, [r4, #0]
 800fec2:	079b      	lsls	r3, r3, #30
 800fec4:	d413      	bmi.n	800feee <_printf_i+0x23a>
 800fec6:	68e0      	ldr	r0, [r4, #12]
 800fec8:	9b03      	ldr	r3, [sp, #12]
 800feca:	4298      	cmp	r0, r3
 800fecc:	bfb8      	it	lt
 800fece:	4618      	movlt	r0, r3
 800fed0:	e7a4      	b.n	800fe1c <_printf_i+0x168>
 800fed2:	2301      	movs	r3, #1
 800fed4:	4632      	mov	r2, r6
 800fed6:	4649      	mov	r1, r9
 800fed8:	4640      	mov	r0, r8
 800feda:	47d0      	blx	sl
 800fedc:	3001      	adds	r0, #1
 800fede:	d09b      	beq.n	800fe18 <_printf_i+0x164>
 800fee0:	3501      	adds	r5, #1
 800fee2:	68e3      	ldr	r3, [r4, #12]
 800fee4:	9903      	ldr	r1, [sp, #12]
 800fee6:	1a5b      	subs	r3, r3, r1
 800fee8:	42ab      	cmp	r3, r5
 800feea:	dcf2      	bgt.n	800fed2 <_printf_i+0x21e>
 800feec:	e7eb      	b.n	800fec6 <_printf_i+0x212>
 800feee:	2500      	movs	r5, #0
 800fef0:	f104 0619 	add.w	r6, r4, #25
 800fef4:	e7f5      	b.n	800fee2 <_printf_i+0x22e>
 800fef6:	bf00      	nop
 800fef8:	08012a3c 	.word	0x08012a3c
 800fefc:	08012a4d 	.word	0x08012a4d

0800ff00 <_sbrk_r>:
 800ff00:	b538      	push	{r3, r4, r5, lr}
 800ff02:	4d06      	ldr	r5, [pc, #24]	; (800ff1c <_sbrk_r+0x1c>)
 800ff04:	2300      	movs	r3, #0
 800ff06:	4604      	mov	r4, r0
 800ff08:	4608      	mov	r0, r1
 800ff0a:	602b      	str	r3, [r5, #0]
 800ff0c:	f7f3 fbd4 	bl	80036b8 <_sbrk>
 800ff10:	1c43      	adds	r3, r0, #1
 800ff12:	d102      	bne.n	800ff1a <_sbrk_r+0x1a>
 800ff14:	682b      	ldr	r3, [r5, #0]
 800ff16:	b103      	cbz	r3, 800ff1a <_sbrk_r+0x1a>
 800ff18:	6023      	str	r3, [r4, #0]
 800ff1a:	bd38      	pop	{r3, r4, r5, pc}
 800ff1c:	200015bc 	.word	0x200015bc

0800ff20 <raise>:
 800ff20:	4b02      	ldr	r3, [pc, #8]	; (800ff2c <raise+0xc>)
 800ff22:	4601      	mov	r1, r0
 800ff24:	6818      	ldr	r0, [r3, #0]
 800ff26:	f001 b84b 	b.w	8010fc0 <_raise_r>
 800ff2a:	bf00      	nop
 800ff2c:	20000480 	.word	0x20000480

0800ff30 <_kill_r>:
 800ff30:	b538      	push	{r3, r4, r5, lr}
 800ff32:	4d07      	ldr	r5, [pc, #28]	; (800ff50 <_kill_r+0x20>)
 800ff34:	2300      	movs	r3, #0
 800ff36:	4604      	mov	r4, r0
 800ff38:	4608      	mov	r0, r1
 800ff3a:	4611      	mov	r1, r2
 800ff3c:	602b      	str	r3, [r5, #0]
 800ff3e:	f7f3 fb95 	bl	800366c <_kill>
 800ff42:	1c43      	adds	r3, r0, #1
 800ff44:	d102      	bne.n	800ff4c <_kill_r+0x1c>
 800ff46:	682b      	ldr	r3, [r5, #0]
 800ff48:	b103      	cbz	r3, 800ff4c <_kill_r+0x1c>
 800ff4a:	6023      	str	r3, [r4, #0]
 800ff4c:	bd38      	pop	{r3, r4, r5, pc}
 800ff4e:	bf00      	nop
 800ff50:	200015bc 	.word	0x200015bc

0800ff54 <__swbuf_r>:
 800ff54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff56:	460e      	mov	r6, r1
 800ff58:	4614      	mov	r4, r2
 800ff5a:	4605      	mov	r5, r0
 800ff5c:	b118      	cbz	r0, 800ff66 <__swbuf_r+0x12>
 800ff5e:	6983      	ldr	r3, [r0, #24]
 800ff60:	b90b      	cbnz	r3, 800ff66 <__swbuf_r+0x12>
 800ff62:	f000 f9b7 	bl	80102d4 <__sinit>
 800ff66:	4b21      	ldr	r3, [pc, #132]	; (800ffec <__swbuf_r+0x98>)
 800ff68:	429c      	cmp	r4, r3
 800ff6a:	d12b      	bne.n	800ffc4 <__swbuf_r+0x70>
 800ff6c:	686c      	ldr	r4, [r5, #4]
 800ff6e:	69a3      	ldr	r3, [r4, #24]
 800ff70:	60a3      	str	r3, [r4, #8]
 800ff72:	89a3      	ldrh	r3, [r4, #12]
 800ff74:	071a      	lsls	r2, r3, #28
 800ff76:	d52f      	bpl.n	800ffd8 <__swbuf_r+0x84>
 800ff78:	6923      	ldr	r3, [r4, #16]
 800ff7a:	b36b      	cbz	r3, 800ffd8 <__swbuf_r+0x84>
 800ff7c:	6923      	ldr	r3, [r4, #16]
 800ff7e:	6820      	ldr	r0, [r4, #0]
 800ff80:	1ac0      	subs	r0, r0, r3
 800ff82:	6963      	ldr	r3, [r4, #20]
 800ff84:	b2f6      	uxtb	r6, r6
 800ff86:	4283      	cmp	r3, r0
 800ff88:	4637      	mov	r7, r6
 800ff8a:	dc04      	bgt.n	800ff96 <__swbuf_r+0x42>
 800ff8c:	4621      	mov	r1, r4
 800ff8e:	4628      	mov	r0, r5
 800ff90:	f000 f922 	bl	80101d8 <_fflush_r>
 800ff94:	bb30      	cbnz	r0, 800ffe4 <__swbuf_r+0x90>
 800ff96:	68a3      	ldr	r3, [r4, #8]
 800ff98:	3b01      	subs	r3, #1
 800ff9a:	60a3      	str	r3, [r4, #8]
 800ff9c:	6823      	ldr	r3, [r4, #0]
 800ff9e:	1c5a      	adds	r2, r3, #1
 800ffa0:	6022      	str	r2, [r4, #0]
 800ffa2:	701e      	strb	r6, [r3, #0]
 800ffa4:	6963      	ldr	r3, [r4, #20]
 800ffa6:	3001      	adds	r0, #1
 800ffa8:	4283      	cmp	r3, r0
 800ffaa:	d004      	beq.n	800ffb6 <__swbuf_r+0x62>
 800ffac:	89a3      	ldrh	r3, [r4, #12]
 800ffae:	07db      	lsls	r3, r3, #31
 800ffb0:	d506      	bpl.n	800ffc0 <__swbuf_r+0x6c>
 800ffb2:	2e0a      	cmp	r6, #10
 800ffb4:	d104      	bne.n	800ffc0 <__swbuf_r+0x6c>
 800ffb6:	4621      	mov	r1, r4
 800ffb8:	4628      	mov	r0, r5
 800ffba:	f000 f90d 	bl	80101d8 <_fflush_r>
 800ffbe:	b988      	cbnz	r0, 800ffe4 <__swbuf_r+0x90>
 800ffc0:	4638      	mov	r0, r7
 800ffc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ffc4:	4b0a      	ldr	r3, [pc, #40]	; (800fff0 <__swbuf_r+0x9c>)
 800ffc6:	429c      	cmp	r4, r3
 800ffc8:	d101      	bne.n	800ffce <__swbuf_r+0x7a>
 800ffca:	68ac      	ldr	r4, [r5, #8]
 800ffcc:	e7cf      	b.n	800ff6e <__swbuf_r+0x1a>
 800ffce:	4b09      	ldr	r3, [pc, #36]	; (800fff4 <__swbuf_r+0xa0>)
 800ffd0:	429c      	cmp	r4, r3
 800ffd2:	bf08      	it	eq
 800ffd4:	68ec      	ldreq	r4, [r5, #12]
 800ffd6:	e7ca      	b.n	800ff6e <__swbuf_r+0x1a>
 800ffd8:	4621      	mov	r1, r4
 800ffda:	4628      	mov	r0, r5
 800ffdc:	f000 f80c 	bl	800fff8 <__swsetup_r>
 800ffe0:	2800      	cmp	r0, #0
 800ffe2:	d0cb      	beq.n	800ff7c <__swbuf_r+0x28>
 800ffe4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800ffe8:	e7ea      	b.n	800ffc0 <__swbuf_r+0x6c>
 800ffea:	bf00      	nop
 800ffec:	08012878 	.word	0x08012878
 800fff0:	08012898 	.word	0x08012898
 800fff4:	08012858 	.word	0x08012858

0800fff8 <__swsetup_r>:
 800fff8:	4b32      	ldr	r3, [pc, #200]	; (80100c4 <__swsetup_r+0xcc>)
 800fffa:	b570      	push	{r4, r5, r6, lr}
 800fffc:	681d      	ldr	r5, [r3, #0]
 800fffe:	4606      	mov	r6, r0
 8010000:	460c      	mov	r4, r1
 8010002:	b125      	cbz	r5, 801000e <__swsetup_r+0x16>
 8010004:	69ab      	ldr	r3, [r5, #24]
 8010006:	b913      	cbnz	r3, 801000e <__swsetup_r+0x16>
 8010008:	4628      	mov	r0, r5
 801000a:	f000 f963 	bl	80102d4 <__sinit>
 801000e:	4b2e      	ldr	r3, [pc, #184]	; (80100c8 <__swsetup_r+0xd0>)
 8010010:	429c      	cmp	r4, r3
 8010012:	d10f      	bne.n	8010034 <__swsetup_r+0x3c>
 8010014:	686c      	ldr	r4, [r5, #4]
 8010016:	89a3      	ldrh	r3, [r4, #12]
 8010018:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801001c:	0719      	lsls	r1, r3, #28
 801001e:	d42c      	bmi.n	801007a <__swsetup_r+0x82>
 8010020:	06dd      	lsls	r5, r3, #27
 8010022:	d411      	bmi.n	8010048 <__swsetup_r+0x50>
 8010024:	2309      	movs	r3, #9
 8010026:	6033      	str	r3, [r6, #0]
 8010028:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801002c:	81a3      	strh	r3, [r4, #12]
 801002e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010032:	e03e      	b.n	80100b2 <__swsetup_r+0xba>
 8010034:	4b25      	ldr	r3, [pc, #148]	; (80100cc <__swsetup_r+0xd4>)
 8010036:	429c      	cmp	r4, r3
 8010038:	d101      	bne.n	801003e <__swsetup_r+0x46>
 801003a:	68ac      	ldr	r4, [r5, #8]
 801003c:	e7eb      	b.n	8010016 <__swsetup_r+0x1e>
 801003e:	4b24      	ldr	r3, [pc, #144]	; (80100d0 <__swsetup_r+0xd8>)
 8010040:	429c      	cmp	r4, r3
 8010042:	bf08      	it	eq
 8010044:	68ec      	ldreq	r4, [r5, #12]
 8010046:	e7e6      	b.n	8010016 <__swsetup_r+0x1e>
 8010048:	0758      	lsls	r0, r3, #29
 801004a:	d512      	bpl.n	8010072 <__swsetup_r+0x7a>
 801004c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801004e:	b141      	cbz	r1, 8010062 <__swsetup_r+0x6a>
 8010050:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010054:	4299      	cmp	r1, r3
 8010056:	d002      	beq.n	801005e <__swsetup_r+0x66>
 8010058:	4630      	mov	r0, r6
 801005a:	f7ff fa2d 	bl	800f4b8 <_free_r>
 801005e:	2300      	movs	r3, #0
 8010060:	6363      	str	r3, [r4, #52]	; 0x34
 8010062:	89a3      	ldrh	r3, [r4, #12]
 8010064:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010068:	81a3      	strh	r3, [r4, #12]
 801006a:	2300      	movs	r3, #0
 801006c:	6063      	str	r3, [r4, #4]
 801006e:	6923      	ldr	r3, [r4, #16]
 8010070:	6023      	str	r3, [r4, #0]
 8010072:	89a3      	ldrh	r3, [r4, #12]
 8010074:	f043 0308 	orr.w	r3, r3, #8
 8010078:	81a3      	strh	r3, [r4, #12]
 801007a:	6923      	ldr	r3, [r4, #16]
 801007c:	b94b      	cbnz	r3, 8010092 <__swsetup_r+0x9a>
 801007e:	89a3      	ldrh	r3, [r4, #12]
 8010080:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010084:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010088:	d003      	beq.n	8010092 <__swsetup_r+0x9a>
 801008a:	4621      	mov	r1, r4
 801008c:	4630      	mov	r0, r6
 801008e:	f000 f9a3 	bl	80103d8 <__smakebuf_r>
 8010092:	89a0      	ldrh	r0, [r4, #12]
 8010094:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010098:	f010 0301 	ands.w	r3, r0, #1
 801009c:	d00a      	beq.n	80100b4 <__swsetup_r+0xbc>
 801009e:	2300      	movs	r3, #0
 80100a0:	60a3      	str	r3, [r4, #8]
 80100a2:	6963      	ldr	r3, [r4, #20]
 80100a4:	425b      	negs	r3, r3
 80100a6:	61a3      	str	r3, [r4, #24]
 80100a8:	6923      	ldr	r3, [r4, #16]
 80100aa:	b943      	cbnz	r3, 80100be <__swsetup_r+0xc6>
 80100ac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80100b0:	d1ba      	bne.n	8010028 <__swsetup_r+0x30>
 80100b2:	bd70      	pop	{r4, r5, r6, pc}
 80100b4:	0781      	lsls	r1, r0, #30
 80100b6:	bf58      	it	pl
 80100b8:	6963      	ldrpl	r3, [r4, #20]
 80100ba:	60a3      	str	r3, [r4, #8]
 80100bc:	e7f4      	b.n	80100a8 <__swsetup_r+0xb0>
 80100be:	2000      	movs	r0, #0
 80100c0:	e7f7      	b.n	80100b2 <__swsetup_r+0xba>
 80100c2:	bf00      	nop
 80100c4:	20000480 	.word	0x20000480
 80100c8:	08012878 	.word	0x08012878
 80100cc:	08012898 	.word	0x08012898
 80100d0:	08012858 	.word	0x08012858

080100d4 <__sflush_r>:
 80100d4:	898a      	ldrh	r2, [r1, #12]
 80100d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100d8:	4605      	mov	r5, r0
 80100da:	0710      	lsls	r0, r2, #28
 80100dc:	460c      	mov	r4, r1
 80100de:	d457      	bmi.n	8010190 <__sflush_r+0xbc>
 80100e0:	684b      	ldr	r3, [r1, #4]
 80100e2:	2b00      	cmp	r3, #0
 80100e4:	dc04      	bgt.n	80100f0 <__sflush_r+0x1c>
 80100e6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80100e8:	2b00      	cmp	r3, #0
 80100ea:	dc01      	bgt.n	80100f0 <__sflush_r+0x1c>
 80100ec:	2000      	movs	r0, #0
 80100ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80100f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80100f2:	2e00      	cmp	r6, #0
 80100f4:	d0fa      	beq.n	80100ec <__sflush_r+0x18>
 80100f6:	2300      	movs	r3, #0
 80100f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80100fc:	682f      	ldr	r7, [r5, #0]
 80100fe:	602b      	str	r3, [r5, #0]
 8010100:	d032      	beq.n	8010168 <__sflush_r+0x94>
 8010102:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010104:	89a3      	ldrh	r3, [r4, #12]
 8010106:	075a      	lsls	r2, r3, #29
 8010108:	d505      	bpl.n	8010116 <__sflush_r+0x42>
 801010a:	6863      	ldr	r3, [r4, #4]
 801010c:	1ac0      	subs	r0, r0, r3
 801010e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010110:	b10b      	cbz	r3, 8010116 <__sflush_r+0x42>
 8010112:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010114:	1ac0      	subs	r0, r0, r3
 8010116:	2300      	movs	r3, #0
 8010118:	4602      	mov	r2, r0
 801011a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801011c:	6a21      	ldr	r1, [r4, #32]
 801011e:	4628      	mov	r0, r5
 8010120:	47b0      	blx	r6
 8010122:	1c43      	adds	r3, r0, #1
 8010124:	89a3      	ldrh	r3, [r4, #12]
 8010126:	d106      	bne.n	8010136 <__sflush_r+0x62>
 8010128:	6829      	ldr	r1, [r5, #0]
 801012a:	291d      	cmp	r1, #29
 801012c:	d82c      	bhi.n	8010188 <__sflush_r+0xb4>
 801012e:	4a29      	ldr	r2, [pc, #164]	; (80101d4 <__sflush_r+0x100>)
 8010130:	40ca      	lsrs	r2, r1
 8010132:	07d6      	lsls	r6, r2, #31
 8010134:	d528      	bpl.n	8010188 <__sflush_r+0xb4>
 8010136:	2200      	movs	r2, #0
 8010138:	6062      	str	r2, [r4, #4]
 801013a:	04d9      	lsls	r1, r3, #19
 801013c:	6922      	ldr	r2, [r4, #16]
 801013e:	6022      	str	r2, [r4, #0]
 8010140:	d504      	bpl.n	801014c <__sflush_r+0x78>
 8010142:	1c42      	adds	r2, r0, #1
 8010144:	d101      	bne.n	801014a <__sflush_r+0x76>
 8010146:	682b      	ldr	r3, [r5, #0]
 8010148:	b903      	cbnz	r3, 801014c <__sflush_r+0x78>
 801014a:	6560      	str	r0, [r4, #84]	; 0x54
 801014c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801014e:	602f      	str	r7, [r5, #0]
 8010150:	2900      	cmp	r1, #0
 8010152:	d0cb      	beq.n	80100ec <__sflush_r+0x18>
 8010154:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010158:	4299      	cmp	r1, r3
 801015a:	d002      	beq.n	8010162 <__sflush_r+0x8e>
 801015c:	4628      	mov	r0, r5
 801015e:	f7ff f9ab 	bl	800f4b8 <_free_r>
 8010162:	2000      	movs	r0, #0
 8010164:	6360      	str	r0, [r4, #52]	; 0x34
 8010166:	e7c2      	b.n	80100ee <__sflush_r+0x1a>
 8010168:	6a21      	ldr	r1, [r4, #32]
 801016a:	2301      	movs	r3, #1
 801016c:	4628      	mov	r0, r5
 801016e:	47b0      	blx	r6
 8010170:	1c41      	adds	r1, r0, #1
 8010172:	d1c7      	bne.n	8010104 <__sflush_r+0x30>
 8010174:	682b      	ldr	r3, [r5, #0]
 8010176:	2b00      	cmp	r3, #0
 8010178:	d0c4      	beq.n	8010104 <__sflush_r+0x30>
 801017a:	2b1d      	cmp	r3, #29
 801017c:	d001      	beq.n	8010182 <__sflush_r+0xae>
 801017e:	2b16      	cmp	r3, #22
 8010180:	d101      	bne.n	8010186 <__sflush_r+0xb2>
 8010182:	602f      	str	r7, [r5, #0]
 8010184:	e7b2      	b.n	80100ec <__sflush_r+0x18>
 8010186:	89a3      	ldrh	r3, [r4, #12]
 8010188:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801018c:	81a3      	strh	r3, [r4, #12]
 801018e:	e7ae      	b.n	80100ee <__sflush_r+0x1a>
 8010190:	690f      	ldr	r7, [r1, #16]
 8010192:	2f00      	cmp	r7, #0
 8010194:	d0aa      	beq.n	80100ec <__sflush_r+0x18>
 8010196:	0793      	lsls	r3, r2, #30
 8010198:	680e      	ldr	r6, [r1, #0]
 801019a:	bf08      	it	eq
 801019c:	694b      	ldreq	r3, [r1, #20]
 801019e:	600f      	str	r7, [r1, #0]
 80101a0:	bf18      	it	ne
 80101a2:	2300      	movne	r3, #0
 80101a4:	1bf6      	subs	r6, r6, r7
 80101a6:	608b      	str	r3, [r1, #8]
 80101a8:	2e00      	cmp	r6, #0
 80101aa:	dd9f      	ble.n	80100ec <__sflush_r+0x18>
 80101ac:	6a21      	ldr	r1, [r4, #32]
 80101ae:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80101b2:	4633      	mov	r3, r6
 80101b4:	463a      	mov	r2, r7
 80101b6:	4628      	mov	r0, r5
 80101b8:	47e0      	blx	ip
 80101ba:	2800      	cmp	r0, #0
 80101bc:	dc06      	bgt.n	80101cc <__sflush_r+0xf8>
 80101be:	89a3      	ldrh	r3, [r4, #12]
 80101c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80101c4:	81a3      	strh	r3, [r4, #12]
 80101c6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80101ca:	e790      	b.n	80100ee <__sflush_r+0x1a>
 80101cc:	4407      	add	r7, r0
 80101ce:	1a36      	subs	r6, r6, r0
 80101d0:	e7ea      	b.n	80101a8 <__sflush_r+0xd4>
 80101d2:	bf00      	nop
 80101d4:	20400001 	.word	0x20400001

080101d8 <_fflush_r>:
 80101d8:	b538      	push	{r3, r4, r5, lr}
 80101da:	690b      	ldr	r3, [r1, #16]
 80101dc:	4605      	mov	r5, r0
 80101de:	460c      	mov	r4, r1
 80101e0:	b913      	cbnz	r3, 80101e8 <_fflush_r+0x10>
 80101e2:	2500      	movs	r5, #0
 80101e4:	4628      	mov	r0, r5
 80101e6:	bd38      	pop	{r3, r4, r5, pc}
 80101e8:	b118      	cbz	r0, 80101f2 <_fflush_r+0x1a>
 80101ea:	6983      	ldr	r3, [r0, #24]
 80101ec:	b90b      	cbnz	r3, 80101f2 <_fflush_r+0x1a>
 80101ee:	f000 f871 	bl	80102d4 <__sinit>
 80101f2:	4b14      	ldr	r3, [pc, #80]	; (8010244 <_fflush_r+0x6c>)
 80101f4:	429c      	cmp	r4, r3
 80101f6:	d11b      	bne.n	8010230 <_fflush_r+0x58>
 80101f8:	686c      	ldr	r4, [r5, #4]
 80101fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80101fe:	2b00      	cmp	r3, #0
 8010200:	d0ef      	beq.n	80101e2 <_fflush_r+0xa>
 8010202:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010204:	07d0      	lsls	r0, r2, #31
 8010206:	d404      	bmi.n	8010212 <_fflush_r+0x3a>
 8010208:	0599      	lsls	r1, r3, #22
 801020a:	d402      	bmi.n	8010212 <_fflush_r+0x3a>
 801020c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801020e:	f7f3 fa73 	bl	80036f8 <__retarget_lock_acquire_recursive>
 8010212:	4628      	mov	r0, r5
 8010214:	4621      	mov	r1, r4
 8010216:	f7ff ff5d 	bl	80100d4 <__sflush_r>
 801021a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801021c:	07da      	lsls	r2, r3, #31
 801021e:	4605      	mov	r5, r0
 8010220:	d4e0      	bmi.n	80101e4 <_fflush_r+0xc>
 8010222:	89a3      	ldrh	r3, [r4, #12]
 8010224:	059b      	lsls	r3, r3, #22
 8010226:	d4dd      	bmi.n	80101e4 <_fflush_r+0xc>
 8010228:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801022a:	f7f3 fa6b 	bl	8003704 <__retarget_lock_release_recursive>
 801022e:	e7d9      	b.n	80101e4 <_fflush_r+0xc>
 8010230:	4b05      	ldr	r3, [pc, #20]	; (8010248 <_fflush_r+0x70>)
 8010232:	429c      	cmp	r4, r3
 8010234:	d101      	bne.n	801023a <_fflush_r+0x62>
 8010236:	68ac      	ldr	r4, [r5, #8]
 8010238:	e7df      	b.n	80101fa <_fflush_r+0x22>
 801023a:	4b04      	ldr	r3, [pc, #16]	; (801024c <_fflush_r+0x74>)
 801023c:	429c      	cmp	r4, r3
 801023e:	bf08      	it	eq
 8010240:	68ec      	ldreq	r4, [r5, #12]
 8010242:	e7da      	b.n	80101fa <_fflush_r+0x22>
 8010244:	08012878 	.word	0x08012878
 8010248:	08012898 	.word	0x08012898
 801024c:	08012858 	.word	0x08012858

08010250 <std>:
 8010250:	2300      	movs	r3, #0
 8010252:	b510      	push	{r4, lr}
 8010254:	4604      	mov	r4, r0
 8010256:	e9c0 3300 	strd	r3, r3, [r0]
 801025a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801025e:	6083      	str	r3, [r0, #8]
 8010260:	8181      	strh	r1, [r0, #12]
 8010262:	6643      	str	r3, [r0, #100]	; 0x64
 8010264:	81c2      	strh	r2, [r0, #14]
 8010266:	6183      	str	r3, [r0, #24]
 8010268:	4619      	mov	r1, r3
 801026a:	2208      	movs	r2, #8
 801026c:	305c      	adds	r0, #92	; 0x5c
 801026e:	f000 fd6d 	bl	8010d4c <memset>
 8010272:	4b05      	ldr	r3, [pc, #20]	; (8010288 <std+0x38>)
 8010274:	6263      	str	r3, [r4, #36]	; 0x24
 8010276:	4b05      	ldr	r3, [pc, #20]	; (801028c <std+0x3c>)
 8010278:	62a3      	str	r3, [r4, #40]	; 0x28
 801027a:	4b05      	ldr	r3, [pc, #20]	; (8010290 <std+0x40>)
 801027c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801027e:	4b05      	ldr	r3, [pc, #20]	; (8010294 <std+0x44>)
 8010280:	6224      	str	r4, [r4, #32]
 8010282:	6323      	str	r3, [r4, #48]	; 0x30
 8010284:	bd10      	pop	{r4, pc}
 8010286:	bf00      	nop
 8010288:	080112db 	.word	0x080112db
 801028c:	080112fd 	.word	0x080112fd
 8010290:	08011335 	.word	0x08011335
 8010294:	08011359 	.word	0x08011359

08010298 <_cleanup_r>:
 8010298:	4901      	ldr	r1, [pc, #4]	; (80102a0 <_cleanup_r+0x8>)
 801029a:	f000 bf64 	b.w	8011166 <_fwalk_reent>
 801029e:	bf00      	nop
 80102a0:	080101d9 	.word	0x080101d9

080102a4 <__sfp_lock_acquire>:
 80102a4:	4801      	ldr	r0, [pc, #4]	; (80102ac <__sfp_lock_acquire+0x8>)
 80102a6:	f7f3 ba27 	b.w	80036f8 <__retarget_lock_acquire_recursive>
 80102aa:	bf00      	nop
 80102ac:	20000774 	.word	0x20000774

080102b0 <__sfp_lock_release>:
 80102b0:	4801      	ldr	r0, [pc, #4]	; (80102b8 <__sfp_lock_release+0x8>)
 80102b2:	f7f3 ba27 	b.w	8003704 <__retarget_lock_release_recursive>
 80102b6:	bf00      	nop
 80102b8:	20000774 	.word	0x20000774

080102bc <__sinit_lock_acquire>:
 80102bc:	4801      	ldr	r0, [pc, #4]	; (80102c4 <__sinit_lock_acquire+0x8>)
 80102be:	f7f3 ba1b 	b.w	80036f8 <__retarget_lock_acquire_recursive>
 80102c2:	bf00      	nop
 80102c4:	20000788 	.word	0x20000788

080102c8 <__sinit_lock_release>:
 80102c8:	4801      	ldr	r0, [pc, #4]	; (80102d0 <__sinit_lock_release+0x8>)
 80102ca:	f7f3 ba1b 	b.w	8003704 <__retarget_lock_release_recursive>
 80102ce:	bf00      	nop
 80102d0:	20000788 	.word	0x20000788

080102d4 <__sinit>:
 80102d4:	b510      	push	{r4, lr}
 80102d6:	4604      	mov	r4, r0
 80102d8:	f7ff fff0 	bl	80102bc <__sinit_lock_acquire>
 80102dc:	69a3      	ldr	r3, [r4, #24]
 80102de:	b11b      	cbz	r3, 80102e8 <__sinit+0x14>
 80102e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80102e4:	f7ff bff0 	b.w	80102c8 <__sinit_lock_release>
 80102e8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80102ec:	6523      	str	r3, [r4, #80]	; 0x50
 80102ee:	4b13      	ldr	r3, [pc, #76]	; (801033c <__sinit+0x68>)
 80102f0:	4a13      	ldr	r2, [pc, #76]	; (8010340 <__sinit+0x6c>)
 80102f2:	681b      	ldr	r3, [r3, #0]
 80102f4:	62a2      	str	r2, [r4, #40]	; 0x28
 80102f6:	42a3      	cmp	r3, r4
 80102f8:	bf04      	itt	eq
 80102fa:	2301      	moveq	r3, #1
 80102fc:	61a3      	streq	r3, [r4, #24]
 80102fe:	4620      	mov	r0, r4
 8010300:	f000 f820 	bl	8010344 <__sfp>
 8010304:	6060      	str	r0, [r4, #4]
 8010306:	4620      	mov	r0, r4
 8010308:	f000 f81c 	bl	8010344 <__sfp>
 801030c:	60a0      	str	r0, [r4, #8]
 801030e:	4620      	mov	r0, r4
 8010310:	f000 f818 	bl	8010344 <__sfp>
 8010314:	2200      	movs	r2, #0
 8010316:	60e0      	str	r0, [r4, #12]
 8010318:	2104      	movs	r1, #4
 801031a:	6860      	ldr	r0, [r4, #4]
 801031c:	f7ff ff98 	bl	8010250 <std>
 8010320:	68a0      	ldr	r0, [r4, #8]
 8010322:	2201      	movs	r2, #1
 8010324:	2109      	movs	r1, #9
 8010326:	f7ff ff93 	bl	8010250 <std>
 801032a:	68e0      	ldr	r0, [r4, #12]
 801032c:	2202      	movs	r2, #2
 801032e:	2112      	movs	r1, #18
 8010330:	f7ff ff8e 	bl	8010250 <std>
 8010334:	2301      	movs	r3, #1
 8010336:	61a3      	str	r3, [r4, #24]
 8010338:	e7d2      	b.n	80102e0 <__sinit+0xc>
 801033a:	bf00      	nop
 801033c:	08012854 	.word	0x08012854
 8010340:	08010299 	.word	0x08010299

08010344 <__sfp>:
 8010344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010346:	4607      	mov	r7, r0
 8010348:	f7ff ffac 	bl	80102a4 <__sfp_lock_acquire>
 801034c:	4b1e      	ldr	r3, [pc, #120]	; (80103c8 <__sfp+0x84>)
 801034e:	681e      	ldr	r6, [r3, #0]
 8010350:	69b3      	ldr	r3, [r6, #24]
 8010352:	b913      	cbnz	r3, 801035a <__sfp+0x16>
 8010354:	4630      	mov	r0, r6
 8010356:	f7ff ffbd 	bl	80102d4 <__sinit>
 801035a:	3648      	adds	r6, #72	; 0x48
 801035c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010360:	3b01      	subs	r3, #1
 8010362:	d503      	bpl.n	801036c <__sfp+0x28>
 8010364:	6833      	ldr	r3, [r6, #0]
 8010366:	b30b      	cbz	r3, 80103ac <__sfp+0x68>
 8010368:	6836      	ldr	r6, [r6, #0]
 801036a:	e7f7      	b.n	801035c <__sfp+0x18>
 801036c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010370:	b9d5      	cbnz	r5, 80103a8 <__sfp+0x64>
 8010372:	4b16      	ldr	r3, [pc, #88]	; (80103cc <__sfp+0x88>)
 8010374:	60e3      	str	r3, [r4, #12]
 8010376:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801037a:	6665      	str	r5, [r4, #100]	; 0x64
 801037c:	f7f3 f9b2 	bl	80036e4 <__retarget_lock_init_recursive>
 8010380:	f7ff ff96 	bl	80102b0 <__sfp_lock_release>
 8010384:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8010388:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801038c:	6025      	str	r5, [r4, #0]
 801038e:	61a5      	str	r5, [r4, #24]
 8010390:	2208      	movs	r2, #8
 8010392:	4629      	mov	r1, r5
 8010394:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010398:	f000 fcd8 	bl	8010d4c <memset>
 801039c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80103a0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80103a4:	4620      	mov	r0, r4
 80103a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80103a8:	3468      	adds	r4, #104	; 0x68
 80103aa:	e7d9      	b.n	8010360 <__sfp+0x1c>
 80103ac:	2104      	movs	r1, #4
 80103ae:	4638      	mov	r0, r7
 80103b0:	f000 fec3 	bl	801113a <__sfmoreglue>
 80103b4:	4604      	mov	r4, r0
 80103b6:	6030      	str	r0, [r6, #0]
 80103b8:	2800      	cmp	r0, #0
 80103ba:	d1d5      	bne.n	8010368 <__sfp+0x24>
 80103bc:	f7ff ff78 	bl	80102b0 <__sfp_lock_release>
 80103c0:	230c      	movs	r3, #12
 80103c2:	603b      	str	r3, [r7, #0]
 80103c4:	e7ee      	b.n	80103a4 <__sfp+0x60>
 80103c6:	bf00      	nop
 80103c8:	08012854 	.word	0x08012854
 80103cc:	ffff0001 	.word	0xffff0001

080103d0 <_localeconv_r>:
 80103d0:	4800      	ldr	r0, [pc, #0]	; (80103d4 <_localeconv_r+0x4>)
 80103d2:	4770      	bx	lr
 80103d4:	200005d4 	.word	0x200005d4

080103d8 <__smakebuf_r>:
 80103d8:	898b      	ldrh	r3, [r1, #12]
 80103da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80103dc:	079d      	lsls	r5, r3, #30
 80103de:	4606      	mov	r6, r0
 80103e0:	460c      	mov	r4, r1
 80103e2:	d507      	bpl.n	80103f4 <__smakebuf_r+0x1c>
 80103e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80103e8:	6023      	str	r3, [r4, #0]
 80103ea:	6123      	str	r3, [r4, #16]
 80103ec:	2301      	movs	r3, #1
 80103ee:	6163      	str	r3, [r4, #20]
 80103f0:	b002      	add	sp, #8
 80103f2:	bd70      	pop	{r4, r5, r6, pc}
 80103f4:	ab01      	add	r3, sp, #4
 80103f6:	466a      	mov	r2, sp
 80103f8:	f000 fed4 	bl	80111a4 <__swhatbuf_r>
 80103fc:	9900      	ldr	r1, [sp, #0]
 80103fe:	4605      	mov	r5, r0
 8010400:	4630      	mov	r0, r6
 8010402:	f7ff f8a3 	bl	800f54c <_malloc_r>
 8010406:	b948      	cbnz	r0, 801041c <__smakebuf_r+0x44>
 8010408:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801040c:	059a      	lsls	r2, r3, #22
 801040e:	d4ef      	bmi.n	80103f0 <__smakebuf_r+0x18>
 8010410:	f023 0303 	bic.w	r3, r3, #3
 8010414:	f043 0302 	orr.w	r3, r3, #2
 8010418:	81a3      	strh	r3, [r4, #12]
 801041a:	e7e3      	b.n	80103e4 <__smakebuf_r+0xc>
 801041c:	4b0d      	ldr	r3, [pc, #52]	; (8010454 <__smakebuf_r+0x7c>)
 801041e:	62b3      	str	r3, [r6, #40]	; 0x28
 8010420:	89a3      	ldrh	r3, [r4, #12]
 8010422:	6020      	str	r0, [r4, #0]
 8010424:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010428:	81a3      	strh	r3, [r4, #12]
 801042a:	9b00      	ldr	r3, [sp, #0]
 801042c:	6163      	str	r3, [r4, #20]
 801042e:	9b01      	ldr	r3, [sp, #4]
 8010430:	6120      	str	r0, [r4, #16]
 8010432:	b15b      	cbz	r3, 801044c <__smakebuf_r+0x74>
 8010434:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010438:	4630      	mov	r0, r6
 801043a:	f000 fb61 	bl	8010b00 <_isatty_r>
 801043e:	b128      	cbz	r0, 801044c <__smakebuf_r+0x74>
 8010440:	89a3      	ldrh	r3, [r4, #12]
 8010442:	f023 0303 	bic.w	r3, r3, #3
 8010446:	f043 0301 	orr.w	r3, r3, #1
 801044a:	81a3      	strh	r3, [r4, #12]
 801044c:	89a0      	ldrh	r0, [r4, #12]
 801044e:	4305      	orrs	r5, r0
 8010450:	81a5      	strh	r5, [r4, #12]
 8010452:	e7cd      	b.n	80103f0 <__smakebuf_r+0x18>
 8010454:	08010299 	.word	0x08010299

08010458 <__malloc_lock>:
 8010458:	4801      	ldr	r0, [pc, #4]	; (8010460 <__malloc_lock+0x8>)
 801045a:	f7f3 b94d 	b.w	80036f8 <__retarget_lock_acquire_recursive>
 801045e:	bf00      	nop
 8010460:	20000760 	.word	0x20000760

08010464 <__malloc_unlock>:
 8010464:	4801      	ldr	r0, [pc, #4]	; (801046c <__malloc_unlock+0x8>)
 8010466:	f7f3 b94d 	b.w	8003704 <__retarget_lock_release_recursive>
 801046a:	bf00      	nop
 801046c:	20000760 	.word	0x20000760

08010470 <_Balloc>:
 8010470:	b570      	push	{r4, r5, r6, lr}
 8010472:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010474:	4604      	mov	r4, r0
 8010476:	460d      	mov	r5, r1
 8010478:	b976      	cbnz	r6, 8010498 <_Balloc+0x28>
 801047a:	2010      	movs	r0, #16
 801047c:	f7ff f80c 	bl	800f498 <malloc>
 8010480:	4602      	mov	r2, r0
 8010482:	6260      	str	r0, [r4, #36]	; 0x24
 8010484:	b920      	cbnz	r0, 8010490 <_Balloc+0x20>
 8010486:	4b18      	ldr	r3, [pc, #96]	; (80104e8 <_Balloc+0x78>)
 8010488:	4818      	ldr	r0, [pc, #96]	; (80104ec <_Balloc+0x7c>)
 801048a:	2166      	movs	r1, #102	; 0x66
 801048c:	f7fe ffd4 	bl	800f438 <__assert_func>
 8010490:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010494:	6006      	str	r6, [r0, #0]
 8010496:	60c6      	str	r6, [r0, #12]
 8010498:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801049a:	68f3      	ldr	r3, [r6, #12]
 801049c:	b183      	cbz	r3, 80104c0 <_Balloc+0x50>
 801049e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80104a0:	68db      	ldr	r3, [r3, #12]
 80104a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80104a6:	b9b8      	cbnz	r0, 80104d8 <_Balloc+0x68>
 80104a8:	2101      	movs	r1, #1
 80104aa:	fa01 f605 	lsl.w	r6, r1, r5
 80104ae:	1d72      	adds	r2, r6, #5
 80104b0:	0092      	lsls	r2, r2, #2
 80104b2:	4620      	mov	r0, r4
 80104b4:	f000 ff03 	bl	80112be <_calloc_r>
 80104b8:	b160      	cbz	r0, 80104d4 <_Balloc+0x64>
 80104ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80104be:	e00e      	b.n	80104de <_Balloc+0x6e>
 80104c0:	2221      	movs	r2, #33	; 0x21
 80104c2:	2104      	movs	r1, #4
 80104c4:	4620      	mov	r0, r4
 80104c6:	f000 fefa 	bl	80112be <_calloc_r>
 80104ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80104cc:	60f0      	str	r0, [r6, #12]
 80104ce:	68db      	ldr	r3, [r3, #12]
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d1e4      	bne.n	801049e <_Balloc+0x2e>
 80104d4:	2000      	movs	r0, #0
 80104d6:	bd70      	pop	{r4, r5, r6, pc}
 80104d8:	6802      	ldr	r2, [r0, #0]
 80104da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80104de:	2300      	movs	r3, #0
 80104e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80104e4:	e7f7      	b.n	80104d6 <_Balloc+0x66>
 80104e6:	bf00      	nop
 80104e8:	08012a6b 	.word	0x08012a6b
 80104ec:	08012aed 	.word	0x08012aed

080104f0 <_Bfree>:
 80104f0:	b570      	push	{r4, r5, r6, lr}
 80104f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80104f4:	4605      	mov	r5, r0
 80104f6:	460c      	mov	r4, r1
 80104f8:	b976      	cbnz	r6, 8010518 <_Bfree+0x28>
 80104fa:	2010      	movs	r0, #16
 80104fc:	f7fe ffcc 	bl	800f498 <malloc>
 8010500:	4602      	mov	r2, r0
 8010502:	6268      	str	r0, [r5, #36]	; 0x24
 8010504:	b920      	cbnz	r0, 8010510 <_Bfree+0x20>
 8010506:	4b09      	ldr	r3, [pc, #36]	; (801052c <_Bfree+0x3c>)
 8010508:	4809      	ldr	r0, [pc, #36]	; (8010530 <_Bfree+0x40>)
 801050a:	218a      	movs	r1, #138	; 0x8a
 801050c:	f7fe ff94 	bl	800f438 <__assert_func>
 8010510:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010514:	6006      	str	r6, [r0, #0]
 8010516:	60c6      	str	r6, [r0, #12]
 8010518:	b13c      	cbz	r4, 801052a <_Bfree+0x3a>
 801051a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801051c:	6862      	ldr	r2, [r4, #4]
 801051e:	68db      	ldr	r3, [r3, #12]
 8010520:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010524:	6021      	str	r1, [r4, #0]
 8010526:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801052a:	bd70      	pop	{r4, r5, r6, pc}
 801052c:	08012a6b 	.word	0x08012a6b
 8010530:	08012aed 	.word	0x08012aed

08010534 <__multadd>:
 8010534:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010538:	690d      	ldr	r5, [r1, #16]
 801053a:	4607      	mov	r7, r0
 801053c:	460c      	mov	r4, r1
 801053e:	461e      	mov	r6, r3
 8010540:	f101 0c14 	add.w	ip, r1, #20
 8010544:	2000      	movs	r0, #0
 8010546:	f8dc 3000 	ldr.w	r3, [ip]
 801054a:	b299      	uxth	r1, r3
 801054c:	fb02 6101 	mla	r1, r2, r1, r6
 8010550:	0c1e      	lsrs	r6, r3, #16
 8010552:	0c0b      	lsrs	r3, r1, #16
 8010554:	fb02 3306 	mla	r3, r2, r6, r3
 8010558:	b289      	uxth	r1, r1
 801055a:	3001      	adds	r0, #1
 801055c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010560:	4285      	cmp	r5, r0
 8010562:	f84c 1b04 	str.w	r1, [ip], #4
 8010566:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801056a:	dcec      	bgt.n	8010546 <__multadd+0x12>
 801056c:	b30e      	cbz	r6, 80105b2 <__multadd+0x7e>
 801056e:	68a3      	ldr	r3, [r4, #8]
 8010570:	42ab      	cmp	r3, r5
 8010572:	dc19      	bgt.n	80105a8 <__multadd+0x74>
 8010574:	6861      	ldr	r1, [r4, #4]
 8010576:	4638      	mov	r0, r7
 8010578:	3101      	adds	r1, #1
 801057a:	f7ff ff79 	bl	8010470 <_Balloc>
 801057e:	4680      	mov	r8, r0
 8010580:	b928      	cbnz	r0, 801058e <__multadd+0x5a>
 8010582:	4602      	mov	r2, r0
 8010584:	4b0c      	ldr	r3, [pc, #48]	; (80105b8 <__multadd+0x84>)
 8010586:	480d      	ldr	r0, [pc, #52]	; (80105bc <__multadd+0x88>)
 8010588:	21b5      	movs	r1, #181	; 0xb5
 801058a:	f7fe ff55 	bl	800f438 <__assert_func>
 801058e:	6922      	ldr	r2, [r4, #16]
 8010590:	3202      	adds	r2, #2
 8010592:	f104 010c 	add.w	r1, r4, #12
 8010596:	0092      	lsls	r2, r2, #2
 8010598:	300c      	adds	r0, #12
 801059a:	f000 fbc9 	bl	8010d30 <memcpy>
 801059e:	4621      	mov	r1, r4
 80105a0:	4638      	mov	r0, r7
 80105a2:	f7ff ffa5 	bl	80104f0 <_Bfree>
 80105a6:	4644      	mov	r4, r8
 80105a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80105ac:	3501      	adds	r5, #1
 80105ae:	615e      	str	r6, [r3, #20]
 80105b0:	6125      	str	r5, [r4, #16]
 80105b2:	4620      	mov	r0, r4
 80105b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80105b8:	08012adc 	.word	0x08012adc
 80105bc:	08012aed 	.word	0x08012aed

080105c0 <__i2b>:
 80105c0:	b510      	push	{r4, lr}
 80105c2:	460c      	mov	r4, r1
 80105c4:	2101      	movs	r1, #1
 80105c6:	f7ff ff53 	bl	8010470 <_Balloc>
 80105ca:	4602      	mov	r2, r0
 80105cc:	b928      	cbnz	r0, 80105da <__i2b+0x1a>
 80105ce:	4b05      	ldr	r3, [pc, #20]	; (80105e4 <__i2b+0x24>)
 80105d0:	4805      	ldr	r0, [pc, #20]	; (80105e8 <__i2b+0x28>)
 80105d2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80105d6:	f7fe ff2f 	bl	800f438 <__assert_func>
 80105da:	2301      	movs	r3, #1
 80105dc:	6144      	str	r4, [r0, #20]
 80105de:	6103      	str	r3, [r0, #16]
 80105e0:	bd10      	pop	{r4, pc}
 80105e2:	bf00      	nop
 80105e4:	08012adc 	.word	0x08012adc
 80105e8:	08012aed 	.word	0x08012aed

080105ec <__multiply>:
 80105ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105f0:	4691      	mov	r9, r2
 80105f2:	690a      	ldr	r2, [r1, #16]
 80105f4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80105f8:	429a      	cmp	r2, r3
 80105fa:	bfb8      	it	lt
 80105fc:	460b      	movlt	r3, r1
 80105fe:	460c      	mov	r4, r1
 8010600:	bfbc      	itt	lt
 8010602:	464c      	movlt	r4, r9
 8010604:	4699      	movlt	r9, r3
 8010606:	6927      	ldr	r7, [r4, #16]
 8010608:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801060c:	68a3      	ldr	r3, [r4, #8]
 801060e:	6861      	ldr	r1, [r4, #4]
 8010610:	eb07 060a 	add.w	r6, r7, sl
 8010614:	42b3      	cmp	r3, r6
 8010616:	b085      	sub	sp, #20
 8010618:	bfb8      	it	lt
 801061a:	3101      	addlt	r1, #1
 801061c:	f7ff ff28 	bl	8010470 <_Balloc>
 8010620:	b930      	cbnz	r0, 8010630 <__multiply+0x44>
 8010622:	4602      	mov	r2, r0
 8010624:	4b43      	ldr	r3, [pc, #268]	; (8010734 <__multiply+0x148>)
 8010626:	4844      	ldr	r0, [pc, #272]	; (8010738 <__multiply+0x14c>)
 8010628:	f240 115d 	movw	r1, #349	; 0x15d
 801062c:	f7fe ff04 	bl	800f438 <__assert_func>
 8010630:	f100 0514 	add.w	r5, r0, #20
 8010634:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010638:	462b      	mov	r3, r5
 801063a:	2200      	movs	r2, #0
 801063c:	4543      	cmp	r3, r8
 801063e:	d321      	bcc.n	8010684 <__multiply+0x98>
 8010640:	f104 0314 	add.w	r3, r4, #20
 8010644:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010648:	f109 0314 	add.w	r3, r9, #20
 801064c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8010650:	9202      	str	r2, [sp, #8]
 8010652:	1b3a      	subs	r2, r7, r4
 8010654:	3a15      	subs	r2, #21
 8010656:	f022 0203 	bic.w	r2, r2, #3
 801065a:	3204      	adds	r2, #4
 801065c:	f104 0115 	add.w	r1, r4, #21
 8010660:	428f      	cmp	r7, r1
 8010662:	bf38      	it	cc
 8010664:	2204      	movcc	r2, #4
 8010666:	9201      	str	r2, [sp, #4]
 8010668:	9a02      	ldr	r2, [sp, #8]
 801066a:	9303      	str	r3, [sp, #12]
 801066c:	429a      	cmp	r2, r3
 801066e:	d80c      	bhi.n	801068a <__multiply+0x9e>
 8010670:	2e00      	cmp	r6, #0
 8010672:	dd03      	ble.n	801067c <__multiply+0x90>
 8010674:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010678:	2b00      	cmp	r3, #0
 801067a:	d059      	beq.n	8010730 <__multiply+0x144>
 801067c:	6106      	str	r6, [r0, #16]
 801067e:	b005      	add	sp, #20
 8010680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010684:	f843 2b04 	str.w	r2, [r3], #4
 8010688:	e7d8      	b.n	801063c <__multiply+0x50>
 801068a:	f8b3 a000 	ldrh.w	sl, [r3]
 801068e:	f1ba 0f00 	cmp.w	sl, #0
 8010692:	d023      	beq.n	80106dc <__multiply+0xf0>
 8010694:	f104 0e14 	add.w	lr, r4, #20
 8010698:	46a9      	mov	r9, r5
 801069a:	f04f 0c00 	mov.w	ip, #0
 801069e:	f85e 2b04 	ldr.w	r2, [lr], #4
 80106a2:	f8d9 1000 	ldr.w	r1, [r9]
 80106a6:	fa1f fb82 	uxth.w	fp, r2
 80106aa:	b289      	uxth	r1, r1
 80106ac:	fb0a 110b 	mla	r1, sl, fp, r1
 80106b0:	4461      	add	r1, ip
 80106b2:	f8d9 c000 	ldr.w	ip, [r9]
 80106b6:	0c12      	lsrs	r2, r2, #16
 80106b8:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80106bc:	fb0a c202 	mla	r2, sl, r2, ip
 80106c0:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80106c4:	b289      	uxth	r1, r1
 80106c6:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80106ca:	4577      	cmp	r7, lr
 80106cc:	f849 1b04 	str.w	r1, [r9], #4
 80106d0:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80106d4:	d8e3      	bhi.n	801069e <__multiply+0xb2>
 80106d6:	9a01      	ldr	r2, [sp, #4]
 80106d8:	f845 c002 	str.w	ip, [r5, r2]
 80106dc:	9a03      	ldr	r2, [sp, #12]
 80106de:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80106e2:	3304      	adds	r3, #4
 80106e4:	f1b9 0f00 	cmp.w	r9, #0
 80106e8:	d020      	beq.n	801072c <__multiply+0x140>
 80106ea:	6829      	ldr	r1, [r5, #0]
 80106ec:	f104 0c14 	add.w	ip, r4, #20
 80106f0:	46ae      	mov	lr, r5
 80106f2:	f04f 0a00 	mov.w	sl, #0
 80106f6:	f8bc b000 	ldrh.w	fp, [ip]
 80106fa:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80106fe:	fb09 220b 	mla	r2, r9, fp, r2
 8010702:	4492      	add	sl, r2
 8010704:	b289      	uxth	r1, r1
 8010706:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 801070a:	f84e 1b04 	str.w	r1, [lr], #4
 801070e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010712:	f8be 1000 	ldrh.w	r1, [lr]
 8010716:	0c12      	lsrs	r2, r2, #16
 8010718:	fb09 1102 	mla	r1, r9, r2, r1
 801071c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8010720:	4567      	cmp	r7, ip
 8010722:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010726:	d8e6      	bhi.n	80106f6 <__multiply+0x10a>
 8010728:	9a01      	ldr	r2, [sp, #4]
 801072a:	50a9      	str	r1, [r5, r2]
 801072c:	3504      	adds	r5, #4
 801072e:	e79b      	b.n	8010668 <__multiply+0x7c>
 8010730:	3e01      	subs	r6, #1
 8010732:	e79d      	b.n	8010670 <__multiply+0x84>
 8010734:	08012adc 	.word	0x08012adc
 8010738:	08012aed 	.word	0x08012aed

0801073c <__pow5mult>:
 801073c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010740:	4615      	mov	r5, r2
 8010742:	f012 0203 	ands.w	r2, r2, #3
 8010746:	4606      	mov	r6, r0
 8010748:	460f      	mov	r7, r1
 801074a:	d007      	beq.n	801075c <__pow5mult+0x20>
 801074c:	4c25      	ldr	r4, [pc, #148]	; (80107e4 <__pow5mult+0xa8>)
 801074e:	3a01      	subs	r2, #1
 8010750:	2300      	movs	r3, #0
 8010752:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010756:	f7ff feed 	bl	8010534 <__multadd>
 801075a:	4607      	mov	r7, r0
 801075c:	10ad      	asrs	r5, r5, #2
 801075e:	d03d      	beq.n	80107dc <__pow5mult+0xa0>
 8010760:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010762:	b97c      	cbnz	r4, 8010784 <__pow5mult+0x48>
 8010764:	2010      	movs	r0, #16
 8010766:	f7fe fe97 	bl	800f498 <malloc>
 801076a:	4602      	mov	r2, r0
 801076c:	6270      	str	r0, [r6, #36]	; 0x24
 801076e:	b928      	cbnz	r0, 801077c <__pow5mult+0x40>
 8010770:	4b1d      	ldr	r3, [pc, #116]	; (80107e8 <__pow5mult+0xac>)
 8010772:	481e      	ldr	r0, [pc, #120]	; (80107ec <__pow5mult+0xb0>)
 8010774:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010778:	f7fe fe5e 	bl	800f438 <__assert_func>
 801077c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010780:	6004      	str	r4, [r0, #0]
 8010782:	60c4      	str	r4, [r0, #12]
 8010784:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010788:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801078c:	b94c      	cbnz	r4, 80107a2 <__pow5mult+0x66>
 801078e:	f240 2171 	movw	r1, #625	; 0x271
 8010792:	4630      	mov	r0, r6
 8010794:	f7ff ff14 	bl	80105c0 <__i2b>
 8010798:	2300      	movs	r3, #0
 801079a:	f8c8 0008 	str.w	r0, [r8, #8]
 801079e:	4604      	mov	r4, r0
 80107a0:	6003      	str	r3, [r0, #0]
 80107a2:	f04f 0900 	mov.w	r9, #0
 80107a6:	07eb      	lsls	r3, r5, #31
 80107a8:	d50a      	bpl.n	80107c0 <__pow5mult+0x84>
 80107aa:	4639      	mov	r1, r7
 80107ac:	4622      	mov	r2, r4
 80107ae:	4630      	mov	r0, r6
 80107b0:	f7ff ff1c 	bl	80105ec <__multiply>
 80107b4:	4639      	mov	r1, r7
 80107b6:	4680      	mov	r8, r0
 80107b8:	4630      	mov	r0, r6
 80107ba:	f7ff fe99 	bl	80104f0 <_Bfree>
 80107be:	4647      	mov	r7, r8
 80107c0:	106d      	asrs	r5, r5, #1
 80107c2:	d00b      	beq.n	80107dc <__pow5mult+0xa0>
 80107c4:	6820      	ldr	r0, [r4, #0]
 80107c6:	b938      	cbnz	r0, 80107d8 <__pow5mult+0x9c>
 80107c8:	4622      	mov	r2, r4
 80107ca:	4621      	mov	r1, r4
 80107cc:	4630      	mov	r0, r6
 80107ce:	f7ff ff0d 	bl	80105ec <__multiply>
 80107d2:	6020      	str	r0, [r4, #0]
 80107d4:	f8c0 9000 	str.w	r9, [r0]
 80107d8:	4604      	mov	r4, r0
 80107da:	e7e4      	b.n	80107a6 <__pow5mult+0x6a>
 80107dc:	4638      	mov	r0, r7
 80107de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80107e2:	bf00      	nop
 80107e4:	080128b8 	.word	0x080128b8
 80107e8:	08012a6b 	.word	0x08012a6b
 80107ec:	08012aed 	.word	0x08012aed

080107f0 <__lshift>:
 80107f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80107f4:	460c      	mov	r4, r1
 80107f6:	6849      	ldr	r1, [r1, #4]
 80107f8:	6923      	ldr	r3, [r4, #16]
 80107fa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80107fe:	68a3      	ldr	r3, [r4, #8]
 8010800:	4607      	mov	r7, r0
 8010802:	4691      	mov	r9, r2
 8010804:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010808:	f108 0601 	add.w	r6, r8, #1
 801080c:	42b3      	cmp	r3, r6
 801080e:	db0b      	blt.n	8010828 <__lshift+0x38>
 8010810:	4638      	mov	r0, r7
 8010812:	f7ff fe2d 	bl	8010470 <_Balloc>
 8010816:	4605      	mov	r5, r0
 8010818:	b948      	cbnz	r0, 801082e <__lshift+0x3e>
 801081a:	4602      	mov	r2, r0
 801081c:	4b2a      	ldr	r3, [pc, #168]	; (80108c8 <__lshift+0xd8>)
 801081e:	482b      	ldr	r0, [pc, #172]	; (80108cc <__lshift+0xdc>)
 8010820:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010824:	f7fe fe08 	bl	800f438 <__assert_func>
 8010828:	3101      	adds	r1, #1
 801082a:	005b      	lsls	r3, r3, #1
 801082c:	e7ee      	b.n	801080c <__lshift+0x1c>
 801082e:	2300      	movs	r3, #0
 8010830:	f100 0114 	add.w	r1, r0, #20
 8010834:	f100 0210 	add.w	r2, r0, #16
 8010838:	4618      	mov	r0, r3
 801083a:	4553      	cmp	r3, sl
 801083c:	db37      	blt.n	80108ae <__lshift+0xbe>
 801083e:	6920      	ldr	r0, [r4, #16]
 8010840:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010844:	f104 0314 	add.w	r3, r4, #20
 8010848:	f019 091f 	ands.w	r9, r9, #31
 801084c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010850:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010854:	d02f      	beq.n	80108b6 <__lshift+0xc6>
 8010856:	f1c9 0e20 	rsb	lr, r9, #32
 801085a:	468a      	mov	sl, r1
 801085c:	f04f 0c00 	mov.w	ip, #0
 8010860:	681a      	ldr	r2, [r3, #0]
 8010862:	fa02 f209 	lsl.w	r2, r2, r9
 8010866:	ea42 020c 	orr.w	r2, r2, ip
 801086a:	f84a 2b04 	str.w	r2, [sl], #4
 801086e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010872:	4298      	cmp	r0, r3
 8010874:	fa22 fc0e 	lsr.w	ip, r2, lr
 8010878:	d8f2      	bhi.n	8010860 <__lshift+0x70>
 801087a:	1b03      	subs	r3, r0, r4
 801087c:	3b15      	subs	r3, #21
 801087e:	f023 0303 	bic.w	r3, r3, #3
 8010882:	3304      	adds	r3, #4
 8010884:	f104 0215 	add.w	r2, r4, #21
 8010888:	4290      	cmp	r0, r2
 801088a:	bf38      	it	cc
 801088c:	2304      	movcc	r3, #4
 801088e:	f841 c003 	str.w	ip, [r1, r3]
 8010892:	f1bc 0f00 	cmp.w	ip, #0
 8010896:	d001      	beq.n	801089c <__lshift+0xac>
 8010898:	f108 0602 	add.w	r6, r8, #2
 801089c:	3e01      	subs	r6, #1
 801089e:	4638      	mov	r0, r7
 80108a0:	612e      	str	r6, [r5, #16]
 80108a2:	4621      	mov	r1, r4
 80108a4:	f7ff fe24 	bl	80104f0 <_Bfree>
 80108a8:	4628      	mov	r0, r5
 80108aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80108ae:	f842 0f04 	str.w	r0, [r2, #4]!
 80108b2:	3301      	adds	r3, #1
 80108b4:	e7c1      	b.n	801083a <__lshift+0x4a>
 80108b6:	3904      	subs	r1, #4
 80108b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80108bc:	f841 2f04 	str.w	r2, [r1, #4]!
 80108c0:	4298      	cmp	r0, r3
 80108c2:	d8f9      	bhi.n	80108b8 <__lshift+0xc8>
 80108c4:	e7ea      	b.n	801089c <__lshift+0xac>
 80108c6:	bf00      	nop
 80108c8:	08012adc 	.word	0x08012adc
 80108cc:	08012aed 	.word	0x08012aed

080108d0 <__mdiff>:
 80108d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108d4:	460d      	mov	r5, r1
 80108d6:	4607      	mov	r7, r0
 80108d8:	4611      	mov	r1, r2
 80108da:	4628      	mov	r0, r5
 80108dc:	4614      	mov	r4, r2
 80108de:	f000 fcd3 	bl	8011288 <__mcmp>
 80108e2:	1e06      	subs	r6, r0, #0
 80108e4:	d111      	bne.n	801090a <__mdiff+0x3a>
 80108e6:	4631      	mov	r1, r6
 80108e8:	4638      	mov	r0, r7
 80108ea:	f7ff fdc1 	bl	8010470 <_Balloc>
 80108ee:	4602      	mov	r2, r0
 80108f0:	b928      	cbnz	r0, 80108fe <__mdiff+0x2e>
 80108f2:	4b39      	ldr	r3, [pc, #228]	; (80109d8 <__mdiff+0x108>)
 80108f4:	f240 2132 	movw	r1, #562	; 0x232
 80108f8:	4838      	ldr	r0, [pc, #224]	; (80109dc <__mdiff+0x10c>)
 80108fa:	f7fe fd9d 	bl	800f438 <__assert_func>
 80108fe:	2301      	movs	r3, #1
 8010900:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8010904:	4610      	mov	r0, r2
 8010906:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801090a:	bfa4      	itt	ge
 801090c:	4623      	movge	r3, r4
 801090e:	462c      	movge	r4, r5
 8010910:	4638      	mov	r0, r7
 8010912:	6861      	ldr	r1, [r4, #4]
 8010914:	bfa6      	itte	ge
 8010916:	461d      	movge	r5, r3
 8010918:	2600      	movge	r6, #0
 801091a:	2601      	movlt	r6, #1
 801091c:	f7ff fda8 	bl	8010470 <_Balloc>
 8010920:	4602      	mov	r2, r0
 8010922:	b918      	cbnz	r0, 801092c <__mdiff+0x5c>
 8010924:	4b2c      	ldr	r3, [pc, #176]	; (80109d8 <__mdiff+0x108>)
 8010926:	f44f 7110 	mov.w	r1, #576	; 0x240
 801092a:	e7e5      	b.n	80108f8 <__mdiff+0x28>
 801092c:	6927      	ldr	r7, [r4, #16]
 801092e:	60c6      	str	r6, [r0, #12]
 8010930:	692e      	ldr	r6, [r5, #16]
 8010932:	f104 0014 	add.w	r0, r4, #20
 8010936:	f105 0914 	add.w	r9, r5, #20
 801093a:	f102 0e14 	add.w	lr, r2, #20
 801093e:	eb00 0c87 	add.w	ip, r0, r7, lsl #2
 8010942:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8010946:	3410      	adds	r4, #16
 8010948:	46f2      	mov	sl, lr
 801094a:	2100      	movs	r1, #0
 801094c:	f859 3b04 	ldr.w	r3, [r9], #4
 8010950:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8010954:	fa1f f883 	uxth.w	r8, r3
 8010958:	fa11 f18b 	uxtah	r1, r1, fp
 801095c:	0c1b      	lsrs	r3, r3, #16
 801095e:	eba1 0808 	sub.w	r8, r1, r8
 8010962:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8010966:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801096a:	fa1f f888 	uxth.w	r8, r8
 801096e:	1419      	asrs	r1, r3, #16
 8010970:	454e      	cmp	r6, r9
 8010972:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8010976:	f84a 3b04 	str.w	r3, [sl], #4
 801097a:	d8e7      	bhi.n	801094c <__mdiff+0x7c>
 801097c:	1b73      	subs	r3, r6, r5
 801097e:	3b15      	subs	r3, #21
 8010980:	f023 0303 	bic.w	r3, r3, #3
 8010984:	3304      	adds	r3, #4
 8010986:	3515      	adds	r5, #21
 8010988:	42ae      	cmp	r6, r5
 801098a:	bf38      	it	cc
 801098c:	2304      	movcc	r3, #4
 801098e:	4418      	add	r0, r3
 8010990:	4473      	add	r3, lr
 8010992:	469e      	mov	lr, r3
 8010994:	4606      	mov	r6, r0
 8010996:	4566      	cmp	r6, ip
 8010998:	d30e      	bcc.n	80109b8 <__mdiff+0xe8>
 801099a:	f10c 0103 	add.w	r1, ip, #3
 801099e:	1a09      	subs	r1, r1, r0
 80109a0:	f021 0103 	bic.w	r1, r1, #3
 80109a4:	3803      	subs	r0, #3
 80109a6:	4584      	cmp	ip, r0
 80109a8:	bf38      	it	cc
 80109aa:	2100      	movcc	r1, #0
 80109ac:	4419      	add	r1, r3
 80109ae:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80109b2:	b17b      	cbz	r3, 80109d4 <__mdiff+0x104>
 80109b4:	6117      	str	r7, [r2, #16]
 80109b6:	e7a5      	b.n	8010904 <__mdiff+0x34>
 80109b8:	f856 8b04 	ldr.w	r8, [r6], #4
 80109bc:	fa11 f488 	uxtah	r4, r1, r8
 80109c0:	1425      	asrs	r5, r4, #16
 80109c2:	eb05 4518 	add.w	r5, r5, r8, lsr #16
 80109c6:	b2a4      	uxth	r4, r4
 80109c8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80109cc:	f84e 4b04 	str.w	r4, [lr], #4
 80109d0:	1429      	asrs	r1, r5, #16
 80109d2:	e7e0      	b.n	8010996 <__mdiff+0xc6>
 80109d4:	3f01      	subs	r7, #1
 80109d6:	e7ea      	b.n	80109ae <__mdiff+0xde>
 80109d8:	08012adc 	.word	0x08012adc
 80109dc:	08012aed 	.word	0x08012aed

080109e0 <__d2b>:
 80109e0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80109e4:	2101      	movs	r1, #1
 80109e6:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80109ea:	4690      	mov	r8, r2
 80109ec:	461d      	mov	r5, r3
 80109ee:	f7ff fd3f 	bl	8010470 <_Balloc>
 80109f2:	4604      	mov	r4, r0
 80109f4:	b930      	cbnz	r0, 8010a04 <__d2b+0x24>
 80109f6:	4602      	mov	r2, r0
 80109f8:	4b25      	ldr	r3, [pc, #148]	; (8010a90 <__d2b+0xb0>)
 80109fa:	4826      	ldr	r0, [pc, #152]	; (8010a94 <__d2b+0xb4>)
 80109fc:	f240 310a 	movw	r1, #778	; 0x30a
 8010a00:	f7fe fd1a 	bl	800f438 <__assert_func>
 8010a04:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8010a08:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8010a0c:	bb2d      	cbnz	r5, 8010a5a <__d2b+0x7a>
 8010a0e:	9301      	str	r3, [sp, #4]
 8010a10:	f1b8 0300 	subs.w	r3, r8, #0
 8010a14:	d026      	beq.n	8010a64 <__d2b+0x84>
 8010a16:	4668      	mov	r0, sp
 8010a18:	9300      	str	r3, [sp, #0]
 8010a1a:	f000 fc08 	bl	801122e <__lo0bits>
 8010a1e:	9900      	ldr	r1, [sp, #0]
 8010a20:	b1f0      	cbz	r0, 8010a60 <__d2b+0x80>
 8010a22:	9a01      	ldr	r2, [sp, #4]
 8010a24:	f1c0 0320 	rsb	r3, r0, #32
 8010a28:	fa02 f303 	lsl.w	r3, r2, r3
 8010a2c:	430b      	orrs	r3, r1
 8010a2e:	40c2      	lsrs	r2, r0
 8010a30:	6163      	str	r3, [r4, #20]
 8010a32:	9201      	str	r2, [sp, #4]
 8010a34:	9b01      	ldr	r3, [sp, #4]
 8010a36:	61a3      	str	r3, [r4, #24]
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	bf14      	ite	ne
 8010a3c:	2102      	movne	r1, #2
 8010a3e:	2101      	moveq	r1, #1
 8010a40:	6121      	str	r1, [r4, #16]
 8010a42:	b1c5      	cbz	r5, 8010a76 <__d2b+0x96>
 8010a44:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010a48:	4405      	add	r5, r0
 8010a4a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010a4e:	603d      	str	r5, [r7, #0]
 8010a50:	6030      	str	r0, [r6, #0]
 8010a52:	4620      	mov	r0, r4
 8010a54:	b002      	add	sp, #8
 8010a56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010a5e:	e7d6      	b.n	8010a0e <__d2b+0x2e>
 8010a60:	6161      	str	r1, [r4, #20]
 8010a62:	e7e7      	b.n	8010a34 <__d2b+0x54>
 8010a64:	a801      	add	r0, sp, #4
 8010a66:	f000 fbe2 	bl	801122e <__lo0bits>
 8010a6a:	9b01      	ldr	r3, [sp, #4]
 8010a6c:	6163      	str	r3, [r4, #20]
 8010a6e:	2101      	movs	r1, #1
 8010a70:	6121      	str	r1, [r4, #16]
 8010a72:	3020      	adds	r0, #32
 8010a74:	e7e5      	b.n	8010a42 <__d2b+0x62>
 8010a76:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8010a7a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010a7e:	6038      	str	r0, [r7, #0]
 8010a80:	6918      	ldr	r0, [r3, #16]
 8010a82:	f000 fbb4 	bl	80111ee <__hi0bits>
 8010a86:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8010a8a:	6031      	str	r1, [r6, #0]
 8010a8c:	e7e1      	b.n	8010a52 <__d2b+0x72>
 8010a8e:	bf00      	nop
 8010a90:	08012adc 	.word	0x08012adc
 8010a94:	08012aed 	.word	0x08012aed

08010a98 <_write_r>:
 8010a98:	b538      	push	{r3, r4, r5, lr}
 8010a9a:	4d07      	ldr	r5, [pc, #28]	; (8010ab8 <_write_r+0x20>)
 8010a9c:	4604      	mov	r4, r0
 8010a9e:	4608      	mov	r0, r1
 8010aa0:	4611      	mov	r1, r2
 8010aa2:	2200      	movs	r2, #0
 8010aa4:	602a      	str	r2, [r5, #0]
 8010aa6:	461a      	mov	r2, r3
 8010aa8:	f7f2 fdbc 	bl	8003624 <_write>
 8010aac:	1c43      	adds	r3, r0, #1
 8010aae:	d102      	bne.n	8010ab6 <_write_r+0x1e>
 8010ab0:	682b      	ldr	r3, [r5, #0]
 8010ab2:	b103      	cbz	r3, 8010ab6 <_write_r+0x1e>
 8010ab4:	6023      	str	r3, [r4, #0]
 8010ab6:	bd38      	pop	{r3, r4, r5, pc}
 8010ab8:	200015bc 	.word	0x200015bc

08010abc <_close_r>:
 8010abc:	b538      	push	{r3, r4, r5, lr}
 8010abe:	4d06      	ldr	r5, [pc, #24]	; (8010ad8 <_close_r+0x1c>)
 8010ac0:	2300      	movs	r3, #0
 8010ac2:	4604      	mov	r4, r0
 8010ac4:	4608      	mov	r0, r1
 8010ac6:	602b      	str	r3, [r5, #0]
 8010ac8:	f7f2 fdc4 	bl	8003654 <_close>
 8010acc:	1c43      	adds	r3, r0, #1
 8010ace:	d102      	bne.n	8010ad6 <_close_r+0x1a>
 8010ad0:	682b      	ldr	r3, [r5, #0]
 8010ad2:	b103      	cbz	r3, 8010ad6 <_close_r+0x1a>
 8010ad4:	6023      	str	r3, [r4, #0]
 8010ad6:	bd38      	pop	{r3, r4, r5, pc}
 8010ad8:	200015bc 	.word	0x200015bc

08010adc <_fstat_r>:
 8010adc:	b538      	push	{r3, r4, r5, lr}
 8010ade:	4d07      	ldr	r5, [pc, #28]	; (8010afc <_fstat_r+0x20>)
 8010ae0:	2300      	movs	r3, #0
 8010ae2:	4604      	mov	r4, r0
 8010ae4:	4608      	mov	r0, r1
 8010ae6:	4611      	mov	r1, r2
 8010ae8:	602b      	str	r3, [r5, #0]
 8010aea:	f7f2 fdc3 	bl	8003674 <_fstat>
 8010aee:	1c43      	adds	r3, r0, #1
 8010af0:	d102      	bne.n	8010af8 <_fstat_r+0x1c>
 8010af2:	682b      	ldr	r3, [r5, #0]
 8010af4:	b103      	cbz	r3, 8010af8 <_fstat_r+0x1c>
 8010af6:	6023      	str	r3, [r4, #0]
 8010af8:	bd38      	pop	{r3, r4, r5, pc}
 8010afa:	bf00      	nop
 8010afc:	200015bc 	.word	0x200015bc

08010b00 <_isatty_r>:
 8010b00:	b538      	push	{r3, r4, r5, lr}
 8010b02:	4d06      	ldr	r5, [pc, #24]	; (8010b1c <_isatty_r+0x1c>)
 8010b04:	2300      	movs	r3, #0
 8010b06:	4604      	mov	r4, r0
 8010b08:	4608      	mov	r0, r1
 8010b0a:	602b      	str	r3, [r5, #0]
 8010b0c:	f7f2 fda8 	bl	8003660 <_isatty>
 8010b10:	1c43      	adds	r3, r0, #1
 8010b12:	d102      	bne.n	8010b1a <_isatty_r+0x1a>
 8010b14:	682b      	ldr	r3, [r5, #0]
 8010b16:	b103      	cbz	r3, 8010b1a <_isatty_r+0x1a>
 8010b18:	6023      	str	r3, [r4, #0]
 8010b1a:	bd38      	pop	{r3, r4, r5, pc}
 8010b1c:	200015bc 	.word	0x200015bc

08010b20 <_lseek_r>:
 8010b20:	b538      	push	{r3, r4, r5, lr}
 8010b22:	4d07      	ldr	r5, [pc, #28]	; (8010b40 <_lseek_r+0x20>)
 8010b24:	4604      	mov	r4, r0
 8010b26:	4608      	mov	r0, r1
 8010b28:	4611      	mov	r1, r2
 8010b2a:	2200      	movs	r2, #0
 8010b2c:	602a      	str	r2, [r5, #0]
 8010b2e:	461a      	mov	r2, r3
 8010b30:	f7f2 fd94 	bl	800365c <_lseek>
 8010b34:	1c43      	adds	r3, r0, #1
 8010b36:	d102      	bne.n	8010b3e <_lseek_r+0x1e>
 8010b38:	682b      	ldr	r3, [r5, #0]
 8010b3a:	b103      	cbz	r3, 8010b3e <_lseek_r+0x1e>
 8010b3c:	6023      	str	r3, [r4, #0]
 8010b3e:	bd38      	pop	{r3, r4, r5, pc}
 8010b40:	200015bc 	.word	0x200015bc

08010b44 <_read_r>:
 8010b44:	b538      	push	{r3, r4, r5, lr}
 8010b46:	4d07      	ldr	r5, [pc, #28]	; (8010b64 <_read_r+0x20>)
 8010b48:	4604      	mov	r4, r0
 8010b4a:	4608      	mov	r0, r1
 8010b4c:	4611      	mov	r1, r2
 8010b4e:	2200      	movs	r2, #0
 8010b50:	602a      	str	r2, [r5, #0]
 8010b52:	461a      	mov	r2, r3
 8010b54:	f7f2 fd46 	bl	80035e4 <_read>
 8010b58:	1c43      	adds	r3, r0, #1
 8010b5a:	d102      	bne.n	8010b62 <_read_r+0x1e>
 8010b5c:	682b      	ldr	r3, [r5, #0]
 8010b5e:	b103      	cbz	r3, 8010b62 <_read_r+0x1e>
 8010b60:	6023      	str	r3, [r4, #0]
 8010b62:	bd38      	pop	{r3, r4, r5, pc}
 8010b64:	200015bc 	.word	0x200015bc

08010b68 <_ZdlPvj>:
 8010b68:	f000 b8d6 	b.w	8010d18 <_ZdlPv>

08010b6c <_Znwj>:
 8010b6c:	2801      	cmp	r0, #1
 8010b6e:	bf38      	it	cc
 8010b70:	2001      	movcc	r0, #1
 8010b72:	b510      	push	{r4, lr}
 8010b74:	4604      	mov	r4, r0
 8010b76:	4620      	mov	r0, r4
 8010b78:	f7fe fc8e 	bl	800f498 <malloc>
 8010b7c:	b930      	cbnz	r0, 8010b8c <_Znwj+0x20>
 8010b7e:	f7fe fc53 	bl	800f428 <_ZSt15get_new_handlerv>
 8010b82:	b908      	cbnz	r0, 8010b88 <_Znwj+0x1c>
 8010b84:	f000 f8cd 	bl	8010d22 <abort>
 8010b88:	4780      	blx	r0
 8010b8a:	e7f4      	b.n	8010b76 <_Znwj+0xa>
 8010b8c:	bd10      	pop	{r4, pc}

08010b8e <_ZStL25local_Rb_tree_rotate_leftPSt18_Rb_tree_node_baseRS0_>:
 8010b8e:	68c3      	ldr	r3, [r0, #12]
 8010b90:	689a      	ldr	r2, [r3, #8]
 8010b92:	60c2      	str	r2, [r0, #12]
 8010b94:	b510      	push	{r4, lr}
 8010b96:	b102      	cbz	r2, 8010b9a <_ZStL25local_Rb_tree_rotate_leftPSt18_Rb_tree_node_baseRS0_+0xc>
 8010b98:	6050      	str	r0, [r2, #4]
 8010b9a:	6842      	ldr	r2, [r0, #4]
 8010b9c:	605a      	str	r2, [r3, #4]
 8010b9e:	680c      	ldr	r4, [r1, #0]
 8010ba0:	4284      	cmp	r4, r0
 8010ba2:	d103      	bne.n	8010bac <_ZStL25local_Rb_tree_rotate_leftPSt18_Rb_tree_node_baseRS0_+0x1e>
 8010ba4:	600b      	str	r3, [r1, #0]
 8010ba6:	6098      	str	r0, [r3, #8]
 8010ba8:	6043      	str	r3, [r0, #4]
 8010baa:	bd10      	pop	{r4, pc}
 8010bac:	6891      	ldr	r1, [r2, #8]
 8010bae:	4281      	cmp	r1, r0
 8010bb0:	bf0c      	ite	eq
 8010bb2:	6093      	streq	r3, [r2, #8]
 8010bb4:	60d3      	strne	r3, [r2, #12]
 8010bb6:	e7f6      	b.n	8010ba6 <_ZStL25local_Rb_tree_rotate_leftPSt18_Rb_tree_node_baseRS0_+0x18>

08010bb8 <_ZStL26local_Rb_tree_rotate_rightPSt18_Rb_tree_node_baseRS0_>:
 8010bb8:	6883      	ldr	r3, [r0, #8]
 8010bba:	68da      	ldr	r2, [r3, #12]
 8010bbc:	6082      	str	r2, [r0, #8]
 8010bbe:	b510      	push	{r4, lr}
 8010bc0:	b102      	cbz	r2, 8010bc4 <_ZStL26local_Rb_tree_rotate_rightPSt18_Rb_tree_node_baseRS0_+0xc>
 8010bc2:	6050      	str	r0, [r2, #4]
 8010bc4:	6842      	ldr	r2, [r0, #4]
 8010bc6:	605a      	str	r2, [r3, #4]
 8010bc8:	680c      	ldr	r4, [r1, #0]
 8010bca:	4284      	cmp	r4, r0
 8010bcc:	d103      	bne.n	8010bd6 <_ZStL26local_Rb_tree_rotate_rightPSt18_Rb_tree_node_baseRS0_+0x1e>
 8010bce:	600b      	str	r3, [r1, #0]
 8010bd0:	60d8      	str	r0, [r3, #12]
 8010bd2:	6043      	str	r3, [r0, #4]
 8010bd4:	bd10      	pop	{r4, pc}
 8010bd6:	68d1      	ldr	r1, [r2, #12]
 8010bd8:	4281      	cmp	r1, r0
 8010bda:	bf0c      	ite	eq
 8010bdc:	60d3      	streq	r3, [r2, #12]
 8010bde:	6093      	strne	r3, [r2, #8]
 8010be0:	e7f6      	b.n	8010bd0 <_ZStL26local_Rb_tree_rotate_rightPSt18_Rb_tree_node_baseRS0_+0x18>

08010be2 <_ZStL23local_Rb_tree_incrementPSt18_Rb_tree_node_base>:
 8010be2:	68c3      	ldr	r3, [r0, #12]
 8010be4:	b123      	cbz	r3, 8010bf0 <_ZStL23local_Rb_tree_incrementPSt18_Rb_tree_node_base+0xe>
 8010be6:	4618      	mov	r0, r3
 8010be8:	689b      	ldr	r3, [r3, #8]
 8010bea:	2b00      	cmp	r3, #0
 8010bec:	d1fb      	bne.n	8010be6 <_ZStL23local_Rb_tree_incrementPSt18_Rb_tree_node_base+0x4>
 8010bee:	4770      	bx	lr
 8010bf0:	6843      	ldr	r3, [r0, #4]
 8010bf2:	68da      	ldr	r2, [r3, #12]
 8010bf4:	4282      	cmp	r2, r0
 8010bf6:	d102      	bne.n	8010bfe <_ZStL23local_Rb_tree_incrementPSt18_Rb_tree_node_base+0x1c>
 8010bf8:	4618      	mov	r0, r3
 8010bfa:	685b      	ldr	r3, [r3, #4]
 8010bfc:	e7f9      	b.n	8010bf2 <_ZStL23local_Rb_tree_incrementPSt18_Rb_tree_node_base+0x10>
 8010bfe:	68c2      	ldr	r2, [r0, #12]
 8010c00:	4293      	cmp	r3, r2
 8010c02:	bf18      	it	ne
 8010c04:	4618      	movne	r0, r3
 8010c06:	4770      	bx	lr

08010c08 <_ZStL23local_Rb_tree_decrementPSt18_Rb_tree_node_base>:
 8010c08:	7802      	ldrb	r2, [r0, #0]
 8010c0a:	4603      	mov	r3, r0
 8010c0c:	b92a      	cbnz	r2, 8010c1a <_ZStL23local_Rb_tree_decrementPSt18_Rb_tree_node_base+0x12>
 8010c0e:	6842      	ldr	r2, [r0, #4]
 8010c10:	6852      	ldr	r2, [r2, #4]
 8010c12:	4282      	cmp	r2, r0
 8010c14:	d101      	bne.n	8010c1a <_ZStL23local_Rb_tree_decrementPSt18_Rb_tree_node_base+0x12>
 8010c16:	68d0      	ldr	r0, [r2, #12]
 8010c18:	4770      	bx	lr
 8010c1a:	689a      	ldr	r2, [r3, #8]
 8010c1c:	b122      	cbz	r2, 8010c28 <_ZStL23local_Rb_tree_decrementPSt18_Rb_tree_node_base+0x20>
 8010c1e:	4610      	mov	r0, r2
 8010c20:	68d2      	ldr	r2, [r2, #12]
 8010c22:	2a00      	cmp	r2, #0
 8010c24:	d1fb      	bne.n	8010c1e <_ZStL23local_Rb_tree_decrementPSt18_Rb_tree_node_base+0x16>
 8010c26:	4770      	bx	lr
 8010c28:	6858      	ldr	r0, [r3, #4]
 8010c2a:	6882      	ldr	r2, [r0, #8]
 8010c2c:	429a      	cmp	r2, r3
 8010c2e:	d102      	bne.n	8010c36 <_ZStL23local_Rb_tree_decrementPSt18_Rb_tree_node_base+0x2e>
 8010c30:	4603      	mov	r3, r0
 8010c32:	6840      	ldr	r0, [r0, #4]
 8010c34:	e7f9      	b.n	8010c2a <_ZStL23local_Rb_tree_decrementPSt18_Rb_tree_node_base+0x22>
 8010c36:	4770      	bx	lr

08010c38 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>:
 8010c38:	f7ff bfd3 	b.w	8010be2 <_ZStL23local_Rb_tree_incrementPSt18_Rb_tree_node_base>

08010c3c <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>:
 8010c3c:	f7ff bfe4 	b.w	8010c08 <_ZStL23local_Rb_tree_decrementPSt18_Rb_tree_node_base>

08010c40 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_>:
 8010c40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010c44:	461e      	mov	r6, r3
 8010c46:	f103 0804 	add.w	r8, r3, #4
 8010c4a:	2300      	movs	r3, #0
 8010c4c:	e9c1 3302 	strd	r3, r3, [r1, #8]
 8010c50:	460c      	mov	r4, r1
 8010c52:	604a      	str	r2, [r1, #4]
 8010c54:	700b      	strb	r3, [r1, #0]
 8010c56:	b300      	cbz	r0, 8010c9a <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x5a>
 8010c58:	4296      	cmp	r6, r2
 8010c5a:	6091      	str	r1, [r2, #8]
 8010c5c:	d118      	bne.n	8010c90 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x50>
 8010c5e:	6071      	str	r1, [r6, #4]
 8010c60:	60f4      	str	r4, [r6, #12]
 8010c62:	2701      	movs	r7, #1
 8010c64:	f04f 0900 	mov.w	r9, #0
 8010c68:	6873      	ldr	r3, [r6, #4]
 8010c6a:	42a3      	cmp	r3, r4
 8010c6c:	d03f      	beq.n	8010cee <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0xae>
 8010c6e:	6860      	ldr	r0, [r4, #4]
 8010c70:	7802      	ldrb	r2, [r0, #0]
 8010c72:	2a00      	cmp	r2, #0
 8010c74:	d13b      	bne.n	8010cee <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0xae>
 8010c76:	6845      	ldr	r5, [r0, #4]
 8010c78:	68ab      	ldr	r3, [r5, #8]
 8010c7a:	4298      	cmp	r0, r3
 8010c7c:	d123      	bne.n	8010cc6 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x86>
 8010c7e:	68eb      	ldr	r3, [r5, #12]
 8010c80:	b183      	cbz	r3, 8010ca4 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x64>
 8010c82:	781a      	ldrb	r2, [r3, #0]
 8010c84:	b972      	cbnz	r2, 8010ca4 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x64>
 8010c86:	7007      	strb	r7, [r0, #0]
 8010c88:	701f      	strb	r7, [r3, #0]
 8010c8a:	702a      	strb	r2, [r5, #0]
 8010c8c:	462c      	mov	r4, r5
 8010c8e:	e7eb      	b.n	8010c68 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x28>
 8010c90:	68b3      	ldr	r3, [r6, #8]
 8010c92:	4293      	cmp	r3, r2
 8010c94:	d1e5      	bne.n	8010c62 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x22>
 8010c96:	60b1      	str	r1, [r6, #8]
 8010c98:	e7e3      	b.n	8010c62 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x22>
 8010c9a:	60d1      	str	r1, [r2, #12]
 8010c9c:	68f3      	ldr	r3, [r6, #12]
 8010c9e:	4293      	cmp	r3, r2
 8010ca0:	d1df      	bne.n	8010c62 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x22>
 8010ca2:	e7dd      	b.n	8010c60 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x20>
 8010ca4:	68c3      	ldr	r3, [r0, #12]
 8010ca6:	42a3      	cmp	r3, r4
 8010ca8:	d103      	bne.n	8010cb2 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x72>
 8010caa:	4641      	mov	r1, r8
 8010cac:	f7ff ff6f 	bl	8010b8e <_ZStL25local_Rb_tree_rotate_leftPSt18_Rb_tree_node_baseRS0_>
 8010cb0:	4604      	mov	r4, r0
 8010cb2:	6863      	ldr	r3, [r4, #4]
 8010cb4:	4641      	mov	r1, r8
 8010cb6:	701f      	strb	r7, [r3, #0]
 8010cb8:	4628      	mov	r0, r5
 8010cba:	f885 9000 	strb.w	r9, [r5]
 8010cbe:	f7ff ff7b 	bl	8010bb8 <_ZStL26local_Rb_tree_rotate_rightPSt18_Rb_tree_node_baseRS0_>
 8010cc2:	4625      	mov	r5, r4
 8010cc4:	e7e2      	b.n	8010c8c <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x4c>
 8010cc6:	b113      	cbz	r3, 8010cce <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x8e>
 8010cc8:	781a      	ldrb	r2, [r3, #0]
 8010cca:	2a00      	cmp	r2, #0
 8010ccc:	d0db      	beq.n	8010c86 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x46>
 8010cce:	6883      	ldr	r3, [r0, #8]
 8010cd0:	42a3      	cmp	r3, r4
 8010cd2:	d103      	bne.n	8010cdc <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x9c>
 8010cd4:	4641      	mov	r1, r8
 8010cd6:	f7ff ff6f 	bl	8010bb8 <_ZStL26local_Rb_tree_rotate_rightPSt18_Rb_tree_node_baseRS0_>
 8010cda:	4604      	mov	r4, r0
 8010cdc:	6863      	ldr	r3, [r4, #4]
 8010cde:	4641      	mov	r1, r8
 8010ce0:	701f      	strb	r7, [r3, #0]
 8010ce2:	4628      	mov	r0, r5
 8010ce4:	f885 9000 	strb.w	r9, [r5]
 8010ce8:	f7ff ff51 	bl	8010b8e <_ZStL25local_Rb_tree_rotate_leftPSt18_Rb_tree_node_baseRS0_>
 8010cec:	e7e9      	b.n	8010cc2 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_+0x82>
 8010cee:	2201      	movs	r2, #1
 8010cf0:	701a      	strb	r2, [r3, #0]
 8010cf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08010cf6 <_ZSt17__throw_bad_allocv>:
 8010cf6:	b508      	push	{r3, lr}
 8010cf8:	f000 f813 	bl	8010d22 <abort>

08010cfc <_ZSt19__throw_logic_errorPKc>:
 8010cfc:	b508      	push	{r3, lr}
 8010cfe:	f000 f810 	bl	8010d22 <abort>

08010d02 <_ZSt20__throw_length_errorPKc>:
 8010d02:	b508      	push	{r3, lr}
 8010d04:	f000 f80d 	bl	8010d22 <abort>

08010d08 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 8010d08:	4603      	mov	r3, r0
 8010d0a:	f853 0b08 	ldr.w	r0, [r3], #8
 8010d0e:	4298      	cmp	r0, r3
 8010d10:	d001      	beq.n	8010d16 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0xe>
 8010d12:	f000 b801 	b.w	8010d18 <_ZdlPv>
 8010d16:	4770      	bx	lr

08010d18 <_ZdlPv>:
 8010d18:	f7fe bbc6 	b.w	800f4a8 <free>

08010d1c <fabs>:
 8010d1c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8010d20:	4770      	bx	lr

08010d22 <abort>:
 8010d22:	b508      	push	{r3, lr}
 8010d24:	2006      	movs	r0, #6
 8010d26:	f7ff f8fb 	bl	800ff20 <raise>
 8010d2a:	2001      	movs	r0, #1
 8010d2c:	f7f2 fca8 	bl	8003680 <_exit>

08010d30 <memcpy>:
 8010d30:	440a      	add	r2, r1
 8010d32:	4291      	cmp	r1, r2
 8010d34:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8010d38:	d100      	bne.n	8010d3c <memcpy+0xc>
 8010d3a:	4770      	bx	lr
 8010d3c:	b510      	push	{r4, lr}
 8010d3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010d42:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010d46:	4291      	cmp	r1, r2
 8010d48:	d1f9      	bne.n	8010d3e <memcpy+0xe>
 8010d4a:	bd10      	pop	{r4, pc}

08010d4c <memset>:
 8010d4c:	4402      	add	r2, r0
 8010d4e:	4603      	mov	r3, r0
 8010d50:	4293      	cmp	r3, r2
 8010d52:	d100      	bne.n	8010d56 <memset+0xa>
 8010d54:	4770      	bx	lr
 8010d56:	f803 1b01 	strb.w	r1, [r3], #1
 8010d5a:	e7f9      	b.n	8010d50 <memset+0x4>

08010d5c <__sfputc_r>:
 8010d5c:	6893      	ldr	r3, [r2, #8]
 8010d5e:	3b01      	subs	r3, #1
 8010d60:	2b00      	cmp	r3, #0
 8010d62:	b410      	push	{r4}
 8010d64:	6093      	str	r3, [r2, #8]
 8010d66:	da07      	bge.n	8010d78 <__sfputc_r+0x1c>
 8010d68:	6994      	ldr	r4, [r2, #24]
 8010d6a:	42a3      	cmp	r3, r4
 8010d6c:	db01      	blt.n	8010d72 <__sfputc_r+0x16>
 8010d6e:	290a      	cmp	r1, #10
 8010d70:	d102      	bne.n	8010d78 <__sfputc_r+0x1c>
 8010d72:	bc10      	pop	{r4}
 8010d74:	f7ff b8ee 	b.w	800ff54 <__swbuf_r>
 8010d78:	6813      	ldr	r3, [r2, #0]
 8010d7a:	1c58      	adds	r0, r3, #1
 8010d7c:	6010      	str	r0, [r2, #0]
 8010d7e:	7019      	strb	r1, [r3, #0]
 8010d80:	4608      	mov	r0, r1
 8010d82:	bc10      	pop	{r4}
 8010d84:	4770      	bx	lr

08010d86 <__sfputs_r>:
 8010d86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d88:	4606      	mov	r6, r0
 8010d8a:	460f      	mov	r7, r1
 8010d8c:	4614      	mov	r4, r2
 8010d8e:	18d5      	adds	r5, r2, r3
 8010d90:	42ac      	cmp	r4, r5
 8010d92:	d101      	bne.n	8010d98 <__sfputs_r+0x12>
 8010d94:	2000      	movs	r0, #0
 8010d96:	e007      	b.n	8010da8 <__sfputs_r+0x22>
 8010d98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010d9c:	463a      	mov	r2, r7
 8010d9e:	4630      	mov	r0, r6
 8010da0:	f7ff ffdc 	bl	8010d5c <__sfputc_r>
 8010da4:	1c43      	adds	r3, r0, #1
 8010da6:	d1f3      	bne.n	8010d90 <__sfputs_r+0xa>
 8010da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010daa <__cvt>:
 8010daa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010dae:	b088      	sub	sp, #32
 8010db0:	2b00      	cmp	r3, #0
 8010db2:	461f      	mov	r7, r3
 8010db4:	4614      	mov	r4, r2
 8010db6:	bfb8      	it	lt
 8010db8:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8010dbc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010dbe:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8010dc0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8010dc4:	bfb6      	itet	lt
 8010dc6:	461f      	movlt	r7, r3
 8010dc8:	2300      	movge	r3, #0
 8010dca:	232d      	movlt	r3, #45	; 0x2d
 8010dcc:	7013      	strb	r3, [r2, #0]
 8010dce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010dd0:	f023 0820 	bic.w	r8, r3, #32
 8010dd4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8010dd8:	d005      	beq.n	8010de6 <__cvt+0x3c>
 8010dda:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8010dde:	d100      	bne.n	8010de2 <__cvt+0x38>
 8010de0:	3501      	adds	r5, #1
 8010de2:	2302      	movs	r3, #2
 8010de4:	e000      	b.n	8010de8 <__cvt+0x3e>
 8010de6:	2303      	movs	r3, #3
 8010de8:	aa07      	add	r2, sp, #28
 8010dea:	9204      	str	r2, [sp, #16]
 8010dec:	aa06      	add	r2, sp, #24
 8010dee:	e9cd a202 	strd	sl, r2, [sp, #8]
 8010df2:	e9cd 3500 	strd	r3, r5, [sp]
 8010df6:	4622      	mov	r2, r4
 8010df8:	463b      	mov	r3, r7
 8010dfa:	f7f0 f949 	bl	8001090 <_dtoa_r>
 8010dfe:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8010e02:	4606      	mov	r6, r0
 8010e04:	d102      	bne.n	8010e0c <__cvt+0x62>
 8010e06:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010e08:	07db      	lsls	r3, r3, #31
 8010e0a:	d522      	bpl.n	8010e52 <__cvt+0xa8>
 8010e0c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8010e10:	eb06 0905 	add.w	r9, r6, r5
 8010e14:	d110      	bne.n	8010e38 <__cvt+0x8e>
 8010e16:	7833      	ldrb	r3, [r6, #0]
 8010e18:	2b30      	cmp	r3, #48	; 0x30
 8010e1a:	d10a      	bne.n	8010e32 <__cvt+0x88>
 8010e1c:	2200      	movs	r2, #0
 8010e1e:	2300      	movs	r3, #0
 8010e20:	4620      	mov	r0, r4
 8010e22:	4639      	mov	r1, r7
 8010e24:	f7ef fe30 	bl	8000a88 <__aeabi_dcmpeq>
 8010e28:	b918      	cbnz	r0, 8010e32 <__cvt+0x88>
 8010e2a:	f1c5 0501 	rsb	r5, r5, #1
 8010e2e:	f8ca 5000 	str.w	r5, [sl]
 8010e32:	f8da 3000 	ldr.w	r3, [sl]
 8010e36:	4499      	add	r9, r3
 8010e38:	2200      	movs	r2, #0
 8010e3a:	2300      	movs	r3, #0
 8010e3c:	4620      	mov	r0, r4
 8010e3e:	4639      	mov	r1, r7
 8010e40:	f7ef fe22 	bl	8000a88 <__aeabi_dcmpeq>
 8010e44:	b108      	cbz	r0, 8010e4a <__cvt+0xa0>
 8010e46:	f8cd 901c 	str.w	r9, [sp, #28]
 8010e4a:	2230      	movs	r2, #48	; 0x30
 8010e4c:	9b07      	ldr	r3, [sp, #28]
 8010e4e:	454b      	cmp	r3, r9
 8010e50:	d307      	bcc.n	8010e62 <__cvt+0xb8>
 8010e52:	9b07      	ldr	r3, [sp, #28]
 8010e54:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8010e56:	1b9b      	subs	r3, r3, r6
 8010e58:	4630      	mov	r0, r6
 8010e5a:	6013      	str	r3, [r2, #0]
 8010e5c:	b008      	add	sp, #32
 8010e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010e62:	1c59      	adds	r1, r3, #1
 8010e64:	9107      	str	r1, [sp, #28]
 8010e66:	701a      	strb	r2, [r3, #0]
 8010e68:	e7f0      	b.n	8010e4c <__cvt+0xa2>

08010e6a <__exponent>:
 8010e6a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010e6c:	4603      	mov	r3, r0
 8010e6e:	2900      	cmp	r1, #0
 8010e70:	bfb8      	it	lt
 8010e72:	4249      	neglt	r1, r1
 8010e74:	f803 2b02 	strb.w	r2, [r3], #2
 8010e78:	bfb4      	ite	lt
 8010e7a:	222d      	movlt	r2, #45	; 0x2d
 8010e7c:	222b      	movge	r2, #43	; 0x2b
 8010e7e:	2909      	cmp	r1, #9
 8010e80:	7042      	strb	r2, [r0, #1]
 8010e82:	dd2a      	ble.n	8010eda <__exponent+0x70>
 8010e84:	f10d 0407 	add.w	r4, sp, #7
 8010e88:	46a4      	mov	ip, r4
 8010e8a:	270a      	movs	r7, #10
 8010e8c:	46a6      	mov	lr, r4
 8010e8e:	460a      	mov	r2, r1
 8010e90:	fb91 f6f7 	sdiv	r6, r1, r7
 8010e94:	fb07 1516 	mls	r5, r7, r6, r1
 8010e98:	3530      	adds	r5, #48	; 0x30
 8010e9a:	2a63      	cmp	r2, #99	; 0x63
 8010e9c:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8010ea0:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8010ea4:	4631      	mov	r1, r6
 8010ea6:	dcf1      	bgt.n	8010e8c <__exponent+0x22>
 8010ea8:	3130      	adds	r1, #48	; 0x30
 8010eaa:	f1ae 0502 	sub.w	r5, lr, #2
 8010eae:	f804 1c01 	strb.w	r1, [r4, #-1]
 8010eb2:	1c44      	adds	r4, r0, #1
 8010eb4:	4629      	mov	r1, r5
 8010eb6:	4561      	cmp	r1, ip
 8010eb8:	d30a      	bcc.n	8010ed0 <__exponent+0x66>
 8010eba:	f10d 0209 	add.w	r2, sp, #9
 8010ebe:	eba2 020e 	sub.w	r2, r2, lr
 8010ec2:	4565      	cmp	r5, ip
 8010ec4:	bf88      	it	hi
 8010ec6:	2200      	movhi	r2, #0
 8010ec8:	4413      	add	r3, r2
 8010eca:	1a18      	subs	r0, r3, r0
 8010ecc:	b003      	add	sp, #12
 8010ece:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010ed0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010ed4:	f804 2f01 	strb.w	r2, [r4, #1]!
 8010ed8:	e7ed      	b.n	8010eb6 <__exponent+0x4c>
 8010eda:	2330      	movs	r3, #48	; 0x30
 8010edc:	3130      	adds	r1, #48	; 0x30
 8010ede:	7083      	strb	r3, [r0, #2]
 8010ee0:	70c1      	strb	r1, [r0, #3]
 8010ee2:	1d03      	adds	r3, r0, #4
 8010ee4:	e7f1      	b.n	8010eca <__exponent+0x60>

08010ee6 <_printf_common>:
 8010ee6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010eea:	4616      	mov	r6, r2
 8010eec:	4699      	mov	r9, r3
 8010eee:	688a      	ldr	r2, [r1, #8]
 8010ef0:	690b      	ldr	r3, [r1, #16]
 8010ef2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010ef6:	4293      	cmp	r3, r2
 8010ef8:	bfb8      	it	lt
 8010efa:	4613      	movlt	r3, r2
 8010efc:	6033      	str	r3, [r6, #0]
 8010efe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010f02:	4607      	mov	r7, r0
 8010f04:	460c      	mov	r4, r1
 8010f06:	b10a      	cbz	r2, 8010f0c <_printf_common+0x26>
 8010f08:	3301      	adds	r3, #1
 8010f0a:	6033      	str	r3, [r6, #0]
 8010f0c:	6823      	ldr	r3, [r4, #0]
 8010f0e:	0699      	lsls	r1, r3, #26
 8010f10:	bf42      	ittt	mi
 8010f12:	6833      	ldrmi	r3, [r6, #0]
 8010f14:	3302      	addmi	r3, #2
 8010f16:	6033      	strmi	r3, [r6, #0]
 8010f18:	6825      	ldr	r5, [r4, #0]
 8010f1a:	f015 0506 	ands.w	r5, r5, #6
 8010f1e:	d106      	bne.n	8010f2e <_printf_common+0x48>
 8010f20:	f104 0a19 	add.w	sl, r4, #25
 8010f24:	68e3      	ldr	r3, [r4, #12]
 8010f26:	6832      	ldr	r2, [r6, #0]
 8010f28:	1a9b      	subs	r3, r3, r2
 8010f2a:	42ab      	cmp	r3, r5
 8010f2c:	dc26      	bgt.n	8010f7c <_printf_common+0x96>
 8010f2e:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010f32:	1e13      	subs	r3, r2, #0
 8010f34:	6822      	ldr	r2, [r4, #0]
 8010f36:	bf18      	it	ne
 8010f38:	2301      	movne	r3, #1
 8010f3a:	0692      	lsls	r2, r2, #26
 8010f3c:	d42b      	bmi.n	8010f96 <_printf_common+0xb0>
 8010f3e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010f42:	4649      	mov	r1, r9
 8010f44:	4638      	mov	r0, r7
 8010f46:	47c0      	blx	r8
 8010f48:	3001      	adds	r0, #1
 8010f4a:	d01e      	beq.n	8010f8a <_printf_common+0xa4>
 8010f4c:	6823      	ldr	r3, [r4, #0]
 8010f4e:	68e5      	ldr	r5, [r4, #12]
 8010f50:	6832      	ldr	r2, [r6, #0]
 8010f52:	f003 0306 	and.w	r3, r3, #6
 8010f56:	2b04      	cmp	r3, #4
 8010f58:	bf08      	it	eq
 8010f5a:	1aad      	subeq	r5, r5, r2
 8010f5c:	68a3      	ldr	r3, [r4, #8]
 8010f5e:	6922      	ldr	r2, [r4, #16]
 8010f60:	bf0c      	ite	eq
 8010f62:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010f66:	2500      	movne	r5, #0
 8010f68:	4293      	cmp	r3, r2
 8010f6a:	bfc4      	itt	gt
 8010f6c:	1a9b      	subgt	r3, r3, r2
 8010f6e:	18ed      	addgt	r5, r5, r3
 8010f70:	2600      	movs	r6, #0
 8010f72:	341a      	adds	r4, #26
 8010f74:	42b5      	cmp	r5, r6
 8010f76:	d11a      	bne.n	8010fae <_printf_common+0xc8>
 8010f78:	2000      	movs	r0, #0
 8010f7a:	e008      	b.n	8010f8e <_printf_common+0xa8>
 8010f7c:	2301      	movs	r3, #1
 8010f7e:	4652      	mov	r2, sl
 8010f80:	4649      	mov	r1, r9
 8010f82:	4638      	mov	r0, r7
 8010f84:	47c0      	blx	r8
 8010f86:	3001      	adds	r0, #1
 8010f88:	d103      	bne.n	8010f92 <_printf_common+0xac>
 8010f8a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010f8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f92:	3501      	adds	r5, #1
 8010f94:	e7c6      	b.n	8010f24 <_printf_common+0x3e>
 8010f96:	18e1      	adds	r1, r4, r3
 8010f98:	1c5a      	adds	r2, r3, #1
 8010f9a:	2030      	movs	r0, #48	; 0x30
 8010f9c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010fa0:	4422      	add	r2, r4
 8010fa2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010fa6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010faa:	3302      	adds	r3, #2
 8010fac:	e7c7      	b.n	8010f3e <_printf_common+0x58>
 8010fae:	2301      	movs	r3, #1
 8010fb0:	4622      	mov	r2, r4
 8010fb2:	4649      	mov	r1, r9
 8010fb4:	4638      	mov	r0, r7
 8010fb6:	47c0      	blx	r8
 8010fb8:	3001      	adds	r0, #1
 8010fba:	d0e6      	beq.n	8010f8a <_printf_common+0xa4>
 8010fbc:	3601      	adds	r6, #1
 8010fbe:	e7d9      	b.n	8010f74 <_printf_common+0x8e>

08010fc0 <_raise_r>:
 8010fc0:	291f      	cmp	r1, #31
 8010fc2:	b538      	push	{r3, r4, r5, lr}
 8010fc4:	4604      	mov	r4, r0
 8010fc6:	460d      	mov	r5, r1
 8010fc8:	d904      	bls.n	8010fd4 <_raise_r+0x14>
 8010fca:	2316      	movs	r3, #22
 8010fcc:	6003      	str	r3, [r0, #0]
 8010fce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010fd2:	bd38      	pop	{r3, r4, r5, pc}
 8010fd4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8010fd6:	b112      	cbz	r2, 8010fde <_raise_r+0x1e>
 8010fd8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010fdc:	b94b      	cbnz	r3, 8010ff2 <_raise_r+0x32>
 8010fde:	4620      	mov	r0, r4
 8010fe0:	f000 f816 	bl	8011010 <_getpid_r>
 8010fe4:	462a      	mov	r2, r5
 8010fe6:	4601      	mov	r1, r0
 8010fe8:	4620      	mov	r0, r4
 8010fea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010fee:	f7fe bf9f 	b.w	800ff30 <_kill_r>
 8010ff2:	2b01      	cmp	r3, #1
 8010ff4:	d00a      	beq.n	801100c <_raise_r+0x4c>
 8010ff6:	1c59      	adds	r1, r3, #1
 8010ff8:	d103      	bne.n	8011002 <_raise_r+0x42>
 8010ffa:	2316      	movs	r3, #22
 8010ffc:	6003      	str	r3, [r0, #0]
 8010ffe:	2001      	movs	r0, #1
 8011000:	e7e7      	b.n	8010fd2 <_raise_r+0x12>
 8011002:	2400      	movs	r4, #0
 8011004:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011008:	4628      	mov	r0, r5
 801100a:	4798      	blx	r3
 801100c:	2000      	movs	r0, #0
 801100e:	e7e0      	b.n	8010fd2 <_raise_r+0x12>

08011010 <_getpid_r>:
 8011010:	f7f2 bb2e 	b.w	8003670 <_getpid>

08011014 <strnlen>:
 8011014:	b510      	push	{r4, lr}
 8011016:	4602      	mov	r2, r0
 8011018:	4401      	add	r1, r0
 801101a:	428a      	cmp	r2, r1
 801101c:	4613      	mov	r3, r2
 801101e:	d003      	beq.n	8011028 <strnlen+0x14>
 8011020:	781c      	ldrb	r4, [r3, #0]
 8011022:	3201      	adds	r2, #1
 8011024:	2c00      	cmp	r4, #0
 8011026:	d1f8      	bne.n	801101a <strnlen+0x6>
 8011028:	1a18      	subs	r0, r3, r0
 801102a:	bd10      	pop	{r4, pc}

0801102c <quorem>:
 801102c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011030:	6903      	ldr	r3, [r0, #16]
 8011032:	690c      	ldr	r4, [r1, #16]
 8011034:	42a3      	cmp	r3, r4
 8011036:	4607      	mov	r7, r0
 8011038:	db7d      	blt.n	8011136 <quorem+0x10a>
 801103a:	3c01      	subs	r4, #1
 801103c:	f101 0814 	add.w	r8, r1, #20
 8011040:	f100 0514 	add.w	r5, r0, #20
 8011044:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011048:	9301      	str	r3, [sp, #4]
 801104a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801104e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011052:	3301      	adds	r3, #1
 8011054:	429a      	cmp	r2, r3
 8011056:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801105a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801105e:	fbb2 f6f3 	udiv	r6, r2, r3
 8011062:	d32e      	bcc.n	80110c2 <quorem+0x96>
 8011064:	f04f 0e00 	mov.w	lr, #0
 8011068:	4640      	mov	r0, r8
 801106a:	46ac      	mov	ip, r5
 801106c:	46f2      	mov	sl, lr
 801106e:	f850 2b04 	ldr.w	r2, [r0], #4
 8011072:	b293      	uxth	r3, r2
 8011074:	fb06 e303 	mla	r3, r6, r3, lr
 8011078:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801107c:	0c12      	lsrs	r2, r2, #16
 801107e:	b29b      	uxth	r3, r3
 8011080:	fb06 e202 	mla	r2, r6, r2, lr
 8011084:	ebaa 0303 	sub.w	r3, sl, r3
 8011088:	f8dc a000 	ldr.w	sl, [ip]
 801108c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8011090:	b292      	uxth	r2, r2
 8011092:	fa13 f38a 	uxtah	r3, r3, sl
 8011096:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801109a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801109e:	b29b      	uxth	r3, r3
 80110a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80110a4:	4581      	cmp	r9, r0
 80110a6:	f84c 3b04 	str.w	r3, [ip], #4
 80110aa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80110ae:	d2de      	bcs.n	801106e <quorem+0x42>
 80110b0:	f855 300b 	ldr.w	r3, [r5, fp]
 80110b4:	b92b      	cbnz	r3, 80110c2 <quorem+0x96>
 80110b6:	9b01      	ldr	r3, [sp, #4]
 80110b8:	3b04      	subs	r3, #4
 80110ba:	429d      	cmp	r5, r3
 80110bc:	461a      	mov	r2, r3
 80110be:	d32e      	bcc.n	801111e <quorem+0xf2>
 80110c0:	613c      	str	r4, [r7, #16]
 80110c2:	4638      	mov	r0, r7
 80110c4:	f000 f8e0 	bl	8011288 <__mcmp>
 80110c8:	2800      	cmp	r0, #0
 80110ca:	db24      	blt.n	8011116 <quorem+0xea>
 80110cc:	3601      	adds	r6, #1
 80110ce:	4628      	mov	r0, r5
 80110d0:	f04f 0c00 	mov.w	ip, #0
 80110d4:	f858 2b04 	ldr.w	r2, [r8], #4
 80110d8:	f8d0 e000 	ldr.w	lr, [r0]
 80110dc:	b293      	uxth	r3, r2
 80110de:	ebac 0303 	sub.w	r3, ip, r3
 80110e2:	0c12      	lsrs	r2, r2, #16
 80110e4:	fa13 f38e 	uxtah	r3, r3, lr
 80110e8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80110ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80110f0:	b29b      	uxth	r3, r3
 80110f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80110f6:	45c1      	cmp	r9, r8
 80110f8:	f840 3b04 	str.w	r3, [r0], #4
 80110fc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8011100:	d2e8      	bcs.n	80110d4 <quorem+0xa8>
 8011102:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011106:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801110a:	b922      	cbnz	r2, 8011116 <quorem+0xea>
 801110c:	3b04      	subs	r3, #4
 801110e:	429d      	cmp	r5, r3
 8011110:	461a      	mov	r2, r3
 8011112:	d30a      	bcc.n	801112a <quorem+0xfe>
 8011114:	613c      	str	r4, [r7, #16]
 8011116:	4630      	mov	r0, r6
 8011118:	b003      	add	sp, #12
 801111a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801111e:	6812      	ldr	r2, [r2, #0]
 8011120:	3b04      	subs	r3, #4
 8011122:	2a00      	cmp	r2, #0
 8011124:	d1cc      	bne.n	80110c0 <quorem+0x94>
 8011126:	3c01      	subs	r4, #1
 8011128:	e7c7      	b.n	80110ba <quorem+0x8e>
 801112a:	6812      	ldr	r2, [r2, #0]
 801112c:	3b04      	subs	r3, #4
 801112e:	2a00      	cmp	r2, #0
 8011130:	d1f0      	bne.n	8011114 <quorem+0xe8>
 8011132:	3c01      	subs	r4, #1
 8011134:	e7eb      	b.n	801110e <quorem+0xe2>
 8011136:	2000      	movs	r0, #0
 8011138:	e7ee      	b.n	8011118 <quorem+0xec>

0801113a <__sfmoreglue>:
 801113a:	b570      	push	{r4, r5, r6, lr}
 801113c:	2268      	movs	r2, #104	; 0x68
 801113e:	1e4d      	subs	r5, r1, #1
 8011140:	4355      	muls	r5, r2
 8011142:	460e      	mov	r6, r1
 8011144:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8011148:	f7fe fa00 	bl	800f54c <_malloc_r>
 801114c:	4604      	mov	r4, r0
 801114e:	b140      	cbz	r0, 8011162 <__sfmoreglue+0x28>
 8011150:	2100      	movs	r1, #0
 8011152:	e9c0 1600 	strd	r1, r6, [r0]
 8011156:	300c      	adds	r0, #12
 8011158:	60a0      	str	r0, [r4, #8]
 801115a:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801115e:	f7ff fdf5 	bl	8010d4c <memset>
 8011162:	4620      	mov	r0, r4
 8011164:	bd70      	pop	{r4, r5, r6, pc}

08011166 <_fwalk_reent>:
 8011166:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801116a:	4606      	mov	r6, r0
 801116c:	4688      	mov	r8, r1
 801116e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011172:	2700      	movs	r7, #0
 8011174:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011178:	f1b9 0901 	subs.w	r9, r9, #1
 801117c:	d505      	bpl.n	801118a <_fwalk_reent+0x24>
 801117e:	6824      	ldr	r4, [r4, #0]
 8011180:	2c00      	cmp	r4, #0
 8011182:	d1f7      	bne.n	8011174 <_fwalk_reent+0xe>
 8011184:	4638      	mov	r0, r7
 8011186:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801118a:	89ab      	ldrh	r3, [r5, #12]
 801118c:	2b01      	cmp	r3, #1
 801118e:	d907      	bls.n	80111a0 <_fwalk_reent+0x3a>
 8011190:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011194:	3301      	adds	r3, #1
 8011196:	d003      	beq.n	80111a0 <_fwalk_reent+0x3a>
 8011198:	4629      	mov	r1, r5
 801119a:	4630      	mov	r0, r6
 801119c:	47c0      	blx	r8
 801119e:	4307      	orrs	r7, r0
 80111a0:	3568      	adds	r5, #104	; 0x68
 80111a2:	e7e9      	b.n	8011178 <_fwalk_reent+0x12>

080111a4 <__swhatbuf_r>:
 80111a4:	b570      	push	{r4, r5, r6, lr}
 80111a6:	460e      	mov	r6, r1
 80111a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80111ac:	2900      	cmp	r1, #0
 80111ae:	b096      	sub	sp, #88	; 0x58
 80111b0:	4614      	mov	r4, r2
 80111b2:	461d      	mov	r5, r3
 80111b4:	da08      	bge.n	80111c8 <__swhatbuf_r+0x24>
 80111b6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80111ba:	2200      	movs	r2, #0
 80111bc:	602a      	str	r2, [r5, #0]
 80111be:	061a      	lsls	r2, r3, #24
 80111c0:	d410      	bmi.n	80111e4 <__swhatbuf_r+0x40>
 80111c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80111c6:	e00e      	b.n	80111e6 <__swhatbuf_r+0x42>
 80111c8:	466a      	mov	r2, sp
 80111ca:	f7ff fc87 	bl	8010adc <_fstat_r>
 80111ce:	2800      	cmp	r0, #0
 80111d0:	dbf1      	blt.n	80111b6 <__swhatbuf_r+0x12>
 80111d2:	9a01      	ldr	r2, [sp, #4]
 80111d4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80111d8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80111dc:	425a      	negs	r2, r3
 80111de:	415a      	adcs	r2, r3
 80111e0:	602a      	str	r2, [r5, #0]
 80111e2:	e7ee      	b.n	80111c2 <__swhatbuf_r+0x1e>
 80111e4:	2340      	movs	r3, #64	; 0x40
 80111e6:	2000      	movs	r0, #0
 80111e8:	6023      	str	r3, [r4, #0]
 80111ea:	b016      	add	sp, #88	; 0x58
 80111ec:	bd70      	pop	{r4, r5, r6, pc}

080111ee <__hi0bits>:
 80111ee:	0c02      	lsrs	r2, r0, #16
 80111f0:	0412      	lsls	r2, r2, #16
 80111f2:	4603      	mov	r3, r0
 80111f4:	b9ca      	cbnz	r2, 801122a <__hi0bits+0x3c>
 80111f6:	0403      	lsls	r3, r0, #16
 80111f8:	2010      	movs	r0, #16
 80111fa:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80111fe:	bf04      	itt	eq
 8011200:	021b      	lsleq	r3, r3, #8
 8011202:	3008      	addeq	r0, #8
 8011204:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8011208:	bf04      	itt	eq
 801120a:	011b      	lsleq	r3, r3, #4
 801120c:	3004      	addeq	r0, #4
 801120e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8011212:	bf04      	itt	eq
 8011214:	009b      	lsleq	r3, r3, #2
 8011216:	3002      	addeq	r0, #2
 8011218:	2b00      	cmp	r3, #0
 801121a:	db05      	blt.n	8011228 <__hi0bits+0x3a>
 801121c:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8011220:	f100 0001 	add.w	r0, r0, #1
 8011224:	bf08      	it	eq
 8011226:	2020      	moveq	r0, #32
 8011228:	4770      	bx	lr
 801122a:	2000      	movs	r0, #0
 801122c:	e7e5      	b.n	80111fa <__hi0bits+0xc>

0801122e <__lo0bits>:
 801122e:	6803      	ldr	r3, [r0, #0]
 8011230:	4602      	mov	r2, r0
 8011232:	f013 0007 	ands.w	r0, r3, #7
 8011236:	d00b      	beq.n	8011250 <__lo0bits+0x22>
 8011238:	07d9      	lsls	r1, r3, #31
 801123a:	d421      	bmi.n	8011280 <__lo0bits+0x52>
 801123c:	0798      	lsls	r0, r3, #30
 801123e:	bf49      	itett	mi
 8011240:	085b      	lsrmi	r3, r3, #1
 8011242:	089b      	lsrpl	r3, r3, #2
 8011244:	2001      	movmi	r0, #1
 8011246:	6013      	strmi	r3, [r2, #0]
 8011248:	bf5c      	itt	pl
 801124a:	6013      	strpl	r3, [r2, #0]
 801124c:	2002      	movpl	r0, #2
 801124e:	4770      	bx	lr
 8011250:	b299      	uxth	r1, r3
 8011252:	b909      	cbnz	r1, 8011258 <__lo0bits+0x2a>
 8011254:	0c1b      	lsrs	r3, r3, #16
 8011256:	2010      	movs	r0, #16
 8011258:	b2d9      	uxtb	r1, r3
 801125a:	b909      	cbnz	r1, 8011260 <__lo0bits+0x32>
 801125c:	3008      	adds	r0, #8
 801125e:	0a1b      	lsrs	r3, r3, #8
 8011260:	0719      	lsls	r1, r3, #28
 8011262:	bf04      	itt	eq
 8011264:	091b      	lsreq	r3, r3, #4
 8011266:	3004      	addeq	r0, #4
 8011268:	0799      	lsls	r1, r3, #30
 801126a:	bf04      	itt	eq
 801126c:	089b      	lsreq	r3, r3, #2
 801126e:	3002      	addeq	r0, #2
 8011270:	07d9      	lsls	r1, r3, #31
 8011272:	d403      	bmi.n	801127c <__lo0bits+0x4e>
 8011274:	085b      	lsrs	r3, r3, #1
 8011276:	f100 0001 	add.w	r0, r0, #1
 801127a:	d003      	beq.n	8011284 <__lo0bits+0x56>
 801127c:	6013      	str	r3, [r2, #0]
 801127e:	4770      	bx	lr
 8011280:	2000      	movs	r0, #0
 8011282:	4770      	bx	lr
 8011284:	2020      	movs	r0, #32
 8011286:	4770      	bx	lr

08011288 <__mcmp>:
 8011288:	690a      	ldr	r2, [r1, #16]
 801128a:	4603      	mov	r3, r0
 801128c:	6900      	ldr	r0, [r0, #16]
 801128e:	1a80      	subs	r0, r0, r2
 8011290:	b530      	push	{r4, r5, lr}
 8011292:	d10d      	bne.n	80112b0 <__mcmp+0x28>
 8011294:	3314      	adds	r3, #20
 8011296:	3114      	adds	r1, #20
 8011298:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801129c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80112a0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80112a4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80112a8:	4295      	cmp	r5, r2
 80112aa:	d002      	beq.n	80112b2 <__mcmp+0x2a>
 80112ac:	d304      	bcc.n	80112b8 <__mcmp+0x30>
 80112ae:	2001      	movs	r0, #1
 80112b0:	bd30      	pop	{r4, r5, pc}
 80112b2:	42a3      	cmp	r3, r4
 80112b4:	d3f4      	bcc.n	80112a0 <__mcmp+0x18>
 80112b6:	e7fb      	b.n	80112b0 <__mcmp+0x28>
 80112b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80112bc:	e7f8      	b.n	80112b0 <__mcmp+0x28>

080112be <_calloc_r>:
 80112be:	b538      	push	{r3, r4, r5, lr}
 80112c0:	fb02 f501 	mul.w	r5, r2, r1
 80112c4:	4629      	mov	r1, r5
 80112c6:	f7fe f941 	bl	800f54c <_malloc_r>
 80112ca:	4604      	mov	r4, r0
 80112cc:	b118      	cbz	r0, 80112d6 <_calloc_r+0x18>
 80112ce:	462a      	mov	r2, r5
 80112d0:	2100      	movs	r1, #0
 80112d2:	f7ff fd3b 	bl	8010d4c <memset>
 80112d6:	4620      	mov	r0, r4
 80112d8:	bd38      	pop	{r3, r4, r5, pc}

080112da <__sread>:
 80112da:	b510      	push	{r4, lr}
 80112dc:	460c      	mov	r4, r1
 80112de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80112e2:	f7ff fc2f 	bl	8010b44 <_read_r>
 80112e6:	2800      	cmp	r0, #0
 80112e8:	bfab      	itete	ge
 80112ea:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80112ec:	89a3      	ldrhlt	r3, [r4, #12]
 80112ee:	181b      	addge	r3, r3, r0
 80112f0:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80112f4:	bfac      	ite	ge
 80112f6:	6563      	strge	r3, [r4, #84]	; 0x54
 80112f8:	81a3      	strhlt	r3, [r4, #12]
 80112fa:	bd10      	pop	{r4, pc}

080112fc <__swrite>:
 80112fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011300:	461f      	mov	r7, r3
 8011302:	898b      	ldrh	r3, [r1, #12]
 8011304:	05db      	lsls	r3, r3, #23
 8011306:	4605      	mov	r5, r0
 8011308:	460c      	mov	r4, r1
 801130a:	4616      	mov	r6, r2
 801130c:	d505      	bpl.n	801131a <__swrite+0x1e>
 801130e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011312:	2302      	movs	r3, #2
 8011314:	2200      	movs	r2, #0
 8011316:	f7ff fc03 	bl	8010b20 <_lseek_r>
 801131a:	89a3      	ldrh	r3, [r4, #12]
 801131c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011320:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011324:	81a3      	strh	r3, [r4, #12]
 8011326:	4632      	mov	r2, r6
 8011328:	463b      	mov	r3, r7
 801132a:	4628      	mov	r0, r5
 801132c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011330:	f7ff bbb2 	b.w	8010a98 <_write_r>

08011334 <__sseek>:
 8011334:	b510      	push	{r4, lr}
 8011336:	460c      	mov	r4, r1
 8011338:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801133c:	f7ff fbf0 	bl	8010b20 <_lseek_r>
 8011340:	1c43      	adds	r3, r0, #1
 8011342:	89a3      	ldrh	r3, [r4, #12]
 8011344:	bf15      	itete	ne
 8011346:	6560      	strne	r0, [r4, #84]	; 0x54
 8011348:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801134c:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011350:	81a3      	strheq	r3, [r4, #12]
 8011352:	bf18      	it	ne
 8011354:	81a3      	strhne	r3, [r4, #12]
 8011356:	bd10      	pop	{r4, pc}

08011358 <__sclose>:
 8011358:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801135c:	f7ff bbae 	b.w	8010abc <_close_r>

08011360 <__ascii_mbtowc>:
 8011360:	b082      	sub	sp, #8
 8011362:	b901      	cbnz	r1, 8011366 <__ascii_mbtowc+0x6>
 8011364:	a901      	add	r1, sp, #4
 8011366:	b142      	cbz	r2, 801137a <__ascii_mbtowc+0x1a>
 8011368:	b14b      	cbz	r3, 801137e <__ascii_mbtowc+0x1e>
 801136a:	7813      	ldrb	r3, [r2, #0]
 801136c:	600b      	str	r3, [r1, #0]
 801136e:	7812      	ldrb	r2, [r2, #0]
 8011370:	1e10      	subs	r0, r2, #0
 8011372:	bf18      	it	ne
 8011374:	2001      	movne	r0, #1
 8011376:	b002      	add	sp, #8
 8011378:	4770      	bx	lr
 801137a:	4610      	mov	r0, r2
 801137c:	e7fb      	b.n	8011376 <__ascii_mbtowc+0x16>
 801137e:	f06f 0001 	mvn.w	r0, #1
 8011382:	e7f8      	b.n	8011376 <__ascii_mbtowc+0x16>

08011384 <__ascii_wctomb>:
 8011384:	4603      	mov	r3, r0
 8011386:	4608      	mov	r0, r1
 8011388:	b141      	cbz	r1, 801139c <__ascii_wctomb+0x18>
 801138a:	2aff      	cmp	r2, #255	; 0xff
 801138c:	d904      	bls.n	8011398 <__ascii_wctomb+0x14>
 801138e:	228a      	movs	r2, #138	; 0x8a
 8011390:	601a      	str	r2, [r3, #0]
 8011392:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011396:	4770      	bx	lr
 8011398:	700a      	strb	r2, [r1, #0]
 801139a:	2001      	movs	r0, #1
 801139c:	4770      	bx	lr
