// Seed: 1336176284
module module_0 (
    output tri   id_0,
    input  tri0  id_1,
    input  tri   id_2,
    input  uwire id_3,
    output uwire id_4
);
  if (1) begin : LABEL_0
    wire id_6;
  end else wire id_7 = 1;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input  tri1  id_0
    , id_8,
    output tri0  id_1,
    input  wire  id_2,
    input  uwire id_3
    , id_9,
    input  tri0  id_4,
    input  tri1  id_5,
    input  tri   id_6
);
  module_0 modCall_1 (
      id_1,
      id_3,
      id_4,
      id_0,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
