Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Sep 14 10:13:44 2022
| Host         : jakob-G550JK running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  39          
TIMING-23  Warning   Combinational loop found       1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (2400)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (2400)
------------------------
 There are 2400 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    991.397        0.000                      0                  314        0.064        0.000                      0                  314        4.500        0.000                       0                   169  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       991.397        0.000                      0                  314        0.064        0.000                      0                  314        4.500        0.000                       0                   169  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      991.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             991.397ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_G_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.934ns  (logic 1.564ns (19.714%)  route 6.370ns (80.286%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 1004.791 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.538     5.089    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  vga_inst/hsync_inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  vga_inst/hsync_inst/count_reg[7]/Q
                         net (fo=6, routed)           0.877     6.484    vga_inst/hsync_inst/count_reg_n_0_[7]
    SLICE_X9Y73          LUT6 (Prop_lut6_I3_O)        0.124     6.608 r  vga_inst/hsync_inst/column_prev[9]_i_2/O
                         net (fo=18, routed)          1.394     8.002    vga_inst/hsync_inst/count_reg[9]_0
    SLICE_X12Y72         LUT5 (Prop_lut5_I3_O)        0.124     8.126 r  vga_inst/hsync_inst/VGA_R0_carry_i_6/O
                         net (fo=1, routed)           0.808     8.934    vga_inst/hsync_inst/VGA_R0_carry_i_6_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.058 r  vga_inst/hsync_inst/VGA_R0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.058    vga_inst/hsync_inst_n_4
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.608 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.604    11.213    vga_inst/p_0_in
    SLICE_X9Y72          LUT4 (Prop_lut4_I3_O)        0.124    11.337 r  vga_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.686    13.023    vga_inst/VGA_R[3]_i_1_n_0
    SLICE_X42Y72         FDRE                                         r  vga_inst/VGA_G_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.420  1004.791    vga_inst/clk_IBUF_BUFG
    SLICE_X42Y72         FDRE                                         r  vga_inst/VGA_G_reg[0]/C
                         clock pessimism              0.188  1004.979    
                         clock uncertainty           -0.035  1004.944    
    SLICE_X42Y72         FDRE (Setup_fdre_C_R)       -0.524  1004.420    vga_inst/VGA_G_reg[0]
  -------------------------------------------------------------------
                         required time                       1004.420    
                         arrival time                         -13.023    
  -------------------------------------------------------------------
                         slack                                991.397    

Slack (MET) :             991.397ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_G_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.934ns  (logic 1.564ns (19.714%)  route 6.370ns (80.286%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 1004.791 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.538     5.089    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  vga_inst/hsync_inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  vga_inst/hsync_inst/count_reg[7]/Q
                         net (fo=6, routed)           0.877     6.484    vga_inst/hsync_inst/count_reg_n_0_[7]
    SLICE_X9Y73          LUT6 (Prop_lut6_I3_O)        0.124     6.608 r  vga_inst/hsync_inst/column_prev[9]_i_2/O
                         net (fo=18, routed)          1.394     8.002    vga_inst/hsync_inst/count_reg[9]_0
    SLICE_X12Y72         LUT5 (Prop_lut5_I3_O)        0.124     8.126 r  vga_inst/hsync_inst/VGA_R0_carry_i_6/O
                         net (fo=1, routed)           0.808     8.934    vga_inst/hsync_inst/VGA_R0_carry_i_6_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.058 r  vga_inst/hsync_inst/VGA_R0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.058    vga_inst/hsync_inst_n_4
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.608 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.604    11.213    vga_inst/p_0_in
    SLICE_X9Y72          LUT4 (Prop_lut4_I3_O)        0.124    11.337 r  vga_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.686    13.023    vga_inst/VGA_R[3]_i_1_n_0
    SLICE_X42Y72         FDRE                                         r  vga_inst/VGA_G_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.420  1004.791    vga_inst/clk_IBUF_BUFG
    SLICE_X42Y72         FDRE                                         r  vga_inst/VGA_G_reg[1]/C
                         clock pessimism              0.188  1004.979    
                         clock uncertainty           -0.035  1004.944    
    SLICE_X42Y72         FDRE (Setup_fdre_C_R)       -0.524  1004.420    vga_inst/VGA_G_reg[1]
  -------------------------------------------------------------------
                         required time                       1004.420    
                         arrival time                         -13.023    
  -------------------------------------------------------------------
                         slack                                991.397    

Slack (MET) :             991.397ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_G_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.934ns  (logic 1.564ns (19.714%)  route 6.370ns (80.286%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 1004.791 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.538     5.089    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  vga_inst/hsync_inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  vga_inst/hsync_inst/count_reg[7]/Q
                         net (fo=6, routed)           0.877     6.484    vga_inst/hsync_inst/count_reg_n_0_[7]
    SLICE_X9Y73          LUT6 (Prop_lut6_I3_O)        0.124     6.608 r  vga_inst/hsync_inst/column_prev[9]_i_2/O
                         net (fo=18, routed)          1.394     8.002    vga_inst/hsync_inst/count_reg[9]_0
    SLICE_X12Y72         LUT5 (Prop_lut5_I3_O)        0.124     8.126 r  vga_inst/hsync_inst/VGA_R0_carry_i_6/O
                         net (fo=1, routed)           0.808     8.934    vga_inst/hsync_inst/VGA_R0_carry_i_6_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.058 r  vga_inst/hsync_inst/VGA_R0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.058    vga_inst/hsync_inst_n_4
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.608 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.604    11.213    vga_inst/p_0_in
    SLICE_X9Y72          LUT4 (Prop_lut4_I3_O)        0.124    11.337 r  vga_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.686    13.023    vga_inst/VGA_R[3]_i_1_n_0
    SLICE_X42Y72         FDRE                                         r  vga_inst/VGA_G_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.420  1004.791    vga_inst/clk_IBUF_BUFG
    SLICE_X42Y72         FDRE                                         r  vga_inst/VGA_G_reg[2]/C
                         clock pessimism              0.188  1004.979    
                         clock uncertainty           -0.035  1004.944    
    SLICE_X42Y72         FDRE (Setup_fdre_C_R)       -0.524  1004.420    vga_inst/VGA_G_reg[2]
  -------------------------------------------------------------------
                         required time                       1004.420    
                         arrival time                         -13.023    
  -------------------------------------------------------------------
                         slack                                991.397    

Slack (MET) :             991.397ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_G_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.934ns  (logic 1.564ns (19.714%)  route 6.370ns (80.286%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 1004.791 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.538     5.089    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  vga_inst/hsync_inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  vga_inst/hsync_inst/count_reg[7]/Q
                         net (fo=6, routed)           0.877     6.484    vga_inst/hsync_inst/count_reg_n_0_[7]
    SLICE_X9Y73          LUT6 (Prop_lut6_I3_O)        0.124     6.608 r  vga_inst/hsync_inst/column_prev[9]_i_2/O
                         net (fo=18, routed)          1.394     8.002    vga_inst/hsync_inst/count_reg[9]_0
    SLICE_X12Y72         LUT5 (Prop_lut5_I3_O)        0.124     8.126 r  vga_inst/hsync_inst/VGA_R0_carry_i_6/O
                         net (fo=1, routed)           0.808     8.934    vga_inst/hsync_inst/VGA_R0_carry_i_6_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.058 r  vga_inst/hsync_inst/VGA_R0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.058    vga_inst/hsync_inst_n_4
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.608 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.604    11.213    vga_inst/p_0_in
    SLICE_X9Y72          LUT4 (Prop_lut4_I3_O)        0.124    11.337 r  vga_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.686    13.023    vga_inst/VGA_R[3]_i_1_n_0
    SLICE_X42Y72         FDRE                                         r  vga_inst/VGA_G_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.420  1004.791    vga_inst/clk_IBUF_BUFG
    SLICE_X42Y72         FDRE                                         r  vga_inst/VGA_G_reg[3]/C
                         clock pessimism              0.188  1004.979    
                         clock uncertainty           -0.035  1004.944    
    SLICE_X42Y72         FDRE (Setup_fdre_C_R)       -0.524  1004.420    vga_inst/VGA_G_reg[3]
  -------------------------------------------------------------------
                         required time                       1004.420    
                         arrival time                         -13.023    
  -------------------------------------------------------------------
                         slack                                991.397    

Slack (MET) :             991.492ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_R_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.934ns  (logic 1.564ns (19.714%)  route 6.370ns (80.286%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 1004.791 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.538     5.089    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  vga_inst/hsync_inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  vga_inst/hsync_inst/count_reg[7]/Q
                         net (fo=6, routed)           0.877     6.484    vga_inst/hsync_inst/count_reg_n_0_[7]
    SLICE_X9Y73          LUT6 (Prop_lut6_I3_O)        0.124     6.608 r  vga_inst/hsync_inst/column_prev[9]_i_2/O
                         net (fo=18, routed)          1.394     8.002    vga_inst/hsync_inst/count_reg[9]_0
    SLICE_X12Y72         LUT5 (Prop_lut5_I3_O)        0.124     8.126 r  vga_inst/hsync_inst/VGA_R0_carry_i_6/O
                         net (fo=1, routed)           0.808     8.934    vga_inst/hsync_inst/VGA_R0_carry_i_6_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.058 r  vga_inst/hsync_inst/VGA_R0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.058    vga_inst/hsync_inst_n_4
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.608 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.604    11.213    vga_inst/p_0_in
    SLICE_X9Y72          LUT4 (Prop_lut4_I3_O)        0.124    11.337 r  vga_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.686    13.023    vga_inst/VGA_R[3]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  vga_inst/VGA_R_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.420  1004.791    vga_inst/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  vga_inst/VGA_R_reg[0]/C
                         clock pessimism              0.188  1004.979    
                         clock uncertainty           -0.035  1004.944    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429  1004.515    vga_inst/VGA_R_reg[0]
  -------------------------------------------------------------------
                         required time                       1004.515    
                         arrival time                         -13.023    
  -------------------------------------------------------------------
                         slack                                991.492    

Slack (MET) :             991.492ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_R_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.934ns  (logic 1.564ns (19.714%)  route 6.370ns (80.286%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 1004.791 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.538     5.089    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  vga_inst/hsync_inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  vga_inst/hsync_inst/count_reg[7]/Q
                         net (fo=6, routed)           0.877     6.484    vga_inst/hsync_inst/count_reg_n_0_[7]
    SLICE_X9Y73          LUT6 (Prop_lut6_I3_O)        0.124     6.608 r  vga_inst/hsync_inst/column_prev[9]_i_2/O
                         net (fo=18, routed)          1.394     8.002    vga_inst/hsync_inst/count_reg[9]_0
    SLICE_X12Y72         LUT5 (Prop_lut5_I3_O)        0.124     8.126 r  vga_inst/hsync_inst/VGA_R0_carry_i_6/O
                         net (fo=1, routed)           0.808     8.934    vga_inst/hsync_inst/VGA_R0_carry_i_6_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.058 r  vga_inst/hsync_inst/VGA_R0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.058    vga_inst/hsync_inst_n_4
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.608 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.604    11.213    vga_inst/p_0_in
    SLICE_X9Y72          LUT4 (Prop_lut4_I3_O)        0.124    11.337 r  vga_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.686    13.023    vga_inst/VGA_R[3]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  vga_inst/VGA_R_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.420  1004.791    vga_inst/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  vga_inst/VGA_R_reg[1]/C
                         clock pessimism              0.188  1004.979    
                         clock uncertainty           -0.035  1004.944    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429  1004.515    vga_inst/VGA_R_reg[1]
  -------------------------------------------------------------------
                         required time                       1004.515    
                         arrival time                         -13.023    
  -------------------------------------------------------------------
                         slack                                991.492    

Slack (MET) :             991.492ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_R_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.934ns  (logic 1.564ns (19.714%)  route 6.370ns (80.286%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 1004.791 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.538     5.089    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  vga_inst/hsync_inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  vga_inst/hsync_inst/count_reg[7]/Q
                         net (fo=6, routed)           0.877     6.484    vga_inst/hsync_inst/count_reg_n_0_[7]
    SLICE_X9Y73          LUT6 (Prop_lut6_I3_O)        0.124     6.608 r  vga_inst/hsync_inst/column_prev[9]_i_2/O
                         net (fo=18, routed)          1.394     8.002    vga_inst/hsync_inst/count_reg[9]_0
    SLICE_X12Y72         LUT5 (Prop_lut5_I3_O)        0.124     8.126 r  vga_inst/hsync_inst/VGA_R0_carry_i_6/O
                         net (fo=1, routed)           0.808     8.934    vga_inst/hsync_inst/VGA_R0_carry_i_6_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.058 r  vga_inst/hsync_inst/VGA_R0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.058    vga_inst/hsync_inst_n_4
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.608 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.604    11.213    vga_inst/p_0_in
    SLICE_X9Y72          LUT4 (Prop_lut4_I3_O)        0.124    11.337 r  vga_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.686    13.023    vga_inst/VGA_R[3]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  vga_inst/VGA_R_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.420  1004.791    vga_inst/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  vga_inst/VGA_R_reg[2]/C
                         clock pessimism              0.188  1004.979    
                         clock uncertainty           -0.035  1004.944    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429  1004.515    vga_inst/VGA_R_reg[2]
  -------------------------------------------------------------------
                         required time                       1004.515    
                         arrival time                         -13.023    
  -------------------------------------------------------------------
                         slack                                991.492    

Slack (MET) :             991.492ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_R_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.934ns  (logic 1.564ns (19.714%)  route 6.370ns (80.286%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 1004.791 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.538     5.089    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  vga_inst/hsync_inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  vga_inst/hsync_inst/count_reg[7]/Q
                         net (fo=6, routed)           0.877     6.484    vga_inst/hsync_inst/count_reg_n_0_[7]
    SLICE_X9Y73          LUT6 (Prop_lut6_I3_O)        0.124     6.608 r  vga_inst/hsync_inst/column_prev[9]_i_2/O
                         net (fo=18, routed)          1.394     8.002    vga_inst/hsync_inst/count_reg[9]_0
    SLICE_X12Y72         LUT5 (Prop_lut5_I3_O)        0.124     8.126 r  vga_inst/hsync_inst/VGA_R0_carry_i_6/O
                         net (fo=1, routed)           0.808     8.934    vga_inst/hsync_inst/VGA_R0_carry_i_6_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.058 r  vga_inst/hsync_inst/VGA_R0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.058    vga_inst/hsync_inst_n_4
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.608 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.604    11.213    vga_inst/p_0_in
    SLICE_X9Y72          LUT4 (Prop_lut4_I3_O)        0.124    11.337 r  vga_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.686    13.023    vga_inst/VGA_R[3]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  vga_inst/VGA_R_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.420  1004.791    vga_inst/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  vga_inst/VGA_R_reg[3]/C
                         clock pessimism              0.188  1004.979    
                         clock uncertainty           -0.035  1004.944    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429  1004.515    vga_inst/VGA_R_reg[3]
  -------------------------------------------------------------------
                         required time                       1004.515    
                         arrival time                         -13.023    
  -------------------------------------------------------------------
                         slack                                991.492    

Slack (MET) :             992.244ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_B_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 1.564ns (21.546%)  route 5.695ns (78.454%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 1004.797 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.538     5.089    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  vga_inst/hsync_inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  vga_inst/hsync_inst/count_reg[7]/Q
                         net (fo=6, routed)           0.877     6.484    vga_inst/hsync_inst/count_reg_n_0_[7]
    SLICE_X9Y73          LUT6 (Prop_lut6_I3_O)        0.124     6.608 r  vga_inst/hsync_inst/column_prev[9]_i_2/O
                         net (fo=18, routed)          1.394     8.002    vga_inst/hsync_inst/count_reg[9]_0
    SLICE_X12Y72         LUT5 (Prop_lut5_I3_O)        0.124     8.126 r  vga_inst/hsync_inst/VGA_R0_carry_i_6/O
                         net (fo=1, routed)           0.808     8.934    vga_inst/hsync_inst/VGA_R0_carry_i_6_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.058 r  vga_inst/hsync_inst/VGA_R0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.058    vga_inst/hsync_inst_n_4
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.608 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.604    11.213    vga_inst/p_0_in
    SLICE_X9Y72          LUT4 (Prop_lut4_I3_O)        0.124    11.337 r  vga_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.012    12.348    vga_inst/VGA_R[3]_i_1_n_0
    SLICE_X13Y70         FDRE                                         r  vga_inst/VGA_B_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.426  1004.797    vga_inst/clk_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  vga_inst/VGA_B_reg[0]/C
                         clock pessimism              0.259  1005.056    
                         clock uncertainty           -0.035  1005.021    
    SLICE_X13Y70         FDRE (Setup_fdre_C_R)       -0.429  1004.592    vga_inst/VGA_B_reg[0]
  -------------------------------------------------------------------
                         required time                       1004.592    
                         arrival time                         -12.348    
  -------------------------------------------------------------------
                         slack                                992.244    

Slack (MET) :             992.244ns  (required time - arrival time)
  Source:                 vga_inst/hsync_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            vga_inst/VGA_B_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 1.564ns (21.546%)  route 5.695ns (78.454%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 1004.797 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.538     5.089    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  vga_inst/hsync_inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  vga_inst/hsync_inst/count_reg[7]/Q
                         net (fo=6, routed)           0.877     6.484    vga_inst/hsync_inst/count_reg_n_0_[7]
    SLICE_X9Y73          LUT6 (Prop_lut6_I3_O)        0.124     6.608 r  vga_inst/hsync_inst/column_prev[9]_i_2/O
                         net (fo=18, routed)          1.394     8.002    vga_inst/hsync_inst/count_reg[9]_0
    SLICE_X12Y72         LUT5 (Prop_lut5_I3_O)        0.124     8.126 r  vga_inst/hsync_inst/VGA_R0_carry_i_6/O
                         net (fo=1, routed)           0.808     8.934    vga_inst/hsync_inst/VGA_R0_carry_i_6_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.058 r  vga_inst/hsync_inst/VGA_R0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.058    vga_inst/hsync_inst_n_4
    SLICE_X13Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.608 r  vga_inst/VGA_R0_carry/CO[3]
                         net (fo=13, routed)          1.604    11.213    vga_inst/p_0_in
    SLICE_X9Y72          LUT4 (Prop_lut4_I3_O)        0.124    11.337 r  vga_inst/VGA_R[3]_i_1/O
                         net (fo=12, routed)          1.012    12.348    vga_inst/VGA_R[3]_i_1_n_0
    SLICE_X13Y70         FDRE                                         r  vga_inst/VGA_B_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.426  1004.797    vga_inst/clk_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  vga_inst/VGA_B_reg[1]/C
                         clock pessimism              0.259  1005.056    
                         clock uncertainty           -0.035  1005.021    
    SLICE_X13Y70         FDRE (Setup_fdre_C_R)       -0.429  1004.592    vga_inst/VGA_B_reg[1]
  -------------------------------------------------------------------
                         required time                       1004.592    
                         arrival time                         -12.348    
  -------------------------------------------------------------------
                         slack                                992.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 uart_comm/uart_prescaler/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            uart_comm/uart_prescaler/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.288ns (66.739%)  route 0.144ns (33.261%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.552     1.465    uart_comm/uart_prescaler/clk_IBUF_BUFG
    SLICE_X35Y67         FDRE                                         r  uart_comm/uart_prescaler/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  uart_comm/uart_prescaler/count_reg[0]/Q
                         net (fo=3, routed)           0.144     1.750    uart_comm/uart_prescaler/count_reg_n_0_[0]
    SLICE_X36Y67         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.897 r  uart_comm/uart_prescaler/plusOp_carry/O[0]
                         net (fo=1, routed)           0.000     1.897    uart_comm/uart_prescaler/plusOp_carry_n_7
    SLICE_X36Y67         FDRE                                         r  uart_comm/uart_prescaler/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.819     1.978    uart_comm/uart_prescaler/clk_IBUF_BUFG
    SLICE_X36Y67         FDRE                                         r  uart_comm/uart_prescaler/count_reg[1]/C
                         clock pessimism             -0.250     1.728    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.105     1.833    uart_comm/uart_prescaler/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 uart_comm/uart_prescaler/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            uart_comm/uart_prescaler/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.308ns (68.212%)  route 0.144ns (31.788%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.552     1.465    uart_comm/uart_prescaler/clk_IBUF_BUFG
    SLICE_X35Y67         FDRE                                         r  uart_comm/uart_prescaler/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  uart_comm/uart_prescaler/count_reg[0]/Q
                         net (fo=3, routed)           0.144     1.750    uart_comm/uart_prescaler/count_reg_n_0_[0]
    SLICE_X36Y67         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     1.917 r  uart_comm/uart_prescaler/plusOp_carry/O[2]
                         net (fo=1, routed)           0.000     1.917    uart_comm/uart_prescaler/plusOp_carry_n_5
    SLICE_X36Y67         FDRE                                         r  uart_comm/uart_prescaler/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.819     1.978    uart_comm/uart_prescaler/clk_IBUF_BUFG
    SLICE_X36Y67         FDRE                                         r  uart_comm/uart_prescaler/count_reg[3]/C
                         clock pessimism             -0.250     1.728    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.105     1.833    uart_comm/uart_prescaler/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 uart_comm/uart_prescaler/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            uart_comm/uart_prescaler/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.316ns (68.766%)  route 0.144ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.552     1.465    uart_comm/uart_prescaler/clk_IBUF_BUFG
    SLICE_X35Y67         FDRE                                         r  uart_comm/uart_prescaler/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  uart_comm/uart_prescaler/count_reg[0]/Q
                         net (fo=3, routed)           0.144     1.750    uart_comm/uart_prescaler/count_reg_n_0_[0]
    SLICE_X36Y67         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     1.925 r  uart_comm/uart_prescaler/plusOp_carry/O[1]
                         net (fo=1, routed)           0.000     1.925    uart_comm/uart_prescaler/plusOp_carry_n_6
    SLICE_X36Y67         FDRE                                         r  uart_comm/uart_prescaler/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.819     1.978    uart_comm/uart_prescaler/clk_IBUF_BUFG
    SLICE_X36Y67         FDRE                                         r  uart_comm/uart_prescaler/count_reg[2]/C
                         clock pessimism             -0.250     1.728    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.105     1.833    uart_comm/uart_prescaler/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 uart_comm/uart_prescaler/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            uart_comm/uart_prescaler/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.330ns (69.689%)  route 0.144ns (30.311%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.552     1.465    uart_comm/uart_prescaler/clk_IBUF_BUFG
    SLICE_X35Y67         FDRE                                         r  uart_comm/uart_prescaler/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  uart_comm/uart_prescaler/count_reg[0]/Q
                         net (fo=3, routed)           0.144     1.750    uart_comm/uart_prescaler/count_reg_n_0_[0]
    SLICE_X36Y67         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189     1.939 r  uart_comm/uart_prescaler/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000     1.939    uart_comm/uart_prescaler/plusOp_carry_n_4
    SLICE_X36Y67         FDRE                                         r  uart_comm/uart_prescaler/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.819     1.978    uart_comm/uart_prescaler/clk_IBUF_BUFG
    SLICE_X36Y67         FDRE                                         r  uart_comm/uart_prescaler/count_reg[4]/C
                         clock pessimism             -0.250     1.728    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.105     1.833    uart_comm/uart_prescaler/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uart_comm/uart_prescaler/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            uart_comm/uart_prescaler/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.368ns (71.941%)  route 0.144ns (28.059%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.552     1.465    uart_comm/uart_prescaler/clk_IBUF_BUFG
    SLICE_X35Y67         FDRE                                         r  uart_comm/uart_prescaler/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  uart_comm/uart_prescaler/count_reg[0]/Q
                         net (fo=3, routed)           0.144     1.750    uart_comm/uart_prescaler/count_reg_n_0_[0]
    SLICE_X36Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.923 r  uart_comm/uart_prescaler/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.923    uart_comm/uart_prescaler/plusOp_carry_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.977 r  uart_comm/uart_prescaler/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.977    uart_comm/uart_prescaler/plusOp_carry__0_n_7
    SLICE_X36Y68         FDRE                                         r  uart_comm/uart_prescaler/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.818     1.977    uart_comm/uart_prescaler/clk_IBUF_BUFG
    SLICE_X36Y68         FDRE                                         r  uart_comm/uart_prescaler/count_reg[5]/C
                         clock pessimism             -0.250     1.727    
    SLICE_X36Y68         FDRE (Hold_fdre_C_D)         0.105     1.832    uart_comm/uart_prescaler/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 num_handler/number_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_7seg/memory_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.592     1.505    num_handler/clk_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  num_handler/number_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  num_handler/number_reg[18]/Q
                         net (fo=1, routed)           0.117     1.763    display_7seg/Q[18]
    SLICE_X4Y52          FDRE                                         r  display_7seg/memory_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.861     2.019    display_7seg/clk_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  display_7seg/memory_reg[18]/C
                         clock pessimism             -0.478     1.540    
    SLICE_X4Y52          FDRE (Hold_fdre_C_D)         0.076     1.616    display_7seg/memory_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 uart_comm/uart_prescaler/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            uart_comm/uart_prescaler/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.379ns (72.532%)  route 0.144ns (27.468%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.552     1.465    uart_comm/uart_prescaler/clk_IBUF_BUFG
    SLICE_X35Y67         FDRE                                         r  uart_comm/uart_prescaler/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  uart_comm/uart_prescaler/count_reg[0]/Q
                         net (fo=3, routed)           0.144     1.750    uart_comm/uart_prescaler/count_reg_n_0_[0]
    SLICE_X36Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.923 r  uart_comm/uart_prescaler/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.923    uart_comm/uart_prescaler/plusOp_carry_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.988 r  uart_comm/uart_prescaler/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.988    uart_comm/uart_prescaler/plusOp_carry__0_n_5
    SLICE_X36Y68         FDRE                                         r  uart_comm/uart_prescaler/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.818     1.977    uart_comm/uart_prescaler/clk_IBUF_BUFG
    SLICE_X36Y68         FDRE                                         r  uart_comm/uart_prescaler/count_reg[7]/C
                         clock pessimism             -0.250     1.727    
    SLICE_X36Y68         FDRE (Hold_fdre_C_D)         0.105     1.832    uart_comm/uart_prescaler/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 num_handler/number_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_7seg/memory_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.589     1.502    num_handler/clk_IBUF_BUFG
    SLICE_X4Y53          FDRE                                         r  num_handler/number_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  num_handler/number_reg[28]/Q
                         net (fo=1, routed)           0.118     1.761    display_7seg/Q[28]
    SLICE_X2Y52          FDRE                                         r  display_7seg/memory_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.863     2.021    display_7seg/clk_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  display_7seg/memory_reg[28]/C
                         clock pessimism             -0.478     1.542    
    SLICE_X2Y52          FDRE (Hold_fdre_C_D)         0.063     1.605    display_7seg/memory_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 num_handler/number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_7seg/memory_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.589     1.502    num_handler/clk_IBUF_BUFG
    SLICE_X5Y53          FDRE                                         r  num_handler/number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  num_handler/number_reg[6]/Q
                         net (fo=1, routed)           0.110     1.753    display_7seg/Q[6]
    SLICE_X5Y52          FDRE                                         r  display_7seg/memory_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.861     2.019    display_7seg/clk_IBUF_BUFG
    SLICE_X5Y52          FDRE                                         r  display_7seg/memory_reg[6]/C
                         clock pessimism             -0.499     1.519    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.076     1.595    display_7seg/memory_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 num_handler/number_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            display_7seg/memory_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.590     1.503    num_handler/clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  num_handler/number_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  num_handler/number_reg[7]/Q
                         net (fo=1, routed)           0.112     1.756    display_7seg/Q[7]
    SLICE_X7Y51          FDRE                                         r  display_7seg/memory_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.861     2.019    display_7seg/clk_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  display_7seg/memory_reg[7]/C
                         clock pessimism             -0.499     1.519    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.066     1.585    display_7seg/memory_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         1000.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X4Y52     display_7seg/index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X1Y52     display_7seg/index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X2Y54     display_7seg/index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X4Y54     display_7seg/memory_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X5Y52     display_7seg/memory_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X6Y51     display_7seg/memory_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X5Y52     display_7seg/memory_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X4Y52     display_7seg/memory_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X5Y52     display_7seg/memory_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X4Y52     display_7seg/index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X4Y52     display_7seg/index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X1Y52     display_7seg/index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X1Y52     display_7seg/index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X2Y54     display_7seg/index_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X2Y54     display_7seg/index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X4Y54     display_7seg/memory_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X4Y54     display_7seg/memory_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X5Y52     display_7seg/memory_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         995.000     994.500    SLICE_X5Y52     display_7seg/memory_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y52     display_7seg/index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y52     display_7seg/index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y52     display_7seg/index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y52     display_7seg/index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54     display_7seg/index_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y54     display_7seg/index_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y54     display_7seg/memory_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y54     display_7seg/memory_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y52     display_7seg/memory_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y52     display_7seg/memory_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.871ns  (logic 5.165ns (25.993%)  route 14.706ns (74.007%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  rst_IBUF_inst/O
                         net (fo=2422, routed)       12.422    13.928    rst_IBUF
    SLICE_X6Y29          LUT2 (Prop_lut2_I0_O)        0.124    14.052 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.284    16.336    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.535    19.871 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.871    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.360ns  (logic 5.402ns (29.424%)  route 12.958ns (70.576%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  rst_IBUF_inst/O
                         net (fo=2422, routed)       11.258    12.764    rst_IBUF
    SLICE_X1Y35          LUT2 (Prop_lut2_I0_O)        0.150    12.914 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.700    14.614    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.746    18.360 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.360    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.084ns  (logic 5.156ns (28.513%)  route 12.928ns (71.487%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  rst_IBUF_inst/O
                         net (fo=2422, routed)       11.258    12.764    rst_IBUF
    SLICE_X1Y35          LUT2 (Prop_lut2_I0_O)        0.124    12.888 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.670    14.557    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.526    18.084 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.084    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.919ns  (logic 5.386ns (30.058%)  route 12.533ns (69.942%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2422, routed)        9.036    10.542    display_7seg/rst_IBUF
    SLICE_X1Y52          LUT4 (Prop_lut4_I3_O)        0.153    10.695 r  display_7seg/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.496    14.192    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.727    17.919 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.919    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.453ns  (logic 5.176ns (29.655%)  route 12.277ns (70.345%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2422, routed)        8.952    10.458    display_7seg/rst_IBUF
    SLICE_X1Y52          LUT4 (Prop_lut4_I2_O)        0.124    10.582 r  display_7seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.325    13.907    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    17.453 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.453    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.116ns  (logic 5.400ns (31.552%)  route 11.715ns (68.448%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2422, routed)        8.711    10.217    display_7seg/rst_IBUF
    SLICE_X2Y54          LUT4 (Prop_lut4_I1_O)        0.153    10.370 r  display_7seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.004    13.374    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.742    17.116 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.116    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.926ns  (logic 5.167ns (30.527%)  route 11.759ns (69.473%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2422, routed)        9.036    10.542    display_7seg/rst_IBUF
    SLICE_X1Y52          LUT4 (Prop_lut4_I3_O)        0.124    10.666 r  display_7seg/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.722    13.388    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.537    16.926 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.926    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.733ns  (logic 5.417ns (32.372%)  route 11.316ns (67.628%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2422, routed)        8.837    10.343    display_7seg/rst_IBUF
    SLICE_X2Y54          LUT4 (Prop_lut4_I1_O)        0.152    10.495 r  display_7seg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.479    12.974    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.759    16.733 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.733    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.291ns  (logic 5.409ns (33.201%)  route 10.882ns (66.799%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  rst_IBUF_inst/O
                         net (fo=2422, routed)        9.203    10.709    rst_IBUF
    SLICE_X0Y52          LUT2 (Prop_lut2_I0_O)        0.152    10.861 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.679    12.540    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.751    16.291 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.291    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.278ns  (logic 5.154ns (31.661%)  route 11.124ns (68.339%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  rst_IBUF_inst/O
                         net (fo=2422, routed)        9.203    10.709    rst_IBUF
    SLICE_X0Y52          LUT2 (Prop_lut2_I0_O)        0.124    10.833 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.921    12.754    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.524    16.278 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.278    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.509ns (63.531%)  route 0.866ns (36.469%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  SW_IBUF[3]_inst/O
                         net (fo=27, routed)          0.531     0.767    SW_IBUF[3]
    SLICE_X1Y35          LUT2 (Prop_lut2_I1_O)        0.045     0.812 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.336     1.148    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.227     2.375 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.375    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.529ns (61.132%)  route 0.972ns (38.868%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=17, routed)          0.524     0.783    SW_IBUF[0]
    SLICE_X0Y52          LUT2 (Prop_lut2_I1_O)        0.045     0.828 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.448     1.275    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.225     2.501 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.501    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.608ns (62.468%)  route 0.966ns (37.532%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=25, routed)          0.619     0.871    SW_IBUF[1]
    SLICE_X0Y52          LUT2 (Prop_lut2_I1_O)        0.045     0.916 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.347     1.263    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.311     2.574 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.574    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.575ns  (logic 1.593ns (61.878%)  route 0.981ns (38.122%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  SW_IBUF[4]_inst/O
                         net (fo=20, routed)          0.634     0.875    SW_IBUF[4]
    SLICE_X1Y35          LUT2 (Prop_lut2_I1_O)        0.044     0.919 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.348     1.267    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.307     2.575 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.575    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.923ns  (logic 1.517ns (51.889%)  route 1.406ns (48.111%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  SW_IBUF[2]_inst/O
                         net (fo=29, routed)          0.912     1.150    SW_IBUF[2]
    SLICE_X1Y53          LUT2 (Prop_lut2_I1_O)        0.045     1.195 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.494     1.689    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.234     2.923 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.923    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.985ns  (logic 1.540ns (51.592%)  route 1.445ns (48.408%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[5]_inst/O
                         net (fo=26, routed)          0.847     1.106    SW_IBUF[5]
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.045     1.151 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.598     1.749    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.236     2.985 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.985    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_CTS
                            (input port)
  Destination:            LED16_R
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.822ns  (logic 1.534ns (40.133%)  route 2.288ns (59.867%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  UART_CTS (IN)
                         net (fo=0)                   0.000     0.000    UART_CTS
    D3                   IBUF (Prop_ibuf_I_O)         0.256     0.256 f  UART_CTS_IBUF_inst/O
                         net (fo=4, routed)           1.600     1.856    UART_CTS_IBUF
    SLICE_X5Y52          LUT1 (Prop_lut1_I0_O)        0.045     1.901 r  LED16_R_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.689     2.590    LED16_R_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.232     3.822 r  LED16_R_OBUF_inst/O
                         net (fo=0)                   0.000     3.822    LED16_R
    N15                                                               r  LED16_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.877ns  (logic 1.565ns (26.628%)  route 4.312ns (73.372%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 f  rst_IBUF_inst/O
                         net (fo=2422, routed)        3.879     4.153    display_7seg/rst_IBUF
    SLICE_X2Y54          LUT4 (Prop_lut4_I0_O)        0.045     4.198 r  display_7seg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.433     4.631    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.247     5.877 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.877    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.910ns  (logic 1.627ns (27.525%)  route 4.283ns (72.475%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 f  rst_IBUF_inst/O
                         net (fo=2422, routed)        3.935     4.209    display_7seg/rst_IBUF
    SLICE_X1Y53          LUT4 (Prop_lut4_I2_O)        0.044     4.253 r  display_7seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.348     4.601    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.309     5.910 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.910    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.933ns  (logic 1.645ns (27.731%)  route 4.288ns (72.269%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.273     0.273 f  rst_IBUF_inst/O
                         net (fo=2422, routed)        3.955     4.229    display_7seg/rst_IBUF
    SLICE_X1Y52          LUT4 (Prop_lut4_I2_O)        0.049     4.278 r  display_7seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.332     4.610    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.323     5.933 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.933    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_7seg/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.174ns  (logic 4.635ns (45.562%)  route 5.538ns (54.438%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.622     5.173    display_7seg/clk_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  display_7seg/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  display_7seg/index_reg[0]/Q
                         net (fo=19, routed)          1.303     6.932    display_7seg/index[0]
    SLICE_X4Y52          LUT6 (Prop_lut6_I4_O)        0.124     7.056 r  display_7seg/CA_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     7.056    display_7seg/CA_OBUF[6]_inst_i_11_n_0
    SLICE_X4Y52          MUXF7 (Prop_muxf7_I1_O)      0.217     7.273 r  display_7seg/CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.852     8.126    display_7seg/digit[2]
    SLICE_X2Y51          LUT4 (Prop_lut4_I1_O)        0.299     8.425 r  display_7seg/CA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.383    11.808    CA_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.539    15.347 r  CA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.347    CA[0]
    T10                                                               r  CA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_7seg/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.017ns  (logic 4.868ns (48.591%)  route 5.150ns (51.409%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.622     5.173    display_7seg/clk_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  display_7seg/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  display_7seg/index_reg[0]/Q
                         net (fo=19, routed)          1.303     6.932    display_7seg/index[0]
    SLICE_X4Y52          LUT6 (Prop_lut6_I4_O)        0.124     7.056 r  display_7seg/CA_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     7.056    display_7seg/CA_OBUF[6]_inst_i_11_n_0
    SLICE_X4Y52          MUXF7 (Prop_muxf7_I1_O)      0.217     7.273 r  display_7seg/CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.852     8.126    display_7seg/digit[2]
    SLICE_X2Y51          LUT4 (Prop_lut4_I1_O)        0.328     8.454 r  display_7seg/CA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.995    11.448    CA_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.743    15.191 r  CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.191    CA[1]
    R10                                                               r  CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_7seg/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.639ns  (logic 4.864ns (50.469%)  route 4.774ns (49.531%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.622     5.173    display_7seg/clk_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  display_7seg/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  display_7seg/index_reg[0]/Q
                         net (fo=19, routed)          1.303     6.932    display_7seg/index[0]
    SLICE_X4Y52          LUT6 (Prop_lut6_I4_O)        0.124     7.056 r  display_7seg/CA_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     7.056    display_7seg/CA_OBUF[6]_inst_i_11_n_0
    SLICE_X4Y52          MUXF7 (Prop_muxf7_I1_O)      0.217     7.273 r  display_7seg/CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.627     7.901    display_7seg/digit[2]
    SLICE_X3Y51          LUT4 (Prop_lut4_I1_O)        0.328     8.229 r  display_7seg/CA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.844    11.072    CA_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.739    14.812 r  CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.812    CA[5]
    T11                                                               r  CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_7seg/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.247ns  (logic 4.614ns (49.894%)  route 4.633ns (50.106%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.622     5.173    display_7seg/clk_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  display_7seg/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  display_7seg/index_reg[0]/Q
                         net (fo=19, routed)          1.303     6.932    display_7seg/index[0]
    SLICE_X4Y52          LUT6 (Prop_lut6_I4_O)        0.124     7.056 r  display_7seg/CA_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     7.056    display_7seg/CA_OBUF[6]_inst_i_11_n_0
    SLICE_X4Y52          MUXF7 (Prop_muxf7_I1_O)      0.217     7.273 r  display_7seg/CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.627     7.901    display_7seg/digit[2]
    SLICE_X3Y51          LUT4 (Prop_lut4_I2_O)        0.299     8.200 r  display_7seg/CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.703    10.903    CA_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.518    14.421 r  CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.421    CA[4]
    P15                                                               r  CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_7seg/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.177ns  (logic 4.896ns (53.348%)  route 4.281ns (46.652%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.622     5.173    display_7seg/clk_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  display_7seg/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  display_7seg/index_reg[0]/Q
                         net (fo=19, routed)          1.303     6.932    display_7seg/index[0]
    SLICE_X4Y52          LUT6 (Prop_lut6_I4_O)        0.124     7.056 r  display_7seg/CA_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     7.056    display_7seg/CA_OBUF[6]_inst_i_11_n_0
    SLICE_X4Y52          MUXF7 (Prop_muxf7_I1_O)      0.217     7.273 r  display_7seg/CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.866     8.140    display_7seg/digit[2]
    SLICE_X2Y51          LUT4 (Prop_lut4_I1_O)        0.332     8.472 r  display_7seg/CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.112    10.584    CA_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.767    14.350 r  CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.350    CA[3]
    K13                                                               r  CA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_7seg/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.915ns  (logic 4.399ns (49.342%)  route 4.516ns (50.658%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.624     5.175    display_7seg/clk_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  display_7seg/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.518     5.693 f  display_7seg/index_reg[2]/Q
                         net (fo=13, routed)          1.020     6.713    display_7seg/index[2]
    SLICE_X1Y52          LUT4 (Prop_lut4_I2_O)        0.154     6.867 r  display_7seg/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.496    10.364    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.727    14.091 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.091    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_comm/mem_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.878ns  (logic 4.312ns (48.573%)  route 4.566ns (51.427%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.539     5.090    uart_comm/clk_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  uart_comm/mem_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  uart_comm/mem_reg[7]/Q
                         net (fo=1, routed)           1.103     6.712    uart_comm/mem_reg_n_0_[7]
    SLICE_X38Y69         LUT6 (Prop_lut6_I0_O)        0.124     6.836 r  uart_comm/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.814     7.650    uart_comm/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.774 r  uart_comm/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.648    10.422    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.546    13.968 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    13.968    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_7seg/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.632ns  (logic 4.634ns (53.690%)  route 3.997ns (46.310%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.622     5.173    display_7seg/clk_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  display_7seg/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  display_7seg/index_reg[0]/Q
                         net (fo=19, routed)          1.303     6.932    display_7seg/index[0]
    SLICE_X4Y52          LUT6 (Prop_lut6_I4_O)        0.124     7.056 r  display_7seg/CA_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     7.056    display_7seg/CA_OBUF[6]_inst_i_11_n_0
    SLICE_X4Y52          MUXF7 (Prop_muxf7_I1_O)      0.217     7.273 r  display_7seg/CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.630     7.904    display_7seg/digit[2]
    SLICE_X3Y51          LUT4 (Prop_lut4_I2_O)        0.299     8.203 r  display_7seg/CA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.064    10.267    CA_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.538    13.805 r  CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.805    CA[6]
    L18                                                               r  CA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_7seg/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.589ns  (logic 4.602ns (53.578%)  route 3.987ns (46.422%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.622     5.173    display_7seg/clk_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  display_7seg/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  display_7seg/index_reg[0]/Q
                         net (fo=19, routed)          1.303     6.932    display_7seg/index[0]
    SLICE_X4Y52          LUT6 (Prop_lut6_I4_O)        0.124     7.056 r  display_7seg/CA_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     7.056    display_7seg/CA_OBUF[6]_inst_i_11_n_0
    SLICE_X4Y52          MUXF7 (Prop_muxf7_I1_O)      0.217     7.273 r  display_7seg/CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.866     8.140    display_7seg/digit[2]
    SLICE_X2Y51          LUT4 (Prop_lut4_I3_O)        0.299     8.439 r  display_7seg/CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.818    10.256    CA_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.506    13.762 r  CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.762    CA[2]
    K16                                                               r  CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_7seg/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.532ns  (logic 4.188ns (49.085%)  route 4.344ns (50.915%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.624     5.175    display_7seg/clk_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  display_7seg/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  display_7seg/index_reg[2]/Q
                         net (fo=13, routed)          1.019     6.712    display_7seg/index[2]
    SLICE_X1Y52          LUT4 (Prop_lut4_I3_O)        0.124     6.836 r  display_7seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.325    10.162    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    13.708 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.708    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_7seg/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.498ns (73.414%)  route 0.543ns (26.586%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.592     1.505    display_7seg/clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  display_7seg/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display_7seg/index_reg[1]/Q
                         net (fo=18, routed)          0.195     1.841    display_7seg/index[1]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.048     1.889 r  display_7seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.237    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.309     3.546 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.546    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_7seg/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.507ns (73.685%)  route 0.538ns (26.315%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.592     1.505    display_7seg/clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  display_7seg/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display_7seg/index_reg[1]/Q
                         net (fo=18, routed)          0.206     1.852    display_7seg/index[1]
    SLICE_X1Y52          LUT4 (Prop_lut4_I1_O)        0.043     1.895 r  display_7seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.332     2.228    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.323     3.551 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.551    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vsync_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.405ns (66.640%)  route 0.703ns (33.360%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.552     1.465    vga_inst/vsync_inst/clk_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  vga_inst/vsync_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  vga_inst/vsync_inst/q_reg/Q
                         net (fo=1, routed)           0.703     2.310    VGA_VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.264     3.573 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     3.573    VGA_VS
    B12                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_7seg/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.456ns (69.334%)  route 0.644ns (30.666%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.591     1.504    display_7seg/clk_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  display_7seg/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  display_7seg/index_reg[2]/Q
                         net (fo=13, routed)          0.211     1.879    display_7seg/index[2]
    SLICE_X2Y54          LUT4 (Prop_lut4_I1_O)        0.045     1.924 r  display_7seg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.433     2.357    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.247     3.604 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.604    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/hsync_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.410ns (65.225%)  route 0.752ns (34.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.549     1.462    vga_inst/hsync_inst/clk_IBUF_BUFG
    SLICE_X9Y75          FDRE                                         r  vga_inst/hsync_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.141     1.603 r  vga_inst/hsync_inst/q_reg/Q
                         net (fo=2, routed)           0.752     2.355    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.269     3.625 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     3.625    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_7seg/memory_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.266ns  (logic 1.623ns (71.596%)  route 0.644ns (28.404%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.592     1.505    display_7seg/clk_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  display_7seg/memory_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.148     1.653 f  display_7seg/memory_reg[8]/Q
                         net (fo=1, routed)           0.094     1.748    display_7seg/data2[0]
    SLICE_X2Y52          LUT6 (Prop_lut6_I1_O)        0.098     1.846 f  display_7seg/CA_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.846    display_7seg/CA_OBUF[6]_inst_i_8_n_0
    SLICE_X2Y52          MUXF7 (Prop_muxf7_I0_O)      0.062     1.908 f  display_7seg/CA_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.168     2.075    display_7seg/digit[0]
    SLICE_X2Y51          LUT4 (Prop_lut4_I1_O)        0.108     2.183 r  display_7seg/CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.382     2.565    CA_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.207     3.772 r  CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.772    CA[2]
    K16                                                               r  CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/VGA_R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.402ns (60.073%)  route 0.932ns (39.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.549     1.462    vga_inst/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  vga_inst/VGA_R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  vga_inst/VGA_R_reg[3]/Q
                         net (fo=1, routed)           0.932     2.536    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.261     3.797 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.797    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/VGA_R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.345ns  (logic 1.404ns (59.890%)  route 0.940ns (40.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.549     1.462    vga_inst/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  vga_inst/VGA_R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  vga_inst/VGA_R_reg[1]/Q
                         net (fo=1, routed)           0.940     2.544    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.263     3.807 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.807    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/VGA_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.408ns (58.754%)  route 0.989ns (41.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.549     1.462    vga_inst/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  vga_inst/VGA_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  vga_inst/VGA_R_reg[0]/Q
                         net (fo=1, routed)           0.989     2.592    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.267     3.859 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.859    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_7seg/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Destination:            CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.388ns  (logic 1.595ns (66.803%)  route 0.793ns (33.197%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.590     1.503    display_7seg/clk_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  display_7seg/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display_7seg/index_reg[0]/Q
                         net (fo=19, routed)          0.157     1.801    display_7seg/index[0]
    SLICE_X4Y51          LUT6 (Prop_lut6_I4_O)        0.045     1.846 r  display_7seg/CA_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     1.846    display_7seg/CA_OBUF[6]_inst_i_12_n_0
    SLICE_X4Y51          MUXF7 (Prop_muxf7_I0_O)      0.062     1.908 r  display_7seg/CA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.131     2.039    display_7seg/digit[1]
    SLICE_X3Y51          LUT4 (Prop_lut4_I3_O)        0.108     2.147 r  display_7seg/CA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.505     2.652    CA_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.239     3.891 r  CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.891    CA[6]
    L18                                                               r  CA[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           140 Endpoints
Min Delay           140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rand/generate_bits[4].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.402ns  (logic 2.589ns (7.990%)  route 29.813ns (92.010%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2422, routed)       26.219    27.725    rand/generate_bits[4].rand_bit/generate_oscillators[179].oscillator_group.oscil/rst_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.152    27.877 r  rand/generate_bits[4].rand_bit/generate_oscillators[179].oscillator_group.oscil/chain_inferred_i_17__81/O
                         net (fo=1, routed)           0.436    28.313    rand/generate_bits[4].rand_bit/generate_oscillators[179].oscillator_group.oscil/chain[0]
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.351    28.664 r  rand/generate_bits[4].rand_bit/generate_oscillators[179].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.819    29.483    rand/generate_bits[4].rand_bit/oscillators[179]
    SLICE_X60Y27         LUT6 (Prop_lut6_I0_O)        0.332    29.815 r  rand/generate_bits[4].rand_bit/output_i_24/O
                         net (fo=1, routed)           0.923    30.738    rand/generate_bits[4].rand_bit/output_i_24_n_0
    SLICE_X54Y25         LUT6 (Prop_lut6_I1_O)        0.124    30.862 r  rand/generate_bits[4].rand_bit/output_i_5/O
                         net (fo=1, routed)           1.416    32.278    rand/generate_bits[4].rand_bit/output_i_5_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I3_O)        0.124    32.402 r  rand/generate_bits[4].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    32.402    rand/generate_bits[4].rand_bit/output_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  rand/generate_bits[4].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.438     4.810    rand/generate_bits[4].rand_bit/clk_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  rand/generate_bits[4].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rand/generate_bits[2].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        32.269ns  (logic 2.592ns (8.032%)  route 29.677ns (91.968%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2422, routed)       25.999    27.505    rand/generate_bits[2].rand_bit/generate_oscillators[47].oscillator_group.oscil/rst_IBUF
    SLICE_X28Y13         LUT2 (Prop_lut2_I1_O)        0.152    27.657 r  rand/generate_bits[2].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain_inferred_i_11__1014/O
                         net (fo=1, routed)           0.851    28.508    rand/generate_bits[2].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain[0]
    SLICE_X28Y13         LUT1 (Prop_lut1_I0_O)        0.354    28.862 r  rand/generate_bits[2].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.618    29.480    rand/generate_bits[2].rand_bit/oscillators[47]
    SLICE_X31Y13         LUT6 (Prop_lut6_I1_O)        0.332    29.812 r  rand/generate_bits[2].rand_bit/output_i_31/O
                         net (fo=1, routed)           1.110    30.923    rand/generate_bits[2].rand_bit/output_i_31_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I2_O)        0.124    31.047 r  rand/generate_bits[2].rand_bit/output_i_6/O
                         net (fo=1, routed)           1.098    32.145    rand/generate_bits[2].rand_bit/output_i_6_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I4_O)        0.124    32.269 r  rand/generate_bits[2].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    32.269    rand/generate_bits[2].rand_bit/output_i_1_n_0
    SLICE_X10Y15         FDRE                                         r  rand/generate_bits[2].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.448     4.820    rand/generate_bits[2].rand_bit/clk_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  rand/generate_bits[2].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rand/generate_bits[9].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        31.453ns  (logic 2.356ns (7.490%)  route 29.097ns (92.510%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2422, routed)       25.570    27.075    rand/generate_bits[9].rand_bit/generate_oscillators[115].oscillator_group.oscil/rst_IBUF
    SLICE_X59Y75         LUT2 (Prop_lut2_I1_O)        0.152    27.227 r  rand/generate_bits[9].rand_bit/generate_oscillators[115].oscillator_group.oscil/chain_inferred_i_5__2107/O
                         net (fo=1, routed)           0.793    28.020    rand/generate_bits[9].rand_bit/generate_oscillators[115].oscillator_group.oscil/chain[0]
    SLICE_X61Y75         LUT1 (Prop_lut1_I0_O)        0.326    28.346 r  rand/generate_bits[9].rand_bit/generate_oscillators[115].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.664    29.010    rand/generate_bits[9].rand_bit/oscillators[115]
    SLICE_X60Y75         LUT6 (Prop_lut6_I3_O)        0.124    29.134 r  rand/generate_bits[9].rand_bit/output_i_19/O
                         net (fo=1, routed)           1.220    30.354    rand/generate_bits[9].rand_bit/output_i_19_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I2_O)        0.124    30.478 r  rand/generate_bits[9].rand_bit/output_i_4/O
                         net (fo=1, routed)           0.851    31.329    rand/generate_bits[9].rand_bit/output_i_4_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.124    31.453 r  rand/generate_bits[9].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    31.453    rand/generate_bits[9].rand_bit/output_i_1_n_0
    SLICE_X41Y74         FDRE                                         r  rand/generate_bits[9].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.417     4.788    rand/generate_bits[9].rand_bit/clk_IBUF_BUFG
    SLICE_X41Y74         FDRE                                         r  rand/generate_bits[9].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rand/generate_bits[5].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.530ns  (logic 2.589ns (8.480%)  route 27.941ns (91.520%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2422, routed)       25.271    26.777    rand/generate_bits[5].rand_bit/generate_oscillators[127].oscillator_group.oscil/rst_IBUF
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.152    26.929 r  rand/generate_bits[5].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_11__1066/O
                         net (fo=1, routed)           0.436    27.365    rand/generate_bits[5].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain[0]
    SLICE_X33Y35         LUT1 (Prop_lut1_I0_O)        0.351    27.716 r  rand/generate_bits[5].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.675    28.391    rand/generate_bits[5].rand_bit/oscillators[127]
    SLICE_X32Y35         LUT6 (Prop_lut6_I3_O)        0.332    28.723 r  rand/generate_bits[5].rand_bit/output_i_21/O
                         net (fo=1, routed)           0.798    29.521    rand/generate_bits[5].rand_bit/output_i_21_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I4_O)        0.124    29.645 r  rand/generate_bits[5].rand_bit/output_i_4/O
                         net (fo=1, routed)           0.762    30.406    rand/generate_bits[5].rand_bit/output_i_4_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I2_O)        0.124    30.530 r  rand/generate_bits[5].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    30.530    rand/generate_bits[5].rand_bit/output_i_1_n_0
    SLICE_X42Y42         FDRE                                         r  rand/generate_bits[5].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.449     4.821    rand/generate_bits[5].rand_bit/clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  rand/generate_bits[5].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rand/generate_bits[8].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.374ns  (logic 2.359ns (7.766%)  route 28.016ns (92.234%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2422, routed)       24.252    25.758    rand/generate_bits[8].rand_bit/generate_oscillators[69].oscillator_group.oscil/rst_IBUF
    SLICE_X55Y66         LUT2 (Prop_lut2_I1_O)        0.124    25.882 r  rand/generate_bits[8].rand_bit/generate_oscillators[69].oscillator_group.oscil/chain_inferred_i_17__172/O
                         net (fo=1, routed)           1.098    26.979    rand/generate_bits[8].rand_bit/generate_oscillators[69].oscillator_group.oscil/chain[0]
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.154    27.133 r  rand/generate_bits[8].rand_bit/generate_oscillators[69].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.309    27.443    rand/generate_bits[8].rand_bit/oscillators[69]
    SLICE_X60Y63         LUT6 (Prop_lut6_I4_O)        0.327    27.770 r  rand/generate_bits[8].rand_bit/output_i_30/O
                         net (fo=1, routed)           0.802    28.572    rand/generate_bits[8].rand_bit/output_i_30_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.124    28.696 r  rand/generate_bits[8].rand_bit/output_i_6/O
                         net (fo=1, routed)           1.555    30.250    rand/generate_bits[8].rand_bit/output_i_6_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I4_O)        0.124    30.374 r  rand/generate_bits[8].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    30.374    rand/generate_bits[8].rand_bit/output_i_1_n_0
    SLICE_X46Y65         FDRE                                         r  rand/generate_bits[8].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.429     4.800    rand/generate_bits[8].rand_bit/clk_IBUF_BUFG
    SLICE_X46Y65         FDRE                                         r  rand/generate_bits[8].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rand/generate_bits[1].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.332ns  (logic 2.359ns (7.777%)  route 27.973ns (92.223%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2422, routed)       24.470    25.976    rand/generate_bits[1].rand_bit/generate_oscillators[173].oscillator_group.oscil/rst_IBUF
    SLICE_X31Y26         LUT2 (Prop_lut2_I1_O)        0.124    26.100 r  rand/generate_bits[1].rand_bit/generate_oscillators[173].oscillator_group.oscil/chain_inferred_i_13__501/O
                         net (fo=1, routed)           1.262    27.362    rand/generate_bits[1].rand_bit/generate_oscillators[173].oscillator_group.oscil/chain[0]
    SLICE_X15Y27         LUT1 (Prop_lut1_I0_O)        0.149    27.511 r  rand/generate_bits[1].rand_bit/generate_oscillators[173].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.591    28.101    rand/generate_bits[1].rand_bit/oscillators[173]
    SLICE_X15Y28         LUT6 (Prop_lut6_I0_O)        0.332    28.433 r  rand/generate_bits[1].rand_bit/output_i_23/O
                         net (fo=1, routed)           0.575    29.008    rand/generate_bits[1].rand_bit/output_i_23_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I0_O)        0.124    29.132 r  rand/generate_bits[1].rand_bit/output_i_5/O
                         net (fo=1, routed)           1.075    30.208    rand/generate_bits[1].rand_bit/output_i_5_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I3_O)        0.124    30.332 r  rand/generate_bits[1].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    30.332    rand/generate_bits[1].rand_bit/output_i_1_n_0
    SLICE_X7Y32          FDRE                                         r  rand/generate_bits[1].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.512     4.884    rand/generate_bits[1].rand_bit/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  rand/generate_bits[1].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rand/generate_bits[7].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.608ns  (logic 2.126ns (7.431%)  route 26.483ns (92.569%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2422, routed)       22.846    24.351    rand/generate_bits[7].rand_bit/generate_oscillators[70].oscillator_group.oscil/rst_IBUF
    SLICE_X59Y58         LUT2 (Prop_lut2_I1_O)        0.124    24.475 r  rand/generate_bits[7].rand_bit/generate_oscillators[70].oscillator_group.oscil/chain_inferred_i_5__2246/O
                         net (fo=1, routed)           0.665    25.141    rand/generate_bits[7].rand_bit/generate_oscillators[70].oscillator_group.oscil/chain[0]
    SLICE_X59Y58         LUT1 (Prop_lut1_I0_O)        0.124    25.265 r  rand/generate_bits[7].rand_bit/generate_oscillators[70].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.856    26.121    rand/generate_bits[7].rand_bit/oscillators[70]
    SLICE_X59Y58         LUT6 (Prop_lut6_I0_O)        0.124    26.245 r  rand/generate_bits[7].rand_bit/output_i_30/O
                         net (fo=1, routed)           0.956    27.201    rand/generate_bits[7].rand_bit/output_i_30_n_0
    SLICE_X59Y55         LUT6 (Prop_lut6_I1_O)        0.124    27.325 r  rand/generate_bits[7].rand_bit/output_i_6/O
                         net (fo=1, routed)           1.160    28.484    rand/generate_bits[7].rand_bit/output_i_6_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124    28.608 r  rand/generate_bits[7].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    28.608    rand/generate_bits[7].rand_bit/output_i_1_n_0
    SLICE_X48Y52         FDRE                                         r  rand/generate_bits[7].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.439     4.810    rand/generate_bits[7].rand_bit/clk_IBUF_BUFG
    SLICE_X48Y52         FDRE                                         r  rand/generate_bits[7].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rand/generate_bits[6].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.129ns  (logic 2.359ns (8.695%)  route 24.770ns (91.305%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2422, routed)       21.479    22.985    rand/generate_bits[6].rand_bit/generate_oscillators[173].oscillator_group.oscil/rst_IBUF
    SLICE_X28Y40         LUT2 (Prop_lut2_I1_O)        0.124    23.109 r  rand/generate_bits[6].rand_bit/generate_oscillators[173].oscillator_group.oscil/chain_inferred_i_13__601/O
                         net (fo=1, routed)           0.962    24.071    rand/generate_bits[6].rand_bit/generate_oscillators[173].oscillator_group.oscil/chain[0]
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.149    24.220 r  rand/generate_bits[6].rand_bit/generate_oscillators[173].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           0.436    24.656    rand/generate_bits[6].rand_bit/oscillators[173]
    SLICE_X32Y43         LUT6 (Prop_lut6_I0_O)        0.332    24.988 r  rand/generate_bits[6].rand_bit/output_i_23/O
                         net (fo=1, routed)           0.645    25.632    rand/generate_bits[6].rand_bit/output_i_23_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.756 r  rand/generate_bits[6].rand_bit/output_i_5/O
                         net (fo=1, routed)           1.248    27.005    rand/generate_bits[6].rand_bit/output_i_5_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I3_O)        0.124    27.129 r  rand/generate_bits[6].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    27.129    rand/generate_bits[6].rand_bit/output_i_1_n_0
    SLICE_X12Y49         FDRE                                         r  rand/generate_bits[6].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.454     4.826    rand/generate_bits[6].rand_bit/clk_IBUF_BUFG
    SLICE_X12Y49         FDRE                                         r  rand/generate_bits[6].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rand/generate_bits[0].rand_bit/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.585ns  (logic 2.126ns (8.647%)  route 22.459ns (91.353%))
  Logic Levels:           6  (IBUF=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2422, routed)       19.007    20.513    rand/generate_bits[0].rand_bit/generate_oscillators[110].oscillator_group.oscil/rst_IBUF
    SLICE_X31Y70         LUT2 (Prop_lut2_I1_O)        0.124    20.637 r  rand/generate_bits[0].rand_bit/generate_oscillators[110].oscillator_group.oscil/chain_inferred_i_5__2390/O
                         net (fo=1, routed)           0.670    21.307    rand/generate_bits[0].rand_bit/generate_oscillators[110].oscillator_group.oscil/chain[0]
    SLICE_X31Y70         LUT1 (Prop_lut1_I0_O)        0.124    21.431 r  rand/generate_bits[0].rand_bit/generate_oscillators[110].oscillator_group.oscil/chain_inst/O
                         net (fo=2, routed)           1.064    22.495    rand/generate_bits[0].rand_bit/oscillators[110]
    SLICE_X33Y68         LUT6 (Prop_lut6_I4_O)        0.124    22.619 r  rand/generate_bits[0].rand_bit/output_i_20/O
                         net (fo=1, routed)           1.105    23.724    rand/generate_bits[0].rand_bit/output_i_20_n_0
    SLICE_X28Y67         LUT6 (Prop_lut6_I3_O)        0.124    23.848 r  rand/generate_bits[0].rand_bit/output_i_4/O
                         net (fo=1, routed)           0.613    24.461    rand/generate_bits[0].rand_bit/output_i_4_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I2_O)        0.124    24.585 r  rand/generate_bits[0].rand_bit/output_i_1/O
                         net (fo=1, routed)           0.000    24.585    rand/generate_bits[0].rand_bit/output_i_1_n_0
    SLICE_X13Y62         FDRE                                         r  rand/generate_bits[0].rand_bit/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.433     4.804    rand/generate_bits[0].rand_bit/clk_IBUF_BUFG
    SLICE_X13Y62         FDRE                                         r  rand/generate_bits[0].rand_bit/output_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_inst/vsync_inst/q_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.544ns  (logic 1.656ns (7.345%)  route 20.888ns (92.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  rst_IBUF_inst/O
                         net (fo=2422, routed)       18.606    20.112    num_handler/rst_IBUF
    SLICE_X31Y56         LUT1 (Prop_lut1_I0_O)        0.150    20.262 r  num_handler/mem[8]_i_1/O
                         net (fo=45, routed)          2.282    22.544    vga_inst/vsync_inst/SR[0]
    SLICE_X9Y71          FDRE                                         r  vga_inst/vsync_inst/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.425     4.796    vga_inst/vsync_inst/clk_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  vga_inst/vsync_inst/q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            num_handler/number_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.304ns (41.019%)  route 0.437ns (58.981%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=17, routed)          0.437     0.695    rand/SW_IBUF[0]
    SLICE_X5Y51          LUT6 (Prop_lut6_I0_O)        0.045     0.740 r  rand/number[10]_i_1/O
                         net (fo=1, routed)           0.000     0.740    num_handler/D[10]
    SLICE_X5Y51          FDRE                                         r  num_handler/number_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.861     2.019    num_handler/clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  num_handler/number_reg[10]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            num_handler/number_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.283ns (31.594%)  route 0.613ns (68.406%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  SW_IBUF[2]_inst/O
                         net (fo=29, routed)          0.613     0.851    rand/SW_IBUF[2]
    SLICE_X5Y50          LUT6 (Prop_lut6_I3_O)        0.045     0.896 r  rand/number[29]_i_1/O
                         net (fo=1, routed)           0.000     0.896    num_handler/D[29]
    SLICE_X5Y50          FDRE                                         r  num_handler/number_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.861     2.019    num_handler/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  num_handler/number_reg[29]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            num_handler/number_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.297ns (33.027%)  route 0.602ns (66.973%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=25, routed)          0.602     0.854    rand/SW_IBUF[1]
    SLICE_X5Y53          LUT6 (Prop_lut6_I4_O)        0.045     0.899 r  rand/number[0]_i_1/O
                         net (fo=1, routed)           0.000     0.899    num_handler/D[0]
    SLICE_X5Y53          FDRE                                         r  num_handler/number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.860     2.018    num_handler/clk_IBUF_BUFG
    SLICE_X5Y53          FDRE                                         r  num_handler/number_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            num_handler/number_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.304ns (33.651%)  route 0.599ns (66.349%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=17, routed)          0.599     0.857    rand/SW_IBUF[0]
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.045     0.902 r  rand/number[22]_i_1/O
                         net (fo=1, routed)           0.000     0.902    num_handler/D[22]
    SLICE_X7Y53          FDRE                                         r  num_handler/number_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.860     2.018    num_handler/clk_IBUF_BUFG
    SLICE_X7Y53          FDRE                                         r  num_handler/number_reg[22]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            num_handler/number_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.903ns  (logic 0.304ns (33.614%)  route 0.600ns (66.386%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=17, routed)          0.600     0.858    rand/SW_IBUF[0]
    SLICE_X7Y53          LUT6 (Prop_lut6_I3_O)        0.045     0.903 r  rand/number[16]_i_1/O
                         net (fo=1, routed)           0.000     0.903    num_handler/D[16]
    SLICE_X7Y53          FDRE                                         r  num_handler/number_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.860     2.018    num_handler/clk_IBUF_BUFG
    SLICE_X7Y53          FDRE                                         r  num_handler/number_reg[16]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            num_handler/number_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.297ns (32.764%)  route 0.610ns (67.236%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=25, routed)          0.610     0.862    rand/SW_IBUF[1]
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.045     0.907 r  rand/number[26]_i_1/O
                         net (fo=1, routed)           0.000     0.907    num_handler/D[26]
    SLICE_X4Y53          FDRE                                         r  num_handler/number_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.860     2.018    num_handler/clk_IBUF_BUFG
    SLICE_X4Y53          FDRE                                         r  num_handler/number_reg[26]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            num_handler/number_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.283ns (31.048%)  route 0.628ns (68.952%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  SW_IBUF[2]_inst/O
                         net (fo=29, routed)          0.628     0.866    rand/SW_IBUF[2]
    SLICE_X4Y50          LUT6 (Prop_lut6_I2_O)        0.045     0.911 r  rand/number[17]_i_1/O
                         net (fo=1, routed)           0.000     0.911    num_handler/D[17]
    SLICE_X4Y50          FDRE                                         r  num_handler/number_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.861     2.019    num_handler/clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  num_handler/number_reg[17]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            num_handler/number_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.304ns (33.278%)  route 0.609ns (66.722%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=17, routed)          0.609     0.867    rand/SW_IBUF[0]
    SLICE_X6Y52          LUT6 (Prop_lut6_I0_O)        0.045     0.912 r  rand/number[12]_i_1/O
                         net (fo=1, routed)           0.000     0.912    num_handler/D[12]
    SLICE_X6Y52          FDRE                                         r  num_handler/number_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.861     2.019    num_handler/clk_IBUF_BUFG
    SLICE_X6Y52          FDRE                                         r  num_handler/number_reg[12]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            num_handler/number_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.304ns (33.207%)  route 0.611ns (66.793%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=17, routed)          0.611     0.869    rand/SW_IBUF[0]
    SLICE_X7Y52          LUT6 (Prop_lut6_I4_O)        0.045     0.914 r  rand/number[4]_i_1/O
                         net (fo=1, routed)           0.000     0.914    num_handler/D[4]
    SLICE_X7Y52          FDRE                                         r  num_handler/number_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.861     2.019    num_handler/clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  num_handler/number_reg[4]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            num_handler/BTNC_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.238ns (26.043%)  route 0.677ns (73.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=3, routed)           0.677     0.915    num_handler/BTNC_IBUF
    SLICE_X3Y50          FDRE                                         r  num_handler/BTNC_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.863     2.021    num_handler/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  num_handler/BTNC_prev_reg/C





