[["First steps towards SAT-based formal analog verification.", ["Saurabh K. Tiwary", "Anubhav Gupta", "Joel R. Phillips", "Claudio Pinello", "Radu Zlatanovici"], "https://doi.org/10.1145/1687399.1687401", 8], ["Interpolant generation without constructing resolution graph.", ["Chih-Jen Hsu", "Shao-Lun Huang", "Chi-An Wu", "Chung-Yang Huang"], "https://doi.org/10.1145/1687399.1687402", 4], ["A scalable decision procedure for fixed-width bit-vectors.", ["Roberto Bruttomesso", "Natasha Sharygina"], "https://doi.org/10.1145/1687399.1687403", 8], ["Generation of optimal obstacle-avoiding rectilinear Steiner minimum tree.", ["Liang Li", "Zaichen Qian", "Evangeline F. Y. Young"], "https://doi.org/10.1145/1687399.1687405", 5], ["Obstacle-avoiding rectilinear Steiner tree construction based on Steiner point selection.", ["Chih-Hung Liu", "Shih-Yi Yuan", "Sy-Yen Kuo", "Jung-Hung Weng"], "https://doi.org/10.1145/1687399.1687406", 7], ["How to consider shorts and guarantee yield rate improvement for redundant wire insertion.", ["Fong-Yuan Chang", "Ren-Song Tsay", "Wai-Kei Mak"], "https://doi.org/10.1145/1687399.1687407", 6], ["Power-switch routing for coarse-grain MTCMOS technologies.", ["Tsun-Ming Tseng", "Mango Chia-Tso Chao", "Chien Pang Lu", "Chen Hsing Lo"], "https://doi.org/10.1145/1687399.1687408", 8], ["Scheduling with soft constraints.", ["Jason Cong", "Bin Liu", "Zhiru Zhang"], "https://doi.org/10.1145/1687399.1687410", 8], ["REMiS: Run-time energy minimization scheme in a reconfigurable processor with dynamic power-gated instruction set.", ["Muhammad Shafique", "Lars Bauer", "Jorg Henkel"], "https://doi.org/10.1145/1687399.1687411", 8], ["Enhanced reliability-aware power management through shared recovery technique.", ["Baoxian Zhao", "Hakan Aydin", "Dakai Zhu"], "https://doi.org/10.1145/1687399.1687412", 8], ["Resilient circuits - Enabling energy-efficient performance and reliability.", ["James Tschanz", "Keith A. Bowman", "Chris Wilkerson", "Shih-Lien Lu", "Tanay Karnik"], "https://doi.org/10.1145/1687399.1687414", 3], ["Resilience in computer systems and networks.", ["Kishor S. Trivedi", "Dong Seong Kim", "Rahul Ghosh"], "https://doi.org/10.1145/1687399.1687415", 4], ["Scan power reduction in linear test data compression scheme.", ["Mingjing Chen", "Alex Orailoglu"], "https://doi.org/10.1145/1687399.1687417", 5], ["Compacting test vector sets via strategic use of implications.", ["Nuno Alves", "Jennifer Dworak", "R. Iris Bahar", "Kundan Nepal"], "https://doi.org/10.1145/1687399.1687418", 6], ["Pre-ATPG path selection for near optimal post-ATPG process space coverage.", ["Jiniun Xionq", "Yiyu Shi", "Vladimir Zolotov", "Chandu Visweswariah"], "https://doi.org/10.1145/1687399.1687419", 8], ["A novel post-ATPG IR-drop reduction scheme for at-speed scan testing in broadcast-scan-based test compression environment.", ["Kohei Miyase", "Yuta Yamato", "Kenji Noda", "Hideaki Ito", "Kazumi Hatayama", "Takashi Aikyo", "Xiaoqing Wen", "Seiji Kajihara"], "https://doi.org/10.1145/1687399.1687420", 8], ["IPR: In-Place Reconfiguration for FPGA fault tolerance.", ["Zhe Feng", "Yu Hu", "Lei He", "Rupak Majumdar"], "https://doi.org/10.1145/1687399.1687422", 4], ["A circuit-software co-design approach for improving EDP in reconfigurable frameworks.", ["Somnath Paul", "Subho Chatterjee", "Saibal Mukhopadhyay", "Swarup Bhunia"], "https://doi.org/10.1145/1687399.1687423", 4], ["Security against hardware Trojan through a novel application of design obfuscation.", ["Rajat Subhra Chakraborty", "Swarup Bhunia"], "https://doi.org/10.1145/1687399.1687424", 4], ["MOLES: Malicious off-chip leakage enabled by side-channels.", ["Lang Lin", "Wayne Burleson", "Christof Paar"], "https://doi.org/10.1145/1687399.1687425", 6], ["Consistency-based characterization for IC Trojan detection.", ["Yousra Alkabani", "Farinaz Koushanfar"], "https://doi.org/10.1145/1687399.1687426", 5], ["SAT-based protein design.", ["Noah Ollikainen", "Ellen Sentovich", "Carlos Coelho", "Andreas Kuehlmann", "Tanja Kortemme"], "http://ieeexplore.ieee.org/document/5361301/", 8], ["Synthesizing sequential register-based computation with biochemistry.", ["Adam Shea", "Marc D. Riedel", "Brian Fett", "Keshab K. Parhi"], "http://ieeexplore.ieee.org/document/5361302/", 8], ["An algorithm for identifying dominant-edge metabolic pathways.", ["Ehsan Ullah", "Kyongbum Lee", "Soha Hassoun"], "http://ieeexplore.ieee.org/document/5361299/", 7], ["A contamination aware droplet routing algorithm for digital microfluidic biochips.", ["Tsung-Wei Huang", "Chun-Hsien Lin", "Tsung-Yi Ho"], "http://ieeexplore.ieee.org/document/5361300/", 6], ["On soft error rate analysis of scaled CMOS designs - A statistical perspective.", ["Huan-Kai Peng", "Charles H.-P. Wen", "Jayanta Bhadra"], "https://doi.org/10.1145/1687399.1687428", 7], ["Intrinsic NBTI-variability aware statistical pipeline performance assessment and tuning.", ["Balaji Vaidyanathan", "Anthony S. Oates", "Yuan Xie"], "https://doi.org/10.1145/1687399.1687429", 8], ["DynaTune: Circuit-level optimization for timing speculation considering dynamic path behavior.", ["Lu Wan", "Deming Chen"], "https://doi.org/10.1145/1687399.1687430", 8], ["A variation-aware preferential design approach for memory based reconfigurable computing.", ["Somnath Paul", "Saibal Mukhopadhyay", "Swarup Bhunia"], "https://doi.org/10.1145/1687399.1687431", 4], ["Pre-bond testable low-power clock tree design for 3D stacked ICs.", ["Xin Zhao", "Dean L. Lewis", "Hsien-Hsin S. Lee", "Sung Kyu Lim"], "https://doi.org/10.1145/1687399.1687433", 7], ["Layout-driven test-architecture design and optimization for 3D SoCs under pre-bond test-pin-count constraint.", ["Li Jiang", "Qiang Xu", "Krishnendu Chakrabarty", "T. M. Mak"], "https://doi.org/10.1145/1687399.1687434", 6], ["BIST design optimization for large-scale embedded memory cores.", ["Tzuo-Fan Chien", "Wen-Chi Chao", "James Chien-Mo Li", "Yao-Wen Chang", "Kuan-Yu Liao", "Ming-Tung Chang", "Min-Hsiu Tsai", "Chih-Mou Tseng"], "https://doi.org/10.1145/1687399.1687435", 4], ["Operating system scheduling for efficient online self-test in robust systems.", ["Yanjing Li", "Onur Mutlu", "Subhasish Mitra"], "https://doi.org/10.1145/1687399.1687436", 8], ["Quantifying robustness metrics in parameterized static timing analysis.", ["Khaled R. Heloue", "Chandramouli V. Kashyap", "Farid N. Najm"], "https://doi.org/10.1145/1687399.1687438", 8], ["PSTA-based branch and bound approach to the silicon speedpath isolation problem.", ["Sari Onaissi", "Khaled R. Heloue", "Farid N. Najm"], "https://doi.org/10.1145/1687399.1687439", 8], ["Timing Arc based logic analysis for false noise reduction.", ["Murthy Palla", "Jens Bargfrede", "Stephan Eggersgluss", "Walter Anheier", "Rolf Drechsler"], "https://doi.org/10.1145/1687399.1687440", 6], ["Exact route matching algorithms for analog and mixed signal integrated circuits.", ["Muhammet Mustafa Ozdal", "Renato Fernandes Hentschke"], "https://doi.org/10.1145/1687399.1687442", 8], ["An efficient pre-assignment routing algorithm for flip-chip designs.", ["Po-Wei Lee", "Chung-Wei Lin", "Yao-Wen Chang", "Chin-Fang Shen", "Wei-Chih Tseng"], "https://doi.org/10.1145/1687399.1687443", 6], ["Optimal layer assignment for escape routing of buses.", ["Tan Yan", "Hui Kong", "Martin D. F. Wong"], "https://doi.org/10.1145/1687399.1687444", 4], ["Pad assignment for die-stacking System-in-Package design.", ["Yu-Chen Lin", "Wai-Kei Mak", "Chris Chu", "Ting-Chi Wang"], "https://doi.org/10.1145/1687399.1687445", 7], ["Thermal modeling for 3D-ICs with integrated microchannel cooling.", ["Hitoshi Mizunuma", "Chia-Lin Yang", "Yi-Chang Lu"], "https://doi.org/10.1145/1687399.1687447", 8], ["Energy reduction for STT-RAM using early write termination.", ["Ping Zhou", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "https://doi.org/10.1145/1687399.1687448", 5], ["PCRAMsim: System-level performance, energy, and area modeling for Phase-Change RAM.", ["Xiangyu Dong", "Norman P. Jouppi", "Yuan Xie"], "https://doi.org/10.1145/1687399.1687449", 7], ["Introduction to GPU programming for EDA.", ["John F. Croix", "Sunil P. Khatri"], "https://doi.org/10.1145/1687399.1687451", 5], ["The epsilon-approximation to discrete VT assignment for leakage power minimization.", ["Yujia Feng", "Shiyan Hu"], "https://doi.org/10.1145/1687399.1687453", 7], ["A rigorous framework for convergent net weighting schemes in timing-driven placement.", ["Tony F. Chan", "Jason Cong", "Eric Radke"], "https://doi.org/10.1145/1687399.1687454", 7], ["An efficient algorithm for modeling spatially-correlated process variation in statistical full-chip leakage analysis.", ["Zuochang Ye", "Zhiping Yu"], "https://doi.org/10.1145/1687399.1687455", 7], ["TAPE: Thermal-aware agent-based power econom multi/many-core architectures.", ["Thomas Ebi", "Mohammad Abdullah Al Faruque", "Jorg Henkel"], "https://doi.org/10.1145/1687399.1687457", 8], ["Maximizing performance of thermally constrained multi-core processors by dynamic voltage and frequency control.", ["Vinay Hanumaiah", "Sarma B. K. Vrudhula", "Karam S. Chatha"], "https://doi.org/10.1145/1687399.1687458", 4], ["A hybrid local-global approach for multi-core thermal management.", ["Ramkumar Jayaseelan", "Tulika Mitra"], "https://doi.org/10.1145/1687399.1687459", 7], ["A hierarchy of subgraphs underlying a timing graph and its use in capturing topological correlation in SSTA.", ["Jaeyong Chung", "Jacob A. Abraham"], "https://doi.org/10.1145/1687399.1687461", 7], ["Binning optimization based on SSTA for transparently-latched circuits.", ["Min Gong", "Hai Zhou", "Jun Tao", "Xuan Zeng"], "https://doi.org/10.1145/1687399.1687462", 8], ["Timing model extraction for sequential circuits considering process variations.", ["Bing Li", "Ning Chen", "Ulf Schlichtmann"], "https://doi.org/10.1145/1687399.1687463", 11], ["CROP: Fast and effective congestion refinement of placement.", ["Yanheng Zhang", "Chris Chu"], "https://doi.org/10.1145/1687399.1687465", 7], ["GRPlacer: Improving routability and wire-length of global routing with circuit replacement.", ["Ke-Ren Dai", "Chien-Hung Lu", "Yih-Lang Li"], "https://doi.org/10.1145/1687399.1687466", 6], ["CRISP: Congestion reduction by iterated spreading during placement.", ["Jarrod A. Roy", "Natarajan Viswanathan", "Gi-Joon Nam", "Charles J. Alpert", "Igor L. Markov"], "https://doi.org/10.1145/1687399.1687467", 6], ["A study of routability estimation and clustering in placement.", ["Kalliopi Tsota", "Cheng-Kok Koh", "Venkataramanan Balakrishnan"], "https://doi.org/10.1145/1687399.1687468", 4], ["The synthesis of combinational logic to generate probabilities.", ["Weikang Qian", "Marc D. Riedel", "Kia Bazargan", "David J. Lilja"], "https://doi.org/10.1145/1687399.1687470", 8], ["Retiming and time borrowing: Optimizing high-performance pulsed-latch-based circuits.", ["Seonggwan Lee", "Seungwhun Paik", "Youngsoo Shin"], "https://doi.org/10.1145/1687399.1687471", 6], ["Synthesizing complementary circuits automatically.", ["ShengYu Shen", "Jianmin Zhang", "Ying Qin", "Sikun Li"], "https://doi.org/10.1145/1687399.1687472", 8], ["QLMOR: A new projection-based approach for nonlinear model order reduction.", ["Chenjie Gu"], "https://doi.org/10.1145/1687399.1687474", 8], ["Computing quadratic approximations for the isochrons of oscillators: A general theory and advanced numerical methods.", ["Onder Suvak", "Alper Demir"], "https://doi.org/10.1145/1687399.1687475", 6], ["Final-value ODEs: Stable numerical integration and its application to parallel circuit analysis.", ["Wei Dong", "Peng Li"], "https://doi.org/10.1145/1687399.1687476", 7], ["A parallel preconditioning strategy for efficient transistor-level circuit simulation.", ["Heidi Thornquist", "Eric R. Keiter", "Robert J. Hoekstra", "David M. Day", "Erik G. Boman"], "https://doi.org/10.1145/1687399.1687477", 8], ["Characterizing within-die variation from multiple supply port IDDQ measurements.", ["Kanak Agarwal", "Dhruva Acharyya", "Jim Plusquellic"], "https://doi.org/10.1145/1687399.1687479", 7], ["Voltage binning under process variation.", ["Vladimir Zolotov", "Chandu Visweswariah", "Jinjun Xiong"], "https://doi.org/10.1145/1687399.1687480", 8], ["Virtual probe: A statistically optimal framework for minimum-cost silicon characterization of nanoscale integrated circuits.", ["Xin Li", "Rob A. Rutenbar", "R. D. Shawn Blanton"], "https://doi.org/10.1145/1687399.1687481", 8], ["Post-fabrication measurement-driven oxide breakdown reliability prediction and management.", ["Cheng Zhuo", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1687399.1687482", 8], ["Minimizing expected energy consumption through optimal integration of DVS and DPM.", ["Baoxian Zhao", "Hakan Aydin"], "https://doi.org/10.1145/1687399.1687484", 8], ["An efficient wakeup scheduling considering resource constraint for sensor-based power gating designs.", ["Ming-Chao Lee", "Yu-Ting Chen", "Yo-Tzu Cheng", "Shih-Chieh Chang"], "https://doi.org/10.1145/1687399.1687485", 4], ["Adaptive power management using reinforcement learning.", ["Ying Tan", "Wei Liu", "Qinru Qiu"], "https://doi.org/10.1145/1687399.1687486", 7], ["Temporal and spatial idleness exploitation for optimal-grained leakage control.", ["Hao Xu", "Ranga Vemuri", "Wen-Ben Jone"], "https://doi.org/10.1145/1687399.1687487", 6], ["A methodology for robust, energy efficient design of Spin-Torque-Transfer RAM arrays at scaled technologies.", ["Subho Chatterjee", "Mitchelle Rasquinha", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/1687399.1687489", 4], ["Nanoelectromechanical (NEM) relays integrated with CMOS SRAM for improved stability and low leakage.", ["Soogine Chong", "Kerem Akarvardar", "Roozbeh Parsa", "Jun-Bo Yoon", "Roger T. Howe", "Subhasish Mitra", "H.-S. Philip Wong"], "https://doi.org/10.1145/1687399.1687490", 7], ["Nonvolatile memristor memory: Device characteristics and design implications.", ["Yenpo Ho", "Garng M. Huang", "Peng Li"], "https://doi.org/10.1145/1687399.1687491", 6], ["Gene-regulatory memories: Electrical-equivalent modeling, simulation and parameter identification.", ["Yong Zhang", "Peng Li"], "https://doi.org/10.1145/1687399.1687492", 6], ["An elegant hardware-corroborated statistical repair and test methodology for conquering aging effects.", ["Rouwaida Kanj", "Rajiv V. Joshi", "Chad Adams", "James D. Warnock", "Sani R. Nassif"], "https://doi.org/10.1145/1687399.1687494", 8], ["Variability analysis of FinFET-based devices and circuits considering electrical confinement and width quantization.", ["Seid Hadi Rasouli", "Kazuhiko Endo", "Kaustav Banerjee"], "https://doi.org/10.1145/1687399.1687495", 8], ["Modeling of layout-dependent stress effect in CMOS design.", ["Chi-Chao Wang", "Wei Zhao", "Frank Liu", "Min Chen", "Yu Cao"], "https://doi.org/10.1145/1687399.1687496", 8], ["Layout-dependent STI stress analysis and stress-aware RF/analog circuit design optimization.", ["Jiying Xue", "Zuochang Ye", "Yangdong Deng", "Hongrui Wang", "Liu Yang", "Zhiping Yu"], "https://doi.org/10.1145/1687399.1687497", 8], ["Leveraging efficient parallel pattern search for clock mesh optimization.", ["Xiaoji Ye", "Srinath Narasimhan", "Peng Li"], "https://doi.org/10.1145/1687399.1687499", 6], ["Value assignment of adjustable delay buffers for clock skew minimization in multi-voltage mode designs.", ["Yu-Shih Su", "Wing-Kai Hon", "Cheng-Chih Yang", "Shih-Chieh Chang", "Yeong-Jar Chang"], "https://doi.org/10.1145/1687399.1687500", 4], ["Taming irregular EDA applications on GPUs.", ["Yangdong Deng", "Bo D. Wang", "Shuai Mu"], "https://doi.org/10.1145/1687399.1687501", 8], ["Multi-level clustering for clock skew optimization.", ["Jonas Casanova", "Jordi Cortadella"], "https://doi.org/10.1145/1687399.1687502", 8], ["From 2D to 3D NoCs: A case study on worst-case communication performance.", ["Yue Qian", "Zhonghai Lu", "Wenhua Dou"], "https://doi.org/10.1145/1687399.1687504", 8], ["An accurate and efficient performance analysis approach based on queuing model for network on chip.", ["Ming-che Lai", "Lei Gao", "Nong Xiao", "Zhiying Wang"], "https://doi.org/10.1145/1687399.1687505", 8], ["A performance analytical model for Network-on-Chip with constant service time routers.", ["Nikita Nikitin", "Jordi Cortadella"], "https://doi.org/10.1145/1687399.1687506", 8], ["A method for calculating hard QoS guarantees for Networks-on-Chip.", ["Dara Rahmati", "Srinivasan Murali", "Luca Benini", "Federico Angiolini", "Giovanni De Micheli", "Hamid Sarbazi-Azad"], "https://doi.org/10.1145/1687399.1687507", 8], ["Task management in MPSoCs: An ASIP approach.", ["Jeronimo Castrillon", "Diandian Zhang", "Torsten Kempf", "Bart Vanthournout", "Rainer Leupers", "Gerd Ascheid"], "https://doi.org/10.1145/1687399.1687508", 8], ["Simultaneous layout migration and decomposition for double patterning technology.", ["Chin-Hsiung Hsu", "Yao-Wen Chang", "Sani R. Nassif"], "https://doi.org/10.1145/1687399.1687510", 6], ["GREMA: Graph reduction based efficient mask assignment for double patterning technology.", ["Yue Xu", "Chris Chu"], "https://doi.org/10.1145/1687399.1687511", 6], ["Timing yield-aware color reassignment and detailed placement perturbation for double patterning lithography.", ["Mohit Gupta", "Kwangok Jeong", "Andrew B. Kahng"], "https://doi.org/10.1145/1687399.1687512", 8], ["A framework for early and systematic evaluation of design rules.", ["Rani S. Ghaida", "Puneet Gupta"], "https://doi.org/10.1145/1687399.1687513", 8], ["Adaptive sampling for efficient failure probability analysis of SRAM cells.", ["Javid Jaffari", "Mohab Anis"], "https://doi.org/10.1145/1687399.1687515", 8], ["Yield estimation of SRAM circuits using \"Virtual SRAM Fab\".", ["Aditya Bansal", "Rama N. Singh", "Rouwaida Kanj", "Saibal Mukhopadhyay", "Jin-Fuw Lee", "Emrah Acar", "Amith Singhee", "Keunwoo Kim", "Ching-Te Chuang", "Sani R. Nassif", "Fook-Luen Heng", "Koushik K. Das"], "https://doi.org/10.1145/1687399.1687516", 6], ["Mitigation of intra-array SRAM variability using adaptive voltage architecture.", ["Ashish Kumar Singh", "Ku He", "Constantine Caramanis", "Michael Orshansky"], "https://doi.org/10.1145/1687399.1687517", 8], ["Multi-functional interconnect co-optimization for fast and reliable 3D stacked ICs.", ["Young-Joon Lee", "Rohan Goel", "Sung Kyu Lim"], "https://doi.org/10.1145/1687399.1687519", 7], ["Energy-optimal dynamic thermal management for green computing.", ["Donghwa Shin", "Jihun Kim", "Naehyuck Chang", "Jinhang Choi", "Sung Woo Chung", "Eui-Young Chung"], "https://doi.org/10.1145/1687399.1687520", 6], ["Fast 3-D thermal analysis of complex interconnect structures using electrical modeling and simulation methodologies.", ["Chuan Xu", "Lijun Jiang", "Seshadri K. Kolluri", "Barry J. Rubin", "Alina Deutsch", "Howard Smith", "Kaustav Banerjee"], "https://doi.org/10.1145/1687399.1687521", 8], ["Voltage-drop aware analytical placement by global power spreading for mixed-size circuit designs.", ["Yi-Lin Chuang", "Po-Wei Lee", "Yao-Wen Chang"], "https://doi.org/10.1145/1687399.1687523", 8], ["A study of Through-Silicon-Via impact on the 3D stacked IC layout.", ["Dae Hyun Kim", "Krit Athikulwongse", "Sung Kyu Lim"], "https://doi.org/10.1145/1687399.1687524", 7], ["Parallel multi-level analytical global placement on graphics processing units.", ["Jason Cong", "Yi Zou"], "https://doi.org/10.1145/1687399.1687525", 8], ["Memory organization and data layout for instruction set extensions with architecturally visible storage.", ["Panagiotis Athanasopoulos", "Philip Brisk", "Yusuf Leblebici", "Paolo Ienne"], "https://doi.org/10.1145/1687399.1687527", 8], ["Automatic memory partitioning and scheduling for throughput and power optimization.", ["Jason Cong", "Wei Jiang", "Bin Liu", "Yi Zou"], "https://doi.org/10.1145/1687399.1687528", 8], ["Battery allocation for wireless sensor network lifetime maximization under cost constraints.", ["Hengyu Long", "Yongpan Liu", "Yiqun Wang", "Robert P. Dick", "Huazhong Yang"], "https://doi.org/10.1145/1687399.1687529", 8], ["Genetic design automation.", ["Chris J. Myers", "Nathan A. Barker", "Hiroyuki Kuwahara", "Kevin R. Jones", "Curtis Madsen", "Nam-Phuong D. Nguyen"], "https://doi.org/10.1145/1687399.1687531", 4], ["An electrical-level superposed-edge approach to statistical serial link simulation.", ["Michael J. Tsuk", "Daniel Dvorscak", "Chin Siong Ong", "Jacob White"], "https://doi.org/10.1145/1687399.1687533", 8], ["Joint design-time and post-silicon optimization for digitally tuned analog circuits.", ["Wei Yao", "Yiyu Shi", "Lei He", "Sudhakar Pamarti"], "https://doi.org/10.1145/1687399.1687534", 6], ["Fast trade-off evaluation for digital signal processing systems during wordlength optimization.", ["Linsheng Zhang", "Yan Zhang", "Wenbiao Zhou"], "https://doi.org/10.1145/1687399.1687535", 8], ["Improved heuristics for finite word-length polynomial datapath optimization.", ["Bijan Alizadeh", "Masahiro Fujita"], "https://doi.org/10.1145/1687399.1687536", 6], ["Decoupling capacitance efficient placement for reducing transient power supply noise.", ["Xiaoyi Wang", "Yici Cai", "Qiang Zhou", "Sheldon X.-D. Tan", "Thom Jefferson A. Eguia"], "https://doi.org/10.1145/1687399.1687538", 7], ["A hierarchical floating random walk algorithm for fabric-aware 3D capacitance extraction.", ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "Luca Daniel"], "https://doi.org/10.1145/1687399.1687539", 7], ["Active-passive co-synthesis of multi-GigaHertz radio frequency circuits with broadband parametric macromodels of on-chip passives.", ["Ritochit Chakraborty", "Arun V. Sathanur", "Vikram Jandhyala"], "https://doi.org/10.1145/1687399.1687540", 8], ["GHM: A generalized Hamiltonian method for passivity test of impedance/admittance descriptor systems.", ["Zheng Zhang", "Chi-Un Lei", "Ngai Wong"], "https://doi.org/10.1145/1687399.1687541", 7], ["Fast and reliable passivity assessment and enforcement with extended Hamiltonian pencil.", ["Zuochang Ye", "Luis Miguel Silveira", "Joel R. Phillips"], "https://doi.org/10.1145/1687399.1687542", 5], ["Interpolating functions from large Boolean relations.", ["Jie-Hong Roland Jiang", "Hsuan-Po Lin", "Wei-Lun Hung"], "https://doi.org/10.1145/1687399.1687544", 6], ["Fast detection of node mergers using logic implications.", ["Yung-Chih Chen", "Chun-Yao Wang"], "https://doi.org/10.1145/1687399.1687545", 4], ["DeltaSyn: An efficient logic difference optimizer for ECO synthesis.", ["Smita Krishnaswamy", "Haoxing Ren", "Nilesh Modi", "Ruchir Puri"], "https://doi.org/10.1145/1687399.1687546", 8], ["Iterative layering: Optimizing arithmetic circuits by structuring the information flow.", ["Ajay K. Verma", "Philip Brisk", "Paolo Ienne"], "https://doi.org/10.1145/1687399.1687547", 8], ["Global routing revisited.", ["Michael D. Moffitt"], "https://doi.org/10.1145/1687399.1687549", 4], ["POWER7 - Verification challenge of a multi-core processor.", ["Klaus-Dieter Schubert"], "https://doi.org/10.1145/1687399.1687551", 4]]