<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_prev_trig_reg_2</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_2</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<thread>
		<name>gen_active_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>SobelFilter_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_1</thread>
	</reg_ops>
	<thread>
		<name>gen_active_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_1</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>SobelFilter_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_2</thread>
	</reg_ops>
	<thread>
		<name>gen_active_2</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_2</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_2</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_2</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_2</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>SobelFilter_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
	</reg_ops>
	<thread>
		<name>gen_unvalidated_req</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>SobelFilter_N_Muxb_1_2_3_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_full</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>do_filter</thread>
		<reg_op>
			<id>16124</id>
			<source_loc>15554</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>2</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>16125</id>
			<source_loc>15580</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>3</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>16126</id>
			<source_loc>15668</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>4</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>16127</id>
			<source_loc>15673</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>5</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>16128</id>
			<source_loc>15678</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>6</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<thread>
		<name>do_filter</name>
		<resource>
			<latency>0</latency>
			<delay>5.0845</delay>
			<module_name>SobelFilter_Div_16Ux7U_8U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>/</label>
			<unit_area>1595.0367</unit_area>
			<comb_area>1595.0367</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1595.0367</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.3100</delay>
			<module_name>SobelFilter_Mul_9Ux8U_17U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>*</label>
			<unit_area>501.7140</unit_area>
			<comb_area>501.7140</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1003.4280</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.5059</delay>
			<module_name>SobelFilter_Mul_11Sx8U_19S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>565.6680</unit_area>
			<comb_area>565.6680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>565.6680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2741</delay>
			<module_name>SobelFilter_Add_8Ux8U_8U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>4</count>
			<label>+</label>
			<unit_area>95.8797</unit_area>
			<comb_area>95.8797</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>383.5188</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3487</delay>
			<module_name>SobelFilter_Add_20Sx16U_20S_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>299.2329</unit_area>
			<comb_area>299.2329</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>299.2329</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.9378</delay>
			<module_name>SobelFilter_Add_12Sx10U_12S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>+</label>
			<unit_area>72.5040</unit_area>
			<comb_area>72.5040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>217.5120</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.9886</delay>
			<module_name>SobelFilter_Mul_8Ux8U_8U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>194.5980</unit_area>
			<comb_area>194.5980</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>194.5980</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.1041</delay>
			<module_name>SobelFilter_Add_20Sx17U_20S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>149.1120</unit_area>
			<comb_area>149.1120</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>149.1120</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.5251</delay>
			<module_name>SobelFilter_LessThan_11Sx11S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&lt;</label>
			<unit_area>49.9320</unit_area>
			<comb_area>49.9320</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>99.8640</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8080</delay>
			<module_name>SobelFilter_Add_8Ux8U_8U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>39.3300</unit_area>
			<comb_area>39.3300</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>78.6600</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7922</delay>
			<module_name>SobelFilter_Add_9Ux3S_11S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>65.3220</unit_area>
			<comb_area>65.3220</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>65.3220</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7872</delay>
			<module_name>SobelFilter_Add_10Ux9U_11U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>64.9800</unit_area>
			<comb_area>64.9800</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>64.9800</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6699</delay>
			<module_name>SobelFilter_Add_9Ux2U_10U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>35.2260</unit_area>
			<comb_area>35.2260</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>35.2260</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3743</delay>
			<module_name>SobelFilter_Add_5Sx2U_5S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>18.8100</unit_area>
			<comb_area>18.8100</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>18.8100</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2915</delay>
			<module_name>SobelFilter_Add_3Sx2U_4S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>14.0220</unit_area>
			<comb_area>14.0220</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>14.0220</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3214</delay>
			<module_name>SobelFilter_LessThan_4Sx3S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>12.9960</unit_area>
			<comb_area>12.9960</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>12.9960</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1353</delay>
			<module_name>SobelFilter_Add_2Ux1U_2U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>6.1560</unit_area>
			<comb_area>6.1560</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>12.3120</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1945</delay>
			<module_name>SobelFilter_Mul_2Ux2U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>11.2860</unit_area>
			<comb_area>11.2860</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>11.2860</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1216</delay>
			<module_name>SobelFilter_LessThan_2Ux2U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&lt;</label>
			<unit_area>5.1300</unit_area>
			<comb_area>5.1300</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>10.2600</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>SobelFilter_ROM_9X32_filter2</module_name>
			<resource_kind>ROM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>SobelFilter_RAM_2048X8_1</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>67</reg_bits>
		<reg_count>13</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>67</count>
			<total_area>366.6240</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>1131.3566</mux_area>
		<control_area>0.0000</control_area>
		<total_area>6329.8250</total_area>
		<comb_area>5959.2010</comb_area>
		<seq_area>362.6240</seq_area>
		<total_bits>67</total_bits>
		<state_count>18</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>1</cpu_time>
				<real_time>2</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_1</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_1</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_2</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_2</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_2</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_2</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
	</reg_ops>
	<thread>
		<name>gen_do_reg_vld</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>SobelFilter_N_Muxb_1_2_3_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<thread>
		<name>gen_busy</name>
		<resource>
			<latency>0</latency>
			<delay>0.1649</delay>
			<module_name>SobelFilter_gen_busy_r_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<state_encoding>
		<thread>do_filter</thread>
		<state_reg>
			<name>global_state</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>75</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>3</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>87</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>93</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>4</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>5</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>6</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>7</cycle_id>
			</value>
			<value>
				<encoded>10</encoded>
				<cycle_id>109</cycle_id>
			</value>
			<value>
				<encoded>11</encoded>
				<cycle_id>110</cycle_id>
			</value>
			<value>
				<encoded>12</encoded>
				<cycle_id>111</cycle_id>
			</value>
			<value>
				<encoded>13</encoded>
				<cycle_id>112</cycle_id>
			</value>
			<value>
				<encoded>14</encoded>
				<cycle_id>113</cycle_id>
			</value>
			<value>
				<encoded>15</encoded>
				<cycle_id>114</cycle_id>
			</value>
			<value>
				<encoded>16</encoded>
				<cycle_id>115</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<reg_share>
		<survivor>gs_ctrl2</survivor>
		<absorbed>gs_ctrl6</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl2</survivor>
		<absorbed>gs_ctrl10</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl3</survivor>
		<absorbed>gs_ctrl7</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl3</survivor>
		<absorbed>gs_ctrl11</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl4</survivor>
		<absorbed>gs_ctrl8</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl4</survivor>
		<absorbed>gs_ctrl12</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl14</survivor>
		<absorbed>gs_ctrl16</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl14</survivor>
		<absorbed>gs_ctrl17</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl14</survivor>
		<absorbed>gs_ctrl18</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl14</survivor>
		<absorbed>gs_ctrl19</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl14</survivor>
		<absorbed>gs_ctrl20</absorbed>
	</reg_share>
	<reg_share>
		<survivor>SobelFilter_Add_9Ux2U_10U_4_25_in1</survivor>
		<absorbed>SobelFilter_Add_2Ux1U_2U_4_26_in2</absorbed>
	</reg_share>
	<reg_share>
		<survivor>SobelFilter_Add_9Ux2U_10U_4_25_in1</survivor>
		<absorbed>SobelFilter_Add_5Sx2U_5S_4_31_in1</absorbed>
	</reg_share>
	<memory_mapping>
		<array>
			<name>filter2</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<word_count>9</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>288</total_bits>
			<simple_depth>11</simple_depth>
			<compact_depth>9</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>filter2</name>
			<module_name>SobelFilter_ROM_9X32_filter2</module_name>
			<word_count>9</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>288</total_bits>
			<source_loc>985</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype W="32">sc_int</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>from_tb_b</name>
			<dimension>4</dimension>
			<dimension>512</dimension>
			<word_count>2048</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>16384</total_bits>
			<simple_depth>2048</simple_depth>
			<compact_depth>2048</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>from_tb_b</name>
			<module_name>SobelFilter_RAM_2048X8_1</module_name>
			<word_count>2048</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>16384</total_bits>
			<source_loc>2272</source_loc>
			<datatype>
				<array>4</array>
				<datatype>
					<array>512</array>
					<datatype W="8">sc_uint</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>from_tb_g</name>
			<dimension>4</dimension>
			<dimension>512</dimension>
			<word_count>2048</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>16384</total_bits>
			<simple_depth>2048</simple_depth>
			<compact_depth>2048</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>from_tb_g</name>
			<module_name>SobelFilter_RAM_2048X8_1</module_name>
			<word_count>2048</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>16384</total_bits>
			<source_loc>2271</source_loc>
			<datatype>
				<array>4</array>
				<datatype>
					<array>512</array>
					<datatype W="8">sc_uint</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>from_tb_r</name>
			<dimension>4</dimension>
			<dimension>512</dimension>
			<word_count>2048</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>16384</total_bits>
			<simple_depth>2048</simple_depth>
			<compact_depth>2048</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>from_tb_r</name>
			<module_name>SobelFilter_RAM_2048X8_1</module_name>
			<word_count>2048</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>16384</total_bits>
			<source_loc>2270</source_loc>
			<datatype>
				<array>4</array>
				<datatype>
					<array>512</array>
					<datatype W="8">sc_uint</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<resource>
		<latency>0</latency>
		<delay>5.0845</delay>
		<module_name>SobelFilter_Div_16Ux7U_8U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>/</label>
		<unit_area>1595.0367</unit_area>
		<comb_area>1595.0367</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1595.0367</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.3100</delay>
		<module_name>SobelFilter_Mul_9Ux8U_17U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>501.7140</unit_area>
		<comb_area>501.7140</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1003.4280</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.5059</delay>
		<module_name>SobelFilter_Mul_11Sx8U_19S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>565.6680</unit_area>
		<comb_area>565.6680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>565.6680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2741</delay>
		<module_name>SobelFilter_Add_8Ux8U_8U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>95.8797</unit_area>
		<comb_area>95.8797</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>383.5188</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3487</delay>
		<module_name>SobelFilter_Add_20Sx16U_20S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>299.2329</unit_area>
		<comb_area>299.2329</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>299.2329</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.9378</delay>
		<module_name>SobelFilter_Add_12Sx10U_12S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>72.5040</unit_area>
		<comb_area>72.5040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>217.5120</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.9886</delay>
		<module_name>SobelFilter_Mul_8Ux8U_8U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>194.5980</unit_area>
		<comb_area>194.5980</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>194.5980</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.1041</delay>
		<module_name>SobelFilter_Add_20Sx17U_20S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>149.1120</unit_area>
		<comb_area>149.1120</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>149.1120</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.5251</delay>
		<module_name>SobelFilter_LessThan_11Sx11S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>49.9320</unit_area>
		<comb_area>49.9320</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>99.8640</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8080</delay>
		<module_name>SobelFilter_Add_8Ux8U_8U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>39.3300</unit_area>
		<comb_area>39.3300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>78.6600</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.7922</delay>
		<module_name>SobelFilter_Add_9Ux3S_11S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>65.3220</unit_area>
		<comb_area>65.3220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>65.3220</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.7872</delay>
		<module_name>SobelFilter_Add_10Ux9U_11U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>64.9800</unit_area>
		<comb_area>64.9800</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>64.9800</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.6699</delay>
		<module_name>SobelFilter_Add_9Ux2U_10U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>35.2260</unit_area>
		<comb_area>35.2260</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>35.2260</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3743</delay>
		<module_name>SobelFilter_Add_5Sx2U_5S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>18.8100</unit_area>
		<comb_area>18.8100</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>18.8100</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2915</delay>
		<module_name>SobelFilter_Add_3Sx2U_4S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>14.0220</unit_area>
		<comb_area>14.0220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>14.0220</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>13.3380</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3214</delay>
		<module_name>SobelFilter_LessThan_4Sx3S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>12.9960</unit_area>
		<comb_area>12.9960</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>12.9960</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>SobelFilter_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>12.3120</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1353</delay>
		<module_name>SobelFilter_Add_2Ux1U_2U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>6.1560</unit_area>
		<comb_area>6.1560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>12.3120</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1945</delay>
		<module_name>SobelFilter_Mul_2Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>11.2860</unit_area>
		<comb_area>11.2860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>11.2860</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1216</delay>
		<module_name>SobelFilter_LessThan_2Ux2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>5.1300</unit_area>
		<comb_area>5.1300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>10.2600</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>SobelFilter_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<count>1</count>
		<not_in_use/>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>SobelFilter_N_Muxb_1_2_3_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.3940</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>SobelFilter_ROM_9X32_filter2</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>SobelFilter_RAM_2048X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>102</reg_bits>
	<reg_count>32</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>102</count>
		<total_area>806.4360</total_area>
		<unit_area>7.9062</unit_area>
		<comb_area>0.5231</comb_area>
		<seq_area>7.3832</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>857.6982</mux_area>
	<control_area>234.4453</control_area>
	<total_area>6770.7799</total_area>
	<comb_area>6017.6959</comb_area>
	<seq_area>753.0840</seq_area>
	<total_bits>102</total_bits>
	<state_count>62</state_count>
	<netlist>
		<module_name>SobelFilter</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>i_clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>965</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>i_rst</name>
			<datatype W="1">bool</datatype>
			<source_loc>966</source_loc>
		</port>
		<source_loc>
			<id>16118</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>971,16115</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>i_rgb_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>16118</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>16200</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6092,972,15318,16090,16107</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>16200</source_loc>
		</port>
		<source_loc>
			<id>15799</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15556,15582</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>15799</source_loc>
		</port>
		<source_loc>
			<id>16028</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>974,16022</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_result_r_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>16028</source_loc>
		</port>
		<source_loc>
			<id>16213</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10384,975,15230</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_r_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>16213</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>16149</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17208,17152,15664,15825,15826,15827</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_r_data</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>16149</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</port>
		<source_loc>
			<id>16048</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>977,16042</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_result_g_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>16048</source_loc>
		</port>
		<source_loc>
			<id>16222</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9758,978,15261</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_g_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>16222</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>16163</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2441,17232,15669,15818,15819,15820</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_g_data</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>16163</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</port>
		<source_loc>
			<id>16068</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>980,16062</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_result_b_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>16068</source_loc>
		</port>
		<source_loc>
			<id>16232</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8828,981,15292</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_b_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>16232</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>16182</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17102,2441,17256,15674,15810,15811,15812,15813</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_b_data</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>16182</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</port>
		<source_loc>
			<id>15208</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17722,15205,15207</sub_loc>
		</source_loc>
		<source_loc>
			<id>15210</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15208,15211,15212,15280</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_b_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>15210</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>15283</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17705,15282,15290,15281</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Xor_1Ux1U_1U_1_7_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>15283</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>15293</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17706,15289,16071,16073</sub_loc>
		</source_loc>
		<source_loc>
			<id>16074</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15293,16075,16076</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_b_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>16074</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Or_1Ux1U_1U_4_8_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>15291</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>15199</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17698,15196,15198</sub_loc>
		</source_loc>
		<source_loc>
			<id>15201</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15199,15202,15203,15249</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_g_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>15201</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>15252</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17681,15251,15259,15250</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Xor_1Ux1U_1U_1_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>15252</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>15262</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17682,15258,16051,16053</sub_loc>
		</source_loc>
		<source_loc>
			<id>16054</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15262,16055,16056</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_g_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>16054</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Or_1Ux1U_1U_4_5_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>15260</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>15190</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17674,15187,15189</sub_loc>
		</source_loc>
		<source_loc>
			<id>15192</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15190,15193,15194,15218</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_r_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>15192</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>15221</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17657,15220,15228,15219</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Xor_1Ux1U_1U_1_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>15221</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>15231</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17658,15227,16031,16033</sub_loc>
		</source_loc>
		<source_loc>
			<id>16034</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15231,16035,16036</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_r_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>16034</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Or_1Ux1U_1U_4_2_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>15229</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_N_Muxb_1_2_3_4_10_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>15319</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>16198</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18302,17639,15314,15315,15320,15328,15329,16109</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>16198</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
			<module_name>regr_ss_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_gen_busy_r_4_86_gen_busy_i_rgb_m_data_is_invalid_next</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17584</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3390</id>
			<loc_kind>DECL</loc_kind>
			<label>div</label>
			<file_id>3</file_id>
			<line>1772</line>
			<col>7</col>
		</source_loc>
		<source_loc>
			<id>5763</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>967,857,3390</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_gen_busy_r_4_86_gdiv</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5763</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3384</id>
			<loc_kind>DECL</loc_kind>
			<label>new_req</label>
			<file_id>3</file_id>
			<line>1744</line>
			<col>12</col>
		</source_loc>
		<source_loc>
			<id>5761</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>967,857,3384</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_gen_busy_r_4_86_gnew_req</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5761</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state_next</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>2709</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<signal>
			<name>SobelFilter_Add_10Ux9U_11U_4_62_in1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>17425</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl21</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>16155</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15009,15001,15653</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Mul_8Ux8U_8U_4_48_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>16155</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Div_16Ux7U_8U_1_44_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>15652</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Div_16Ux7U_8U_1_44_in2</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>2512</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_20Sx16U_20S_1_39_out1</name>
			<datatype W="20">sc_int</datatype>
			<source_loc>15651</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_20Sx16U_20S_1_39_in2</name>
			<datatype W="20">sc_int</datatype>
			<source_loc>15013</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_20Sx17U_20S_4_36_out1</name>
			<datatype W="20">sc_int</datatype>
			<source_loc>15650</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_20Sx17U_20S_4_36_in2</name>
			<datatype W="20">sc_int</datatype>
			<source_loc>2343</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Mul_9Ux8U_17U_4_46_out1</name>
			<datatype W="17">sc_uint</datatype>
			<source_loc>15647</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Mul_11Sx8U_19S_4_34_out1</name>
			<datatype W="19">sc_int</datatype>
			<source_loc>15649</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Mul_9Ux8U_17U_4_33_out1</name>
			<datatype W="17">sc_uint</datatype>
			<source_loc>15648</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_5Sx2U_5S_4_31_out1</name>
			<datatype W="5">sc_int</datatype>
			<source_loc>15629</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>16147</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2343,15628</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Mul_2Ux2U_4U_4_30_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>16147</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6697</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17212,17236,17260</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Mul_2Ux2U_4U_4_30_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>6697</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_12Sx10U_12S_4_29_in2_slice</name>
			<datatype W="2">sc_int</datatype>
			<source_loc>2343</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_9Ux2U_10U_4_25_out1</name>
			<datatype W="10">sc_uint</datatype>
			<source_loc>15625</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6686</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17216,17240,17264</sub_loc>
		</source_loc>
		<source_loc>
			<id>16237</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6686,17281,17210,17234,17258</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Add_9Ux2U_10U_4_25_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>16237</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6684</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2427,2466,2505</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Add_9Ux2U_10U_4_25_in2</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>6684</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl15</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add_2Ux1U_2U_4_22_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>17283</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl14</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>6659</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17445,17461</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Add_12Sx10U_12S_4_16_in1_slice</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>6659</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl13</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl9</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl5</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<signal>
			<name>gs_ctrl4</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl3</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add_12Sx10U_12S_4_29_out1</name>
			<datatype W="12">sc_int</datatype>
			<source_loc>15626</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_9Ux3S_11S_4_13_in2</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>17469</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add_10Ux9U_11U_4_62_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>15705</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>15863</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15852,15853</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_43</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>15863</source_loc>
			<area>82.7640</area>
			<comb_area>0.0000</comb_area>
			<seq_area>82.7640</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_11</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add_12Sx10U_12S_4_67_out1</name>
			<datatype W="12">sc_int</datatype>
			<source_loc>15717</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_12Sx10U_12S_4_16_out1</name>
			<datatype W="12">sc_int</datatype>
			<source_loc>15724</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>15861</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15849,15850,15847,15848</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_42</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>15861</source_loc>
			<area>82.7640</area>
			<comb_area>0.0000</comb_area>
			<seq_area>82.7640</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_11</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add_2Ux1U_2U_4_26_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>15845</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>16176</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17207,15845</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_41</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>16176</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add_2Ux1U_2U_4_22_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>15843</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>16179</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17205,15843</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_40</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>16179</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<signal>
			<name>SobelFilter_LessThan_11Sx11S_1U_4_14_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>15840</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>16170</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17104,15838</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Add_9Ux3S_11S_4_13_out1</name>
			<datatype W="11">sc_int</datatype>
			<source_loc>16170</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>16173</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17384,17449,15832,15834,15835,15836,15837,15838,15833</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_38</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>16173</source_loc>
			<area>82.7640</area>
			<comb_area>0.0000</comb_area>
			<seq_area>82.7640</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_11</module_name>
		</signal>
		<source_loc>
			<id>15797</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17584,15553,15579,16117,16110</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_gen_busy_r_4_86_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>15797</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>15800</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17592,15667,16024,16032,16023</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_And_1Ux1U_1U_4_82_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>15800</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>15801</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17608,15672,16044,16052,16043</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_And_1Ux1U_1U_4_83_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>15801</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>15802</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17624,15677,16064,16072,16063</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_And_1Ux1U_1U_4_84_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>15802</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>15304</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17636,15303,15675,15302</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Not_1U_1U_1_9_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>15304</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>15209</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17575,15206,15279,15301,15541,15676</sub_loc>
		</source_loc>
		<source_loc>
			<id>15814</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15209,15815,15816</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_b_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>15814</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>15273</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17620,15272,15670,15271</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Not_1U_1U_1_6_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>15273</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>15200</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17572,15197,15248,15270,15540,15671</sub_loc>
		</source_loc>
		<source_loc>
			<id>15821</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15200,15822,15823</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_g_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>15821</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>15242</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17604,15241,15665,15240</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Not_1U_1U_1_3_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>15242</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>15191</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17569,15188,15217,15239,15539,15666</sub_loc>
		</source_loc>
		<source_loc>
			<id>15828</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15191,15829,15830</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_r_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>15828</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>15325</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17564,15317,15537,15552,15555,15578,15581</sub_loc>
		</source_loc>
		<source_loc>
			<id>15803</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15325,15804,15805,15806,15807,15808,16108</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>15803</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add_8Ux8U_8U_1_58_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>15661</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_LessThan_2Ux2U_1U_4_57_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>15659</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>16160</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17285,15638</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Add_8Ux8U_8U_1_51_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>16160</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_LessThan_2Ux2U_1U_4_32_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>15656</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_LessThan_4Sx3S_1U_4_15_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>15567</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>15858</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15840,15841</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_39</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>15858</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add_8Ux8U_8U_4_59_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>15662</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_8Ux8U_8U_1_54_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>15819</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_8Ux8U_8U_4_60_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>15663</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_8Ux8U_8U_1_56_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>15812</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>15727</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_3Sx2U_4S_4_12_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>15810</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>2709</source_loc>
			<state_reg/>
			<area>44.4600</area>
			<comb_area>6.8400</comb_area>
			<seq_area>37.6200</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_5</module_name>
		</signal>
		<source_loc>
			<id>15344</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17568,15337,15538,15554,15580,15668,15673,15678,16124,16125,16126,16127,16128</sub_loc>
		</source_loc>
		<signal>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>15344</source_loc>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>filter2_in1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>18808</source_loc>
			<async/>
			<preserved/>
		</signal>
		<source_loc>
			<id>16188</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2440,15630</sub_loc>
		</source_loc>
		<signal>
			<name>filter2_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>16188</source_loc>
		</signal>
		<signal>
			<name>from_tb_b_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>2676</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_b_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18752</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_b_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18752</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_b_in1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>18787</source_loc>
			<async/>
			<preserved/>
		</signal>
		<source_loc>
			<id>16195</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17262,15718</sub_loc>
		</source_loc>
		<signal>
			<name>from_tb_b_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>16195</source_loc>
		</signal>
		<signal>
			<name>from_tb_g_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>2676</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_g_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18752</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_g_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18752</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_g_in1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>18767</source_loc>
			<async/>
			<preserved/>
		</signal>
		<source_loc>
			<id>16184</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17268,15714</sub_loc>
		</source_loc>
		<signal>
			<name>from_tb_g_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>16184</source_loc>
		</signal>
		<signal>
			<name>from_tb_r_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>2676</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_r_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18752</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_r_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18752</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_r_in1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>17465</source_loc>
			<async/>
			<preserved/>
		</signal>
		<source_loc>
			<id>16191</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17274,15710</sub_loc>
		</source_loc>
		<signal>
			<name>from_tb_r_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>16191</source_loc>
		</signal>
		<source_loc>
			<id>15992</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15558,15584,15621,15688,15689,15698,15699,15710,15711,15723</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_RAM_2048X8_1</module_name>
			<name>from_tb_r</name>
			<instance_name>from_tb_r</instance_name>
			<thread>do_filter</thread>
			<port_conn>DIN,from_tb_r_DIN</port_conn>
			<port_conn>CE,from_tb_r_CE</port_conn>
			<port_conn>RW,from_tb_r_RW</port_conn>
			<port_conn>in1,from_tb_r_in1</port_conn>
			<port_conn>out1,from_tb_r_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>15992</source_loc>
		</module_inst>
		<source_loc>
			<id>15991</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15560,15586,15624,15691,15692,15702,15703,15714,15715,15725</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_RAM_2048X8_1</module_name>
			<name>from_tb_g</name>
			<instance_name>from_tb_g</instance_name>
			<thread>do_filter</thread>
			<port_conn>DIN,from_tb_g_DIN</port_conn>
			<port_conn>CE,from_tb_g_CE</port_conn>
			<port_conn>RW,from_tb_g_RW</port_conn>
			<port_conn>in1,from_tb_g_in1</port_conn>
			<port_conn>out1,from_tb_g_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>15991</source_loc>
		</module_inst>
		<source_loc>
			<id>15990</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15562,15588,15627,15694,15695,15706,15707,15718,15719,15721</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_RAM_2048X8_1</module_name>
			<name>from_tb_b</name>
			<instance_name>from_tb_b</instance_name>
			<thread>do_filter</thread>
			<port_conn>DIN,from_tb_b_DIN</port_conn>
			<port_conn>CE,from_tb_b_CE</port_conn>
			<port_conn>RW,from_tb_b_RW</port_conn>
			<port_conn>in1,from_tb_b_in1</port_conn>
			<port_conn>out1,from_tb_b_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>15990</source_loc>
		</module_inst>
		<source_loc>
			<id>15989</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15630</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_ROM_9X32_filter2</module_name>
			<name>filter2</name>
			<instance_name>filter2</instance_name>
			<thread>do_filter</thread>
			<port_conn>in1,filter2_in1</port_conn>
			<port_conn>out1,filter2_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>15989</source_loc>
		</module_inst>
		<source_loc>
			<id>1970</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>21</line>
			<col>18</col>
		</source_loc>
		<source_loc>
			<id>6726</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>966,1970</sub_loc>
		</source_loc>
		<thread>
			<name>drive_o_result_b_data</name>
			<clock>i_clk</clock>
			<module_name>mux_8bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>33.9702</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<name>SobelFilter_Add_3Sx2U_4S_4_12_out1</name>
			</rhs>
			<lhs>
				<name>o_result_b_data</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_8Ux8U_8U_1_56_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_8Ux8U_8U_4_60_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_o_result_g_data</name>
			<clock>i_clk</clock>
			<module_name>mux_8bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>24.7283</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>o_result_g_data</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add_8Ux8U_8U_1_54_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_8Ux8U_8U_4_59_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_o_result_r_data</name>
			<clock>i_clk</clock>
			<module_name>mux_8bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>43.2188</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3973</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>o_result_r_data</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_r_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>3</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_b_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>3</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_8Ux8U_8U_1_51_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_8Ux8U_8U_1_58_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>s_reg_39</name>
				<name>SobelFilter_LessThan_4Sx3S_1U_4_15_out1</name>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_32_out1</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_57_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_m_busy_req_0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3259</controller_delay>
			<lhs>
				<name>i_rgb_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_o_result_r_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.3259</controller_delay>
			<lhs>
				<name>o_result_r_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Not_1U_1U_1_3_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_57_out1</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_32_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_o_result_g_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>o_result_g_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Not_1U_1U_1_6_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_o_result_b_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>o_result_b_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Not_1U_1U_1_9_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_stall0</name>
			<async/>
			<module_name>mux_1bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>6.6490</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1831</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>stall0</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_gen_busy_r_4_86_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>SobelFilter_And_1Ux1U_1U_4_82_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_And_1Ux1U_1U_4_83_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_And_1Ux1U_1U_4_84_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_38</name>
			<clock>i_clk</clock>
			<module_name>mux_11bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>29.8808</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_38</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add_9Ux3S_11S_4_13_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>s_reg_39</name>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_39</name>
			<clock>i_clk</clock>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_14_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_39</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>s_reg_40</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_32_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_40</name>
			<clock>i_clk</clock>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<name>SobelFilter_Add_2Ux1U_2U_4_22_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_40</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_32_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_41</name>
			<clock>i_clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>SobelFilter_Add_2Ux1U_2U_4_26_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_41</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_42</name>
			<clock>i_clk</clock>
			<module_name>mux_11bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>45.7291</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Add_12Sx10U_12S_4_16_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_42</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>s_reg_38</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Add_12Sx10U_12S_4_67_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_43</name>
			<clock>i_clk</clock>
			<module_name>mux_11bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>34.1495</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>SobelFilter_Add_10Ux9U_11U_4_62_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_43</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Add_12Sx10U_12S_4_16_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_3Sx2U_4S_4_12</name>
			<dissolved_from>SobelFilter_Add_3Sx2U_4S_4_12</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_r_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_3Sx2U_4S_4_12_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2343</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add_9Ux3S_11S_4_13_in2</name>
			<async/>
			<module_name>mux_9bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.4479</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_9Ux3S_11S_4_13_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_38</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_9Ux3S_11S_4_13</name>
			<dissolved_from>SobelFilter_Add_9Ux3S_11S_4_13</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_9Ux3S_11S_4_13_in2</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_9Ux3S_11S_4_13_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2340</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_LessThan_11Sx11S_1U_4_14</name>
			<dissolved_from>SobelFilter_LessThan_11Sx11S_1U_4_14</dissolved_from>
			<async/>
			<rhs>
				<value>512</value>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_9Ux3S_11S_4_13_out1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_14_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2312</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_r_in1</name>
			<async/>
			<module_name>mux_11bx8i0c</module_name>
			<number_inputs>8</number_inputs>
			<mux_area>98.6316</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2027</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_r_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>s_reg_38</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>from_tb_r_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_42</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Add_12Sx10U_12S_4_29_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_10Ux9U_11U_4_62_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_38</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_43</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Add_12Sx10U_12S_4_16_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Add_12Sx10U_12S_4_67_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_r_DIN</name>
			<async/>
			<module_name>mux_8bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>24.7283</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>from_tb_r_DIN</name>
			</lhs>
			<rhs>
				<name>from_tb_r_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl2</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_r_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3260</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>from_tb_r_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl3</name>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_32_out1</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_57_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_r_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>from_tb_r_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl4</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_g_in1</name>
			<async/>
			<module_name>mux_11bx8i0c</module_name>
			<number_inputs>8</number_inputs>
			<mux_area>98.6316</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2027</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_r_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>s_reg_38</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>from_tb_g_in1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Add_12Sx10U_12S_4_16_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Add_12Sx10U_12S_4_29_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_10Ux9U_11U_4_62_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_38</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Add_12Sx10U_12S_4_67_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_43</name>
			</rhs>
			<rhs>
				<name>s_reg_42</name>
			</rhs>
			<cond>
				<name>gs_ctrl5</name>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_g_DIN</name>
			<async/>
			<module_name>mux_8bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>24.7283</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_data</name>
					</rhs>
					<lsb>8</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>from_tb_g_DIN</name>
			</lhs>
			<rhs>
				<name>from_tb_g_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl2</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_g_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3260</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>from_tb_g_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl3</name>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_32_out1</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_57_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_g_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>from_tb_g_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl4</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_b_in1</name>
			<async/>
			<module_name>mux_11bx6i0c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>73.7047</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1832</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_r_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>s_reg_38</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>from_tb_b_in1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Add_12Sx10U_12S_4_16_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Add_12Sx10U_12S_4_29_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_10Ux9U_11U_4_62_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_38</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Add_12Sx10U_12S_4_67_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl9</name>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_b_DIN</name>
			<async/>
			<module_name>mux_8bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>24.7283</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_data</name>
					</rhs>
					<lsb>16</lsb>
					<msb>23</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>from_tb_b_DIN</name>
			</lhs>
			<rhs>
				<name>from_tb_b_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl2</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_b_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3260</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>from_tb_b_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl3</name>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_32_out1</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_57_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_b_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>from_tb_b_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl4</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_LessThan_4Sx3S_1U_4_15</name>
			<dissolved_from>SobelFilter_LessThan_4Sx3S_1U_4_15</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_b_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>3</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_LessThan_4Sx3S_1U_4_15_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2307</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add_12Sx10U_12S_4_16_in1_slice</name>
			<async/>
			<module_name>mux_9bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.4479</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_38</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_12Sx10U_12S_4_16_in1_slice</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl13</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_12Sx10U_12S_4_16</name>
			<dissolved_from>SobelFilter_Add_12Sx10U_12S_4_16</dissolved_from>
			<async/>
			<rhs>
				<value>1536</value>
			</rhs>
			<rhs>
				<value>0</value>
				<name>SobelFilter_Add_12Sx10U_12S_4_16_in1_slice</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_12Sx10U_12S_4_16_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2343</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_LessThan_11Sx11S_1U_4_20</name>
			<dissolved_from>SobelFilter_LessThan_11Sx11S_1U_4_20</dissolved_from>
			<async/>
			<rhs>
				<value>512</value>
			</rhs>
			<rhs>
				<name>s_reg_38</name>
			</rhs>
			<lhs>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2312</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add_2Ux1U_2U_4_22_in2</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_40</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_2Ux1U_2U_4_22_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl14</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_2Ux1U_2U_4_22</name>
			<dissolved_from>SobelFilter_Add_2Ux1U_2U_4_22</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_2Ux1U_2U_4_22_in2</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_2Ux1U_2U_4_22_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2520</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add_9Ux2U_10U_4_25_in2</name>
			<async/>
			<module_name>mux_9bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>27.5815</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_9Ux2U_10U_4_25_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_42</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_38</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl15</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add_9Ux2U_10U_4_25_in1</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_41</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_9Ux2U_10U_4_25_in1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl14</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_32_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_9Ux2U_10U_4_25</name>
			<dissolved_from>SobelFilter_Add_9Ux2U_10U_4_25</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Add_9Ux2U_10U_4_25_in1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_9Ux2U_10U_4_25_in2</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_9Ux2U_10U_4_25_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18756</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_2Ux1U_2U_4_26</name>
			<dissolved_from>SobelFilter_Add_2Ux1U_2U_4_26</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_9Ux2U_10U_4_25_in1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_2Ux1U_2U_4_26_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2520</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add_12Sx10U_12S_4_29_in2_slice</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_39</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_12Sx10U_12S_4_29_in2_slice</name>
			</lhs>
			<rhs>
				<name>s_reg_40</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl14</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_32_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_12Sx10U_12S_4_29</name>
			<dissolved_from>SobelFilter_Add_12Sx10U_12S_4_29</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Add_9Ux2U_10U_4_25_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
				<name>SobelFilter_Add_12Sx10U_12S_4_29_in2_slice</name>
				<value>0</value>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_12Sx10U_12S_4_29_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2343</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Mul_2Ux2U_4U_4_30_in2</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_39</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Mul_2Ux2U_4U_4_30_in2</name>
			</lhs>
			<rhs>
				<name>s_reg_40</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl14</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_32_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Mul_2Ux2U_4U_4_30</name>
			<dissolved_from>SobelFilter_Mul_2Ux2U_4U_4_30</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>SobelFilter_Mul_2Ux2U_4U_4_30_in2</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Mul_2Ux2U_4U_4_30_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18811</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_5Sx2U_5S_4_31</name>
			<dissolved_from>SobelFilter_Add_5Sx2U_5S_4_31</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Add_9Ux2U_10U_4_25_in1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Mul_2Ux2U_4U_4_30_out1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_5Sx2U_5S_4_31_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2343</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_LessThan_2Ux2U_1U_4_32</name>
			<dissolved_from>SobelFilter_LessThan_2Ux2U_1U_4_32</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_41</name>
			</rhs>
			<lhs>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_32_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2397</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Mul_9Ux8U_17U_4_33</name>
			<dissolved_from>SobelFilter_Mul_9Ux8U_17U_4_33</dissolved_from>
			<async/>
			<rhs>
				<value>299</value>
			</rhs>
			<rhs>
				<name>from_tb_r_out1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Mul_9Ux8U_17U_4_33_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2412</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Mul_11Sx8U_19S_4_34</name>
			<dissolved_from>SobelFilter_Mul_11Sx8U_19S_4_34</dissolved_from>
			<async/>
			<rhs>
				<value>587</value>
			</rhs>
			<rhs>
				<name>from_tb_g_out1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Mul_11Sx8U_19S_4_34_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2421</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Mul_9Ux8U_17U_4_46</name>
			<dissolved_from>SobelFilter_Mul_9Ux8U_17U_4_46</dissolved_from>
			<async/>
			<rhs>
				<value>144</value>
			</rhs>
			<rhs>
				<name>from_tb_b_out1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Mul_9Ux8U_17U_4_46_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2412</source_loc>
			<thread>do_filter</thread>
		</thread>
		<assign>
			<name>drive_SobelFilter_Add_20Sx17U_20S_4_36_in2</name>
			<lhs>
				<name>SobelFilter_Add_20Sx17U_20S_4_36_in2</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Mul_11Sx8U_19S_4_34_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>SobelFilter_Add_20Sx17U_20S_4_36</name>
			<dissolved_from>SobelFilter_Add_20Sx17U_20S_4_36</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Mul_9Ux8U_17U_4_33_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_20Sx17U_20S_4_36_in2</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_20Sx17U_20S_4_36_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2343</source_loc>
			<thread>do_filter</thread>
		</thread>
		<assign>
			<name>drive_SobelFilter_Add_20Sx16U_20S_1_39_in2</name>
			<lhs>
				<name>SobelFilter_Add_20Sx16U_20S_1_39_in2</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add_20Sx17U_20S_4_36_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>SobelFilter_Add_20Sx16U_20S_1_39</name>
			<dissolved_from>SobelFilter_Add_20Sx16U_20S_1_39</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Mul_9Ux8U_17U_4_46_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_20Sx16U_20S_1_39_in2</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_20Sx16U_20S_1_39_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2343</source_loc>
			<thread>do_filter</thread>
		</thread>
		<assign>
			<name>drive_filter2_in1</name>
			<lhs>
				<name>filter2_in1</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add_5Sx2U_5S_4_31_out1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_SobelFilter_Div_16Ux7U_8U_1_44_in2</name>
			<lhs>
				<name>SobelFilter_Div_16Ux7U_8U_1_44_in2</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add_20Sx16U_20S_1_39_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>SobelFilter_Div_16Ux7U_8U_1_44</name>
			<dissolved_from>SobelFilter_Div_16Ux7U_8U_1_44</dissolved_from>
			<async/>
			<rhs>
				<value>125</value>
			</rhs>
			<rhs>
				<name>SobelFilter_Div_16Ux7U_8U_1_44_in2</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Div_16Ux7U_8U_1_44_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2434</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Mul_8Ux8U_8U_4_48</name>
			<dissolved_from>SobelFilter_Mul_8Ux8U_8U_4_48</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>filter2_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>SobelFilter_Div_16Ux7U_8U_1_44_out1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Mul_8Ux8U_8U_4_48_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2440</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_8Ux8U_8U_1_51</name>
			<dissolved_from>SobelFilter_Add_8Ux8U_8U_1_51</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_r_data</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Mul_8Ux8U_8U_4_48_out1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_8Ux8U_8U_1_51_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2441</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_8Ux8U_8U_1_54</name>
			<dissolved_from>SobelFilter_Add_8Ux8U_8U_1_54</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_g_data</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Mul_8Ux8U_8U_4_48_out1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_8Ux8U_8U_1_54_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2441</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_8Ux8U_8U_1_56</name>
			<dissolved_from>SobelFilter_Add_8Ux8U_8U_1_56</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_b_data</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Mul_8Ux8U_8U_4_48_out1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_8Ux8U_8U_1_56_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2441</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_LessThan_2Ux2U_1U_4_57</name>
			<dissolved_from>SobelFilter_LessThan_2Ux2U_1U_4_57</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_40</name>
			</rhs>
			<lhs>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_57_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2397</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_8Ux8U_8U_1_58</name>
			<dissolved_from>SobelFilter_Add_8Ux8U_8U_1_58</dissolved_from>
			<async/>
			<rhs>
				<value>128</value>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_8Ux8U_8U_1_51_out1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_8Ux8U_8U_1_58_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2441</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_8Ux8U_8U_4_59</name>
			<dissolved_from>SobelFilter_Add_8Ux8U_8U_4_59</dissolved_from>
			<async/>
			<rhs>
				<value>128</value>
			</rhs>
			<rhs>
				<name>o_result_g_data</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_8Ux8U_8U_4_59_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2441</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_8Ux8U_8U_4_60</name>
			<dissolved_from>SobelFilter_Add_8Ux8U_8U_4_60</dissolved_from>
			<async/>
			<rhs>
				<value>128</value>
			</rhs>
			<rhs>
				<name>o_result_b_data</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_8Ux8U_8U_4_60_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2441</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add_10Ux9U_11U_4_62_in1</name>
			<async/>
			<module_name>mux_9bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.4479</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_38</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_10Ux9U_11U_4_62_in1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl21</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_10Ux9U_11U_4_62</name>
			<dissolved_from>SobelFilter_Add_10Ux9U_11U_4_62</dissolved_from>
			<async/>
			<rhs>
				<value>512</value>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_10Ux9U_11U_4_62_in1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_10Ux9U_11U_4_62_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17389</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_12Sx10U_12S_4_67</name>
			<dissolved_from>SobelFilter_Add_12Sx10U_12S_4_67</dissolved_from>
			<async/>
			<rhs>
				<value>1024</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_38</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_12Sx10U_12S_4_67_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2343</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_global_state</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>global_state</name>
			</lhs>
			<rhs>
				<name>global_state_next</name>
			</rhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_global_state_next</name>
			<async/>
			<module_name>mux_5bx5i4c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>23.7966</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<value>1</value>
				<name>global_state</name>
			</rhs>
			<lhs>
				<name>global_state_next</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>10</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>s_reg_39</name>
				<name>SobelFilter_LessThan_4Sx3S_1U_4_15_out1</name>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_32_out1</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_57_out1</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl1</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_4bx9i9c</module_name>
			<number_inputs>9</number_inputs>
			<mux_area>33.3286</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl2</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl3</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl3</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl4</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl4</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl5</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_4bx9i9c</module_name>
			<number_inputs>9</number_inputs>
			<mux_area>33.3286</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl5</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl9</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx7i7c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>19.3878</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl9</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl13</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl13</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl14</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl14</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl15</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl15</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl21</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl21</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<assign>
			<name>drive_i_rgb_busy</name>
			<lhs>
				<name>i_rgb_busy</name>
			</lhs>
			<rhs>
				<name>SobelFilter_gen_busy_r_4_86_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>SobelFilter_gen_busy_r_4_86_p8</name>
			<dissolved_from>SobelFilter_gen_busy_r_4_86</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_gen_busy_r_4_86_gnew_req</name>
				<name>SobelFilter_gen_busy_r_4_86_gdiv</name>
				<name>SobelFilter_gen_busy_r_4_86_gen_busy_i_rgb_m_data_is_invalid_next</name>
			</rhs>
			<lhs>
				<name>SobelFilter_gen_busy_r_4_86_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12688</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>SobelFilter_gen_busy_r_4_86_p7</name>
			<dissolved_from>SobelFilter_gen_busy_r_4_86</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_gen_busy_r_4_86_gdiv</name>
			</rhs>
			<lhs>
				<name>SobelFilter_gen_busy_r_4_86_gen_busy_i_rgb_m_data_is_invalid_next</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12687</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>SobelFilter_gen_busy_r_4_86_p6</name>
			<dissolved_from>SobelFilter_gen_busy_r_4_86</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_gen_busy_r_4_86_gnew_req</name>
			</rhs>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<lhs>
				<name>SobelFilter_gen_busy_r_4_86_gdiv</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12675</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>SobelFilter_gen_busy_r_4_86_p5</name>
			<dissolved_from>SobelFilter_gen_busy_r_4_86</dissolved_from>
			<async/>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<rhs>
				<name>i_rgb_m_unvalidated_req</name>
			</rhs>
			<rhs>
				<name>i_rgb_m_busy_req_0</name>
			</rhs>
			<lhs>
				<name>SobelFilter_gen_busy_r_4_86_gnew_req</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12644</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_m_unvalidated_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>i_rgb_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_N_Muxb_1_2_3_4_10_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>12414</source_loc>
			<thread>gen_unvalidated_req</thread>
		</thread>
		<thread>
			<name>SobelFilter_N_Muxb_1_2_3_4_10</name>
			<dissolved_from>SobelFilter_N_Muxb_1_2_3_4_10</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_rgb_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_N_Muxb_1_2_3_4_10_out1</name>
			</lhs>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<cond>
				<name>i_rgb_m_busy_req_0</name>
			</cond>
			<source_loc>18819</source_loc>
			<thread>gen_unvalidated_req</thread>
		</thread>
		<assign>
			<name>drive_o_result_r_vld</name>
			<lhs>
				<name>o_result_r_vld</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Or_1Ux1U_1U_4_2_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>SobelFilter_Or_1Ux1U_1U_4_2</name>
			<dissolved_from>SobelFilter_Or_1Ux1U_1U_4_2</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Xor_1Ux1U_1U_1_1_out1</name>
			</rhs>
			<rhs>
				<name>o_result_r_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Or_1Ux1U_1U_4_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10577</source_loc>
			<thread>gen_vld_0</thread>
		</thread>
		<thread>
			<name>drive_o_result_r_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_r_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_And_1Ux1U_1U_4_82_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10431</source_loc>
			<thread>gen_unacked_req_0</thread>
		</thread>
		<thread>
			<name>SobelFilter_And_1Ux1U_1U_4_82</name>
			<dissolved_from>SobelFilter_And_1Ux1U_1U_4_82</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_r_vld</name>
			</rhs>
			<rhs>
				<name>o_result_r_busy</name>
			</rhs>
			<lhs>
				<name>SobelFilter_And_1Ux1U_1U_4_82_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11728</source_loc>
			<thread>gen_stalling_0</thread>
		</thread>
		<thread>
			<name>SobelFilter_Xor_1Ux1U_1U_1_1</name>
			<dissolved_from>SobelFilter_Xor_1Ux1U_1U_1_1</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_r_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_result_r_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Xor_1Ux1U_1U_1_1_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10295</source_loc>
			<thread>gen_active_0</thread>
		</thread>
		<thread>
			<name>drive_o_result_r_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_r_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_result_r_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10162</source_loc>
			<thread>gen_prev_trig_reg_0</thread>
		</thread>
		<thread>
			<name>SobelFilter_Not_1U_1U_1_3</name>
			<dissolved_from>SobelFilter_Not_1U_1U_1_3</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_r_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Not_1U_1U_1_3_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>9955</source_loc>
			<thread>gen_next_trig_reg_0</thread>
		</thread>
		<assign>
			<name>drive_o_result_g_vld</name>
			<lhs>
				<name>o_result_g_vld</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Or_1Ux1U_1U_4_5_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>SobelFilter_Or_1Ux1U_1U_4_5</name>
			<dissolved_from>SobelFilter_Or_1Ux1U_1U_4_5</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Xor_1Ux1U_1U_1_4_out1</name>
			</rhs>
			<rhs>
				<name>o_result_g_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Or_1Ux1U_1U_4_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10577</source_loc>
			<thread>gen_vld_1</thread>
		</thread>
		<thread>
			<name>drive_o_result_g_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_g_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_And_1Ux1U_1U_4_83_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>9805</source_loc>
			<thread>gen_unacked_req_1</thread>
		</thread>
		<thread>
			<name>SobelFilter_And_1Ux1U_1U_4_83</name>
			<dissolved_from>SobelFilter_And_1Ux1U_1U_4_83</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_g_vld</name>
			</rhs>
			<rhs>
				<name>o_result_g_busy</name>
			</rhs>
			<lhs>
				<name>SobelFilter_And_1Ux1U_1U_4_83_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11728</source_loc>
			<thread>gen_stalling_1</thread>
		</thread>
		<thread>
			<name>SobelFilter_Xor_1Ux1U_1U_1_4</name>
			<dissolved_from>SobelFilter_Xor_1Ux1U_1U_1_4</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_g_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_result_g_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Xor_1Ux1U_1U_1_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10295</source_loc>
			<thread>gen_active_1</thread>
		</thread>
		<thread>
			<name>drive_o_result_g_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_g_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_result_g_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>9536</source_loc>
			<thread>gen_prev_trig_reg_1</thread>
		</thread>
		<thread>
			<name>SobelFilter_Not_1U_1U_1_6</name>
			<dissolved_from>SobelFilter_Not_1U_1U_1_6</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_g_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Not_1U_1U_1_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>9955</source_loc>
			<thread>gen_next_trig_reg_1</thread>
		</thread>
		<assign>
			<name>drive_o_result_b_vld</name>
			<lhs>
				<name>o_result_b_vld</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Or_1Ux1U_1U_4_8_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>SobelFilter_Or_1Ux1U_1U_4_8</name>
			<dissolved_from>SobelFilter_Or_1Ux1U_1U_4_8</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Xor_1Ux1U_1U_1_7_out1</name>
			</rhs>
			<rhs>
				<name>o_result_b_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Or_1Ux1U_1U_4_8_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10577</source_loc>
			<thread>gen_vld_2</thread>
		</thread>
		<thread>
			<name>drive_o_result_b_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_b_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_And_1Ux1U_1U_4_84_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>9177</source_loc>
			<thread>gen_unacked_req_2</thread>
		</thread>
		<thread>
			<name>SobelFilter_And_1Ux1U_1U_4_84</name>
			<dissolved_from>SobelFilter_And_1Ux1U_1U_4_84</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_b_vld</name>
			</rhs>
			<rhs>
				<name>o_result_b_busy</name>
			</rhs>
			<lhs>
				<name>SobelFilter_And_1Ux1U_1U_4_84_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11728</source_loc>
			<thread>gen_stalling_2</thread>
		</thread>
		<thread>
			<name>SobelFilter_Xor_1Ux1U_1U_1_7</name>
			<dissolved_from>SobelFilter_Xor_1Ux1U_1U_1_7</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_b_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_result_b_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Xor_1Ux1U_1U_1_7_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10295</source_loc>
			<thread>gen_active_2</thread>
		</thread>
		<thread>
			<name>drive_o_result_b_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_b_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_result_b_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8545</source_loc>
			<thread>gen_prev_trig_reg_2</thread>
		</thread>
		<thread>
			<name>SobelFilter_Not_1U_1U_1_9</name>
			<dissolved_from>SobelFilter_Not_1U_1U_1_9</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_b_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Not_1U_1U_1_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>9955</source_loc>
			<thread>gen_next_trig_reg_2</thread>
		</thread>
		<source_loc>
			<id>15918</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15843</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_2Ux1U_2U_4</module_name>
			<name>SobelFilter_Add_2Ux1U_2U_4_22</name>
			<instance_name>SobelFilter_Add_2Ux1U_2U_4_22</instance_name>
			<source_loc>15918</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_2Ux1U_2U_4_22</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15917</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15634,15642,15650</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_20Sx17U_20S_4</module_name>
			<name>SobelFilter_Add_20Sx17U_20S_4_36</name>
			<instance_name>SobelFilter_Add_20Sx17U_20S_4_36</instance_name>
			<source_loc>15917</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_20Sx17U_20S_4_36</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15916</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15635,15643,15651</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_20Sx16U_20S_1</module_name>
			<name>SobelFilter_Add_20Sx16U_20S_1_39</name>
			<instance_name>SobelFilter_Add_20Sx16U_20S_1_39</instance_name>
			<source_loc>15916</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_20Sx16U_20S_1_39</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15903</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15849,15700,15704,15709,15850,15717</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_12Sx10U_12S_4</module_name>
			<name>SobelFilter_Add_12Sx10U_12S_4_67</name>
			<instance_name>SobelFilter_Add_12Sx10U_12S_4_67</instance_name>
			<source_loc>15903</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_12Sx10U_12S_4_67</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15896</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15620,15623,15626</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_12Sx10U_12S_4</module_name>
			<name>SobelFilter_Add_12Sx10U_12S_4_29</name>
			<instance_name>SobelFilter_Add_12Sx10U_12S_4_29</instance_name>
			<source_loc>15896</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_12Sx10U_12S_4_29</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15877</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15847,15585,15587,15708,15853,15716,15720,15722,15724</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_12Sx10U_12S_4</module_name>
			<name>SobelFilter_Add_12Sx10U_12S_4_16</name>
			<instance_name>SobelFilter_Add_12Sx10U_12S_4_16</instance_name>
			<source_loc>15877</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_12Sx10U_12S_4_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15864</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15687,15690,15693,15852,15701,15705</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_10Ux9U_11U_4</module_name>
			<name>SobelFilter_Add_10Ux9U_11U_4_62</name>
			<instance_name>SobelFilter_Add_10Ux9U_11U_4_62</instance_name>
			<source_loc>15864</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_10Ux9U_11U_4_62</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15330</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15319</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_N_Muxb_1_2_3_4</module_name>
			<name>SobelFilter_N_Muxb_1_2_3_4_10</name>
			<instance_name>SobelFilter_N_Muxb_1_2_3_4_10</instance_name>
			<source_loc>15330</source_loc>
			<thread>gen_unvalidated_req</thread>
			<dissolved_to>SobelFilter_N_Muxb_1_2_3_4_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15305</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15302</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Not_1U_1U_1</module_name>
			<name>SobelFilter_Not_1U_1U_1_9</name>
			<instance_name>SobelFilter_Not_1U_1U_1_9</instance_name>
			<source_loc>15305</source_loc>
			<thread>gen_next_trig_reg_2</thread>
			<dissolved_to>SobelFilter_Not_1U_1U_1_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15295</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15291</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
			<name>SobelFilter_Or_1Ux1U_1U_4_8</name>
			<instance_name>SobelFilter_Or_1Ux1U_1U_4_8</instance_name>
			<source_loc>15295</source_loc>
			<thread>gen_vld_2</thread>
			<dissolved_to>SobelFilter_Or_1Ux1U_1U_4_8</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15921</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15845</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_2Ux1U_2U_4</module_name>
			<name>SobelFilter_Add_2Ux1U_2U_4_26</name>
			<instance_name>SobelFilter_Add_2Ux1U_2U_4_26</instance_name>
			<source_loc>15921</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_2Ux1U_2U_4_26</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15924</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15810</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_3Sx2U_4S_4</module_name>
			<name>SobelFilter_Add_3Sx2U_4S_4_12</name>
			<instance_name>SobelFilter_Add_3Sx2U_4S_4_12</instance_name>
			<source_loc>15924</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_3Sx2U_4S_4_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15927</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15629</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_5Sx2U_5S_4</module_name>
			<name>SobelFilter_Add_5Sx2U_5S_4_31</name>
			<instance_name>SobelFilter_Add_5Sx2U_5S_4_31</instance_name>
			<source_loc>15927</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_5Sx2U_5S_4_31</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15930</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15638</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_8Ux8U_8U_1</module_name>
			<name>SobelFilter_Add_8Ux8U_8U_1_51</name>
			<instance_name>SobelFilter_Add_8Ux8U_8U_1_51</instance_name>
			<source_loc>15930</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_8Ux8U_8U_1_51</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15931</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15819</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_8Ux8U_8U_1</module_name>
			<name>SobelFilter_Add_8Ux8U_8U_1_54</name>
			<instance_name>SobelFilter_Add_8Ux8U_8U_1_54</instance_name>
			<source_loc>15931</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_8Ux8U_8U_1_54</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15932</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15812</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_8Ux8U_8U_1</module_name>
			<name>SobelFilter_Add_8Ux8U_8U_1_56</name>
			<instance_name>SobelFilter_Add_8Ux8U_8U_1_56</instance_name>
			<source_loc>15932</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_8Ux8U_8U_1_56</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15933</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15661</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_8Ux8U_8U_1</module_name>
			<name>SobelFilter_Add_8Ux8U_8U_1_58</name>
			<instance_name>SobelFilter_Add_8Ux8U_8U_1_58</instance_name>
			<source_loc>15933</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_8Ux8U_8U_1_58</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15934</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15662</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_8Ux8U_8U_4</module_name>
			<name>SobelFilter_Add_8Ux8U_8U_4_59</name>
			<instance_name>SobelFilter_Add_8Ux8U_8U_4_59</instance_name>
			<source_loc>15934</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_8Ux8U_8U_4_59</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15937</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15663</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_8Ux8U_8U_4</module_name>
			<name>SobelFilter_Add_8Ux8U_8U_4_60</name>
			<instance_name>SobelFilter_Add_8Ux8U_8U_4_60</instance_name>
			<source_loc>15937</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_8Ux8U_8U_4_60</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15940</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15619,15622,15625</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_9Ux2U_10U_4</module_name>
			<name>SobelFilter_Add_9Ux2U_10U_4_25</name>
			<instance_name>SobelFilter_Add_9Ux2U_10U_4_25</instance_name>
			<source_loc>15940</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_9Ux2U_10U_4_25</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15947</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15833,15835,15836,15838</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_9Ux3S_11S_4</module_name>
			<name>SobelFilter_Add_9Ux3S_11S_4_13</name>
			<instance_name>SobelFilter_Add_9Ux3S_11S_4_13</instance_name>
			<source_loc>15947</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_9Ux3S_11S_4_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15956</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15636,15644,15652</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Div_16Ux7U_8U_1</module_name>
			<name>SobelFilter_Div_16Ux7U_8U_1_44</name>
			<instance_name>SobelFilter_Div_16Ux7U_8U_1_44</instance_name>
			<source_loc>15956</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Div_16Ux7U_8U_1_44</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15957</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15840</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_LessThan_11Sx11S_1U_4</module_name>
			<name>SobelFilter_LessThan_11Sx11S_1U_4_14</name>
			<instance_name>SobelFilter_LessThan_11Sx11S_1U_4_14</instance_name>
			<source_loc>15957</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_LessThan_11Sx11S_1U_4_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15960</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15590,15680,15727</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_LessThan_11Sx11S_1U_4</module_name>
			<name>SobelFilter_LessThan_11Sx11S_1U_4_20</name>
			<instance_name>SobelFilter_LessThan_11Sx11S_1U_4_20</instance_name>
			<source_loc>15960</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_LessThan_11Sx11S_1U_4_20</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15967</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15656</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_LessThan_2Ux2U_1U_4</module_name>
			<name>SobelFilter_LessThan_2Ux2U_1U_4_32</name>
			<instance_name>SobelFilter_LessThan_2Ux2U_1U_4_32</instance_name>
			<source_loc>15967</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_LessThan_2Ux2U_1U_4_32</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15970</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15659</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_LessThan_2Ux2U_1U_4</module_name>
			<name>SobelFilter_LessThan_2Ux2U_1U_4_57</name>
			<instance_name>SobelFilter_LessThan_2Ux2U_1U_4_57</instance_name>
			<source_loc>15970</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_LessThan_2Ux2U_1U_4_57</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15973</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15567</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_LessThan_4Sx3S_1U_4</module_name>
			<name>SobelFilter_LessThan_4Sx3S_1U_4_15</name>
			<instance_name>SobelFilter_LessThan_4Sx3S_1U_4_15</instance_name>
			<source_loc>15973</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_LessThan_4Sx3S_1U_4_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15976</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15633,15641,15649</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Mul_11Sx8U_19S_4</module_name>
			<name>SobelFilter_Mul_11Sx8U_19S_4_34</name>
			<instance_name>SobelFilter_Mul_11Sx8U_19S_4_34</instance_name>
			<source_loc>15976</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Mul_11Sx8U_19S_4_34</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15977</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15628</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Mul_2Ux2U_4U_4</module_name>
			<name>SobelFilter_Mul_2Ux2U_4U_4_30</name>
			<instance_name>SobelFilter_Mul_2Ux2U_4U_4_30</instance_name>
			<source_loc>15977</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Mul_2Ux2U_4U_4_30</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15980</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15637,15645,15653</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Mul_8Ux8U_8U_4</module_name>
			<name>SobelFilter_Mul_8Ux8U_8U_4_48</name>
			<instance_name>SobelFilter_Mul_8Ux8U_8U_4_48</instance_name>
			<source_loc>15980</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Mul_8Ux8U_8U_4_48</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15987</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15632,15640,15648</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Mul_9Ux8U_17U_4</module_name>
			<name>SobelFilter_Mul_9Ux8U_17U_4_33</name>
			<instance_name>SobelFilter_Mul_9Ux8U_17U_4_33</instance_name>
			<source_loc>15987</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Mul_9Ux8U_17U_4_33</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15988</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15631,15639,15647</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Mul_9Ux8U_17U_4</module_name>
			<name>SobelFilter_Mul_9Ux8U_17U_4_46</name>
			<instance_name>SobelFilter_Mul_9Ux8U_17U_4_46</instance_name>
			<source_loc>15988</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Mul_9Ux8U_17U_4_46</dissolved_to>
		</module_inst>
		<source_loc>
			<id>16029</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>16023</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<name>SobelFilter_And_1Ux1U_1U_4_82</name>
			<instance_name>SobelFilter_And_1Ux1U_1U_4_82</instance_name>
			<source_loc>16029</source_loc>
			<thread>gen_stalling_0</thread>
			<dissolved_to>SobelFilter_And_1Ux1U_1U_4_82</dissolved_to>
		</module_inst>
		<source_loc>
			<id>16049</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>16043</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<name>SobelFilter_And_1Ux1U_1U_4_83</name>
			<instance_name>SobelFilter_And_1Ux1U_1U_4_83</instance_name>
			<source_loc>16049</source_loc>
			<thread>gen_stalling_1</thread>
			<dissolved_to>SobelFilter_And_1Ux1U_1U_4_83</dissolved_to>
		</module_inst>
		<source_loc>
			<id>16069</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>16063</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<name>SobelFilter_And_1Ux1U_1U_4_84</name>
			<instance_name>SobelFilter_And_1Ux1U_1U_4_84</instance_name>
			<source_loc>16069</source_loc>
			<thread>gen_stalling_2</thread>
			<dissolved_to>SobelFilter_And_1Ux1U_1U_4_84</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15222</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15219</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
			<name>SobelFilter_Xor_1Ux1U_1U_1_1</name>
			<instance_name>SobelFilter_Xor_1Ux1U_1U_1_1</instance_name>
			<source_loc>15222</source_loc>
			<thread>gen_active_0</thread>
			<dissolved_to>SobelFilter_Xor_1Ux1U_1U_1_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15243</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15240</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Not_1U_1U_1</module_name>
			<name>SobelFilter_Not_1U_1U_1_3</name>
			<instance_name>SobelFilter_Not_1U_1U_1_3</instance_name>
			<source_loc>15243</source_loc>
			<thread>gen_next_trig_reg_0</thread>
			<dissolved_to>SobelFilter_Not_1U_1U_1_3</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15264</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15260</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
			<name>SobelFilter_Or_1Ux1U_1U_4_5</name>
			<instance_name>SobelFilter_Or_1Ux1U_1U_4_5</instance_name>
			<source_loc>15264</source_loc>
			<thread>gen_vld_1</thread>
			<dissolved_to>SobelFilter_Or_1Ux1U_1U_4_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15284</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15281</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
			<name>SobelFilter_Xor_1Ux1U_1U_1_7</name>
			<instance_name>SobelFilter_Xor_1Ux1U_1U_1_7</instance_name>
			<source_loc>15284</source_loc>
			<thread>gen_active_2</thread>
			<dissolved_to>SobelFilter_Xor_1Ux1U_1U_1_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15274</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15271</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Not_1U_1U_1</module_name>
			<name>SobelFilter_Not_1U_1U_1_6</name>
			<instance_name>SobelFilter_Not_1U_1U_1_6</instance_name>
			<source_loc>15274</source_loc>
			<thread>gen_next_trig_reg_1</thread>
			<dissolved_to>SobelFilter_Not_1U_1U_1_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15253</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15250</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
			<name>SobelFilter_Xor_1Ux1U_1U_1_4</name>
			<instance_name>SobelFilter_Xor_1Ux1U_1U_1_4</instance_name>
			<source_loc>15253</source_loc>
			<thread>gen_active_1</thread>
			<dissolved_to>SobelFilter_Xor_1Ux1U_1U_1_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>15233</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15229</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
			<name>SobelFilter_Or_1Ux1U_1U_4_2</name>
			<instance_name>SobelFilter_Or_1Ux1U_1U_4_2</instance_name>
			<source_loc>15233</source_loc>
			<thread>gen_vld_0</thread>
			<dissolved_to>SobelFilter_Or_1Ux1U_1U_4_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>16119</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>16110</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_gen_busy_r_4</module_name>
			<name>SobelFilter_gen_busy_r_4_86</name>
			<instance_name>SobelFilter_gen_busy_r_4_86</instance_name>
			<source_loc>16119</source_loc>
			<thread>gen_busy</thread>
			<dissolved_to>SobelFilter_gen_busy_r_4_86_p8</dissolved_to>
			<dissolved_to>SobelFilter_gen_busy_r_4_86_p7</dissolved_to>
			<dissolved_to>SobelFilter_gen_busy_r_4_86_p6</dissolved_to>
			<dissolved_to>SobelFilter_gen_busy_r_4_86_p5</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 15 warnings, area=6770, bits=102</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>608</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>847</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>1165</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1433</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>2588</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>90177</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>260</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>300</code_num>
			<count>5</count>
		</message_count>
		<message_count>
			<code_num>472</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>491</code_num>
			<count>28</count>
		</message_count>
		<message_count>
			<code_num>494</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>815</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>852</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>90000</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>64</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>259</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>261</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>289</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>283</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>283</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>96</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>83</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>24</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>24</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>24</count>
		</message_count>
		<message_count>
			<code_num>813</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>814</code_num>
			<count>15</count>
		</message_count>
		<message_count>
			<code_num>907</code_num>
			<count>74</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>1117</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1131</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1155</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>31</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>36</count>
		</message_count>
		<message_count>
			<code_num>1251</code_num>
			<count>30</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1351</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>176</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>69</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>138</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>137</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>134</count>
		</message_count>
		<message_count>
			<code_num>2791</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2835</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>23</count>
		</message_count>
	</message_counts>
	<end_time>Thu May  6 00:44:12 2021</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>1</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>5</real_time>
			<cpu_time>5</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>2</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>2</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>24</real_time>
			<cpu_time>11</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>24</real_time>
			<cpu_time>11</cpu_time>
		</phase>
	</timers>
	<footprint>538884</footprint>
	<subprocess_footprint>630776</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
