
*** Running vivado
    with args -log CPU.vds -m64 -mode batch -messageDb vivado.pb -notrace -source CPU.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
WARNING: [Synth 8-2306] macro ADD redefined [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/IR/IR.v:12]
WARNING: [Synth 8-2306] macro SUB redefined [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/IR/IR.v:13]
WARNING: [Synth 8-2306] macro SLT redefined [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/IR/IR.v:14]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 253.809 ; gain = 74.508
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/cpu.v:1]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/fsm/fsm.v:5]
	Parameter STATE_IF bound to: 0 - type: integer 
	Parameter STATE_ID_1 bound to: 1 - type: integer 
	Parameter STATE_ID_J bound to: 2 - type: integer 
	Parameter STATE_ID_BNE bound to: 3 - type: integer 
	Parameter STATE_EX_OP_IMM bound to: 4 - type: integer 
	Parameter STATE_EX_ADDI bound to: 5 - type: integer 
	Parameter STATE_EX_A_OP_B bound to: 6 - type: integer 
	Parameter STATE_EX_A_ADD0 bound to: 7 - type: integer 
	Parameter STATE_EX_BNE bound to: 8 - type: integer 
	Parameter STATE_MEM_READ bound to: 9 - type: integer 
	Parameter STATE_MEM_WRITE bound to: 10 - type: integer 
	Parameter STATE_WB_XORI bound to: 11 - type: integer 
	Parameter STATE_WB_LW bound to: 12 - type: integer 
	Parameter STATE_WB_ALU bound to: 13 - type: integer 
	Parameter STATE_WB_JAL bound to: 14 - type: integer 
	Parameter STATE_WB_JR bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fsmCommand' [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/fsm/fsmCommand.v:58]
INFO: [Synth 8-256] done synthesizing module 'fsmCommand' (1#1) [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/fsm/fsmCommand.v:58]
INFO: [Synth 8-226] default block is never used [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/fsm/fsm.v:69]
INFO: [Synth 8-4471] merging register 'B_WE_reg' into 'A_WE_reg' [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/fsm/fsm.v:60]
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/fsm/fsm.v:5]
INFO: [Synth 8-638] synthesizing module 'DFF' [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/dff/dff.v:1]
INFO: [Synth 8-256] done synthesizing module 'DFF' (3#1) [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/dff/dff.v:1]
INFO: [Synth 8-638] synthesizing module 'DFFneg' [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/dff/dff.v:18]
INFO: [Synth 8-256] done synthesizing module 'DFFneg' (4#1) [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/dff/dff.v:18]
INFO: [Synth 8-638] synthesizing module 'datamemory' [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/datamemory/datamemory.v:1]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file, ignoring [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/datamemory/datamemory.v:18]
INFO: [Synth 8-256] done synthesizing module 'datamemory' (5#1) [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/datamemory/datamemory.v:1]
INFO: [Synth 8-638] synthesizing module 'IR' [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/IR/IR.v:20]
INFO: [Synth 8-256] done synthesizing module 'IR' (6#1) [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/IR/IR.v:20]
INFO: [Synth 8-638] synthesizing module 'concat' [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/concat/concat.v:1]
INFO: [Synth 8-256] done synthesizing module 'concat' (7#1) [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/concat/concat.v:1]
INFO: [Synth 8-638] synthesizing module 'signextend' [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/signextend/se.v:1]
INFO: [Synth 8-256] done synthesizing module 'signextend' (8#1) [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/signextend/se.v:1]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:9]
INFO: [Synth 8-638] synthesizing module 'decoder1to32' [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:57]
INFO: [Synth 8-256] done synthesizing module 'decoder1to32' (9#1) [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:57]
INFO: [Synth 8-638] synthesizing module 'register32zero' [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:95]
INFO: [Synth 8-256] done synthesizing module 'register32zero' (10#1) [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:95]
INFO: [Synth 8-638] synthesizing module 'register32' [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:70]
INFO: [Synth 8-256] done synthesizing module 'register32' (11#1) [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:70]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
WARNING: [Synth 8-350] instance 'register' of module 'register32' requires 5 connections, but only 4 given [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:34]
INFO: [Synth 8-638] synthesizing module 'mux32to1by32' [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:108]
INFO: [Synth 8-256] done synthesizing module 'mux32to1by32' (12#1) [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:108]
INFO: [Synth 8-256] done synthesizing module 'regfile' (13#1) [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/regfile/regfile.v:9]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/alu/alu.v:1]
WARNING: [Synth 8-567] referenced signal 'a' should be on the sensitivity list [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/alu/alu.v:9]
WARNING: [Synth 8-567] referenced signal 'b' should be on the sensitivity list [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/alu/alu.v:9]
INFO: [Synth 8-256] done synthesizing module 'alu' (14#1) [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/alu/alu.v:1]
INFO: [Synth 8-638] synthesizing module 'mux2to1' [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/muxes/muxes.v:28]
INFO: [Synth 8-256] done synthesizing module 'mux2to1' (15#1) [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/muxes/muxes.v:28]
INFO: [Synth 8-638] synthesizing module 'mux3to1dst' [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/muxes/muxes.v:40]
INFO: [Synth 8-256] done synthesizing module 'mux3to1dst' (16#1) [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/muxes/muxes.v:40]
INFO: [Synth 8-638] synthesizing module 'mux3to1' [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/muxes/muxes.v:15]
INFO: [Synth 8-256] done synthesizing module 'mux3to1' (17#1) [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/muxes/muxes.v:15]
INFO: [Synth 8-256] done synthesizing module 'CPU' (18#1) [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/cpu.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 288.820 ; gain = 109.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 288.820 ; gain = 109.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 288.820 ; gain = 109.520
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "CONCAT_WE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/alu/alu.v:10]
WARNING: [Synth 8-327] inferring latch for variable 'alu_res_reg' [C:/CompArchFA15/LAB/CompArch-Lab/Lab3/CPU/CPU.srcs/sources_1/imports/verilog/alu/alu.v:11]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 310.496 ; gain = 131.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 35    
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	  16 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	  28 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 9     
	  17 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fsmCommand 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      4 Bit        Muxes := 1     
	  28 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module fsm 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	  16 Input      6 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 9     
	  17 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DFF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module IR 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
Module register32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module mux2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux3to1dst 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
Module mux3to1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 408.793 ; gain = 229.492
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 410.047 ; gain = 230.746
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 410.047 ; gain = 230.746

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------+---------------+-----------+----------------------+--------------------+-------------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives         | Hierarchical Name | 
+------------+---------------+-----------+----------------------+--------------------+-------------------+
|CPU         | DM/memory_reg | Implied   | 32 K x 32            | RAM256X1S x 4096   | CPU/ram__1        | 
+------------+---------------+-----------+----------------------+--------------------+-------------------+

Note: The table shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
WARNING: [Synth 8-3332] Sequential element (\FSM/LUT/next_state_reg[3] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\FSM/LUT/next_state_reg[2] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\FSM/LUT/next_state_reg[1] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\FSM/LUT/next_state_reg[0] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[31] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[30] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[29] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[28] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[27] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[26] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[25] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[24] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[23] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[22] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[21] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[20] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[19] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[18] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[17] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[16] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[15] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[14] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[13] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[12] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[11] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[10] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[9] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[8] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[7] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[6] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[5] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[4] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[3] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[2] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[1] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\ConcatReg/q_reg[0] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[31] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[30] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[29] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[28] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[27] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[26] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[25] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[24] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[23] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[22] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[21] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[20] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[19] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[18] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[17] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[16] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[15] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[14] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[13] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[12] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[11] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[10] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[9] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[8] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[7] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[6] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[5] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[4] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[3] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[2] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[1] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\SEReg/q_reg[0] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[31] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[30] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[29] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[28] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[27] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[26] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[25] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[24] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[23] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[22] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[21] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[20] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[19] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[18] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[17] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[16] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[15] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[14] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[13] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[12] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[11] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[10] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[9] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[8] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[7] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[6] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[5] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[4] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[3] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[2] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[1] ) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (\Alu_Res/q_reg[0] ) is unused and will be removed from module CPU.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 410.793 ; gain = 231.492
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 410.793 ; gain = 231.492

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 410.793 ; gain = 231.492
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 410.793 ; gain = 231.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 419.367 ; gain = 240.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 419.367 ; gain = 240.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 419.367 ; gain = 240.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 419.367 ; gain = 240.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 419.367 ; gain = 240.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 419.367 ; gain = 240.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 419.367 ; gain = 240.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1383 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 419.367 ; gain = 228.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 419.367 ; gain = 240.066
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 137 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 478.867 ; gain = 287.766
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 478.867 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov 29 21:33:01 2015...
