git clone --depth 1 --no-tags https://github.com/dovoto/FPGA_Gameboy_Watch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97259941
git clone --depth 1 --no-tags https://github.com/MushroomZQ/RISC_VERIF_DEMO_0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104192191
git clone --depth 1 --no-tags https://github.com/hanysalah/uart2bustestbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95553593
git clone --depth 1 --no-tags https://github.com/taichi-ishitani/tue.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83700105
git clone --depth 1 --no-tags https://github.com/taichi-ishitani/tvip-apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91000011
git clone --depth 1 --no-tags https://github.com/smartfoxdata/uvm_apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90213676
git clone --depth 1 --no-tags https://github.com/RoaLogic/Hamming-ECC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87532443
git clone --depth 1 --no-tags https://github.com/pengwubj/hw_interview_questions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101169897
git clone --depth 1 --no-tags https://github.com/rgwan/AMBA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86148410
git clone --depth 1 --no-tags https://github.com/RoaLogic/ahb3lite_memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86560530
git clone --depth 1 --no-tags https://github.com/pbridd/lzrw1-compression-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107342910
git clone --depth 1 --no-tags https://github.com/zhouchuanrui/Cryptography-in-Systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84325812
git clone --depth 1 --no-tags https://github.com/raysalemi/fpgasimulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87387587
git clone --depth 1 --no-tags https://github.com/smartfoxdata/uvm_axi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92000389
git clone --depth 1 --no-tags https://github.com/arcade-lab/tia-infrastructure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102767081
git clone --depth 1 --no-tags https://github.com/RoaLogic/ahb3lite_pkg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86558998
git clone --depth 1 --no-tags https://github.com/smartfoxdata/uvm_axi4lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90822500
git clone --depth 1 --no-tags https://github.com/RoaLogic/apb4_mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86604403
git clone --depth 1 --no-tags https://github.com/rajdeep87/verilog-c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/83831861
git clone --depth 1 --no-tags https://github.com/imokanj/gpio_agent.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90547316
git clone --depth 1 --no-tags https://github.com/taichi-ishitani/tvip-common.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90770615
git clone --depth 1 --no-tags https://github.com/RoaLogic/ahb3lite_timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89226015
git clone --depth 1 --no-tags https://github.com/imokanj/clk_rst_agent.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93777678
git clone --depth 1 --no-tags https://github.com/RoaLogic/apb4_gpio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86604185
git clone --depth 1 --no-tags https://github.com/smartfoxdata/uvm_starter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88812879
git clone --depth 1 --no-tags https://github.com/jomonkjoy/Tri-Mode-Ethernet-MAC-10-100-1000-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99268431
git clone --depth 1 --no-tags https://github.com/vinodsake/Last-Level-Cache-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86865662
git clone --depth 1 --no-tags https://github.com/yeehui1988/QCM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105485005
git clone --depth 1 --no-tags https://github.com/RoaLogic/universal_jtag_tap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90732499
git clone --depth 1 --no-tags https://github.com/jchengX/MAC_BFM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93238899
git clone --depth 1 --no-tags https://github.com/omphardcloud/hardcloud.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106149742
git clone --depth 1 --no-tags https://github.com/0ctobyte/procyon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96657137
git clone --depth 1 --no-tags https://github.com/PulseRain/FP51_fast_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89874554
git clone --depth 1 --no-tags https://github.com/pulp-platform/apb_uart_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99688639
git clone --depth 1 --no-tags https://github.com/smartfoxdata/axi4lite_gpio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90929519
git clone --depth 1 --no-tags https://github.com/kbbuch/LC3-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95138518
git clone --depth 1 --no-tags https://github.com/mayurkubavat/UPF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98094908
git clone --depth 1 --no-tags https://github.com/ghosh17/DualCoreProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101113351
git clone --depth 1 --no-tags https://github.com/bchangip/NibblerCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109769671
git clone --depth 1 --no-tags https://github.com/smartfoxdata/aes128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92005209
git clone --depth 1 --no-tags https://github.com/bharathp04/ahb2apb_bridge_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108776025
git clone --depth 1 --no-tags https://github.com/chan-henry/apb_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/87720169
git clone --depth 1 --no-tags https://github.com/ridvancelikcs/Songs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/88551313
git clone --depth 1 --no-tags https://github.com/EliasManj/Verilog-PS2-LCD-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108919579
git clone --depth 1 --no-tags https://github.com/sanketkkeni/Dual-issue-Pipelined-Multimedia-Processor-Architecture-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108707375
git clone --depth 1 --no-tags https://github.com/jomonkjoy/NAND-Flash-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111442632
git clone --depth 1 --no-tags https://github.com/lx2u16/ELEC6234_picoMIPS_processor_Coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/91827732
git clone --depth 1 --no-tags https://github.com/aunics/AHB5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109446401
git clone --depth 1 --no-tags https://github.com/theSergeyGusev/svReadWrite_pcap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102896785
git clone --depth 1 --no-tags https://github.com/mgoldio/tiny8v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90320622
git clone --depth 1 --no-tags https://github.com/Lorea-Aldabaldetreku/Elektronika-digitalaren-oinarrizko-kontzeptuak.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101195298
git clone --depth 1 --no-tags https://github.com/JamesG321/FPGA-GPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101777430
git clone --depth 1 --no-tags https://github.com/jomonkjoy/PCIe-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98654346
git clone --depth 1 --no-tags https://github.com/tfchu/verilog_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103452254
git clone --depth 1 --no-tags https://github.com/akgmartin/dicells.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110299741
git clone --depth 1 --no-tags https://github.com/PulseRain/PulseRain_rtl_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84878344
git clone --depth 1 --no-tags https://github.com/AniketBadhan/Canny-Edge-Detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105549697
git clone --depth 1 --no-tags https://github.com/uwesimm/uvm-indirect-registers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109669468
git clone --depth 1 --no-tags https://github.com/jchengX/AXI_DRIVER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93239077
git clone --depth 1 --no-tags https://github.com/MilanKubavat/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103812430
git clone --depth 1 --no-tags https://github.com/vinodsake/8-Bit-5-Stage-Microprocessor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86879344
git clone --depth 1 --no-tags https://github.com/ourarash/SystemVerilogCSP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105414066
git clone --depth 1 --no-tags https://github.com/ineganov/alpha.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93344850
git clone --depth 1 --no-tags https://github.com/jomonkjoy/Low-Speed-Controllers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99363843
git clone --depth 1 --no-tags https://github.com/phanrahan/pe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107179123
git clone --depth 1 --no-tags https://github.com/danieljimenezl/GPU_ENV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90396352
git clone --depth 1 --no-tags https://github.com/bhaveshghantiwala/10-gigabit-ethernet-mac-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90424668
git clone --depth 1 --no-tags https://github.com/kkiningh/asic-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84761590
git clone --depth 1 --no-tags https://github.com/cquickstad/uvm_unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92110313
git clone --depth 1 --no-tags https://github.com/yiwenlu66/fpga-nn-experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101198827
git clone --depth 1 --no-tags https://github.com/sanketkkeni/Hardware-Generation-tool-for-Matrix-Vector-Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107192729
git clone --depth 1 --no-tags https://github.com/Dimitrov2005/FIFO-testbench-with-systemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96797501
git clone --depth 1 --no-tags https://github.com/yalchinAlv/MarbleMazeGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/86908798
git clone --depth 1 --no-tags https://github.com/AniketBadhan/AXI-VIP-Development.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107925000
git clone --depth 1 --no-tags https://github.com/sugureshkumar/2-1-Mux-Verification-using-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111062034
git clone --depth 1 --no-tags https://github.com/jeras/vivado_simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99962009
git clone --depth 1 --no-tags https://github.com/jh46537/fvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111153831
git clone --depth 1 --no-tags https://github.com/lowRISC/minion_subsystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84583237
git clone --depth 1 --no-tags https://github.com/mkowalik/TetrisFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89139343
git clone --depth 1 --no-tags https://github.com/taichi-ishitani/rggen-building-block-rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90989650
git clone --depth 1 --no-tags https://github.com/gvilardefarias/DDLS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90923088
git clone --depth 1 --no-tags https://github.com/amiq-consulting/accessor_class_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90602109
git clone --depth 1 --no-tags https://github.com/balos1/fpga-sparse-matrix-mult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110320846
git clone --depth 1 --no-tags https://github.com/LEO-LEAL/Midterm_CSE_31L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108194597
git clone --depth 1 --no-tags https://github.com/jay16udani/ECE745_LC3_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/93367626
git clone --depth 1 --no-tags https://github.com/mathur/lc3_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90423980
git clone --depth 1 --no-tags https://github.com/kyle-sit/Floating-Point-Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109905833
git clone --depth 1 --no-tags https://github.com/NotZombieFood/MIPS-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106617380
git clone --depth 1 --no-tags https://github.com/taichi-ishitani/rggen-building-block-ral.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/90990372
git clone --depth 1 --no-tags https://github.com/godfeng/FMC125.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107349715
git clone --depth 1 --no-tags https://github.com/akshat2904/System_Verilog-Assertions-CoverGroups-Arbitrator-BinaryTree.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/84035377
git clone --depth 1 --no-tags https://github.com/18-341/Router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104148818
git clone --depth 1 --no-tags https://github.com/mballance/rocket_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95699756
git clone --depth 1 --no-tags https://github.com/YazanMehyar/FPGA-BBC-micro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95472676
git clone --depth 1 --no-tags https://github.com/akzare/TWireSerIntrfc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111314885
git clone --depth 1 --no-tags https://github.com/ZhouYuTongZZ/GitHub_ELEC6234_picoMIPS_processor_Coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95653349
git clone --depth 1 --no-tags https://github.com/hoangthinh2016/simple-mem-testbench-sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/89904204
git clone --depth 1 --no-tags https://github.com/melt-umn/ableC-closure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96056367
git clone --depth 1 --no-tags https://github.com/runsler/library.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108965419
git clone --depth 1 --no-tags https://github.com/abdulkhan94/Computer-Design-and-Prototyping.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/92126784
