{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 2934, "design__instance__area": 67153.4, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.11533522605895996, "power__switching__total": 0.08666525036096573, "power__leakage__total": 6.562945600308012e-07, "power__total": 0.20200112462043762, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.288345, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": -0.288345, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.585049, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.378674, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.585049, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.378674, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.183015, "clock__skew__worst_setup": -0.527211, "timing__hold__ws": 0.263063, "timing__setup__ws": -4.299654, "timing__hold__tns": 0.0, "timing__setup__tns": -480.971405, "timing__hold__wns": 0.0, "timing__setup__wns": -4.299654, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.263063, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 530, "timing__setup_r2r__ws": -4.299654, "timing__setup_r2r_vio__count": 530, "design__die__bbox": "0.0 0.0 314.905 332.825", "design__core__bbox": "6.72 15.68 308.0 313.6", "design__io": 106, "design__die__area": 104808, "design__core__area": 89757.3, "design__instance__count__stdcell": 2934, "design__instance__area__stdcell": 67153.4, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.748166, "design__instance__utilization__stdcell": 0.748166, "floorplan__design__io": 104, "design__io__hpwl": 17587381, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 100924, "design__violations": 0, "design__instance__count__setup_buffer": 39, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2258, "route__net__special": 2, "route__drc_errors__iter:1": 1473, "route__wirelength__iter:1": 113775, "route__drc_errors__iter:2": 319, "route__wirelength__iter:2": 112521, "route__drc_errors__iter:3": 252, "route__wirelength__iter:3": 112186, "route__drc_errors__iter:4": 50, "route__wirelength__iter:4": 112028, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 112037, "route__drc_errors": 0, "route__wirelength": 112037, "route__vias": 16023, "route__vias__singlecut": 16023, "route__vias__multicut": 0, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.518553, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": -0.518553, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.481363, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.824905, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": -414.865997, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.824905, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.310214, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 173, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -3.824905, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 173, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.185634, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": -0.185634, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.26478, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.626338, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.26478, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.206879, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.284487, "clock__skew__worst_setup__corner:min_tt_025C_5v00": -0.284487, "timing__hold__ws__corner:min_tt_025C_5v00": 0.582416, "timing__setup__ws__corner:min_tt_025C_5v00": 2.61015, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.582416, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.61015, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.511691, "clock__skew__worst_setup__corner:min_ss_125C_4v50": -0.511691, "timing__hold__ws__corner:min_ss_125C_4v50": 0.525558, "timing__setup__ws__corner:min_ss_125C_4v50": -3.430831, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": -363.209839, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.430831, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.305855, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 169, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.430831, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 169, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.183015, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": -0.183015, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.263063, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.728456, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.263063, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.381234, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.292982, "clock__skew__worst_setup__corner:max_tt_025C_5v00": -0.292982, "timing__hold__ws__corner:max_tt_025C_5v00": 0.588304, "timing__setup__ws__corner:max_tt_025C_5v00": 2.100679, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.588304, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.100679, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.527211, "clock__skew__worst_setup__corner:max_ss_125C_4v50": -0.527211, "timing__hold__ws__corner:max_ss_125C_4v50": 0.429372, "timing__setup__ws__corner:max_ss_125C_4v50": -4.299654, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": -480.971405, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.299654, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.315609, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 188, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.299654, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 188, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.188487, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": -0.188487, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.266903, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.493512, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.266903, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 4.999751, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.9604, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.0127654, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.0396024, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.041005, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.0120514, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.041005, "ir__voltage__worst": 4.96, "ir__drop__avg": 0.0128, "ir__drop__worst": 0.0396, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}