<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP2C70 (0x020B60DD)" sof_file="BumperCar.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="12"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="8"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="16368"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2018/06/05 14:44:57  #0">
      <clock name="vga_ctrl:vga_ctrl_realization|clk12_5m" polarity="posedge" tap_mode="probeonly"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|io" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|pixel_count" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[2]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[3]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[4]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[5]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[6]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[7]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[8]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[9]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[20]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[22]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[22]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[24]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[26]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[28]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[29]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[31]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[2]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[3]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[4]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[5]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[6]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[7]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[8]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[9]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[2]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[3]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[4]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[5]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[6]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[7]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[8]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[9]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[2]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[3]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[4]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[5]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[6]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[7]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[8]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[9]" tap_mode="probeonly"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|io" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|pixel_count" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[2]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[3]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[4]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[5]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[6]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[7]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[8]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[9]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[20]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[22]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[22]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[24]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[26]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[28]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[29]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[31]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[2]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[3]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[4]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[5]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[6]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[7]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[8]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[9]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[2]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[3]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[4]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[5]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[6]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[7]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[8]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[9]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[2]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[3]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[4]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[5]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[6]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[7]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[8]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[9]" tap_mode="probeonly"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|io" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|pixel_count" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[2]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[3]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[4]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[5]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[6]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[7]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[8]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[9]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[20]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[22]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[22]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[24]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[26]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[28]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[29]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[31]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[2]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[3]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[4]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[5]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[6]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[7]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[8]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx[9]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[2]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[3]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[4]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[5]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[6]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[7]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[8]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vx_inc[9]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[0]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[1]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[2]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[3]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[4]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[5]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[6]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[7]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[8]" tap_mode="probeonly"/>
          <wire name="vga_ctrl:vga_ctrl_realization|vy[9]" tap_mode="probeonly"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node name="vga_ctrl:vga_ctrl_realization|vx_inc" order="msb_to_lsb" radix="unsigned_dec" state="collapse" type="register">
            <node data_index="120" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="120" tap_mode="probeonly" trigger_index="120" type="register"/>
            <node data_index="119" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="119" tap_mode="probeonly" trigger_index="119" type="register"/>
            <node data_index="118" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="118" tap_mode="probeonly" trigger_index="118" type="register"/>
            <node data_index="117" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="117" tap_mode="probeonly" trigger_index="117" type="register"/>
            <node data_index="116" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="116" tap_mode="probeonly" trigger_index="116" type="register"/>
            <node data_index="115" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="115" tap_mode="probeonly" trigger_index="115" type="register"/>
            <node data_index="114" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="114" tap_mode="probeonly" trigger_index="114" type="register"/>
            <node data_index="113" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="113" tap_mode="probeonly" trigger_index="113" type="register"/>
            <node data_index="112" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="112" tap_mode="probeonly" trigger_index="112" type="register"/>
            <node data_index="111" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="111" tap_mode="probeonly" trigger_index="111" type="register"/>
          </node>
          <node name="vga_ctrl:vga_ctrl_realization|vy" order="msb_to_lsb" radix="unsigned_dec" state="collapse" type="register">
            <node data_index="130" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="vga_ctrl:vga_ctrl_realization|vy[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="130" tap_mode="probeonly" trigger_index="130" type="register"/>
            <node data_index="129" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vy[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="129" tap_mode="probeonly" trigger_index="129" type="register"/>
            <node data_index="128" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vy[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="128" tap_mode="probeonly" trigger_index="128" type="register"/>
            <node data_index="127" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="vga_ctrl:vga_ctrl_realization|vy[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="127" tap_mode="probeonly" trigger_index="127" type="register"/>
            <node data_index="126" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vy[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="126" tap_mode="probeonly" trigger_index="126" type="register"/>
            <node data_index="125" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vy[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="125" tap_mode="probeonly" trigger_index="125" type="register"/>
            <node data_index="124" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vy[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="124" tap_mode="probeonly" trigger_index="124" type="register"/>
            <node data_index="123" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vy[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="123" tap_mode="probeonly" trigger_index="123" type="register"/>
            <node data_index="122" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vy[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="122" tap_mode="probeonly" trigger_index="122" type="register"/>
            <node data_index="121" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vy[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="121" tap_mode="probeonly" trigger_index="121" type="register"/>
          </node>
          <node name="vga_ctrl:vga_ctrl_realization|vx" order="msb_to_lsb" radix="unsigned_dec" type="register">
            <node data_index="110" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vx[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="110" tap_mode="probeonly" trigger_index="110" type="register"/>
            <node data_index="109" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="vga_ctrl:vga_ctrl_realization|vx[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="109" tap_mode="probeonly" trigger_index="109" type="register"/>
            <node data_index="108" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vx[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="108" tap_mode="probeonly" trigger_index="108" type="register"/>
            <node data_index="107" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vx[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="107" tap_mode="probeonly" trigger_index="107" type="register"/>
            <node data_index="106" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="vga_ctrl:vga_ctrl_realization|vx[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="106" tap_mode="probeonly" trigger_index="106" type="register"/>
            <node data_index="105" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vx[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="105" tap_mode="probeonly" trigger_index="105" type="register"/>
            <node data_index="104" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="vga_ctrl:vga_ctrl_realization|vx[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="104" tap_mode="probeonly" trigger_index="104" type="register"/>
            <node data_index="103" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="vga_ctrl:vga_ctrl_realization|vx[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="103" tap_mode="probeonly" trigger_index="103" type="register"/>
            <node data_index="102" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="vga_ctrl:vga_ctrl_realization|vx[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="probeonly" trigger_index="102" type="register"/>
            <node data_index="101" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="vga_ctrl:vga_ctrl_realization|vx[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="probeonly" trigger_index="101" type="register"/>
          </node>
          <node name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr" order="msb_to_lsb" radix="unsigned_dec" type="register">
            <node data_index="11" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="probeonly" trigger_index="11" type="register"/>
            <node data_index="10" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="probeonly" trigger_index="10" type="register"/>
            <node data_index="9" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="probeonly" trigger_index="9" type="register"/>
            <node data_index="8" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="probeonly" trigger_index="8" type="register"/>
            <node data_index="7" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="probeonly" trigger_index="7" type="register"/>
            <node data_index="6" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="probeonly" trigger_index="6" type="register"/>
            <node data_index="5" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="probeonly" trigger_index="5" type="register"/>
            <node data_index="4" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="probeonly" trigger_index="4" type="register"/>
            <node data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="probeonly" trigger_index="3" type="register"/>
            <node data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="probeonly" trigger_index="2" type="register"/>
            <node data_index="20" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="probeonly" trigger_index="20" type="register"/>
            <node data_index="19" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="probeonly" trigger_index="19" type="register"/>
            <node data_index="18" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="probeonly" trigger_index="18" type="register"/>
            <node data_index="17" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="probeonly" trigger_index="17" type="register"/>
            <node data_index="16" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="probeonly" trigger_index="16" type="register"/>
            <node data_index="15" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="probeonly" trigger_index="15" type="register"/>
            <node data_index="14" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="probeonly" trigger_index="14" type="register"/>
            <node data_index="13" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="probeonly" trigger_index="13" type="register"/>
            <node data_index="12" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="probeonly" trigger_index="12" type="register"/>
            <node data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="probeonly" trigger_index="1" type="register"/>
          </node>
          <node data_index="21" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|io" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="probeonly" trigger_index="21" type="register"/>
          <node name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data" order="msb_to_lsb" type="register">
            <node data_index="59" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="probeonly" trigger_index="59" type="register"/>
            <node data_index="58" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="probeonly" trigger_index="58" type="register"/>
            <node data_index="56" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="probeonly" trigger_index="56" type="register"/>
            <node data_index="55" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="probeonly" trigger_index="55" type="register"/>
            <node data_index="54" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="probeonly" trigger_index="54" type="register"/>
            <node data_index="53" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="probeonly" trigger_index="53" type="register"/>
            <node data_index="52" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="probeonly" trigger_index="52" type="register"/>
            <node data_index="51" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="probeonly" trigger_index="51" type="register"/>
            <node data_index="50" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="probeonly" trigger_index="50" type="register"/>
            <node data_index="49" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="probeonly" trigger_index="49" type="register"/>
            <node data_index="48" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="probeonly" trigger_index="48" type="register"/>
            <node data_index="47" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="probeonly" trigger_index="47" type="register"/>
            <node data_index="45" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="probeonly" trigger_index="45" type="register"/>
            <node data_index="44" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="probeonly" trigger_index="44" type="register"/>
            <node data_index="43" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="probeonly" trigger_index="43" type="register"/>
            <node data_index="42" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="probeonly" trigger_index="42" type="register"/>
            <node data_index="41" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="probeonly" trigger_index="41" type="register"/>
            <node data_index="40" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="probeonly" trigger_index="40" type="register"/>
            <node data_index="39" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="probeonly" trigger_index="39" type="register"/>
            <node data_index="38" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="probeonly" trigger_index="38" type="register"/>
            <node data_index="37" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="probeonly" trigger_index="37" type="register"/>
            <node data_index="36" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="probeonly" trigger_index="36" type="register"/>
            <node data_index="66" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="probeonly" trigger_index="66" type="register"/>
            <node data_index="65" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="probeonly" trigger_index="65" type="register"/>
            <node data_index="64" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="probeonly" trigger_index="64" type="register"/>
            <node data_index="63" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="probeonly" trigger_index="63" type="register"/>
            <node data_index="62" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="probeonly" trigger_index="62" type="register"/>
            <node data_index="61" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="probeonly" trigger_index="61" type="register"/>
            <node data_index="60" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="probeonly" trigger_index="60" type="register"/>
            <node data_index="57" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="probeonly" trigger_index="57" type="register"/>
            <node data_index="46" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="probeonly" trigger_index="46" type="register"/>
            <node data_index="35" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="probeonly" trigger_index="35" type="register"/>
          </node>
          <node name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data" order="msb_to_lsb" type="register">
            <node data_index="91" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="probeonly" trigger_index="91" type="register"/>
            <node data_index="90" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="probeonly" trigger_index="90" type="register"/>
            <node data_index="88" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="probeonly" trigger_index="88" type="register"/>
            <node data_index="87" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="probeonly" trigger_index="87" type="register"/>
            <node data_index="86" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="probeonly" trigger_index="86" type="register"/>
            <node data_index="85" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="probeonly" trigger_index="85" type="register"/>
            <node data_index="84" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="probeonly" trigger_index="84" type="register"/>
            <node data_index="83" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="probeonly" trigger_index="83" type="register"/>
            <node data_index="82" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="probeonly" trigger_index="82" type="register"/>
            <node data_index="81" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="probeonly" trigger_index="81" type="register"/>
            <node data_index="80" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="probeonly" trigger_index="80" type="register"/>
            <node data_index="79" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="probeonly" trigger_index="79" type="register"/>
            <node data_index="77" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="probeonly" trigger_index="77" type="register"/>
            <node data_index="76" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="76" tap_mode="probeonly" trigger_index="76" type="register"/>
            <node data_index="75" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="probeonly" trigger_index="75" type="register"/>
            <node data_index="74" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="probeonly" trigger_index="74" type="register"/>
            <node data_index="73" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="probeonly" trigger_index="73" type="register"/>
            <node data_index="72" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="probeonly" trigger_index="72" type="register"/>
            <node data_index="71" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="probeonly" trigger_index="71" type="register"/>
            <node data_index="70" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="probeonly" trigger_index="70" type="register"/>
            <node data_index="69" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="probeonly" trigger_index="69" type="register"/>
            <node data_index="68" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="probeonly" trigger_index="68" type="register"/>
            <node data_index="98" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="probeonly" trigger_index="98" type="register"/>
            <node data_index="97" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="probeonly" trigger_index="97" type="register"/>
            <node data_index="96" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="probeonly" trigger_index="96" type="register"/>
            <node data_index="95" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="probeonly" trigger_index="95" type="register"/>
            <node data_index="94" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="probeonly" trigger_index="94" type="register"/>
            <node data_index="93" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="probeonly" trigger_index="93" type="register"/>
            <node data_index="92" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="probeonly" trigger_index="92" type="register"/>
            <node data_index="89" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="probeonly" trigger_index="89" type="register"/>
            <node data_index="78" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="probeonly" trigger_index="78" type="register"/>
            <node data_index="67" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="probeonly" trigger_index="67" type="register"/>
          </node>
          <node data_index="22" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|pixel_count" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="probeonly" trigger_index="22" type="register"/>
          <node name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state" order="msb_to_lsb" type="register">
            <node data_index="24" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="probeonly" trigger_index="24" type="register"/>
            <node data_index="23" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="probeonly" trigger_index="23" type="register"/>
          </node>
          <node name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x" order="msb_to_lsb" radix="unsigned_dec" type="register">
            <node data_index="34" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="probeonly" trigger_index="34" type="register"/>
            <node data_index="33" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="probeonly" trigger_index="33" type="register"/>
            <node data_index="32" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="probeonly" trigger_index="32" type="register"/>
            <node data_index="31" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="probeonly" trigger_index="31" type="register"/>
            <node data_index="30" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="probeonly" trigger_index="30" type="register"/>
            <node data_index="29" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="probeonly" trigger_index="29" type="register"/>
            <node data_index="28" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="probeonly" trigger_index="28" type="register"/>
            <node data_index="27" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="probeonly" trigger_index="27" type="register"/>
            <node data_index="26" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="probeonly" trigger_index="26" type="register"/>
            <node data_index="25" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="probeonly" trigger_index="25" type="register"/>
          </node>
          <node data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="probeonly" trigger_index="0" type="register"/>
          <node name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state" order="msb_to_lsb" type="register">
            <node data_index="100" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]" storage_index="100" tap_mode="probeonly" trigger_index="100" type="register"/>
            <node data_index="99" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]" storage_index="99" tap_mode="probeonly" trigger_index="99" type="register"/>
          </node>
        </unified_setup_data_view>
        <data_view>
          <bus name="vga_ctrl:vga_ctrl_realization|vx_inc" order="msb_to_lsb" radix="unsigned_dec" state="collapse" type="register">
            <net data_index="120" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="120" tap_mode="probeonly" trigger_index="120" type="register"/>
            <net data_index="119" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="119" tap_mode="probeonly" trigger_index="119" type="register"/>
            <net data_index="118" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="118" tap_mode="probeonly" trigger_index="118" type="register"/>
            <net data_index="117" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="117" tap_mode="probeonly" trigger_index="117" type="register"/>
            <net data_index="116" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="116" tap_mode="probeonly" trigger_index="116" type="register"/>
            <net data_index="115" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="115" tap_mode="probeonly" trigger_index="115" type="register"/>
            <net data_index="114" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="114" tap_mode="probeonly" trigger_index="114" type="register"/>
            <net data_index="113" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="113" tap_mode="probeonly" trigger_index="113" type="register"/>
            <net data_index="112" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="112" tap_mode="probeonly" trigger_index="112" type="register"/>
            <net data_index="111" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="111" tap_mode="probeonly" trigger_index="111" type="register"/>
          </bus>
          <bus name="vga_ctrl:vga_ctrl_realization|vy" order="msb_to_lsb" radix="unsigned_dec" state="collapse" type="register">
            <net data_index="130" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="vga_ctrl:vga_ctrl_realization|vy[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="130" tap_mode="probeonly" trigger_index="130" type="register"/>
            <net data_index="129" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vy[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="129" tap_mode="probeonly" trigger_index="129" type="register"/>
            <net data_index="128" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vy[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="128" tap_mode="probeonly" trigger_index="128" type="register"/>
            <net data_index="127" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="vga_ctrl:vga_ctrl_realization|vy[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="127" tap_mode="probeonly" trigger_index="127" type="register"/>
            <net data_index="126" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vy[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="126" tap_mode="probeonly" trigger_index="126" type="register"/>
            <net data_index="125" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vy[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="125" tap_mode="probeonly" trigger_index="125" type="register"/>
            <net data_index="124" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vy[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="124" tap_mode="probeonly" trigger_index="124" type="register"/>
            <net data_index="123" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vy[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="123" tap_mode="probeonly" trigger_index="123" type="register"/>
            <net data_index="122" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vy[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="122" tap_mode="probeonly" trigger_index="122" type="register"/>
            <net data_index="121" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vy[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="121" tap_mode="probeonly" trigger_index="121" type="register"/>
          </bus>
          <bus name="vga_ctrl:vga_ctrl_realization|vx" order="msb_to_lsb" radix="unsigned_dec" type="register">
            <net data_index="110" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vx[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="110" tap_mode="probeonly" trigger_index="110" type="register"/>
            <net data_index="109" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="vga_ctrl:vga_ctrl_realization|vx[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="109" tap_mode="probeonly" trigger_index="109" type="register"/>
            <net data_index="108" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vx[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="108" tap_mode="probeonly" trigger_index="108" type="register"/>
            <net data_index="107" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vx[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="107" tap_mode="probeonly" trigger_index="107" type="register"/>
            <net data_index="106" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="vga_ctrl:vga_ctrl_realization|vx[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="106" tap_mode="probeonly" trigger_index="106" type="register"/>
            <net data_index="105" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vx[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="105" tap_mode="probeonly" trigger_index="105" type="register"/>
            <net data_index="104" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="vga_ctrl:vga_ctrl_realization|vx[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="104" tap_mode="probeonly" trigger_index="104" type="register"/>
            <net data_index="103" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="vga_ctrl:vga_ctrl_realization|vx[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="103" tap_mode="probeonly" trigger_index="103" type="register"/>
            <net data_index="102" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="vga_ctrl:vga_ctrl_realization|vx[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="probeonly" trigger_index="102" type="register"/>
            <net data_index="101" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="vga_ctrl:vga_ctrl_realization|vx[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="probeonly" trigger_index="101" type="register"/>
          </bus>
          <bus name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr" order="msb_to_lsb" radix="unsigned_dec" type="register">
            <net data_index="11" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="probeonly" trigger_index="11" type="register"/>
            <net data_index="10" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="probeonly" trigger_index="10" type="register"/>
            <net data_index="9" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="probeonly" trigger_index="9" type="register"/>
            <net data_index="8" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="probeonly" trigger_index="8" type="register"/>
            <net data_index="7" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="probeonly" trigger_index="7" type="register"/>
            <net data_index="6" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="probeonly" trigger_index="6" type="register"/>
            <net data_index="5" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="probeonly" trigger_index="5" type="register"/>
            <net data_index="4" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="probeonly" trigger_index="4" type="register"/>
            <net data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="probeonly" trigger_index="3" type="register"/>
            <net data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="probeonly" trigger_index="2" type="register"/>
            <net data_index="20" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="probeonly" trigger_index="20" type="register"/>
            <net data_index="19" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="probeonly" trigger_index="19" type="register"/>
            <net data_index="18" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="probeonly" trigger_index="18" type="register"/>
            <net data_index="17" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="probeonly" trigger_index="17" type="register"/>
            <net data_index="16" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="probeonly" trigger_index="16" type="register"/>
            <net data_index="15" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="probeonly" trigger_index="15" type="register"/>
            <net data_index="14" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="probeonly" trigger_index="14" type="register"/>
            <net data_index="13" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="probeonly" trigger_index="13" type="register"/>
            <net data_index="12" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="probeonly" trigger_index="12" type="register"/>
            <net data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="probeonly" trigger_index="1" type="register"/>
          </bus>
          <net data_index="21" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|io" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="probeonly" trigger_index="21" type="register"/>
          <bus name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data" order="msb_to_lsb" type="register">
            <net data_index="59" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="probeonly" trigger_index="59" type="register"/>
            <net data_index="58" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="probeonly" trigger_index="58" type="register"/>
            <net data_index="56" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="probeonly" trigger_index="56" type="register"/>
            <net data_index="55" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="probeonly" trigger_index="55" type="register"/>
            <net data_index="54" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="probeonly" trigger_index="54" type="register"/>
            <net data_index="53" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="probeonly" trigger_index="53" type="register"/>
            <net data_index="52" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="probeonly" trigger_index="52" type="register"/>
            <net data_index="51" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="probeonly" trigger_index="51" type="register"/>
            <net data_index="50" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="probeonly" trigger_index="50" type="register"/>
            <net data_index="49" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="probeonly" trigger_index="49" type="register"/>
            <net data_index="48" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="probeonly" trigger_index="48" type="register"/>
            <net data_index="47" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="probeonly" trigger_index="47" type="register"/>
            <net data_index="45" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="probeonly" trigger_index="45" type="register"/>
            <net data_index="44" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="probeonly" trigger_index="44" type="register"/>
            <net data_index="43" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="probeonly" trigger_index="43" type="register"/>
            <net data_index="42" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="probeonly" trigger_index="42" type="register"/>
            <net data_index="41" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="probeonly" trigger_index="41" type="register"/>
            <net data_index="40" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="probeonly" trigger_index="40" type="register"/>
            <net data_index="39" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="probeonly" trigger_index="39" type="register"/>
            <net data_index="38" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="probeonly" trigger_index="38" type="register"/>
            <net data_index="37" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="probeonly" trigger_index="37" type="register"/>
            <net data_index="36" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="probeonly" trigger_index="36" type="register"/>
            <net data_index="66" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="probeonly" trigger_index="66" type="register"/>
            <net data_index="65" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="probeonly" trigger_index="65" type="register"/>
            <net data_index="64" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="probeonly" trigger_index="64" type="register"/>
            <net data_index="63" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="probeonly" trigger_index="63" type="register"/>
            <net data_index="62" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="probeonly" trigger_index="62" type="register"/>
            <net data_index="61" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="probeonly" trigger_index="61" type="register"/>
            <net data_index="60" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="probeonly" trigger_index="60" type="register"/>
            <net data_index="57" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="probeonly" trigger_index="57" type="register"/>
            <net data_index="46" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="probeonly" trigger_index="46" type="register"/>
            <net data_index="35" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="probeonly" trigger_index="35" type="register"/>
          </bus>
          <bus name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data" order="msb_to_lsb" type="register">
            <net data_index="91" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="probeonly" trigger_index="91" type="register"/>
            <net data_index="90" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="probeonly" trigger_index="90" type="register"/>
            <net data_index="88" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="probeonly" trigger_index="88" type="register"/>
            <net data_index="87" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="probeonly" trigger_index="87" type="register"/>
            <net data_index="86" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="probeonly" trigger_index="86" type="register"/>
            <net data_index="85" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="probeonly" trigger_index="85" type="register"/>
            <net data_index="84" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="probeonly" trigger_index="84" type="register"/>
            <net data_index="83" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="probeonly" trigger_index="83" type="register"/>
            <net data_index="82" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="probeonly" trigger_index="82" type="register"/>
            <net data_index="81" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="probeonly" trigger_index="81" type="register"/>
            <net data_index="80" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="probeonly" trigger_index="80" type="register"/>
            <net data_index="79" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="probeonly" trigger_index="79" type="register"/>
            <net data_index="77" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="probeonly" trigger_index="77" type="register"/>
            <net data_index="76" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="76" tap_mode="probeonly" trigger_index="76" type="register"/>
            <net data_index="75" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="probeonly" trigger_index="75" type="register"/>
            <net data_index="74" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="probeonly" trigger_index="74" type="register"/>
            <net data_index="73" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="probeonly" trigger_index="73" type="register"/>
            <net data_index="72" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="probeonly" trigger_index="72" type="register"/>
            <net data_index="71" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="probeonly" trigger_index="71" type="register"/>
            <net data_index="70" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="probeonly" trigger_index="70" type="register"/>
            <net data_index="69" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="probeonly" trigger_index="69" type="register"/>
            <net data_index="68" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="probeonly" trigger_index="68" type="register"/>
            <net data_index="98" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="probeonly" trigger_index="98" type="register"/>
            <net data_index="97" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="probeonly" trigger_index="97" type="register"/>
            <net data_index="96" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="probeonly" trigger_index="96" type="register"/>
            <net data_index="95" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="probeonly" trigger_index="95" type="register"/>
            <net data_index="94" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="probeonly" trigger_index="94" type="register"/>
            <net data_index="93" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="probeonly" trigger_index="93" type="register"/>
            <net data_index="92" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="probeonly" trigger_index="92" type="register"/>
            <net data_index="89" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="probeonly" trigger_index="89" type="register"/>
            <net data_index="78" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="probeonly" trigger_index="78" type="register"/>
            <net data_index="67" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="probeonly" trigger_index="67" type="register"/>
          </bus>
          <net data_index="22" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|pixel_count" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="probeonly" trigger_index="22" type="register"/>
          <bus name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state" order="msb_to_lsb" type="register">
            <net data_index="24" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="probeonly" trigger_index="24" type="register"/>
            <net data_index="23" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="probeonly" trigger_index="23" type="register"/>
          </bus>
          <bus name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x" order="msb_to_lsb" radix="unsigned_dec" type="register">
            <net data_index="34" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="probeonly" trigger_index="34" type="register"/>
            <net data_index="33" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="probeonly" trigger_index="33" type="register"/>
            <net data_index="32" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="probeonly" trigger_index="32" type="register"/>
            <net data_index="31" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="probeonly" trigger_index="31" type="register"/>
            <net data_index="30" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="probeonly" trigger_index="30" type="register"/>
            <net data_index="29" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="probeonly" trigger_index="29" type="register"/>
            <net data_index="28" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="probeonly" trigger_index="28" type="register"/>
            <net data_index="27" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="probeonly" trigger_index="27" type="register"/>
            <net data_index="26" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="probeonly" trigger_index="26" type="register"/>
            <net data_index="25" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="probeonly" trigger_index="25" type="register"/>
          </bus>
          <net data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="probeonly" trigger_index="0" type="register"/>
          <bus name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state" order="msb_to_lsb" type="register">
            <net data_index="100" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]" storage_index="100" tap_mode="probeonly" trigger_index="100" type="register"/>
            <net data_index="99" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]" storage_index="99" tap_mode="probeonly" trigger_index="99" type="register"/>
          </bus>
        </data_view>
        <setup_view>
          <bus name="vga_ctrl:vga_ctrl_realization|vx_inc" order="msb_to_lsb" radix="unsigned_dec" state="collapse" type="register">
            <net data_index="120" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="120" tap_mode="probeonly" trigger_index="120" type="register"/>
            <net data_index="119" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="119" tap_mode="probeonly" trigger_index="119" type="register"/>
            <net data_index="118" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="118" tap_mode="probeonly" trigger_index="118" type="register"/>
            <net data_index="117" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="117" tap_mode="probeonly" trigger_index="117" type="register"/>
            <net data_index="116" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="116" tap_mode="probeonly" trigger_index="116" type="register"/>
            <net data_index="115" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="115" tap_mode="probeonly" trigger_index="115" type="register"/>
            <net data_index="114" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="114" tap_mode="probeonly" trigger_index="114" type="register"/>
            <net data_index="113" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="113" tap_mode="probeonly" trigger_index="113" type="register"/>
            <net data_index="112" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="112" tap_mode="probeonly" trigger_index="112" type="register"/>
            <net data_index="111" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|vx_inc[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="111" tap_mode="probeonly" trigger_index="111" type="register"/>
          </bus>
          <bus name="vga_ctrl:vga_ctrl_realization|vy" order="msb_to_lsb" radix="unsigned_dec" state="collapse" type="register">
            <net data_index="130" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="vga_ctrl:vga_ctrl_realization|vy[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="130" tap_mode="probeonly" trigger_index="130" type="register"/>
            <net data_index="129" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vy[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="129" tap_mode="probeonly" trigger_index="129" type="register"/>
            <net data_index="128" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vy[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="128" tap_mode="probeonly" trigger_index="128" type="register"/>
            <net data_index="127" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="vga_ctrl:vga_ctrl_realization|vy[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="127" tap_mode="probeonly" trigger_index="127" type="register"/>
            <net data_index="126" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vy[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="126" tap_mode="probeonly" trigger_index="126" type="register"/>
            <net data_index="125" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vy[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="125" tap_mode="probeonly" trigger_index="125" type="register"/>
            <net data_index="124" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vy[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="124" tap_mode="probeonly" trigger_index="124" type="register"/>
            <net data_index="123" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vy[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="123" tap_mode="probeonly" trigger_index="123" type="register"/>
            <net data_index="122" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vy[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="122" tap_mode="probeonly" trigger_index="122" type="register"/>
            <net data_index="121" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vy[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="121" tap_mode="probeonly" trigger_index="121" type="register"/>
          </bus>
          <bus name="vga_ctrl:vga_ctrl_realization|vx" order="msb_to_lsb" radix="unsigned_dec" type="register">
            <net data_index="110" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vx[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="110" tap_mode="probeonly" trigger_index="110" type="register"/>
            <net data_index="109" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="vga_ctrl:vga_ctrl_realization|vx[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="109" tap_mode="probeonly" trigger_index="109" type="register"/>
            <net data_index="108" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vx[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="108" tap_mode="probeonly" trigger_index="108" type="register"/>
            <net data_index="107" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vx[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="107" tap_mode="probeonly" trigger_index="107" type="register"/>
            <net data_index="106" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="vga_ctrl:vga_ctrl_realization|vx[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="106" tap_mode="probeonly" trigger_index="106" type="register"/>
            <net data_index="105" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="high" name="vga_ctrl:vga_ctrl_realization|vx[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="105" tap_mode="probeonly" trigger_index="105" type="register"/>
            <net data_index="104" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="vga_ctrl:vga_ctrl_realization|vx[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="104" tap_mode="probeonly" trigger_index="104" type="register"/>
            <net data_index="103" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="vga_ctrl:vga_ctrl_realization|vx[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="103" tap_mode="probeonly" trigger_index="103" type="register"/>
            <net data_index="102" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="vga_ctrl:vga_ctrl_realization|vx[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="probeonly" trigger_index="102" type="register"/>
            <net data_index="101" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="low" name="vga_ctrl:vga_ctrl_realization|vx[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="probeonly" trigger_index="101" type="register"/>
          </bus>
          <bus name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr" order="msb_to_lsb" radix="unsigned_dec" type="register">
            <net data_index="11" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="probeonly" trigger_index="11" type="register"/>
            <net data_index="10" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="probeonly" trigger_index="10" type="register"/>
            <net data_index="9" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="probeonly" trigger_index="9" type="register"/>
            <net data_index="8" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="probeonly" trigger_index="8" type="register"/>
            <net data_index="7" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="probeonly" trigger_index="7" type="register"/>
            <net data_index="6" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="probeonly" trigger_index="6" type="register"/>
            <net data_index="5" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="probeonly" trigger_index="5" type="register"/>
            <net data_index="4" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="probeonly" trigger_index="4" type="register"/>
            <net data_index="3" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="probeonly" trigger_index="3" type="register"/>
            <net data_index="2" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="probeonly" trigger_index="2" type="register"/>
            <net data_index="20" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="probeonly" trigger_index="20" type="register"/>
            <net data_index="19" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="probeonly" trigger_index="19" type="register"/>
            <net data_index="18" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="probeonly" trigger_index="18" type="register"/>
            <net data_index="17" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="probeonly" trigger_index="17" type="register"/>
            <net data_index="16" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="probeonly" trigger_index="16" type="register"/>
            <net data_index="15" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="probeonly" trigger_index="15" type="register"/>
            <net data_index="14" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="probeonly" trigger_index="14" type="register"/>
            <net data_index="13" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="probeonly" trigger_index="13" type="register"/>
            <net data_index="12" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="probeonly" trigger_index="12" type="register"/>
            <net data_index="1" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="probeonly" trigger_index="1" type="register"/>
          </bus>
          <net data_index="21" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|io" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="probeonly" trigger_index="21" type="register"/>
          <bus name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data" order="msb_to_lsb" type="register">
            <net data_index="59" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="probeonly" trigger_index="59" type="register"/>
            <net data_index="58" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="probeonly" trigger_index="58" type="register"/>
            <net data_index="56" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="probeonly" trigger_index="56" type="register"/>
            <net data_index="55" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="probeonly" trigger_index="55" type="register"/>
            <net data_index="54" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="probeonly" trigger_index="54" type="register"/>
            <net data_index="53" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="probeonly" trigger_index="53" type="register"/>
            <net data_index="52" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="probeonly" trigger_index="52" type="register"/>
            <net data_index="51" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="probeonly" trigger_index="51" type="register"/>
            <net data_index="50" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="probeonly" trigger_index="50" type="register"/>
            <net data_index="49" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="probeonly" trigger_index="49" type="register"/>
            <net data_index="48" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="probeonly" trigger_index="48" type="register"/>
            <net data_index="47" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="probeonly" trigger_index="47" type="register"/>
            <net data_index="45" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="probeonly" trigger_index="45" type="register"/>
            <net data_index="44" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="probeonly" trigger_index="44" type="register"/>
            <net data_index="43" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="probeonly" trigger_index="43" type="register"/>
            <net data_index="42" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="probeonly" trigger_index="42" type="register"/>
            <net data_index="41" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="probeonly" trigger_index="41" type="register"/>
            <net data_index="40" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="probeonly" trigger_index="40" type="register"/>
            <net data_index="39" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="probeonly" trigger_index="39" type="register"/>
            <net data_index="38" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="probeonly" trigger_index="38" type="register"/>
            <net data_index="37" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="probeonly" trigger_index="37" type="register"/>
            <net data_index="36" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="probeonly" trigger_index="36" type="register"/>
            <net data_index="66" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="probeonly" trigger_index="66" type="register"/>
            <net data_index="65" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="probeonly" trigger_index="65" type="register"/>
            <net data_index="64" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="probeonly" trigger_index="64" type="register"/>
            <net data_index="63" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="probeonly" trigger_index="63" type="register"/>
            <net data_index="62" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="probeonly" trigger_index="62" type="register"/>
            <net data_index="61" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="probeonly" trigger_index="61" type="register"/>
            <net data_index="60" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="probeonly" trigger_index="60" type="register"/>
            <net data_index="57" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="probeonly" trigger_index="57" type="register"/>
            <net data_index="46" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="probeonly" trigger_index="46" type="register"/>
            <net data_index="35" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="probeonly" trigger_index="35" type="register"/>
          </bus>
          <bus name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data" order="msb_to_lsb" type="register">
            <net data_index="91" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="probeonly" trigger_index="91" type="register"/>
            <net data_index="90" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="probeonly" trigger_index="90" type="register"/>
            <net data_index="88" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="probeonly" trigger_index="88" type="register"/>
            <net data_index="87" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="probeonly" trigger_index="87" type="register"/>
            <net data_index="86" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="probeonly" trigger_index="86" type="register"/>
            <net data_index="85" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="probeonly" trigger_index="85" type="register"/>
            <net data_index="84" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="probeonly" trigger_index="84" type="register"/>
            <net data_index="83" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="probeonly" trigger_index="83" type="register"/>
            <net data_index="82" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="probeonly" trigger_index="82" type="register"/>
            <net data_index="81" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="probeonly" trigger_index="81" type="register"/>
            <net data_index="80" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="probeonly" trigger_index="80" type="register"/>
            <net data_index="79" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="probeonly" trigger_index="79" type="register"/>
            <net data_index="77" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="probeonly" trigger_index="77" type="register"/>
            <net data_index="76" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="76" tap_mode="probeonly" trigger_index="76" type="register"/>
            <net data_index="75" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="probeonly" trigger_index="75" type="register"/>
            <net data_index="74" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="probeonly" trigger_index="74" type="register"/>
            <net data_index="73" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="probeonly" trigger_index="73" type="register"/>
            <net data_index="72" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="probeonly" trigger_index="72" type="register"/>
            <net data_index="71" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="probeonly" trigger_index="71" type="register"/>
            <net data_index="70" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="probeonly" trigger_index="70" type="register"/>
            <net data_index="69" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="probeonly" trigger_index="69" type="register"/>
            <net data_index="68" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="probeonly" trigger_index="68" type="register"/>
            <net data_index="98" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="probeonly" trigger_index="98" type="register"/>
            <net data_index="97" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="probeonly" trigger_index="97" type="register"/>
            <net data_index="96" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="probeonly" trigger_index="96" type="register"/>
            <net data_index="95" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="probeonly" trigger_index="95" type="register"/>
            <net data_index="94" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="probeonly" trigger_index="94" type="register"/>
            <net data_index="93" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="probeonly" trigger_index="93" type="register"/>
            <net data_index="92" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="probeonly" trigger_index="92" type="register"/>
            <net data_index="89" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="probeonly" trigger_index="89" type="register"/>
            <net data_index="78" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="probeonly" trigger_index="78" type="register"/>
            <net data_index="67" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="probeonly" trigger_index="67" type="register"/>
          </bus>
          <net data_index="22" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|pixel_count" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="probeonly" trigger_index="22" type="register"/>
          <bus name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state" order="msb_to_lsb" type="register">
            <net data_index="24" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="probeonly" trigger_index="24" type="register"/>
            <net data_index="23" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="probeonly" trigger_index="23" type="register"/>
          </bus>
          <bus name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x" order="msb_to_lsb" radix="unsigned_dec" type="register">
            <net data_index="34" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="probeonly" trigger_index="34" type="register"/>
            <net data_index="33" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="probeonly" trigger_index="33" type="register"/>
            <net data_index="32" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="probeonly" trigger_index="32" type="register"/>
            <net data_index="31" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="probeonly" trigger_index="31" type="register"/>
            <net data_index="30" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="probeonly" trigger_index="30" type="register"/>
            <net data_index="29" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="probeonly" trigger_index="29" type="register"/>
            <net data_index="28" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="probeonly" trigger_index="28" type="register"/>
            <net data_index="27" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="probeonly" trigger_index="27" type="register"/>
            <net data_index="26" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="probeonly" trigger_index="26" type="register"/>
            <net data_index="25" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|scan_x[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="probeonly" trigger_index="25" type="register"/>
          </bus>
          <net data_index="0" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="probeonly" trigger_index="0" type="register"/>
          <bus name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state" order="msb_to_lsb" type="register">
            <net data_index="100" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]" storage_index="100" tap_mode="probeonly" trigger_index="100" type="register"/>
            <net data_index="99" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]" storage_index="99" tap_mode="probeonly" trigger_index="99" type="register"/>
          </bus>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger CRC="ECE84D72" attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2018/06/05 14:44:57  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'vga_ctrl:vga_ctrl_realization|vx[0]' == low &amp;&amp; 'vga_ctrl:vga_ctrl_realization|vx[1]' == low &amp;&amp; 'vga_ctrl:vga_ctrl_realization|vx[2]' == low &amp;&amp; 'vga_ctrl:vga_ctrl_realization|vx[3]' == low &amp;&amp; 'vga_ctrl:vga_ctrl_realization|vx[4]' == high &amp;&amp; 'vga_ctrl:vga_ctrl_realization|vx[5]' == low &amp;&amp; 'vga_ctrl:vga_ctrl_realization|vx[6]' == high &amp;&amp; 'vga_ctrl:vga_ctrl_realization|vx[7]' == high &amp;&amp; 'vga_ctrl:vga_ctrl_realization|vx[8]' == low &amp;&amp; 'vga_ctrl:vga_ctrl_realization|vx[9]' == high &amp;&amp; 'vga_ctrl:vga_ctrl_realization|vy[0]' == high &amp;&amp; 'vga_ctrl:vga_ctrl_realization|vy[1]' == high &amp;&amp; 'vga_ctrl:vga_ctrl_realization|vy[2]' == high &amp;&amp; 'vga_ctrl:vga_ctrl_realization|vy[3]' == high &amp;&amp; 'vga_ctrl:vga_ctrl_realization|vy[4]' == high &amp;&amp; 'vga_ctrl:vga_ctrl_realization|vy[5]' == high &amp;&amp; 'vga_ctrl:vga_ctrl_realization|vy[6]' == low &amp;&amp; 'vga_ctrl:vga_ctrl_realization|vy[7]' == high &amp;&amp; 'vga_ctrl:vga_ctrl_realization|vy[8]' == high &amp;&amp; 'vga_ctrl:vga_ctrl_realization|vy[9]' == low
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
            <pwr_up_transitional>11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: 2018/06/05 14:47:17  #0" power_up_mode="false" sample_depth="128" trigger_position="16">0000010100100000000100000000000000000010010000000100100100010001001000110000000001001001000100010100000000011010000000000111111011000000101001000000001000000000000000000100100000001001001000100010010001100000000010010010001000101000100000110110000000001111110110000001010010000000010000000000000000001001000000010010010001000100100011000000000100100100010001010000100001101000000000011111101100000010100100000000100000000000000000010010000000100100100010001001000110000000001001001000100010100011000011011000000000111111011000000101001000000001000000000000000000100100000001001001000100010010001100000000010010010001000101000001000110100000000001111110110000001010010000000010000000000000000001001000000010010010001000100100011000000000100100100010001010001010001101100000000011111101100000010100100000000100000000000000000010010000000100100100010001001000110000000001001001000100010100001100011010000000000111111011000000101001000000001000000000000000000100100000001001001000100010010001100000000010010010001000101000111000110110000000001111110110000001010010000000010000000000000000001001000000010010010001000100100011000000000100100100010001010000001001101000000000011111101100000010100100000000100000000000000000010010000000100100100010001001000110000000001001001000100010100010010011011000000000111111011000000101001000000001000000000000000000100100000001001001000100010010001100000000010010010001000101000010100110100000000001111110110000001010010000000010000000000000000001001000000010010010001000100100011000000000100100100010001010001101001101100000000011111101100000010100100000000100000000000000000010010000000100100100010001001000110000000001001001000100010100000110011010000000000111111011000000101001000000001000000000000000000100100000001001001000100010010001100000000010010010001000101000101100110110000000001111110110000001010010000000010000000000000000001001000000010010010001000100100011000000000100100100010001010000111001101000000000011111101100000010100100000000100000000000000000010010000000100100100010001001000110000000001001001000100010100011110011011000000000111111011000000101001000000001000000000000000000100100000001001001000100010010001100000000010010010001000101000000010110100000000001111110110000110100100000000000000000000000000001001000000010010010001000100100011000000000100100100010001010001000101101100000000011111101100001001100100000000100000000000000000000000000000000000000000000000000110000000001001001000100010101001001011010000000000111111011000010011001000000001011001000000000000000000000000000000000000000000000000000000010010010001000000001110010110110000000001111110110000110100100000000000010010000000000000000000000010010010001000000000000000000000100100100010000000000010101101000000000011111101100001001100100000000100100100000000000000000000000000000000000000000000000000000001001001000100000001010101011011000000000111111011000010011001000000001010000100000000000000000000000000000000000000000000000000000000000000000000000001011010110100000000001111110110010110100100000000000000001000000000000000000000000000000000000000000000000000000000000000000000000001110101101100000000011111101100101001100100000000100000010000000000000000000000000000000000000000000000000000000000000000000000001000011011010000000000111111011001010011001000000001011001100000000000000000000000000000000000000000000000000000000000000000000000001100110110110000000001111110110010110100100000000000010011000000000000000000000000000000000000000000000000000000000000000000000000000101101101000000000011111101100101001100100000000100100110000000000000000000000000000000000000000000000000000000000000000000000001011011011011000000000111111011001010011001000000001010000010000000000000000000000000000000000000000000000000000000000000000000000001001110110100000000001111110110000110100100100000000000000100000000000000000000000000000000000000000000000000000000000000000000000001011101101100000000011111101100001001100101000000100000001000000000000000000000000000000000000000000000000000000000000000000000001001111011010000000000111111011000010011001010000001011001010000000000000000000000000000000000000000000000000000000000000000000000001111110110110000000001111110110000110100100100000000010010100000000000000000000000000000000000000000000000000000000000000000000000000000011101000000000011111101100001001100101000000100100101000000000000000000000000000000000000000000000000000000000000000000000001010000111011000000000111111011000010011001010000001010000110000000000000000000000000000000000000000000000000000000000000000000000001010001110100000000001111110110010110100100100000000000001100000000000000000000000000000000000000000000000000000000000000000000000001100011101100000000011111101100101001100101000000100000011000000000000000000000000000000000000000000000000000000000000000000000001000100111010000000000111111011001010011001010000001011001110000000000000000000000000000000000000000000000000000000000000000000000001101001110110000000001111110110010110100100100000000010011100000000000000000000000000000000000000000000000000000000000000000000000000110011101000000000011111101100101001100101000000100100111000000000000000000000000000000000000000000000000000000000000000000000001011100111011000000000111111011001010011001010000001010000001000000000000000000000000000000000000000000000000000000000000000000000001000101110100000000001111110110000110100100010000000000000010000000000000000000000000000000000000000000000000000000000000000000000001001011101100000000011111101100001001100100100000100000000100000000000000000000000000000000000000000000000000000000000000000000001001010111010000000000111111011000010011001001000001011001001000000000000000000000000000000000000000000000000000000000000000000000001110101110110000000001111110110000110100100010000000010010010000000000000000000000000000000000000000000000000000000000000000000000000011011101000000000011111101100001001100100100000100100100100000000000000000000000000000000000000000000000000000000000000000000001010110111011000000000111111011000010011001001000001010000101000000000000000000000000000000000000000000000000000000000000000000000001011101110100000000001111110110010110100100010000000000001010000000000000000000000000000000000000000000000000000000000000000000000001111011101100000000011111101100101001100100100000100000010100000000000000000000000000000000000000000000000000000000000000000000001000001111010000000000111111011001010011001001000001011001101000000000000000000000000000000000000000000000000000000000000000000000001100011110110000000001111110110010110100100010000000010011010000000000000000000000000000000000000000000000000000000000000000000000000100111101000000000011111101100101001100100100000100100110100000000000000000000000000000000000000000000000000000000000000000000001011001111011000000000111111011001010011001001000001010000011000000000000000000000000000000000000000000000000000000000000000000000001001011110100000000001111110110000110100100110000000000000110000000000000000000000000000000000000000000000000000000000000000000000001010111101100000000011111101100001001100101100000100000001100000000000000000000000000000000000000000000000000000000000000000000001001101111010000000000111111011000010011001011000001011001011000000000000000000000000000000000000000000000000000000000000000000000001111011110110000000001111110110000110100100110000000010010110000000000000000000000000000000000000000000000000000000000000000000000000001111101000000000011111101100001001100101100000100100101100000000000000000000000000000000000000000000000000000000000000000000001010011111011000000000111111011000010011001011000001010000111000000000000000000000000000000000000000000000000000000000000000000000001010111110100000000001111110110010110100100110000000000001110000000000000000000000000000000000000000000000000000000000000000000000001101111101100000000011111101100101001100101100000100000011100000000000000000000000000000000000000000000000000000000000000000000001000111111010000000000111111011001010011001011000001011001111000000000000000000000000000000000000000000000000000000000000000000000001101111110110000000001111110110010110100100110000000010011110000000000000000000000000000000000000000000000000000000000000000000000000111111101000000000011111101100101001100101100000100100111100000000000000000000000000000000000000000000000000000000000000000000001011111111011000000000111111011001010011001011000001010000000100000000000000000000000000000000000000000000000000000000000000000000001000000001100000000001111110110000110100100001000000000000001000000000000000000000000000000000000000000000000000000000000000000000001000000011100000000011111101100001001100100010000100000000010000000000000000000000000000000000000000000000000000000000000000000001001000000110000000000111111011000010011001000100001011001000100000000000000000000000000000000000000000000000000000000000000000000001110000001110000000001111110110000110100100001000000010010001000000000000000000000000000000000000000000000000000000000000000000000000010000011000000000011111101100001001100100010000100100100010000000000000000000000000000000000000000000000000000000000000000000001010100000111000000000111111011000010011001000100001010000100100000000000000000000000000000000000000000000000000000000000000000000001011000001100000000001111110110010110100100001000000000001001000000000000000000000000000000000000000000000000000000000000000000000001110000011100000000011111101100101001100100010000100000010010000000000000000000000000000000000000000000000000000000000000000000001000010000110000000000111111011001010011001000100001011001100100000000000000000000000000000000000000000000000000000000000000000000001100100001110000000001111110110010110100100001000000010011001000000000000000000000000000000000000000000000000000000000000000000000000101000011000000000011111101100101001100100010000100100110010000000000000000000000000000000000000000000000000000000000000000000001011010000111000000000111111011001010011001000100001010000010100000000000000000000000000000000000000000000000000000000000000000000001001100001100000000001111110110000110100100101000000000000101000000000000000000000000000000000000000000000000000000000000000000000001011000011100000000011111101100001001100101010000100000001010000000000000000000000000000000000000000000000000000000000000000000001001110000110000000000111111011000010011001010100001011001010100000000000000000000000000000000000000000000000000000000000000000000001111100001110000000001111110110000110100100101000000010010101000000000000000000000000000000000000000000000000000000000000000000000000000100011000000000011111101100001001100101010000100100101010000000000000000000000000000000000000000000000000000000000000000000001010001000111000000000111111011000010011001010100001010000110100000000000000000000000000000000000000000000000000000000000000000000001010010001100000000001111110110010110100100101000000000001101000000000000000000000000000000000000000000000000000000000000000000000001100100011100000000011111101100101001100101010000100000011010000000000000000000000000000000000000000000000000000000000000000000001000101000110000000000111111011001010011001010100001011001110100000000000000000000000000000000000000000000000000000000000000000000001101010001110000000001111110110010110100100101000000010011101000000000000000000000000000000000000000000000000000000000000000000000000110100011000000000011111101100101001100101010000100100111010000000000000000000000000000000000000000000000000000000000000000000001011101000111000000000111111011001010011001010100001010000001100000000000000000000000000000000000000000000000000000000000000000000001000110001100000000001111110110000110100100011000000000000011000000000000000000000000000000000000000000000000000000000000000000000001001100011100000000011111101100001001100100110000100000000110000000000000000000000000000000000000000000000000000000000000000000001001011000110000000000111111011000010011001001100001011001001100000000000000000000000000000000000000000000000000000000000000000000001110110001110000000001111110110000110100100011000000010010011000000000000000000000000000000000000000000000000000000000000000000000000011100011000000000011111101100001001100100110000100100100110000000000000000000000000000000000000000000000000000000000000000000001010111000111000000000111111011000010011001001100001010000101100000000000000000000000000000000000000000000000000000000000000000000001011110001100000000001111110110010110100100011000000000001011000000000000000000000000000000000000000000000000000000000000000000000001111100011100000000011111101100101001100100110000100000010110000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000111000000101001000000001000000101100000000100100000001001001000100010010000000000000000000000000000000010100000000010000000000000001110010001010010000000010000001011000000001001000000010010010001000100100000000000000000000000000000000100100000000000000000000000011100100010100100000000100000010110000000010010000000100100100010001001000000000000000000000000000000001011000000001000000000000000111000000101001010000001000000101100000000100100000001001001000100010010000000000000000000000000000000010001000000000000000000000001110000001010010100000010000001011000000001001000000010010010001000100100000000000000000000000000000000101010000000100000000000000011100100010100101000000100000010110000000010010000000100100100010001001000000000000000000000000000000001001100000000000000000000000111001000101001010000001000000101100000000100100000001001001000100010010000000000000000000000000000000010111000000010000000000000001110000001010010010000010000001011000000001001000000010010010001000100100000000000000000000000000000000100001000000000000000000000011100000010100100100000100000010110000000010010000000100100100010001001000000000000000000000000000000001010010000001000000000000000111001000101001001000001000000101100000000100100000001001001000100010010000000000000000000000000000000010010100000000000000000000001110010001010010010000010000001011000000001001000000010010010001000100100000000000000000000000000000000101101000000100000000000000011100000010100101100000100000010110000000010010000000100100100010001001000000000000000000000000000000001000110000000000000000000000111000000101001011000001000000101100000000100100000001001001000100010010000000000000000000000000000000010101100000010000000000000001110010001010010110000010000001011000000001001000000010010010001000100100000000000000000000000000000000100111000000000000000000000011100100010100101100000100000010110000000010010000000100100100010001001000000000000000000000000000000001011110000001000000000000000111000000101001000100001000000101100000000100100000001001001000100010010000000000000000000000000000000010000010000000000000000000001110000001010010001000010000001011000000001001000000010010010001000100100000000000000000000000000000000101000100000100000000000000011100100010100100010000100000010110000000010010000000100100100010001001000000000000000000000000000000001001001000000000000000000000111001000101001000100001000000101100000000100100000001001001000100010010000000000000000000000000000000010110010000010000000000000001110000001010010101000010000001011000000001001000000010010010001000100100000000000000000000000000000000100010100000000000000000000011100000010100101010000100000010110000000010010000000100100100010001001000000000000000000000000000000001010101000001000000000000000111001000101001010100001000000101100000000100100000001001001000100010010000000000000000000000000000000010011010000000000000000000001110010001010010101000010000001011000000001001000000010010010001000100100000000000000000000000000000000101110100000100000000000000011100000010100100110000100000010110000000010010000000100100100010001001000000000000000000000000000000001000011000000000000000000000111000000101001001100001000000101100000000100100000001001001000100010010000000000000000000000000000000010100110000010000000000000001110010001010010011000010000001011000000001001000000010010010001000100100000000000000000000000000000000100101100000000000000000000011100100010100100110000100000010110000000010010000000100100100010001001000000000000000000000000000000001011011000001000000000000000111000000101001011100001000000101100000000100100000001001001000100010010000000000000000000000000000000010001110000000000000000000001110000001010010111000010000001011000000001001000000010010010001000100100000000000000000000000000000000101011100000100000000000000011100100010100101110000100000010110000000010010000000100100100010001001000000000000000000000000000000001001111000000000000000000000111001000101001011100001000000101100000000100100000001001001000100010010000000000000000000000000000000010111110000010000000000000001110</data>
          <extradata>1111111111111111T111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="frame size" size="2" value="1920,1018"/>
    <multi attribute="jtag widget size" size="2" value="334,120"/>
  </global_info>
</session>
