
===========================================================================
report_checks -path_delay max (Setup)
============================================================================

======================= Slowest Corner ===================================

Startpoint: enable_dlycontrol (input port clocked by __VIRTUAL_CLK__)
Endpoint: clk_comp (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.25    0.19 200000.19 ^ enable_dlycontrol (in)
     8    0.03                           enable_dlycontrol (net)
                  0.25    0.00 200000.19 ^ clkgen.delay_155ns_1.enablebuffer/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.31 200000.50 ^ clkgen.delay_155ns_1.enablebuffer/X (sky130_fd_sc_hd__buf_4)
     5    0.01                           clkgen.delay_155ns_1._enable_dlycontrol_ (net)
                  0.08    0.00 200000.50 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/A (sky130_fd_sc_hd__and2_1)
                  0.30    0.41 200000.91 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/X (sky130_fd_sc_hd__and2_1)
     4    0.02                           clkgen.delay_155ns_1.genblk1[0].dly_binary.bypass (net)
                  0.30    0.00 200000.91 ^ clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/S (sky130_fd_sc_hd__mux2_1)
                  0.13    0.84 200001.75 v clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[0].dly_binary.out (net)
                  0.13    0.00 200001.75 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.13    0.73 200002.47 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[1].dly_binary.out (net)
                  0.13    0.00 200002.47 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.18    0.80 200003.28 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[2].dly_binary.out (net)
                  0.18    0.00 200003.28 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.18    0.83 200004.11 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[3].dly_binary.out (net)
                  0.18    0.00 200004.11 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.14    0.77 200004.88 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           clkgen._ndecision_finish_delayed_ (net)
                  0.14    0.00 200004.88 v clkgen.clkdig_inverter/A (sky130_fd_sc_hd__inv_2)
                  0.12    0.16 200005.03 ^ clkgen.clkdig_inverter/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           clkgen.clk_dig (net)
                  0.12    0.00 200005.03 ^ clkgen.delay_155ns_2.genblk1[0].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.15    0.33 200005.38 ^ clkgen.delay_155ns_2.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_2.genblk1[0].dly_binary.out (net)
                  0.15    0.00 200005.38 ^ clkgen.delay_155ns_2.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.31 200005.67 ^ clkgen.delay_155ns_2.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_2.genblk1[1].dly_binary.out (net)
                  0.10    0.00 200005.67 ^ clkgen.delay_155ns_2.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.29 200005.97 ^ clkgen.delay_155ns_2.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_2.genblk1[2].dly_binary.out (net)
                  0.12    0.00 200005.97 ^ clkgen.delay_155ns_2.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.31 200006.27 ^ clkgen.delay_155ns_2.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_2.genblk1[3].dly_binary.out (net)
                  0.12    0.00 200006.27 ^ clkgen.delay_155ns_2.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.29 200006.56 ^ clkgen.delay_155ns_2.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           clkgen._clk_dig_delayed_ (net)
                  0.10    0.00 200006.56 ^ clkgen.nor1/A (sky130_fd_sc_hd__nor2b_1)
                  0.10    0.12 200006.69 v clkgen.nor1/Y (sky130_fd_sc_hd__nor2b_1)
     2    0.01                           clkgen._net_1_ (net)
                  0.10    0.00 200006.69 v clkgen.delay_155ns_3.genblk1[0].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.13    0.73 200007.41 v clkgen.delay_155ns_3.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[0].dly_binary.out (net)
                  0.13    0.00 200007.41 v clkgen.delay_155ns_3.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.15    0.77 200008.17 v clkgen.delay_155ns_3.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[1].dly_binary.out (net)
                  0.15    0.00 200008.17 v clkgen.delay_155ns_3.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.13    0.74 200008.92 v clkgen.delay_155ns_3.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_3.genblk1[2].dly_binary.out (net)
                  0.13    0.00 200008.92 v clkgen.delay_155ns_3.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.13    0.74 200009.66 v clkgen.delay_155ns_3.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_3.genblk1[3].dly_binary.out (net)
                  0.13    0.00 200009.66 v clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.20    0.83 200010.50 v clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.clk_comp (net)
                  0.20    0.00 200010.50 v outbuf_2/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.38 200010.88 v outbuf_2/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           clk_comp (net)
                  0.10    0.00 200010.88 v clk_comp (out)
                               200010.88   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200010.88   data arrival time
-----------------------------------------------------------------------------
                               599988.88   slack (MET)


Startpoint: enable_dlycontrol (input port clocked by __VIRTUAL_CLK__)
Endpoint: clk_dig (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.25    0.19 200000.19 ^ enable_dlycontrol (in)
     8    0.03                           enable_dlycontrol (net)
                  0.25    0.00 200000.19 ^ clkgen.delay_155ns_1.enablebuffer/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.31 200000.50 ^ clkgen.delay_155ns_1.enablebuffer/X (sky130_fd_sc_hd__buf_4)
     5    0.01                           clkgen.delay_155ns_1._enable_dlycontrol_ (net)
                  0.08    0.00 200000.50 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/A (sky130_fd_sc_hd__and2_1)
                  0.30    0.41 200000.91 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/X (sky130_fd_sc_hd__and2_1)
     4    0.02                           clkgen.delay_155ns_1.genblk1[0].dly_binary.bypass (net)
                  0.30    0.00 200000.91 ^ clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/S (sky130_fd_sc_hd__mux2_1)
                  0.13    0.84 200001.75 v clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[0].dly_binary.out (net)
                  0.13    0.00 200001.75 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.13    0.73 200002.47 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[1].dly_binary.out (net)
                  0.13    0.00 200002.47 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.18    0.80 200003.28 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[2].dly_binary.out (net)
                  0.18    0.00 200003.28 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.18    0.83 200004.11 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[3].dly_binary.out (net)
                  0.18    0.00 200004.11 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.14    0.77 200004.88 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           clkgen._ndecision_finish_delayed_ (net)
                  0.14    0.00 200004.88 v clkgen.clkdig_inverter/A (sky130_fd_sc_hd__inv_2)
                  0.12    0.16 200005.03 ^ clkgen.clkdig_inverter/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           clkgen.clk_dig (net)
                  0.12    0.00 200005.03 ^ outbuf_1/A (sky130_fd_sc_hd__buf_4)
                  0.19    0.33 200005.38 ^ outbuf_1/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           clk_dig (net)
                  0.19    0.00 200005.38 ^ clk_dig (out)
                               200005.38   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200005.38   data arrival time
-----------------------------------------------------------------------------
                               599994.31   slack (MET)


Startpoint: nsample_n (input port clocked by __VIRTUAL_CLK__)
Endpoint: nsample_n_buf (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.05    0.03 200000.03 ^ nsample_n (in)
     2    0.00                           nsample_n (net)
                  0.05    0.00 200000.03 ^ outbuf_6/A (sky130_fd_sc_hd__buf_4)
                  0.17    0.29 200000.33 ^ outbuf_6/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           nsample_n_buf (net)
                  0.17    0.00 200000.33 ^ nsample_n_buf (out)
                               200000.33   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200000.33   data arrival time
-----------------------------------------------------------------------------
                               599999.38   slack (MET)


Startpoint: nsample_p (input port clocked by __VIRTUAL_CLK__)
Endpoint: nsample_p_buf (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.09    0.06 200000.06 ^ nsample_p (in)
     2    0.01                           nsample_p (net)
                  0.09    0.00 200000.06 ^ outbuf_5/A (sky130_fd_sc_hd__buf_4)
                  0.17    0.31 200000.36 ^ outbuf_5/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           nsample_p_buf (net)
                  0.17    0.00 200000.36 ^ nsample_p_buf (out)
                               200000.36   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200000.36   data arrival time
-----------------------------------------------------------------------------
                               599999.38   slack (MET)


Startpoint: sample_n (input port clocked by __VIRTUAL_CLK__)
Endpoint: sample_n_buf (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.11    0.07 200000.08 ^ sample_n (in)
     2    0.01                           sample_n (net)
                  0.11    0.00 200000.08 ^ outbuf_4/A (sky130_fd_sc_hd__buf_4)
                  0.17    0.32 200000.39 ^ outbuf_4/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           sample_n_buf (net)
                  0.17    0.00 200000.39 ^ sample_n_buf (out)
                               200000.39   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200000.39   data arrival time
-----------------------------------------------------------------------------
                               599999.38   slack (MET)


Startpoint: sample_p (input port clocked by __VIRTUAL_CLK__)
Endpoint: sample_p_buf (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.09    0.06 200000.06 ^ sample_p (in)
     2    0.01                           sample_p (net)
                  0.09    0.00 200000.06 ^ outbuf_3/A (sky130_fd_sc_hd__buf_4)
                  0.17    0.31 200000.36 ^ outbuf_3/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           sample_p_buf (net)
                  0.17    0.00 200000.36 ^ sample_p_buf (out)
                               200000.36   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200000.36   data arrival time
-----------------------------------------------------------------------------
                               599999.38   slack (MET)



======================= Typical Corner ===================================

Startpoint: enable_dlycontrol (input port clocked by __VIRTUAL_CLK__)
Endpoint: clk_comp (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.16    0.12 200000.11 ^ enable_dlycontrol (in)
     8    0.03                           enable_dlycontrol (net)
                  0.16    0.00 200000.11 ^ clkgen.delay_155ns_1.enablebuffer/A (sky130_fd_sc_hd__buf_4)
                  0.05    0.16 200000.28 ^ clkgen.delay_155ns_1.enablebuffer/X (sky130_fd_sc_hd__buf_4)
     5    0.01                           clkgen.delay_155ns_1._enable_dlycontrol_ (net)
                  0.05    0.00 200000.28 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/A (sky130_fd_sc_hd__and2_1)
                  0.19    0.23 200000.52 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/X (sky130_fd_sc_hd__and2_1)
     4    0.02                           clkgen.delay_155ns_1.genblk1[0].dly_binary.bypass (net)
                  0.19    0.00 200000.52 ^ clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/S (sky130_fd_sc_hd__mux2_1)
                  0.07    0.38 200000.89 v clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[0].dly_binary.out (net)
                  0.07    0.00 200000.89 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200001.20 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[1].dly_binary.out (net)
                  0.06    0.00 200001.20 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36 200001.58 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[2].dly_binary.out (net)
                  0.09    0.00 200001.58 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36 200001.94 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[3].dly_binary.out (net)
                  0.09    0.00 200001.94 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33 200002.27 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           clkgen._ndecision_finish_delayed_ (net)
                  0.07    0.00 200002.27 v clkgen.clkdig_inverter/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.09 200002.36 ^ clkgen.clkdig_inverter/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           clkgen.clk_dig (net)
                  0.07    0.00 200002.36 ^ clkgen.delay_155ns_2.genblk1[0].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.17 200002.53 ^ clkgen.delay_155ns_2.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_2.genblk1[0].dly_binary.out (net)
                  0.09    0.00 200002.53 ^ clkgen.delay_155ns_2.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.15 200002.67 ^ clkgen.delay_155ns_2.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_2.genblk1[1].dly_binary.out (net)
                  0.06    0.00 200002.67 ^ clkgen.delay_155ns_2.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.15 200002.83 ^ clkgen.delay_155ns_2.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_2.genblk1[2].dly_binary.out (net)
                  0.07    0.00 200002.83 ^ clkgen.delay_155ns_2.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.16 200002.98 ^ clkgen.delay_155ns_2.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_2.genblk1[3].dly_binary.out (net)
                  0.07    0.00 200002.98 ^ clkgen.delay_155ns_2.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.15 200003.12 ^ clkgen.delay_155ns_2.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           clkgen._clk_dig_delayed_ (net)
                  0.06    0.00 200003.12 ^ clkgen.nor1/A (sky130_fd_sc_hd__nor2b_1)
                  0.05    0.06 200003.19 v clkgen.nor1/Y (sky130_fd_sc_hd__nor2b_1)
     2    0.01                           clkgen._net_1_ (net)
                  0.05    0.00 200003.19 v clkgen.delay_155ns_3.genblk1[0].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.32 200003.50 v clkgen.delay_155ns_3.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[0].dly_binary.out (net)
                  0.07    0.00 200003.50 v clkgen.delay_155ns_3.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.33 200003.84 v clkgen.delay_155ns_3.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[1].dly_binary.out (net)
                  0.08    0.00 200003.84 v clkgen.delay_155ns_3.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33 200004.17 v clkgen.delay_155ns_3.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_3.genblk1[2].dly_binary.out (net)
                  0.07    0.00 200004.17 v clkgen.delay_155ns_3.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.32 200004.50 v clkgen.delay_155ns_3.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_3.genblk1[3].dly_binary.out (net)
                  0.07    0.00 200004.50 v clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.36 200004.86 v clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.clk_comp (net)
                  0.10    0.00 200004.86 v outbuf_2/A (sky130_fd_sc_hd__buf_4)
                  0.06    0.20 200005.06 v outbuf_2/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           clk_comp (net)
                  0.06    0.00 200005.06 v clk_comp (out)
                               200005.06   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200005.06   data arrival time
-----------------------------------------------------------------------------
                               599994.62   slack (MET)


Startpoint: enable_dlycontrol (input port clocked by __VIRTUAL_CLK__)
Endpoint: clk_dig (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.16    0.12 200000.11 ^ enable_dlycontrol (in)
     8    0.03                           enable_dlycontrol (net)
                  0.16    0.00 200000.11 ^ clkgen.delay_155ns_1.enablebuffer/A (sky130_fd_sc_hd__buf_4)
                  0.05    0.16 200000.28 ^ clkgen.delay_155ns_1.enablebuffer/X (sky130_fd_sc_hd__buf_4)
     5    0.01                           clkgen.delay_155ns_1._enable_dlycontrol_ (net)
                  0.05    0.00 200000.28 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/A (sky130_fd_sc_hd__and2_1)
                  0.19    0.23 200000.52 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/X (sky130_fd_sc_hd__and2_1)
     4    0.02                           clkgen.delay_155ns_1.genblk1[0].dly_binary.bypass (net)
                  0.19    0.00 200000.52 ^ clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/S (sky130_fd_sc_hd__mux2_1)
                  0.07    0.38 200000.89 v clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[0].dly_binary.out (net)
                  0.07    0.00 200000.89 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200001.20 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_1.genblk1[1].dly_binary.out (net)
                  0.06    0.00 200001.20 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36 200001.58 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[2].dly_binary.out (net)
                  0.09    0.00 200001.58 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36 200001.94 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[3].dly_binary.out (net)
                  0.09    0.00 200001.94 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33 200002.27 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           clkgen._ndecision_finish_delayed_ (net)
                  0.07    0.00 200002.27 v clkgen.clkdig_inverter/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.09 200002.36 ^ clkgen.clkdig_inverter/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           clkgen.clk_dig (net)
                  0.07    0.00 200002.36 ^ outbuf_1/A (sky130_fd_sc_hd__buf_4)
                  0.12    0.19 200002.55 ^ outbuf_1/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           clk_dig (net)
                  0.12    0.00 200002.55 ^ clk_dig (out)
                               200002.55   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200002.55   data arrival time
-----------------------------------------------------------------------------
                               599997.12   slack (MET)


Startpoint: nsample_n (input port clocked by __VIRTUAL_CLK__)
Endpoint: nsample_n_buf (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.03    0.01 200000.02 ^ nsample_n (in)
     2    0.00                           nsample_n (net)
                  0.03    0.00 200000.02 ^ outbuf_6/A (sky130_fd_sc_hd__buf_4)
                  0.11    0.16 200000.17 ^ outbuf_6/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           nsample_n_buf (net)
                  0.11    0.00 200000.17 ^ nsample_n_buf (out)
                               200000.17   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200000.17   data arrival time
-----------------------------------------------------------------------------
                               599999.50   slack (MET)


Startpoint: nsample_p (input port clocked by __VIRTUAL_CLK__)
Endpoint: nsample_p_buf (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.06    0.04 200000.05 ^ nsample_p (in)
     2    0.01                           nsample_p (net)
                  0.06    0.00 200000.05 ^ outbuf_5/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.17 200000.22 ^ outbuf_5/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           nsample_p_buf (net)
                  0.10    0.00 200000.22 ^ nsample_p_buf (out)
                               200000.22   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200000.22   data arrival time
-----------------------------------------------------------------------------
                               599999.44   slack (MET)


Startpoint: sample_n (input port clocked by __VIRTUAL_CLK__)
Endpoint: sample_n_buf (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.07    0.04 200000.05 ^ sample_n (in)
     2    0.01                           sample_n (net)
                  0.07    0.00 200000.05 ^ outbuf_4/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.17 200000.22 ^ outbuf_4/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           sample_n_buf (net)
                  0.10    0.00 200000.22 ^ sample_n_buf (out)
                               200000.22   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200000.22   data arrival time
-----------------------------------------------------------------------------
                               599999.44   slack (MET)


Startpoint: sample_p (input port clocked by __VIRTUAL_CLK__)
Endpoint: sample_p_buf (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.05    0.04 200000.05 ^ sample_p (in)
     2    0.01                           sample_p (net)
                  0.05    0.00 200000.05 ^ outbuf_3/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.16 200000.20 ^ outbuf_3/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           sample_p_buf (net)
                  0.10    0.00 200000.20 ^ sample_p_buf (out)
                               200000.20   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200000.20   data arrival time
-----------------------------------------------------------------------------
                               599999.50   slack (MET)



======================= Fastest Corner ===================================

Startpoint: enable_dlycontrol (input port clocked by __VIRTUAL_CLK__)
Endpoint: clk_comp (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.12    0.09 200000.09 ^ enable_dlycontrol (in)
     8    0.03                           enable_dlycontrol (net)
                  0.12    0.00 200000.09 ^ edgedetect.dly_315ns_1.enablebuffer/A (sky130_fd_sc_hd__buf_4)
                  0.07    0.13 200000.22 ^ edgedetect.dly_315ns_1.enablebuffer/X (sky130_fd_sc_hd__buf_4)
    12    0.03                           edgedetect.dly_315ns_1._enable_dlycontrol_ (net)
                  0.07    0.00 200000.22 ^ edgedetect.dly_315ns_1.genblk1[2].bypass_enable/A (sky130_fd_sc_hd__and2_1)
                  0.11    0.15 200000.36 ^ edgedetect.dly_315ns_1.genblk1[2].bypass_enable/X (sky130_fd_sc_hd__and2_1)
     2    0.01                           edgedetect.dly_315ns_1.genblk1[2].dly_binary.bypass (net)
                  0.11    0.00 200000.36 ^ edgedetect.dly_315ns_1.genblk1[2].dly_binary.out_mux/S (sky130_fd_sc_hd__mux2_1)
                  0.07    0.23 200000.59 v edgedetect.dly_315ns_1.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           edgedetect.dly_315ns_1.genblk1[2].dly_binary.out (net)
                  0.07    0.00 200000.59 v edgedetect.dly_315ns_1.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.20 200000.80 v edgedetect.dly_315ns_1.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           edgedetect.dly_315ns_1.genblk1[3].dly_binary.out (net)
                  0.07    0.00 200000.80 v edgedetect.dly_315ns_1.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.19 200000.98 v edgedetect.dly_315ns_1.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           edgedetect.dly_315ns_1.genblk1[4].dly_binary.out (net)
                  0.05    0.00 200000.98 v edgedetect.dly_315ns_1.genblk1[5].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.19 200001.17 v edgedetect.dly_315ns_1.genblk1[5].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           edgedetect._start_conv_delayed_ (net)
                  0.06    0.00 200001.17 v edgedetect.nor1/A (sky130_fd_sc_hd__nor2b_1)
                  0.05    0.07 200001.25 ^ edgedetect.nor1/Y (sky130_fd_sc_hd__nor2b_1)
     1    0.00                           edgedetect._start_conv_edge_ (net)
                  0.05    0.00 200001.25 ^ edgedetect.or1/A (sky130_fd_sc_hd__or2_1)
                  0.12    0.13 200001.39 ^ edgedetect.or1/X (sky130_fd_sc_hd__or2_1)
     2    0.02                           clkgen.enable_loop (net)
                  0.12    0.00 200001.39 ^ clkgen.nor1/B_N (sky130_fd_sc_hd__nor2b_1)
                  0.12    0.15 200001.53 ^ clkgen.nor1/Y (sky130_fd_sc_hd__nor2b_1)
     2    0.01                           clkgen._net_1_ (net)
                  0.12    0.00 200001.53 ^ clkgen.delay_155ns_3.genblk1[0].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.12 200001.64 ^ clkgen.delay_155ns_3.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[0].dly_binary.out (net)
                  0.05    0.00 200001.64 ^ clkgen.delay_155ns_3.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.10 200001.75 ^ clkgen.delay_155ns_3.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[1].dly_binary.out (net)
                  0.06    0.00 200001.75 ^ clkgen.delay_155ns_3.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.04    0.10 200001.84 ^ clkgen.delay_155ns_3.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[2].dly_binary.out (net)
                  0.04    0.00 200001.84 ^ clkgen.delay_155ns_3.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.04    0.09 200001.94 ^ clkgen.delay_155ns_3.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[3].dly_binary.out (net)
                  0.04    0.00 200001.94 ^ clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.13 200002.06 ^ clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.clk_comp (net)
                  0.08    0.00 200002.06 ^ outbuf_2/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.13 200002.20 ^ outbuf_2/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           clk_comp (net)
                  0.08    0.00 200002.20 ^ clk_comp (out)
                               200002.20   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200002.20   data arrival time
-----------------------------------------------------------------------------
                               599997.50   slack (MET)


Startpoint: dlycontrol1[2] (input port clocked by __VIRTUAL_CLK__)
Endpoint: clk_dig (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.05    0.03 200000.03 ^ dlycontrol1[2] (in)
     2    0.01                           dlycontrol1[2] (net)
                  0.05    0.00 200000.03 ^ clkgen.delay_155ns_1.genblk1[2].bypass_enable/B (sky130_fd_sc_hd__and2_1)
                  0.14    0.16 200000.19 ^ clkgen.delay_155ns_1.genblk1[2].bypass_enable/X (sky130_fd_sc_hd__and2_1)
     4    0.02                           clkgen.delay_155ns_1.genblk1[2].dly_binary.bypass (net)
                  0.14    0.00 200000.19 ^ clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/S (sky130_fd_sc_hd__mux2_1)
                  0.07    0.23 200000.42 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[2].dly_binary.out (net)
                  0.07    0.00 200000.42 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.20 200000.62 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[3].dly_binary.out (net)
                  0.07    0.00 200000.62 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.17 200000.80 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           clkgen._ndecision_finish_delayed_ (net)
                  0.05    0.00 200000.80 v clkgen.clkdig_inverter/A (sky130_fd_sc_hd__inv_2)
                  0.05    0.07 200000.88 ^ clkgen.clkdig_inverter/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           clkgen.clk_dig (net)
                  0.05    0.00 200000.88 ^ outbuf_1/A (sky130_fd_sc_hd__buf_4)
                  0.09    0.13 200001.00 ^ outbuf_1/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           clk_dig (net)
                  0.09    0.00 200001.00 ^ clk_dig (out)
                               200001.00   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200001.00   data arrival time
-----------------------------------------------------------------------------
                               599998.69   slack (MET)


Startpoint: nsample_n (input port clocked by __VIRTUAL_CLK__)
Endpoint: nsample_n_buf (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.02    0.01 200000.02 ^ nsample_n (in)
     2    0.00                           nsample_n (net)
                  0.02    0.00 200000.02 ^ outbuf_6/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.12 200000.12 ^ outbuf_6/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           nsample_n_buf (net)
                  0.08    0.00 200000.12 ^ nsample_n_buf (out)
                               200000.12   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200000.12   data arrival time
-----------------------------------------------------------------------------
                               599999.56   slack (MET)


Startpoint: nsample_p (input port clocked by __VIRTUAL_CLK__)
Endpoint: nsample_p_buf (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.04    0.03 200000.03 ^ nsample_p (in)
     2    0.01                           nsample_p (net)
                  0.04    0.00 200000.03 ^ outbuf_5/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.12 200000.14 ^ outbuf_5/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           nsample_p_buf (net)
                  0.08    0.00 200000.14 ^ nsample_p_buf (out)
                               200000.14   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200000.14   data arrival time
-----------------------------------------------------------------------------
                               599999.56   slack (MET)


Startpoint: sample_n (input port clocked by __VIRTUAL_CLK__)
Endpoint: sample_n_buf (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.05    0.04 200000.05 ^ sample_n (in)
     2    0.01                           sample_n (net)
                  0.05    0.00 200000.05 ^ outbuf_4/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.12 200000.16 ^ outbuf_4/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           sample_n_buf (net)
                  0.08    0.00 200000.16 ^ sample_n_buf (out)
                               200000.16   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200000.16   data arrival time
-----------------------------------------------------------------------------
                               599999.56   slack (MET)


Startpoint: sample_p (input port clocked by __VIRTUAL_CLK__)
Endpoint: sample_p_buf (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.04    0.03 200000.03 ^ sample_p (in)
     2    0.01                           sample_p (net)
                  0.04    0.00 200000.03 ^ outbuf_3/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.12 200000.14 ^ outbuf_3/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           sample_p_buf (net)
                  0.08    0.00 200000.14 ^ sample_p_buf (out)
                               200000.14   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200000.14   data arrival time
-----------------------------------------------------------------------------
                               599999.56   slack (MET)


