
Studio_G15.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ba08  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  0800bbe0  0800bbe0  0000cbe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bc38  0800bc38  0000d2a0  2**0
                  CONTENTS
  4 .ARM          00000008  0800bc38  0800bc38  0000cc38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bc40  0800bc40  0000d2a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bc40  0800bc40  0000cc40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bc44  0800bc44  0000cc44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002a0  20000000  0800bc48  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000118c  200002a0  0800bee8  0000d2a0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000142c  0800bee8  0000d42c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d2a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f2d1  00000000  00000000  0000d2d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c78  00000000  00000000  0002c5a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001708  00000000  00000000  00030220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001208  00000000  00000000  00031928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a1d1  00000000  00000000  00032b30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001db0d  00000000  00000000  0005cd01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00115393  00000000  00000000  0007a80e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018fba1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000661c  00000000  00000000  0018fbe4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00196200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200002a0 	.word	0x200002a0
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800bbc8 	.word	0x0800bbc8

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200002a4 	.word	0x200002a4
 8000214:	0800bbc8 	.word	0x0800bbc8

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpun>:
 8000ac4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x10>
 8000ace:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad2:	d10a      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ad4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x20>
 8000ade:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0001 	mov.w	r0, #1
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2uiz>:
 8000af0:	004a      	lsls	r2, r1, #1
 8000af2:	d211      	bcs.n	8000b18 <__aeabi_d2uiz+0x28>
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000af8:	d211      	bcs.n	8000b1e <__aeabi_d2uiz+0x2e>
 8000afa:	d50d      	bpl.n	8000b18 <__aeabi_d2uiz+0x28>
 8000afc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d40e      	bmi.n	8000b24 <__aeabi_d2uiz+0x34>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	fa23 f002 	lsr.w	r0, r3, r2
 8000b16:	4770      	bx	lr
 8000b18:	f04f 0000 	mov.w	r0, #0
 8000b1c:	4770      	bx	lr
 8000b1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b22:	d102      	bne.n	8000b2a <__aeabi_d2uiz+0x3a>
 8000b24:	f04f 30ff 	mov.w	r0, #4294967295
 8000b28:	4770      	bx	lr
 8000b2a:	f04f 0000 	mov.w	r0, #0
 8000b2e:	4770      	bx	lr

08000b30 <__aeabi_d2f>:
 8000b30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b38:	bf24      	itt	cs
 8000b3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b42:	d90d      	bls.n	8000b60 <__aeabi_d2f+0x30>
 8000b44:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b50:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b58:	bf08      	it	eq
 8000b5a:	f020 0001 	biceq.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b64:	d121      	bne.n	8000baa <__aeabi_d2f+0x7a>
 8000b66:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b6a:	bfbc      	itt	lt
 8000b6c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b70:	4770      	bxlt	lr
 8000b72:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b7a:	f1c2 0218 	rsb	r2, r2, #24
 8000b7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b86:	fa20 f002 	lsr.w	r0, r0, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	f040 0001 	orrne.w	r0, r0, #1
 8000b90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b9c:	ea40 000c 	orr.w	r0, r0, ip
 8000ba0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ba4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ba8:	e7cc      	b.n	8000b44 <__aeabi_d2f+0x14>
 8000baa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bae:	d107      	bne.n	8000bc0 <__aeabi_d2f+0x90>
 8000bb0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bb4:	bf1e      	ittt	ne
 8000bb6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bba:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bbe:	4770      	bxne	lr
 8000bc0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000bc4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bc8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_frsub>:
 8000bd0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000bd4:	e002      	b.n	8000bdc <__addsf3>
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_fsub>:
 8000bd8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000bdc <__addsf3>:
 8000bdc:	0042      	lsls	r2, r0, #1
 8000bde:	bf1f      	itttt	ne
 8000be0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000be4:	ea92 0f03 	teqne	r2, r3
 8000be8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bec:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bf0:	d06a      	beq.n	8000cc8 <__addsf3+0xec>
 8000bf2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bf6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bfa:	bfc1      	itttt	gt
 8000bfc:	18d2      	addgt	r2, r2, r3
 8000bfe:	4041      	eorgt	r1, r0
 8000c00:	4048      	eorgt	r0, r1
 8000c02:	4041      	eorgt	r1, r0
 8000c04:	bfb8      	it	lt
 8000c06:	425b      	neglt	r3, r3
 8000c08:	2b19      	cmp	r3, #25
 8000c0a:	bf88      	it	hi
 8000c0c:	4770      	bxhi	lr
 8000c0e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c12:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c16:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c1a:	bf18      	it	ne
 8000c1c:	4240      	negne	r0, r0
 8000c1e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c22:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c26:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c2a:	bf18      	it	ne
 8000c2c:	4249      	negne	r1, r1
 8000c2e:	ea92 0f03 	teq	r2, r3
 8000c32:	d03f      	beq.n	8000cb4 <__addsf3+0xd8>
 8000c34:	f1a2 0201 	sub.w	r2, r2, #1
 8000c38:	fa41 fc03 	asr.w	ip, r1, r3
 8000c3c:	eb10 000c 	adds.w	r0, r0, ip
 8000c40:	f1c3 0320 	rsb	r3, r3, #32
 8000c44:	fa01 f103 	lsl.w	r1, r1, r3
 8000c48:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c4c:	d502      	bpl.n	8000c54 <__addsf3+0x78>
 8000c4e:	4249      	negs	r1, r1
 8000c50:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c54:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c58:	d313      	bcc.n	8000c82 <__addsf3+0xa6>
 8000c5a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c5e:	d306      	bcc.n	8000c6e <__addsf3+0x92>
 8000c60:	0840      	lsrs	r0, r0, #1
 8000c62:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c66:	f102 0201 	add.w	r2, r2, #1
 8000c6a:	2afe      	cmp	r2, #254	@ 0xfe
 8000c6c:	d251      	bcs.n	8000d12 <__addsf3+0x136>
 8000c6e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c72:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c76:	bf08      	it	eq
 8000c78:	f020 0001 	biceq.w	r0, r0, #1
 8000c7c:	ea40 0003 	orr.w	r0, r0, r3
 8000c80:	4770      	bx	lr
 8000c82:	0049      	lsls	r1, r1, #1
 8000c84:	eb40 0000 	adc.w	r0, r0, r0
 8000c88:	3a01      	subs	r2, #1
 8000c8a:	bf28      	it	cs
 8000c8c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c90:	d2ed      	bcs.n	8000c6e <__addsf3+0x92>
 8000c92:	fab0 fc80 	clz	ip, r0
 8000c96:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c9a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c9e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000ca2:	bfaa      	itet	ge
 8000ca4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ca8:	4252      	neglt	r2, r2
 8000caa:	4318      	orrge	r0, r3
 8000cac:	bfbc      	itt	lt
 8000cae:	40d0      	lsrlt	r0, r2
 8000cb0:	4318      	orrlt	r0, r3
 8000cb2:	4770      	bx	lr
 8000cb4:	f092 0f00 	teq	r2, #0
 8000cb8:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000cbc:	bf06      	itte	eq
 8000cbe:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000cc2:	3201      	addeq	r2, #1
 8000cc4:	3b01      	subne	r3, #1
 8000cc6:	e7b5      	b.n	8000c34 <__addsf3+0x58>
 8000cc8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ccc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cd0:	bf18      	it	ne
 8000cd2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cd6:	d021      	beq.n	8000d1c <__addsf3+0x140>
 8000cd8:	ea92 0f03 	teq	r2, r3
 8000cdc:	d004      	beq.n	8000ce8 <__addsf3+0x10c>
 8000cde:	f092 0f00 	teq	r2, #0
 8000ce2:	bf08      	it	eq
 8000ce4:	4608      	moveq	r0, r1
 8000ce6:	4770      	bx	lr
 8000ce8:	ea90 0f01 	teq	r0, r1
 8000cec:	bf1c      	itt	ne
 8000cee:	2000      	movne	r0, #0
 8000cf0:	4770      	bxne	lr
 8000cf2:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000cf6:	d104      	bne.n	8000d02 <__addsf3+0x126>
 8000cf8:	0040      	lsls	r0, r0, #1
 8000cfa:	bf28      	it	cs
 8000cfc:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d00:	4770      	bx	lr
 8000d02:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d06:	bf3c      	itt	cc
 8000d08:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d0c:	4770      	bxcc	lr
 8000d0e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d12:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d16:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d1a:	4770      	bx	lr
 8000d1c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d20:	bf16      	itet	ne
 8000d22:	4608      	movne	r0, r1
 8000d24:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d28:	4601      	movne	r1, r0
 8000d2a:	0242      	lsls	r2, r0, #9
 8000d2c:	bf06      	itte	eq
 8000d2e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d32:	ea90 0f01 	teqeq	r0, r1
 8000d36:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d3a:	4770      	bx	lr

08000d3c <__aeabi_ui2f>:
 8000d3c:	f04f 0300 	mov.w	r3, #0
 8000d40:	e004      	b.n	8000d4c <__aeabi_i2f+0x8>
 8000d42:	bf00      	nop

08000d44 <__aeabi_i2f>:
 8000d44:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d48:	bf48      	it	mi
 8000d4a:	4240      	negmi	r0, r0
 8000d4c:	ea5f 0c00 	movs.w	ip, r0
 8000d50:	bf08      	it	eq
 8000d52:	4770      	bxeq	lr
 8000d54:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d58:	4601      	mov	r1, r0
 8000d5a:	f04f 0000 	mov.w	r0, #0
 8000d5e:	e01c      	b.n	8000d9a <__aeabi_l2f+0x2a>

08000d60 <__aeabi_ul2f>:
 8000d60:	ea50 0201 	orrs.w	r2, r0, r1
 8000d64:	bf08      	it	eq
 8000d66:	4770      	bxeq	lr
 8000d68:	f04f 0300 	mov.w	r3, #0
 8000d6c:	e00a      	b.n	8000d84 <__aeabi_l2f+0x14>
 8000d6e:	bf00      	nop

08000d70 <__aeabi_l2f>:
 8000d70:	ea50 0201 	orrs.w	r2, r0, r1
 8000d74:	bf08      	it	eq
 8000d76:	4770      	bxeq	lr
 8000d78:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d7c:	d502      	bpl.n	8000d84 <__aeabi_l2f+0x14>
 8000d7e:	4240      	negs	r0, r0
 8000d80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d84:	ea5f 0c01 	movs.w	ip, r1
 8000d88:	bf02      	ittt	eq
 8000d8a:	4684      	moveq	ip, r0
 8000d8c:	4601      	moveq	r1, r0
 8000d8e:	2000      	moveq	r0, #0
 8000d90:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d94:	bf08      	it	eq
 8000d96:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d9a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d9e:	fabc f28c 	clz	r2, ip
 8000da2:	3a08      	subs	r2, #8
 8000da4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000da8:	db10      	blt.n	8000dcc <__aeabi_l2f+0x5c>
 8000daa:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dae:	4463      	add	r3, ip
 8000db0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000db4:	f1c2 0220 	rsb	r2, r2, #32
 8000db8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000dbc:	fa20 f202 	lsr.w	r2, r0, r2
 8000dc0:	eb43 0002 	adc.w	r0, r3, r2
 8000dc4:	bf08      	it	eq
 8000dc6:	f020 0001 	biceq.w	r0, r0, #1
 8000dca:	4770      	bx	lr
 8000dcc:	f102 0220 	add.w	r2, r2, #32
 8000dd0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dd4:	f1c2 0220 	rsb	r2, r2, #32
 8000dd8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ddc:	fa21 f202 	lsr.w	r2, r1, r2
 8000de0:	eb43 0002 	adc.w	r0, r3, r2
 8000de4:	bf08      	it	eq
 8000de6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dea:	4770      	bx	lr

08000dec <__aeabi_uldivmod>:
 8000dec:	b953      	cbnz	r3, 8000e04 <__aeabi_uldivmod+0x18>
 8000dee:	b94a      	cbnz	r2, 8000e04 <__aeabi_uldivmod+0x18>
 8000df0:	2900      	cmp	r1, #0
 8000df2:	bf08      	it	eq
 8000df4:	2800      	cmpeq	r0, #0
 8000df6:	bf1c      	itt	ne
 8000df8:	f04f 31ff 	movne.w	r1, #4294967295
 8000dfc:	f04f 30ff 	movne.w	r0, #4294967295
 8000e00:	f000 b96a 	b.w	80010d8 <__aeabi_idiv0>
 8000e04:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e08:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e0c:	f000 f806 	bl	8000e1c <__udivmoddi4>
 8000e10:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e18:	b004      	add	sp, #16
 8000e1a:	4770      	bx	lr

08000e1c <__udivmoddi4>:
 8000e1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e20:	9d08      	ldr	r5, [sp, #32]
 8000e22:	460c      	mov	r4, r1
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d14e      	bne.n	8000ec6 <__udivmoddi4+0xaa>
 8000e28:	4694      	mov	ip, r2
 8000e2a:	458c      	cmp	ip, r1
 8000e2c:	4686      	mov	lr, r0
 8000e2e:	fab2 f282 	clz	r2, r2
 8000e32:	d962      	bls.n	8000efa <__udivmoddi4+0xde>
 8000e34:	b14a      	cbz	r2, 8000e4a <__udivmoddi4+0x2e>
 8000e36:	f1c2 0320 	rsb	r3, r2, #32
 8000e3a:	4091      	lsls	r1, r2
 8000e3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000e40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e44:	4319      	orrs	r1, r3
 8000e46:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e4a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e4e:	fa1f f68c 	uxth.w	r6, ip
 8000e52:	fbb1 f4f7 	udiv	r4, r1, r7
 8000e56:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e5a:	fb07 1114 	mls	r1, r7, r4, r1
 8000e5e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e62:	fb04 f106 	mul.w	r1, r4, r6
 8000e66:	4299      	cmp	r1, r3
 8000e68:	d90a      	bls.n	8000e80 <__udivmoddi4+0x64>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000e72:	f080 8112 	bcs.w	800109a <__udivmoddi4+0x27e>
 8000e76:	4299      	cmp	r1, r3
 8000e78:	f240 810f 	bls.w	800109a <__udivmoddi4+0x27e>
 8000e7c:	3c02      	subs	r4, #2
 8000e7e:	4463      	add	r3, ip
 8000e80:	1a59      	subs	r1, r3, r1
 8000e82:	fa1f f38e 	uxth.w	r3, lr
 8000e86:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e8a:	fb07 1110 	mls	r1, r7, r0, r1
 8000e8e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e92:	fb00 f606 	mul.w	r6, r0, r6
 8000e96:	429e      	cmp	r6, r3
 8000e98:	d90a      	bls.n	8000eb0 <__udivmoddi4+0x94>
 8000e9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ea2:	f080 80fc 	bcs.w	800109e <__udivmoddi4+0x282>
 8000ea6:	429e      	cmp	r6, r3
 8000ea8:	f240 80f9 	bls.w	800109e <__udivmoddi4+0x282>
 8000eac:	4463      	add	r3, ip
 8000eae:	3802      	subs	r0, #2
 8000eb0:	1b9b      	subs	r3, r3, r6
 8000eb2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	b11d      	cbz	r5, 8000ec2 <__udivmoddi4+0xa6>
 8000eba:	40d3      	lsrs	r3, r2
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	e9c5 3200 	strd	r3, r2, [r5]
 8000ec2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	d905      	bls.n	8000ed6 <__udivmoddi4+0xba>
 8000eca:	b10d      	cbz	r5, 8000ed0 <__udivmoddi4+0xb4>
 8000ecc:	e9c5 0100 	strd	r0, r1, [r5]
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	4608      	mov	r0, r1
 8000ed4:	e7f5      	b.n	8000ec2 <__udivmoddi4+0xa6>
 8000ed6:	fab3 f183 	clz	r1, r3
 8000eda:	2900      	cmp	r1, #0
 8000edc:	d146      	bne.n	8000f6c <__udivmoddi4+0x150>
 8000ede:	42a3      	cmp	r3, r4
 8000ee0:	d302      	bcc.n	8000ee8 <__udivmoddi4+0xcc>
 8000ee2:	4290      	cmp	r0, r2
 8000ee4:	f0c0 80f0 	bcc.w	80010c8 <__udivmoddi4+0x2ac>
 8000ee8:	1a86      	subs	r6, r0, r2
 8000eea:	eb64 0303 	sbc.w	r3, r4, r3
 8000eee:	2001      	movs	r0, #1
 8000ef0:	2d00      	cmp	r5, #0
 8000ef2:	d0e6      	beq.n	8000ec2 <__udivmoddi4+0xa6>
 8000ef4:	e9c5 6300 	strd	r6, r3, [r5]
 8000ef8:	e7e3      	b.n	8000ec2 <__udivmoddi4+0xa6>
 8000efa:	2a00      	cmp	r2, #0
 8000efc:	f040 8090 	bne.w	8001020 <__udivmoddi4+0x204>
 8000f00:	eba1 040c 	sub.w	r4, r1, ip
 8000f04:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f08:	fa1f f78c 	uxth.w	r7, ip
 8000f0c:	2101      	movs	r1, #1
 8000f0e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000f12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000f16:	fb08 4416 	mls	r4, r8, r6, r4
 8000f1a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000f1e:	fb07 f006 	mul.w	r0, r7, r6
 8000f22:	4298      	cmp	r0, r3
 8000f24:	d908      	bls.n	8000f38 <__udivmoddi4+0x11c>
 8000f26:	eb1c 0303 	adds.w	r3, ip, r3
 8000f2a:	f106 34ff 	add.w	r4, r6, #4294967295
 8000f2e:	d202      	bcs.n	8000f36 <__udivmoddi4+0x11a>
 8000f30:	4298      	cmp	r0, r3
 8000f32:	f200 80cd 	bhi.w	80010d0 <__udivmoddi4+0x2b4>
 8000f36:	4626      	mov	r6, r4
 8000f38:	1a1c      	subs	r4, r3, r0
 8000f3a:	fa1f f38e 	uxth.w	r3, lr
 8000f3e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000f42:	fb08 4410 	mls	r4, r8, r0, r4
 8000f46:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000f4a:	fb00 f707 	mul.w	r7, r0, r7
 8000f4e:	429f      	cmp	r7, r3
 8000f50:	d908      	bls.n	8000f64 <__udivmoddi4+0x148>
 8000f52:	eb1c 0303 	adds.w	r3, ip, r3
 8000f56:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f5a:	d202      	bcs.n	8000f62 <__udivmoddi4+0x146>
 8000f5c:	429f      	cmp	r7, r3
 8000f5e:	f200 80b0 	bhi.w	80010c2 <__udivmoddi4+0x2a6>
 8000f62:	4620      	mov	r0, r4
 8000f64:	1bdb      	subs	r3, r3, r7
 8000f66:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000f6a:	e7a5      	b.n	8000eb8 <__udivmoddi4+0x9c>
 8000f6c:	f1c1 0620 	rsb	r6, r1, #32
 8000f70:	408b      	lsls	r3, r1
 8000f72:	fa22 f706 	lsr.w	r7, r2, r6
 8000f76:	431f      	orrs	r7, r3
 8000f78:	fa20 fc06 	lsr.w	ip, r0, r6
 8000f7c:	fa04 f301 	lsl.w	r3, r4, r1
 8000f80:	ea43 030c 	orr.w	r3, r3, ip
 8000f84:	40f4      	lsrs	r4, r6
 8000f86:	fa00 f801 	lsl.w	r8, r0, r1
 8000f8a:	0c38      	lsrs	r0, r7, #16
 8000f8c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000f90:	fbb4 fef0 	udiv	lr, r4, r0
 8000f94:	fa1f fc87 	uxth.w	ip, r7
 8000f98:	fb00 441e 	mls	r4, r0, lr, r4
 8000f9c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000fa0:	fb0e f90c 	mul.w	r9, lr, ip
 8000fa4:	45a1      	cmp	r9, r4
 8000fa6:	fa02 f201 	lsl.w	r2, r2, r1
 8000faa:	d90a      	bls.n	8000fc2 <__udivmoddi4+0x1a6>
 8000fac:	193c      	adds	r4, r7, r4
 8000fae:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000fb2:	f080 8084 	bcs.w	80010be <__udivmoddi4+0x2a2>
 8000fb6:	45a1      	cmp	r9, r4
 8000fb8:	f240 8081 	bls.w	80010be <__udivmoddi4+0x2a2>
 8000fbc:	f1ae 0e02 	sub.w	lr, lr, #2
 8000fc0:	443c      	add	r4, r7
 8000fc2:	eba4 0409 	sub.w	r4, r4, r9
 8000fc6:	fa1f f983 	uxth.w	r9, r3
 8000fca:	fbb4 f3f0 	udiv	r3, r4, r0
 8000fce:	fb00 4413 	mls	r4, r0, r3, r4
 8000fd2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000fd6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000fda:	45a4      	cmp	ip, r4
 8000fdc:	d907      	bls.n	8000fee <__udivmoddi4+0x1d2>
 8000fde:	193c      	adds	r4, r7, r4
 8000fe0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000fe4:	d267      	bcs.n	80010b6 <__udivmoddi4+0x29a>
 8000fe6:	45a4      	cmp	ip, r4
 8000fe8:	d965      	bls.n	80010b6 <__udivmoddi4+0x29a>
 8000fea:	3b02      	subs	r3, #2
 8000fec:	443c      	add	r4, r7
 8000fee:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000ff2:	fba0 9302 	umull	r9, r3, r0, r2
 8000ff6:	eba4 040c 	sub.w	r4, r4, ip
 8000ffa:	429c      	cmp	r4, r3
 8000ffc:	46ce      	mov	lr, r9
 8000ffe:	469c      	mov	ip, r3
 8001000:	d351      	bcc.n	80010a6 <__udivmoddi4+0x28a>
 8001002:	d04e      	beq.n	80010a2 <__udivmoddi4+0x286>
 8001004:	b155      	cbz	r5, 800101c <__udivmoddi4+0x200>
 8001006:	ebb8 030e 	subs.w	r3, r8, lr
 800100a:	eb64 040c 	sbc.w	r4, r4, ip
 800100e:	fa04 f606 	lsl.w	r6, r4, r6
 8001012:	40cb      	lsrs	r3, r1
 8001014:	431e      	orrs	r6, r3
 8001016:	40cc      	lsrs	r4, r1
 8001018:	e9c5 6400 	strd	r6, r4, [r5]
 800101c:	2100      	movs	r1, #0
 800101e:	e750      	b.n	8000ec2 <__udivmoddi4+0xa6>
 8001020:	f1c2 0320 	rsb	r3, r2, #32
 8001024:	fa20 f103 	lsr.w	r1, r0, r3
 8001028:	fa0c fc02 	lsl.w	ip, ip, r2
 800102c:	fa24 f303 	lsr.w	r3, r4, r3
 8001030:	4094      	lsls	r4, r2
 8001032:	430c      	orrs	r4, r1
 8001034:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001038:	fa00 fe02 	lsl.w	lr, r0, r2
 800103c:	fa1f f78c 	uxth.w	r7, ip
 8001040:	fbb3 f0f8 	udiv	r0, r3, r8
 8001044:	fb08 3110 	mls	r1, r8, r0, r3
 8001048:	0c23      	lsrs	r3, r4, #16
 800104a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800104e:	fb00 f107 	mul.w	r1, r0, r7
 8001052:	4299      	cmp	r1, r3
 8001054:	d908      	bls.n	8001068 <__udivmoddi4+0x24c>
 8001056:	eb1c 0303 	adds.w	r3, ip, r3
 800105a:	f100 36ff 	add.w	r6, r0, #4294967295
 800105e:	d22c      	bcs.n	80010ba <__udivmoddi4+0x29e>
 8001060:	4299      	cmp	r1, r3
 8001062:	d92a      	bls.n	80010ba <__udivmoddi4+0x29e>
 8001064:	3802      	subs	r0, #2
 8001066:	4463      	add	r3, ip
 8001068:	1a5b      	subs	r3, r3, r1
 800106a:	b2a4      	uxth	r4, r4
 800106c:	fbb3 f1f8 	udiv	r1, r3, r8
 8001070:	fb08 3311 	mls	r3, r8, r1, r3
 8001074:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001078:	fb01 f307 	mul.w	r3, r1, r7
 800107c:	42a3      	cmp	r3, r4
 800107e:	d908      	bls.n	8001092 <__udivmoddi4+0x276>
 8001080:	eb1c 0404 	adds.w	r4, ip, r4
 8001084:	f101 36ff 	add.w	r6, r1, #4294967295
 8001088:	d213      	bcs.n	80010b2 <__udivmoddi4+0x296>
 800108a:	42a3      	cmp	r3, r4
 800108c:	d911      	bls.n	80010b2 <__udivmoddi4+0x296>
 800108e:	3902      	subs	r1, #2
 8001090:	4464      	add	r4, ip
 8001092:	1ae4      	subs	r4, r4, r3
 8001094:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001098:	e739      	b.n	8000f0e <__udivmoddi4+0xf2>
 800109a:	4604      	mov	r4, r0
 800109c:	e6f0      	b.n	8000e80 <__udivmoddi4+0x64>
 800109e:	4608      	mov	r0, r1
 80010a0:	e706      	b.n	8000eb0 <__udivmoddi4+0x94>
 80010a2:	45c8      	cmp	r8, r9
 80010a4:	d2ae      	bcs.n	8001004 <__udivmoddi4+0x1e8>
 80010a6:	ebb9 0e02 	subs.w	lr, r9, r2
 80010aa:	eb63 0c07 	sbc.w	ip, r3, r7
 80010ae:	3801      	subs	r0, #1
 80010b0:	e7a8      	b.n	8001004 <__udivmoddi4+0x1e8>
 80010b2:	4631      	mov	r1, r6
 80010b4:	e7ed      	b.n	8001092 <__udivmoddi4+0x276>
 80010b6:	4603      	mov	r3, r0
 80010b8:	e799      	b.n	8000fee <__udivmoddi4+0x1d2>
 80010ba:	4630      	mov	r0, r6
 80010bc:	e7d4      	b.n	8001068 <__udivmoddi4+0x24c>
 80010be:	46d6      	mov	lr, sl
 80010c0:	e77f      	b.n	8000fc2 <__udivmoddi4+0x1a6>
 80010c2:	4463      	add	r3, ip
 80010c4:	3802      	subs	r0, #2
 80010c6:	e74d      	b.n	8000f64 <__udivmoddi4+0x148>
 80010c8:	4606      	mov	r6, r0
 80010ca:	4623      	mov	r3, r4
 80010cc:	4608      	mov	r0, r1
 80010ce:	e70f      	b.n	8000ef0 <__udivmoddi4+0xd4>
 80010d0:	3e02      	subs	r6, #2
 80010d2:	4463      	add	r3, ip
 80010d4:	e730      	b.n	8000f38 <__udivmoddi4+0x11c>
 80010d6:	bf00      	nop

080010d8 <__aeabi_idiv0>:
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop

080010dc <easyCase>:
//void Reset(){  	Didn't use for now
//	registerFrame[0x01].U16 = 0;
//	registerFrame[0x10].U16 = 0;
//}

void easyCase(){
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
	base.Base_case = registerFrame[0x01].U16;
 80010e0:	4b09      	ldr	r3, [pc, #36]	@ (8001108 <easyCase+0x2c>)
 80010e2:	885a      	ldrh	r2, [r3, #2]
 80010e4:	4b09      	ldr	r3, [pc, #36]	@ (800110c <easyCase+0x30>)
 80010e6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
	base.Vacuum_case = registerFrame[0x02].U16;
 80010ea:	4b07      	ldr	r3, [pc, #28]	@ (8001108 <easyCase+0x2c>)
 80010ec:	889a      	ldrh	r2, [r3, #4]
 80010ee:	4b07      	ldr	r3, [pc, #28]	@ (800110c <easyCase+0x30>)
 80010f0:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
	base.Gripper_case = registerFrame[0x03].U16;
 80010f4:	4b04      	ldr	r3, [pc, #16]	@ (8001108 <easyCase+0x2c>)
 80010f6:	88da      	ldrh	r2, [r3, #6]
 80010f8:	4b04      	ldr	r3, [pc, #16]	@ (800110c <easyCase+0x30>)
 80010fa:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
}
 80010fe:	bf00      	nop
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr
 8001108:	2000114c 	.word	0x2000114c
 800110c:	200002f0 	.word	0x200002f0

08001110 <Heartbeat>:

void Heartbeat(){
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
	registerFrame[0x00].U16 = 22881;
 8001114:	4b04      	ldr	r3, [pc, #16]	@ (8001128 <Heartbeat+0x18>)
 8001116:	f645 1261 	movw	r2, #22881	@ 0x5961
 800111a:	801a      	strh	r2, [r3, #0]
}
 800111c:	bf00      	nop
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	2000114c 	.word	0x2000114c

0800112c <Routine>:

void Routine(){
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
	if(registerFrame[0x00].U16 == 18537)
 8001130:	4b29      	ldr	r3, [pc, #164]	@ (80011d8 <Routine+0xac>)
 8001132:	881b      	ldrh	r3, [r3, #0]
 8001134:	f644 0269 	movw	r2, #18537	@ 0x4869
 8001138:	4293      	cmp	r3, r2
 800113a:	d14a      	bne.n	80011d2 <Routine+0xa6>
	{
		//Gripper 0x04 not sure!?!?
		registerFrame[0x04].U16 = base.ReedStatus;   					//Gripper status 0b0010 = 0000 0000 0000 0010
 800113c:	4b27      	ldr	r3, [pc, #156]	@ (80011dc <Routine+0xb0>)
 800113e:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
 8001142:	4b25      	ldr	r3, [pc, #148]	@ (80011d8 <Routine+0xac>)
 8001144:	811a      	strh	r2, [r3, #8]
		registerFrame[0x10].U16 = base.BaseStatus;							//Z-axis status 0010 = 1
 8001146:	4b25      	ldr	r3, [pc, #148]	@ (80011dc <Routine+0xb0>)
 8001148:	881a      	ldrh	r2, [r3, #0]
 800114a:	4b23      	ldr	r3, [pc, #140]	@ (80011d8 <Routine+0xac>)
 800114c:	841a      	strh	r2, [r3, #32]
		registerFrame[0x11].U16 = AMT.Linear_Position			*10;	//Z-axis position
 800114e:	4b24      	ldr	r3, [pc, #144]	@ (80011e0 <Routine+0xb4>)
 8001150:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8001154:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001158:	ee67 7a87 	vmul.f32	s15, s15, s14
 800115c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001160:	ee17 3a90 	vmov	r3, s15
 8001164:	b29a      	uxth	r2, r3
 8001166:	4b1c      	ldr	r3, [pc, #112]	@ (80011d8 <Routine+0xac>)
 8001168:	845a      	strh	r2, [r3, #34]	@ 0x22
		registerFrame[0x12].U16 = fabs(AMT.Linear_Velocity)		*10;	//Z-axis speed
 800116a:	4b1d      	ldr	r3, [pc, #116]	@ (80011e0 <Routine+0xb4>)
 800116c:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8001170:	eef0 7ae7 	vabs.f32	s15, s15
 8001174:	ee17 0a90 	vmov	r0, s15
 8001178:	f7ff f9b2 	bl	80004e0 <__aeabi_f2d>
 800117c:	f04f 0200 	mov.w	r2, #0
 8001180:	4b18      	ldr	r3, [pc, #96]	@ (80011e4 <Routine+0xb8>)
 8001182:	f7ff fa05 	bl	8000590 <__aeabi_dmul>
 8001186:	4602      	mov	r2, r0
 8001188:	460b      	mov	r3, r1
 800118a:	4610      	mov	r0, r2
 800118c:	4619      	mov	r1, r3
 800118e:	f7ff fcaf 	bl	8000af0 <__aeabi_d2uiz>
 8001192:	4603      	mov	r3, r0
 8001194:	b29a      	uxth	r2, r3
 8001196:	4b10      	ldr	r3, [pc, #64]	@ (80011d8 <Routine+0xac>)
 8001198:	849a      	strh	r2, [r3, #36]	@ 0x24
		registerFrame[0x13].U16 = fabs(AMT.Linear_Acceleration)	*10;	//Z-axis acceleration
 800119a:	4b11      	ldr	r3, [pc, #68]	@ (80011e0 <Routine+0xb4>)
 800119c:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80011a0:	eef0 7ae7 	vabs.f32	s15, s15
 80011a4:	ee17 0a90 	vmov	r0, s15
 80011a8:	f7ff f99a 	bl	80004e0 <__aeabi_f2d>
 80011ac:	f04f 0200 	mov.w	r2, #0
 80011b0:	4b0c      	ldr	r3, [pc, #48]	@ (80011e4 <Routine+0xb8>)
 80011b2:	f7ff f9ed 	bl	8000590 <__aeabi_dmul>
 80011b6:	4602      	mov	r2, r0
 80011b8:	460b      	mov	r3, r1
 80011ba:	4610      	mov	r0, r2
 80011bc:	4619      	mov	r1, r3
 80011be:	f7ff fc97 	bl	8000af0 <__aeabi_d2uiz>
 80011c2:	4603      	mov	r3, r0
 80011c4:	b29a      	uxth	r2, r3
 80011c6:	4b04      	ldr	r3, [pc, #16]	@ (80011d8 <Routine+0xac>)
 80011c8:	84da      	strh	r2, [r3, #38]	@ 0x26
		registerFrame[0x40].U16 = 4								*10;	//X-axis position
 80011ca:	4b03      	ldr	r3, [pc, #12]	@ (80011d8 <Routine+0xac>)
 80011cc:	2228      	movs	r2, #40	@ 0x28
 80011ce:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
	}
}
 80011d2:	bf00      	nop
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	2000114c 	.word	0x2000114c
 80011dc:	200002f0 	.word	0x200002f0
 80011e0:	20000b40 	.word	0x20000b40
 80011e4:	40240000 	.word	0x40240000

080011e8 <Vacuum>:

void Vacuum(){
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
	if(registerFrame[0x02].U16 == 0b0000){
 80011ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001224 <Vacuum+0x3c>)
 80011ee:	889b      	ldrh	r3, [r3, #4]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d108      	bne.n	8001206 <Vacuum+0x1e>
		base.Vacuum = 0;			//Vacuum status: Off
 80011f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001228 <Vacuum+0x40>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	829a      	strh	r2, [r3, #20]
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, RESET);			// Vacuum off
 80011fa:	2200      	movs	r2, #0
 80011fc:	2120      	movs	r1, #32
 80011fe:	480b      	ldr	r0, [pc, #44]	@ (800122c <Vacuum+0x44>)
 8001200:	f005 fac8 	bl	8006794 <HAL_GPIO_WritePin>
	else if(registerFrame[0x02].U16 == 0b0001){
		base.Vacuum = 1;			//Vacuum status: On
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, SET);			// Vacuum on

	}
}
 8001204:	e00b      	b.n	800121e <Vacuum+0x36>
	else if(registerFrame[0x02].U16 == 0b0001){
 8001206:	4b07      	ldr	r3, [pc, #28]	@ (8001224 <Vacuum+0x3c>)
 8001208:	889b      	ldrh	r3, [r3, #4]
 800120a:	2b01      	cmp	r3, #1
 800120c:	d107      	bne.n	800121e <Vacuum+0x36>
		base.Vacuum = 1;			//Vacuum status: On
 800120e:	4b06      	ldr	r3, [pc, #24]	@ (8001228 <Vacuum+0x40>)
 8001210:	2201      	movs	r2, #1
 8001212:	829a      	strh	r2, [r3, #20]
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, SET);			// Vacuum on
 8001214:	2201      	movs	r2, #1
 8001216:	2120      	movs	r1, #32
 8001218:	4804      	ldr	r0, [pc, #16]	@ (800122c <Vacuum+0x44>)
 800121a:	f005 fabb 	bl	8006794 <HAL_GPIO_WritePin>
}
 800121e:	bf00      	nop
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	2000114c 	.word	0x2000114c
 8001228:	200002f0 	.word	0x200002f0
 800122c:	48000800 	.word	0x48000800

08001230 <GripperMovement>:

void GripperMovement(){
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
	if(registerFrame[0x03].U16 == 0b0000){
 8001234:	4b14      	ldr	r3, [pc, #80]	@ (8001288 <GripperMovement+0x58>)
 8001236:	88db      	ldrh	r3, [r3, #6]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d10f      	bne.n	800125c <GripperMovement+0x2c>
		base.Gripper = 0;			//Gripper Movement: Backward
 800123c:	4b13      	ldr	r3, [pc, #76]	@ (800128c <GripperMovement+0x5c>)
 800123e:	2200      	movs	r2, #0
 8001240:	82da      	strh	r2, [r3, #22]
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, SET);			// Backward
 8001242:	2201      	movs	r2, #1
 8001244:	2110      	movs	r1, #16
 8001246:	4812      	ldr	r0, [pc, #72]	@ (8001290 <GripperMovement+0x60>)
 8001248:	f005 faa4 	bl	8006794 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, RESET);
 800124c:	2200      	movs	r2, #0
 800124e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001252:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001256:	f005 fa9d 	bl	8006794 <HAL_GPIO_WritePin>
	else if(registerFrame[0x03].U16 == 0b0001){
		base.Gripper = 1;			//Gripper Movement: Forward
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, RESET);			//Forward
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, SET);
	}
}
 800125a:	e012      	b.n	8001282 <GripperMovement+0x52>
	else if(registerFrame[0x03].U16 == 0b0001){
 800125c:	4b0a      	ldr	r3, [pc, #40]	@ (8001288 <GripperMovement+0x58>)
 800125e:	88db      	ldrh	r3, [r3, #6]
 8001260:	2b01      	cmp	r3, #1
 8001262:	d10e      	bne.n	8001282 <GripperMovement+0x52>
		base.Gripper = 1;			//Gripper Movement: Forward
 8001264:	4b09      	ldr	r3, [pc, #36]	@ (800128c <GripperMovement+0x5c>)
 8001266:	2201      	movs	r2, #1
 8001268:	82da      	strh	r2, [r3, #22]
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, RESET);			//Forward
 800126a:	2200      	movs	r2, #0
 800126c:	2110      	movs	r1, #16
 800126e:	4808      	ldr	r0, [pc, #32]	@ (8001290 <GripperMovement+0x60>)
 8001270:	f005 fa90 	bl	8006794 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, SET);
 8001274:	2201      	movs	r2, #1
 8001276:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800127a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800127e:	f005 fa89 	bl	8006794 <HAL_GPIO_WritePin>
}
 8001282:	bf00      	nop
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	2000114c 	.word	0x2000114c
 800128c:	200002f0 	.word	0x200002f0
 8001290:	48000800 	.word	0x48000800

08001294 <SetShelves>:



void SetShelves(){
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
	base.ShelveMode = 1;
 8001298:	4b40      	ldr	r3, [pc, #256]	@ (800139c <SetShelves+0x108>)
 800129a:	2201      	movs	r2, #1
 800129c:	831a      	strh	r2, [r3, #24]
	PS2X_Reader();
 800129e:	f001 fcd5 	bl	8002c4c <PS2X_Reader>
	if(ps2.ps2RX[0] == 74){
 80012a2:	4b3f      	ldr	r3, [pc, #252]	@ (80013a0 <SetShelves+0x10c>)
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	2b4a      	cmp	r3, #74	@ 0x4a
 80012a8:	d102      	bne.n	80012b0 <SetShelves+0x1c>
		ps2.stop = 1;
 80012aa:	4b3d      	ldr	r3, [pc, #244]	@ (80013a0 <SetShelves+0x10c>)
 80012ac:	2201      	movs	r2, #1
 80012ae:	671a      	str	r2, [r3, #112]	@ 0x70
	}
	if (ps2.stop == 1 && ps2.ps2RX[0] == 75){
 80012b0:	4b3b      	ldr	r3, [pc, #236]	@ (80013a0 <SetShelves+0x10c>)
 80012b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d10b      	bne.n	80012d0 <SetShelves+0x3c>
 80012b8:	4b39      	ldr	r3, [pc, #228]	@ (80013a0 <SetShelves+0x10c>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	2b4b      	cmp	r3, #75	@ 0x4b
 80012be:	d107      	bne.n	80012d0 <SetShelves+0x3c>
		ps2.stop = 0;
 80012c0:	4b37      	ldr	r3, [pc, #220]	@ (80013a0 <SetShelves+0x10c>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	671a      	str	r2, [r3, #112]	@ 0x70
		base.MotorHome = 150;
 80012c6:	4b35      	ldr	r3, [pc, #212]	@ (800139c <SetShelves+0x108>)
 80012c8:	2296      	movs	r2, #150	@ 0x96
 80012ca:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80012ce:	e005      	b.n	80012dc <SetShelves+0x48>
	}
		  else if(ps2.stop == 0){
 80012d0:	4b33      	ldr	r3, [pc, #204]	@ (80013a0 <SetShelves+0x10c>)
 80012d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d101      	bne.n	80012dc <SetShelves+0x48>
			  PS2X_Reader();
 80012d8:	f001 fcb8 	bl	8002c4c <PS2X_Reader>
	  	  }
	if (base.ShelveMode == 0)
 80012dc:	4b2f      	ldr	r3, [pc, #188]	@ (800139c <SetShelves+0x108>)
 80012de:	8b1b      	ldrh	r3, [r3, #24]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d158      	bne.n	8001396 <SetShelves+0x102>
	{
		registerFrame[0x23].U16 = base.Shelve[0] *10; 	//Position Shelve 1
 80012e4:	4b2d      	ldr	r3, [pc, #180]	@ (800139c <SetShelves+0x108>)
 80012e6:	edd3 7a07 	vldr	s15, [r3, #28]
 80012ea:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80012ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012f6:	ee17 3a90 	vmov	r3, s15
 80012fa:	b29a      	uxth	r2, r3
 80012fc:	4b29      	ldr	r3, [pc, #164]	@ (80013a4 <SetShelves+0x110>)
 80012fe:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
		registerFrame[0x24].U16 = base.Shelve[1] *10;
 8001302:	4b26      	ldr	r3, [pc, #152]	@ (800139c <SetShelves+0x108>)
 8001304:	edd3 7a08 	vldr	s15, [r3, #32]
 8001308:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800130c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001310:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001314:	ee17 3a90 	vmov	r3, s15
 8001318:	b29a      	uxth	r2, r3
 800131a:	4b22      	ldr	r3, [pc, #136]	@ (80013a4 <SetShelves+0x110>)
 800131c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
		registerFrame[0x25].U16 = base.Shelve[2] *10;
 8001320:	4b1e      	ldr	r3, [pc, #120]	@ (800139c <SetShelves+0x108>)
 8001322:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001326:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800132a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800132e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001332:	ee17 3a90 	vmov	r3, s15
 8001336:	b29a      	uxth	r2, r3
 8001338:	4b1a      	ldr	r3, [pc, #104]	@ (80013a4 <SetShelves+0x110>)
 800133a:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
		registerFrame[0x26].U16 = base.Shelve[3] *10;
 800133e:	4b17      	ldr	r3, [pc, #92]	@ (800139c <SetShelves+0x108>)
 8001340:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001344:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001348:	ee67 7a87 	vmul.f32	s15, s15, s14
 800134c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001350:	ee17 3a90 	vmov	r3, s15
 8001354:	b29a      	uxth	r2, r3
 8001356:	4b13      	ldr	r3, [pc, #76]	@ (80013a4 <SetShelves+0x110>)
 8001358:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
		registerFrame[0x27].U16 = base.Shelve[4] *10;
 800135c:	4b0f      	ldr	r3, [pc, #60]	@ (800139c <SetShelves+0x108>)
 800135e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001362:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001366:	ee67 7a87 	vmul.f32	s15, s15, s14
 800136a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800136e:	ee17 3a90 	vmov	r3, s15
 8001372:	b29a      	uxth	r2, r3
 8001374:	4b0b      	ldr	r3, [pc, #44]	@ (80013a4 <SetShelves+0x110>)
 8001376:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

		//finish
		base.BaseStatus = 0;
 800137a:	4b08      	ldr	r3, [pc, #32]	@ (800139c <SetShelves+0x108>)
 800137c:	2200      	movs	r2, #0
 800137e:	801a      	strh	r2, [r3, #0]
		registerFrame[0x01].U16 = 0;
 8001380:	4b08      	ldr	r3, [pc, #32]	@ (80013a4 <SetShelves+0x110>)
 8001382:	2200      	movs	r2, #0
 8001384:	805a      	strh	r2, [r3, #2]
		registerFrame[0x10].U16 = base.BaseStatus;
 8001386:	4b05      	ldr	r3, [pc, #20]	@ (800139c <SetShelves+0x108>)
 8001388:	881a      	ldrh	r2, [r3, #0]
 800138a:	4b06      	ldr	r3, [pc, #24]	@ (80013a4 <SetShelves+0x110>)
 800138c:	841a      	strh	r2, [r3, #32]
		base.Base_case = 0;
 800138e:	4b03      	ldr	r3, [pc, #12]	@ (800139c <SetShelves+0x108>)
 8001390:	2200      	movs	r2, #0
 8001392:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
	}
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	200002f0 	.word	0x200002f0
 80013a0:	20000b90 	.word	0x20000b90
 80013a4:	2000114c 	.word	0x2000114c

080013a8 <RunPoint>:

void RunPoint(){
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
	base.GoalPoint = (registerFrame[0x30].U16)/10; //Get Goal point from BaseSytem(Point Mode) that we pick/write After pressing Run Button
 80013ac:	4b3e      	ldr	r3, [pc, #248]	@ (80014a8 <RunPoint+0x100>)
 80013ae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80013b2:	4a3e      	ldr	r2, [pc, #248]	@ (80014ac <RunPoint+0x104>)
 80013b4:	fba2 2303 	umull	r2, r3, r2, r3
 80013b8:	08db      	lsrs	r3, r3, #3
 80013ba:	b29b      	uxth	r3, r3
 80013bc:	ee07 3a90 	vmov	s15, r3
 80013c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013c4:	4b3a      	ldr	r3, [pc, #232]	@ (80014b0 <RunPoint+0x108>)
 80013c6:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	elapsedTime += 0.0002;
 80013ca:	4b3a      	ldr	r3, [pc, #232]	@ (80014b4 <RunPoint+0x10c>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff f886 	bl	80004e0 <__aeabi_f2d>
 80013d4:	a330      	add	r3, pc, #192	@ (adr r3, 8001498 <RunPoint+0xf0>)
 80013d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013da:	f7fe ff23 	bl	8000224 <__adddf3>
 80013de:	4602      	mov	r2, r0
 80013e0:	460b      	mov	r3, r1
 80013e2:	4610      	mov	r0, r2
 80013e4:	4619      	mov	r1, r3
 80013e6:	f7ff fba3 	bl	8000b30 <__aeabi_d2f>
 80013ea:	4603      	mov	r3, r0
 80013ec:	4a31      	ldr	r2, [pc, #196]	@ (80014b4 <RunPoint+0x10c>)
 80013ee:	6013      	str	r3, [r2, #0]
	Traject(&Traj, temp_pos, base.GoalPoint);
 80013f0:	4b31      	ldr	r3, [pc, #196]	@ (80014b8 <RunPoint+0x110>)
 80013f2:	edd3 7a00 	vldr	s15, [r3]
 80013f6:	4b2e      	ldr	r3, [pc, #184]	@ (80014b0 <RunPoint+0x108>)
 80013f8:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 80013fc:	eef0 0a47 	vmov.f32	s1, s14
 8001400:	eeb0 0a67 	vmov.f32	s0, s15
 8001404:	482d      	ldr	r0, [pc, #180]	@ (80014bc <RunPoint+0x114>)
 8001406:	f001 fe0b 	bl	8003020 <Traject>
	PID_controller_cascade(&PID_pos, &PID_velo, &AMT, Traj.currentPosition);
 800140a:	4b2c      	ldr	r3, [pc, #176]	@ (80014bc <RunPoint+0x114>)
 800140c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001410:	eeb0 0a67 	vmov.f32	s0, s15
 8001414:	4a2a      	ldr	r2, [pc, #168]	@ (80014c0 <RunPoint+0x118>)
 8001416:	492b      	ldr	r1, [pc, #172]	@ (80014c4 <RunPoint+0x11c>)
 8001418:	482b      	ldr	r0, [pc, #172]	@ (80014c8 <RunPoint+0x120>)
 800141a:	f001 fbfb 	bl	8002c14 <PID_controller_cascade>
	base.MotorHome = PID_velo.out;
 800141e:	4b29      	ldr	r3, [pc, #164]	@ (80014c4 <RunPoint+0x11c>)
 8001420:	edd3 7a06 	vldr	s15, [r3, #24]
 8001424:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001428:	ee17 3a90 	vmov	r3, s15
 800142c:	b21a      	sxth	r2, r3
 800142e:	4b20      	ldr	r3, [pc, #128]	@ (80014b0 <RunPoint+0x108>)
 8001430:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

	// Error must less than 0.1 mm
	if(fabs(AMT.Linear_Position - base.GoalPoint) <= 0.1){
 8001434:	4b22      	ldr	r3, [pc, #136]	@ (80014c0 <RunPoint+0x118>)
 8001436:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 800143a:	4b1d      	ldr	r3, [pc, #116]	@ (80014b0 <RunPoint+0x108>)
 800143c:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001440:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001444:	eef0 7ae7 	vabs.f32	s15, s15
 8001448:	ee17 0a90 	vmov	r0, s15
 800144c:	f7ff f848 	bl	80004e0 <__aeabi_f2d>
 8001450:	a313      	add	r3, pc, #76	@ (adr r3, 80014a0 <RunPoint+0xf8>)
 8001452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001456:	f7ff fb17 	bl	8000a88 <__aeabi_dcmple>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d100      	bne.n	8001462 <RunPoint+0xba>
		temp_pos = base.GoalPoint;
		base.BaseStatus = 0;
		registerFrame[0x01].U16 = 0;
		registerFrame[0x10].U16 = base.BaseStatus;
	}
}
 8001460:	e015      	b.n	800148e <RunPoint+0xe6>
		elapsedTime = 0;
 8001462:	4b14      	ldr	r3, [pc, #80]	@ (80014b4 <RunPoint+0x10c>)
 8001464:	f04f 0200 	mov.w	r2, #0
 8001468:	601a      	str	r2, [r3, #0]
		Traj.currentPosition = base.GoalPoint;
 800146a:	4b11      	ldr	r3, [pc, #68]	@ (80014b0 <RunPoint+0x108>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146e:	4a13      	ldr	r2, [pc, #76]	@ (80014bc <RunPoint+0x114>)
 8001470:	6093      	str	r3, [r2, #8]
		temp_pos = base.GoalPoint;
 8001472:	4b0f      	ldr	r3, [pc, #60]	@ (80014b0 <RunPoint+0x108>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001476:	4a10      	ldr	r2, [pc, #64]	@ (80014b8 <RunPoint+0x110>)
 8001478:	6013      	str	r3, [r2, #0]
		base.BaseStatus = 0;
 800147a:	4b0d      	ldr	r3, [pc, #52]	@ (80014b0 <RunPoint+0x108>)
 800147c:	2200      	movs	r2, #0
 800147e:	801a      	strh	r2, [r3, #0]
		registerFrame[0x01].U16 = 0;
 8001480:	4b09      	ldr	r3, [pc, #36]	@ (80014a8 <RunPoint+0x100>)
 8001482:	2200      	movs	r2, #0
 8001484:	805a      	strh	r2, [r3, #2]
		registerFrame[0x10].U16 = base.BaseStatus;
 8001486:	4b0a      	ldr	r3, [pc, #40]	@ (80014b0 <RunPoint+0x108>)
 8001488:	881a      	ldrh	r2, [r3, #0]
 800148a:	4b07      	ldr	r3, [pc, #28]	@ (80014a8 <RunPoint+0x100>)
 800148c:	841a      	strh	r2, [r3, #32]
}
 800148e:	bf00      	nop
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	f3af 8000 	nop.w
 8001498:	eb1c432d 	.word	0xeb1c432d
 800149c:	3f2a36e2 	.word	0x3f2a36e2
 80014a0:	9999999a 	.word	0x9999999a
 80014a4:	3fb99999 	.word	0x3fb99999
 80014a8:	2000114c 	.word	0x2000114c
 80014ac:	cccccccd 	.word	0xcccccccd
 80014b0:	200002f0 	.word	0x200002f0
 80014b4:	20001148 	.word	0x20001148
 80014b8:	200002c0 	.word	0x200002c0
 80014bc:	20000b28 	.word	0x20000b28
 80014c0:	20000b40 	.word	0x20000b40
 80014c4:	20000c10 	.word	0x20000c10
 80014c8:	200002d4 	.word	0x200002d4

080014cc <SetHome>:

void SetHome(){
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
	//	registerFrame[0x01].U16 = 2;
	base.MotorHome = 310;		// Set duty cycle to go upward at slowest speed
 80014d0:	4b10      	ldr	r3, [pc, #64]	@ (8001514 <SetHome+0x48>)
 80014d2:	f44f 729b 	mov.w	r2, #310	@ 0x136
 80014d6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

	if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_SET)		// Top photo limit was triggered
 80014da:	2140      	movs	r1, #64	@ 0x40
 80014dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014e0:	f005 f940 	bl	8006764 <HAL_GPIO_ReadPin>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b01      	cmp	r3, #1
 80014e8:	d112      	bne.n	8001510 <SetHome+0x44>
	{
//		base.MotorHome = 150;		// Set duty cycle to hold position gripper
		AMT_encoder_reset(&AMT);	// Set linear position to ...
 80014ea:	480b      	ldr	r0, [pc, #44]	@ (8001518 <SetHome+0x4c>)
 80014ec:	f000 fc0e 	bl	8001d0c <AMT_encoder_reset>
		Traj.currentPosition = 590;
 80014f0:	4b0a      	ldr	r3, [pc, #40]	@ (800151c <SetHome+0x50>)
 80014f2:	4a0b      	ldr	r2, [pc, #44]	@ (8001520 <SetHome+0x54>)
 80014f4:	609a      	str	r2, [r3, #8]
		PID_velo.out = 400;
 80014f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001524 <SetHome+0x58>)
 80014f8:	4a0b      	ldr	r2, [pc, #44]	@ (8001528 <SetHome+0x5c>)
 80014fa:	619a      	str	r2, [r3, #24]
		base.BaseStatus = 0;
 80014fc:	4b05      	ldr	r3, [pc, #20]	@ (8001514 <SetHome+0x48>)
 80014fe:	2200      	movs	r2, #0
 8001500:	801a      	strh	r2, [r3, #0]
		registerFrame[0x01].U16 = 0;
 8001502:	4b0a      	ldr	r3, [pc, #40]	@ (800152c <SetHome+0x60>)
 8001504:	2200      	movs	r2, #0
 8001506:	805a      	strh	r2, [r3, #2]
		registerFrame[0x10].U16 = base.BaseStatus;
 8001508:	4b02      	ldr	r3, [pc, #8]	@ (8001514 <SetHome+0x48>)
 800150a:	881a      	ldrh	r2, [r3, #0]
 800150c:	4b07      	ldr	r3, [pc, #28]	@ (800152c <SetHome+0x60>)
 800150e:	841a      	strh	r2, [r3, #32]
	}
}
 8001510:	bf00      	nop
 8001512:	bd80      	pop	{r7, pc}
 8001514:	200002f0 	.word	0x200002f0
 8001518:	20000b40 	.word	0x20000b40
 800151c:	20000b28 	.word	0x20000b28
 8001520:	44138000 	.word	0x44138000
 8001524:	20000c10 	.word	0x20000c10
 8001528:	43c80000 	.word	0x43c80000
 800152c:	2000114c 	.word	0x2000114c

08001530 <RunJog>:

void RunJog(){
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0

//	registerFrame[0x10].U16 = 4;

	// Define Pick shelf
	base.Pick[4] = registerFrame[0x21].U16 % 10;
 8001534:	4ba9      	ldr	r3, [pc, #676]	@ (80017dc <RunJog+0x2ac>)
 8001536:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 800153a:	4ba9      	ldr	r3, [pc, #676]	@ (80017e0 <RunJog+0x2b0>)
 800153c:	fba3 1302 	umull	r1, r3, r3, r2
 8001540:	08d9      	lsrs	r1, r3, #3
 8001542:	460b      	mov	r3, r1
 8001544:	009b      	lsls	r3, r3, #2
 8001546:	440b      	add	r3, r1
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	1ad3      	subs	r3, r2, r3
 800154c:	b29a      	uxth	r2, r3
 800154e:	4ba5      	ldr	r3, [pc, #660]	@ (80017e4 <RunJog+0x2b4>)
 8001550:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
	base.Pick[3] = ((registerFrame[0x21].U16 - base.Pick[4]) % 100)/10;
 8001554:	4ba1      	ldr	r3, [pc, #644]	@ (80017dc <RunJog+0x2ac>)
 8001556:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 800155a:	461a      	mov	r2, r3
 800155c:	4ba1      	ldr	r3, [pc, #644]	@ (80017e4 <RunJog+0x2b4>)
 800155e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001562:	1ad2      	subs	r2, r2, r3
 8001564:	4ba0      	ldr	r3, [pc, #640]	@ (80017e8 <RunJog+0x2b8>)
 8001566:	fb83 1302 	smull	r1, r3, r3, r2
 800156a:	1159      	asrs	r1, r3, #5
 800156c:	17d3      	asrs	r3, r2, #31
 800156e:	1acb      	subs	r3, r1, r3
 8001570:	2164      	movs	r1, #100	@ 0x64
 8001572:	fb01 f303 	mul.w	r3, r1, r3
 8001576:	1ad3      	subs	r3, r2, r3
 8001578:	4a9c      	ldr	r2, [pc, #624]	@ (80017ec <RunJog+0x2bc>)
 800157a:	fb82 1203 	smull	r1, r2, r2, r3
 800157e:	1092      	asrs	r2, r2, #2
 8001580:	17db      	asrs	r3, r3, #31
 8001582:	1ad3      	subs	r3, r2, r3
 8001584:	b29a      	uxth	r2, r3
 8001586:	4b97      	ldr	r3, [pc, #604]	@ (80017e4 <RunJog+0x2b4>)
 8001588:	87da      	strh	r2, [r3, #62]	@ 0x3e
	base.Pick[2] = ((registerFrame[0x21].U16 %1000) - ((base.Pick[3]*10)+base.Pick[4]))/100;
 800158a:	4b94      	ldr	r3, [pc, #592]	@ (80017dc <RunJog+0x2ac>)
 800158c:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8001590:	4a97      	ldr	r2, [pc, #604]	@ (80017f0 <RunJog+0x2c0>)
 8001592:	fba2 1203 	umull	r1, r2, r2, r3
 8001596:	0992      	lsrs	r2, r2, #6
 8001598:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800159c:	fb01 f202 	mul.w	r2, r1, r2
 80015a0:	1a9b      	subs	r3, r3, r2
 80015a2:	b29b      	uxth	r3, r3
 80015a4:	4619      	mov	r1, r3
 80015a6:	4b8f      	ldr	r3, [pc, #572]	@ (80017e4 <RunJog+0x2b4>)
 80015a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80015aa:	461a      	mov	r2, r3
 80015ac:	4613      	mov	r3, r2
 80015ae:	009b      	lsls	r3, r3, #2
 80015b0:	4413      	add	r3, r2
 80015b2:	005b      	lsls	r3, r3, #1
 80015b4:	461a      	mov	r2, r3
 80015b6:	4b8b      	ldr	r3, [pc, #556]	@ (80017e4 <RunJog+0x2b4>)
 80015b8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80015bc:	4413      	add	r3, r2
 80015be:	1acb      	subs	r3, r1, r3
 80015c0:	4a89      	ldr	r2, [pc, #548]	@ (80017e8 <RunJog+0x2b8>)
 80015c2:	fb82 1203 	smull	r1, r2, r2, r3
 80015c6:	1152      	asrs	r2, r2, #5
 80015c8:	17db      	asrs	r3, r3, #31
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	b29a      	uxth	r2, r3
 80015ce:	4b85      	ldr	r3, [pc, #532]	@ (80017e4 <RunJog+0x2b4>)
 80015d0:	879a      	strh	r2, [r3, #60]	@ 0x3c
	base.Pick[1] = ((registerFrame[0x21].U16 %10000)-(((base.Pick[2]*100)+(base.Pick[3]*10)+base.Pick[4])))/1000;
 80015d2:	4b82      	ldr	r3, [pc, #520]	@ (80017dc <RunJog+0x2ac>)
 80015d4:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 80015d8:	4a86      	ldr	r2, [pc, #536]	@ (80017f4 <RunJog+0x2c4>)
 80015da:	fba2 1203 	umull	r1, r2, r2, r3
 80015de:	0b52      	lsrs	r2, r2, #13
 80015e0:	f242 7110 	movw	r1, #10000	@ 0x2710
 80015e4:	fb01 f202 	mul.w	r2, r1, r2
 80015e8:	1a9b      	subs	r3, r3, r2
 80015ea:	b29b      	uxth	r3, r3
 80015ec:	4618      	mov	r0, r3
 80015ee:	4b7d      	ldr	r3, [pc, #500]	@ (80017e4 <RunJog+0x2b4>)
 80015f0:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 80015f2:	461a      	mov	r2, r3
 80015f4:	2364      	movs	r3, #100	@ 0x64
 80015f6:	fb03 f202 	mul.w	r2, r3, r2
 80015fa:	4b7a      	ldr	r3, [pc, #488]	@ (80017e4 <RunJog+0x2b4>)
 80015fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80015fe:	4619      	mov	r1, r3
 8001600:	460b      	mov	r3, r1
 8001602:	009b      	lsls	r3, r3, #2
 8001604:	440b      	add	r3, r1
 8001606:	005b      	lsls	r3, r3, #1
 8001608:	4413      	add	r3, r2
 800160a:	4a76      	ldr	r2, [pc, #472]	@ (80017e4 <RunJog+0x2b4>)
 800160c:	f8b2 2040 	ldrh.w	r2, [r2, #64]	@ 0x40
 8001610:	4413      	add	r3, r2
 8001612:	1ac3      	subs	r3, r0, r3
 8001614:	4a76      	ldr	r2, [pc, #472]	@ (80017f0 <RunJog+0x2c0>)
 8001616:	fb82 1203 	smull	r1, r2, r2, r3
 800161a:	1192      	asrs	r2, r2, #6
 800161c:	17db      	asrs	r3, r3, #31
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	b29a      	uxth	r2, r3
 8001622:	4b70      	ldr	r3, [pc, #448]	@ (80017e4 <RunJog+0x2b4>)
 8001624:	875a      	strh	r2, [r3, #58]	@ 0x3a
	base.Pick[0] = (registerFrame[0x21].U16-((base.Pick[1]*1000+base.Pick[2]*100+base.Pick[3]*10+base.Pick[4])))/10000;
 8001626:	4b6d      	ldr	r3, [pc, #436]	@ (80017dc <RunJog+0x2ac>)
 8001628:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 800162c:	4618      	mov	r0, r3
 800162e:	4b6d      	ldr	r3, [pc, #436]	@ (80017e4 <RunJog+0x2b4>)
 8001630:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8001632:	461a      	mov	r2, r3
 8001634:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001638:	fb03 f202 	mul.w	r2, r3, r2
 800163c:	4b69      	ldr	r3, [pc, #420]	@ (80017e4 <RunJog+0x2b4>)
 800163e:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8001640:	4619      	mov	r1, r3
 8001642:	2364      	movs	r3, #100	@ 0x64
 8001644:	fb01 f303 	mul.w	r3, r1, r3
 8001648:	441a      	add	r2, r3
 800164a:	4b66      	ldr	r3, [pc, #408]	@ (80017e4 <RunJog+0x2b4>)
 800164c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800164e:	4619      	mov	r1, r3
 8001650:	460b      	mov	r3, r1
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	440b      	add	r3, r1
 8001656:	005b      	lsls	r3, r3, #1
 8001658:	4413      	add	r3, r2
 800165a:	4a62      	ldr	r2, [pc, #392]	@ (80017e4 <RunJog+0x2b4>)
 800165c:	f8b2 2040 	ldrh.w	r2, [r2, #64]	@ 0x40
 8001660:	4413      	add	r3, r2
 8001662:	1ac3      	subs	r3, r0, r3
 8001664:	4a64      	ldr	r2, [pc, #400]	@ (80017f8 <RunJog+0x2c8>)
 8001666:	fb82 1203 	smull	r1, r2, r2, r3
 800166a:	1312      	asrs	r2, r2, #12
 800166c:	17db      	asrs	r3, r3, #31
 800166e:	1ad3      	subs	r3, r2, r3
 8001670:	b29a      	uxth	r2, r3
 8001672:	4b5c      	ldr	r3, [pc, #368]	@ (80017e4 <RunJog+0x2b4>)
 8001674:	871a      	strh	r2, [r3, #56]	@ 0x38
	// Define Place shelf
	base.Place[4] = registerFrame[0x22].U16 % 10;
 8001676:	4b59      	ldr	r3, [pc, #356]	@ (80017dc <RunJog+0x2ac>)
 8001678:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 800167c:	4b58      	ldr	r3, [pc, #352]	@ (80017e0 <RunJog+0x2b0>)
 800167e:	fba3 1302 	umull	r1, r3, r3, r2
 8001682:	08d9      	lsrs	r1, r3, #3
 8001684:	460b      	mov	r3, r1
 8001686:	009b      	lsls	r3, r3, #2
 8001688:	440b      	add	r3, r1
 800168a:	005b      	lsls	r3, r3, #1
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	b29a      	uxth	r2, r3
 8001690:	4b54      	ldr	r3, [pc, #336]	@ (80017e4 <RunJog+0x2b4>)
 8001692:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
	base.Place[3] = ((registerFrame[0x22].U16 - base.Place[4]) % 100)/10;
 8001696:	4b51      	ldr	r3, [pc, #324]	@ (80017dc <RunJog+0x2ac>)
 8001698:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800169c:	461a      	mov	r2, r3
 800169e:	4b51      	ldr	r3, [pc, #324]	@ (80017e4 <RunJog+0x2b4>)
 80016a0:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 80016a4:	1ad2      	subs	r2, r2, r3
 80016a6:	4b50      	ldr	r3, [pc, #320]	@ (80017e8 <RunJog+0x2b8>)
 80016a8:	fb83 1302 	smull	r1, r3, r3, r2
 80016ac:	1159      	asrs	r1, r3, #5
 80016ae:	17d3      	asrs	r3, r2, #31
 80016b0:	1acb      	subs	r3, r1, r3
 80016b2:	2164      	movs	r1, #100	@ 0x64
 80016b4:	fb01 f303 	mul.w	r3, r1, r3
 80016b8:	1ad3      	subs	r3, r2, r3
 80016ba:	4a4c      	ldr	r2, [pc, #304]	@ (80017ec <RunJog+0x2bc>)
 80016bc:	fb82 1203 	smull	r1, r2, r2, r3
 80016c0:	1092      	asrs	r2, r2, #2
 80016c2:	17db      	asrs	r3, r3, #31
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	b29a      	uxth	r2, r3
 80016c8:	4b46      	ldr	r3, [pc, #280]	@ (80017e4 <RunJog+0x2b4>)
 80016ca:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	base.Place[2] = ((registerFrame[0x22].U16 %1000) - ((base.Place[3]*10)+base.Place[4]))/100;
 80016ce:	4b43      	ldr	r3, [pc, #268]	@ (80017dc <RunJog+0x2ac>)
 80016d0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80016d4:	4a46      	ldr	r2, [pc, #280]	@ (80017f0 <RunJog+0x2c0>)
 80016d6:	fba2 1203 	umull	r1, r2, r2, r3
 80016da:	0992      	lsrs	r2, r2, #6
 80016dc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80016e0:	fb01 f202 	mul.w	r2, r1, r2
 80016e4:	1a9b      	subs	r3, r3, r2
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	4619      	mov	r1, r3
 80016ea:	4b3e      	ldr	r3, [pc, #248]	@ (80017e4 <RunJog+0x2b4>)
 80016ec:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80016f0:	461a      	mov	r2, r3
 80016f2:	4613      	mov	r3, r2
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	4413      	add	r3, r2
 80016f8:	005b      	lsls	r3, r3, #1
 80016fa:	461a      	mov	r2, r3
 80016fc:	4b39      	ldr	r3, [pc, #228]	@ (80017e4 <RunJog+0x2b4>)
 80016fe:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8001702:	4413      	add	r3, r2
 8001704:	1acb      	subs	r3, r1, r3
 8001706:	4a38      	ldr	r2, [pc, #224]	@ (80017e8 <RunJog+0x2b8>)
 8001708:	fb82 1203 	smull	r1, r2, r2, r3
 800170c:	1152      	asrs	r2, r2, #5
 800170e:	17db      	asrs	r3, r3, #31
 8001710:	1ad3      	subs	r3, r2, r3
 8001712:	b29a      	uxth	r2, r3
 8001714:	4b33      	ldr	r3, [pc, #204]	@ (80017e4 <RunJog+0x2b4>)
 8001716:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
	base.Place[1] = ((registerFrame[0x22].U16 %10000)-(((base.Place[2]*100)+(base.Place[3]*10)+base.Place[4])))/1000;
 800171a:	4b30      	ldr	r3, [pc, #192]	@ (80017dc <RunJog+0x2ac>)
 800171c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001720:	4a34      	ldr	r2, [pc, #208]	@ (80017f4 <RunJog+0x2c4>)
 8001722:	fba2 1203 	umull	r1, r2, r2, r3
 8001726:	0b52      	lsrs	r2, r2, #13
 8001728:	f242 7110 	movw	r1, #10000	@ 0x2710
 800172c:	fb01 f202 	mul.w	r2, r1, r2
 8001730:	1a9b      	subs	r3, r3, r2
 8001732:	b29b      	uxth	r3, r3
 8001734:	4618      	mov	r0, r3
 8001736:	4b2b      	ldr	r3, [pc, #172]	@ (80017e4 <RunJog+0x2b4>)
 8001738:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800173c:	461a      	mov	r2, r3
 800173e:	2364      	movs	r3, #100	@ 0x64
 8001740:	fb03 f202 	mul.w	r2, r3, r2
 8001744:	4b27      	ldr	r3, [pc, #156]	@ (80017e4 <RunJog+0x2b4>)
 8001746:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800174a:	4619      	mov	r1, r3
 800174c:	460b      	mov	r3, r1
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	440b      	add	r3, r1
 8001752:	005b      	lsls	r3, r3, #1
 8001754:	4413      	add	r3, r2
 8001756:	4a23      	ldr	r2, [pc, #140]	@ (80017e4 <RunJog+0x2b4>)
 8001758:	f8b2 204a 	ldrh.w	r2, [r2, #74]	@ 0x4a
 800175c:	4413      	add	r3, r2
 800175e:	1ac3      	subs	r3, r0, r3
 8001760:	4a23      	ldr	r2, [pc, #140]	@ (80017f0 <RunJog+0x2c0>)
 8001762:	fb82 1203 	smull	r1, r2, r2, r3
 8001766:	1192      	asrs	r2, r2, #6
 8001768:	17db      	asrs	r3, r3, #31
 800176a:	1ad3      	subs	r3, r2, r3
 800176c:	b29a      	uxth	r2, r3
 800176e:	4b1d      	ldr	r3, [pc, #116]	@ (80017e4 <RunJog+0x2b4>)
 8001770:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
	base.Place[0] = (registerFrame[0x22].U16-((base.Place[1]*1000+base.Place[2]*100+base.Place[3]*10+base.Place[4])))/10000;
 8001774:	4b19      	ldr	r3, [pc, #100]	@ (80017dc <RunJog+0x2ac>)
 8001776:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800177a:	4618      	mov	r0, r3
 800177c:	4b19      	ldr	r3, [pc, #100]	@ (80017e4 <RunJog+0x2b4>)
 800177e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001782:	461a      	mov	r2, r3
 8001784:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001788:	fb03 f202 	mul.w	r2, r3, r2
 800178c:	4b15      	ldr	r3, [pc, #84]	@ (80017e4 <RunJog+0x2b4>)
 800178e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001792:	4619      	mov	r1, r3
 8001794:	2364      	movs	r3, #100	@ 0x64
 8001796:	fb01 f303 	mul.w	r3, r1, r3
 800179a:	441a      	add	r2, r3
 800179c:	4b11      	ldr	r3, [pc, #68]	@ (80017e4 <RunJog+0x2b4>)
 800179e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80017a2:	4619      	mov	r1, r3
 80017a4:	460b      	mov	r3, r1
 80017a6:	009b      	lsls	r3, r3, #2
 80017a8:	440b      	add	r3, r1
 80017aa:	005b      	lsls	r3, r3, #1
 80017ac:	4413      	add	r3, r2
 80017ae:	4a0d      	ldr	r2, [pc, #52]	@ (80017e4 <RunJog+0x2b4>)
 80017b0:	f8b2 204a 	ldrh.w	r2, [r2, #74]	@ 0x4a
 80017b4:	4413      	add	r3, r2
 80017b6:	1ac3      	subs	r3, r0, r3
 80017b8:	4a0f      	ldr	r2, [pc, #60]	@ (80017f8 <RunJog+0x2c8>)
 80017ba:	fb82 1203 	smull	r1, r2, r2, r3
 80017be:	1312      	asrs	r2, r2, #12
 80017c0:	17db      	asrs	r3, r3, #31
 80017c2:	1ad3      	subs	r3, r2, r3
 80017c4:	b29a      	uxth	r2, r3
 80017c6:	4b07      	ldr	r3, [pc, #28]	@ (80017e4 <RunJog+0x2b4>)
 80017c8:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42



	// Condition for Pick and Place
	switch(registerFrame[0x10].U16){
 80017cc:	4b03      	ldr	r3, [pc, #12]	@ (80017dc <RunJog+0x2ac>)
 80017ce:	8c1b      	ldrh	r3, [r3, #32]
 80017d0:	2b04      	cmp	r3, #4
 80017d2:	d013      	beq.n	80017fc <RunJog+0x2cc>
 80017d4:	2b08      	cmp	r3, #8
 80017d6:	f000 808c 	beq.w	80018f2 <RunJog+0x3c2>
 80017da:	e0fa      	b.n	80019d2 <RunJog+0x4a2>
 80017dc:	2000114c 	.word	0x2000114c
 80017e0:	cccccccd 	.word	0xcccccccd
 80017e4:	200002f0 	.word	0x200002f0
 80017e8:	51eb851f 	.word	0x51eb851f
 80017ec:	66666667 	.word	0x66666667
 80017f0:	10624dd3 	.word	0x10624dd3
 80017f4:	d1b71759 	.word	0xd1b71759
 80017f8:	68db8bad 	.word	0x68db8bad
		// Pick Case
		case(4):
			if (fuCount == 5){
 80017fc:	4b82      	ldr	r3, [pc, #520]	@ (8001a08 <RunJog+0x4d8>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	2b05      	cmp	r3, #5
 8001802:	d10d      	bne.n	8001820 <RunJog+0x2f0>
					base.BaseStatus = 0;
 8001804:	4b81      	ldr	r3, [pc, #516]	@ (8001a0c <RunJog+0x4dc>)
 8001806:	2200      	movs	r2, #0
 8001808:	801a      	strh	r2, [r3, #0]
					registerFrame[0x01].U16 = base.BaseStatus;
 800180a:	4b80      	ldr	r3, [pc, #512]	@ (8001a0c <RunJog+0x4dc>)
 800180c:	881a      	ldrh	r2, [r3, #0]
 800180e:	4b80      	ldr	r3, [pc, #512]	@ (8001a10 <RunJog+0x4e0>)
 8001810:	805a      	strh	r2, [r3, #2]
					registerFrame[0x10].U16 = 0;
 8001812:	4b7f      	ldr	r3, [pc, #508]	@ (8001a10 <RunJog+0x4e0>)
 8001814:	2200      	movs	r2, #0
 8001816:	841a      	strh	r2, [r3, #32]
					base.MotorHome = 150;
 8001818:	4b7c      	ldr	r3, [pc, #496]	@ (8001a0c <RunJog+0x4dc>)
 800181a:	2296      	movs	r2, #150	@ 0x96
 800181c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
			}
			elapsedTime += 0.0002;
 8001820:	4b7c      	ldr	r3, [pc, #496]	@ (8001a14 <RunJog+0x4e4>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4618      	mov	r0, r3
 8001826:	f7fe fe5b 	bl	80004e0 <__aeabi_f2d>
 800182a:	a375      	add	r3, pc, #468	@ (adr r3, 8001a00 <RunJog+0x4d0>)
 800182c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001830:	f7fe fcf8 	bl	8000224 <__adddf3>
 8001834:	4602      	mov	r2, r0
 8001836:	460b      	mov	r3, r1
 8001838:	4610      	mov	r0, r2
 800183a:	4619      	mov	r1, r3
 800183c:	f7ff f978 	bl	8000b30 <__aeabi_d2f>
 8001840:	4603      	mov	r3, r0
 8001842:	4a74      	ldr	r2, [pc, #464]	@ (8001a14 <RunJog+0x4e4>)
 8001844:	6013      	str	r3, [r2, #0]
			Traject(&Traj, temp_pos, base.Shelve[base.Pick[fuCount]-1]);
 8001846:	4b74      	ldr	r3, [pc, #464]	@ (8001a18 <RunJog+0x4e8>)
 8001848:	edd3 7a00 	vldr	s15, [r3]
 800184c:	4b6e      	ldr	r3, [pc, #440]	@ (8001a08 <RunJog+0x4d8>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a6e      	ldr	r2, [pc, #440]	@ (8001a0c <RunJog+0x4dc>)
 8001852:	331c      	adds	r3, #28
 8001854:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001858:	3b01      	subs	r3, #1
 800185a:	4a6c      	ldr	r2, [pc, #432]	@ (8001a0c <RunJog+0x4dc>)
 800185c:	3306      	adds	r3, #6
 800185e:	009b      	lsls	r3, r3, #2
 8001860:	4413      	add	r3, r2
 8001862:	3304      	adds	r3, #4
 8001864:	ed93 7a00 	vldr	s14, [r3]
 8001868:	eef0 0a47 	vmov.f32	s1, s14
 800186c:	eeb0 0a67 	vmov.f32	s0, s15
 8001870:	486a      	ldr	r0, [pc, #424]	@ (8001a1c <RunJog+0x4ec>)
 8001872:	f001 fbd5 	bl	8003020 <Traject>
			PID_controller_cascade(&PID_pos, &PID_velo, &AMT, Traj.currentPosition);
 8001876:	4b69      	ldr	r3, [pc, #420]	@ (8001a1c <RunJog+0x4ec>)
 8001878:	edd3 7a02 	vldr	s15, [r3, #8]
 800187c:	eeb0 0a67 	vmov.f32	s0, s15
 8001880:	4a67      	ldr	r2, [pc, #412]	@ (8001a20 <RunJog+0x4f0>)
 8001882:	4968      	ldr	r1, [pc, #416]	@ (8001a24 <RunJog+0x4f4>)
 8001884:	4868      	ldr	r0, [pc, #416]	@ (8001a28 <RunJog+0x4f8>)
 8001886:	f001 f9c5 	bl	8002c14 <PID_controller_cascade>
			base.MotorHome = PID_velo.out;
 800188a:	4b66      	ldr	r3, [pc, #408]	@ (8001a24 <RunJog+0x4f4>)
 800188c:	edd3 7a06 	vldr	s15, [r3, #24]
 8001890:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001894:	ee17 3a90 	vmov	r3, s15
 8001898:	b21a      	sxth	r2, r3
 800189a:	4b5c      	ldr	r3, [pc, #368]	@ (8001a0c <RunJog+0x4dc>)
 800189c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
			if (fabs(AMT.Linear_Position - base.Shelve[base.Pick[fuCount]-1]) < 1)
 80018a0:	4b5f      	ldr	r3, [pc, #380]	@ (8001a20 <RunJog+0x4f0>)
 80018a2:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 80018a6:	4b58      	ldr	r3, [pc, #352]	@ (8001a08 <RunJog+0x4d8>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a58      	ldr	r2, [pc, #352]	@ (8001a0c <RunJog+0x4dc>)
 80018ac:	331c      	adds	r3, #28
 80018ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80018b2:	3b01      	subs	r3, #1
 80018b4:	4a55      	ldr	r2, [pc, #340]	@ (8001a0c <RunJog+0x4dc>)
 80018b6:	3306      	adds	r3, #6
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	4413      	add	r3, r2
 80018bc:	3304      	adds	r3, #4
 80018be:	edd3 7a00 	vldr	s15, [r3]
 80018c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018c6:	eef0 7ae7 	vabs.f32	s15, s15
 80018ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80018ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018d6:	d400      	bmi.n	80018da <RunJog+0x3aa>
//				}
				elapsedTime = 0;
				temp_pos = AMT.Linear_Position;
				base.runJogMode = 1;
			}
			break;
 80018d8:	e07b      	b.n	80019d2 <RunJog+0x4a2>
				elapsedTime = 0;
 80018da:	4b4e      	ldr	r3, [pc, #312]	@ (8001a14 <RunJog+0x4e4>)
 80018dc:	f04f 0200 	mov.w	r2, #0
 80018e0:	601a      	str	r2, [r3, #0]
				temp_pos = AMT.Linear_Position;
 80018e2:	4b4f      	ldr	r3, [pc, #316]	@ (8001a20 <RunJog+0x4f0>)
 80018e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018e6:	4a4c      	ldr	r2, [pc, #304]	@ (8001a18 <RunJog+0x4e8>)
 80018e8:	6013      	str	r3, [r2, #0]
				base.runJogMode = 1;
 80018ea:	4b48      	ldr	r3, [pc, #288]	@ (8001a0c <RunJog+0x4dc>)
 80018ec:	2201      	movs	r2, #1
 80018ee:	635a      	str	r2, [r3, #52]	@ 0x34
			break;
 80018f0:	e06f      	b.n	80019d2 <RunJog+0x4a2>

//		 Place Case
		case(8):

			elapsedTime += 0.0002;
 80018f2:	4b48      	ldr	r3, [pc, #288]	@ (8001a14 <RunJog+0x4e4>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7fe fdf2 	bl	80004e0 <__aeabi_f2d>
 80018fc:	a340      	add	r3, pc, #256	@ (adr r3, 8001a00 <RunJog+0x4d0>)
 80018fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001902:	f7fe fc8f 	bl	8000224 <__adddf3>
 8001906:	4602      	mov	r2, r0
 8001908:	460b      	mov	r3, r1
 800190a:	4610      	mov	r0, r2
 800190c:	4619      	mov	r1, r3
 800190e:	f7ff f90f 	bl	8000b30 <__aeabi_d2f>
 8001912:	4603      	mov	r3, r0
 8001914:	4a3f      	ldr	r2, [pc, #252]	@ (8001a14 <RunJog+0x4e4>)
 8001916:	6013      	str	r3, [r2, #0]
			Traject(&Traj, temp_pos, base.Shelve[base.Place[fuCount]-1]);
 8001918:	4b3f      	ldr	r3, [pc, #252]	@ (8001a18 <RunJog+0x4e8>)
 800191a:	edd3 7a00 	vldr	s15, [r3]
 800191e:	4b3a      	ldr	r3, [pc, #232]	@ (8001a08 <RunJog+0x4d8>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4a3a      	ldr	r2, [pc, #232]	@ (8001a0c <RunJog+0x4dc>)
 8001924:	3320      	adds	r3, #32
 8001926:	005b      	lsls	r3, r3, #1
 8001928:	4413      	add	r3, r2
 800192a:	885b      	ldrh	r3, [r3, #2]
 800192c:	3b01      	subs	r3, #1
 800192e:	4a37      	ldr	r2, [pc, #220]	@ (8001a0c <RunJog+0x4dc>)
 8001930:	3306      	adds	r3, #6
 8001932:	009b      	lsls	r3, r3, #2
 8001934:	4413      	add	r3, r2
 8001936:	3304      	adds	r3, #4
 8001938:	ed93 7a00 	vldr	s14, [r3]
 800193c:	eef0 0a47 	vmov.f32	s1, s14
 8001940:	eeb0 0a67 	vmov.f32	s0, s15
 8001944:	4835      	ldr	r0, [pc, #212]	@ (8001a1c <RunJog+0x4ec>)
 8001946:	f001 fb6b 	bl	8003020 <Traject>
			PID_controller_cascade(&PID_pos, &PID_velo, &AMT, Traj.currentPosition);
 800194a:	4b34      	ldr	r3, [pc, #208]	@ (8001a1c <RunJog+0x4ec>)
 800194c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001950:	eeb0 0a67 	vmov.f32	s0, s15
 8001954:	4a32      	ldr	r2, [pc, #200]	@ (8001a20 <RunJog+0x4f0>)
 8001956:	4933      	ldr	r1, [pc, #204]	@ (8001a24 <RunJog+0x4f4>)
 8001958:	4833      	ldr	r0, [pc, #204]	@ (8001a28 <RunJog+0x4f8>)
 800195a:	f001 f95b 	bl	8002c14 <PID_controller_cascade>
			base.MotorHome = PID_velo.out;
 800195e:	4b31      	ldr	r3, [pc, #196]	@ (8001a24 <RunJog+0x4f4>)
 8001960:	edd3 7a06 	vldr	s15, [r3, #24]
 8001964:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001968:	ee17 3a90 	vmov	r3, s15
 800196c:	b21a      	sxth	r2, r3
 800196e:	4b27      	ldr	r3, [pc, #156]	@ (8001a0c <RunJog+0x4dc>)
 8001970:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
//				temp_pos = AMT.Linear_Position;
//				fuCount++;
////				base.sp = 0;
////				PID_pos.out = 0;
//			}
			if (fabs(AMT.Linear_Position - base.Shelve[base.Place[fuCount]-1]) < 1)
 8001974:	4b2a      	ldr	r3, [pc, #168]	@ (8001a20 <RunJog+0x4f0>)
 8001976:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 800197a:	4b23      	ldr	r3, [pc, #140]	@ (8001a08 <RunJog+0x4d8>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a23      	ldr	r2, [pc, #140]	@ (8001a0c <RunJog+0x4dc>)
 8001980:	3320      	adds	r3, #32
 8001982:	005b      	lsls	r3, r3, #1
 8001984:	4413      	add	r3, r2
 8001986:	885b      	ldrh	r3, [r3, #2]
 8001988:	3b01      	subs	r3, #1
 800198a:	4a20      	ldr	r2, [pc, #128]	@ (8001a0c <RunJog+0x4dc>)
 800198c:	3306      	adds	r3, #6
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	4413      	add	r3, r2
 8001992:	3304      	adds	r3, #4
 8001994:	edd3 7a00 	vldr	s15, [r3]
 8001998:	ee77 7a67 	vsub.f32	s15, s14, s15
 800199c:	eef0 7ae7 	vabs.f32	s15, s15
 80019a0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80019a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ac:	d400      	bmi.n	80019b0 <RunJog+0x480>
				elapsedTime = 0;
				temp_pos = AMT.Linear_Position;
				base.runJogMode = 0;
				fuCount++;
			}
			break;
 80019ae:	e00f      	b.n	80019d0 <RunJog+0x4a0>
				elapsedTime = 0;
 80019b0:	4b18      	ldr	r3, [pc, #96]	@ (8001a14 <RunJog+0x4e4>)
 80019b2:	f04f 0200 	mov.w	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]
				temp_pos = AMT.Linear_Position;
 80019b8:	4b19      	ldr	r3, [pc, #100]	@ (8001a20 <RunJog+0x4f0>)
 80019ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019bc:	4a16      	ldr	r2, [pc, #88]	@ (8001a18 <RunJog+0x4e8>)
 80019be:	6013      	str	r3, [r2, #0]
				base.runJogMode = 0;
 80019c0:	4b12      	ldr	r3, [pc, #72]	@ (8001a0c <RunJog+0x4dc>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	635a      	str	r2, [r3, #52]	@ 0x34
				fuCount++;
 80019c6:	4b10      	ldr	r3, [pc, #64]	@ (8001a08 <RunJog+0x4d8>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	3301      	adds	r3, #1
 80019cc:	4a0e      	ldr	r2, [pc, #56]	@ (8001a08 <RunJog+0x4d8>)
 80019ce:	6013      	str	r3, [r2, #0]
			break;
 80019d0:	bf00      	nop
	}



	//pick place 5 time
	if(base.sp == 1){
 80019d2:	4b0e      	ldr	r3, [pc, #56]	@ (8001a0c <RunJog+0x4dc>)
 80019d4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d10d      	bne.n	80019f8 <RunJog+0x4c8>
		base.BaseStatus = 0;
 80019dc:	4b0b      	ldr	r3, [pc, #44]	@ (8001a0c <RunJog+0x4dc>)
 80019de:	2200      	movs	r2, #0
 80019e0:	801a      	strh	r2, [r3, #0]
		registerFrame[0x01].U16 = base.BaseStatus;
 80019e2:	4b0a      	ldr	r3, [pc, #40]	@ (8001a0c <RunJog+0x4dc>)
 80019e4:	881a      	ldrh	r2, [r3, #0]
 80019e6:	4b0a      	ldr	r3, [pc, #40]	@ (8001a10 <RunJog+0x4e0>)
 80019e8:	805a      	strh	r2, [r3, #2]
		registerFrame[0x10].U16 = 0;
 80019ea:	4b09      	ldr	r3, [pc, #36]	@ (8001a10 <RunJog+0x4e0>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	841a      	strh	r2, [r3, #32]
		base.sp = 0;
 80019f0:	4b06      	ldr	r3, [pc, #24]	@ (8001a0c <RunJog+0x4dc>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
	}
}
 80019f8:	bf00      	nop
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	f3af 8000 	nop.w
 8001a00:	eb1c432d 	.word	0xeb1c432d
 8001a04:	3f2a36e2 	.word	0x3f2a36e2
 8001a08:	200002bc 	.word	0x200002bc
 8001a0c:	200002f0 	.word	0x200002f0
 8001a10:	2000114c 	.word	0x2000114c
 8001a14:	20001148 	.word	0x20001148
 8001a18:	200002c0 	.word	0x200002c0
 8001a1c:	20000b28 	.word	0x20000b28
 8001a20:	20000b40 	.word	0x20000b40
 8001a24:	20000c10 	.word	0x20000c10
 8001a28:	200002d4 	.word	0x200002d4

08001a2c <Holding_position>:

void Holding_position()
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
	PID_controller_cascade(&PID_pos, &PID_velo, &AMT, Traj.currentPosition);
 8001a30:	4b0d      	ldr	r3, [pc, #52]	@ (8001a68 <Holding_position+0x3c>)
 8001a32:	edd3 7a02 	vldr	s15, [r3, #8]
 8001a36:	eeb0 0a67 	vmov.f32	s0, s15
 8001a3a:	4a0c      	ldr	r2, [pc, #48]	@ (8001a6c <Holding_position+0x40>)
 8001a3c:	490c      	ldr	r1, [pc, #48]	@ (8001a70 <Holding_position+0x44>)
 8001a3e:	480d      	ldr	r0, [pc, #52]	@ (8001a74 <Holding_position+0x48>)
 8001a40:	f001 f8e8 	bl	8002c14 <PID_controller_cascade>
	base.MotorHome = PID_velo.out;
 8001a44:	4b0a      	ldr	r3, [pc, #40]	@ (8001a70 <Holding_position+0x44>)
 8001a46:	edd3 7a06 	vldr	s15, [r3, #24]
 8001a4a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a4e:	ee17 3a90 	vmov	r3, s15
 8001a52:	b21a      	sxth	r2, r3
 8001a54:	4b08      	ldr	r3, [pc, #32]	@ (8001a78 <Holding_position+0x4c>)
 8001a56:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
	temp_pos = AMT.Linear_Position;
 8001a5a:	4b04      	ldr	r3, [pc, #16]	@ (8001a6c <Holding_position+0x40>)
 8001a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a5e:	4a07      	ldr	r2, [pc, #28]	@ (8001a7c <Holding_position+0x50>)
 8001a60:	6013      	str	r3, [r2, #0]

}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	20000b28 	.word	0x20000b28
 8001a6c:	20000b40 	.word	0x20000b40
 8001a70:	20000c10 	.word	0x20000c10
 8001a74:	200002d4 	.word	0x200002d4
 8001a78:	200002f0 	.word	0x200002f0
 8001a7c:	200002c0 	.word	0x200002c0

08001a80 <AMT_encoder_init>:
//    return kalman_adc;
//}


void AMT_encoder_init(AMT_Encoder *AMT_data,TIM_HandleTypeDef *Encoder_timer)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
 8001a88:	6039      	str	r1, [r7, #0]
	AMT_data->EncoderTIM = Encoder_timer;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	683a      	ldr	r2, [r7, #0]
 8001a8e:	649a      	str	r2, [r3, #72]	@ 0x48
	HAL_TIM_Encoder_Start(AMT_data->EncoderTIM, TIM_CHANNEL_ALL);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a94:	213c      	movs	r1, #60	@ 0x3c
 8001a96:	4618      	mov	r0, r3
 8001a98:	f006 fbac 	bl	80081f4 <HAL_TIM_Encoder_Start>
	AMT_data->Position[QEI_NOW] = 0.0;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	601a      	str	r2, [r3, #0]
	AMT_data->Position[QEI_PREV] = 0.0;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	605a      	str	r2, [r3, #4]
}
 8001aa8:	bf00      	nop
 8001aaa:	3708      	adds	r7, #8
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <AMT_encoder_update>:
//	AMT_data->TimeStamp[QEI_PREV] = AMT_data->TimeStamp[QEI_NOW];
//	AMT_data->Linear_Velo[QEI_PREV] = AMT_data->Linear_Velo[QEI_NOW];
//}

void AMT_encoder_update(AMT_Encoder *AMT_data, TIM_HandleTypeDef *Encoder_timer, uint64_t current_time)
{
 8001ab0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ab4:	b08e      	sub	sp, #56	@ 0x38
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	6178      	str	r0, [r7, #20]
 8001aba:	6139      	str	r1, [r7, #16]
 8001abc:	e9c7 2302 	strd	r2, r3, [r7, #8]


    // Collect data
    AMT_data->TimeStamp[QEI_NOW] = current_time;
 8001ac0:	6979      	ldr	r1, [r7, #20]
 8001ac2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001ac6:	e9c1 2302 	strd	r2, r3, [r1, #8]
    AMT_data->Position[QEI_NOW] = __HAL_TIM_GET_COUNTER(Encoder_timer);
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	601a      	str	r2, [r3, #0]

    // Position 1 turn calculation
    AMT_data->QEIPostion_1turn = AMT_data->Position[QEI_NOW] % cnt_per_rev;
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a83      	ldr	r2, [pc, #524]	@ (8001ce8 <AMT_encoder_update+0x238>)
 8001ada:	6812      	ldr	r2, [r2, #0]
 8001adc:	fbb3 f1f2 	udiv	r1, r3, r2
 8001ae0:	fb01 f202 	mul.w	r2, r1, r2
 8001ae4:	1a9b      	subs	r3, r3, r2
 8001ae6:	461a      	mov	r2, r3
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	631a      	str	r2, [r3, #48]	@ 0x30

    // Calculate dx
    int32_t diffPosition = AMT_data->Position[QEI_NOW] - AMT_data->Position[QEI_PREV];
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	637b      	str	r3, [r7, #52]	@ 0x34

    // Handle wrap-around
    if (diffPosition > 32767)
 8001af8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001afa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001afe:	db04      	blt.n	8001b0a <AMT_encoder_update+0x5a>
        diffPosition -= 65535;
 8001b00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b02:	f5a3 437f 	sub.w	r3, r3, #65280	@ 0xff00
 8001b06:	3bff      	subs	r3, #255	@ 0xff
 8001b08:	637b      	str	r3, [r7, #52]	@ 0x34
    if (diffPosition < -32767)
 8001b0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b0c:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001b10:	dc04      	bgt.n	8001b1c <AMT_encoder_update+0x6c>
        diffPosition += 65535;
 8001b12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b14:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001b18:	33ff      	adds	r3, #255	@ 0xff
 8001b1a:	637b      	str	r3, [r7, #52]	@ 0x34

    // Calculate dt
    uint64_t diffTime = AMT_data->TimeStamp[QEI_NOW] - AMT_data->TimeStamp[QEI_PREV];
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001b28:	ebb0 0802 	subs.w	r8, r0, r2
 8001b2c:	eb61 0903 	sbc.w	r9, r1, r3
 8001b30:	e9c7 890a 	strd	r8, r9, [r7, #40]	@ 0x28

    // Calculate angular velocity
    float time_seconds = diffTime * one_million_inv;
 8001b34:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001b38:	f7ff f912 	bl	8000d60 <__aeabi_ul2f>
 8001b3c:	ee07 0a10 	vmov	s14, r0
 8001b40:	eddf 7a6a 	vldr	s15, [pc, #424]	@ 8001cec <AMT_encoder_update+0x23c>
 8001b44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b48:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    AMT_data->Angular_Velocity = ((diffPosition * 60.0f) * cnt_per_rev_inv / time_seconds); // RPM
 8001b4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b4e:	ee07 3a90 	vmov	s15, r3
 8001b52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b56:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8001cf0 <AMT_encoder_update+0x240>
 8001b5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b5e:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8001cf4 <AMT_encoder_update+0x244>
 8001b62:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001b66:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001b6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

    // Calculate linear position and velocity
    float position_change_mm = (diffPosition * pulley_cir) * cnt_per_rev_inv;
 8001b74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b76:	ee07 3a90 	vmov	s15, r3
 8001b7a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b7e:	4b5e      	ldr	r3, [pc, #376]	@ (8001cf8 <AMT_encoder_update+0x248>)
 8001b80:	edd3 7a00 	vldr	s15, [r3]
 8001b84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b88:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8001cf4 <AMT_encoder_update+0x244>
 8001b8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b90:	edc7 7a08 	vstr	s15, [r7, #32]
    AMT_data->Linear_Position += position_change_mm; // mm
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 8001b9a:	edd7 7a08 	vldr	s15, [r7, #32]
 8001b9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
    AMT_data->Linear_Velocity = kalman_filter(&filtered_velo,(AMT_data->Angular_Velocity / 60.0f * pulley_cir)); // mm/s
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001bae:	eddf 6a50 	vldr	s13, [pc, #320]	@ 8001cf0 <AMT_encoder_update+0x240>
 8001bb2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001bb6:	4b50      	ldr	r3, [pc, #320]	@ (8001cf8 <AMT_encoder_update+0x248>)
 8001bb8:	edd3 7a00 	vldr	s15, [r3]
 8001bbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bc0:	ee17 0a90 	vmov	r0, s15
 8001bc4:	f7fe fc8c 	bl	80004e0 <__aeabi_f2d>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	460b      	mov	r3, r1
 8001bcc:	ec43 2b10 	vmov	d0, r2, r3
 8001bd0:	484a      	ldr	r0, [pc, #296]	@ (8001cfc <AMT_encoder_update+0x24c>)
 8001bd2:	f001 fca3 	bl	800351c <kalman_filter>
 8001bd6:	ec53 2b10 	vmov	r2, r3, d0
 8001bda:	4610      	mov	r0, r2
 8001bdc:	4619      	mov	r1, r3
 8001bde:	f7fe ffa7 	bl	8000b30 <__aeabi_d2f>
 8001be2:	4602      	mov	r2, r0
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	63da      	str	r2, [r3, #60]	@ 0x3c
    AMT_data->Linear_Velo[QEI_NOW] = AMT_data->Linear_Velocity; // Update Velo
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	629a      	str	r2, [r3, #40]	@ 0x28
    static uint64_t accel_timestamp = 0;
	AMT_data->Accel_TimeStamp[QEI_NOW] = micros();
 8001bf0:	f002 fb42 	bl	8004278 <micros>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	17da      	asrs	r2, r3, #31
 8001bf8:	603b      	str	r3, [r7, #0]
 8001bfa:	607a      	str	r2, [r7, #4]
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001c02:	e9c3 1206 	strd	r1, r2, [r3, #24]
	if(AMT_data->Accel_TimeStamp[QEI_NOW] >= accel_timestamp)
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001c0c:	4b3c      	ldr	r3, [pc, #240]	@ (8001d00 <AMT_encoder_update+0x250>)
 8001c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c12:	4290      	cmp	r0, r2
 8001c14:	eb71 0303 	sbcs.w	r3, r1, r3
 8001c18:	d353      	bcc.n	8001cc2 <AMT_encoder_update+0x212>
	{
		accel_timestamp = AMT_data->Accel_TimeStamp[QEI_NOW] + 10000;//us
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001c20:	f242 7110 	movw	r1, #10000	@ 0x2710
 8001c24:	1854      	adds	r4, r2, r1
 8001c26:	f143 0500 	adc.w	r5, r3, #0
 8001c2a:	4b35      	ldr	r3, [pc, #212]	@ (8001d00 <AMT_encoder_update+0x250>)
 8001c2c:	e9c3 4500 	strd	r4, r5, [r3]
		diffTimeAcc = (AMT_data->Accel_TimeStamp[QEI_NOW] - AMT_data->Accel_TimeStamp[QEI_PREV]) * 0.000001;
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001c3c:	ebb0 0a02 	subs.w	sl, r0, r2
 8001c40:	eb61 0b03 	sbc.w	fp, r1, r3
 8001c44:	4650      	mov	r0, sl
 8001c46:	4659      	mov	r1, fp
 8001c48:	f7fe fc6c 	bl	8000524 <__aeabi_ul2d>
 8001c4c:	a324      	add	r3, pc, #144	@ (adr r3, 8001ce0 <AMT_encoder_update+0x230>)
 8001c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c52:	f7fe fc9d 	bl	8000590 <__aeabi_dmul>
 8001c56:	4602      	mov	r2, r0
 8001c58:	460b      	mov	r3, r1
 8001c5a:	4610      	mov	r0, r2
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	f7fe ff67 	bl	8000b30 <__aeabi_d2f>
 8001c62:	4603      	mov	r3, r0
 8001c64:	4a27      	ldr	r2, [pc, #156]	@ (8001d04 <AMT_encoder_update+0x254>)
 8001c66:	6013      	str	r3, [r2, #0]

		double accel = (AMT_data->Linear_Velo[QEI_NOW] - AMT_data->Linear_Velo[QEI_PREV]) / diffTimeAcc;
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001c74:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c78:	4b22      	ldr	r3, [pc, #136]	@ (8001d04 <AMT_encoder_update+0x254>)
 8001c7a:	edd3 7a00 	vldr	s15, [r3]
 8001c7e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001c82:	ee16 0a90 	vmov	r0, s13
 8001c86:	f7fe fc2b 	bl	80004e0 <__aeabi_f2d>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	460b      	mov	r3, r1
 8001c8e:	e9c7 2306 	strd	r2, r3, [r7, #24]
		AMT_data->Linear_Acceleration = kalman_filter(&filtered_accel, accel);
 8001c92:	ed97 0b06 	vldr	d0, [r7, #24]
 8001c96:	481c      	ldr	r0, [pc, #112]	@ (8001d08 <AMT_encoder_update+0x258>)
 8001c98:	f001 fc40 	bl	800351c <kalman_filter>
 8001c9c:	ec53 2b10 	vmov	r2, r3, d0
 8001ca0:	4610      	mov	r0, r2
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	f7fe ff44 	bl	8000b30 <__aeabi_d2f>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	639a      	str	r2, [r3, #56]	@ 0x38
		AMT_data->Linear_Velo[QEI_PREV] = AMT_data->Linear_Velo[QEI_NOW];
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	62da      	str	r2, [r3, #44]	@ 0x2c
		AMT_data->Accel_TimeStamp[QEI_PREV] = AMT_data->Accel_TimeStamp[QEI_NOW];
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001cbc:	6979      	ldr	r1, [r7, #20]
 8001cbe:	e9c1 2308 	strd	r2, r3, [r1, #32]
	}
    // Store value for next loop
    AMT_data->Position[QEI_PREV] = AMT_data->Position[QEI_NOW];
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	605a      	str	r2, [r3, #4]
    AMT_data->TimeStamp[QEI_PREV] = AMT_data->TimeStamp[QEI_NOW];
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001cd0:	6979      	ldr	r1, [r7, #20]
 8001cd2:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 8001cd6:	bf00      	nop
 8001cd8:	3738      	adds	r7, #56	@ 0x38
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ce0:	a0b5ed8d 	.word	0xa0b5ed8d
 8001ce4:	3eb0c6f7 	.word	0x3eb0c6f7
 8001ce8:	20000000 	.word	0x20000000
 8001cec:	358637bd 	.word	0x358637bd
 8001cf0:	42700000 	.word	0x42700000
 8001cf4:	39000000 	.word	0x39000000
 8001cf8:	20000004 	.word	0x20000004
 8001cfc:	20001104 	.word	0x20001104
 8001d00:	200002c8 	.word	0x200002c8
 8001d04:	200002c4 	.word	0x200002c4
 8001d08:	20001120 	.word	0x20001120

08001d0c <AMT_encoder_reset>:


void AMT_encoder_reset(AMT_Encoder *AMT_data)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b083      	sub	sp, #12
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
	AMT_data->Linear_Position = 600;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	4a04      	ldr	r2, [pc, #16]	@ (8001d28 <AMT_encoder_reset+0x1c>)
 8001d18:	645a      	str	r2, [r3, #68]	@ 0x44
//	AMT_data->Position[QEI_NOW] = 0;

}
 8001d1a:	bf00      	nop
 8001d1c:	370c      	adds	r7, #12
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	44160000 	.word	0x44160000

08001d2c <modbus_1t5_Timeout>:
void Modbus_frame_response();
void modbus_ErrorTimeout(UART_HandleTypeDef* huart);

// function for interrupt
void modbus_1t5_Timeout()
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8001d30:	4b0d      	ldr	r3, [pc, #52]	@ (8001d68 <modbus_1t5_Timeout+0x3c>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	2201      	movs	r2, #1
 8001d36:	751a      	strb	r2, [r3, #20]
	//set 3t5 Timer
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8001d38:	4b0b      	ldr	r3, [pc, #44]	@ (8001d68 <modbus_1t5_Timeout+0x3c>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	691b      	ldr	r3, [r3, #16]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	2200      	movs	r2, #0
 8001d42:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_ENABLE(hModbus->htim);
 8001d44:	4b08      	ldr	r3, [pc, #32]	@ (8001d68 <modbus_1t5_Timeout+0x3c>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	691b      	ldr	r3, [r3, #16]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	4b06      	ldr	r3, [pc, #24]	@ (8001d68 <modbus_1t5_Timeout+0x3c>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	691b      	ldr	r3, [r3, #16]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f042 0201 	orr.w	r2, r2, #1
 8001d5a:	601a      	str	r2, [r3, #0]
}
 8001d5c:	bf00      	nop
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr
 8001d66:	bf00      	nop
 8001d68:	200002d0 	.word	0x200002d0

08001d6c <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8001d74:	4b04      	ldr	r3, [pc, #16]	@ (8001d88 <modbus_3t5_Timeout+0x1c>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	2201      	movs	r2, #1
 8001d7a:	755a      	strb	r2, [r3, #21]

}
 8001d7c:	bf00      	nop
 8001d7e:	370c      	adds	r7, #12
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr
 8001d88:	200002d0 	.word	0x200002d0

08001d8c <modbus_ErrorTimeout>:

void modbus_ErrorTimeout(UART_HandleTypeDef* huart)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b082      	sub	sp, #8
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
	if(HAL_UART_GetError(huart)==HAL_UART_ERROR_RTO)
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f008 fca9 	bl	800a6ec <HAL_UART_GetError>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b20      	cmp	r3, #32
 8001d9e:	d101      	bne.n	8001da4 <modbus_ErrorTimeout+0x18>
	{
		modbus_1t5_Timeout();
 8001da0:	f7ff ffc4 	bl	8001d2c <modbus_1t5_Timeout>

	}
}
 8001da4:	bf00      	nop
 8001da6:	3708      	adds	r7, #8
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}

08001dac <Modbus_init>:



void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 8001db6:	4a25      	ldr	r2, [pc, #148]	@ (8001e4c <Modbus_init+0xa0>)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 8001dbc:	4b23      	ldr	r3, [pc, #140]	@ (8001e4c <Modbus_init+0xa0>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	683a      	ldr	r2, [r7, #0]
 8001dc2:	605a      	str	r2, [r3, #4]

	//config timer interrupt

	HAL_TIM_RegisterCallback(hmodbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	691b      	ldr	r3, [r3, #16]
 8001dc8:	4a21      	ldr	r2, [pc, #132]	@ (8001e50 <Modbus_init+0xa4>)
 8001dca:	210e      	movs	r1, #14
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f006 fe9d 	bl	8008b0c <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_ReceiverTimeout_Config(hmodbus->huart, 16);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	68db      	ldr	r3, [r3, #12]
 8001dd6:	2110      	movs	r1, #16
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f008 fc31 	bl	800a640 <HAL_UART_ReceiverTimeout_Config>
	HAL_UART_EnableReceiverTimeout(hmodbus->huart);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	68db      	ldr	r3, [r3, #12]
 8001de2:	4618      	mov	r0, r3
 8001de4:	f008 fc48 	bl	800a678 <HAL_UART_EnableReceiverTimeout>

	HAL_UART_RegisterCallback(hmodbus->huart, HAL_UART_ERROR_CB_ID, (void*)modbus_ErrorTimeout);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	68db      	ldr	r3, [r3, #12]
 8001dec:	4a19      	ldr	r2, [pc, #100]	@ (8001e54 <Modbus_init+0xa8>)
 8001dee:	2104      	movs	r1, #4
 8001df0:	4618      	mov	r0, r3
 8001df2:	f007 fe47 	bl	8009a84 <HAL_UART_RegisterCallback>
	//HAL_UART_RegisterCallback(hmodbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
	//start Receive
    HAL_UART_Receive_DMA(hModbus->huart,
 8001df6:	4b15      	ldr	r3, [pc, #84]	@ (8001e4c <Modbus_init+0xa0>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	68d8      	ldr	r0, [r3, #12]
    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8001dfc:	4b13      	ldr	r3, [pc, #76]	@ (8001e4c <Modbus_init+0xa0>)
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	4b12      	ldr	r3, [pc, #72]	@ (8001e4c <Modbus_init+0xa0>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
    HAL_UART_Receive_DMA(hModbus->huart,
 8001e08:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8001e0c:	4413      	add	r3, r2
 8001e0e:	3302      	adds	r3, #2
 8001e10:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001e14:	4619      	mov	r1, r3
 8001e16:	f008 f837 	bl	8009e88 <HAL_UART_Receive_DMA>
			MODBUS_UART_BUFFER_SIZE );


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 8001e1a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e4c <Modbus_init+0xa0>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	691b      	ldr	r3, [r3, #16]
 8001e20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d10c      	bne.n	8001e44 <Modbus_init+0x98>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8001e2a:	4b08      	ldr	r3, [pc, #32]	@ (8001e4c <Modbus_init+0xa0>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	691b      	ldr	r3, [r3, #16]
 8001e30:	4618      	mov	r0, r3
 8001e32:	f005 fdef 	bl	8007a14 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8001e36:	4b05      	ldr	r3, [pc, #20]	@ (8001e4c <Modbus_init+0xa0>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	691b      	ldr	r3, [r3, #16]
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f006 f896 	bl	8007f70 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8001e44:	bf00      	nop
 8001e46:	3708      	adds	r7, #8
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	200002d0 	.word	0x200002d0
 8001e50:	08001d6d 	.word	0x08001d6d
 8001e54:	08001d8d 	.word	0x08001d8d

08001e58 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b085      	sub	sp, #20
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	460b      	mov	r3, r1
 8001e62:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 8001e64:	23ff      	movs	r3, #255	@ 0xff
 8001e66:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8001e68:	23ff      	movs	r3, #255	@ 0xff
 8001e6a:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8001e6c:	e013      	b.n	8001e96 <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	1c5a      	adds	r2, r3, #1
 8001e72:	607a      	str	r2, [r7, #4]
 8001e74:	781a      	ldrb	r2, [r3, #0]
 8001e76:	7bbb      	ldrb	r3, [r7, #14]
 8001e78:	4053      	eors	r3, r2
 8001e7a:	b2db      	uxtb	r3, r3
 8001e7c:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 8001e7e:	4a0f      	ldr	r2, [pc, #60]	@ (8001ebc <CRC16+0x64>)
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	4413      	add	r3, r2
 8001e84:	781a      	ldrb	r2, [r3, #0]
 8001e86:	7bfb      	ldrb	r3, [r7, #15]
 8001e88:	4053      	eors	r3, r2
 8001e8a:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 8001e8c:	4a0c      	ldr	r2, [pc, #48]	@ (8001ec0 <CRC16+0x68>)
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	4413      	add	r3, r2
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 8001e96:	883b      	ldrh	r3, [r7, #0]
 8001e98:	1e5a      	subs	r2, r3, #1
 8001e9a:	803a      	strh	r2, [r7, #0]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d1e6      	bne.n	8001e6e <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 8001ea0:	7bfb      	ldrb	r3, [r7, #15]
 8001ea2:	021b      	lsls	r3, r3, #8
 8001ea4:	b21a      	sxth	r2, r3
 8001ea6:	7bbb      	ldrb	r3, [r7, #14]
 8001ea8:	b21b      	sxth	r3, r3
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	b21b      	sxth	r3, r3
 8001eae:	b29b      	uxth	r3, r3
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	3714      	adds	r7, #20
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr
 8001ebc:	20000108 	.word	0x20000108
 8001ec0:	20000008 	.word	0x20000008

08001ec4 <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 8001eca:	4b7e      	ldr	r3, [pc, #504]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	7ddb      	ldrb	r3, [r3, #23]
 8001ed0:	3b01      	subs	r3, #1
 8001ed2:	2b03      	cmp	r3, #3
 8001ed4:	d80a      	bhi.n	8001eec <Modbus_Protocal_Worker+0x28>
 8001ed6:	a201      	add	r2, pc, #4	@ (adr r2, 8001edc <Modbus_Protocal_Worker+0x18>)
 8001ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001edc:	08001ef7 	.word	0x08001ef7
 8001ee0:	0800208b 	.word	0x0800208b
 8001ee4:	08001f83 	.word	0x08001f83
 8001ee8:	08001fc7 	.word	0x08001fc7
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 8001eec:	4b75      	ldr	r3, [pc, #468]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	75da      	strb	r2, [r3, #23]
		break;
 8001ef4:	e0e1      	b.n	80020ba <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 8001ef6:	4b73      	ldr	r3, [pc, #460]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d006      	beq.n	8001f10 <Modbus_Protocal_Worker+0x4c>
		{
			/*set state*/
			hModbus->Mstatus= Modbus_state_Emission;
 8001f02:	4b70      	ldr	r3, [pc, #448]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	2202      	movs	r2, #2
 8001f08:	75da      	strb	r2, [r3, #23]
			Modbus_Emission();
 8001f0a:	f000 f9cd 	bl	80022a8 <Modbus_Emission>
 8001f0e:	e018      	b.n	8001f42 <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->huart->RxXferSize!=hModbus->huart->RxXferCount)
 8001f10:	4b6c      	ldr	r3, [pc, #432]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	68db      	ldr	r3, [r3, #12]
 8001f16:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8001f1a:	4b6a      	ldr	r3, [pc, #424]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	68db      	ldr	r3, [r3, #12]
 8001f20:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	429a      	cmp	r2, r3
 8001f28:	d00b      	beq.n	8001f42 <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 8001f2a:	4b66      	ldr	r3, [pc, #408]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 8001f32:	4b64      	ldr	r3, [pc, #400]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	2200      	movs	r2, #0
 8001f38:	755a      	strb	r2, [r3, #21]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 8001f3a:	4b62      	ldr	r3, [pc, #392]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	2203      	movs	r2, #3
 8001f40:	75da      	strb	r2, [r3, #23]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 8001f42:	4b60      	ldr	r3, [pc, #384]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f4c:	2b20      	cmp	r3, #32
 8001f4e:	f040 80ad 	bne.w	80020ac <Modbus_Protocal_Worker+0x1e8>
		{
			hModbus->modbusUartStructure.RxTail =0;
 8001f52:	4b5c      	ldr	r3, [pc, #368]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	2200      	movs	r2, #0
 8001f58:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 8001f5c:	4b59      	ldr	r3, [pc, #356]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	68d8      	ldr	r0, [r3, #12]
		    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8001f62:	4b58      	ldr	r3, [pc, #352]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	4b57      	ldr	r3, [pc, #348]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 8001f6e:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8001f72:	4413      	add	r3, r2
 8001f74:	3302      	adds	r3, #2
 8001f76:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	f007 ff84 	bl	8009e88 <HAL_UART_Receive_DMA>
					MODBUS_UART_BUFFER_SIZE );


		}
		break;
 8001f80:	e094      	b.n	80020ac <Modbus_Protocal_Worker+0x1e8>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 8001f82:	4b50      	ldr	r3, [pc, #320]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	7d1b      	ldrb	r3, [r3, #20]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	f000 8091 	beq.w	80020b0 <Modbus_Protocal_Worker+0x1ec>
		{
			/*reset recived flag*/
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 8001f8e:	4b4d      	ldr	r3, [pc, #308]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	22fe      	movs	r2, #254	@ 0xfe
 8001f94:	759a      	strb	r2, [r3, #22]
			hModbus->modbusUartStructure.RxTail =
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 8001f96:	4b4b      	ldr	r3, [pc, #300]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	f8b3 105c 	ldrh.w	r1, [r3, #92]	@ 0x5c
 8001fa0:	4b48      	ldr	r3, [pc, #288]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	68db      	ldr	r3, [r3, #12]
 8001fa6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	b29a      	uxth	r2, r3
			hModbus->modbusUartStructure.RxTail =
 8001fb0:	4b44      	ldr	r3, [pc, #272]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 8001fb4:	1a8a      	subs	r2, r1, r2
 8001fb6:	b292      	uxth	r2, r2
			hModbus->modbusUartStructure.RxTail =
 8001fb8:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 8001fbc:	4b41      	ldr	r3, [pc, #260]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	2204      	movs	r2, #4
 8001fc2:	75da      	strb	r2, [r3, #23]
		}
		break;
 8001fc4:	e074      	b.n	80020b0 <Modbus_Protocal_Worker+0x1ec>
	case Modbus_state_ControlAndWaiting:

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 8001fc6:	4b3f      	ldr	r3, [pc, #252]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f993 3016 	ldrsb.w	r3, [r3, #22]
 8001fce:	f113 0f02 	cmn.w	r3, #2
 8001fd2:	d150      	bne.n	8002076 <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 8001fd4:	4b3b      	ldr	r3, [pc, #236]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	759a      	strb	r2, [r3, #22]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 8001fdc:	4b39      	ldr	r3, [pc, #228]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f203 2272 	addw	r2, r3, #626	@ 0x272
 8001fe4:	4b37      	ldr	r3, [pc, #220]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001fec:	3b02      	subs	r3, #2
 8001fee:	4619      	mov	r1, r3
 8001ff0:	4610      	mov	r0, r2
 8001ff2:	f7ff ff31 	bl	8001e58 <CRC16>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001ffa:	793a      	ldrb	r2, [r7, #4]
 8001ffc:	4b31      	ldr	r3, [pc, #196]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8001ffe:	6819      	ldr	r1, [r3, #0]
 8002000:	4b30      	ldr	r3, [pc, #192]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8002008:	3b02      	subs	r3, #2
 800200a:	440b      	add	r3, r1
 800200c:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
 8002010:	429a      	cmp	r2, r3
 8002012:	d10c      	bne.n	800202e <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 8002014:	797a      	ldrb	r2, [r7, #5]
 8002016:	4b2b      	ldr	r3, [pc, #172]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8002018:	6819      	ldr	r1, [r3, #0]
 800201a:	4b2a      	ldr	r3, [pc, #168]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8002022:	3b01      	subs	r3, #1
 8002024:	440b      	add	r3, r1
 8002026:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 800202a:	429a      	cmp	r2, r3
 800202c:	d004      	beq.n	8002038 <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 800202e:	4b25      	ldr	r3, [pc, #148]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	22ff      	movs	r2, #255	@ 0xff
 8002034:	759a      	strb	r2, [r3, #22]
				break;
 8002036:	e040      	b.n	80020ba <Modbus_Protocal_Worker+0x1f6>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 8002038:	4b22      	ldr	r3, [pc, #136]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f893 2272 	ldrb.w	r2, [r3, #626]	@ 0x272
 8002040:	4b20      	ldr	r3, [pc, #128]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	429a      	cmp	r2, r3
 8002048:	d113      	bne.n	8002072 <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 800204a:	4b1e      	ldr	r3, [pc, #120]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f103 0018 	add.w	r0, r3, #24
					hModbus->modbusUartStructure.MessageBufferRx+1,
 8002052:	4b1c      	ldr	r3, [pc, #112]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f203 2372 	addw	r3, r3, #626	@ 0x272
			memcpy(hModbus->Rxframe,
 800205a:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 800205c:	4b19      	ldr	r3, [pc, #100]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8002064:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 8002066:	461a      	mov	r2, r3
 8002068:	f009 fc9a 	bl	800b9a0 <memcpy>

			//execute command
			Modbus_frame_response();
 800206c:	f000 f904 	bl	8002278 <Modbus_frame_response>
 8002070:	e001      	b.n	8002076 <Modbus_Protocal_Worker+0x1b2>
				break;
 8002072:	bf00      	nop
					}
		break;


	}
}
 8002074:	e021      	b.n	80020ba <Modbus_Protocal_Worker+0x1f6>
		if(hModbus->Flag_T35TimeOut)
 8002076:	4b13      	ldr	r3, [pc, #76]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	7d5b      	ldrb	r3, [r3, #21]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d019      	beq.n	80020b4 <Modbus_Protocal_Worker+0x1f0>
			hModbus->Mstatus = Modbus_state_Idle;
 8002080:	4b10      	ldr	r3, [pc, #64]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	2201      	movs	r2, #1
 8002086:	75da      	strb	r2, [r3, #23]
		break;
 8002088:	e014      	b.n	80020b4 <Modbus_Protocal_Worker+0x1f0>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 800208a:	4b0e      	ldr	r3, [pc, #56]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002094:	2b20      	cmp	r3, #32
 8002096:	d10f      	bne.n	80020b8 <Modbus_Protocal_Worker+0x1f4>
			hModbus->TxCount=0;
 8002098:	4b0a      	ldr	r3, [pc, #40]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	2200      	movs	r2, #0
 800209e:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
			hModbus->Mstatus = Modbus_state_Idle;
 80020a2:	4b08      	ldr	r3, [pc, #32]	@ (80020c4 <Modbus_Protocal_Worker+0x200>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	2201      	movs	r2, #1
 80020a8:	75da      	strb	r2, [r3, #23]
		break;
 80020aa:	e005      	b.n	80020b8 <Modbus_Protocal_Worker+0x1f4>
		break;
 80020ac:	bf00      	nop
 80020ae:	e004      	b.n	80020ba <Modbus_Protocal_Worker+0x1f6>
		break;
 80020b0:	bf00      	nop
 80020b2:	e002      	b.n	80020ba <Modbus_Protocal_Worker+0x1f6>
		break;
 80020b4:	bf00      	nop
 80020b6:	e000      	b.n	80020ba <Modbus_Protocal_Worker+0x1f6>
		break;
 80020b8:	bf00      	nop
}
 80020ba:	bf00      	nop
 80020bc:	3708      	adds	r7, #8
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	200002d0 	.word	0x200002d0

080020c8 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 80020ce:	4b1d      	ldr	r3, [pc, #116]	@ (8002144 <modbusWrite1Register+0x7c>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	7e5b      	ldrb	r3, [r3, #25]
 80020d4:	021b      	lsls	r3, r3, #8
 80020d6:	b29b      	uxth	r3, r3
 80020d8:	4a1a      	ldr	r2, [pc, #104]	@ (8002144 <modbusWrite1Register+0x7c>)
 80020da:	6812      	ldr	r2, [r2, #0]
 80020dc:	7e92      	ldrb	r2, [r2, #26]
 80020de:	4413      	add	r3, r2
 80020e0:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 80020e2:	88fa      	ldrh	r2, [r7, #6]
 80020e4:	4b17      	ldr	r3, [pc, #92]	@ (8002144 <modbusWrite1Register+0x7c>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d903      	bls.n	80020f6 <modbusWrite1Register+0x2e>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 80020ee:	2002      	movs	r0, #2
 80020f0:	f000 f8a0 	bl	8002234 <ModbusErrorReply>
			 return;
 80020f4:	e023      	b.n	800213e <modbusWrite1Register+0x76>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 80020f6:	4b13      	ldr	r3, [pc, #76]	@ (8002144 <modbusWrite1Register+0x7c>)
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	4b12      	ldr	r3, [pc, #72]	@ (8002144 <modbusWrite1Register+0x7c>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	6859      	ldr	r1, [r3, #4]
 8002100:	88fb      	ldrh	r3, [r7, #6]
 8002102:	005b      	lsls	r3, r3, #1
 8002104:	440b      	add	r3, r1
 8002106:	7ed2      	ldrb	r2, [r2, #27]
 8002108:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 800210a:	4b0e      	ldr	r3, [pc, #56]	@ (8002144 <modbusWrite1Register+0x7c>)
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	4b0d      	ldr	r3, [pc, #52]	@ (8002144 <modbusWrite1Register+0x7c>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	6859      	ldr	r1, [r3, #4]
 8002114:	88fb      	ldrh	r3, [r7, #6]
 8002116:	005b      	lsls	r3, r3, #1
 8002118:	440b      	add	r3, r1
 800211a:	7f12      	ldrb	r2, [r2, #28]
 800211c:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 800211e:	4b09      	ldr	r3, [pc, #36]	@ (8002144 <modbusWrite1Register+0x7c>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f503 70a2 	add.w	r0, r3, #324	@ 0x144
			hModbus->Rxframe,
 8002126:	4b07      	ldr	r3, [pc, #28]	@ (8002144 <modbusWrite1Register+0x7c>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	3318      	adds	r3, #24
	memcpy(hModbus->Txframe,
 800212c:	2208      	movs	r2, #8
 800212e:	4619      	mov	r1, r3
 8002130:	f009 fc36 	bl	800b9a0 <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 8002134:	4b03      	ldr	r3, [pc, #12]	@ (8002144 <modbusWrite1Register+0x7c>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2205      	movs	r2, #5
 800213a:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270



}
 800213e:	3708      	adds	r7, #8
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	200002d0 	.word	0x200002d0

08002148 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 8002148:	b590      	push	{r4, r7, lr}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 800214e:	4b38      	ldr	r3, [pc, #224]	@ (8002230 <modbusRead1Register+0xe8>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	7edb      	ldrb	r3, [r3, #27]
 8002154:	021b      	lsls	r3, r3, #8
 8002156:	b29b      	uxth	r3, r3
 8002158:	4a35      	ldr	r2, [pc, #212]	@ (8002230 <modbusRead1Register+0xe8>)
 800215a:	6812      	ldr	r2, [r2, #0]
 800215c:	7f12      	ldrb	r2, [r2, #28]
 800215e:	4413      	add	r3, r2
 8002160:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 8002162:	4b33      	ldr	r3, [pc, #204]	@ (8002230 <modbusRead1Register+0xe8>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	7e5b      	ldrb	r3, [r3, #25]
 8002168:	021b      	lsls	r3, r3, #8
 800216a:	b29b      	uxth	r3, r3
 800216c:	4a30      	ldr	r2, [pc, #192]	@ (8002230 <modbusRead1Register+0xe8>)
 800216e:	6812      	ldr	r2, [r2, #0]
 8002170:	7e92      	ldrb	r2, [r2, #26]
 8002172:	4413      	add	r3, r2
 8002174:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 8002176:	88fb      	ldrh	r3, [r7, #6]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d002      	beq.n	8002182 <modbusRead1Register+0x3a>
 800217c:	88fb      	ldrh	r3, [r7, #6]
 800217e:	2b7d      	cmp	r3, #125	@ 0x7d
 8002180:	d903      	bls.n	800218a <modbusRead1Register+0x42>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 8002182:	2003      	movs	r0, #3
 8002184:	f000 f856 	bl	8002234 <ModbusErrorReply>
		 return;
 8002188:	e04e      	b.n	8002228 <modbusRead1Register+0xe0>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 800218a:	88ba      	ldrh	r2, [r7, #4]
 800218c:	4b28      	ldr	r3, [pc, #160]	@ (8002230 <modbusRead1Register+0xe8>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	429a      	cmp	r2, r3
 8002194:	d808      	bhi.n	80021a8 <modbusRead1Register+0x60>
 8002196:	88ba      	ldrh	r2, [r7, #4]
 8002198:	88fb      	ldrh	r3, [r7, #6]
 800219a:	4413      	add	r3, r2
 800219c:	461a      	mov	r2, r3
 800219e:	4b24      	ldr	r3, [pc, #144]	@ (8002230 <modbusRead1Register+0xe8>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d903      	bls.n	80021b0 <modbusRead1Register+0x68>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 80021a8:	2002      	movs	r0, #2
 80021aa:	f000 f843 	bl	8002234 <ModbusErrorReply>
		 return;
 80021ae:	e03b      	b.n	8002228 <modbusRead1Register+0xe0>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 80021b0:	4b1f      	ldr	r3, [pc, #124]	@ (8002230 <modbusRead1Register+0xe8>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2203      	movs	r2, #3
 80021b6:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 80021ba:	88fb      	ldrh	r3, [r7, #6]
 80021bc:	b2da      	uxtb	r2, r3
 80021be:	4b1c      	ldr	r3, [pc, #112]	@ (8002230 <modbusRead1Register+0xe8>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	0052      	lsls	r2, r2, #1
 80021c4:	b2d2      	uxtb	r2, r2
 80021c6:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 80021ca:	2400      	movs	r4, #0
 80021cc:	e020      	b.n	8002210 <modbusRead1Register+0xc8>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 80021ce:	4b18      	ldr	r3, [pc, #96]	@ (8002230 <modbusRead1Register+0xe8>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	685a      	ldr	r2, [r3, #4]
 80021d4:	88bb      	ldrh	r3, [r7, #4]
 80021d6:	4423      	add	r3, r4
 80021d8:	005b      	lsls	r3, r3, #1
 80021da:	18d1      	adds	r1, r2, r3
 80021dc:	4b14      	ldr	r3, [pc, #80]	@ (8002230 <modbusRead1Register+0xe8>)
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	1c63      	adds	r3, r4, #1
 80021e2:	005b      	lsls	r3, r3, #1
 80021e4:	7849      	ldrb	r1, [r1, #1]
 80021e6:	4413      	add	r3, r2
 80021e8:	460a      	mov	r2, r1
 80021ea:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 80021ee:	4b10      	ldr	r3, [pc, #64]	@ (8002230 <modbusRead1Register+0xe8>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	685a      	ldr	r2, [r3, #4]
 80021f4:	88bb      	ldrh	r3, [r7, #4]
 80021f6:	4423      	add	r3, r4
 80021f8:	005b      	lsls	r3, r3, #1
 80021fa:	18d1      	adds	r1, r2, r3
 80021fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002230 <modbusRead1Register+0xe8>)
 80021fe:	681a      	ldr	r2, [r3, #0]
 8002200:	0063      	lsls	r3, r4, #1
 8002202:	3303      	adds	r3, #3
 8002204:	7809      	ldrb	r1, [r1, #0]
 8002206:	4413      	add	r3, r2
 8002208:	460a      	mov	r2, r1
 800220a:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	for(i=0; i<numberOfDataToRead;i++)
 800220e:	3401      	adds	r4, #1
 8002210:	88fb      	ldrh	r3, [r7, #6]
 8002212:	429c      	cmp	r4, r3
 8002214:	dbdb      	blt.n	80021ce <modbusRead1Register+0x86>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 8002216:	88fb      	ldrh	r3, [r7, #6]
 8002218:	3301      	adds	r3, #1
 800221a:	b2da      	uxtb	r2, r3
 800221c:	4b04      	ldr	r3, [pc, #16]	@ (8002230 <modbusRead1Register+0xe8>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	0052      	lsls	r2, r2, #1
 8002222:	b2d2      	uxtb	r2, r2
 8002224:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270

}
 8002228:	370c      	adds	r7, #12
 800222a:	46bd      	mov	sp, r7
 800222c:	bd90      	pop	{r4, r7, pc}
 800222e:	bf00      	nop
 8002230:	200002d0 	.word	0x200002d0

08002234 <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	4603      	mov	r3, r0
 800223c:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 800223e:	4b0d      	ldr	r3, [pc, #52]	@ (8002274 <ModbusErrorReply+0x40>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	7e1a      	ldrb	r2, [r3, #24]
 8002244:	4b0b      	ldr	r3, [pc, #44]	@ (8002274 <ModbusErrorReply+0x40>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800224c:	b2d2      	uxtb	r2, r2
 800224e:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = Errorcode;
 8002252:	4b08      	ldr	r3, [pc, #32]	@ (8002274 <ModbusErrorReply+0x40>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	79fa      	ldrb	r2, [r7, #7]
 8002258:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	hModbus->TxCount = 2;
 800225c:	4b05      	ldr	r3, [pc, #20]	@ (8002274 <ModbusErrorReply+0x40>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	2202      	movs	r2, #2
 8002262:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
}
 8002266:	bf00      	nop
 8002268:	370c      	adds	r7, #12
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	200002d0 	.word	0x200002d0

08002278 <Modbus_frame_response>:

void Modbus_frame_response()
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 800227c:	4b09      	ldr	r3, [pc, #36]	@ (80022a4 <Modbus_frame_response+0x2c>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	7e1b      	ldrb	r3, [r3, #24]
 8002282:	2b03      	cmp	r3, #3
 8002284:	d004      	beq.n	8002290 <Modbus_frame_response+0x18>
 8002286:	2b06      	cmp	r3, #6
 8002288:	d105      	bne.n	8002296 <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 800228a:	f7ff ff1d 	bl	80020c8 <modbusWrite1Register>
		break;
 800228e:	e006      	b.n	800229e <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 8002290:	f7ff ff5a 	bl	8002148 <modbusRead1Register>
		break;
 8002294:	e003      	b.n	800229e <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 8002296:	2001      	movs	r0, #1
 8002298:	f7ff ffcc 	bl	8002234 <ModbusErrorReply>
		break;
 800229c:	bf00      	nop

	}
}
 800229e:	bf00      	nop
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	200002d0 	.word	0x200002d0

080022a8 <Modbus_Emission>:

void Modbus_Emission()
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 80022ae:	4b38      	ldr	r3, [pc, #224]	@ (8002390 <Modbus_Emission+0xe8>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022b8:	2b20      	cmp	r3, #32
 80022ba:	d15d      	bne.n	8002378 <Modbus_Emission+0xd0>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 80022bc:	4b34      	ldr	r3, [pc, #208]	@ (8002390 <Modbus_Emission+0xe8>)
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	4b33      	ldr	r3, [pc, #204]	@ (8002390 <Modbus_Emission+0xe8>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	7812      	ldrb	r2, [r2, #0]
 80022c6:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 80022ca:	4b31      	ldr	r3, [pc, #196]	@ (8002390 <Modbus_Emission+0xe8>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f503 7369 	add.w	r3, r3, #932	@ 0x3a4
		memcpy
 80022d2:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 80022d4:	4b2e      	ldr	r3, [pc, #184]	@ (8002390 <Modbus_Emission+0xe8>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f503 71a2 	add.w	r1, r3, #324	@ 0x144
				hModbus->TxCount
 80022dc:	4b2c      	ldr	r3, [pc, #176]	@ (8002390 <Modbus_Emission+0xe8>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
		memcpy
 80022e4:	461a      	mov	r2, r3
 80022e6:	f009 fb5b 	bl	800b9a0 <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 80022ea:	4b29      	ldr	r3, [pc, #164]	@ (8002390 <Modbus_Emission+0xe8>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 80022f2:	461a      	mov	r2, r3
 80022f4:	4b26      	ldr	r3, [pc, #152]	@ (8002390 <Modbus_Emission+0xe8>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	3203      	adds	r2, #3
 80022fa:	b292      	uxth	r2, r2
 80022fc:	f8a3 24d4 	strh.w	r2, [r3, #1236]	@ 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8002300:	4b23      	ldr	r3, [pc, #140]	@ (8002390 <Modbus_Emission+0xe8>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f503 7269 	add.w	r2, r3, #932	@ 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 8002308:	4b21      	ldr	r3, [pc, #132]	@ (8002390 <Modbus_Emission+0xe8>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8002310:	3b02      	subs	r3, #2
 8002312:	4619      	mov	r1, r3
 8002314:	4610      	mov	r0, r2
 8002316:	f7ff fd9f 	bl	8001e58 <CRC16>
 800231a:	4603      	mov	r3, r0
 800231c:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 800231e:	4b1c      	ldr	r3, [pc, #112]	@ (8002390 <Modbus_Emission+0xe8>)
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	4b1b      	ldr	r3, [pc, #108]	@ (8002390 <Modbus_Emission+0xe8>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 800232a:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 800232c:	7939      	ldrb	r1, [r7, #4]
 800232e:	4413      	add	r3, r2
 8002330:	460a      	mov	r2, r1
 8002332:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 8002336:	4b16      	ldr	r3, [pc, #88]	@ (8002390 <Modbus_Emission+0xe8>)
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	4b15      	ldr	r3, [pc, #84]	@ (8002390 <Modbus_Emission+0xe8>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8002342:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 8002344:	7979      	ldrb	r1, [r7, #5]
 8002346:	4413      	add	r3, r2
 8002348:	460a      	mov	r2, r1
 800234a:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 800234e:	4b10      	ldr	r3, [pc, #64]	@ (8002390 <Modbus_Emission+0xe8>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002358:	2b20      	cmp	r3, #32
 800235a:	d10d      	bne.n	8002378 <Modbus_Emission+0xd0>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 800235c:	4b0c      	ldr	r3, [pc, #48]	@ (8002390 <Modbus_Emission+0xe8>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 8002362:	4b0b      	ldr	r3, [pc, #44]	@ (8002390 <Modbus_Emission+0xe8>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f503 7169 	add.w	r1, r3, #932	@ 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 800236a:	4b09      	ldr	r3, [pc, #36]	@ (8002390 <Modbus_Emission+0xe8>)
 800236c:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 800236e:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8002372:	461a      	mov	r2, r3
 8002374:	f007 fd08 	bl	8009d88 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8002378:	4b05      	ldr	r3, [pc, #20]	@ (8002390 <Modbus_Emission+0xe8>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2200      	movs	r2, #0
 800237e:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8002380:	4b03      	ldr	r3, [pc, #12]	@ (8002390 <Modbus_Emission+0xe8>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2200      	movs	r2, #0
 8002386:	755a      	strb	r2, [r3, #21]

}
 8002388:	bf00      	nop
 800238a:	3708      	adds	r7, #8
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	200002d0 	.word	0x200002d0

08002394 <MOTOR_init>:
#include "math.h"

//-------------------------------------------Function Code-------------------------------------------------------//

void MOTOR_init(MOTOR* MT,TIM_HandleTypeDef* htimx,uint16_t timd_chx,uint16_t timp_chx)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b084      	sub	sp, #16
 8002398:	af00      	add	r7, sp, #0
 800239a:	60f8      	str	r0, [r7, #12]
 800239c:	60b9      	str	r1, [r7, #8]
 800239e:	4611      	mov	r1, r2
 80023a0:	461a      	mov	r2, r3
 80023a2:	460b      	mov	r3, r1
 80023a4:	80fb      	strh	r3, [r7, #6]
 80023a6:	4613      	mov	r3, r2
 80023a8:	80bb      	strh	r3, [r7, #4]
	MT->htimx = htimx;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	68ba      	ldr	r2, [r7, #8]
 80023ae:	601a      	str	r2, [r3, #0]
	MT->timd_chx = timd_chx;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	88fa      	ldrh	r2, [r7, #6]
 80023b4:	809a      	strh	r2, [r3, #4]
	MT->timp_chx = timp_chx;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	88ba      	ldrh	r2, [r7, #4]
 80023ba:	80da      	strh	r2, [r3, #6]
	HAL_TIM_PWM_Start_IT(htimx, timp_chx);		// PWM
 80023bc:	88bb      	ldrh	r3, [r7, #4]
 80023be:	4619      	mov	r1, r3
 80023c0:	68b8      	ldr	r0, [r7, #8]
 80023c2:	f005 fc0d 	bl	8007be0 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(htimx, timd_chx);		// Direction
 80023c6:	88fb      	ldrh	r3, [r7, #6]
 80023c8:	4619      	mov	r1, r3
 80023ca:	68b8      	ldr	r0, [r7, #8]
 80023cc:	f005 fc08 	bl	8007be0 <HAL_TIM_PWM_Start_IT>

}
 80023d0:	bf00      	nop
 80023d2:	3710      	adds	r7, #16
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <MOTOR_set_duty>:

void MOTOR_set_duty(MOTOR* MT, float percent_duty)
{
 80023d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023dc:	b089      	sub	sp, #36	@ 0x24
 80023de:	af00      	add	r7, sp, #0
 80023e0:	61f8      	str	r0, [r7, #28]
 80023e2:	ed87 0a06 	vstr	s0, [r7, #24]
    if (MT == NULL || MT->htimx == NULL) {
 80023e6:	69fb      	ldr	r3, [r7, #28]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	f000 8263 	beq.w	80028b4 <MOTOR_set_duty+0x4dc>
 80023ee:	69fb      	ldr	r3, [r7, #28]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	f000 825e 	beq.w	80028b4 <MOTOR_set_duty+0x4dc>
        return;
    }
    if(percent_duty*42.499 >= 42499) percent_duty = 42499;
 80023f8:	69b8      	ldr	r0, [r7, #24]
 80023fa:	f7fe f871 	bl	80004e0 <__aeabi_f2d>
 80023fe:	a394      	add	r3, pc, #592	@ (adr r3, 8002650 <MOTOR_set_duty+0x278>)
 8002400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002404:	f7fe f8c4 	bl	8000590 <__aeabi_dmul>
 8002408:	4602      	mov	r2, r0
 800240a:	460b      	mov	r3, r1
 800240c:	4610      	mov	r0, r2
 800240e:	4619      	mov	r1, r3
 8002410:	a395      	add	r3, pc, #596	@ (adr r3, 8002668 <MOTOR_set_duty+0x290>)
 8002412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002416:	f7fe fb41 	bl	8000a9c <__aeabi_dcmpge>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	d001      	beq.n	8002424 <MOTOR_set_duty+0x4c>
 8002420:	4b8f      	ldr	r3, [pc, #572]	@ (8002660 <MOTOR_set_duty+0x288>)
 8002422:	61bb      	str	r3, [r7, #24]
    if(percent_duty*42.499 <= -42499) percent_duty = -42499;
 8002424:	69b8      	ldr	r0, [r7, #24]
 8002426:	f7fe f85b 	bl	80004e0 <__aeabi_f2d>
 800242a:	a389      	add	r3, pc, #548	@ (adr r3, 8002650 <MOTOR_set_duty+0x278>)
 800242c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002430:	f7fe f8ae 	bl	8000590 <__aeabi_dmul>
 8002434:	4602      	mov	r2, r0
 8002436:	460b      	mov	r3, r1
 8002438:	4610      	mov	r0, r2
 800243a:	4619      	mov	r1, r3
 800243c:	a386      	add	r3, pc, #536	@ (adr r3, 8002658 <MOTOR_set_duty+0x280>)
 800243e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002442:	f7fe fb21 	bl	8000a88 <__aeabi_dcmple>
 8002446:	4603      	mov	r3, r0
 8002448:	2b00      	cmp	r3, #0
 800244a:	d001      	beq.n	8002450 <MOTOR_set_duty+0x78>
 800244c:	4b85      	ldr	r3, [pc, #532]	@ (8002664 <MOTOR_set_duty+0x28c>)
 800244e:	61bb      	str	r3, [r7, #24]

    if (percent_duty == 0) {
 8002450:	edd7 7a06 	vldr	s15, [r7, #24]
 8002454:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800245c:	d16e      	bne.n	800253c <MOTOR_set_duty+0x164>
        __HAL_TIM_SET_COMPARE(MT->htimx, MT->timd_chx, 0);
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	889b      	ldrh	r3, [r3, #4]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d105      	bne.n	8002472 <MOTOR_set_duty+0x9a>
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2200      	movs	r2, #0
 800246e:	635a      	str	r2, [r3, #52]	@ 0x34
 8002470:	e02c      	b.n	80024cc <MOTOR_set_duty+0xf4>
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	889b      	ldrh	r3, [r3, #4]
 8002476:	2b04      	cmp	r3, #4
 8002478:	d105      	bne.n	8002486 <MOTOR_set_duty+0xae>
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	2300      	movs	r3, #0
 8002482:	6393      	str	r3, [r2, #56]	@ 0x38
 8002484:	e022      	b.n	80024cc <MOTOR_set_duty+0xf4>
 8002486:	69fb      	ldr	r3, [r7, #28]
 8002488:	889b      	ldrh	r3, [r3, #4]
 800248a:	2b08      	cmp	r3, #8
 800248c:	d105      	bne.n	800249a <MOTOR_set_duty+0xc2>
 800248e:	69fb      	ldr	r3, [r7, #28]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	681a      	ldr	r2, [r3, #0]
 8002494:	2300      	movs	r3, #0
 8002496:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002498:	e018      	b.n	80024cc <MOTOR_set_duty+0xf4>
 800249a:	69fb      	ldr	r3, [r7, #28]
 800249c:	889b      	ldrh	r3, [r3, #4]
 800249e:	2b0c      	cmp	r3, #12
 80024a0:	d105      	bne.n	80024ae <MOTOR_set_duty+0xd6>
 80024a2:	69fb      	ldr	r3, [r7, #28]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	2300      	movs	r3, #0
 80024aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80024ac:	e00e      	b.n	80024cc <MOTOR_set_duty+0xf4>
 80024ae:	69fb      	ldr	r3, [r7, #28]
 80024b0:	889b      	ldrh	r3, [r3, #4]
 80024b2:	2b10      	cmp	r3, #16
 80024b4:	d105      	bne.n	80024c2 <MOTOR_set_duty+0xea>
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	2300      	movs	r3, #0
 80024be:	6493      	str	r3, [r2, #72]	@ 0x48
 80024c0:	e004      	b.n	80024cc <MOTOR_set_duty+0xf4>
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	2300      	movs	r3, #0
 80024ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
        __HAL_TIM_SET_COMPARE(MT->htimx, MT->timp_chx, 0);
 80024cc:	69fb      	ldr	r3, [r7, #28]
 80024ce:	88db      	ldrh	r3, [r3, #6]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d105      	bne.n	80024e0 <MOTOR_set_duty+0x108>
 80024d4:	69fb      	ldr	r3, [r7, #28]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	2200      	movs	r2, #0
 80024dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80024de:	e1ea      	b.n	80028b6 <MOTOR_set_duty+0x4de>
 80024e0:	69fb      	ldr	r3, [r7, #28]
 80024e2:	88db      	ldrh	r3, [r3, #6]
 80024e4:	2b04      	cmp	r3, #4
 80024e6:	d105      	bne.n	80024f4 <MOTOR_set_duty+0x11c>
 80024e8:	69fb      	ldr	r3, [r7, #28]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	2300      	movs	r3, #0
 80024f0:	6393      	str	r3, [r2, #56]	@ 0x38
 80024f2:	e1e0      	b.n	80028b6 <MOTOR_set_duty+0x4de>
 80024f4:	69fb      	ldr	r3, [r7, #28]
 80024f6:	88db      	ldrh	r3, [r3, #6]
 80024f8:	2b08      	cmp	r3, #8
 80024fa:	d105      	bne.n	8002508 <MOTOR_set_duty+0x130>
 80024fc:	69fb      	ldr	r3, [r7, #28]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	2300      	movs	r3, #0
 8002504:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002506:	e1d6      	b.n	80028b6 <MOTOR_set_duty+0x4de>
 8002508:	69fb      	ldr	r3, [r7, #28]
 800250a:	88db      	ldrh	r3, [r3, #6]
 800250c:	2b0c      	cmp	r3, #12
 800250e:	d105      	bne.n	800251c <MOTOR_set_duty+0x144>
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	2300      	movs	r3, #0
 8002518:	6413      	str	r3, [r2, #64]	@ 0x40
 800251a:	e1cc      	b.n	80028b6 <MOTOR_set_duty+0x4de>
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	88db      	ldrh	r3, [r3, #6]
 8002520:	2b10      	cmp	r3, #16
 8002522:	d105      	bne.n	8002530 <MOTOR_set_duty+0x158>
 8002524:	69fb      	ldr	r3, [r7, #28]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	2300      	movs	r3, #0
 800252c:	6493      	str	r3, [r2, #72]	@ 0x48
 800252e:	e1c2      	b.n	80028b6 <MOTOR_set_duty+0x4de>
 8002530:	69fb      	ldr	r3, [r7, #28]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	2300      	movs	r3, #0
 8002538:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800253a:	e1bc      	b.n	80028b6 <MOTOR_set_duty+0x4de>
    } else if (percent_duty > 0) {
 800253c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002540:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002544:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002548:	f340 80d6 	ble.w	80026f8 <MOTOR_set_duty+0x320>
        __HAL_TIM_SET_COMPARE(MT->htimx, MT->timd_chx, 0);
 800254c:	69fb      	ldr	r3, [r7, #28]
 800254e:	889b      	ldrh	r3, [r3, #4]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d105      	bne.n	8002560 <MOTOR_set_duty+0x188>
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	2200      	movs	r2, #0
 800255c:	635a      	str	r2, [r3, #52]	@ 0x34
 800255e:	e02c      	b.n	80025ba <MOTOR_set_duty+0x1e2>
 8002560:	69fb      	ldr	r3, [r7, #28]
 8002562:	889b      	ldrh	r3, [r3, #4]
 8002564:	2b04      	cmp	r3, #4
 8002566:	d105      	bne.n	8002574 <MOTOR_set_duty+0x19c>
 8002568:	69fb      	ldr	r3, [r7, #28]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	2300      	movs	r3, #0
 8002570:	6393      	str	r3, [r2, #56]	@ 0x38
 8002572:	e022      	b.n	80025ba <MOTOR_set_duty+0x1e2>
 8002574:	69fb      	ldr	r3, [r7, #28]
 8002576:	889b      	ldrh	r3, [r3, #4]
 8002578:	2b08      	cmp	r3, #8
 800257a:	d105      	bne.n	8002588 <MOTOR_set_duty+0x1b0>
 800257c:	69fb      	ldr	r3, [r7, #28]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	2300      	movs	r3, #0
 8002584:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002586:	e018      	b.n	80025ba <MOTOR_set_duty+0x1e2>
 8002588:	69fb      	ldr	r3, [r7, #28]
 800258a:	889b      	ldrh	r3, [r3, #4]
 800258c:	2b0c      	cmp	r3, #12
 800258e:	d105      	bne.n	800259c <MOTOR_set_duty+0x1c4>
 8002590:	69fb      	ldr	r3, [r7, #28]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	2300      	movs	r3, #0
 8002598:	6413      	str	r3, [r2, #64]	@ 0x40
 800259a:	e00e      	b.n	80025ba <MOTOR_set_duty+0x1e2>
 800259c:	69fb      	ldr	r3, [r7, #28]
 800259e:	889b      	ldrh	r3, [r3, #4]
 80025a0:	2b10      	cmp	r3, #16
 80025a2:	d105      	bne.n	80025b0 <MOTOR_set_duty+0x1d8>
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	2300      	movs	r3, #0
 80025ac:	6493      	str	r3, [r2, #72]	@ 0x48
 80025ae:	e004      	b.n	80025ba <MOTOR_set_duty+0x1e2>
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	2300      	movs	r3, #0
 80025b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
        __HAL_TIM_SET_COMPARE(MT->htimx, MT->timp_chx, (uint32_t)(percent_duty*42.499));
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	88db      	ldrh	r3, [r3, #6]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d113      	bne.n	80025ea <MOTOR_set_duty+0x212>
 80025c2:	69b8      	ldr	r0, [r7, #24]
 80025c4:	f7fd ff8c 	bl	80004e0 <__aeabi_f2d>
 80025c8:	a321      	add	r3, pc, #132	@ (adr r3, 8002650 <MOTOR_set_duty+0x278>)
 80025ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ce:	f7fd ffdf 	bl	8000590 <__aeabi_dmul>
 80025d2:	4602      	mov	r2, r0
 80025d4:	460b      	mov	r3, r1
 80025d6:	4610      	mov	r0, r2
 80025d8:	4619      	mov	r1, r3
 80025da:	69fb      	ldr	r3, [r7, #28]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	681c      	ldr	r4, [r3, #0]
 80025e0:	f7fe fa86 	bl	8000af0 <__aeabi_d2uiz>
 80025e4:	4603      	mov	r3, r0
 80025e6:	6363      	str	r3, [r4, #52]	@ 0x34
 80025e8:	e165      	b.n	80028b6 <MOTOR_set_duty+0x4de>
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	88db      	ldrh	r3, [r3, #6]
 80025ee:	2b04      	cmp	r3, #4
 80025f0:	d113      	bne.n	800261a <MOTOR_set_duty+0x242>
 80025f2:	69b8      	ldr	r0, [r7, #24]
 80025f4:	f7fd ff74 	bl	80004e0 <__aeabi_f2d>
 80025f8:	a315      	add	r3, pc, #84	@ (adr r3, 8002650 <MOTOR_set_duty+0x278>)
 80025fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025fe:	f7fd ffc7 	bl	8000590 <__aeabi_dmul>
 8002602:	4602      	mov	r2, r0
 8002604:	460b      	mov	r3, r1
 8002606:	4610      	mov	r0, r2
 8002608:	4619      	mov	r1, r3
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	681c      	ldr	r4, [r3, #0]
 8002610:	f7fe fa6e 	bl	8000af0 <__aeabi_d2uiz>
 8002614:	4603      	mov	r3, r0
 8002616:	63a3      	str	r3, [r4, #56]	@ 0x38
 8002618:	e14d      	b.n	80028b6 <MOTOR_set_duty+0x4de>
 800261a:	69fb      	ldr	r3, [r7, #28]
 800261c:	88db      	ldrh	r3, [r3, #6]
 800261e:	2b08      	cmp	r3, #8
 8002620:	d126      	bne.n	8002670 <MOTOR_set_duty+0x298>
 8002622:	69b8      	ldr	r0, [r7, #24]
 8002624:	f7fd ff5c 	bl	80004e0 <__aeabi_f2d>
 8002628:	a309      	add	r3, pc, #36	@ (adr r3, 8002650 <MOTOR_set_duty+0x278>)
 800262a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800262e:	f7fd ffaf 	bl	8000590 <__aeabi_dmul>
 8002632:	4602      	mov	r2, r0
 8002634:	460b      	mov	r3, r1
 8002636:	4610      	mov	r0, r2
 8002638:	4619      	mov	r1, r3
 800263a:	69fb      	ldr	r3, [r7, #28]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	681c      	ldr	r4, [r3, #0]
 8002640:	f7fe fa56 	bl	8000af0 <__aeabi_d2uiz>
 8002644:	4603      	mov	r3, r0
 8002646:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8002648:	e135      	b.n	80028b6 <MOTOR_set_duty+0x4de>
 800264a:	bf00      	nop
 800264c:	f3af 8000 	nop.w
 8002650:	3b645a1d 	.word	0x3b645a1d
 8002654:	40453fdf 	.word	0x40453fdf
 8002658:	00000000 	.word	0x00000000
 800265c:	c0e4c060 	.word	0xc0e4c060
 8002660:	47260300 	.word	0x47260300
 8002664:	c7260300 	.word	0xc7260300
 8002668:	00000000 	.word	0x00000000
 800266c:	40e4c060 	.word	0x40e4c060
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	88db      	ldrh	r3, [r3, #6]
 8002674:	2b0c      	cmp	r3, #12
 8002676:	d113      	bne.n	80026a0 <MOTOR_set_duty+0x2c8>
 8002678:	69b8      	ldr	r0, [r7, #24]
 800267a:	f7fd ff31 	bl	80004e0 <__aeabi_f2d>
 800267e:	a390      	add	r3, pc, #576	@ (adr r3, 80028c0 <MOTOR_set_duty+0x4e8>)
 8002680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002684:	f7fd ff84 	bl	8000590 <__aeabi_dmul>
 8002688:	4602      	mov	r2, r0
 800268a:	460b      	mov	r3, r1
 800268c:	4610      	mov	r0, r2
 800268e:	4619      	mov	r1, r3
 8002690:	69fb      	ldr	r3, [r7, #28]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681c      	ldr	r4, [r3, #0]
 8002696:	f7fe fa2b 	bl	8000af0 <__aeabi_d2uiz>
 800269a:	4603      	mov	r3, r0
 800269c:	6423      	str	r3, [r4, #64]	@ 0x40
 800269e:	e10a      	b.n	80028b6 <MOTOR_set_duty+0x4de>
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	88db      	ldrh	r3, [r3, #6]
 80026a4:	2b10      	cmp	r3, #16
 80026a6:	d113      	bne.n	80026d0 <MOTOR_set_duty+0x2f8>
 80026a8:	69b8      	ldr	r0, [r7, #24]
 80026aa:	f7fd ff19 	bl	80004e0 <__aeabi_f2d>
 80026ae:	a384      	add	r3, pc, #528	@ (adr r3, 80028c0 <MOTOR_set_duty+0x4e8>)
 80026b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026b4:	f7fd ff6c 	bl	8000590 <__aeabi_dmul>
 80026b8:	4602      	mov	r2, r0
 80026ba:	460b      	mov	r3, r1
 80026bc:	4610      	mov	r0, r2
 80026be:	4619      	mov	r1, r3
 80026c0:	69fb      	ldr	r3, [r7, #28]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681c      	ldr	r4, [r3, #0]
 80026c6:	f7fe fa13 	bl	8000af0 <__aeabi_d2uiz>
 80026ca:	4603      	mov	r3, r0
 80026cc:	64a3      	str	r3, [r4, #72]	@ 0x48
 80026ce:	e0f2      	b.n	80028b6 <MOTOR_set_duty+0x4de>
 80026d0:	69b8      	ldr	r0, [r7, #24]
 80026d2:	f7fd ff05 	bl	80004e0 <__aeabi_f2d>
 80026d6:	a37a      	add	r3, pc, #488	@ (adr r3, 80028c0 <MOTOR_set_duty+0x4e8>)
 80026d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026dc:	f7fd ff58 	bl	8000590 <__aeabi_dmul>
 80026e0:	4602      	mov	r2, r0
 80026e2:	460b      	mov	r3, r1
 80026e4:	4610      	mov	r0, r2
 80026e6:	4619      	mov	r1, r3
 80026e8:	69fb      	ldr	r3, [r7, #28]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681c      	ldr	r4, [r3, #0]
 80026ee:	f7fe f9ff 	bl	8000af0 <__aeabi_d2uiz>
 80026f2:	4603      	mov	r3, r0
 80026f4:	64e3      	str	r3, [r4, #76]	@ 0x4c
 80026f6:	e0de      	b.n	80028b6 <MOTOR_set_duty+0x4de>
    } else {
        __HAL_TIM_SET_COMPARE(MT->htimx, MT->timd_chx, 42499);
 80026f8:	69fb      	ldr	r3, [r7, #28]
 80026fa:	889b      	ldrh	r3, [r3, #4]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d106      	bne.n	800270e <MOTOR_set_duty+0x336>
 8002700:	69fb      	ldr	r3, [r7, #28]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f24a 6203 	movw	r2, #42499	@ 0xa603
 800270a:	635a      	str	r2, [r3, #52]	@ 0x34
 800270c:	e031      	b.n	8002772 <MOTOR_set_duty+0x39a>
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	889b      	ldrh	r3, [r3, #4]
 8002712:	2b04      	cmp	r3, #4
 8002714:	d106      	bne.n	8002724 <MOTOR_set_duty+0x34c>
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	f24a 6303 	movw	r3, #42499	@ 0xa603
 8002720:	6393      	str	r3, [r2, #56]	@ 0x38
 8002722:	e026      	b.n	8002772 <MOTOR_set_duty+0x39a>
 8002724:	69fb      	ldr	r3, [r7, #28]
 8002726:	889b      	ldrh	r3, [r3, #4]
 8002728:	2b08      	cmp	r3, #8
 800272a:	d106      	bne.n	800273a <MOTOR_set_duty+0x362>
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	f24a 6303 	movw	r3, #42499	@ 0xa603
 8002736:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002738:	e01b      	b.n	8002772 <MOTOR_set_duty+0x39a>
 800273a:	69fb      	ldr	r3, [r7, #28]
 800273c:	889b      	ldrh	r3, [r3, #4]
 800273e:	2b0c      	cmp	r3, #12
 8002740:	d106      	bne.n	8002750 <MOTOR_set_duty+0x378>
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	f24a 6303 	movw	r3, #42499	@ 0xa603
 800274c:	6413      	str	r3, [r2, #64]	@ 0x40
 800274e:	e010      	b.n	8002772 <MOTOR_set_duty+0x39a>
 8002750:	69fb      	ldr	r3, [r7, #28]
 8002752:	889b      	ldrh	r3, [r3, #4]
 8002754:	2b10      	cmp	r3, #16
 8002756:	d106      	bne.n	8002766 <MOTOR_set_duty+0x38e>
 8002758:	69fb      	ldr	r3, [r7, #28]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	f24a 6303 	movw	r3, #42499	@ 0xa603
 8002762:	6493      	str	r3, [r2, #72]	@ 0x48
 8002764:	e005      	b.n	8002772 <MOTOR_set_duty+0x39a>
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	f24a 6303 	movw	r3, #42499	@ 0xa603
 8002770:	64d3      	str	r3, [r2, #76]	@ 0x4c
        __HAL_TIM_SET_COMPARE(MT->htimx, MT->timp_chx, (uint32_t)fabs((percent_duty*42.499)));
 8002772:	69fb      	ldr	r3, [r7, #28]
 8002774:	88db      	ldrh	r3, [r3, #6]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d117      	bne.n	80027aa <MOTOR_set_duty+0x3d2>
 800277a:	69b8      	ldr	r0, [r7, #24]
 800277c:	f7fd feb0 	bl	80004e0 <__aeabi_f2d>
 8002780:	a34f      	add	r3, pc, #316	@ (adr r3, 80028c0 <MOTOR_set_duty+0x4e8>)
 8002782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002786:	f7fd ff03 	bl	8000590 <__aeabi_dmul>
 800278a:	4602      	mov	r2, r0
 800278c:	460b      	mov	r3, r1
 800278e:	613a      	str	r2, [r7, #16]
 8002790:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002794:	617b      	str	r3, [r7, #20]
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	681c      	ldr	r4, [r3, #0]
 800279c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80027a0:	f7fe f9a6 	bl	8000af0 <__aeabi_d2uiz>
 80027a4:	4603      	mov	r3, r0
 80027a6:	6363      	str	r3, [r4, #52]	@ 0x34
 80027a8:	e085      	b.n	80028b6 <MOTOR_set_duty+0x4de>
 80027aa:	69fb      	ldr	r3, [r7, #28]
 80027ac:	88db      	ldrh	r3, [r3, #6]
 80027ae:	2b04      	cmp	r3, #4
 80027b0:	d117      	bne.n	80027e2 <MOTOR_set_duty+0x40a>
 80027b2:	69b8      	ldr	r0, [r7, #24]
 80027b4:	f7fd fe94 	bl	80004e0 <__aeabi_f2d>
 80027b8:	a341      	add	r3, pc, #260	@ (adr r3, 80028c0 <MOTOR_set_duty+0x4e8>)
 80027ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027be:	f7fd fee7 	bl	8000590 <__aeabi_dmul>
 80027c2:	4602      	mov	r2, r0
 80027c4:	460b      	mov	r3, r1
 80027c6:	60ba      	str	r2, [r7, #8]
 80027c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80027cc:	60fb      	str	r3, [r7, #12]
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681c      	ldr	r4, [r3, #0]
 80027d4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80027d8:	f7fe f98a 	bl	8000af0 <__aeabi_d2uiz>
 80027dc:	4603      	mov	r3, r0
 80027de:	63a3      	str	r3, [r4, #56]	@ 0x38
 80027e0:	e069      	b.n	80028b6 <MOTOR_set_duty+0x4de>
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	88db      	ldrh	r3, [r3, #6]
 80027e6:	2b08      	cmp	r3, #8
 80027e8:	d117      	bne.n	800281a <MOTOR_set_duty+0x442>
 80027ea:	69b8      	ldr	r0, [r7, #24]
 80027ec:	f7fd fe78 	bl	80004e0 <__aeabi_f2d>
 80027f0:	a333      	add	r3, pc, #204	@ (adr r3, 80028c0 <MOTOR_set_duty+0x4e8>)
 80027f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027f6:	f7fd fecb 	bl	8000590 <__aeabi_dmul>
 80027fa:	4602      	mov	r2, r0
 80027fc:	460b      	mov	r3, r1
 80027fe:	603a      	str	r2, [r7, #0]
 8002800:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002804:	607b      	str	r3, [r7, #4]
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	681c      	ldr	r4, [r3, #0]
 800280c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002810:	f7fe f96e 	bl	8000af0 <__aeabi_d2uiz>
 8002814:	4603      	mov	r3, r0
 8002816:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8002818:	e04d      	b.n	80028b6 <MOTOR_set_duty+0x4de>
 800281a:	69fb      	ldr	r3, [r7, #28]
 800281c:	88db      	ldrh	r3, [r3, #6]
 800281e:	2b0c      	cmp	r3, #12
 8002820:	d116      	bne.n	8002850 <MOTOR_set_duty+0x478>
 8002822:	69b8      	ldr	r0, [r7, #24]
 8002824:	f7fd fe5c 	bl	80004e0 <__aeabi_f2d>
 8002828:	a325      	add	r3, pc, #148	@ (adr r3, 80028c0 <MOTOR_set_duty+0x4e8>)
 800282a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800282e:	f7fd feaf 	bl	8000590 <__aeabi_dmul>
 8002832:	4602      	mov	r2, r0
 8002834:	460b      	mov	r3, r1
 8002836:	4615      	mov	r5, r2
 8002838:	f023 4600 	bic.w	r6, r3, #2147483648	@ 0x80000000
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681c      	ldr	r4, [r3, #0]
 8002842:	4628      	mov	r0, r5
 8002844:	4631      	mov	r1, r6
 8002846:	f7fe f953 	bl	8000af0 <__aeabi_d2uiz>
 800284a:	4603      	mov	r3, r0
 800284c:	6423      	str	r3, [r4, #64]	@ 0x40
 800284e:	e032      	b.n	80028b6 <MOTOR_set_duty+0x4de>
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	88db      	ldrh	r3, [r3, #6]
 8002854:	2b10      	cmp	r3, #16
 8002856:	d116      	bne.n	8002886 <MOTOR_set_duty+0x4ae>
 8002858:	69b8      	ldr	r0, [r7, #24]
 800285a:	f7fd fe41 	bl	80004e0 <__aeabi_f2d>
 800285e:	a318      	add	r3, pc, #96	@ (adr r3, 80028c0 <MOTOR_set_duty+0x4e8>)
 8002860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002864:	f7fd fe94 	bl	8000590 <__aeabi_dmul>
 8002868:	4602      	mov	r2, r0
 800286a:	460b      	mov	r3, r1
 800286c:	4692      	mov	sl, r2
 800286e:	f023 4b00 	bic.w	fp, r3, #2147483648	@ 0x80000000
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	681c      	ldr	r4, [r3, #0]
 8002878:	4650      	mov	r0, sl
 800287a:	4659      	mov	r1, fp
 800287c:	f7fe f938 	bl	8000af0 <__aeabi_d2uiz>
 8002880:	4603      	mov	r3, r0
 8002882:	64a3      	str	r3, [r4, #72]	@ 0x48
 8002884:	e017      	b.n	80028b6 <MOTOR_set_duty+0x4de>
 8002886:	69b8      	ldr	r0, [r7, #24]
 8002888:	f7fd fe2a 	bl	80004e0 <__aeabi_f2d>
 800288c:	a30c      	add	r3, pc, #48	@ (adr r3, 80028c0 <MOTOR_set_duty+0x4e8>)
 800288e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002892:	f7fd fe7d 	bl	8000590 <__aeabi_dmul>
 8002896:	4602      	mov	r2, r0
 8002898:	460b      	mov	r3, r1
 800289a:	4690      	mov	r8, r2
 800289c:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 80028a0:	69fb      	ldr	r3, [r7, #28]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681c      	ldr	r4, [r3, #0]
 80028a6:	4640      	mov	r0, r8
 80028a8:	4649      	mov	r1, r9
 80028aa:	f7fe f921 	bl	8000af0 <__aeabi_d2uiz>
 80028ae:	4603      	mov	r3, r0
 80028b0:	64e3      	str	r3, [r4, #76]	@ 0x4c
 80028b2:	e000      	b.n	80028b6 <MOTOR_set_duty+0x4de>
        return;
 80028b4:	bf00      	nop
    }
}
 80028b6:	3724      	adds	r7, #36	@ 0x24
 80028b8:	46bd      	mov	sp, r7
 80028ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028be:	bf00      	nop
 80028c0:	3b645a1d 	.word	0x3b645a1d
 80028c4:	40453fdf 	.word	0x40453fdf

080028c8 <PID_controller_init>:
float boundary = 0.05;

//-------------------------------------------Function Code-------------------------------------------------------//

void PID_controller_init(PID_struct* PID,float UP_Kp, float UP_Ki, float UP_Kd)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b085      	sub	sp, #20
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	60f8      	str	r0, [r7, #12]
 80028d0:	ed87 0a02 	vstr	s0, [r7, #8]
 80028d4:	edc7 0a01 	vstr	s1, [r7, #4]
 80028d8:	ed87 1a00 	vstr	s2, [r7]
 PID->Kp = UP_Kp;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	68ba      	ldr	r2, [r7, #8]
 80028e0:	601a      	str	r2, [r3, #0]
 PID->Ki = UP_Ki;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	687a      	ldr	r2, [r7, #4]
 80028e6:	605a      	str	r2, [r3, #4]
 PID->Kd = UP_Kd;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	683a      	ldr	r2, [r7, #0]
 80028ec:	609a      	str	r2, [r3, #8]

 PID->Error[n] = 0;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	f04f 0200 	mov.w	r2, #0
 80028f4:	60da      	str	r2, [r3, #12]
 PID->Error[n_1] = 0;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	f04f 0200 	mov.w	r2, #0
 80028fc:	611a      	str	r2, [r3, #16]
 PID->Error[n_2] = 0;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	f04f 0200 	mov.w	r2, #0
 8002904:	615a      	str	r2, [r3, #20]
 PID->out = 0;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	f04f 0200 	mov.w	r2, #0
 800290c:	619a      	str	r2, [r3, #24]
}
 800290e:	bf00      	nop
 8002910:	3714      	adds	r7, #20
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr
	...

0800291c <PID_controller_calculate_pos>:
void PID_controller_calculate_pos(PID_struct* PID,AMT_Encoder* Feedback, float setpoint)
{
 800291c:	b480      	push	{r7}
 800291e:	b085      	sub	sp, #20
 8002920:	af00      	add	r7, sp, #0
 8002922:	60f8      	str	r0, [r7, #12]
 8002924:	60b9      	str	r1, [r7, #8]
 8002926:	ed87 0a01 	vstr	s0, [r7, #4]
 // Output velocity in boundary of 550mm/s
 PID->Error[n] = setpoint - Feedback->Linear_Position;
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8002930:	ed97 7a01 	vldr	s14, [r7, #4]
 8002934:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	edc3 7a03 	vstr	s15, [r3, #12]
 if (!((PID->out >= 550 && PID->Error[n] > 0) || (PID->out <= -550 && PID->Error[n] < 0))) {
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	edd3 7a06 	vldr	s15, [r3, #24]
 8002944:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8002a80 <PID_controller_calculate_pos+0x164>
 8002948:	eef4 7ac7 	vcmpe.f32	s15, s14
 800294c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002950:	bfac      	ite	ge
 8002952:	2301      	movge	r3, #1
 8002954:	2300      	movlt	r3, #0
 8002956:	b2db      	uxtb	r3, r3
 8002958:	f083 0301 	eor.w	r3, r3, #1
 800295c:	b2db      	uxtb	r3, r3
 800295e:	2b00      	cmp	r3, #0
 8002960:	d10f      	bne.n	8002982 <PID_controller_calculate_pos+0x66>
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	edd3 7a03 	vldr	s15, [r3, #12]
 8002968:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800296c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002970:	bfcc      	ite	gt
 8002972:	2301      	movgt	r3, #1
 8002974:	2300      	movle	r3, #0
 8002976:	b2db      	uxtb	r3, r3
 8002978:	f083 0301 	eor.w	r3, r3, #1
 800297c:	b2db      	uxtb	r3, r3
 800297e:	2b00      	cmp	r3, #0
 8002980:	d056      	beq.n	8002a30 <PID_controller_calculate_pos+0x114>
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	edd3 7a06 	vldr	s15, [r3, #24]
 8002988:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8002a84 <PID_controller_calculate_pos+0x168>
 800298c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002990:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002994:	bf94      	ite	ls
 8002996:	2301      	movls	r3, #1
 8002998:	2300      	movhi	r3, #0
 800299a:	b2db      	uxtb	r3, r3
 800299c:	f083 0301 	eor.w	r3, r3, #1
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d10f      	bne.n	80029c6 <PID_controller_calculate_pos+0xaa>
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	edd3 7a03 	vldr	s15, [r3, #12]
 80029ac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80029b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029b4:	bf4c      	ite	mi
 80029b6:	2301      	movmi	r3, #1
 80029b8:	2300      	movpl	r3, #0
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	f083 0301 	eor.w	r3, r3, #1
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d034      	beq.n	8002a30 <PID_controller_calculate_pos+0x114>
     PID->out += ((PID->Kp + PID->Ki + PID->Kd) * PID->Error[n])
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	ed93 7a06 	vldr	s14, [r3, #24]
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	edd3 6a00 	vldr	s13, [r3]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	edd3 7a01 	vldr	s15, [r3, #4]
 80029d8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	edd3 7a02 	vldr	s15, [r3, #8]
 80029e2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	edd3 7a03 	vldr	s15, [r3, #12]
 80029ec:	ee66 6aa7 	vmul.f32	s13, s13, s15
                      - ((PID->Kp + (2 * PID->Kd)) * PID->Error[n_1])
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	ed93 6a00 	vldr	s12, [r3]
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	edd3 7a02 	vldr	s15, [r3, #8]
 80029fc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002a00:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	edd3 7a04 	vldr	s15, [r3, #16]
 8002a0a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002a0e:	ee76 6ae7 	vsub.f32	s13, s13, s15
                      + (PID->Kd * PID->Error[n_2]);
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	ed93 6a02 	vldr	s12, [r3, #8]
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	edd3 7a05 	vldr	s15, [r3, #20]
 8002a1e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002a22:	ee76 7aa7 	vadd.f32	s15, s13, s15
     PID->out += ((PID->Kp + PID->Ki + PID->Kd) * PID->Error[n])
 8002a26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	edc3 7a06 	vstr	s15, [r3, #24]
 }
 if(PID->out > 550){
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	edd3 7a06 	vldr	s15, [r3, #24]
 8002a36:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8002a80 <PID_controller_calculate_pos+0x164>
 8002a3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a42:	dd02      	ble.n	8002a4a <PID_controller_calculate_pos+0x12e>
	 PID->out = 550;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	4a10      	ldr	r2, [pc, #64]	@ (8002a88 <PID_controller_calculate_pos+0x16c>)
 8002a48:	619a      	str	r2, [r3, #24]
 }
 if(PID->out < -550){
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	edd3 7a06 	vldr	s15, [r3, #24]
 8002a50:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8002a84 <PID_controller_calculate_pos+0x168>
 8002a54:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a5c:	d502      	bpl.n	8002a64 <PID_controller_calculate_pos+0x148>
	 PID->out = -550;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	4a0a      	ldr	r2, [pc, #40]	@ (8002a8c <PID_controller_calculate_pos+0x170>)
 8002a62:	619a      	str	r2, [r3, #24]
 }
 PID->Error[n_2] = PID->Error[n_1];
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	691a      	ldr	r2, [r3, #16]
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	615a      	str	r2, [r3, #20]
 PID->Error[n_1] = PID->Error[n];
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	68da      	ldr	r2, [r3, #12]
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	611a      	str	r2, [r3, #16]
}
 8002a74:	bf00      	nop
 8002a76:	3714      	adds	r7, #20
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr
 8002a80:	44098000 	.word	0x44098000
 8002a84:	c4098000 	.word	0xc4098000
 8002a88:	44098000 	.word	0x44098000
 8002a8c:	c4098000 	.word	0xc4098000

08002a90 <PID_controller_calculate_velo>:

void PID_controller_calculate_velo(PID_struct* PID,AMT_Encoder* Feedback, float setpoint)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b085      	sub	sp, #20
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	60f8      	str	r0, [r7, #12]
 8002a98:	60b9      	str	r1, [r7, #8]
 8002a9a:	ed87 0a01 	vstr	s0, [r7, #4]
 // Output pwm to drive the motor
 PID->Error[n] = setpoint - Feedback->Linear_Velocity + Traj.currentVelocity;
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8002aa4:	ed97 7a01 	vldr	s14, [r7, #4]
 8002aa8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002aac:	4b54      	ldr	r3, [pc, #336]	@ (8002c00 <PID_controller_calculate_velo+0x170>)
 8002aae:	edd3 7a03 	vldr	s15, [r3, #12]
 8002ab2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	edc3 7a03 	vstr	s15, [r3, #12]
 if (!((PID->out >= 1000 && PID->Error[n] > 0) || (PID->out <= -1000 && PID->Error[n] < 0))) {
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	edd3 7a06 	vldr	s15, [r3, #24]
 8002ac2:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8002c04 <PID_controller_calculate_velo+0x174>
 8002ac6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002aca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ace:	bfac      	ite	ge
 8002ad0:	2301      	movge	r3, #1
 8002ad2:	2300      	movlt	r3, #0
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	f083 0301 	eor.w	r3, r3, #1
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d10f      	bne.n	8002b00 <PID_controller_calculate_velo+0x70>
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	edd3 7a03 	vldr	s15, [r3, #12]
 8002ae6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aee:	bfcc      	ite	gt
 8002af0:	2301      	movgt	r3, #1
 8002af2:	2300      	movle	r3, #0
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	f083 0301 	eor.w	r3, r3, #1
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d056      	beq.n	8002bae <PID_controller_calculate_velo+0x11e>
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	edd3 7a06 	vldr	s15, [r3, #24]
 8002b06:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8002c08 <PID_controller_calculate_velo+0x178>
 8002b0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b12:	bf94      	ite	ls
 8002b14:	2301      	movls	r3, #1
 8002b16:	2300      	movhi	r3, #0
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	f083 0301 	eor.w	r3, r3, #1
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d10f      	bne.n	8002b44 <PID_controller_calculate_velo+0xb4>
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	edd3 7a03 	vldr	s15, [r3, #12]
 8002b2a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b32:	bf4c      	ite	mi
 8002b34:	2301      	movmi	r3, #1
 8002b36:	2300      	movpl	r3, #0
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	f083 0301 	eor.w	r3, r3, #1
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d034      	beq.n	8002bae <PID_controller_calculate_velo+0x11e>
     PID->out += ((PID->Kp + PID->Ki + PID->Kd) * PID->Error[n])
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	ed93 7a06 	vldr	s14, [r3, #24]
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	edd3 6a00 	vldr	s13, [r3]
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	edd3 7a01 	vldr	s15, [r3, #4]
 8002b56:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b60:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	edd3 7a03 	vldr	s15, [r3, #12]
 8002b6a:	ee66 6aa7 	vmul.f32	s13, s13, s15
                      - ((PID->Kp + (2 * PID->Kd)) * PID->Error[n_1])
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	ed93 6a00 	vldr	s12, [r3]
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b7a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002b7e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	edd3 7a04 	vldr	s15, [r3, #16]
 8002b88:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002b8c:	ee76 6ae7 	vsub.f32	s13, s13, s15
                      + (PID->Kd * PID->Error[n_2]);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	ed93 6a02 	vldr	s12, [r3, #8]
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	edd3 7a05 	vldr	s15, [r3, #20]
 8002b9c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002ba0:	ee76 7aa7 	vadd.f32	s15, s13, s15
     PID->out += ((PID->Kp + PID->Ki + PID->Kd) * PID->Error[n])
 8002ba4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	edc3 7a06 	vstr	s15, [r3, #24]
 }
 if(PID->out > 1000){
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	edd3 7a06 	vldr	s15, [r3, #24]
 8002bb4:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8002c04 <PID_controller_calculate_velo+0x174>
 8002bb8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bc0:	dd02      	ble.n	8002bc8 <PID_controller_calculate_velo+0x138>
	 PID->out = 1000;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	4a11      	ldr	r2, [pc, #68]	@ (8002c0c <PID_controller_calculate_velo+0x17c>)
 8002bc6:	619a      	str	r2, [r3, #24]
 }
 if(PID->out < -1000){
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	edd3 7a06 	vldr	s15, [r3, #24]
 8002bce:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8002c08 <PID_controller_calculate_velo+0x178>
 8002bd2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bda:	d502      	bpl.n	8002be2 <PID_controller_calculate_velo+0x152>
	 PID->out = -1000;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	4a0c      	ldr	r2, [pc, #48]	@ (8002c10 <PID_controller_calculate_velo+0x180>)
 8002be0:	619a      	str	r2, [r3, #24]
 }
 PID->Error[n_2] = PID->Error[n_1];
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	691a      	ldr	r2, [r3, #16]
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	615a      	str	r2, [r3, #20]
 PID->Error[n_1] = PID->Error[n];
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	68da      	ldr	r2, [r3, #12]
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	611a      	str	r2, [r3, #16]
}
 8002bf2:	bf00      	nop
 8002bf4:	3714      	adds	r7, #20
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	20000b28 	.word	0x20000b28
 8002c04:	447a0000 	.word	0x447a0000
 8002c08:	c47a0000 	.word	0xc47a0000
 8002c0c:	447a0000 	.word	0x447a0000
 8002c10:	c47a0000 	.word	0xc47a0000

08002c14 <PID_controller_cascade>:

void PID_controller_cascade(PID_struct* PID_pos, PID_struct* PID_vel, AMT_Encoder* QEI, float setpoint)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b084      	sub	sp, #16
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	60b9      	str	r1, [r7, #8]
 8002c1e:	607a      	str	r2, [r7, #4]
 8002c20:	ed87 0a00 	vstr	s0, [r7]
	PID_controller_calculate_pos(PID_pos, QEI , setpoint);
 8002c24:	ed97 0a00 	vldr	s0, [r7]
 8002c28:	6879      	ldr	r1, [r7, #4]
 8002c2a:	68f8      	ldr	r0, [r7, #12]
 8002c2c:	f7ff fe76 	bl	800291c <PID_controller_calculate_pos>
	PID_controller_calculate_velo(PID_vel, QEI, ((PID_pos->out)));
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	edd3 7a06 	vldr	s15, [r3, #24]
 8002c36:	eeb0 0a67 	vmov.f32	s0, s15
 8002c3a:	6879      	ldr	r1, [r7, #4]
 8002c3c:	68b8      	ldr	r0, [r7, #8]
 8002c3e:	f7ff ff27 	bl	8002a90 <PID_controller_calculate_velo>
//	PID_controller_calculate_velo(PID_vel, QEI, Traj.currentVelocity);
}
 8002c42:	bf00      	nop
 8002c44:	3710      	adds	r7, #16
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
	...

08002c4c <PS2X_Reader>:
    PS2->PIDPos = 0;
    PS2->on = 0;
}

void PS2X_Reader()
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b084      	sub	sp, #16
 8002c50:	af00      	add	r7, sp, #0
    if (ps2.ps2RX[0] == 69) 		// Press L4 to switch to use Joy stick
 8002c52:	4b86      	ldr	r3, [pc, #536]	@ (8002e6c <PS2X_Reader+0x220>)
 8002c54:	781b      	ldrb	r3, [r3, #0]
 8002c56:	2b45      	cmp	r3, #69	@ 0x45
 8002c58:	d105      	bne.n	8002c66 <PS2X_Reader+0x1a>
    {
        ps2.mode = 1;
 8002c5a:	4b84      	ldr	r3, [pc, #528]	@ (8002e6c <PS2X_Reader+0x220>)
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	66da      	str	r2, [r3, #108]	@ 0x6c
        ps2.on = 0;
 8002c60:	4b82      	ldr	r3, [pc, #520]	@ (8002e6c <PS2X_Reader+0x220>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	67da      	str	r2, [r3, #124]	@ 0x7c
    }
    if (ps2.ps2RX[0] == 70)		// Press L5 to switch to use Button
 8002c66:	4b81      	ldr	r3, [pc, #516]	@ (8002e6c <PS2X_Reader+0x220>)
 8002c68:	781b      	ldrb	r3, [r3, #0]
 8002c6a:	2b46      	cmp	r3, #70	@ 0x46
 8002c6c:	d10d      	bne.n	8002c8a <PS2X_Reader+0x3e>
    {
        ps2.mode = 2;
 8002c6e:	4b7f      	ldr	r3, [pc, #508]	@ (8002e6c <PS2X_Reader+0x220>)
 8002c70:	2202      	movs	r2, #2
 8002c72:	66da      	str	r2, [r3, #108]	@ 0x6c
        PID_velo.out = 0;
 8002c74:	4b7e      	ldr	r3, [pc, #504]	@ (8002e70 <PS2X_Reader+0x224>)
 8002c76:	f04f 0200 	mov.w	r2, #0
 8002c7a:	619a      	str	r2, [r3, #24]
        ps2.on = 1;
 8002c7c:	4b7b      	ldr	r3, [pc, #492]	@ (8002e6c <PS2X_Reader+0x220>)
 8002c7e:	2201      	movs	r2, #1
 8002c80:	67da      	str	r2, [r3, #124]	@ 0x7c
        ps2.PIDPos = AMT.Linear_Position;
 8002c82:	4b7c      	ldr	r3, [pc, #496]	@ (8002e74 <PS2X_Reader+0x228>)
 8002c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c86:	4a79      	ldr	r2, [pc, #484]	@ (8002e6c <PS2X_Reader+0x220>)
 8002c88:	6793      	str	r3, [r2, #120]	@ 0x78
    }

    // Mode Joy stick
    if (ps2.mode == 1)
 8002c8a:	4b78      	ldr	r3, [pc, #480]	@ (8002e6c <PS2X_Reader+0x220>)
 8002c8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	f040 8086 	bne.w	8002da0 <PS2X_Reader+0x154>
    {
        // Read Ps2 Joy stick in VERTICAL
        if (ps2.ps2RX[0] == 81)
 8002c94:	4b75      	ldr	r3, [pc, #468]	@ (8002e6c <PS2X_Reader+0x220>)
 8002c96:	781b      	ldrb	r3, [r3, #0]
 8002c98:	2b51      	cmp	r3, #81	@ 0x51
 8002c9a:	d169      	bne.n	8002d70 <PS2X_Reader+0x124>
        {
            if (ps2.ps2RX[2] == 83) {
 8002c9c:	4b73      	ldr	r3, [pc, #460]	@ (8002e6c <PS2X_Reader+0x220>)
 8002c9e:	789b      	ldrb	r3, [r3, #2]
 8002ca0:	2b53      	cmp	r3, #83	@ 0x53
 8002ca2:	d103      	bne.n	8002cac <PS2X_Reader+0x60>
                ps2.digit = 1;
 8002ca4:	4b71      	ldr	r3, [pc, #452]	@ (8002e6c <PS2X_Reader+0x220>)
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	60da      	str	r2, [r3, #12]
 8002caa:	e00e      	b.n	8002cca <PS2X_Reader+0x7e>
            }
            else if (ps2.ps2RX[3] == 83) {
 8002cac:	4b6f      	ldr	r3, [pc, #444]	@ (8002e6c <PS2X_Reader+0x220>)
 8002cae:	78db      	ldrb	r3, [r3, #3]
 8002cb0:	2b53      	cmp	r3, #83	@ 0x53
 8002cb2:	d103      	bne.n	8002cbc <PS2X_Reader+0x70>
                ps2.digit = 2;
 8002cb4:	4b6d      	ldr	r3, [pc, #436]	@ (8002e6c <PS2X_Reader+0x220>)
 8002cb6:	2202      	movs	r2, #2
 8002cb8:	60da      	str	r2, [r3, #12]
 8002cba:	e006      	b.n	8002cca <PS2X_Reader+0x7e>
            }
            else if (ps2.ps2RX[4] == 83) {
 8002cbc:	4b6b      	ldr	r3, [pc, #428]	@ (8002e6c <PS2X_Reader+0x220>)
 8002cbe:	791b      	ldrb	r3, [r3, #4]
 8002cc0:	2b53      	cmp	r3, #83	@ 0x53
 8002cc2:	d102      	bne.n	8002cca <PS2X_Reader+0x7e>
                ps2.digit = 3;
 8002cc4:	4b69      	ldr	r3, [pc, #420]	@ (8002e6c <PS2X_Reader+0x220>)
 8002cc6:	2203      	movs	r2, #3
 8002cc8:	60da      	str	r2, [r3, #12]
            }
            for (int k = 1; k < 5; k++) {
 8002cca:	2301      	movs	r3, #1
 8002ccc:	60fb      	str	r3, [r7, #12]
 8002cce:	e01d      	b.n	8002d0c <PS2X_Reader+0xc0>
                for (int l = 0; l < 10; l++) {
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	60bb      	str	r3, [r7, #8]
 8002cd4:	e014      	b.n	8002d00 <PS2X_Reader+0xb4>
                    if (ps2.ps2RX[k] == num[l]) {
 8002cd6:	4a65      	ldr	r2, [pc, #404]	@ (8002e6c <PS2X_Reader+0x220>)
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	4413      	add	r3, r2
 8002cdc:	781b      	ldrb	r3, [r3, #0]
 8002cde:	4619      	mov	r1, r3
 8002ce0:	4a65      	ldr	r2, [pc, #404]	@ (8002e78 <PS2X_Reader+0x22c>)
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ce8:	4299      	cmp	r1, r3
 8002cea:	d106      	bne.n	8002cfa <PS2X_Reader+0xae>
                        ps2.gain[k - 1] = l;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	3b01      	subs	r3, #1
 8002cf0:	495e      	ldr	r1, [pc, #376]	@ (8002e6c <PS2X_Reader+0x220>)
 8002cf2:	3304      	adds	r3, #4
 8002cf4:	68ba      	ldr	r2, [r7, #8]
 8002cf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                for (int l = 0; l < 10; l++) {
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	60bb      	str	r3, [r7, #8]
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	2b09      	cmp	r3, #9
 8002d04:	dde7      	ble.n	8002cd6 <PS2X_Reader+0x8a>
            for (int k = 1; k < 5; k++) {
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	3301      	adds	r3, #1
 8002d0a:	60fb      	str	r3, [r7, #12]
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2b04      	cmp	r3, #4
 8002d10:	ddde      	ble.n	8002cd0 <PS2X_Reader+0x84>
                    }
                }
            }
            if (ps2.digit == 1) {
 8002d12:	4b56      	ldr	r3, [pc, #344]	@ (8002e6c <PS2X_Reader+0x220>)
 8002d14:	68db      	ldr	r3, [r3, #12]
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d104      	bne.n	8002d24 <PS2X_Reader+0xd8>
                ps2.ps2YPos = ps2.gain[0];
 8002d1a:	4b54      	ldr	r3, [pc, #336]	@ (8002e6c <PS2X_Reader+0x220>)
 8002d1c:	691b      	ldr	r3, [r3, #16]
 8002d1e:	4a53      	ldr	r2, [pc, #332]	@ (8002e6c <PS2X_Reader+0x220>)
 8002d20:	6213      	str	r3, [r2, #32]
 8002d22:	e025      	b.n	8002d70 <PS2X_Reader+0x124>
            }
            else if (ps2.digit == 2) {
 8002d24:	4b51      	ldr	r3, [pc, #324]	@ (8002e6c <PS2X_Reader+0x220>)
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	2b02      	cmp	r3, #2
 8002d2a:	d10c      	bne.n	8002d46 <PS2X_Reader+0xfa>
                ps2.ps2YPos = (ps2.gain[0] * 10) + ps2.gain[1];
 8002d2c:	4b4f      	ldr	r3, [pc, #316]	@ (8002e6c <PS2X_Reader+0x220>)
 8002d2e:	691a      	ldr	r2, [r3, #16]
 8002d30:	4613      	mov	r3, r2
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	4413      	add	r3, r2
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	461a      	mov	r2, r3
 8002d3a:	4b4c      	ldr	r3, [pc, #304]	@ (8002e6c <PS2X_Reader+0x220>)
 8002d3c:	695b      	ldr	r3, [r3, #20]
 8002d3e:	4413      	add	r3, r2
 8002d40:	4a4a      	ldr	r2, [pc, #296]	@ (8002e6c <PS2X_Reader+0x220>)
 8002d42:	6213      	str	r3, [r2, #32]
 8002d44:	e014      	b.n	8002d70 <PS2X_Reader+0x124>
            }
            else if (ps2.digit == 3) {
 8002d46:	4b49      	ldr	r3, [pc, #292]	@ (8002e6c <PS2X_Reader+0x220>)
 8002d48:	68db      	ldr	r3, [r3, #12]
 8002d4a:	2b03      	cmp	r3, #3
 8002d4c:	d110      	bne.n	8002d70 <PS2X_Reader+0x124>
                ps2.ps2YPos = (ps2.gain[0] * 100) + (ps2.gain[1] * 10) + ps2.gain[2];
 8002d4e:	4b47      	ldr	r3, [pc, #284]	@ (8002e6c <PS2X_Reader+0x220>)
 8002d50:	691b      	ldr	r3, [r3, #16]
 8002d52:	2264      	movs	r2, #100	@ 0x64
 8002d54:	fb02 f103 	mul.w	r1, r2, r3
 8002d58:	4b44      	ldr	r3, [pc, #272]	@ (8002e6c <PS2X_Reader+0x220>)
 8002d5a:	695a      	ldr	r2, [r3, #20]
 8002d5c:	4613      	mov	r3, r2
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	4413      	add	r3, r2
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	18ca      	adds	r2, r1, r3
 8002d66:	4b41      	ldr	r3, [pc, #260]	@ (8002e6c <PS2X_Reader+0x220>)
 8002d68:	699b      	ldr	r3, [r3, #24]
 8002d6a:	4413      	add	r3, r2
 8002d6c:	4a3f      	ldr	r2, [pc, #252]	@ (8002e6c <PS2X_Reader+0x220>)
 8002d6e:	6213      	str	r3, [r2, #32]
            }
        }

        // Convert from 0 - 255 to -128 - 128
//        ps2.pwmOut = ((ps2.ps2Y / 132.0) * 300) + 150;
        ps2.pwmOut = 320 - ps2.ps2YPos;
 8002d70:	4b3e      	ldr	r3, [pc, #248]	@ (8002e6c <PS2X_Reader+0x220>)
 8002d72:	6a1b      	ldr	r3, [r3, #32]
 8002d74:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8002d78:	4a3c      	ldr	r2, [pc, #240]	@ (8002e6c <PS2X_Reader+0x220>)
 8002d7a:	6693      	str	r3, [r2, #104]	@ 0x68
        if (ps2.pwmOut > 300) {
 8002d7c:	4b3b      	ldr	r3, [pc, #236]	@ (8002e6c <PS2X_Reader+0x220>)
 8002d7e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d80:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002d84:	dd03      	ble.n	8002d8e <PS2X_Reader+0x142>
            ps2.pwmOut = 350;
 8002d86:	4b39      	ldr	r3, [pc, #228]	@ (8002e6c <PS2X_Reader+0x220>)
 8002d88:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8002d8c:	669a      	str	r2, [r3, #104]	@ 0x68
        }
        if (ps2.pwmOut < -300) {
 8002d8e:	4b37      	ldr	r3, [pc, #220]	@ (8002e6c <PS2X_Reader+0x220>)
 8002d90:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d92:	f513 7f96 	cmn.w	r3, #300	@ 0x12c
 8002d96:	da64      	bge.n	8002e62 <PS2X_Reader+0x216>
            ps2.pwmOut = 0;
 8002d98:	4b34      	ldr	r3, [pc, #208]	@ (8002e6c <PS2X_Reader+0x220>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	669a      	str	r2, [r3, #104]	@ 0x68
        }

        handle_shelve_mode();
        handle_PIDPos_adjustment();
    }
}
 8002d9e:	e060      	b.n	8002e62 <PS2X_Reader+0x216>
    else if (ps2.mode == 2)
 8002da0:	4b32      	ldr	r3, [pc, #200]	@ (8002e6c <PS2X_Reader+0x220>)
 8002da2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002da4:	2b02      	cmp	r3, #2
 8002da6:	d15c      	bne.n	8002e62 <PS2X_Reader+0x216>
        ps2.on = 1;
 8002da8:	4b30      	ldr	r3, [pc, #192]	@ (8002e6c <PS2X_Reader+0x220>)
 8002daa:	2201      	movs	r2, #1
 8002dac:	67da      	str	r2, [r3, #124]	@ 0x7c
        ps2.ps2Y = 0;
 8002dae:	4b2f      	ldr	r3, [pc, #188]	@ (8002e6c <PS2X_Reader+0x220>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	61da      	str	r2, [r3, #28]
        if (timestamp < HAL_GetTick())
 8002db4:	f001 fe06 	bl	80049c4 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	4b30      	ldr	r3, [pc, #192]	@ (8002e7c <PS2X_Reader+0x230>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	429a      	cmp	r2, r3
 8002dc0:	d908      	bls.n	8002dd4 <PS2X_Reader+0x188>
            timestamp = HAL_GetTick() + 25;
 8002dc2:	f001 fdff 	bl	80049c4 <HAL_GetTick>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	3319      	adds	r3, #25
 8002dca:	4a2c      	ldr	r2, [pc, #176]	@ (8002e7c <PS2X_Reader+0x230>)
 8002dcc:	6013      	str	r3, [r2, #0]
            ps2.ps2RX[0] = 0;
 8002dce:	4b27      	ldr	r3, [pc, #156]	@ (8002e6c <PS2X_Reader+0x220>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < 6; i++)
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	607b      	str	r3, [r7, #4]
 8002dd8:	e00e      	b.n	8002df8 <PS2X_Reader+0x1ac>
            ps2.l[i] = 0;
 8002dda:	4a24      	ldr	r2, [pc, #144]	@ (8002e6c <PS2X_Reader+0x220>)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	3314      	adds	r3, #20
 8002de0:	2100      	movs	r1, #0
 8002de2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            ps2.r[i] = 0;
 8002de6:	4a21      	ldr	r2, [pc, #132]	@ (8002e6c <PS2X_Reader+0x220>)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	330e      	adds	r3, #14
 8002dec:	2100      	movs	r1, #0
 8002dee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (int i = 0; i < 6; i++)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	3301      	adds	r3, #1
 8002df6:	607b      	str	r3, [r7, #4]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2b05      	cmp	r3, #5
 8002dfc:	dded      	ble.n	8002dda <PS2X_Reader+0x18e>
        if (ps2.ps2RX[0] >= 65 && ps2.ps2RX[0] <= 70) {
 8002dfe:	4b1b      	ldr	r3, [pc, #108]	@ (8002e6c <PS2X_Reader+0x220>)
 8002e00:	781b      	ldrb	r3, [r3, #0]
 8002e02:	2b40      	cmp	r3, #64	@ 0x40
 8002e04:	d90b      	bls.n	8002e1e <PS2X_Reader+0x1d2>
 8002e06:	4b19      	ldr	r3, [pc, #100]	@ (8002e6c <PS2X_Reader+0x220>)
 8002e08:	781b      	ldrb	r3, [r3, #0]
 8002e0a:	2b46      	cmp	r3, #70	@ 0x46
 8002e0c:	d807      	bhi.n	8002e1e <PS2X_Reader+0x1d2>
            ps2.l[ps2.ps2RX[0] - 65] = 1;
 8002e0e:	4b17      	ldr	r3, [pc, #92]	@ (8002e6c <PS2X_Reader+0x220>)
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	3b41      	subs	r3, #65	@ 0x41
 8002e14:	4a15      	ldr	r2, [pc, #84]	@ (8002e6c <PS2X_Reader+0x220>)
 8002e16:	3314      	adds	r3, #20
 8002e18:	2101      	movs	r1, #1
 8002e1a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        if (ps2.ps2RX[0] >= 73 && ps2.ps2RX[0] <= 78) {
 8002e1e:	4b13      	ldr	r3, [pc, #76]	@ (8002e6c <PS2X_Reader+0x220>)
 8002e20:	781b      	ldrb	r3, [r3, #0]
 8002e22:	2b48      	cmp	r3, #72	@ 0x48
 8002e24:	d90b      	bls.n	8002e3e <PS2X_Reader+0x1f2>
 8002e26:	4b11      	ldr	r3, [pc, #68]	@ (8002e6c <PS2X_Reader+0x220>)
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	2b4e      	cmp	r3, #78	@ 0x4e
 8002e2c:	d807      	bhi.n	8002e3e <PS2X_Reader+0x1f2>
            ps2.r[ps2.ps2RX[0] - 73] = 1;
 8002e2e:	4b0f      	ldr	r3, [pc, #60]	@ (8002e6c <PS2X_Reader+0x220>)
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	3b49      	subs	r3, #73	@ 0x49
 8002e34:	4a0d      	ldr	r2, [pc, #52]	@ (8002e6c <PS2X_Reader+0x220>)
 8002e36:	330e      	adds	r3, #14
 8002e38:	2101      	movs	r1, #1
 8002e3a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        if (ps2.ps2RX[0] == 67) {
 8002e3e:	4b0b      	ldr	r3, [pc, #44]	@ (8002e6c <PS2X_Reader+0x220>)
 8002e40:	781b      	ldrb	r3, [r3, #0]
 8002e42:	2b43      	cmp	r3, #67	@ 0x43
 8002e44:	d102      	bne.n	8002e4c <PS2X_Reader+0x200>
            ps2.l[2] = 1;
 8002e46:	4b09      	ldr	r3, [pc, #36]	@ (8002e6c <PS2X_Reader+0x220>)
 8002e48:	2201      	movs	r2, #1
 8002e4a:	659a      	str	r2, [r3, #88]	@ 0x58
        if (ps2.ps2RX[0] == 68) {
 8002e4c:	4b07      	ldr	r3, [pc, #28]	@ (8002e6c <PS2X_Reader+0x220>)
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	2b44      	cmp	r3, #68	@ 0x44
 8002e52:	d102      	bne.n	8002e5a <PS2X_Reader+0x20e>
            ps2.l[3] = 1;
 8002e54:	4b05      	ldr	r3, [pc, #20]	@ (8002e6c <PS2X_Reader+0x220>)
 8002e56:	2201      	movs	r2, #1
 8002e58:	65da      	str	r2, [r3, #92]	@ 0x5c
        handle_shelve_mode();
 8002e5a:	f000 f811 	bl	8002e80 <handle_shelve_mode>
        handle_PIDPos_adjustment();
 8002e5e:	f000 f86f 	bl	8002f40 <handle_PIDPos_adjustment>
}
 8002e62:	bf00      	nop
 8002e64:	3710      	adds	r7, #16
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	20000b90 	.word	0x20000b90
 8002e70:	20000c10 	.word	0x20000c10
 8002e74:	20000b40 	.word	0x20000b40
 8002e78:	20000208 	.word	0x20000208
 8002e7c:	20000354 	.word	0x20000354

08002e80 <handle_shelve_mode>:

void handle_shelve_mode()
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b082      	sub	sp, #8
 8002e84:	af00      	add	r7, sp, #0
    static uint32_t debounce_time = 0;
    uint32_t current_time = HAL_GetTick();
 8002e86:	f001 fd9d 	bl	80049c4 <HAL_GetTick>
 8002e8a:	6078      	str	r0, [r7, #4]
    if (base.ShelveMode == 1)
 8002e8c:	4b27      	ldr	r3, [pc, #156]	@ (8002f2c <handle_shelve_mode+0xac>)
 8002e8e:	8b1b      	ldrh	r3, [r3, #24]
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	d146      	bne.n	8002f22 <handle_shelve_mode+0xa2>
    {
        if (ps2.ps2RX[0] == 76 && current_time > debounce_time)
 8002e94:	4b26      	ldr	r3, [pc, #152]	@ (8002f30 <handle_shelve_mode+0xb0>)
 8002e96:	781b      	ldrb	r3, [r3, #0]
 8002e98:	2b4c      	cmp	r3, #76	@ 0x4c
 8002e9a:	d118      	bne.n	8002ece <handle_shelve_mode+0x4e>
 8002e9c:	4b25      	ldr	r3, [pc, #148]	@ (8002f34 <handle_shelve_mode+0xb4>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d913      	bls.n	8002ece <handle_shelve_mode+0x4e>
        {
            // Press Select to save shelve
            base.Shelve[count] = AMT.Linear_Position;
 8002ea6:	4b24      	ldr	r3, [pc, #144]	@ (8002f38 <handle_shelve_mode+0xb8>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a24      	ldr	r2, [pc, #144]	@ (8002f3c <handle_shelve_mode+0xbc>)
 8002eac:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002eae:	491f      	ldr	r1, [pc, #124]	@ (8002f2c <handle_shelve_mode+0xac>)
 8002eb0:	3306      	adds	r3, #6
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	440b      	add	r3, r1
 8002eb6:	3304      	adds	r3, #4
 8002eb8:	601a      	str	r2, [r3, #0]
            count += 1;
 8002eba:	4b1f      	ldr	r3, [pc, #124]	@ (8002f38 <handle_shelve_mode+0xb8>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	3301      	adds	r3, #1
 8002ec0:	4a1d      	ldr	r2, [pc, #116]	@ (8002f38 <handle_shelve_mode+0xb8>)
 8002ec2:	6013      	str	r3, [r2, #0]
            debounce_time = current_time + 250; // Debounce delay of 250ms
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	33fa      	adds	r3, #250	@ 0xfa
 8002ec8:	4a1a      	ldr	r2, [pc, #104]	@ (8002f34 <handle_shelve_mode+0xb4>)
 8002eca:	6013      	str	r3, [r2, #0]
 8002ecc:	e029      	b.n	8002f22 <handle_shelve_mode+0xa2>
        }
        else if (ps2.ps2RX[0] == 73 && current_time > debounce_time)
 8002ece:	4b18      	ldr	r3, [pc, #96]	@ (8002f30 <handle_shelve_mode+0xb0>)
 8002ed0:	781b      	ldrb	r3, [r3, #0]
 8002ed2:	2b49      	cmp	r3, #73	@ 0x49
 8002ed4:	d119      	bne.n	8002f0a <handle_shelve_mode+0x8a>
 8002ed6:	4b17      	ldr	r3, [pc, #92]	@ (8002f34 <handle_shelve_mode+0xb4>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d914      	bls.n	8002f0a <handle_shelve_mode+0x8a>
        {
            // Press Triangle to delete old array
            base.Shelve[count - 1] = 0;
 8002ee0:	4b15      	ldr	r3, [pc, #84]	@ (8002f38 <handle_shelve_mode+0xb8>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	3b01      	subs	r3, #1
 8002ee6:	4a11      	ldr	r2, [pc, #68]	@ (8002f2c <handle_shelve_mode+0xac>)
 8002ee8:	3306      	adds	r3, #6
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	4413      	add	r3, r2
 8002eee:	3304      	adds	r3, #4
 8002ef0:	f04f 0200 	mov.w	r2, #0
 8002ef4:	601a      	str	r2, [r3, #0]
            count -= 1;
 8002ef6:	4b10      	ldr	r3, [pc, #64]	@ (8002f38 <handle_shelve_mode+0xb8>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	3b01      	subs	r3, #1
 8002efc:	4a0e      	ldr	r2, [pc, #56]	@ (8002f38 <handle_shelve_mode+0xb8>)
 8002efe:	6013      	str	r3, [r2, #0]
            debounce_time = current_time + 250; // Debounce delay of 250ms
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	33fa      	adds	r3, #250	@ 0xfa
 8002f04:	4a0b      	ldr	r2, [pc, #44]	@ (8002f34 <handle_shelve_mode+0xb4>)
 8002f06:	6013      	str	r3, [r2, #0]
 8002f08:	e00b      	b.n	8002f22 <handle_shelve_mode+0xa2>
        }
        else if (ps2.ps2RX[0] == 72 && base.ShelveMode == 1)
 8002f0a:	4b09      	ldr	r3, [pc, #36]	@ (8002f30 <handle_shelve_mode+0xb0>)
 8002f0c:	781b      	ldrb	r3, [r3, #0]
 8002f0e:	2b48      	cmp	r3, #72	@ 0x48
 8002f10:	d107      	bne.n	8002f22 <handle_shelve_mode+0xa2>
 8002f12:	4b06      	ldr	r3, [pc, #24]	@ (8002f2c <handle_shelve_mode+0xac>)
 8002f14:	8b1b      	ldrh	r3, [r3, #24]
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d103      	bne.n	8002f22 <handle_shelve_mode+0xa2>
        {
            // Press Start to finish set shelves and send data to basesystem
            base.ShelveMode = 0;
 8002f1a:	4b04      	ldr	r3, [pc, #16]	@ (8002f2c <handle_shelve_mode+0xac>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	831a      	strh	r2, [r3, #24]
        }
    }
}
 8002f20:	e7ff      	b.n	8002f22 <handle_shelve_mode+0xa2>
 8002f22:	bf00      	nop
 8002f24:	3708      	adds	r7, #8
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	200002f0 	.word	0x200002f0
 8002f30:	20000b90 	.word	0x20000b90
 8002f34:	20000358 	.word	0x20000358
 8002f38:	20000350 	.word	0x20000350
 8002f3c:	20000b40 	.word	0x20000b40

08002f40 <handle_PIDPos_adjustment>:

void handle_PIDPos_adjustment()
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b082      	sub	sp, #8
 8002f44:	af00      	add	r7, sp, #0
    static uint32_t debounce_time = 0;
    uint32_t current_time = HAL_GetTick();
 8002f46:	f001 fd3d 	bl	80049c4 <HAL_GetTick>
 8002f4a:	6078      	str	r0, [r7, #4]

    if (current_time > debounce_time)
 8002f4c:	4b22      	ldr	r3, [pc, #136]	@ (8002fd8 <handle_PIDPos_adjustment+0x98>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	687a      	ldr	r2, [r7, #4]
 8002f52:	429a      	cmp	r2, r3
 8002f54:	d936      	bls.n	8002fc4 <handle_PIDPos_adjustment+0x84>
    {
        if (ps2.l[2] == 1)
 8002f56:	4b21      	ldr	r3, [pc, #132]	@ (8002fdc <handle_PIDPos_adjustment+0x9c>)
 8002f58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d117      	bne.n	8002f8e <handle_PIDPos_adjustment+0x4e>
        {
            // Increase ps2.PIDPos
            ps2.PIDPos += 0.1;
 8002f5e:	4b1f      	ldr	r3, [pc, #124]	@ (8002fdc <handle_PIDPos_adjustment+0x9c>)
 8002f60:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f62:	4618      	mov	r0, r3
 8002f64:	f7fd fabc 	bl	80004e0 <__aeabi_f2d>
 8002f68:	a319      	add	r3, pc, #100	@ (adr r3, 8002fd0 <handle_PIDPos_adjustment+0x90>)
 8002f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f6e:	f7fd f959 	bl	8000224 <__adddf3>
 8002f72:	4602      	mov	r2, r0
 8002f74:	460b      	mov	r3, r1
 8002f76:	4610      	mov	r0, r2
 8002f78:	4619      	mov	r1, r3
 8002f7a:	f7fd fdd9 	bl	8000b30 <__aeabi_d2f>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	4a16      	ldr	r2, [pc, #88]	@ (8002fdc <handle_PIDPos_adjustment+0x9c>)
 8002f82:	6793      	str	r3, [r2, #120]	@ 0x78
            debounce_time = current_time + 250; // Debounce delay of 250ms
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	33fa      	adds	r3, #250	@ 0xfa
 8002f88:	4a13      	ldr	r2, [pc, #76]	@ (8002fd8 <handle_PIDPos_adjustment+0x98>)
 8002f8a:	6013      	str	r3, [r2, #0]
            // Decrease ps2.PIDPos
            ps2.PIDPos -= 0.1;
            debounce_time = current_time + 250; // Debounce delay of 250ms
        }
    }
}
 8002f8c:	e01a      	b.n	8002fc4 <handle_PIDPos_adjustment+0x84>
        else if (ps2.l[3] == 1)
 8002f8e:	4b13      	ldr	r3, [pc, #76]	@ (8002fdc <handle_PIDPos_adjustment+0x9c>)
 8002f90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d116      	bne.n	8002fc4 <handle_PIDPos_adjustment+0x84>
            ps2.PIDPos -= 0.1;
 8002f96:	4b11      	ldr	r3, [pc, #68]	@ (8002fdc <handle_PIDPos_adjustment+0x9c>)
 8002f98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f7fd faa0 	bl	80004e0 <__aeabi_f2d>
 8002fa0:	a30b      	add	r3, pc, #44	@ (adr r3, 8002fd0 <handle_PIDPos_adjustment+0x90>)
 8002fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fa6:	f7fd f93b 	bl	8000220 <__aeabi_dsub>
 8002faa:	4602      	mov	r2, r0
 8002fac:	460b      	mov	r3, r1
 8002fae:	4610      	mov	r0, r2
 8002fb0:	4619      	mov	r1, r3
 8002fb2:	f7fd fdbd 	bl	8000b30 <__aeabi_d2f>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	4a08      	ldr	r2, [pc, #32]	@ (8002fdc <handle_PIDPos_adjustment+0x9c>)
 8002fba:	6793      	str	r3, [r2, #120]	@ 0x78
            debounce_time = current_time + 250; // Debounce delay of 250ms
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	33fa      	adds	r3, #250	@ 0xfa
 8002fc0:	4a05      	ldr	r2, [pc, #20]	@ (8002fd8 <handle_PIDPos_adjustment+0x98>)
 8002fc2:	6013      	str	r3, [r2, #0]
}
 8002fc4:	bf00      	nop
 8002fc6:	3708      	adds	r7, #8
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	f3af 8000 	nop.w
 8002fd0:	9999999a 	.word	0x9999999a
 8002fd4:	3fb99999 	.word	0x3fb99999
 8002fd8:	2000035c 	.word	0x2000035c
 8002fdc:	20000b90 	.word	0x20000b90

08002fe0 <Traject_init>:
float Time_dec;

//-------------------------------------------Function Code-------------------------------------------------------//

void Traject_init(Trap_Traj* Traj, float v_max, float a_max)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b085      	sub	sp, #20
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	60f8      	str	r0, [r7, #12]
 8002fe8:	ed87 0a02 	vstr	s0, [r7, #8]
 8002fec:	edc7 0a01 	vstr	s1, [r7, #4]
	Traj->Velo_max = v_max;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	68ba      	ldr	r2, [r7, #8]
 8002ff4:	601a      	str	r2, [r3, #0]
	Traj->Accel_max = a_max;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	687a      	ldr	r2, [r7, #4]
 8002ffa:	605a      	str	r2, [r3, #4]

	Traj->currentAcceleration = 0;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f04f 0200 	mov.w	r2, #0
 8003002:	611a      	str	r2, [r3, #16]
	Traj->currentVelocity = 0;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	f04f 0200 	mov.w	r2, #0
 800300a:	60da      	str	r2, [r3, #12]
	Traj->currentPosition = 0;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	f04f 0200 	mov.w	r2, #0
 8003012:	609a      	str	r2, [r3, #8]
}
 8003014:	bf00      	nop
 8003016:	3714      	adds	r7, #20
 8003018:	46bd      	mov	sp, r7
 800301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301e:	4770      	bx	lr

08003020 <Traject>:

void Traject(Trap_Traj* Traj, float Pos_initial, float Pos_final)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b084      	sub	sp, #16
 8003024:	af00      	add	r7, sp, #0
 8003026:	60f8      	str	r0, [r7, #12]
 8003028:	ed87 0a02 	vstr	s0, [r7, #8]
 800302c:	edc7 0a01 	vstr	s1, [r7, #4]

	  Distance = Pos_final - Pos_initial;
 8003030:	ed97 7a01 	vldr	s14, [r7, #4]
 8003034:	edd7 7a02 	vldr	s15, [r7, #8]
 8003038:	ee77 7a67 	vsub.f32	s15, s14, s15
 800303c:	4bb1      	ldr	r3, [pc, #708]	@ (8003304 <Traject+0x2e4>)
 800303e:	edc3 7a00 	vstr	s15, [r3]
	  Time_acc = Traj->Velo_max / Traj->Accel_max;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	edd3 6a00 	vldr	s13, [r3]
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	ed93 7a01 	vldr	s14, [r3, #4]
 800304e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003052:	4bad      	ldr	r3, [pc, #692]	@ (8003308 <Traject+0x2e8>)
 8003054:	edc3 7a00 	vstr	s15, [r3]
	  Time_dec = Time_acc;
 8003058:	4bab      	ldr	r3, [pc, #684]	@ (8003308 <Traject+0x2e8>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4aab      	ldr	r2, [pc, #684]	@ (800330c <Traject+0x2ec>)
 800305e:	6013      	str	r3, [r2, #0]


	  if (Distance >0)
 8003060:	4ba8      	ldr	r3, [pc, #672]	@ (8003304 <Traject+0x2e4>)
 8003062:	edd3 7a00 	vldr	s15, [r3]
 8003066:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800306a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800306e:	dd23      	ble.n	80030b8 <Traject+0x98>
			{
		  Acc_max = Traj->Accel_max;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	4aa6      	ldr	r2, [pc, #664]	@ (8003310 <Traject+0x2f0>)
 8003076:	6013      	str	r3, [r2, #0]
		  Vel_max = Traj->Velo_max;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4aa5      	ldr	r2, [pc, #660]	@ (8003314 <Traject+0x2f4>)
 800307e:	6013      	str	r3, [r2, #0]
		  Distance_Velo_Max = Distance - (Vel_max * Time_acc);
 8003080:	4ba0      	ldr	r3, [pc, #640]	@ (8003304 <Traject+0x2e4>)
 8003082:	ed93 7a00 	vldr	s14, [r3]
 8003086:	4ba3      	ldr	r3, [pc, #652]	@ (8003314 <Traject+0x2f4>)
 8003088:	edd3 6a00 	vldr	s13, [r3]
 800308c:	4b9e      	ldr	r3, [pc, #632]	@ (8003308 <Traject+0x2e8>)
 800308e:	edd3 7a00 	vldr	s15, [r3]
 8003092:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003096:	ee77 7a67 	vsub.f32	s15, s14, s15
 800309a:	4b9f      	ldr	r3, [pc, #636]	@ (8003318 <Traject+0x2f8>)
 800309c:	edc3 7a00 	vstr	s15, [r3]
		  Time_Velo_const = Distance_Velo_Max / Vel_max;
 80030a0:	4b9d      	ldr	r3, [pc, #628]	@ (8003318 <Traject+0x2f8>)
 80030a2:	edd3 6a00 	vldr	s13, [r3]
 80030a6:	4b9b      	ldr	r3, [pc, #620]	@ (8003314 <Traject+0x2f4>)
 80030a8:	ed93 7a00 	vldr	s14, [r3]
 80030ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80030b0:	4b9a      	ldr	r3, [pc, #616]	@ (800331c <Traject+0x2fc>)
 80030b2:	edc3 7a00 	vstr	s15, [r3]
 80030b6:	e032      	b.n	800311e <Traject+0xfe>
			}
	  else if(Distance < 0)
 80030b8:	4b92      	ldr	r3, [pc, #584]	@ (8003304 <Traject+0x2e4>)
 80030ba:	edd3 7a00 	vldr	s15, [r3]
 80030be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80030c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030c6:	d52a      	bpl.n	800311e <Traject+0xfe>
	  {
		  Acc_max = -Traj->Accel_max;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	edd3 7a01 	vldr	s15, [r3, #4]
 80030ce:	eef1 7a67 	vneg.f32	s15, s15
 80030d2:	4b8f      	ldr	r3, [pc, #572]	@ (8003310 <Traject+0x2f0>)
 80030d4:	edc3 7a00 	vstr	s15, [r3]
		  Vel_max = -Traj->Velo_max;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	edd3 7a00 	vldr	s15, [r3]
 80030de:	eef1 7a67 	vneg.f32	s15, s15
 80030e2:	4b8c      	ldr	r3, [pc, #560]	@ (8003314 <Traject+0x2f4>)
 80030e4:	edc3 7a00 	vstr	s15, [r3]
		  Distance_Velo_Max = Distance - (Vel_max * Time_acc);
 80030e8:	4b86      	ldr	r3, [pc, #536]	@ (8003304 <Traject+0x2e4>)
 80030ea:	ed93 7a00 	vldr	s14, [r3]
 80030ee:	4b89      	ldr	r3, [pc, #548]	@ (8003314 <Traject+0x2f4>)
 80030f0:	edd3 6a00 	vldr	s13, [r3]
 80030f4:	4b84      	ldr	r3, [pc, #528]	@ (8003308 <Traject+0x2e8>)
 80030f6:	edd3 7a00 	vldr	s15, [r3]
 80030fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003102:	4b85      	ldr	r3, [pc, #532]	@ (8003318 <Traject+0x2f8>)
 8003104:	edc3 7a00 	vstr	s15, [r3]
		  Time_Velo_const = Distance_Velo_Max / Vel_max;
 8003108:	4b83      	ldr	r3, [pc, #524]	@ (8003318 <Traject+0x2f8>)
 800310a:	edd3 6a00 	vldr	s13, [r3]
 800310e:	4b81      	ldr	r3, [pc, #516]	@ (8003314 <Traject+0x2f4>)
 8003110:	ed93 7a00 	vldr	s14, [r3]
 8003114:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003118:	4b80      	ldr	r3, [pc, #512]	@ (800331c <Traject+0x2fc>)
 800311a:	edc3 7a00 	vstr	s15, [r3]
	}
	// Update trajectory phase
	time_ref1 = Time_acc + Time_Velo_const;
 800311e:	4b7a      	ldr	r3, [pc, #488]	@ (8003308 <Traject+0x2e8>)
 8003120:	ed93 7a00 	vldr	s14, [r3]
 8003124:	4b7d      	ldr	r3, [pc, #500]	@ (800331c <Traject+0x2fc>)
 8003126:	edd3 7a00 	vldr	s15, [r3]
 800312a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800312e:	4b7c      	ldr	r3, [pc, #496]	@ (8003320 <Traject+0x300>)
 8003130:	edc3 7a00 	vstr	s15, [r3]
	time_ref2 = time_ref1 + Time_dec;
 8003134:	4b7a      	ldr	r3, [pc, #488]	@ (8003320 <Traject+0x300>)
 8003136:	ed93 7a00 	vldr	s14, [r3]
 800313a:	4b74      	ldr	r3, [pc, #464]	@ (800330c <Traject+0x2ec>)
 800313c:	edd3 7a00 	vldr	s15, [r3]
 8003140:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003144:	4b77      	ldr	r3, [pc, #476]	@ (8003324 <Traject+0x304>)
 8003146:	edc3 7a00 	vstr	s15, [r3]
	if(Time_Velo_const >0)
 800314a:	4b74      	ldr	r3, [pc, #464]	@ (800331c <Traject+0x2fc>)
 800314c:	edd3 7a00 	vldr	s15, [r3]
 8003150:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003154:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003158:	f340 80cb 	ble.w	80032f2 <Traject+0x2d2>
	{
//		Time_acc_under = sqrt(Distance/Acc_max);
		if (elapsedTime < Time_acc)
 800315c:	4b72      	ldr	r3, [pc, #456]	@ (8003328 <Traject+0x308>)
 800315e:	ed93 7a00 	vldr	s14, [r3]
 8003162:	4b69      	ldr	r3, [pc, #420]	@ (8003308 <Traject+0x2e8>)
 8003164:	edd3 7a00 	vldr	s15, [r3]
 8003168:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800316c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003170:	d52f      	bpl.n	80031d2 <Traject+0x1b2>
		{
			// Acceleration phase
			Traj->currentAcceleration = Acc_max;
 8003172:	4b67      	ldr	r3, [pc, #412]	@ (8003310 <Traject+0x2f0>)
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	611a      	str	r2, [r3, #16]
			Traj->currentVelocity = Acc_max * elapsedTime;
 800317a:	4b65      	ldr	r3, [pc, #404]	@ (8003310 <Traject+0x2f0>)
 800317c:	ed93 7a00 	vldr	s14, [r3]
 8003180:	4b69      	ldr	r3, [pc, #420]	@ (8003328 <Traject+0x308>)
 8003182:	edd3 7a00 	vldr	s15, [r3]
 8003186:	ee67 7a27 	vmul.f32	s15, s14, s15
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	edc3 7a03 	vstr	s15, [r3, #12]
			Traj->currentPosition = 0.5f * Acc_max * elapsedTime * elapsedTime + Pos_initial;
 8003190:	4b5f      	ldr	r3, [pc, #380]	@ (8003310 <Traject+0x2f0>)
 8003192:	edd3 7a00 	vldr	s15, [r3]
 8003196:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800319a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800319e:	4b62      	ldr	r3, [pc, #392]	@ (8003328 <Traject+0x308>)
 80031a0:	edd3 7a00 	vldr	s15, [r3]
 80031a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031a8:	4b5f      	ldr	r3, [pc, #380]	@ (8003328 <Traject+0x308>)
 80031aa:	edd3 7a00 	vldr	s15, [r3]
 80031ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031b2:	edd7 7a02 	vldr	s15, [r7, #8]
 80031b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	edc3 7a02 	vstr	s15, [r3, #8]
			temp_pos_acc = Traj->currentPosition;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	4a59      	ldr	r2, [pc, #356]	@ (800332c <Traject+0x30c>)
 80031c6:	6013      	str	r3, [r2, #0]
			temp_pos_const = Traj->currentPosition;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	4a58      	ldr	r2, [pc, #352]	@ (8003330 <Traject+0x310>)
 80031ce:	6013      	str	r3, [r2, #0]
 80031d0:	e08f      	b.n	80032f2 <Traject+0x2d2>
		}
		else if (elapsedTime < time_ref1 )
 80031d2:	4b55      	ldr	r3, [pc, #340]	@ (8003328 <Traject+0x308>)
 80031d4:	ed93 7a00 	vldr	s14, [r3]
 80031d8:	4b51      	ldr	r3, [pc, #324]	@ (8003320 <Traject+0x300>)
 80031da:	edd3 7a00 	vldr	s15, [r3]
 80031de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031e6:	d521      	bpl.n	800322c <Traject+0x20c>
		{
			// Constant velocity phase
			Traj->currentAcceleration = 0;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	f04f 0200 	mov.w	r2, #0
 80031ee:	611a      	str	r2, [r3, #16]
			Traj->currentVelocity = Vel_max;
 80031f0:	4b48      	ldr	r3, [pc, #288]	@ (8003314 <Traject+0x2f4>)
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	60da      	str	r2, [r3, #12]
			Traj->currentPosition = (Vel_max * (elapsedTime-Time_acc)) + temp_pos_acc;
 80031f8:	4b4b      	ldr	r3, [pc, #300]	@ (8003328 <Traject+0x308>)
 80031fa:	ed93 7a00 	vldr	s14, [r3]
 80031fe:	4b42      	ldr	r3, [pc, #264]	@ (8003308 <Traject+0x2e8>)
 8003200:	edd3 7a00 	vldr	s15, [r3]
 8003204:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003208:	4b42      	ldr	r3, [pc, #264]	@ (8003314 <Traject+0x2f4>)
 800320a:	edd3 7a00 	vldr	s15, [r3]
 800320e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003212:	4b46      	ldr	r3, [pc, #280]	@ (800332c <Traject+0x30c>)
 8003214:	edd3 7a00 	vldr	s15, [r3]
 8003218:	ee77 7a27 	vadd.f32	s15, s14, s15
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	edc3 7a02 	vstr	s15, [r3, #8]
			temp_pos_const = Traj->currentPosition;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	4a42      	ldr	r2, [pc, #264]	@ (8003330 <Traject+0x310>)
 8003228:	6013      	str	r3, [r2, #0]
 800322a:	e062      	b.n	80032f2 <Traject+0x2d2>
		}
		else if (elapsedTime < time_ref2)
 800322c:	4b3e      	ldr	r3, [pc, #248]	@ (8003328 <Traject+0x308>)
 800322e:	ed93 7a00 	vldr	s14, [r3]
 8003232:	4b3c      	ldr	r3, [pc, #240]	@ (8003324 <Traject+0x304>)
 8003234:	edd3 7a00 	vldr	s15, [r3]
 8003238:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800323c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003240:	d54f      	bpl.n	80032e2 <Traject+0x2c2>
		{
			// Deceleration phase
			Traj->currentAcceleration = -Acc_max;
 8003242:	4b33      	ldr	r3, [pc, #204]	@ (8003310 <Traject+0x2f0>)
 8003244:	edd3 7a00 	vldr	s15, [r3]
 8003248:	eef1 7a67 	vneg.f32	s15, s15
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	edc3 7a04 	vstr	s15, [r3, #16]
			Traj->currentVelocity = -(Acc_max * (elapsedTime-time_ref1)) + Vel_max;
 8003252:	4b30      	ldr	r3, [pc, #192]	@ (8003314 <Traject+0x2f4>)
 8003254:	ed93 7a00 	vldr	s14, [r3]
 8003258:	4b33      	ldr	r3, [pc, #204]	@ (8003328 <Traject+0x308>)
 800325a:	edd3 6a00 	vldr	s13, [r3]
 800325e:	4b30      	ldr	r3, [pc, #192]	@ (8003320 <Traject+0x300>)
 8003260:	edd3 7a00 	vldr	s15, [r3]
 8003264:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003268:	4b29      	ldr	r3, [pc, #164]	@ (8003310 <Traject+0x2f0>)
 800326a:	edd3 7a00 	vldr	s15, [r3]
 800326e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003272:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	edc3 7a03 	vstr	s15, [r3, #12]
			Traj->currentPosition = Traj->currentVelocity*(elapsedTime-time_ref1)+(0.5f*Acc_max*(elapsedTime-time_ref1)*(elapsedTime-time_ref1))+temp_pos_const ;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	ed93 7a03 	vldr	s14, [r3, #12]
 8003282:	4b29      	ldr	r3, [pc, #164]	@ (8003328 <Traject+0x308>)
 8003284:	edd3 6a00 	vldr	s13, [r3]
 8003288:	4b25      	ldr	r3, [pc, #148]	@ (8003320 <Traject+0x300>)
 800328a:	edd3 7a00 	vldr	s15, [r3]
 800328e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003292:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003296:	4b1e      	ldr	r3, [pc, #120]	@ (8003310 <Traject+0x2f0>)
 8003298:	edd3 7a00 	vldr	s15, [r3]
 800329c:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80032a0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80032a4:	4b20      	ldr	r3, [pc, #128]	@ (8003328 <Traject+0x308>)
 80032a6:	ed93 6a00 	vldr	s12, [r3]
 80032aa:	4b1d      	ldr	r3, [pc, #116]	@ (8003320 <Traject+0x300>)
 80032ac:	edd3 7a00 	vldr	s15, [r3]
 80032b0:	ee76 7a67 	vsub.f32	s15, s12, s15
 80032b4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80032b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003328 <Traject+0x308>)
 80032ba:	ed93 6a00 	vldr	s12, [r3]
 80032be:	4b18      	ldr	r3, [pc, #96]	@ (8003320 <Traject+0x300>)
 80032c0:	edd3 7a00 	vldr	s15, [r3]
 80032c4:	ee76 7a67 	vsub.f32	s15, s12, s15
 80032c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032d0:	4b17      	ldr	r3, [pc, #92]	@ (8003330 <Traject+0x310>)
 80032d2:	edd3 7a00 	vldr	s15, [r3]
 80032d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	edc3 7a02 	vstr	s15, [r3, #8]
 80032e0:	e007      	b.n	80032f2 <Traject+0x2d2>
		}
		else {
			// Trajectory complete
			Traj->currentAcceleration = 0.0f;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	f04f 0200 	mov.w	r2, #0
 80032e8:	611a      	str	r2, [r3, #16]
			Traj->currentVelocity = 0.0f;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	f04f 0200 	mov.w	r2, #0
 80032f0:	60da      	str	r2, [r3, #12]
//			elapsedTime = 0.0f;
		}
	}
	if (Time_Velo_const <= 0)
 80032f2:	4b0a      	ldr	r3, [pc, #40]	@ (800331c <Traject+0x2fc>)
 80032f4:	edd3 7a00 	vldr	s15, [r3]
 80032f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80032fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003300:	d918      	bls.n	8003334 <Traject+0x314>

		}


	}
}
 8003302:	e0d2      	b.n	80034aa <Traject+0x48a>
 8003304:	20000388 	.word	0x20000388
 8003308:	2000038c 	.word	0x2000038c
 800330c:	20000390 	.word	0x20000390
 8003310:	20000360 	.word	0x20000360
 8003314:	20000364 	.word	0x20000364
 8003318:	20000368 	.word	0x20000368
 800331c:	2000036c 	.word	0x2000036c
 8003320:	20000380 	.word	0x20000380
 8003324:	20000384 	.word	0x20000384
 8003328:	20001148 	.word	0x20001148
 800332c:	20000374 	.word	0x20000374
 8003330:	20000378 	.word	0x20000378
		Time_acc_under = sqrt(Distance/Acc_max);
 8003334:	4b5f      	ldr	r3, [pc, #380]	@ (80034b4 <Traject+0x494>)
 8003336:	ed93 7a00 	vldr	s14, [r3]
 800333a:	4b5f      	ldr	r3, [pc, #380]	@ (80034b8 <Traject+0x498>)
 800333c:	edd3 7a00 	vldr	s15, [r3]
 8003340:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003344:	ee16 0a90 	vmov	r0, s13
 8003348:	f7fd f8ca 	bl	80004e0 <__aeabi_f2d>
 800334c:	4602      	mov	r2, r0
 800334e:	460b      	mov	r3, r1
 8003350:	ec43 2b10 	vmov	d0, r2, r3
 8003354:	f008 fb32 	bl	800b9bc <sqrt>
 8003358:	ec53 2b10 	vmov	r2, r3, d0
 800335c:	4610      	mov	r0, r2
 800335e:	4619      	mov	r1, r3
 8003360:	f7fd fbe6 	bl	8000b30 <__aeabi_d2f>
 8003364:	4603      	mov	r3, r0
 8003366:	4a55      	ldr	r2, [pc, #340]	@ (80034bc <Traject+0x49c>)
 8003368:	6013      	str	r3, [r2, #0]
		if (elapsedTime < Time_acc_under)
 800336a:	4b55      	ldr	r3, [pc, #340]	@ (80034c0 <Traject+0x4a0>)
 800336c:	ed93 7a00 	vldr	s14, [r3]
 8003370:	4b52      	ldr	r3, [pc, #328]	@ (80034bc <Traject+0x49c>)
 8003372:	edd3 7a00 	vldr	s15, [r3]
 8003376:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800337a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800337e:	d52f      	bpl.n	80033e0 <Traject+0x3c0>
			Traj->currentAcceleration = Acc_max;
 8003380:	4b4d      	ldr	r3, [pc, #308]	@ (80034b8 <Traject+0x498>)
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	611a      	str	r2, [r3, #16]
			Traj->currentVelocity = Acc_max * elapsedTime;
 8003388:	4b4b      	ldr	r3, [pc, #300]	@ (80034b8 <Traject+0x498>)
 800338a:	ed93 7a00 	vldr	s14, [r3]
 800338e:	4b4c      	ldr	r3, [pc, #304]	@ (80034c0 <Traject+0x4a0>)
 8003390:	edd3 7a00 	vldr	s15, [r3]
 8003394:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	edc3 7a03 	vstr	s15, [r3, #12]
			Traj->currentPosition = Pos_initial + 0.5f * Acc_max * elapsedTime * elapsedTime;
 800339e:	4b46      	ldr	r3, [pc, #280]	@ (80034b8 <Traject+0x498>)
 80033a0:	edd3 7a00 	vldr	s15, [r3]
 80033a4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80033a8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80033ac:	4b44      	ldr	r3, [pc, #272]	@ (80034c0 <Traject+0x4a0>)
 80033ae:	edd3 7a00 	vldr	s15, [r3]
 80033b2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033b6:	4b42      	ldr	r3, [pc, #264]	@ (80034c0 <Traject+0x4a0>)
 80033b8:	edd3 7a00 	vldr	s15, [r3]
 80033bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033c0:	edd7 7a02 	vldr	s15, [r7, #8]
 80033c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	edc3 7a02 	vstr	s15, [r3, #8]
			temp_pos_acc = Traj->currentPosition;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	4a3c      	ldr	r2, [pc, #240]	@ (80034c4 <Traject+0x4a4>)
 80033d4:	6013      	str	r3, [r2, #0]
			temp_velo_acc = Traj->currentVelocity;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	68db      	ldr	r3, [r3, #12]
 80033da:	4a3b      	ldr	r2, [pc, #236]	@ (80034c8 <Traject+0x4a8>)
 80033dc:	6013      	str	r3, [r2, #0]
}
 80033de:	e064      	b.n	80034aa <Traject+0x48a>
		else if (elapsedTime < 2*Time_acc_under)
 80033e0:	4b36      	ldr	r3, [pc, #216]	@ (80034bc <Traject+0x49c>)
 80033e2:	edd3 7a00 	vldr	s15, [r3]
 80033e6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80033ea:	4b35      	ldr	r3, [pc, #212]	@ (80034c0 <Traject+0x4a0>)
 80033ec:	edd3 7a00 	vldr	s15, [r3]
 80033f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033f8:	dd4f      	ble.n	800349a <Traject+0x47a>
			Traj->currentAcceleration = -Acc_max;
 80033fa:	4b2f      	ldr	r3, [pc, #188]	@ (80034b8 <Traject+0x498>)
 80033fc:	edd3 7a00 	vldr	s15, [r3]
 8003400:	eef1 7a67 	vneg.f32	s15, s15
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	edc3 7a04 	vstr	s15, [r3, #16]
			Traj->currentVelocity = temp_velo_acc - Acc_max*(elapsedTime-Time_acc_under);
 800340a:	4b2f      	ldr	r3, [pc, #188]	@ (80034c8 <Traject+0x4a8>)
 800340c:	ed93 7a00 	vldr	s14, [r3]
 8003410:	4b2b      	ldr	r3, [pc, #172]	@ (80034c0 <Traject+0x4a0>)
 8003412:	edd3 6a00 	vldr	s13, [r3]
 8003416:	4b29      	ldr	r3, [pc, #164]	@ (80034bc <Traject+0x49c>)
 8003418:	edd3 7a00 	vldr	s15, [r3]
 800341c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003420:	4b25      	ldr	r3, [pc, #148]	@ (80034b8 <Traject+0x498>)
 8003422:	edd3 7a00 	vldr	s15, [r3]
 8003426:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800342a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	edc3 7a03 	vstr	s15, [r3, #12]
			Traj->currentPosition = temp_pos_acc + Traj->currentVelocity *(elapsedTime-Time_acc_under)+(0.5f*Acc_max*(elapsedTime-Time_acc_under)*(elapsedTime-Time_acc_under));
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	ed93 7a03 	vldr	s14, [r3, #12]
 800343a:	4b21      	ldr	r3, [pc, #132]	@ (80034c0 <Traject+0x4a0>)
 800343c:	edd3 6a00 	vldr	s13, [r3]
 8003440:	4b1e      	ldr	r3, [pc, #120]	@ (80034bc <Traject+0x49c>)
 8003442:	edd3 7a00 	vldr	s15, [r3]
 8003446:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800344a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800344e:	4b1d      	ldr	r3, [pc, #116]	@ (80034c4 <Traject+0x4a4>)
 8003450:	edd3 7a00 	vldr	s15, [r3]
 8003454:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003458:	4b17      	ldr	r3, [pc, #92]	@ (80034b8 <Traject+0x498>)
 800345a:	edd3 7a00 	vldr	s15, [r3]
 800345e:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8003462:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8003466:	4b16      	ldr	r3, [pc, #88]	@ (80034c0 <Traject+0x4a0>)
 8003468:	ed93 6a00 	vldr	s12, [r3]
 800346c:	4b13      	ldr	r3, [pc, #76]	@ (80034bc <Traject+0x49c>)
 800346e:	edd3 7a00 	vldr	s15, [r3]
 8003472:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003476:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800347a:	4b11      	ldr	r3, [pc, #68]	@ (80034c0 <Traject+0x4a0>)
 800347c:	ed93 6a00 	vldr	s12, [r3]
 8003480:	4b0e      	ldr	r3, [pc, #56]	@ (80034bc <Traject+0x49c>)
 8003482:	edd3 7a00 	vldr	s15, [r3]
 8003486:	ee76 7a67 	vsub.f32	s15, s12, s15
 800348a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800348e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8003498:	e007      	b.n	80034aa <Traject+0x48a>
			Traj->currentAcceleration = 0.0f;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	f04f 0200 	mov.w	r2, #0
 80034a0:	611a      	str	r2, [r3, #16]
			Traj->currentVelocity = 0.0f;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	f04f 0200 	mov.w	r2, #0
 80034a8:	60da      	str	r2, [r3, #12]
}
 80034aa:	bf00      	nop
 80034ac:	3710      	adds	r7, #16
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	20000388 	.word	0x20000388
 80034b8:	20000360 	.word	0x20000360
 80034bc:	20000370 	.word	0x20000370
 80034c0:	20001148 	.word	0x20001148
 80034c4:	20000374 	.word	0x20000374
 80034c8:	2000037c 	.word	0x2000037c

080034cc <kalman_filter_init>:
 */
#include "main.h"
#include "Kalman.h"

void kalman_filter_init(KalmanState *state, float Q, float R)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b085      	sub	sp, #20
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	60f8      	str	r0, [r7, #12]
 80034d4:	ed87 0a02 	vstr	s0, [r7, #8]
 80034d8:	edc7 0a01 	vstr	s1, [r7, #4]
	state->Q = Q;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	68ba      	ldr	r2, [r7, #8]
 80034e0:	609a      	str	r2, [r3, #8]
	state->R = R;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	60da      	str	r2, [r3, #12]
	state->x_k1_k1 = 0;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	f04f 0200 	mov.w	r2, #0
 80034ee:	601a      	str	r2, [r3, #0]
	state->P_k1_k1 = 1;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80034f6:	605a      	str	r2, [r3, #4]
	state->Kg = 0;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	f04f 0200 	mov.w	r2, #0
 80034fe:	611a      	str	r2, [r3, #16]
	state->P_k_k1 = 1;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003506:	615a      	str	r2, [r3, #20]
	state->kalman_adc_old = 0;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	f04f 0200 	mov.w	r2, #0
 800350e:	619a      	str	r2, [r3, #24]
}
 8003510:	bf00      	nop
 8003512:	3714      	adds	r7, #20
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr

0800351c <kalman_filter>:

double kalman_filter(KalmanState *state, double Accel ) {
 800351c:	b580      	push	{r7, lr}
 800351e:	b088      	sub	sp, #32
 8003520:	af00      	add	r7, sp, #0
 8003522:	60f8      	str	r0, [r7, #12]
 8003524:	ed87 0b00 	vstr	d0, [r7]
    float Z_k = Accel;
 8003528:	e9d7 0100 	ldrd	r0, r1, [r7]
 800352c:	f7fd fb00 	bl	8000b30 <__aeabi_d2f>
 8003530:	4603      	mov	r3, r0
 8003532:	61fb      	str	r3, [r7, #28]
    float x_k_k1 = state->kalman_adc_old;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	699b      	ldr	r3, [r3, #24]
 8003538:	61bb      	str	r3, [r7, #24]
    state->P_k_k1 = state->P_k1_k1 + state->Q;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	ed93 7a01 	vldr	s14, [r3, #4]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	edd3 7a02 	vldr	s15, [r3, #8]
 8003546:	ee77 7a27 	vadd.f32	s15, s14, s15
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	edc3 7a05 	vstr	s15, [r3, #20]

    state->Kg = state->P_k_k1 / (state->P_k_k1 + state->R);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	edd3 6a05 	vldr	s13, [r3, #20]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	ed93 7a05 	vldr	s14, [r3, #20]
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	edd3 7a03 	vldr	s15, [r3, #12]
 8003562:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003566:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	edc3 7a04 	vstr	s15, [r3, #16]
    float kalman_adc = x_k_k1 + state->Kg * (Z_k - state->kalman_adc_old);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	ed93 7a04 	vldr	s14, [r3, #16]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	edd3 7a06 	vldr	s15, [r3, #24]
 800357c:	edd7 6a07 	vldr	s13, [r7, #28]
 8003580:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003584:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003588:	ed97 7a06 	vldr	s14, [r7, #24]
 800358c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003590:	edc7 7a05 	vstr	s15, [r7, #20]
    state->P_k1_k1 = (1 - state->Kg) * state->P_k_k1;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	edd3 7a04 	vldr	s15, [r3, #16]
 800359a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800359e:	ee37 7a67 	vsub.f32	s14, s14, s15
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	edd3 7a05 	vldr	s15, [r3, #20]
 80035a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	edc3 7a01 	vstr	s15, [r3, #4]

    state->kalman_adc_old = kalman_adc;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	697a      	ldr	r2, [r7, #20]
 80035b6:	619a      	str	r2, [r3, #24]
    return kalman_adc;
 80035b8:	6978      	ldr	r0, [r7, #20]
 80035ba:	f7fc ff91 	bl	80004e0 <__aeabi_f2d>
 80035be:	4602      	mov	r2, r0
 80035c0:	460b      	mov	r3, r1
 80035c2:	ec43 2b17 	vmov	d7, r2, r3
}
 80035c6:	eeb0 0a47 	vmov.f32	s0, s14
 80035ca:	eef0 0a67 	vmov.f32	s1, s15
 80035ce:	3720      	adds	r7, #32
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80035d4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80035d8:	b086      	sub	sp, #24
 80035da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80035dc:	f001 f98d 	bl	80048fa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80035e0:	f000 f914 	bl	800380c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80035e4:	f000 fc7c 	bl	8003ee0 <MX_GPIO_Init>
  MX_DMA_Init();
 80035e8:	f000 fc48 	bl	8003e7c <MX_DMA_Init>
  MX_TIM2_Init();
 80035ec:	f000 f9d2 	bl	8003994 <MX_TIM2_Init>
  MX_TIM3_Init();
 80035f0:	f000 fa24 	bl	8003a3c <MX_TIM3_Init>
  MX_TIM5_Init();
 80035f4:	f000 faf2 	bl	8003bdc <MX_TIM5_Init>
  MX_UART4_Init();
 80035f8:	f000 fba4 	bl	8003d44 <MX_UART4_Init>
  MX_TIM4_Init();
 80035fc:	f000 faa0 	bl	8003b40 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8003600:	f000 fbee 	bl	8003de0 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 8003604:	f000 fb6e 	bl	8003ce4 <MX_TIM16_Init>
  MX_TIM6_Init();
 8003608:	f000 fb36 	bl	8003c78 <MX_TIM6_Init>
  MX_ADC1_Init();
 800360c:	f000 f94a 	bl	80038a4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);					// AMT Encoder
 8003610:	4860      	ldr	r0, [pc, #384]	@ (8003794 <main+0x1c0>)
 8003612:	f004 f98f 	bl	8007934 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim3);					// Output compare
 8003616:	4860      	ldr	r0, [pc, #384]	@ (8003798 <main+0x1c4>)
 8003618:	f004 f98c 	bl	8007934 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim6);					// Trajectory trigger
 800361c:	485f      	ldr	r0, [pc, #380]	@ (800379c <main+0x1c8>)
 800361e:	f004 f989 	bl	8007934 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1);        // PWM
 8003622:	2100      	movs	r1, #0
 8003624:	485c      	ldr	r0, [pc, #368]	@ (8003798 <main+0x1c4>)
 8003626:	f004 fadb 	bl	8007be0 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_2);        // Direction
 800362a:	2104      	movs	r1, #4
 800362c:	485a      	ldr	r0, [pc, #360]	@ (8003798 <main+0x1c4>)
 800362e:	f004 fad7 	bl	8007be0 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 8003632:	485b      	ldr	r0, [pc, #364]	@ (80037a0 <main+0x1cc>)
 8003634:	f004 f9ee 	bl	8007a14 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim5);
 8003638:	485a      	ldr	r0, [pc, #360]	@ (80037a4 <main+0x1d0>)
 800363a:	f004 f9eb 	bl	8007a14 <HAL_TIM_Base_Start_IT>
  hmodbus.huart = &huart2;
 800363e:	4b5a      	ldr	r3, [pc, #360]	@ (80037a8 <main+0x1d4>)
 8003640:	4a5a      	ldr	r2, [pc, #360]	@ (80037ac <main+0x1d8>)
 8003642:	60da      	str	r2, [r3, #12]
  hmodbus.htim = &htim16;
 8003644:	4b58      	ldr	r3, [pc, #352]	@ (80037a8 <main+0x1d4>)
 8003646:	4a5a      	ldr	r2, [pc, #360]	@ (80037b0 <main+0x1dc>)
 8003648:	611a      	str	r2, [r3, #16]
  hmodbus.slaveAddress = 0x15;
 800364a:	4b57      	ldr	r3, [pc, #348]	@ (80037a8 <main+0x1d4>)
 800364c:	2215      	movs	r2, #21
 800364e:	701a      	strb	r2, [r3, #0]
  hmodbus.RegisterSize =200;
 8003650:	4b55      	ldr	r3, [pc, #340]	@ (80037a8 <main+0x1d4>)
 8003652:	22c8      	movs	r2, #200	@ 0xc8
 8003654:	609a      	str	r2, [r3, #8]
  Modbus_init(&hmodbus, registerFrame);
 8003656:	4957      	ldr	r1, [pc, #348]	@ (80037b4 <main+0x1e0>)
 8003658:	4853      	ldr	r0, [pc, #332]	@ (80037a8 <main+0x1d4>)
 800365a:	f7fe fba7 	bl	8001dac <Modbus_init>

  float PID_pos_K[3] = {12 ,0.002, 0.001};
 800365e:	4a56      	ldr	r2, [pc, #344]	@ (80037b8 <main+0x1e4>)
 8003660:	f107 030c 	add.w	r3, r7, #12
 8003664:	ca07      	ldmia	r2, {r0, r1, r2}
 8003666:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  float PID_velo_K[3] = {7.0 ,0.0022, 0.0001};
 800366a:	4a54      	ldr	r2, [pc, #336]	@ (80037bc <main+0x1e8>)
 800366c:	463b      	mov	r3, r7
 800366e:	ca07      	ldmia	r2, {r0, r1, r2}
 8003670:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  // Velocity 450 mm/s
//  float PID_pos_K[3] = {17 ,0.002, 0.0001};
//  float PID_velo_K[3] = {9 ,0.00002, 0.0};

  // Initialize ASRS
  Traject_init(&Traj,550, 600);				// V_max, A_max
 8003674:	eddf 0a52 	vldr	s1, [pc, #328]	@ 80037c0 <main+0x1ec>
 8003678:	ed9f 0a52 	vldr	s0, [pc, #328]	@ 80037c4 <main+0x1f0>
 800367c:	4852      	ldr	r0, [pc, #328]	@ (80037c8 <main+0x1f4>)
 800367e:	f7ff fcaf 	bl	8002fe0 <Traject_init>
//  Kalman_Start(&Vel_filtered);
  AMT_encoder_init(&AMT, &htim2);
 8003682:	4944      	ldr	r1, [pc, #272]	@ (8003794 <main+0x1c0>)
 8003684:	4851      	ldr	r0, [pc, #324]	@ (80037cc <main+0x1f8>)
 8003686:	f7fe f9fb 	bl	8001a80 <AMT_encoder_init>
  MOTOR_init(&MT, &htim3,TIM_CHANNEL_2, TIM_CHANNEL_1);
 800368a:	2300      	movs	r3, #0
 800368c:	2204      	movs	r2, #4
 800368e:	4942      	ldr	r1, [pc, #264]	@ (8003798 <main+0x1c4>)
 8003690:	484f      	ldr	r0, [pc, #316]	@ (80037d0 <main+0x1fc>)
 8003692:	f7fe fe7f 	bl	8002394 <MOTOR_init>
  PID_controller_init(&PID_pos,PID_pos_K[0],PID_pos_K[1],PID_pos_K[2]);
 8003696:	edd7 7a03 	vldr	s15, [r7, #12]
 800369a:	ed97 7a04 	vldr	s14, [r7, #16]
 800369e:	edd7 6a05 	vldr	s13, [r7, #20]
 80036a2:	eeb0 1a66 	vmov.f32	s2, s13
 80036a6:	eef0 0a47 	vmov.f32	s1, s14
 80036aa:	eeb0 0a67 	vmov.f32	s0, s15
 80036ae:	4849      	ldr	r0, [pc, #292]	@ (80037d4 <main+0x200>)
 80036b0:	f7ff f90a 	bl	80028c8 <PID_controller_init>
  PID_controller_init(&PID_velo,PID_velo_K[0],PID_velo_K[1],PID_velo_K[3]);
 80036b4:	edd7 7a00 	vldr	s15, [r7]
 80036b8:	ed97 7a01 	vldr	s14, [r7, #4]
 80036bc:	edd7 6a03 	vldr	s13, [r7, #12]
 80036c0:	eeb0 1a66 	vmov.f32	s2, s13
 80036c4:	eef0 0a47 	vmov.f32	s1, s14
 80036c8:	eeb0 0a67 	vmov.f32	s0, s15
 80036cc:	4842      	ldr	r0, [pc, #264]	@ (80037d8 <main+0x204>)
 80036ce:	f7ff f8fb 	bl	80028c8 <PID_controller_init>
  kalman_filter_init(&filtered_velo, 0.001,0.6);
 80036d2:	eddf 0a42 	vldr	s1, [pc, #264]	@ 80037dc <main+0x208>
 80036d6:	ed9f 0a42 	vldr	s0, [pc, #264]	@ 80037e0 <main+0x20c>
 80036da:	4842      	ldr	r0, [pc, #264]	@ (80037e4 <main+0x210>)
 80036dc:	f7ff fef6 	bl	80034cc <kalman_filter_init>
  kalman_filter_init(&filtered_accel, 0.002,0.2);
 80036e0:	eddf 0a41 	vldr	s1, [pc, #260]	@ 80037e8 <main+0x214>
 80036e4:	ed9f 0a41 	vldr	s0, [pc, #260]	@ 80037ec <main+0x218>
 80036e8:	4841      	ldr	r0, [pc, #260]	@ (80037f0 <main+0x21c>)
 80036ea:	f7ff feef 	bl	80034cc <kalman_filter_init>

    /* USER CODE BEGIN 3 */

	  // Feedback to base system 5 Hz
	  static uint64_t timestamps =0;
	  if(HAL_GetTick() > timestamps & emer == 0 )
 80036ee:	f001 f969 	bl	80049c4 <HAL_GetTick>
 80036f2:	4603      	mov	r3, r0
 80036f4:	2200      	movs	r2, #0
 80036f6:	461c      	mov	r4, r3
 80036f8:	4615      	mov	r5, r2
 80036fa:	4b3e      	ldr	r3, [pc, #248]	@ (80037f4 <main+0x220>)
 80036fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003700:	42a2      	cmp	r2, r4
 8003702:	41ab      	sbcs	r3, r5
 8003704:	bf34      	ite	cc
 8003706:	2301      	movcc	r3, #1
 8003708:	2300      	movcs	r3, #0
 800370a:	b2da      	uxtb	r2, r3
 800370c:	4b3a      	ldr	r3, [pc, #232]	@ (80037f8 <main+0x224>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	2b00      	cmp	r3, #0
 8003712:	bf0c      	ite	eq
 8003714:	2301      	moveq	r3, #1
 8003716:	2300      	movne	r3, #0
 8003718:	b2db      	uxtb	r3, r3
 800371a:	4013      	ands	r3, r2
 800371c:	b2db      	uxtb	r3, r3
 800371e:	2b00      	cmp	r3, #0
 8003720:	d00b      	beq.n	800373a <main+0x166>
	  {
		  timestamps =HAL_GetTick() + 100;		//ms
 8003722:	f001 f94f 	bl	80049c4 <HAL_GetTick>
 8003726:	4603      	mov	r3, r0
 8003728:	3364      	adds	r3, #100	@ 0x64
 800372a:	2200      	movs	r2, #0
 800372c:	4698      	mov	r8, r3
 800372e:	4691      	mov	r9, r2
 8003730:	4b30      	ldr	r3, [pc, #192]	@ (80037f4 <main+0x220>)
 8003732:	e9c3 8900 	strd	r8, r9, [r3]
	  	  Heartbeat();
 8003736:	f7fd fceb 	bl	8001110 <Heartbeat>
	  }

	  // UI & Gripper
	  Vacuum();
 800373a:	f7fd fd55 	bl	80011e8 <Vacuum>
	  GripperMovement();
 800373e:	f7fd fd77 	bl	8001230 <GripperMovement>
	  Modbus_Protocal_Worker();
 8003742:	f7fe fbbf 	bl	8001ec4 <Modbus_Protocal_Worker>
	  Routine();
 8003746:	f7fd fcf1 	bl	800112c <Routine>

////	  //Ps2
	  HAL_UART_Receive(&huart4,ps2.ps2RX, 10 ,10);
 800374a:	230a      	movs	r3, #10
 800374c:	220a      	movs	r2, #10
 800374e:	492b      	ldr	r1, [pc, #172]	@ (80037fc <main+0x228>)
 8003750:	482b      	ldr	r0, [pc, #172]	@ (8003800 <main+0x22c>)
 8003752:	f006 fa51 	bl	8009bf8 <HAL_UART_Receive>
	  if (base.BaseStatus == 1){
 8003756:	4b2b      	ldr	r3, [pc, #172]	@ (8003804 <main+0x230>)
 8003758:	881b      	ldrh	r3, [r3, #0]
 800375a:	2b01      	cmp	r3, #1
 800375c:	d101      	bne.n	8003762 <main+0x18e>
		  SetShelves();
 800375e:	f7fd fd99 	bl	8001294 <SetShelves>
	  }

	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7) == GPIO_PIN_SET)		// Top photo limit was triggered
 8003762:	2180      	movs	r1, #128	@ 0x80
 8003764:	4828      	ldr	r0, [pc, #160]	@ (8003808 <main+0x234>)
 8003766:	f002 fffd 	bl	8006764 <HAL_GPIO_ReadPin>
 800376a:	4603      	mov	r3, r0
 800376c:	2b01      	cmp	r3, #1
 800376e:	d109      	bne.n	8003784 <main+0x1b0>
	  	{
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 8003770:	2201      	movs	r2, #1
 8003772:	2120      	movs	r1, #32
 8003774:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003778:	f003 f80c 	bl	8006794 <HAL_GPIO_WritePin>
		  emer = 1;
 800377c:	4b1e      	ldr	r3, [pc, #120]	@ (80037f8 <main+0x224>)
 800377e:	2201      	movs	r2, #1
 8003780:	601a      	str	r2, [r3, #0]
 8003782:	e7b4      	b.n	80036ee <main+0x11a>
	  	}
	  else
	  {
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 0);
 8003784:	2200      	movs	r2, #0
 8003786:	2120      	movs	r1, #32
 8003788:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800378c:	f003 f802 	bl	8006794 <HAL_GPIO_WritePin>
  {
 8003790:	e7ad      	b.n	80036ee <main+0x11a>
 8003792:	bf00      	nop
 8003794:	20000400 	.word	0x20000400
 8003798:	200004cc 	.word	0x200004cc
 800379c:	20000730 	.word	0x20000730
 80037a0:	20000598 	.word	0x20000598
 80037a4:	20000664 	.word	0x20000664
 80037a8:	20000c2c 	.word	0x20000c2c
 80037ac:	20000994 	.word	0x20000994
 80037b0:	200007fc 	.word	0x200007fc
 80037b4:	2000114c 	.word	0x2000114c
 80037b8:	0800bbe0 	.word	0x0800bbe0
 80037bc:	0800bbec 	.word	0x0800bbec
 80037c0:	44160000 	.word	0x44160000
 80037c4:	44098000 	.word	0x44098000
 80037c8:	20000b28 	.word	0x20000b28
 80037cc:	20000b40 	.word	0x20000b40
 80037d0:	20000b20 	.word	0x20000b20
 80037d4:	200002d4 	.word	0x200002d4
 80037d8:	20000c10 	.word	0x20000c10
 80037dc:	3f19999a 	.word	0x3f19999a
 80037e0:	3a83126f 	.word	0x3a83126f
 80037e4:	20001104 	.word	0x20001104
 80037e8:	3e4ccccd 	.word	0x3e4ccccd
 80037ec:	3b03126f 	.word	0x3b03126f
 80037f0:	20001120 	.word	0x20001120
 80037f4:	200012e8 	.word	0x200012e8
 80037f8:	200012dc 	.word	0x200012dc
 80037fc:	20000b90 	.word	0x20000b90
 8003800:	200008c8 	.word	0x200008c8
 8003804:	200002f0 	.word	0x200002f0
 8003808:	48000800 	.word	0x48000800

0800380c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b094      	sub	sp, #80	@ 0x50
 8003810:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003812:	f107 0318 	add.w	r3, r7, #24
 8003816:	2238      	movs	r2, #56	@ 0x38
 8003818:	2100      	movs	r1, #0
 800381a:	4618      	mov	r0, r3
 800381c:	f008 f88e 	bl	800b93c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003820:	1d3b      	adds	r3, r7, #4
 8003822:	2200      	movs	r2, #0
 8003824:	601a      	str	r2, [r3, #0]
 8003826:	605a      	str	r2, [r3, #4]
 8003828:	609a      	str	r2, [r3, #8]
 800382a:	60da      	str	r2, [r3, #12]
 800382c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800382e:	2000      	movs	r0, #0
 8003830:	f002 ffec 	bl	800680c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003834:	2302      	movs	r3, #2
 8003836:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003838:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800383c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800383e:	2340      	movs	r3, #64	@ 0x40
 8003840:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003842:	2302      	movs	r3, #2
 8003844:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003846:	2302      	movs	r3, #2
 8003848:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800384a:	2304      	movs	r3, #4
 800384c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800384e:	2355      	movs	r3, #85	@ 0x55
 8003850:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003852:	2302      	movs	r3, #2
 8003854:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003856:	2302      	movs	r3, #2
 8003858:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800385a:	2302      	movs	r3, #2
 800385c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800385e:	f107 0318 	add.w	r3, r7, #24
 8003862:	4618      	mov	r0, r3
 8003864:	f003 f886 	bl	8006974 <HAL_RCC_OscConfig>
 8003868:	4603      	mov	r3, r0
 800386a:	2b00      	cmp	r3, #0
 800386c:	d001      	beq.n	8003872 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800386e:	f000 fd1d 	bl	80042ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003872:	230f      	movs	r3, #15
 8003874:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003876:	2303      	movs	r3, #3
 8003878:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800387a:	2300      	movs	r3, #0
 800387c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800387e:	2300      	movs	r3, #0
 8003880:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003882:	2300      	movs	r3, #0
 8003884:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003886:	1d3b      	adds	r3, r7, #4
 8003888:	2104      	movs	r1, #4
 800388a:	4618      	mov	r0, r3
 800388c:	f003 fb84 	bl	8006f98 <HAL_RCC_ClockConfig>
 8003890:	4603      	mov	r3, r0
 8003892:	2b00      	cmp	r3, #0
 8003894:	d001      	beq.n	800389a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8003896:	f000 fd09 	bl	80042ac <Error_Handler>
  }
}
 800389a:	bf00      	nop
 800389c:	3750      	adds	r7, #80	@ 0x50
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
	...

080038a4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b08c      	sub	sp, #48	@ 0x30
 80038a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80038aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80038ae:	2200      	movs	r2, #0
 80038b0:	601a      	str	r2, [r3, #0]
 80038b2:	605a      	str	r2, [r3, #4]
 80038b4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80038b6:	1d3b      	adds	r3, r7, #4
 80038b8:	2220      	movs	r2, #32
 80038ba:	2100      	movs	r1, #0
 80038bc:	4618      	mov	r0, r3
 80038be:	f008 f83d 	bl	800b93c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80038c2:	4b32      	ldr	r3, [pc, #200]	@ (800398c <MX_ADC1_Init+0xe8>)
 80038c4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80038c8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80038ca:	4b30      	ldr	r3, [pc, #192]	@ (800398c <MX_ADC1_Init+0xe8>)
 80038cc:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80038d0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80038d2:	4b2e      	ldr	r3, [pc, #184]	@ (800398c <MX_ADC1_Init+0xe8>)
 80038d4:	2200      	movs	r2, #0
 80038d6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80038d8:	4b2c      	ldr	r3, [pc, #176]	@ (800398c <MX_ADC1_Init+0xe8>)
 80038da:	2200      	movs	r2, #0
 80038dc:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80038de:	4b2b      	ldr	r3, [pc, #172]	@ (800398c <MX_ADC1_Init+0xe8>)
 80038e0:	2200      	movs	r2, #0
 80038e2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80038e4:	4b29      	ldr	r3, [pc, #164]	@ (800398c <MX_ADC1_Init+0xe8>)
 80038e6:	2200      	movs	r2, #0
 80038e8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80038ea:	4b28      	ldr	r3, [pc, #160]	@ (800398c <MX_ADC1_Init+0xe8>)
 80038ec:	2204      	movs	r2, #4
 80038ee:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80038f0:	4b26      	ldr	r3, [pc, #152]	@ (800398c <MX_ADC1_Init+0xe8>)
 80038f2:	2200      	movs	r2, #0
 80038f4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80038f6:	4b25      	ldr	r3, [pc, #148]	@ (800398c <MX_ADC1_Init+0xe8>)
 80038f8:	2200      	movs	r2, #0
 80038fa:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80038fc:	4b23      	ldr	r3, [pc, #140]	@ (800398c <MX_ADC1_Init+0xe8>)
 80038fe:	2201      	movs	r2, #1
 8003900:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003902:	4b22      	ldr	r3, [pc, #136]	@ (800398c <MX_ADC1_Init+0xe8>)
 8003904:	2200      	movs	r2, #0
 8003906:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800390a:	4b20      	ldr	r3, [pc, #128]	@ (800398c <MX_ADC1_Init+0xe8>)
 800390c:	2200      	movs	r2, #0
 800390e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003910:	4b1e      	ldr	r3, [pc, #120]	@ (800398c <MX_ADC1_Init+0xe8>)
 8003912:	2200      	movs	r2, #0
 8003914:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003916:	4b1d      	ldr	r3, [pc, #116]	@ (800398c <MX_ADC1_Init+0xe8>)
 8003918:	2200      	movs	r2, #0
 800391a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800391e:	4b1b      	ldr	r3, [pc, #108]	@ (800398c <MX_ADC1_Init+0xe8>)
 8003920:	2200      	movs	r2, #0
 8003922:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8003924:	4b19      	ldr	r3, [pc, #100]	@ (800398c <MX_ADC1_Init+0xe8>)
 8003926:	2200      	movs	r2, #0
 8003928:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800392c:	4817      	ldr	r0, [pc, #92]	@ (800398c <MX_ADC1_Init+0xe8>)
 800392e:	f001 fa2b 	bl	8004d88 <HAL_ADC_Init>
 8003932:	4603      	mov	r3, r0
 8003934:	2b00      	cmp	r3, #0
 8003936:	d001      	beq.n	800393c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8003938:	f000 fcb8 	bl	80042ac <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800393c:	2300      	movs	r3, #0
 800393e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003940:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003944:	4619      	mov	r1, r3
 8003946:	4811      	ldr	r0, [pc, #68]	@ (800398c <MX_ADC1_Init+0xe8>)
 8003948:	f002 f840 	bl	80059cc <HAL_ADCEx_MultiModeConfigChannel>
 800394c:	4603      	mov	r3, r0
 800394e:	2b00      	cmp	r3, #0
 8003950:	d001      	beq.n	8003956 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8003952:	f000 fcab 	bl	80042ac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8003956:	4b0e      	ldr	r3, [pc, #56]	@ (8003990 <MX_ADC1_Init+0xec>)
 8003958:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800395a:	2306      	movs	r3, #6
 800395c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800395e:	2300      	movs	r3, #0
 8003960:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003962:	237f      	movs	r3, #127	@ 0x7f
 8003964:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003966:	2304      	movs	r3, #4
 8003968:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800396a:	2300      	movs	r3, #0
 800396c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800396e:	1d3b      	adds	r3, r7, #4
 8003970:	4619      	mov	r1, r3
 8003972:	4806      	ldr	r0, [pc, #24]	@ (800398c <MX_ADC1_Init+0xe8>)
 8003974:	f001 fbc4 	bl	8005100 <HAL_ADC_ConfigChannel>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d001      	beq.n	8003982 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800397e:	f000 fc95 	bl	80042ac <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003982:	bf00      	nop
 8003984:	3730      	adds	r7, #48	@ 0x30
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	20000394 	.word	0x20000394
 8003990:	19200040 	.word	0x19200040

08003994 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b08c      	sub	sp, #48	@ 0x30
 8003998:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800399a:	f107 030c 	add.w	r3, r7, #12
 800399e:	2224      	movs	r2, #36	@ 0x24
 80039a0:	2100      	movs	r1, #0
 80039a2:	4618      	mov	r0, r3
 80039a4:	f007 ffca 	bl	800b93c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039a8:	463b      	mov	r3, r7
 80039aa:	2200      	movs	r2, #0
 80039ac:	601a      	str	r2, [r3, #0]
 80039ae:	605a      	str	r2, [r3, #4]
 80039b0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80039b2:	4b21      	ldr	r3, [pc, #132]	@ (8003a38 <MX_TIM2_Init+0xa4>)
 80039b4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80039b8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80039ba:	4b1f      	ldr	r3, [pc, #124]	@ (8003a38 <MX_TIM2_Init+0xa4>)
 80039bc:	2200      	movs	r2, #0
 80039be:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039c0:	4b1d      	ldr	r3, [pc, #116]	@ (8003a38 <MX_TIM2_Init+0xa4>)
 80039c2:	2200      	movs	r2, #0
 80039c4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80039c6:	4b1c      	ldr	r3, [pc, #112]	@ (8003a38 <MX_TIM2_Init+0xa4>)
 80039c8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80039cc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039ce:	4b1a      	ldr	r3, [pc, #104]	@ (8003a38 <MX_TIM2_Init+0xa4>)
 80039d0:	2200      	movs	r2, #0
 80039d2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039d4:	4b18      	ldr	r3, [pc, #96]	@ (8003a38 <MX_TIM2_Init+0xa4>)
 80039d6:	2200      	movs	r2, #0
 80039d8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80039da:	2303      	movs	r3, #3
 80039dc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80039de:	2300      	movs	r3, #0
 80039e0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80039e2:	2301      	movs	r3, #1
 80039e4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80039e6:	2300      	movs	r3, #0
 80039e8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 3;
 80039ea:	2303      	movs	r3, #3
 80039ec:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80039ee:	2300      	movs	r3, #0
 80039f0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80039f2:	2301      	movs	r3, #1
 80039f4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80039f6:	2300      	movs	r3, #0
 80039f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 3;
 80039fa:	2303      	movs	r3, #3
 80039fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80039fe:	f107 030c 	add.w	r3, r7, #12
 8003a02:	4619      	mov	r1, r3
 8003a04:	480c      	ldr	r0, [pc, #48]	@ (8003a38 <MX_TIM2_Init+0xa4>)
 8003a06:	f004 fb41 	bl	800808c <HAL_TIM_Encoder_Init>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d001      	beq.n	8003a14 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8003a10:	f000 fc4c 	bl	80042ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a14:	2300      	movs	r3, #0
 8003a16:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003a1c:	463b      	mov	r3, r7
 8003a1e:	4619      	mov	r1, r3
 8003a20:	4805      	ldr	r0, [pc, #20]	@ (8003a38 <MX_TIM2_Init+0xa4>)
 8003a22:	f005 fee9 	bl	80097f8 <HAL_TIMEx_MasterConfigSynchronization>
 8003a26:	4603      	mov	r3, r0
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d001      	beq.n	8003a30 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8003a2c:	f000 fc3e 	bl	80042ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003a30:	bf00      	nop
 8003a32:	3730      	adds	r7, #48	@ 0x30
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}
 8003a38:	20000400 	.word	0x20000400

08003a3c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b08e      	sub	sp, #56	@ 0x38
 8003a40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a42:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003a46:	2200      	movs	r2, #0
 8003a48:	601a      	str	r2, [r3, #0]
 8003a4a:	605a      	str	r2, [r3, #4]
 8003a4c:	609a      	str	r2, [r3, #8]
 8003a4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a50:	f107 031c 	add.w	r3, r7, #28
 8003a54:	2200      	movs	r2, #0
 8003a56:	601a      	str	r2, [r3, #0]
 8003a58:	605a      	str	r2, [r3, #4]
 8003a5a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003a5c:	463b      	mov	r3, r7
 8003a5e:	2200      	movs	r2, #0
 8003a60:	601a      	str	r2, [r3, #0]
 8003a62:	605a      	str	r2, [r3, #4]
 8003a64:	609a      	str	r2, [r3, #8]
 8003a66:	60da      	str	r2, [r3, #12]
 8003a68:	611a      	str	r2, [r3, #16]
 8003a6a:	615a      	str	r2, [r3, #20]
 8003a6c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003a6e:	4b32      	ldr	r3, [pc, #200]	@ (8003b38 <MX_TIM3_Init+0xfc>)
 8003a70:	4a32      	ldr	r2, [pc, #200]	@ (8003b3c <MX_TIM3_Init+0x100>)
 8003a72:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8003a74:	4b30      	ldr	r3, [pc, #192]	@ (8003b38 <MX_TIM3_Init+0xfc>)
 8003a76:	2201      	movs	r2, #1
 8003a78:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a7a:	4b2f      	ldr	r3, [pc, #188]	@ (8003b38 <MX_TIM3_Init+0xfc>)
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 42499;
 8003a80:	4b2d      	ldr	r3, [pc, #180]	@ (8003b38 <MX_TIM3_Init+0xfc>)
 8003a82:	f24a 6203 	movw	r2, #42499	@ 0xa603
 8003a86:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a88:	4b2b      	ldr	r3, [pc, #172]	@ (8003b38 <MX_TIM3_Init+0xfc>)
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a8e:	4b2a      	ldr	r3, [pc, #168]	@ (8003b38 <MX_TIM3_Init+0xfc>)
 8003a90:	2200      	movs	r2, #0
 8003a92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003a94:	4828      	ldr	r0, [pc, #160]	@ (8003b38 <MX_TIM3_Init+0xfc>)
 8003a96:	f003 fee9 	bl	800786c <HAL_TIM_Base_Init>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d001      	beq.n	8003aa4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8003aa0:	f000 fc04 	bl	80042ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003aa4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003aa8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003aaa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003aae:	4619      	mov	r1, r3
 8003ab0:	4821      	ldr	r0, [pc, #132]	@ (8003b38 <MX_TIM3_Init+0xfc>)
 8003ab2:	f004 febb 	bl	800882c <HAL_TIM_ConfigClockSource>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d001      	beq.n	8003ac0 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8003abc:	f000 fbf6 	bl	80042ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003ac0:	481d      	ldr	r0, [pc, #116]	@ (8003b38 <MX_TIM3_Init+0xfc>)
 8003ac2:	f004 f81f 	bl	8007b04 <HAL_TIM_PWM_Init>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d001      	beq.n	8003ad0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8003acc:	f000 fbee 	bl	80042ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003ad8:	f107 031c 	add.w	r3, r7, #28
 8003adc:	4619      	mov	r1, r3
 8003ade:	4816      	ldr	r0, [pc, #88]	@ (8003b38 <MX_TIM3_Init+0xfc>)
 8003ae0:	f005 fe8a 	bl	80097f8 <HAL_TIMEx_MasterConfigSynchronization>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d001      	beq.n	8003aee <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8003aea:	f000 fbdf 	bl	80042ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003aee:	2360      	movs	r3, #96	@ 0x60
 8003af0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003af2:	2300      	movs	r3, #0
 8003af4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003af6:	2300      	movs	r3, #0
 8003af8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003afa:	2300      	movs	r3, #0
 8003afc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003afe:	463b      	mov	r3, r7
 8003b00:	2200      	movs	r2, #0
 8003b02:	4619      	mov	r1, r3
 8003b04:	480c      	ldr	r0, [pc, #48]	@ (8003b38 <MX_TIM3_Init+0xfc>)
 8003b06:	f004 fd7d 	bl	8008604 <HAL_TIM_PWM_ConfigChannel>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d001      	beq.n	8003b14 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8003b10:	f000 fbcc 	bl	80042ac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003b14:	463b      	mov	r3, r7
 8003b16:	2204      	movs	r2, #4
 8003b18:	4619      	mov	r1, r3
 8003b1a:	4807      	ldr	r0, [pc, #28]	@ (8003b38 <MX_TIM3_Init+0xfc>)
 8003b1c:	f004 fd72 	bl	8008604 <HAL_TIM_PWM_ConfigChannel>
 8003b20:	4603      	mov	r3, r0
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d001      	beq.n	8003b2a <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8003b26:	f000 fbc1 	bl	80042ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003b2a:	4803      	ldr	r0, [pc, #12]	@ (8003b38 <MX_TIM3_Init+0xfc>)
 8003b2c:	f000 fd02 	bl	8004534 <HAL_TIM_MspPostInit>

}
 8003b30:	bf00      	nop
 8003b32:	3738      	adds	r7, #56	@ 0x38
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}
 8003b38:	200004cc 	.word	0x200004cc
 8003b3c:	40000400 	.word	0x40000400

08003b40 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b088      	sub	sp, #32
 8003b44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003b46:	f107 0310 	add.w	r3, r7, #16
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	601a      	str	r2, [r3, #0]
 8003b4e:	605a      	str	r2, [r3, #4]
 8003b50:	609a      	str	r2, [r3, #8]
 8003b52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b54:	1d3b      	adds	r3, r7, #4
 8003b56:	2200      	movs	r2, #0
 8003b58:	601a      	str	r2, [r3, #0]
 8003b5a:	605a      	str	r2, [r3, #4]
 8003b5c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003b5e:	4b1d      	ldr	r3, [pc, #116]	@ (8003bd4 <MX_TIM4_Init+0x94>)
 8003b60:	4a1d      	ldr	r2, [pc, #116]	@ (8003bd8 <MX_TIM4_Init+0x98>)
 8003b62:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 169;
 8003b64:	4b1b      	ldr	r3, [pc, #108]	@ (8003bd4 <MX_TIM4_Init+0x94>)
 8003b66:	22a9      	movs	r2, #169	@ 0xa9
 8003b68:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b6a:	4b1a      	ldr	r3, [pc, #104]	@ (8003bd4 <MX_TIM4_Init+0x94>)
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 50;
 8003b70:	4b18      	ldr	r3, [pc, #96]	@ (8003bd4 <MX_TIM4_Init+0x94>)
 8003b72:	2232      	movs	r2, #50	@ 0x32
 8003b74:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b76:	4b17      	ldr	r3, [pc, #92]	@ (8003bd4 <MX_TIM4_Init+0x94>)
 8003b78:	2200      	movs	r2, #0
 8003b7a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b7c:	4b15      	ldr	r3, [pc, #84]	@ (8003bd4 <MX_TIM4_Init+0x94>)
 8003b7e:	2200      	movs	r2, #0
 8003b80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003b82:	4814      	ldr	r0, [pc, #80]	@ (8003bd4 <MX_TIM4_Init+0x94>)
 8003b84:	f003 fe72 	bl	800786c <HAL_TIM_Base_Init>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d001      	beq.n	8003b92 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8003b8e:	f000 fb8d 	bl	80042ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003b92:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003b96:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003b98:	f107 0310 	add.w	r3, r7, #16
 8003b9c:	4619      	mov	r1, r3
 8003b9e:	480d      	ldr	r0, [pc, #52]	@ (8003bd4 <MX_TIM4_Init+0x94>)
 8003ba0:	f004 fe44 	bl	800882c <HAL_TIM_ConfigClockSource>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d001      	beq.n	8003bae <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8003baa:	f000 fb7f 	bl	80042ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003bb6:	1d3b      	adds	r3, r7, #4
 8003bb8:	4619      	mov	r1, r3
 8003bba:	4806      	ldr	r0, [pc, #24]	@ (8003bd4 <MX_TIM4_Init+0x94>)
 8003bbc:	f005 fe1c 	bl	80097f8 <HAL_TIMEx_MasterConfigSynchronization>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d001      	beq.n	8003bca <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8003bc6:	f000 fb71 	bl	80042ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003bca:	bf00      	nop
 8003bcc:	3720      	adds	r7, #32
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}
 8003bd2:	bf00      	nop
 8003bd4:	20000598 	.word	0x20000598
 8003bd8:	40000800 	.word	0x40000800

08003bdc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b088      	sub	sp, #32
 8003be0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003be2:	f107 0310 	add.w	r3, r7, #16
 8003be6:	2200      	movs	r2, #0
 8003be8:	601a      	str	r2, [r3, #0]
 8003bea:	605a      	str	r2, [r3, #4]
 8003bec:	609a      	str	r2, [r3, #8]
 8003bee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003bf0:	1d3b      	adds	r3, r7, #4
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	601a      	str	r2, [r3, #0]
 8003bf6:	605a      	str	r2, [r3, #4]
 8003bf8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003bfa:	4b1d      	ldr	r3, [pc, #116]	@ (8003c70 <MX_TIM5_Init+0x94>)
 8003bfc:	4a1d      	ldr	r2, [pc, #116]	@ (8003c74 <MX_TIM5_Init+0x98>)
 8003bfe:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 8003c00:	4b1b      	ldr	r3, [pc, #108]	@ (8003c70 <MX_TIM5_Init+0x94>)
 8003c02:	22a9      	movs	r2, #169	@ 0xa9
 8003c04:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c06:	4b1a      	ldr	r3, [pc, #104]	@ (8003c70 <MX_TIM5_Init+0x94>)
 8003c08:	2200      	movs	r2, #0
 8003c0a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8003c0c:	4b18      	ldr	r3, [pc, #96]	@ (8003c70 <MX_TIM5_Init+0x94>)
 8003c0e:	f04f 32ff 	mov.w	r2, #4294967295
 8003c12:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c14:	4b16      	ldr	r3, [pc, #88]	@ (8003c70 <MX_TIM5_Init+0x94>)
 8003c16:	2200      	movs	r2, #0
 8003c18:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c1a:	4b15      	ldr	r3, [pc, #84]	@ (8003c70 <MX_TIM5_Init+0x94>)
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003c20:	4813      	ldr	r0, [pc, #76]	@ (8003c70 <MX_TIM5_Init+0x94>)
 8003c22:	f003 fe23 	bl	800786c <HAL_TIM_Base_Init>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d001      	beq.n	8003c30 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8003c2c:	f000 fb3e 	bl	80042ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c30:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003c34:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003c36:	f107 0310 	add.w	r3, r7, #16
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	480c      	ldr	r0, [pc, #48]	@ (8003c70 <MX_TIM5_Init+0x94>)
 8003c3e:	f004 fdf5 	bl	800882c <HAL_TIM_ConfigClockSource>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d001      	beq.n	8003c4c <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8003c48:	f000 fb30 	bl	80042ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c50:	2300      	movs	r3, #0
 8003c52:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003c54:	1d3b      	adds	r3, r7, #4
 8003c56:	4619      	mov	r1, r3
 8003c58:	4805      	ldr	r0, [pc, #20]	@ (8003c70 <MX_TIM5_Init+0x94>)
 8003c5a:	f005 fdcd 	bl	80097f8 <HAL_TIMEx_MasterConfigSynchronization>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d001      	beq.n	8003c68 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8003c64:	f000 fb22 	bl	80042ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003c68:	bf00      	nop
 8003c6a:	3720      	adds	r7, #32
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	20000664 	.word	0x20000664
 8003c74:	40000c00 	.word	0x40000c00

08003c78 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b084      	sub	sp, #16
 8003c7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c7e:	1d3b      	adds	r3, r7, #4
 8003c80:	2200      	movs	r2, #0
 8003c82:	601a      	str	r2, [r3, #0]
 8003c84:	605a      	str	r2, [r3, #4]
 8003c86:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003c88:	4b14      	ldr	r3, [pc, #80]	@ (8003cdc <MX_TIM6_Init+0x64>)
 8003c8a:	4a15      	ldr	r2, [pc, #84]	@ (8003ce0 <MX_TIM6_Init+0x68>)
 8003c8c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8003c8e:	4b13      	ldr	r3, [pc, #76]	@ (8003cdc <MX_TIM6_Init+0x64>)
 8003c90:	2200      	movs	r2, #0
 8003c92:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c94:	4b11      	ldr	r3, [pc, #68]	@ (8003cdc <MX_TIM6_Init+0x64>)
 8003c96:	2200      	movs	r2, #0
 8003c98:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8003c9a:	4b10      	ldr	r3, [pc, #64]	@ (8003cdc <MX_TIM6_Init+0x64>)
 8003c9c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003ca0:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ca2:	4b0e      	ldr	r3, [pc, #56]	@ (8003cdc <MX_TIM6_Init+0x64>)
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003ca8:	480c      	ldr	r0, [pc, #48]	@ (8003cdc <MX_TIM6_Init+0x64>)
 8003caa:	f003 fddf 	bl	800786c <HAL_TIM_Base_Init>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d001      	beq.n	8003cb8 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8003cb4:	f000 fafa 	bl	80042ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003cc0:	1d3b      	adds	r3, r7, #4
 8003cc2:	4619      	mov	r1, r3
 8003cc4:	4805      	ldr	r0, [pc, #20]	@ (8003cdc <MX_TIM6_Init+0x64>)
 8003cc6:	f005 fd97 	bl	80097f8 <HAL_TIMEx_MasterConfigSynchronization>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d001      	beq.n	8003cd4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8003cd0:	f000 faec 	bl	80042ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003cd4:	bf00      	nop
 8003cd6:	3710      	adds	r7, #16
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	20000730 	.word	0x20000730
 8003ce0:	40001000 	.word	0x40001000

08003ce4 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8003ce8:	4b14      	ldr	r3, [pc, #80]	@ (8003d3c <MX_TIM16_Init+0x58>)
 8003cea:	4a15      	ldr	r2, [pc, #84]	@ (8003d40 <MX_TIM16_Init+0x5c>)
 8003cec:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 8003cee:	4b13      	ldr	r3, [pc, #76]	@ (8003d3c <MX_TIM16_Init+0x58>)
 8003cf0:	22a9      	movs	r2, #169	@ 0xa9
 8003cf2:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cf4:	4b11      	ldr	r3, [pc, #68]	@ (8003d3c <MX_TIM16_Init+0x58>)
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1145;
 8003cfa:	4b10      	ldr	r3, [pc, #64]	@ (8003d3c <MX_TIM16_Init+0x58>)
 8003cfc:	f240 4279 	movw	r2, #1145	@ 0x479
 8003d00:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d02:	4b0e      	ldr	r3, [pc, #56]	@ (8003d3c <MX_TIM16_Init+0x58>)
 8003d04:	2200      	movs	r2, #0
 8003d06:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8003d08:	4b0c      	ldr	r3, [pc, #48]	@ (8003d3c <MX_TIM16_Init+0x58>)
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d0e:	4b0b      	ldr	r3, [pc, #44]	@ (8003d3c <MX_TIM16_Init+0x58>)
 8003d10:	2200      	movs	r2, #0
 8003d12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8003d14:	4809      	ldr	r0, [pc, #36]	@ (8003d3c <MX_TIM16_Init+0x58>)
 8003d16:	f003 fda9 	bl	800786c <HAL_TIM_Base_Init>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d001      	beq.n	8003d24 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8003d20:	f000 fac4 	bl	80042ac <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 8003d24:	2108      	movs	r1, #8
 8003d26:	4805      	ldr	r0, [pc, #20]	@ (8003d3c <MX_TIM16_Init+0x58>)
 8003d28:	f004 f8ba 	bl	8007ea0 <HAL_TIM_OnePulse_Init>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d001      	beq.n	8003d36 <MX_TIM16_Init+0x52>
  {
    Error_Handler();
 8003d32:	f000 fabb 	bl	80042ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8003d36:	bf00      	nop
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	200007fc 	.word	0x200007fc
 8003d40:	40014400 	.word	0x40014400

08003d44 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8003d48:	4b23      	ldr	r3, [pc, #140]	@ (8003dd8 <MX_UART4_Init+0x94>)
 8003d4a:	4a24      	ldr	r2, [pc, #144]	@ (8003ddc <MX_UART4_Init+0x98>)
 8003d4c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8003d4e:	4b22      	ldr	r3, [pc, #136]	@ (8003dd8 <MX_UART4_Init+0x94>)
 8003d50:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003d54:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8003d56:	4b20      	ldr	r3, [pc, #128]	@ (8003dd8 <MX_UART4_Init+0x94>)
 8003d58:	2200      	movs	r2, #0
 8003d5a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8003d5c:	4b1e      	ldr	r3, [pc, #120]	@ (8003dd8 <MX_UART4_Init+0x94>)
 8003d5e:	2200      	movs	r2, #0
 8003d60:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8003d62:	4b1d      	ldr	r3, [pc, #116]	@ (8003dd8 <MX_UART4_Init+0x94>)
 8003d64:	2200      	movs	r2, #0
 8003d66:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8003d68:	4b1b      	ldr	r3, [pc, #108]	@ (8003dd8 <MX_UART4_Init+0x94>)
 8003d6a:	220c      	movs	r2, #12
 8003d6c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003d6e:	4b1a      	ldr	r3, [pc, #104]	@ (8003dd8 <MX_UART4_Init+0x94>)
 8003d70:	2200      	movs	r2, #0
 8003d72:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003d74:	4b18      	ldr	r3, [pc, #96]	@ (8003dd8 <MX_UART4_Init+0x94>)
 8003d76:	2200      	movs	r2, #0
 8003d78:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_ENABLE;
 8003d7a:	4b17      	ldr	r3, [pc, #92]	@ (8003dd8 <MX_UART4_Init+0x94>)
 8003d7c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003d80:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003d82:	4b15      	ldr	r3, [pc, #84]	@ (8003dd8 <MX_UART4_Init+0x94>)
 8003d84:	2200      	movs	r2, #0
 8003d86:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003d88:	4b13      	ldr	r3, [pc, #76]	@ (8003dd8 <MX_UART4_Init+0x94>)
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8003d8e:	4812      	ldr	r0, [pc, #72]	@ (8003dd8 <MX_UART4_Init+0x94>)
 8003d90:	f005 fe18 	bl	80099c4 <HAL_UART_Init>
 8003d94:	4603      	mov	r3, r0
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d001      	beq.n	8003d9e <MX_UART4_Init+0x5a>
  {
    Error_Handler();
 8003d9a:	f000 fa87 	bl	80042ac <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003d9e:	2100      	movs	r1, #0
 8003da0:	480d      	ldr	r0, [pc, #52]	@ (8003dd8 <MX_UART4_Init+0x94>)
 8003da2:	f007 fd00 	bl	800b7a6 <HAL_UARTEx_SetTxFifoThreshold>
 8003da6:	4603      	mov	r3, r0
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d001      	beq.n	8003db0 <MX_UART4_Init+0x6c>
  {
    Error_Handler();
 8003dac:	f000 fa7e 	bl	80042ac <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_8_8) != HAL_OK)
 8003db0:	f04f 6120 	mov.w	r1, #167772160	@ 0xa000000
 8003db4:	4808      	ldr	r0, [pc, #32]	@ (8003dd8 <MX_UART4_Init+0x94>)
 8003db6:	f007 fd34 	bl	800b822 <HAL_UARTEx_SetRxFifoThreshold>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d001      	beq.n	8003dc4 <MX_UART4_Init+0x80>
  {
    Error_Handler();
 8003dc0:	f000 fa74 	bl	80042ac <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8003dc4:	4804      	ldr	r0, [pc, #16]	@ (8003dd8 <MX_UART4_Init+0x94>)
 8003dc6:	f007 fcb5 	bl	800b734 <HAL_UARTEx_DisableFifoMode>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d001      	beq.n	8003dd4 <MX_UART4_Init+0x90>
  {
    Error_Handler();
 8003dd0:	f000 fa6c 	bl	80042ac <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8003dd4:	bf00      	nop
 8003dd6:	bd80      	pop	{r7, pc}
 8003dd8:	200008c8 	.word	0x200008c8
 8003ddc:	40004c00 	.word	0x40004c00

08003de0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003de4:	4b23      	ldr	r3, [pc, #140]	@ (8003e74 <MX_USART2_UART_Init+0x94>)
 8003de6:	4a24      	ldr	r2, [pc, #144]	@ (8003e78 <MX_USART2_UART_Init+0x98>)
 8003de8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8003dea:	4b22      	ldr	r3, [pc, #136]	@ (8003e74 <MX_USART2_UART_Init+0x94>)
 8003dec:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8003df0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8003df2:	4b20      	ldr	r3, [pc, #128]	@ (8003e74 <MX_USART2_UART_Init+0x94>)
 8003df4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003df8:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003dfa:	4b1e      	ldr	r3, [pc, #120]	@ (8003e74 <MX_USART2_UART_Init+0x94>)
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8003e00:	4b1c      	ldr	r3, [pc, #112]	@ (8003e74 <MX_USART2_UART_Init+0x94>)
 8003e02:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e06:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003e08:	4b1a      	ldr	r3, [pc, #104]	@ (8003e74 <MX_USART2_UART_Init+0x94>)
 8003e0a:	220c      	movs	r2, #12
 8003e0c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003e0e:	4b19      	ldr	r3, [pc, #100]	@ (8003e74 <MX_USART2_UART_Init+0x94>)
 8003e10:	2200      	movs	r2, #0
 8003e12:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003e14:	4b17      	ldr	r3, [pc, #92]	@ (8003e74 <MX_USART2_UART_Init+0x94>)
 8003e16:	2200      	movs	r2, #0
 8003e18:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003e1a:	4b16      	ldr	r3, [pc, #88]	@ (8003e74 <MX_USART2_UART_Init+0x94>)
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003e20:	4b14      	ldr	r3, [pc, #80]	@ (8003e74 <MX_USART2_UART_Init+0x94>)
 8003e22:	2200      	movs	r2, #0
 8003e24:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003e26:	4b13      	ldr	r3, [pc, #76]	@ (8003e74 <MX_USART2_UART_Init+0x94>)
 8003e28:	2200      	movs	r2, #0
 8003e2a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003e2c:	4811      	ldr	r0, [pc, #68]	@ (8003e74 <MX_USART2_UART_Init+0x94>)
 8003e2e:	f005 fdc9 	bl	80099c4 <HAL_UART_Init>
 8003e32:	4603      	mov	r3, r0
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d001      	beq.n	8003e3c <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 8003e38:	f000 fa38 	bl	80042ac <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003e3c:	2100      	movs	r1, #0
 8003e3e:	480d      	ldr	r0, [pc, #52]	@ (8003e74 <MX_USART2_UART_Init+0x94>)
 8003e40:	f007 fcb1 	bl	800b7a6 <HAL_UARTEx_SetTxFifoThreshold>
 8003e44:	4603      	mov	r3, r0
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d001      	beq.n	8003e4e <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 8003e4a:	f000 fa2f 	bl	80042ac <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003e4e:	2100      	movs	r1, #0
 8003e50:	4808      	ldr	r0, [pc, #32]	@ (8003e74 <MX_USART2_UART_Init+0x94>)
 8003e52:	f007 fce6 	bl	800b822 <HAL_UARTEx_SetRxFifoThreshold>
 8003e56:	4603      	mov	r3, r0
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d001      	beq.n	8003e60 <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 8003e5c:	f000 fa26 	bl	80042ac <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8003e60:	4804      	ldr	r0, [pc, #16]	@ (8003e74 <MX_USART2_UART_Init+0x94>)
 8003e62:	f007 fc67 	bl	800b734 <HAL_UARTEx_DisableFifoMode>
 8003e66:	4603      	mov	r3, r0
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d001      	beq.n	8003e70 <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 8003e6c:	f000 fa1e 	bl	80042ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003e70:	bf00      	nop
 8003e72:	bd80      	pop	{r7, pc}
 8003e74:	20000994 	.word	0x20000994
 8003e78:	40004400 	.word	0x40004400

08003e7c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b082      	sub	sp, #8
 8003e80:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003e82:	4b16      	ldr	r3, [pc, #88]	@ (8003edc <MX_DMA_Init+0x60>)
 8003e84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e86:	4a15      	ldr	r2, [pc, #84]	@ (8003edc <MX_DMA_Init+0x60>)
 8003e88:	f043 0304 	orr.w	r3, r3, #4
 8003e8c:	6493      	str	r3, [r2, #72]	@ 0x48
 8003e8e:	4b13      	ldr	r3, [pc, #76]	@ (8003edc <MX_DMA_Init+0x60>)
 8003e90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e92:	f003 0304 	and.w	r3, r3, #4
 8003e96:	607b      	str	r3, [r7, #4]
 8003e98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003e9a:	4b10      	ldr	r3, [pc, #64]	@ (8003edc <MX_DMA_Init+0x60>)
 8003e9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e9e:	4a0f      	ldr	r2, [pc, #60]	@ (8003edc <MX_DMA_Init+0x60>)
 8003ea0:	f043 0301 	orr.w	r3, r3, #1
 8003ea4:	6493      	str	r3, [r2, #72]	@ 0x48
 8003ea6:	4b0d      	ldr	r3, [pc, #52]	@ (8003edc <MX_DMA_Init+0x60>)
 8003ea8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	603b      	str	r3, [r7, #0]
 8003eb0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	2100      	movs	r1, #0
 8003eb6:	200b      	movs	r0, #11
 8003eb8:	f001 ff6b 	bl	8005d92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003ebc:	200b      	movs	r0, #11
 8003ebe:	f001 ff82 	bl	8005dc6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	2100      	movs	r1, #0
 8003ec6:	200c      	movs	r0, #12
 8003ec8:	f001 ff63 	bl	8005d92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003ecc:	200c      	movs	r0, #12
 8003ece:	f001 ff7a 	bl	8005dc6 <HAL_NVIC_EnableIRQ>

}
 8003ed2:	bf00      	nop
 8003ed4:	3708      	adds	r7, #8
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	bf00      	nop
 8003edc:	40021000 	.word	0x40021000

08003ee0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b08a      	sub	sp, #40	@ 0x28
 8003ee4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ee6:	f107 0314 	add.w	r3, r7, #20
 8003eea:	2200      	movs	r2, #0
 8003eec:	601a      	str	r2, [r3, #0]
 8003eee:	605a      	str	r2, [r3, #4]
 8003ef0:	609a      	str	r2, [r3, #8]
 8003ef2:	60da      	str	r2, [r3, #12]
 8003ef4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ef6:	4b4c      	ldr	r3, [pc, #304]	@ (8004028 <MX_GPIO_Init+0x148>)
 8003ef8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003efa:	4a4b      	ldr	r2, [pc, #300]	@ (8004028 <MX_GPIO_Init+0x148>)
 8003efc:	f043 0304 	orr.w	r3, r3, #4
 8003f00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f02:	4b49      	ldr	r3, [pc, #292]	@ (8004028 <MX_GPIO_Init+0x148>)
 8003f04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f06:	f003 0304 	and.w	r3, r3, #4
 8003f0a:	613b      	str	r3, [r7, #16]
 8003f0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003f0e:	4b46      	ldr	r3, [pc, #280]	@ (8004028 <MX_GPIO_Init+0x148>)
 8003f10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f12:	4a45      	ldr	r2, [pc, #276]	@ (8004028 <MX_GPIO_Init+0x148>)
 8003f14:	f043 0320 	orr.w	r3, r3, #32
 8003f18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f1a:	4b43      	ldr	r3, [pc, #268]	@ (8004028 <MX_GPIO_Init+0x148>)
 8003f1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f1e:	f003 0320 	and.w	r3, r3, #32
 8003f22:	60fb      	str	r3, [r7, #12]
 8003f24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f26:	4b40      	ldr	r3, [pc, #256]	@ (8004028 <MX_GPIO_Init+0x148>)
 8003f28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f2a:	4a3f      	ldr	r2, [pc, #252]	@ (8004028 <MX_GPIO_Init+0x148>)
 8003f2c:	f043 0301 	orr.w	r3, r3, #1
 8003f30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f32:	4b3d      	ldr	r3, [pc, #244]	@ (8004028 <MX_GPIO_Init+0x148>)
 8003f34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f36:	f003 0301 	and.w	r3, r3, #1
 8003f3a:	60bb      	str	r3, [r7, #8]
 8003f3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f3e:	4b3a      	ldr	r3, [pc, #232]	@ (8004028 <MX_GPIO_Init+0x148>)
 8003f40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f42:	4a39      	ldr	r2, [pc, #228]	@ (8004028 <MX_GPIO_Init+0x148>)
 8003f44:	f043 0302 	orr.w	r3, r3, #2
 8003f48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f4a:	4b37      	ldr	r3, [pc, #220]	@ (8004028 <MX_GPIO_Init+0x148>)
 8003f4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f4e:	f003 0302 	and.w	r3, r3, #2
 8003f52:	607b      	str	r3, [r7, #4]
 8003f54:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Push_solenoid_Pin, GPIO_PIN_RESET);
 8003f56:	2200      	movs	r2, #0
 8003f58:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003f5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003f60:	f002 fc18 	bl	8006794 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Pull_solenoid_Pin|Suck_solenoid_Pin, GPIO_PIN_RESET);
 8003f64:	2200      	movs	r2, #0
 8003f66:	2130      	movs	r1, #48	@ 0x30
 8003f68:	4830      	ldr	r0, [pc, #192]	@ (800402c <MX_GPIO_Init+0x14c>)
 8003f6a:	f002 fc13 	bl	8006794 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003f6e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003f72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003f74:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003f78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003f7e:	f107 0314 	add.w	r3, r7, #20
 8003f82:	4619      	mov	r1, r3
 8003f84:	4829      	ldr	r0, [pc, #164]	@ (800402c <MX_GPIO_Init+0x14c>)
 8003f86:	f002 fa6b 	bl	8006460 <HAL_GPIO_Init>

  /*Configure GPIO pins : Limit_Base_Pin Limit_Top_Pin Reed_pull_Pin */
  GPIO_InitStruct.Pin = Limit_Base_Pin|Limit_Top_Pin|Reed_pull_Pin;
 8003f8a:	23d0      	movs	r3, #208	@ 0xd0
 8003f8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003f92:	2302      	movs	r3, #2
 8003f94:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f96:	f107 0314 	add.w	r3, r7, #20
 8003f9a:	4619      	mov	r1, r3
 8003f9c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003fa0:	f002 fa5e 	bl	8006460 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin Push_solenoid_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|Push_solenoid_Pin;
 8003fa4:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 8003fa8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003faa:	2301      	movs	r3, #1
 8003fac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fb6:	f107 0314 	add.w	r3, r7, #20
 8003fba:	4619      	mov	r1, r3
 8003fbc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003fc0:	f002 fa4e 	bl	8006460 <HAL_GPIO_Init>

  /*Configure GPIO pins : Pull_solenoid_Pin Suck_solenoid_Pin */
  GPIO_InitStruct.Pin = Pull_solenoid_Pin|Suck_solenoid_Pin;
 8003fc4:	2330      	movs	r3, #48	@ 0x30
 8003fc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003fd4:	f107 0314 	add.w	r3, r7, #20
 8003fd8:	4619      	mov	r1, r3
 8003fda:	4814      	ldr	r0, [pc, #80]	@ (800402c <MX_GPIO_Init+0x14c>)
 8003fdc:	f002 fa40 	bl	8006460 <HAL_GPIO_Init>

  /*Configure GPIO pin : Emergency_Signal_Pin */
  GPIO_InitStruct.Pin = Emergency_Signal_Pin;
 8003fe0:	2380      	movs	r3, #128	@ 0x80
 8003fe2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003fe8:	2302      	movs	r3, #2
 8003fea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Emergency_Signal_GPIO_Port, &GPIO_InitStruct);
 8003fec:	f107 0314 	add.w	r3, r7, #20
 8003ff0:	4619      	mov	r1, r3
 8003ff2:	480e      	ldr	r0, [pc, #56]	@ (800402c <MX_GPIO_Init+0x14c>)
 8003ff4:	f002 fa34 	bl	8006460 <HAL_GPIO_Init>

  /*Configure GPIO pin : Reed_push_Pin */
  GPIO_InitStruct.Pin = Reed_push_Pin;
 8003ff8:	2340      	movs	r3, #64	@ 0x40
 8003ffa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004000:	2302      	movs	r3, #2
 8004002:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Reed_push_GPIO_Port, &GPIO_InitStruct);
 8004004:	f107 0314 	add.w	r3, r7, #20
 8004008:	4619      	mov	r1, r3
 800400a:	4809      	ldr	r0, [pc, #36]	@ (8004030 <MX_GPIO_Init+0x150>)
 800400c:	f002 fa28 	bl	8006460 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8004010:	2200      	movs	r2, #0
 8004012:	2100      	movs	r1, #0
 8004014:	2028      	movs	r0, #40	@ 0x28
 8004016:	f001 febc 	bl	8005d92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800401a:	2028      	movs	r0, #40	@ 0x28
 800401c:	f001 fed3 	bl	8005dc6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8004020:	bf00      	nop
 8004022:	3728      	adds	r7, #40	@ 0x28
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}
 8004028:	40021000 	.word	0x40021000
 800402c:	48000800 	.word	0x48000800
 8004030:	48000400 	.word	0x48000400

08004034 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 4 */

volatile uint32_t interrupt_counter = 0;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
	{
 8004034:	b5b0      	push	{r4, r5, r7, lr}
 8004036:	b084      	sub	sp, #16
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
		if(htim == &htim5)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	4a80      	ldr	r2, [pc, #512]	@ (8004240 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d108      	bne.n	8004056 <HAL_TIM_PeriodElapsedCallback+0x22>
			{
			_micros += UINT32_MAX;
 8004044:	4b7f      	ldr	r3, [pc, #508]	@ (8004244 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8004046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800404a:	1e54      	subs	r4, r2, #1
 800404c:	f143 0500 	adc.w	r5, r3, #0
 8004050:	4b7c      	ldr	r3, [pc, #496]	@ (8004244 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8004052:	e9c3 4500 	strd	r4, r5, [r3]
			}
		if(htim == &htim4)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	4a7b      	ldr	r2, [pc, #492]	@ (8004248 <HAL_TIM_PeriodElapsedCallback+0x214>)
 800405a:	4293      	cmp	r3, r2
 800405c:	f040 80ec 	bne.w	8004238 <HAL_TIM_PeriodElapsedCallback+0x204>
		{
			interrupt_counter++;
 8004060:	4b7a      	ldr	r3, [pc, #488]	@ (800424c <HAL_TIM_PeriodElapsedCallback+0x218>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	3301      	adds	r3, #1
 8004066:	4a79      	ldr	r2, [pc, #484]	@ (800424c <HAL_TIM_PeriodElapsedCallback+0x218>)
 8004068:	6013      	str	r3, [r2, #0]

			// For 20 kHz

			// For 1 kHz
			//-------For AMT Encoder & Base Status check----------//
			if(interrupt_counter % 20 == 0)
 800406a:	4b78      	ldr	r3, [pc, #480]	@ (800424c <HAL_TIM_PeriodElapsedCallback+0x218>)
 800406c:	6819      	ldr	r1, [r3, #0]
 800406e:	4b78      	ldr	r3, [pc, #480]	@ (8004250 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8004070:	fba3 2301 	umull	r2, r3, r3, r1
 8004074:	091a      	lsrs	r2, r3, #4
 8004076:	4613      	mov	r3, r2
 8004078:	009b      	lsls	r3, r3, #2
 800407a:	4413      	add	r3, r2
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	1aca      	subs	r2, r1, r3
 8004080:	2a00      	cmp	r2, #0
 8004082:	d107      	bne.n	8004094 <HAL_TIM_PeriodElapsedCallback+0x60>
			{

			    AMT_encoder_update(&AMT, &htim2, micros());
 8004084:	f000 f8f8 	bl	8004278 <micros>
 8004088:	4602      	mov	r2, r0
 800408a:	460b      	mov	r3, r1
 800408c:	4971      	ldr	r1, [pc, #452]	@ (8004254 <HAL_TIM_PeriodElapsedCallback+0x220>)
 800408e:	4872      	ldr	r0, [pc, #456]	@ (8004258 <HAL_TIM_PeriodElapsedCallback+0x224>)
 8004090:	f7fd fd0e 	bl	8001ab0 <AMT_encoder_update>



			// For 5 KHz
			//----------------For PID & Traj Condition----------------//
			if(interrupt_counter % 4 == 0 & emer == 0)
 8004094:	4b6d      	ldr	r3, [pc, #436]	@ (800424c <HAL_TIM_PeriodElapsedCallback+0x218>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f003 0303 	and.w	r3, r3, #3
 800409c:	4a6f      	ldr	r2, [pc, #444]	@ (800425c <HAL_TIM_PeriodElapsedCallback+0x228>)
 800409e:	6812      	ldr	r2, [r2, #0]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	f040 80ac 	bne.w	8004200 <HAL_TIM_PeriodElapsedCallback+0x1cc>
			{
				//Modbus
				easyCase();
 80040a8:	f7fd f818 	bl	80010dc <easyCase>
				switch(base.Base_case){
 80040ac:	4b6c      	ldr	r3, [pc, #432]	@ (8004260 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 80040ae:	f8b3 304c 	ldrh.w	r3, [r3, #76]	@ 0x4c
 80040b2:	3b01      	subs	r3, #1
 80040b4:	2b07      	cmp	r3, #7
 80040b6:	d835      	bhi.n	8004124 <HAL_TIM_PeriodElapsedCallback+0xf0>
 80040b8:	a201      	add	r2, pc, #4	@ (adr r2, 80040c0 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80040ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040be:	bf00      	nop
 80040c0:	080040e1 	.word	0x080040e1
 80040c4:	080040e9 	.word	0x080040e9
 80040c8:	08004125 	.word	0x08004125
 80040cc:	080040f5 	.word	0x080040f5
 80040d0:	08004125 	.word	0x08004125
 80040d4:	08004125 	.word	0x08004125
 80040d8:	08004125 	.word	0x08004125
 80040dc:	08004119 	.word	0x08004119
					case 1:
						base.BaseStatus = 1;
 80040e0:	4b5f      	ldr	r3, [pc, #380]	@ (8004260 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 80040e2:	2201      	movs	r2, #1
 80040e4:	801a      	strh	r2, [r3, #0]
						break;
 80040e6:	e022      	b.n	800412e <HAL_TIM_PeriodElapsedCallback+0xfa>
					case 2:
						base.BaseStatus = 2;
 80040e8:	4b5d      	ldr	r3, [pc, #372]	@ (8004260 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 80040ea:	2202      	movs	r2, #2
 80040ec:	801a      	strh	r2, [r3, #0]
						SetHome();
 80040ee:	f7fd f9ed 	bl	80014cc <SetHome>
						break;
 80040f2:	e01c      	b.n	800412e <HAL_TIM_PeriodElapsedCallback+0xfa>
					case 4:
						if(base.runJogMode == 0){
 80040f4:	4b5a      	ldr	r3, [pc, #360]	@ (8004260 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 80040f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d103      	bne.n	8004104 <HAL_TIM_PeriodElapsedCallback+0xd0>
							base.BaseStatus = 4;
 80040fc:	4b58      	ldr	r3, [pc, #352]	@ (8004260 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 80040fe:	2204      	movs	r2, #4
 8004100:	801a      	strh	r2, [r3, #0]
 8004102:	e006      	b.n	8004112 <HAL_TIM_PeriodElapsedCallback+0xde>
						}
						else if(base.runJogMode == 1){
 8004104:	4b56      	ldr	r3, [pc, #344]	@ (8004260 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8004106:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004108:	2b01      	cmp	r3, #1
 800410a:	d102      	bne.n	8004112 <HAL_TIM_PeriodElapsedCallback+0xde>
							base.BaseStatus = 8;
 800410c:	4b54      	ldr	r3, [pc, #336]	@ (8004260 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 800410e:	2208      	movs	r2, #8
 8004110:	801a      	strh	r2, [r3, #0]
						}
						RunJog();
 8004112:	f7fd fa0d 	bl	8001530 <RunJog>
						break;
 8004116:	e00a      	b.n	800412e <HAL_TIM_PeriodElapsedCallback+0xfa>
					case 8:
						base.BaseStatus = 16;
 8004118:	4b51      	ldr	r3, [pc, #324]	@ (8004260 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 800411a:	2210      	movs	r2, #16
 800411c:	801a      	strh	r2, [r3, #0]
						RunPoint();
 800411e:	f7fd f943 	bl	80013a8 <RunPoint>
						break;
 8004122:	e004      	b.n	800412e <HAL_TIM_PeriodElapsedCallback+0xfa>
					default :
						base.BaseStatus = 0;
 8004124:	4b4e      	ldr	r3, [pc, #312]	@ (8004260 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8004126:	2200      	movs	r2, #0
 8004128:	801a      	strh	r2, [r3, #0]
						Holding_position();
 800412a:	f7fd fc7f 	bl	8001a2c <Holding_position>

				}

				// Reed Switch Status
				int pinCombination = (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) | HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7);
 800412e:	2140      	movs	r1, #64	@ 0x40
 8004130:	484c      	ldr	r0, [pc, #304]	@ (8004264 <HAL_TIM_PeriodElapsedCallback+0x230>)
 8004132:	f002 fb17 	bl	8006764 <HAL_GPIO_ReadPin>
 8004136:	4603      	mov	r3, r0
 8004138:	005c      	lsls	r4, r3, #1
 800413a:	2180      	movs	r1, #128	@ 0x80
 800413c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004140:	f002 fb10 	bl	8006764 <HAL_GPIO_ReadPin>
 8004144:	4603      	mov	r3, r0
 8004146:	4323      	orrs	r3, r4
 8004148:	60fb      	str	r3, [r7, #12]
				switch(pinCombination) {
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2b01      	cmp	r3, #1
 800414e:	d007      	beq.n	8004160 <HAL_TIM_PeriodElapsedCallback+0x12c>
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2b02      	cmp	r3, #2
 8004154:	d109      	bne.n	800416a <HAL_TIM_PeriodElapsedCallback+0x136>
					case 2: // Binary 10: B is SET, A is RESET
						base.ReedStatus = 0b0001;
 8004156:	4b42      	ldr	r3, [pc, #264]	@ (8004260 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8004158:	2201      	movs	r2, #1
 800415a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
						break;
 800415e:	e008      	b.n	8004172 <HAL_TIM_PeriodElapsedCallback+0x13e>
					case 1: // Binary 01: B is RESET, A is SET
						base.ReedStatus = 0b0010;
 8004160:	4b3f      	ldr	r3, [pc, #252]	@ (8004260 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8004162:	2202      	movs	r2, #2
 8004164:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
						break;
 8004168:	e003      	b.n	8004172 <HAL_TIM_PeriodElapsedCallback+0x13e>
					default:
						base.ReedStatus = 0b0000;
 800416a:	4b3d      	ldr	r3, [pc, #244]	@ (8004260 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 800416c:	2200      	movs	r2, #0
 800416e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
				}

				// Coarse Step Joy
				if (ps2.mode == 1 & emer == 0){
 8004172:	4b3d      	ldr	r3, [pc, #244]	@ (8004268 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8004174:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004176:	2b01      	cmp	r3, #1
 8004178:	bf0c      	ite	eq
 800417a:	2301      	moveq	r3, #1
 800417c:	2300      	movne	r3, #0
 800417e:	b2da      	uxtb	r2, r3
 8004180:	4b36      	ldr	r3, [pc, #216]	@ (800425c <HAL_TIM_PeriodElapsedCallback+0x228>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2b00      	cmp	r3, #0
 8004186:	bf0c      	ite	eq
 8004188:	2301      	moveq	r3, #1
 800418a:	2300      	movne	r3, #0
 800418c:	b2db      	uxtb	r3, r3
 800418e:	4013      	ands	r3, r2
 8004190:	b2db      	uxtb	r3, r3
 8004192:	2b00      	cmp	r3, #0
 8004194:	d00d      	beq.n	80041b2 <HAL_TIM_PeriodElapsedCallback+0x17e>
					base.MotorHome = ps2.pwmOut;
 8004196:	4b34      	ldr	r3, [pc, #208]	@ (8004268 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8004198:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800419a:	b21a      	sxth	r2, r3
 800419c:	4b30      	ldr	r3, [pc, #192]	@ (8004260 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 800419e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
					if (ps2.pwmOut < 0)
 80041a2:	4b31      	ldr	r3, [pc, #196]	@ (8004268 <HAL_TIM_PeriodElapsedCallback+0x234>)
 80041a4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	da03      	bge.n	80041b2 <HAL_TIM_PeriodElapsedCallback+0x17e>
					{
						base.MotorHome = 0;
 80041aa:	4b2d      	ldr	r3, [pc, #180]	@ (8004260 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 80041ac:	2200      	movs	r2, #0
 80041ae:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
					}
				}

				// Fine Step Joy
				if (ps2.mode == 2 & emer == 0){
 80041b2:	4b2d      	ldr	r3, [pc, #180]	@ (8004268 <HAL_TIM_PeriodElapsedCallback+0x234>)
 80041b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80041b6:	2b02      	cmp	r3, #2
 80041b8:	bf0c      	ite	eq
 80041ba:	2301      	moveq	r3, #1
 80041bc:	2300      	movne	r3, #0
 80041be:	b2da      	uxtb	r2, r3
 80041c0:	4b26      	ldr	r3, [pc, #152]	@ (800425c <HAL_TIM_PeriodElapsedCallback+0x228>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	bf0c      	ite	eq
 80041c8:	2301      	moveq	r3, #1
 80041ca:	2300      	movne	r3, #0
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	4013      	ands	r3, r2
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d014      	beq.n	8004200 <HAL_TIM_PeriodElapsedCallback+0x1cc>
					PID_controller_cascade(&PID_pos, &PID_velo, &AMT, ps2.PIDPos);
 80041d6:	4b24      	ldr	r3, [pc, #144]	@ (8004268 <HAL_TIM_PeriodElapsedCallback+0x234>)
 80041d8:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
 80041dc:	eeb0 0a67 	vmov.f32	s0, s15
 80041e0:	4a1d      	ldr	r2, [pc, #116]	@ (8004258 <HAL_TIM_PeriodElapsedCallback+0x224>)
 80041e2:	4922      	ldr	r1, [pc, #136]	@ (800426c <HAL_TIM_PeriodElapsedCallback+0x238>)
 80041e4:	4822      	ldr	r0, [pc, #136]	@ (8004270 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 80041e6:	f7fe fd15 	bl	8002c14 <PID_controller_cascade>
					base.MotorHome = PID_velo.out;
 80041ea:	4b20      	ldr	r3, [pc, #128]	@ (800426c <HAL_TIM_PeriodElapsedCallback+0x238>)
 80041ec:	edd3 7a06 	vldr	s15, [r3, #24]
 80041f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80041f4:	ee17 3a90 	vmov	r3, s15
 80041f8:	b21a      	sxth	r2, r3
 80041fa:	4b19      	ldr	r3, [pc, #100]	@ (8004260 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 80041fc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c



			// For 2 kHz
			//------------------For control PWM-------------------//
			if(interrupt_counter % 10 == 0 & emer == 0)
 8004200:	4b12      	ldr	r3, [pc, #72]	@ (800424c <HAL_TIM_PeriodElapsedCallback+0x218>)
 8004202:	6819      	ldr	r1, [r3, #0]
 8004204:	4b12      	ldr	r3, [pc, #72]	@ (8004250 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8004206:	fba3 2301 	umull	r2, r3, r3, r1
 800420a:	08da      	lsrs	r2, r3, #3
 800420c:	4613      	mov	r3, r2
 800420e:	009b      	lsls	r3, r3, #2
 8004210:	4413      	add	r3, r2
 8004212:	005b      	lsls	r3, r3, #1
 8004214:	1aca      	subs	r2, r1, r3
 8004216:	4b11      	ldr	r3, [pc, #68]	@ (800425c <HAL_TIM_PeriodElapsedCallback+0x228>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4313      	orrs	r3, r2
 800421c:	2b00      	cmp	r3, #0
 800421e:	d10b      	bne.n	8004238 <HAL_TIM_PeriodElapsedCallback+0x204>
			{
				MOTOR_set_duty(&MT, base.MotorHome);
 8004220:	4b0f      	ldr	r3, [pc, #60]	@ (8004260 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8004222:	f9b3 305c 	ldrsh.w	r3, [r3, #92]	@ 0x5c
 8004226:	ee07 3a90 	vmov	s15, r3
 800422a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800422e:	eeb0 0a67 	vmov.f32	s0, s15
 8004232:	4810      	ldr	r0, [pc, #64]	@ (8004274 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8004234:	f7fe f8d0 	bl	80023d8 <MOTOR_set_duty>
			}
		}
	}
 8004238:	bf00      	nop
 800423a:	3710      	adds	r7, #16
 800423c:	46bd      	mov	sp, r7
 800423e:	bdb0      	pop	{r4, r5, r7, pc}
 8004240:	20000664 	.word	0x20000664
 8004244:	20001140 	.word	0x20001140
 8004248:	20000598 	.word	0x20000598
 800424c:	200012e0 	.word	0x200012e0
 8004250:	cccccccd 	.word	0xcccccccd
 8004254:	20000400 	.word	0x20000400
 8004258:	20000b40 	.word	0x20000b40
 800425c:	200012dc 	.word	0x200012dc
 8004260:	200002f0 	.word	0x200002f0
 8004264:	48000400 	.word	0x48000400
 8004268:	20000b90 	.word	0x20000b90
 800426c:	20000c10 	.word	0x20000c10
 8004270:	200002d4 	.word	0x200002d4
 8004274:	20000b20 	.word	0x20000b20

08004278 <micros>:

uint64_t micros()
	{
 8004278:	b4b0      	push	{r4, r5, r7}
 800427a:	af00      	add	r7, sp, #0
		return __HAL_TIM_GET_COUNTER(&htim5)+_micros;
 800427c:	4b09      	ldr	r3, [pc, #36]	@ (80042a4 <micros+0x2c>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004282:	2200      	movs	r2, #0
 8004284:	4618      	mov	r0, r3
 8004286:	4611      	mov	r1, r2
 8004288:	4b07      	ldr	r3, [pc, #28]	@ (80042a8 <micros+0x30>)
 800428a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800428e:	1884      	adds	r4, r0, r2
 8004290:	eb41 0503 	adc.w	r5, r1, r3
 8004294:	4622      	mov	r2, r4
 8004296:	462b      	mov	r3, r5
	}
 8004298:	4610      	mov	r0, r2
 800429a:	4619      	mov	r1, r3
 800429c:	46bd      	mov	sp, r7
 800429e:	bcb0      	pop	{r4, r5, r7}
 80042a0:	4770      	bx	lr
 80042a2:	bf00      	nop
 80042a4:	20000664 	.word	0x20000664
 80042a8:	20001140 	.word	0x20001140

080042ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80042ac:	b480      	push	{r7}
 80042ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80042b0:	b672      	cpsid	i
}
 80042b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80042b4:	bf00      	nop
 80042b6:	e7fd      	b.n	80042b4 <Error_Handler+0x8>

080042b8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b082      	sub	sp, #8
 80042bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042be:	4b0f      	ldr	r3, [pc, #60]	@ (80042fc <HAL_MspInit+0x44>)
 80042c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042c2:	4a0e      	ldr	r2, [pc, #56]	@ (80042fc <HAL_MspInit+0x44>)
 80042c4:	f043 0301 	orr.w	r3, r3, #1
 80042c8:	6613      	str	r3, [r2, #96]	@ 0x60
 80042ca:	4b0c      	ldr	r3, [pc, #48]	@ (80042fc <HAL_MspInit+0x44>)
 80042cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042ce:	f003 0301 	and.w	r3, r3, #1
 80042d2:	607b      	str	r3, [r7, #4]
 80042d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80042d6:	4b09      	ldr	r3, [pc, #36]	@ (80042fc <HAL_MspInit+0x44>)
 80042d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042da:	4a08      	ldr	r2, [pc, #32]	@ (80042fc <HAL_MspInit+0x44>)
 80042dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80042e2:	4b06      	ldr	r3, [pc, #24]	@ (80042fc <HAL_MspInit+0x44>)
 80042e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042ea:	603b      	str	r3, [r7, #0]
 80042ec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80042ee:	f002 fb31 	bl	8006954 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80042f2:	bf00      	nop
 80042f4:	3708      	adds	r7, #8
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}
 80042fa:	bf00      	nop
 80042fc:	40021000 	.word	0x40021000

08004300 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b09e      	sub	sp, #120	@ 0x78
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004308:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800430c:	2200      	movs	r2, #0
 800430e:	601a      	str	r2, [r3, #0]
 8004310:	605a      	str	r2, [r3, #4]
 8004312:	609a      	str	r2, [r3, #8]
 8004314:	60da      	str	r2, [r3, #12]
 8004316:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004318:	f107 0310 	add.w	r3, r7, #16
 800431c:	2254      	movs	r2, #84	@ 0x54
 800431e:	2100      	movs	r1, #0
 8004320:	4618      	mov	r0, r3
 8004322:	f007 fb0b 	bl	800b93c <memset>
  if(hadc->Instance==ADC1)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800432e:	d133      	bne.n	8004398 <HAL_ADC_MspInit+0x98>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004330:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004334:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8004336:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800433a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800433c:	f107 0310 	add.w	r3, r7, #16
 8004340:	4618      	mov	r0, r3
 8004342:	f003 f845 	bl	80073d0 <HAL_RCCEx_PeriphCLKConfig>
 8004346:	4603      	mov	r3, r0
 8004348:	2b00      	cmp	r3, #0
 800434a:	d001      	beq.n	8004350 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800434c:	f7ff ffae 	bl	80042ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004350:	4b13      	ldr	r3, [pc, #76]	@ (80043a0 <HAL_ADC_MspInit+0xa0>)
 8004352:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004354:	4a12      	ldr	r2, [pc, #72]	@ (80043a0 <HAL_ADC_MspInit+0xa0>)
 8004356:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800435a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800435c:	4b10      	ldr	r3, [pc, #64]	@ (80043a0 <HAL_ADC_MspInit+0xa0>)
 800435e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004360:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004364:	60fb      	str	r3, [r7, #12]
 8004366:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004368:	4b0d      	ldr	r3, [pc, #52]	@ (80043a0 <HAL_ADC_MspInit+0xa0>)
 800436a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800436c:	4a0c      	ldr	r2, [pc, #48]	@ (80043a0 <HAL_ADC_MspInit+0xa0>)
 800436e:	f043 0304 	orr.w	r3, r3, #4
 8004372:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004374:	4b0a      	ldr	r3, [pc, #40]	@ (80043a0 <HAL_ADC_MspInit+0xa0>)
 8004376:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004378:	f003 0304 	and.w	r3, r3, #4
 800437c:	60bb      	str	r3, [r7, #8]
 800437e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = Current_sensor_Pin;
 8004380:	2301      	movs	r3, #1
 8004382:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004384:	2303      	movs	r3, #3
 8004386:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004388:	2300      	movs	r3, #0
 800438a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(Current_sensor_GPIO_Port, &GPIO_InitStruct);
 800438c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004390:	4619      	mov	r1, r3
 8004392:	4804      	ldr	r0, [pc, #16]	@ (80043a4 <HAL_ADC_MspInit+0xa4>)
 8004394:	f002 f864 	bl	8006460 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004398:	bf00      	nop
 800439a:	3778      	adds	r7, #120	@ 0x78
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	40021000 	.word	0x40021000
 80043a4:	48000800 	.word	0x48000800

080043a8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b08a      	sub	sp, #40	@ 0x28
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043b0:	f107 0314 	add.w	r3, r7, #20
 80043b4:	2200      	movs	r2, #0
 80043b6:	601a      	str	r2, [r3, #0]
 80043b8:	605a      	str	r2, [r3, #4]
 80043ba:	609a      	str	r2, [r3, #8]
 80043bc:	60da      	str	r2, [r3, #12]
 80043be:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043c8:	d128      	bne.n	800441c <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80043ca:	4b16      	ldr	r3, [pc, #88]	@ (8004424 <HAL_TIM_Encoder_MspInit+0x7c>)
 80043cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ce:	4a15      	ldr	r2, [pc, #84]	@ (8004424 <HAL_TIM_Encoder_MspInit+0x7c>)
 80043d0:	f043 0301 	orr.w	r3, r3, #1
 80043d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80043d6:	4b13      	ldr	r3, [pc, #76]	@ (8004424 <HAL_TIM_Encoder_MspInit+0x7c>)
 80043d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043da:	f003 0301 	and.w	r3, r3, #1
 80043de:	613b      	str	r3, [r7, #16]
 80043e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043e2:	4b10      	ldr	r3, [pc, #64]	@ (8004424 <HAL_TIM_Encoder_MspInit+0x7c>)
 80043e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043e6:	4a0f      	ldr	r2, [pc, #60]	@ (8004424 <HAL_TIM_Encoder_MspInit+0x7c>)
 80043e8:	f043 0301 	orr.w	r3, r3, #1
 80043ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80043ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004424 <HAL_TIM_Encoder_MspInit+0x7c>)
 80043f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043f2:	f003 0301 	and.w	r3, r3, #1
 80043f6:	60fb      	str	r3, [r7, #12]
 80043f8:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80043fa:	2303      	movs	r3, #3
 80043fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043fe:	2302      	movs	r3, #2
 8004400:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004402:	2300      	movs	r3, #0
 8004404:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004406:	2300      	movs	r3, #0
 8004408:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800440a:	2301      	movs	r3, #1
 800440c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800440e:	f107 0314 	add.w	r3, r7, #20
 8004412:	4619      	mov	r1, r3
 8004414:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004418:	f002 f822 	bl	8006460 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800441c:	bf00      	nop
 800441e:	3728      	adds	r7, #40	@ 0x28
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}
 8004424:	40021000 	.word	0x40021000

08004428 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b088      	sub	sp, #32
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a39      	ldr	r2, [pc, #228]	@ (800451c <HAL_TIM_Base_MspInit+0xf4>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d10c      	bne.n	8004454 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800443a:	4b39      	ldr	r3, [pc, #228]	@ (8004520 <HAL_TIM_Base_MspInit+0xf8>)
 800443c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800443e:	4a38      	ldr	r2, [pc, #224]	@ (8004520 <HAL_TIM_Base_MspInit+0xf8>)
 8004440:	f043 0302 	orr.w	r3, r3, #2
 8004444:	6593      	str	r3, [r2, #88]	@ 0x58
 8004446:	4b36      	ldr	r3, [pc, #216]	@ (8004520 <HAL_TIM_Base_MspInit+0xf8>)
 8004448:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800444a:	f003 0302 	and.w	r3, r3, #2
 800444e:	61fb      	str	r3, [r7, #28]
 8004450:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8004452:	e05e      	b.n	8004512 <HAL_TIM_Base_MspInit+0xea>
  else if(htim_base->Instance==TIM4)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a32      	ldr	r2, [pc, #200]	@ (8004524 <HAL_TIM_Base_MspInit+0xfc>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d114      	bne.n	8004488 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800445e:	4b30      	ldr	r3, [pc, #192]	@ (8004520 <HAL_TIM_Base_MspInit+0xf8>)
 8004460:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004462:	4a2f      	ldr	r2, [pc, #188]	@ (8004520 <HAL_TIM_Base_MspInit+0xf8>)
 8004464:	f043 0304 	orr.w	r3, r3, #4
 8004468:	6593      	str	r3, [r2, #88]	@ 0x58
 800446a:	4b2d      	ldr	r3, [pc, #180]	@ (8004520 <HAL_TIM_Base_MspInit+0xf8>)
 800446c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800446e:	f003 0304 	and.w	r3, r3, #4
 8004472:	61bb      	str	r3, [r7, #24]
 8004474:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8004476:	2200      	movs	r2, #0
 8004478:	2100      	movs	r1, #0
 800447a:	201e      	movs	r0, #30
 800447c:	f001 fc89 	bl	8005d92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004480:	201e      	movs	r0, #30
 8004482:	f001 fca0 	bl	8005dc6 <HAL_NVIC_EnableIRQ>
}
 8004486:	e044      	b.n	8004512 <HAL_TIM_Base_MspInit+0xea>
  else if(htim_base->Instance==TIM5)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a26      	ldr	r2, [pc, #152]	@ (8004528 <HAL_TIM_Base_MspInit+0x100>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d114      	bne.n	80044bc <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004492:	4b23      	ldr	r3, [pc, #140]	@ (8004520 <HAL_TIM_Base_MspInit+0xf8>)
 8004494:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004496:	4a22      	ldr	r2, [pc, #136]	@ (8004520 <HAL_TIM_Base_MspInit+0xf8>)
 8004498:	f043 0308 	orr.w	r3, r3, #8
 800449c:	6593      	str	r3, [r2, #88]	@ 0x58
 800449e:	4b20      	ldr	r3, [pc, #128]	@ (8004520 <HAL_TIM_Base_MspInit+0xf8>)
 80044a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044a2:	f003 0308 	and.w	r3, r3, #8
 80044a6:	617b      	str	r3, [r7, #20]
 80044a8:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80044aa:	2200      	movs	r2, #0
 80044ac:	2100      	movs	r1, #0
 80044ae:	2032      	movs	r0, #50	@ 0x32
 80044b0:	f001 fc6f 	bl	8005d92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80044b4:	2032      	movs	r0, #50	@ 0x32
 80044b6:	f001 fc86 	bl	8005dc6 <HAL_NVIC_EnableIRQ>
}
 80044ba:	e02a      	b.n	8004512 <HAL_TIM_Base_MspInit+0xea>
  else if(htim_base->Instance==TIM6)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a1a      	ldr	r2, [pc, #104]	@ (800452c <HAL_TIM_Base_MspInit+0x104>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d10c      	bne.n	80044e0 <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80044c6:	4b16      	ldr	r3, [pc, #88]	@ (8004520 <HAL_TIM_Base_MspInit+0xf8>)
 80044c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044ca:	4a15      	ldr	r2, [pc, #84]	@ (8004520 <HAL_TIM_Base_MspInit+0xf8>)
 80044cc:	f043 0310 	orr.w	r3, r3, #16
 80044d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80044d2:	4b13      	ldr	r3, [pc, #76]	@ (8004520 <HAL_TIM_Base_MspInit+0xf8>)
 80044d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044d6:	f003 0310 	and.w	r3, r3, #16
 80044da:	613b      	str	r3, [r7, #16]
 80044dc:	693b      	ldr	r3, [r7, #16]
}
 80044de:	e018      	b.n	8004512 <HAL_TIM_Base_MspInit+0xea>
  else if(htim_base->Instance==TIM16)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a12      	ldr	r2, [pc, #72]	@ (8004530 <HAL_TIM_Base_MspInit+0x108>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d113      	bne.n	8004512 <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80044ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004520 <HAL_TIM_Base_MspInit+0xf8>)
 80044ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044ee:	4a0c      	ldr	r2, [pc, #48]	@ (8004520 <HAL_TIM_Base_MspInit+0xf8>)
 80044f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044f4:	6613      	str	r3, [r2, #96]	@ 0x60
 80044f6:	4b0a      	ldr	r3, [pc, #40]	@ (8004520 <HAL_TIM_Base_MspInit+0xf8>)
 80044f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044fe:	60fb      	str	r3, [r7, #12]
 8004500:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8004502:	2200      	movs	r2, #0
 8004504:	2100      	movs	r1, #0
 8004506:	2019      	movs	r0, #25
 8004508:	f001 fc43 	bl	8005d92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800450c:	2019      	movs	r0, #25
 800450e:	f001 fc5a 	bl	8005dc6 <HAL_NVIC_EnableIRQ>
}
 8004512:	bf00      	nop
 8004514:	3720      	adds	r7, #32
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}
 800451a:	bf00      	nop
 800451c:	40000400 	.word	0x40000400
 8004520:	40021000 	.word	0x40021000
 8004524:	40000800 	.word	0x40000800
 8004528:	40000c00 	.word	0x40000c00
 800452c:	40001000 	.word	0x40001000
 8004530:	40014400 	.word	0x40014400

08004534 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b088      	sub	sp, #32
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800453c:	f107 030c 	add.w	r3, r7, #12
 8004540:	2200      	movs	r2, #0
 8004542:	601a      	str	r2, [r3, #0]
 8004544:	605a      	str	r2, [r3, #4]
 8004546:	609a      	str	r2, [r3, #8]
 8004548:	60da      	str	r2, [r3, #12]
 800454a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4a11      	ldr	r2, [pc, #68]	@ (8004598 <HAL_TIM_MspPostInit+0x64>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d11b      	bne.n	800458e <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004556:	4b11      	ldr	r3, [pc, #68]	@ (800459c <HAL_TIM_MspPostInit+0x68>)
 8004558:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800455a:	4a10      	ldr	r2, [pc, #64]	@ (800459c <HAL_TIM_MspPostInit+0x68>)
 800455c:	f043 0302 	orr.w	r3, r3, #2
 8004560:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004562:	4b0e      	ldr	r3, [pc, #56]	@ (800459c <HAL_TIM_MspPostInit+0x68>)
 8004564:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004566:	f003 0302 	and.w	r3, r3, #2
 800456a:	60bb      	str	r3, [r7, #8]
 800456c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800456e:	2330      	movs	r3, #48	@ 0x30
 8004570:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004572:	2302      	movs	r3, #2
 8004574:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004576:	2300      	movs	r3, #0
 8004578:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800457a:	2300      	movs	r3, #0
 800457c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800457e:	2302      	movs	r3, #2
 8004580:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004582:	f107 030c 	add.w	r3, r7, #12
 8004586:	4619      	mov	r1, r3
 8004588:	4805      	ldr	r0, [pc, #20]	@ (80045a0 <HAL_TIM_MspPostInit+0x6c>)
 800458a:	f001 ff69 	bl	8006460 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800458e:	bf00      	nop
 8004590:	3720      	adds	r7, #32
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}
 8004596:	bf00      	nop
 8004598:	40000400 	.word	0x40000400
 800459c:	40021000 	.word	0x40021000
 80045a0:	48000400 	.word	0x48000400

080045a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b0a0      	sub	sp, #128	@ 0x80
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045ac:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80045b0:	2200      	movs	r2, #0
 80045b2:	601a      	str	r2, [r3, #0]
 80045b4:	605a      	str	r2, [r3, #4]
 80045b6:	609a      	str	r2, [r3, #8]
 80045b8:	60da      	str	r2, [r3, #12]
 80045ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80045bc:	f107 0318 	add.w	r3, r7, #24
 80045c0:	2254      	movs	r2, #84	@ 0x54
 80045c2:	2100      	movs	r1, #0
 80045c4:	4618      	mov	r0, r3
 80045c6:	f007 f9b9 	bl	800b93c <memset>
  if(huart->Instance==UART4)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a6b      	ldr	r2, [pc, #428]	@ (800477c <HAL_UART_MspInit+0x1d8>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d137      	bne.n	8004644 <HAL_UART_MspInit+0xa0>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80045d4:	2308      	movs	r3, #8
 80045d6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80045d8:	2300      	movs	r3, #0
 80045da:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80045dc:	f107 0318 	add.w	r3, r7, #24
 80045e0:	4618      	mov	r0, r3
 80045e2:	f002 fef5 	bl	80073d0 <HAL_RCCEx_PeriphCLKConfig>
 80045e6:	4603      	mov	r3, r0
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d001      	beq.n	80045f0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80045ec:	f7ff fe5e 	bl	80042ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80045f0:	4b63      	ldr	r3, [pc, #396]	@ (8004780 <HAL_UART_MspInit+0x1dc>)
 80045f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045f4:	4a62      	ldr	r2, [pc, #392]	@ (8004780 <HAL_UART_MspInit+0x1dc>)
 80045f6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80045fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80045fc:	4b60      	ldr	r3, [pc, #384]	@ (8004780 <HAL_UART_MspInit+0x1dc>)
 80045fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004600:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004604:	617b      	str	r3, [r7, #20]
 8004606:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004608:	4b5d      	ldr	r3, [pc, #372]	@ (8004780 <HAL_UART_MspInit+0x1dc>)
 800460a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800460c:	4a5c      	ldr	r2, [pc, #368]	@ (8004780 <HAL_UART_MspInit+0x1dc>)
 800460e:	f043 0304 	orr.w	r3, r3, #4
 8004612:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004614:	4b5a      	ldr	r3, [pc, #360]	@ (8004780 <HAL_UART_MspInit+0x1dc>)
 8004616:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004618:	f003 0304 	and.w	r3, r3, #4
 800461c:	613b      	str	r3, [r7, #16]
 800461e:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004620:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004624:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004626:	2302      	movs	r3, #2
 8004628:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800462a:	2300      	movs	r3, #0
 800462c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800462e:	2300      	movs	r3, #0
 8004630:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8004632:	2305      	movs	r3, #5
 8004634:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004636:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800463a:	4619      	mov	r1, r3
 800463c:	4851      	ldr	r0, [pc, #324]	@ (8004784 <HAL_UART_MspInit+0x1e0>)
 800463e:	f001 ff0f 	bl	8006460 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004642:	e097      	b.n	8004774 <HAL_UART_MspInit+0x1d0>
  else if(huart->Instance==USART2)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a4f      	ldr	r2, [pc, #316]	@ (8004788 <HAL_UART_MspInit+0x1e4>)
 800464a:	4293      	cmp	r3, r2
 800464c:	f040 8092 	bne.w	8004774 <HAL_UART_MspInit+0x1d0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004650:	2302      	movs	r3, #2
 8004652:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004654:	2300      	movs	r3, #0
 8004656:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004658:	f107 0318 	add.w	r3, r7, #24
 800465c:	4618      	mov	r0, r3
 800465e:	f002 feb7 	bl	80073d0 <HAL_RCCEx_PeriphCLKConfig>
 8004662:	4603      	mov	r3, r0
 8004664:	2b00      	cmp	r3, #0
 8004666:	d001      	beq.n	800466c <HAL_UART_MspInit+0xc8>
      Error_Handler();
 8004668:	f7ff fe20 	bl	80042ac <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800466c:	4b44      	ldr	r3, [pc, #272]	@ (8004780 <HAL_UART_MspInit+0x1dc>)
 800466e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004670:	4a43      	ldr	r2, [pc, #268]	@ (8004780 <HAL_UART_MspInit+0x1dc>)
 8004672:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004676:	6593      	str	r3, [r2, #88]	@ 0x58
 8004678:	4b41      	ldr	r3, [pc, #260]	@ (8004780 <HAL_UART_MspInit+0x1dc>)
 800467a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800467c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004680:	60fb      	str	r3, [r7, #12]
 8004682:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004684:	4b3e      	ldr	r3, [pc, #248]	@ (8004780 <HAL_UART_MspInit+0x1dc>)
 8004686:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004688:	4a3d      	ldr	r2, [pc, #244]	@ (8004780 <HAL_UART_MspInit+0x1dc>)
 800468a:	f043 0301 	orr.w	r3, r3, #1
 800468e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004690:	4b3b      	ldr	r3, [pc, #236]	@ (8004780 <HAL_UART_MspInit+0x1dc>)
 8004692:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004694:	f003 0301 	and.w	r3, r3, #1
 8004698:	60bb      	str	r3, [r7, #8]
 800469a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800469c:	230c      	movs	r3, #12
 800469e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046a0:	2302      	movs	r3, #2
 80046a2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046a4:	2300      	movs	r3, #0
 80046a6:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046a8:	2300      	movs	r3, #0
 80046aa:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80046ac:	2307      	movs	r3, #7
 80046ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046b0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80046b4:	4619      	mov	r1, r3
 80046b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80046ba:	f001 fed1 	bl	8006460 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel1;
 80046be:	4b33      	ldr	r3, [pc, #204]	@ (800478c <HAL_UART_MspInit+0x1e8>)
 80046c0:	4a33      	ldr	r2, [pc, #204]	@ (8004790 <HAL_UART_MspInit+0x1ec>)
 80046c2:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80046c4:	4b31      	ldr	r3, [pc, #196]	@ (800478c <HAL_UART_MspInit+0x1e8>)
 80046c6:	221b      	movs	r2, #27
 80046c8:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80046ca:	4b30      	ldr	r3, [pc, #192]	@ (800478c <HAL_UART_MspInit+0x1e8>)
 80046cc:	2210      	movs	r2, #16
 80046ce:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80046d0:	4b2e      	ldr	r3, [pc, #184]	@ (800478c <HAL_UART_MspInit+0x1e8>)
 80046d2:	2200      	movs	r2, #0
 80046d4:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80046d6:	4b2d      	ldr	r3, [pc, #180]	@ (800478c <HAL_UART_MspInit+0x1e8>)
 80046d8:	2280      	movs	r2, #128	@ 0x80
 80046da:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80046dc:	4b2b      	ldr	r3, [pc, #172]	@ (800478c <HAL_UART_MspInit+0x1e8>)
 80046de:	2200      	movs	r2, #0
 80046e0:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80046e2:	4b2a      	ldr	r3, [pc, #168]	@ (800478c <HAL_UART_MspInit+0x1e8>)
 80046e4:	2200      	movs	r2, #0
 80046e6:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80046e8:	4b28      	ldr	r3, [pc, #160]	@ (800478c <HAL_UART_MspInit+0x1e8>)
 80046ea:	2200      	movs	r2, #0
 80046ec:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80046ee:	4b27      	ldr	r3, [pc, #156]	@ (800478c <HAL_UART_MspInit+0x1e8>)
 80046f0:	2200      	movs	r2, #0
 80046f2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80046f4:	4825      	ldr	r0, [pc, #148]	@ (800478c <HAL_UART_MspInit+0x1e8>)
 80046f6:	f001 fb81 	bl	8005dfc <HAL_DMA_Init>
 80046fa:	4603      	mov	r3, r0
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d001      	beq.n	8004704 <HAL_UART_MspInit+0x160>
      Error_Handler();
 8004700:	f7ff fdd4 	bl	80042ac <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4a21      	ldr	r2, [pc, #132]	@ (800478c <HAL_UART_MspInit+0x1e8>)
 8004708:	67da      	str	r2, [r3, #124]	@ 0x7c
 800470a:	4a20      	ldr	r2, [pc, #128]	@ (800478c <HAL_UART_MspInit+0x1e8>)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart2_rx.Instance = DMA1_Channel2;
 8004710:	4b20      	ldr	r3, [pc, #128]	@ (8004794 <HAL_UART_MspInit+0x1f0>)
 8004712:	4a21      	ldr	r2, [pc, #132]	@ (8004798 <HAL_UART_MspInit+0x1f4>)
 8004714:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8004716:	4b1f      	ldr	r3, [pc, #124]	@ (8004794 <HAL_UART_MspInit+0x1f0>)
 8004718:	221a      	movs	r2, #26
 800471a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800471c:	4b1d      	ldr	r3, [pc, #116]	@ (8004794 <HAL_UART_MspInit+0x1f0>)
 800471e:	2200      	movs	r2, #0
 8004720:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004722:	4b1c      	ldr	r3, [pc, #112]	@ (8004794 <HAL_UART_MspInit+0x1f0>)
 8004724:	2200      	movs	r2, #0
 8004726:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004728:	4b1a      	ldr	r3, [pc, #104]	@ (8004794 <HAL_UART_MspInit+0x1f0>)
 800472a:	2280      	movs	r2, #128	@ 0x80
 800472c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800472e:	4b19      	ldr	r3, [pc, #100]	@ (8004794 <HAL_UART_MspInit+0x1f0>)
 8004730:	2200      	movs	r2, #0
 8004732:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004734:	4b17      	ldr	r3, [pc, #92]	@ (8004794 <HAL_UART_MspInit+0x1f0>)
 8004736:	2200      	movs	r2, #0
 8004738:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800473a:	4b16      	ldr	r3, [pc, #88]	@ (8004794 <HAL_UART_MspInit+0x1f0>)
 800473c:	2200      	movs	r2, #0
 800473e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004740:	4b14      	ldr	r3, [pc, #80]	@ (8004794 <HAL_UART_MspInit+0x1f0>)
 8004742:	2200      	movs	r2, #0
 8004744:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004746:	4813      	ldr	r0, [pc, #76]	@ (8004794 <HAL_UART_MspInit+0x1f0>)
 8004748:	f001 fb58 	bl	8005dfc <HAL_DMA_Init>
 800474c:	4603      	mov	r3, r0
 800474e:	2b00      	cmp	r3, #0
 8004750:	d001      	beq.n	8004756 <HAL_UART_MspInit+0x1b2>
      Error_Handler();
 8004752:	f7ff fdab 	bl	80042ac <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a0e      	ldr	r2, [pc, #56]	@ (8004794 <HAL_UART_MspInit+0x1f0>)
 800475a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800475e:	4a0d      	ldr	r2, [pc, #52]	@ (8004794 <HAL_UART_MspInit+0x1f0>)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004764:	2200      	movs	r2, #0
 8004766:	2100      	movs	r1, #0
 8004768:	2026      	movs	r0, #38	@ 0x26
 800476a:	f001 fb12 	bl	8005d92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800476e:	2026      	movs	r0, #38	@ 0x26
 8004770:	f001 fb29 	bl	8005dc6 <HAL_NVIC_EnableIRQ>
}
 8004774:	bf00      	nop
 8004776:	3780      	adds	r7, #128	@ 0x80
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}
 800477c:	40004c00 	.word	0x40004c00
 8004780:	40021000 	.word	0x40021000
 8004784:	48000800 	.word	0x48000800
 8004788:	40004400 	.word	0x40004400
 800478c:	20000a60 	.word	0x20000a60
 8004790:	40020008 	.word	0x40020008
 8004794:	20000ac0 	.word	0x20000ac0
 8004798:	4002001c 	.word	0x4002001c

0800479c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800479c:	b480      	push	{r7}
 800479e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80047a0:	bf00      	nop
 80047a2:	e7fd      	b.n	80047a0 <NMI_Handler+0x4>

080047a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80047a4:	b480      	push	{r7}
 80047a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80047a8:	bf00      	nop
 80047aa:	e7fd      	b.n	80047a8 <HardFault_Handler+0x4>

080047ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80047ac:	b480      	push	{r7}
 80047ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80047b0:	bf00      	nop
 80047b2:	e7fd      	b.n	80047b0 <MemManage_Handler+0x4>

080047b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80047b4:	b480      	push	{r7}
 80047b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80047b8:	bf00      	nop
 80047ba:	e7fd      	b.n	80047b8 <BusFault_Handler+0x4>

080047bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80047bc:	b480      	push	{r7}
 80047be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80047c0:	bf00      	nop
 80047c2:	e7fd      	b.n	80047c0 <UsageFault_Handler+0x4>

080047c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80047c4:	b480      	push	{r7}
 80047c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80047c8:	bf00      	nop
 80047ca:	46bd      	mov	sp, r7
 80047cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d0:	4770      	bx	lr

080047d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80047d2:	b480      	push	{r7}
 80047d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80047d6:	bf00      	nop
 80047d8:	46bd      	mov	sp, r7
 80047da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047de:	4770      	bx	lr

080047e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80047e0:	b480      	push	{r7}
 80047e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80047e4:	bf00      	nop
 80047e6:	46bd      	mov	sp, r7
 80047e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ec:	4770      	bx	lr

080047ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80047ee:	b580      	push	{r7, lr}
 80047f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80047f2:	f000 f8d5 	bl	80049a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80047f6:	bf00      	nop
 80047f8:	bd80      	pop	{r7, pc}
	...

080047fc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004800:	4802      	ldr	r0, [pc, #8]	@ (800480c <DMA1_Channel1_IRQHandler+0x10>)
 8004802:	f001 fcde 	bl	80061c2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004806:	bf00      	nop
 8004808:	bd80      	pop	{r7, pc}
 800480a:	bf00      	nop
 800480c:	20000a60 	.word	0x20000a60

08004810 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004814:	4802      	ldr	r0, [pc, #8]	@ (8004820 <DMA1_Channel2_IRQHandler+0x10>)
 8004816:	f001 fcd4 	bl	80061c2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800481a:	bf00      	nop
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop
 8004820:	20000ac0 	.word	0x20000ac0

08004824 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8004828:	4802      	ldr	r0, [pc, #8]	@ (8004834 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800482a:	f003 fd71 	bl	8008310 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800482e:	bf00      	nop
 8004830:	bd80      	pop	{r7, pc}
 8004832:	bf00      	nop
 8004834:	200007fc 	.word	0x200007fc

08004838 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800483c:	4802      	ldr	r0, [pc, #8]	@ (8004848 <TIM4_IRQHandler+0x10>)
 800483e:	f003 fd67 	bl	8008310 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004842:	bf00      	nop
 8004844:	bd80      	pop	{r7, pc}
 8004846:	bf00      	nop
 8004848:	20000598 	.word	0x20000598

0800484c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004850:	4802      	ldr	r0, [pc, #8]	@ (800485c <USART2_IRQHandler+0x10>)
 8004852:	f005 fb65 	bl	8009f20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004856:	bf00      	nop
 8004858:	bd80      	pop	{r7, pc}
 800485a:	bf00      	nop
 800485c:	20000994 	.word	0x20000994

08004860 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8004864:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8004868:	f001 ffac 	bl	80067c4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800486c:	bf00      	nop
 800486e:	bd80      	pop	{r7, pc}

08004870 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8004874:	4802      	ldr	r0, [pc, #8]	@ (8004880 <TIM5_IRQHandler+0x10>)
 8004876:	f003 fd4b 	bl	8008310 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800487a:	bf00      	nop
 800487c:	bd80      	pop	{r7, pc}
 800487e:	bf00      	nop
 8004880:	20000664 	.word	0x20000664

08004884 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004884:	b480      	push	{r7}
 8004886:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004888:	4b06      	ldr	r3, [pc, #24]	@ (80048a4 <SystemInit+0x20>)
 800488a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800488e:	4a05      	ldr	r2, [pc, #20]	@ (80048a4 <SystemInit+0x20>)
 8004890:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004894:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004898:	bf00      	nop
 800489a:	46bd      	mov	sp, r7
 800489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a0:	4770      	bx	lr
 80048a2:	bf00      	nop
 80048a4:	e000ed00 	.word	0xe000ed00

080048a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80048a8:	480d      	ldr	r0, [pc, #52]	@ (80048e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80048aa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80048ac:	f7ff ffea 	bl	8004884 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80048b0:	480c      	ldr	r0, [pc, #48]	@ (80048e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80048b2:	490d      	ldr	r1, [pc, #52]	@ (80048e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80048b4:	4a0d      	ldr	r2, [pc, #52]	@ (80048ec <LoopForever+0xe>)
  movs r3, #0
 80048b6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80048b8:	e002      	b.n	80048c0 <LoopCopyDataInit>

080048ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80048ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80048bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80048be:	3304      	adds	r3, #4

080048c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80048c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80048c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80048c4:	d3f9      	bcc.n	80048ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80048c6:	4a0a      	ldr	r2, [pc, #40]	@ (80048f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80048c8:	4c0a      	ldr	r4, [pc, #40]	@ (80048f4 <LoopForever+0x16>)
  movs r3, #0
 80048ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80048cc:	e001      	b.n	80048d2 <LoopFillZerobss>

080048ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80048ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80048d0:	3204      	adds	r2, #4

080048d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80048d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80048d4:	d3fb      	bcc.n	80048ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80048d6:	f007 f83f 	bl	800b958 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80048da:	f7fe fe7b 	bl	80035d4 <main>

080048de <LoopForever>:

LoopForever:
    b LoopForever
 80048de:	e7fe      	b.n	80048de <LoopForever>
  ldr   r0, =_estack
 80048e0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80048e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80048e8:	200002a0 	.word	0x200002a0
  ldr r2, =_sidata
 80048ec:	0800bc48 	.word	0x0800bc48
  ldr r2, =_sbss
 80048f0:	200002a0 	.word	0x200002a0
  ldr r4, =_ebss
 80048f4:	2000142c 	.word	0x2000142c

080048f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80048f8:	e7fe      	b.n	80048f8 <ADC1_2_IRQHandler>

080048fa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80048fa:	b580      	push	{r7, lr}
 80048fc:	b082      	sub	sp, #8
 80048fe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004900:	2300      	movs	r3, #0
 8004902:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004904:	2003      	movs	r0, #3
 8004906:	f001 fa39 	bl	8005d7c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800490a:	2000      	movs	r0, #0
 800490c:	f000 f80e 	bl	800492c <HAL_InitTick>
 8004910:	4603      	mov	r3, r0
 8004912:	2b00      	cmp	r3, #0
 8004914:	d002      	beq.n	800491c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004916:	2301      	movs	r3, #1
 8004918:	71fb      	strb	r3, [r7, #7]
 800491a:	e001      	b.n	8004920 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800491c:	f7ff fccc 	bl	80042b8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004920:	79fb      	ldrb	r3, [r7, #7]

}
 8004922:	4618      	mov	r0, r3
 8004924:	3708      	adds	r7, #8
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}
	...

0800492c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b084      	sub	sp, #16
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004934:	2300      	movs	r3, #0
 8004936:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004938:	4b16      	ldr	r3, [pc, #88]	@ (8004994 <HAL_InitTick+0x68>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d022      	beq.n	8004986 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004940:	4b15      	ldr	r3, [pc, #84]	@ (8004998 <HAL_InitTick+0x6c>)
 8004942:	681a      	ldr	r2, [r3, #0]
 8004944:	4b13      	ldr	r3, [pc, #76]	@ (8004994 <HAL_InitTick+0x68>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800494c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004950:	fbb2 f3f3 	udiv	r3, r2, r3
 8004954:	4618      	mov	r0, r3
 8004956:	f001 fa44 	bl	8005de2 <HAL_SYSTICK_Config>
 800495a:	4603      	mov	r3, r0
 800495c:	2b00      	cmp	r3, #0
 800495e:	d10f      	bne.n	8004980 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2b0f      	cmp	r3, #15
 8004964:	d809      	bhi.n	800497a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004966:	2200      	movs	r2, #0
 8004968:	6879      	ldr	r1, [r7, #4]
 800496a:	f04f 30ff 	mov.w	r0, #4294967295
 800496e:	f001 fa10 	bl	8005d92 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004972:	4a0a      	ldr	r2, [pc, #40]	@ (800499c <HAL_InitTick+0x70>)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6013      	str	r3, [r2, #0]
 8004978:	e007      	b.n	800498a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	73fb      	strb	r3, [r7, #15]
 800497e:	e004      	b.n	800498a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004980:	2301      	movs	r3, #1
 8004982:	73fb      	strb	r3, [r7, #15]
 8004984:	e001      	b.n	800498a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800498a:	7bfb      	ldrb	r3, [r7, #15]
}
 800498c:	4618      	mov	r0, r3
 800498e:	3710      	adds	r7, #16
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}
 8004994:	20000238 	.word	0x20000238
 8004998:	20000230 	.word	0x20000230
 800499c:	20000234 	.word	0x20000234

080049a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80049a0:	b480      	push	{r7}
 80049a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80049a4:	4b05      	ldr	r3, [pc, #20]	@ (80049bc <HAL_IncTick+0x1c>)
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	4b05      	ldr	r3, [pc, #20]	@ (80049c0 <HAL_IncTick+0x20>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4413      	add	r3, r2
 80049ae:	4a03      	ldr	r2, [pc, #12]	@ (80049bc <HAL_IncTick+0x1c>)
 80049b0:	6013      	str	r3, [r2, #0]
}
 80049b2:	bf00      	nop
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr
 80049bc:	200012f0 	.word	0x200012f0
 80049c0:	20000238 	.word	0x20000238

080049c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80049c4:	b480      	push	{r7}
 80049c6:	af00      	add	r7, sp, #0
  return uwTick;
 80049c8:	4b03      	ldr	r3, [pc, #12]	@ (80049d8 <HAL_GetTick+0x14>)
 80049ca:	681b      	ldr	r3, [r3, #0]
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	46bd      	mov	sp, r7
 80049d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d4:	4770      	bx	lr
 80049d6:	bf00      	nop
 80049d8:	200012f0 	.word	0x200012f0

080049dc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80049dc:	b480      	push	{r7}
 80049de:	b083      	sub	sp, #12
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
 80049e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	431a      	orrs	r2, r3
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	609a      	str	r2, [r3, #8]
}
 80049f6:	bf00      	nop
 80049f8:	370c      	adds	r7, #12
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr

08004a02 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004a02:	b480      	push	{r7}
 8004a04:	b083      	sub	sp, #12
 8004a06:	af00      	add	r7, sp, #0
 8004a08:	6078      	str	r0, [r7, #4]
 8004a0a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	431a      	orrs	r2, r3
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	609a      	str	r2, [r3, #8]
}
 8004a1c:	bf00      	nop
 8004a1e:	370c      	adds	r7, #12
 8004a20:	46bd      	mov	sp, r7
 8004a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a26:	4770      	bx	lr

08004a28 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b083      	sub	sp, #12
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	370c      	adds	r7, #12
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a42:	4770      	bx	lr

08004a44 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b087      	sub	sp, #28
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	60f8      	str	r0, [r7, #12]
 8004a4c:	60b9      	str	r1, [r7, #8]
 8004a4e:	607a      	str	r2, [r7, #4]
 8004a50:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	3360      	adds	r3, #96	@ 0x60
 8004a56:	461a      	mov	r2, r3
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	009b      	lsls	r3, r3, #2
 8004a5c:	4413      	add	r3, r2
 8004a5e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	681a      	ldr	r2, [r3, #0]
 8004a64:	4b08      	ldr	r3, [pc, #32]	@ (8004a88 <LL_ADC_SetOffset+0x44>)
 8004a66:	4013      	ands	r3, r2
 8004a68:	687a      	ldr	r2, [r7, #4]
 8004a6a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8004a6e:	683a      	ldr	r2, [r7, #0]
 8004a70:	430a      	orrs	r2, r1
 8004a72:	4313      	orrs	r3, r2
 8004a74:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004a7c:	bf00      	nop
 8004a7e:	371c      	adds	r7, #28
 8004a80:	46bd      	mov	sp, r7
 8004a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a86:	4770      	bx	lr
 8004a88:	03fff000 	.word	0x03fff000

08004a8c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b085      	sub	sp, #20
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
 8004a94:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	3360      	adds	r3, #96	@ 0x60
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	4413      	add	r3, r2
 8004aa2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	3714      	adds	r7, #20
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab6:	4770      	bx	lr

08004ab8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b087      	sub	sp, #28
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	60f8      	str	r0, [r7, #12]
 8004ac0:	60b9      	str	r1, [r7, #8]
 8004ac2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	3360      	adds	r3, #96	@ 0x60
 8004ac8:	461a      	mov	r2, r3
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	009b      	lsls	r3, r3, #2
 8004ace:	4413      	add	r3, r2
 8004ad0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	431a      	orrs	r2, r3
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004ae2:	bf00      	nop
 8004ae4:	371c      	adds	r7, #28
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aec:	4770      	bx	lr

08004aee <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8004aee:	b480      	push	{r7}
 8004af0:	b087      	sub	sp, #28
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	60f8      	str	r0, [r7, #12]
 8004af6:	60b9      	str	r1, [r7, #8]
 8004af8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	3360      	adds	r3, #96	@ 0x60
 8004afe:	461a      	mov	r2, r3
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	009b      	lsls	r3, r3, #2
 8004b04:	4413      	add	r3, r2
 8004b06:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	431a      	orrs	r2, r3
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8004b18:	bf00      	nop
 8004b1a:	371c      	adds	r7, #28
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b22:	4770      	bx	lr

08004b24 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b087      	sub	sp, #28
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	60f8      	str	r0, [r7, #12]
 8004b2c:	60b9      	str	r1, [r7, #8]
 8004b2e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	3360      	adds	r3, #96	@ 0x60
 8004b34:	461a      	mov	r2, r3
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	009b      	lsls	r3, r3, #2
 8004b3a:	4413      	add	r3, r2
 8004b3c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	431a      	orrs	r2, r3
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8004b4e:	bf00      	nop
 8004b50:	371c      	adds	r7, #28
 8004b52:	46bd      	mov	sp, r7
 8004b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b58:	4770      	bx	lr

08004b5a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8004b5a:	b480      	push	{r7}
 8004b5c:	b083      	sub	sp, #12
 8004b5e:	af00      	add	r7, sp, #0
 8004b60:	6078      	str	r0, [r7, #4]
 8004b62:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	695b      	ldr	r3, [r3, #20]
 8004b68:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	431a      	orrs	r2, r3
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	615a      	str	r2, [r3, #20]
}
 8004b74:	bf00      	nop
 8004b76:	370c      	adds	r7, #12
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr

08004b80 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b087      	sub	sp, #28
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	60f8      	str	r0, [r7, #12]
 8004b88:	60b9      	str	r1, [r7, #8]
 8004b8a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	3330      	adds	r3, #48	@ 0x30
 8004b90:	461a      	mov	r2, r3
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	0a1b      	lsrs	r3, r3, #8
 8004b96:	009b      	lsls	r3, r3, #2
 8004b98:	f003 030c 	and.w	r3, r3, #12
 8004b9c:	4413      	add	r3, r2
 8004b9e:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	681a      	ldr	r2, [r3, #0]
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	f003 031f 	and.w	r3, r3, #31
 8004baa:	211f      	movs	r1, #31
 8004bac:	fa01 f303 	lsl.w	r3, r1, r3
 8004bb0:	43db      	mvns	r3, r3
 8004bb2:	401a      	ands	r2, r3
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	0e9b      	lsrs	r3, r3, #26
 8004bb8:	f003 011f 	and.w	r1, r3, #31
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	f003 031f 	and.w	r3, r3, #31
 8004bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8004bc6:	431a      	orrs	r2, r3
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004bcc:	bf00      	nop
 8004bce:	371c      	adds	r7, #28
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr

08004bd8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b087      	sub	sp, #28
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	60f8      	str	r0, [r7, #12]
 8004be0:	60b9      	str	r1, [r7, #8]
 8004be2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	3314      	adds	r3, #20
 8004be8:	461a      	mov	r2, r3
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	0e5b      	lsrs	r3, r3, #25
 8004bee:	009b      	lsls	r3, r3, #2
 8004bf0:	f003 0304 	and.w	r3, r3, #4
 8004bf4:	4413      	add	r3, r2
 8004bf6:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	681a      	ldr	r2, [r3, #0]
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	0d1b      	lsrs	r3, r3, #20
 8004c00:	f003 031f 	and.w	r3, r3, #31
 8004c04:	2107      	movs	r1, #7
 8004c06:	fa01 f303 	lsl.w	r3, r1, r3
 8004c0a:	43db      	mvns	r3, r3
 8004c0c:	401a      	ands	r2, r3
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	0d1b      	lsrs	r3, r3, #20
 8004c12:	f003 031f 	and.w	r3, r3, #31
 8004c16:	6879      	ldr	r1, [r7, #4]
 8004c18:	fa01 f303 	lsl.w	r3, r1, r3
 8004c1c:	431a      	orrs	r2, r3
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004c22:	bf00      	nop
 8004c24:	371c      	adds	r7, #28
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr
	...

08004c30 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b085      	sub	sp, #20
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	60f8      	str	r0, [r7, #12]
 8004c38:	60b9      	str	r1, [r7, #8]
 8004c3a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c48:	43db      	mvns	r3, r3
 8004c4a:	401a      	ands	r2, r3
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	f003 0318 	and.w	r3, r3, #24
 8004c52:	4908      	ldr	r1, [pc, #32]	@ (8004c74 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004c54:	40d9      	lsrs	r1, r3
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	400b      	ands	r3, r1
 8004c5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c5e:	431a      	orrs	r2, r3
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004c66:	bf00      	nop
 8004c68:	3714      	adds	r7, #20
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c70:	4770      	bx	lr
 8004c72:	bf00      	nop
 8004c74:	0007ffff 	.word	0x0007ffff

08004c78 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b083      	sub	sp, #12
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004c88:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004c8c:	687a      	ldr	r2, [r7, #4]
 8004c8e:	6093      	str	r3, [r2, #8]
}
 8004c90:	bf00      	nop
 8004c92:	370c      	adds	r7, #12
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr

08004c9c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b083      	sub	sp, #12
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004cac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004cb0:	d101      	bne.n	8004cb6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e000      	b.n	8004cb8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004cb6:	2300      	movs	r3, #0
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	370c      	adds	r7, #12
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc2:	4770      	bx	lr

08004cc4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b083      	sub	sp, #12
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8004cd4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004cd8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004ce0:	bf00      	nop
 8004ce2:	370c      	adds	r7, #12
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cea:	4770      	bx	lr

08004cec <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b083      	sub	sp, #12
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cfc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d00:	d101      	bne.n	8004d06 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004d02:	2301      	movs	r3, #1
 8004d04:	e000      	b.n	8004d08 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004d06:	2300      	movs	r3, #0
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	370c      	adds	r7, #12
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d12:	4770      	bx	lr

08004d14 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004d14:	b480      	push	{r7}
 8004d16:	b083      	sub	sp, #12
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	f003 0301 	and.w	r3, r3, #1
 8004d24:	2b01      	cmp	r3, #1
 8004d26:	d101      	bne.n	8004d2c <LL_ADC_IsEnabled+0x18>
 8004d28:	2301      	movs	r3, #1
 8004d2a:	e000      	b.n	8004d2e <LL_ADC_IsEnabled+0x1a>
 8004d2c:	2300      	movs	r3, #0
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	370c      	adds	r7, #12
 8004d32:	46bd      	mov	sp, r7
 8004d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d38:	4770      	bx	lr

08004d3a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004d3a:	b480      	push	{r7}
 8004d3c:	b083      	sub	sp, #12
 8004d3e:	af00      	add	r7, sp, #0
 8004d40:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	689b      	ldr	r3, [r3, #8]
 8004d46:	f003 0304 	and.w	r3, r3, #4
 8004d4a:	2b04      	cmp	r3, #4
 8004d4c:	d101      	bne.n	8004d52 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e000      	b.n	8004d54 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004d52:	2300      	movs	r3, #0
}
 8004d54:	4618      	mov	r0, r3
 8004d56:	370c      	adds	r7, #12
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5e:	4770      	bx	lr

08004d60 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004d60:	b480      	push	{r7}
 8004d62:	b083      	sub	sp, #12
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	f003 0308 	and.w	r3, r3, #8
 8004d70:	2b08      	cmp	r3, #8
 8004d72:	d101      	bne.n	8004d78 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004d74:	2301      	movs	r3, #1
 8004d76:	e000      	b.n	8004d7a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004d78:	2300      	movs	r3, #0
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	370c      	adds	r7, #12
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr
	...

08004d88 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004d88:	b590      	push	{r4, r7, lr}
 8004d8a:	b089      	sub	sp, #36	@ 0x24
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004d90:	2300      	movs	r3, #0
 8004d92:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004d94:	2300      	movs	r3, #0
 8004d96:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d101      	bne.n	8004da2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	e1a9      	b.n	80050f6 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	695b      	ldr	r3, [r3, #20]
 8004da6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d109      	bne.n	8004dc4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004db0:	6878      	ldr	r0, [r7, #4]
 8004db2:	f7ff faa5 	bl	8004300 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2200      	movs	r2, #0
 8004dba:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4618      	mov	r0, r3
 8004dca:	f7ff ff67 	bl	8004c9c <LL_ADC_IsDeepPowerDownEnabled>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d004      	beq.n	8004dde <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4618      	mov	r0, r3
 8004dda:	f7ff ff4d 	bl	8004c78 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4618      	mov	r0, r3
 8004de4:	f7ff ff82 	bl	8004cec <LL_ADC_IsInternalRegulatorEnabled>
 8004de8:	4603      	mov	r3, r0
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d115      	bne.n	8004e1a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4618      	mov	r0, r3
 8004df4:	f7ff ff66 	bl	8004cc4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004df8:	4b9c      	ldr	r3, [pc, #624]	@ (800506c <HAL_ADC_Init+0x2e4>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	099b      	lsrs	r3, r3, #6
 8004dfe:	4a9c      	ldr	r2, [pc, #624]	@ (8005070 <HAL_ADC_Init+0x2e8>)
 8004e00:	fba2 2303 	umull	r2, r3, r2, r3
 8004e04:	099b      	lsrs	r3, r3, #6
 8004e06:	3301      	adds	r3, #1
 8004e08:	005b      	lsls	r3, r3, #1
 8004e0a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004e0c:	e002      	b.n	8004e14 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	3b01      	subs	r3, #1
 8004e12:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d1f9      	bne.n	8004e0e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f7ff ff64 	bl	8004cec <LL_ADC_IsInternalRegulatorEnabled>
 8004e24:	4603      	mov	r3, r0
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d10d      	bne.n	8004e46 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e2e:	f043 0210 	orr.w	r2, r3, #16
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e3a:	f043 0201 	orr.w	r2, r3, #1
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f7ff ff75 	bl	8004d3a <LL_ADC_REG_IsConversionOngoing>
 8004e50:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e56:	f003 0310 	and.w	r3, r3, #16
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	f040 8142 	bne.w	80050e4 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	f040 813e 	bne.w	80050e4 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e6c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004e70:	f043 0202 	orr.w	r2, r3, #2
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f7ff ff49 	bl	8004d14 <LL_ADC_IsEnabled>
 8004e82:	4603      	mov	r3, r0
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d141      	bne.n	8004f0c <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004e90:	d004      	beq.n	8004e9c <HAL_ADC_Init+0x114>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a77      	ldr	r2, [pc, #476]	@ (8005074 <HAL_ADC_Init+0x2ec>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d10f      	bne.n	8004ebc <HAL_ADC_Init+0x134>
 8004e9c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004ea0:	f7ff ff38 	bl	8004d14 <LL_ADC_IsEnabled>
 8004ea4:	4604      	mov	r4, r0
 8004ea6:	4873      	ldr	r0, [pc, #460]	@ (8005074 <HAL_ADC_Init+0x2ec>)
 8004ea8:	f7ff ff34 	bl	8004d14 <LL_ADC_IsEnabled>
 8004eac:	4603      	mov	r3, r0
 8004eae:	4323      	orrs	r3, r4
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	bf0c      	ite	eq
 8004eb4:	2301      	moveq	r3, #1
 8004eb6:	2300      	movne	r3, #0
 8004eb8:	b2db      	uxtb	r3, r3
 8004eba:	e012      	b.n	8004ee2 <HAL_ADC_Init+0x15a>
 8004ebc:	486e      	ldr	r0, [pc, #440]	@ (8005078 <HAL_ADC_Init+0x2f0>)
 8004ebe:	f7ff ff29 	bl	8004d14 <LL_ADC_IsEnabled>
 8004ec2:	4604      	mov	r4, r0
 8004ec4:	486d      	ldr	r0, [pc, #436]	@ (800507c <HAL_ADC_Init+0x2f4>)
 8004ec6:	f7ff ff25 	bl	8004d14 <LL_ADC_IsEnabled>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	431c      	orrs	r4, r3
 8004ece:	486c      	ldr	r0, [pc, #432]	@ (8005080 <HAL_ADC_Init+0x2f8>)
 8004ed0:	f7ff ff20 	bl	8004d14 <LL_ADC_IsEnabled>
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	4323      	orrs	r3, r4
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	bf0c      	ite	eq
 8004edc:	2301      	moveq	r3, #1
 8004ede:	2300      	movne	r3, #0
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d012      	beq.n	8004f0c <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004eee:	d004      	beq.n	8004efa <HAL_ADC_Init+0x172>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a5f      	ldr	r2, [pc, #380]	@ (8005074 <HAL_ADC_Init+0x2ec>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d101      	bne.n	8004efe <HAL_ADC_Init+0x176>
 8004efa:	4a62      	ldr	r2, [pc, #392]	@ (8005084 <HAL_ADC_Init+0x2fc>)
 8004efc:	e000      	b.n	8004f00 <HAL_ADC_Init+0x178>
 8004efe:	4a62      	ldr	r2, [pc, #392]	@ (8005088 <HAL_ADC_Init+0x300>)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	4619      	mov	r1, r3
 8004f06:	4610      	mov	r0, r2
 8004f08:	f7ff fd68 	bl	80049dc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	7f5b      	ldrb	r3, [r3, #29]
 8004f10:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004f16:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004f1c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8004f22:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004f2a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d106      	bne.n	8004f48 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f3e:	3b01      	subs	r3, #1
 8004f40:	045b      	lsls	r3, r3, #17
 8004f42:	69ba      	ldr	r2, [r7, #24]
 8004f44:	4313      	orrs	r3, r2
 8004f46:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d009      	beq.n	8004f64 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f54:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f5c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004f5e:	69ba      	ldr	r2, [r7, #24]
 8004f60:	4313      	orrs	r3, r2
 8004f62:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	68da      	ldr	r2, [r3, #12]
 8004f6a:	4b48      	ldr	r3, [pc, #288]	@ (800508c <HAL_ADC_Init+0x304>)
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	687a      	ldr	r2, [r7, #4]
 8004f70:	6812      	ldr	r2, [r2, #0]
 8004f72:	69b9      	ldr	r1, [r7, #24]
 8004f74:	430b      	orrs	r3, r1
 8004f76:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	691b      	ldr	r3, [r3, #16]
 8004f7e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	430a      	orrs	r2, r1
 8004f8c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4618      	mov	r0, r3
 8004f94:	f7ff fee4 	bl	8004d60 <LL_ADC_INJ_IsConversionOngoing>
 8004f98:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004f9a:	697b      	ldr	r3, [r7, #20]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d17f      	bne.n	80050a0 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d17c      	bne.n	80050a0 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004faa:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004fb2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	68db      	ldr	r3, [r3, #12]
 8004fbe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004fc2:	f023 0302 	bic.w	r3, r3, #2
 8004fc6:	687a      	ldr	r2, [r7, #4]
 8004fc8:	6812      	ldr	r2, [r2, #0]
 8004fca:	69b9      	ldr	r1, [r7, #24]
 8004fcc:	430b      	orrs	r3, r1
 8004fce:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	691b      	ldr	r3, [r3, #16]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d017      	beq.n	8005008 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	691a      	ldr	r2, [r3, #16]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004fe6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004ff0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004ff4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004ff8:	687a      	ldr	r2, [r7, #4]
 8004ffa:	6911      	ldr	r1, [r2, #16]
 8004ffc:	687a      	ldr	r2, [r7, #4]
 8004ffe:	6812      	ldr	r2, [r2, #0]
 8005000:	430b      	orrs	r3, r1
 8005002:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8005006:	e013      	b.n	8005030 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	691a      	ldr	r2, [r3, #16]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005016:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005020:	687a      	ldr	r2, [r7, #4]
 8005022:	6812      	ldr	r2, [r2, #0]
 8005024:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8005028:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800502c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005036:	2b01      	cmp	r3, #1
 8005038:	d12a      	bne.n	8005090 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	691b      	ldr	r3, [r3, #16]
 8005040:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005044:	f023 0304 	bic.w	r3, r3, #4
 8005048:	687a      	ldr	r2, [r7, #4]
 800504a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800504c:	687a      	ldr	r2, [r7, #4]
 800504e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005050:	4311      	orrs	r1, r2
 8005052:	687a      	ldr	r2, [r7, #4]
 8005054:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005056:	4311      	orrs	r1, r2
 8005058:	687a      	ldr	r2, [r7, #4]
 800505a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800505c:	430a      	orrs	r2, r1
 800505e:	431a      	orrs	r2, r3
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f042 0201 	orr.w	r2, r2, #1
 8005068:	611a      	str	r2, [r3, #16]
 800506a:	e019      	b.n	80050a0 <HAL_ADC_Init+0x318>
 800506c:	20000230 	.word	0x20000230
 8005070:	053e2d63 	.word	0x053e2d63
 8005074:	50000100 	.word	0x50000100
 8005078:	50000400 	.word	0x50000400
 800507c:	50000500 	.word	0x50000500
 8005080:	50000600 	.word	0x50000600
 8005084:	50000300 	.word	0x50000300
 8005088:	50000700 	.word	0x50000700
 800508c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	691a      	ldr	r2, [r3, #16]
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f022 0201 	bic.w	r2, r2, #1
 800509e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	695b      	ldr	r3, [r3, #20]
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d10c      	bne.n	80050c2 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ae:	f023 010f 	bic.w	r1, r3, #15
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6a1b      	ldr	r3, [r3, #32]
 80050b6:	1e5a      	subs	r2, r3, #1
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	430a      	orrs	r2, r1
 80050be:	631a      	str	r2, [r3, #48]	@ 0x30
 80050c0:	e007      	b.n	80050d2 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f022 020f 	bic.w	r2, r2, #15
 80050d0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050d6:	f023 0303 	bic.w	r3, r3, #3
 80050da:	f043 0201 	orr.w	r2, r3, #1
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80050e2:	e007      	b.n	80050f4 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050e8:	f043 0210 	orr.w	r2, r3, #16
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80050f4:	7ffb      	ldrb	r3, [r7, #31]
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3724      	adds	r7, #36	@ 0x24
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd90      	pop	{r4, r7, pc}
 80050fe:	bf00      	nop

08005100 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b0b6      	sub	sp, #216	@ 0xd8
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
 8005108:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800510a:	2300      	movs	r3, #0
 800510c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005110:	2300      	movs	r3, #0
 8005112:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800511a:	2b01      	cmp	r3, #1
 800511c:	d102      	bne.n	8005124 <HAL_ADC_ConfigChannel+0x24>
 800511e:	2302      	movs	r3, #2
 8005120:	f000 bc13 	b.w	800594a <HAL_ADC_ConfigChannel+0x84a>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2201      	movs	r2, #1
 8005128:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4618      	mov	r0, r3
 8005132:	f7ff fe02 	bl	8004d3a <LL_ADC_REG_IsConversionOngoing>
 8005136:	4603      	mov	r3, r0
 8005138:	2b00      	cmp	r3, #0
 800513a:	f040 83f3 	bne.w	8005924 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6818      	ldr	r0, [r3, #0]
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	6859      	ldr	r1, [r3, #4]
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	461a      	mov	r2, r3
 800514c:	f7ff fd18 	bl	8004b80 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4618      	mov	r0, r3
 8005156:	f7ff fdf0 	bl	8004d3a <LL_ADC_REG_IsConversionOngoing>
 800515a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4618      	mov	r0, r3
 8005164:	f7ff fdfc 	bl	8004d60 <LL_ADC_INJ_IsConversionOngoing>
 8005168:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800516c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005170:	2b00      	cmp	r3, #0
 8005172:	f040 81d9 	bne.w	8005528 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005176:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800517a:	2b00      	cmp	r3, #0
 800517c:	f040 81d4 	bne.w	8005528 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	689b      	ldr	r3, [r3, #8]
 8005184:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005188:	d10f      	bne.n	80051aa <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6818      	ldr	r0, [r3, #0]
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	2200      	movs	r2, #0
 8005194:	4619      	mov	r1, r3
 8005196:	f7ff fd1f 	bl	8004bd8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80051a2:	4618      	mov	r0, r3
 80051a4:	f7ff fcd9 	bl	8004b5a <LL_ADC_SetSamplingTimeCommonConfig>
 80051a8:	e00e      	b.n	80051c8 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6818      	ldr	r0, [r3, #0]
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	6819      	ldr	r1, [r3, #0]
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	461a      	mov	r2, r3
 80051b8:	f7ff fd0e 	bl	8004bd8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	2100      	movs	r1, #0
 80051c2:	4618      	mov	r0, r3
 80051c4:	f7ff fcc9 	bl	8004b5a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	695a      	ldr	r2, [r3, #20]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	08db      	lsrs	r3, r3, #3
 80051d4:	f003 0303 	and.w	r3, r3, #3
 80051d8:	005b      	lsls	r3, r3, #1
 80051da:	fa02 f303 	lsl.w	r3, r2, r3
 80051de:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	691b      	ldr	r3, [r3, #16]
 80051e6:	2b04      	cmp	r3, #4
 80051e8:	d022      	beq.n	8005230 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6818      	ldr	r0, [r3, #0]
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	6919      	ldr	r1, [r3, #16]
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	681a      	ldr	r2, [r3, #0]
 80051f6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80051fa:	f7ff fc23 	bl	8004a44 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6818      	ldr	r0, [r3, #0]
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	6919      	ldr	r1, [r3, #16]
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	699b      	ldr	r3, [r3, #24]
 800520a:	461a      	mov	r2, r3
 800520c:	f7ff fc6f 	bl	8004aee <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6818      	ldr	r0, [r3, #0]
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800521c:	2b01      	cmp	r3, #1
 800521e:	d102      	bne.n	8005226 <HAL_ADC_ConfigChannel+0x126>
 8005220:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005224:	e000      	b.n	8005228 <HAL_ADC_ConfigChannel+0x128>
 8005226:	2300      	movs	r3, #0
 8005228:	461a      	mov	r2, r3
 800522a:	f7ff fc7b 	bl	8004b24 <LL_ADC_SetOffsetSaturation>
 800522e:	e17b      	b.n	8005528 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	2100      	movs	r1, #0
 8005236:	4618      	mov	r0, r3
 8005238:	f7ff fc28 	bl	8004a8c <LL_ADC_GetOffsetChannel>
 800523c:	4603      	mov	r3, r0
 800523e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005242:	2b00      	cmp	r3, #0
 8005244:	d10a      	bne.n	800525c <HAL_ADC_ConfigChannel+0x15c>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	2100      	movs	r1, #0
 800524c:	4618      	mov	r0, r3
 800524e:	f7ff fc1d 	bl	8004a8c <LL_ADC_GetOffsetChannel>
 8005252:	4603      	mov	r3, r0
 8005254:	0e9b      	lsrs	r3, r3, #26
 8005256:	f003 021f 	and.w	r2, r3, #31
 800525a:	e01e      	b.n	800529a <HAL_ADC_ConfigChannel+0x19a>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	2100      	movs	r1, #0
 8005262:	4618      	mov	r0, r3
 8005264:	f7ff fc12 	bl	8004a8c <LL_ADC_GetOffsetChannel>
 8005268:	4603      	mov	r3, r0
 800526a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800526e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005272:	fa93 f3a3 	rbit	r3, r3
 8005276:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800527a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800527e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005282:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005286:	2b00      	cmp	r3, #0
 8005288:	d101      	bne.n	800528e <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800528a:	2320      	movs	r3, #32
 800528c:	e004      	b.n	8005298 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800528e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005292:	fab3 f383 	clz	r3, r3
 8005296:	b2db      	uxtb	r3, r3
 8005298:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d105      	bne.n	80052b2 <HAL_ADC_ConfigChannel+0x1b2>
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	0e9b      	lsrs	r3, r3, #26
 80052ac:	f003 031f 	and.w	r3, r3, #31
 80052b0:	e018      	b.n	80052e4 <HAL_ADC_ConfigChannel+0x1e4>
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052ba:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80052be:	fa93 f3a3 	rbit	r3, r3
 80052c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80052c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80052ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80052ce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d101      	bne.n	80052da <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80052d6:	2320      	movs	r3, #32
 80052d8:	e004      	b.n	80052e4 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80052da:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80052de:	fab3 f383 	clz	r3, r3
 80052e2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d106      	bne.n	80052f6 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2200      	movs	r2, #0
 80052ee:	2100      	movs	r1, #0
 80052f0:	4618      	mov	r0, r3
 80052f2:	f7ff fbe1 	bl	8004ab8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	2101      	movs	r1, #1
 80052fc:	4618      	mov	r0, r3
 80052fe:	f7ff fbc5 	bl	8004a8c <LL_ADC_GetOffsetChannel>
 8005302:	4603      	mov	r3, r0
 8005304:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005308:	2b00      	cmp	r3, #0
 800530a:	d10a      	bne.n	8005322 <HAL_ADC_ConfigChannel+0x222>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	2101      	movs	r1, #1
 8005312:	4618      	mov	r0, r3
 8005314:	f7ff fbba 	bl	8004a8c <LL_ADC_GetOffsetChannel>
 8005318:	4603      	mov	r3, r0
 800531a:	0e9b      	lsrs	r3, r3, #26
 800531c:	f003 021f 	and.w	r2, r3, #31
 8005320:	e01e      	b.n	8005360 <HAL_ADC_ConfigChannel+0x260>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	2101      	movs	r1, #1
 8005328:	4618      	mov	r0, r3
 800532a:	f7ff fbaf 	bl	8004a8c <LL_ADC_GetOffsetChannel>
 800532e:	4603      	mov	r3, r0
 8005330:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005334:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005338:	fa93 f3a3 	rbit	r3, r3
 800533c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8005340:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005344:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8005348:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800534c:	2b00      	cmp	r3, #0
 800534e:	d101      	bne.n	8005354 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8005350:	2320      	movs	r3, #32
 8005352:	e004      	b.n	800535e <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8005354:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005358:	fab3 f383 	clz	r3, r3
 800535c:	b2db      	uxtb	r3, r3
 800535e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005368:	2b00      	cmp	r3, #0
 800536a:	d105      	bne.n	8005378 <HAL_ADC_ConfigChannel+0x278>
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	0e9b      	lsrs	r3, r3, #26
 8005372:	f003 031f 	and.w	r3, r3, #31
 8005376:	e018      	b.n	80053aa <HAL_ADC_ConfigChannel+0x2aa>
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005380:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005384:	fa93 f3a3 	rbit	r3, r3
 8005388:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800538c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005390:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8005394:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005398:	2b00      	cmp	r3, #0
 800539a:	d101      	bne.n	80053a0 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 800539c:	2320      	movs	r3, #32
 800539e:	e004      	b.n	80053aa <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80053a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80053a4:	fab3 f383 	clz	r3, r3
 80053a8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d106      	bne.n	80053bc <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	2200      	movs	r2, #0
 80053b4:	2101      	movs	r1, #1
 80053b6:	4618      	mov	r0, r3
 80053b8:	f7ff fb7e 	bl	8004ab8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	2102      	movs	r1, #2
 80053c2:	4618      	mov	r0, r3
 80053c4:	f7ff fb62 	bl	8004a8c <LL_ADC_GetOffsetChannel>
 80053c8:	4603      	mov	r3, r0
 80053ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d10a      	bne.n	80053e8 <HAL_ADC_ConfigChannel+0x2e8>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	2102      	movs	r1, #2
 80053d8:	4618      	mov	r0, r3
 80053da:	f7ff fb57 	bl	8004a8c <LL_ADC_GetOffsetChannel>
 80053de:	4603      	mov	r3, r0
 80053e0:	0e9b      	lsrs	r3, r3, #26
 80053e2:	f003 021f 	and.w	r2, r3, #31
 80053e6:	e01e      	b.n	8005426 <HAL_ADC_ConfigChannel+0x326>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	2102      	movs	r1, #2
 80053ee:	4618      	mov	r0, r3
 80053f0:	f7ff fb4c 	bl	8004a8c <LL_ADC_GetOffsetChannel>
 80053f4:	4603      	mov	r3, r0
 80053f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053fe:	fa93 f3a3 	rbit	r3, r3
 8005402:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8005406:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800540a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800540e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005412:	2b00      	cmp	r3, #0
 8005414:	d101      	bne.n	800541a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8005416:	2320      	movs	r3, #32
 8005418:	e004      	b.n	8005424 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800541a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800541e:	fab3 f383 	clz	r3, r3
 8005422:	b2db      	uxtb	r3, r3
 8005424:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800542e:	2b00      	cmp	r3, #0
 8005430:	d105      	bne.n	800543e <HAL_ADC_ConfigChannel+0x33e>
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	0e9b      	lsrs	r3, r3, #26
 8005438:	f003 031f 	and.w	r3, r3, #31
 800543c:	e016      	b.n	800546c <HAL_ADC_ConfigChannel+0x36c>
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005446:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800544a:	fa93 f3a3 	rbit	r3, r3
 800544e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8005450:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005452:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8005456:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800545a:	2b00      	cmp	r3, #0
 800545c:	d101      	bne.n	8005462 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800545e:	2320      	movs	r3, #32
 8005460:	e004      	b.n	800546c <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8005462:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005466:	fab3 f383 	clz	r3, r3
 800546a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800546c:	429a      	cmp	r2, r3
 800546e:	d106      	bne.n	800547e <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	2200      	movs	r2, #0
 8005476:	2102      	movs	r1, #2
 8005478:	4618      	mov	r0, r3
 800547a:	f7ff fb1d 	bl	8004ab8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	2103      	movs	r1, #3
 8005484:	4618      	mov	r0, r3
 8005486:	f7ff fb01 	bl	8004a8c <LL_ADC_GetOffsetChannel>
 800548a:	4603      	mov	r3, r0
 800548c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005490:	2b00      	cmp	r3, #0
 8005492:	d10a      	bne.n	80054aa <HAL_ADC_ConfigChannel+0x3aa>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	2103      	movs	r1, #3
 800549a:	4618      	mov	r0, r3
 800549c:	f7ff faf6 	bl	8004a8c <LL_ADC_GetOffsetChannel>
 80054a0:	4603      	mov	r3, r0
 80054a2:	0e9b      	lsrs	r3, r3, #26
 80054a4:	f003 021f 	and.w	r2, r3, #31
 80054a8:	e017      	b.n	80054da <HAL_ADC_ConfigChannel+0x3da>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	2103      	movs	r1, #3
 80054b0:	4618      	mov	r0, r3
 80054b2:	f7ff faeb 	bl	8004a8c <LL_ADC_GetOffsetChannel>
 80054b6:	4603      	mov	r3, r0
 80054b8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80054bc:	fa93 f3a3 	rbit	r3, r3
 80054c0:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80054c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80054c4:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80054c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d101      	bne.n	80054d0 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80054cc:	2320      	movs	r3, #32
 80054ce:	e003      	b.n	80054d8 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80054d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80054d2:	fab3 f383 	clz	r3, r3
 80054d6:	b2db      	uxtb	r3, r3
 80054d8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d105      	bne.n	80054f2 <HAL_ADC_ConfigChannel+0x3f2>
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	0e9b      	lsrs	r3, r3, #26
 80054ec:	f003 031f 	and.w	r3, r3, #31
 80054f0:	e011      	b.n	8005516 <HAL_ADC_ConfigChannel+0x416>
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80054fa:	fa93 f3a3 	rbit	r3, r3
 80054fe:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8005500:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005502:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8005504:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005506:	2b00      	cmp	r3, #0
 8005508:	d101      	bne.n	800550e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800550a:	2320      	movs	r3, #32
 800550c:	e003      	b.n	8005516 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800550e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005510:	fab3 f383 	clz	r3, r3
 8005514:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005516:	429a      	cmp	r2, r3
 8005518:	d106      	bne.n	8005528 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	2200      	movs	r2, #0
 8005520:	2103      	movs	r1, #3
 8005522:	4618      	mov	r0, r3
 8005524:	f7ff fac8 	bl	8004ab8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4618      	mov	r0, r3
 800552e:	f7ff fbf1 	bl	8004d14 <LL_ADC_IsEnabled>
 8005532:	4603      	mov	r3, r0
 8005534:	2b00      	cmp	r3, #0
 8005536:	f040 813d 	bne.w	80057b4 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6818      	ldr	r0, [r3, #0]
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	6819      	ldr	r1, [r3, #0]
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	68db      	ldr	r3, [r3, #12]
 8005546:	461a      	mov	r2, r3
 8005548:	f7ff fb72 	bl	8004c30 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	68db      	ldr	r3, [r3, #12]
 8005550:	4aa2      	ldr	r2, [pc, #648]	@ (80057dc <HAL_ADC_ConfigChannel+0x6dc>)
 8005552:	4293      	cmp	r3, r2
 8005554:	f040 812e 	bne.w	80057b4 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005564:	2b00      	cmp	r3, #0
 8005566:	d10b      	bne.n	8005580 <HAL_ADC_ConfigChannel+0x480>
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	0e9b      	lsrs	r3, r3, #26
 800556e:	3301      	adds	r3, #1
 8005570:	f003 031f 	and.w	r3, r3, #31
 8005574:	2b09      	cmp	r3, #9
 8005576:	bf94      	ite	ls
 8005578:	2301      	movls	r3, #1
 800557a:	2300      	movhi	r3, #0
 800557c:	b2db      	uxtb	r3, r3
 800557e:	e019      	b.n	80055b4 <HAL_ADC_ConfigChannel+0x4b4>
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005586:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005588:	fa93 f3a3 	rbit	r3, r3
 800558c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800558e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005590:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8005592:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005594:	2b00      	cmp	r3, #0
 8005596:	d101      	bne.n	800559c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8005598:	2320      	movs	r3, #32
 800559a:	e003      	b.n	80055a4 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800559c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800559e:	fab3 f383 	clz	r3, r3
 80055a2:	b2db      	uxtb	r3, r3
 80055a4:	3301      	adds	r3, #1
 80055a6:	f003 031f 	and.w	r3, r3, #31
 80055aa:	2b09      	cmp	r3, #9
 80055ac:	bf94      	ite	ls
 80055ae:	2301      	movls	r3, #1
 80055b0:	2300      	movhi	r3, #0
 80055b2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d079      	beq.n	80056ac <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d107      	bne.n	80055d4 <HAL_ADC_ConfigChannel+0x4d4>
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	0e9b      	lsrs	r3, r3, #26
 80055ca:	3301      	adds	r3, #1
 80055cc:	069b      	lsls	r3, r3, #26
 80055ce:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80055d2:	e015      	b.n	8005600 <HAL_ADC_ConfigChannel+0x500>
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055dc:	fa93 f3a3 	rbit	r3, r3
 80055e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80055e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055e4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80055e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d101      	bne.n	80055f0 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80055ec:	2320      	movs	r3, #32
 80055ee:	e003      	b.n	80055f8 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80055f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055f2:	fab3 f383 	clz	r3, r3
 80055f6:	b2db      	uxtb	r3, r3
 80055f8:	3301      	adds	r3, #1
 80055fa:	069b      	lsls	r3, r3, #26
 80055fc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005608:	2b00      	cmp	r3, #0
 800560a:	d109      	bne.n	8005620 <HAL_ADC_ConfigChannel+0x520>
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	0e9b      	lsrs	r3, r3, #26
 8005612:	3301      	adds	r3, #1
 8005614:	f003 031f 	and.w	r3, r3, #31
 8005618:	2101      	movs	r1, #1
 800561a:	fa01 f303 	lsl.w	r3, r1, r3
 800561e:	e017      	b.n	8005650 <HAL_ADC_ConfigChannel+0x550>
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005626:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005628:	fa93 f3a3 	rbit	r3, r3
 800562c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800562e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005630:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8005632:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005634:	2b00      	cmp	r3, #0
 8005636:	d101      	bne.n	800563c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8005638:	2320      	movs	r3, #32
 800563a:	e003      	b.n	8005644 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800563c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800563e:	fab3 f383 	clz	r3, r3
 8005642:	b2db      	uxtb	r3, r3
 8005644:	3301      	adds	r3, #1
 8005646:	f003 031f 	and.w	r3, r3, #31
 800564a:	2101      	movs	r1, #1
 800564c:	fa01 f303 	lsl.w	r3, r1, r3
 8005650:	ea42 0103 	orr.w	r1, r2, r3
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800565c:	2b00      	cmp	r3, #0
 800565e:	d10a      	bne.n	8005676 <HAL_ADC_ConfigChannel+0x576>
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	0e9b      	lsrs	r3, r3, #26
 8005666:	3301      	adds	r3, #1
 8005668:	f003 021f 	and.w	r2, r3, #31
 800566c:	4613      	mov	r3, r2
 800566e:	005b      	lsls	r3, r3, #1
 8005670:	4413      	add	r3, r2
 8005672:	051b      	lsls	r3, r3, #20
 8005674:	e018      	b.n	80056a8 <HAL_ADC_ConfigChannel+0x5a8>
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800567c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800567e:	fa93 f3a3 	rbit	r3, r3
 8005682:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005684:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005686:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8005688:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800568a:	2b00      	cmp	r3, #0
 800568c:	d101      	bne.n	8005692 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800568e:	2320      	movs	r3, #32
 8005690:	e003      	b.n	800569a <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8005692:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005694:	fab3 f383 	clz	r3, r3
 8005698:	b2db      	uxtb	r3, r3
 800569a:	3301      	adds	r3, #1
 800569c:	f003 021f 	and.w	r2, r3, #31
 80056a0:	4613      	mov	r3, r2
 80056a2:	005b      	lsls	r3, r3, #1
 80056a4:	4413      	add	r3, r2
 80056a6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80056a8:	430b      	orrs	r3, r1
 80056aa:	e07e      	b.n	80057aa <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d107      	bne.n	80056c8 <HAL_ADC_ConfigChannel+0x5c8>
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	0e9b      	lsrs	r3, r3, #26
 80056be:	3301      	adds	r3, #1
 80056c0:	069b      	lsls	r3, r3, #26
 80056c2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80056c6:	e015      	b.n	80056f4 <HAL_ADC_ConfigChannel+0x5f4>
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056d0:	fa93 f3a3 	rbit	r3, r3
 80056d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80056d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d8:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80056da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d101      	bne.n	80056e4 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80056e0:	2320      	movs	r3, #32
 80056e2:	e003      	b.n	80056ec <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80056e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e6:	fab3 f383 	clz	r3, r3
 80056ea:	b2db      	uxtb	r3, r3
 80056ec:	3301      	adds	r3, #1
 80056ee:	069b      	lsls	r3, r3, #26
 80056f0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d109      	bne.n	8005714 <HAL_ADC_ConfigChannel+0x614>
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	0e9b      	lsrs	r3, r3, #26
 8005706:	3301      	adds	r3, #1
 8005708:	f003 031f 	and.w	r3, r3, #31
 800570c:	2101      	movs	r1, #1
 800570e:	fa01 f303 	lsl.w	r3, r1, r3
 8005712:	e017      	b.n	8005744 <HAL_ADC_ConfigChannel+0x644>
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800571a:	6a3b      	ldr	r3, [r7, #32]
 800571c:	fa93 f3a3 	rbit	r3, r3
 8005720:	61fb      	str	r3, [r7, #28]
  return result;
 8005722:	69fb      	ldr	r3, [r7, #28]
 8005724:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005728:	2b00      	cmp	r3, #0
 800572a:	d101      	bne.n	8005730 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800572c:	2320      	movs	r3, #32
 800572e:	e003      	b.n	8005738 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8005730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005732:	fab3 f383 	clz	r3, r3
 8005736:	b2db      	uxtb	r3, r3
 8005738:	3301      	adds	r3, #1
 800573a:	f003 031f 	and.w	r3, r3, #31
 800573e:	2101      	movs	r1, #1
 8005740:	fa01 f303 	lsl.w	r3, r1, r3
 8005744:	ea42 0103 	orr.w	r1, r2, r3
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005750:	2b00      	cmp	r3, #0
 8005752:	d10d      	bne.n	8005770 <HAL_ADC_ConfigChannel+0x670>
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	0e9b      	lsrs	r3, r3, #26
 800575a:	3301      	adds	r3, #1
 800575c:	f003 021f 	and.w	r2, r3, #31
 8005760:	4613      	mov	r3, r2
 8005762:	005b      	lsls	r3, r3, #1
 8005764:	4413      	add	r3, r2
 8005766:	3b1e      	subs	r3, #30
 8005768:	051b      	lsls	r3, r3, #20
 800576a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800576e:	e01b      	b.n	80057a8 <HAL_ADC_ConfigChannel+0x6a8>
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005776:	697b      	ldr	r3, [r7, #20]
 8005778:	fa93 f3a3 	rbit	r3, r3
 800577c:	613b      	str	r3, [r7, #16]
  return result;
 800577e:	693b      	ldr	r3, [r7, #16]
 8005780:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005782:	69bb      	ldr	r3, [r7, #24]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d101      	bne.n	800578c <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8005788:	2320      	movs	r3, #32
 800578a:	e003      	b.n	8005794 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800578c:	69bb      	ldr	r3, [r7, #24]
 800578e:	fab3 f383 	clz	r3, r3
 8005792:	b2db      	uxtb	r3, r3
 8005794:	3301      	adds	r3, #1
 8005796:	f003 021f 	and.w	r2, r3, #31
 800579a:	4613      	mov	r3, r2
 800579c:	005b      	lsls	r3, r3, #1
 800579e:	4413      	add	r3, r2
 80057a0:	3b1e      	subs	r3, #30
 80057a2:	051b      	lsls	r3, r3, #20
 80057a4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80057a8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80057aa:	683a      	ldr	r2, [r7, #0]
 80057ac:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80057ae:	4619      	mov	r1, r3
 80057b0:	f7ff fa12 	bl	8004bd8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	4b09      	ldr	r3, [pc, #36]	@ (80057e0 <HAL_ADC_ConfigChannel+0x6e0>)
 80057ba:	4013      	ands	r3, r2
 80057bc:	2b00      	cmp	r3, #0
 80057be:	f000 80be 	beq.w	800593e <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80057ca:	d004      	beq.n	80057d6 <HAL_ADC_ConfigChannel+0x6d6>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a04      	ldr	r2, [pc, #16]	@ (80057e4 <HAL_ADC_ConfigChannel+0x6e4>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d10a      	bne.n	80057ec <HAL_ADC_ConfigChannel+0x6ec>
 80057d6:	4b04      	ldr	r3, [pc, #16]	@ (80057e8 <HAL_ADC_ConfigChannel+0x6e8>)
 80057d8:	e009      	b.n	80057ee <HAL_ADC_ConfigChannel+0x6ee>
 80057da:	bf00      	nop
 80057dc:	407f0000 	.word	0x407f0000
 80057e0:	80080000 	.word	0x80080000
 80057e4:	50000100 	.word	0x50000100
 80057e8:	50000300 	.word	0x50000300
 80057ec:	4b59      	ldr	r3, [pc, #356]	@ (8005954 <HAL_ADC_ConfigChannel+0x854>)
 80057ee:	4618      	mov	r0, r3
 80057f0:	f7ff f91a 	bl	8004a28 <LL_ADC_GetCommonPathInternalCh>
 80057f4:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a56      	ldr	r2, [pc, #344]	@ (8005958 <HAL_ADC_ConfigChannel+0x858>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d004      	beq.n	800580c <HAL_ADC_ConfigChannel+0x70c>
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4a55      	ldr	r2, [pc, #340]	@ (800595c <HAL_ADC_ConfigChannel+0x85c>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d13a      	bne.n	8005882 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800580c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005810:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005814:	2b00      	cmp	r3, #0
 8005816:	d134      	bne.n	8005882 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005820:	d005      	beq.n	800582e <HAL_ADC_ConfigChannel+0x72e>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	4a4e      	ldr	r2, [pc, #312]	@ (8005960 <HAL_ADC_ConfigChannel+0x860>)
 8005828:	4293      	cmp	r3, r2
 800582a:	f040 8085 	bne.w	8005938 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005836:	d004      	beq.n	8005842 <HAL_ADC_ConfigChannel+0x742>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a49      	ldr	r2, [pc, #292]	@ (8005964 <HAL_ADC_ConfigChannel+0x864>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d101      	bne.n	8005846 <HAL_ADC_ConfigChannel+0x746>
 8005842:	4a49      	ldr	r2, [pc, #292]	@ (8005968 <HAL_ADC_ConfigChannel+0x868>)
 8005844:	e000      	b.n	8005848 <HAL_ADC_ConfigChannel+0x748>
 8005846:	4a43      	ldr	r2, [pc, #268]	@ (8005954 <HAL_ADC_ConfigChannel+0x854>)
 8005848:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800584c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005850:	4619      	mov	r1, r3
 8005852:	4610      	mov	r0, r2
 8005854:	f7ff f8d5 	bl	8004a02 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005858:	4b44      	ldr	r3, [pc, #272]	@ (800596c <HAL_ADC_ConfigChannel+0x86c>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	099b      	lsrs	r3, r3, #6
 800585e:	4a44      	ldr	r2, [pc, #272]	@ (8005970 <HAL_ADC_ConfigChannel+0x870>)
 8005860:	fba2 2303 	umull	r2, r3, r2, r3
 8005864:	099b      	lsrs	r3, r3, #6
 8005866:	1c5a      	adds	r2, r3, #1
 8005868:	4613      	mov	r3, r2
 800586a:	005b      	lsls	r3, r3, #1
 800586c:	4413      	add	r3, r2
 800586e:	009b      	lsls	r3, r3, #2
 8005870:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005872:	e002      	b.n	800587a <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	3b01      	subs	r3, #1
 8005878:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d1f9      	bne.n	8005874 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005880:	e05a      	b.n	8005938 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a3b      	ldr	r2, [pc, #236]	@ (8005974 <HAL_ADC_ConfigChannel+0x874>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d125      	bne.n	80058d8 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800588c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005890:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005894:	2b00      	cmp	r3, #0
 8005896:	d11f      	bne.n	80058d8 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4a31      	ldr	r2, [pc, #196]	@ (8005964 <HAL_ADC_ConfigChannel+0x864>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d104      	bne.n	80058ac <HAL_ADC_ConfigChannel+0x7ac>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4a34      	ldr	r2, [pc, #208]	@ (8005978 <HAL_ADC_ConfigChannel+0x878>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d047      	beq.n	800593c <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80058b4:	d004      	beq.n	80058c0 <HAL_ADC_ConfigChannel+0x7c0>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4a2a      	ldr	r2, [pc, #168]	@ (8005964 <HAL_ADC_ConfigChannel+0x864>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d101      	bne.n	80058c4 <HAL_ADC_ConfigChannel+0x7c4>
 80058c0:	4a29      	ldr	r2, [pc, #164]	@ (8005968 <HAL_ADC_ConfigChannel+0x868>)
 80058c2:	e000      	b.n	80058c6 <HAL_ADC_ConfigChannel+0x7c6>
 80058c4:	4a23      	ldr	r2, [pc, #140]	@ (8005954 <HAL_ADC_ConfigChannel+0x854>)
 80058c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80058ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80058ce:	4619      	mov	r1, r3
 80058d0:	4610      	mov	r0, r2
 80058d2:	f7ff f896 	bl	8004a02 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80058d6:	e031      	b.n	800593c <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a27      	ldr	r2, [pc, #156]	@ (800597c <HAL_ADC_ConfigChannel+0x87c>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d12d      	bne.n	800593e <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80058e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80058e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d127      	bne.n	800593e <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a1c      	ldr	r2, [pc, #112]	@ (8005964 <HAL_ADC_ConfigChannel+0x864>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d022      	beq.n	800593e <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005900:	d004      	beq.n	800590c <HAL_ADC_ConfigChannel+0x80c>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4a17      	ldr	r2, [pc, #92]	@ (8005964 <HAL_ADC_ConfigChannel+0x864>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d101      	bne.n	8005910 <HAL_ADC_ConfigChannel+0x810>
 800590c:	4a16      	ldr	r2, [pc, #88]	@ (8005968 <HAL_ADC_ConfigChannel+0x868>)
 800590e:	e000      	b.n	8005912 <HAL_ADC_ConfigChannel+0x812>
 8005910:	4a10      	ldr	r2, [pc, #64]	@ (8005954 <HAL_ADC_ConfigChannel+0x854>)
 8005912:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005916:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800591a:	4619      	mov	r1, r3
 800591c:	4610      	mov	r0, r2
 800591e:	f7ff f870 	bl	8004a02 <LL_ADC_SetCommonPathInternalCh>
 8005922:	e00c      	b.n	800593e <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005928:	f043 0220 	orr.w	r2, r3, #32
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8005936:	e002      	b.n	800593e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005938:	bf00      	nop
 800593a:	e000      	b.n	800593e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800593c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2200      	movs	r2, #0
 8005942:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005946:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800594a:	4618      	mov	r0, r3
 800594c:	37d8      	adds	r7, #216	@ 0xd8
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}
 8005952:	bf00      	nop
 8005954:	50000700 	.word	0x50000700
 8005958:	c3210000 	.word	0xc3210000
 800595c:	90c00010 	.word	0x90c00010
 8005960:	50000600 	.word	0x50000600
 8005964:	50000100 	.word	0x50000100
 8005968:	50000300 	.word	0x50000300
 800596c:	20000230 	.word	0x20000230
 8005970:	053e2d63 	.word	0x053e2d63
 8005974:	c7520000 	.word	0xc7520000
 8005978:	50000500 	.word	0x50000500
 800597c:	cb840000 	.word	0xcb840000

08005980 <LL_ADC_IsEnabled>:
{
 8005980:	b480      	push	{r7}
 8005982:	b083      	sub	sp, #12
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	f003 0301 	and.w	r3, r3, #1
 8005990:	2b01      	cmp	r3, #1
 8005992:	d101      	bne.n	8005998 <LL_ADC_IsEnabled+0x18>
 8005994:	2301      	movs	r3, #1
 8005996:	e000      	b.n	800599a <LL_ADC_IsEnabled+0x1a>
 8005998:	2300      	movs	r3, #0
}
 800599a:	4618      	mov	r0, r3
 800599c:	370c      	adds	r7, #12
 800599e:	46bd      	mov	sp, r7
 80059a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a4:	4770      	bx	lr

080059a6 <LL_ADC_REG_IsConversionOngoing>:
{
 80059a6:	b480      	push	{r7}
 80059a8:	b083      	sub	sp, #12
 80059aa:	af00      	add	r7, sp, #0
 80059ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	689b      	ldr	r3, [r3, #8]
 80059b2:	f003 0304 	and.w	r3, r3, #4
 80059b6:	2b04      	cmp	r3, #4
 80059b8:	d101      	bne.n	80059be <LL_ADC_REG_IsConversionOngoing+0x18>
 80059ba:	2301      	movs	r3, #1
 80059bc:	e000      	b.n	80059c0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80059be:	2300      	movs	r3, #0
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	370c      	adds	r7, #12
 80059c4:	46bd      	mov	sp, r7
 80059c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ca:	4770      	bx	lr

080059cc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80059cc:	b590      	push	{r4, r7, lr}
 80059ce:	b0a1      	sub	sp, #132	@ 0x84
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
 80059d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80059d6:	2300      	movs	r3, #0
 80059d8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d101      	bne.n	80059ea <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80059e6:	2302      	movs	r3, #2
 80059e8:	e0e7      	b.n	8005bba <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2201      	movs	r2, #1
 80059ee:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80059f2:	2300      	movs	r3, #0
 80059f4:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80059f6:	2300      	movs	r3, #0
 80059f8:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005a02:	d102      	bne.n	8005a0a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005a04:	4b6f      	ldr	r3, [pc, #444]	@ (8005bc4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005a06:	60bb      	str	r3, [r7, #8]
 8005a08:	e009      	b.n	8005a1e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a6e      	ldr	r2, [pc, #440]	@ (8005bc8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d102      	bne.n	8005a1a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8005a14:	4b6d      	ldr	r3, [pc, #436]	@ (8005bcc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005a16:	60bb      	str	r3, [r7, #8]
 8005a18:	e001      	b.n	8005a1e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d10b      	bne.n	8005a3c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a28:	f043 0220 	orr.w	r2, r3, #32
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2200      	movs	r2, #0
 8005a34:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8005a38:	2301      	movs	r3, #1
 8005a3a:	e0be      	b.n	8005bba <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f7ff ffb1 	bl	80059a6 <LL_ADC_REG_IsConversionOngoing>
 8005a44:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f7ff ffab 	bl	80059a6 <LL_ADC_REG_IsConversionOngoing>
 8005a50:	4603      	mov	r3, r0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	f040 80a0 	bne.w	8005b98 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005a58:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	f040 809c 	bne.w	8005b98 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005a68:	d004      	beq.n	8005a74 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a55      	ldr	r2, [pc, #340]	@ (8005bc4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d101      	bne.n	8005a78 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8005a74:	4b56      	ldr	r3, [pc, #344]	@ (8005bd0 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8005a76:	e000      	b.n	8005a7a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8005a78:	4b56      	ldr	r3, [pc, #344]	@ (8005bd4 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8005a7a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d04b      	beq.n	8005b1c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005a84:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005a86:	689b      	ldr	r3, [r3, #8]
 8005a88:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	6859      	ldr	r1, [r3, #4]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005a96:	035b      	lsls	r3, r3, #13
 8005a98:	430b      	orrs	r3, r1
 8005a9a:	431a      	orrs	r2, r3
 8005a9c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005a9e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005aa8:	d004      	beq.n	8005ab4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4a45      	ldr	r2, [pc, #276]	@ (8005bc4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d10f      	bne.n	8005ad4 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8005ab4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005ab8:	f7ff ff62 	bl	8005980 <LL_ADC_IsEnabled>
 8005abc:	4604      	mov	r4, r0
 8005abe:	4841      	ldr	r0, [pc, #260]	@ (8005bc4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005ac0:	f7ff ff5e 	bl	8005980 <LL_ADC_IsEnabled>
 8005ac4:	4603      	mov	r3, r0
 8005ac6:	4323      	orrs	r3, r4
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	bf0c      	ite	eq
 8005acc:	2301      	moveq	r3, #1
 8005ace:	2300      	movne	r3, #0
 8005ad0:	b2db      	uxtb	r3, r3
 8005ad2:	e012      	b.n	8005afa <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8005ad4:	483c      	ldr	r0, [pc, #240]	@ (8005bc8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005ad6:	f7ff ff53 	bl	8005980 <LL_ADC_IsEnabled>
 8005ada:	4604      	mov	r4, r0
 8005adc:	483b      	ldr	r0, [pc, #236]	@ (8005bcc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005ade:	f7ff ff4f 	bl	8005980 <LL_ADC_IsEnabled>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	431c      	orrs	r4, r3
 8005ae6:	483c      	ldr	r0, [pc, #240]	@ (8005bd8 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005ae8:	f7ff ff4a 	bl	8005980 <LL_ADC_IsEnabled>
 8005aec:	4603      	mov	r3, r0
 8005aee:	4323      	orrs	r3, r4
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	bf0c      	ite	eq
 8005af4:	2301      	moveq	r3, #1
 8005af6:	2300      	movne	r3, #0
 8005af8:	b2db      	uxtb	r3, r3
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d056      	beq.n	8005bac <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005afe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b00:	689b      	ldr	r3, [r3, #8]
 8005b02:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005b06:	f023 030f 	bic.w	r3, r3, #15
 8005b0a:	683a      	ldr	r2, [r7, #0]
 8005b0c:	6811      	ldr	r1, [r2, #0]
 8005b0e:	683a      	ldr	r2, [r7, #0]
 8005b10:	6892      	ldr	r2, [r2, #8]
 8005b12:	430a      	orrs	r2, r1
 8005b14:	431a      	orrs	r2, r3
 8005b16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b18:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005b1a:	e047      	b.n	8005bac <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005b1c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005b24:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b26:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005b30:	d004      	beq.n	8005b3c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4a23      	ldr	r2, [pc, #140]	@ (8005bc4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d10f      	bne.n	8005b5c <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8005b3c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005b40:	f7ff ff1e 	bl	8005980 <LL_ADC_IsEnabled>
 8005b44:	4604      	mov	r4, r0
 8005b46:	481f      	ldr	r0, [pc, #124]	@ (8005bc4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005b48:	f7ff ff1a 	bl	8005980 <LL_ADC_IsEnabled>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	4323      	orrs	r3, r4
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	bf0c      	ite	eq
 8005b54:	2301      	moveq	r3, #1
 8005b56:	2300      	movne	r3, #0
 8005b58:	b2db      	uxtb	r3, r3
 8005b5a:	e012      	b.n	8005b82 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8005b5c:	481a      	ldr	r0, [pc, #104]	@ (8005bc8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005b5e:	f7ff ff0f 	bl	8005980 <LL_ADC_IsEnabled>
 8005b62:	4604      	mov	r4, r0
 8005b64:	4819      	ldr	r0, [pc, #100]	@ (8005bcc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005b66:	f7ff ff0b 	bl	8005980 <LL_ADC_IsEnabled>
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	431c      	orrs	r4, r3
 8005b6e:	481a      	ldr	r0, [pc, #104]	@ (8005bd8 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005b70:	f7ff ff06 	bl	8005980 <LL_ADC_IsEnabled>
 8005b74:	4603      	mov	r3, r0
 8005b76:	4323      	orrs	r3, r4
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	bf0c      	ite	eq
 8005b7c:	2301      	moveq	r3, #1
 8005b7e:	2300      	movne	r3, #0
 8005b80:	b2db      	uxtb	r3, r3
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d012      	beq.n	8005bac <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005b86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005b8e:	f023 030f 	bic.w	r3, r3, #15
 8005b92:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8005b94:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005b96:	e009      	b.n	8005bac <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b9c:	f043 0220 	orr.w	r2, r3, #32
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8005baa:	e000      	b.n	8005bae <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005bac:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005bb6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3784      	adds	r7, #132	@ 0x84
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd90      	pop	{r4, r7, pc}
 8005bc2:	bf00      	nop
 8005bc4:	50000100 	.word	0x50000100
 8005bc8:	50000400 	.word	0x50000400
 8005bcc:	50000500 	.word	0x50000500
 8005bd0:	50000300 	.word	0x50000300
 8005bd4:	50000700 	.word	0x50000700
 8005bd8:	50000600 	.word	0x50000600

08005bdc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	b085      	sub	sp, #20
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	f003 0307 	and.w	r3, r3, #7
 8005bea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005bec:	4b0c      	ldr	r3, [pc, #48]	@ (8005c20 <__NVIC_SetPriorityGrouping+0x44>)
 8005bee:	68db      	ldr	r3, [r3, #12]
 8005bf0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005bf2:	68ba      	ldr	r2, [r7, #8]
 8005bf4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005bf8:	4013      	ands	r3, r2
 8005bfa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005c04:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005c08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005c0e:	4a04      	ldr	r2, [pc, #16]	@ (8005c20 <__NVIC_SetPriorityGrouping+0x44>)
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	60d3      	str	r3, [r2, #12]
}
 8005c14:	bf00      	nop
 8005c16:	3714      	adds	r7, #20
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1e:	4770      	bx	lr
 8005c20:	e000ed00 	.word	0xe000ed00

08005c24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005c24:	b480      	push	{r7}
 8005c26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005c28:	4b04      	ldr	r3, [pc, #16]	@ (8005c3c <__NVIC_GetPriorityGrouping+0x18>)
 8005c2a:	68db      	ldr	r3, [r3, #12]
 8005c2c:	0a1b      	lsrs	r3, r3, #8
 8005c2e:	f003 0307 	and.w	r3, r3, #7
}
 8005c32:	4618      	mov	r0, r3
 8005c34:	46bd      	mov	sp, r7
 8005c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3a:	4770      	bx	lr
 8005c3c:	e000ed00 	.word	0xe000ed00

08005c40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b083      	sub	sp, #12
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	4603      	mov	r3, r0
 8005c48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	db0b      	blt.n	8005c6a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005c52:	79fb      	ldrb	r3, [r7, #7]
 8005c54:	f003 021f 	and.w	r2, r3, #31
 8005c58:	4907      	ldr	r1, [pc, #28]	@ (8005c78 <__NVIC_EnableIRQ+0x38>)
 8005c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c5e:	095b      	lsrs	r3, r3, #5
 8005c60:	2001      	movs	r0, #1
 8005c62:	fa00 f202 	lsl.w	r2, r0, r2
 8005c66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005c6a:	bf00      	nop
 8005c6c:	370c      	adds	r7, #12
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c74:	4770      	bx	lr
 8005c76:	bf00      	nop
 8005c78:	e000e100 	.word	0xe000e100

08005c7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b083      	sub	sp, #12
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	4603      	mov	r3, r0
 8005c84:	6039      	str	r1, [r7, #0]
 8005c86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	db0a      	blt.n	8005ca6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	b2da      	uxtb	r2, r3
 8005c94:	490c      	ldr	r1, [pc, #48]	@ (8005cc8 <__NVIC_SetPriority+0x4c>)
 8005c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c9a:	0112      	lsls	r2, r2, #4
 8005c9c:	b2d2      	uxtb	r2, r2
 8005c9e:	440b      	add	r3, r1
 8005ca0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005ca4:	e00a      	b.n	8005cbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	b2da      	uxtb	r2, r3
 8005caa:	4908      	ldr	r1, [pc, #32]	@ (8005ccc <__NVIC_SetPriority+0x50>)
 8005cac:	79fb      	ldrb	r3, [r7, #7]
 8005cae:	f003 030f 	and.w	r3, r3, #15
 8005cb2:	3b04      	subs	r3, #4
 8005cb4:	0112      	lsls	r2, r2, #4
 8005cb6:	b2d2      	uxtb	r2, r2
 8005cb8:	440b      	add	r3, r1
 8005cba:	761a      	strb	r2, [r3, #24]
}
 8005cbc:	bf00      	nop
 8005cbe:	370c      	adds	r7, #12
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc6:	4770      	bx	lr
 8005cc8:	e000e100 	.word	0xe000e100
 8005ccc:	e000ed00 	.word	0xe000ed00

08005cd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b089      	sub	sp, #36	@ 0x24
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	60f8      	str	r0, [r7, #12]
 8005cd8:	60b9      	str	r1, [r7, #8]
 8005cda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	f003 0307 	and.w	r3, r3, #7
 8005ce2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005ce4:	69fb      	ldr	r3, [r7, #28]
 8005ce6:	f1c3 0307 	rsb	r3, r3, #7
 8005cea:	2b04      	cmp	r3, #4
 8005cec:	bf28      	it	cs
 8005cee:	2304      	movcs	r3, #4
 8005cf0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005cf2:	69fb      	ldr	r3, [r7, #28]
 8005cf4:	3304      	adds	r3, #4
 8005cf6:	2b06      	cmp	r3, #6
 8005cf8:	d902      	bls.n	8005d00 <NVIC_EncodePriority+0x30>
 8005cfa:	69fb      	ldr	r3, [r7, #28]
 8005cfc:	3b03      	subs	r3, #3
 8005cfe:	e000      	b.n	8005d02 <NVIC_EncodePriority+0x32>
 8005d00:	2300      	movs	r3, #0
 8005d02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d04:	f04f 32ff 	mov.w	r2, #4294967295
 8005d08:	69bb      	ldr	r3, [r7, #24]
 8005d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d0e:	43da      	mvns	r2, r3
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	401a      	ands	r2, r3
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005d18:	f04f 31ff 	mov.w	r1, #4294967295
 8005d1c:	697b      	ldr	r3, [r7, #20]
 8005d1e:	fa01 f303 	lsl.w	r3, r1, r3
 8005d22:	43d9      	mvns	r1, r3
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d28:	4313      	orrs	r3, r2
         );
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3724      	adds	r7, #36	@ 0x24
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d34:	4770      	bx	lr
	...

08005d38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b082      	sub	sp, #8
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	3b01      	subs	r3, #1
 8005d44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005d48:	d301      	bcc.n	8005d4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	e00f      	b.n	8005d6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005d4e:	4a0a      	ldr	r2, [pc, #40]	@ (8005d78 <SysTick_Config+0x40>)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	3b01      	subs	r3, #1
 8005d54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005d56:	210f      	movs	r1, #15
 8005d58:	f04f 30ff 	mov.w	r0, #4294967295
 8005d5c:	f7ff ff8e 	bl	8005c7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005d60:	4b05      	ldr	r3, [pc, #20]	@ (8005d78 <SysTick_Config+0x40>)
 8005d62:	2200      	movs	r2, #0
 8005d64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005d66:	4b04      	ldr	r3, [pc, #16]	@ (8005d78 <SysTick_Config+0x40>)
 8005d68:	2207      	movs	r2, #7
 8005d6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005d6c:	2300      	movs	r3, #0
}
 8005d6e:	4618      	mov	r0, r3
 8005d70:	3708      	adds	r7, #8
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bd80      	pop	{r7, pc}
 8005d76:	bf00      	nop
 8005d78:	e000e010 	.word	0xe000e010

08005d7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b082      	sub	sp, #8
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005d84:	6878      	ldr	r0, [r7, #4]
 8005d86:	f7ff ff29 	bl	8005bdc <__NVIC_SetPriorityGrouping>
}
 8005d8a:	bf00      	nop
 8005d8c:	3708      	adds	r7, #8
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bd80      	pop	{r7, pc}

08005d92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d92:	b580      	push	{r7, lr}
 8005d94:	b086      	sub	sp, #24
 8005d96:	af00      	add	r7, sp, #0
 8005d98:	4603      	mov	r3, r0
 8005d9a:	60b9      	str	r1, [r7, #8]
 8005d9c:	607a      	str	r2, [r7, #4]
 8005d9e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005da0:	f7ff ff40 	bl	8005c24 <__NVIC_GetPriorityGrouping>
 8005da4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005da6:	687a      	ldr	r2, [r7, #4]
 8005da8:	68b9      	ldr	r1, [r7, #8]
 8005daa:	6978      	ldr	r0, [r7, #20]
 8005dac:	f7ff ff90 	bl	8005cd0 <NVIC_EncodePriority>
 8005db0:	4602      	mov	r2, r0
 8005db2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005db6:	4611      	mov	r1, r2
 8005db8:	4618      	mov	r0, r3
 8005dba:	f7ff ff5f 	bl	8005c7c <__NVIC_SetPriority>
}
 8005dbe:	bf00      	nop
 8005dc0:	3718      	adds	r7, #24
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}

08005dc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005dc6:	b580      	push	{r7, lr}
 8005dc8:	b082      	sub	sp, #8
 8005dca:	af00      	add	r7, sp, #0
 8005dcc:	4603      	mov	r3, r0
 8005dce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	f7ff ff33 	bl	8005c40 <__NVIC_EnableIRQ>
}
 8005dda:	bf00      	nop
 8005ddc:	3708      	adds	r7, #8
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bd80      	pop	{r7, pc}

08005de2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005de2:	b580      	push	{r7, lr}
 8005de4:	b082      	sub	sp, #8
 8005de6:	af00      	add	r7, sp, #0
 8005de8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f7ff ffa4 	bl	8005d38 <SysTick_Config>
 8005df0:	4603      	mov	r3, r0
}
 8005df2:	4618      	mov	r0, r3
 8005df4:	3708      	adds	r7, #8
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bd80      	pop	{r7, pc}
	...

08005dfc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b084      	sub	sp, #16
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d101      	bne.n	8005e0e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e08d      	b.n	8005f2a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	461a      	mov	r2, r3
 8005e14:	4b47      	ldr	r3, [pc, #284]	@ (8005f34 <HAL_DMA_Init+0x138>)
 8005e16:	429a      	cmp	r2, r3
 8005e18:	d80f      	bhi.n	8005e3a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	461a      	mov	r2, r3
 8005e20:	4b45      	ldr	r3, [pc, #276]	@ (8005f38 <HAL_DMA_Init+0x13c>)
 8005e22:	4413      	add	r3, r2
 8005e24:	4a45      	ldr	r2, [pc, #276]	@ (8005f3c <HAL_DMA_Init+0x140>)
 8005e26:	fba2 2303 	umull	r2, r3, r2, r3
 8005e2a:	091b      	lsrs	r3, r3, #4
 8005e2c:	009a      	lsls	r2, r3, #2
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	4a42      	ldr	r2, [pc, #264]	@ (8005f40 <HAL_DMA_Init+0x144>)
 8005e36:	641a      	str	r2, [r3, #64]	@ 0x40
 8005e38:	e00e      	b.n	8005e58 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	461a      	mov	r2, r3
 8005e40:	4b40      	ldr	r3, [pc, #256]	@ (8005f44 <HAL_DMA_Init+0x148>)
 8005e42:	4413      	add	r3, r2
 8005e44:	4a3d      	ldr	r2, [pc, #244]	@ (8005f3c <HAL_DMA_Init+0x140>)
 8005e46:	fba2 2303 	umull	r2, r3, r2, r3
 8005e4a:	091b      	lsrs	r3, r3, #4
 8005e4c:	009a      	lsls	r2, r3, #2
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	4a3c      	ldr	r2, [pc, #240]	@ (8005f48 <HAL_DMA_Init+0x14c>)
 8005e56:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2202      	movs	r2, #2
 8005e5c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005e6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e72:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005e7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	691b      	ldr	r3, [r3, #16]
 8005e82:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	699b      	ldr	r3, [r3, #24]
 8005e8e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6a1b      	ldr	r3, [r3, #32]
 8005e9a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005e9c:	68fa      	ldr	r2, [r7, #12]
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	68fa      	ldr	r2, [r7, #12]
 8005ea8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005eaa:	6878      	ldr	r0, [r7, #4]
 8005eac:	f000 fa76 	bl	800639c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	689b      	ldr	r3, [r3, #8]
 8005eb4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005eb8:	d102      	bne.n	8005ec0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	685a      	ldr	r2, [r3, #4]
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ec8:	b2d2      	uxtb	r2, r2
 8005eca:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ed0:	687a      	ldr	r2, [r7, #4]
 8005ed2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005ed4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d010      	beq.n	8005f00 <HAL_DMA_Init+0x104>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	2b04      	cmp	r3, #4
 8005ee4:	d80c      	bhi.n	8005f00 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005ee6:	6878      	ldr	r0, [r7, #4]
 8005ee8:	f000 fa96 	bl	8006418 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ef8:	687a      	ldr	r2, [r7, #4]
 8005efa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005efc:	605a      	str	r2, [r3, #4]
 8005efe:	e008      	b.n	8005f12 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2200      	movs	r2, #0
 8005f04:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2200      	movs	r2, #0
 8005f16:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2200      	movs	r2, #0
 8005f24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005f28:	2300      	movs	r3, #0
}
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	3710      	adds	r7, #16
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bd80      	pop	{r7, pc}
 8005f32:	bf00      	nop
 8005f34:	40020407 	.word	0x40020407
 8005f38:	bffdfff8 	.word	0xbffdfff8
 8005f3c:	cccccccd 	.word	0xcccccccd
 8005f40:	40020000 	.word	0x40020000
 8005f44:	bffdfbf8 	.word	0xbffdfbf8
 8005f48:	40020400 	.word	0x40020400

08005f4c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b086      	sub	sp, #24
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	60f8      	str	r0, [r7, #12]
 8005f54:	60b9      	str	r1, [r7, #8]
 8005f56:	607a      	str	r2, [r7, #4]
 8005f58:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	d101      	bne.n	8005f6c <HAL_DMA_Start_IT+0x20>
 8005f68:	2302      	movs	r3, #2
 8005f6a:	e066      	b.n	800603a <HAL_DMA_Start_IT+0xee>
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005f7a:	b2db      	uxtb	r3, r3
 8005f7c:	2b01      	cmp	r3, #1
 8005f7e:	d155      	bne.n	800602c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	2202      	movs	r2, #2
 8005f84:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	681a      	ldr	r2, [r3, #0]
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f022 0201 	bic.w	r2, r2, #1
 8005f9c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	687a      	ldr	r2, [r7, #4]
 8005fa2:	68b9      	ldr	r1, [r7, #8]
 8005fa4:	68f8      	ldr	r0, [r7, #12]
 8005fa6:	f000 f9bb 	bl	8006320 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d008      	beq.n	8005fc4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	681a      	ldr	r2, [r3, #0]
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f042 020e 	orr.w	r2, r2, #14
 8005fc0:	601a      	str	r2, [r3, #0]
 8005fc2:	e00f      	b.n	8005fe4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	681a      	ldr	r2, [r3, #0]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f022 0204 	bic.w	r2, r2, #4
 8005fd2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	681a      	ldr	r2, [r3, #0]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f042 020a 	orr.w	r2, r2, #10
 8005fe2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d007      	beq.n	8006002 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ff6:	681a      	ldr	r2, [r3, #0]
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ffc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006000:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006006:	2b00      	cmp	r3, #0
 8006008:	d007      	beq.n	800601a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800600e:	681a      	ldr	r2, [r3, #0]
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006014:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006018:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	681a      	ldr	r2, [r3, #0]
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f042 0201 	orr.w	r2, r2, #1
 8006028:	601a      	str	r2, [r3, #0]
 800602a:	e005      	b.n	8006038 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	2200      	movs	r2, #0
 8006030:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006034:	2302      	movs	r3, #2
 8006036:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006038:	7dfb      	ldrb	r3, [r7, #23]
}
 800603a:	4618      	mov	r0, r3
 800603c:	3718      	adds	r7, #24
 800603e:	46bd      	mov	sp, r7
 8006040:	bd80      	pop	{r7, pc}

08006042 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006042:	b480      	push	{r7}
 8006044:	b085      	sub	sp, #20
 8006046:	af00      	add	r7, sp, #0
 8006048:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800604a:	2300      	movs	r3, #0
 800604c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006054:	b2db      	uxtb	r3, r3
 8006056:	2b02      	cmp	r3, #2
 8006058:	d005      	beq.n	8006066 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2204      	movs	r2, #4
 800605e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8006060:	2301      	movs	r3, #1
 8006062:	73fb      	strb	r3, [r7, #15]
 8006064:	e037      	b.n	80060d6 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	681a      	ldr	r2, [r3, #0]
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f022 020e 	bic.w	r2, r2, #14
 8006074:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800607a:	681a      	ldr	r2, [r3, #0]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006080:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006084:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	681a      	ldr	r2, [r3, #0]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f022 0201 	bic.w	r2, r2, #1
 8006094:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800609a:	f003 021f 	and.w	r2, r3, #31
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060a2:	2101      	movs	r1, #1
 80060a4:	fa01 f202 	lsl.w	r2, r1, r2
 80060a8:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060ae:	687a      	ldr	r2, [r7, #4]
 80060b0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80060b2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d00c      	beq.n	80060d6 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060c0:	681a      	ldr	r2, [r3, #0]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060c6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80060ca:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060d0:	687a      	ldr	r2, [r7, #4]
 80060d2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80060d4:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2201      	movs	r2, #1
 80060da:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2200      	movs	r2, #0
 80060e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80060e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3714      	adds	r7, #20
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr

080060f4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060fc:	2300      	movs	r3, #0
 80060fe:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006106:	b2db      	uxtb	r3, r3
 8006108:	2b02      	cmp	r3, #2
 800610a:	d00d      	beq.n	8006128 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2204      	movs	r2, #4
 8006110:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2201      	movs	r2, #1
 8006116:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2200      	movs	r2, #0
 800611e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8006122:	2301      	movs	r3, #1
 8006124:	73fb      	strb	r3, [r7, #15]
 8006126:	e047      	b.n	80061b8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	681a      	ldr	r2, [r3, #0]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f022 020e 	bic.w	r2, r2, #14
 8006136:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	681a      	ldr	r2, [r3, #0]
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f022 0201 	bic.w	r2, r2, #1
 8006146:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800614c:	681a      	ldr	r2, [r3, #0]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006152:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006156:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800615c:	f003 021f 	and.w	r2, r3, #31
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006164:	2101      	movs	r1, #1
 8006166:	fa01 f202 	lsl.w	r2, r1, r2
 800616a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006170:	687a      	ldr	r2, [r7, #4]
 8006172:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006174:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800617a:	2b00      	cmp	r3, #0
 800617c:	d00c      	beq.n	8006198 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006182:	681a      	ldr	r2, [r3, #0]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006188:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800618c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006192:	687a      	ldr	r2, [r7, #4]
 8006194:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006196:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2201      	movs	r2, #1
 800619c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2200      	movs	r2, #0
 80061a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d003      	beq.n	80061b8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061b4:	6878      	ldr	r0, [r7, #4]
 80061b6:	4798      	blx	r3
    }
  }
  return status;
 80061b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80061ba:	4618      	mov	r0, r3
 80061bc:	3710      	adds	r7, #16
 80061be:	46bd      	mov	sp, r7
 80061c0:	bd80      	pop	{r7, pc}

080061c2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80061c2:	b580      	push	{r7, lr}
 80061c4:	b084      	sub	sp, #16
 80061c6:	af00      	add	r7, sp, #0
 80061c8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061de:	f003 031f 	and.w	r3, r3, #31
 80061e2:	2204      	movs	r2, #4
 80061e4:	409a      	lsls	r2, r3
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	4013      	ands	r3, r2
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d026      	beq.n	800623c <HAL_DMA_IRQHandler+0x7a>
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	f003 0304 	and.w	r3, r3, #4
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d021      	beq.n	800623c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f003 0320 	and.w	r3, r3, #32
 8006202:	2b00      	cmp	r3, #0
 8006204:	d107      	bne.n	8006216 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	681a      	ldr	r2, [r3, #0]
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f022 0204 	bic.w	r2, r2, #4
 8006214:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800621a:	f003 021f 	and.w	r2, r3, #31
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006222:	2104      	movs	r1, #4
 8006224:	fa01 f202 	lsl.w	r2, r1, r2
 8006228:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800622e:	2b00      	cmp	r3, #0
 8006230:	d071      	beq.n	8006316 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800623a:	e06c      	b.n	8006316 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006240:	f003 031f 	and.w	r3, r3, #31
 8006244:	2202      	movs	r2, #2
 8006246:	409a      	lsls	r2, r3
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	4013      	ands	r3, r2
 800624c:	2b00      	cmp	r3, #0
 800624e:	d02e      	beq.n	80062ae <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	f003 0302 	and.w	r3, r3, #2
 8006256:	2b00      	cmp	r3, #0
 8006258:	d029      	beq.n	80062ae <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f003 0320 	and.w	r3, r3, #32
 8006264:	2b00      	cmp	r3, #0
 8006266:	d10b      	bne.n	8006280 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	681a      	ldr	r2, [r3, #0]
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f022 020a 	bic.w	r2, r2, #10
 8006276:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2201      	movs	r2, #1
 800627c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006284:	f003 021f 	and.w	r2, r3, #31
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800628c:	2102      	movs	r1, #2
 800628e:	fa01 f202 	lsl.w	r2, r1, r2
 8006292:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d038      	beq.n	8006316 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80062ac:	e033      	b.n	8006316 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062b2:	f003 031f 	and.w	r3, r3, #31
 80062b6:	2208      	movs	r2, #8
 80062b8:	409a      	lsls	r2, r3
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	4013      	ands	r3, r2
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d02a      	beq.n	8006318 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	f003 0308 	and.w	r3, r3, #8
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d025      	beq.n	8006318 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	681a      	ldr	r2, [r3, #0]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f022 020e 	bic.w	r2, r2, #14
 80062da:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062e0:	f003 021f 	and.w	r2, r3, #31
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062e8:	2101      	movs	r1, #1
 80062ea:	fa01 f202 	lsl.w	r2, r1, r2
 80062ee:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2201      	movs	r2, #1
 80062f4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2201      	movs	r2, #1
 80062fa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2200      	movs	r2, #0
 8006302:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800630a:	2b00      	cmp	r3, #0
 800630c:	d004      	beq.n	8006318 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006316:	bf00      	nop
 8006318:	bf00      	nop
}
 800631a:	3710      	adds	r7, #16
 800631c:	46bd      	mov	sp, r7
 800631e:	bd80      	pop	{r7, pc}

08006320 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006320:	b480      	push	{r7}
 8006322:	b085      	sub	sp, #20
 8006324:	af00      	add	r7, sp, #0
 8006326:	60f8      	str	r0, [r7, #12]
 8006328:	60b9      	str	r1, [r7, #8]
 800632a:	607a      	str	r2, [r7, #4]
 800632c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006332:	68fa      	ldr	r2, [r7, #12]
 8006334:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006336:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800633c:	2b00      	cmp	r3, #0
 800633e:	d004      	beq.n	800634a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006344:	68fa      	ldr	r2, [r7, #12]
 8006346:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006348:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800634e:	f003 021f 	and.w	r2, r3, #31
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006356:	2101      	movs	r1, #1
 8006358:	fa01 f202 	lsl.w	r2, r1, r2
 800635c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	683a      	ldr	r2, [r7, #0]
 8006364:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	2b10      	cmp	r3, #16
 800636c:	d108      	bne.n	8006380 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	687a      	ldr	r2, [r7, #4]
 8006374:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	68ba      	ldr	r2, [r7, #8]
 800637c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800637e:	e007      	b.n	8006390 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	68ba      	ldr	r2, [r7, #8]
 8006386:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	687a      	ldr	r2, [r7, #4]
 800638e:	60da      	str	r2, [r3, #12]
}
 8006390:	bf00      	nop
 8006392:	3714      	adds	r7, #20
 8006394:	46bd      	mov	sp, r7
 8006396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639a:	4770      	bx	lr

0800639c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800639c:	b480      	push	{r7}
 800639e:	b087      	sub	sp, #28
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	461a      	mov	r2, r3
 80063aa:	4b16      	ldr	r3, [pc, #88]	@ (8006404 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80063ac:	429a      	cmp	r2, r3
 80063ae:	d802      	bhi.n	80063b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80063b0:	4b15      	ldr	r3, [pc, #84]	@ (8006408 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80063b2:	617b      	str	r3, [r7, #20]
 80063b4:	e001      	b.n	80063ba <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80063b6:	4b15      	ldr	r3, [pc, #84]	@ (800640c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80063b8:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	b2db      	uxtb	r3, r3
 80063c4:	3b08      	subs	r3, #8
 80063c6:	4a12      	ldr	r2, [pc, #72]	@ (8006410 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80063c8:	fba2 2303 	umull	r2, r3, r2, r3
 80063cc:	091b      	lsrs	r3, r3, #4
 80063ce:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063d4:	089b      	lsrs	r3, r3, #2
 80063d6:	009a      	lsls	r2, r3, #2
 80063d8:	693b      	ldr	r3, [r7, #16]
 80063da:	4413      	add	r3, r2
 80063dc:	461a      	mov	r2, r3
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	4a0b      	ldr	r2, [pc, #44]	@ (8006414 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80063e6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	f003 031f 	and.w	r3, r3, #31
 80063ee:	2201      	movs	r2, #1
 80063f0:	409a      	lsls	r2, r3
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80063f6:	bf00      	nop
 80063f8:	371c      	adds	r7, #28
 80063fa:	46bd      	mov	sp, r7
 80063fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006400:	4770      	bx	lr
 8006402:	bf00      	nop
 8006404:	40020407 	.word	0x40020407
 8006408:	40020800 	.word	0x40020800
 800640c:	40020820 	.word	0x40020820
 8006410:	cccccccd 	.word	0xcccccccd
 8006414:	40020880 	.word	0x40020880

08006418 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006418:	b480      	push	{r7}
 800641a:	b085      	sub	sp, #20
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	b2db      	uxtb	r3, r3
 8006426:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006428:	68fa      	ldr	r2, [r7, #12]
 800642a:	4b0b      	ldr	r3, [pc, #44]	@ (8006458 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800642c:	4413      	add	r3, r2
 800642e:	009b      	lsls	r3, r3, #2
 8006430:	461a      	mov	r2, r3
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	4a08      	ldr	r2, [pc, #32]	@ (800645c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800643a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	3b01      	subs	r3, #1
 8006440:	f003 031f 	and.w	r3, r3, #31
 8006444:	2201      	movs	r2, #1
 8006446:	409a      	lsls	r2, r3
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800644c:	bf00      	nop
 800644e:	3714      	adds	r7, #20
 8006450:	46bd      	mov	sp, r7
 8006452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006456:	4770      	bx	lr
 8006458:	1000823f 	.word	0x1000823f
 800645c:	40020940 	.word	0x40020940

08006460 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006460:	b480      	push	{r7}
 8006462:	b087      	sub	sp, #28
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
 8006468:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800646a:	2300      	movs	r3, #0
 800646c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800646e:	e15a      	b.n	8006726 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	681a      	ldr	r2, [r3, #0]
 8006474:	2101      	movs	r1, #1
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	fa01 f303 	lsl.w	r3, r1, r3
 800647c:	4013      	ands	r3, r2
 800647e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2b00      	cmp	r3, #0
 8006484:	f000 814c 	beq.w	8006720 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	f003 0303 	and.w	r3, r3, #3
 8006490:	2b01      	cmp	r3, #1
 8006492:	d005      	beq.n	80064a0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800649c:	2b02      	cmp	r3, #2
 800649e:	d130      	bne.n	8006502 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	689b      	ldr	r3, [r3, #8]
 80064a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	005b      	lsls	r3, r3, #1
 80064aa:	2203      	movs	r2, #3
 80064ac:	fa02 f303 	lsl.w	r3, r2, r3
 80064b0:	43db      	mvns	r3, r3
 80064b2:	693a      	ldr	r2, [r7, #16]
 80064b4:	4013      	ands	r3, r2
 80064b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	68da      	ldr	r2, [r3, #12]
 80064bc:	697b      	ldr	r3, [r7, #20]
 80064be:	005b      	lsls	r3, r3, #1
 80064c0:	fa02 f303 	lsl.w	r3, r2, r3
 80064c4:	693a      	ldr	r2, [r7, #16]
 80064c6:	4313      	orrs	r3, r2
 80064c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	693a      	ldr	r2, [r7, #16]
 80064ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80064d6:	2201      	movs	r2, #1
 80064d8:	697b      	ldr	r3, [r7, #20]
 80064da:	fa02 f303 	lsl.w	r3, r2, r3
 80064de:	43db      	mvns	r3, r3
 80064e0:	693a      	ldr	r2, [r7, #16]
 80064e2:	4013      	ands	r3, r2
 80064e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	091b      	lsrs	r3, r3, #4
 80064ec:	f003 0201 	and.w	r2, r3, #1
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	fa02 f303 	lsl.w	r3, r2, r3
 80064f6:	693a      	ldr	r2, [r7, #16]
 80064f8:	4313      	orrs	r3, r2
 80064fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	693a      	ldr	r2, [r7, #16]
 8006500:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	685b      	ldr	r3, [r3, #4]
 8006506:	f003 0303 	and.w	r3, r3, #3
 800650a:	2b03      	cmp	r3, #3
 800650c:	d017      	beq.n	800653e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	68db      	ldr	r3, [r3, #12]
 8006512:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006514:	697b      	ldr	r3, [r7, #20]
 8006516:	005b      	lsls	r3, r3, #1
 8006518:	2203      	movs	r2, #3
 800651a:	fa02 f303 	lsl.w	r3, r2, r3
 800651e:	43db      	mvns	r3, r3
 8006520:	693a      	ldr	r2, [r7, #16]
 8006522:	4013      	ands	r3, r2
 8006524:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	689a      	ldr	r2, [r3, #8]
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	005b      	lsls	r3, r3, #1
 800652e:	fa02 f303 	lsl.w	r3, r2, r3
 8006532:	693a      	ldr	r2, [r7, #16]
 8006534:	4313      	orrs	r3, r2
 8006536:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	693a      	ldr	r2, [r7, #16]
 800653c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	685b      	ldr	r3, [r3, #4]
 8006542:	f003 0303 	and.w	r3, r3, #3
 8006546:	2b02      	cmp	r3, #2
 8006548:	d123      	bne.n	8006592 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	08da      	lsrs	r2, r3, #3
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	3208      	adds	r2, #8
 8006552:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006556:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	f003 0307 	and.w	r3, r3, #7
 800655e:	009b      	lsls	r3, r3, #2
 8006560:	220f      	movs	r2, #15
 8006562:	fa02 f303 	lsl.w	r3, r2, r3
 8006566:	43db      	mvns	r3, r3
 8006568:	693a      	ldr	r2, [r7, #16]
 800656a:	4013      	ands	r3, r2
 800656c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	691a      	ldr	r2, [r3, #16]
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	f003 0307 	and.w	r3, r3, #7
 8006578:	009b      	lsls	r3, r3, #2
 800657a:	fa02 f303 	lsl.w	r3, r2, r3
 800657e:	693a      	ldr	r2, [r7, #16]
 8006580:	4313      	orrs	r3, r2
 8006582:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006584:	697b      	ldr	r3, [r7, #20]
 8006586:	08da      	lsrs	r2, r3, #3
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	3208      	adds	r2, #8
 800658c:	6939      	ldr	r1, [r7, #16]
 800658e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	005b      	lsls	r3, r3, #1
 800659c:	2203      	movs	r2, #3
 800659e:	fa02 f303 	lsl.w	r3, r2, r3
 80065a2:	43db      	mvns	r3, r3
 80065a4:	693a      	ldr	r2, [r7, #16]
 80065a6:	4013      	ands	r3, r2
 80065a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	f003 0203 	and.w	r2, r3, #3
 80065b2:	697b      	ldr	r3, [r7, #20]
 80065b4:	005b      	lsls	r3, r3, #1
 80065b6:	fa02 f303 	lsl.w	r3, r2, r3
 80065ba:	693a      	ldr	r2, [r7, #16]
 80065bc:	4313      	orrs	r3, r2
 80065be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	693a      	ldr	r2, [r7, #16]
 80065c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	f000 80a6 	beq.w	8006720 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80065d4:	4b5b      	ldr	r3, [pc, #364]	@ (8006744 <HAL_GPIO_Init+0x2e4>)
 80065d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065d8:	4a5a      	ldr	r2, [pc, #360]	@ (8006744 <HAL_GPIO_Init+0x2e4>)
 80065da:	f043 0301 	orr.w	r3, r3, #1
 80065de:	6613      	str	r3, [r2, #96]	@ 0x60
 80065e0:	4b58      	ldr	r3, [pc, #352]	@ (8006744 <HAL_GPIO_Init+0x2e4>)
 80065e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065e4:	f003 0301 	and.w	r3, r3, #1
 80065e8:	60bb      	str	r3, [r7, #8]
 80065ea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80065ec:	4a56      	ldr	r2, [pc, #344]	@ (8006748 <HAL_GPIO_Init+0x2e8>)
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	089b      	lsrs	r3, r3, #2
 80065f2:	3302      	adds	r3, #2
 80065f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	f003 0303 	and.w	r3, r3, #3
 8006600:	009b      	lsls	r3, r3, #2
 8006602:	220f      	movs	r2, #15
 8006604:	fa02 f303 	lsl.w	r3, r2, r3
 8006608:	43db      	mvns	r3, r3
 800660a:	693a      	ldr	r2, [r7, #16]
 800660c:	4013      	ands	r3, r2
 800660e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006616:	d01f      	beq.n	8006658 <HAL_GPIO_Init+0x1f8>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	4a4c      	ldr	r2, [pc, #304]	@ (800674c <HAL_GPIO_Init+0x2ec>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d019      	beq.n	8006654 <HAL_GPIO_Init+0x1f4>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	4a4b      	ldr	r2, [pc, #300]	@ (8006750 <HAL_GPIO_Init+0x2f0>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d013      	beq.n	8006650 <HAL_GPIO_Init+0x1f0>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	4a4a      	ldr	r2, [pc, #296]	@ (8006754 <HAL_GPIO_Init+0x2f4>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d00d      	beq.n	800664c <HAL_GPIO_Init+0x1ec>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	4a49      	ldr	r2, [pc, #292]	@ (8006758 <HAL_GPIO_Init+0x2f8>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d007      	beq.n	8006648 <HAL_GPIO_Init+0x1e8>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	4a48      	ldr	r2, [pc, #288]	@ (800675c <HAL_GPIO_Init+0x2fc>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d101      	bne.n	8006644 <HAL_GPIO_Init+0x1e4>
 8006640:	2305      	movs	r3, #5
 8006642:	e00a      	b.n	800665a <HAL_GPIO_Init+0x1fa>
 8006644:	2306      	movs	r3, #6
 8006646:	e008      	b.n	800665a <HAL_GPIO_Init+0x1fa>
 8006648:	2304      	movs	r3, #4
 800664a:	e006      	b.n	800665a <HAL_GPIO_Init+0x1fa>
 800664c:	2303      	movs	r3, #3
 800664e:	e004      	b.n	800665a <HAL_GPIO_Init+0x1fa>
 8006650:	2302      	movs	r3, #2
 8006652:	e002      	b.n	800665a <HAL_GPIO_Init+0x1fa>
 8006654:	2301      	movs	r3, #1
 8006656:	e000      	b.n	800665a <HAL_GPIO_Init+0x1fa>
 8006658:	2300      	movs	r3, #0
 800665a:	697a      	ldr	r2, [r7, #20]
 800665c:	f002 0203 	and.w	r2, r2, #3
 8006660:	0092      	lsls	r2, r2, #2
 8006662:	4093      	lsls	r3, r2
 8006664:	693a      	ldr	r2, [r7, #16]
 8006666:	4313      	orrs	r3, r2
 8006668:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800666a:	4937      	ldr	r1, [pc, #220]	@ (8006748 <HAL_GPIO_Init+0x2e8>)
 800666c:	697b      	ldr	r3, [r7, #20]
 800666e:	089b      	lsrs	r3, r3, #2
 8006670:	3302      	adds	r3, #2
 8006672:	693a      	ldr	r2, [r7, #16]
 8006674:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006678:	4b39      	ldr	r3, [pc, #228]	@ (8006760 <HAL_GPIO_Init+0x300>)
 800667a:	689b      	ldr	r3, [r3, #8]
 800667c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	43db      	mvns	r3, r3
 8006682:	693a      	ldr	r2, [r7, #16]
 8006684:	4013      	ands	r3, r2
 8006686:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	685b      	ldr	r3, [r3, #4]
 800668c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006690:	2b00      	cmp	r3, #0
 8006692:	d003      	beq.n	800669c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006694:	693a      	ldr	r2, [r7, #16]
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	4313      	orrs	r3, r2
 800669a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800669c:	4a30      	ldr	r2, [pc, #192]	@ (8006760 <HAL_GPIO_Init+0x300>)
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80066a2:	4b2f      	ldr	r3, [pc, #188]	@ (8006760 <HAL_GPIO_Init+0x300>)
 80066a4:	68db      	ldr	r3, [r3, #12]
 80066a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	43db      	mvns	r3, r3
 80066ac:	693a      	ldr	r2, [r7, #16]
 80066ae:	4013      	ands	r3, r2
 80066b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	685b      	ldr	r3, [r3, #4]
 80066b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d003      	beq.n	80066c6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80066be:	693a      	ldr	r2, [r7, #16]
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	4313      	orrs	r3, r2
 80066c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80066c6:	4a26      	ldr	r2, [pc, #152]	@ (8006760 <HAL_GPIO_Init+0x300>)
 80066c8:	693b      	ldr	r3, [r7, #16]
 80066ca:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80066cc:	4b24      	ldr	r3, [pc, #144]	@ (8006760 <HAL_GPIO_Init+0x300>)
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	43db      	mvns	r3, r3
 80066d6:	693a      	ldr	r2, [r7, #16]
 80066d8:	4013      	ands	r3, r2
 80066da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d003      	beq.n	80066f0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80066e8:	693a      	ldr	r2, [r7, #16]
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	4313      	orrs	r3, r2
 80066ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80066f0:	4a1b      	ldr	r2, [pc, #108]	@ (8006760 <HAL_GPIO_Init+0x300>)
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80066f6:	4b1a      	ldr	r3, [pc, #104]	@ (8006760 <HAL_GPIO_Init+0x300>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	43db      	mvns	r3, r3
 8006700:	693a      	ldr	r2, [r7, #16]
 8006702:	4013      	ands	r3, r2
 8006704:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800670e:	2b00      	cmp	r3, #0
 8006710:	d003      	beq.n	800671a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006712:	693a      	ldr	r2, [r7, #16]
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	4313      	orrs	r3, r2
 8006718:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800671a:	4a11      	ldr	r2, [pc, #68]	@ (8006760 <HAL_GPIO_Init+0x300>)
 800671c:	693b      	ldr	r3, [r7, #16]
 800671e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006720:	697b      	ldr	r3, [r7, #20]
 8006722:	3301      	adds	r3, #1
 8006724:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	681a      	ldr	r2, [r3, #0]
 800672a:	697b      	ldr	r3, [r7, #20]
 800672c:	fa22 f303 	lsr.w	r3, r2, r3
 8006730:	2b00      	cmp	r3, #0
 8006732:	f47f ae9d 	bne.w	8006470 <HAL_GPIO_Init+0x10>
  }
}
 8006736:	bf00      	nop
 8006738:	bf00      	nop
 800673a:	371c      	adds	r7, #28
 800673c:	46bd      	mov	sp, r7
 800673e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006742:	4770      	bx	lr
 8006744:	40021000 	.word	0x40021000
 8006748:	40010000 	.word	0x40010000
 800674c:	48000400 	.word	0x48000400
 8006750:	48000800 	.word	0x48000800
 8006754:	48000c00 	.word	0x48000c00
 8006758:	48001000 	.word	0x48001000
 800675c:	48001400 	.word	0x48001400
 8006760:	40010400 	.word	0x40010400

08006764 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006764:	b480      	push	{r7}
 8006766:	b085      	sub	sp, #20
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
 800676c:	460b      	mov	r3, r1
 800676e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	691a      	ldr	r2, [r3, #16]
 8006774:	887b      	ldrh	r3, [r7, #2]
 8006776:	4013      	ands	r3, r2
 8006778:	2b00      	cmp	r3, #0
 800677a:	d002      	beq.n	8006782 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800677c:	2301      	movs	r3, #1
 800677e:	73fb      	strb	r3, [r7, #15]
 8006780:	e001      	b.n	8006786 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006782:	2300      	movs	r3, #0
 8006784:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006786:	7bfb      	ldrb	r3, [r7, #15]
}
 8006788:	4618      	mov	r0, r3
 800678a:	3714      	adds	r7, #20
 800678c:	46bd      	mov	sp, r7
 800678e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006792:	4770      	bx	lr

08006794 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006794:	b480      	push	{r7}
 8006796:	b083      	sub	sp, #12
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
 800679c:	460b      	mov	r3, r1
 800679e:	807b      	strh	r3, [r7, #2]
 80067a0:	4613      	mov	r3, r2
 80067a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80067a4:	787b      	ldrb	r3, [r7, #1]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d003      	beq.n	80067b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80067aa:	887a      	ldrh	r2, [r7, #2]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80067b0:	e002      	b.n	80067b8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80067b2:	887a      	ldrh	r2, [r7, #2]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80067b8:	bf00      	nop
 80067ba:	370c      	adds	r7, #12
 80067bc:	46bd      	mov	sp, r7
 80067be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c2:	4770      	bx	lr

080067c4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b082      	sub	sp, #8
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	4603      	mov	r3, r0
 80067cc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80067ce:	4b08      	ldr	r3, [pc, #32]	@ (80067f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80067d0:	695a      	ldr	r2, [r3, #20]
 80067d2:	88fb      	ldrh	r3, [r7, #6]
 80067d4:	4013      	ands	r3, r2
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d006      	beq.n	80067e8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80067da:	4a05      	ldr	r2, [pc, #20]	@ (80067f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80067dc:	88fb      	ldrh	r3, [r7, #6]
 80067de:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80067e0:	88fb      	ldrh	r3, [r7, #6]
 80067e2:	4618      	mov	r0, r3
 80067e4:	f000 f806 	bl	80067f4 <HAL_GPIO_EXTI_Callback>
  }
}
 80067e8:	bf00      	nop
 80067ea:	3708      	adds	r7, #8
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}
 80067f0:	40010400 	.word	0x40010400

080067f4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80067f4:	b480      	push	{r7}
 80067f6:	b083      	sub	sp, #12
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	4603      	mov	r3, r0
 80067fc:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80067fe:	bf00      	nop
 8006800:	370c      	adds	r7, #12
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr
	...

0800680c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800680c:	b480      	push	{r7}
 800680e:	b085      	sub	sp, #20
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d141      	bne.n	800689e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800681a:	4b4b      	ldr	r3, [pc, #300]	@ (8006948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006822:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006826:	d131      	bne.n	800688c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006828:	4b47      	ldr	r3, [pc, #284]	@ (8006948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800682a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800682e:	4a46      	ldr	r2, [pc, #280]	@ (8006948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006830:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006834:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006838:	4b43      	ldr	r3, [pc, #268]	@ (8006948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006840:	4a41      	ldr	r2, [pc, #260]	@ (8006948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006842:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006846:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006848:	4b40      	ldr	r3, [pc, #256]	@ (800694c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	2232      	movs	r2, #50	@ 0x32
 800684e:	fb02 f303 	mul.w	r3, r2, r3
 8006852:	4a3f      	ldr	r2, [pc, #252]	@ (8006950 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006854:	fba2 2303 	umull	r2, r3, r2, r3
 8006858:	0c9b      	lsrs	r3, r3, #18
 800685a:	3301      	adds	r3, #1
 800685c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800685e:	e002      	b.n	8006866 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	3b01      	subs	r3, #1
 8006864:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006866:	4b38      	ldr	r3, [pc, #224]	@ (8006948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006868:	695b      	ldr	r3, [r3, #20]
 800686a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800686e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006872:	d102      	bne.n	800687a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d1f2      	bne.n	8006860 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800687a:	4b33      	ldr	r3, [pc, #204]	@ (8006948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800687c:	695b      	ldr	r3, [r3, #20]
 800687e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006882:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006886:	d158      	bne.n	800693a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006888:	2303      	movs	r3, #3
 800688a:	e057      	b.n	800693c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800688c:	4b2e      	ldr	r3, [pc, #184]	@ (8006948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800688e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006892:	4a2d      	ldr	r2, [pc, #180]	@ (8006948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006894:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006898:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800689c:	e04d      	b.n	800693a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068a4:	d141      	bne.n	800692a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80068a6:	4b28      	ldr	r3, [pc, #160]	@ (8006948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80068ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068b2:	d131      	bne.n	8006918 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80068b4:	4b24      	ldr	r3, [pc, #144]	@ (8006948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80068b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068ba:	4a23      	ldr	r2, [pc, #140]	@ (8006948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80068bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80068c0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80068c4:	4b20      	ldr	r3, [pc, #128]	@ (8006948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80068cc:	4a1e      	ldr	r2, [pc, #120]	@ (8006948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80068ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80068d2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80068d4:	4b1d      	ldr	r3, [pc, #116]	@ (800694c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	2232      	movs	r2, #50	@ 0x32
 80068da:	fb02 f303 	mul.w	r3, r2, r3
 80068de:	4a1c      	ldr	r2, [pc, #112]	@ (8006950 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80068e0:	fba2 2303 	umull	r2, r3, r2, r3
 80068e4:	0c9b      	lsrs	r3, r3, #18
 80068e6:	3301      	adds	r3, #1
 80068e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80068ea:	e002      	b.n	80068f2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	3b01      	subs	r3, #1
 80068f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80068f2:	4b15      	ldr	r3, [pc, #84]	@ (8006948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80068f4:	695b      	ldr	r3, [r3, #20]
 80068f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068fe:	d102      	bne.n	8006906 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d1f2      	bne.n	80068ec <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006906:	4b10      	ldr	r3, [pc, #64]	@ (8006948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006908:	695b      	ldr	r3, [r3, #20]
 800690a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800690e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006912:	d112      	bne.n	800693a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006914:	2303      	movs	r3, #3
 8006916:	e011      	b.n	800693c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006918:	4b0b      	ldr	r3, [pc, #44]	@ (8006948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800691a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800691e:	4a0a      	ldr	r2, [pc, #40]	@ (8006948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006920:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006924:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006928:	e007      	b.n	800693a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800692a:	4b07      	ldr	r3, [pc, #28]	@ (8006948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006932:	4a05      	ldr	r2, [pc, #20]	@ (8006948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006934:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006938:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800693a:	2300      	movs	r3, #0
}
 800693c:	4618      	mov	r0, r3
 800693e:	3714      	adds	r7, #20
 8006940:	46bd      	mov	sp, r7
 8006942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006946:	4770      	bx	lr
 8006948:	40007000 	.word	0x40007000
 800694c:	20000230 	.word	0x20000230
 8006950:	431bde83 	.word	0x431bde83

08006954 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8006954:	b480      	push	{r7}
 8006956:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006958:	4b05      	ldr	r3, [pc, #20]	@ (8006970 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800695a:	689b      	ldr	r3, [r3, #8]
 800695c:	4a04      	ldr	r2, [pc, #16]	@ (8006970 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800695e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006962:	6093      	str	r3, [r2, #8]
}
 8006964:	bf00      	nop
 8006966:	46bd      	mov	sp, r7
 8006968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696c:	4770      	bx	lr
 800696e:	bf00      	nop
 8006970:	40007000 	.word	0x40007000

08006974 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b088      	sub	sp, #32
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d101      	bne.n	8006986 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006982:	2301      	movs	r3, #1
 8006984:	e2fe      	b.n	8006f84 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f003 0301 	and.w	r3, r3, #1
 800698e:	2b00      	cmp	r3, #0
 8006990:	d075      	beq.n	8006a7e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006992:	4b97      	ldr	r3, [pc, #604]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006994:	689b      	ldr	r3, [r3, #8]
 8006996:	f003 030c 	and.w	r3, r3, #12
 800699a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800699c:	4b94      	ldr	r3, [pc, #592]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 800699e:	68db      	ldr	r3, [r3, #12]
 80069a0:	f003 0303 	and.w	r3, r3, #3
 80069a4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80069a6:	69bb      	ldr	r3, [r7, #24]
 80069a8:	2b0c      	cmp	r3, #12
 80069aa:	d102      	bne.n	80069b2 <HAL_RCC_OscConfig+0x3e>
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	2b03      	cmp	r3, #3
 80069b0:	d002      	beq.n	80069b8 <HAL_RCC_OscConfig+0x44>
 80069b2:	69bb      	ldr	r3, [r7, #24]
 80069b4:	2b08      	cmp	r3, #8
 80069b6:	d10b      	bne.n	80069d0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80069b8:	4b8d      	ldr	r3, [pc, #564]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d05b      	beq.n	8006a7c <HAL_RCC_OscConfig+0x108>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	685b      	ldr	r3, [r3, #4]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d157      	bne.n	8006a7c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80069cc:	2301      	movs	r3, #1
 80069ce:	e2d9      	b.n	8006f84 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	685b      	ldr	r3, [r3, #4]
 80069d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069d8:	d106      	bne.n	80069e8 <HAL_RCC_OscConfig+0x74>
 80069da:	4b85      	ldr	r3, [pc, #532]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	4a84      	ldr	r2, [pc, #528]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 80069e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80069e4:	6013      	str	r3, [r2, #0]
 80069e6:	e01d      	b.n	8006a24 <HAL_RCC_OscConfig+0xb0>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	685b      	ldr	r3, [r3, #4]
 80069ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80069f0:	d10c      	bne.n	8006a0c <HAL_RCC_OscConfig+0x98>
 80069f2:	4b7f      	ldr	r3, [pc, #508]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4a7e      	ldr	r2, [pc, #504]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 80069f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80069fc:	6013      	str	r3, [r2, #0]
 80069fe:	4b7c      	ldr	r3, [pc, #496]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	4a7b      	ldr	r2, [pc, #492]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006a04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a08:	6013      	str	r3, [r2, #0]
 8006a0a:	e00b      	b.n	8006a24 <HAL_RCC_OscConfig+0xb0>
 8006a0c:	4b78      	ldr	r3, [pc, #480]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4a77      	ldr	r2, [pc, #476]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006a12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a16:	6013      	str	r3, [r2, #0]
 8006a18:	4b75      	ldr	r3, [pc, #468]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a74      	ldr	r2, [pc, #464]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006a1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006a22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d013      	beq.n	8006a54 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a2c:	f7fd ffca 	bl	80049c4 <HAL_GetTick>
 8006a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006a32:	e008      	b.n	8006a46 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a34:	f7fd ffc6 	bl	80049c4 <HAL_GetTick>
 8006a38:	4602      	mov	r2, r0
 8006a3a:	693b      	ldr	r3, [r7, #16]
 8006a3c:	1ad3      	subs	r3, r2, r3
 8006a3e:	2b64      	cmp	r3, #100	@ 0x64
 8006a40:	d901      	bls.n	8006a46 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006a42:	2303      	movs	r3, #3
 8006a44:	e29e      	b.n	8006f84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006a46:	4b6a      	ldr	r3, [pc, #424]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d0f0      	beq.n	8006a34 <HAL_RCC_OscConfig+0xc0>
 8006a52:	e014      	b.n	8006a7e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a54:	f7fd ffb6 	bl	80049c4 <HAL_GetTick>
 8006a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006a5a:	e008      	b.n	8006a6e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a5c:	f7fd ffb2 	bl	80049c4 <HAL_GetTick>
 8006a60:	4602      	mov	r2, r0
 8006a62:	693b      	ldr	r3, [r7, #16]
 8006a64:	1ad3      	subs	r3, r2, r3
 8006a66:	2b64      	cmp	r3, #100	@ 0x64
 8006a68:	d901      	bls.n	8006a6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006a6a:	2303      	movs	r3, #3
 8006a6c:	e28a      	b.n	8006f84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006a6e:	4b60      	ldr	r3, [pc, #384]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d1f0      	bne.n	8006a5c <HAL_RCC_OscConfig+0xe8>
 8006a7a:	e000      	b.n	8006a7e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f003 0302 	and.w	r3, r3, #2
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d075      	beq.n	8006b76 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006a8a:	4b59      	ldr	r3, [pc, #356]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006a8c:	689b      	ldr	r3, [r3, #8]
 8006a8e:	f003 030c 	and.w	r3, r3, #12
 8006a92:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006a94:	4b56      	ldr	r3, [pc, #344]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006a96:	68db      	ldr	r3, [r3, #12]
 8006a98:	f003 0303 	and.w	r3, r3, #3
 8006a9c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006a9e:	69bb      	ldr	r3, [r7, #24]
 8006aa0:	2b0c      	cmp	r3, #12
 8006aa2:	d102      	bne.n	8006aaa <HAL_RCC_OscConfig+0x136>
 8006aa4:	697b      	ldr	r3, [r7, #20]
 8006aa6:	2b02      	cmp	r3, #2
 8006aa8:	d002      	beq.n	8006ab0 <HAL_RCC_OscConfig+0x13c>
 8006aaa:	69bb      	ldr	r3, [r7, #24]
 8006aac:	2b04      	cmp	r3, #4
 8006aae:	d11f      	bne.n	8006af0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ab0:	4b4f      	ldr	r3, [pc, #316]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d005      	beq.n	8006ac8 <HAL_RCC_OscConfig+0x154>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	68db      	ldr	r3, [r3, #12]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d101      	bne.n	8006ac8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006ac4:	2301      	movs	r3, #1
 8006ac6:	e25d      	b.n	8006f84 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ac8:	4b49      	ldr	r3, [pc, #292]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	691b      	ldr	r3, [r3, #16]
 8006ad4:	061b      	lsls	r3, r3, #24
 8006ad6:	4946      	ldr	r1, [pc, #280]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006adc:	4b45      	ldr	r3, [pc, #276]	@ (8006bf4 <HAL_RCC_OscConfig+0x280>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	f7fd ff23 	bl	800492c <HAL_InitTick>
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d043      	beq.n	8006b74 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006aec:	2301      	movs	r3, #1
 8006aee:	e249      	b.n	8006f84 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	68db      	ldr	r3, [r3, #12]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d023      	beq.n	8006b40 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006af8:	4b3d      	ldr	r3, [pc, #244]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a3c      	ldr	r2, [pc, #240]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006afe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b02:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b04:	f7fd ff5e 	bl	80049c4 <HAL_GetTick>
 8006b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006b0a:	e008      	b.n	8006b1e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006b0c:	f7fd ff5a 	bl	80049c4 <HAL_GetTick>
 8006b10:	4602      	mov	r2, r0
 8006b12:	693b      	ldr	r3, [r7, #16]
 8006b14:	1ad3      	subs	r3, r2, r3
 8006b16:	2b02      	cmp	r3, #2
 8006b18:	d901      	bls.n	8006b1e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006b1a:	2303      	movs	r3, #3
 8006b1c:	e232      	b.n	8006f84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006b1e:	4b34      	ldr	r3, [pc, #208]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d0f0      	beq.n	8006b0c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b2a:	4b31      	ldr	r3, [pc, #196]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006b2c:	685b      	ldr	r3, [r3, #4]
 8006b2e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	691b      	ldr	r3, [r3, #16]
 8006b36:	061b      	lsls	r3, r3, #24
 8006b38:	492d      	ldr	r1, [pc, #180]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	604b      	str	r3, [r1, #4]
 8006b3e:	e01a      	b.n	8006b76 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006b40:	4b2b      	ldr	r3, [pc, #172]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	4a2a      	ldr	r2, [pc, #168]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006b46:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b4c:	f7fd ff3a 	bl	80049c4 <HAL_GetTick>
 8006b50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006b52:	e008      	b.n	8006b66 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006b54:	f7fd ff36 	bl	80049c4 <HAL_GetTick>
 8006b58:	4602      	mov	r2, r0
 8006b5a:	693b      	ldr	r3, [r7, #16]
 8006b5c:	1ad3      	subs	r3, r2, r3
 8006b5e:	2b02      	cmp	r3, #2
 8006b60:	d901      	bls.n	8006b66 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006b62:	2303      	movs	r3, #3
 8006b64:	e20e      	b.n	8006f84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006b66:	4b22      	ldr	r3, [pc, #136]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d1f0      	bne.n	8006b54 <HAL_RCC_OscConfig+0x1e0>
 8006b72:	e000      	b.n	8006b76 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006b74:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f003 0308 	and.w	r3, r3, #8
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d041      	beq.n	8006c06 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	695b      	ldr	r3, [r3, #20]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d01c      	beq.n	8006bc4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006b8a:	4b19      	ldr	r3, [pc, #100]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006b8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b90:	4a17      	ldr	r2, [pc, #92]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006b92:	f043 0301 	orr.w	r3, r3, #1
 8006b96:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b9a:	f7fd ff13 	bl	80049c4 <HAL_GetTick>
 8006b9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006ba0:	e008      	b.n	8006bb4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ba2:	f7fd ff0f 	bl	80049c4 <HAL_GetTick>
 8006ba6:	4602      	mov	r2, r0
 8006ba8:	693b      	ldr	r3, [r7, #16]
 8006baa:	1ad3      	subs	r3, r2, r3
 8006bac:	2b02      	cmp	r3, #2
 8006bae:	d901      	bls.n	8006bb4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006bb0:	2303      	movs	r3, #3
 8006bb2:	e1e7      	b.n	8006f84 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006bb4:	4b0e      	ldr	r3, [pc, #56]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006bb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006bba:	f003 0302 	and.w	r3, r3, #2
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d0ef      	beq.n	8006ba2 <HAL_RCC_OscConfig+0x22e>
 8006bc2:	e020      	b.n	8006c06 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006bc4:	4b0a      	ldr	r3, [pc, #40]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006bc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006bca:	4a09      	ldr	r2, [pc, #36]	@ (8006bf0 <HAL_RCC_OscConfig+0x27c>)
 8006bcc:	f023 0301 	bic.w	r3, r3, #1
 8006bd0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bd4:	f7fd fef6 	bl	80049c4 <HAL_GetTick>
 8006bd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006bda:	e00d      	b.n	8006bf8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006bdc:	f7fd fef2 	bl	80049c4 <HAL_GetTick>
 8006be0:	4602      	mov	r2, r0
 8006be2:	693b      	ldr	r3, [r7, #16]
 8006be4:	1ad3      	subs	r3, r2, r3
 8006be6:	2b02      	cmp	r3, #2
 8006be8:	d906      	bls.n	8006bf8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006bea:	2303      	movs	r3, #3
 8006bec:	e1ca      	b.n	8006f84 <HAL_RCC_OscConfig+0x610>
 8006bee:	bf00      	nop
 8006bf0:	40021000 	.word	0x40021000
 8006bf4:	20000234 	.word	0x20000234
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006bf8:	4b8c      	ldr	r3, [pc, #560]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006bfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006bfe:	f003 0302 	and.w	r3, r3, #2
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d1ea      	bne.n	8006bdc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f003 0304 	and.w	r3, r3, #4
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	f000 80a6 	beq.w	8006d60 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006c14:	2300      	movs	r3, #0
 8006c16:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006c18:	4b84      	ldr	r3, [pc, #528]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006c1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d101      	bne.n	8006c28 <HAL_RCC_OscConfig+0x2b4>
 8006c24:	2301      	movs	r3, #1
 8006c26:	e000      	b.n	8006c2a <HAL_RCC_OscConfig+0x2b6>
 8006c28:	2300      	movs	r3, #0
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d00d      	beq.n	8006c4a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006c2e:	4b7f      	ldr	r3, [pc, #508]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006c30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c32:	4a7e      	ldr	r2, [pc, #504]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006c34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c38:	6593      	str	r3, [r2, #88]	@ 0x58
 8006c3a:	4b7c      	ldr	r3, [pc, #496]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c42:	60fb      	str	r3, [r7, #12]
 8006c44:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006c46:	2301      	movs	r3, #1
 8006c48:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c4a:	4b79      	ldr	r3, [pc, #484]	@ (8006e30 <HAL_RCC_OscConfig+0x4bc>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d118      	bne.n	8006c88 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006c56:	4b76      	ldr	r3, [pc, #472]	@ (8006e30 <HAL_RCC_OscConfig+0x4bc>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4a75      	ldr	r2, [pc, #468]	@ (8006e30 <HAL_RCC_OscConfig+0x4bc>)
 8006c5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006c62:	f7fd feaf 	bl	80049c4 <HAL_GetTick>
 8006c66:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c68:	e008      	b.n	8006c7c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c6a:	f7fd feab 	bl	80049c4 <HAL_GetTick>
 8006c6e:	4602      	mov	r2, r0
 8006c70:	693b      	ldr	r3, [r7, #16]
 8006c72:	1ad3      	subs	r3, r2, r3
 8006c74:	2b02      	cmp	r3, #2
 8006c76:	d901      	bls.n	8006c7c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006c78:	2303      	movs	r3, #3
 8006c7a:	e183      	b.n	8006f84 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c7c:	4b6c      	ldr	r3, [pc, #432]	@ (8006e30 <HAL_RCC_OscConfig+0x4bc>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d0f0      	beq.n	8006c6a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	689b      	ldr	r3, [r3, #8]
 8006c8c:	2b01      	cmp	r3, #1
 8006c8e:	d108      	bne.n	8006ca2 <HAL_RCC_OscConfig+0x32e>
 8006c90:	4b66      	ldr	r3, [pc, #408]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c96:	4a65      	ldr	r2, [pc, #404]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006c98:	f043 0301 	orr.w	r3, r3, #1
 8006c9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006ca0:	e024      	b.n	8006cec <HAL_RCC_OscConfig+0x378>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	689b      	ldr	r3, [r3, #8]
 8006ca6:	2b05      	cmp	r3, #5
 8006ca8:	d110      	bne.n	8006ccc <HAL_RCC_OscConfig+0x358>
 8006caa:	4b60      	ldr	r3, [pc, #384]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006cac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cb0:	4a5e      	ldr	r2, [pc, #376]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006cb2:	f043 0304 	orr.w	r3, r3, #4
 8006cb6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006cba:	4b5c      	ldr	r3, [pc, #368]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006cbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cc0:	4a5a      	ldr	r2, [pc, #360]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006cc2:	f043 0301 	orr.w	r3, r3, #1
 8006cc6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006cca:	e00f      	b.n	8006cec <HAL_RCC_OscConfig+0x378>
 8006ccc:	4b57      	ldr	r3, [pc, #348]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006cce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cd2:	4a56      	ldr	r2, [pc, #344]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006cd4:	f023 0301 	bic.w	r3, r3, #1
 8006cd8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006cdc:	4b53      	ldr	r3, [pc, #332]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ce2:	4a52      	ldr	r2, [pc, #328]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006ce4:	f023 0304 	bic.w	r3, r3, #4
 8006ce8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	689b      	ldr	r3, [r3, #8]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d016      	beq.n	8006d22 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cf4:	f7fd fe66 	bl	80049c4 <HAL_GetTick>
 8006cf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006cfa:	e00a      	b.n	8006d12 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cfc:	f7fd fe62 	bl	80049c4 <HAL_GetTick>
 8006d00:	4602      	mov	r2, r0
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	1ad3      	subs	r3, r2, r3
 8006d06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d901      	bls.n	8006d12 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006d0e:	2303      	movs	r3, #3
 8006d10:	e138      	b.n	8006f84 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006d12:	4b46      	ldr	r3, [pc, #280]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006d14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d18:	f003 0302 	and.w	r3, r3, #2
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d0ed      	beq.n	8006cfc <HAL_RCC_OscConfig+0x388>
 8006d20:	e015      	b.n	8006d4e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d22:	f7fd fe4f 	bl	80049c4 <HAL_GetTick>
 8006d26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006d28:	e00a      	b.n	8006d40 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d2a:	f7fd fe4b 	bl	80049c4 <HAL_GetTick>
 8006d2e:	4602      	mov	r2, r0
 8006d30:	693b      	ldr	r3, [r7, #16]
 8006d32:	1ad3      	subs	r3, r2, r3
 8006d34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d901      	bls.n	8006d40 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006d3c:	2303      	movs	r3, #3
 8006d3e:	e121      	b.n	8006f84 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006d40:	4b3a      	ldr	r3, [pc, #232]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d46:	f003 0302 	and.w	r3, r3, #2
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d1ed      	bne.n	8006d2a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006d4e:	7ffb      	ldrb	r3, [r7, #31]
 8006d50:	2b01      	cmp	r3, #1
 8006d52:	d105      	bne.n	8006d60 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006d54:	4b35      	ldr	r3, [pc, #212]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006d56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d58:	4a34      	ldr	r2, [pc, #208]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006d5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d5e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f003 0320 	and.w	r3, r3, #32
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d03c      	beq.n	8006de6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	699b      	ldr	r3, [r3, #24]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d01c      	beq.n	8006dae <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006d74:	4b2d      	ldr	r3, [pc, #180]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006d76:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006d7a:	4a2c      	ldr	r2, [pc, #176]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006d7c:	f043 0301 	orr.w	r3, r3, #1
 8006d80:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d84:	f7fd fe1e 	bl	80049c4 <HAL_GetTick>
 8006d88:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006d8a:	e008      	b.n	8006d9e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006d8c:	f7fd fe1a 	bl	80049c4 <HAL_GetTick>
 8006d90:	4602      	mov	r2, r0
 8006d92:	693b      	ldr	r3, [r7, #16]
 8006d94:	1ad3      	subs	r3, r2, r3
 8006d96:	2b02      	cmp	r3, #2
 8006d98:	d901      	bls.n	8006d9e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006d9a:	2303      	movs	r3, #3
 8006d9c:	e0f2      	b.n	8006f84 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006d9e:	4b23      	ldr	r3, [pc, #140]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006da0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006da4:	f003 0302 	and.w	r3, r3, #2
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d0ef      	beq.n	8006d8c <HAL_RCC_OscConfig+0x418>
 8006dac:	e01b      	b.n	8006de6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006dae:	4b1f      	ldr	r3, [pc, #124]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006db0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006db4:	4a1d      	ldr	r2, [pc, #116]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006db6:	f023 0301 	bic.w	r3, r3, #1
 8006dba:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006dbe:	f7fd fe01 	bl	80049c4 <HAL_GetTick>
 8006dc2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006dc4:	e008      	b.n	8006dd8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006dc6:	f7fd fdfd 	bl	80049c4 <HAL_GetTick>
 8006dca:	4602      	mov	r2, r0
 8006dcc:	693b      	ldr	r3, [r7, #16]
 8006dce:	1ad3      	subs	r3, r2, r3
 8006dd0:	2b02      	cmp	r3, #2
 8006dd2:	d901      	bls.n	8006dd8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006dd4:	2303      	movs	r3, #3
 8006dd6:	e0d5      	b.n	8006f84 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006dd8:	4b14      	ldr	r3, [pc, #80]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006dda:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006dde:	f003 0302 	and.w	r3, r3, #2
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d1ef      	bne.n	8006dc6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	69db      	ldr	r3, [r3, #28]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	f000 80c9 	beq.w	8006f82 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006df0:	4b0e      	ldr	r3, [pc, #56]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006df2:	689b      	ldr	r3, [r3, #8]
 8006df4:	f003 030c 	and.w	r3, r3, #12
 8006df8:	2b0c      	cmp	r3, #12
 8006dfa:	f000 8083 	beq.w	8006f04 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	69db      	ldr	r3, [r3, #28]
 8006e02:	2b02      	cmp	r3, #2
 8006e04:	d15e      	bne.n	8006ec4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e06:	4b09      	ldr	r3, [pc, #36]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	4a08      	ldr	r2, [pc, #32]	@ (8006e2c <HAL_RCC_OscConfig+0x4b8>)
 8006e0c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006e10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e12:	f7fd fdd7 	bl	80049c4 <HAL_GetTick>
 8006e16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e18:	e00c      	b.n	8006e34 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e1a:	f7fd fdd3 	bl	80049c4 <HAL_GetTick>
 8006e1e:	4602      	mov	r2, r0
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	1ad3      	subs	r3, r2, r3
 8006e24:	2b02      	cmp	r3, #2
 8006e26:	d905      	bls.n	8006e34 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006e28:	2303      	movs	r3, #3
 8006e2a:	e0ab      	b.n	8006f84 <HAL_RCC_OscConfig+0x610>
 8006e2c:	40021000 	.word	0x40021000
 8006e30:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e34:	4b55      	ldr	r3, [pc, #340]	@ (8006f8c <HAL_RCC_OscConfig+0x618>)
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d1ec      	bne.n	8006e1a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006e40:	4b52      	ldr	r3, [pc, #328]	@ (8006f8c <HAL_RCC_OscConfig+0x618>)
 8006e42:	68da      	ldr	r2, [r3, #12]
 8006e44:	4b52      	ldr	r3, [pc, #328]	@ (8006f90 <HAL_RCC_OscConfig+0x61c>)
 8006e46:	4013      	ands	r3, r2
 8006e48:	687a      	ldr	r2, [r7, #4]
 8006e4a:	6a11      	ldr	r1, [r2, #32]
 8006e4c:	687a      	ldr	r2, [r7, #4]
 8006e4e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006e50:	3a01      	subs	r2, #1
 8006e52:	0112      	lsls	r2, r2, #4
 8006e54:	4311      	orrs	r1, r2
 8006e56:	687a      	ldr	r2, [r7, #4]
 8006e58:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006e5a:	0212      	lsls	r2, r2, #8
 8006e5c:	4311      	orrs	r1, r2
 8006e5e:	687a      	ldr	r2, [r7, #4]
 8006e60:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006e62:	0852      	lsrs	r2, r2, #1
 8006e64:	3a01      	subs	r2, #1
 8006e66:	0552      	lsls	r2, r2, #21
 8006e68:	4311      	orrs	r1, r2
 8006e6a:	687a      	ldr	r2, [r7, #4]
 8006e6c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006e6e:	0852      	lsrs	r2, r2, #1
 8006e70:	3a01      	subs	r2, #1
 8006e72:	0652      	lsls	r2, r2, #25
 8006e74:	4311      	orrs	r1, r2
 8006e76:	687a      	ldr	r2, [r7, #4]
 8006e78:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006e7a:	06d2      	lsls	r2, r2, #27
 8006e7c:	430a      	orrs	r2, r1
 8006e7e:	4943      	ldr	r1, [pc, #268]	@ (8006f8c <HAL_RCC_OscConfig+0x618>)
 8006e80:	4313      	orrs	r3, r2
 8006e82:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006e84:	4b41      	ldr	r3, [pc, #260]	@ (8006f8c <HAL_RCC_OscConfig+0x618>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a40      	ldr	r2, [pc, #256]	@ (8006f8c <HAL_RCC_OscConfig+0x618>)
 8006e8a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006e8e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006e90:	4b3e      	ldr	r3, [pc, #248]	@ (8006f8c <HAL_RCC_OscConfig+0x618>)
 8006e92:	68db      	ldr	r3, [r3, #12]
 8006e94:	4a3d      	ldr	r2, [pc, #244]	@ (8006f8c <HAL_RCC_OscConfig+0x618>)
 8006e96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006e9a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e9c:	f7fd fd92 	bl	80049c4 <HAL_GetTick>
 8006ea0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006ea2:	e008      	b.n	8006eb6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ea4:	f7fd fd8e 	bl	80049c4 <HAL_GetTick>
 8006ea8:	4602      	mov	r2, r0
 8006eaa:	693b      	ldr	r3, [r7, #16]
 8006eac:	1ad3      	subs	r3, r2, r3
 8006eae:	2b02      	cmp	r3, #2
 8006eb0:	d901      	bls.n	8006eb6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8006eb2:	2303      	movs	r3, #3
 8006eb4:	e066      	b.n	8006f84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006eb6:	4b35      	ldr	r3, [pc, #212]	@ (8006f8c <HAL_RCC_OscConfig+0x618>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d0f0      	beq.n	8006ea4 <HAL_RCC_OscConfig+0x530>
 8006ec2:	e05e      	b.n	8006f82 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ec4:	4b31      	ldr	r3, [pc, #196]	@ (8006f8c <HAL_RCC_OscConfig+0x618>)
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	4a30      	ldr	r2, [pc, #192]	@ (8006f8c <HAL_RCC_OscConfig+0x618>)
 8006eca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006ece:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ed0:	f7fd fd78 	bl	80049c4 <HAL_GetTick>
 8006ed4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ed6:	e008      	b.n	8006eea <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ed8:	f7fd fd74 	bl	80049c4 <HAL_GetTick>
 8006edc:	4602      	mov	r2, r0
 8006ede:	693b      	ldr	r3, [r7, #16]
 8006ee0:	1ad3      	subs	r3, r2, r3
 8006ee2:	2b02      	cmp	r3, #2
 8006ee4:	d901      	bls.n	8006eea <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8006ee6:	2303      	movs	r3, #3
 8006ee8:	e04c      	b.n	8006f84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006eea:	4b28      	ldr	r3, [pc, #160]	@ (8006f8c <HAL_RCC_OscConfig+0x618>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d1f0      	bne.n	8006ed8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006ef6:	4b25      	ldr	r3, [pc, #148]	@ (8006f8c <HAL_RCC_OscConfig+0x618>)
 8006ef8:	68da      	ldr	r2, [r3, #12]
 8006efa:	4924      	ldr	r1, [pc, #144]	@ (8006f8c <HAL_RCC_OscConfig+0x618>)
 8006efc:	4b25      	ldr	r3, [pc, #148]	@ (8006f94 <HAL_RCC_OscConfig+0x620>)
 8006efe:	4013      	ands	r3, r2
 8006f00:	60cb      	str	r3, [r1, #12]
 8006f02:	e03e      	b.n	8006f82 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	69db      	ldr	r3, [r3, #28]
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	d101      	bne.n	8006f10 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	e039      	b.n	8006f84 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006f10:	4b1e      	ldr	r3, [pc, #120]	@ (8006f8c <HAL_RCC_OscConfig+0x618>)
 8006f12:	68db      	ldr	r3, [r3, #12]
 8006f14:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f16:	697b      	ldr	r3, [r7, #20]
 8006f18:	f003 0203 	and.w	r2, r3, #3
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6a1b      	ldr	r3, [r3, #32]
 8006f20:	429a      	cmp	r2, r3
 8006f22:	d12c      	bne.n	8006f7e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006f24:	697b      	ldr	r3, [r7, #20]
 8006f26:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f2e:	3b01      	subs	r3, #1
 8006f30:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f32:	429a      	cmp	r2, r3
 8006f34:	d123      	bne.n	8006f7e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006f36:	697b      	ldr	r3, [r7, #20]
 8006f38:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f40:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006f42:	429a      	cmp	r2, r3
 8006f44:	d11b      	bne.n	8006f7e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f50:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006f52:	429a      	cmp	r2, r3
 8006f54:	d113      	bne.n	8006f7e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006f56:	697b      	ldr	r3, [r7, #20]
 8006f58:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f60:	085b      	lsrs	r3, r3, #1
 8006f62:	3b01      	subs	r3, #1
 8006f64:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006f66:	429a      	cmp	r2, r3
 8006f68:	d109      	bne.n	8006f7e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f74:	085b      	lsrs	r3, r3, #1
 8006f76:	3b01      	subs	r3, #1
 8006f78:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006f7a:	429a      	cmp	r2, r3
 8006f7c:	d001      	beq.n	8006f82 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	e000      	b.n	8006f84 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8006f82:	2300      	movs	r3, #0
}
 8006f84:	4618      	mov	r0, r3
 8006f86:	3720      	adds	r7, #32
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	bd80      	pop	{r7, pc}
 8006f8c:	40021000 	.word	0x40021000
 8006f90:	019f800c 	.word	0x019f800c
 8006f94:	feeefffc 	.word	0xfeeefffc

08006f98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b086      	sub	sp, #24
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
 8006fa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d101      	bne.n	8006fb0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006fac:	2301      	movs	r3, #1
 8006fae:	e11e      	b.n	80071ee <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006fb0:	4b91      	ldr	r3, [pc, #580]	@ (80071f8 <HAL_RCC_ClockConfig+0x260>)
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f003 030f 	and.w	r3, r3, #15
 8006fb8:	683a      	ldr	r2, [r7, #0]
 8006fba:	429a      	cmp	r2, r3
 8006fbc:	d910      	bls.n	8006fe0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fbe:	4b8e      	ldr	r3, [pc, #568]	@ (80071f8 <HAL_RCC_ClockConfig+0x260>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f023 020f 	bic.w	r2, r3, #15
 8006fc6:	498c      	ldr	r1, [pc, #560]	@ (80071f8 <HAL_RCC_ClockConfig+0x260>)
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fce:	4b8a      	ldr	r3, [pc, #552]	@ (80071f8 <HAL_RCC_ClockConfig+0x260>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f003 030f 	and.w	r3, r3, #15
 8006fd6:	683a      	ldr	r2, [r7, #0]
 8006fd8:	429a      	cmp	r2, r3
 8006fda:	d001      	beq.n	8006fe0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	e106      	b.n	80071ee <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f003 0301 	and.w	r3, r3, #1
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d073      	beq.n	80070d4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	685b      	ldr	r3, [r3, #4]
 8006ff0:	2b03      	cmp	r3, #3
 8006ff2:	d129      	bne.n	8007048 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006ff4:	4b81      	ldr	r3, [pc, #516]	@ (80071fc <HAL_RCC_ClockConfig+0x264>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d101      	bne.n	8007004 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007000:	2301      	movs	r3, #1
 8007002:	e0f4      	b.n	80071ee <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007004:	f000 f99e 	bl	8007344 <RCC_GetSysClockFreqFromPLLSource>
 8007008:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800700a:	693b      	ldr	r3, [r7, #16]
 800700c:	4a7c      	ldr	r2, [pc, #496]	@ (8007200 <HAL_RCC_ClockConfig+0x268>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d93f      	bls.n	8007092 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007012:	4b7a      	ldr	r3, [pc, #488]	@ (80071fc <HAL_RCC_ClockConfig+0x264>)
 8007014:	689b      	ldr	r3, [r3, #8]
 8007016:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800701a:	2b00      	cmp	r3, #0
 800701c:	d009      	beq.n	8007032 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007026:	2b00      	cmp	r3, #0
 8007028:	d033      	beq.n	8007092 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800702e:	2b00      	cmp	r3, #0
 8007030:	d12f      	bne.n	8007092 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007032:	4b72      	ldr	r3, [pc, #456]	@ (80071fc <HAL_RCC_ClockConfig+0x264>)
 8007034:	689b      	ldr	r3, [r3, #8]
 8007036:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800703a:	4a70      	ldr	r2, [pc, #448]	@ (80071fc <HAL_RCC_ClockConfig+0x264>)
 800703c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007040:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007042:	2380      	movs	r3, #128	@ 0x80
 8007044:	617b      	str	r3, [r7, #20]
 8007046:	e024      	b.n	8007092 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	685b      	ldr	r3, [r3, #4]
 800704c:	2b02      	cmp	r3, #2
 800704e:	d107      	bne.n	8007060 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007050:	4b6a      	ldr	r3, [pc, #424]	@ (80071fc <HAL_RCC_ClockConfig+0x264>)
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007058:	2b00      	cmp	r3, #0
 800705a:	d109      	bne.n	8007070 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800705c:	2301      	movs	r3, #1
 800705e:	e0c6      	b.n	80071ee <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007060:	4b66      	ldr	r3, [pc, #408]	@ (80071fc <HAL_RCC_ClockConfig+0x264>)
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007068:	2b00      	cmp	r3, #0
 800706a:	d101      	bne.n	8007070 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800706c:	2301      	movs	r3, #1
 800706e:	e0be      	b.n	80071ee <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007070:	f000 f8ce 	bl	8007210 <HAL_RCC_GetSysClockFreq>
 8007074:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8007076:	693b      	ldr	r3, [r7, #16]
 8007078:	4a61      	ldr	r2, [pc, #388]	@ (8007200 <HAL_RCC_ClockConfig+0x268>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d909      	bls.n	8007092 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800707e:	4b5f      	ldr	r3, [pc, #380]	@ (80071fc <HAL_RCC_ClockConfig+0x264>)
 8007080:	689b      	ldr	r3, [r3, #8]
 8007082:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007086:	4a5d      	ldr	r2, [pc, #372]	@ (80071fc <HAL_RCC_ClockConfig+0x264>)
 8007088:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800708c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800708e:	2380      	movs	r3, #128	@ 0x80
 8007090:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007092:	4b5a      	ldr	r3, [pc, #360]	@ (80071fc <HAL_RCC_ClockConfig+0x264>)
 8007094:	689b      	ldr	r3, [r3, #8]
 8007096:	f023 0203 	bic.w	r2, r3, #3
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	685b      	ldr	r3, [r3, #4]
 800709e:	4957      	ldr	r1, [pc, #348]	@ (80071fc <HAL_RCC_ClockConfig+0x264>)
 80070a0:	4313      	orrs	r3, r2
 80070a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80070a4:	f7fd fc8e 	bl	80049c4 <HAL_GetTick>
 80070a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070aa:	e00a      	b.n	80070c2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80070ac:	f7fd fc8a 	bl	80049c4 <HAL_GetTick>
 80070b0:	4602      	mov	r2, r0
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	1ad3      	subs	r3, r2, r3
 80070b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d901      	bls.n	80070c2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80070be:	2303      	movs	r3, #3
 80070c0:	e095      	b.n	80071ee <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070c2:	4b4e      	ldr	r3, [pc, #312]	@ (80071fc <HAL_RCC_ClockConfig+0x264>)
 80070c4:	689b      	ldr	r3, [r3, #8]
 80070c6:	f003 020c 	and.w	r2, r3, #12
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	009b      	lsls	r3, r3, #2
 80070d0:	429a      	cmp	r2, r3
 80070d2:	d1eb      	bne.n	80070ac <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f003 0302 	and.w	r3, r3, #2
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d023      	beq.n	8007128 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f003 0304 	and.w	r3, r3, #4
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d005      	beq.n	80070f8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80070ec:	4b43      	ldr	r3, [pc, #268]	@ (80071fc <HAL_RCC_ClockConfig+0x264>)
 80070ee:	689b      	ldr	r3, [r3, #8]
 80070f0:	4a42      	ldr	r2, [pc, #264]	@ (80071fc <HAL_RCC_ClockConfig+0x264>)
 80070f2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80070f6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f003 0308 	and.w	r3, r3, #8
 8007100:	2b00      	cmp	r3, #0
 8007102:	d007      	beq.n	8007114 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007104:	4b3d      	ldr	r3, [pc, #244]	@ (80071fc <HAL_RCC_ClockConfig+0x264>)
 8007106:	689b      	ldr	r3, [r3, #8]
 8007108:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800710c:	4a3b      	ldr	r2, [pc, #236]	@ (80071fc <HAL_RCC_ClockConfig+0x264>)
 800710e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007112:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007114:	4b39      	ldr	r3, [pc, #228]	@ (80071fc <HAL_RCC_ClockConfig+0x264>)
 8007116:	689b      	ldr	r3, [r3, #8]
 8007118:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	689b      	ldr	r3, [r3, #8]
 8007120:	4936      	ldr	r1, [pc, #216]	@ (80071fc <HAL_RCC_ClockConfig+0x264>)
 8007122:	4313      	orrs	r3, r2
 8007124:	608b      	str	r3, [r1, #8]
 8007126:	e008      	b.n	800713a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	2b80      	cmp	r3, #128	@ 0x80
 800712c:	d105      	bne.n	800713a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800712e:	4b33      	ldr	r3, [pc, #204]	@ (80071fc <HAL_RCC_ClockConfig+0x264>)
 8007130:	689b      	ldr	r3, [r3, #8]
 8007132:	4a32      	ldr	r2, [pc, #200]	@ (80071fc <HAL_RCC_ClockConfig+0x264>)
 8007134:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007138:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800713a:	4b2f      	ldr	r3, [pc, #188]	@ (80071f8 <HAL_RCC_ClockConfig+0x260>)
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f003 030f 	and.w	r3, r3, #15
 8007142:	683a      	ldr	r2, [r7, #0]
 8007144:	429a      	cmp	r2, r3
 8007146:	d21d      	bcs.n	8007184 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007148:	4b2b      	ldr	r3, [pc, #172]	@ (80071f8 <HAL_RCC_ClockConfig+0x260>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f023 020f 	bic.w	r2, r3, #15
 8007150:	4929      	ldr	r1, [pc, #164]	@ (80071f8 <HAL_RCC_ClockConfig+0x260>)
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	4313      	orrs	r3, r2
 8007156:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007158:	f7fd fc34 	bl	80049c4 <HAL_GetTick>
 800715c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800715e:	e00a      	b.n	8007176 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007160:	f7fd fc30 	bl	80049c4 <HAL_GetTick>
 8007164:	4602      	mov	r2, r0
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	1ad3      	subs	r3, r2, r3
 800716a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800716e:	4293      	cmp	r3, r2
 8007170:	d901      	bls.n	8007176 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007172:	2303      	movs	r3, #3
 8007174:	e03b      	b.n	80071ee <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007176:	4b20      	ldr	r3, [pc, #128]	@ (80071f8 <HAL_RCC_ClockConfig+0x260>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f003 030f 	and.w	r3, r3, #15
 800717e:	683a      	ldr	r2, [r7, #0]
 8007180:	429a      	cmp	r2, r3
 8007182:	d1ed      	bne.n	8007160 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f003 0304 	and.w	r3, r3, #4
 800718c:	2b00      	cmp	r3, #0
 800718e:	d008      	beq.n	80071a2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007190:	4b1a      	ldr	r3, [pc, #104]	@ (80071fc <HAL_RCC_ClockConfig+0x264>)
 8007192:	689b      	ldr	r3, [r3, #8]
 8007194:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	68db      	ldr	r3, [r3, #12]
 800719c:	4917      	ldr	r1, [pc, #92]	@ (80071fc <HAL_RCC_ClockConfig+0x264>)
 800719e:	4313      	orrs	r3, r2
 80071a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f003 0308 	and.w	r3, r3, #8
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d009      	beq.n	80071c2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80071ae:	4b13      	ldr	r3, [pc, #76]	@ (80071fc <HAL_RCC_ClockConfig+0x264>)
 80071b0:	689b      	ldr	r3, [r3, #8]
 80071b2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	691b      	ldr	r3, [r3, #16]
 80071ba:	00db      	lsls	r3, r3, #3
 80071bc:	490f      	ldr	r1, [pc, #60]	@ (80071fc <HAL_RCC_ClockConfig+0x264>)
 80071be:	4313      	orrs	r3, r2
 80071c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80071c2:	f000 f825 	bl	8007210 <HAL_RCC_GetSysClockFreq>
 80071c6:	4602      	mov	r2, r0
 80071c8:	4b0c      	ldr	r3, [pc, #48]	@ (80071fc <HAL_RCC_ClockConfig+0x264>)
 80071ca:	689b      	ldr	r3, [r3, #8]
 80071cc:	091b      	lsrs	r3, r3, #4
 80071ce:	f003 030f 	and.w	r3, r3, #15
 80071d2:	490c      	ldr	r1, [pc, #48]	@ (8007204 <HAL_RCC_ClockConfig+0x26c>)
 80071d4:	5ccb      	ldrb	r3, [r1, r3]
 80071d6:	f003 031f 	and.w	r3, r3, #31
 80071da:	fa22 f303 	lsr.w	r3, r2, r3
 80071de:	4a0a      	ldr	r2, [pc, #40]	@ (8007208 <HAL_RCC_ClockConfig+0x270>)
 80071e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80071e2:	4b0a      	ldr	r3, [pc, #40]	@ (800720c <HAL_RCC_ClockConfig+0x274>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	4618      	mov	r0, r3
 80071e8:	f7fd fba0 	bl	800492c <HAL_InitTick>
 80071ec:	4603      	mov	r3, r0
}
 80071ee:	4618      	mov	r0, r3
 80071f0:	3718      	adds	r7, #24
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bd80      	pop	{r7, pc}
 80071f6:	bf00      	nop
 80071f8:	40022000 	.word	0x40022000
 80071fc:	40021000 	.word	0x40021000
 8007200:	04c4b400 	.word	0x04c4b400
 8007204:	0800bbf8 	.word	0x0800bbf8
 8007208:	20000230 	.word	0x20000230
 800720c:	20000234 	.word	0x20000234

08007210 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007210:	b480      	push	{r7}
 8007212:	b087      	sub	sp, #28
 8007214:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007216:	4b2c      	ldr	r3, [pc, #176]	@ (80072c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007218:	689b      	ldr	r3, [r3, #8]
 800721a:	f003 030c 	and.w	r3, r3, #12
 800721e:	2b04      	cmp	r3, #4
 8007220:	d102      	bne.n	8007228 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007222:	4b2a      	ldr	r3, [pc, #168]	@ (80072cc <HAL_RCC_GetSysClockFreq+0xbc>)
 8007224:	613b      	str	r3, [r7, #16]
 8007226:	e047      	b.n	80072b8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007228:	4b27      	ldr	r3, [pc, #156]	@ (80072c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800722a:	689b      	ldr	r3, [r3, #8]
 800722c:	f003 030c 	and.w	r3, r3, #12
 8007230:	2b08      	cmp	r3, #8
 8007232:	d102      	bne.n	800723a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007234:	4b26      	ldr	r3, [pc, #152]	@ (80072d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007236:	613b      	str	r3, [r7, #16]
 8007238:	e03e      	b.n	80072b8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800723a:	4b23      	ldr	r3, [pc, #140]	@ (80072c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800723c:	689b      	ldr	r3, [r3, #8]
 800723e:	f003 030c 	and.w	r3, r3, #12
 8007242:	2b0c      	cmp	r3, #12
 8007244:	d136      	bne.n	80072b4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007246:	4b20      	ldr	r3, [pc, #128]	@ (80072c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007248:	68db      	ldr	r3, [r3, #12]
 800724a:	f003 0303 	and.w	r3, r3, #3
 800724e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007250:	4b1d      	ldr	r3, [pc, #116]	@ (80072c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007252:	68db      	ldr	r3, [r3, #12]
 8007254:	091b      	lsrs	r3, r3, #4
 8007256:	f003 030f 	and.w	r3, r3, #15
 800725a:	3301      	adds	r3, #1
 800725c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	2b03      	cmp	r3, #3
 8007262:	d10c      	bne.n	800727e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007264:	4a1a      	ldr	r2, [pc, #104]	@ (80072d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007266:	68bb      	ldr	r3, [r7, #8]
 8007268:	fbb2 f3f3 	udiv	r3, r2, r3
 800726c:	4a16      	ldr	r2, [pc, #88]	@ (80072c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800726e:	68d2      	ldr	r2, [r2, #12]
 8007270:	0a12      	lsrs	r2, r2, #8
 8007272:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007276:	fb02 f303 	mul.w	r3, r2, r3
 800727a:	617b      	str	r3, [r7, #20]
      break;
 800727c:	e00c      	b.n	8007298 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800727e:	4a13      	ldr	r2, [pc, #76]	@ (80072cc <HAL_RCC_GetSysClockFreq+0xbc>)
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	fbb2 f3f3 	udiv	r3, r2, r3
 8007286:	4a10      	ldr	r2, [pc, #64]	@ (80072c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007288:	68d2      	ldr	r2, [r2, #12]
 800728a:	0a12      	lsrs	r2, r2, #8
 800728c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007290:	fb02 f303 	mul.w	r3, r2, r3
 8007294:	617b      	str	r3, [r7, #20]
      break;
 8007296:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007298:	4b0b      	ldr	r3, [pc, #44]	@ (80072c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800729a:	68db      	ldr	r3, [r3, #12]
 800729c:	0e5b      	lsrs	r3, r3, #25
 800729e:	f003 0303 	and.w	r3, r3, #3
 80072a2:	3301      	adds	r3, #1
 80072a4:	005b      	lsls	r3, r3, #1
 80072a6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80072a8:	697a      	ldr	r2, [r7, #20]
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80072b0:	613b      	str	r3, [r7, #16]
 80072b2:	e001      	b.n	80072b8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80072b4:	2300      	movs	r3, #0
 80072b6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80072b8:	693b      	ldr	r3, [r7, #16]
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	371c      	adds	r7, #28
 80072be:	46bd      	mov	sp, r7
 80072c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c4:	4770      	bx	lr
 80072c6:	bf00      	nop
 80072c8:	40021000 	.word	0x40021000
 80072cc:	00f42400 	.word	0x00f42400
 80072d0:	016e3600 	.word	0x016e3600

080072d4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80072d4:	b480      	push	{r7}
 80072d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80072d8:	4b03      	ldr	r3, [pc, #12]	@ (80072e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80072da:	681b      	ldr	r3, [r3, #0]
}
 80072dc:	4618      	mov	r0, r3
 80072de:	46bd      	mov	sp, r7
 80072e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e4:	4770      	bx	lr
 80072e6:	bf00      	nop
 80072e8:	20000230 	.word	0x20000230

080072ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80072f0:	f7ff fff0 	bl	80072d4 <HAL_RCC_GetHCLKFreq>
 80072f4:	4602      	mov	r2, r0
 80072f6:	4b06      	ldr	r3, [pc, #24]	@ (8007310 <HAL_RCC_GetPCLK1Freq+0x24>)
 80072f8:	689b      	ldr	r3, [r3, #8]
 80072fa:	0a1b      	lsrs	r3, r3, #8
 80072fc:	f003 0307 	and.w	r3, r3, #7
 8007300:	4904      	ldr	r1, [pc, #16]	@ (8007314 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007302:	5ccb      	ldrb	r3, [r1, r3]
 8007304:	f003 031f 	and.w	r3, r3, #31
 8007308:	fa22 f303 	lsr.w	r3, r2, r3
}
 800730c:	4618      	mov	r0, r3
 800730e:	bd80      	pop	{r7, pc}
 8007310:	40021000 	.word	0x40021000
 8007314:	0800bc08 	.word	0x0800bc08

08007318 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800731c:	f7ff ffda 	bl	80072d4 <HAL_RCC_GetHCLKFreq>
 8007320:	4602      	mov	r2, r0
 8007322:	4b06      	ldr	r3, [pc, #24]	@ (800733c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007324:	689b      	ldr	r3, [r3, #8]
 8007326:	0adb      	lsrs	r3, r3, #11
 8007328:	f003 0307 	and.w	r3, r3, #7
 800732c:	4904      	ldr	r1, [pc, #16]	@ (8007340 <HAL_RCC_GetPCLK2Freq+0x28>)
 800732e:	5ccb      	ldrb	r3, [r1, r3]
 8007330:	f003 031f 	and.w	r3, r3, #31
 8007334:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007338:	4618      	mov	r0, r3
 800733a:	bd80      	pop	{r7, pc}
 800733c:	40021000 	.word	0x40021000
 8007340:	0800bc08 	.word	0x0800bc08

08007344 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007344:	b480      	push	{r7}
 8007346:	b087      	sub	sp, #28
 8007348:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800734a:	4b1e      	ldr	r3, [pc, #120]	@ (80073c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800734c:	68db      	ldr	r3, [r3, #12]
 800734e:	f003 0303 	and.w	r3, r3, #3
 8007352:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007354:	4b1b      	ldr	r3, [pc, #108]	@ (80073c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007356:	68db      	ldr	r3, [r3, #12]
 8007358:	091b      	lsrs	r3, r3, #4
 800735a:	f003 030f 	and.w	r3, r3, #15
 800735e:	3301      	adds	r3, #1
 8007360:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007362:	693b      	ldr	r3, [r7, #16]
 8007364:	2b03      	cmp	r3, #3
 8007366:	d10c      	bne.n	8007382 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007368:	4a17      	ldr	r2, [pc, #92]	@ (80073c8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007370:	4a14      	ldr	r2, [pc, #80]	@ (80073c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007372:	68d2      	ldr	r2, [r2, #12]
 8007374:	0a12      	lsrs	r2, r2, #8
 8007376:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800737a:	fb02 f303 	mul.w	r3, r2, r3
 800737e:	617b      	str	r3, [r7, #20]
    break;
 8007380:	e00c      	b.n	800739c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007382:	4a12      	ldr	r2, [pc, #72]	@ (80073cc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	fbb2 f3f3 	udiv	r3, r2, r3
 800738a:	4a0e      	ldr	r2, [pc, #56]	@ (80073c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800738c:	68d2      	ldr	r2, [r2, #12]
 800738e:	0a12      	lsrs	r2, r2, #8
 8007390:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007394:	fb02 f303 	mul.w	r3, r2, r3
 8007398:	617b      	str	r3, [r7, #20]
    break;
 800739a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800739c:	4b09      	ldr	r3, [pc, #36]	@ (80073c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800739e:	68db      	ldr	r3, [r3, #12]
 80073a0:	0e5b      	lsrs	r3, r3, #25
 80073a2:	f003 0303 	and.w	r3, r3, #3
 80073a6:	3301      	adds	r3, #1
 80073a8:	005b      	lsls	r3, r3, #1
 80073aa:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80073ac:	697a      	ldr	r2, [r7, #20]
 80073ae:	68bb      	ldr	r3, [r7, #8]
 80073b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80073b4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80073b6:	687b      	ldr	r3, [r7, #4]
}
 80073b8:	4618      	mov	r0, r3
 80073ba:	371c      	adds	r7, #28
 80073bc:	46bd      	mov	sp, r7
 80073be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c2:	4770      	bx	lr
 80073c4:	40021000 	.word	0x40021000
 80073c8:	016e3600 	.word	0x016e3600
 80073cc:	00f42400 	.word	0x00f42400

080073d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b086      	sub	sp, #24
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80073d8:	2300      	movs	r3, #0
 80073da:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80073dc:	2300      	movs	r3, #0
 80073de:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	f000 8098 	beq.w	800751e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80073ee:	2300      	movs	r3, #0
 80073f0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80073f2:	4b43      	ldr	r3, [pc, #268]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d10d      	bne.n	800741a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80073fe:	4b40      	ldr	r3, [pc, #256]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007400:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007402:	4a3f      	ldr	r2, [pc, #252]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007404:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007408:	6593      	str	r3, [r2, #88]	@ 0x58
 800740a:	4b3d      	ldr	r3, [pc, #244]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800740c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800740e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007412:	60bb      	str	r3, [r7, #8]
 8007414:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007416:	2301      	movs	r3, #1
 8007418:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800741a:	4b3a      	ldr	r3, [pc, #232]	@ (8007504 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	4a39      	ldr	r2, [pc, #228]	@ (8007504 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007420:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007424:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007426:	f7fd facd 	bl	80049c4 <HAL_GetTick>
 800742a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800742c:	e009      	b.n	8007442 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800742e:	f7fd fac9 	bl	80049c4 <HAL_GetTick>
 8007432:	4602      	mov	r2, r0
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	1ad3      	subs	r3, r2, r3
 8007438:	2b02      	cmp	r3, #2
 800743a:	d902      	bls.n	8007442 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800743c:	2303      	movs	r3, #3
 800743e:	74fb      	strb	r3, [r7, #19]
        break;
 8007440:	e005      	b.n	800744e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007442:	4b30      	ldr	r3, [pc, #192]	@ (8007504 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800744a:	2b00      	cmp	r3, #0
 800744c:	d0ef      	beq.n	800742e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800744e:	7cfb      	ldrb	r3, [r7, #19]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d159      	bne.n	8007508 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007454:	4b2a      	ldr	r3, [pc, #168]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007456:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800745a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800745e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007460:	697b      	ldr	r3, [r7, #20]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d01e      	beq.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800746a:	697a      	ldr	r2, [r7, #20]
 800746c:	429a      	cmp	r2, r3
 800746e:	d019      	beq.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007470:	4b23      	ldr	r3, [pc, #140]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007472:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007476:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800747a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800747c:	4b20      	ldr	r3, [pc, #128]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800747e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007482:	4a1f      	ldr	r2, [pc, #124]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007484:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007488:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800748c:	4b1c      	ldr	r3, [pc, #112]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800748e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007492:	4a1b      	ldr	r2, [pc, #108]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007494:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007498:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800749c:	4a18      	ldr	r2, [pc, #96]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800749e:	697b      	ldr	r3, [r7, #20]
 80074a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80074a4:	697b      	ldr	r3, [r7, #20]
 80074a6:	f003 0301 	and.w	r3, r3, #1
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d016      	beq.n	80074dc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074ae:	f7fd fa89 	bl	80049c4 <HAL_GetTick>
 80074b2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80074b4:	e00b      	b.n	80074ce <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80074b6:	f7fd fa85 	bl	80049c4 <HAL_GetTick>
 80074ba:	4602      	mov	r2, r0
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	1ad3      	subs	r3, r2, r3
 80074c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074c4:	4293      	cmp	r3, r2
 80074c6:	d902      	bls.n	80074ce <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80074c8:	2303      	movs	r3, #3
 80074ca:	74fb      	strb	r3, [r7, #19]
            break;
 80074cc:	e006      	b.n	80074dc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80074ce:	4b0c      	ldr	r3, [pc, #48]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80074d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074d4:	f003 0302 	and.w	r3, r3, #2
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d0ec      	beq.n	80074b6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80074dc:	7cfb      	ldrb	r3, [r7, #19]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d10b      	bne.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80074e2:	4b07      	ldr	r3, [pc, #28]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80074e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074f0:	4903      	ldr	r1, [pc, #12]	@ (8007500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80074f2:	4313      	orrs	r3, r2
 80074f4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80074f8:	e008      	b.n	800750c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80074fa:	7cfb      	ldrb	r3, [r7, #19]
 80074fc:	74bb      	strb	r3, [r7, #18]
 80074fe:	e005      	b.n	800750c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007500:	40021000 	.word	0x40021000
 8007504:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007508:	7cfb      	ldrb	r3, [r7, #19]
 800750a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800750c:	7c7b      	ldrb	r3, [r7, #17]
 800750e:	2b01      	cmp	r3, #1
 8007510:	d105      	bne.n	800751e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007512:	4ba7      	ldr	r3, [pc, #668]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007516:	4aa6      	ldr	r2, [pc, #664]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007518:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800751c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f003 0301 	and.w	r3, r3, #1
 8007526:	2b00      	cmp	r3, #0
 8007528:	d00a      	beq.n	8007540 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800752a:	4ba1      	ldr	r3, [pc, #644]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800752c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007530:	f023 0203 	bic.w	r2, r3, #3
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	685b      	ldr	r3, [r3, #4]
 8007538:	499d      	ldr	r1, [pc, #628]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800753a:	4313      	orrs	r3, r2
 800753c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f003 0302 	and.w	r3, r3, #2
 8007548:	2b00      	cmp	r3, #0
 800754a:	d00a      	beq.n	8007562 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800754c:	4b98      	ldr	r3, [pc, #608]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800754e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007552:	f023 020c 	bic.w	r2, r3, #12
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	689b      	ldr	r3, [r3, #8]
 800755a:	4995      	ldr	r1, [pc, #596]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800755c:	4313      	orrs	r3, r2
 800755e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f003 0304 	and.w	r3, r3, #4
 800756a:	2b00      	cmp	r3, #0
 800756c:	d00a      	beq.n	8007584 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800756e:	4b90      	ldr	r3, [pc, #576]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007570:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007574:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	68db      	ldr	r3, [r3, #12]
 800757c:	498c      	ldr	r1, [pc, #560]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800757e:	4313      	orrs	r3, r2
 8007580:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f003 0308 	and.w	r3, r3, #8
 800758c:	2b00      	cmp	r3, #0
 800758e:	d00a      	beq.n	80075a6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007590:	4b87      	ldr	r3, [pc, #540]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007592:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007596:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	691b      	ldr	r3, [r3, #16]
 800759e:	4984      	ldr	r1, [pc, #528]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075a0:	4313      	orrs	r3, r2
 80075a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f003 0310 	and.w	r3, r3, #16
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d00a      	beq.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80075b2:	4b7f      	ldr	r3, [pc, #508]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	695b      	ldr	r3, [r3, #20]
 80075c0:	497b      	ldr	r1, [pc, #492]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075c2:	4313      	orrs	r3, r2
 80075c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f003 0320 	and.w	r3, r3, #32
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d00a      	beq.n	80075ea <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80075d4:	4b76      	ldr	r3, [pc, #472]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075da:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	699b      	ldr	r3, [r3, #24]
 80075e2:	4973      	ldr	r1, [pc, #460]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075e4:	4313      	orrs	r3, r2
 80075e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d00a      	beq.n	800760c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80075f6:	4b6e      	ldr	r3, [pc, #440]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075fc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	69db      	ldr	r3, [r3, #28]
 8007604:	496a      	ldr	r1, [pc, #424]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007606:	4313      	orrs	r3, r2
 8007608:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007614:	2b00      	cmp	r3, #0
 8007616:	d00a      	beq.n	800762e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007618:	4b65      	ldr	r3, [pc, #404]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800761a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800761e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6a1b      	ldr	r3, [r3, #32]
 8007626:	4962      	ldr	r1, [pc, #392]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007628:	4313      	orrs	r3, r2
 800762a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007636:	2b00      	cmp	r3, #0
 8007638:	d00a      	beq.n	8007650 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800763a:	4b5d      	ldr	r3, [pc, #372]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800763c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007640:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007648:	4959      	ldr	r1, [pc, #356]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800764a:	4313      	orrs	r3, r2
 800764c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007658:	2b00      	cmp	r3, #0
 800765a:	d00a      	beq.n	8007672 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800765c:	4b54      	ldr	r3, [pc, #336]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800765e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007662:	f023 0203 	bic.w	r2, r3, #3
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800766a:	4951      	ldr	r1, [pc, #324]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800766c:	4313      	orrs	r3, r2
 800766e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800767a:	2b00      	cmp	r3, #0
 800767c:	d00a      	beq.n	8007694 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800767e:	4b4c      	ldr	r3, [pc, #304]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007680:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007684:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800768c:	4948      	ldr	r1, [pc, #288]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800768e:	4313      	orrs	r3, r2
 8007690:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800769c:	2b00      	cmp	r3, #0
 800769e:	d015      	beq.n	80076cc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80076a0:	4b43      	ldr	r3, [pc, #268]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80076a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076a6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076ae:	4940      	ldr	r1, [pc, #256]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80076b0:	4313      	orrs	r3, r2
 80076b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80076be:	d105      	bne.n	80076cc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80076c0:	4b3b      	ldr	r3, [pc, #236]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80076c2:	68db      	ldr	r3, [r3, #12]
 80076c4:	4a3a      	ldr	r2, [pc, #232]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80076c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80076ca:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d015      	beq.n	8007704 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80076d8:	4b35      	ldr	r3, [pc, #212]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80076da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076de:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076e6:	4932      	ldr	r1, [pc, #200]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80076e8:	4313      	orrs	r3, r2
 80076ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80076f6:	d105      	bne.n	8007704 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80076f8:	4b2d      	ldr	r3, [pc, #180]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80076fa:	68db      	ldr	r3, [r3, #12]
 80076fc:	4a2c      	ldr	r2, [pc, #176]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80076fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007702:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800770c:	2b00      	cmp	r3, #0
 800770e:	d015      	beq.n	800773c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007710:	4b27      	ldr	r3, [pc, #156]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007712:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007716:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800771e:	4924      	ldr	r1, [pc, #144]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007720:	4313      	orrs	r3, r2
 8007722:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800772a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800772e:	d105      	bne.n	800773c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007730:	4b1f      	ldr	r3, [pc, #124]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007732:	68db      	ldr	r3, [r3, #12]
 8007734:	4a1e      	ldr	r2, [pc, #120]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007736:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800773a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007744:	2b00      	cmp	r3, #0
 8007746:	d015      	beq.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007748:	4b19      	ldr	r3, [pc, #100]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800774a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800774e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007756:	4916      	ldr	r1, [pc, #88]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007758:	4313      	orrs	r3, r2
 800775a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007762:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007766:	d105      	bne.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007768:	4b11      	ldr	r3, [pc, #68]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800776a:	68db      	ldr	r3, [r3, #12]
 800776c:	4a10      	ldr	r2, [pc, #64]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800776e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007772:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800777c:	2b00      	cmp	r3, #0
 800777e:	d019      	beq.n	80077b4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007780:	4b0b      	ldr	r3, [pc, #44]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007782:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007786:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800778e:	4908      	ldr	r1, [pc, #32]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007790:	4313      	orrs	r3, r2
 8007792:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800779a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800779e:	d109      	bne.n	80077b4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80077a0:	4b03      	ldr	r3, [pc, #12]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80077a2:	68db      	ldr	r3, [r3, #12]
 80077a4:	4a02      	ldr	r2, [pc, #8]	@ (80077b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80077a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80077aa:	60d3      	str	r3, [r2, #12]
 80077ac:	e002      	b.n	80077b4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80077ae:	bf00      	nop
 80077b0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d015      	beq.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80077c0:	4b29      	ldr	r3, [pc, #164]	@ (8007868 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80077c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077c6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077ce:	4926      	ldr	r1, [pc, #152]	@ (8007868 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80077d0:	4313      	orrs	r3, r2
 80077d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80077de:	d105      	bne.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80077e0:	4b21      	ldr	r3, [pc, #132]	@ (8007868 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80077e2:	68db      	ldr	r3, [r3, #12]
 80077e4:	4a20      	ldr	r2, [pc, #128]	@ (8007868 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80077e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80077ea:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d015      	beq.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80077f8:	4b1b      	ldr	r3, [pc, #108]	@ (8007868 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80077fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077fe:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007806:	4918      	ldr	r1, [pc, #96]	@ (8007868 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007808:	4313      	orrs	r3, r2
 800780a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007812:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007816:	d105      	bne.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007818:	4b13      	ldr	r3, [pc, #76]	@ (8007868 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800781a:	68db      	ldr	r3, [r3, #12]
 800781c:	4a12      	ldr	r2, [pc, #72]	@ (8007868 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800781e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007822:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800782c:	2b00      	cmp	r3, #0
 800782e:	d015      	beq.n	800785c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007830:	4b0d      	ldr	r3, [pc, #52]	@ (8007868 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007832:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007836:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800783e:	490a      	ldr	r1, [pc, #40]	@ (8007868 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007840:	4313      	orrs	r3, r2
 8007842:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800784a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800784e:	d105      	bne.n	800785c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007850:	4b05      	ldr	r3, [pc, #20]	@ (8007868 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007852:	68db      	ldr	r3, [r3, #12]
 8007854:	4a04      	ldr	r2, [pc, #16]	@ (8007868 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007856:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800785a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800785c:	7cbb      	ldrb	r3, [r7, #18]
}
 800785e:	4618      	mov	r0, r3
 8007860:	3718      	adds	r7, #24
 8007862:	46bd      	mov	sp, r7
 8007864:	bd80      	pop	{r7, pc}
 8007866:	bf00      	nop
 8007868:	40021000 	.word	0x40021000

0800786c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b082      	sub	sp, #8
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d101      	bne.n	800787e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800787a:	2301      	movs	r3, #1
 800787c:	e054      	b.n	8007928 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007884:	b2db      	uxtb	r3, r3
 8007886:	2b00      	cmp	r3, #0
 8007888:	d111      	bne.n	80078ae <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2200      	movs	r2, #0
 800788e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007892:	6878      	ldr	r0, [r7, #4]
 8007894:	f001 ff3a 	bl	800970c <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800789c:	2b00      	cmp	r3, #0
 800789e:	d102      	bne.n	80078a6 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	4a23      	ldr	r2, [pc, #140]	@ (8007930 <HAL_TIM_Base_Init+0xc4>)
 80078a4:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078aa:	6878      	ldr	r0, [r7, #4]
 80078ac:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2202      	movs	r2, #2
 80078b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681a      	ldr	r2, [r3, #0]
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	3304      	adds	r3, #4
 80078be:	4619      	mov	r1, r3
 80078c0:	4610      	mov	r0, r2
 80078c2:	f001 fa83 	bl	8008dcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2201      	movs	r2, #1
 80078ca:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2201      	movs	r2, #1
 80078d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2201      	movs	r2, #1
 80078da:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2201      	movs	r2, #1
 80078e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2201      	movs	r2, #1
 80078ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2201      	movs	r2, #1
 80078f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2201      	movs	r2, #1
 80078fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2201      	movs	r2, #1
 8007902:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2201      	movs	r2, #1
 800790a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2201      	movs	r2, #1
 8007912:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2201      	movs	r2, #1
 800791a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2201      	movs	r2, #1
 8007922:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007926:	2300      	movs	r3, #0
}
 8007928:	4618      	mov	r0, r3
 800792a:	3708      	adds	r7, #8
 800792c:	46bd      	mov	sp, r7
 800792e:	bd80      	pop	{r7, pc}
 8007930:	08004429 	.word	0x08004429

08007934 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007934:	b480      	push	{r7}
 8007936:	b085      	sub	sp, #20
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007942:	b2db      	uxtb	r3, r3
 8007944:	2b01      	cmp	r3, #1
 8007946:	d001      	beq.n	800794c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007948:	2301      	movs	r3, #1
 800794a:	e04c      	b.n	80079e6 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2202      	movs	r2, #2
 8007950:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	4a26      	ldr	r2, [pc, #152]	@ (80079f4 <HAL_TIM_Base_Start+0xc0>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d022      	beq.n	80079a4 <HAL_TIM_Base_Start+0x70>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007966:	d01d      	beq.n	80079a4 <HAL_TIM_Base_Start+0x70>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	4a22      	ldr	r2, [pc, #136]	@ (80079f8 <HAL_TIM_Base_Start+0xc4>)
 800796e:	4293      	cmp	r3, r2
 8007970:	d018      	beq.n	80079a4 <HAL_TIM_Base_Start+0x70>
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	4a21      	ldr	r2, [pc, #132]	@ (80079fc <HAL_TIM_Base_Start+0xc8>)
 8007978:	4293      	cmp	r3, r2
 800797a:	d013      	beq.n	80079a4 <HAL_TIM_Base_Start+0x70>
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	4a1f      	ldr	r2, [pc, #124]	@ (8007a00 <HAL_TIM_Base_Start+0xcc>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d00e      	beq.n	80079a4 <HAL_TIM_Base_Start+0x70>
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	4a1e      	ldr	r2, [pc, #120]	@ (8007a04 <HAL_TIM_Base_Start+0xd0>)
 800798c:	4293      	cmp	r3, r2
 800798e:	d009      	beq.n	80079a4 <HAL_TIM_Base_Start+0x70>
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	4a1c      	ldr	r2, [pc, #112]	@ (8007a08 <HAL_TIM_Base_Start+0xd4>)
 8007996:	4293      	cmp	r3, r2
 8007998:	d004      	beq.n	80079a4 <HAL_TIM_Base_Start+0x70>
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	4a1b      	ldr	r2, [pc, #108]	@ (8007a0c <HAL_TIM_Base_Start+0xd8>)
 80079a0:	4293      	cmp	r3, r2
 80079a2:	d115      	bne.n	80079d0 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	689a      	ldr	r2, [r3, #8]
 80079aa:	4b19      	ldr	r3, [pc, #100]	@ (8007a10 <HAL_TIM_Base_Start+0xdc>)
 80079ac:	4013      	ands	r3, r2
 80079ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2b06      	cmp	r3, #6
 80079b4:	d015      	beq.n	80079e2 <HAL_TIM_Base_Start+0xae>
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079bc:	d011      	beq.n	80079e2 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	681a      	ldr	r2, [r3, #0]
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f042 0201 	orr.w	r2, r2, #1
 80079cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079ce:	e008      	b.n	80079e2 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	681a      	ldr	r2, [r3, #0]
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f042 0201 	orr.w	r2, r2, #1
 80079de:	601a      	str	r2, [r3, #0]
 80079e0:	e000      	b.n	80079e4 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079e2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80079e4:	2300      	movs	r3, #0
}
 80079e6:	4618      	mov	r0, r3
 80079e8:	3714      	adds	r7, #20
 80079ea:	46bd      	mov	sp, r7
 80079ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f0:	4770      	bx	lr
 80079f2:	bf00      	nop
 80079f4:	40012c00 	.word	0x40012c00
 80079f8:	40000400 	.word	0x40000400
 80079fc:	40000800 	.word	0x40000800
 8007a00:	40000c00 	.word	0x40000c00
 8007a04:	40013400 	.word	0x40013400
 8007a08:	40014000 	.word	0x40014000
 8007a0c:	40015000 	.word	0x40015000
 8007a10:	00010007 	.word	0x00010007

08007a14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007a14:	b480      	push	{r7}
 8007a16:	b085      	sub	sp, #20
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a22:	b2db      	uxtb	r3, r3
 8007a24:	2b01      	cmp	r3, #1
 8007a26:	d001      	beq.n	8007a2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007a28:	2301      	movs	r3, #1
 8007a2a:	e054      	b.n	8007ad6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2202      	movs	r2, #2
 8007a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	68da      	ldr	r2, [r3, #12]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f042 0201 	orr.w	r2, r2, #1
 8007a42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	4a26      	ldr	r2, [pc, #152]	@ (8007ae4 <HAL_TIM_Base_Start_IT+0xd0>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d022      	beq.n	8007a94 <HAL_TIM_Base_Start_IT+0x80>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a56:	d01d      	beq.n	8007a94 <HAL_TIM_Base_Start_IT+0x80>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	4a22      	ldr	r2, [pc, #136]	@ (8007ae8 <HAL_TIM_Base_Start_IT+0xd4>)
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d018      	beq.n	8007a94 <HAL_TIM_Base_Start_IT+0x80>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	4a21      	ldr	r2, [pc, #132]	@ (8007aec <HAL_TIM_Base_Start_IT+0xd8>)
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d013      	beq.n	8007a94 <HAL_TIM_Base_Start_IT+0x80>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	4a1f      	ldr	r2, [pc, #124]	@ (8007af0 <HAL_TIM_Base_Start_IT+0xdc>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d00e      	beq.n	8007a94 <HAL_TIM_Base_Start_IT+0x80>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	4a1e      	ldr	r2, [pc, #120]	@ (8007af4 <HAL_TIM_Base_Start_IT+0xe0>)
 8007a7c:	4293      	cmp	r3, r2
 8007a7e:	d009      	beq.n	8007a94 <HAL_TIM_Base_Start_IT+0x80>
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	4a1c      	ldr	r2, [pc, #112]	@ (8007af8 <HAL_TIM_Base_Start_IT+0xe4>)
 8007a86:	4293      	cmp	r3, r2
 8007a88:	d004      	beq.n	8007a94 <HAL_TIM_Base_Start_IT+0x80>
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	4a1b      	ldr	r2, [pc, #108]	@ (8007afc <HAL_TIM_Base_Start_IT+0xe8>)
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d115      	bne.n	8007ac0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	689a      	ldr	r2, [r3, #8]
 8007a9a:	4b19      	ldr	r3, [pc, #100]	@ (8007b00 <HAL_TIM_Base_Start_IT+0xec>)
 8007a9c:	4013      	ands	r3, r2
 8007a9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2b06      	cmp	r3, #6
 8007aa4:	d015      	beq.n	8007ad2 <HAL_TIM_Base_Start_IT+0xbe>
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007aac:	d011      	beq.n	8007ad2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	681a      	ldr	r2, [r3, #0]
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f042 0201 	orr.w	r2, r2, #1
 8007abc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007abe:	e008      	b.n	8007ad2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	681a      	ldr	r2, [r3, #0]
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f042 0201 	orr.w	r2, r2, #1
 8007ace:	601a      	str	r2, [r3, #0]
 8007ad0:	e000      	b.n	8007ad4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ad2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007ad4:	2300      	movs	r3, #0
}
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	3714      	adds	r7, #20
 8007ada:	46bd      	mov	sp, r7
 8007adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae0:	4770      	bx	lr
 8007ae2:	bf00      	nop
 8007ae4:	40012c00 	.word	0x40012c00
 8007ae8:	40000400 	.word	0x40000400
 8007aec:	40000800 	.word	0x40000800
 8007af0:	40000c00 	.word	0x40000c00
 8007af4:	40013400 	.word	0x40013400
 8007af8:	40014000 	.word	0x40014000
 8007afc:	40015000 	.word	0x40015000
 8007b00:	00010007 	.word	0x00010007

08007b04 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b082      	sub	sp, #8
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d101      	bne.n	8007b16 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007b12:	2301      	movs	r3, #1
 8007b14:	e054      	b.n	8007bc0 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007b1c:	b2db      	uxtb	r3, r3
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d111      	bne.n	8007b46 <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2200      	movs	r2, #0
 8007b26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007b2a:	6878      	ldr	r0, [r7, #4]
 8007b2c:	f001 fdee 	bl	800970c <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d102      	bne.n	8007b3e <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	4a23      	ldr	r2, [pc, #140]	@ (8007bc8 <HAL_TIM_PWM_Init+0xc4>)
 8007b3c:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2202      	movs	r2, #2
 8007b4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681a      	ldr	r2, [r3, #0]
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	3304      	adds	r3, #4
 8007b56:	4619      	mov	r1, r3
 8007b58:	4610      	mov	r0, r2
 8007b5a:	f001 f937 	bl	8008dcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2201      	movs	r2, #1
 8007b62:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2201      	movs	r2, #1
 8007b6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2201      	movs	r2, #1
 8007b72:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2201      	movs	r2, #1
 8007b7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2201      	movs	r2, #1
 8007b82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2201      	movs	r2, #1
 8007b8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2201      	movs	r2, #1
 8007b92:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2201      	movs	r2, #1
 8007b9a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2201      	movs	r2, #1
 8007ba2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2201      	movs	r2, #1
 8007baa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2201      	movs	r2, #1
 8007bb2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2201      	movs	r2, #1
 8007bba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007bbe:	2300      	movs	r3, #0
}
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	3708      	adds	r7, #8
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	bd80      	pop	{r7, pc}
 8007bc8:	08007bcd 	.word	0x08007bcd

08007bcc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007bcc:	b480      	push	{r7}
 8007bce:	b083      	sub	sp, #12
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007bd4:	bf00      	nop
 8007bd6:	370c      	adds	r7, #12
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bde:	4770      	bx	lr

08007be0 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b084      	sub	sp, #16
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
 8007be8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007bea:	2300      	movs	r3, #0
 8007bec:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d109      	bne.n	8007c08 <HAL_TIM_PWM_Start_IT+0x28>
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007bfa:	b2db      	uxtb	r3, r3
 8007bfc:	2b01      	cmp	r3, #1
 8007bfe:	bf14      	ite	ne
 8007c00:	2301      	movne	r3, #1
 8007c02:	2300      	moveq	r3, #0
 8007c04:	b2db      	uxtb	r3, r3
 8007c06:	e03c      	b.n	8007c82 <HAL_TIM_PWM_Start_IT+0xa2>
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	2b04      	cmp	r3, #4
 8007c0c:	d109      	bne.n	8007c22 <HAL_TIM_PWM_Start_IT+0x42>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007c14:	b2db      	uxtb	r3, r3
 8007c16:	2b01      	cmp	r3, #1
 8007c18:	bf14      	ite	ne
 8007c1a:	2301      	movne	r3, #1
 8007c1c:	2300      	moveq	r3, #0
 8007c1e:	b2db      	uxtb	r3, r3
 8007c20:	e02f      	b.n	8007c82 <HAL_TIM_PWM_Start_IT+0xa2>
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	2b08      	cmp	r3, #8
 8007c26:	d109      	bne.n	8007c3c <HAL_TIM_PWM_Start_IT+0x5c>
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007c2e:	b2db      	uxtb	r3, r3
 8007c30:	2b01      	cmp	r3, #1
 8007c32:	bf14      	ite	ne
 8007c34:	2301      	movne	r3, #1
 8007c36:	2300      	moveq	r3, #0
 8007c38:	b2db      	uxtb	r3, r3
 8007c3a:	e022      	b.n	8007c82 <HAL_TIM_PWM_Start_IT+0xa2>
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	2b0c      	cmp	r3, #12
 8007c40:	d109      	bne.n	8007c56 <HAL_TIM_PWM_Start_IT+0x76>
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c48:	b2db      	uxtb	r3, r3
 8007c4a:	2b01      	cmp	r3, #1
 8007c4c:	bf14      	ite	ne
 8007c4e:	2301      	movne	r3, #1
 8007c50:	2300      	moveq	r3, #0
 8007c52:	b2db      	uxtb	r3, r3
 8007c54:	e015      	b.n	8007c82 <HAL_TIM_PWM_Start_IT+0xa2>
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	2b10      	cmp	r3, #16
 8007c5a:	d109      	bne.n	8007c70 <HAL_TIM_PWM_Start_IT+0x90>
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007c62:	b2db      	uxtb	r3, r3
 8007c64:	2b01      	cmp	r3, #1
 8007c66:	bf14      	ite	ne
 8007c68:	2301      	movne	r3, #1
 8007c6a:	2300      	moveq	r3, #0
 8007c6c:	b2db      	uxtb	r3, r3
 8007c6e:	e008      	b.n	8007c82 <HAL_TIM_PWM_Start_IT+0xa2>
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007c76:	b2db      	uxtb	r3, r3
 8007c78:	2b01      	cmp	r3, #1
 8007c7a:	bf14      	ite	ne
 8007c7c:	2301      	movne	r3, #1
 8007c7e:	2300      	moveq	r3, #0
 8007c80:	b2db      	uxtb	r3, r3
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d001      	beq.n	8007c8a <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 8007c86:	2301      	movs	r3, #1
 8007c88:	e0f1      	b.n	8007e6e <HAL_TIM_PWM_Start_IT+0x28e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d104      	bne.n	8007c9a <HAL_TIM_PWM_Start_IT+0xba>
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2202      	movs	r2, #2
 8007c94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007c98:	e023      	b.n	8007ce2 <HAL_TIM_PWM_Start_IT+0x102>
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	2b04      	cmp	r3, #4
 8007c9e:	d104      	bne.n	8007caa <HAL_TIM_PWM_Start_IT+0xca>
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2202      	movs	r2, #2
 8007ca4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007ca8:	e01b      	b.n	8007ce2 <HAL_TIM_PWM_Start_IT+0x102>
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	2b08      	cmp	r3, #8
 8007cae:	d104      	bne.n	8007cba <HAL_TIM_PWM_Start_IT+0xda>
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2202      	movs	r2, #2
 8007cb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007cb8:	e013      	b.n	8007ce2 <HAL_TIM_PWM_Start_IT+0x102>
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	2b0c      	cmp	r3, #12
 8007cbe:	d104      	bne.n	8007cca <HAL_TIM_PWM_Start_IT+0xea>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2202      	movs	r2, #2
 8007cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007cc8:	e00b      	b.n	8007ce2 <HAL_TIM_PWM_Start_IT+0x102>
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	2b10      	cmp	r3, #16
 8007cce:	d104      	bne.n	8007cda <HAL_TIM_PWM_Start_IT+0xfa>
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2202      	movs	r2, #2
 8007cd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007cd8:	e003      	b.n	8007ce2 <HAL_TIM_PWM_Start_IT+0x102>
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	2202      	movs	r2, #2
 8007cde:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	2b0c      	cmp	r3, #12
 8007ce6:	d841      	bhi.n	8007d6c <HAL_TIM_PWM_Start_IT+0x18c>
 8007ce8:	a201      	add	r2, pc, #4	@ (adr r2, 8007cf0 <HAL_TIM_PWM_Start_IT+0x110>)
 8007cea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cee:	bf00      	nop
 8007cf0:	08007d25 	.word	0x08007d25
 8007cf4:	08007d6d 	.word	0x08007d6d
 8007cf8:	08007d6d 	.word	0x08007d6d
 8007cfc:	08007d6d 	.word	0x08007d6d
 8007d00:	08007d37 	.word	0x08007d37
 8007d04:	08007d6d 	.word	0x08007d6d
 8007d08:	08007d6d 	.word	0x08007d6d
 8007d0c:	08007d6d 	.word	0x08007d6d
 8007d10:	08007d49 	.word	0x08007d49
 8007d14:	08007d6d 	.word	0x08007d6d
 8007d18:	08007d6d 	.word	0x08007d6d
 8007d1c:	08007d6d 	.word	0x08007d6d
 8007d20:	08007d5b 	.word	0x08007d5b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	68da      	ldr	r2, [r3, #12]
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f042 0202 	orr.w	r2, r2, #2
 8007d32:	60da      	str	r2, [r3, #12]
      break;
 8007d34:	e01d      	b.n	8007d72 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	68da      	ldr	r2, [r3, #12]
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f042 0204 	orr.w	r2, r2, #4
 8007d44:	60da      	str	r2, [r3, #12]
      break;
 8007d46:	e014      	b.n	8007d72 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	68da      	ldr	r2, [r3, #12]
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f042 0208 	orr.w	r2, r2, #8
 8007d56:	60da      	str	r2, [r3, #12]
      break;
 8007d58:	e00b      	b.n	8007d72 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	68da      	ldr	r2, [r3, #12]
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f042 0210 	orr.w	r2, r2, #16
 8007d68:	60da      	str	r2, [r3, #12]
      break;
 8007d6a:	e002      	b.n	8007d72 <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	73fb      	strb	r3, [r7, #15]
      break;
 8007d70:	bf00      	nop
  }

  if (status == HAL_OK)
 8007d72:	7bfb      	ldrb	r3, [r7, #15]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d179      	bne.n	8007e6c <HAL_TIM_PWM_Start_IT+0x28c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	2201      	movs	r2, #1
 8007d7e:	6839      	ldr	r1, [r7, #0]
 8007d80:	4618      	mov	r0, r3
 8007d82:	f001 fc9d 	bl	80096c0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a3b      	ldr	r2, [pc, #236]	@ (8007e78 <HAL_TIM_PWM_Start_IT+0x298>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d018      	beq.n	8007dc2 <HAL_TIM_PWM_Start_IT+0x1e2>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	4a39      	ldr	r2, [pc, #228]	@ (8007e7c <HAL_TIM_PWM_Start_IT+0x29c>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d013      	beq.n	8007dc2 <HAL_TIM_PWM_Start_IT+0x1e2>
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	4a38      	ldr	r2, [pc, #224]	@ (8007e80 <HAL_TIM_PWM_Start_IT+0x2a0>)
 8007da0:	4293      	cmp	r3, r2
 8007da2:	d00e      	beq.n	8007dc2 <HAL_TIM_PWM_Start_IT+0x1e2>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	4a36      	ldr	r2, [pc, #216]	@ (8007e84 <HAL_TIM_PWM_Start_IT+0x2a4>)
 8007daa:	4293      	cmp	r3, r2
 8007dac:	d009      	beq.n	8007dc2 <HAL_TIM_PWM_Start_IT+0x1e2>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	4a35      	ldr	r2, [pc, #212]	@ (8007e88 <HAL_TIM_PWM_Start_IT+0x2a8>)
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d004      	beq.n	8007dc2 <HAL_TIM_PWM_Start_IT+0x1e2>
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	4a33      	ldr	r2, [pc, #204]	@ (8007e8c <HAL_TIM_PWM_Start_IT+0x2ac>)
 8007dbe:	4293      	cmp	r3, r2
 8007dc0:	d101      	bne.n	8007dc6 <HAL_TIM_PWM_Start_IT+0x1e6>
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	e000      	b.n	8007dc8 <HAL_TIM_PWM_Start_IT+0x1e8>
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d007      	beq.n	8007ddc <HAL_TIM_PWM_Start_IT+0x1fc>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007dda:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	4a25      	ldr	r2, [pc, #148]	@ (8007e78 <HAL_TIM_PWM_Start_IT+0x298>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d022      	beq.n	8007e2c <HAL_TIM_PWM_Start_IT+0x24c>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007dee:	d01d      	beq.n	8007e2c <HAL_TIM_PWM_Start_IT+0x24c>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	4a26      	ldr	r2, [pc, #152]	@ (8007e90 <HAL_TIM_PWM_Start_IT+0x2b0>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d018      	beq.n	8007e2c <HAL_TIM_PWM_Start_IT+0x24c>
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	4a25      	ldr	r2, [pc, #148]	@ (8007e94 <HAL_TIM_PWM_Start_IT+0x2b4>)
 8007e00:	4293      	cmp	r3, r2
 8007e02:	d013      	beq.n	8007e2c <HAL_TIM_PWM_Start_IT+0x24c>
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	4a23      	ldr	r2, [pc, #140]	@ (8007e98 <HAL_TIM_PWM_Start_IT+0x2b8>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d00e      	beq.n	8007e2c <HAL_TIM_PWM_Start_IT+0x24c>
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	4a1a      	ldr	r2, [pc, #104]	@ (8007e7c <HAL_TIM_PWM_Start_IT+0x29c>)
 8007e14:	4293      	cmp	r3, r2
 8007e16:	d009      	beq.n	8007e2c <HAL_TIM_PWM_Start_IT+0x24c>
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	4a18      	ldr	r2, [pc, #96]	@ (8007e80 <HAL_TIM_PWM_Start_IT+0x2a0>)
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d004      	beq.n	8007e2c <HAL_TIM_PWM_Start_IT+0x24c>
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	4a19      	ldr	r2, [pc, #100]	@ (8007e8c <HAL_TIM_PWM_Start_IT+0x2ac>)
 8007e28:	4293      	cmp	r3, r2
 8007e2a:	d115      	bne.n	8007e58 <HAL_TIM_PWM_Start_IT+0x278>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	689a      	ldr	r2, [r3, #8]
 8007e32:	4b1a      	ldr	r3, [pc, #104]	@ (8007e9c <HAL_TIM_PWM_Start_IT+0x2bc>)
 8007e34:	4013      	ands	r3, r2
 8007e36:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e38:	68bb      	ldr	r3, [r7, #8]
 8007e3a:	2b06      	cmp	r3, #6
 8007e3c:	d015      	beq.n	8007e6a <HAL_TIM_PWM_Start_IT+0x28a>
 8007e3e:	68bb      	ldr	r3, [r7, #8]
 8007e40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e44:	d011      	beq.n	8007e6a <HAL_TIM_PWM_Start_IT+0x28a>
      {
        __HAL_TIM_ENABLE(htim);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	681a      	ldr	r2, [r3, #0]
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	f042 0201 	orr.w	r2, r2, #1
 8007e54:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e56:	e008      	b.n	8007e6a <HAL_TIM_PWM_Start_IT+0x28a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f042 0201 	orr.w	r2, r2, #1
 8007e66:	601a      	str	r2, [r3, #0]
 8007e68:	e000      	b.n	8007e6c <HAL_TIM_PWM_Start_IT+0x28c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e6a:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8007e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e6e:	4618      	mov	r0, r3
 8007e70:	3710      	adds	r7, #16
 8007e72:	46bd      	mov	sp, r7
 8007e74:	bd80      	pop	{r7, pc}
 8007e76:	bf00      	nop
 8007e78:	40012c00 	.word	0x40012c00
 8007e7c:	40013400 	.word	0x40013400
 8007e80:	40014000 	.word	0x40014000
 8007e84:	40014400 	.word	0x40014400
 8007e88:	40014800 	.word	0x40014800
 8007e8c:	40015000 	.word	0x40015000
 8007e90:	40000400 	.word	0x40000400
 8007e94:	40000800 	.word	0x40000800
 8007e98:	40000c00 	.word	0x40000c00
 8007e9c:	00010007 	.word	0x00010007

08007ea0 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b082      	sub	sp, #8
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]
 8007ea8:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d101      	bne.n	8007eb4 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	e04c      	b.n	8007f4e <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007eba:	b2db      	uxtb	r3, r3
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d111      	bne.n	8007ee4 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007ec8:	6878      	ldr	r0, [r7, #4]
 8007eca:	f001 fc1f 	bl	800970c <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d102      	bne.n	8007edc <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	4a1f      	ldr	r2, [pc, #124]	@ (8007f58 <HAL_TIM_OnePulse_Init+0xb8>)
 8007eda:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ee0:	6878      	ldr	r0, [r7, #4]
 8007ee2:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2202      	movs	r2, #2
 8007ee8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681a      	ldr	r2, [r3, #0]
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	3304      	adds	r3, #4
 8007ef4:	4619      	mov	r1, r3
 8007ef6:	4610      	mov	r0, r2
 8007ef8:	f000 ff68 	bl	8008dcc <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	681a      	ldr	r2, [r3, #0]
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	f022 0208 	bic.w	r2, r2, #8
 8007f0a:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	6819      	ldr	r1, [r3, #0]
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	683a      	ldr	r2, [r7, #0]
 8007f18:	430a      	orrs	r2, r1
 8007f1a:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2201      	movs	r2, #1
 8007f20:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2201      	movs	r2, #1
 8007f28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2201      	movs	r2, #1
 8007f30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2201      	movs	r2, #1
 8007f38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2201      	movs	r2, #1
 8007f40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2201      	movs	r2, #1
 8007f48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007f4c:	2300      	movs	r3, #0
}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	3708      	adds	r7, #8
 8007f52:	46bd      	mov	sp, r7
 8007f54:	bd80      	pop	{r7, pc}
 8007f56:	bf00      	nop
 8007f58:	08007f5d 	.word	0x08007f5d

08007f5c <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8007f5c:	b480      	push	{r7}
 8007f5e:	b083      	sub	sp, #12
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8007f64:	bf00      	nop
 8007f66:	370c      	adds	r7, #12
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6e:	4770      	bx	lr

08007f70 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b084      	sub	sp, #16
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
 8007f78:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007f80:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007f88:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007f90:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007f98:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007f9a:	7bfb      	ldrb	r3, [r7, #15]
 8007f9c:	2b01      	cmp	r3, #1
 8007f9e:	d108      	bne.n	8007fb2 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007fa0:	7bbb      	ldrb	r3, [r7, #14]
 8007fa2:	2b01      	cmp	r3, #1
 8007fa4:	d105      	bne.n	8007fb2 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007fa6:	7b7b      	ldrb	r3, [r7, #13]
 8007fa8:	2b01      	cmp	r3, #1
 8007faa:	d102      	bne.n	8007fb2 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007fac:	7b3b      	ldrb	r3, [r7, #12]
 8007fae:	2b01      	cmp	r3, #1
 8007fb0:	d001      	beq.n	8007fb6 <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	e059      	b.n	800806a <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2202      	movs	r2, #2
 8007fba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2202      	movs	r2, #2
 8007fc2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	2202      	movs	r2, #2
 8007fca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2202      	movs	r2, #2
 8007fd2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	68da      	ldr	r2, [r3, #12]
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f042 0202 	orr.w	r2, r2, #2
 8007fe4:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	68da      	ldr	r2, [r3, #12]
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f042 0204 	orr.w	r2, r2, #4
 8007ff4:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	2201      	movs	r2, #1
 8007ffc:	2100      	movs	r1, #0
 8007ffe:	4618      	mov	r0, r3
 8008000:	f001 fb5e 	bl	80096c0 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	2201      	movs	r2, #1
 800800a:	2104      	movs	r1, #4
 800800c:	4618      	mov	r0, r3
 800800e:	f001 fb57 	bl	80096c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	4a17      	ldr	r2, [pc, #92]	@ (8008074 <HAL_TIM_OnePulse_Start_IT+0x104>)
 8008018:	4293      	cmp	r3, r2
 800801a:	d018      	beq.n	800804e <HAL_TIM_OnePulse_Start_IT+0xde>
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	4a15      	ldr	r2, [pc, #84]	@ (8008078 <HAL_TIM_OnePulse_Start_IT+0x108>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d013      	beq.n	800804e <HAL_TIM_OnePulse_Start_IT+0xde>
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	4a14      	ldr	r2, [pc, #80]	@ (800807c <HAL_TIM_OnePulse_Start_IT+0x10c>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d00e      	beq.n	800804e <HAL_TIM_OnePulse_Start_IT+0xde>
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	4a12      	ldr	r2, [pc, #72]	@ (8008080 <HAL_TIM_OnePulse_Start_IT+0x110>)
 8008036:	4293      	cmp	r3, r2
 8008038:	d009      	beq.n	800804e <HAL_TIM_OnePulse_Start_IT+0xde>
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	4a11      	ldr	r2, [pc, #68]	@ (8008084 <HAL_TIM_OnePulse_Start_IT+0x114>)
 8008040:	4293      	cmp	r3, r2
 8008042:	d004      	beq.n	800804e <HAL_TIM_OnePulse_Start_IT+0xde>
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	4a0f      	ldr	r2, [pc, #60]	@ (8008088 <HAL_TIM_OnePulse_Start_IT+0x118>)
 800804a:	4293      	cmp	r3, r2
 800804c:	d101      	bne.n	8008052 <HAL_TIM_OnePulse_Start_IT+0xe2>
 800804e:	2301      	movs	r3, #1
 8008050:	e000      	b.n	8008054 <HAL_TIM_OnePulse_Start_IT+0xe4>
 8008052:	2300      	movs	r3, #0
 8008054:	2b00      	cmp	r3, #0
 8008056:	d007      	beq.n	8008068 <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008066:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8008068:	2300      	movs	r3, #0
}
 800806a:	4618      	mov	r0, r3
 800806c:	3710      	adds	r7, #16
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}
 8008072:	bf00      	nop
 8008074:	40012c00 	.word	0x40012c00
 8008078:	40013400 	.word	0x40013400
 800807c:	40014000 	.word	0x40014000
 8008080:	40014400 	.word	0x40014400
 8008084:	40014800 	.word	0x40014800
 8008088:	40015000 	.word	0x40015000

0800808c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b086      	sub	sp, #24
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
 8008094:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d101      	bne.n	80080a0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800809c:	2301      	movs	r3, #1
 800809e:	e0a2      	b.n	80081e6 <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80080a6:	b2db      	uxtb	r3, r3
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d111      	bne.n	80080d0 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2200      	movs	r2, #0
 80080b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80080b4:	6878      	ldr	r0, [r7, #4]
 80080b6:	f001 fb29 	bl	800970c <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d102      	bne.n	80080c8 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	4a4a      	ldr	r2, [pc, #296]	@ (80081f0 <HAL_TIM_Encoder_Init+0x164>)
 80080c6:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2202      	movs	r2, #2
 80080d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	689b      	ldr	r3, [r3, #8]
 80080de:	687a      	ldr	r2, [r7, #4]
 80080e0:	6812      	ldr	r2, [r2, #0]
 80080e2:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 80080e6:	f023 0307 	bic.w	r3, r3, #7
 80080ea:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681a      	ldr	r2, [r3, #0]
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	3304      	adds	r3, #4
 80080f4:	4619      	mov	r1, r3
 80080f6:	4610      	mov	r0, r2
 80080f8:	f000 fe68 	bl	8008dcc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	689b      	ldr	r3, [r3, #8]
 8008102:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	699b      	ldr	r3, [r3, #24]
 800810a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	6a1b      	ldr	r3, [r3, #32]
 8008112:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008114:	683b      	ldr	r3, [r7, #0]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	697a      	ldr	r2, [r7, #20]
 800811a:	4313      	orrs	r3, r2
 800811c:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800811e:	693b      	ldr	r3, [r7, #16]
 8008120:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008124:	f023 0303 	bic.w	r3, r3, #3
 8008128:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	689a      	ldr	r2, [r3, #8]
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	699b      	ldr	r3, [r3, #24]
 8008132:	021b      	lsls	r3, r3, #8
 8008134:	4313      	orrs	r3, r2
 8008136:	693a      	ldr	r2, [r7, #16]
 8008138:	4313      	orrs	r3, r2
 800813a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800813c:	693b      	ldr	r3, [r7, #16]
 800813e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8008142:	f023 030c 	bic.w	r3, r3, #12
 8008146:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008148:	693b      	ldr	r3, [r7, #16]
 800814a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800814e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008152:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008154:	683b      	ldr	r3, [r7, #0]
 8008156:	68da      	ldr	r2, [r3, #12]
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	69db      	ldr	r3, [r3, #28]
 800815c:	021b      	lsls	r3, r3, #8
 800815e:	4313      	orrs	r3, r2
 8008160:	693a      	ldr	r2, [r7, #16]
 8008162:	4313      	orrs	r3, r2
 8008164:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	691b      	ldr	r3, [r3, #16]
 800816a:	011a      	lsls	r2, r3, #4
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	6a1b      	ldr	r3, [r3, #32]
 8008170:	031b      	lsls	r3, r3, #12
 8008172:	4313      	orrs	r3, r2
 8008174:	693a      	ldr	r2, [r7, #16]
 8008176:	4313      	orrs	r3, r2
 8008178:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8008180:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8008188:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	685a      	ldr	r2, [r3, #4]
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	695b      	ldr	r3, [r3, #20]
 8008192:	011b      	lsls	r3, r3, #4
 8008194:	4313      	orrs	r3, r2
 8008196:	68fa      	ldr	r2, [r7, #12]
 8008198:	4313      	orrs	r3, r2
 800819a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	697a      	ldr	r2, [r7, #20]
 80081a2:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	693a      	ldr	r2, [r7, #16]
 80081aa:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	68fa      	ldr	r2, [r7, #12]
 80081b2:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2201      	movs	r2, #1
 80081b8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2201      	movs	r2, #1
 80081c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2201      	movs	r2, #1
 80081c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2201      	movs	r2, #1
 80081d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2201      	movs	r2, #1
 80081d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2201      	movs	r2, #1
 80081e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80081e4:	2300      	movs	r3, #0
}
 80081e6:	4618      	mov	r0, r3
 80081e8:	3718      	adds	r7, #24
 80081ea:	46bd      	mov	sp, r7
 80081ec:	bd80      	pop	{r7, pc}
 80081ee:	bf00      	nop
 80081f0:	080043a9 	.word	0x080043a9

080081f4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b084      	sub	sp, #16
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
 80081fc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008204:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800820c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008214:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800821c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800821e:	683b      	ldr	r3, [r7, #0]
 8008220:	2b00      	cmp	r3, #0
 8008222:	d110      	bne.n	8008246 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008224:	7bfb      	ldrb	r3, [r7, #15]
 8008226:	2b01      	cmp	r3, #1
 8008228:	d102      	bne.n	8008230 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800822a:	7b7b      	ldrb	r3, [r7, #13]
 800822c:	2b01      	cmp	r3, #1
 800822e:	d001      	beq.n	8008234 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008230:	2301      	movs	r3, #1
 8008232:	e069      	b.n	8008308 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2202      	movs	r2, #2
 8008238:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2202      	movs	r2, #2
 8008240:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008244:	e031      	b.n	80082aa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	2b04      	cmp	r3, #4
 800824a:	d110      	bne.n	800826e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800824c:	7bbb      	ldrb	r3, [r7, #14]
 800824e:	2b01      	cmp	r3, #1
 8008250:	d102      	bne.n	8008258 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008252:	7b3b      	ldrb	r3, [r7, #12]
 8008254:	2b01      	cmp	r3, #1
 8008256:	d001      	beq.n	800825c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008258:	2301      	movs	r3, #1
 800825a:	e055      	b.n	8008308 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2202      	movs	r2, #2
 8008260:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2202      	movs	r2, #2
 8008268:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800826c:	e01d      	b.n	80082aa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800826e:	7bfb      	ldrb	r3, [r7, #15]
 8008270:	2b01      	cmp	r3, #1
 8008272:	d108      	bne.n	8008286 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008274:	7bbb      	ldrb	r3, [r7, #14]
 8008276:	2b01      	cmp	r3, #1
 8008278:	d105      	bne.n	8008286 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800827a:	7b7b      	ldrb	r3, [r7, #13]
 800827c:	2b01      	cmp	r3, #1
 800827e:	d102      	bne.n	8008286 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008280:	7b3b      	ldrb	r3, [r7, #12]
 8008282:	2b01      	cmp	r3, #1
 8008284:	d001      	beq.n	800828a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008286:	2301      	movs	r3, #1
 8008288:	e03e      	b.n	8008308 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2202      	movs	r2, #2
 800828e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2202      	movs	r2, #2
 8008296:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	2202      	movs	r2, #2
 800829e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	2202      	movs	r2, #2
 80082a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d003      	beq.n	80082b8 <HAL_TIM_Encoder_Start+0xc4>
 80082b0:	683b      	ldr	r3, [r7, #0]
 80082b2:	2b04      	cmp	r3, #4
 80082b4:	d008      	beq.n	80082c8 <HAL_TIM_Encoder_Start+0xd4>
 80082b6:	e00f      	b.n	80082d8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	2201      	movs	r2, #1
 80082be:	2100      	movs	r1, #0
 80082c0:	4618      	mov	r0, r3
 80082c2:	f001 f9fd 	bl	80096c0 <TIM_CCxChannelCmd>
      break;
 80082c6:	e016      	b.n	80082f6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	2201      	movs	r2, #1
 80082ce:	2104      	movs	r1, #4
 80082d0:	4618      	mov	r0, r3
 80082d2:	f001 f9f5 	bl	80096c0 <TIM_CCxChannelCmd>
      break;
 80082d6:	e00e      	b.n	80082f6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	2201      	movs	r2, #1
 80082de:	2100      	movs	r1, #0
 80082e0:	4618      	mov	r0, r3
 80082e2:	f001 f9ed 	bl	80096c0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	2201      	movs	r2, #1
 80082ec:	2104      	movs	r1, #4
 80082ee:	4618      	mov	r0, r3
 80082f0:	f001 f9e6 	bl	80096c0 <TIM_CCxChannelCmd>
      break;
 80082f4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	681a      	ldr	r2, [r3, #0]
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	f042 0201 	orr.w	r2, r2, #1
 8008304:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008306:	2300      	movs	r3, #0
}
 8008308:	4618      	mov	r0, r3
 800830a:	3710      	adds	r7, #16
 800830c:	46bd      	mov	sp, r7
 800830e:	bd80      	pop	{r7, pc}

08008310 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b084      	sub	sp, #16
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	68db      	ldr	r3, [r3, #12]
 800831e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	691b      	ldr	r3, [r3, #16]
 8008326:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	f003 0302 	and.w	r3, r3, #2
 800832e:	2b00      	cmp	r3, #0
 8008330:	d026      	beq.n	8008380 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	f003 0302 	and.w	r3, r3, #2
 8008338:	2b00      	cmp	r3, #0
 800833a:	d021      	beq.n	8008380 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f06f 0202 	mvn.w	r2, #2
 8008344:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2201      	movs	r2, #1
 800834a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	699b      	ldr	r3, [r3, #24]
 8008352:	f003 0303 	and.w	r3, r3, #3
 8008356:	2b00      	cmp	r3, #0
 8008358:	d005      	beq.n	8008366 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008360:	6878      	ldr	r0, [r7, #4]
 8008362:	4798      	blx	r3
 8008364:	e009      	b.n	800837a <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800836c:	6878      	ldr	r0, [r7, #4]
 800836e:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2200      	movs	r2, #0
 800837e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008380:	68bb      	ldr	r3, [r7, #8]
 8008382:	f003 0304 	and.w	r3, r3, #4
 8008386:	2b00      	cmp	r3, #0
 8008388:	d026      	beq.n	80083d8 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	f003 0304 	and.w	r3, r3, #4
 8008390:	2b00      	cmp	r3, #0
 8008392:	d021      	beq.n	80083d8 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	f06f 0204 	mvn.w	r2, #4
 800839c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2202      	movs	r2, #2
 80083a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	699b      	ldr	r3, [r3, #24]
 80083aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d005      	beq.n	80083be <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80083b8:	6878      	ldr	r0, [r7, #4]
 80083ba:	4798      	blx	r3
 80083bc:	e009      	b.n	80083d2 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80083c4:	6878      	ldr	r0, [r7, #4]
 80083c6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80083ce:	6878      	ldr	r0, [r7, #4]
 80083d0:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2200      	movs	r2, #0
 80083d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80083d8:	68bb      	ldr	r3, [r7, #8]
 80083da:	f003 0308 	and.w	r3, r3, #8
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d026      	beq.n	8008430 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	f003 0308 	and.w	r3, r3, #8
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d021      	beq.n	8008430 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f06f 0208 	mvn.w	r2, #8
 80083f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	2204      	movs	r2, #4
 80083fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	69db      	ldr	r3, [r3, #28]
 8008402:	f003 0303 	and.w	r3, r3, #3
 8008406:	2b00      	cmp	r3, #0
 8008408:	d005      	beq.n	8008416 <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008410:	6878      	ldr	r0, [r7, #4]
 8008412:	4798      	blx	r3
 8008414:	e009      	b.n	800842a <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800841c:	6878      	ldr	r0, [r7, #4]
 800841e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2200      	movs	r2, #0
 800842e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	f003 0310 	and.w	r3, r3, #16
 8008436:	2b00      	cmp	r3, #0
 8008438:	d026      	beq.n	8008488 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	f003 0310 	and.w	r3, r3, #16
 8008440:	2b00      	cmp	r3, #0
 8008442:	d021      	beq.n	8008488 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f06f 0210 	mvn.w	r2, #16
 800844c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2208      	movs	r2, #8
 8008452:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	69db      	ldr	r3, [r3, #28]
 800845a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800845e:	2b00      	cmp	r3, #0
 8008460:	d005      	beq.n	800846e <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008468:	6878      	ldr	r0, [r7, #4]
 800846a:	4798      	blx	r3
 800846c:	e009      	b.n	8008482 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008474:	6878      	ldr	r0, [r7, #4]
 8008476:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2200      	movs	r2, #0
 8008486:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008488:	68bb      	ldr	r3, [r7, #8]
 800848a:	f003 0301 	and.w	r3, r3, #1
 800848e:	2b00      	cmp	r3, #0
 8008490:	d00e      	beq.n	80084b0 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	f003 0301 	and.w	r3, r3, #1
 8008498:	2b00      	cmp	r3, #0
 800849a:	d009      	beq.n	80084b0 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f06f 0201 	mvn.w	r2, #1
 80084a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80084ac:	6878      	ldr	r0, [r7, #4]
 80084ae:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80084b0:	68bb      	ldr	r3, [r7, #8]
 80084b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d104      	bne.n	80084c4 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80084ba:	68bb      	ldr	r3, [r7, #8]
 80084bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d00e      	beq.n	80084e2 <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d009      	beq.n	80084e2 <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80084d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80084de:	6878      	ldr	r0, [r7, #4]
 80084e0:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80084e2:	68bb      	ldr	r3, [r7, #8]
 80084e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d00e      	beq.n	800850a <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d009      	beq.n	800850a <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80084fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8008506:	6878      	ldr	r0, [r7, #4]
 8008508:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008510:	2b00      	cmp	r3, #0
 8008512:	d00e      	beq.n	8008532 <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800851a:	2b00      	cmp	r3, #0
 800851c:	d009      	beq.n	8008532 <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008526:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008532:	68bb      	ldr	r3, [r7, #8]
 8008534:	f003 0320 	and.w	r3, r3, #32
 8008538:	2b00      	cmp	r3, #0
 800853a:	d00e      	beq.n	800855a <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	f003 0320 	and.w	r3, r3, #32
 8008542:	2b00      	cmp	r3, #0
 8008544:	d009      	beq.n	800855a <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f06f 0220 	mvn.w	r2, #32
 800854e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008556:	6878      	ldr	r0, [r7, #4]
 8008558:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008560:	2b00      	cmp	r3, #0
 8008562:	d00e      	beq.n	8008582 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800856a:	2b00      	cmp	r3, #0
 800856c:	d009      	beq.n	8008582 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8008576:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8008582:	68bb      	ldr	r3, [r7, #8]
 8008584:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008588:	2b00      	cmp	r3, #0
 800858a:	d00e      	beq.n	80085aa <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008592:	2b00      	cmp	r3, #0
 8008594:	d009      	beq.n	80085aa <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800859e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80085a6:	6878      	ldr	r0, [r7, #4]
 80085a8:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d00e      	beq.n	80085d2 <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d009      	beq.n	80085d2 <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80085c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80085ce:	6878      	ldr	r0, [r7, #4]
 80085d0:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d00e      	beq.n	80085fa <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d009      	beq.n	80085fa <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80085ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80085f6:	6878      	ldr	r0, [r7, #4]
 80085f8:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80085fa:	bf00      	nop
 80085fc:	3710      	adds	r7, #16
 80085fe:	46bd      	mov	sp, r7
 8008600:	bd80      	pop	{r7, pc}
	...

08008604 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b086      	sub	sp, #24
 8008608:	af00      	add	r7, sp, #0
 800860a:	60f8      	str	r0, [r7, #12]
 800860c:	60b9      	str	r1, [r7, #8]
 800860e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008610:	2300      	movs	r3, #0
 8008612:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800861a:	2b01      	cmp	r3, #1
 800861c:	d101      	bne.n	8008622 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800861e:	2302      	movs	r3, #2
 8008620:	e0ff      	b.n	8008822 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	2201      	movs	r2, #1
 8008626:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2b14      	cmp	r3, #20
 800862e:	f200 80f0 	bhi.w	8008812 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008632:	a201      	add	r2, pc, #4	@ (adr r2, 8008638 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008638:	0800868d 	.word	0x0800868d
 800863c:	08008813 	.word	0x08008813
 8008640:	08008813 	.word	0x08008813
 8008644:	08008813 	.word	0x08008813
 8008648:	080086cd 	.word	0x080086cd
 800864c:	08008813 	.word	0x08008813
 8008650:	08008813 	.word	0x08008813
 8008654:	08008813 	.word	0x08008813
 8008658:	0800870f 	.word	0x0800870f
 800865c:	08008813 	.word	0x08008813
 8008660:	08008813 	.word	0x08008813
 8008664:	08008813 	.word	0x08008813
 8008668:	0800874f 	.word	0x0800874f
 800866c:	08008813 	.word	0x08008813
 8008670:	08008813 	.word	0x08008813
 8008674:	08008813 	.word	0x08008813
 8008678:	08008791 	.word	0x08008791
 800867c:	08008813 	.word	0x08008813
 8008680:	08008813 	.word	0x08008813
 8008684:	08008813 	.word	0x08008813
 8008688:	080087d1 	.word	0x080087d1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	68b9      	ldr	r1, [r7, #8]
 8008692:	4618      	mov	r0, r3
 8008694:	f000 fc4e 	bl	8008f34 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	699a      	ldr	r2, [r3, #24]
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	f042 0208 	orr.w	r2, r2, #8
 80086a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	699a      	ldr	r2, [r3, #24]
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	f022 0204 	bic.w	r2, r2, #4
 80086b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	6999      	ldr	r1, [r3, #24]
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	691a      	ldr	r2, [r3, #16]
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	430a      	orrs	r2, r1
 80086c8:	619a      	str	r2, [r3, #24]
      break;
 80086ca:	e0a5      	b.n	8008818 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	68b9      	ldr	r1, [r7, #8]
 80086d2:	4618      	mov	r0, r3
 80086d4:	f000 fcc8 	bl	8009068 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	699a      	ldr	r2, [r3, #24]
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80086e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	699a      	ldr	r2, [r3, #24]
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80086f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	6999      	ldr	r1, [r3, #24]
 80086fe:	68bb      	ldr	r3, [r7, #8]
 8008700:	691b      	ldr	r3, [r3, #16]
 8008702:	021a      	lsls	r2, r3, #8
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	430a      	orrs	r2, r1
 800870a:	619a      	str	r2, [r3, #24]
      break;
 800870c:	e084      	b.n	8008818 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	68b9      	ldr	r1, [r7, #8]
 8008714:	4618      	mov	r0, r3
 8008716:	f000 fd3b 	bl	8009190 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	69da      	ldr	r2, [r3, #28]
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f042 0208 	orr.w	r2, r2, #8
 8008728:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	69da      	ldr	r2, [r3, #28]
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f022 0204 	bic.w	r2, r2, #4
 8008738:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	69d9      	ldr	r1, [r3, #28]
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	691a      	ldr	r2, [r3, #16]
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	430a      	orrs	r2, r1
 800874a:	61da      	str	r2, [r3, #28]
      break;
 800874c:	e064      	b.n	8008818 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	68b9      	ldr	r1, [r7, #8]
 8008754:	4618      	mov	r0, r3
 8008756:	f000 fdad 	bl	80092b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	69da      	ldr	r2, [r3, #28]
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008768:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	69da      	ldr	r2, [r3, #28]
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008778:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	69d9      	ldr	r1, [r3, #28]
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	691b      	ldr	r3, [r3, #16]
 8008784:	021a      	lsls	r2, r3, #8
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	430a      	orrs	r2, r1
 800878c:	61da      	str	r2, [r3, #28]
      break;
 800878e:	e043      	b.n	8008818 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	68b9      	ldr	r1, [r7, #8]
 8008796:	4618      	mov	r0, r3
 8008798:	f000 fe20 	bl	80093dc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	f042 0208 	orr.w	r2, r2, #8
 80087aa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	f022 0204 	bic.w	r2, r2, #4
 80087ba:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80087c2:	68bb      	ldr	r3, [r7, #8]
 80087c4:	691a      	ldr	r2, [r3, #16]
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	430a      	orrs	r2, r1
 80087cc:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80087ce:	e023      	b.n	8008818 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	68b9      	ldr	r1, [r7, #8]
 80087d6:	4618      	mov	r0, r3
 80087d8:	f000 fe6a 	bl	80094b0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80087ea:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80087fa:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008802:	68bb      	ldr	r3, [r7, #8]
 8008804:	691b      	ldr	r3, [r3, #16]
 8008806:	021a      	lsls	r2, r3, #8
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	430a      	orrs	r2, r1
 800880e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008810:	e002      	b.n	8008818 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008812:	2301      	movs	r3, #1
 8008814:	75fb      	strb	r3, [r7, #23]
      break;
 8008816:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	2200      	movs	r2, #0
 800881c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008820:	7dfb      	ldrb	r3, [r7, #23]
}
 8008822:	4618      	mov	r0, r3
 8008824:	3718      	adds	r7, #24
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}
 800882a:	bf00      	nop

0800882c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800882c:	b580      	push	{r7, lr}
 800882e:	b084      	sub	sp, #16
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
 8008834:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008836:	2300      	movs	r3, #0
 8008838:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008840:	2b01      	cmp	r3, #1
 8008842:	d101      	bne.n	8008848 <HAL_TIM_ConfigClockSource+0x1c>
 8008844:	2302      	movs	r3, #2
 8008846:	e0f6      	b.n	8008a36 <HAL_TIM_ConfigClockSource+0x20a>
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2201      	movs	r2, #1
 800884c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2202      	movs	r2, #2
 8008854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	689b      	ldr	r3, [r3, #8]
 800885e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008860:	68bb      	ldr	r3, [r7, #8]
 8008862:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8008866:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800886a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800886c:	68bb      	ldr	r3, [r7, #8]
 800886e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008872:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	68ba      	ldr	r2, [r7, #8]
 800887a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800887c:	683b      	ldr	r3, [r7, #0]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	4a6f      	ldr	r2, [pc, #444]	@ (8008a40 <HAL_TIM_ConfigClockSource+0x214>)
 8008882:	4293      	cmp	r3, r2
 8008884:	f000 80c1 	beq.w	8008a0a <HAL_TIM_ConfigClockSource+0x1de>
 8008888:	4a6d      	ldr	r2, [pc, #436]	@ (8008a40 <HAL_TIM_ConfigClockSource+0x214>)
 800888a:	4293      	cmp	r3, r2
 800888c:	f200 80c6 	bhi.w	8008a1c <HAL_TIM_ConfigClockSource+0x1f0>
 8008890:	4a6c      	ldr	r2, [pc, #432]	@ (8008a44 <HAL_TIM_ConfigClockSource+0x218>)
 8008892:	4293      	cmp	r3, r2
 8008894:	f000 80b9 	beq.w	8008a0a <HAL_TIM_ConfigClockSource+0x1de>
 8008898:	4a6a      	ldr	r2, [pc, #424]	@ (8008a44 <HAL_TIM_ConfigClockSource+0x218>)
 800889a:	4293      	cmp	r3, r2
 800889c:	f200 80be 	bhi.w	8008a1c <HAL_TIM_ConfigClockSource+0x1f0>
 80088a0:	4a69      	ldr	r2, [pc, #420]	@ (8008a48 <HAL_TIM_ConfigClockSource+0x21c>)
 80088a2:	4293      	cmp	r3, r2
 80088a4:	f000 80b1 	beq.w	8008a0a <HAL_TIM_ConfigClockSource+0x1de>
 80088a8:	4a67      	ldr	r2, [pc, #412]	@ (8008a48 <HAL_TIM_ConfigClockSource+0x21c>)
 80088aa:	4293      	cmp	r3, r2
 80088ac:	f200 80b6 	bhi.w	8008a1c <HAL_TIM_ConfigClockSource+0x1f0>
 80088b0:	4a66      	ldr	r2, [pc, #408]	@ (8008a4c <HAL_TIM_ConfigClockSource+0x220>)
 80088b2:	4293      	cmp	r3, r2
 80088b4:	f000 80a9 	beq.w	8008a0a <HAL_TIM_ConfigClockSource+0x1de>
 80088b8:	4a64      	ldr	r2, [pc, #400]	@ (8008a4c <HAL_TIM_ConfigClockSource+0x220>)
 80088ba:	4293      	cmp	r3, r2
 80088bc:	f200 80ae 	bhi.w	8008a1c <HAL_TIM_ConfigClockSource+0x1f0>
 80088c0:	4a63      	ldr	r2, [pc, #396]	@ (8008a50 <HAL_TIM_ConfigClockSource+0x224>)
 80088c2:	4293      	cmp	r3, r2
 80088c4:	f000 80a1 	beq.w	8008a0a <HAL_TIM_ConfigClockSource+0x1de>
 80088c8:	4a61      	ldr	r2, [pc, #388]	@ (8008a50 <HAL_TIM_ConfigClockSource+0x224>)
 80088ca:	4293      	cmp	r3, r2
 80088cc:	f200 80a6 	bhi.w	8008a1c <HAL_TIM_ConfigClockSource+0x1f0>
 80088d0:	4a60      	ldr	r2, [pc, #384]	@ (8008a54 <HAL_TIM_ConfigClockSource+0x228>)
 80088d2:	4293      	cmp	r3, r2
 80088d4:	f000 8099 	beq.w	8008a0a <HAL_TIM_ConfigClockSource+0x1de>
 80088d8:	4a5e      	ldr	r2, [pc, #376]	@ (8008a54 <HAL_TIM_ConfigClockSource+0x228>)
 80088da:	4293      	cmp	r3, r2
 80088dc:	f200 809e 	bhi.w	8008a1c <HAL_TIM_ConfigClockSource+0x1f0>
 80088e0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80088e4:	f000 8091 	beq.w	8008a0a <HAL_TIM_ConfigClockSource+0x1de>
 80088e8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80088ec:	f200 8096 	bhi.w	8008a1c <HAL_TIM_ConfigClockSource+0x1f0>
 80088f0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80088f4:	f000 8089 	beq.w	8008a0a <HAL_TIM_ConfigClockSource+0x1de>
 80088f8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80088fc:	f200 808e 	bhi.w	8008a1c <HAL_TIM_ConfigClockSource+0x1f0>
 8008900:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008904:	d03e      	beq.n	8008984 <HAL_TIM_ConfigClockSource+0x158>
 8008906:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800890a:	f200 8087 	bhi.w	8008a1c <HAL_TIM_ConfigClockSource+0x1f0>
 800890e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008912:	f000 8086 	beq.w	8008a22 <HAL_TIM_ConfigClockSource+0x1f6>
 8008916:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800891a:	d87f      	bhi.n	8008a1c <HAL_TIM_ConfigClockSource+0x1f0>
 800891c:	2b70      	cmp	r3, #112	@ 0x70
 800891e:	d01a      	beq.n	8008956 <HAL_TIM_ConfigClockSource+0x12a>
 8008920:	2b70      	cmp	r3, #112	@ 0x70
 8008922:	d87b      	bhi.n	8008a1c <HAL_TIM_ConfigClockSource+0x1f0>
 8008924:	2b60      	cmp	r3, #96	@ 0x60
 8008926:	d050      	beq.n	80089ca <HAL_TIM_ConfigClockSource+0x19e>
 8008928:	2b60      	cmp	r3, #96	@ 0x60
 800892a:	d877      	bhi.n	8008a1c <HAL_TIM_ConfigClockSource+0x1f0>
 800892c:	2b50      	cmp	r3, #80	@ 0x50
 800892e:	d03c      	beq.n	80089aa <HAL_TIM_ConfigClockSource+0x17e>
 8008930:	2b50      	cmp	r3, #80	@ 0x50
 8008932:	d873      	bhi.n	8008a1c <HAL_TIM_ConfigClockSource+0x1f0>
 8008934:	2b40      	cmp	r3, #64	@ 0x40
 8008936:	d058      	beq.n	80089ea <HAL_TIM_ConfigClockSource+0x1be>
 8008938:	2b40      	cmp	r3, #64	@ 0x40
 800893a:	d86f      	bhi.n	8008a1c <HAL_TIM_ConfigClockSource+0x1f0>
 800893c:	2b30      	cmp	r3, #48	@ 0x30
 800893e:	d064      	beq.n	8008a0a <HAL_TIM_ConfigClockSource+0x1de>
 8008940:	2b30      	cmp	r3, #48	@ 0x30
 8008942:	d86b      	bhi.n	8008a1c <HAL_TIM_ConfigClockSource+0x1f0>
 8008944:	2b20      	cmp	r3, #32
 8008946:	d060      	beq.n	8008a0a <HAL_TIM_ConfigClockSource+0x1de>
 8008948:	2b20      	cmp	r3, #32
 800894a:	d867      	bhi.n	8008a1c <HAL_TIM_ConfigClockSource+0x1f0>
 800894c:	2b00      	cmp	r3, #0
 800894e:	d05c      	beq.n	8008a0a <HAL_TIM_ConfigClockSource+0x1de>
 8008950:	2b10      	cmp	r3, #16
 8008952:	d05a      	beq.n	8008a0a <HAL_TIM_ConfigClockSource+0x1de>
 8008954:	e062      	b.n	8008a1c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008966:	f000 fe8b 	bl	8009680 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	689b      	ldr	r3, [r3, #8]
 8008970:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008972:	68bb      	ldr	r3, [r7, #8]
 8008974:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008978:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	68ba      	ldr	r2, [r7, #8]
 8008980:	609a      	str	r2, [r3, #8]
      break;
 8008982:	e04f      	b.n	8008a24 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008994:	f000 fe74 	bl	8009680 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	689a      	ldr	r2, [r3, #8]
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80089a6:	609a      	str	r2, [r3, #8]
      break;
 80089a8:	e03c      	b.n	8008a24 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80089b6:	461a      	mov	r2, r3
 80089b8:	f000 fde6 	bl	8009588 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	2150      	movs	r1, #80	@ 0x50
 80089c2:	4618      	mov	r0, r3
 80089c4:	f000 fe3f 	bl	8009646 <TIM_ITRx_SetConfig>
      break;
 80089c8:	e02c      	b.n	8008a24 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80089d6:	461a      	mov	r2, r3
 80089d8:	f000 fe05 	bl	80095e6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	2160      	movs	r1, #96	@ 0x60
 80089e2:	4618      	mov	r0, r3
 80089e4:	f000 fe2f 	bl	8009646 <TIM_ITRx_SetConfig>
      break;
 80089e8:	e01c      	b.n	8008a24 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80089f6:	461a      	mov	r2, r3
 80089f8:	f000 fdc6 	bl	8009588 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	2140      	movs	r1, #64	@ 0x40
 8008a02:	4618      	mov	r0, r3
 8008a04:	f000 fe1f 	bl	8009646 <TIM_ITRx_SetConfig>
      break;
 8008a08:	e00c      	b.n	8008a24 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681a      	ldr	r2, [r3, #0]
 8008a0e:	683b      	ldr	r3, [r7, #0]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	4619      	mov	r1, r3
 8008a14:	4610      	mov	r0, r2
 8008a16:	f000 fe16 	bl	8009646 <TIM_ITRx_SetConfig>
      break;
 8008a1a:	e003      	b.n	8008a24 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8008a1c:	2301      	movs	r3, #1
 8008a1e:	73fb      	strb	r3, [r7, #15]
      break;
 8008a20:	e000      	b.n	8008a24 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8008a22:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2201      	movs	r2, #1
 8008a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2200      	movs	r2, #0
 8008a30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a36:	4618      	mov	r0, r3
 8008a38:	3710      	adds	r7, #16
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	bd80      	pop	{r7, pc}
 8008a3e:	bf00      	nop
 8008a40:	00100070 	.word	0x00100070
 8008a44:	00100060 	.word	0x00100060
 8008a48:	00100050 	.word	0x00100050
 8008a4c:	00100040 	.word	0x00100040
 8008a50:	00100030 	.word	0x00100030
 8008a54:	00100020 	.word	0x00100020

08008a58 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b083      	sub	sp, #12
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8008a60:	bf00      	nop
 8008a62:	370c      	adds	r7, #12
 8008a64:	46bd      	mov	sp, r7
 8008a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6a:	4770      	bx	lr

08008a6c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b083      	sub	sp, #12
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008a74:	bf00      	nop
 8008a76:	370c      	adds	r7, #12
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7e:	4770      	bx	lr

08008a80 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008a80:	b480      	push	{r7}
 8008a82:	b083      	sub	sp, #12
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008a88:	bf00      	nop
 8008a8a:	370c      	adds	r7, #12
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a92:	4770      	bx	lr

08008a94 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008a94:	b480      	push	{r7}
 8008a96:	b083      	sub	sp, #12
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8008a9c:	bf00      	nop
 8008a9e:	370c      	adds	r7, #12
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa6:	4770      	bx	lr

08008aa8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008aa8:	b480      	push	{r7}
 8008aaa:	b083      	sub	sp, #12
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008ab0:	bf00      	nop
 8008ab2:	370c      	adds	r7, #12
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aba:	4770      	bx	lr

08008abc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008abc:	b480      	push	{r7}
 8008abe:	b083      	sub	sp, #12
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8008ac4:	bf00      	nop
 8008ac6:	370c      	adds	r7, #12
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ace:	4770      	bx	lr

08008ad0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008ad0:	b480      	push	{r7}
 8008ad2:	b083      	sub	sp, #12
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008ad8:	bf00      	nop
 8008ada:	370c      	adds	r7, #12
 8008adc:	46bd      	mov	sp, r7
 8008ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae2:	4770      	bx	lr

08008ae4 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008ae4:	b480      	push	{r7}
 8008ae6:	b083      	sub	sp, #12
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8008aec:	bf00      	nop
 8008aee:	370c      	adds	r7, #12
 8008af0:	46bd      	mov	sp, r7
 8008af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af6:	4770      	bx	lr

08008af8 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8008af8:	b480      	push	{r7}
 8008afa:	b083      	sub	sp, #12
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8008b00:	bf00      	nop
 8008b02:	370c      	adds	r7, #12
 8008b04:	46bd      	mov	sp, r7
 8008b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0a:	4770      	bx	lr

08008b0c <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b087      	sub	sp, #28
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	60f8      	str	r0, [r7, #12]
 8008b14:	460b      	mov	r3, r1
 8008b16:	607a      	str	r2, [r7, #4]
 8008b18:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d101      	bne.n	8008b28 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8008b24:	2301      	movs	r3, #1
 8008b26:	e14a      	b.n	8008dbe <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008b2e:	b2db      	uxtb	r3, r3
 8008b30:	2b01      	cmp	r3, #1
 8008b32:	f040 80dd 	bne.w	8008cf0 <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 8008b36:	7afb      	ldrb	r3, [r7, #11]
 8008b38:	2b1f      	cmp	r3, #31
 8008b3a:	f200 80d6 	bhi.w	8008cea <HAL_TIM_RegisterCallback+0x1de>
 8008b3e:	a201      	add	r2, pc, #4	@ (adr r2, 8008b44 <HAL_TIM_RegisterCallback+0x38>)
 8008b40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b44:	08008bc5 	.word	0x08008bc5
 8008b48:	08008bcd 	.word	0x08008bcd
 8008b4c:	08008bd5 	.word	0x08008bd5
 8008b50:	08008bdd 	.word	0x08008bdd
 8008b54:	08008be5 	.word	0x08008be5
 8008b58:	08008bed 	.word	0x08008bed
 8008b5c:	08008bf5 	.word	0x08008bf5
 8008b60:	08008bfd 	.word	0x08008bfd
 8008b64:	08008c05 	.word	0x08008c05
 8008b68:	08008c0d 	.word	0x08008c0d
 8008b6c:	08008c15 	.word	0x08008c15
 8008b70:	08008c1d 	.word	0x08008c1d
 8008b74:	08008c25 	.word	0x08008c25
 8008b78:	08008c2d 	.word	0x08008c2d
 8008b7c:	08008c37 	.word	0x08008c37
 8008b80:	08008c41 	.word	0x08008c41
 8008b84:	08008c4b 	.word	0x08008c4b
 8008b88:	08008c55 	.word	0x08008c55
 8008b8c:	08008c5f 	.word	0x08008c5f
 8008b90:	08008c69 	.word	0x08008c69
 8008b94:	08008c73 	.word	0x08008c73
 8008b98:	08008c7d 	.word	0x08008c7d
 8008b9c:	08008c87 	.word	0x08008c87
 8008ba0:	08008c91 	.word	0x08008c91
 8008ba4:	08008c9b 	.word	0x08008c9b
 8008ba8:	08008ca5 	.word	0x08008ca5
 8008bac:	08008caf 	.word	0x08008caf
 8008bb0:	08008cb9 	.word	0x08008cb9
 8008bb4:	08008cc3 	.word	0x08008cc3
 8008bb8:	08008ccd 	.word	0x08008ccd
 8008bbc:	08008cd7 	.word	0x08008cd7
 8008bc0:	08008ce1 	.word	0x08008ce1
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	687a      	ldr	r2, [r7, #4]
 8008bc8:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8008bca:	e0f7      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	687a      	ldr	r2, [r7, #4]
 8008bd0:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8008bd2:	e0f3      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	687a      	ldr	r2, [r7, #4]
 8008bd8:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8008bda:	e0ef      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	687a      	ldr	r2, [r7, #4]
 8008be0:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8008be2:	e0eb      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	687a      	ldr	r2, [r7, #4]
 8008be8:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8008bea:	e0e7      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	687a      	ldr	r2, [r7, #4]
 8008bf0:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8008bf2:	e0e3      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	687a      	ldr	r2, [r7, #4]
 8008bf8:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8008bfa:	e0df      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	687a      	ldr	r2, [r7, #4]
 8008c00:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8008c02:	e0db      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	687a      	ldr	r2, [r7, #4]
 8008c08:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8008c0a:	e0d7      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	687a      	ldr	r2, [r7, #4]
 8008c10:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8008c12:	e0d3      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	687a      	ldr	r2, [r7, #4]
 8008c18:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8008c1a:	e0cf      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	687a      	ldr	r2, [r7, #4]
 8008c20:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8008c22:	e0cb      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	687a      	ldr	r2, [r7, #4]
 8008c28:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8008c2a:	e0c7      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	687a      	ldr	r2, [r7, #4]
 8008c30:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8008c34:	e0c2      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	687a      	ldr	r2, [r7, #4]
 8008c3a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 8008c3e:	e0bd      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	687a      	ldr	r2, [r7, #4]
 8008c44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 8008c48:	e0b8      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	687a      	ldr	r2, [r7, #4]
 8008c4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8008c52:	e0b3      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	687a      	ldr	r2, [r7, #4]
 8008c58:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 8008c5c:	e0ae      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	687a      	ldr	r2, [r7, #4]
 8008c62:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8008c66:	e0a9      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	687a      	ldr	r2, [r7, #4]
 8008c6c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8008c70:	e0a4      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	687a      	ldr	r2, [r7, #4]
 8008c76:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8008c7a:	e09f      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	687a      	ldr	r2, [r7, #4]
 8008c80:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8008c84:	e09a      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	687a      	ldr	r2, [r7, #4]
 8008c8a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8008c8e:	e095      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	687a      	ldr	r2, [r7, #4]
 8008c94:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8008c98:	e090      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	687a      	ldr	r2, [r7, #4]
 8008c9e:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8008ca2:	e08b      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	687a      	ldr	r2, [r7, #4]
 8008ca8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8008cac:	e086      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	687a      	ldr	r2, [r7, #4]
 8008cb2:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 8008cb6:	e081      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	687a      	ldr	r2, [r7, #4]
 8008cbc:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8008cc0:	e07c      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	687a      	ldr	r2, [r7, #4]
 8008cc6:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8008cca:	e077      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	687a      	ldr	r2, [r7, #4]
 8008cd0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 8008cd4:	e072      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	687a      	ldr	r2, [r7, #4]
 8008cda:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 8008cde:	e06d      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	687a      	ldr	r2, [r7, #4]
 8008ce4:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8008ce8:	e068      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8008cea:	2301      	movs	r3, #1
 8008cec:	75fb      	strb	r3, [r7, #23]
        break;
 8008cee:	e065      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008cf6:	b2db      	uxtb	r3, r3
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d15d      	bne.n	8008db8 <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 8008cfc:	7afb      	ldrb	r3, [r7, #11]
 8008cfe:	2b0d      	cmp	r3, #13
 8008d00:	d857      	bhi.n	8008db2 <HAL_TIM_RegisterCallback+0x2a6>
 8008d02:	a201      	add	r2, pc, #4	@ (adr r2, 8008d08 <HAL_TIM_RegisterCallback+0x1fc>)
 8008d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d08:	08008d41 	.word	0x08008d41
 8008d0c:	08008d49 	.word	0x08008d49
 8008d10:	08008d51 	.word	0x08008d51
 8008d14:	08008d59 	.word	0x08008d59
 8008d18:	08008d61 	.word	0x08008d61
 8008d1c:	08008d69 	.word	0x08008d69
 8008d20:	08008d71 	.word	0x08008d71
 8008d24:	08008d79 	.word	0x08008d79
 8008d28:	08008d81 	.word	0x08008d81
 8008d2c:	08008d89 	.word	0x08008d89
 8008d30:	08008d91 	.word	0x08008d91
 8008d34:	08008d99 	.word	0x08008d99
 8008d38:	08008da1 	.word	0x08008da1
 8008d3c:	08008da9 	.word	0x08008da9
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	687a      	ldr	r2, [r7, #4]
 8008d44:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8008d46:	e039      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	687a      	ldr	r2, [r7, #4]
 8008d4c:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8008d4e:	e035      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	687a      	ldr	r2, [r7, #4]
 8008d54:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8008d56:	e031      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	687a      	ldr	r2, [r7, #4]
 8008d5c:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8008d5e:	e02d      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	687a      	ldr	r2, [r7, #4]
 8008d64:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8008d66:	e029      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	687a      	ldr	r2, [r7, #4]
 8008d6c:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8008d6e:	e025      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	687a      	ldr	r2, [r7, #4]
 8008d74:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8008d76:	e021      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	687a      	ldr	r2, [r7, #4]
 8008d7c:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8008d7e:	e01d      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	687a      	ldr	r2, [r7, #4]
 8008d84:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8008d86:	e019      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	687a      	ldr	r2, [r7, #4]
 8008d8c:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8008d8e:	e015      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	687a      	ldr	r2, [r7, #4]
 8008d94:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8008d96:	e011      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	687a      	ldr	r2, [r7, #4]
 8008d9c:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8008d9e:	e00d      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	687a      	ldr	r2, [r7, #4]
 8008da4:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8008da6:	e009      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	687a      	ldr	r2, [r7, #4]
 8008dac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8008db0:	e004      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8008db2:	2301      	movs	r3, #1
 8008db4:	75fb      	strb	r3, [r7, #23]
        break;
 8008db6:	e001      	b.n	8008dbc <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 8008db8:	2301      	movs	r3, #1
 8008dba:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8008dbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	371c      	adds	r7, #28
 8008dc2:	46bd      	mov	sp, r7
 8008dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc8:	4770      	bx	lr
 8008dca:	bf00      	nop

08008dcc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008dcc:	b480      	push	{r7}
 8008dce:	b085      	sub	sp, #20
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
 8008dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	4a4c      	ldr	r2, [pc, #304]	@ (8008f10 <TIM_Base_SetConfig+0x144>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d017      	beq.n	8008e14 <TIM_Base_SetConfig+0x48>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008dea:	d013      	beq.n	8008e14 <TIM_Base_SetConfig+0x48>
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	4a49      	ldr	r2, [pc, #292]	@ (8008f14 <TIM_Base_SetConfig+0x148>)
 8008df0:	4293      	cmp	r3, r2
 8008df2:	d00f      	beq.n	8008e14 <TIM_Base_SetConfig+0x48>
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	4a48      	ldr	r2, [pc, #288]	@ (8008f18 <TIM_Base_SetConfig+0x14c>)
 8008df8:	4293      	cmp	r3, r2
 8008dfa:	d00b      	beq.n	8008e14 <TIM_Base_SetConfig+0x48>
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	4a47      	ldr	r2, [pc, #284]	@ (8008f1c <TIM_Base_SetConfig+0x150>)
 8008e00:	4293      	cmp	r3, r2
 8008e02:	d007      	beq.n	8008e14 <TIM_Base_SetConfig+0x48>
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	4a46      	ldr	r2, [pc, #280]	@ (8008f20 <TIM_Base_SetConfig+0x154>)
 8008e08:	4293      	cmp	r3, r2
 8008e0a:	d003      	beq.n	8008e14 <TIM_Base_SetConfig+0x48>
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	4a45      	ldr	r2, [pc, #276]	@ (8008f24 <TIM_Base_SetConfig+0x158>)
 8008e10:	4293      	cmp	r3, r2
 8008e12:	d108      	bne.n	8008e26 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	685b      	ldr	r3, [r3, #4]
 8008e20:	68fa      	ldr	r2, [r7, #12]
 8008e22:	4313      	orrs	r3, r2
 8008e24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	4a39      	ldr	r2, [pc, #228]	@ (8008f10 <TIM_Base_SetConfig+0x144>)
 8008e2a:	4293      	cmp	r3, r2
 8008e2c:	d023      	beq.n	8008e76 <TIM_Base_SetConfig+0xaa>
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e34:	d01f      	beq.n	8008e76 <TIM_Base_SetConfig+0xaa>
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	4a36      	ldr	r2, [pc, #216]	@ (8008f14 <TIM_Base_SetConfig+0x148>)
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d01b      	beq.n	8008e76 <TIM_Base_SetConfig+0xaa>
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	4a35      	ldr	r2, [pc, #212]	@ (8008f18 <TIM_Base_SetConfig+0x14c>)
 8008e42:	4293      	cmp	r3, r2
 8008e44:	d017      	beq.n	8008e76 <TIM_Base_SetConfig+0xaa>
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	4a34      	ldr	r2, [pc, #208]	@ (8008f1c <TIM_Base_SetConfig+0x150>)
 8008e4a:	4293      	cmp	r3, r2
 8008e4c:	d013      	beq.n	8008e76 <TIM_Base_SetConfig+0xaa>
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	4a33      	ldr	r2, [pc, #204]	@ (8008f20 <TIM_Base_SetConfig+0x154>)
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d00f      	beq.n	8008e76 <TIM_Base_SetConfig+0xaa>
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	4a33      	ldr	r2, [pc, #204]	@ (8008f28 <TIM_Base_SetConfig+0x15c>)
 8008e5a:	4293      	cmp	r3, r2
 8008e5c:	d00b      	beq.n	8008e76 <TIM_Base_SetConfig+0xaa>
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	4a32      	ldr	r2, [pc, #200]	@ (8008f2c <TIM_Base_SetConfig+0x160>)
 8008e62:	4293      	cmp	r3, r2
 8008e64:	d007      	beq.n	8008e76 <TIM_Base_SetConfig+0xaa>
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	4a31      	ldr	r2, [pc, #196]	@ (8008f30 <TIM_Base_SetConfig+0x164>)
 8008e6a:	4293      	cmp	r3, r2
 8008e6c:	d003      	beq.n	8008e76 <TIM_Base_SetConfig+0xaa>
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	4a2c      	ldr	r2, [pc, #176]	@ (8008f24 <TIM_Base_SetConfig+0x158>)
 8008e72:	4293      	cmp	r3, r2
 8008e74:	d108      	bne.n	8008e88 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008e7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	68db      	ldr	r3, [r3, #12]
 8008e82:	68fa      	ldr	r2, [r7, #12]
 8008e84:	4313      	orrs	r3, r2
 8008e86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	695b      	ldr	r3, [r3, #20]
 8008e92:	4313      	orrs	r3, r2
 8008e94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	68fa      	ldr	r2, [r7, #12]
 8008e9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	689a      	ldr	r2, [r3, #8]
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	681a      	ldr	r2, [r3, #0]
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	4a18      	ldr	r2, [pc, #96]	@ (8008f10 <TIM_Base_SetConfig+0x144>)
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d013      	beq.n	8008edc <TIM_Base_SetConfig+0x110>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	4a1a      	ldr	r2, [pc, #104]	@ (8008f20 <TIM_Base_SetConfig+0x154>)
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d00f      	beq.n	8008edc <TIM_Base_SetConfig+0x110>
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	4a1a      	ldr	r2, [pc, #104]	@ (8008f28 <TIM_Base_SetConfig+0x15c>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d00b      	beq.n	8008edc <TIM_Base_SetConfig+0x110>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	4a19      	ldr	r2, [pc, #100]	@ (8008f2c <TIM_Base_SetConfig+0x160>)
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	d007      	beq.n	8008edc <TIM_Base_SetConfig+0x110>
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	4a18      	ldr	r2, [pc, #96]	@ (8008f30 <TIM_Base_SetConfig+0x164>)
 8008ed0:	4293      	cmp	r3, r2
 8008ed2:	d003      	beq.n	8008edc <TIM_Base_SetConfig+0x110>
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	4a13      	ldr	r2, [pc, #76]	@ (8008f24 <TIM_Base_SetConfig+0x158>)
 8008ed8:	4293      	cmp	r3, r2
 8008eda:	d103      	bne.n	8008ee4 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	691a      	ldr	r2, [r3, #16]
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2201      	movs	r2, #1
 8008ee8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	691b      	ldr	r3, [r3, #16]
 8008eee:	f003 0301 	and.w	r3, r3, #1
 8008ef2:	2b01      	cmp	r3, #1
 8008ef4:	d105      	bne.n	8008f02 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	691b      	ldr	r3, [r3, #16]
 8008efa:	f023 0201 	bic.w	r2, r3, #1
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	611a      	str	r2, [r3, #16]
  }
}
 8008f02:	bf00      	nop
 8008f04:	3714      	adds	r7, #20
 8008f06:	46bd      	mov	sp, r7
 8008f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0c:	4770      	bx	lr
 8008f0e:	bf00      	nop
 8008f10:	40012c00 	.word	0x40012c00
 8008f14:	40000400 	.word	0x40000400
 8008f18:	40000800 	.word	0x40000800
 8008f1c:	40000c00 	.word	0x40000c00
 8008f20:	40013400 	.word	0x40013400
 8008f24:	40015000 	.word	0x40015000
 8008f28:	40014000 	.word	0x40014000
 8008f2c:	40014400 	.word	0x40014400
 8008f30:	40014800 	.word	0x40014800

08008f34 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008f34:	b480      	push	{r7}
 8008f36:	b087      	sub	sp, #28
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
 8008f3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	6a1b      	ldr	r3, [r3, #32]
 8008f42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	6a1b      	ldr	r3, [r3, #32]
 8008f48:	f023 0201 	bic.w	r2, r3, #1
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	685b      	ldr	r3, [r3, #4]
 8008f54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	699b      	ldr	r3, [r3, #24]
 8008f5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008f62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	f023 0303 	bic.w	r3, r3, #3
 8008f6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	68fa      	ldr	r2, [r7, #12]
 8008f76:	4313      	orrs	r3, r2
 8008f78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008f7a:	697b      	ldr	r3, [r7, #20]
 8008f7c:	f023 0302 	bic.w	r3, r3, #2
 8008f80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008f82:	683b      	ldr	r3, [r7, #0]
 8008f84:	689b      	ldr	r3, [r3, #8]
 8008f86:	697a      	ldr	r2, [r7, #20]
 8008f88:	4313      	orrs	r3, r2
 8008f8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	4a30      	ldr	r2, [pc, #192]	@ (8009050 <TIM_OC1_SetConfig+0x11c>)
 8008f90:	4293      	cmp	r3, r2
 8008f92:	d013      	beq.n	8008fbc <TIM_OC1_SetConfig+0x88>
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	4a2f      	ldr	r2, [pc, #188]	@ (8009054 <TIM_OC1_SetConfig+0x120>)
 8008f98:	4293      	cmp	r3, r2
 8008f9a:	d00f      	beq.n	8008fbc <TIM_OC1_SetConfig+0x88>
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	4a2e      	ldr	r2, [pc, #184]	@ (8009058 <TIM_OC1_SetConfig+0x124>)
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d00b      	beq.n	8008fbc <TIM_OC1_SetConfig+0x88>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	4a2d      	ldr	r2, [pc, #180]	@ (800905c <TIM_OC1_SetConfig+0x128>)
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d007      	beq.n	8008fbc <TIM_OC1_SetConfig+0x88>
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	4a2c      	ldr	r2, [pc, #176]	@ (8009060 <TIM_OC1_SetConfig+0x12c>)
 8008fb0:	4293      	cmp	r3, r2
 8008fb2:	d003      	beq.n	8008fbc <TIM_OC1_SetConfig+0x88>
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	4a2b      	ldr	r2, [pc, #172]	@ (8009064 <TIM_OC1_SetConfig+0x130>)
 8008fb8:	4293      	cmp	r3, r2
 8008fba:	d10c      	bne.n	8008fd6 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008fbc:	697b      	ldr	r3, [r7, #20]
 8008fbe:	f023 0308 	bic.w	r3, r3, #8
 8008fc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	68db      	ldr	r3, [r3, #12]
 8008fc8:	697a      	ldr	r2, [r7, #20]
 8008fca:	4313      	orrs	r3, r2
 8008fcc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008fce:	697b      	ldr	r3, [r7, #20]
 8008fd0:	f023 0304 	bic.w	r3, r3, #4
 8008fd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	4a1d      	ldr	r2, [pc, #116]	@ (8009050 <TIM_OC1_SetConfig+0x11c>)
 8008fda:	4293      	cmp	r3, r2
 8008fdc:	d013      	beq.n	8009006 <TIM_OC1_SetConfig+0xd2>
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	4a1c      	ldr	r2, [pc, #112]	@ (8009054 <TIM_OC1_SetConfig+0x120>)
 8008fe2:	4293      	cmp	r3, r2
 8008fe4:	d00f      	beq.n	8009006 <TIM_OC1_SetConfig+0xd2>
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	4a1b      	ldr	r2, [pc, #108]	@ (8009058 <TIM_OC1_SetConfig+0x124>)
 8008fea:	4293      	cmp	r3, r2
 8008fec:	d00b      	beq.n	8009006 <TIM_OC1_SetConfig+0xd2>
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	4a1a      	ldr	r2, [pc, #104]	@ (800905c <TIM_OC1_SetConfig+0x128>)
 8008ff2:	4293      	cmp	r3, r2
 8008ff4:	d007      	beq.n	8009006 <TIM_OC1_SetConfig+0xd2>
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	4a19      	ldr	r2, [pc, #100]	@ (8009060 <TIM_OC1_SetConfig+0x12c>)
 8008ffa:	4293      	cmp	r3, r2
 8008ffc:	d003      	beq.n	8009006 <TIM_OC1_SetConfig+0xd2>
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	4a18      	ldr	r2, [pc, #96]	@ (8009064 <TIM_OC1_SetConfig+0x130>)
 8009002:	4293      	cmp	r3, r2
 8009004:	d111      	bne.n	800902a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009006:	693b      	ldr	r3, [r7, #16]
 8009008:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800900c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800900e:	693b      	ldr	r3, [r7, #16]
 8009010:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009014:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009016:	683b      	ldr	r3, [r7, #0]
 8009018:	695b      	ldr	r3, [r3, #20]
 800901a:	693a      	ldr	r2, [r7, #16]
 800901c:	4313      	orrs	r3, r2
 800901e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	699b      	ldr	r3, [r3, #24]
 8009024:	693a      	ldr	r2, [r7, #16]
 8009026:	4313      	orrs	r3, r2
 8009028:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	693a      	ldr	r2, [r7, #16]
 800902e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	68fa      	ldr	r2, [r7, #12]
 8009034:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	685a      	ldr	r2, [r3, #4]
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	697a      	ldr	r2, [r7, #20]
 8009042:	621a      	str	r2, [r3, #32]
}
 8009044:	bf00      	nop
 8009046:	371c      	adds	r7, #28
 8009048:	46bd      	mov	sp, r7
 800904a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904e:	4770      	bx	lr
 8009050:	40012c00 	.word	0x40012c00
 8009054:	40013400 	.word	0x40013400
 8009058:	40014000 	.word	0x40014000
 800905c:	40014400 	.word	0x40014400
 8009060:	40014800 	.word	0x40014800
 8009064:	40015000 	.word	0x40015000

08009068 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009068:	b480      	push	{r7}
 800906a:	b087      	sub	sp, #28
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
 8009070:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	6a1b      	ldr	r3, [r3, #32]
 8009076:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	6a1b      	ldr	r3, [r3, #32]
 800907c:	f023 0210 	bic.w	r2, r3, #16
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	685b      	ldr	r3, [r3, #4]
 8009088:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	699b      	ldr	r3, [r3, #24]
 800908e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009096:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800909a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80090a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	021b      	lsls	r3, r3, #8
 80090aa:	68fa      	ldr	r2, [r7, #12]
 80090ac:	4313      	orrs	r3, r2
 80090ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80090b0:	697b      	ldr	r3, [r7, #20]
 80090b2:	f023 0320 	bic.w	r3, r3, #32
 80090b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80090b8:	683b      	ldr	r3, [r7, #0]
 80090ba:	689b      	ldr	r3, [r3, #8]
 80090bc:	011b      	lsls	r3, r3, #4
 80090be:	697a      	ldr	r2, [r7, #20]
 80090c0:	4313      	orrs	r3, r2
 80090c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	4a2c      	ldr	r2, [pc, #176]	@ (8009178 <TIM_OC2_SetConfig+0x110>)
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d007      	beq.n	80090dc <TIM_OC2_SetConfig+0x74>
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	4a2b      	ldr	r2, [pc, #172]	@ (800917c <TIM_OC2_SetConfig+0x114>)
 80090d0:	4293      	cmp	r3, r2
 80090d2:	d003      	beq.n	80090dc <TIM_OC2_SetConfig+0x74>
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	4a2a      	ldr	r2, [pc, #168]	@ (8009180 <TIM_OC2_SetConfig+0x118>)
 80090d8:	4293      	cmp	r3, r2
 80090da:	d10d      	bne.n	80090f8 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80090dc:	697b      	ldr	r3, [r7, #20]
 80090de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80090e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	68db      	ldr	r3, [r3, #12]
 80090e8:	011b      	lsls	r3, r3, #4
 80090ea:	697a      	ldr	r2, [r7, #20]
 80090ec:	4313      	orrs	r3, r2
 80090ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80090f0:	697b      	ldr	r3, [r7, #20]
 80090f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80090f6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	4a1f      	ldr	r2, [pc, #124]	@ (8009178 <TIM_OC2_SetConfig+0x110>)
 80090fc:	4293      	cmp	r3, r2
 80090fe:	d013      	beq.n	8009128 <TIM_OC2_SetConfig+0xc0>
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	4a1e      	ldr	r2, [pc, #120]	@ (800917c <TIM_OC2_SetConfig+0x114>)
 8009104:	4293      	cmp	r3, r2
 8009106:	d00f      	beq.n	8009128 <TIM_OC2_SetConfig+0xc0>
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	4a1e      	ldr	r2, [pc, #120]	@ (8009184 <TIM_OC2_SetConfig+0x11c>)
 800910c:	4293      	cmp	r3, r2
 800910e:	d00b      	beq.n	8009128 <TIM_OC2_SetConfig+0xc0>
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	4a1d      	ldr	r2, [pc, #116]	@ (8009188 <TIM_OC2_SetConfig+0x120>)
 8009114:	4293      	cmp	r3, r2
 8009116:	d007      	beq.n	8009128 <TIM_OC2_SetConfig+0xc0>
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	4a1c      	ldr	r2, [pc, #112]	@ (800918c <TIM_OC2_SetConfig+0x124>)
 800911c:	4293      	cmp	r3, r2
 800911e:	d003      	beq.n	8009128 <TIM_OC2_SetConfig+0xc0>
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	4a17      	ldr	r2, [pc, #92]	@ (8009180 <TIM_OC2_SetConfig+0x118>)
 8009124:	4293      	cmp	r3, r2
 8009126:	d113      	bne.n	8009150 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009128:	693b      	ldr	r3, [r7, #16]
 800912a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800912e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009130:	693b      	ldr	r3, [r7, #16]
 8009132:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009136:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009138:	683b      	ldr	r3, [r7, #0]
 800913a:	695b      	ldr	r3, [r3, #20]
 800913c:	009b      	lsls	r3, r3, #2
 800913e:	693a      	ldr	r2, [r7, #16]
 8009140:	4313      	orrs	r3, r2
 8009142:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009144:	683b      	ldr	r3, [r7, #0]
 8009146:	699b      	ldr	r3, [r3, #24]
 8009148:	009b      	lsls	r3, r3, #2
 800914a:	693a      	ldr	r2, [r7, #16]
 800914c:	4313      	orrs	r3, r2
 800914e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	693a      	ldr	r2, [r7, #16]
 8009154:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	68fa      	ldr	r2, [r7, #12]
 800915a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800915c:	683b      	ldr	r3, [r7, #0]
 800915e:	685a      	ldr	r2, [r3, #4]
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	697a      	ldr	r2, [r7, #20]
 8009168:	621a      	str	r2, [r3, #32]
}
 800916a:	bf00      	nop
 800916c:	371c      	adds	r7, #28
 800916e:	46bd      	mov	sp, r7
 8009170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009174:	4770      	bx	lr
 8009176:	bf00      	nop
 8009178:	40012c00 	.word	0x40012c00
 800917c:	40013400 	.word	0x40013400
 8009180:	40015000 	.word	0x40015000
 8009184:	40014000 	.word	0x40014000
 8009188:	40014400 	.word	0x40014400
 800918c:	40014800 	.word	0x40014800

08009190 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009190:	b480      	push	{r7}
 8009192:	b087      	sub	sp, #28
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
 8009198:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6a1b      	ldr	r3, [r3, #32]
 800919e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	6a1b      	ldr	r3, [r3, #32]
 80091a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	685b      	ldr	r3, [r3, #4]
 80091b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	69db      	ldr	r3, [r3, #28]
 80091b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80091be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	f023 0303 	bic.w	r3, r3, #3
 80091ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80091cc:	683b      	ldr	r3, [r7, #0]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	68fa      	ldr	r2, [r7, #12]
 80091d2:	4313      	orrs	r3, r2
 80091d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80091d6:	697b      	ldr	r3, [r7, #20]
 80091d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80091dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	689b      	ldr	r3, [r3, #8]
 80091e2:	021b      	lsls	r3, r3, #8
 80091e4:	697a      	ldr	r2, [r7, #20]
 80091e6:	4313      	orrs	r3, r2
 80091e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	4a2b      	ldr	r2, [pc, #172]	@ (800929c <TIM_OC3_SetConfig+0x10c>)
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d007      	beq.n	8009202 <TIM_OC3_SetConfig+0x72>
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	4a2a      	ldr	r2, [pc, #168]	@ (80092a0 <TIM_OC3_SetConfig+0x110>)
 80091f6:	4293      	cmp	r3, r2
 80091f8:	d003      	beq.n	8009202 <TIM_OC3_SetConfig+0x72>
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	4a29      	ldr	r2, [pc, #164]	@ (80092a4 <TIM_OC3_SetConfig+0x114>)
 80091fe:	4293      	cmp	r3, r2
 8009200:	d10d      	bne.n	800921e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009202:	697b      	ldr	r3, [r7, #20]
 8009204:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009208:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	68db      	ldr	r3, [r3, #12]
 800920e:	021b      	lsls	r3, r3, #8
 8009210:	697a      	ldr	r2, [r7, #20]
 8009212:	4313      	orrs	r3, r2
 8009214:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009216:	697b      	ldr	r3, [r7, #20]
 8009218:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800921c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	4a1e      	ldr	r2, [pc, #120]	@ (800929c <TIM_OC3_SetConfig+0x10c>)
 8009222:	4293      	cmp	r3, r2
 8009224:	d013      	beq.n	800924e <TIM_OC3_SetConfig+0xbe>
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	4a1d      	ldr	r2, [pc, #116]	@ (80092a0 <TIM_OC3_SetConfig+0x110>)
 800922a:	4293      	cmp	r3, r2
 800922c:	d00f      	beq.n	800924e <TIM_OC3_SetConfig+0xbe>
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	4a1d      	ldr	r2, [pc, #116]	@ (80092a8 <TIM_OC3_SetConfig+0x118>)
 8009232:	4293      	cmp	r3, r2
 8009234:	d00b      	beq.n	800924e <TIM_OC3_SetConfig+0xbe>
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	4a1c      	ldr	r2, [pc, #112]	@ (80092ac <TIM_OC3_SetConfig+0x11c>)
 800923a:	4293      	cmp	r3, r2
 800923c:	d007      	beq.n	800924e <TIM_OC3_SetConfig+0xbe>
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	4a1b      	ldr	r2, [pc, #108]	@ (80092b0 <TIM_OC3_SetConfig+0x120>)
 8009242:	4293      	cmp	r3, r2
 8009244:	d003      	beq.n	800924e <TIM_OC3_SetConfig+0xbe>
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	4a16      	ldr	r2, [pc, #88]	@ (80092a4 <TIM_OC3_SetConfig+0x114>)
 800924a:	4293      	cmp	r3, r2
 800924c:	d113      	bne.n	8009276 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800924e:	693b      	ldr	r3, [r7, #16]
 8009250:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009254:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009256:	693b      	ldr	r3, [r7, #16]
 8009258:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800925c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	695b      	ldr	r3, [r3, #20]
 8009262:	011b      	lsls	r3, r3, #4
 8009264:	693a      	ldr	r2, [r7, #16]
 8009266:	4313      	orrs	r3, r2
 8009268:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	699b      	ldr	r3, [r3, #24]
 800926e:	011b      	lsls	r3, r3, #4
 8009270:	693a      	ldr	r2, [r7, #16]
 8009272:	4313      	orrs	r3, r2
 8009274:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	693a      	ldr	r2, [r7, #16]
 800927a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	68fa      	ldr	r2, [r7, #12]
 8009280:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	685a      	ldr	r2, [r3, #4]
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	697a      	ldr	r2, [r7, #20]
 800928e:	621a      	str	r2, [r3, #32]
}
 8009290:	bf00      	nop
 8009292:	371c      	adds	r7, #28
 8009294:	46bd      	mov	sp, r7
 8009296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929a:	4770      	bx	lr
 800929c:	40012c00 	.word	0x40012c00
 80092a0:	40013400 	.word	0x40013400
 80092a4:	40015000 	.word	0x40015000
 80092a8:	40014000 	.word	0x40014000
 80092ac:	40014400 	.word	0x40014400
 80092b0:	40014800 	.word	0x40014800

080092b4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80092b4:	b480      	push	{r7}
 80092b6:	b087      	sub	sp, #28
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
 80092bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	6a1b      	ldr	r3, [r3, #32]
 80092c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	6a1b      	ldr	r3, [r3, #32]
 80092c8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	685b      	ldr	r3, [r3, #4]
 80092d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	69db      	ldr	r3, [r3, #28]
 80092da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80092e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80092e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80092ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	021b      	lsls	r3, r3, #8
 80092f6:	68fa      	ldr	r2, [r7, #12]
 80092f8:	4313      	orrs	r3, r2
 80092fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80092fc:	697b      	ldr	r3, [r7, #20]
 80092fe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009302:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	689b      	ldr	r3, [r3, #8]
 8009308:	031b      	lsls	r3, r3, #12
 800930a:	697a      	ldr	r2, [r7, #20]
 800930c:	4313      	orrs	r3, r2
 800930e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	4a2c      	ldr	r2, [pc, #176]	@ (80093c4 <TIM_OC4_SetConfig+0x110>)
 8009314:	4293      	cmp	r3, r2
 8009316:	d007      	beq.n	8009328 <TIM_OC4_SetConfig+0x74>
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	4a2b      	ldr	r2, [pc, #172]	@ (80093c8 <TIM_OC4_SetConfig+0x114>)
 800931c:	4293      	cmp	r3, r2
 800931e:	d003      	beq.n	8009328 <TIM_OC4_SetConfig+0x74>
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	4a2a      	ldr	r2, [pc, #168]	@ (80093cc <TIM_OC4_SetConfig+0x118>)
 8009324:	4293      	cmp	r3, r2
 8009326:	d10d      	bne.n	8009344 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8009328:	697b      	ldr	r3, [r7, #20]
 800932a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800932e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	68db      	ldr	r3, [r3, #12]
 8009334:	031b      	lsls	r3, r3, #12
 8009336:	697a      	ldr	r2, [r7, #20]
 8009338:	4313      	orrs	r3, r2
 800933a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800933c:	697b      	ldr	r3, [r7, #20]
 800933e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009342:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	4a1f      	ldr	r2, [pc, #124]	@ (80093c4 <TIM_OC4_SetConfig+0x110>)
 8009348:	4293      	cmp	r3, r2
 800934a:	d013      	beq.n	8009374 <TIM_OC4_SetConfig+0xc0>
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	4a1e      	ldr	r2, [pc, #120]	@ (80093c8 <TIM_OC4_SetConfig+0x114>)
 8009350:	4293      	cmp	r3, r2
 8009352:	d00f      	beq.n	8009374 <TIM_OC4_SetConfig+0xc0>
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	4a1e      	ldr	r2, [pc, #120]	@ (80093d0 <TIM_OC4_SetConfig+0x11c>)
 8009358:	4293      	cmp	r3, r2
 800935a:	d00b      	beq.n	8009374 <TIM_OC4_SetConfig+0xc0>
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	4a1d      	ldr	r2, [pc, #116]	@ (80093d4 <TIM_OC4_SetConfig+0x120>)
 8009360:	4293      	cmp	r3, r2
 8009362:	d007      	beq.n	8009374 <TIM_OC4_SetConfig+0xc0>
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	4a1c      	ldr	r2, [pc, #112]	@ (80093d8 <TIM_OC4_SetConfig+0x124>)
 8009368:	4293      	cmp	r3, r2
 800936a:	d003      	beq.n	8009374 <TIM_OC4_SetConfig+0xc0>
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	4a17      	ldr	r2, [pc, #92]	@ (80093cc <TIM_OC4_SetConfig+0x118>)
 8009370:	4293      	cmp	r3, r2
 8009372:	d113      	bne.n	800939c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009374:	693b      	ldr	r3, [r7, #16]
 8009376:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800937a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800937c:	693b      	ldr	r3, [r7, #16]
 800937e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009382:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009384:	683b      	ldr	r3, [r7, #0]
 8009386:	695b      	ldr	r3, [r3, #20]
 8009388:	019b      	lsls	r3, r3, #6
 800938a:	693a      	ldr	r2, [r7, #16]
 800938c:	4313      	orrs	r3, r2
 800938e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	699b      	ldr	r3, [r3, #24]
 8009394:	019b      	lsls	r3, r3, #6
 8009396:	693a      	ldr	r2, [r7, #16]
 8009398:	4313      	orrs	r3, r2
 800939a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	693a      	ldr	r2, [r7, #16]
 80093a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	68fa      	ldr	r2, [r7, #12]
 80093a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80093a8:	683b      	ldr	r3, [r7, #0]
 80093aa:	685a      	ldr	r2, [r3, #4]
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	697a      	ldr	r2, [r7, #20]
 80093b4:	621a      	str	r2, [r3, #32]
}
 80093b6:	bf00      	nop
 80093b8:	371c      	adds	r7, #28
 80093ba:	46bd      	mov	sp, r7
 80093bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c0:	4770      	bx	lr
 80093c2:	bf00      	nop
 80093c4:	40012c00 	.word	0x40012c00
 80093c8:	40013400 	.word	0x40013400
 80093cc:	40015000 	.word	0x40015000
 80093d0:	40014000 	.word	0x40014000
 80093d4:	40014400 	.word	0x40014400
 80093d8:	40014800 	.word	0x40014800

080093dc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80093dc:	b480      	push	{r7}
 80093de:	b087      	sub	sp, #28
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]
 80093e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6a1b      	ldr	r3, [r3, #32]
 80093ea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	6a1b      	ldr	r3, [r3, #32]
 80093f0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	685b      	ldr	r3, [r3, #4]
 80093fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009402:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800940a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800940e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009410:	683b      	ldr	r3, [r7, #0]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	68fa      	ldr	r2, [r7, #12]
 8009416:	4313      	orrs	r3, r2
 8009418:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800941a:	693b      	ldr	r3, [r7, #16]
 800941c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009420:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	689b      	ldr	r3, [r3, #8]
 8009426:	041b      	lsls	r3, r3, #16
 8009428:	693a      	ldr	r2, [r7, #16]
 800942a:	4313      	orrs	r3, r2
 800942c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	4a19      	ldr	r2, [pc, #100]	@ (8009498 <TIM_OC5_SetConfig+0xbc>)
 8009432:	4293      	cmp	r3, r2
 8009434:	d013      	beq.n	800945e <TIM_OC5_SetConfig+0x82>
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	4a18      	ldr	r2, [pc, #96]	@ (800949c <TIM_OC5_SetConfig+0xc0>)
 800943a:	4293      	cmp	r3, r2
 800943c:	d00f      	beq.n	800945e <TIM_OC5_SetConfig+0x82>
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	4a17      	ldr	r2, [pc, #92]	@ (80094a0 <TIM_OC5_SetConfig+0xc4>)
 8009442:	4293      	cmp	r3, r2
 8009444:	d00b      	beq.n	800945e <TIM_OC5_SetConfig+0x82>
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	4a16      	ldr	r2, [pc, #88]	@ (80094a4 <TIM_OC5_SetConfig+0xc8>)
 800944a:	4293      	cmp	r3, r2
 800944c:	d007      	beq.n	800945e <TIM_OC5_SetConfig+0x82>
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	4a15      	ldr	r2, [pc, #84]	@ (80094a8 <TIM_OC5_SetConfig+0xcc>)
 8009452:	4293      	cmp	r3, r2
 8009454:	d003      	beq.n	800945e <TIM_OC5_SetConfig+0x82>
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	4a14      	ldr	r2, [pc, #80]	@ (80094ac <TIM_OC5_SetConfig+0xd0>)
 800945a:	4293      	cmp	r3, r2
 800945c:	d109      	bne.n	8009472 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800945e:	697b      	ldr	r3, [r7, #20]
 8009460:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009464:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	695b      	ldr	r3, [r3, #20]
 800946a:	021b      	lsls	r3, r3, #8
 800946c:	697a      	ldr	r2, [r7, #20]
 800946e:	4313      	orrs	r3, r2
 8009470:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	697a      	ldr	r2, [r7, #20]
 8009476:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	68fa      	ldr	r2, [r7, #12]
 800947c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	685a      	ldr	r2, [r3, #4]
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	693a      	ldr	r2, [r7, #16]
 800948a:	621a      	str	r2, [r3, #32]
}
 800948c:	bf00      	nop
 800948e:	371c      	adds	r7, #28
 8009490:	46bd      	mov	sp, r7
 8009492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009496:	4770      	bx	lr
 8009498:	40012c00 	.word	0x40012c00
 800949c:	40013400 	.word	0x40013400
 80094a0:	40014000 	.word	0x40014000
 80094a4:	40014400 	.word	0x40014400
 80094a8:	40014800 	.word	0x40014800
 80094ac:	40015000 	.word	0x40015000

080094b0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80094b0:	b480      	push	{r7}
 80094b2:	b087      	sub	sp, #28
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
 80094b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	6a1b      	ldr	r3, [r3, #32]
 80094be:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	6a1b      	ldr	r3, [r3, #32]
 80094c4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	685b      	ldr	r3, [r3, #4]
 80094d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80094de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80094e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80094e4:	683b      	ldr	r3, [r7, #0]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	021b      	lsls	r3, r3, #8
 80094ea:	68fa      	ldr	r2, [r7, #12]
 80094ec:	4313      	orrs	r3, r2
 80094ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80094f0:	693b      	ldr	r3, [r7, #16]
 80094f2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80094f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80094f8:	683b      	ldr	r3, [r7, #0]
 80094fa:	689b      	ldr	r3, [r3, #8]
 80094fc:	051b      	lsls	r3, r3, #20
 80094fe:	693a      	ldr	r2, [r7, #16]
 8009500:	4313      	orrs	r3, r2
 8009502:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	4a1a      	ldr	r2, [pc, #104]	@ (8009570 <TIM_OC6_SetConfig+0xc0>)
 8009508:	4293      	cmp	r3, r2
 800950a:	d013      	beq.n	8009534 <TIM_OC6_SetConfig+0x84>
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	4a19      	ldr	r2, [pc, #100]	@ (8009574 <TIM_OC6_SetConfig+0xc4>)
 8009510:	4293      	cmp	r3, r2
 8009512:	d00f      	beq.n	8009534 <TIM_OC6_SetConfig+0x84>
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	4a18      	ldr	r2, [pc, #96]	@ (8009578 <TIM_OC6_SetConfig+0xc8>)
 8009518:	4293      	cmp	r3, r2
 800951a:	d00b      	beq.n	8009534 <TIM_OC6_SetConfig+0x84>
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	4a17      	ldr	r2, [pc, #92]	@ (800957c <TIM_OC6_SetConfig+0xcc>)
 8009520:	4293      	cmp	r3, r2
 8009522:	d007      	beq.n	8009534 <TIM_OC6_SetConfig+0x84>
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	4a16      	ldr	r2, [pc, #88]	@ (8009580 <TIM_OC6_SetConfig+0xd0>)
 8009528:	4293      	cmp	r3, r2
 800952a:	d003      	beq.n	8009534 <TIM_OC6_SetConfig+0x84>
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	4a15      	ldr	r2, [pc, #84]	@ (8009584 <TIM_OC6_SetConfig+0xd4>)
 8009530:	4293      	cmp	r3, r2
 8009532:	d109      	bne.n	8009548 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009534:	697b      	ldr	r3, [r7, #20]
 8009536:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800953a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	695b      	ldr	r3, [r3, #20]
 8009540:	029b      	lsls	r3, r3, #10
 8009542:	697a      	ldr	r2, [r7, #20]
 8009544:	4313      	orrs	r3, r2
 8009546:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	697a      	ldr	r2, [r7, #20]
 800954c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	68fa      	ldr	r2, [r7, #12]
 8009552:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009554:	683b      	ldr	r3, [r7, #0]
 8009556:	685a      	ldr	r2, [r3, #4]
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	693a      	ldr	r2, [r7, #16]
 8009560:	621a      	str	r2, [r3, #32]
}
 8009562:	bf00      	nop
 8009564:	371c      	adds	r7, #28
 8009566:	46bd      	mov	sp, r7
 8009568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956c:	4770      	bx	lr
 800956e:	bf00      	nop
 8009570:	40012c00 	.word	0x40012c00
 8009574:	40013400 	.word	0x40013400
 8009578:	40014000 	.word	0x40014000
 800957c:	40014400 	.word	0x40014400
 8009580:	40014800 	.word	0x40014800
 8009584:	40015000 	.word	0x40015000

08009588 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009588:	b480      	push	{r7}
 800958a:	b087      	sub	sp, #28
 800958c:	af00      	add	r7, sp, #0
 800958e:	60f8      	str	r0, [r7, #12]
 8009590:	60b9      	str	r1, [r7, #8]
 8009592:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	6a1b      	ldr	r3, [r3, #32]
 8009598:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	6a1b      	ldr	r3, [r3, #32]
 800959e:	f023 0201 	bic.w	r2, r3, #1
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	699b      	ldr	r3, [r3, #24]
 80095aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80095ac:	693b      	ldr	r3, [r7, #16]
 80095ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80095b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	011b      	lsls	r3, r3, #4
 80095b8:	693a      	ldr	r2, [r7, #16]
 80095ba:	4313      	orrs	r3, r2
 80095bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80095be:	697b      	ldr	r3, [r7, #20]
 80095c0:	f023 030a 	bic.w	r3, r3, #10
 80095c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80095c6:	697a      	ldr	r2, [r7, #20]
 80095c8:	68bb      	ldr	r3, [r7, #8]
 80095ca:	4313      	orrs	r3, r2
 80095cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	693a      	ldr	r2, [r7, #16]
 80095d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	697a      	ldr	r2, [r7, #20]
 80095d8:	621a      	str	r2, [r3, #32]
}
 80095da:	bf00      	nop
 80095dc:	371c      	adds	r7, #28
 80095de:	46bd      	mov	sp, r7
 80095e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e4:	4770      	bx	lr

080095e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80095e6:	b480      	push	{r7}
 80095e8:	b087      	sub	sp, #28
 80095ea:	af00      	add	r7, sp, #0
 80095ec:	60f8      	str	r0, [r7, #12]
 80095ee:	60b9      	str	r1, [r7, #8]
 80095f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	6a1b      	ldr	r3, [r3, #32]
 80095f6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	6a1b      	ldr	r3, [r3, #32]
 80095fc:	f023 0210 	bic.w	r2, r3, #16
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	699b      	ldr	r3, [r3, #24]
 8009608:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800960a:	693b      	ldr	r3, [r7, #16]
 800960c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009610:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	031b      	lsls	r3, r3, #12
 8009616:	693a      	ldr	r2, [r7, #16]
 8009618:	4313      	orrs	r3, r2
 800961a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800961c:	697b      	ldr	r3, [r7, #20]
 800961e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009622:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009624:	68bb      	ldr	r3, [r7, #8]
 8009626:	011b      	lsls	r3, r3, #4
 8009628:	697a      	ldr	r2, [r7, #20]
 800962a:	4313      	orrs	r3, r2
 800962c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	693a      	ldr	r2, [r7, #16]
 8009632:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	697a      	ldr	r2, [r7, #20]
 8009638:	621a      	str	r2, [r3, #32]
}
 800963a:	bf00      	nop
 800963c:	371c      	adds	r7, #28
 800963e:	46bd      	mov	sp, r7
 8009640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009644:	4770      	bx	lr

08009646 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009646:	b480      	push	{r7}
 8009648:	b085      	sub	sp, #20
 800964a:	af00      	add	r7, sp, #0
 800964c:	6078      	str	r0, [r7, #4]
 800964e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	689b      	ldr	r3, [r3, #8]
 8009654:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800965c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009660:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009662:	683a      	ldr	r2, [r7, #0]
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	4313      	orrs	r3, r2
 8009668:	f043 0307 	orr.w	r3, r3, #7
 800966c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	68fa      	ldr	r2, [r7, #12]
 8009672:	609a      	str	r2, [r3, #8]
}
 8009674:	bf00      	nop
 8009676:	3714      	adds	r7, #20
 8009678:	46bd      	mov	sp, r7
 800967a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967e:	4770      	bx	lr

08009680 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009680:	b480      	push	{r7}
 8009682:	b087      	sub	sp, #28
 8009684:	af00      	add	r7, sp, #0
 8009686:	60f8      	str	r0, [r7, #12]
 8009688:	60b9      	str	r1, [r7, #8]
 800968a:	607a      	str	r2, [r7, #4]
 800968c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	689b      	ldr	r3, [r3, #8]
 8009692:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009694:	697b      	ldr	r3, [r7, #20]
 8009696:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800969a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800969c:	683b      	ldr	r3, [r7, #0]
 800969e:	021a      	lsls	r2, r3, #8
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	431a      	orrs	r2, r3
 80096a4:	68bb      	ldr	r3, [r7, #8]
 80096a6:	4313      	orrs	r3, r2
 80096a8:	697a      	ldr	r2, [r7, #20]
 80096aa:	4313      	orrs	r3, r2
 80096ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	697a      	ldr	r2, [r7, #20]
 80096b2:	609a      	str	r2, [r3, #8]
}
 80096b4:	bf00      	nop
 80096b6:	371c      	adds	r7, #28
 80096b8:	46bd      	mov	sp, r7
 80096ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096be:	4770      	bx	lr

080096c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80096c0:	b480      	push	{r7}
 80096c2:	b087      	sub	sp, #28
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	60f8      	str	r0, [r7, #12]
 80096c8:	60b9      	str	r1, [r7, #8]
 80096ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80096cc:	68bb      	ldr	r3, [r7, #8]
 80096ce:	f003 031f 	and.w	r3, r3, #31
 80096d2:	2201      	movs	r2, #1
 80096d4:	fa02 f303 	lsl.w	r3, r2, r3
 80096d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	6a1a      	ldr	r2, [r3, #32]
 80096de:	697b      	ldr	r3, [r7, #20]
 80096e0:	43db      	mvns	r3, r3
 80096e2:	401a      	ands	r2, r3
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	6a1a      	ldr	r2, [r3, #32]
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	f003 031f 	and.w	r3, r3, #31
 80096f2:	6879      	ldr	r1, [r7, #4]
 80096f4:	fa01 f303 	lsl.w	r3, r1, r3
 80096f8:	431a      	orrs	r2, r3
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	621a      	str	r2, [r3, #32]
}
 80096fe:	bf00      	nop
 8009700:	371c      	adds	r7, #28
 8009702:	46bd      	mov	sp, r7
 8009704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009708:	4770      	bx	lr
	...

0800970c <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800970c:	b480      	push	{r7}
 800970e:	b083      	sub	sp, #12
 8009710:	af00      	add	r7, sp, #0
 8009712:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	4a26      	ldr	r2, [pc, #152]	@ (80097b0 <TIM_ResetCallback+0xa4>)
 8009718:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	4a25      	ldr	r2, [pc, #148]	@ (80097b4 <TIM_ResetCallback+0xa8>)
 8009720:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	4a24      	ldr	r2, [pc, #144]	@ (80097b8 <TIM_ResetCallback+0xac>)
 8009728:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	4a23      	ldr	r2, [pc, #140]	@ (80097bc <TIM_ResetCallback+0xb0>)
 8009730:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	4a22      	ldr	r2, [pc, #136]	@ (80097c0 <TIM_ResetCallback+0xb4>)
 8009738:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	4a21      	ldr	r2, [pc, #132]	@ (80097c4 <TIM_ResetCallback+0xb8>)
 8009740:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	4a20      	ldr	r2, [pc, #128]	@ (80097c8 <TIM_ResetCallback+0xbc>)
 8009748:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	4a1f      	ldr	r2, [pc, #124]	@ (80097cc <TIM_ResetCallback+0xc0>)
 8009750:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	4a1e      	ldr	r2, [pc, #120]	@ (80097d0 <TIM_ResetCallback+0xc4>)
 8009758:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	4a1d      	ldr	r2, [pc, #116]	@ (80097d4 <TIM_ResetCallback+0xc8>)
 8009760:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	4a1c      	ldr	r2, [pc, #112]	@ (80097d8 <TIM_ResetCallback+0xcc>)
 8009768:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	4a1b      	ldr	r2, [pc, #108]	@ (80097dc <TIM_ResetCallback+0xd0>)
 8009770:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	4a1a      	ldr	r2, [pc, #104]	@ (80097e0 <TIM_ResetCallback+0xd4>)
 8009778:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	4a19      	ldr	r2, [pc, #100]	@ (80097e4 <TIM_ResetCallback+0xd8>)
 8009780:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	4a18      	ldr	r2, [pc, #96]	@ (80097e8 <TIM_ResetCallback+0xdc>)
 8009788:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	4a17      	ldr	r2, [pc, #92]	@ (80097ec <TIM_ResetCallback+0xe0>)
 8009790:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	4a16      	ldr	r2, [pc, #88]	@ (80097f0 <TIM_ResetCallback+0xe4>)
 8009798:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	4a15      	ldr	r2, [pc, #84]	@ (80097f4 <TIM_ResetCallback+0xe8>)
 80097a0:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 80097a4:	bf00      	nop
 80097a6:	370c      	adds	r7, #12
 80097a8:	46bd      	mov	sp, r7
 80097aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ae:	4770      	bx	lr
 80097b0:	08004035 	.word	0x08004035
 80097b4:	08008a59 	.word	0x08008a59
 80097b8:	08008ad1 	.word	0x08008ad1
 80097bc:	08008ae5 	.word	0x08008ae5
 80097c0:	08008a81 	.word	0x08008a81
 80097c4:	08008a95 	.word	0x08008a95
 80097c8:	08008a6d 	.word	0x08008a6d
 80097cc:	08008aa9 	.word	0x08008aa9
 80097d0:	08008abd 	.word	0x08008abd
 80097d4:	08008af9 	.word	0x08008af9
 80097d8:	08009925 	.word	0x08009925
 80097dc:	08009939 	.word	0x08009939
 80097e0:	0800994d 	.word	0x0800994d
 80097e4:	08009961 	.word	0x08009961
 80097e8:	08009975 	.word	0x08009975
 80097ec:	08009989 	.word	0x08009989
 80097f0:	0800999d 	.word	0x0800999d
 80097f4:	080099b1 	.word	0x080099b1

080097f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80097f8:	b480      	push	{r7}
 80097fa:	b085      	sub	sp, #20
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]
 8009800:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009808:	2b01      	cmp	r3, #1
 800980a:	d101      	bne.n	8009810 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800980c:	2302      	movs	r3, #2
 800980e:	e074      	b.n	80098fa <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	2201      	movs	r2, #1
 8009814:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	2202      	movs	r2, #2
 800981c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	685b      	ldr	r3, [r3, #4]
 8009826:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	689b      	ldr	r3, [r3, #8]
 800982e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	4a34      	ldr	r2, [pc, #208]	@ (8009908 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009836:	4293      	cmp	r3, r2
 8009838:	d009      	beq.n	800984e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	4a33      	ldr	r2, [pc, #204]	@ (800990c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009840:	4293      	cmp	r3, r2
 8009842:	d004      	beq.n	800984e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	4a31      	ldr	r2, [pc, #196]	@ (8009910 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800984a:	4293      	cmp	r3, r2
 800984c:	d108      	bne.n	8009860 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009854:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009856:	683b      	ldr	r3, [r7, #0]
 8009858:	685b      	ldr	r3, [r3, #4]
 800985a:	68fa      	ldr	r2, [r7, #12]
 800985c:	4313      	orrs	r3, r2
 800985e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009866:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800986a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800986c:	683b      	ldr	r3, [r7, #0]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	68fa      	ldr	r2, [r7, #12]
 8009872:	4313      	orrs	r3, r2
 8009874:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	68fa      	ldr	r2, [r7, #12]
 800987c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	4a21      	ldr	r2, [pc, #132]	@ (8009908 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009884:	4293      	cmp	r3, r2
 8009886:	d022      	beq.n	80098ce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009890:	d01d      	beq.n	80098ce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	4a1f      	ldr	r2, [pc, #124]	@ (8009914 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8009898:	4293      	cmp	r3, r2
 800989a:	d018      	beq.n	80098ce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	4a1d      	ldr	r2, [pc, #116]	@ (8009918 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80098a2:	4293      	cmp	r3, r2
 80098a4:	d013      	beq.n	80098ce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	4a1c      	ldr	r2, [pc, #112]	@ (800991c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80098ac:	4293      	cmp	r3, r2
 80098ae:	d00e      	beq.n	80098ce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	4a15      	ldr	r2, [pc, #84]	@ (800990c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80098b6:	4293      	cmp	r3, r2
 80098b8:	d009      	beq.n	80098ce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	4a18      	ldr	r2, [pc, #96]	@ (8009920 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80098c0:	4293      	cmp	r3, r2
 80098c2:	d004      	beq.n	80098ce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	4a11      	ldr	r2, [pc, #68]	@ (8009910 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80098ca:	4293      	cmp	r3, r2
 80098cc:	d10c      	bne.n	80098e8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80098ce:	68bb      	ldr	r3, [r7, #8]
 80098d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80098d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80098d6:	683b      	ldr	r3, [r7, #0]
 80098d8:	689b      	ldr	r3, [r3, #8]
 80098da:	68ba      	ldr	r2, [r7, #8]
 80098dc:	4313      	orrs	r3, r2
 80098de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	68ba      	ldr	r2, [r7, #8]
 80098e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	2201      	movs	r2, #1
 80098ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2200      	movs	r2, #0
 80098f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80098f8:	2300      	movs	r3, #0
}
 80098fa:	4618      	mov	r0, r3
 80098fc:	3714      	adds	r7, #20
 80098fe:	46bd      	mov	sp, r7
 8009900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009904:	4770      	bx	lr
 8009906:	bf00      	nop
 8009908:	40012c00 	.word	0x40012c00
 800990c:	40013400 	.word	0x40013400
 8009910:	40015000 	.word	0x40015000
 8009914:	40000400 	.word	0x40000400
 8009918:	40000800 	.word	0x40000800
 800991c:	40000c00 	.word	0x40000c00
 8009920:	40014000 	.word	0x40014000

08009924 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009924:	b480      	push	{r7}
 8009926:	b083      	sub	sp, #12
 8009928:	af00      	add	r7, sp, #0
 800992a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800992c:	bf00      	nop
 800992e:	370c      	adds	r7, #12
 8009930:	46bd      	mov	sp, r7
 8009932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009936:	4770      	bx	lr

08009938 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009938:	b480      	push	{r7}
 800993a:	b083      	sub	sp, #12
 800993c:	af00      	add	r7, sp, #0
 800993e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8009940:	bf00      	nop
 8009942:	370c      	adds	r7, #12
 8009944:	46bd      	mov	sp, r7
 8009946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994a:	4770      	bx	lr

0800994c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800994c:	b480      	push	{r7}
 800994e:	b083      	sub	sp, #12
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009954:	bf00      	nop
 8009956:	370c      	adds	r7, #12
 8009958:	46bd      	mov	sp, r7
 800995a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995e:	4770      	bx	lr

08009960 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009960:	b480      	push	{r7}
 8009962:	b083      	sub	sp, #12
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009968:	bf00      	nop
 800996a:	370c      	adds	r7, #12
 800996c:	46bd      	mov	sp, r7
 800996e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009972:	4770      	bx	lr

08009974 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8009974:	b480      	push	{r7}
 8009976:	b083      	sub	sp, #12
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800997c:	bf00      	nop
 800997e:	370c      	adds	r7, #12
 8009980:	46bd      	mov	sp, r7
 8009982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009986:	4770      	bx	lr

08009988 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8009988:	b480      	push	{r7}
 800998a:	b083      	sub	sp, #12
 800998c:	af00      	add	r7, sp, #0
 800998e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8009990:	bf00      	nop
 8009992:	370c      	adds	r7, #12
 8009994:	46bd      	mov	sp, r7
 8009996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999a:	4770      	bx	lr

0800999c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800999c:	b480      	push	{r7}
 800999e:	b083      	sub	sp, #12
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80099a4:	bf00      	nop
 80099a6:	370c      	adds	r7, #12
 80099a8:	46bd      	mov	sp, r7
 80099aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ae:	4770      	bx	lr

080099b0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80099b0:	b480      	push	{r7}
 80099b2:	b083      	sub	sp, #12
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80099b8:	bf00      	nop
 80099ba:	370c      	adds	r7, #12
 80099bc:	46bd      	mov	sp, r7
 80099be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c2:	4770      	bx	lr

080099c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b082      	sub	sp, #8
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d101      	bne.n	80099d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80099d2:	2301      	movs	r3, #1
 80099d4:	e050      	b.n	8009a78 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d114      	bne.n	8009a0a <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2200      	movs	r2, #0
 80099e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 80099e8:	6878      	ldr	r0, [r7, #4]
 80099ea:	f000 fe8d 	bl	800a708 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d103      	bne.n	8009a00 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	4a21      	ldr	r2, [pc, #132]	@ (8009a80 <HAL_UART_Init+0xbc>)
 80099fc:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8009a06:	6878      	ldr	r0, [r7, #4]
 8009a08:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	2224      	movs	r2, #36	@ 0x24
 8009a0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	681a      	ldr	r2, [r3, #0]
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	f022 0201 	bic.w	r2, r2, #1
 8009a20:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d002      	beq.n	8009a30 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 8009a2a:	6878      	ldr	r0, [r7, #4]
 8009a2c:	f001 f9ba 	bl	800ada4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009a30:	6878      	ldr	r0, [r7, #4]
 8009a32:	f000 febb 	bl	800a7ac <UART_SetConfig>
 8009a36:	4603      	mov	r3, r0
 8009a38:	2b01      	cmp	r3, #1
 8009a3a:	d101      	bne.n	8009a40 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 8009a3c:	2301      	movs	r3, #1
 8009a3e:	e01b      	b.n	8009a78 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	685a      	ldr	r2, [r3, #4]
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009a4e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	689a      	ldr	r2, [r3, #8]
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009a5e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	681a      	ldr	r2, [r3, #0]
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	f042 0201 	orr.w	r2, r2, #1
 8009a6e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009a70:	6878      	ldr	r0, [r7, #4]
 8009a72:	f001 fa39 	bl	800aee8 <UART_CheckIdleState>
 8009a76:	4603      	mov	r3, r0
}
 8009a78:	4618      	mov	r0, r3
 8009a7a:	3708      	adds	r7, #8
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	bd80      	pop	{r7, pc}
 8009a80:	080045a5 	.word	0x080045a5

08009a84 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 8009a84:	b480      	push	{r7}
 8009a86:	b087      	sub	sp, #28
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	60f8      	str	r0, [r7, #12]
 8009a8c:	460b      	mov	r3, r1
 8009a8e:	607a      	str	r2, [r7, #4]
 8009a90:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8009a92:	2300      	movs	r3, #0
 8009a94:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d109      	bne.n	8009ab0 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009aa2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 8009aac:	2301      	movs	r3, #1
 8009aae:	e09c      	b.n	8009bea <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ab6:	2b20      	cmp	r3, #32
 8009ab8:	d16c      	bne.n	8009b94 <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 8009aba:	7afb      	ldrb	r3, [r7, #11]
 8009abc:	2b0c      	cmp	r3, #12
 8009abe:	d85e      	bhi.n	8009b7e <HAL_UART_RegisterCallback+0xfa>
 8009ac0:	a201      	add	r2, pc, #4	@ (adr r2, 8009ac8 <HAL_UART_RegisterCallback+0x44>)
 8009ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ac6:	bf00      	nop
 8009ac8:	08009afd 	.word	0x08009afd
 8009acc:	08009b07 	.word	0x08009b07
 8009ad0:	08009b11 	.word	0x08009b11
 8009ad4:	08009b1b 	.word	0x08009b1b
 8009ad8:	08009b25 	.word	0x08009b25
 8009adc:	08009b2f 	.word	0x08009b2f
 8009ae0:	08009b39 	.word	0x08009b39
 8009ae4:	08009b43 	.word	0x08009b43
 8009ae8:	08009b4d 	.word	0x08009b4d
 8009aec:	08009b57 	.word	0x08009b57
 8009af0:	08009b61 	.word	0x08009b61
 8009af4:	08009b6b 	.word	0x08009b6b
 8009af8:	08009b75 	.word	0x08009b75
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	687a      	ldr	r2, [r7, #4]
 8009b00:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8009b04:	e070      	b.n	8009be8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	687a      	ldr	r2, [r7, #4]
 8009b0a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8009b0e:	e06b      	b.n	8009be8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	687a      	ldr	r2, [r7, #4]
 8009b14:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8009b18:	e066      	b.n	8009be8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	687a      	ldr	r2, [r7, #4]
 8009b1e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8009b22:	e061      	b.n	8009be8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	687a      	ldr	r2, [r7, #4]
 8009b28:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8009b2c:	e05c      	b.n	8009be8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	687a      	ldr	r2, [r7, #4]
 8009b32:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8009b36:	e057      	b.n	8009be8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	687a      	ldr	r2, [r7, #4]
 8009b3c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8009b40:	e052      	b.n	8009be8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	687a      	ldr	r2, [r7, #4]
 8009b46:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8009b4a:	e04d      	b.n	8009be8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	687a      	ldr	r2, [r7, #4]
 8009b50:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 8009b54:	e048      	b.n	8009be8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	687a      	ldr	r2, [r7, #4]
 8009b5a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8009b5e:	e043      	b.n	8009be8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	687a      	ldr	r2, [r7, #4]
 8009b64:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8009b68:	e03e      	b.n	8009be8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	687a      	ldr	r2, [r7, #4]
 8009b6e:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 8009b72:	e039      	b.n	8009be8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	687a      	ldr	r2, [r7, #4]
 8009b78:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8009b7c:	e034      	b.n	8009be8 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b84:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 8009b8e:	2301      	movs	r3, #1
 8009b90:	75fb      	strb	r3, [r7, #23]
        break;
 8009b92:	e029      	b.n	8009be8 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d11a      	bne.n	8009bd4 <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 8009b9e:	7afb      	ldrb	r3, [r7, #11]
 8009ba0:	2b0b      	cmp	r3, #11
 8009ba2:	d002      	beq.n	8009baa <HAL_UART_RegisterCallback+0x126>
 8009ba4:	2b0c      	cmp	r3, #12
 8009ba6:	d005      	beq.n	8009bb4 <HAL_UART_RegisterCallback+0x130>
 8009ba8:	e009      	b.n	8009bbe <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	687a      	ldr	r2, [r7, #4]
 8009bae:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 8009bb2:	e019      	b.n	8009be8 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	687a      	ldr	r2, [r7, #4]
 8009bb8:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8009bbc:	e014      	b.n	8009be8 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bc4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 8009bce:	2301      	movs	r3, #1
 8009bd0:	75fb      	strb	r3, [r7, #23]
        break;
 8009bd2:	e009      	b.n	8009be8 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bda:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 8009be4:	2301      	movs	r3, #1
 8009be6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8009be8:	7dfb      	ldrb	r3, [r7, #23]
}
 8009bea:	4618      	mov	r0, r3
 8009bec:	371c      	adds	r7, #28
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf4:	4770      	bx	lr
 8009bf6:	bf00      	nop

08009bf8 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b08a      	sub	sp, #40	@ 0x28
 8009bfc:	af02      	add	r7, sp, #8
 8009bfe:	60f8      	str	r0, [r7, #12]
 8009c00:	60b9      	str	r1, [r7, #8]
 8009c02:	603b      	str	r3, [r7, #0]
 8009c04:	4613      	mov	r3, r2
 8009c06:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009c0e:	2b20      	cmp	r3, #32
 8009c10:	f040 80b5 	bne.w	8009d7e <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8009c14:	68bb      	ldr	r3, [r7, #8]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d002      	beq.n	8009c20 <HAL_UART_Receive+0x28>
 8009c1a:	88fb      	ldrh	r3, [r7, #6]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d101      	bne.n	8009c24 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8009c20:	2301      	movs	r3, #1
 8009c22:	e0ad      	b.n	8009d80 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	2200      	movs	r2, #0
 8009c28:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	2222      	movs	r2, #34	@ 0x22
 8009c30:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	2200      	movs	r2, #0
 8009c38:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009c3a:	f7fa fec3 	bl	80049c4 <HAL_GetTick>
 8009c3e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	88fa      	ldrh	r2, [r7, #6]
 8009c44:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	88fa      	ldrh	r2, [r7, #6]
 8009c4c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	689b      	ldr	r3, [r3, #8]
 8009c54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c58:	d10e      	bne.n	8009c78 <HAL_UART_Receive+0x80>
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	691b      	ldr	r3, [r3, #16]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d105      	bne.n	8009c6e <HAL_UART_Receive+0x76>
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8009c68:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009c6c:	e02d      	b.n	8009cca <HAL_UART_Receive+0xd2>
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	22ff      	movs	r2, #255	@ 0xff
 8009c72:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009c76:	e028      	b.n	8009cca <HAL_UART_Receive+0xd2>
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	689b      	ldr	r3, [r3, #8]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d10d      	bne.n	8009c9c <HAL_UART_Receive+0xa4>
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	691b      	ldr	r3, [r3, #16]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d104      	bne.n	8009c92 <HAL_UART_Receive+0x9a>
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	22ff      	movs	r2, #255	@ 0xff
 8009c8c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009c90:	e01b      	b.n	8009cca <HAL_UART_Receive+0xd2>
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	227f      	movs	r2, #127	@ 0x7f
 8009c96:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009c9a:	e016      	b.n	8009cca <HAL_UART_Receive+0xd2>
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	689b      	ldr	r3, [r3, #8]
 8009ca0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009ca4:	d10d      	bne.n	8009cc2 <HAL_UART_Receive+0xca>
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	691b      	ldr	r3, [r3, #16]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d104      	bne.n	8009cb8 <HAL_UART_Receive+0xc0>
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	227f      	movs	r2, #127	@ 0x7f
 8009cb2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009cb6:	e008      	b.n	8009cca <HAL_UART_Receive+0xd2>
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	223f      	movs	r2, #63	@ 0x3f
 8009cbc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009cc0:	e003      	b.n	8009cca <HAL_UART_Receive+0xd2>
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	2200      	movs	r2, #0
 8009cc6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009cd0:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	689b      	ldr	r3, [r3, #8]
 8009cd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009cda:	d108      	bne.n	8009cee <HAL_UART_Receive+0xf6>
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	691b      	ldr	r3, [r3, #16]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d104      	bne.n	8009cee <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009ce8:	68bb      	ldr	r3, [r7, #8]
 8009cea:	61bb      	str	r3, [r7, #24]
 8009cec:	e003      	b.n	8009cf6 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8009cee:	68bb      	ldr	r3, [r7, #8]
 8009cf0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8009cf6:	e036      	b.n	8009d66 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8009cf8:	683b      	ldr	r3, [r7, #0]
 8009cfa:	9300      	str	r3, [sp, #0]
 8009cfc:	697b      	ldr	r3, [r7, #20]
 8009cfe:	2200      	movs	r2, #0
 8009d00:	2120      	movs	r1, #32
 8009d02:	68f8      	ldr	r0, [r7, #12]
 8009d04:	f001 f99a 	bl	800b03c <UART_WaitOnFlagUntilTimeout>
 8009d08:	4603      	mov	r3, r0
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d005      	beq.n	8009d1a <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	2220      	movs	r2, #32
 8009d12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8009d16:	2303      	movs	r3, #3
 8009d18:	e032      	b.n	8009d80 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8009d1a:	69fb      	ldr	r3, [r7, #28]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d10c      	bne.n	8009d3a <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d26:	b29a      	uxth	r2, r3
 8009d28:	8a7b      	ldrh	r3, [r7, #18]
 8009d2a:	4013      	ands	r3, r2
 8009d2c:	b29a      	uxth	r2, r3
 8009d2e:	69bb      	ldr	r3, [r7, #24]
 8009d30:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8009d32:	69bb      	ldr	r3, [r7, #24]
 8009d34:	3302      	adds	r3, #2
 8009d36:	61bb      	str	r3, [r7, #24]
 8009d38:	e00c      	b.n	8009d54 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d40:	b2da      	uxtb	r2, r3
 8009d42:	8a7b      	ldrh	r3, [r7, #18]
 8009d44:	b2db      	uxtb	r3, r3
 8009d46:	4013      	ands	r3, r2
 8009d48:	b2da      	uxtb	r2, r3
 8009d4a:	69fb      	ldr	r3, [r7, #28]
 8009d4c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8009d4e:	69fb      	ldr	r3, [r7, #28]
 8009d50:	3301      	adds	r3, #1
 8009d52:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009d5a:	b29b      	uxth	r3, r3
 8009d5c:	3b01      	subs	r3, #1
 8009d5e:	b29a      	uxth	r2, r3
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009d6c:	b29b      	uxth	r3, r3
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d1c2      	bne.n	8009cf8 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	2220      	movs	r2, #32
 8009d76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	e000      	b.n	8009d80 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8009d7e:	2302      	movs	r3, #2
  }
}
 8009d80:	4618      	mov	r0, r3
 8009d82:	3720      	adds	r7, #32
 8009d84:	46bd      	mov	sp, r7
 8009d86:	bd80      	pop	{r7, pc}

08009d88 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009d88:	b580      	push	{r7, lr}
 8009d8a:	b08a      	sub	sp, #40	@ 0x28
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	60f8      	str	r0, [r7, #12]
 8009d90:	60b9      	str	r1, [r7, #8]
 8009d92:	4613      	mov	r3, r2
 8009d94:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d9c:	2b20      	cmp	r3, #32
 8009d9e:	d167      	bne.n	8009e70 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8009da0:	68bb      	ldr	r3, [r7, #8]
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d002      	beq.n	8009dac <HAL_UART_Transmit_DMA+0x24>
 8009da6:	88fb      	ldrh	r3, [r7, #6]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d101      	bne.n	8009db0 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8009dac:	2301      	movs	r3, #1
 8009dae:	e060      	b.n	8009e72 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	68ba      	ldr	r2, [r7, #8]
 8009db4:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	88fa      	ldrh	r2, [r7, #6]
 8009dba:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	88fa      	ldrh	r2, [r7, #6]
 8009dc2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	2200      	movs	r2, #0
 8009dca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	2221      	movs	r2, #33	@ 0x21
 8009dd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d028      	beq.n	8009e30 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009de2:	4a26      	ldr	r2, [pc, #152]	@ (8009e7c <HAL_UART_Transmit_DMA+0xf4>)
 8009de4:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009dea:	4a25      	ldr	r2, [pc, #148]	@ (8009e80 <HAL_UART_Transmit_DMA+0xf8>)
 8009dec:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009df2:	4a24      	ldr	r2, [pc, #144]	@ (8009e84 <HAL_UART_Transmit_DMA+0xfc>)
 8009df4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e06:	4619      	mov	r1, r3
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	3328      	adds	r3, #40	@ 0x28
 8009e0e:	461a      	mov	r2, r3
 8009e10:	88fb      	ldrh	r3, [r7, #6]
 8009e12:	f7fc f89b 	bl	8005f4c <HAL_DMA_Start_IT>
 8009e16:	4603      	mov	r3, r0
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d009      	beq.n	8009e30 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	2210      	movs	r2, #16
 8009e20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	2220      	movs	r2, #32
 8009e28:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8009e2c:	2301      	movs	r3, #1
 8009e2e:	e020      	b.n	8009e72 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	2240      	movs	r2, #64	@ 0x40
 8009e36:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	3308      	adds	r3, #8
 8009e3e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e40:	697b      	ldr	r3, [r7, #20]
 8009e42:	e853 3f00 	ldrex	r3, [r3]
 8009e46:	613b      	str	r3, [r7, #16]
   return(result);
 8009e48:	693b      	ldr	r3, [r7, #16]
 8009e4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	3308      	adds	r3, #8
 8009e56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009e58:	623a      	str	r2, [r7, #32]
 8009e5a:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e5c:	69f9      	ldr	r1, [r7, #28]
 8009e5e:	6a3a      	ldr	r2, [r7, #32]
 8009e60:	e841 2300 	strex	r3, r2, [r1]
 8009e64:	61bb      	str	r3, [r7, #24]
   return(result);
 8009e66:	69bb      	ldr	r3, [r7, #24]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d1e5      	bne.n	8009e38 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	e000      	b.n	8009e72 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8009e70:	2302      	movs	r3, #2
  }
}
 8009e72:	4618      	mov	r0, r3
 8009e74:	3728      	adds	r7, #40	@ 0x28
 8009e76:	46bd      	mov	sp, r7
 8009e78:	bd80      	pop	{r7, pc}
 8009e7a:	bf00      	nop
 8009e7c:	0800b3b3 	.word	0x0800b3b3
 8009e80:	0800b451 	.word	0x0800b451
 8009e84:	0800b5eb 	.word	0x0800b5eb

08009e88 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b08a      	sub	sp, #40	@ 0x28
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	60f8      	str	r0, [r7, #12]
 8009e90:	60b9      	str	r1, [r7, #8]
 8009e92:	4613      	mov	r3, r2
 8009e94:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009e9c:	2b20      	cmp	r3, #32
 8009e9e:	d137      	bne.n	8009f10 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8009ea0:	68bb      	ldr	r3, [r7, #8]
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d002      	beq.n	8009eac <HAL_UART_Receive_DMA+0x24>
 8009ea6:	88fb      	ldrh	r3, [r7, #6]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d101      	bne.n	8009eb0 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8009eac:	2301      	movs	r3, #1
 8009eae:	e030      	b.n	8009f12 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	4a18      	ldr	r2, [pc, #96]	@ (8009f1c <HAL_UART_Receive_DMA+0x94>)
 8009ebc:	4293      	cmp	r3, r2
 8009ebe:	d01f      	beq.n	8009f00 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	685b      	ldr	r3, [r3, #4]
 8009ec6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d018      	beq.n	8009f00 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ed4:	697b      	ldr	r3, [r7, #20]
 8009ed6:	e853 3f00 	ldrex	r3, [r3]
 8009eda:	613b      	str	r3, [r7, #16]
   return(result);
 8009edc:	693b      	ldr	r3, [r7, #16]
 8009ede:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009ee2:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	461a      	mov	r2, r3
 8009eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eec:	623b      	str	r3, [r7, #32]
 8009eee:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ef0:	69f9      	ldr	r1, [r7, #28]
 8009ef2:	6a3a      	ldr	r2, [r7, #32]
 8009ef4:	e841 2300 	strex	r3, r2, [r1]
 8009ef8:	61bb      	str	r3, [r7, #24]
   return(result);
 8009efa:	69bb      	ldr	r3, [r7, #24]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d1e6      	bne.n	8009ece <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009f00:	88fb      	ldrh	r3, [r7, #6]
 8009f02:	461a      	mov	r2, r3
 8009f04:	68b9      	ldr	r1, [r7, #8]
 8009f06:	68f8      	ldr	r0, [r7, #12]
 8009f08:	f001 f906 	bl	800b118 <UART_Start_Receive_DMA>
 8009f0c:	4603      	mov	r3, r0
 8009f0e:	e000      	b.n	8009f12 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009f10:	2302      	movs	r3, #2
  }
}
 8009f12:	4618      	mov	r0, r3
 8009f14:	3728      	adds	r7, #40	@ 0x28
 8009f16:	46bd      	mov	sp, r7
 8009f18:	bd80      	pop	{r7, pc}
 8009f1a:	bf00      	nop
 8009f1c:	40008000 	.word	0x40008000

08009f20 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009f20:	b580      	push	{r7, lr}
 8009f22:	b0ba      	sub	sp, #232	@ 0xe8
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	69db      	ldr	r3, [r3, #28]
 8009f2e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	689b      	ldr	r3, [r3, #8]
 8009f42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009f46:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009f4a:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009f4e:	4013      	ands	r3, r2
 8009f50:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009f54:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d11b      	bne.n	8009f94 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009f5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f60:	f003 0320 	and.w	r3, r3, #32
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d015      	beq.n	8009f94 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009f68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009f6c:	f003 0320 	and.w	r3, r3, #32
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d105      	bne.n	8009f80 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009f74:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009f78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d009      	beq.n	8009f94 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	f000 82f3 	beq.w	800a570 <HAL_UART_IRQHandler+0x650>
      {
        huart->RxISR(huart);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009f8e:	6878      	ldr	r0, [r7, #4]
 8009f90:	4798      	blx	r3
      }
      return;
 8009f92:	e2ed      	b.n	800a570 <HAL_UART_IRQHandler+0x650>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009f94:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	f000 8129 	beq.w	800a1f0 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009f9e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009fa2:	4b90      	ldr	r3, [pc, #576]	@ (800a1e4 <HAL_UART_IRQHandler+0x2c4>)
 8009fa4:	4013      	ands	r3, r2
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d106      	bne.n	8009fb8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009faa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009fae:	4b8e      	ldr	r3, [pc, #568]	@ (800a1e8 <HAL_UART_IRQHandler+0x2c8>)
 8009fb0:	4013      	ands	r3, r2
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	f000 811c 	beq.w	800a1f0 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009fb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009fbc:	f003 0301 	and.w	r3, r3, #1
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d011      	beq.n	8009fe8 <HAL_UART_IRQHandler+0xc8>
 8009fc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009fc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d00b      	beq.n	8009fe8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	2201      	movs	r2, #1
 8009fd6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fde:	f043 0201 	orr.w	r2, r3, #1
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009fe8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009fec:	f003 0302 	and.w	r3, r3, #2
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d011      	beq.n	800a018 <HAL_UART_IRQHandler+0xf8>
 8009ff4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009ff8:	f003 0301 	and.w	r3, r3, #1
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d00b      	beq.n	800a018 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	2202      	movs	r2, #2
 800a006:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a00e:	f043 0204 	orr.w	r2, r3, #4
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a018:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a01c:	f003 0304 	and.w	r3, r3, #4
 800a020:	2b00      	cmp	r3, #0
 800a022:	d011      	beq.n	800a048 <HAL_UART_IRQHandler+0x128>
 800a024:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a028:	f003 0301 	and.w	r3, r3, #1
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d00b      	beq.n	800a048 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	2204      	movs	r2, #4
 800a036:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a03e:	f043 0202 	orr.w	r2, r3, #2
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a048:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a04c:	f003 0308 	and.w	r3, r3, #8
 800a050:	2b00      	cmp	r3, #0
 800a052:	d017      	beq.n	800a084 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a054:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a058:	f003 0320 	and.w	r3, r3, #32
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d105      	bne.n	800a06c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a060:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a064:	4b5f      	ldr	r3, [pc, #380]	@ (800a1e4 <HAL_UART_IRQHandler+0x2c4>)
 800a066:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d00b      	beq.n	800a084 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	2208      	movs	r2, #8
 800a072:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a07a:	f043 0208 	orr.w	r2, r3, #8
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a084:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a088:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d012      	beq.n	800a0b6 <HAL_UART_IRQHandler+0x196>
 800a090:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a094:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d00c      	beq.n	800a0b6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a0a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0ac:	f043 0220 	orr.w	r2, r3, #32
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	f000 8259 	beq.w	800a574 <HAL_UART_IRQHandler+0x654>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a0c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a0c6:	f003 0320 	and.w	r3, r3, #32
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d013      	beq.n	800a0f6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a0ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a0d2:	f003 0320 	and.w	r3, r3, #32
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d105      	bne.n	800a0e6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a0da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a0de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d007      	beq.n	800a0f6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d003      	beq.n	800a0f6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a0f2:	6878      	ldr	r0, [r7, #4]
 800a0f4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0fc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	689b      	ldr	r3, [r3, #8]
 800a106:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a10a:	2b40      	cmp	r3, #64	@ 0x40
 800a10c:	d005      	beq.n	800a11a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a10e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a112:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a116:	2b00      	cmp	r3, #0
 800a118:	d058      	beq.n	800a1cc <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a11a:	6878      	ldr	r0, [r7, #4]
 800a11c:	f001 f8e3 	bl	800b2e6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	689b      	ldr	r3, [r3, #8]
 800a126:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a12a:	2b40      	cmp	r3, #64	@ 0x40
 800a12c:	d148      	bne.n	800a1c0 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	3308      	adds	r3, #8
 800a134:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a138:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a13c:	e853 3f00 	ldrex	r3, [r3]
 800a140:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a144:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a148:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a14c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	3308      	adds	r3, #8
 800a156:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a15a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a15e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a162:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a166:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a16a:	e841 2300 	strex	r3, r2, [r1]
 800a16e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a172:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a176:	2b00      	cmp	r3, #0
 800a178:	d1d9      	bne.n	800a12e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a180:	2b00      	cmp	r3, #0
 800a182:	d017      	beq.n	800a1b4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a18a:	4a18      	ldr	r2, [pc, #96]	@ (800a1ec <HAL_UART_IRQHandler+0x2cc>)
 800a18c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a194:	4618      	mov	r0, r3
 800a196:	f7fb ffad 	bl	80060f4 <HAL_DMA_Abort_IT>
 800a19a:	4603      	mov	r3, r0
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d01f      	beq.n	800a1e0 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a1a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1a8:	687a      	ldr	r2, [r7, #4]
 800a1aa:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800a1ae:	4610      	mov	r0, r2
 800a1b0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a1b2:	e015      	b.n	800a1e0 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a1ba:	6878      	ldr	r0, [r7, #4]
 800a1bc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a1be:	e00f      	b.n	800a1e0 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a1c6:	6878      	ldr	r0, [r7, #4]
 800a1c8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a1ca:	e009      	b.n	800a1e0 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a1d2:	6878      	ldr	r0, [r7, #4]
 800a1d4:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	2200      	movs	r2, #0
 800a1da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800a1de:	e1c9      	b.n	800a574 <HAL_UART_IRQHandler+0x654>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a1e0:	bf00      	nop
    return;
 800a1e2:	e1c7      	b.n	800a574 <HAL_UART_IRQHandler+0x654>
 800a1e4:	10000001 	.word	0x10000001
 800a1e8:	04000120 	.word	0x04000120
 800a1ec:	0800b66f 	.word	0x0800b66f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a1f4:	2b01      	cmp	r3, #1
 800a1f6:	f040 8157 	bne.w	800a4a8 <HAL_UART_IRQHandler+0x588>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a1fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a1fe:	f003 0310 	and.w	r3, r3, #16
 800a202:	2b00      	cmp	r3, #0
 800a204:	f000 8150 	beq.w	800a4a8 <HAL_UART_IRQHandler+0x588>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a208:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a20c:	f003 0310 	and.w	r3, r3, #16
 800a210:	2b00      	cmp	r3, #0
 800a212:	f000 8149 	beq.w	800a4a8 <HAL_UART_IRQHandler+0x588>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	2210      	movs	r2, #16
 800a21c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	689b      	ldr	r3, [r3, #8]
 800a224:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a228:	2b40      	cmp	r3, #64	@ 0x40
 800a22a:	f040 80bd 	bne.w	800a3a8 <HAL_UART_IRQHandler+0x488>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	685b      	ldr	r3, [r3, #4]
 800a238:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a23c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a240:	2b00      	cmp	r3, #0
 800a242:	f000 8199 	beq.w	800a578 <HAL_UART_IRQHandler+0x658>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a24c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a250:	429a      	cmp	r2, r3
 800a252:	f080 8191 	bcs.w	800a578 <HAL_UART_IRQHandler+0x658>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a25c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	f003 0320 	and.w	r3, r3, #32
 800a26e:	2b00      	cmp	r3, #0
 800a270:	f040 8087 	bne.w	800a382 <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a27c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a280:	e853 3f00 	ldrex	r3, [r3]
 800a284:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a288:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a28c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a290:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	461a      	mov	r2, r3
 800a29a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a29e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a2a2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2a6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a2aa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a2ae:	e841 2300 	strex	r3, r2, [r1]
 800a2b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a2b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d1da      	bne.n	800a274 <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	3308      	adds	r3, #8
 800a2c4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a2c8:	e853 3f00 	ldrex	r3, [r3]
 800a2cc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a2ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a2d0:	f023 0301 	bic.w	r3, r3, #1
 800a2d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	3308      	adds	r3, #8
 800a2de:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a2e2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a2e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2e8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a2ea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a2ee:	e841 2300 	strex	r3, r2, [r1]
 800a2f2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a2f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d1e1      	bne.n	800a2be <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	3308      	adds	r3, #8
 800a300:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a302:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a304:	e853 3f00 	ldrex	r3, [r3]
 800a308:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a30a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a30c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a310:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	3308      	adds	r3, #8
 800a31a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a31e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a320:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a322:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a324:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a326:	e841 2300 	strex	r3, r2, [r1]
 800a32a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a32c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d1e3      	bne.n	800a2fa <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	2220      	movs	r2, #32
 800a336:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	2200      	movs	r2, #0
 800a33e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a346:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a348:	e853 3f00 	ldrex	r3, [r3]
 800a34c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a34e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a350:	f023 0310 	bic.w	r3, r3, #16
 800a354:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	461a      	mov	r2, r3
 800a35e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a362:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a364:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a366:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a368:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a36a:	e841 2300 	strex	r3, r2, [r1]
 800a36e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a370:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a372:	2b00      	cmp	r3, #0
 800a374:	d1e4      	bne.n	800a340 <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a37c:	4618      	mov	r0, r3
 800a37e:	f7fb fe60 	bl	8006042 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	2202      	movs	r2, #2
 800a386:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a38e:	687a      	ldr	r2, [r7, #4]
 800a390:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 800a394:	687a      	ldr	r2, [r7, #4]
 800a396:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 800a39a:	b292      	uxth	r2, r2
 800a39c:	1a8a      	subs	r2, r1, r2
 800a39e:	b292      	uxth	r2, r2
 800a3a0:	4611      	mov	r1, r2
 800a3a2:	6878      	ldr	r0, [r7, #4]
 800a3a4:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a3a6:	e0e7      	b.n	800a578 <HAL_UART_IRQHandler+0x658>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a3b4:	b29b      	uxth	r3, r3
 800a3b6:	1ad3      	subs	r3, r2, r3
 800a3b8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a3c2:	b29b      	uxth	r3, r3
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	f000 80d9 	beq.w	800a57c <HAL_UART_IRQHandler+0x65c>
          && (nb_rx_data > 0U))
 800a3ca:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	f000 80d4 	beq.w	800a57c <HAL_UART_IRQHandler+0x65c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3dc:	e853 3f00 	ldrex	r3, [r3]
 800a3e0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a3e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a3e8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	461a      	mov	r2, r3
 800a3f2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a3f6:	647b      	str	r3, [r7, #68]	@ 0x44
 800a3f8:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3fa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a3fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a3fe:	e841 2300 	strex	r3, r2, [r1]
 800a402:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a404:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a406:	2b00      	cmp	r3, #0
 800a408:	d1e4      	bne.n	800a3d4 <HAL_UART_IRQHandler+0x4b4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	3308      	adds	r3, #8
 800a410:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a414:	e853 3f00 	ldrex	r3, [r3]
 800a418:	623b      	str	r3, [r7, #32]
   return(result);
 800a41a:	6a3b      	ldr	r3, [r7, #32]
 800a41c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a420:	f023 0301 	bic.w	r3, r3, #1
 800a424:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	3308      	adds	r3, #8
 800a42e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a432:	633a      	str	r2, [r7, #48]	@ 0x30
 800a434:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a436:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a438:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a43a:	e841 2300 	strex	r3, r2, [r1]
 800a43e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a440:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a442:	2b00      	cmp	r3, #0
 800a444:	d1e1      	bne.n	800a40a <HAL_UART_IRQHandler+0x4ea>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	2220      	movs	r2, #32
 800a44a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	2200      	movs	r2, #0
 800a452:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	2200      	movs	r2, #0
 800a458:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a460:	693b      	ldr	r3, [r7, #16]
 800a462:	e853 3f00 	ldrex	r3, [r3]
 800a466:	60fb      	str	r3, [r7, #12]
   return(result);
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	f023 0310 	bic.w	r3, r3, #16
 800a46e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	461a      	mov	r2, r3
 800a478:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a47c:	61fb      	str	r3, [r7, #28]
 800a47e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a480:	69b9      	ldr	r1, [r7, #24]
 800a482:	69fa      	ldr	r2, [r7, #28]
 800a484:	e841 2300 	strex	r3, r2, [r1]
 800a488:	617b      	str	r3, [r7, #20]
   return(result);
 800a48a:	697b      	ldr	r3, [r7, #20]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d1e4      	bne.n	800a45a <HAL_UART_IRQHandler+0x53a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	2202      	movs	r2, #2
 800a494:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a49c:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 800a4a0:	4611      	mov	r1, r2
 800a4a2:	6878      	ldr	r0, [r7, #4]
 800a4a4:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a4a6:	e069      	b.n	800a57c <HAL_UART_IRQHandler+0x65c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a4a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a4ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d010      	beq.n	800a4d6 <HAL_UART_IRQHandler+0x5b6>
 800a4b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a4b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d00a      	beq.n	800a4d6 <HAL_UART_IRQHandler+0x5b6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a4c8:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a4d0:	6878      	ldr	r0, [r7, #4]
 800a4d2:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a4d4:	e055      	b.n	800a582 <HAL_UART_IRQHandler+0x662>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a4d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a4da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d014      	beq.n	800a50c <HAL_UART_IRQHandler+0x5ec>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a4e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a4e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d105      	bne.n	800a4fa <HAL_UART_IRQHandler+0x5da>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a4ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a4f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d008      	beq.n	800a50c <HAL_UART_IRQHandler+0x5ec>
  {
    if (huart->TxISR != NULL)
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d03e      	beq.n	800a580 <HAL_UART_IRQHandler+0x660>
    {
      huart->TxISR(huart);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a506:	6878      	ldr	r0, [r7, #4]
 800a508:	4798      	blx	r3
    }
    return;
 800a50a:	e039      	b.n	800a580 <HAL_UART_IRQHandler+0x660>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a50c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a514:	2b00      	cmp	r3, #0
 800a516:	d009      	beq.n	800a52c <HAL_UART_IRQHandler+0x60c>
 800a518:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a51c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a520:	2b00      	cmp	r3, #0
 800a522:	d003      	beq.n	800a52c <HAL_UART_IRQHandler+0x60c>
  {
    UART_EndTransmit_IT(huart);
 800a524:	6878      	ldr	r0, [r7, #4]
 800a526:	f001 f8ba 	bl	800b69e <UART_EndTransmit_IT>
    return;
 800a52a:	e02a      	b.n	800a582 <HAL_UART_IRQHandler+0x662>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a52c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a530:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a534:	2b00      	cmp	r3, #0
 800a536:	d00b      	beq.n	800a550 <HAL_UART_IRQHandler+0x630>
 800a538:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a53c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a540:	2b00      	cmp	r3, #0
 800a542:	d005      	beq.n	800a550 <HAL_UART_IRQHandler+0x630>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a54a:	6878      	ldr	r0, [r7, #4]
 800a54c:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a54e:	e018      	b.n	800a582 <HAL_UART_IRQHandler+0x662>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a550:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a554:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d012      	beq.n	800a582 <HAL_UART_IRQHandler+0x662>
 800a55c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a560:	2b00      	cmp	r3, #0
 800a562:	da0e      	bge.n	800a582 <HAL_UART_IRQHandler+0x662>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800a56a:	6878      	ldr	r0, [r7, #4]
 800a56c:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a56e:	e008      	b.n	800a582 <HAL_UART_IRQHandler+0x662>
      return;
 800a570:	bf00      	nop
 800a572:	e006      	b.n	800a582 <HAL_UART_IRQHandler+0x662>
    return;
 800a574:	bf00      	nop
 800a576:	e004      	b.n	800a582 <HAL_UART_IRQHandler+0x662>
      return;
 800a578:	bf00      	nop
 800a57a:	e002      	b.n	800a582 <HAL_UART_IRQHandler+0x662>
      return;
 800a57c:	bf00      	nop
 800a57e:	e000      	b.n	800a582 <HAL_UART_IRQHandler+0x662>
    return;
 800a580:	bf00      	nop
  }
}
 800a582:	37e8      	adds	r7, #232	@ 0xe8
 800a584:	46bd      	mov	sp, r7
 800a586:	bd80      	pop	{r7, pc}

0800a588 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a588:	b480      	push	{r7}
 800a58a:	b083      	sub	sp, #12
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a590:	bf00      	nop
 800a592:	370c      	adds	r7, #12
 800a594:	46bd      	mov	sp, r7
 800a596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59a:	4770      	bx	lr

0800a59c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a59c:	b480      	push	{r7}
 800a59e:	b083      	sub	sp, #12
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800a5a4:	bf00      	nop
 800a5a6:	370c      	adds	r7, #12
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ae:	4770      	bx	lr

0800a5b0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a5b0:	b480      	push	{r7}
 800a5b2:	b083      	sub	sp, #12
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800a5b8:	bf00      	nop
 800a5ba:	370c      	adds	r7, #12
 800a5bc:	46bd      	mov	sp, r7
 800a5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c2:	4770      	bx	lr

0800a5c4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a5c4:	b480      	push	{r7}
 800a5c6:	b083      	sub	sp, #12
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800a5cc:	bf00      	nop
 800a5ce:	370c      	adds	r7, #12
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d6:	4770      	bx	lr

0800a5d8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a5d8:	b480      	push	{r7}
 800a5da:	b083      	sub	sp, #12
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a5e0:	bf00      	nop
 800a5e2:	370c      	adds	r7, #12
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ea:	4770      	bx	lr

0800a5ec <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800a5ec:	b480      	push	{r7}
 800a5ee:	b083      	sub	sp, #12
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800a5f4:	bf00      	nop
 800a5f6:	370c      	adds	r7, #12
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fe:	4770      	bx	lr

0800a600 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800a600:	b480      	push	{r7}
 800a602:	b083      	sub	sp, #12
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800a608:	bf00      	nop
 800a60a:	370c      	adds	r7, #12
 800a60c:	46bd      	mov	sp, r7
 800a60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a612:	4770      	bx	lr

0800a614 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800a614:	b480      	push	{r7}
 800a616:	b083      	sub	sp, #12
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800a61c:	bf00      	nop
 800a61e:	370c      	adds	r7, #12
 800a620:	46bd      	mov	sp, r7
 800a622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a626:	4770      	bx	lr

0800a628 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a628:	b480      	push	{r7}
 800a62a:	b083      	sub	sp, #12
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
 800a630:	460b      	mov	r3, r1
 800a632:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a634:	bf00      	nop
 800a636:	370c      	adds	r7, #12
 800a638:	46bd      	mov	sp, r7
 800a63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63e:	4770      	bx	lr

0800a640 <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 800a640:	b480      	push	{r7}
 800a642:	b083      	sub	sp, #12
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
 800a648:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	4a09      	ldr	r2, [pc, #36]	@ (800a674 <HAL_UART_ReceiverTimeout_Config+0x34>)
 800a650:	4293      	cmp	r3, r2
 800a652:	d009      	beq.n	800a668 <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	695b      	ldr	r3, [r3, #20]
 800a65a:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	683a      	ldr	r2, [r7, #0]
 800a664:	430a      	orrs	r2, r1
 800a666:	615a      	str	r2, [r3, #20]
  }
}
 800a668:	bf00      	nop
 800a66a:	370c      	adds	r7, #12
 800a66c:	46bd      	mov	sp, r7
 800a66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a672:	4770      	bx	lr
 800a674:	40008000 	.word	0x40008000

0800a678 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 800a678:	b480      	push	{r7}
 800a67a:	b083      	sub	sp, #12
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	4a18      	ldr	r2, [pc, #96]	@ (800a6e8 <HAL_UART_EnableReceiverTimeout+0x70>)
 800a686:	4293      	cmp	r3, r2
 800a688:	d027      	beq.n	800a6da <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a690:	2b20      	cmp	r3, #32
 800a692:	d120      	bne.n	800a6d6 <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a69a:	2b01      	cmp	r3, #1
 800a69c:	d101      	bne.n	800a6a2 <HAL_UART_EnableReceiverTimeout+0x2a>
 800a69e:	2302      	movs	r3, #2
 800a6a0:	e01c      	b.n	800a6dc <HAL_UART_EnableReceiverTimeout+0x64>
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	2201      	movs	r2, #1
 800a6a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2224      	movs	r2, #36	@ 0x24
 800a6ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	685a      	ldr	r2, [r3, #4]
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800a6c0:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	2220      	movs	r2, #32
 800a6c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	2200      	movs	r2, #0
 800a6ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	e002      	b.n	800a6dc <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 800a6d6:	2302      	movs	r3, #2
 800a6d8:	e000      	b.n	800a6dc <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 800a6da:	2301      	movs	r3, #1
  }
}
 800a6dc:	4618      	mov	r0, r3
 800a6de:	370c      	adds	r7, #12
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e6:	4770      	bx	lr
 800a6e8:	40008000 	.word	0x40008000

0800a6ec <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 800a6ec:	b480      	push	{r7}
 800a6ee:	b083      	sub	sp, #12
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	370c      	adds	r7, #12
 800a6fe:	46bd      	mov	sp, r7
 800a700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a704:	4770      	bx	lr
	...

0800a708 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800a708:	b480      	push	{r7}
 800a70a:	b083      	sub	sp, #12
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	4a1a      	ldr	r2, [pc, #104]	@ (800a77c <UART_InitCallbacksToDefault+0x74>)
 800a714:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	4a19      	ldr	r2, [pc, #100]	@ (800a780 <UART_InitCallbacksToDefault+0x78>)
 800a71c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	4a18      	ldr	r2, [pc, #96]	@ (800a784 <UART_InitCallbacksToDefault+0x7c>)
 800a724:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	4a17      	ldr	r2, [pc, #92]	@ (800a788 <UART_InitCallbacksToDefault+0x80>)
 800a72c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	4a16      	ldr	r2, [pc, #88]	@ (800a78c <UART_InitCallbacksToDefault+0x84>)
 800a734:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	4a15      	ldr	r2, [pc, #84]	@ (800a790 <UART_InitCallbacksToDefault+0x88>)
 800a73c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	4a14      	ldr	r2, [pc, #80]	@ (800a794 <UART_InitCallbacksToDefault+0x8c>)
 800a744:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	4a13      	ldr	r2, [pc, #76]	@ (800a798 <UART_InitCallbacksToDefault+0x90>)
 800a74c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	4a12      	ldr	r2, [pc, #72]	@ (800a79c <UART_InitCallbacksToDefault+0x94>)
 800a754:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	4a11      	ldr	r2, [pc, #68]	@ (800a7a0 <UART_InitCallbacksToDefault+0x98>)
 800a75c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	4a10      	ldr	r2, [pc, #64]	@ (800a7a4 <UART_InitCallbacksToDefault+0x9c>)
 800a764:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	4a0f      	ldr	r2, [pc, #60]	@ (800a7a8 <UART_InitCallbacksToDefault+0xa0>)
 800a76c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 800a770:	bf00      	nop
 800a772:	370c      	adds	r7, #12
 800a774:	46bd      	mov	sp, r7
 800a776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77a:	4770      	bx	lr
 800a77c:	0800a59d 	.word	0x0800a59d
 800a780:	0800a589 	.word	0x0800a589
 800a784:	0800a5c5 	.word	0x0800a5c5
 800a788:	0800a5b1 	.word	0x0800a5b1
 800a78c:	0800a5d9 	.word	0x0800a5d9
 800a790:	0800a5ed 	.word	0x0800a5ed
 800a794:	0800a601 	.word	0x0800a601
 800a798:	0800a615 	.word	0x0800a615
 800a79c:	0800b6f9 	.word	0x0800b6f9
 800a7a0:	0800b70d 	.word	0x0800b70d
 800a7a4:	0800b721 	.word	0x0800b721
 800a7a8:	0800a629 	.word	0x0800a629

0800a7ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a7ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a7b0:	b08c      	sub	sp, #48	@ 0x30
 800a7b2:	af00      	add	r7, sp, #0
 800a7b4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a7b6:	2300      	movs	r3, #0
 800a7b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a7bc:	697b      	ldr	r3, [r7, #20]
 800a7be:	689a      	ldr	r2, [r3, #8]
 800a7c0:	697b      	ldr	r3, [r7, #20]
 800a7c2:	691b      	ldr	r3, [r3, #16]
 800a7c4:	431a      	orrs	r2, r3
 800a7c6:	697b      	ldr	r3, [r7, #20]
 800a7c8:	695b      	ldr	r3, [r3, #20]
 800a7ca:	431a      	orrs	r2, r3
 800a7cc:	697b      	ldr	r3, [r7, #20]
 800a7ce:	69db      	ldr	r3, [r3, #28]
 800a7d0:	4313      	orrs	r3, r2
 800a7d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a7d4:	697b      	ldr	r3, [r7, #20]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	681a      	ldr	r2, [r3, #0]
 800a7da:	4baa      	ldr	r3, [pc, #680]	@ (800aa84 <UART_SetConfig+0x2d8>)
 800a7dc:	4013      	ands	r3, r2
 800a7de:	697a      	ldr	r2, [r7, #20]
 800a7e0:	6812      	ldr	r2, [r2, #0]
 800a7e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a7e4:	430b      	orrs	r3, r1
 800a7e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a7e8:	697b      	ldr	r3, [r7, #20]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	685b      	ldr	r3, [r3, #4]
 800a7ee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a7f2:	697b      	ldr	r3, [r7, #20]
 800a7f4:	68da      	ldr	r2, [r3, #12]
 800a7f6:	697b      	ldr	r3, [r7, #20]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	430a      	orrs	r2, r1
 800a7fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a7fe:	697b      	ldr	r3, [r7, #20]
 800a800:	699b      	ldr	r3, [r3, #24]
 800a802:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a804:	697b      	ldr	r3, [r7, #20]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	4a9f      	ldr	r2, [pc, #636]	@ (800aa88 <UART_SetConfig+0x2dc>)
 800a80a:	4293      	cmp	r3, r2
 800a80c:	d004      	beq.n	800a818 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a80e:	697b      	ldr	r3, [r7, #20]
 800a810:	6a1b      	ldr	r3, [r3, #32]
 800a812:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a814:	4313      	orrs	r3, r2
 800a816:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a818:	697b      	ldr	r3, [r7, #20]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	689b      	ldr	r3, [r3, #8]
 800a81e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a822:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a826:	697a      	ldr	r2, [r7, #20]
 800a828:	6812      	ldr	r2, [r2, #0]
 800a82a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a82c:	430b      	orrs	r3, r1
 800a82e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a830:	697b      	ldr	r3, [r7, #20]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a836:	f023 010f 	bic.w	r1, r3, #15
 800a83a:	697b      	ldr	r3, [r7, #20]
 800a83c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a83e:	697b      	ldr	r3, [r7, #20]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	430a      	orrs	r2, r1
 800a844:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a846:	697b      	ldr	r3, [r7, #20]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	4a90      	ldr	r2, [pc, #576]	@ (800aa8c <UART_SetConfig+0x2e0>)
 800a84c:	4293      	cmp	r3, r2
 800a84e:	d125      	bne.n	800a89c <UART_SetConfig+0xf0>
 800a850:	4b8f      	ldr	r3, [pc, #572]	@ (800aa90 <UART_SetConfig+0x2e4>)
 800a852:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a856:	f003 0303 	and.w	r3, r3, #3
 800a85a:	2b03      	cmp	r3, #3
 800a85c:	d81a      	bhi.n	800a894 <UART_SetConfig+0xe8>
 800a85e:	a201      	add	r2, pc, #4	@ (adr r2, 800a864 <UART_SetConfig+0xb8>)
 800a860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a864:	0800a875 	.word	0x0800a875
 800a868:	0800a885 	.word	0x0800a885
 800a86c:	0800a87d 	.word	0x0800a87d
 800a870:	0800a88d 	.word	0x0800a88d
 800a874:	2301      	movs	r3, #1
 800a876:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a87a:	e116      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800a87c:	2302      	movs	r3, #2
 800a87e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a882:	e112      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800a884:	2304      	movs	r3, #4
 800a886:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a88a:	e10e      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800a88c:	2308      	movs	r3, #8
 800a88e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a892:	e10a      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800a894:	2310      	movs	r3, #16
 800a896:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a89a:	e106      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800a89c:	697b      	ldr	r3, [r7, #20]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	4a7c      	ldr	r2, [pc, #496]	@ (800aa94 <UART_SetConfig+0x2e8>)
 800a8a2:	4293      	cmp	r3, r2
 800a8a4:	d138      	bne.n	800a918 <UART_SetConfig+0x16c>
 800a8a6:	4b7a      	ldr	r3, [pc, #488]	@ (800aa90 <UART_SetConfig+0x2e4>)
 800a8a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a8ac:	f003 030c 	and.w	r3, r3, #12
 800a8b0:	2b0c      	cmp	r3, #12
 800a8b2:	d82d      	bhi.n	800a910 <UART_SetConfig+0x164>
 800a8b4:	a201      	add	r2, pc, #4	@ (adr r2, 800a8bc <UART_SetConfig+0x110>)
 800a8b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8ba:	bf00      	nop
 800a8bc:	0800a8f1 	.word	0x0800a8f1
 800a8c0:	0800a911 	.word	0x0800a911
 800a8c4:	0800a911 	.word	0x0800a911
 800a8c8:	0800a911 	.word	0x0800a911
 800a8cc:	0800a901 	.word	0x0800a901
 800a8d0:	0800a911 	.word	0x0800a911
 800a8d4:	0800a911 	.word	0x0800a911
 800a8d8:	0800a911 	.word	0x0800a911
 800a8dc:	0800a8f9 	.word	0x0800a8f9
 800a8e0:	0800a911 	.word	0x0800a911
 800a8e4:	0800a911 	.word	0x0800a911
 800a8e8:	0800a911 	.word	0x0800a911
 800a8ec:	0800a909 	.word	0x0800a909
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a8f6:	e0d8      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800a8f8:	2302      	movs	r3, #2
 800a8fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a8fe:	e0d4      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800a900:	2304      	movs	r3, #4
 800a902:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a906:	e0d0      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800a908:	2308      	movs	r3, #8
 800a90a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a90e:	e0cc      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800a910:	2310      	movs	r3, #16
 800a912:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a916:	e0c8      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800a918:	697b      	ldr	r3, [r7, #20]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	4a5e      	ldr	r2, [pc, #376]	@ (800aa98 <UART_SetConfig+0x2ec>)
 800a91e:	4293      	cmp	r3, r2
 800a920:	d125      	bne.n	800a96e <UART_SetConfig+0x1c2>
 800a922:	4b5b      	ldr	r3, [pc, #364]	@ (800aa90 <UART_SetConfig+0x2e4>)
 800a924:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a928:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a92c:	2b30      	cmp	r3, #48	@ 0x30
 800a92e:	d016      	beq.n	800a95e <UART_SetConfig+0x1b2>
 800a930:	2b30      	cmp	r3, #48	@ 0x30
 800a932:	d818      	bhi.n	800a966 <UART_SetConfig+0x1ba>
 800a934:	2b20      	cmp	r3, #32
 800a936:	d00a      	beq.n	800a94e <UART_SetConfig+0x1a2>
 800a938:	2b20      	cmp	r3, #32
 800a93a:	d814      	bhi.n	800a966 <UART_SetConfig+0x1ba>
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d002      	beq.n	800a946 <UART_SetConfig+0x19a>
 800a940:	2b10      	cmp	r3, #16
 800a942:	d008      	beq.n	800a956 <UART_SetConfig+0x1aa>
 800a944:	e00f      	b.n	800a966 <UART_SetConfig+0x1ba>
 800a946:	2300      	movs	r3, #0
 800a948:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a94c:	e0ad      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800a94e:	2302      	movs	r3, #2
 800a950:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a954:	e0a9      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800a956:	2304      	movs	r3, #4
 800a958:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a95c:	e0a5      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800a95e:	2308      	movs	r3, #8
 800a960:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a964:	e0a1      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800a966:	2310      	movs	r3, #16
 800a968:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a96c:	e09d      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800a96e:	697b      	ldr	r3, [r7, #20]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	4a4a      	ldr	r2, [pc, #296]	@ (800aa9c <UART_SetConfig+0x2f0>)
 800a974:	4293      	cmp	r3, r2
 800a976:	d125      	bne.n	800a9c4 <UART_SetConfig+0x218>
 800a978:	4b45      	ldr	r3, [pc, #276]	@ (800aa90 <UART_SetConfig+0x2e4>)
 800a97a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a97e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a982:	2bc0      	cmp	r3, #192	@ 0xc0
 800a984:	d016      	beq.n	800a9b4 <UART_SetConfig+0x208>
 800a986:	2bc0      	cmp	r3, #192	@ 0xc0
 800a988:	d818      	bhi.n	800a9bc <UART_SetConfig+0x210>
 800a98a:	2b80      	cmp	r3, #128	@ 0x80
 800a98c:	d00a      	beq.n	800a9a4 <UART_SetConfig+0x1f8>
 800a98e:	2b80      	cmp	r3, #128	@ 0x80
 800a990:	d814      	bhi.n	800a9bc <UART_SetConfig+0x210>
 800a992:	2b00      	cmp	r3, #0
 800a994:	d002      	beq.n	800a99c <UART_SetConfig+0x1f0>
 800a996:	2b40      	cmp	r3, #64	@ 0x40
 800a998:	d008      	beq.n	800a9ac <UART_SetConfig+0x200>
 800a99a:	e00f      	b.n	800a9bc <UART_SetConfig+0x210>
 800a99c:	2300      	movs	r3, #0
 800a99e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a9a2:	e082      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800a9a4:	2302      	movs	r3, #2
 800a9a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a9aa:	e07e      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800a9ac:	2304      	movs	r3, #4
 800a9ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a9b2:	e07a      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800a9b4:	2308      	movs	r3, #8
 800a9b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a9ba:	e076      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800a9bc:	2310      	movs	r3, #16
 800a9be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a9c2:	e072      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800a9c4:	697b      	ldr	r3, [r7, #20]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	4a35      	ldr	r2, [pc, #212]	@ (800aaa0 <UART_SetConfig+0x2f4>)
 800a9ca:	4293      	cmp	r3, r2
 800a9cc:	d12a      	bne.n	800aa24 <UART_SetConfig+0x278>
 800a9ce:	4b30      	ldr	r3, [pc, #192]	@ (800aa90 <UART_SetConfig+0x2e4>)
 800a9d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a9d4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a9d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a9dc:	d01a      	beq.n	800aa14 <UART_SetConfig+0x268>
 800a9de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a9e2:	d81b      	bhi.n	800aa1c <UART_SetConfig+0x270>
 800a9e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a9e8:	d00c      	beq.n	800aa04 <UART_SetConfig+0x258>
 800a9ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a9ee:	d815      	bhi.n	800aa1c <UART_SetConfig+0x270>
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d003      	beq.n	800a9fc <UART_SetConfig+0x250>
 800a9f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a9f8:	d008      	beq.n	800aa0c <UART_SetConfig+0x260>
 800a9fa:	e00f      	b.n	800aa1c <UART_SetConfig+0x270>
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa02:	e052      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800aa04:	2302      	movs	r3, #2
 800aa06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa0a:	e04e      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800aa0c:	2304      	movs	r3, #4
 800aa0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa12:	e04a      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800aa14:	2308      	movs	r3, #8
 800aa16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa1a:	e046      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800aa1c:	2310      	movs	r3, #16
 800aa1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa22:	e042      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800aa24:	697b      	ldr	r3, [r7, #20]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	4a17      	ldr	r2, [pc, #92]	@ (800aa88 <UART_SetConfig+0x2dc>)
 800aa2a:	4293      	cmp	r3, r2
 800aa2c:	d13a      	bne.n	800aaa4 <UART_SetConfig+0x2f8>
 800aa2e:	4b18      	ldr	r3, [pc, #96]	@ (800aa90 <UART_SetConfig+0x2e4>)
 800aa30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa34:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800aa38:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800aa3c:	d01a      	beq.n	800aa74 <UART_SetConfig+0x2c8>
 800aa3e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800aa42:	d81b      	bhi.n	800aa7c <UART_SetConfig+0x2d0>
 800aa44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aa48:	d00c      	beq.n	800aa64 <UART_SetConfig+0x2b8>
 800aa4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aa4e:	d815      	bhi.n	800aa7c <UART_SetConfig+0x2d0>
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d003      	beq.n	800aa5c <UART_SetConfig+0x2b0>
 800aa54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aa58:	d008      	beq.n	800aa6c <UART_SetConfig+0x2c0>
 800aa5a:	e00f      	b.n	800aa7c <UART_SetConfig+0x2d0>
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa62:	e022      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800aa64:	2302      	movs	r3, #2
 800aa66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa6a:	e01e      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800aa6c:	2304      	movs	r3, #4
 800aa6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa72:	e01a      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800aa74:	2308      	movs	r3, #8
 800aa76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa7a:	e016      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800aa7c:	2310      	movs	r3, #16
 800aa7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa82:	e012      	b.n	800aaaa <UART_SetConfig+0x2fe>
 800aa84:	cfff69f3 	.word	0xcfff69f3
 800aa88:	40008000 	.word	0x40008000
 800aa8c:	40013800 	.word	0x40013800
 800aa90:	40021000 	.word	0x40021000
 800aa94:	40004400 	.word	0x40004400
 800aa98:	40004800 	.word	0x40004800
 800aa9c:	40004c00 	.word	0x40004c00
 800aaa0:	40005000 	.word	0x40005000
 800aaa4:	2310      	movs	r3, #16
 800aaa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800aaaa:	697b      	ldr	r3, [r7, #20]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	4aae      	ldr	r2, [pc, #696]	@ (800ad68 <UART_SetConfig+0x5bc>)
 800aab0:	4293      	cmp	r3, r2
 800aab2:	f040 8097 	bne.w	800abe4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800aab6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800aaba:	2b08      	cmp	r3, #8
 800aabc:	d823      	bhi.n	800ab06 <UART_SetConfig+0x35a>
 800aabe:	a201      	add	r2, pc, #4	@ (adr r2, 800aac4 <UART_SetConfig+0x318>)
 800aac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aac4:	0800aae9 	.word	0x0800aae9
 800aac8:	0800ab07 	.word	0x0800ab07
 800aacc:	0800aaf1 	.word	0x0800aaf1
 800aad0:	0800ab07 	.word	0x0800ab07
 800aad4:	0800aaf7 	.word	0x0800aaf7
 800aad8:	0800ab07 	.word	0x0800ab07
 800aadc:	0800ab07 	.word	0x0800ab07
 800aae0:	0800ab07 	.word	0x0800ab07
 800aae4:	0800aaff 	.word	0x0800aaff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aae8:	f7fc fc00 	bl	80072ec <HAL_RCC_GetPCLK1Freq>
 800aaec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aaee:	e010      	b.n	800ab12 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aaf0:	4b9e      	ldr	r3, [pc, #632]	@ (800ad6c <UART_SetConfig+0x5c0>)
 800aaf2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aaf4:	e00d      	b.n	800ab12 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aaf6:	f7fc fb8b 	bl	8007210 <HAL_RCC_GetSysClockFreq>
 800aafa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aafc:	e009      	b.n	800ab12 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aafe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ab02:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ab04:	e005      	b.n	800ab12 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800ab06:	2300      	movs	r3, #0
 800ab08:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ab0a:	2301      	movs	r3, #1
 800ab0c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ab10:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ab12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	f000 8130 	beq.w	800ad7a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ab1a:	697b      	ldr	r3, [r7, #20]
 800ab1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab1e:	4a94      	ldr	r2, [pc, #592]	@ (800ad70 <UART_SetConfig+0x5c4>)
 800ab20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ab24:	461a      	mov	r2, r3
 800ab26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab28:	fbb3 f3f2 	udiv	r3, r3, r2
 800ab2c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ab2e:	697b      	ldr	r3, [r7, #20]
 800ab30:	685a      	ldr	r2, [r3, #4]
 800ab32:	4613      	mov	r3, r2
 800ab34:	005b      	lsls	r3, r3, #1
 800ab36:	4413      	add	r3, r2
 800ab38:	69ba      	ldr	r2, [r7, #24]
 800ab3a:	429a      	cmp	r2, r3
 800ab3c:	d305      	bcc.n	800ab4a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ab3e:	697b      	ldr	r3, [r7, #20]
 800ab40:	685b      	ldr	r3, [r3, #4]
 800ab42:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ab44:	69ba      	ldr	r2, [r7, #24]
 800ab46:	429a      	cmp	r2, r3
 800ab48:	d903      	bls.n	800ab52 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800ab4a:	2301      	movs	r3, #1
 800ab4c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ab50:	e113      	b.n	800ad7a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ab52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab54:	2200      	movs	r2, #0
 800ab56:	60bb      	str	r3, [r7, #8]
 800ab58:	60fa      	str	r2, [r7, #12]
 800ab5a:	697b      	ldr	r3, [r7, #20]
 800ab5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab5e:	4a84      	ldr	r2, [pc, #528]	@ (800ad70 <UART_SetConfig+0x5c4>)
 800ab60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ab64:	b29b      	uxth	r3, r3
 800ab66:	2200      	movs	r2, #0
 800ab68:	603b      	str	r3, [r7, #0]
 800ab6a:	607a      	str	r2, [r7, #4]
 800ab6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab70:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ab74:	f7f6 f93a 	bl	8000dec <__aeabi_uldivmod>
 800ab78:	4602      	mov	r2, r0
 800ab7a:	460b      	mov	r3, r1
 800ab7c:	4610      	mov	r0, r2
 800ab7e:	4619      	mov	r1, r3
 800ab80:	f04f 0200 	mov.w	r2, #0
 800ab84:	f04f 0300 	mov.w	r3, #0
 800ab88:	020b      	lsls	r3, r1, #8
 800ab8a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ab8e:	0202      	lsls	r2, r0, #8
 800ab90:	6979      	ldr	r1, [r7, #20]
 800ab92:	6849      	ldr	r1, [r1, #4]
 800ab94:	0849      	lsrs	r1, r1, #1
 800ab96:	2000      	movs	r0, #0
 800ab98:	460c      	mov	r4, r1
 800ab9a:	4605      	mov	r5, r0
 800ab9c:	eb12 0804 	adds.w	r8, r2, r4
 800aba0:	eb43 0905 	adc.w	r9, r3, r5
 800aba4:	697b      	ldr	r3, [r7, #20]
 800aba6:	685b      	ldr	r3, [r3, #4]
 800aba8:	2200      	movs	r2, #0
 800abaa:	469a      	mov	sl, r3
 800abac:	4693      	mov	fp, r2
 800abae:	4652      	mov	r2, sl
 800abb0:	465b      	mov	r3, fp
 800abb2:	4640      	mov	r0, r8
 800abb4:	4649      	mov	r1, r9
 800abb6:	f7f6 f919 	bl	8000dec <__aeabi_uldivmod>
 800abba:	4602      	mov	r2, r0
 800abbc:	460b      	mov	r3, r1
 800abbe:	4613      	mov	r3, r2
 800abc0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800abc2:	6a3b      	ldr	r3, [r7, #32]
 800abc4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800abc8:	d308      	bcc.n	800abdc <UART_SetConfig+0x430>
 800abca:	6a3b      	ldr	r3, [r7, #32]
 800abcc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800abd0:	d204      	bcs.n	800abdc <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800abd2:	697b      	ldr	r3, [r7, #20]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	6a3a      	ldr	r2, [r7, #32]
 800abd8:	60da      	str	r2, [r3, #12]
 800abda:	e0ce      	b.n	800ad7a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800abdc:	2301      	movs	r3, #1
 800abde:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800abe2:	e0ca      	b.n	800ad7a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800abe4:	697b      	ldr	r3, [r7, #20]
 800abe6:	69db      	ldr	r3, [r3, #28]
 800abe8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800abec:	d166      	bne.n	800acbc <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800abee:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800abf2:	2b08      	cmp	r3, #8
 800abf4:	d827      	bhi.n	800ac46 <UART_SetConfig+0x49a>
 800abf6:	a201      	add	r2, pc, #4	@ (adr r2, 800abfc <UART_SetConfig+0x450>)
 800abf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abfc:	0800ac21 	.word	0x0800ac21
 800ac00:	0800ac29 	.word	0x0800ac29
 800ac04:	0800ac31 	.word	0x0800ac31
 800ac08:	0800ac47 	.word	0x0800ac47
 800ac0c:	0800ac37 	.word	0x0800ac37
 800ac10:	0800ac47 	.word	0x0800ac47
 800ac14:	0800ac47 	.word	0x0800ac47
 800ac18:	0800ac47 	.word	0x0800ac47
 800ac1c:	0800ac3f 	.word	0x0800ac3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ac20:	f7fc fb64 	bl	80072ec <HAL_RCC_GetPCLK1Freq>
 800ac24:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ac26:	e014      	b.n	800ac52 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ac28:	f7fc fb76 	bl	8007318 <HAL_RCC_GetPCLK2Freq>
 800ac2c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ac2e:	e010      	b.n	800ac52 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ac30:	4b4e      	ldr	r3, [pc, #312]	@ (800ad6c <UART_SetConfig+0x5c0>)
 800ac32:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ac34:	e00d      	b.n	800ac52 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ac36:	f7fc faeb 	bl	8007210 <HAL_RCC_GetSysClockFreq>
 800ac3a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ac3c:	e009      	b.n	800ac52 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ac3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ac42:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ac44:	e005      	b.n	800ac52 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800ac46:	2300      	movs	r3, #0
 800ac48:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ac4a:	2301      	movs	r3, #1
 800ac4c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ac50:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ac52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	f000 8090 	beq.w	800ad7a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ac5a:	697b      	ldr	r3, [r7, #20]
 800ac5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac5e:	4a44      	ldr	r2, [pc, #272]	@ (800ad70 <UART_SetConfig+0x5c4>)
 800ac60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ac64:	461a      	mov	r2, r3
 800ac66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac68:	fbb3 f3f2 	udiv	r3, r3, r2
 800ac6c:	005a      	lsls	r2, r3, #1
 800ac6e:	697b      	ldr	r3, [r7, #20]
 800ac70:	685b      	ldr	r3, [r3, #4]
 800ac72:	085b      	lsrs	r3, r3, #1
 800ac74:	441a      	add	r2, r3
 800ac76:	697b      	ldr	r3, [r7, #20]
 800ac78:	685b      	ldr	r3, [r3, #4]
 800ac7a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac7e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ac80:	6a3b      	ldr	r3, [r7, #32]
 800ac82:	2b0f      	cmp	r3, #15
 800ac84:	d916      	bls.n	800acb4 <UART_SetConfig+0x508>
 800ac86:	6a3b      	ldr	r3, [r7, #32]
 800ac88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ac8c:	d212      	bcs.n	800acb4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ac8e:	6a3b      	ldr	r3, [r7, #32]
 800ac90:	b29b      	uxth	r3, r3
 800ac92:	f023 030f 	bic.w	r3, r3, #15
 800ac96:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ac98:	6a3b      	ldr	r3, [r7, #32]
 800ac9a:	085b      	lsrs	r3, r3, #1
 800ac9c:	b29b      	uxth	r3, r3
 800ac9e:	f003 0307 	and.w	r3, r3, #7
 800aca2:	b29a      	uxth	r2, r3
 800aca4:	8bfb      	ldrh	r3, [r7, #30]
 800aca6:	4313      	orrs	r3, r2
 800aca8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800acaa:	697b      	ldr	r3, [r7, #20]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	8bfa      	ldrh	r2, [r7, #30]
 800acb0:	60da      	str	r2, [r3, #12]
 800acb2:	e062      	b.n	800ad7a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800acb4:	2301      	movs	r3, #1
 800acb6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800acba:	e05e      	b.n	800ad7a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800acbc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800acc0:	2b08      	cmp	r3, #8
 800acc2:	d828      	bhi.n	800ad16 <UART_SetConfig+0x56a>
 800acc4:	a201      	add	r2, pc, #4	@ (adr r2, 800accc <UART_SetConfig+0x520>)
 800acc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acca:	bf00      	nop
 800accc:	0800acf1 	.word	0x0800acf1
 800acd0:	0800acf9 	.word	0x0800acf9
 800acd4:	0800ad01 	.word	0x0800ad01
 800acd8:	0800ad17 	.word	0x0800ad17
 800acdc:	0800ad07 	.word	0x0800ad07
 800ace0:	0800ad17 	.word	0x0800ad17
 800ace4:	0800ad17 	.word	0x0800ad17
 800ace8:	0800ad17 	.word	0x0800ad17
 800acec:	0800ad0f 	.word	0x0800ad0f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800acf0:	f7fc fafc 	bl	80072ec <HAL_RCC_GetPCLK1Freq>
 800acf4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800acf6:	e014      	b.n	800ad22 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800acf8:	f7fc fb0e 	bl	8007318 <HAL_RCC_GetPCLK2Freq>
 800acfc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800acfe:	e010      	b.n	800ad22 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ad00:	4b1a      	ldr	r3, [pc, #104]	@ (800ad6c <UART_SetConfig+0x5c0>)
 800ad02:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ad04:	e00d      	b.n	800ad22 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ad06:	f7fc fa83 	bl	8007210 <HAL_RCC_GetSysClockFreq>
 800ad0a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ad0c:	e009      	b.n	800ad22 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ad0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ad12:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ad14:	e005      	b.n	800ad22 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800ad16:	2300      	movs	r3, #0
 800ad18:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ad1a:	2301      	movs	r3, #1
 800ad1c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ad20:	bf00      	nop
    }

    if (pclk != 0U)
 800ad22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d028      	beq.n	800ad7a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ad28:	697b      	ldr	r3, [r7, #20]
 800ad2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad2c:	4a10      	ldr	r2, [pc, #64]	@ (800ad70 <UART_SetConfig+0x5c4>)
 800ad2e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ad32:	461a      	mov	r2, r3
 800ad34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad36:	fbb3 f2f2 	udiv	r2, r3, r2
 800ad3a:	697b      	ldr	r3, [r7, #20]
 800ad3c:	685b      	ldr	r3, [r3, #4]
 800ad3e:	085b      	lsrs	r3, r3, #1
 800ad40:	441a      	add	r2, r3
 800ad42:	697b      	ldr	r3, [r7, #20]
 800ad44:	685b      	ldr	r3, [r3, #4]
 800ad46:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad4a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ad4c:	6a3b      	ldr	r3, [r7, #32]
 800ad4e:	2b0f      	cmp	r3, #15
 800ad50:	d910      	bls.n	800ad74 <UART_SetConfig+0x5c8>
 800ad52:	6a3b      	ldr	r3, [r7, #32]
 800ad54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ad58:	d20c      	bcs.n	800ad74 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ad5a:	6a3b      	ldr	r3, [r7, #32]
 800ad5c:	b29a      	uxth	r2, r3
 800ad5e:	697b      	ldr	r3, [r7, #20]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	60da      	str	r2, [r3, #12]
 800ad64:	e009      	b.n	800ad7a <UART_SetConfig+0x5ce>
 800ad66:	bf00      	nop
 800ad68:	40008000 	.word	0x40008000
 800ad6c:	00f42400 	.word	0x00f42400
 800ad70:	0800bc10 	.word	0x0800bc10
      }
      else
      {
        ret = HAL_ERROR;
 800ad74:	2301      	movs	r3, #1
 800ad76:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ad7a:	697b      	ldr	r3, [r7, #20]
 800ad7c:	2201      	movs	r2, #1
 800ad7e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800ad82:	697b      	ldr	r3, [r7, #20]
 800ad84:	2201      	movs	r2, #1
 800ad86:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ad8a:	697b      	ldr	r3, [r7, #20]
 800ad8c:	2200      	movs	r2, #0
 800ad8e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800ad90:	697b      	ldr	r3, [r7, #20]
 800ad92:	2200      	movs	r2, #0
 800ad94:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800ad96:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800ad9a:	4618      	mov	r0, r3
 800ad9c:	3730      	adds	r7, #48	@ 0x30
 800ad9e:	46bd      	mov	sp, r7
 800ada0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800ada4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ada4:	b480      	push	{r7}
 800ada6:	b083      	sub	sp, #12
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800adb0:	f003 0308 	and.w	r3, r3, #8
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d00a      	beq.n	800adce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	685b      	ldr	r3, [r3, #4]
 800adbe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	430a      	orrs	r2, r1
 800adcc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800add2:	f003 0301 	and.w	r3, r3, #1
 800add6:	2b00      	cmp	r3, #0
 800add8:	d00a      	beq.n	800adf0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	685b      	ldr	r3, [r3, #4]
 800ade0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	430a      	orrs	r2, r1
 800adee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800adf4:	f003 0302 	and.w	r3, r3, #2
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d00a      	beq.n	800ae12 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	685b      	ldr	r3, [r3, #4]
 800ae02:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	430a      	orrs	r2, r1
 800ae10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae16:	f003 0304 	and.w	r3, r3, #4
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d00a      	beq.n	800ae34 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	685b      	ldr	r3, [r3, #4]
 800ae24:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	430a      	orrs	r2, r1
 800ae32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae38:	f003 0310 	and.w	r3, r3, #16
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d00a      	beq.n	800ae56 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	689b      	ldr	r3, [r3, #8]
 800ae46:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	430a      	orrs	r2, r1
 800ae54:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae5a:	f003 0320 	and.w	r3, r3, #32
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d00a      	beq.n	800ae78 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	689b      	ldr	r3, [r3, #8]
 800ae68:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	430a      	orrs	r2, r1
 800ae76:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d01a      	beq.n	800aeba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	685b      	ldr	r3, [r3, #4]
 800ae8a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	430a      	orrs	r2, r1
 800ae98:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800aea2:	d10a      	bne.n	800aeba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	685b      	ldr	r3, [r3, #4]
 800aeaa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	430a      	orrs	r2, r1
 800aeb8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aebe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d00a      	beq.n	800aedc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	685b      	ldr	r3, [r3, #4]
 800aecc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	430a      	orrs	r2, r1
 800aeda:	605a      	str	r2, [r3, #4]
  }
}
 800aedc:	bf00      	nop
 800aede:	370c      	adds	r7, #12
 800aee0:	46bd      	mov	sp, r7
 800aee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee6:	4770      	bx	lr

0800aee8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b098      	sub	sp, #96	@ 0x60
 800aeec:	af02      	add	r7, sp, #8
 800aeee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	2200      	movs	r2, #0
 800aef4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800aef8:	f7f9 fd64 	bl	80049c4 <HAL_GetTick>
 800aefc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	f003 0308 	and.w	r3, r3, #8
 800af08:	2b08      	cmp	r3, #8
 800af0a:	d12f      	bne.n	800af6c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800af0c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800af10:	9300      	str	r3, [sp, #0]
 800af12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800af14:	2200      	movs	r2, #0
 800af16:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800af1a:	6878      	ldr	r0, [r7, #4]
 800af1c:	f000 f88e 	bl	800b03c <UART_WaitOnFlagUntilTimeout>
 800af20:	4603      	mov	r3, r0
 800af22:	2b00      	cmp	r3, #0
 800af24:	d022      	beq.n	800af6c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af2e:	e853 3f00 	ldrex	r3, [r3]
 800af32:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800af34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800af3a:	653b      	str	r3, [r7, #80]	@ 0x50
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	461a      	mov	r2, r3
 800af42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800af44:	647b      	str	r3, [r7, #68]	@ 0x44
 800af46:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af48:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800af4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800af4c:	e841 2300 	strex	r3, r2, [r1]
 800af50:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800af52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af54:	2b00      	cmp	r3, #0
 800af56:	d1e6      	bne.n	800af26 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	2220      	movs	r2, #32
 800af5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	2200      	movs	r2, #0
 800af64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800af68:	2303      	movs	r3, #3
 800af6a:	e063      	b.n	800b034 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	f003 0304 	and.w	r3, r3, #4
 800af76:	2b04      	cmp	r3, #4
 800af78:	d149      	bne.n	800b00e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800af7a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800af7e:	9300      	str	r3, [sp, #0]
 800af80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800af82:	2200      	movs	r2, #0
 800af84:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800af88:	6878      	ldr	r0, [r7, #4]
 800af8a:	f000 f857 	bl	800b03c <UART_WaitOnFlagUntilTimeout>
 800af8e:	4603      	mov	r3, r0
 800af90:	2b00      	cmp	r3, #0
 800af92:	d03c      	beq.n	800b00e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af9c:	e853 3f00 	ldrex	r3, [r3]
 800afa0:	623b      	str	r3, [r7, #32]
   return(result);
 800afa2:	6a3b      	ldr	r3, [r7, #32]
 800afa4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800afa8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	461a      	mov	r2, r3
 800afb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800afb2:	633b      	str	r3, [r7, #48]	@ 0x30
 800afb4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afb6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800afb8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800afba:	e841 2300 	strex	r3, r2, [r1]
 800afbe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800afc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d1e6      	bne.n	800af94 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	3308      	adds	r3, #8
 800afcc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afce:	693b      	ldr	r3, [r7, #16]
 800afd0:	e853 3f00 	ldrex	r3, [r3]
 800afd4:	60fb      	str	r3, [r7, #12]
   return(result);
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	f023 0301 	bic.w	r3, r3, #1
 800afdc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	3308      	adds	r3, #8
 800afe4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800afe6:	61fa      	str	r2, [r7, #28]
 800afe8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afea:	69b9      	ldr	r1, [r7, #24]
 800afec:	69fa      	ldr	r2, [r7, #28]
 800afee:	e841 2300 	strex	r3, r2, [r1]
 800aff2:	617b      	str	r3, [r7, #20]
   return(result);
 800aff4:	697b      	ldr	r3, [r7, #20]
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d1e5      	bne.n	800afc6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	2220      	movs	r2, #32
 800affe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	2200      	movs	r2, #0
 800b006:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b00a:	2303      	movs	r3, #3
 800b00c:	e012      	b.n	800b034 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	2220      	movs	r2, #32
 800b012:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	2220      	movs	r2, #32
 800b01a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	2200      	movs	r2, #0
 800b022:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	2200      	movs	r2, #0
 800b028:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	2200      	movs	r2, #0
 800b02e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b032:	2300      	movs	r3, #0
}
 800b034:	4618      	mov	r0, r3
 800b036:	3758      	adds	r7, #88	@ 0x58
 800b038:	46bd      	mov	sp, r7
 800b03a:	bd80      	pop	{r7, pc}

0800b03c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b03c:	b580      	push	{r7, lr}
 800b03e:	b084      	sub	sp, #16
 800b040:	af00      	add	r7, sp, #0
 800b042:	60f8      	str	r0, [r7, #12]
 800b044:	60b9      	str	r1, [r7, #8]
 800b046:	603b      	str	r3, [r7, #0]
 800b048:	4613      	mov	r3, r2
 800b04a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b04c:	e04f      	b.n	800b0ee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b04e:	69bb      	ldr	r3, [r7, #24]
 800b050:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b054:	d04b      	beq.n	800b0ee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b056:	f7f9 fcb5 	bl	80049c4 <HAL_GetTick>
 800b05a:	4602      	mov	r2, r0
 800b05c:	683b      	ldr	r3, [r7, #0]
 800b05e:	1ad3      	subs	r3, r2, r3
 800b060:	69ba      	ldr	r2, [r7, #24]
 800b062:	429a      	cmp	r2, r3
 800b064:	d302      	bcc.n	800b06c <UART_WaitOnFlagUntilTimeout+0x30>
 800b066:	69bb      	ldr	r3, [r7, #24]
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d101      	bne.n	800b070 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b06c:	2303      	movs	r3, #3
 800b06e:	e04e      	b.n	800b10e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	f003 0304 	and.w	r3, r3, #4
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d037      	beq.n	800b0ee <UART_WaitOnFlagUntilTimeout+0xb2>
 800b07e:	68bb      	ldr	r3, [r7, #8]
 800b080:	2b80      	cmp	r3, #128	@ 0x80
 800b082:	d034      	beq.n	800b0ee <UART_WaitOnFlagUntilTimeout+0xb2>
 800b084:	68bb      	ldr	r3, [r7, #8]
 800b086:	2b40      	cmp	r3, #64	@ 0x40
 800b088:	d031      	beq.n	800b0ee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	69db      	ldr	r3, [r3, #28]
 800b090:	f003 0308 	and.w	r3, r3, #8
 800b094:	2b08      	cmp	r3, #8
 800b096:	d110      	bne.n	800b0ba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	2208      	movs	r2, #8
 800b09e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b0a0:	68f8      	ldr	r0, [r7, #12]
 800b0a2:	f000 f920 	bl	800b2e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	2208      	movs	r2, #8
 800b0aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	2200      	movs	r2, #0
 800b0b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b0b6:	2301      	movs	r3, #1
 800b0b8:	e029      	b.n	800b10e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	69db      	ldr	r3, [r3, #28]
 800b0c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b0c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b0c8:	d111      	bne.n	800b0ee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b0d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b0d4:	68f8      	ldr	r0, [r7, #12]
 800b0d6:	f000 f906 	bl	800b2e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	2220      	movs	r2, #32
 800b0de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	2200      	movs	r2, #0
 800b0e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b0ea:	2303      	movs	r3, #3
 800b0ec:	e00f      	b.n	800b10e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	69da      	ldr	r2, [r3, #28]
 800b0f4:	68bb      	ldr	r3, [r7, #8]
 800b0f6:	4013      	ands	r3, r2
 800b0f8:	68ba      	ldr	r2, [r7, #8]
 800b0fa:	429a      	cmp	r2, r3
 800b0fc:	bf0c      	ite	eq
 800b0fe:	2301      	moveq	r3, #1
 800b100:	2300      	movne	r3, #0
 800b102:	b2db      	uxtb	r3, r3
 800b104:	461a      	mov	r2, r3
 800b106:	79fb      	ldrb	r3, [r7, #7]
 800b108:	429a      	cmp	r2, r3
 800b10a:	d0a0      	beq.n	800b04e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b10c:	2300      	movs	r3, #0
}
 800b10e:	4618      	mov	r0, r3
 800b110:	3710      	adds	r7, #16
 800b112:	46bd      	mov	sp, r7
 800b114:	bd80      	pop	{r7, pc}
	...

0800b118 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b118:	b580      	push	{r7, lr}
 800b11a:	b096      	sub	sp, #88	@ 0x58
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	60f8      	str	r0, [r7, #12]
 800b120:	60b9      	str	r1, [r7, #8]
 800b122:	4613      	mov	r3, r2
 800b124:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	68ba      	ldr	r2, [r7, #8]
 800b12a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	88fa      	ldrh	r2, [r7, #6]
 800b130:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	2200      	movs	r2, #0
 800b138:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	2222      	movs	r2, #34	@ 0x22
 800b140:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d02d      	beq.n	800b1aa <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b154:	4a40      	ldr	r2, [pc, #256]	@ (800b258 <UART_Start_Receive_DMA+0x140>)
 800b156:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b15e:	4a3f      	ldr	r2, [pc, #252]	@ (800b25c <UART_Start_Receive_DMA+0x144>)
 800b160:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b168:	4a3d      	ldr	r2, [pc, #244]	@ (800b260 <UART_Start_Receive_DMA+0x148>)
 800b16a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b172:	2200      	movs	r2, #0
 800b174:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	3324      	adds	r3, #36	@ 0x24
 800b182:	4619      	mov	r1, r3
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b188:	461a      	mov	r2, r3
 800b18a:	88fb      	ldrh	r3, [r7, #6]
 800b18c:	f7fa fede 	bl	8005f4c <HAL_DMA_Start_IT>
 800b190:	4603      	mov	r3, r0
 800b192:	2b00      	cmp	r3, #0
 800b194:	d009      	beq.n	800b1aa <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	2210      	movs	r2, #16
 800b19a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	2220      	movs	r2, #32
 800b1a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800b1a6:	2301      	movs	r3, #1
 800b1a8:	e051      	b.n	800b24e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	691b      	ldr	r3, [r3, #16]
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d018      	beq.n	800b1e4 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1ba:	e853 3f00 	ldrex	r3, [r3]
 800b1be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b1c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b1c6:	657b      	str	r3, [r7, #84]	@ 0x54
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	461a      	mov	r2, r3
 800b1ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b1d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b1d2:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1d4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b1d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b1d8:	e841 2300 	strex	r3, r2, [r1]
 800b1dc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b1de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d1e6      	bne.n	800b1b2 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	3308      	adds	r3, #8
 800b1ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1ee:	e853 3f00 	ldrex	r3, [r3]
 800b1f2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b1f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1f6:	f043 0301 	orr.w	r3, r3, #1
 800b1fa:	653b      	str	r3, [r7, #80]	@ 0x50
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	3308      	adds	r3, #8
 800b202:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b204:	637a      	str	r2, [r7, #52]	@ 0x34
 800b206:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b208:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b20a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b20c:	e841 2300 	strex	r3, r2, [r1]
 800b210:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b214:	2b00      	cmp	r3, #0
 800b216:	d1e5      	bne.n	800b1e4 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	3308      	adds	r3, #8
 800b21e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b220:	697b      	ldr	r3, [r7, #20]
 800b222:	e853 3f00 	ldrex	r3, [r3]
 800b226:	613b      	str	r3, [r7, #16]
   return(result);
 800b228:	693b      	ldr	r3, [r7, #16]
 800b22a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b22e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	3308      	adds	r3, #8
 800b236:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b238:	623a      	str	r2, [r7, #32]
 800b23a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b23c:	69f9      	ldr	r1, [r7, #28]
 800b23e:	6a3a      	ldr	r2, [r7, #32]
 800b240:	e841 2300 	strex	r3, r2, [r1]
 800b244:	61bb      	str	r3, [r7, #24]
   return(result);
 800b246:	69bb      	ldr	r3, [r7, #24]
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d1e5      	bne.n	800b218 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800b24c:	2300      	movs	r3, #0
}
 800b24e:	4618      	mov	r0, r3
 800b250:	3758      	adds	r7, #88	@ 0x58
 800b252:	46bd      	mov	sp, r7
 800b254:	bd80      	pop	{r7, pc}
 800b256:	bf00      	nop
 800b258:	0800b471 	.word	0x0800b471
 800b25c:	0800b5a5 	.word	0x0800b5a5
 800b260:	0800b5eb 	.word	0x0800b5eb

0800b264 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b264:	b480      	push	{r7}
 800b266:	b08f      	sub	sp, #60	@ 0x3c
 800b268:	af00      	add	r7, sp, #0
 800b26a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b272:	6a3b      	ldr	r3, [r7, #32]
 800b274:	e853 3f00 	ldrex	r3, [r3]
 800b278:	61fb      	str	r3, [r7, #28]
   return(result);
 800b27a:	69fb      	ldr	r3, [r7, #28]
 800b27c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b280:	637b      	str	r3, [r7, #52]	@ 0x34
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	461a      	mov	r2, r3
 800b288:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b28a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b28c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b28e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b290:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b292:	e841 2300 	strex	r3, r2, [r1]
 800b296:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d1e6      	bne.n	800b26c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	3308      	adds	r3, #8
 800b2a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	e853 3f00 	ldrex	r3, [r3]
 800b2ac:	60bb      	str	r3, [r7, #8]
   return(result);
 800b2ae:	68bb      	ldr	r3, [r7, #8]
 800b2b0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b2b4:	633b      	str	r3, [r7, #48]	@ 0x30
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	3308      	adds	r3, #8
 800b2bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b2be:	61ba      	str	r2, [r7, #24]
 800b2c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2c2:	6979      	ldr	r1, [r7, #20]
 800b2c4:	69ba      	ldr	r2, [r7, #24]
 800b2c6:	e841 2300 	strex	r3, r2, [r1]
 800b2ca:	613b      	str	r3, [r7, #16]
   return(result);
 800b2cc:	693b      	ldr	r3, [r7, #16]
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d1e5      	bne.n	800b29e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	2220      	movs	r2, #32
 800b2d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800b2da:	bf00      	nop
 800b2dc:	373c      	adds	r7, #60	@ 0x3c
 800b2de:	46bd      	mov	sp, r7
 800b2e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e4:	4770      	bx	lr

0800b2e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b2e6:	b480      	push	{r7}
 800b2e8:	b095      	sub	sp, #84	@ 0x54
 800b2ea:	af00      	add	r7, sp, #0
 800b2ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2f6:	e853 3f00 	ldrex	r3, [r3]
 800b2fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b2fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b302:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	461a      	mov	r2, r3
 800b30a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b30c:	643b      	str	r3, [r7, #64]	@ 0x40
 800b30e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b310:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b312:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b314:	e841 2300 	strex	r3, r2, [r1]
 800b318:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b31a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d1e6      	bne.n	800b2ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	3308      	adds	r3, #8
 800b326:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b328:	6a3b      	ldr	r3, [r7, #32]
 800b32a:	e853 3f00 	ldrex	r3, [r3]
 800b32e:	61fb      	str	r3, [r7, #28]
   return(result);
 800b330:	69fb      	ldr	r3, [r7, #28]
 800b332:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b336:	f023 0301 	bic.w	r3, r3, #1
 800b33a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	3308      	adds	r3, #8
 800b342:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b344:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b346:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b348:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b34a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b34c:	e841 2300 	strex	r3, r2, [r1]
 800b350:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b354:	2b00      	cmp	r3, #0
 800b356:	d1e3      	bne.n	800b320 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b35c:	2b01      	cmp	r3, #1
 800b35e:	d118      	bne.n	800b392 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	e853 3f00 	ldrex	r3, [r3]
 800b36c:	60bb      	str	r3, [r7, #8]
   return(result);
 800b36e:	68bb      	ldr	r3, [r7, #8]
 800b370:	f023 0310 	bic.w	r3, r3, #16
 800b374:	647b      	str	r3, [r7, #68]	@ 0x44
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	461a      	mov	r2, r3
 800b37c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b37e:	61bb      	str	r3, [r7, #24]
 800b380:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b382:	6979      	ldr	r1, [r7, #20]
 800b384:	69ba      	ldr	r2, [r7, #24]
 800b386:	e841 2300 	strex	r3, r2, [r1]
 800b38a:	613b      	str	r3, [r7, #16]
   return(result);
 800b38c:	693b      	ldr	r3, [r7, #16]
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d1e6      	bne.n	800b360 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	2220      	movs	r2, #32
 800b396:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	2200      	movs	r2, #0
 800b39e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	2200      	movs	r2, #0
 800b3a4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b3a6:	bf00      	nop
 800b3a8:	3754      	adds	r7, #84	@ 0x54
 800b3aa:	46bd      	mov	sp, r7
 800b3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b0:	4770      	bx	lr

0800b3b2 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b3b2:	b580      	push	{r7, lr}
 800b3b4:	b090      	sub	sp, #64	@ 0x40
 800b3b6:	af00      	add	r7, sp, #0
 800b3b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3be:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	f003 0320 	and.w	r3, r3, #32
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d137      	bne.n	800b43e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800b3ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3d0:	2200      	movs	r2, #0
 800b3d2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b3d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	3308      	adds	r3, #8
 800b3dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3e0:	e853 3f00 	ldrex	r3, [r3]
 800b3e4:	623b      	str	r3, [r7, #32]
   return(result);
 800b3e6:	6a3b      	ldr	r3, [r7, #32]
 800b3e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b3ec:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b3ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	3308      	adds	r3, #8
 800b3f4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b3f6:	633a      	str	r2, [r7, #48]	@ 0x30
 800b3f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b3fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b3fe:	e841 2300 	strex	r3, r2, [r1]
 800b402:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b406:	2b00      	cmp	r3, #0
 800b408:	d1e5      	bne.n	800b3d6 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b40a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b410:	693b      	ldr	r3, [r7, #16]
 800b412:	e853 3f00 	ldrex	r3, [r3]
 800b416:	60fb      	str	r3, [r7, #12]
   return(result);
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b41e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b420:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	461a      	mov	r2, r3
 800b426:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b428:	61fb      	str	r3, [r7, #28]
 800b42a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b42c:	69b9      	ldr	r1, [r7, #24]
 800b42e:	69fa      	ldr	r2, [r7, #28]
 800b430:	e841 2300 	strex	r3, r2, [r1]
 800b434:	617b      	str	r3, [r7, #20]
   return(result);
 800b436:	697b      	ldr	r3, [r7, #20]
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d1e6      	bne.n	800b40a <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b43c:	e004      	b.n	800b448 <UART_DMATransmitCplt+0x96>
    huart->TxCpltCallback(huart);
 800b43e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b440:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b444:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800b446:	4798      	blx	r3
}
 800b448:	bf00      	nop
 800b44a:	3740      	adds	r7, #64	@ 0x40
 800b44c:	46bd      	mov	sp, r7
 800b44e:	bd80      	pop	{r7, pc}

0800b450 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b450:	b580      	push	{r7, lr}
 800b452:	b084      	sub	sp, #16
 800b454:	af00      	add	r7, sp, #0
 800b456:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b45c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b464:	68f8      	ldr	r0, [r7, #12]
 800b466:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b468:	bf00      	nop
 800b46a:	3710      	adds	r7, #16
 800b46c:	46bd      	mov	sp, r7
 800b46e:	bd80      	pop	{r7, pc}

0800b470 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b470:	b580      	push	{r7, lr}
 800b472:	b09c      	sub	sp, #112	@ 0x70
 800b474:	af00      	add	r7, sp, #0
 800b476:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b47c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	f003 0320 	and.w	r3, r3, #32
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d171      	bne.n	800b570 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800b48c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b48e:	2200      	movs	r2, #0
 800b490:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b494:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b49a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b49c:	e853 3f00 	ldrex	r3, [r3]
 800b4a0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b4a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b4a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b4a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b4aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	461a      	mov	r2, r3
 800b4b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b4b2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b4b4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4b6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b4b8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b4ba:	e841 2300 	strex	r3, r2, [r1]
 800b4be:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b4c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d1e6      	bne.n	800b494 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b4c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	3308      	adds	r3, #8
 800b4cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4d0:	e853 3f00 	ldrex	r3, [r3]
 800b4d4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b4d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b4d8:	f023 0301 	bic.w	r3, r3, #1
 800b4dc:	667b      	str	r3, [r7, #100]	@ 0x64
 800b4de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	3308      	adds	r3, #8
 800b4e4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b4e6:	647a      	str	r2, [r7, #68]	@ 0x44
 800b4e8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4ea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b4ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b4ee:	e841 2300 	strex	r3, r2, [r1]
 800b4f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b4f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d1e5      	bne.n	800b4c6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b4fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	3308      	adds	r3, #8
 800b500:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b504:	e853 3f00 	ldrex	r3, [r3]
 800b508:	623b      	str	r3, [r7, #32]
   return(result);
 800b50a:	6a3b      	ldr	r3, [r7, #32]
 800b50c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b510:	663b      	str	r3, [r7, #96]	@ 0x60
 800b512:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	3308      	adds	r3, #8
 800b518:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b51a:	633a      	str	r2, [r7, #48]	@ 0x30
 800b51c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b51e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b520:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b522:	e841 2300 	strex	r3, r2, [r1]
 800b526:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d1e5      	bne.n	800b4fa <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b52e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b530:	2220      	movs	r2, #32
 800b532:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b536:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b538:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b53a:	2b01      	cmp	r3, #1
 800b53c:	d118      	bne.n	800b570 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b53e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b544:	693b      	ldr	r3, [r7, #16]
 800b546:	e853 3f00 	ldrex	r3, [r3]
 800b54a:	60fb      	str	r3, [r7, #12]
   return(result);
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	f023 0310 	bic.w	r3, r3, #16
 800b552:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b554:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	461a      	mov	r2, r3
 800b55a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b55c:	61fb      	str	r3, [r7, #28]
 800b55e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b560:	69b9      	ldr	r1, [r7, #24]
 800b562:	69fa      	ldr	r2, [r7, #28]
 800b564:	e841 2300 	strex	r3, r2, [r1]
 800b568:	617b      	str	r3, [r7, #20]
   return(result);
 800b56a:	697b      	ldr	r3, [r7, #20]
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d1e6      	bne.n	800b53e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b570:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b572:	2200      	movs	r2, #0
 800b574:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b576:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b578:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b57a:	2b01      	cmp	r3, #1
 800b57c:	d109      	bne.n	800b592 <UART_DMAReceiveCplt+0x122>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800b57e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b580:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b584:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b586:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800b58a:	4611      	mov	r1, r2
 800b58c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b58e:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b590:	e004      	b.n	800b59c <UART_DMAReceiveCplt+0x12c>
    huart->RxCpltCallback(huart);
 800b592:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b594:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b598:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b59a:	4798      	blx	r3
}
 800b59c:	bf00      	nop
 800b59e:	3770      	adds	r7, #112	@ 0x70
 800b5a0:	46bd      	mov	sp, r7
 800b5a2:	bd80      	pop	{r7, pc}

0800b5a4 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b5a4:	b580      	push	{r7, lr}
 800b5a6:	b084      	sub	sp, #16
 800b5a8:	af00      	add	r7, sp, #0
 800b5aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5b0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	2201      	movs	r2, #1
 800b5b6:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b5bc:	2b01      	cmp	r3, #1
 800b5be:	d10b      	bne.n	800b5d8 <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b5c6:	68fa      	ldr	r2, [r7, #12]
 800b5c8:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800b5cc:	0852      	lsrs	r2, r2, #1
 800b5ce:	b292      	uxth	r2, r2
 800b5d0:	4611      	mov	r1, r2
 800b5d2:	68f8      	ldr	r0, [r7, #12]
 800b5d4:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b5d6:	e004      	b.n	800b5e2 <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b5de:	68f8      	ldr	r0, [r7, #12]
 800b5e0:	4798      	blx	r3
}
 800b5e2:	bf00      	nop
 800b5e4:	3710      	adds	r7, #16
 800b5e6:	46bd      	mov	sp, r7
 800b5e8:	bd80      	pop	{r7, pc}

0800b5ea <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b5ea:	b580      	push	{r7, lr}
 800b5ec:	b086      	sub	sp, #24
 800b5ee:	af00      	add	r7, sp, #0
 800b5f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5f6:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800b5f8:	697b      	ldr	r3, [r7, #20]
 800b5fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b5fe:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800b600:	697b      	ldr	r3, [r7, #20]
 800b602:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b606:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800b608:	697b      	ldr	r3, [r7, #20]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	689b      	ldr	r3, [r3, #8]
 800b60e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b612:	2b80      	cmp	r3, #128	@ 0x80
 800b614:	d109      	bne.n	800b62a <UART_DMAError+0x40>
 800b616:	693b      	ldr	r3, [r7, #16]
 800b618:	2b21      	cmp	r3, #33	@ 0x21
 800b61a:	d106      	bne.n	800b62a <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800b61c:	697b      	ldr	r3, [r7, #20]
 800b61e:	2200      	movs	r2, #0
 800b620:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800b624:	6978      	ldr	r0, [r7, #20]
 800b626:	f7ff fe1d 	bl	800b264 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800b62a:	697b      	ldr	r3, [r7, #20]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	689b      	ldr	r3, [r3, #8]
 800b630:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b634:	2b40      	cmp	r3, #64	@ 0x40
 800b636:	d109      	bne.n	800b64c <UART_DMAError+0x62>
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	2b22      	cmp	r3, #34	@ 0x22
 800b63c:	d106      	bne.n	800b64c <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800b63e:	697b      	ldr	r3, [r7, #20]
 800b640:	2200      	movs	r2, #0
 800b642:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800b646:	6978      	ldr	r0, [r7, #20]
 800b648:	f7ff fe4d 	bl	800b2e6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b64c:	697b      	ldr	r3, [r7, #20]
 800b64e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b652:	f043 0210 	orr.w	r2, r3, #16
 800b656:	697b      	ldr	r3, [r7, #20]
 800b658:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800b65c:	697b      	ldr	r3, [r7, #20]
 800b65e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b662:	6978      	ldr	r0, [r7, #20]
 800b664:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b666:	bf00      	nop
 800b668:	3718      	adds	r7, #24
 800b66a:	46bd      	mov	sp, r7
 800b66c:	bd80      	pop	{r7, pc}

0800b66e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b66e:	b580      	push	{r7, lr}
 800b670:	b084      	sub	sp, #16
 800b672:	af00      	add	r7, sp, #0
 800b674:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b67a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	2200      	movs	r2, #0
 800b680:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	2200      	movs	r2, #0
 800b688:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b692:	68f8      	ldr	r0, [r7, #12]
 800b694:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b696:	bf00      	nop
 800b698:	3710      	adds	r7, #16
 800b69a:	46bd      	mov	sp, r7
 800b69c:	bd80      	pop	{r7, pc}

0800b69e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b69e:	b580      	push	{r7, lr}
 800b6a0:	b088      	sub	sp, #32
 800b6a2:	af00      	add	r7, sp, #0
 800b6a4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	e853 3f00 	ldrex	r3, [r3]
 800b6b2:	60bb      	str	r3, [r7, #8]
   return(result);
 800b6b4:	68bb      	ldr	r3, [r7, #8]
 800b6b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b6ba:	61fb      	str	r3, [r7, #28]
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	461a      	mov	r2, r3
 800b6c2:	69fb      	ldr	r3, [r7, #28]
 800b6c4:	61bb      	str	r3, [r7, #24]
 800b6c6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6c8:	6979      	ldr	r1, [r7, #20]
 800b6ca:	69ba      	ldr	r2, [r7, #24]
 800b6cc:	e841 2300 	strex	r3, r2, [r1]
 800b6d0:	613b      	str	r3, [r7, #16]
   return(result);
 800b6d2:	693b      	ldr	r3, [r7, #16]
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d1e6      	bne.n	800b6a6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	2220      	movs	r2, #32
 800b6dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	2200      	movs	r2, #0
 800b6e4:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b6ec:	6878      	ldr	r0, [r7, #4]
 800b6ee:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b6f0:	bf00      	nop
 800b6f2:	3720      	adds	r7, #32
 800b6f4:	46bd      	mov	sp, r7
 800b6f6:	bd80      	pop	{r7, pc}

0800b6f8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b6f8:	b480      	push	{r7}
 800b6fa:	b083      	sub	sp, #12
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b700:	bf00      	nop
 800b702:	370c      	adds	r7, #12
 800b704:	46bd      	mov	sp, r7
 800b706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70a:	4770      	bx	lr

0800b70c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b70c:	b480      	push	{r7}
 800b70e:	b083      	sub	sp, #12
 800b710:	af00      	add	r7, sp, #0
 800b712:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b714:	bf00      	nop
 800b716:	370c      	adds	r7, #12
 800b718:	46bd      	mov	sp, r7
 800b71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b71e:	4770      	bx	lr

0800b720 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b720:	b480      	push	{r7}
 800b722:	b083      	sub	sp, #12
 800b724:	af00      	add	r7, sp, #0
 800b726:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b728:	bf00      	nop
 800b72a:	370c      	adds	r7, #12
 800b72c:	46bd      	mov	sp, r7
 800b72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b732:	4770      	bx	lr

0800b734 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b734:	b480      	push	{r7}
 800b736:	b085      	sub	sp, #20
 800b738:	af00      	add	r7, sp, #0
 800b73a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b742:	2b01      	cmp	r3, #1
 800b744:	d101      	bne.n	800b74a <HAL_UARTEx_DisableFifoMode+0x16>
 800b746:	2302      	movs	r3, #2
 800b748:	e027      	b.n	800b79a <HAL_UARTEx_DisableFifoMode+0x66>
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	2201      	movs	r2, #1
 800b74e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	2224      	movs	r2, #36	@ 0x24
 800b756:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	681a      	ldr	r2, [r3, #0]
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	f022 0201 	bic.w	r2, r2, #1
 800b770:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b778:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	2200      	movs	r2, #0
 800b77e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	68fa      	ldr	r2, [r7, #12]
 800b786:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	2220      	movs	r2, #32
 800b78c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	2200      	movs	r2, #0
 800b794:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b798:	2300      	movs	r3, #0
}
 800b79a:	4618      	mov	r0, r3
 800b79c:	3714      	adds	r7, #20
 800b79e:	46bd      	mov	sp, r7
 800b7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a4:	4770      	bx	lr

0800b7a6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b7a6:	b580      	push	{r7, lr}
 800b7a8:	b084      	sub	sp, #16
 800b7aa:	af00      	add	r7, sp, #0
 800b7ac:	6078      	str	r0, [r7, #4]
 800b7ae:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b7b6:	2b01      	cmp	r3, #1
 800b7b8:	d101      	bne.n	800b7be <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b7ba:	2302      	movs	r3, #2
 800b7bc:	e02d      	b.n	800b81a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	2201      	movs	r2, #1
 800b7c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	2224      	movs	r2, #36	@ 0x24
 800b7ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	681a      	ldr	r2, [r3, #0]
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	f022 0201 	bic.w	r2, r2, #1
 800b7e4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	689b      	ldr	r3, [r3, #8]
 800b7ec:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	683a      	ldr	r2, [r7, #0]
 800b7f6:	430a      	orrs	r2, r1
 800b7f8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b7fa:	6878      	ldr	r0, [r7, #4]
 800b7fc:	f000 f850 	bl	800b8a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	68fa      	ldr	r2, [r7, #12]
 800b806:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	2220      	movs	r2, #32
 800b80c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	2200      	movs	r2, #0
 800b814:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b818:	2300      	movs	r3, #0
}
 800b81a:	4618      	mov	r0, r3
 800b81c:	3710      	adds	r7, #16
 800b81e:	46bd      	mov	sp, r7
 800b820:	bd80      	pop	{r7, pc}

0800b822 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b822:	b580      	push	{r7, lr}
 800b824:	b084      	sub	sp, #16
 800b826:	af00      	add	r7, sp, #0
 800b828:	6078      	str	r0, [r7, #4]
 800b82a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b832:	2b01      	cmp	r3, #1
 800b834:	d101      	bne.n	800b83a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b836:	2302      	movs	r3, #2
 800b838:	e02d      	b.n	800b896 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	2201      	movs	r2, #1
 800b83e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	2224      	movs	r2, #36	@ 0x24
 800b846:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	681a      	ldr	r2, [r3, #0]
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	f022 0201 	bic.w	r2, r2, #1
 800b860:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	689b      	ldr	r3, [r3, #8]
 800b868:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	683a      	ldr	r2, [r7, #0]
 800b872:	430a      	orrs	r2, r1
 800b874:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b876:	6878      	ldr	r0, [r7, #4]
 800b878:	f000 f812 	bl	800b8a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	68fa      	ldr	r2, [r7, #12]
 800b882:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	2220      	movs	r2, #32
 800b888:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	2200      	movs	r2, #0
 800b890:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b894:	2300      	movs	r3, #0
}
 800b896:	4618      	mov	r0, r3
 800b898:	3710      	adds	r7, #16
 800b89a:	46bd      	mov	sp, r7
 800b89c:	bd80      	pop	{r7, pc}
	...

0800b8a0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b8a0:	b480      	push	{r7}
 800b8a2:	b085      	sub	sp, #20
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d108      	bne.n	800b8c2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	2201      	movs	r2, #1
 800b8b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	2201      	movs	r2, #1
 800b8bc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b8c0:	e031      	b.n	800b926 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b8c2:	2308      	movs	r3, #8
 800b8c4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b8c6:	2308      	movs	r3, #8
 800b8c8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	689b      	ldr	r3, [r3, #8]
 800b8d0:	0e5b      	lsrs	r3, r3, #25
 800b8d2:	b2db      	uxtb	r3, r3
 800b8d4:	f003 0307 	and.w	r3, r3, #7
 800b8d8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	689b      	ldr	r3, [r3, #8]
 800b8e0:	0f5b      	lsrs	r3, r3, #29
 800b8e2:	b2db      	uxtb	r3, r3
 800b8e4:	f003 0307 	and.w	r3, r3, #7
 800b8e8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b8ea:	7bbb      	ldrb	r3, [r7, #14]
 800b8ec:	7b3a      	ldrb	r2, [r7, #12]
 800b8ee:	4911      	ldr	r1, [pc, #68]	@ (800b934 <UARTEx_SetNbDataToProcess+0x94>)
 800b8f0:	5c8a      	ldrb	r2, [r1, r2]
 800b8f2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b8f6:	7b3a      	ldrb	r2, [r7, #12]
 800b8f8:	490f      	ldr	r1, [pc, #60]	@ (800b938 <UARTEx_SetNbDataToProcess+0x98>)
 800b8fa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b8fc:	fb93 f3f2 	sdiv	r3, r3, r2
 800b900:	b29a      	uxth	r2, r3
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b908:	7bfb      	ldrb	r3, [r7, #15]
 800b90a:	7b7a      	ldrb	r2, [r7, #13]
 800b90c:	4909      	ldr	r1, [pc, #36]	@ (800b934 <UARTEx_SetNbDataToProcess+0x94>)
 800b90e:	5c8a      	ldrb	r2, [r1, r2]
 800b910:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b914:	7b7a      	ldrb	r2, [r7, #13]
 800b916:	4908      	ldr	r1, [pc, #32]	@ (800b938 <UARTEx_SetNbDataToProcess+0x98>)
 800b918:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b91a:	fb93 f3f2 	sdiv	r3, r3, r2
 800b91e:	b29a      	uxth	r2, r3
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b926:	bf00      	nop
 800b928:	3714      	adds	r7, #20
 800b92a:	46bd      	mov	sp, r7
 800b92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b930:	4770      	bx	lr
 800b932:	bf00      	nop
 800b934:	0800bc28 	.word	0x0800bc28
 800b938:	0800bc30 	.word	0x0800bc30

0800b93c <memset>:
 800b93c:	4402      	add	r2, r0
 800b93e:	4603      	mov	r3, r0
 800b940:	4293      	cmp	r3, r2
 800b942:	d100      	bne.n	800b946 <memset+0xa>
 800b944:	4770      	bx	lr
 800b946:	f803 1b01 	strb.w	r1, [r3], #1
 800b94a:	e7f9      	b.n	800b940 <memset+0x4>

0800b94c <__errno>:
 800b94c:	4b01      	ldr	r3, [pc, #4]	@ (800b954 <__errno+0x8>)
 800b94e:	6818      	ldr	r0, [r3, #0]
 800b950:	4770      	bx	lr
 800b952:	bf00      	nop
 800b954:	2000023c 	.word	0x2000023c

0800b958 <__libc_init_array>:
 800b958:	b570      	push	{r4, r5, r6, lr}
 800b95a:	4d0d      	ldr	r5, [pc, #52]	@ (800b990 <__libc_init_array+0x38>)
 800b95c:	4c0d      	ldr	r4, [pc, #52]	@ (800b994 <__libc_init_array+0x3c>)
 800b95e:	1b64      	subs	r4, r4, r5
 800b960:	10a4      	asrs	r4, r4, #2
 800b962:	2600      	movs	r6, #0
 800b964:	42a6      	cmp	r6, r4
 800b966:	d109      	bne.n	800b97c <__libc_init_array+0x24>
 800b968:	4d0b      	ldr	r5, [pc, #44]	@ (800b998 <__libc_init_array+0x40>)
 800b96a:	4c0c      	ldr	r4, [pc, #48]	@ (800b99c <__libc_init_array+0x44>)
 800b96c:	f000 f92c 	bl	800bbc8 <_init>
 800b970:	1b64      	subs	r4, r4, r5
 800b972:	10a4      	asrs	r4, r4, #2
 800b974:	2600      	movs	r6, #0
 800b976:	42a6      	cmp	r6, r4
 800b978:	d105      	bne.n	800b986 <__libc_init_array+0x2e>
 800b97a:	bd70      	pop	{r4, r5, r6, pc}
 800b97c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b980:	4798      	blx	r3
 800b982:	3601      	adds	r6, #1
 800b984:	e7ee      	b.n	800b964 <__libc_init_array+0xc>
 800b986:	f855 3b04 	ldr.w	r3, [r5], #4
 800b98a:	4798      	blx	r3
 800b98c:	3601      	adds	r6, #1
 800b98e:	e7f2      	b.n	800b976 <__libc_init_array+0x1e>
 800b990:	0800bc40 	.word	0x0800bc40
 800b994:	0800bc40 	.word	0x0800bc40
 800b998:	0800bc40 	.word	0x0800bc40
 800b99c:	0800bc44 	.word	0x0800bc44

0800b9a0 <memcpy>:
 800b9a0:	440a      	add	r2, r1
 800b9a2:	4291      	cmp	r1, r2
 800b9a4:	f100 33ff 	add.w	r3, r0, #4294967295
 800b9a8:	d100      	bne.n	800b9ac <memcpy+0xc>
 800b9aa:	4770      	bx	lr
 800b9ac:	b510      	push	{r4, lr}
 800b9ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b9b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b9b6:	4291      	cmp	r1, r2
 800b9b8:	d1f9      	bne.n	800b9ae <memcpy+0xe>
 800b9ba:	bd10      	pop	{r4, pc}

0800b9bc <sqrt>:
 800b9bc:	b538      	push	{r3, r4, r5, lr}
 800b9be:	ed2d 8b02 	vpush	{d8}
 800b9c2:	ec55 4b10 	vmov	r4, r5, d0
 800b9c6:	f000 f825 	bl	800ba14 <__ieee754_sqrt>
 800b9ca:	4622      	mov	r2, r4
 800b9cc:	462b      	mov	r3, r5
 800b9ce:	4620      	mov	r0, r4
 800b9d0:	4629      	mov	r1, r5
 800b9d2:	eeb0 8a40 	vmov.f32	s16, s0
 800b9d6:	eef0 8a60 	vmov.f32	s17, s1
 800b9da:	f7f5 f873 	bl	8000ac4 <__aeabi_dcmpun>
 800b9de:	b990      	cbnz	r0, 800ba06 <sqrt+0x4a>
 800b9e0:	2200      	movs	r2, #0
 800b9e2:	2300      	movs	r3, #0
 800b9e4:	4620      	mov	r0, r4
 800b9e6:	4629      	mov	r1, r5
 800b9e8:	f7f5 f844 	bl	8000a74 <__aeabi_dcmplt>
 800b9ec:	b158      	cbz	r0, 800ba06 <sqrt+0x4a>
 800b9ee:	f7ff ffad 	bl	800b94c <__errno>
 800b9f2:	2321      	movs	r3, #33	@ 0x21
 800b9f4:	6003      	str	r3, [r0, #0]
 800b9f6:	2200      	movs	r2, #0
 800b9f8:	2300      	movs	r3, #0
 800b9fa:	4610      	mov	r0, r2
 800b9fc:	4619      	mov	r1, r3
 800b9fe:	f7f4 fef1 	bl	80007e4 <__aeabi_ddiv>
 800ba02:	ec41 0b18 	vmov	d8, r0, r1
 800ba06:	eeb0 0a48 	vmov.f32	s0, s16
 800ba0a:	eef0 0a68 	vmov.f32	s1, s17
 800ba0e:	ecbd 8b02 	vpop	{d8}
 800ba12:	bd38      	pop	{r3, r4, r5, pc}

0800ba14 <__ieee754_sqrt>:
 800ba14:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba18:	4a68      	ldr	r2, [pc, #416]	@ (800bbbc <__ieee754_sqrt+0x1a8>)
 800ba1a:	ec55 4b10 	vmov	r4, r5, d0
 800ba1e:	43aa      	bics	r2, r5
 800ba20:	462b      	mov	r3, r5
 800ba22:	4621      	mov	r1, r4
 800ba24:	d110      	bne.n	800ba48 <__ieee754_sqrt+0x34>
 800ba26:	4622      	mov	r2, r4
 800ba28:	4620      	mov	r0, r4
 800ba2a:	4629      	mov	r1, r5
 800ba2c:	f7f4 fdb0 	bl	8000590 <__aeabi_dmul>
 800ba30:	4602      	mov	r2, r0
 800ba32:	460b      	mov	r3, r1
 800ba34:	4620      	mov	r0, r4
 800ba36:	4629      	mov	r1, r5
 800ba38:	f7f4 fbf4 	bl	8000224 <__adddf3>
 800ba3c:	4604      	mov	r4, r0
 800ba3e:	460d      	mov	r5, r1
 800ba40:	ec45 4b10 	vmov	d0, r4, r5
 800ba44:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba48:	2d00      	cmp	r5, #0
 800ba4a:	dc0e      	bgt.n	800ba6a <__ieee754_sqrt+0x56>
 800ba4c:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800ba50:	4322      	orrs	r2, r4
 800ba52:	d0f5      	beq.n	800ba40 <__ieee754_sqrt+0x2c>
 800ba54:	b19d      	cbz	r5, 800ba7e <__ieee754_sqrt+0x6a>
 800ba56:	4622      	mov	r2, r4
 800ba58:	4620      	mov	r0, r4
 800ba5a:	4629      	mov	r1, r5
 800ba5c:	f7f4 fbe0 	bl	8000220 <__aeabi_dsub>
 800ba60:	4602      	mov	r2, r0
 800ba62:	460b      	mov	r3, r1
 800ba64:	f7f4 febe 	bl	80007e4 <__aeabi_ddiv>
 800ba68:	e7e8      	b.n	800ba3c <__ieee754_sqrt+0x28>
 800ba6a:	152a      	asrs	r2, r5, #20
 800ba6c:	d115      	bne.n	800ba9a <__ieee754_sqrt+0x86>
 800ba6e:	2000      	movs	r0, #0
 800ba70:	e009      	b.n	800ba86 <__ieee754_sqrt+0x72>
 800ba72:	0acb      	lsrs	r3, r1, #11
 800ba74:	3a15      	subs	r2, #21
 800ba76:	0549      	lsls	r1, r1, #21
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d0fa      	beq.n	800ba72 <__ieee754_sqrt+0x5e>
 800ba7c:	e7f7      	b.n	800ba6e <__ieee754_sqrt+0x5a>
 800ba7e:	462a      	mov	r2, r5
 800ba80:	e7fa      	b.n	800ba78 <__ieee754_sqrt+0x64>
 800ba82:	005b      	lsls	r3, r3, #1
 800ba84:	3001      	adds	r0, #1
 800ba86:	02dc      	lsls	r4, r3, #11
 800ba88:	d5fb      	bpl.n	800ba82 <__ieee754_sqrt+0x6e>
 800ba8a:	1e44      	subs	r4, r0, #1
 800ba8c:	1b12      	subs	r2, r2, r4
 800ba8e:	f1c0 0420 	rsb	r4, r0, #32
 800ba92:	fa21 f404 	lsr.w	r4, r1, r4
 800ba96:	4323      	orrs	r3, r4
 800ba98:	4081      	lsls	r1, r0
 800ba9a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ba9e:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800baa2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800baa6:	07d2      	lsls	r2, r2, #31
 800baa8:	bf5c      	itt	pl
 800baaa:	005b      	lslpl	r3, r3, #1
 800baac:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800bab0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bab4:	bf58      	it	pl
 800bab6:	0049      	lslpl	r1, r1, #1
 800bab8:	2600      	movs	r6, #0
 800baba:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800babe:	106d      	asrs	r5, r5, #1
 800bac0:	0049      	lsls	r1, r1, #1
 800bac2:	2016      	movs	r0, #22
 800bac4:	4632      	mov	r2, r6
 800bac6:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800baca:	1917      	adds	r7, r2, r4
 800bacc:	429f      	cmp	r7, r3
 800bace:	bfde      	ittt	le
 800bad0:	193a      	addle	r2, r7, r4
 800bad2:	1bdb      	suble	r3, r3, r7
 800bad4:	1936      	addle	r6, r6, r4
 800bad6:	0fcf      	lsrs	r7, r1, #31
 800bad8:	3801      	subs	r0, #1
 800bada:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800bade:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800bae2:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800bae6:	d1f0      	bne.n	800baca <__ieee754_sqrt+0xb6>
 800bae8:	4604      	mov	r4, r0
 800baea:	2720      	movs	r7, #32
 800baec:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800baf0:	429a      	cmp	r2, r3
 800baf2:	eb00 0e0c 	add.w	lr, r0, ip
 800baf6:	db02      	blt.n	800bafe <__ieee754_sqrt+0xea>
 800baf8:	d113      	bne.n	800bb22 <__ieee754_sqrt+0x10e>
 800bafa:	458e      	cmp	lr, r1
 800bafc:	d811      	bhi.n	800bb22 <__ieee754_sqrt+0x10e>
 800bafe:	f1be 0f00 	cmp.w	lr, #0
 800bb02:	eb0e 000c 	add.w	r0, lr, ip
 800bb06:	da42      	bge.n	800bb8e <__ieee754_sqrt+0x17a>
 800bb08:	2800      	cmp	r0, #0
 800bb0a:	db40      	blt.n	800bb8e <__ieee754_sqrt+0x17a>
 800bb0c:	f102 0801 	add.w	r8, r2, #1
 800bb10:	1a9b      	subs	r3, r3, r2
 800bb12:	458e      	cmp	lr, r1
 800bb14:	bf88      	it	hi
 800bb16:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800bb1a:	eba1 010e 	sub.w	r1, r1, lr
 800bb1e:	4464      	add	r4, ip
 800bb20:	4642      	mov	r2, r8
 800bb22:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800bb26:	3f01      	subs	r7, #1
 800bb28:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800bb2c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800bb30:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800bb34:	d1dc      	bne.n	800baf0 <__ieee754_sqrt+0xdc>
 800bb36:	4319      	orrs	r1, r3
 800bb38:	d01b      	beq.n	800bb72 <__ieee754_sqrt+0x15e>
 800bb3a:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800bbc0 <__ieee754_sqrt+0x1ac>
 800bb3e:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800bbc4 <__ieee754_sqrt+0x1b0>
 800bb42:	e9da 0100 	ldrd	r0, r1, [sl]
 800bb46:	e9db 2300 	ldrd	r2, r3, [fp]
 800bb4a:	f7f4 fb69 	bl	8000220 <__aeabi_dsub>
 800bb4e:	e9da 8900 	ldrd	r8, r9, [sl]
 800bb52:	4602      	mov	r2, r0
 800bb54:	460b      	mov	r3, r1
 800bb56:	4640      	mov	r0, r8
 800bb58:	4649      	mov	r1, r9
 800bb5a:	f7f4 ff95 	bl	8000a88 <__aeabi_dcmple>
 800bb5e:	b140      	cbz	r0, 800bb72 <__ieee754_sqrt+0x15e>
 800bb60:	f1b4 3fff 	cmp.w	r4, #4294967295
 800bb64:	e9da 0100 	ldrd	r0, r1, [sl]
 800bb68:	e9db 2300 	ldrd	r2, r3, [fp]
 800bb6c:	d111      	bne.n	800bb92 <__ieee754_sqrt+0x17e>
 800bb6e:	3601      	adds	r6, #1
 800bb70:	463c      	mov	r4, r7
 800bb72:	1072      	asrs	r2, r6, #1
 800bb74:	0863      	lsrs	r3, r4, #1
 800bb76:	07f1      	lsls	r1, r6, #31
 800bb78:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800bb7c:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800bb80:	bf48      	it	mi
 800bb82:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800bb86:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800bb8a:	4618      	mov	r0, r3
 800bb8c:	e756      	b.n	800ba3c <__ieee754_sqrt+0x28>
 800bb8e:	4690      	mov	r8, r2
 800bb90:	e7be      	b.n	800bb10 <__ieee754_sqrt+0xfc>
 800bb92:	f7f4 fb47 	bl	8000224 <__adddf3>
 800bb96:	e9da 8900 	ldrd	r8, r9, [sl]
 800bb9a:	4602      	mov	r2, r0
 800bb9c:	460b      	mov	r3, r1
 800bb9e:	4640      	mov	r0, r8
 800bba0:	4649      	mov	r1, r9
 800bba2:	f7f4 ff67 	bl	8000a74 <__aeabi_dcmplt>
 800bba6:	b120      	cbz	r0, 800bbb2 <__ieee754_sqrt+0x19e>
 800bba8:	1ca0      	adds	r0, r4, #2
 800bbaa:	bf08      	it	eq
 800bbac:	3601      	addeq	r6, #1
 800bbae:	3402      	adds	r4, #2
 800bbb0:	e7df      	b.n	800bb72 <__ieee754_sqrt+0x15e>
 800bbb2:	1c63      	adds	r3, r4, #1
 800bbb4:	f023 0401 	bic.w	r4, r3, #1
 800bbb8:	e7db      	b.n	800bb72 <__ieee754_sqrt+0x15e>
 800bbba:	bf00      	nop
 800bbbc:	7ff00000 	.word	0x7ff00000
 800bbc0:	20000298 	.word	0x20000298
 800bbc4:	20000290 	.word	0x20000290

0800bbc8 <_init>:
 800bbc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbca:	bf00      	nop
 800bbcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbce:	bc08      	pop	{r3}
 800bbd0:	469e      	mov	lr, r3
 800bbd2:	4770      	bx	lr

0800bbd4 <_fini>:
 800bbd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbd6:	bf00      	nop
 800bbd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbda:	bc08      	pop	{r3}
 800bbdc:	469e      	mov	lr, r3
 800bbde:	4770      	bx	lr
