{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762461587834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762461587834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  7 03:39:47 2025 " "Processing started: Fri Nov  7 03:39:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762461587834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461587834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Question1 -c Question1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Question1 -c Question1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461587834 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461590505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762461590552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762461590552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/UserWrDdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/UserWrDdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UserWrDdr-rtl " "Found design unit 1: UserWrDdr-rtl" {  } { { "../hdl/UserWrDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/UserWrDdr.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596457 ""} { "Info" "ISGN_ENTITY_NAME" "1 UserWrDdr " "Found entity 1: UserWrDdr" {  } { { "../hdl/UserWrDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/UserWrDdr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/UserRdDdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/UserRdDdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UserRdDdr-rtl " "Found design unit 1: UserRdDdr-rtl" {  } { { "../hdl/UserRdDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/UserRdDdr.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596458 ""} { "Info" "ISGN_ENTITY_NAME" "1 UserRdDdr " "Found entity 1: UserRdDdr" {  } { { "../hdl/UserRdDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/UserRdDdr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/TestPatt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/TestPatt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestPatt-rtl " "Found design unit 1: TestPatt-rtl" {  } { { "../hdl/TestPatt.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/TestPatt.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596459 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestPatt " "Found entity 1: TestPatt" {  } { { "../hdl/TestPatt.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/TestPatt.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/VGAGenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/VGAGenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGAGenerator-rtl " "Found design unit 1: VGAGenerator-rtl" {  } { { "../hdl/HDMI/VGAGenerator.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/VGAGenerator.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596460 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGAGenerator " "Found entity 1: VGAGenerator" {  } { { "../hdl/HDMI/VGAGenerator.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/VGAGenerator.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/I2CCtrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/I2CCtrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2CCtrl-rtl " "Found design unit 1: I2CCtrl-rtl" {  } { { "../hdl/HDMI/I2CCtrl.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/I2CCtrl.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596461 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2CCtrl " "Found entity 1: I2CCtrl" {  } { { "../hdl/HDMI/I2CCtrl.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/I2CCtrl.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMIRom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMIRom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HDMIRom-rtl " "Found design unit 1: HDMIRom-rtl" {  } { { "../hdl/HDMI/HDMIRom.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMIRom.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596461 ""} { "Info" "ISGN_ENTITY_NAME" "1 HDMIRom " "Found entity 1: HDMIRom" {  } { { "../hdl/HDMI/HDMIRom.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMIRom.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMIConfig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMIConfig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HDMIConfig-rtl " "Found design unit 1: HDMIConfig-rtl" {  } { { "../hdl/HDMI/HDMIConfig.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMIConfig.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596462 ""} { "Info" "ISGN_ENTITY_NAME" "1 HDMIConfig " "Found entity 1: HDMIConfig" {  } { { "../hdl/HDMI/HDMIConfig.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMIConfig.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMI.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMI.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HDMI-rtl " "Found design unit 1: HDMI-rtl" {  } { { "../hdl/HDMI/HDMI.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMI.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596462 ""} { "Info" "ISGN_ENTITY_NAME" "1 HDMI " "Found entity 1: HDMI" {  } { { "../hdl/HDMI/HDMI.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMI.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Question1-rtl " "Found design unit 1: Question1-rtl" {  } { { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596463 ""} { "Info" "ISGN_ENTITY_NAME" "1 Question1 " "Found entity 1: Question1" {  } { { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MtDdr-rtl " "Found design unit 1: MtDdr-rtl" {  } { { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596464 ""} { "Info" "ISGN_ENTITY_NAME" "1 MtDdr " "Found entity 1: MtDdr" {  } { { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdrRd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdrRd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MtDdrRd-rtl " "Found design unit 1: MtDdrRd-rtl" {  } { { "../hdl/MtDdr/MtDdrRd.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdrRd.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596464 ""} { "Info" "ISGN_ENTITY_NAME" "1 MtDdrRd " "Found entity 1: MtDdrRd" {  } { { "../hdl/MtDdr/MtDdrRd.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdrRd.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdrWr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdrWr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MtDdrWr-rtl " "Found design unit 1: MtDdrWr-rtl" {  } { { "../hdl/MtDdr/MtDdrWr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdrWr.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596465 ""} { "Info" "ISGN_ENTITY_NAME" "1 MtDdrWr " "Found entity 1: MtDdrWr" {  } { { "../hdl/MtDdr/MtDdrWr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdrWr.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/ddr3_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/ddr3_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys " "Found entity 1: ddr3_qsys" {  } { { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ddr3_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ddr3_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_mm_interconnect_0 " "Found entity 1: ddr3_qsys_mm_interconnect_0" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ddr3_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "ddr3_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ddr3_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: ddr3_qsys_mm_interconnect_0_rsp_mux" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file ddr3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596472 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: ddr3_qsys_mm_interconnect_0_rsp_demux" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: ddr3_qsys_mm_interconnect_0_cmd_mux" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: ddr3_qsys_mm_interconnect_0_cmd_demux" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596477 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596477 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596477 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596477 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "ddr3_qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596481 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "ddr3_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "ddr3_qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ddr3_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ddr3_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ddr3_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ddr3_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: ddr3_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596484 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr3_qsys_mm_interconnect_0_router_002 " "Found entity 2: ddr3_qsys_mm_interconnect_0_router_002" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596484 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ddr3_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ddr3_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596484 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ddr3_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ddr3_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: ddr3_qsys_mm_interconnect_0_router_default_decode" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596484 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr3_qsys_mm_interconnect_0_router " "Found entity 2: ddr3_qsys_mm_interconnect_0_router" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ddr3_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "ddr3_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "ddr3_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "ddr3_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller " "Found entity 1: ddr3_qsys_ddr3_controller" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_c0.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_c0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_c0 " "Found entity 1: ddr3_qsys_ddr3_controller_c0" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_c0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_c0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596503 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(114) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(114): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_arbiter.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_arbiter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_burst_gen.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_burst_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(63) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(63): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(64) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(64): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(68) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(68): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(69) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(69): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(70) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(70): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(71) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(71): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(72) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(72): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(73) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(73): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(74) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(74): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(75) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(75): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(76) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(76): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(79) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(79): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(80) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(80): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(81) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(81): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(33) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(33): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(32) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(32): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(34) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(34): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(31) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(31): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(36) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(36): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(37) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(37): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(38) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(38): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_list.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_list.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596532 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596532 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596535 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596535 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596537 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596540 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_axi_st_converter " "Found entity 1: alt_mem_ddrx_axi_st_converter" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_input_if.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_input_if.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rank_timer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rank_timer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_tbp.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_tbp.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_timing_param.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_timing_param.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(43) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(43): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(150) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(150): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(152) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(152): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(157) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(157): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(182) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(182): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 182 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(183) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 183 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(154) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(154): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(305) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(305): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 305 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(306) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(306): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(307) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(307): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 307 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(308) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(308): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 308 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(203) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(203): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 203 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(303) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(303): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 303 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(199) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(199): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 199 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(260) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(174) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(175) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(176) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(176): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(177) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(177): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(184) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(184): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 184 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(185) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(185): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 185 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(186) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(186): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 186 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(188) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(188): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 188 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(285) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(285): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 285 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(286) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(286): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 286 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(287) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(287): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 287 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(288) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(288): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 288 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(289) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(289): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 289 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(290) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(290): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 290 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(291) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(291): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 291 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(292) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(292): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 292 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(293) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(293): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 293 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(294) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(294): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 294 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(295) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(295): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 295 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(296) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(296): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 296 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(297) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(297): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 297 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(298) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(298): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 298 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(299) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(299): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 299 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(300) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(300): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 300 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(301) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(301): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 301 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(302) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(302): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 302 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(156) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(156): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(193) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(193): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 193 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(194) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(194): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 194 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(151) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(151): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(153) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(153): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(172) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(304) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(304): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 304 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_if_nextgen_ddr3_controller_core " "Found entity 1: alt_mem_if_nextgen_ddr3_controller_core" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_s0 " "Found entity 1: ddr3_qsys_ddr3_controller_s0" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "ddr3_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_s0_mm_interconnect_0 " "Found entity 1: ddr3_qsys_ddr3_controller_s0_mm_interconnect_0" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux " "Found entity 1: ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_mux " "Found entity 1: ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_mux" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_default_decode " "Found entity 1: ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_default_decode" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596576 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router " "Found entity 2: ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001_default_decode" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596577 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001 " "Found entity 2: ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_demux " "Found entity 1: ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_demux" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux " "Found entity 1: ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_ac_ROM_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_ac_ROM_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_reg " "Found entity 1: rw_manager_ac_ROM_reg" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_ac_ROM_reg.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ac_ROM_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_bitcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_bitcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_bitcheck " "Found entity 1: rw_manager_bitcheck" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_bitcheck.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_bitcheck.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RATE rate rw_manager_core.sv(76) " "Verilog HDL Declaration information at rw_manager_core.sv(76): object \"RATE\" differs only in case from object \"rate\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_core " "Found entity 1: rw_manager_core" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_datamux.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_datamux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_datamux " "Found entity 1: rw_manager_datamux" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_datamux.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_datamux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_data_broadcast.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_data_broadcast.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_broadcast " "Found entity 1: rw_manager_data_broadcast" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_data_broadcast.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_data_broadcast.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_data_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_data_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_decoder " "Found entity 1: rw_manager_data_decoder" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_data_decoder.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_data_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ddr3 " "Found entity 1: rw_manager_ddr3" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer " "Found entity 1: rw_manager_di_buffer" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer_wrap " "Found entity 1: rw_manager_di_buffer_wrap" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_dm_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_dm_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_dm_decoder " "Found entity 1: rw_manager_dm_decoder" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_dm_decoder.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_dm_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_generic " "Found entity 1: rw_manager_generic" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_inst_ROM_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_inst_ROM_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_reg " "Found entity 1: rw_manager_inst_ROM_reg" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_inst_ROM_reg.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_inst_ROM_reg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_jumplogic.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_jumplogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_jumplogic " "Found entity 1: rw_manager_jumplogic" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_jumplogic.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_jumplogic.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_lfsr12.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_lfsr12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr12 " "Found entity 1: rw_manager_lfsr12" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_lfsr12.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_lfsr12.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_lfsr36.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_lfsr36.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr36 " "Found entity 1: rw_manager_lfsr36" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_lfsr36.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_lfsr36.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_lfsr72.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_lfsr72.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr72 " "Found entity 1: rw_manager_lfsr72" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_lfsr72.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_lfsr72.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_pattern_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_pattern_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_pattern_fifo " "Found entity 1: rw_manager_pattern_fifo" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_pattern_fifo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram " "Found entity 1: rw_manager_ram" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_ram.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ram.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_ram_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_ram_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram_csr " "Found entity 1: rw_manager_ram_csr" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_ram_csr.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ram_csr.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_read_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_read_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_read_datapath " "Found entity 1: rw_manager_read_datapath" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_read_datapath.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_read_datapath.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_write_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_write_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_write_decoder " "Found entity 1: rw_manager_write_decoder" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_write_decoder.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_write_decoder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/sequencer_m10.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/sequencer_m10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_m10 " "Found entity 1: sequencer_m10" {  } { { "ddr3_qsys/synthesis/submodules/sequencer_m10.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/sequencer_m10.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596594 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequencer_phy_mgr.sv(398) " "Verilog HDL information at sequencer_phy_mgr.sv(398): always construct contains both blocking and non-blocking assignments" {  } { { "ddr3_qsys/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/sequencer_phy_mgr.sv" 398 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1762461596595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/sequencer_phy_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/sequencer_phy_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_phy_mgr " "Found entity 1: sequencer_phy_mgr" {  } { { "ddr3_qsys/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/sequencer_phy_mgr.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/sequencer_pll_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/sequencer_pll_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_pll_mgr " "Found entity 1: sequencer_pll_mgr" {  } { { "ddr3_qsys/synthesis/submodules/sequencer_pll_mgr.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/sequencer_pll_mgr.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_m10_ac_ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_m10_ac_ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_m10_ac_ROM " "Found entity 1: rw_manager_m10_ac_ROM" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_m10_ac_ROM.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_m10_ac_ROM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/rw_manager_m10_inst_ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/rw_manager_m10_inst_ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_m10_inst_ROM " "Found entity 1: rw_manager_m10_inst_ROM" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_m10_inst_ROM.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_m10_inst_ROM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/afi_mux_ddr3_ddrx.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/afi_mux_ddr3_ddrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 afi_mux_ddr3_ddrx " "Found entity 1: afi_mux_ddr3_ddrx" {  } { { "ddr3_qsys/synthesis/submodules/afi_mux_ddr3_ddrx.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/afi_mux_ddr3_ddrx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_clock_pair_generator " "Found entity 1: ddr3_qsys_ddr3_controller_p0_clock_pair_generator" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_clock_pair_generator.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_read_valid_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_read_valid_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_read_valid_selector " "Found entity 1: ddr3_qsys_ddr3_controller_p0_read_valid_selector" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_read_valid_selector.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_read_valid_selector.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath " "Found entity 1: ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_m10.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_m10.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_reset_m10 " "Found entity 1: ddr3_qsys_ddr3_controller_p0_reset_m10" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_m10.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_m10.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INVERT_HR_CLOCK invert_hr_clock ddr3_qsys_ddr3_controller_p0_memphy_m10.sv(134) " "Verilog HDL Declaration information at ddr3_qsys_ddr3_controller_p0_memphy_m10.sv(134): object \"INVERT_HR_CLOCK\" differs only in case from object \"invert_hr_clock\" in the same scope" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1762461596624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_memphy_m10 " "Found entity 1: ddr3_qsys_ddr3_controller_p0_memphy_m10" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10 " "Found entity 1: ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_reset_sync " "Found entity 1: ddr3_qsys_ddr3_controller_p0_reset_sync" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_sync.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter " "Found entity 1: ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_read_datapath_m10.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_read_datapath_m10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_read_datapath_m10 " "Found entity 1: ddr3_qsys_ddr3_controller_p0_read_datapath_m10" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_read_datapath_m10.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_read_datapath_m10.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_write_datapath_m10.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_write_datapath_m10.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_write_datapath_m10 " "Found entity 1: ddr3_qsys_ddr3_controller_p0_write_datapath_m10" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_write_datapath_m10.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_write_datapath_m10.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10 " "Found entity 1: ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/max10emif_dcfifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/max10emif_dcfifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max10emif_dcfifo " "Found entity 1: max10emif_dcfifo" {  } { { "ddr3_qsys/synthesis/submodules/max10emif_dcfifo.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/max10emif_dcfifo.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_iss_probe " "Found entity 1: ddr3_qsys_ddr3_controller_p0_iss_probe" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_iss_probe.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v 2 2 " "Found 2 design units, including 2 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10 " "Found entity 1: ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596630 ""} { "Info" "ISGN_ENTITY_NAME" "2 addr_cmd_pad_m10 " "Found entity 2: addr_cmd_pad_m10" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v" 418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_flop_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_flop_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0_flop_mem " "Found entity 1: ddr3_qsys_ddr3_controller_p0_flop_mem" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_flop_mem.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_flop_mem.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_p0 " "Found entity 1: ddr3_qsys_ddr3_controller_p0" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv 2 2 " "Found 2 design units, including 2 entities, in source file ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altgpio_one_bit " "Found entity 1: altgpio_one_bit" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596633 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_gpio_lite " "Found entity 2: altera_gpio_lite" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr3_qsys_ddr3_controller_pll0 " "Found entity 1: ddr3_qsys_ddr3_controller_pll0" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/PLL50.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/PLL50.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL50 " "Found entity 1: PLL50" {  } { { "../quartusip/PLL50.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/PLL50.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/fifo256x32to64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/fifo256x32to64.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo256x32to64 " "Found entity 1: fifo256x32to64" {  } { { "../quartusip/fifo256x32to64.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/fifo256x32to64.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/fifo256x64to32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/fifo256x64to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo256x64to32 " "Found entity 1: fifo256x64to32" {  } { { "../quartusip/fifo256x64to32.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/fifo256x64to32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/PLL_VGA.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/PLL_VGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_VGA " "Found entity 1: PLL_VGA" {  } { { "../quartusip/PLL_VGA.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/PLL_VGA.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461596639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461596639 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Question1 " "Elaborating entity \"Question1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762461596931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL50 PLL50:u_PLL50 " "Elaborating entity \"PLL50\" for hierarchy \"PLL50:u_PLL50\"" {  } { { "../hdl/Question1.vhd" "u_PLL50" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461596942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL50:u_PLL50\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL50:u_PLL50\|altpll:altpll_component\"" {  } { { "../quartusip/PLL50.v" "altpll_component" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/PLL50.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461596970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL50:u_PLL50\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL50:u_PLL50\|altpll:altpll_component\"" {  } { { "../quartusip/PLL50.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/PLL50.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461596972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL50:u_PLL50\|altpll:altpll_component " "Instantiated megafunction \"PLL50:u_PLL50\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL50 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461596972 ""}  } { { "../quartusip/PLL50.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/PLL50.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762461596972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL50_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL50_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL50_altpll " "Found entity 1: PLL50_altpll" {  } { { "db/PLL50_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL50_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461597000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL50_altpll PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated " "Elaborating entity \"PLL50_altpll\" for hierarchy \"PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestPatt TestPatt:u_TestPatt " "Elaborating entity \"TestPatt\" for hierarchy \"TestPatt:u_TestPatt\"" {  } { { "../hdl/Question1.vhd" "u_TestPatt" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo256x32to64 fifo256x32to64:u_T2UWrFf " "Elaborating entity \"fifo256x32to64\" for hierarchy \"fifo256x32to64:u_T2UWrFf\"" {  } { { "../hdl/Question1.vhd" "u_T2UWrFf" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../quartusip/fifo256x32to64.v" "dcfifo_mixed_widths_component" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/fifo256x32to64.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../quartusip/fifo256x32to64.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/fifo256x32to64.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 7 " "Parameter \"lpm_widthu_r\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 64 " "Parameter \"lpm_width_r\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597141 ""}  } { { "../quartusip/fifo256x32to64.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/fifo256x32to64.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762461597141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_q9k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_q9k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_q9k1 " "Found entity 1: dcfifo_q9k1" {  } { { "db/dcfifo_q9k1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dcfifo_q9k1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461597170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_q9k1 fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated " "Elaborating entity \"dcfifo_q9k1\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_jra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_jra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_jra " "Found entity 1: a_gray2bin_jra" {  } { { "db/a_gray2bin_jra.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_gray2bin_jra.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461597177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_jra fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|a_gray2bin_jra:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_jra\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|a_gray2bin_jra:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_q9k1.tdf" "rdptr_g_gray2bin" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dcfifo_q9k1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ig6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ig6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ig6 " "Found entity 1: a_graycounter_ig6" {  } { { "db/a_graycounter_ig6.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_graycounter_ig6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461597207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ig6 fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|a_graycounter_ig6:rdptr_g1p " "Elaborating entity \"a_graycounter_ig6\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|a_graycounter_ig6:rdptr_g1p\"" {  } { { "db/dcfifo_q9k1.tdf" "rdptr_g1p" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dcfifo_q9k1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_dub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_dub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_dub " "Found entity 1: a_graycounter_dub" {  } { { "db/a_graycounter_dub.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_graycounter_dub.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461597240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_dub fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|a_graycounter_dub:wrptr_g1p " "Elaborating entity \"a_graycounter_dub\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|a_graycounter_dub:wrptr_g1p\"" {  } { { "db/dcfifo_q9k1.tdf" "wrptr_g1p" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dcfifo_q9k1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iu21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iu21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iu21 " "Found entity 1: altsyncram_iu21" {  } { { "db/altsyncram_iu21.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_iu21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461597274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iu21 fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram " "Elaborating entity \"altsyncram_iu21\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|altsyncram_iu21:fifo_ram\"" {  } { { "db/dcfifo_q9k1.tdf" "fifo_ram" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dcfifo_q9k1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461597281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_q9k1.tdf" "rdaclr" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dcfifo_q9k1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dffpipe_fd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461597286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|dffpipe_fd9:rs_brp " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|dffpipe_fd9:rs_brp\"" {  } { { "db/dcfifo_q9k1.tdf" "rs_brp" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dcfifo_q9k1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vnl " "Found entity 1: alt_synch_pipe_vnl" {  } { { "db/alt_synch_pipe_vnl.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/alt_synch_pipe_vnl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461597291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vnl fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|alt_synch_pipe_vnl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_vnl\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|alt_synch_pipe_vnl:rs_dgwp\"" {  } { { "db/dcfifo_q9k1.tdf" "rs_dgwp" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dcfifo_q9k1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461597295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|alt_synch_pipe_vnl:rs_dgwp\|dffpipe_gd9:dffpipe15 " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|alt_synch_pipe_vnl:rs_dgwp\|dffpipe_gd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_vnl.tdf" "dffpipe15" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/alt_synch_pipe_vnl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461597301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|dffpipe_hd9:ws_bwp " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|dffpipe_hd9:ws_bwp\"" {  } { { "db/dcfifo_q9k1.tdf" "ws_bwp" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dcfifo_q9k1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/alt_synch_pipe_0ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461597306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|alt_synch_pipe_0ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|alt_synch_pipe_0ol:ws_dgrp\"" {  } { { "db/dcfifo_q9k1.tdf" "ws_dgrp" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dcfifo_q9k1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461597312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|alt_synch_pipe_0ol:ws_dgrp\|dffpipe_id9:dffpipe19 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|alt_synch_pipe_0ol:ws_dgrp\|dffpipe_id9:dffpipe19\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe19" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/alt_synch_pipe_0ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4h5 " "Found entity 1: cmpr_4h5" {  } { { "db/cmpr_4h5.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/cmpr_4h5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461597342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4h5 fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|cmpr_4h5:rdempty_eq_comp " "Elaborating entity \"cmpr_4h5\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|cmpr_4h5:rdempty_eq_comp\"" {  } { { "db/dcfifo_q9k1.tdf" "rdempty_eq_comp" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dcfifo_q9k1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_red.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_red.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_red " "Found entity 1: cntr_red" {  } { { "db/cntr_red.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/cntr_red.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461597373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_red fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|cntr_red:cntr_b " "Elaborating entity \"cntr_red\" for hierarchy \"fifo256x32to64:u_T2UWrFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_q9k1:auto_generated\|cntr_red:cntr_b\"" {  } { { "db/dcfifo_q9k1.tdf" "cntr_b" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dcfifo_q9k1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UserWrDdr UserWrDdr:u_UserWrDdr " "Elaborating entity \"UserWrDdr\" for hierarchy \"UserWrDdr:u_UserWrDdr\"" {  } { { "../hdl/Question1.vhd" "u_UserWrDdr" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597376 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RstB UserWrDdr.vhd(77) " "VHDL Process Statement warning at UserWrDdr.vhd(77): signal \"RstB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/UserWrDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/UserWrDdr.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762461597378 "|Question1|UserWrDdr:u_UserWrDdr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MtDdr MtDdr:u_MtDdr " "Elaborating entity \"MtDdr\" for hierarchy \"MtDdr:u_MtDdr\"" {  } { { "../hdl/Question1.vhd" "u_MtDdr" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys " "Elaborating entity \"ddr3_qsys\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\"" {  } { { "../hdl/MtDdr/MtDdr.vhd" "u_ddr3_qsys" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller " "Elaborating entity \"ddr3_qsys_ddr3_controller\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\"" {  } { { "ddr3_qsys/synthesis/ddr3_qsys.v" "ddr3_controller" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_pll0 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0 " "Elaborating entity \"ddr3_qsys_ddr3_controller_pll0\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "pll0" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy " "Elaborating entity \"altpll\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" "upll_memphy" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy " "Elaborated megafunction instantiation \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy " "Instantiated megafunction \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 3 " "Parameter \"clk4_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 6 " "Parameter \"clk1_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 2500 " "Parameter \"clk1_phase_shift\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 6 " "Parameter \"clk2_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 6 " "Parameter \"clk3_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 2500 " "Parameter \"clk3_phase_shift\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_USED " "Parameter \"port_phasecounterselect\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_USED " "Parameter \"port_phasedone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_USED " "Parameter \"port_phasestep\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_USED " "Parameter \"port_phaseupdown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_frequency_control MANUAL_PHASE " "Parameter \"vco_frequency_control\" = \"MANUAL_PHASE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_phase_shift_step 104 " "Parameter \"vco_phase_shift_step\" = \"104\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 3 " "Parameter \"width_phasecounterselect\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597406 ""}  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762461597406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_t0j3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_t0j3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_t0j3 " "Found entity 1: altpll_t0j3" {  } { { "db/altpll_t0j3.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461597438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_t0j3 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated " "Elaborating entity \"altpll_t0j3\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_qrn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_qrn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_qrn " "Found entity 1: altpll_dyn_phase_le_qrn" {  } { { "db/altpll_dyn_phase_le_qrn.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_dyn_phase_le_qrn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461597446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_qrn MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|altpll_dyn_phase_le_qrn:altpll_dyn_phase_le2 " "Elaborating entity \"altpll_dyn_phase_le_qrn\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|altpll_dyn_phase_le_qrn:altpll_dyn_phase_le2\"" {  } { { "db/altpll_t0j3.tdf" "altpll_dyn_phase_le2" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597447 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_qrn.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_dyn_phase_le_qrn.tdf" 34 2 0 } } { "db/altpll_t0j3.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 53 2 0 } } { "altpll.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" 140 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 159 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1762461597448 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|altpll_dyn_phase_le_qrn:altpll_dyn_phase_le2"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_rrn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_rrn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_rrn " "Found entity 1: altpll_dyn_phase_le_rrn" {  } { { "db/altpll_dyn_phase_le_rrn.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_dyn_phase_le_rrn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461597451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_rrn MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|altpll_dyn_phase_le_rrn:altpll_dyn_phase_le4 " "Elaborating entity \"altpll_dyn_phase_le_rrn\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|altpll_dyn_phase_le_rrn:altpll_dyn_phase_le4\"" {  } { { "db/altpll_t0j3.tdf" "altpll_dyn_phase_le4" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597452 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_rrn.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_dyn_phase_le_rrn.tdf" 34 2 0 } } { "db/altpll_t0j3.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 54 2 0 } } { "altpll.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" 140 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 159 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1762461597452 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|altpll_dyn_phase_le_rrn:altpll_dyn_phase_le4"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_srn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_srn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_srn " "Found entity 1: altpll_dyn_phase_le_srn" {  } { { "db/altpll_dyn_phase_le_srn.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_dyn_phase_le_srn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461597455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_srn MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|altpll_dyn_phase_le_srn:altpll_dyn_phase_le5 " "Elaborating entity \"altpll_dyn_phase_le_srn\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|altpll_dyn_phase_le_srn:altpll_dyn_phase_le5\"" {  } { { "db/altpll_t0j3.tdf" "altpll_dyn_phase_le5" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597456 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_srn.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_dyn_phase_le_srn.tdf" 34 2 0 } } { "db/altpll_t0j3.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 55 2 0 } } { "altpll.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" 140 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 159 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1762461597456 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|altpll_dyn_phase_le_srn:altpll_dyn_phase_le5"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ocd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ocd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ocd " "Found entity 1: cntr_ocd" {  } { { "db/cntr_ocd.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/cntr_ocd.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461597483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ocd MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|cntr_ocd:phasestep_counter " "Elaborating entity \"cntr_ocd\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|cntr_ocd:phasestep_counter\"" {  } { { "db/altpll_t0j3.tdf" "phasestep_counter" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_erb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_erb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_erb " "Found entity 1: cmpr_erb" {  } { { "db/cmpr_erb.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/cmpr_erb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461597510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_erb MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|cntr_ocd:phasestep_counter\|cmpr_erb:cmpr12 " "Elaborating entity \"cmpr_erb\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|cntr_ocd:phasestep_counter\|cmpr_erb:cmpr12\"" {  } { { "db/cntr_ocd.tdf" "cmpr12" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/cntr_ocd.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uqd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uqd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uqd " "Found entity 1: cntr_uqd" {  } { { "db/cntr_uqd.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/cntr_uqd.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461597537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uqd MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|cntr_uqd:pll_internal_phasestep " "Elaborating entity \"cntr_uqd\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|cntr_uqd:pll_internal_phasestep\"" {  } { { "db/altpll_t0j3.tdf" "pll_internal_phasestep" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_frb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_frb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_frb " "Found entity 1: cmpr_frb" {  } { { "db/cmpr_frb.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/cmpr_frb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461597562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_frb MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|cntr_uqd:pll_internal_phasestep\|cmpr_frb:cmpr14 " "Elaborating entity \"cmpr_frb\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|cntr_uqd:pll_internal_phasestep\|cmpr_frb:cmpr14\"" {  } { { "db/cntr_uqd.tdf" "cmpr14" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/cntr_uqd.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0 " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "p0" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597566 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models ddr3_qsys_ddr3_controller_p0.sv(339) " "Verilog HDL Display System Task info at ddr3_qsys_ddr3_controller_p0.sv(339): Using Regular core emif simulation models" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sv" 339 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597567 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "phy_read_fifo_q ddr3_qsys_ddr3_controller_p0.sv(331) " "Output port \"phy_read_fifo_q\" at ddr3_qsys_ddr3_controller_p0.sv(331) has no driver" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sv" 331 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1762461597567 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_memphy_m10 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_memphy_m10\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sv" "umemphy" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sv" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_reset_m10 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_reset_m10\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" "ureset" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_reset_sync MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset\|ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_reset_sync\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset\|ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_afi_clk\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_m10.v" "ureset_afi_clk" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_m10.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_reset_sync MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset\|ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_reset_sync\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset\|ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_m10.v" "ureset_ctl_reset_clk" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_m10.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_reset_sync MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset\|ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_resync_clk " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_reset_sync\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset\|ddr3_qsys_ddr3_controller_p0_reset_sync:ureset_resync_clk\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_m10.v" "ureset_resync_clk" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_m10.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" "uaddr_cmd_datapath" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_address\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_address" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_bank " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_bank\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_bank" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_cke " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_cke\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cke" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath:uaddr_cmd_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cs_n" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_datapath.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_write_datapath_m10 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_write_datapath_m10\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" "uwrite_datapath" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp\[0\].dq_shifter " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp\[0\].dq_shifter\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_write_datapath_m10.v" "bs_wr_grp\[0\].dq_shifter" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_write_datapath_m10.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_mask_shifter " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_mask_shifter\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_write_datapath_m10.v" "bs_wr_grp\[0\].wrdata_mask_shifter" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_write_datapath_m10.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_write_datapath_m10:uwrite_datapath\|ddr3_qsys_ddr3_controller_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_write_datapath_m10.v" "bs_wr_grp\[0\].wrdata_en_shifter" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_write_datapath_m10.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_read_datapath_m10 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_read_datapath_m10\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" "uread_datapath" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597601 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 ddr3_qsys_ddr3_controller_p0_read_datapath_m10.sv(184) " "Verilog HDL assignment warning at ddr3_qsys_ddr3_controller_p0_read_datapath_m10.sv(184): truncated value with size 4 to match size of target (2)" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_read_datapath_m10.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_read_datapath_m10.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762461597602 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max10emif_dcfifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath\|max10emif_dcfifo:rdata_fifo " "Elaborating entity \"max10emif_dcfifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath\|max10emif_dcfifo:rdata_fifo\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_read_datapath_m10.sv" "rdata_fifo" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_read_datapath_m10.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" "uaddr_cmd_pads" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_cmd_pad_m10 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|addr_cmd_pad_m10:address_gen\[0\].uaddress_pad " "Elaborating entity \"addr_cmd_pad_m10\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|addr_cmd_pad_m10:address_gen\[0\].uaddress_pad\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v" "address_gen\[0\].uaddress_pad" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|addr_cmd_pad_m10:address_gen\[0\].uaddress_pad\|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|addr_cmd_pad_m10:address_gen\[0\].uaddress_pad\|ddr3_qsys_ddr3_controller_p0_simple_ddio_out_m10:hr_to_fr_lo\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v" "hr_to_fr_lo" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|addr_cmd_pad_m10:address_gen\[0\].uaddress_pad\|altera_gpio_lite:uadc_pad " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|addr_cmd_pad_m10:address_gen\[0\].uaddress_pad\|altera_gpio_lite:uadc_pad\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v" "uadc_pad" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|addr_cmd_pad_m10:address_gen\[0\].uaddress_pad\|altera_gpio_lite:uadc_pad\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|addr_cmd_pad_m10:address_gen\[0\].uaddress_pad\|altera_gpio_lite:uadc_pad\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597613 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nsleep_in altera_gpio_lite.sv(82) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object \"nsleep_in\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762461597613 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[0].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_outclocken_wire altera_gpio_lite.sv(334) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object \"oe_outclocken_wire\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762461597613 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|addr_cmd_pad_m10:address_gen[0].uaddress_pad|altera_gpio_lite:uadc_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|altera_gpio_lite:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|altera_gpio_lite:clock_gen\[0\].umem_ck_pad\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|altera_gpio_lite:clock_gen\[0\].umem_ck_pad\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|altera_gpio_lite:clock_gen\[0\].umem_ck_pad\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597747 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nsleep_in altera_gpio_lite.sv(82) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object \"nsleep_in\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762461597748 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|altera_gpio_lite:clock_gen[0].umem_ck_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_outclocken_wire altera_gpio_lite.sv(334) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object \"oe_outclocken_wire\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762461597748 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|altera_gpio_lite:clock_gen[0].umem_ck_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ddr_input altera_gpio_lite.sv(525) " "Verilog HDL warning at altera_gpio_lite.sv(525): object ddr_input used but never assigned" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 525 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1762461597748 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|altera_gpio_lite:clock_gen[0].umem_ck_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inclock_wire altera_gpio_lite.sv(526) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(526): object \"inclock_wire\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 526 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762461597748 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|altera_gpio_lite:clock_gen[0].umem_ck_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inclocken_wire altera_gpio_lite.sv(540) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(540): object \"inclocken_wire\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 540 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762461597748 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|altera_gpio_lite:clock_gen[0].umem_ck_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ddr_input 0 altera_gpio_lite.sv(525) " "Net \"ddr_input\" at altera_gpio_lite.sv(525) has no driver or initial value, using a default initial value '0'" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 525 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762461597748 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads|altera_gpio_lite:clock_gen[0].umem_ck_pad|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_memphy_m10.sv" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs\|altera_gpio_lite:dq_ddio_io " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs\|altera_gpio_lite:dq_ddio_io\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10.sv" "dq_ddio_io" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs\|altera_gpio_lite:dq_ddio_io\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs\|altera_gpio_lite:dq_ddio_io\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs\|altera_gpio_lite:dqs_ddio_io " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs\|altera_gpio_lite:dqs_ddio_io\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10.sv" "dqs_ddio_io" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10.sv" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs\|altera_gpio_lite:dqs_ddio_io\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs\|altera_gpio_lite:dqs_ddio_io\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs\|altera_gpio_lite:extra_ddio_out " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs\|altera_gpio_lite:extra_ddio_out\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10.sv" "extra_ddio_out" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10.sv" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs\|altera_gpio_lite:extra_ddio_out\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio\[0\].ubidir_dq_dqs\|altera_gpio_lite:extra_ddio_out\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597794 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nsleep_in altera_gpio_lite.sv(82) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object \"nsleep_in\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762461597795 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:extra_ddio_out|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_outclocken_wire altera_gpio_lite.sv(334) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object \"oe_outclocken_wire\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_gpio_lite.sv" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762461597795 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|ddr3_qsys_ddr3_controller_p0_dqdqs_pads_m10:dq_ddio[0].ubidir_dq_dqs|altera_gpio_lite:extra_ddio_out|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afi_mux_ddr3_ddrx MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|afi_mux_ddr3_ddrx:m0 " "Elaborating entity \"afi_mux_ddr3_ddrx\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|afi_mux_ddr3_ddrx:m0\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "m0" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_s0 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0 " "Elaborating entity \"ddr3_qsys_ddr3_controller_s0\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "s0" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "sequencer_rst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_m10 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|sequencer_m10:cpu_inst " "Elaborating entity \"sequencer_m10\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|sequencer_m10:cpu_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "cpu_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597849 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_ddr2_init sequencer_m10.sv(128) " "Verilog HDL or VHDL warning at sequencer_m10.sv(128): object \"start_ddr2_init\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/sequencer_m10.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/sequencer_m10.sv" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762461597854 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_lpddr2_init sequencer_m10.sv(130) " "Verilog HDL or VHDL warning at sequencer_m10.sv(130): object \"start_lpddr2_init\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/sequencer_m10.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/sequencer_m10.sv" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762461597854 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_pll_mgr MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|sequencer_pll_mgr:sequencer_pll_mgr_inst " "Elaborating entity \"sequencer_pll_mgr\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|sequencer_pll_mgr:sequencer_pll_mgr_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "sequencer_pll_mgr_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_phy_mgr MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst " "Elaborating entity \"sequencer_phy_mgr\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "sequencer_phy_mgr_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_ddr3 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst " "Elaborating entity \"rw_manager_ddr3\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "sequencer_rw_mgr_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_generic MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst " "Elaborating entity \"rw_manager_generic\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "rw_mgr_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597862 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_ptr_0_reg rw_manager_generic.sv(155) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(155): object \"jump_ptr_0_reg\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762461597863 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_ptr_1_reg rw_manager_generic.sv(156) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(156): object \"jump_ptr_1_reg\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762461597863 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_cntr_0_reg rw_manager_generic.sv(157) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(157): object \"jump_cntr_0_reg\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762461597863 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_cntr_1_reg rw_manager_generic.sv(158) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(158): object \"jump_cntr_1_reg\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762461597863 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cs_mask_reg rw_manager_generic.sv(159) " "Verilog HDL or VHDL warning at rw_manager_generic.sv(159): object \"cs_mask_reg\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762461597863 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "all_refresh_done rw_manager_generic.sv(163) " "Verilog HDL warning at rw_manager_generic.sv(163): object all_refresh_done used but never assigned" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 163 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1762461597863 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "restore_done rw_manager_generic.sv(164) " "Verilog HDL warning at rw_manager_generic.sv(164): object restore_done used but never assigned" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 164 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1762461597863 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "all_refresh_done 0 rw_manager_generic.sv(163) " "Net \"all_refresh_done\" at rw_manager_generic.sv(163) has no driver or initial value, using a default initial value '0'" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762461597863 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "restore_done 0 rw_manager_generic.sv(164) " "Net \"restore_done\" at rw_manager_generic.sv(164) has no driver or initial value, using a default initial value '0'" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 164 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762461597863 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_core MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst " "Elaborating entity \"rw_manager_core\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "rw_mgr_core_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597865 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_ROM_wrdata rw_manager_core.sv(192) " "Verilog HDL or VHDL warning at rw_manager_core.sv(192): object \"inst_ROM_wrdata\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762461597867 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_ROM_wraddress rw_manager_core.sv(193) " "Verilog HDL or VHDL warning at rw_manager_core.sv(193): object \"inst_ROM_wraddress\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762461597867 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_ROM_wrdata_to_rom rw_manager_core.sv(194) " "Verilog HDL or VHDL warning at rw_manager_core.sv(194): object \"ac_ROM_wrdata_to_rom\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762461597867 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_ROM_wraddress rw_manager_core.sv(196) " "Verilog HDL or VHDL warning at rw_manager_core.sv(196): object \"ac_ROM_wraddress\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762461597867 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_ROM_wren rw_manager_core.sv(323) " "Verilog HDL or VHDL warning at rw_manager_core.sv(323): object \"inst_ROM_wren\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 323 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762461597867 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_ROM_wren rw_manager_core.sv(324) " "Verilog HDL or VHDL warning at rw_manager_core.sv(324): object \"ac_ROM_wren\" assigned a value but never read" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 324 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762461597867 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_m10_inst_ROM MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_m10_inst_ROM:inst_ROM_i " "Elaborating entity \"rw_manager_m10_inst_ROM\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_m10_inst_ROM:inst_ROM_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "inst_ROM_i" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_m10_ac_ROM MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_m10_ac_ROM:ac_ROM_i " "Elaborating entity \"rw_manager_m10_ac_ROM\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_m10_ac_ROM:ac_ROM_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "ac_ROM_i" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer_wrap MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i " "Elaborating entity \"rw_manager_di_buffer_wrap\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "di_buffer_wrap_i" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i " "Elaborating entity \"rw_manager_di_buffer\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "rw_manager_di_buffer_i" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "altsyncram_component" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597890 ""}  } { { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762461597890 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family MAX10 does not have MLAB blocks -- using available memory blocks " "Assertion warning: Device family MAX10 does not have MLAB blocks -- using available memory blocks" {  } { { "db/altsyncram_uok1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uok1.tdf" 1076 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uok1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uok1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uok1 " "Found entity 1: altsyncram_uok1" {  } { { "db/altsyncram_uok1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uok1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461597918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uok1 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated " "Elaborating entity \"altsyncram_uok1\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_write_decoder MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i " "Elaborating entity \"rw_manager_write_decoder\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "write_decoder_i" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_decoder MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder " "Elaborating entity \"rw_manager_data_decoder\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_write_decoder.v" "DO_decoder" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_write_decoder.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_dm_decoder MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i " "Elaborating entity \"rw_manager_dm_decoder\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_write_decoder.v" "DM_decoder_i" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_write_decoder.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr36 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr36:do_lfsr_i " "Elaborating entity \"rw_manager_lfsr36\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr36:do_lfsr_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_write_decoder.v" "do_lfsr_i" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_write_decoder.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr12 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i " "Elaborating entity \"rw_manager_lfsr12\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_write_decoder.v" "dm_lfsr_i" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_write_decoder.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_read_datapath MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i " "Elaborating entity \"rw_manager_read_datapath\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "read_datapath_i" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_bitcheck MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i " "Elaborating entity \"rw_manager_bitcheck\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_read_datapath.v" "bitcheck_i" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_read_datapath.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_pattern_fifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i " "Elaborating entity \"rw_manager_pattern_fifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_read_datapath.v" "pattern_fifo_i" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_read_datapath.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_pattern_fifo.v" "altsyncram_component" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461597948 ""}  } { { "ddr3_qsys/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762461597948 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family MAX10 does not have MLAB blocks -- using available memory blocks " "Assertion warning: Device family MAX10 does not have MLAB blocks -- using available memory blocks" {  } { { "db/altsyncram_epk1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_epk1.tdf" 340 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_epk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_epk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_epk1 " "Found entity 1: altsyncram_epk1" {  } { { "db/altsyncram_epk1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_epk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461597974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461597974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_epk1 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_epk1:auto_generated " "Elaborating entity \"altsyncram_epk1\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_epk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_broadcast MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i " "Elaborating entity \"rw_manager_data_broadcast\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "data_broadcast_i" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_jumplogic MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i " "Elaborating entity \"rw_manager_jumplogic\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "jumplogic_i" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_datamux MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i " "Elaborating entity \"rw_manager_datamux\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i\"" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "mux_iter\[0\].datamux_i" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_s0_mm_interconnect_0 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ddr3_qsys_ddr3_controller_s0_mm_interconnect_0\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "mm_interconnect_0" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" "sequencer_phy_mgr_inst_avl_translator" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461597997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" "sequencer_phy_mgr_inst_avl_agent" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" "sequencer_phy_mgr_inst_avl_agent_rsp_fifo" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router:router " "Elaborating entity \"ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router:router\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" "router" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" 961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_default_decode MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router:router\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router:router\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" "router_001" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001_default_decode MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001:router_001\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001:router_001\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" "cmd_demux" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" 1038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_mux MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" "cmd_mux" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" 1055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_demux MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_demux\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" "rsp_demux" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" 1106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" "rsp_mux" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0.v" 1198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_ddr3_controller_c0 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0 " "Elaborating entity \"ddr3_qsys_ddr3_controller_c0\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "c0" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_if_nextgen_ddr3_controller_core MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0 " "Elaborating entity \"alt_mem_if_nextgen_ddr3_controller_core\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_c0.v" "ng0" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_c0.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller_st_top MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst " "Elaborating entity \"alt_mem_ddrx_controller_st_top\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "alt_mem_ddrx_controller_top_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "controller_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_input_if MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst " "Elaborating entity \"alt_mem_ddrx_input_if\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "input_if_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_cmd_gen MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst " "Elaborating entity \"alt_mem_ddrx_cmd_gen\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "cmd_gen_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 1273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_tbp MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst " "Elaborating entity \"alt_mem_ddrx_tbp\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "tbp_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_arbiter MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst " "Elaborating entity \"alt_mem_ddrx_arbiter\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "arbiter_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 1522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_gen MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst " "Elaborating entity \"alt_mem_ddrx_burst_gen\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "burst_gen_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 1626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd_wrap MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd_wrap\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "addr_cmd_wrap_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 1723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_odt_gen MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_odt_gen\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].odt_gen_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr2_odt_gen MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr2_odt_gen\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr3_odt_gen MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr3_odt_gen\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdwr_data_tmg MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst " "Elaborating entity \"alt_mem_ddrx_rdwr_data_tmg\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "rdwr_data_tmg_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_wdata_path MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst " "Elaborating entity \"alt_mem_ddrx_wdata_path\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "wdata_path_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_freeid_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_allocated_id_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_tracking MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst " "Elaborating entity \"alt_mem_ddrx_burst_tracking\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_burst_tracking_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_dataid_manager MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst " "Elaborating entity \"alt_mem_ddrx_dataid_manager\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_dataid_manager_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598126 ""}  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762461598126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l0l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l0l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l0l1 " "Found entity 1: altsyncram_l0l1" {  } { { "db/altsyncram_l0l1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_l0l1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461598155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461598155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l0l1 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_l0l1:auto_generated " "Elaborating entity \"altsyncram_l0l1\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_l0l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598165 ""}  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762461598165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_btk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_btk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_btk1 " "Found entity 1: altsyncram_btk1" {  } { { "db/altsyncram_btk1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_btk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461598190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461598190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_btk1 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_btk1:auto_generated " "Elaborating entity \"altsyncram_btk1\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_btk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "rmw_data_fifo_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 100 " "Parameter \"lpm_width\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598318 ""}  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762461598318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2k31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2k31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2k31 " "Found entity 1: scfifo_2k31" {  } { { "db/scfifo_2k31.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/scfifo_2k31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461598345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461598345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2k31 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated " "Elaborating entity \"scfifo_2k31\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bv21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bv21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bv21 " "Found entity 1: a_dpfifo_bv21" {  } { { "db/a_dpfifo_bv21.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_dpfifo_bv21.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461598350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461598350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bv21 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo " "Elaborating entity \"a_dpfifo_bv21\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo\"" {  } { { "db/scfifo_2k31.tdf" "dpfifo" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/scfifo_2k31.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hkg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hkg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hkg1 " "Found entity 1: altsyncram_hkg1" {  } { { "db/altsyncram_hkg1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_hkg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461598385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461598385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hkg1 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo\|altsyncram_hkg1:FIFOram " "Elaborating entity \"altsyncram_hkg1\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo\|altsyncram_hkg1:FIFOram\"" {  } { { "db/a_dpfifo_bv21.tdf" "FIFOram" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_dpfifo_bv21.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_578.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_578.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_578 " "Found entity 1: cmpr_578" {  } { { "db/cmpr_578.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/cmpr_578.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461598412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461598412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_578 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo\|cmpr_578:almost_full_comparer " "Elaborating entity \"cmpr_578\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo\|cmpr_578:almost_full_comparer\"" {  } { { "db/a_dpfifo_bv21.tdf" "almost_full_comparer" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_dpfifo_bv21.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_578 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo\|cmpr_578:three_comparison " "Elaborating entity \"cmpr_578\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo\|cmpr_578:three_comparison\"" {  } { { "db/a_dpfifo_bv21.tdf" "three_comparison" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_dpfifo_bv21.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461598440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461598440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo\|cntr_i2b:rd_ptr_msb " "Elaborating entity \"cntr_i2b\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo\|cntr_i2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_bv21.tdf" "rd_ptr_msb" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_dpfifo_bv21.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v27 " "Found entity 1: cntr_v27" {  } { { "db/cntr_v27.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/cntr_v27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461598466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461598466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v27 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo\|cntr_v27:usedw_counter " "Elaborating entity \"cntr_v27\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo\|cntr_v27:usedw_counter\"" {  } { { "db/a_dpfifo_bv21.tdf" "usedw_counter" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_dpfifo_bv21.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j2b " "Found entity 1: cntr_j2b" {  } { { "db/cntr_j2b.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/cntr_j2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461598492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461598492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j2b MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo\|cntr_j2b:wr_ptr " "Elaborating entity \"cntr_j2b\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_2k31:auto_generated\|a_dpfifo_bv21:dpfifo\|cntr_j2b:wr_ptr\"" {  } { { "db/a_dpfifo_bv21.tdf" "wr_ptr" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_dpfifo_bv21.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdata_path MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst " "Elaborating entity \"alt_mem_ddrx_rdata_path\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "rdata_path_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "pending_rd_fifo" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 46 " "Parameter \"lpm_width\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598578 ""}  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762461598578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_gk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_gk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_gk31 " "Found entity 1: scfifo_gk31" {  } { { "db/scfifo_gk31.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/scfifo_gk31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461598603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461598603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_gk31 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated " "Elaborating entity \"scfifo_gk31\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_pv21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_pv21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_pv21 " "Found entity 1: a_dpfifo_pv21" {  } { { "db/a_dpfifo_pv21.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_dpfifo_pv21.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461598607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461598607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_pv21 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo " "Elaborating entity \"a_dpfifo_pv21\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo\"" {  } { { "db/scfifo_gk31.tdf" "dpfifo" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/scfifo_gk31.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dlg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dlg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dlg1 " "Found entity 1: altsyncram_dlg1" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_dlg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461598639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461598639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dlg1 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo\|altsyncram_dlg1:FIFOram " "Elaborating entity \"altsyncram_dlg1\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo\|altsyncram_dlg1:FIFOram\"" {  } { { "db/a_dpfifo_pv21.tdf" "FIFOram" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_dpfifo_pv21.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_778.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_778.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_778 " "Found entity 1: cmpr_778" {  } { { "db/cmpr_778.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/cmpr_778.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461598665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461598665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_778 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo\|cmpr_778:almost_full_comparer " "Elaborating entity \"cmpr_778\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo\|cmpr_778:almost_full_comparer\"" {  } { { "db/a_dpfifo_pv21.tdf" "almost_full_comparer" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_dpfifo_pv21.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_778 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo\|cmpr_778:three_comparison " "Elaborating entity \"cmpr_778\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo\|cmpr_778:three_comparison\"" {  } { { "db/a_dpfifo_pv21.tdf" "three_comparison" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_dpfifo_pv21.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k2b " "Found entity 1: cntr_k2b" {  } { { "db/cntr_k2b.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/cntr_k2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461598692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461598692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k2b MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo\|cntr_k2b:rd_ptr_msb " "Elaborating entity \"cntr_k2b\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo\|cntr_k2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_pv21.tdf" "rd_ptr_msb" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_dpfifo_pv21.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_137.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_137.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_137 " "Found entity 1: cntr_137" {  } { { "db/cntr_137.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/cntr_137.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461598717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461598717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_137 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo\|cntr_137:usedw_counter " "Elaborating entity \"cntr_137\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo\|cntr_137:usedw_counter\"" {  } { { "db/a_dpfifo_pv21.tdf" "usedw_counter" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_dpfifo_pv21.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l2b " "Found entity 1: cntr_l2b" {  } { { "db/cntr_l2b.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/cntr_l2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461598743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461598743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_l2b MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo\|cntr_l2b:wr_ptr " "Elaborating entity \"cntr_l2b\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_gk31:auto_generated\|a_dpfifo_pv21:dpfifo\|cntr_l2b:wr_ptr\"" {  } { { "db/a_dpfifo_pv21.tdf" "wr_ptr" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_dpfifo_pv21.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "errcmd_fifo_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461598822 ""}  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762461598822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_qi31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_qi31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_qi31 " "Found entity 1: scfifo_qi31" {  } { { "db/scfifo_qi31.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/scfifo_qi31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461598848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461598848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_qi31 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_qi31:auto_generated " "Elaborating entity \"scfifo_qi31\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_qi31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3u21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3u21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3u21 " "Found entity 1: a_dpfifo_3u21" {  } { { "db/a_dpfifo_3u21.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_dpfifo_3u21.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461598854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461598854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3u21 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_qi31:auto_generated\|a_dpfifo_3u21:dpfifo " "Elaborating entity \"a_dpfifo_3u21\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_qi31:auto_generated\|a_dpfifo_3u21:dpfifo\"" {  } { { "db/scfifo_qi31.tdf" "dpfifo" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/scfifo_qi31.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ig1 " "Found entity 1: altsyncram_1ig1" {  } { { "db/altsyncram_1ig1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_1ig1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461598883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461598883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ig1 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_qi31:auto_generated\|a_dpfifo_3u21:dpfifo\|altsyncram_1ig1:FIFOram " "Elaborating entity \"altsyncram_1ig1\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_qi31:auto_generated\|a_dpfifo_3u21:dpfifo\|altsyncram_1ig1:FIFOram\"" {  } { { "db/a_dpfifo_3u21.tdf" "FIFOram" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_dpfifo_3u21.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_678.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_678.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_678 " "Found entity 1: cmpr_678" {  } { { "db/cmpr_678.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/cmpr_678.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461598908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461598908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_678 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_qi31:auto_generated\|a_dpfifo_3u21:dpfifo\|cmpr_678:almost_full_comparer " "Elaborating entity \"cmpr_678\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_qi31:auto_generated\|a_dpfifo_3u21:dpfifo\|cmpr_678:almost_full_comparer\"" {  } { { "db/a_dpfifo_3u21.tdf" "almost_full_comparer" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_dpfifo_3u21.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_678 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_qi31:auto_generated\|a_dpfifo_3u21:dpfifo\|cmpr_678:three_comparison " "Elaborating entity \"cmpr_678\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_qi31:auto_generated\|a_dpfifo_3u21:dpfifo\|cmpr_678:three_comparison\"" {  } { { "db/a_dpfifo_3u21.tdf" "three_comparison" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_dpfifo_3u21.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_037.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_037.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_037 " "Found entity 1: cntr_037" {  } { { "db/cntr_037.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/cntr_037.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461598939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461598939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_037 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_qi31:auto_generated\|a_dpfifo_3u21:dpfifo\|cntr_037:usedw_counter " "Elaborating entity \"cntr_037\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_qi31:auto_generated\|a_dpfifo_3u21:dpfifo\|cntr_037:usedw_counter\"" {  } { { "db/a_dpfifo_3u21.tdf" "usedw_counter" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_dpfifo_3u21.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_freeid_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_allocated_id_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.inordr_info_fifo_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461598955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599036 ""}  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762461599036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8k31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8k31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8k31 " "Found entity 1: scfifo_8k31" {  } { { "db/scfifo_8k31.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/scfifo_8k31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461599065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461599065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8k31 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8k31:auto_generated " "Elaborating entity \"scfifo_8k31\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8k31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_hv21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_hv21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_hv21 " "Found entity 1: a_dpfifo_hv21" {  } { { "db/a_dpfifo_hv21.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_dpfifo_hv21.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461599070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461599070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_hv21 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8k31:auto_generated\|a_dpfifo_hv21:dpfifo " "Elaborating entity \"a_dpfifo_hv21\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8k31:auto_generated\|a_dpfifo_hv21:dpfifo\"" {  } { { "db/scfifo_8k31.tdf" "dpfifo" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/scfifo_8k31.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tkg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tkg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tkg1 " "Found entity 1: altsyncram_tkg1" {  } { { "db/altsyncram_tkg1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_tkg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461599098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461599098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tkg1 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8k31:auto_generated\|a_dpfifo_hv21:dpfifo\|altsyncram_tkg1:FIFOram " "Elaborating entity \"altsyncram_tkg1\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_8k31:auto_generated\|a_dpfifo_hv21:dpfifo\|altsyncram_tkg1:FIFOram\"" {  } { { "db/a_dpfifo_hv21.tdf" "FIFOram" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_dpfifo_hv21.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.in_order_buffer_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 65 " "Parameter \"width_a\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 65 " "Parameter \"width_b\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599119 ""}  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762461599119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_14l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_14l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_14l1 " "Found entity 1: altsyncram_14l1" {  } { { "db/altsyncram_14l1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_14l1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461599153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461599153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_14l1 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_14l1:auto_generated " "Elaborating entity \"altsyncram_14l1\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_14l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_decoder_wrapper MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_decoder_wrapper\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "ecc_encoder_decoder_wrapper_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 2166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "encoder_inst_per_drate\[0\].encoder_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599166 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alt_mem_ddrx_ecc_encoder.v(203) " "Verilog HDL assignment warning at alt_mem_ddrx_ecc_encoder.v(203): truncated value with size 32 to match size of target (8)" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762461599166 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_32 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_32\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "encoder_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_32_altecc_encoder MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_32_altecc_encoder\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "decoder_inst_per_drate\[0\].decoder_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "decoder_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32_altecc_decoder MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32_altecc_decoder\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32_decode MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32_decode\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "error_bit_decoder" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_sideband MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst " "Elaborating entity \"alt_mem_ddrx_sideband\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "sideband_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 2259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rank_timer MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst " "Elaborating entity \"alt_mem_ddrx_rank_timer\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "rank_timer_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 2331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_timing_param MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst " "Elaborating entity \"alt_mem_ddrx_timing_param\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst\"" {  } { { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" "timing_param_inst" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" 2511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_mm_st_converter MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_ddrx_mm_st_converter:a0 " "Elaborating entity \"alt_mem_ddrx_mm_st_converter\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_c0:c0\|alt_mem_ddrx_mm_st_converter:a0\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_c0.v" "a0" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_c0.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\"" {  } { { "ddr3_qsys/synthesis/ddr3_qsys.v" "mm_clock_crossing_bridge_0" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_mm_interconnect_0 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ddr3_qsys_mm_interconnect_0\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "ddr3_qsys/synthesis/ddr3_qsys.v" "mm_interconnect_0" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_clock_crossing_bridge_1_m0_translator\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "mm_clock_crossing_bridge_1_m0_translator" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ddr3_controller_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ddr3_controller_avl_translator\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "ddr3_controller_avl_translator" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_clock_crossing_bridge_1_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_clock_crossing_bridge_1_m0_agent\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "mm_clock_crossing_bridge_1_m0_agent" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_m0_agent" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ddr3_controller_avl_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ddr3_controller_avl_agent\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "ddr3_controller_avl_agent" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ddr3_controller_avl_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ddr3_controller_avl_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ddr3_controller_avl_agent_rsp_fifo\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "ddr3_controller_avl_agent_rsp_fifo" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_mm_interconnect_0_router MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_router:router " "Elaborating entity \"ddr3_qsys_mm_interconnect_0_router\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_router:router\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "router" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_mm_interconnect_0_router_default_decode MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_router:router\|ddr3_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ddr3_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_router:router\|ddr3_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_mm_interconnect_0_router_002 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"ddr3_qsys_mm_interconnect_0_router_002\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "router_002" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_mm_interconnect_0_router_002_default_decode MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_router_002:router_002\|ddr3_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"ddr3_qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_router_002:router_002\|ddr3_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "ddr3_controller_avl_burst_adapter" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599388 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 8 to match size of target (1)" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762461599390 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ddr3_controller_avl_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_mm_interconnect_0_cmd_demux MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ddr3_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "cmd_demux" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_mm_interconnect_0_cmd_mux MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ddr3_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "cmd_mux" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_mm_interconnect_0_rsp_demux MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"ddr3_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "rsp_demux" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_mm_interconnect_0_rsp_mux MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ddr3_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "rsp_mux" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "agent_pipeline" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "agent_pipeline_001" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_mm_interconnect_0_avalon_st_adapter MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ddr3_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0.v" 1109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ddr3_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_reset_controller:rst_controller\"" {  } { { "ddr3_qsys/synthesis/ddr3_qsys.v" "rst_controller" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "ddr3_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MtDdrWr MtDdr:u_MtDdr\|MtDdrWr:u_MtDdrWr " "Elaborating entity \"MtDdrWr\" for hierarchy \"MtDdr:u_MtDdr\|MtDdrWr:u_MtDdrWr\"" {  } { { "../hdl/MtDdr/MtDdr.vhd" "u_MtDdrWr" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MtDdrRd MtDdr:u_MtDdr\|MtDdrRd:u_MtDdrRd " "Elaborating entity \"MtDdrRd\" for hierarchy \"MtDdr:u_MtDdr\|MtDdrRd:u_MtDdrRd\"" {  } { { "../hdl/MtDdr/MtDdr.vhd" "u_MtDdrRd" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UserRdDdr UserRdDdr:u_UserRdDdr " "Elaborating entity \"UserRdDdr\" for hierarchy \"UserRdDdr:u_UserRdDdr\"" {  } { { "../hdl/Question1.vhd" "u_UserRdDdr" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599451 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RstB UserRdDdr.vhd(105) " "VHDL Process Statement warning at UserRdDdr.vhd(105): signal \"RstB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/UserRdDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/UserRdDdr.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762461599453 "|Question1|UserRdDdr:u_UserRdDdr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo256x64to32 fifo256x64to32:u_URd2HFf " "Elaborating entity \"fifo256x64to32\" for hierarchy \"fifo256x64to32:u_URd2HFf\"" {  } { { "../hdl/Question1.vhd" "u_URd2HFf" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../quartusip/fifo256x64to32.v" "dcfifo_mixed_widths_component" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/fifo256x64to32.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../quartusip/fifo256x64to32.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/fifo256x64to32.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 8 " "Parameter \"lpm_widthu_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599588 ""}  } { { "../quartusip/fifo256x64to32.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/fifo256x64to32.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762461599588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_o9k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_o9k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_o9k1 " "Found entity 1: dcfifo_o9k1" {  } { { "db/dcfifo_o9k1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dcfifo_o9k1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461599616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461599616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_o9k1 fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated " "Elaborating entity \"dcfifo_o9k1\" for hierarchy \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_hg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_hg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_hg6 " "Found entity 1: a_graycounter_hg6" {  } { { "db/a_graycounter_hg6.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_graycounter_hg6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461599649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461599649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_hg6 fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|a_graycounter_hg6:rdptr_g1p " "Elaborating entity \"a_graycounter_hg6\" for hierarchy \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|a_graycounter_hg6:rdptr_g1p\"" {  } { { "db/dcfifo_o9k1.tdf" "rdptr_g1p" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dcfifo_o9k1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_eub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_eub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_eub " "Found entity 1: a_graycounter_eub" {  } { { "db/a_graycounter_eub.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_graycounter_eub.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461599677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461599677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_eub fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|a_graycounter_eub:wrptr_g1p " "Elaborating entity \"a_graycounter_eub\" for hierarchy \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|a_graycounter_eub:wrptr_g1p\"" {  } { { "db/dcfifo_o9k1.tdf" "wrptr_g1p" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dcfifo_o9k1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ju21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ju21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ju21 " "Found entity 1: altsyncram_ju21" {  } { { "db/altsyncram_ju21.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_ju21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461599707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461599707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ju21 fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram " "Elaborating entity \"altsyncram_ju21\" for hierarchy \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\"" {  } { { "db/dcfifo_o9k1.tdf" "fifo_ram" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dcfifo_o9k1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461599715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461599715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|alt_synch_pipe_1ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|alt_synch_pipe_1ol:rs_dgwp\"" {  } { { "db/dcfifo_o9k1.tdf" "rs_dgwp" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dcfifo_o9k1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dffpipe_jd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461599718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461599718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|alt_synch_pipe_1ol:rs_dgwp\|dffpipe_jd9:dffpipe12 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|alt_synch_pipe_1ol:rs_dgwp\|dffpipe_jd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe12" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2ol " "Found entity 1: alt_synch_pipe_2ol" {  } { { "db/alt_synch_pipe_2ol.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/alt_synch_pipe_2ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461599725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461599725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2ol fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|alt_synch_pipe_2ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_2ol\" for hierarchy \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|alt_synch_pipe_2ol:ws_dgrp\"" {  } { { "db/dcfifo_o9k1.tdf" "ws_dgrp" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dcfifo_o9k1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dffpipe_kd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461599729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461599729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|alt_synch_pipe_2ol:ws_dgrp\|dffpipe_kd9:dffpipe15 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|alt_synch_pipe_2ol:ws_dgrp\|dffpipe_kd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_2ol.tdf" "dffpipe15" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/alt_synch_pipe_2ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI HDMI:u_HDMI " "Elaborating entity \"HDMI\" for hierarchy \"HDMI:u_HDMI\"" {  } { { "../hdl/Question1.vhd" "u_HDMI" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMIConfig HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig " "Elaborating entity \"HDMIConfig\" for hierarchy \"HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\"" {  } { { "../hdl/HDMI/HDMI.vhd" "u_HDMIConfig" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMI.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599739 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I2CError HDMIConfig.vhd(121) " "Verilog HDL or VHDL warning at HDMIConfig.vhd(121): object \"I2CError\" assigned a value but never read" {  } { { "../hdl/HDMI/HDMIConfig.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMIConfig.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762461599740 "|Question1|HDMI:u_HDMI|HDMIConfig:u_HDMIConfig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2CCtrl HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|I2CCtrl:u_I2CCtrl1 " "Elaborating entity \"I2CCtrl\" for hierarchy \"HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|I2CCtrl:u_I2CCtrl1\"" {  } { { "../hdl/HDMI/HDMIConfig.vhd" "u_I2CCtrl1" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMIConfig.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMIRom HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|HDMIRom:u_HDMIRom " "Elaborating entity \"HDMIRom\" for hierarchy \"HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|HDMIRom:u_HDMIRom\"" {  } { { "../hdl/HDMI/HDMIConfig.vhd" "u_HDMIRom" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMIConfig.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAGenerator HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator " "Elaborating entity \"VGAGenerator\" for hierarchy \"HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\"" {  } { { "../hdl/HDMI/HDMI.vhd" "u_VGAGenerator" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMI.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_VGA HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA " "Elaborating entity \"PLL_VGA\" for hierarchy \"HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\"" {  } { { "../hdl/HDMI/VGAGenerator.vhd" "u_PLL_VGA" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/VGAGenerator.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\"" {  } { { "../quartusip/PLL_VGA.v" "altpll_component" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/PLL_VGA.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component " "Elaborated megafunction instantiation \"HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\"" {  } { { "../quartusip/PLL_VGA.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/PLL_VGA.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component " "Instantiated megafunction \"HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 20 " "Parameter \"clk0_divide_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 13 " "Parameter \"clk0_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_VGA " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_VGA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461599759 ""}  } { { "../quartusip/PLL_VGA.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/PLL_VGA.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762461599759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_VGA_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_VGA_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_VGA_altpll " "Found entity 1: PLL_VGA_altpll" {  } { { "db/PLL_VGA_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL_VGA_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461599787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461599787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_VGA_altpll HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated " "Elaborating entity \"PLL_VGA_altpll\" for hierarchy \"HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461599788 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[24\] " "Synthesized away node \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_ju21.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_ju21.tdf" 858 2 0 } } { "db/dcfifo_o9k1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dcfifo_o9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x64to32.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/fifo256x64to32.v" 96 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 608 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|altsyncram_ju21:fifo_ram|ram_block11a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[25\] " "Synthesized away node \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_ju21.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_ju21.tdf" 892 2 0 } } { "db/dcfifo_o9k1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dcfifo_o9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x64to32.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/fifo256x64to32.v" 96 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 608 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|altsyncram_ju21:fifo_ram|ram_block11a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[26\] " "Synthesized away node \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_ju21.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_ju21.tdf" 926 2 0 } } { "db/dcfifo_o9k1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dcfifo_o9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x64to32.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/fifo256x64to32.v" 96 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 608 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|altsyncram_ju21:fifo_ram|ram_block11a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[27\] " "Synthesized away node \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_ju21.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_ju21.tdf" 960 2 0 } } { "db/dcfifo_o9k1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dcfifo_o9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x64to32.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/fifo256x64to32.v" 96 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 608 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|altsyncram_ju21:fifo_ram|ram_block11a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[28\] " "Synthesized away node \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_ju21.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_ju21.tdf" 994 2 0 } } { "db/dcfifo_o9k1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dcfifo_o9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x64to32.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/fifo256x64to32.v" 96 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 608 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|altsyncram_ju21:fifo_ram|ram_block11a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[29\] " "Synthesized away node \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_ju21.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_ju21.tdf" 1028 2 0 } } { "db/dcfifo_o9k1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dcfifo_o9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x64to32.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/fifo256x64to32.v" 96 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 608 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|altsyncram_ju21:fifo_ram|ram_block11a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[30\] " "Synthesized away node \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_ju21.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_ju21.tdf" 1062 2 0 } } { "db/dcfifo_o9k1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dcfifo_o9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x64to32.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/fifo256x64to32.v" 96 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 608 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|altsyncram_ju21:fifo_ram|ram_block11a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[31\] " "Synthesized away node \"fifo256x64to32:u_URd2HFf\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_o9k1:auto_generated\|altsyncram_ju21:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_ju21.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_ju21.tdf" 1096 2 0 } } { "db/dcfifo_o9k1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/dcfifo_o9k1.tdf" 68 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "../quartusip/fifo256x64to32.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/fifo256x64to32.v" 96 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 608 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|altsyncram_ju21:fifo_ram|ram_block11a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[8\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uok1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[9\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uok1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[10\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uok1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[11\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uok1.tdf" 379 2 0 } } { "altsyncram.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[12\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uok1.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[13\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uok1.tdf" 441 2 0 } } { "altsyncram.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[14\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uok1.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[15\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uok1.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[16\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uok1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[17\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uok1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[18\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uok1.tdf" 596 2 0 } } { "altsyncram.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[19\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uok1.tdf" 627 2 0 } } { "altsyncram.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[20\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uok1.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[21\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uok1.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[22\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uok1.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[23\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uok1.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[24\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uok1.tdf" 782 2 0 } } { "altsyncram.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[25\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uok1.tdf" 813 2 0 } } { "altsyncram.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[26\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uok1.tdf" 844 2 0 } } { "altsyncram.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[27\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uok1.tdf" 875 2 0 } } { "altsyncram.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[28\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uok1.tdf" 906 2 0 } } { "altsyncram.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[29\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uok1.tdf" 937 2 0 } } { "altsyncram.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[30\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uok1.tdf" 968 2 0 } } { "altsyncram.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[31\] " "Synthesized away node \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_uok1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_uok1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uok1.tdf" 999 2 0 } } { "altsyncram.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 483 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 343 0 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_ddr3.v" 159 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0.v" 257 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 367 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461603079 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_uok1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1762461603079 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1762461603079 ""}
{ "Warning" "WSSC_TIMING_DRIVEN_SYNTHESIS_SKIPPED_FOR_TIMING_NETLIST" "" "Timing-Driven Synthesis is skipped because it could not initialize the timing netlist" {  } {  } 0 330000 "Timing-Driven Synthesis is skipped because it could not initialize the timing netlist" 0 0 "Analysis & Synthesis" 0 -1 1762461604538 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_m10_inst_ROM:inst_ROM_i\|Ram0 " "RAM logic \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_m10_inst_ROM:inst_ROM_i\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_m10_inst_ROM.v" "Ram0" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_m10_inst_ROM.v" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1762461606815 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|HDMIRom:u_HDMIRom\|HDMIRom " "RAM logic \"HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|HDMIRom:u_HDMIRom\|HDMIRom\" is uninferred because MIF is not supported for the selected family" {  } { { "../hdl/HDMI/HDMIRom.vhd" "HDMIRom" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMIRom.vhd" 70 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1762461606815 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath\|max10emif_dcfifo:rdata_fifo\|fifo " "RAM logic \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_read_datapath_m10:uread_datapath\|max10emif_dcfifo:rdata_fifo\|fifo\" is uninferred due to inappropriate RAM size" {  } { { "ddr3_qsys/synthesis/submodules/max10emif_dcfifo.sv" "fifo" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/max10emif_dcfifo.sv" 62 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1762461606815 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1762461606815 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 48 " "Parameter WIDTH_A set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 48 " "Parameter WIDTH_B set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 96 " "Parameter WIDTH_A set to 96" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 96 " "Parameter WIDTH_B set to 96" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762461610879 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762461610879 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1762461610879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461610914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 48 " "Parameter \"WIDTH_A\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 48 " "Parameter \"WIDTH_B\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610914 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762461610914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oac1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oac1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oac1 " "Found entity 1: altsyncram_oac1" {  } { { "db/altsyncram_oac1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_oac1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461610956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461610956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461610965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461610965 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762461610965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uhb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uhb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uhb1 " "Found entity 1: altsyncram_uhb1" {  } { { "db/altsyncram_uhb1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_uhb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461610995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461610995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461611002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461611002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 96 " "Parameter \"WIDTH_A\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461611002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461611002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461611002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 96 " "Parameter \"WIDTH_B\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461611002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461611002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461611002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461611002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461611002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461611002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461611002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461611002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461611002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762461611002 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762461611002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m7c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m7c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m7c1 " "Found entity 1: altsyncram_m7c1" {  } { { "db/altsyncram_m7c1.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altsyncram_m7c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762461611045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461611045 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1762461611798 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ddr3_qsys/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/sequencer_phy_mgr.sv" 150 -1 0 } } { "ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "db/a_graycounter_eub.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_graycounter_eub.tdf" 33 2 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_lfsr12.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_lfsr12.v" 32 -1 0 } } { "ddr3_qsys/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/sequencer_phy_mgr.sv" 277 -1 0 } } { "ddr3_qsys/synthesis/submodules/rw_manager_lfsr36.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_lfsr36.v" 32 -1 0 } } { "db/a_graycounter_eub.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_graycounter_eub.tdf" 44 2 0 } } { "db/a_graycounter_hg6.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_graycounter_hg6.tdf" 38 2 0 } } { "ddr3_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_list.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_list.v" 137 -1 0 } } { "ddr3_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "ddr3_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v" 1099 -1 0 } } { "ddr3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" 200 -1 0 } } { "db/a_graycounter_ig6.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_graycounter_ig6.tdf" 33 2 0 } } { "db/a_graycounter_ig6.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_graycounter_ig6.tdf" 44 2 0 } } { "db/a_graycounter_dub.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/a_graycounter_dub.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1762461612010 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1762461612010 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] VCC " "Pin \"LED\[5\]\" is stuck at VCC" {  } { { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762461615566 "|Question1|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] VCC " "Pin \"LED\[6\]\" is stuck at VCC" {  } { { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762461615566 "|Question1|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] VCC " "Pin \"LED\[7\]\" is stuck at VCC" {  } { { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762461615566 "|Question1|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1762461615566 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762461616125 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2372 " "2372 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762461624285 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|altpll_dyn_phase_le_qrn:altpll_dyn_phase_le2\|combout " "Logic cell \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|altpll_dyn_phase_le_qrn:altpll_dyn_phase_le2\|combout\"" {  } { { "db/altpll_dyn_phase_le_qrn.tdf" "le_comb8" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_dyn_phase_le_qrn.tdf" 37 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461624421 ""} { "Info" "ISCL_SCL_CELL_NAME" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|altpll_dyn_phase_le_rrn:altpll_dyn_phase_le4\|combout " "Logic cell \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|altpll_dyn_phase_le_rrn:altpll_dyn_phase_le4\|combout\"" {  } { { "db/altpll_dyn_phase_le_rrn.tdf" "le_comb9" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_dyn_phase_le_rrn.tdf" 37 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461624421 ""} { "Info" "ISCL_SCL_CELL_NAME" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|altpll_dyn_phase_le_srn:altpll_dyn_phase_le5\|combout " "Logic cell \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|altpll_dyn_phase_le_srn:altpll_dyn_phase_le5\|combout\"" {  } { { "db/altpll_dyn_phase_le_srn.tdf" "le_comb10" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_dyn_phase_le_srn.tdf" 37 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461624421 ""} { "Info" "ISCL_SCL_CELL_NAME" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|remap_decoy_le3a\[0\] " "Logic cell \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|remap_decoy_le3a\[0\]\"" {  } { { "db/altpll_t0j3.tdf" "remap_decoy_le3a\[0\]" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 60 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461624421 ""} { "Info" "ISCL_SCL_CELL_NAME" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|remap_decoy_le3a\[1\] " "Logic cell \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|remap_decoy_le3a\[1\]\"" {  } { { "db/altpll_t0j3.tdf" "remap_decoy_le3a\[1\]" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 60 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461624421 ""} { "Info" "ISCL_SCL_CELL_NAME" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|remap_decoy_le3a\[2\] " "Logic cell \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|remap_decoy_le3a\[2\]\"" {  } { { "db/altpll_t0j3.tdf" "remap_decoy_le3a\[2\]" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 60 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1762461624421 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1762461624421 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461624709 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_t0j3 " "Entity altpll_t0j3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762461625443 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762461625443 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1762461625443 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_o9k1 " "Entity dcfifo_o9k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762461625443 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762461625443 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1762461625443 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_q9k1 " "Entity dcfifo_q9k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762461625443 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762461625443 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1762461625443 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Analysis & Synthesis" 0 -1 1762461625443 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ddr3_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1762461625537 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1762461625594 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sdc " "Reading SDC File: 'ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1762461625752 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1762461625754 ""}
{ "Info" "ISTA_SDC_FOUND" "../sdc/Question1.sdc " "Reading SDC File: '../sdc/Question1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1762461625754 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_PLL50\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_PLL50\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1762461625770 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 6 -duty_cycle 50.00 -name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 6 -duty_cycle 50.00 -name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1762461625770 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 6 -phase 270.00 -duty_cycle 50.00 -name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 6 -phase 270.00 -duty_cycle 50.00 -name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1762461625770 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 6 -duty_cycle 50.00 -name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 6 -duty_cycle 50.00 -name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1762461625770 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 6 -phase 270.00 -duty_cycle 50.00 -name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 6 -phase 270.00 -duty_cycle 50.00 -name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1762461625770 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]\} \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]\} \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1762461625770 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -multiply_by 13 -duty_cycle 50.00 -name \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -multiply_by 13 -duty_cycle 50.00 -name \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1762461625770 ""}  } {  } 0 332110 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461625770 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1762461625770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Question1.sdc 20 DDR3_DQS_n\[0\]_OUT clock " "Ignored filter at Question1.sdc(20): DDR3_DQS_n\[0\]_OUT could not be matched with a clock" {  } { { "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/sdc/Question1.sdc" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/sdc/Question1.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461625770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Question1.sdc 20 Argument <to> is an empty collection " "Ignored set_false_path at Question1.sdc(20): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_clocks \{DDR3_DQS_n\[0\]_OUT\}\] " "set_false_path -from * -to \[get_clocks \{DDR3_DQS_n\[0\]_OUT\}\]" {  } { { "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/sdc/Question1.sdc" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/sdc/Question1.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762461625770 ""}  } { { "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/sdc/Question1.sdc" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/sdc/Question1.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461625770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Question1.sdc 21 DDR3_DQS_n\[1\]_OUT clock " "Ignored filter at Question1.sdc(21): DDR3_DQS_n\[1\]_OUT could not be matched with a clock" {  } { { "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/sdc/Question1.sdc" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/sdc/Question1.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461625771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Question1.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at Question1.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_clocks \{DDR3_DQS_n\[1\]_OUT\}\] " "set_false_path -from * -to \[get_clocks \{DDR3_DQS_n\[1\]_OUT\}\]" {  } { { "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/sdc/Question1.sdc" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/sdc/Question1.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762461625771 ""}  } { { "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/sdc/Question1.sdc" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/sdc/Question1.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461625771 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Question1.sdc 22 DDR3_DQS_p\[0\]_OUT clock " "Ignored filter at Question1.sdc(22): DDR3_DQS_p\[0\]_OUT could not be matched with a clock" {  } { { "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/sdc/Question1.sdc" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/sdc/Question1.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461625771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Question1.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at Question1.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_clocks \{DDR3_DQS_p\[0\]_OUT\}\] " "set_false_path -from * -to \[get_clocks \{DDR3_DQS_p\[0\]_OUT\}\]" {  } { { "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/sdc/Question1.sdc" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/sdc/Question1.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762461625771 ""}  } { { "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/sdc/Question1.sdc" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/sdc/Question1.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461625771 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Question1.sdc 23 DDR3_DQS_p\[1\]_OUT clock " "Ignored filter at Question1.sdc(23): DDR3_DQS_p\[1\]_OUT could not be matched with a clock" {  } { { "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/sdc/Question1.sdc" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/sdc/Question1.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461625771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Question1.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at Question1.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_clocks \{DDR3_DQS_p\[1\]_OUT\}\] " "set_false_path -from * -to \[get_clocks \{DDR3_DQS_p\[1\]_OUT\}\]" {  } { { "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/sdc/Question1.sdc" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/sdc/Question1.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1762461625771 ""}  } { { "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/sdc/Question1.sdc" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/sdc/Question1.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461625771 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1762461625788 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Analysis & Synthesis" 0 -1 1762461625788 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1762461625788 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Analysis & Synthesis" 0 -1 1762461625788 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " "The master clock for this clock assignment could not be derived.  Clock: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1762461625789 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Analysis & Synthesis" 0 -1 1762461625789 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " "The master clock for this clock assignment could not be derived.  Clock: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1762461625789 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Analysis & Synthesis" 0 -1 1762461625789 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\] " "The master clock for this clock assignment could not be derived.  Clock: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1762461625789 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Analysis & Synthesis" 0 -1 1762461625789 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DDR3_CLK_50 " "Node: DDR3_CLK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|addr_cmd_pad_m10:address_gen\[0\].uaddress_pad\|altera_gpio_lite:uadc_pad\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\|out_path_enhanced_ddr.fr_out_data_ddio~DFFLO DDR3_CLK_50 " "Register MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_addr_cmd_pads_m10:uaddr_cmd_pads\|addr_cmd_pad_m10:address_gen\[0\].uaddress_pad\|altera_gpio_lite:uadc_pad\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\|out_path_enhanced_ddr.fr_out_data_ddio~DFFLO is being clocked by DDR3_CLK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1762461625791 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Analysis & Synthesis" 0 -1 1762461625791 "|Question1|DDR3_CLK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461625847 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1762461625870 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1762461625870 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1762461625870 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1762461625870 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1762461625870 ""}  } {  } 0 332056 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461625870 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1762461625871 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762461625871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762461625871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        Clk50 " "  20.000        Clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762461625871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.384 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  15.384 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762461625871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762461625871 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461625871 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461626178 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1762461626818 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461626828 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1762461626988 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461627001 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/output_files/Question1.map.smsg " "Generated suppressed messages file /home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/output_files/Question1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461627519 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 3 0 6 " "Adding 9 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 6 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762461628950 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762461628950 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9794 " "Implemented 9794 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762461629728 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762461629728 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "23 " "Implemented 23 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1762461629728 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9253 " "Implemented 9253 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762461629728 ""} { "Info" "ICUT_CUT_TM_RAMS" "357 " "Implemented 357 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1762461629728 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1762461629728 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762461629728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "808 " "Peak virtual memory: 808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762461629908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  7 03:40:29 2025 " "Processing ended: Fri Nov  7 03:40:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762461629908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762461629908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762461629908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762461629908 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1762461632735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762461632735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  7 03:40:31 2025 " "Processing started: Fri Nov  7 03:40:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762461632735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1762461632735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Question1 -c Question1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Question1 -c Question1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1762461632735 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1762461632787 ""}
{ "Info" "0" "" "Project  = Question1" {  } {  } 0 0 "Project  = Question1" 0 0 "Fitter" 0 0 1762461632788 ""}
{ "Info" "0" "" "Revision = Question1" {  } {  } 0 0 "Revision = Question1" 0 0 "Fitter" 0 0 1762461632788 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1762461632998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1762461633036 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1762461633037 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Question1 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"Question1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1762461633067 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762461633116 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762461633117 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] 13 20 0 0 " "Implementing clock multiplication of 13, clock division of 20, and phase shift of 0 degrees (0 ps) for HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL_VGA_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL_VGA_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1762461633180 ""}  } { { "db/PLL_VGA_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL_VGA_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1762461633180 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[0\] 6 1 0 0 " "Implementing clock multiplication of 6, clock division of 1, and phase shift of 0 degrees (0 ps) for MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[0\] port" {  } { { "db/altpll_t0j3.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 43 2 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1762461633182 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[1\] 6 1 270 2500 " "Implementing clock multiplication of 6, clock division of 1, and phase shift of 270 degrees (2500 ps) for MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[1\] port" {  } { { "db/altpll_t0j3.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 43 2 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1762461633182 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[2\] 6 1 0 0 " "Implementing clock multiplication of 6, clock division of 1, and phase shift of 0 degrees (0 ps) for MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[2\] port" {  } { { "db/altpll_t0j3.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 43 2 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1762461633182 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[3\] 6 1 270 2500 " "Implementing clock multiplication of 6, clock division of 1, and phase shift of 270 degrees (2500 ps) for MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[3\] port" {  } { { "db/altpll_t0j3.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 43 2 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1762461633182 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[4\] 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[4\] port" {  } { { "db/altpll_t0j3.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 43 2 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1762461633182 ""}  } { { "db/altpll_t0j3.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 43 2 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1762461633182 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL50_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL50_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1762461633182 ""}  } { { "db/PLL50_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL50_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1762461633182 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\|altsyncram_uhb1:auto_generated\|ram_block1a8 " "Atom \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\|altsyncram_uhb1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1762461633187 "|Question1|MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_uhb1:auto_generated|ram_block1a8"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1762461633187 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1762461633467 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I6G " "Device 10M16DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762461634558 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I6G " "Device 10M25DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762461634558 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I6G " "Device 10M50DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762461634558 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I6G " "Device 10M40DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762461634558 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1762461634558 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hextex/altera_standard/25.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 22826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1762461634573 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hextex/altera_standard/25.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 22828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1762461634573 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hextex/altera_standard/25.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 22830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1762461634573 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hextex/altera_standard/25.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 22832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1762461634573 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1762461634573 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1762461634573 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1762461634573 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1762461634573 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1762461634573 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1762461634576 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1762461635174 ""}
{ "Info" "IFOCT_FSAC_OCT_CREATED" "termination_blk0 " "Created termination control block termination_blk0" {  } {  } 0 174000 "Created termination control block %1!s!" 0 0 "Fitter" 0 -1 1762461635507 ""}
{ "Info" "IFOCT_FSAC_OCT_CHANGED_BANK_VCCIO" "5 1.5V termination_blk0 " "The VCCIO requirement of I/O bank 5 is set to 1.5V for OCT control block termination_blk0" {  } { { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 22835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174002 "The VCCIO requirement of I/O bank %1!s! is set to %2!s! for OCT control block %3!s!" 0 0 "Fitter" 0 -1 1762461635507 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL50_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL50_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1762461636011 ""}  } { { "db/PLL50_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL50_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1762461636011 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] 13 20 0 0 " "Implementing clock multiplication of 13, clock division of 20, and phase shift of 0 degrees (0 ps) for HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL_VGA_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL_VGA_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1762461636015 ""}  } { { "db/PLL_VGA_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL_VGA_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1762461636015 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_t0j3 " "Entity altpll_t0j3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762461637160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762461637160 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1762461637160 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_o9k1 " "Entity dcfifo_o9k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762461637160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762461637160 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1762461637160 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_q9k1 " "Entity dcfifo_q9k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762461637160 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762461637160 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1762461637160 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1762461637160 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ddr3_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1762461637270 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1762461637327 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sdc " "Reading SDC File: 'ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1762461637508 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1762461637512 ""}
{ "Info" "ISTA_SDC_FOUND" "../sdc/Question1.sdc " "Reading SDC File: '../sdc/Question1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1762461637811 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_PLL50\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_PLL50\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1762461637816 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -multiply_by 13 -duty_cycle 50.00 -name \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -multiply_by 13 -duty_cycle 50.00 -name \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1762461637816 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1762461637816 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1762461637817 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1762461637817 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1762461637817 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1762461637817 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1762461637817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1762461637817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1762461637992 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1762461637992 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.100 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762461637995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.100 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762461637995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.100 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762461637995 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.100 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762461637995 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1762461637995 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1762461637995 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 19 clocks " "Found 19 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762461637995 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762461637995 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        Clk50 " "  20.000        Clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762461637995 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_CK_n\[0\] " "   3.333 DDR3_CK_n\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762461637995 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_CK_p\[0\] " "   3.333 DDR3_CK_p\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762461637995 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  DDR3_CLK_50 " "  20.000  DDR3_CLK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762461637995 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_n\[0\]_OUT " "   3.333 DDR3_DQS_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762461637995 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_n\[1\]_OUT " "   3.333 DDR3_DQS_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762461637995 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_p\[0\]_IN " "   3.333 DDR3_DQS_p\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762461637995 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_p\[0\]_OUT " "   3.333 DDR3_DQS_p\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762461637995 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_p\[1\]_IN " "   3.333 DDR3_DQS_p\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762461637995 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_p\[1\]_OUT " "   3.333 DDR3_DQS_p\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762461637995 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.384 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  15.384 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762461637995 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " "   6.666 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762461637995 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " "   6.666 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762461637995 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " "   3.333 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762461637995 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " "   3.333 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762461637995 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " "   3.333 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762461637995 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]_tracking_clk " "   3.333 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]_tracking_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762461637995 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " "   6.666 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762461637995 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762461637995 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1762461637995 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk50~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node Clk50~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762461638987 ""}  } { { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 22797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762461638987 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DDR3_CLK_50~input (placed in PIN N15 (CLK2n, DIFFIO_RX_R38n, DIFFOUT_R38n, High_Speed)) " "Automatically promoted node DDR3_CLK_50~input (placed in PIN N15 (CLK2n, DIFFIO_RX_R38n, DIFFOUT_R38n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762461638987 ""}  } { { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 22796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762461638987 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762461638987 ""}  } { { "db/PLL_VGA_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL_VGA_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762461638987 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762461638987 ""}  } { { "db/altpll_t0j3.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 63 2 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762461638987 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[3\] (placed in counter C3 of PLL_2) " "Automatically promoted node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[3\] (placed in counter C3 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762461638987 ""}  } { { "db/altpll_t0j3.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 63 2 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762461638987 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[4\] (placed in counter C4 of PLL_2) " "Automatically promoted node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|clk\[4\] (placed in counter C4 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762461638988 ""}  } { { "db/altpll_t0j3.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 63 2 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762461638988 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762461638988 ""}  } { { "db/PLL50_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL50_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762461638988 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762461638988 ""}  } { { "ddr3_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 7119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762461638988 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\|r_sync_rst  " "Automatically promoted node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state.STATE_RW_EXEC " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state.STATE_RW_EXEC" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 143 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 5425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\|WideOr0~0 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\|WideOr0~0" {  } { { "ddr3_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv" 95 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 11468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux:cmd_demux\|sink_ready~1 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux:cmd_demux\|sink_ready~1" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux.sv" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 11750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux:cmd_demux\|sink_ready~2 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux:cmd_demux\|sink_ready~2" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux.sv" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 11751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux:cmd_demux\|sink_ready~5 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0\|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux:cmd_demux\|sink_ready~5" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_s0_mm_interconnect_0_cmd_demux.sv" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 11868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|avl_waitrequest~0 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|avl_waitrequest~0" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 94 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 12838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state~44 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state~44" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 143 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 14155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state~45 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state~45" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_generic.sv" 143 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 15162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1762461638988 ""}  } { { "ddr3_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv" 91 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 5966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762461638988 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762461638988 ""}  } { { "ddr3_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 1241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762461638988 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_soft_reset_n  " "Automatically promoted node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_soft_reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~0 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~0" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 13105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~1 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~1" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 13106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~2 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~2" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 13107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~3 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~3" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 13108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~4 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~4" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 13109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~5 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~5" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 13118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~6 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC~6" {  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 157 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 13245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1762461638988 ""}  } { { "ddr3_qsys/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/rw_manager_core.sv" 328 -1 0 } } { "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_soft_reset_n" } } } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 5365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762461638988 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rSysRstB  " "Automatically promoted node rSysRstB " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|I2CCtrl:u_I2CCtrl1\|rI2CSCL " "Destination node HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|I2CCtrl:u_I2CCtrl1\|rI2CSCL" {  } { { "../hdl/HDMI/I2CCtrl.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/I2CCtrl.vhd" 311 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|rRomAddrCnt\[2\] " "Destination node HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|rRomAddrCnt\[2\]" {  } { { "../hdl/HDMI/HDMIConfig.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMIConfig.vhd" 242 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|rRomAddrCnt\[1\] " "Destination node HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|rRomAddrCnt\[1\]" {  } { { "../hdl/HDMI/HDMIConfig.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMIConfig.vhd" 242 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|rRomAddrCnt\[0\] " "Destination node HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|rRomAddrCnt\[0\]" {  } { { "../hdl/HDMI/HDMIConfig.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMIConfig.vhd" 242 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|rRomAddrCnt\[3\] " "Destination node HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|rRomAddrCnt\[3\]" {  } { { "../hdl/HDMI/HDMIConfig.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMIConfig.vhd" 242 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|rRomAddrCnt\[4\] " "Destination node HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|rRomAddrCnt\[4\]" {  } { { "../hdl/HDMI/HDMIConfig.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMIConfig.vhd" 242 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|I2CCtrl:u_I2CCtrl1\|rDivEn " "Destination node HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|I2CCtrl:u_I2CCtrl1\|rDivEn" {  } { { "../hdl/HDMI/I2CCtrl.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/I2CCtrl.vhd" 113 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|rI2CCmdReq " "Destination node HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|rI2CCmdReq" {  } { { "../hdl/HDMI/HDMIConfig.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMIConfig.vhd" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|I2CCtrl:u_I2CCtrl1\|rDataCnt\[0\] " "Destination node HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|I2CCtrl:u_I2CCtrl1\|rDataCnt\[0\]" {  } { { "../hdl/HDMI/I2CCtrl.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/I2CCtrl.vhd" 238 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|I2CCtrl:u_I2CCtrl1\|rDataCnt\[1\] " "Destination node HDMI:u_HDMI\|HDMIConfig:u_HDMIConfig\|I2CCtrl:u_I2CCtrl1\|rDataCnt\[1\]" {  } { { "../hdl/HDMI/I2CCtrl.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/I2CCtrl.vhd" 238 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1762461638988 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1762461638988 ""}  } { { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 287 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 7064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762461638988 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MtDdr:u_MtDdr\|rMemRstB\[1\]  " "Automatically promoted node MtDdr:u_MtDdr\|rMemRstB\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset\|phy_reset_n " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset\|phy_reset_n" {  } { { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_m10.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0_reset_m10.v" 49 -1 0 } } { "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_p0:p0\|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy\|ddr3_qsys_ddr3_controller_p0_reset_m10:ureset\|phy_reset_n" } } } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|_~0 " "Destination node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|_~0" {  } { { "altpll.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 11474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1762461638988 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1762461638988 ""}  } { { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 256 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 6609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762461638988 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|_~0  " "Automatically promoted node MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|_~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762461638988 ""}  } { { "altpll.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 11474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762461638988 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|rPLLRstBCnt\[3\]  " "Automatically promoted node HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|rPLLRstBCnt\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762461638988 ""}  } { { "../hdl/HDMI/VGAGenerator.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/VGAGenerator.vhd" 209 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762461638988 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rPLL50RstBCnt\[3\]  " "Automatically promoted node rPLL50RstBCnt\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762461638988 ""}  } { { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 369 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 7063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762461638988 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1762461640247 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1762461640263 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1762461640264 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762461640283 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762461640310 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1762461640340 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1762461640340 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1762461640354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1762461641538 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "274 Block RAM " "Packed 274 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1762461641564 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1762461641564 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 0 " "PLL \"HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 driven by PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1\" is driven by PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/PLL_VGA_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL_VGA_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../quartusip/PLL_VGA.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/PLL_VGA.v" 103 0 0 } } { "../hdl/HDMI/VGAGenerator.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/VGAGenerator.vhd" 224 0 0 } } { "../hdl/HDMI/HDMI.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMI.vhd" 164 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 627 0 0 } } { "db/PLL50_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL50_altpll.v" 51 -1 0 } } { "../quartusip/PLL50.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/PLL50.v" 103 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 376 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1762461641824 ""}  } { { "db/PLL_VGA_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL_VGA_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../quartusip/PLL_VGA.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/PLL_VGA.v" 103 0 0 } } { "../hdl/HDMI/VGAGenerator.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/VGAGenerator.vhd" 224 0 0 } } { "../hdl/HDMI/HDMI.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMI.vhd" 164 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 627 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1762461641824 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1 clk\[0\] HDMI_TX_CLK~output " "PLL \"HDMI:u_HDMI\|VGAGenerator:u_VGAGenerator\|PLL_VGA:u_PLL_VGA\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"HDMI_TX_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/PLL_VGA_altpll.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/PLL_VGA_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../quartusip/PLL_VGA.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartusip/PLL_VGA.v" 103 0 0 } } { "../hdl/HDMI/VGAGenerator.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/VGAGenerator.vhd" 224 0 0 } } { "../hdl/HDMI/HDMI.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/HDMI/HDMI.vhd" 164 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 627 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 57 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1762461641825 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|pll1 compensate_clock 1 " "PLL \"MtDdr:u_MtDdr\|ddr3_qsys:u_ddr3_qsys\|ddr3_qsys_ddr3_controller:ddr3_controller\|ddr3_qsys_ddr3_controller_pll0:pll0\|altpll:upll_memphy\|altpll_t0j3:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[1\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/altpll_t0j3.tdf" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/db/altpll_t0j3.tdf" 43 2 0 } } { "altpll.tdf" "" { Text "/home/hextex/altera_standard/25.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_pll0.sv" 140 0 0 } } { "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller.v" 159 0 0 } } { "ddr3_qsys/synthesis/ddr3_qsys.v" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/ddr3_qsys/synthesis/ddr3_qsys.v" 126 0 0 } } { "../hdl/MtDdr/MtDdr.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/MtDdr/MtDdr.vhd" 261 0 0 } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 532 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1762461641833 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1762461642552 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1762461645853 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_I2S\[0\] " "Node \"HDMI_I2S\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762461646083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_I2S\[1\] " "Node \"HDMI_I2S\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762461646083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_I2S\[2\] " "Node \"HDMI_I2S\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762461646083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_I2S\[3\] " "Node \"HDMI_I2S\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762461646083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_LRCLK " "Node \"HDMI_LRCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762461646083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_MCLK " "Node \"HDMI_MCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762461646083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_SCLK " "Node \"HDMI_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762461646083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESERVED\[0\] " "Node \"RESERVED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RESERVED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762461646083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESERVED\[1\] " "Node \"RESERVED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RESERVED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762461646083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RxSerData " "Node \"RxSerData\" is assigned to location or region, but does not exist in design" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hextex/altera_standard/25.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RxSerData" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1762461646083 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1762461646083 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762461646084 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1762461646108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1762461647849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762461649980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1762461650079 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1762461671768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:22 " "Fitter placement operations ending: elapsed time is 00:00:22" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762461671768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1762461673621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X67_Y33 X78_Y43 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X67_Y33 to location X78_Y43" {  } { { "loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X67_Y33 to location X78_Y43"} { { 12 { 0 ""} 67 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1762461686905 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1762461686905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:28 " "Fitter routing operations ending: elapsed time is 00:00:28" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762461702748 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 29.48 " "Total time spent on timing analysis during the Fitter is 29.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1762461703164 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762461703253 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1762461703253 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762461704619 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762461704624 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1762461704625 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762461705907 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762461710073 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1762461711053 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_CK_n\[0\] a permanently enabled " "Pin DDR3_CK_n\[0\] has a permanently enabled output enable" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hextex/altera_standard/25.1std/quartus/linux64/pin_planner.ppl" { DDR3_CK_n[0] } } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1762461711088 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_CK_p\[0\] a permanently enabled " "Pin DDR3_CK_p\[0\] has a permanently enabled output enable" {  } { { "/home/hextex/altera_standard/25.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hextex/altera_standard/25.1std/quartus/linux64/pin_planner.ppl" { DDR3_CK_p[0] } } } { "../hdl/Question1.vhd" "" { Text "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/hdl/Question1.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1762461711088 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1762461711088 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/output_files/Question1.fit.smsg " "Generated suppressed messages file /home/hextex/Documents/GitHub/DDCamp/Contest_1/Contest1/quartus/output_files/Question1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1762461711756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2230 " "Peak virtual memory: 2230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762461713321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  7 03:41:53 2025 " "Processing ended: Fri Nov  7 03:41:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762461713321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:22 " "Elapsed time: 00:01:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762461713321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:19 " "Total CPU time (on all processors): 00:03:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762461713321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1762461713321 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1762461714740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762461714740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  7 03:41:54 2025 " "Processing started: Fri Nov  7 03:41:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762461714740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1762461714740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Question1 -c Question1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Question1 -c Question1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1762461714740 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1762461716272 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1762461717857 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1762461717903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762461718461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  7 03:41:58 2025 " "Processing ended: Fri Nov  7 03:41:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762461718461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762461718461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762461718461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1762461718461 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1762461719285 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1762461721035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762461721035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  7 03:41:59 2025 " "Processing started: Fri Nov  7 03:41:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762461721035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1762461721035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Question1 -c Question1 " "Command: quartus_sta Question1 -c Question1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1762461721036 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1762461721065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1762461721500 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1762461721500 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762461721546 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762461721546 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_t0j3 " "Entity altpll_t0j3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762461722135 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762461722135 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1762461722135 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_o9k1 " "Entity dcfifo_o9k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762461722135 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762461722135 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1762461722135 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_q9k1 " "Entity dcfifo_q9k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762461722135 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1762461722135 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1762461722135 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1762461722135 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ddr3_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1762461722214 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1762461722276 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sdc " "Reading SDC File: 'ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1762461722397 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1762461722399 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" {  } {  } 0 0 "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" 0 0 "Timing Analyzer" 0 0 1762461722400 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "Timing Analyzer" 0 0 1762461722596 ""}
{ "Info" "ISTA_SDC_FOUND" "../sdc/Question1.sdc " "Reading SDC File: '../sdc/Question1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1762461722640 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_PLL50\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_PLL50\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1762461722642 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -multiply_by 13 -duty_cycle 50.00 -name \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -multiply_by 13 -duty_cycle 50.00 -name \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1762461722642 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762461722642 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1762461722642 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1762461722642 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1762461722642 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1762461722642 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1762461722642 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1762461722642 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762461722692 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1762461722692 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762461722694 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762461722694 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762461722694 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762461722694 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1762461722694 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1762461722695 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1762461722714 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1762461722776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.012 " "Worst-case setup slack is 0.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.012               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.027               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    0.526               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.869               0.000 DDR3_CK_p\[0\]  " "    0.869               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.054               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    1.054               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.068               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.068               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.082               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    1.082               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.305               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    1.305               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.500               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.500               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.412               0.000 Clk50  " "   17.412               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.748               0.000 DDR3_CLK_50  " "   17.748               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762461722807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.014 " "Worst-case hold slack is 0.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    0.014               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    0.063               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.074               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.074               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.304               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.345               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 Clk50  " "    0.363               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.553               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.572               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    0.572               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    0.834               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.961               0.000 DDR3_CK_p\[0\]  " "    0.961               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.757               0.000 DDR3_CLK_50  " "    1.757               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762461722840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.165 " "Worst-case recovery slack is 1.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.165               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    1.165               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.046               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    5.046               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.876               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.876               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.387               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.387               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762461722850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.802 " "Worst-case removal slack is 0.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.802               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.802               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    0.808               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.992               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.992               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.146               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.146               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762461722858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.033 " "Worst-case minimum pulse width slack is 0.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_CK_n\[0\]  " "    0.033               0.000 DDR3_CK_n\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_CK_p\[0\]  " "    0.033               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_n\[0\]_OUT  " "    0.033               0.000 DDR3_DQS_n\[0\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_n\[1\]_OUT  " "    0.033               0.000 DDR3_DQS_n\[1\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[0\]_IN  " "    0.033               0.000 DDR3_DQS_p\[0\]_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[0\]_OUT  " "    0.033               0.000 DDR3_DQS_p\[0\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[1\]_IN  " "    0.033               0.000 DDR3_DQS_p\[1\]_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[1\]_OUT  " "    0.033               0.000 DDR3_DQS_p\[1\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.033               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.865               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    0.865               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    1.111               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.178               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    2.178               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.031               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    3.031               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.070               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    3.070               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.652               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.652               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.456               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.456               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 Clk50  " "    9.670               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.701               0.000 DDR3_CLK_50  " "    9.701               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461722862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762461722862 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 64 synchronizer chains. " "Report Metastability: Found 64 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461722914 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461722914 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 64 " "Number of Synchronizer Chains Found: 64" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461722914 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461722914 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.141 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.141" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461722914 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.349 ns " "Worst Case Available Settling Time: 9.349 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461722914 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461722914 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461722914 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461722914 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461722914 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461722914 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762461722914 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" {  } {  } 0 0 "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" 0 0 "Timing Analyzer" 0 0 1762461723004 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "Timing Analyzer" 0 0 1762461723200 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.012 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.012" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461723779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461723779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461723779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461723779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (setup)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461723779 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762461723779 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.014 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.014" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461723841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461723841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461723841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461723841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (hold)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461723841 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762461723841 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.165 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.165" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461723865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461723865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461723865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461723865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (recovery)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461723865 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762461723865 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.808 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.808" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461723886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461723886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461723886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461723886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (removal)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461723886 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762461723886 ""}
{ "Info" "0" "" "Core: ddr3_qsys_ddr3_controller_p0 - Instance: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Core: ddr3_qsys_ddr3_controller_p0 - Instance: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "Timing Analyzer" 0 0 1762461723907 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1762461723907 ""}
{ "Info" "0" "" "Address Command (Slow 1200mV 85C Model)               \|  1.131  1.223" {  } {  } 0 0 "Address Command (Slow 1200mV 85C Model)               \|  1.131  1.223" 0 0 "Timing Analyzer" 0 0 1762461723907 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1200mV 85C Model)           \|  8.783     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1200mV 85C Model)           \|  8.783     --" 0 0 "Timing Analyzer" 0 0 1762461723907 ""}
{ "Info" "0" "" "Core (Slow 1200mV 85C Model)                          \|  0.012  0.014" {  } {  } 0 0 "Core (Slow 1200mV 85C Model)                          \|  0.012  0.014" 0 0 "Timing Analyzer" 0 0 1762461723907 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1200mV 85C Model)         \|  1.165  0.808" {  } {  } 0 0 "Core Recovery/Removal (Slow 1200mV 85C Model)         \|  1.165  0.808" 0 0 "Timing Analyzer" 0 0 1762461723908 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1200mV 85C Model)                     \|  1.632  1.658" {  } {  } 0 0 "DQS vs CK (Slow 1200mV 85C Model)                     \|  1.632  1.658" 0 0 "Timing Analyzer" 0 0 1762461723908 ""}
{ "Info" "0" "" "Read Capture (Slow 1200mV 85C Model)                  \|  0.132  0.132" {  } {  } 0 0 "Read Capture (Slow 1200mV 85C Model)                  \|  0.132  0.132" 0 0 "Timing Analyzer" 0 0 1762461723908 ""}
{ "Info" "0" "" "Write (Slow 1200mV 85C Model)                         \|    0.0    0.0" {  } {  } 0 0 "Write (Slow 1200mV 85C Model)                         \|    0.0    0.0" 0 0 "Timing Analyzer" 0 0 1762461723908 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1762461724014 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1762461724058 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1762461724058 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1762461725437 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762461725860 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1762461725860 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762461725862 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762461725862 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762461725862 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762461725862 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1762461725862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.253 " "Worst-case setup slack is 0.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.253               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    0.589               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.595               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.865               0.000 DDR3_CK_p\[0\]  " "    0.865               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.163               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    1.163               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.198               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.198               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.247               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    1.247               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.445               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    1.445               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.785               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.785               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.662               0.000 Clk50  " "   17.662               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.930               0.000 DDR3_CLK_50  " "   17.930               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762461726019 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762461726097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.040 " "Worst-case hold slack is -0.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.040              -0.120 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "   -0.040              -0.120 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.007              -0.007 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "   -0.007              -0.007 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.044               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.044               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.259               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.278               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 Clk50  " "    0.338               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.427               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    0.499               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.788               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    0.788               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.911               0.000 DDR3_CK_p\[0\]  " "    0.911               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.609               0.000 DDR3_CLK_50  " "    1.609               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762461726108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.080 " "Worst-case recovery slack is 2.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.080               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    2.080               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.235               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    5.235               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.015               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.015               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.586               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.586               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762461726129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.665 " "Worst-case removal slack is 0.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    0.665               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.714               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.714               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.878               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.878               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.983               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.983               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762461726150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.033 " "Worst-case minimum pulse width slack is 0.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_CK_n\[0\]  " "    0.033               0.000 DDR3_CK_n\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_CK_p\[0\]  " "    0.033               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_n\[0\]_OUT  " "    0.033               0.000 DDR3_DQS_n\[0\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_n\[1\]_OUT  " "    0.033               0.000 DDR3_DQS_n\[1\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[0\]_IN  " "    0.033               0.000 DDR3_DQS_p\[0\]_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[0\]_OUT  " "    0.033               0.000 DDR3_DQS_p\[0\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[1\]_IN  " "    0.033               0.000 DDR3_DQS_p\[1\]_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[1\]_OUT  " "    0.033               0.000 DDR3_DQS_p\[1\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.033               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.865               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    0.865               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    1.111               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.162               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    2.162               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.027               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    3.027               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.031               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    3.031               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.673               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.673               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.390               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.390               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.684               0.000 DDR3_CLK_50  " "    9.684               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.686               0.000 Clk50  " "    9.686               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461726165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762461726165 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 64 synchronizer chains. " "Report Metastability: Found 64 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461726212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461726212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 64 " "Number of Synchronizer Chains Found: 64" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461726212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461726212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.141 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.141" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461726212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.370 ns " "Worst Case Available Settling Time: 9.370 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461726212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461726212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461726212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461726212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461726212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461726212 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762461726212 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" {  } {  } 0 0 "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" 0 0 "Timing Analyzer" 0 0 1762461726319 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "Timing Analyzer" 0 0 1762461726516 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.253 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.253" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461726949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461726949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461726949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461726949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (setup)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461726949 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762461726949 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (5 violated).  Worst case slack is -0.040 " "Report Timing: Found 10 hold paths (5 violated).  Worst case slack is -0.040" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461726997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461726997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461726997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461726997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (hold)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461726997 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762461726997 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.080 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.080" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461727028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461727028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461727028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461727028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (recovery)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461727028 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762461727028 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.665 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.665" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461727058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461727058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461727058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461727058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (removal)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461727058 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762461727058 ""}
{ "Info" "0" "" "Core: ddr3_qsys_ddr3_controller_p0 - Instance: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Core: ddr3_qsys_ddr3_controller_p0 - Instance: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "Timing Analyzer" 0 0 1762461727090 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1762461727090 ""}
{ "Info" "0" "" "Address Command (Slow 1200mV 0C Model)                \|  1.111  1.157" {  } {  } 0 0 "Address Command (Slow 1200mV 0C Model)                \|  1.111  1.157" 0 0 "Timing Analyzer" 0 0 1762461727090 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1200mV 0C Model)            \|  8.717     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1200mV 0C Model)            \|  8.717     --" 0 0 "Timing Analyzer" 0 0 1762461727090 ""}
{ "Warning" "0" "" "Core (Slow 1200mV 0C Model)                        \|  0.253  -0.04" {  } {  } 0 0 "Core (Slow 1200mV 0C Model)                        \|  0.253  -0.04" 0 0 "Timing Analyzer" 0 0 1762461727090 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1200mV 0C Model)          \|   2.08  0.665" {  } {  } 0 0 "Core Recovery/Removal (Slow 1200mV 0C Model)          \|   2.08  0.665" 0 0 "Timing Analyzer" 0 0 1762461727090 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1200mV 0C Model)                      \|  1.632  1.605" {  } {  } 0 0 "DQS vs CK (Slow 1200mV 0C Model)                      \|  1.632  1.605" 0 0 "Timing Analyzer" 0 0 1762461727090 ""}
{ "Info" "0" "" "Read Capture (Slow 1200mV 0C Model)                   \|  0.134  0.134" {  } {  } 0 0 "Read Capture (Slow 1200mV 0C Model)                   \|  0.134  0.134" 0 0 "Timing Analyzer" 0 0 1762461727090 ""}
{ "Info" "0" "" "Write (Slow 1200mV 0C Model)                          \|    0.0    0.0" {  } {  } 0 0 "Write (Slow 1200mV 0C Model)                          \|    0.0    0.0" 0 0 "Timing Analyzer" 0 0 1762461727090 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "Timing Analyzer" 0 0 1762461727090 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1762461727192 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762461727407 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1762461727407 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762461727409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762461727409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762461727409 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1762461727409 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1762461727409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.754 " "Worst-case setup slack is 0.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.754               0.000 DDR3_CK_p\[0\]  " "    0.754               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.053               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    1.053               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.077               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    1.077               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.883               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    1.883               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.008               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.008               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.176               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    2.176               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.222               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    2.222               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.362               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    2.362               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.463               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.463               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.761               0.000 Clk50  " "   18.761               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.787               0.000 DDR3_CLK_50  " "   18.787               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762461727468 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762461727503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.014 " "Worst-case hold slack is -0.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.014              -0.019 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "   -0.014              -0.019 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.040               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    0.045               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.149               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 Clk50  " "    0.160               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.178               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    0.257               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.285               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.835               0.000 DDR3_CLK_50  " "    0.835               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.835               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    0.835               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.056               0.000 DDR3_CK_p\[0\]  " "    1.056               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762461727522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.999 " "Worst-case recovery slack is 3.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.999               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    3.999               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.745               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    5.745               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.954               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.954               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.930               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.930               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762461727553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.377 " "Worst-case removal slack is 0.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.377               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    0.425               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.475               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.564               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762461727581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.033 " "Worst-case minimum pulse width slack is 0.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_CK_n\[0\]  " "    0.033               0.000 DDR3_CK_n\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_CK_p\[0\]  " "    0.033               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_n\[0\]_OUT  " "    0.033               0.000 DDR3_DQS_n\[0\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_n\[1\]_OUT  " "    0.033               0.000 DDR3_DQS_n\[1\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[0\]_IN  " "    0.033               0.000 DDR3_DQS_p\[0\]_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[0\]_OUT  " "    0.033               0.000 DDR3_DQS_p\[0\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[1\]_IN  " "    0.033               0.000 DDR3_DQS_p\[1\]_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[1\]_OUT  " "    0.033               0.000 DDR3_DQS_p\[1\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.033               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.313               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    1.313               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    1.333               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.289               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    2.289               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.966               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    2.966               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.026               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    3.026               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.713               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.713               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.494               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.494               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.476               0.000 Clk50  " "    9.476               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.783               0.000 DDR3_CLK_50  " "    9.783               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762461727611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762461727611 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 64 synchronizer chains. " "Report Metastability: Found 64 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461727657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461727657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 64 " "Number of Synchronizer Chains Found: 64" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461727657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461727657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.141 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.141" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461727657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.701 ns " "Worst Case Available Settling Time: 9.701 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461727657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461727657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461727657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461727657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461727657 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762461727657 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762461727657 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" {  } {  } 0 0 "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" 0 0 "Timing Analyzer" 0 0 1762461727778 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "Timing Analyzer" 0 0 1762461727975 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.053 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.053" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461728577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461728577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461728577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461728577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (setup)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461728577 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762461728577 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (2 violated).  Worst case slack is -0.014 " "Report Timing: Found 10 hold paths (2 violated).  Worst case slack is -0.014" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461728630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461728630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461728630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461728630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (hold)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461728630 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762461728630 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.999 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.999" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461728667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461728667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461728667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461728667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (recovery)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461728667 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762461728667 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.425 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.425" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461728702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461728702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461728702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461728702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (removal)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762461728702 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762461728702 ""}
{ "Info" "0" "" "Core: ddr3_qsys_ddr3_controller_p0 - Instance: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Core: ddr3_qsys_ddr3_controller_p0 - Instance: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "Timing Analyzer" 0 0 1762461728742 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1762461728742 ""}
{ "Info" "0" "" "Address Command (Fast 1200mV 0C Model)                \|   1.14  1.201" {  } {  } 0 0 "Address Command (Fast 1200mV 0C Model)                \|   1.14  1.201" 0 0 "Timing Analyzer" 0 0 1762461728742 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1200mV 0C Model)            \|  8.798     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1200mV 0C Model)            \|  8.798     --" 0 0 "Timing Analyzer" 0 0 1762461728742 ""}
{ "Warning" "0" "" "Core (Fast 1200mV 0C Model)                        \|  1.053 -0.014" {  } {  } 0 0 "Core (Fast 1200mV 0C Model)                        \|  1.053 -0.014" 0 0 "Timing Analyzer" 0 0 1762461728742 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1200mV 0C Model)          \|  3.999  0.425" {  } {  } 0 0 "Core Recovery/Removal (Fast 1200mV 0C Model)          \|  3.999  0.425" 0 0 "Timing Analyzer" 0 0 1762461728742 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1200mV 0C Model)                      \|  0.899  1.704" {  } {  } 0 0 "DQS vs CK (Fast 1200mV 0C Model)                      \|  0.899  1.704" 0 0 "Timing Analyzer" 0 0 1762461728742 ""}
{ "Info" "0" "" "Read Capture (Fast 1200mV 0C Model)                   \|  0.143  0.143" {  } {  } 0 0 "Read Capture (Fast 1200mV 0C Model)                   \|  0.143  0.143" 0 0 "Timing Analyzer" 0 0 1762461728742 ""}
{ "Info" "0" "" "Write (Fast 1200mV 0C Model)                          \|    0.0    0.0" {  } {  } 0 0 "Write (Fast 1200mV 0C Model)                          \|    0.0    0.0" 0 0 "Timing Analyzer" 0 0 1762461728742 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "Timing Analyzer" 0 0 1762461728742 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762461729792 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762461729793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "822 " "Peak virtual memory: 822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762461730130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  7 03:42:10 2025 " "Processing ended: Fri Nov  7 03:42:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762461730130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762461730130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762461730130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1762461730130 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 135 s " "Quartus Prime Full Compilation was successful. 0 errors, 135 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1762461731278 ""}
