<module name="CKGEN_CM_CORE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_CLKSEL_USB_60MHZ" acronym="CM_CLKSEL_USB_60MHZ" offset="0x4" width="32" description="Selects the configuration of the divider generating 60MHz clock for USB from the DPLL_USB o/p.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="0" end="0" resetval="1" description="Select the configuration of the divider" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_DIV_1" token="CLKSEL_0" description="Set the divider in bypass mode to support bypass clock from DPLL_USB to pass through without division."/>
      <bitenum value="1" id="SEL_DIV_8" token="CLKSEL_1" description="Set the divider to divide the DPLL o/p (480MHz typical) by 8 to generate 60MHz clock, to be used for both OPP_NOM and OPP_LOW."/>
    </bitfield>
  </register>
  <register id="CM_CLKMODE_DPLL_PER" acronym="CM_CLKMODE_DPLL_PER" offset="0x40" width="32" description="This register allows controlling the DPLL modes.">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_SSC_DOWNSPREAD" width="1" begin="14" end="14" resetval="0" description="Control if only low frequency spread is required" range="" rwaccess="RW">
      <bitenum value="0" id="FULL_SPREAD" token="DPLL_SSC_DOWNSPREAD_0" description="When SSC is enabled, clock frequency is spread on both sides of the programmed frequency"/>
      <bitenum value="1" id="LOW_SPREAD" token="DPLL_SSC_DOWNSPREAD_1" description="When SSC is enabled, clock frequency is spread only on the lower side of the programmed frequency"/>
    </bitfield>
    <bitfield id="DPLL_SSC_ACK" width="1" begin="13" end="13" resetval="0" description="Acknowledgement from the DPLL regarding start and stop of Spread Spectrum Clocking feature" range="" rwaccess="R">
      <bitenum value="0" id="Disabled" token="DPLL_SSC_ACK_0_r" description="SSC has been turned off on PLL o/ps"/>
      <bitenum value="1" id="Enabled" token="DPLL_SSC_ACK_1_r" description="SSC has been turned on on PLL o/ps"/>
    </bitfield>
    <bitfield id="DPLL_SSC_EN" width="1" begin="12" end="12" resetval="0" description="Enable or disable Spread Spectrum Clocking" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="DPLL_SSC_EN_0" description="SSC disabled"/>
      <bitenum value="1" id="Enabled" token="DPLL_SSC_EN_1" description="SSC enabled"/>
    </bitfield>
    <bitfield id="DPLL_REGM4XEN" width="1" begin="11" end="11" resetval="0" description="Enable the REGM4XEN mode of the DPLL." range="" rwaccess="R">
      <bitenum value="0" id="DISABLED" token="DPLL_REGM4XEN_0_r" description="REGM4XEN mode of the DPLL is disabled"/>
    </bitfield>
    <bitfield id="DPLL_LPMODE_EN" width="1" begin="10" end="10" resetval="0" description="Set the DPLL in Low Power mode. Check the DPLL documentation to see when this can be enabled." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="DPLL_LPMODE_EN_0" description="Low power mode of the DPLL is disabled"/>
      <bitenum value="1" id="ENABLED" token="DPLL_LPMODE_EN_1" description="Low power mode of the DPLL is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="DPLL_DRIFTGUARD_EN" width="1" begin="8" end="8" resetval="0" description="This bit allows to enable or disable the automatic recalibration feature of the DPLL. The DPLL will automatically start a recalibration process upon assertion of the DPLL's RECAL flag if this bit is set." range="" rwaccess="RW">
      <bitenum value="0" id="Diasbled" token="DPLL_DRIFTGUARD_EN_0" description="DRIFTGUARD feature is disabled"/>
      <bitenum value="1" id="Enabled" token="DPLL_DRIFTGUARD_EN_1" description="DRIFTGUARD feature is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x00" description="" range="" rwaccess="RW"/>
    <bitfield id="DPLL_EN" width="3" begin="2" end="0" resetval="0x5" description="DPLL control" range="" rwaccess="RW">
      <bitenum value="0" id="Reserved3" token="DPLL_EN_0" description="Reserved"/>
      <bitenum value="1" id="Reserved" token="DPLL_EN_1" description="Reserved"/>
      <bitenum value="2" id="Reserved" token="DPLL_EN_2" description="Reserved"/>
      <bitenum value="3" id="Reserved" token="DPLL_EN_3" description="Reserved"/>
      <bitenum value="4" id="Reserved" token="DPLL_EN_4" description="Reserved"/>
      <bitenum value="5" id="DPLL_LP_BYP_MODE" token="DPLL_EN_5" description="Put the DPLL in Idle Bypass Low Power mode."/>
      <bitenum value="6" id="DPLL_FR_BYP_MODE" token="DPLL_EN_6" description="Put the DPLL in Idle Bypass Fast Relock mode."/>
      <bitenum value="7" id="DPLL_LOCK_MODE" token="DPLL_EN_7" description="Enables the DPLL in Lock mode"/>
    </bitfield>
  </register>
  <register id="CM_IDLEST_DPLL_PER" acronym="CM_IDLEST_DPLL_PER" offset="0x44" width="32" description="This register allows monitoring DPLL activity. This register is read only and automatically updated. [warm reset insensitive]">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="ST_DPLL_INIT" width="1" begin="4" end="4" resetval="0" description="DPLL init status (for debug purpose)." range="" rwaccess="R">
      <bitenum value="1" id="DPLL_INIT" token="ST_DPLL_INIT_1_r" description="DPLL has been init"/>
      <bitenum value="0" id="DPLL_NOTINIT" token="ST_DPLL_INIT_0_r" description="DPLL is not init"/>
    </bitfield>
    <bitfield id="ST_DPLL_MODE" width="3" begin="3" end="1" resetval="0" description="DPLL mode status (for debug purpose)" range="" rwaccess="R">
      <bitenum value="0" id="Transient" token="ST_DPLL_MODE_0_r" description="Transient state. From reset to any LP (low power) idle state or from any power state to any power state (Power states are Low Power Stop mode, Fast Relock Stop mode, Idle Bypass Low Power mode and Idle Bypass Fast Relock mode)."/>
      <bitenum value="1" id="LP_STOP" token="ST_DPLL_MODE_1_r" description="The DPLL is in Low Power Stop mode"/>
      <bitenum value="2" id="FR_STOP" token="ST_DPLL_MODE_2_r" description="The DPLL is in Fast Relock Stop mode"/>
      <bitenum value="3" id="Reserved3" token="ST_DPLL_MODE_3_r" description="reserved"/>
      <bitenum value="4" id="reserved" token="ST_DPLL_MODE_4_r" description="reserved"/>
      <bitenum value="5" id="LP_BYP" token="ST_DPLL_MODE_5_r" description="The DPLL is in Idle Bypass Low Power mode"/>
      <bitenum value="6" id="FR_BYP" token="ST_DPLL_MODE_6_r" description="The DPLL is in Idle Bypass Fast Relock mode"/>
      <bitenum value="7" id="reserved" token="ST_DPLL_MODE_7_r" description="reserved"/>
    </bitfield>
    <bitfield id="ST_DPLL_CLK" width="1" begin="0" end="0" resetval="0" description="DPLL lock status" range="" rwaccess="R">
      <bitenum value="1" id="DPLL_LOCKED" token="ST_DPLL_CLK_1_r" description="DPLL is LOCKED"/>
      <bitenum value="0" id="DPLL_UNLOCKED" token="ST_DPLL_CLK_0_r" description="DPLL is either in bypass mode or in stop mode."/>
    </bitfield>
  </register>
  <register id="CM_AUTOIDLE_DPLL_PER" acronym="CM_AUTOIDLE_DPLL_PER" offset="0x48" width="32" description="This register provides automatic control over the DPLL activity.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="AUTO_DPLL_MODE" width="3" begin="2" end="0" resetval="0x0" description="DPLL automatic control;" range="" rwaccess="RW">
      <bitenum value="0" id="AUTO_CTL_DISABLE" token="AUTO_DPLL_MODE_0" description="DPLL auto control disabled"/>
      <bitenum value="1" id="AUTO_LP_STOP" token="AUTO_DPLL_MODE_1" description="The DPLL is automatically put in Low Power Stop mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="2" id="AUTO_FR_STOP" token="AUTO_DPLL_MODE_2" description="The DPLL is automatically put in Fast Relock Stop mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="3" id="Reserved3" token="AUTO_DPLL_MODE_3" description="Reserved"/>
      <bitenum value="4" id="Reserved" token="AUTO_DPLL_MODE_4" description="Reserved"/>
      <bitenum value="5" id="AUTO_LP_BYP" token="AUTO_DPLL_MODE_5" description="The DPLL is automatically put in Idle Bypass Low Power mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="6" id="AUTO_FR_BYP" token="AUTO_DPLL_MODE_6" description="The DPLL is automatically put in Idle Bypass Fast Relock mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="7" id="Reserved" token="AUTO_DPLL_MODE_7" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_DPLL_PER" acronym="CM_CLKSEL_DPLL_PER" offset="0x4C" width="32" description="This register provides controls over the DPLL.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_BYP_CLKSEL" width="1" begin="23" end="23" resetval="0" description="Allows control of the BYPASS clock of the PLL and the associated HSDIVIDER. Same as ULOWCLKEN on DPLL. In DPLL Locked mode, 0 - No impact 1 - No impact In DPLL Bypass mode, 0 - CLKINP is selected as the BYPASS clock for CLKOUT/CLKOUTX2, 1 - CLKINPULOW is selected as the BYPASS clock for CLKOUT/CLKOUTX2" range="" rwaccess="RW"/>
    <bitfield id="DCC_EN" width="1" begin="22" end="22" resetval="0x0" description="Duty-cycle corrector for high frequency clock Read 0: Duty-cycle corrector is disabled" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="21" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_MULT" width="11" begin="18" end="8" resetval="0x000" description="DPLL multiplier factor (2 to 2047). Equal to input M of DPLL; M=2 to 2047 = DPLL multiplies by M. [warm reset insensitive]" range="" rwaccess="RW">
      <bitenum value="0" id="Reserved_1" token="DPLL_MULT_0" description="Reserved"/>
      <bitenum value="1" id="Reserved" token="DPLL_MULT_1" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_DIV" width="7" begin="6" end="0" resetval="0x00" description="DPLL divider factor (0 to 127) Equal to input N of DPLL; actual division factor is N+1. [warm reset insensitive]" range="" rwaccess="RW"/>
  </register>
  <register id="CM_DIV_M2_DPLL_PER" acronym="CM_DIV_M2_DPLL_PER" offset="0x50" width="32" description="This register provides controls over the M2 divider of the DPLL.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKX2ST" width="1" begin="11" end="11" resetval="0" description="DPLL CLKOUTX2 status" range="" rwaccess="R">
      <bitenum value="0" id="CLK_GATED" token="CLKX2ST_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="CLK_ENABLED" token="CLKX2ST_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="CLKST" width="1" begin="9" end="9" resetval="0" description="DPLL CLKOUT status" range="" rwaccess="R">
      <bitenum value="0" id="CLK_GATED" token="CLKST_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="CLK_ENABLED" token="CLKST_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="8" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DIVHS" width="5" begin="4" end="0" resetval="0x01" description="DPLL M2 post-divider factor (1 to 31)." range="" rwaccess="RW">
      <bitenum value="0" id="Reserved" token="DIVHS_0" description="Reserved"/>
      <bitenum value="4" id="Reserved" token="DIVHS_4" description="4, to be used for both OPP_NOM and OPP_LOW"/>
    </bitfield>
  </register>
  <register id="CM_DIV_M3_DPLL_PER" acronym="CM_DIV_M3_DPLL_PER" offset="0x54" width="32" description="This register provides controls over the M3 divider of the DPLL.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKST" width="1" begin="9" end="9" resetval="0" description="DPLL CLKOUTHIF status" range="" rwaccess="R">
      <bitenum value="0" id="CLK_GATED" token="CLKST_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="CLK_ENABLED" token="CLKST_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="8" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DIVHS" width="5" begin="4" end="0" resetval="0x01" description="DPLL M3 post-divider factor (1 to 31). The values listed for 0x3 and 0x4 are used for maximum supported frequency at each OPP. Higher dividers (max 31), thus lower frequencies, are also supported." range="" rwaccess="RW">
      <bitenum value="0" id="Reserved" token="DIVHS_0" description="Reserved"/>
      <bitenum value="3" id="OPP_NOM_DPLL_PER_3" token="DIVHS_3" description="3, to be used for OPP_NOM (when DPLL_PER is locked at 768MHz)"/>
      <bitenum value="4" id="Reserved" token="DIVHS_4" description="4, to be used for OPP_LOW (when DPLL_PER is locked at 768MHz)"/>
    </bitfield>
  </register>
  <register id="CM_DIV_H11_DPLL_PER" acronym="CM_DIV_H11_DPLL_PER" offset="0x58" width="32" description="This register provides controls over the CLKOUT1 o/p of the HSDIVIDER1.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKST" width="1" begin="9" end="9" resetval="0" description="HSDIVIDER1 CLKOUT1 status" range="" rwaccess="R">
      <bitenum value="0" id="CLK_GATED" token="CLKST_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="CLK_ENABLED" token="CLKST_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DIVHS" width="6" begin="5" end="0" resetval="0x1" description="DPLL (H11+1) post-divider factor (1 to 63)." range="" rwaccess="RW">
      <bitenum value="0" id="Reserved" token="DIVHS_0" description="Reserved"/>
      <bitenum value="6" id="Reserved" token="DIVHS_6" description="6, to be used for both OPP_NOM and OPP_LOW (when DPLL_PER is locked at 768MHz)"/>
    </bitfield>
  </register>
  <register id="CM_DIV_H12_DPLL_PER" acronym="CM_DIV_H12_DPLL_PER" offset="0x5C" width="32" description="This register provides controls over the CLKOUT2 o/p of the HSDIVIDER1.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKST" width="1" begin="9" end="9" resetval="0" description="HSDIVIDER1 CLKOUT2 status" range="" rwaccess="R">
      <bitenum value="0" id="CLK_GATED" token="CLKST_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="CLK_ENABLED" token="CLKST_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DIVHS" width="6" begin="5" end="0" resetval="0x1" description="DPLL (H12+1) post-divider factor (1 to 63)." range="" rwaccess="RW">
      <bitenum value="0" id="Reserved" token="DIVHS_0" description="Reserved"/>
      <bitenum value="4" id="Reserved" token="DIVHS_4" description="4, to be used for both OPP_NOM and OPP_LOW"/>
    </bitfield>
  </register>
  <register id="CM_DIV_H14_DPLL_PER" acronym="CM_DIV_H14_DPLL_PER" offset="0x64" width="32" description="This register provides controls over the CLKOUT4 o/p of the HSDIVIDER1.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKST" width="1" begin="9" end="9" resetval="0" description="HSDIVIDER1 CLKOUT4 status" range="" rwaccess="R">
      <bitenum value="0" id="CLK_GATED" token="CLKST_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="CLK_ENABLED" token="CLKST_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DIVHS" width="6" begin="5" end="0" resetval="0x1" description="DPLL (H14+1) post-divider factor (1 to 63)." range="" rwaccess="RW">
      <bitenum value="0" id="Reserved" token="DIVHS_0" description="Reserved"/>
      <bitenum value="2" id="2,_to_be_used_for_OPP_NOM" token="DIVHS_2" description="2, to be used for OPP_NOM"/>
      <bitenum value="4" id="Reserved" token="DIVHS_4" description="4, to be used for OPP_LOW"/>
    </bitfield>
  </register>
  <register id="CM_SSC_DELTAMSTEP_DPLL_PER" acronym="CM_SSC_DELTAMSTEP_DPLL_PER" offset="0x68" width="32" description="Control the DeltaMStep parameter for Spread Spectrum Clocking. [warm reset insensitive]">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="DELTAMSTEP" width="20" begin="19" end="0" resetval="0x00000" description="DeltaMStep is split into fractional and integer part. For Triangular Spread Spectrum: [19:18] for integer part, [17:0] for fractional part For Square Wave Spread Spectrum [19:14] for integer part, [13:0] for fractional part" range="" rwaccess="RW"/>
  </register>
  <register id="CM_SSC_MODFREQDIV_DPLL_PER" acronym="CM_SSC_MODFREQDIV_DPLL_PER" offset="0x6C" width="32" description="Control the Modulation Frequency (Fm) for Spread Spectrum. [warm reset insensitive]">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODFREQDIV_EXPONENT" width="3" begin="10" end="8" resetval="0x0" description="Set the Exponent component of MODFREQDIV factor" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="MODFREQDIV_MANTISSA" width="7" begin="6" end="0" resetval="0x00" description="Set the Mantissa component of MODFREQDIV factor" range="" rwaccess="RW"/>
  </register>
  <register id="CM_CLKMODE_DPLL_USB" acronym="CM_CLKMODE_DPLL_USB" offset="0x80" width="32" description="This register allows controlling the DPLL_USB modes.">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_SSC_DOWNSPREAD" width="1" begin="14" end="14" resetval="0" description="Control if only low frequency spread is required" range="" rwaccess="RW">
      <bitenum value="0" id="FULL_SPREAD" token="DPLL_SSC_DOWNSPREAD_0" description="When SSC is enabled, clock frequency is spread on both sides of the programmed frequency"/>
      <bitenum value="1" id="LOW_SPREAD" token="DPLL_SSC_DOWNSPREAD_1" description="When SSC is enabled, clock frequency is spread only on the lower side of the programmed frequency"/>
    </bitfield>
    <bitfield id="DPLL_SSC_ACK" width="1" begin="13" end="13" resetval="0" description="Acknowledgement from the DPLL regarding start and stop of Spread Spectrum Clocking feature" range="" rwaccess="R">
      <bitenum value="0" id="Disabled" token="DPLL_SSC_ACK_0_r" description="SSC has been turned off on PLL o/ps"/>
      <bitenum value="1" id="Enabled" token="DPLL_SSC_ACK_1_r" description="SSC has been turned on on PLL o/ps"/>
    </bitfield>
    <bitfield id="DPLL_SSC_EN" width="1" begin="12" end="12" resetval="0" description="Enable or disable Spread Spectrum Clocking" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="DPLL_SSC_EN_0" description="SSC disabled"/>
      <bitenum value="1" id="Enabled" token="DPLL_SSC_EN_1" description="SSC enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="9" begin="11" end="3" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_EN" width="3" begin="2" end="0" resetval="0x5" description="DPLL control. Upon Warm Reset, the PRCM DPLL control state machine updates this register to reflect DPLL Low Power Stop mode." range="" rwaccess="RW">
      <bitenum value="0" id="Reserved3" token="DPLL_EN_0" description="Reserved"/>
      <bitenum value="1" id="DPLL_LP_STP_MODE" token="DPLL_EN_1" description="Put the DPLL in Low Power Stop mode"/>
      <bitenum value="2" id="Reserved2" token="DPLL_EN_2" description="Reserved"/>
      <bitenum value="3" id="Reserved" token="DPLL_EN_3" description="Reserved"/>
      <bitenum value="4" id="Reserved" token="DPLL_EN_4" description="Reserved"/>
      <bitenum value="5" id="DPLL_LP_BYP_MODE" token="DPLL_EN_5" description="Put the DPLL in Idle Bypass Low Power mode."/>
      <bitenum value="6" id="Reserved" token="DPLL_EN_6" description="Reserved"/>
      <bitenum value="7" id="DPLL_LOCK_MODE" token="DPLL_EN_7" description="Enables the DPLL in Lock mode"/>
    </bitfield>
  </register>
  <register id="CM_IDLEST_DPLL_USB" acronym="CM_IDLEST_DPLL_USB" offset="0x84" width="32" description="This register allows monitoring DPLL activity. This register is read only and automatically updated. [warm reset insensitive]">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="ST_DPLL_INIT" width="1" begin="4" end="4" resetval="0" description="DPLL init status (for debug purpose)." range="" rwaccess="R">
      <bitenum value="1" id="DPLL_INIT" token="ST_DPLL_INIT_1_r" description="DPLL has been init"/>
      <bitenum value="0" id="DPLL_NOTINIT" token="ST_DPLL_INIT_0_r" description="DPLL is not init"/>
    </bitfield>
    <bitfield id="ST_DPLL_MODE" width="3" begin="3" end="1" resetval="0" description="DPLL mode status (for debug purpose)." range="" rwaccess="R">
      <bitenum value="0" id="Transient" token="ST_DPLL_MODE_0_r" description="Transient state. From reset to any LP (low power) idle state or from any power state to any power state (Power states are Low Power Stop mode, Fast Relock Stop mode, Idle Bypass Low Power mode and Idle Bypass Fast Relock mode)."/>
      <bitenum value="1" id="LP_STOP" token="ST_DPLL_MODE_1_r" description="The DPLL is in Low Power Stop mode"/>
      <bitenum value="2" id="Reserved7" token="ST_DPLL_MODE_2_r" description="reserved"/>
      <bitenum value="3" id="reserved" token="ST_DPLL_MODE_3_r" description="reserved"/>
      <bitenum value="4" id="reserved" token="ST_DPLL_MODE_4_r" description="reserved"/>
      <bitenum value="5" id="LP_BYP" token="ST_DPLL_MODE_5_r" description="The DPLL is in Idle Bypass Low Power mode"/>
      <bitenum value="6" id="reserved" token="ST_DPLL_MODE_6_r" description="reserved"/>
      <bitenum value="7" id="reserved" token="ST_DPLL_MODE_7_r" description="reserved"/>
    </bitfield>
    <bitfield id="ST_DPLL_CLK" width="1" begin="0" end="0" resetval="0" description="DPLL lock status" range="" rwaccess="R">
      <bitenum value="1" id="DPLL_LOCKED" token="ST_DPLL_CLK_1_r" description="DPLL is LOCKED"/>
      <bitenum value="0" id="DPLL_UNLOCKED" token="ST_DPLL_CLK_0_r" description="DPLL is either in bypass mode or in stop mode."/>
    </bitfield>
  </register>
  <register id="CM_AUTOIDLE_DPLL_USB" acronym="CM_AUTOIDLE_DPLL_USB" offset="0x88" width="32" description="This register provides automatic control over the DPLL activity.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="AUTO_DPLL_MODE" width="3" begin="2" end="0" resetval="0x0" description="DPLL automatic control;" range="" rwaccess="RW">
      <bitenum value="0" id="AUTO_CTL_DISABLE" token="AUTO_DPLL_MODE_0" description="DPLL auto control disabled"/>
      <bitenum value="1" id="AUTO_LP_STOP" token="AUTO_DPLL_MODE_1" description="The DPLL is automatically put in Low Power Stop mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="2" id="Reserved3" token="AUTO_DPLL_MODE_2" description="Reserved"/>
      <bitenum value="3" id="Reserved" token="AUTO_DPLL_MODE_3" description="Reserved"/>
      <bitenum value="4" id="Reserved" token="AUTO_DPLL_MODE_4" description="Reserved"/>
      <bitenum value="5" id="AUTO_LP_BYP" token="AUTO_DPLL_MODE_5" description="The DPLL is automatically put in Idle Bypass Low Power mode when its DPLL generated clocks are not required anymore. It is also restarted automatically."/>
      <bitenum value="6" id="Reserved" token="AUTO_DPLL_MODE_6" description="Reserved"/>
      <bitenum value="7" id="Reserved" token="AUTO_DPLL_MODE_7" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_DPLL_USB" acronym="CM_CLKSEL_DPLL_USB" offset="0x8C" width="32" description="This register provides controls over the DPLL.">
    <bitfield id="DPLL_SD_DIV" width="8" begin="31" end="24" resetval="0x04" description="Sigma-Delta divider select (2-255). This factor must be set by software to ensure optimum jitter performance. DPLL_SD_DIV = CEILING ([DPLL_MULT/(DPLL_DIV+1)] * CLKINP / 250), where CLKINP is the input clock of the DPLL in MHz). DPLL_MULT must be set with M multiplier factor and DPLL_DIV with N divider factor, and must not be changed once DPLL is locked. For more information, see , ." range="" rwaccess="RW">
      <bitenum value="0" id="Reserved1" token="DPLL_SD_DIV_0" description="Reserved"/>
      <bitenum value="1" id="Reserved" token="DPLL_SD_DIV_1" description="Reserved"/>
    </bitfield>
    <bitfield id="DPLL_BYP_CLKSEL" width="1" begin="23" end="23" resetval="0" description="Allows control of the BYPASS clock of the PLL and the associated HSDIVIDER. Same as ULOWCLKEN on DPLL. In DPLL Locked mode, 0 - No impact 1 - No impact In DPLL Bypass mode, 0 - CLKINP is selected as the BYPASS clock for CLKOUT 1 - CLKINPULOW is selected as the BYPASS clock for CLKOUT" range="" rwaccess="RW"/>
    <bitfield id="DCC_EN" width="1" begin="22" end="22" resetval="0x0" description="Duty-cycle corrector for high frequency clock Read 0: Duty-cycle corrector is disabled" range="" rwaccess="R"/>
    <bitfield id="DPLL_SELFREQDCO" width="1" begin="21" end="21" resetval="0x0" description="Select DCO output according to required frequency. 0x0: DCO clock is 1500MHz SELFREQDCO input of DPLL is set to '010' 0x1: DCO clock is 1250MHz SELFREQDCO input of DPLL is set to '100''" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DPLL_MULT" width="12" begin="19" end="8" resetval="0x000" description="DPLL multiplier factor (2 to 4095). Equal to input M (multiplier) factor of DPLL; M=2 to 4095 = DPLL multiplies by M. [warm reset insensitive]" range="" rwaccess="RW">
      <bitenum value="0" id="Reserved_1" token="DPLL_MULT_0" description="Reserved"/>
      <bitenum value="1" id="Reserved" token="DPLL_MULT_1" description="Reserved"/>
    </bitfield>
    <bitfield id="DPLL_DIV" width="8" begin="7" end="0" resetval="0x00" description="DPLL divider factor (0 to 255) Equal to input N (divider) factor of DPLL; actual division factor is N+1 [warm reset insensitive]" range="" rwaccess="RW"/>
  </register>
  <register id="CM_DIV_M2_DPLL_USB" acronym="CM_DIV_M2_DPLL_USB" offset="0x90" width="32" description="This register provides controls over the M2 divider of the DPLL.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKST" width="1" begin="9" end="9" resetval="0" description="DPLL CLKOUT status" range="" rwaccess="R">
      <bitenum value="0" id="CLK_GATED" token="CLKST_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="CLK_ENABLED" token="CLKST_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="8" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DIVHS" width="7" begin="6" end="0" resetval="0x01" description="DPLL M2 post-divider factor (1 to 127)." range="" rwaccess="RW">
      <bitenum value="0" id="Reserved" token="DIVHS_0" description="Reserved"/>
      <bitenum value="2" id="Reserved" token="DIVHS_2" description="2, to be used for both OPP_NOM and OPP_LOW"/>
    </bitfield>
  </register>
  <register id="CM_SSC_DELTAMSTEP_DPLL_USB" acronym="CM_SSC_DELTAMSTEP_DPLL_USB" offset="0xA8" width="32" description="Control the DeltaMStep parameter for Spread Spectrum Clocking. [warm reset insensitive]">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="DELTAMSTEP" width="21" begin="20" end="0" resetval="0x00000" description="DeltaMStep is split into fractional and integer part. For Triangular Spread Spectrum: [20:18] for integer part, [17:0] for fractional part For Square Wave Spread Spectrum [19:14] for integer part, [13:0] for fractional part" range="" rwaccess="RW"/>
  </register>
  <register id="CM_SSC_MODFREQDIV_DPLL_USB" acronym="CM_SSC_MODFREQDIV_DPLL_USB" offset="0xAC" width="32" description="Control the Modulation Frequency (Fm) for Spread Spectrum. [warm reset insensitive]">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="MODFREQDIV_EXPONENT" width="3" begin="10" end="8" resetval="0x0" description="Set the Exponent component of MODFREQDIV factor" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="MODFREQDIV_MANTISSA" width="7" begin="6" end="0" resetval="0x00" description="Set the Mantissa component of MODFREQDIV factor" range="" rwaccess="RW"/>
  </register>
  <register id="CM_CLKDCOLDO_DPLL_USB" acronym="CM_CLKDCOLDO_DPLL_USB" offset="0xB4" width="32" description="This register provides status over CLKDCOLDO output of the DPLL.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="ST_DPLL_CLKDCOLDO" width="1" begin="9" end="9" resetval="0" description="DPLL CLKDCOLDO status" range="" rwaccess="R">
      <bitenum value="0" id="CLK_GATED" token="ST_DPLL_CLKDCOLDO_0_r" description="The clock output is gated"/>
      <bitenum value="1" id="CLK_ENABLED" token="ST_DPLL_CLKDCOLDO_1_r" description="The clock output is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="9" begin="8" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
</module>
