#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sun Oct 17 14:25:27 2021
# Process ID: 8098
# Current directory: /home/akshat/Documents/Horus_VPU/Basics/PS_to_PL/PS_to_PL.runs/design_1_Image_Data_Buffer_0_0_synth_1
# Command line: vivado -log design_1_Image_Data_Buffer_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Image_Data_Buffer_0_0.tcl
# Log file: /home/akshat/Documents/Horus_VPU/Basics/PS_to_PL/PS_to_PL.runs/design_1_Image_Data_Buffer_0_0_synth_1/design_1_Image_Data_Buffer_0_0.vds
# Journal file: /home/akshat/Documents/Horus_VPU/Basics/PS_to_PL/PS_to_PL.runs/design_1_Image_Data_Buffer_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_Image_Data_Buffer_0_0.tcl -notrace
Command: synth_design -top design_1_Image_Data_Buffer_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8110 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1189.926 ; gain = 70.996 ; free physical = 2717 ; free virtual = 5653
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Image_Data_Buffer_0_0' [/home/akshat/Documents/Horus_VPU/Basics/PS_to_PL/PS_to_PL.srcs/sources_1/bd/design_1/ip/design_1_Image_Data_Buffer_0_0/synth/design_1_Image_Data_Buffer_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'Image_Data_Buffer' [/home/akshat/Documents/Horus_VPU/Basics/PS_to_PL/PS_to_PL.srcs/sources_1/new/Image_Data_Buffer.v:23]
	Parameter N bound to: 8 - type: integer 
	Parameter D bound to: 1024 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element fifo_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'Image_Data_Buffer' (1#1) [/home/akshat/Documents/Horus_VPU/Basics/PS_to_PL/PS_to_PL.srcs/sources_1/new/Image_Data_Buffer.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_Image_Data_Buffer_0_0' (2#1) [/home/akshat/Documents/Horus_VPU/Basics/PS_to_PL/PS_to_PL.srcs/sources_1/bd/design_1/ip/design_1_Image_Data_Buffer_0_0/synth/design_1_Image_Data_Buffer_0_0.v:56]
WARNING: [Synth 8-3331] design Image_Data_Buffer has unconnected port reset
WARNING: [Synth 8-3331] design Image_Data_Buffer has unconnected port rx_axis_tdata[7]
WARNING: [Synth 8-3331] design Image_Data_Buffer has unconnected port rx_axis_tdata[6]
WARNING: [Synth 8-3331] design Image_Data_Buffer has unconnected port rx_axis_tdata[5]
WARNING: [Synth 8-3331] design Image_Data_Buffer has unconnected port rx_axis_tdata[4]
WARNING: [Synth 8-3331] design Image_Data_Buffer has unconnected port rx_axis_tdata[3]
WARNING: [Synth 8-3331] design Image_Data_Buffer has unconnected port rx_axis_tdata[2]
WARNING: [Synth 8-3331] design Image_Data_Buffer has unconnected port rx_axis_tdata[1]
WARNING: [Synth 8-3331] design Image_Data_Buffer has unconnected port rx_axis_tdata[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1231.426 ; gain = 112.496 ; free physical = 2726 ; free virtual = 5662
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1231.426 ; gain = 112.496 ; free physical = 2727 ; free virtual = 5663
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1567.254 ; gain = 1.000 ; free physical = 2474 ; free virtual = 5410
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1567.254 ; gain = 448.324 ; free physical = 2516 ; free virtual = 5453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1567.254 ; gain = 448.324 ; free physical = 2516 ; free virtual = 5453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1567.254 ; gain = 448.324 ; free physical = 2518 ; free virtual = 5454
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rx_axis_tready" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element fifo_pointer_reg was removed.  [/home/akshat/Documents/Horus_VPU/Basics/PS_to_PL/PS_to_PL.srcs/sources_1/new/Image_Data_Buffer.v:72]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1567.254 ; gain = 448.324 ; free physical = 2508 ; free virtual = 5444
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Image_Data_Buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "inst/rx_axis_tready" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element inst/fifo_pointer_reg was removed.  [/home/akshat/Documents/Horus_VPU/Basics/PS_to_PL/PS_to_PL.srcs/sources_1/new/Image_Data_Buffer.v:72]
INFO: [Synth 8-3917] design design_1_Image_Data_Buffer_0_0 has port o_intr driven by constant 0
WARNING: [Synth 8-3331] design design_1_Image_Data_Buffer_0_0 has unconnected port reset
WARNING: [Synth 8-3331] design design_1_Image_Data_Buffer_0_0 has unconnected port rx_axis_tdata[7]
WARNING: [Synth 8-3331] design design_1_Image_Data_Buffer_0_0 has unconnected port rx_axis_tdata[6]
WARNING: [Synth 8-3331] design design_1_Image_Data_Buffer_0_0 has unconnected port rx_axis_tdata[5]
WARNING: [Synth 8-3331] design design_1_Image_Data_Buffer_0_0 has unconnected port rx_axis_tdata[4]
WARNING: [Synth 8-3331] design design_1_Image_Data_Buffer_0_0 has unconnected port rx_axis_tdata[3]
WARNING: [Synth 8-3331] design design_1_Image_Data_Buffer_0_0 has unconnected port rx_axis_tdata[2]
WARNING: [Synth 8-3331] design design_1_Image_Data_Buffer_0_0 has unconnected port rx_axis_tdata[1]
WARNING: [Synth 8-3331] design design_1_Image_Data_Buffer_0_0 has unconnected port rx_axis_tdata[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1567.254 ; gain = 448.324 ; free physical = 2495 ; free virtual = 5431
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1571.254 ; gain = 452.324 ; free physical = 2286 ; free virtual = 5222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1571.254 ; gain = 452.324 ; free physical = 2286 ; free virtual = 5222
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1590.285 ; gain = 471.355 ; free physical = 2285 ; free virtual = 5221
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1590.285 ; gain = 471.355 ; free physical = 2329 ; free virtual = 5265
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1590.285 ; gain = 471.355 ; free physical = 2329 ; free virtual = 5265
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1590.285 ; gain = 471.355 ; free physical = 2329 ; free virtual = 5265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1590.285 ; gain = 471.355 ; free physical = 2329 ; free virtual = 5265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1590.285 ; gain = 471.355 ; free physical = 2329 ; free virtual = 5265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1590.285 ; gain = 471.355 ; free physical = 2329 ; free virtual = 5265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     2|
|4     |LUT4 |     2|
|5     |LUT5 |     3|
|6     |LUT6 |     2|
|7     |FDRE |    11|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |    23|
|2     |  inst   |Image_Data_Buffer |    23|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1590.285 ; gain = 471.355 ; free physical = 2329 ; free virtual = 5265
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1590.285 ; gain = 135.527 ; free physical = 2393 ; free virtual = 5329
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1590.293 ; gain = 471.355 ; free physical = 2393 ; free virtual = 5329
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1590.293 ; gain = 483.945 ; free physical = 2363 ; free virtual = 5300
INFO: [Common 17-1381] The checkpoint '/home/akshat/Documents/Horus_VPU/Basics/PS_to_PL/PS_to_PL.runs/design_1_Image_Data_Buffer_0_0_synth_1/design_1_Image_Data_Buffer_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint '/home/akshat/Documents/Horus_VPU/Basics/PS_to_PL/PS_to_PL.runs/design_1_Image_Data_Buffer_0_0_synth_1/design_1_Image_Data_Buffer_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1614.297 ; gain = 0.000 ; free physical = 2364 ; free virtual = 5300
INFO: [Common 17-206] Exiting Vivado at Sun Oct 17 14:26:55 2021...
