#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1b0bb70 .scope module, "cpuTest" "cpuTest" 2 2;
 .timescale 0 0;
v0x1d01db0_0 .var "clk", 0 0;
S_0x1bd6a70 .scope module, "dut" "cpu" 2 8, 3 11 0, S_0x1b0bb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
v0x1cfd3b0_0 .net "ReadData1_EX", 31 0, v0x1ce4940_0;  1 drivers
v0x1cfd470_0 .net "ReadData1_ID", 31 0, v0x1cfb320_0;  1 drivers
v0x1cfd580_0 .net "ReadData1_MEM", 31 0, v0x1ce26f0_0;  1 drivers
v0x1cfd670_0 .net "ReadData1_WB", 31 0, v0x1ce7450_0;  1 drivers
v0x1cfd730_0 .net "ReadData2_EX", 31 0, v0x1ce4af0_0;  1 drivers
v0x1cfd820_0 .net "ReadData2_ID", 31 0, v0x1cfb3e0_0;  1 drivers
v0x1cfd930_0 .net "ReadData2_MEM", 31 0, v0x1ce27b0_0;  1 drivers
v0x1cfda40_0 .net "ReadData2_WB", 31 0, v0x1ce74f0_0;  1 drivers
o0x7fc9b7625338 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1cfdb00_0 .net "ReadDataMem_MEM", 31 0, o0x7fc9b7625338;  0 drivers
v0x1cfdc30_0 .net "ReadDataMem_WB", 31 0, v0x1ce75b0_0;  1 drivers
v0x1cfdcd0_0 .net *"_s9", 3 0, L_0x1d028e0;  1 drivers
o0x7fc9b765acb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1cfddb0_0 .net "aluResult", 31 0, o0x7fc9b765acb8;  0 drivers
v0x1cfde70_0 .net "alu_a_mux_EX", 0 0, v0x1ce4be0_0;  1 drivers
v0x1cfdf60_0 .net "alu_a_mux_ID", 0 0, v0x1bea5b0_0;  1 drivers
v0x1cfe050_0 .net "alu_b_mux_EX", 0 0, v0x1ce4c80_0;  1 drivers
v0x1cfe140_0 .net "alu_b_mux_ID", 0 0, v0x1bea690_0;  1 drivers
v0x1cfe230_0 .net "alu_op_EX", 2 0, v0x1ce4d20_0;  1 drivers
v0x1cfe3e0_0 .net "alu_op_ID", 2 0, v0x1bea750_0;  1 drivers
v0x1cfe480_0 .net "branchALUin", 31 0, L_0x1d03250;  1 drivers
v0x1cfe570_0 .net "branchAddress", 31 0, L_0x1dcd170;  1 drivers
v0x1cfe680_0 .net "clk", 0 0, v0x1d01db0_0;  1 drivers
v0x1cfe720_0 .net "dataOut", 31 0, L_0x1d02210;  1 drivers
v0x1cfe7e0_0 .net "dm_mux_EX", 0 0, v0x1ce4e10_0;  1 drivers
v0x1cfe8d0_0 .net "dm_mux_ID", 0 0, v0x1bea810_0;  1 drivers
v0x1cfe9c0_0 .net "dm_mux_MEM", 0 0, v0x1ce2890_0;  1 drivers
v0x1cfeab0_0 .net "dm_mux_WB", 0 0, v0x1ce7760_0;  1 drivers
v0x1cfeba0_0 .net "dm_we_EX", 0 0, v0x1ce4eb0_0;  1 drivers
v0x1cfec90_0 .net "dm_we_ID", 0 0, v0x1bea8d0_0;  1 drivers
v0x1cfed80_0 .net "dm_we_MEM", 0 0, v0x1ce2a40_0;  1 drivers
v0x1cfee70_0 .net "imm_EX", 31 0, v0x1ce4f80_0;  1 drivers
v0x1cfef60_0 .net "imm_ID", 31 0, L_0x1d02d60;  1 drivers
o0x7fc9b7628488 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1cff020_0 .net "instruction", 31 0, o0x7fc9b7628488;  0 drivers
v0x1cff100_0 .net "instruction_ID", 31 0, v0x1ce5f80_0;  1 drivers
v0x1cfe2f0_0 .net "instruction_IF", 31 0, L_0x1d027d0;  1 drivers
v0x1cff3b0_0 .net "jumpShifted", 27 0, L_0x1d03570;  1 drivers
v0x1cff470_0 .net "opA", 31 0, v0x1be7ea0_0;  1 drivers
v0x1cff560_0 .net "opB", 31 0, v0x1be8590_0;  1 drivers
v0x1cff670_0 .net "pcIn", 31 0, v0x1be8f20_0;  1 drivers
v0x1cff780_0 .net "pcPlusFour", 31 0, L_0x1d8ee60;  1 drivers
v0x1cff840_0 .net "pc_EX", 31 0, v0x1ce5050_0;  1 drivers
v0x1cff900_0 .net "pc_ID", 31 0, v0x1ce6060_0;  1 drivers
v0x1cffa10_0 .net "pc_IF", 31 0, v0x1beb9c0_0;  1 drivers
v0x1cffb60_0 .net "pc_MEM", 31 0, v0x1ce2ae0_0;  1 drivers
v0x1cffc20_0 .net "pc_WB", 31 0, v0x1ce7800_0;  1 drivers
v0x1cffce0_0 .net "pcmux_EX", 1 0, v0x1ce5140_0;  1 drivers
v0x1cffdd0_0 .net "pcmux_ID", 1 0, v0x1beac60_0;  1 drivers
v0x1cffe90_0 .net "pcmux_MEM", 1 0, v0x1ce2b80_0;  1 drivers
v0x1cfffa0_0 .net "pcmux_WB", 1 0, v0x1ce78a0_0;  1 drivers
v0x1d00060_0 .net "raddress_EX", 4 0, v0x1ce51e0_0;  1 drivers
v0x1d00150_0 .net "raddress_ID", 4 0, v0x1beae70_0;  1 drivers
v0x1d00260_0 .net "raddress_MEM", 4 0, v0x1ce2c40_0;  1 drivers
v0x1d00370_0 .net "raddress_WB", 4 0, v0x1ce7980_0;  1 drivers
v0x1d00480_0 .net "rd_EX", 31 0, v0x1ce52b0_0;  1 drivers
o0x7fc9b7624b58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1d00590_0 .net "rd_ID", 31 0, o0x7fc9b7624b58;  0 drivers
v0x1d00650_0 .net "rd_MEM", 31 0, v0x1ce2d20_0;  1 drivers
v0x1d00740_0 .net "rd_WB", 31 0, v0x1ce7a70_0;  1 drivers
o0x7fc9b765b228 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1d00800_0 .net "readOut1", 31 0, o0x7fc9b765b228;  0 drivers
o0x7fc9b765ace8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1d008a0_0 .net "readOut2", 31 0, o0x7fc9b765ace8;  0 drivers
v0x1d00940_0 .net "regWrAddress", 4 0, v0x1be98b0_0;  1 drivers
v0x1d009e0_0 .net "reg_we_EX", 0 0, v0x1ce5380_0;  1 drivers
v0x1d00ad0_0 .net "reg_we_ID", 0 0, v0x1beaf50_0;  1 drivers
v0x1d00bc0_0 .net "reg_we_MEM", 0 0, v0x1ce2e00_0;  1 drivers
v0x1d00cb0_0 .net "reg_we_WB", 0 0, v0x1ce7b30_0;  1 drivers
v0x1d00d50_0 .net "regmux_EX", 1 0, v0x1ce5450_0;  1 drivers
v0x1d00e60_0 .net "regmux_ID", 1 0, v0x1beb010_0;  1 drivers
v0x1cff1f0_0 .net "regmux_MEM", 1 0, v0x1ce2ec0_0;  1 drivers
v0x1cff300_0 .net "regmux_WB", 1 0, v0x1ce7bf0_0;  1 drivers
v0x1d01360_0 .net "result_EX", 31 0, L_0x1d3eb70;  1 drivers
v0x1d01450_0 .net "result_MEM", 31 0, v0x1ce2fa0_0;  1 drivers
v0x1d01540_0 .net "result_WB", 31 0, v0x1ce7ce0_0;  1 drivers
v0x1d01630_0 .net "rt_EX", 4 0, v0x1ce5520_0;  1 drivers
v0x1d01720_0 .net "rt_ID", 4 0, v0x1beb1d0_0;  1 drivers
v0x1d01810_0 .net "rt_MEM", 4 0, v0x1ce3080_0;  1 drivers
v0x1d01900_0 .net "rt_WB", 4 0, v0x1ce7db0_0;  1 drivers
v0x1d019f0_0 .net "writeData", 31 0, v0x1be9fc0_0;  1 drivers
o0x7fc9b765ba38 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d01a90_0 .net "zeroFlag", 0 0, o0x7fc9b765ba38;  0 drivers
v0x1d01b30_0 .net "zeroflag_EX", 0 0, L_0x1d3f6a0;  1 drivers
v0x1d01c20_0 .net "zeroflag_MEM", 0 0, v0x1ce3160_0;  1 drivers
v0x1d01d10_0 .net "zeroflag_WB", 0 0, v0x1ce7e80_0;  1 drivers
L_0x1d028e0 .part L_0x1d8ee60, 28, 4;
L_0x1d02a10 .concat [ 28 4 0 0], L_0x1d03570, L_0x1d028e0;
L_0x1d03110 .part v0x1ce5f80_0, 0, 16;
L_0x1d036b0 .part o0x7fc9b7628488, 0, 26;
L_0x1d43a80 .part v0x1ce5f80_0, 21, 5;
L_0x1d54150 .part v0x1ce5f80_0, 16, 5;
L_0x1d54280 .part v0x1ce5f80_0, 26, 6;
L_0x1d54320 .part v0x1ce5f80_0, 0, 6;
L_0x1d543c0 .part v0x1ce5f80_0, 11, 5;
L_0x1d54460 .part v0x1ce5f80_0, 16, 5;
S_0x1a57260 .scope module, "OpALU" "ALU" 3 230, 4 106 0, S_0x1bd6a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x1d3d330 .functor NOT 1, L_0x1d20d90, C4<0>, C4<0>, C4<0>;
L_0x1d20ec0 .functor NOT 1, L_0x1d3ed20, C4<0>, C4<0>, C4<0>;
L_0x1d20f30 .functor NOT 1, L_0x1d3edc0, C4<0>, C4<0>, C4<0>;
L_0x1d3ee60 .functor AND 1, L_0x1d20f30, L_0x1d20ec0, L_0x1d3d330, C4<1>;
L_0x1d3efc0 .functor AND 1, L_0x1d20f30, L_0x1d3f770, C4<1>, C4<1>;
L_0x1d3f810 .functor OR 1, L_0x1d3ee60, L_0x1d3efc0, C4<0>, C4<0>;
L_0x1d3f920 .functor XOR 1, L_0x1d3d4b0, L_0x1d3fa20, C4<0>, C4<0>;
L_0x1d3f440 .functor AND 1, L_0x1d3f920, L_0x1d3f810, C4<1>, C4<1>;
L_0x1d3f5a0 .functor XOR 1, L_0x1d3f440, L_0x1d3d5c0, C4<0>, C4<0>;
L_0x1d3f6a0/0/0 .functor OR 1, L_0x1d3ff10, L_0x1d40040, L_0x1d3fac0, L_0x1d3fbb0;
L_0x1d3f6a0/0/4 .functor OR 1, L_0x1d3fca0, L_0x1d40550, L_0x1d400e0, L_0x1d401d0;
L_0x1d3f6a0/0/8 .functor OR 1, L_0x1d402c0, L_0x1d40970, L_0x1d405f0, L_0x1d406e0;
L_0x1d3f6a0/0/12 .functor OR 1, L_0x1d407d0, L_0x1d408c0, L_0x1d40400, L_0x1d40a10;
L_0x1d3f6a0/0/16 .functor OR 1, L_0x1d40b00, L_0x1d40bf0, L_0x1d40ce0, L_0x1d41390;
L_0x1d3f6a0/0/20 .functor OR 1, L_0x1d40fc0, L_0x1d410b0, L_0x1d411a0, L_0x1d41290;
L_0x1d3f6a0/0/24 .functor OR 1, L_0x1d41880, L_0x1d41970, L_0x1d41480, L_0x1d41570;
L_0x1d3f6a0/0/28 .functor OR 1, L_0x1d41660, L_0x1d41750, L_0x1d40d80, L_0x1d40e70;
L_0x1d3f6a0/1/0 .functor OR 1, L_0x1d3f6a0/0/0, L_0x1d3f6a0/0/4, L_0x1d3f6a0/0/8, L_0x1d3f6a0/0/12;
L_0x1d3f6a0/1/4 .functor OR 1, L_0x1d3f6a0/0/16, L_0x1d3f6a0/0/20, L_0x1d3f6a0/0/24, L_0x1d3f6a0/0/28;
L_0x1d3f6a0 .functor NOR 1, L_0x1d3f6a0/1/0, L_0x1d3f6a0/1/4, C4<0>, C4<0>;
v0x16e52b0_0 .net "Cout", 30 0, L_0x1d3ce70;  1 drivers
v0x16e53b0_0 .net *"_s231", 0 0, L_0x1d20d90;  1 drivers
v0x16e5490_0 .net *"_s233", 0 0, L_0x1d3ed20;  1 drivers
v0x16e1290_0 .net *"_s235", 0 0, L_0x1d3edc0;  1 drivers
v0x16e1350_0 .net *"_s237", 0 0, L_0x1d3f770;  1 drivers
v0x16e1430_0 .net *"_s239", 0 0, L_0x1d3fa20;  1 drivers
v0x16e1510_0 .net *"_s241", 0 0, L_0x1d3ff10;  1 drivers
v0x16e15f0_0 .net *"_s243", 0 0, L_0x1d40040;  1 drivers
v0x16e2cb0_0 .net *"_s245", 0 0, L_0x1d3fac0;  1 drivers
v0x16e2d70_0 .net *"_s247", 0 0, L_0x1d3fbb0;  1 drivers
v0x16e2e50_0 .net *"_s249", 0 0, L_0x1d3fca0;  1 drivers
v0x16e2f30_0 .net *"_s251", 0 0, L_0x1d40550;  1 drivers
v0x16e3010_0 .net *"_s253", 0 0, L_0x1d400e0;  1 drivers
v0x16f6a10_0 .net *"_s255", 0 0, L_0x1d401d0;  1 drivers
v0x16f6af0_0 .net *"_s257", 0 0, L_0x1d402c0;  1 drivers
v0x16f6bd0_0 .net *"_s259", 0 0, L_0x1d40970;  1 drivers
v0x16f6cb0_0 .net *"_s261", 0 0, L_0x1d405f0;  1 drivers
v0x16f6d50_0 .net *"_s263", 0 0, L_0x1d406e0;  1 drivers
v0x16ed990_0 .net *"_s265", 0 0, L_0x1d407d0;  1 drivers
v0x16eda70_0 .net *"_s267", 0 0, L_0x1d408c0;  1 drivers
v0x16edb50_0 .net *"_s269", 0 0, L_0x1d40400;  1 drivers
v0x16eb460_0 .net *"_s271", 0 0, L_0x1d40a10;  1 drivers
v0x16eb540_0 .net *"_s273", 0 0, L_0x1d40b00;  1 drivers
v0x16eb620_0 .net *"_s275", 0 0, L_0x1d40bf0;  1 drivers
v0x16eb700_0 .net *"_s277", 0 0, L_0x1d40ce0;  1 drivers
v0x16eb7e0_0 .net *"_s279", 0 0, L_0x1d41390;  1 drivers
v0x166dcf0_0 .net *"_s281", 0 0, L_0x1d40fc0;  1 drivers
v0x166ddb0_0 .net *"_s283", 0 0, L_0x1d410b0;  1 drivers
v0x166de90_0 .net *"_s285", 0 0, L_0x1d411a0;  1 drivers
v0x166df70_0 .net *"_s287", 0 0, L_0x1d41290;  1 drivers
v0x166e050_0 .net *"_s289", 0 0, L_0x1d41880;  1 drivers
v0x16b1b20_0 .net *"_s291", 0 0, L_0x1d41970;  1 drivers
v0x16b1c00_0 .net *"_s293", 0 0, L_0x1d41480;  1 drivers
v0x16ed880_0 .net *"_s295", 0 0, L_0x1d41570;  1 drivers
v0x16c0b40_0 .net *"_s297", 0 0, L_0x1d41660;  1 drivers
v0x16c0c20_0 .net *"_s299", 0 0, L_0x1d41750;  1 drivers
v0x16c0d00_0 .net *"_s301", 0 0, L_0x1d40d80;  1 drivers
v0x16c0de0_0 .net *"_s303", 0 0, L_0x1d40e70;  1 drivers
v0x16c0ec0_0 .net "addMode", 0 0, L_0x1d3ee60;  1 drivers
v0x1be5ed0_0 .net "carryout", 0 0, L_0x1d3d4b0;  1 drivers
v0x1be5f70_0 .net "command", 2 0, v0x1ce4d20_0;  alias, 1 drivers
v0x1be6010_0 .net "invertB", 0 0, v0x1a7d5f0_0;  1 drivers
v0x1be60b0_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  1 drivers
v0x1be6150_0 .net "muxindex", 2 0, v0x1a6ace0_0;  1 drivers
v0x1be61f0_0 .net "ncmd0", 0 0, L_0x1d3d330;  1 drivers
v0x1be6290_0 .net "ncmd1", 0 0, L_0x1d20ec0;  1 drivers
v0x1be6330_0 .net "ncmd2", 0 0, L_0x1d20f30;  1 drivers
v0x1be63d0_0 .net "opOvf", 0 0, L_0x1d3f810;  1 drivers
v0x1be6470_0 .net "operandA", 31 0, v0x1be7ea0_0;  alias, 1 drivers
v0x1be6510_0 .net "operandB", 31 0, v0x1be8590_0;  alias, 1 drivers
v0x1be65b0_0 .net "overflow", 0 0, L_0x1d3f440;  1 drivers
v0x1be6650_0 .net "ovf_internal", 0 0, L_0x1d3f920;  1 drivers
v0x1be66f0_0 .net "result", 31 0, L_0x1d3eb70;  alias, 1 drivers
v0x1be6790_0 .net "set_in", 0 0, L_0x1d3f5a0;  1 drivers
v0x1be6830_0 .net "set_out", 0 0, L_0x1d3d5c0;  1 drivers
v0x1be68d0_0 .net "subSltMode", 0 0, L_0x1d3efc0;  1 drivers
v0x1be6970_0 .net "zero", 0 0, L_0x1d3f6a0;  alias, 1 drivers
L_0x1d051f0 .part v0x1be7ea0_0, 1, 1;
L_0x1d05290 .part v0x1be8590_0, 1, 1;
L_0x1d05330 .part L_0x1d3ce70, 0, 1;
L_0x1d06e20 .part v0x1be7ea0_0, 2, 1;
L_0x1d06f50 .part v0x1be8590_0, 2, 1;
L_0x1d07080 .part L_0x1d3ce70, 1, 1;
L_0x1d08ba0 .part v0x1be7ea0_0, 3, 1;
L_0x1d08c40 .part v0x1be8590_0, 3, 1;
L_0x1d08d30 .part L_0x1d3ce70, 2, 1;
L_0x1d0a7e0 .part v0x1be7ea0_0, 4, 1;
L_0x1d0a8e0 .part v0x1be8590_0, 4, 1;
L_0x1d0a980 .part L_0x1d3ce70, 3, 1;
L_0x1d0c4d0 .part v0x1be7ea0_0, 5, 1;
L_0x1d0c570 .part v0x1be8590_0, 5, 1;
L_0x1d0c690 .part L_0x1d3ce70, 4, 1;
L_0x1d0e1b0 .part v0x1be7ea0_0, 6, 1;
L_0x1d0e360 .part v0x1be8590_0, 6, 1;
L_0x1d0e510 .part L_0x1d3ce70, 5, 1;
L_0x1d0ffa0 .part v0x1be7ea0_0, 7, 1;
L_0x1d10040 .part v0x1be8590_0, 7, 1;
L_0x1d0e5b0 .part L_0x1d3ce70, 6, 1;
L_0x1be5ad0 .part v0x1be7ea0_0, 8, 1;
L_0x1d100e0 .part v0x1be8590_0, 8, 1;
L_0x1be5c30 .part L_0x1d3ce70, 7, 1;
L_0x1d13f90 .part v0x1be7ea0_0, 9, 1;
L_0x1d14030 .part v0x1be8590_0, 9, 1;
L_0x1d12720 .part L_0x1d3ce70, 8, 1;
L_0x1d15c50 .part v0x1be7ea0_0, 10, 1;
L_0x1d140d0 .part v0x1be8590_0, 10, 1;
L_0x1d15de0 .part L_0x1d3ce70, 9, 1;
L_0x1d178b0 .part v0x1be7ea0_0, 11, 1;
L_0x1d17950 .part v0x1be8590_0, 11, 1;
L_0x1d15f10 .part L_0x1d3ce70, 10, 1;
L_0x1d19550 .part v0x1be7ea0_0, 12, 1;
L_0x1d179f0 .part v0x1be8590_0, 12, 1;
L_0x1d19710 .part L_0x1d3ce70, 11, 1;
L_0x1d1afd0 .part v0x1be7ea0_0, 13, 1;
L_0x1d1b070 .part v0x1be8590_0, 13, 1;
L_0x1d19840 .part L_0x1d3ce70, 12, 1;
L_0x1d1cc60 .part v0x1be7ea0_0, 14, 1;
L_0x1d0e250 .part v0x1be8590_0, 14, 1;
L_0x1d0e400 .part L_0x1d3ce70, 13, 1;
L_0x1d1ead0 .part v0x1be7ea0_0, 15, 1;
L_0x1d1eb70 .part v0x1be8590_0, 15, 1;
L_0x1d1d270 .part L_0x1d3ce70, 14, 1;
L_0x1d20ae0 .part v0x1be7ea0_0, 16, 1;
L_0x1d1ec10 .part v0x1be8590_0, 16, 1;
L_0x1d1ecb0 .part L_0x1d3ce70, 15, 1;
L_0x1d228c0 .part v0x1be7ea0_0, 17, 1;
L_0x1d22960 .part v0x1be8590_0, 17, 1;
L_0x1d20fa0 .part L_0x1d3ce70, 16, 1;
L_0x1d24560 .part v0x1be7ea0_0, 18, 1;
L_0x1d22a00 .part v0x1be8590_0, 18, 1;
L_0x1d22aa0 .part L_0x1d3ce70, 17, 1;
L_0x1d261d0 .part v0x1be7ea0_0, 19, 1;
L_0x1d26270 .part v0x1be8590_0, 19, 1;
L_0x1d24840 .part L_0x1d3ce70, 18, 1;
L_0x1d27ec0 .part v0x1be7ea0_0, 20, 1;
L_0x1d26310 .part v0x1be8590_0, 20, 1;
L_0x1d263b0 .part L_0x1d3ce70, 19, 1;
L_0x1d29b50 .part v0x1be7ea0_0, 21, 1;
L_0x1d29bf0 .part v0x1be8590_0, 21, 1;
L_0x1d27f60 .part L_0x1d3ce70, 20, 1;
L_0x1d2b900 .part v0x1be7ea0_0, 22, 1;
L_0x1d29c90 .part v0x1be8590_0, 22, 1;
L_0x1d29d30 .part L_0x1d3ce70, 21, 1;
L_0x1d2d5c0 .part v0x1be7ea0_0, 23, 1;
L_0x1d2d660 .part v0x1be8590_0, 23, 1;
L_0x1d2b9a0 .part L_0x1d3ce70, 22, 1;
L_0x1d11be0 .part v0x1be7ea0_0, 24, 1;
L_0x1d2d700 .part v0x1be8590_0, 24, 1;
L_0x1d2d7a0 .part L_0x1d3ce70, 23, 1;
L_0x1d31d50 .part v0x1be7ea0_0, 25, 1;
L_0x1d31df0 .part v0x1be8590_0, 25, 1;
L_0x1d11c80 .part L_0x1d3ce70, 24, 1;
L_0x1d339d0 .part v0x1be7ea0_0, 26, 1;
L_0x1d31e90 .part v0x1be8590_0, 26, 1;
L_0x1d31f30 .part L_0x1d3ce70, 25, 1;
L_0x1d35600 .part v0x1be7ea0_0, 27, 1;
L_0x1d356a0 .part v0x1be8590_0, 27, 1;
L_0x1d33a70 .part L_0x1d3ce70, 26, 1;
L_0x1d37260 .part v0x1be7ea0_0, 28, 1;
L_0x1d35740 .part v0x1be8590_0, 28, 1;
L_0x1d357e0 .part L_0x1d3ce70, 27, 1;
L_0x1d39270 .part v0x1be7ea0_0, 29, 1;
L_0x1d39310 .part v0x1be8590_0, 29, 1;
L_0x1d37300 .part L_0x1d3ce70, 28, 1;
L_0x1d3aef0 .part v0x1be7ea0_0, 30, 1;
L_0x1d1cd00 .part v0x1be8590_0, 30, 1;
L_0x1d1cda0 .part L_0x1d3ce70, 29, 1;
LS_0x1d3ce70_0_0 .concat8 [ 1 1 1 1], L_0x1d39440, L_0x1d03ae0, L_0x1d05750, L_0x1d07450;
LS_0x1d3ce70_0_4 .concat8 [ 1 1 1 1], L_0x1d09150, L_0x1d0ae00, L_0x1d0cae0, L_0x1d0e8d0;
LS_0x1d3ce70_0_8 .concat8 [ 1 1 1 1], L_0x1d10510, L_0x1d12960, L_0x1d14580, L_0x1d16220;
LS_0x1d3ce70_0_12 .concat8 [ 1 1 1 1], L_0x1d17e30, L_0x1d19ae0, L_0x1d1b590, L_0x1d1d440;
LS_0x1d3ce70_0_16 .concat8 [ 1 1 1 1], L_0x1d1f070, L_0x1d211f0, L_0x1d22e40, L_0x1d24b00;
LS_0x1d3ce70_0_20 .concat8 [ 1 1 1 1], L_0x1d267b0, L_0x1d28440, L_0x1d2a1f0, L_0x1d2beb0;
LS_0x1d3ce70_0_24 .concat8 [ 1 1 1 1], L_0x1d2db40, L_0x1d121c0, L_0x1d32300, L_0x1d33f70;
LS_0x1d3ce70_0_28 .concat8 [ 1 1 1 0], L_0x1d35b90, L_0x16e0240, L_0x1d397e0;
LS_0x1d3ce70_1_0 .concat8 [ 4 4 4 4], LS_0x1d3ce70_0_0, LS_0x1d3ce70_0_4, LS_0x1d3ce70_0_8, LS_0x1d3ce70_0_12;
LS_0x1d3ce70_1_4 .concat8 [ 4 4 4 3], LS_0x1d3ce70_0_16, LS_0x1d3ce70_0_20, LS_0x1d3ce70_0_24, LS_0x1d3ce70_0_28;
L_0x1d3ce70 .concat8 [ 16 15 0 0], LS_0x1d3ce70_1_0, LS_0x1d3ce70_1_4;
L_0x1d3d020 .part v0x1be7ea0_0, 0, 1;
L_0x1d3ba80 .part v0x1be8590_0, 0, 1;
LS_0x1d3eb70_0_0 .concat8 [ 1 1 1 1], L_0x1d3cc20, L_0x1d04fa0, L_0x1d06bd0, L_0x1d08950;
LS_0x1d3eb70_0_4 .concat8 [ 1 1 1 1], L_0x1d0a590, L_0x1d0c280, L_0x1d0df60, L_0x1d0fd50;
LS_0x1d3eb70_0_8 .concat8 [ 1 1 1 1], L_0x1be5880, L_0x1d13d40, L_0x1d15a00, L_0x1d17660;
LS_0x1d3eb70_0_12 .concat8 [ 1 1 1 1], L_0x1d19300, L_0x1d1ad80, L_0x1d1ca10, L_0x1d1e880;
LS_0x1d3eb70_0_16 .concat8 [ 1 1 1 1], L_0x1d20890, L_0x1d22670, L_0x1d24310, L_0x1d25f80;
LS_0x1d3eb70_0_20 .concat8 [ 1 1 1 1], L_0x1d27c70, L_0x1d29900, L_0x1d2b6b0, L_0x1d2d370;
LS_0x1d3eb70_0_24 .concat8 [ 1 1 1 1], L_0x1d11990, L_0x1d31b00, L_0x1d33780, L_0x1d353b0;
LS_0x1d3eb70_0_28 .concat8 [ 1 1 1 1], L_0x1d37010, L_0x1d39020, L_0x1d3aca0, L_0x1d3e920;
LS_0x1d3eb70_1_0 .concat8 [ 4 4 4 4], LS_0x1d3eb70_0_0, LS_0x1d3eb70_0_4, LS_0x1d3eb70_0_8, LS_0x1d3eb70_0_12;
LS_0x1d3eb70_1_4 .concat8 [ 4 4 4 4], LS_0x1d3eb70_0_16, LS_0x1d3eb70_0_20, LS_0x1d3eb70_0_24, LS_0x1d3eb70_0_28;
L_0x1d3eb70 .concat8 [ 16 16 0 0], LS_0x1d3eb70_1_0, LS_0x1d3eb70_1_4;
L_0x1d3d0c0 .part v0x1be7ea0_0, 31, 1;
L_0x1d3d160 .part v0x1be8590_0, 31, 1;
L_0x1d3d200 .part L_0x1d3ce70, 30, 1;
L_0x1d20d90 .part v0x1ce4d20_0, 0, 1;
L_0x1d3ed20 .part v0x1ce4d20_0, 1, 1;
L_0x1d3edc0 .part v0x1ce4d20_0, 2, 1;
L_0x1d3f770 .part v0x1ce4d20_0, 0, 1;
L_0x1d3fa20 .part L_0x1d3ce70, 30, 1;
L_0x1d3ff10 .part L_0x1d3eb70, 0, 1;
L_0x1d40040 .part L_0x1d3eb70, 1, 1;
L_0x1d3fac0 .part L_0x1d3eb70, 2, 1;
L_0x1d3fbb0 .part L_0x1d3eb70, 3, 1;
L_0x1d3fca0 .part L_0x1d3eb70, 4, 1;
L_0x1d40550 .part L_0x1d3eb70, 5, 1;
L_0x1d400e0 .part L_0x1d3eb70, 6, 1;
L_0x1d401d0 .part L_0x1d3eb70, 7, 1;
L_0x1d402c0 .part L_0x1d3eb70, 8, 1;
L_0x1d40970 .part L_0x1d3eb70, 9, 1;
L_0x1d405f0 .part L_0x1d3eb70, 10, 1;
L_0x1d406e0 .part L_0x1d3eb70, 11, 1;
L_0x1d407d0 .part L_0x1d3eb70, 12, 1;
L_0x1d408c0 .part L_0x1d3eb70, 13, 1;
L_0x1d40400 .part L_0x1d3eb70, 14, 1;
L_0x1d40a10 .part L_0x1d3eb70, 15, 1;
L_0x1d40b00 .part L_0x1d3eb70, 16, 1;
L_0x1d40bf0 .part L_0x1d3eb70, 17, 1;
L_0x1d40ce0 .part L_0x1d3eb70, 18, 1;
L_0x1d41390 .part L_0x1d3eb70, 19, 1;
L_0x1d40fc0 .part L_0x1d3eb70, 20, 1;
L_0x1d410b0 .part L_0x1d3eb70, 21, 1;
L_0x1d411a0 .part L_0x1d3eb70, 22, 1;
L_0x1d41290 .part L_0x1d3eb70, 23, 1;
L_0x1d41880 .part L_0x1d3eb70, 24, 1;
L_0x1d41970 .part L_0x1d3eb70, 25, 1;
L_0x1d41480 .part L_0x1d3eb70, 26, 1;
L_0x1d41570 .part L_0x1d3eb70, 27, 1;
L_0x1d41660 .part L_0x1d3eb70, 28, 1;
L_0x1d41750 .part L_0x1d3eb70, 29, 1;
L_0x1d40d80 .part L_0x1d3eb70, 30, 1;
L_0x1d40e70 .part L_0x1d3eb70, 31, 1;
S_0x1a84ec0 .scope module, "aluOneBit0" "ALU_slice" 4 122, 4 26 0, S_0x1a57260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d1d060 .functor XOR 1, L_0x1d3ba80, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d3b3a0 .functor NOR 1, L_0x1d3d020, L_0x1d3ba80, C4<0>, C4<0>;
L_0x1d3b4a0 .functor XOR 1, L_0x1d3d020, L_0x1d3ba80, C4<0>, C4<0>;
L_0x1d3b560 .functor NAND 1, L_0x1d3d020, L_0x1d3ba80, C4<1>, C4<1>;
L_0x1d3bd60 .functor XOR 1, v0x1a7d6b0_0, L_0x1d3b3a0, C4<0>, C4<0>;
L_0x1d3bdd0 .functor XOR 1, v0x1a7d6b0_0, L_0x1d3b560, C4<0>, C4<0>;
v0x1a78840_0 .net "a", 0 0, L_0x1d3d020;  1 drivers
v0x1a79410_0 .net "addSubtract", 0 0, L_0x1d395a0;  1 drivers
v0x1a79fe0_0 .net "b", 0 0, L_0x1d3ba80;  1 drivers
v0x1a7abb0_0 .net "bOut", 0 0, L_0x1d1d060;  1 drivers
v0x1a7c420_0 .net "carryin", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x19b36a0_0 .net "carryout", 0 0, L_0x1d39440;  1 drivers
v0x19afe70_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x1b34900_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x1b34b60_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x19ad610_0 .net "nandOut", 0 0, L_0x1d3bdd0;  1 drivers
v0x1a6cb40_0 .net "nandgate", 0 0, L_0x1d3b560;  1 drivers
v0x1705150_0 .net "norOut", 0 0, L_0x1d3bd60;  1 drivers
v0x16fcc20_0 .net "norgate", 0 0, L_0x1d3b3a0;  1 drivers
v0x1a6a840_0 .net "result", 0 0, L_0x1d3cc20;  1 drivers
v0x1a69ca0_0 .net "slt", 0 0, L_0x1d3f5a0;  alias, 1 drivers
v0x1a69100_0 .net "xorgate", 0 0, L_0x1d3b4a0;  1 drivers
S_0x19aebe0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1a84ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d1d0d0 .functor AND 1, L_0x1d3d020, L_0x1d1d060, C4<1>, C4<1>;
L_0x1d1d190 .functor XOR 1, L_0x1d3d020, L_0x1d1d060, C4<0>, C4<0>;
L_0x1d1d200 .functor AND 1, L_0x1d1d190, v0x1a7d5f0_0, C4<1>, C4<1>;
L_0x1d39440 .functor OR 1, L_0x1d1d200, L_0x1d1d0d0, C4<0>, C4<0>;
L_0x1d395a0 .functor XOR 1, L_0x1d1d190, v0x1a7d5f0_0, C4<0>, C4<0>;
v0x19a8ef0_0 .net "G", 0 0, L_0x1d1d0d0;  1 drivers
v0x1b581e0_0 .net "P", 0 0, L_0x1d1d190;  1 drivers
v0x1b583c0_0 .net "PandCin", 0 0, L_0x1d1d200;  1 drivers
v0x1b5d4e0_0 .net "a", 0 0, L_0x1d3d020;  alias, 1 drivers
v0x1b5d6c0_0 .net "b", 0 0, L_0x1d1d060;  alias, 1 drivers
v0x1b62770_0 .net "carryin", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x1b67a30_0 .net "carryout", 0 0, L_0x1d39440;  alias, 1 drivers
v0x1b3e3b0_0 .net "sum", 0 0, L_0x1d395a0;  alias, 1 drivers
S_0x1ad2180 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1a84ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d3be90 .functor NOT 1, L_0x1d3bf00, C4<0>, C4<0>, C4<0>;
L_0x1d3bff0 .functor NOT 1, L_0x1d3c060, C4<0>, C4<0>, C4<0>;
L_0x1d3c150 .functor NOT 1, L_0x1d3c1c0, C4<0>, C4<0>, C4<0>;
L_0x1d3c2b0 .functor AND 1, L_0x1d3c150, L_0x1d3bff0, L_0x1d3be90, L_0x1d395a0;
L_0x1d3c4a0 .functor AND 1, L_0x1d3c150, L_0x1d3bff0, L_0x1d3c510, L_0x1d3b4a0;
L_0x1d3c5b0 .functor AND 1, L_0x1d3c150, L_0x1d3c6b0, L_0x1d3be90, L_0x1d3f5a0;
L_0x1d3c750 .functor AND 1, L_0x1d3c150, L_0x1d3c7c0, L_0x1d3c8b0, L_0x1d3bdd0;
L_0x1d3c9a0 .functor AND 1, L_0x1d3cb30, L_0x1d3bff0, L_0x1d3be90, L_0x1d3bd60;
L_0x1d3cc20/0/0 .functor OR 1, L_0x1d3c2b0, L_0x1d3c4a0, L_0x1d3c5b0, L_0x1d3c750;
L_0x1d3cc20/0/4 .functor OR 1, L_0x1d3c9a0, C4<0>, C4<0>, C4<0>;
L_0x1d3cc20 .functor OR 1, L_0x1d3cc20/0/0, L_0x1d3cc20/0/4, C4<0>, C4<0>;
v0x1b71ff0_0 .net *"_s1", 0 0, L_0x1d3bf00;  1 drivers
v0x1b721d0_0 .net *"_s11", 0 0, L_0x1d3c7c0;  1 drivers
v0x1b772e0_0 .net *"_s13", 0 0, L_0x1d3c8b0;  1 drivers
v0x1b774c0_0 .net *"_s15", 0 0, L_0x1d3cb30;  1 drivers
v0x1b7c5d0_0 .net *"_s3", 0 0, L_0x1d3c060;  1 drivers
v0x1b7c7b0_0 .net *"_s5", 0 0, L_0x1d3c1c0;  1 drivers
v0x1b81890_0 .net *"_s7", 0 0, L_0x1d3c510;  1 drivers
v0x1a6b3a0_0 .net *"_s9", 0 0, L_0x1d3c6b0;  1 drivers
v0x1a6bf70_0 .net "a0", 0 0, L_0x1d395a0;  alias, 1 drivers
v0x1a6d710_0 .net "a1", 0 0, L_0x1d3b4a0;  alias, 1 drivers
v0x1a6e2e0_0 .net "a2", 0 0, L_0x1d3f5a0;  alias, 1 drivers
v0x1a6eeb0_0 .net "a3", 0 0, L_0x1d3bdd0;  alias, 1 drivers
v0x1a6fa80_0 .net "a4", 0 0, L_0x1d3bd60;  alias, 1 drivers
v0x1a70650_0 .net "addWire", 0 0, L_0x1d3c2b0;  1 drivers
v0x1a71220_0 .net "nandWire", 0 0, L_0x1d3c750;  1 drivers
v0x1a71df0_0 .net "norWire", 0 0, L_0x1d3c9a0;  1 drivers
v0x1a729c0_0 .net "ns0", 0 0, L_0x1d3be90;  1 drivers
v0x1a74160_0 .net "ns1", 0 0, L_0x1d3bff0;  1 drivers
v0x1a74d30_0 .net "ns2", 0 0, L_0x1d3c150;  1 drivers
v0x1a75900_0 .net "out", 0 0, L_0x1d3cc20;  alias, 1 drivers
v0x1a764d0_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1a770a0_0 .net "sltWire", 0 0, L_0x1d3c5b0;  1 drivers
v0x1a77c70_0 .net "xorWire", 0 0, L_0x1d3c4a0;  1 drivers
L_0x1d3bf00 .part v0x1a6ace0_0, 0, 1;
L_0x1d3c060 .part v0x1a6ace0_0, 1, 1;
L_0x1d3c1c0 .part v0x1a6ace0_0, 2, 1;
L_0x1d3c510 .part v0x1a6ace0_0, 0, 1;
L_0x1d3c6b0 .part v0x1a6ace0_0, 1, 1;
L_0x1d3c7c0 .part v0x1a6ace0_0, 1, 1;
L_0x1d3c8b0 .part v0x1a6ace0_0, 0, 1;
L_0x1d3cb30 .part v0x1a6ace0_0, 2, 1;
S_0x1aa8cc0 .scope module, "aluOneBit31" "ALU_slice_MSB" 4 133, 4 54 0, S_0x1a57260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "set"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 1 "slt"
    .port_info 7 /INPUT 1 "invertB"
    .port_info 8 /INPUT 1 "invertOut"
    .port_info 9 /INPUT 3 "muxindex"
L_0x1d3bb20 .functor XOR 1, L_0x1d3d160, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d3d6c0 .functor NOR 1, L_0x1d3d0c0, L_0x1d3d160, C4<0>, C4<0>;
L_0x1d3d7c0 .functor XOR 1, L_0x1d3d0c0, L_0x1d3d160, C4<0>, C4<0>;
L_0x1d3d830 .functor NAND 1, L_0x1d3d0c0, L_0x1d3d160, C4<1>, C4<1>;
L_0x1d3d930 .functor XOR 1, v0x1a7d6b0_0, L_0x1d3d6c0, C4<0>, C4<0>;
L_0x1d3d9f0 .functor XOR 1, v0x1a7d6b0_0, L_0x1d3d830, C4<0>, C4<0>;
v0x1a4aa50_0 .net "a", 0 0, L_0x1d3d0c0;  1 drivers
v0x1a457a0_0 .net "b", 0 0, L_0x1d3d160;  1 drivers
v0x1a45840_0 .net "bOut", 0 0, L_0x1d3bb20;  1 drivers
v0x19c40c0_0 .net "carryin", 0 0, L_0x1d3d200;  1 drivers
v0x19c4160_0 .net "carryout", 0 0, L_0x1d3d4b0;  alias, 1 drivers
v0x1a213c0_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x1a21460_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x1a07560_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1a07600_0 .net "nandOut", 0 0, L_0x1d3d9f0;  1 drivers
v0x1a022a0_0 .net "nandgate", 0 0, L_0x1d3d830;  1 drivers
v0x1a02340_0 .net "norOut", 0 0, L_0x1d3d930;  1 drivers
v0x1aadf00_0 .net "norgate", 0 0, L_0x1d3d6c0;  1 drivers
v0x1aadfa0_0 .net "result", 0 0, L_0x1d3e920;  1 drivers
v0x16f46d0_0 .net "set", 0 0, L_0x1d3d5c0;  alias, 1 drivers
L_0x7fc9b75ccbe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x19a79b0_0 .net "slt", 0 0, L_0x7fc9b75ccbe8;  1 drivers
v0x19a7a50_0 .net "xorgate", 0 0, L_0x1d3d7c0;  1 drivers
S_0x1a7d2d0 .scope module, "adder" "structuralFullAdder" 4 71, 5 8 0, S_0x1aa8cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d3bbe0 .functor AND 1, L_0x1d3d0c0, L_0x1d3bb20, C4<1>, C4<1>;
L_0x1d3bca0 .functor XOR 1, L_0x1d3d0c0, L_0x1d3bb20, C4<0>, C4<0>;
L_0x1d3d440 .functor AND 1, L_0x1d3bca0, L_0x1d3d200, C4<1>, C4<1>;
L_0x1d3d4b0 .functor OR 1, L_0x1d3d440, L_0x1d3bbe0, C4<0>, C4<0>;
L_0x1d3d5c0 .functor XOR 1, L_0x1d3bca0, L_0x1d3d200, C4<0>, C4<0>;
v0x1a679c0_0 .net "G", 0 0, L_0x1d3bbe0;  1 drivers
v0x1a66e20_0 .net "P", 0 0, L_0x1d3bca0;  1 drivers
v0x1a66280_0 .net "PandCin", 0 0, L_0x1d3d440;  1 drivers
v0x1a656e0_0 .net "a", 0 0, L_0x1d3d0c0;  alias, 1 drivers
v0x1a64af0_0 .net "b", 0 0, L_0x1d3bb20;  alias, 1 drivers
v0x1b3e610_0 .net "carryin", 0 0, L_0x1d3d200;  alias, 1 drivers
v0x1b67c90_0 .net "carryout", 0 0, L_0x1d3d4b0;  alias, 1 drivers
v0x1bcf560_0 .net "sum", 0 0, L_0x1d3d5c0;  alias, 1 drivers
S_0x1b62980 .scope module, "mux" "multiplexer" 4 79, 4 154 0, S_0x1aa8cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d3db00 .functor NOT 1, L_0x1d3db70, C4<0>, C4<0>, C4<0>;
L_0x1d3dc60 .functor NOT 1, L_0x1d3dcd0, C4<0>, C4<0>, C4<0>;
L_0x1d3ddc0 .functor NOT 1, L_0x1d3de30, C4<0>, C4<0>, C4<0>;
L_0x1d3df20 .functor AND 1, L_0x1d3ddc0, L_0x1d3dc60, L_0x1d3db00, L_0x1d3d5c0;
L_0x1d3e080 .functor AND 1, L_0x1d3ddc0, L_0x1d3dc60, L_0x1d3e0f0, L_0x1d3d7c0;
L_0x1d3e1e0 .functor AND 1, L_0x1d3ddc0, L_0x1d3e320, L_0x1d3db00, L_0x7fc9b75ccbe8;
L_0x1d3e410 .functor AND 1, L_0x1d3ddc0, L_0x1d3e480, L_0x1d3e5b0, L_0x1d3d9f0;
L_0x1d3e6a0 .functor AND 1, L_0x1d3e830, L_0x1d3dc60, L_0x1d3db00, L_0x1d3d930;
L_0x1d3e920/0/0 .functor OR 1, L_0x1d3df20, L_0x1d3e080, L_0x1d3e1e0, L_0x1d3e410;
L_0x1d3e920/0/4 .functor OR 1, L_0x1d3e6a0, C4<0>, C4<0>, C4<0>;
L_0x1d3e920 .functor OR 1, L_0x1d3e920/0/0, L_0x1d3e920/0/4, C4<0>, C4<0>;
v0x1bc5000_0 .net *"_s1", 0 0, L_0x1d3db70;  1 drivers
v0x1b43890_0 .net *"_s11", 0 0, L_0x1d3e480;  1 drivers
v0x1b8c060_0 .net *"_s13", 0 0, L_0x1d3e5b0;  1 drivers
v0x1b86db0_0 .net *"_s15", 0 0, L_0x1d3e830;  1 drivers
v0x1b81af0_0 .net *"_s3", 0 0, L_0x1d3dcd0;  1 drivers
v0x1ac7df0_0 .net *"_s5", 0 0, L_0x1d3de30;  1 drivers
v0x1ac2b30_0 .net *"_s7", 0 0, L_0x1d3e0f0;  1 drivers
v0x1abd8e0_0 .net *"_s9", 0 0, L_0x1d3e320;  1 drivers
v0x1aa3a00_0 .net "a0", 0 0, L_0x1d3d5c0;  alias, 1 drivers
v0x1aa3aa0_0 .net "a1", 0 0, L_0x1d3d7c0;  alias, 1 drivers
v0x1a9e7b0_0 .net "a2", 0 0, L_0x7fc9b75ccbe8;  alias, 1 drivers
v0x1b1ff50_0 .net "a3", 0 0, L_0x1d3d9f0;  alias, 1 drivers
v0x1a89ad0_0 .net "a4", 0 0, L_0x1d3d930;  alias, 1 drivers
v0x1b0b310_0 .net "addWire", 0 0, L_0x1d3df20;  1 drivers
v0x1b06060_0 .net "nandWire", 0 0, L_0x1d3e410;  1 drivers
v0x1b00db0_0 .net "norWire", 0 0, L_0x1d3e6a0;  1 drivers
v0x1aec1b0_0 .net "ns0", 0 0, L_0x1d3db00;  1 drivers
v0x1aec250_0 .net "ns1", 0 0, L_0x1d3dc60;  1 drivers
v0x1ae1c50_0 .net "ns2", 0 0, L_0x1d3ddc0;  1 drivers
v0x1ae1cf0_0 .net "out", 0 0, L_0x1d3e920;  alias, 1 drivers
v0x19bee10_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x19ddee0_0 .net "sltWire", 0 0, L_0x1d3e1e0;  1 drivers
v0x19c9380_0 .net "xorWire", 0 0, L_0x1d3e080;  1 drivers
L_0x1d3db70 .part v0x1a6ace0_0, 0, 1;
L_0x1d3dcd0 .part v0x1a6ace0_0, 1, 1;
L_0x1d3de30 .part v0x1a6ace0_0, 2, 1;
L_0x1d3e0f0 .part v0x1a6ace0_0, 0, 1;
L_0x1d3e320 .part v0x1a6ace0_0, 1, 1;
L_0x1d3e480 .part v0x1a6ace0_0, 1, 1;
L_0x1d3e5b0 .part v0x1a6ace0_0, 0, 1;
L_0x1d3e830 .part v0x1a6ace0_0, 2, 1;
S_0x1ba5ed0 .scope module, "control" "ALUcontrolLUT" 4 120, 4 83 0, S_0x1a57260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "muxindex"
    .port_info 1 /OUTPUT 1 "invertB"
    .port_info 2 /OUTPUT 1 "invertOut"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x19a9d10_0 .net "ALUcommand", 2 0, v0x1ce4d20_0;  alias, 1 drivers
v0x1a7d5f0_0 .var "invertB", 0 0;
v0x1a7d6b0_0 .var "invertOut", 0 0;
v0x1a6ace0_0 .var "muxindex", 2 0;
E_0x1a6e3c0 .event edge, v0x19a9d10_0;
S_0x18fa3b0 .scope generate, "genALUs[1]" "genALUs[1]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x1b43970 .param/l "bit" 0 4 127, +C4<01>;
S_0x1ba1190 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x18fa3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d037a0 .functor XOR 1, L_0x1d05290, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d03cb0 .functor NOR 1, L_0x1d051f0, L_0x1d05290, C4<0>, C4<0>;
L_0x1d03db0 .functor XOR 1, L_0x1d051f0, L_0x1d05290, C4<0>, C4<0>;
L_0x1d03e70 .functor NAND 1, L_0x1d051f0, L_0x1d05290, C4<1>, C4<1>;
L_0x1d03f70 .functor XOR 1, v0x1a7d6b0_0, L_0x1d03cb0, C4<0>, C4<0>;
L_0x1d04030 .functor XOR 1, v0x1a7d6b0_0, L_0x1d03e70, C4<0>, C4<0>;
v0x19e8410_0 .net "a", 0 0, L_0x1d051f0;  1 drivers
v0x19e8500_0 .net "addSubtract", 0 0, L_0x1d03c40;  1 drivers
v0x1a3b260_0 .net "b", 0 0, L_0x1d05290;  1 drivers
v0x1a3b300_0 .net "bOut", 0 0, L_0x1d037a0;  1 drivers
v0x1794b80_0 .net "carryin", 0 0, L_0x1d05330;  1 drivers
v0x1794c20_0 .net "carryout", 0 0, L_0x1d03ae0;  1 drivers
v0x1a3b760_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x1a3b800_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x1a1c630_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1ba0c90_0 .net "nandOut", 0 0, L_0x1d04030;  1 drivers
v0x1ba0d60_0 .net "nandgate", 0 0, L_0x1d03e70;  1 drivers
v0x19e3150_0 .net "norOut", 0 0, L_0x1d03f70;  1 drivers
v0x19e3220_0 .net "norgate", 0 0, L_0x1d03cb0;  1 drivers
v0x1a26620_0 .net "result", 0 0, L_0x1d04fa0;  1 drivers
L_0x7fc9b75cc378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a266c0_0 .net "slt", 0 0, L_0x7fc9b75cc378;  1 drivers
v0x1a6a140_0 .net "xorgate", 0 0, L_0x1d03db0;  1 drivers
S_0x1b273d0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1ba1190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d03860 .functor AND 1, L_0x1d051f0, L_0x1d037a0, C4<1>, C4<1>;
L_0x1d03920 .functor XOR 1, L_0x1d051f0, L_0x1d037a0, C4<0>, C4<0>;
L_0x1d03a20 .functor AND 1, L_0x1d03920, L_0x1d05330, C4<1>, C4<1>;
L_0x1d03ae0 .functor OR 1, L_0x1d03a20, L_0x1d03860, C4<0>, C4<0>;
L_0x1d03c40 .functor XOR 1, L_0x1d03920, L_0x1d05330, C4<0>, C4<0>;
v0x1b48b20_0 .net "G", 0 0, L_0x1d03860;  1 drivers
v0x1bcfdc0_0 .net "P", 0 0, L_0x1d03920;  1 drivers
v0x1bcfe80_0 .net "PandCin", 0 0, L_0x1d03a20;  1 drivers
v0x1b6d7b0_0 .net "a", 0 0, L_0x1d051f0;  alias, 1 drivers
v0x1b6d870_0 .net "b", 0 0, L_0x1d037a0;  alias, 1 drivers
v0x1b440f0_0 .net "carryin", 0 0, L_0x1d05330;  alias, 1 drivers
v0x1b44190_0 .net "carryout", 0 0, L_0x1d03ae0;  alias, 1 drivers
v0x1b3ee40_0 .net "sum", 0 0, L_0x1d03c40;  alias, 1 drivers
S_0x1851320 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1ba1190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d04140 .functor NOT 1, L_0x1d041b0, C4<0>, C4<0>, C4<0>;
L_0x1d042a0 .functor NOT 1, L_0x1d04310, C4<0>, C4<0>, C4<0>;
L_0x1d04400 .functor NOT 1, L_0x1d04470, C4<0>, C4<0>, C4<0>;
L_0x1d04560 .functor AND 1, L_0x1d04400, L_0x1d042a0, L_0x1d04140, L_0x1d03c40;
L_0x1d04750 .functor AND 1, L_0x1d04400, L_0x1d042a0, L_0x1d047c0, L_0x1d03db0;
L_0x1d04860 .functor AND 1, L_0x1d04400, L_0x1d049a0, L_0x1d04140, L_0x7fc9b75cc378;
L_0x1d04a90 .functor AND 1, L_0x1d04400, L_0x1d04b00, L_0x1d04c30, L_0x1d04030;
L_0x1d04d20 .functor AND 1, L_0x1d04eb0, L_0x1d042a0, L_0x1d04140, L_0x1d03f70;
L_0x1d04fa0/0/0 .functor OR 1, L_0x1d04560, L_0x1d04750, L_0x1d04860, L_0x1d04a90;
L_0x1d04fa0/0/4 .functor OR 1, L_0x1d04d20, C4<0>, C4<0>, C4<0>;
L_0x1d04fa0 .functor OR 1, L_0x1d04fa0/0/0, L_0x1d04fa0/0/4, C4<0>, C4<0>;
v0x1b207f0_0 .net *"_s1", 0 0, L_0x1d041b0;  1 drivers
v0x1aeca10_0 .net *"_s11", 0 0, L_0x1d04b00;  1 drivers
v0x1a89fe0_0 .net *"_s13", 0 0, L_0x1d04c30;  1 drivers
v0x1a8a0a0_0 .net *"_s15", 0 0, L_0x1d04eb0;  1 drivers
v0x19a3b60_0 .net *"_s3", 0 0, L_0x1d04310;  1 drivers
v0x19a36f0_0 .net *"_s5", 0 0, L_0x1d04470;  1 drivers
v0x19fd030_0 .net *"_s7", 0 0, L_0x1d047c0;  1 drivers
v0x1a1c160_0 .net *"_s9", 0 0, L_0x1d049a0;  1 drivers
v0x19c9be0_0 .net "a0", 0 0, L_0x1d03c40;  alias, 1 drivers
v0x19bf670_0 .net "a1", 0 0, L_0x1d03db0;  alias, 1 drivers
v0x19bf710_0 .net "a2", 0 0, L_0x7fc9b75cc378;  alias, 1 drivers
v0x1a84c70_0 .net "a3", 0 0, L_0x1d04030;  alias, 1 drivers
v0x1a84d30_0 .net "a4", 0 0, L_0x1d03f70;  alias, 1 drivers
v0x1a7bde0_0 .net "addWire", 0 0, L_0x1d04560;  1 drivers
v0x1a7bea0_0 .net "nandWire", 0 0, L_0x1d04a90;  1 drivers
v0x1a7b910_0 .net "norWire", 0 0, L_0x1d04d20;  1 drivers
v0x1a7b9d0_0 .net "ns0", 0 0, L_0x1d04140;  1 drivers
v0x19c9c80_0 .net "ns1", 0 0, L_0x1d042a0;  1 drivers
v0x1bab1a0_0 .net "ns2", 0 0, L_0x1d04400;  1 drivers
v0x1bab260_0 .net "out", 0 0, L_0x1d04fa0;  alias, 1 drivers
v0x1a404c0_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1a40580_0 .net "sltWire", 0 0, L_0x1d04860;  1 drivers
v0x1b20400_0 .net "xorWire", 0 0, L_0x1d04750;  1 drivers
L_0x1d041b0 .part v0x1a6ace0_0, 0, 1;
L_0x1d04310 .part v0x1a6ace0_0, 1, 1;
L_0x1d04470 .part v0x1a6ace0_0, 2, 1;
L_0x1d047c0 .part v0x1a6ace0_0, 0, 1;
L_0x1d049a0 .part v0x1a6ace0_0, 1, 1;
L_0x1d04b00 .part v0x1a6ace0_0, 1, 1;
L_0x1d04c30 .part v0x1a6ace0_0, 0, 1;
L_0x1d04eb0 .part v0x1a6ace0_0, 2, 1;
S_0x1be3e70 .scope generate, "genALUs[2]" "genALUs[2]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x1a72a60 .param/l "bit" 0 4 127, +C4<010>;
S_0x1a85130 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1be3e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d05460 .functor XOR 1, L_0x1d06f50, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d05920 .functor NOR 1, L_0x1d06e20, L_0x1d06f50, C4<0>, C4<0>;
L_0x1d05a20 .functor XOR 1, L_0x1d06e20, L_0x1d06f50, C4<0>, C4<0>;
L_0x1d05ae0 .functor NAND 1, L_0x1d06e20, L_0x1d06f50, C4<1>, C4<1>;
L_0x1d05be0 .functor XOR 1, v0x1a7d6b0_0, L_0x1d05920, C4<0>, C4<0>;
L_0x1d05ca0 .functor XOR 1, v0x1a7d6b0_0, L_0x1d05ae0, C4<0>, C4<0>;
v0x1b77980_0 .net "a", 0 0, L_0x1d06e20;  1 drivers
v0x1b77a50_0 .net "addSubtract", 0 0, L_0x1d058b0;  1 drivers
v0x1b72690_0 .net "b", 0 0, L_0x1d06f50;  1 drivers
v0x1b72730_0 .net "bOut", 0 0, L_0x1d05460;  1 drivers
v0x1b5db80_0 .net "carryin", 0 0, L_0x1d07080;  1 drivers
v0x1b5dc70_0 .net "carryout", 0 0, L_0x1d05750;  1 drivers
v0x1b58880_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x1b58920_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x1b53580_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1b53620_0 .net "nandOut", 0 0, L_0x1d05ca0;  1 drivers
v0x1ac8650_0 .net "nandgate", 0 0, L_0x1d05ae0;  1 drivers
v0x1ac86f0_0 .net "norOut", 0 0, L_0x1d05be0;  1 drivers
v0x1ac3390_0 .net "norgate", 0 0, L_0x1d05920;  1 drivers
v0x1ac3430_0 .net "result", 0 0, L_0x1d06bd0;  1 drivers
L_0x7fc9b75cc3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1abe0d0_0 .net "slt", 0 0, L_0x7fc9b75cc3c0;  1 drivers
v0x1abe170_0 .net "xorgate", 0 0, L_0x1d05a20;  1 drivers
S_0x19b2ca0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1a85130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d054d0 .functor AND 1, L_0x1d06e20, L_0x1d05460, C4<1>, C4<1>;
L_0x1d05590 .functor XOR 1, L_0x1d06e20, L_0x1d05460, C4<0>, C4<0>;
L_0x1d05690 .functor AND 1, L_0x1d05590, L_0x1d07080, C4<1>, C4<1>;
L_0x1d05750 .functor OR 1, L_0x1d05690, L_0x1d054d0, C4<0>, C4<0>;
L_0x1d058b0 .functor XOR 1, L_0x1d05590, L_0x1d07080, C4<0>, C4<0>;
v0x1a6a230_0 .net "G", 0 0, L_0x1d054d0;  1 drivers
v0x19b0130_0 .net "P", 0 0, L_0x1d05590;  1 drivers
v0x19b4820_0 .net "PandCin", 0 0, L_0x1d05690;  1 drivers
v0x19b48c0_0 .net "a", 0 0, L_0x1d06e20;  alias, 1 drivers
v0x1a695a0_0 .net "b", 0 0, L_0x1d05460;  alias, 1 drivers
v0x1a68a00_0 .net "carryin", 0 0, L_0x1d07080;  alias, 1 drivers
v0x1a68ac0_0 .net "carryout", 0 0, L_0x1d05750;  alias, 1 drivers
v0x1a67e60_0 .net "sum", 0 0, L_0x1d058b0;  alias, 1 drivers
S_0x1a672c0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1a85130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d05db0 .functor NOT 1, L_0x1d05e20, C4<0>, C4<0>, C4<0>;
L_0x1d05f10 .functor NOT 1, L_0x1d05f80, C4<0>, C4<0>, C4<0>;
L_0x1d06070 .functor NOT 1, L_0x1d060e0, C4<0>, C4<0>, C4<0>;
L_0x1d061d0 .functor AND 1, L_0x1d06070, L_0x1d05f10, L_0x1d05db0, L_0x1d058b0;
L_0x1d063c0 .functor AND 1, L_0x1d06070, L_0x1d05f10, L_0x1d06430, L_0x1d05a20;
L_0x1d064d0 .functor AND 1, L_0x1d06070, L_0x1d065d0, L_0x1d05db0, L_0x7fc9b75cc3c0;
L_0x1d066c0 .functor AND 1, L_0x1d06070, L_0x1d06730, L_0x1d06860, L_0x1d05ca0;
L_0x1d06950 .functor AND 1, L_0x1d06ae0, L_0x1d05f10, L_0x1d05db0, L_0x1d05be0;
L_0x1d06bd0/0/0 .functor OR 1, L_0x1d061d0, L_0x1d063c0, L_0x1d064d0, L_0x1d066c0;
L_0x1d06bd0/0/4 .functor OR 1, L_0x1d06950, C4<0>, C4<0>, C4<0>;
L_0x1d06bd0 .functor OR 1, L_0x1d06bd0/0/0, L_0x1d06bd0/0/4, C4<0>, C4<0>;
v0x1a667d0_0 .net *"_s1", 0 0, L_0x1d05e20;  1 drivers
v0x1a65b80_0 .net *"_s11", 0 0, L_0x1d06730;  1 drivers
v0x1a65c60_0 .net *"_s13", 0 0, L_0x1d06860;  1 drivers
v0x1b684f0_0 .net *"_s15", 0 0, L_0x1d06ae0;  1 drivers
v0x1b685d0_0 .net *"_s3", 0 0, L_0x1d05f80;  1 drivers
v0x1b63230_0 .net *"_s5", 0 0, L_0x1d060e0;  1 drivers
v0x1b63310_0 .net *"_s7", 0 0, L_0x1d06430;  1 drivers
v0x1b493a0_0 .net *"_s9", 0 0, L_0x1d065d0;  1 drivers
v0x1b49480_0 .net "a0", 0 0, L_0x1d058b0;  alias, 1 drivers
v0x1b82350_0 .net "a1", 0 0, L_0x1d05a20;  alias, 1 drivers
v0x1b823f0_0 .net "a2", 0 0, L_0x7fc9b75cc3c0;  alias, 1 drivers
v0x1bbaec0_0 .net "a3", 0 0, L_0x1d05ca0;  alias, 1 drivers
v0x1bbaf80_0 .net "a4", 0 0, L_0x1d05be0;  alias, 1 drivers
v0x1bb5bc0_0 .net "addWire", 0 0, L_0x1d061d0;  1 drivers
v0x1bb5c80_0 .net "nandWire", 0 0, L_0x1d066c0;  1 drivers
v0x1bb08c0_0 .net "norWire", 0 0, L_0x1d06950;  1 drivers
v0x1bb0980_0 .net "ns0", 0 0, L_0x1d05db0;  1 drivers
v0x1b96a90_0 .net "ns1", 0 0, L_0x1d05f10;  1 drivers
v0x1b96b30_0 .net "ns2", 0 0, L_0x1d06070;  1 drivers
v0x1b91790_0 .net "out", 0 0, L_0x1d06bd0;  alias, 1 drivers
v0x1b91850_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1b7cc70_0 .net "sltWire", 0 0, L_0x1d064d0;  1 drivers
v0x1b7cd10_0 .net "xorWire", 0 0, L_0x1d063c0;  1 drivers
L_0x1d05e20 .part v0x1a6ace0_0, 0, 1;
L_0x1d05f80 .part v0x1a6ace0_0, 1, 1;
L_0x1d060e0 .part v0x1a6ace0_0, 2, 1;
L_0x1d06430 .part v0x1a6ace0_0, 0, 1;
L_0x1d065d0 .part v0x1a6ace0_0, 1, 1;
L_0x1d06730 .part v0x1a6ace0_0, 1, 1;
L_0x1d06860 .part v0x1a6ace0_0, 0, 1;
L_0x1d06ae0 .part v0x1a6ace0_0, 2, 1;
S_0x1aa9520 .scope generate, "genALUs[3]" "genALUs[3]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x19aff10 .param/l "bit" 0 4 127, +C4<011>;
S_0x1aa4260 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1aa9520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d071b0 .functor XOR 1, L_0x1d08c40, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d07620 .functor NOR 1, L_0x1d08ba0, L_0x1d08c40, C4<0>, C4<0>;
L_0x1d07720 .functor XOR 1, L_0x1d08ba0, L_0x1d08c40, C4<0>, C4<0>;
L_0x1d077e0 .functor NAND 1, L_0x1d08ba0, L_0x1d08c40, C4<1>, C4<1>;
L_0x1d078e0 .functor XOR 1, v0x1a7d6b0_0, L_0x1d07620, C4<0>, C4<0>;
L_0x1d079a0 .functor XOR 1, v0x1a7d6b0_0, L_0x1d077e0, C4<0>, C4<0>;
v0x1a8f670_0 .net "a", 0 0, L_0x1d08ba0;  1 drivers
v0x1a8f740_0 .net "addSubtract", 0 0, L_0x1d075b0;  1 drivers
v0x1a8f2f0_0 .net "b", 0 0, L_0x1d08c40;  1 drivers
v0x1a8f390_0 .net "bOut", 0 0, L_0x1d071b0;  1 drivers
v0x19fd840_0 .net "carryin", 0 0, L_0x1d08d30;  1 drivers
v0x19fd930_0 .net "carryout", 0 0, L_0x1d07450;  1 drivers
v0x19e8cc0_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x19e8d60_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x19e3a00_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x19e3aa0_0 .net "nandOut", 0 0, L_0x1d079a0;  1 drivers
v0x19de740_0 .net "nandgate", 0 0, L_0x1d077e0;  1 drivers
v0x19de7e0_0 .net "norOut", 0 0, L_0x1d078e0;  1 drivers
v0x19c4920_0 .net "norgate", 0 0, L_0x1d07620;  1 drivers
v0x19c49c0_0 .net "result", 0 0, L_0x1d08950;  1 drivers
L_0x7fc9b75cc408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a02b00_0 .net "slt", 0 0, L_0x7fc9b75cc408;  1 drivers
v0x1a02bd0_0 .net "xorgate", 0 0, L_0x1d07720;  1 drivers
S_0x1ad7470 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1aa4260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d07220 .functor AND 1, L_0x1d08ba0, L_0x1d071b0, C4<1>, C4<1>;
L_0x1d07290 .functor XOR 1, L_0x1d08ba0, L_0x1d071b0, C4<0>, C4<0>;
L_0x1d07390 .functor AND 1, L_0x1d07290, L_0x1d08d30, C4<1>, C4<1>;
L_0x1d07450 .functor OR 1, L_0x1d07390, L_0x1d07220, C4<0>, C4<0>;
L_0x1d075b0 .functor XOR 1, L_0x1d07290, L_0x1d08d30, C4<0>, C4<0>;
v0x1a9f080_0 .net "G", 0 0, L_0x1d07220;  1 drivers
v0x1a853e0_0 .net "P", 0 0, L_0x1d07290;  1 drivers
v0x1a854a0_0 .net "PandCin", 0 0, L_0x1d07390;  1 drivers
v0x1b1b060_0 .net "a", 0 0, L_0x1d08ba0;  alias, 1 drivers
v0x1b1b120_0 .net "b", 0 0, L_0x1d071b0;  alias, 1 drivers
v0x1b15d50_0 .net "carryin", 0 0, L_0x1d08d30;  alias, 1 drivers
v0x1b15e10_0 .net "carryout", 0 0, L_0x1d07450;  alias, 1 drivers
v0x1b10a50_0 .net "sum", 0 0, L_0x1d075b0;  alias, 1 drivers
S_0x1afbf20 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1aa4260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d07af0 .functor NOT 1, L_0x1d07b60, C4<0>, C4<0>, C4<0>;
L_0x1d07c50 .functor NOT 1, L_0x1d07cc0, C4<0>, C4<0>, C4<0>;
L_0x1d07db0 .functor NOT 1, L_0x1d07e20, C4<0>, C4<0>, C4<0>;
L_0x1d07f10 .functor AND 1, L_0x1d07db0, L_0x1d07c50, L_0x1d07af0, L_0x1d075b0;
L_0x1d08100 .functor AND 1, L_0x1d07db0, L_0x1d07c50, L_0x1d08170, L_0x1d07720;
L_0x1d08210 .functor AND 1, L_0x1d07db0, L_0x1d08350, L_0x1d07af0, L_0x7fc9b75cc408;
L_0x1d08440 .functor AND 1, L_0x1d07db0, L_0x1d084b0, L_0x1d085e0, L_0x1d079a0;
L_0x1d086d0 .functor AND 1, L_0x1d08860, L_0x1d07c50, L_0x1d07af0, L_0x1d078e0;
L_0x1d08950/0/0 .functor OR 1, L_0x1d07f10, L_0x1d08100, L_0x1d08210, L_0x1d08440;
L_0x1d08950/0/4 .functor OR 1, L_0x1d086d0, C4<0>, C4<0>, C4<0>;
L_0x1d08950 .functor OR 1, L_0x1d08950/0/0, L_0x1d08950/0/4, C4<0>, C4<0>;
v0x1af6cd0_0 .net *"_s1", 0 0, L_0x1d07b60;  1 drivers
v0x1af1920_0 .net *"_s11", 0 0, L_0x1d084b0;  1 drivers
v0x1af1a00_0 .net *"_s13", 0 0, L_0x1d085e0;  1 drivers
v0x1adce10_0 .net *"_s15", 0 0, L_0x1d08860;  1 drivers
v0x1adcef0_0 .net *"_s3", 0 0, L_0x1d07cc0;  1 drivers
v0x1ad7b10_0 .net *"_s5", 0 0, L_0x1d07e20;  1 drivers
v0x1ad7bf0_0 .net *"_s7", 0 0, L_0x1d08170;  1 drivers
v0x1ad2820_0 .net *"_s9", 0 0, L_0x1d08350;  1 drivers
v0x1ad2900_0 .net "a0", 0 0, L_0x1d075b0;  alias, 1 drivers
v0x1acd8c0_0 .net "a1", 0 0, L_0x1d07720;  alias, 1 drivers
v0x1acd960_0 .net "a2", 0 0, L_0x7fc9b75cc408;  alias, 1 drivers
v0x1acd540_0 .net "a3", 0 0, L_0x1d079a0;  alias, 1 drivers
v0x1acd600_0 .net "a4", 0 0, L_0x1d078e0;  alias, 1 drivers
v0x1ab89e0_0 .net "addWire", 0 0, L_0x1d07f10;  1 drivers
v0x1ab8aa0_0 .net "nandWire", 0 0, L_0x1d08440;  1 drivers
v0x1ab36f0_0 .net "norWire", 0 0, L_0x1d086d0;  1 drivers
v0x1ab3790_0 .net "ns0", 0 0, L_0x1d07af0;  1 drivers
v0x1aae410_0 .net "ns1", 0 0, L_0x1d07c50;  1 drivers
v0x1aae4b0_0 .net "ns2", 0 0, L_0x1d07db0;  1 drivers
v0x1a998d0_0 .net "out", 0 0, L_0x1d08950;  alias, 1 drivers
v0x1a99990_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1a945d0_0 .net "sltWire", 0 0, L_0x1d08210;  1 drivers
v0x1a94670_0 .net "xorWire", 0 0, L_0x1d08100;  1 drivers
L_0x1d07b60 .part v0x1a6ace0_0, 0, 1;
L_0x1d07cc0 .part v0x1a6ace0_0, 1, 1;
L_0x1d07e20 .part v0x1a6ace0_0, 2, 1;
L_0x1d08170 .part v0x1a6ace0_0, 0, 1;
L_0x1d08350 .part v0x1a6ace0_0, 1, 1;
L_0x1d084b0 .part v0x1a6ace0_0, 1, 1;
L_0x1d085e0 .part v0x1a6ace0_0, 0, 1;
L_0x1d08860 .part v0x1a6ace0_0, 2, 1;
S_0x1a501c0 .scope generate, "genALUs[4]" "genALUs[4]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x19e8e00 .param/l "bit" 0 4 127, +C4<0100>;
S_0x1a4aec0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1a501c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d08e60 .functor XOR 1, L_0x1d0a8e0, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d09320 .functor NOR 1, L_0x1d0a7e0, L_0x1d0a8e0, C4<0>, C4<0>;
L_0x1d09420 .functor XOR 1, L_0x1d0a7e0, L_0x1d0a8e0, C4<0>, C4<0>;
L_0x1d094e0 .functor NAND 1, L_0x1d0a7e0, L_0x1d0a8e0, C4<1>, C4<1>;
L_0x1d095e0 .functor XOR 1, v0x1a7d6b0_0, L_0x1d09320, C4<0>, C4<0>;
L_0x1d096a0 .functor XOR 1, v0x1a7d6b0_0, L_0x1d094e0, C4<0>, C4<0>;
v0x198e430_0 .net "a", 0 0, L_0x1d0a7e0;  1 drivers
v0x198e4f0_0 .net "addSubtract", 0 0, L_0x1d092b0;  1 drivers
v0x1992fd0_0 .net "b", 0 0, L_0x1d0a8e0;  1 drivers
v0x1993070_0 .net "bOut", 0 0, L_0x1d08e60;  1 drivers
v0x1992810_0 .net "carryin", 0 0, L_0x1d0a980;  1 drivers
v0x19928b0_0 .net "carryout", 0 0, L_0x1d09150;  1 drivers
v0x1991cd0_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x198a7f0_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x198a890_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1989130_0 .net "nandOut", 0 0, L_0x1d096a0;  1 drivers
v0x19891d0_0 .net "nandgate", 0 0, L_0x1d094e0;  1 drivers
v0x198dcd0_0 .net "norOut", 0 0, L_0x1d095e0;  1 drivers
v0x198dda0_0 .net "norgate", 0 0, L_0x1d09320;  1 drivers
v0x198d510_0 .net "result", 0 0, L_0x1d0a590;  1 drivers
L_0x7fc9b75cc450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x198d5e0_0 .net "slt", 0 0, L_0x7fc9b75cc450;  1 drivers
v0x198c9d0_0 .net "xorgate", 0 0, L_0x1d09420;  1 drivers
S_0x1a310c0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1a4aec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d08ed0 .functor AND 1, L_0x1d0a7e0, L_0x1d08e60, C4<1>, C4<1>;
L_0x1d08f90 .functor XOR 1, L_0x1d0a7e0, L_0x1d08e60, C4<0>, C4<0>;
L_0x1d09090 .functor AND 1, L_0x1d08f90, L_0x1d0a980, C4<1>, C4<1>;
L_0x1d09150 .functor OR 1, L_0x1d09090, L_0x1d08ed0, C4<0>, C4<0>;
L_0x1d092b0 .functor XOR 1, L_0x1d08f90, L_0x1d0a980, C4<0>, C4<0>;
v0x1a364a0_0 .net "G", 0 0, L_0x1d08ed0;  1 drivers
v0x1a2bdc0_0 .net "P", 0 0, L_0x1d08f90;  1 drivers
v0x1a2be80_0 .net "PandCin", 0 0, L_0x1d09090;  1 drivers
v0x1a172a0_0 .net "a", 0 0, L_0x1d0a7e0;  alias, 1 drivers
v0x1a17360_0 .net "b", 0 0, L_0x1d08e60;  alias, 1 drivers
v0x1a11fa0_0 .net "carryin", 0 0, L_0x1d0a980;  alias, 1 drivers
v0x1a12060_0 .net "carryout", 0 0, L_0x1d09150;  alias, 1 drivers
v0x1a0cca0_0 .net "sum", 0 0, L_0x1d092b0;  alias, 1 drivers
S_0x19f8160 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1a4aec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d097b0 .functor NOT 1, L_0x1d09820, C4<0>, C4<0>, C4<0>;
L_0x1d09910 .functor NOT 1, L_0x1d09980, C4<0>, C4<0>, C4<0>;
L_0x1d09a70 .functor NOT 1, L_0x1d09ae0, C4<0>, C4<0>, C4<0>;
L_0x1d09bd0 .functor AND 1, L_0x1d09a70, L_0x1d09910, L_0x1d097b0, L_0x1d092b0;
L_0x1d09dc0 .functor AND 1, L_0x1d09a70, L_0x1d09910, L_0x1d09e30, L_0x1d09420;
L_0x1d09ed0 .functor AND 1, L_0x1d09a70, L_0x1d09fd0, L_0x1d097b0, L_0x7fc9b75cc450;
L_0x1d0a0c0 .functor AND 1, L_0x1d09a70, L_0x1d0a130, L_0x1d0a220, L_0x1d096a0;
L_0x1d0a310 .functor AND 1, L_0x1d0a4a0, L_0x1d09910, L_0x1d097b0, L_0x1d095e0;
L_0x1d0a590/0/0 .functor OR 1, L_0x1d09bd0, L_0x1d09dc0, L_0x1d09ed0, L_0x1d0a0c0;
L_0x1d0a590/0/4 .functor OR 1, L_0x1d0a310, C4<0>, C4<0>, C4<0>;
L_0x1d0a590 .functor OR 1, L_0x1d0a590/0/0, L_0x1d0a590/0/4, C4<0>, C4<0>;
v0x19f2f20_0 .net *"_s1", 0 0, L_0x1d09820;  1 drivers
v0x19edf10_0 .net *"_s11", 0 0, L_0x1d0a130;  1 drivers
v0x19edff0_0 .net *"_s13", 0 0, L_0x1d0a220;  1 drivers
v0x19edb90_0 .net *"_s15", 0 0, L_0x1d0a4a0;  1 drivers
v0x19edc70_0 .net *"_s3", 0 0, L_0x1d09980;  1 drivers
v0x19d9060_0 .net *"_s5", 0 0, L_0x1d09ae0;  1 drivers
v0x19d9140_0 .net *"_s7", 0 0, L_0x1d09e30;  1 drivers
v0x19d3d60_0 .net *"_s9", 0 0, L_0x1d09fd0;  1 drivers
v0x19d3e40_0 .net "a0", 0 0, L_0x1d092b0;  alias, 1 drivers
v0x19cea60_0 .net "a1", 0 0, L_0x1d09420;  alias, 1 drivers
v0x19ceb00_0 .net "a2", 0 0, L_0x7fc9b75cc450;  alias, 1 drivers
v0x1a7b020_0 .net "a3", 0 0, L_0x1d096a0;  alias, 1 drivers
v0x1a7b0e0_0 .net "a4", 0 0, L_0x1d095e0;  alias, 1 drivers
v0x1994df0_0 .net "addWire", 0 0, L_0x1d09bd0;  1 drivers
v0x1994eb0_0 .net "nandWire", 0 0, L_0x1d0a0c0;  1 drivers
v0x1993730_0 .net "norWire", 0 0, L_0x1d0a310;  1 drivers
v0x19937f0_0 .net "ns0", 0 0, L_0x1d097b0;  1 drivers
v0x19983e0_0 .net "ns1", 0 0, L_0x1d09910;  1 drivers
v0x1997b10_0 .net "ns2", 0 0, L_0x1d09a70;  1 drivers
v0x1997bd0_0 .net "out", 0 0, L_0x1d0a590;  alias, 1 drivers
v0x1996fd0_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1997090_0 .net "sltWire", 0 0, L_0x1d09ed0;  1 drivers
v0x198faf0_0 .net "xorWire", 0 0, L_0x1d09dc0;  1 drivers
L_0x1d09820 .part v0x1a6ace0_0, 0, 1;
L_0x1d09980 .part v0x1a6ace0_0, 1, 1;
L_0x1d09ae0 .part v0x1a6ace0_0, 2, 1;
L_0x1d09e30 .part v0x1a6ace0_0, 0, 1;
L_0x1d09fd0 .part v0x1a6ace0_0, 1, 1;
L_0x1d0a130 .part v0x1a6ace0_0, 1, 1;
L_0x1d0a220 .part v0x1a6ace0_0, 0, 1;
L_0x1d0a4a0 .part v0x1a6ace0_0, 2, 1;
S_0x19854f0 .scope generate, "genALUs[5]" "genALUs[5]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x198e590 .param/l "bit" 0 4 127, +C4<0101>;
S_0x1983e30 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x19854f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d0abb0 .functor XOR 1, L_0x1d0c570, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d0afd0 .functor NOR 1, L_0x1d0c4d0, L_0x1d0c570, C4<0>, C4<0>;
L_0x1d0b0d0 .functor XOR 1, L_0x1d0c4d0, L_0x1d0c570, C4<0>, C4<0>;
L_0x1d0b190 .functor NAND 1, L_0x1d0c4d0, L_0x1d0c570, C4<1>, C4<1>;
L_0x1d0b290 .functor XOR 1, v0x1a7d6b0_0, L_0x1d0afd0, C4<0>, C4<0>;
L_0x1d0b350 .functor XOR 1, v0x1a7d6b0_0, L_0x1d0b190, C4<0>, C4<0>;
v0x1973dd0_0 .net "a", 0 0, L_0x1d0c4d0;  1 drivers
v0x1973e90_0 .net "addSubtract", 0 0, L_0x1d0af60;  1 drivers
v0x1973610_0 .net "b", 0 0, L_0x1d0c570;  1 drivers
v0x19736b0_0 .net "bOut", 0 0, L_0x1d0abb0;  1 drivers
v0x1972ad0_0 .net "carryin", 0 0, L_0x1d0c690;  1 drivers
v0x1972b70_0 .net "carryout", 0 0, L_0x1d0ae00;  1 drivers
v0x196b5f0_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x196b690_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x1969f30_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1969fd0_0 .net "nandOut", 0 0, L_0x1d0b350;  1 drivers
v0x196ead0_0 .net "nandgate", 0 0, L_0x1d0b190;  1 drivers
v0x196eb70_0 .net "norOut", 0 0, L_0x1d0b290;  1 drivers
v0x196e310_0 .net "norgate", 0 0, L_0x1d0afd0;  1 drivers
v0x196e3b0_0 .net "result", 0 0, L_0x1d0c280;  1 drivers
L_0x7fc9b75cc498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x196d7d0_0 .net "slt", 0 0, L_0x7fc9b75cc498;  1 drivers
v0x196d8a0_0 .net "xorgate", 0 0, L_0x1d0b0d0;  1 drivers
S_0x1988210 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1983e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d0ac20 .functor AND 1, L_0x1d0c4d0, L_0x1d0abb0, C4<1>, C4<1>;
L_0x1d0ac90 .functor XOR 1, L_0x1d0c4d0, L_0x1d0abb0, C4<0>, C4<0>;
L_0x1d0ad90 .functor AND 1, L_0x1d0ac90, L_0x1d0c690, C4<1>, C4<1>;
L_0x1d0ae00 .functor OR 1, L_0x1d0ad90, L_0x1d0ac20, C4<0>, C4<0>;
L_0x1d0af60 .functor XOR 1, L_0x1d0ac90, L_0x1d0c690, C4<0>, C4<0>;
v0x1988ab0_0 .net "G", 0 0, L_0x1d0ac20;  1 drivers
v0x19876d0_0 .net "P", 0 0, L_0x1d0ac90;  1 drivers
v0x1987770_0 .net "PandCin", 0 0, L_0x1d0ad90;  1 drivers
v0x19801f0_0 .net "a", 0 0, L_0x1d0c4d0;  alias, 1 drivers
v0x19802b0_0 .net "b", 0 0, L_0x1d0abb0;  alias, 1 drivers
v0x197eb30_0 .net "carryin", 0 0, L_0x1d0c690;  alias, 1 drivers
v0x197ebf0_0 .net "carryout", 0 0, L_0x1d0ae00;  alias, 1 drivers
v0x19836d0_0 .net "sum", 0 0, L_0x1d0af60;  alias, 1 drivers
S_0x1982f10 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1983e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d0b460 .functor NOT 1, L_0x1d0b4d0, C4<0>, C4<0>, C4<0>;
L_0x1d0b5c0 .functor NOT 1, L_0x1d0b630, C4<0>, C4<0>, C4<0>;
L_0x1d0b720 .functor NOT 1, L_0x1d0b790, C4<0>, C4<0>, C4<0>;
L_0x1d0b880 .functor AND 1, L_0x1d0b720, L_0x1d0b5c0, L_0x1d0b460, L_0x1d0af60;
L_0x1d0ba70 .functor AND 1, L_0x1d0b720, L_0x1d0b5c0, L_0x1d0bae0, L_0x1d0b0d0;
L_0x1d0bb80 .functor AND 1, L_0x1d0b720, L_0x1d0bc80, L_0x1d0b460, L_0x7fc9b75cc498;
L_0x1d0bd70 .functor AND 1, L_0x1d0b720, L_0x1d0bde0, L_0x1d0bf10, L_0x1d0b350;
L_0x1d0c000 .functor AND 1, L_0x1d0c190, L_0x1d0b5c0, L_0x1d0b460, L_0x1d0b290;
L_0x1d0c280/0/0 .functor OR 1, L_0x1d0b880, L_0x1d0ba70, L_0x1d0bb80, L_0x1d0bd70;
L_0x1d0c280/0/4 .functor OR 1, L_0x1d0c000, C4<0>, C4<0>, C4<0>;
L_0x1d0c280 .functor OR 1, L_0x1d0c280/0/0, L_0x1d0c280/0/4, C4<0>, C4<0>;
v0x1982480_0 .net *"_s1", 0 0, L_0x1d0b4d0;  1 drivers
v0x197aef0_0 .net *"_s11", 0 0, L_0x1d0bde0;  1 drivers
v0x197afd0_0 .net *"_s13", 0 0, L_0x1d0bf10;  1 drivers
v0x1979830_0 .net *"_s15", 0 0, L_0x1d0c190;  1 drivers
v0x1979910_0 .net *"_s3", 0 0, L_0x1d0b630;  1 drivers
v0x197e3d0_0 .net *"_s5", 0 0, L_0x1d0b790;  1 drivers
v0x197e4b0_0 .net *"_s7", 0 0, L_0x1d0bae0;  1 drivers
v0x197dc10_0 .net *"_s9", 0 0, L_0x1d0bc80;  1 drivers
v0x197dcf0_0 .net "a0", 0 0, L_0x1d0af60;  alias, 1 drivers
v0x197d0d0_0 .net "a1", 0 0, L_0x1d0b0d0;  alias, 1 drivers
v0x197d170_0 .net "a2", 0 0, L_0x7fc9b75cc498;  alias, 1 drivers
v0x1975bf0_0 .net "a3", 0 0, L_0x1d0b350;  alias, 1 drivers
v0x1975cb0_0 .net "a4", 0 0, L_0x1d0b290;  alias, 1 drivers
v0x1974530_0 .net "addWire", 0 0, L_0x1d0b880;  1 drivers
v0x19745f0_0 .net "nandWire", 0 0, L_0x1d0bd70;  1 drivers
v0x19790d0_0 .net "norWire", 0 0, L_0x1d0c000;  1 drivers
v0x1979190_0 .net "ns0", 0 0, L_0x1d0b460;  1 drivers
v0x1978a20_0 .net "ns1", 0 0, L_0x1d0b5c0;  1 drivers
v0x1977dd0_0 .net "ns2", 0 0, L_0x1d0b720;  1 drivers
v0x1977e90_0 .net "out", 0 0, L_0x1d0c280;  alias, 1 drivers
v0x19708f0_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x19709b0_0 .net "sltWire", 0 0, L_0x1d0bb80;  1 drivers
v0x196f230_0 .net "xorWire", 0 0, L_0x1d0ba70;  1 drivers
L_0x1d0b4d0 .part v0x1a6ace0_0, 0, 1;
L_0x1d0b630 .part v0x1a6ace0_0, 1, 1;
L_0x1d0b790 .part v0x1a6ace0_0, 2, 1;
L_0x1d0bae0 .part v0x1a6ace0_0, 0, 1;
L_0x1d0bc80 .part v0x1a6ace0_0, 1, 1;
L_0x1d0bde0 .part v0x1a6ace0_0, 1, 1;
L_0x1d0bf10 .part v0x1a6ace0_0, 0, 1;
L_0x1d0c190 .part v0x1a6ace0_0, 2, 1;
S_0x19662f0 .scope generate, "genALUs[6]" "genALUs[6]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x1979230 .param/l "bit" 0 4 127, +C4<0110>;
S_0x1964c30 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x19662f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d0ab40 .functor XOR 1, L_0x1d0e360, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d0ccb0 .functor NOR 1, L_0x1d0e1b0, L_0x1d0e360, C4<0>, C4<0>;
L_0x1d0cdb0 .functor XOR 1, L_0x1d0e1b0, L_0x1d0e360, C4<0>, C4<0>;
L_0x1d0ce70 .functor NAND 1, L_0x1d0e1b0, L_0x1d0e360, C4<1>, C4<1>;
L_0x1d0cf70 .functor XOR 1, v0x1a7d6b0_0, L_0x1d0ccb0, C4<0>, C4<0>;
L_0x1d0d030 .functor XOR 1, v0x1a7d6b0_0, L_0x1d0ce70, C4<0>, C4<0>;
v0x1954bd0_0 .net "a", 0 0, L_0x1d0e1b0;  1 drivers
v0x1954ca0_0 .net "addSubtract", 0 0, L_0x1d0cc40;  1 drivers
v0x1954410_0 .net "b", 0 0, L_0x1d0e360;  1 drivers
v0x19544b0_0 .net "bOut", 0 0, L_0x1d0ab40;  1 drivers
v0x19538d0_0 .net "carryin", 0 0, L_0x1d0e510;  1 drivers
v0x19539c0_0 .net "carryout", 0 0, L_0x1d0cae0;  1 drivers
v0x194c3f0_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x194c490_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x194ae40_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1b4e280_0 .net "nandOut", 0 0, L_0x1d0d030;  1 drivers
v0x194f8d0_0 .net "nandgate", 0 0, L_0x1d0ce70;  1 drivers
v0x194f970_0 .net "norOut", 0 0, L_0x1d0cf70;  1 drivers
v0x194f110_0 .net "norgate", 0 0, L_0x1d0ccb0;  1 drivers
v0x194f1b0_0 .net "result", 0 0, L_0x1d0df60;  1 drivers
L_0x7fc9b75cc4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x194e5d0_0 .net "slt", 0 0, L_0x7fc9b75cc4e0;  1 drivers
v0x194e6a0_0 .net "xorgate", 0 0, L_0x1d0cdb0;  1 drivers
S_0x1969010 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1964c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d02b00 .functor AND 1, L_0x1d0e1b0, L_0x1d0ab40, C4<1>, C4<1>;
L_0x1d0c920 .functor XOR 1, L_0x1d0e1b0, L_0x1d0ab40, C4<0>, C4<0>;
L_0x1d0ca20 .functor AND 1, L_0x1d0c920, L_0x1d0e510, C4<1>, C4<1>;
L_0x1d0cae0 .functor OR 1, L_0x1d0ca20, L_0x1d02b00, C4<0>, C4<0>;
L_0x1d0cc40 .functor XOR 1, L_0x1d0c920, L_0x1d0e510, C4<0>, C4<0>;
v0x19698b0_0 .net "G", 0 0, L_0x1d02b00;  1 drivers
v0x19684d0_0 .net "P", 0 0, L_0x1d0c920;  1 drivers
v0x1968570_0 .net "PandCin", 0 0, L_0x1d0ca20;  1 drivers
v0x1960ff0_0 .net "a", 0 0, L_0x1d0e1b0;  alias, 1 drivers
v0x19610b0_0 .net "b", 0 0, L_0x1d0ab40;  alias, 1 drivers
v0x195f930_0 .net "carryin", 0 0, L_0x1d0e510;  alias, 1 drivers
v0x195f9f0_0 .net "carryout", 0 0, L_0x1d0cae0;  alias, 1 drivers
v0x19644d0_0 .net "sum", 0 0, L_0x1d0cc40;  alias, 1 drivers
S_0x1963d10 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1964c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d0d140 .functor NOT 1, L_0x1d0d1b0, C4<0>, C4<0>, C4<0>;
L_0x1d0d2a0 .functor NOT 1, L_0x1d0d310, C4<0>, C4<0>, C4<0>;
L_0x1d0d400 .functor NOT 1, L_0x1d0d470, C4<0>, C4<0>, C4<0>;
L_0x1d0d560 .functor AND 1, L_0x1d0d400, L_0x1d0d2a0, L_0x1d0d140, L_0x1d0cc40;
L_0x1d0d750 .functor AND 1, L_0x1d0d400, L_0x1d0d2a0, L_0x1d0d7c0, L_0x1d0cdb0;
L_0x1d0d860 .functor AND 1, L_0x1d0d400, L_0x1d0d960, L_0x1d0d140, L_0x7fc9b75cc4e0;
L_0x1d0da50 .functor AND 1, L_0x1d0d400, L_0x1d0dac0, L_0x1d0dbf0, L_0x1d0d030;
L_0x1d0dce0 .functor AND 1, L_0x1d0de70, L_0x1d0d2a0, L_0x1d0d140, L_0x1d0cf70;
L_0x1d0df60/0/0 .functor OR 1, L_0x1d0d560, L_0x1d0d750, L_0x1d0d860, L_0x1d0da50;
L_0x1d0df60/0/4 .functor OR 1, L_0x1d0dce0, C4<0>, C4<0>, C4<0>;
L_0x1d0df60 .functor OR 1, L_0x1d0df60/0/0, L_0x1d0df60/0/4, C4<0>, C4<0>;
v0x1963280_0 .net *"_s1", 0 0, L_0x1d0d1b0;  1 drivers
v0x195bcf0_0 .net *"_s11", 0 0, L_0x1d0dac0;  1 drivers
v0x195bdd0_0 .net *"_s13", 0 0, L_0x1d0dbf0;  1 drivers
v0x195a630_0 .net *"_s15", 0 0, L_0x1d0de70;  1 drivers
v0x195a710_0 .net *"_s3", 0 0, L_0x1d0d310;  1 drivers
v0x195f1d0_0 .net *"_s5", 0 0, L_0x1d0d470;  1 drivers
v0x195f2b0_0 .net *"_s7", 0 0, L_0x1d0d7c0;  1 drivers
v0x195ea10_0 .net *"_s9", 0 0, L_0x1d0d960;  1 drivers
v0x195eaf0_0 .net "a0", 0 0, L_0x1d0cc40;  alias, 1 drivers
v0x195df60_0 .net "a1", 0 0, L_0x1d0cdb0;  alias, 1 drivers
v0x19569f0_0 .net "a2", 0 0, L_0x7fc9b75cc4e0;  alias, 1 drivers
v0x1956ab0_0 .net "a3", 0 0, L_0x1d0d030;  alias, 1 drivers
v0x1955330_0 .net "a4", 0 0, L_0x1d0cf70;  alias, 1 drivers
v0x19553f0_0 .net "addWire", 0 0, L_0x1d0d560;  1 drivers
v0x1959ed0_0 .net "nandWire", 0 0, L_0x1d0da50;  1 drivers
v0x1959f90_0 .net "norWire", 0 0, L_0x1d0dce0;  1 drivers
v0x1959710_0 .net "ns0", 0 0, L_0x1d0d140;  1 drivers
v0x1958bd0_0 .net "ns1", 0 0, L_0x1d0d2a0;  1 drivers
v0x1958c90_0 .net "ns2", 0 0, L_0x1d0d400;  1 drivers
v0x19516f0_0 .net "out", 0 0, L_0x1d0df60;  alias, 1 drivers
v0x19517b0_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1950030_0 .net "sltWire", 0 0, L_0x1d0d860;  1 drivers
v0x19500f0_0 .net "xorWire", 0 0, L_0x1d0d750;  1 drivers
L_0x1d0d1b0 .part v0x1a6ace0_0, 0, 1;
L_0x1d0d310 .part v0x1a6ace0_0, 1, 1;
L_0x1d0d470 .part v0x1a6ace0_0, 2, 1;
L_0x1d0d7c0 .part v0x1a6ace0_0, 0, 1;
L_0x1d0d960 .part v0x1a6ace0_0, 1, 1;
L_0x1d0dac0 .part v0x1a6ace0_0, 1, 1;
L_0x1d0dbf0 .part v0x1a6ace0_0, 0, 1;
L_0x1d0de70 .part v0x1a6ace0_0, 2, 1;
S_0x19470f0 .scope generate, "genALUs[7]" "genALUs[7]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x196a070 .param/l "bit" 0 4 127, +C4<0111>;
S_0x1945a30 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x19470f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d06ec0 .functor XOR 1, L_0x1d10040, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d0eaa0 .functor NOR 1, L_0x1d0ffa0, L_0x1d10040, C4<0>, C4<0>;
L_0x1d0eba0 .functor XOR 1, L_0x1d0ffa0, L_0x1d10040, C4<0>, C4<0>;
L_0x1d0ec60 .functor NAND 1, L_0x1d0ffa0, L_0x1d10040, C4<1>, C4<1>;
L_0x1d0ed60 .functor XOR 1, v0x1a7d6b0_0, L_0x1d0eaa0, C4<0>, C4<0>;
L_0x1d0ee20 .functor XOR 1, v0x1a7d6b0_0, L_0x1d0ec60, C4<0>, C4<0>;
v0x19359d0_0 .net "a", 0 0, L_0x1d0ffa0;  1 drivers
v0x1935a90_0 .net "addSubtract", 0 0, L_0x1d0ea30;  1 drivers
v0x1935210_0 .net "b", 0 0, L_0x1d10040;  1 drivers
v0x19352b0_0 .net "bOut", 0 0, L_0x1d06ec0;  1 drivers
v0x19346d0_0 .net "carryin", 0 0, L_0x1d0e5b0;  1 drivers
v0x1934770_0 .net "carryout", 0 0, L_0x1d0e8d0;  1 drivers
v0x192d1f0_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x192d290_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x192bb30_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x192bbd0_0 .net "nandOut", 0 0, L_0x1d0ee20;  1 drivers
v0x19306d0_0 .net "nandgate", 0 0, L_0x1d0ec60;  1 drivers
v0x1930770_0 .net "norOut", 0 0, L_0x1d0ed60;  1 drivers
v0x192ff10_0 .net "norgate", 0 0, L_0x1d0eaa0;  1 drivers
v0x192ffb0_0 .net "result", 0 0, L_0x1d0fd50;  1 drivers
L_0x7fc9b75cc528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x192f3d0_0 .net "slt", 0 0, L_0x7fc9b75cc528;  1 drivers
v0x192f4a0_0 .net "xorgate", 0 0, L_0x1d0eba0;  1 drivers
S_0x1949e10 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1945a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d0e650 .functor AND 1, L_0x1d0ffa0, L_0x1d06ec0, C4<1>, C4<1>;
L_0x1d0e710 .functor XOR 1, L_0x1d0ffa0, L_0x1d06ec0, C4<0>, C4<0>;
L_0x1d0e810 .functor AND 1, L_0x1d0e710, L_0x1d0e5b0, C4<1>, C4<1>;
L_0x1d0e8d0 .functor OR 1, L_0x1d0e810, L_0x1d0e650, C4<0>, C4<0>;
L_0x1d0ea30 .functor XOR 1, L_0x1d0e710, L_0x1d0e5b0, C4<0>, C4<0>;
v0x194a6b0_0 .net "G", 0 0, L_0x1d0e650;  1 drivers
v0x19492d0_0 .net "P", 0 0, L_0x1d0e710;  1 drivers
v0x1949390_0 .net "PandCin", 0 0, L_0x1d0e810;  1 drivers
v0x1941df0_0 .net "a", 0 0, L_0x1d0ffa0;  alias, 1 drivers
v0x1941eb0_0 .net "b", 0 0, L_0x1d06ec0;  alias, 1 drivers
v0x1940730_0 .net "carryin", 0 0, L_0x1d0e5b0;  alias, 1 drivers
v0x19407f0_0 .net "carryout", 0 0, L_0x1d0e8d0;  alias, 1 drivers
v0x19452d0_0 .net "sum", 0 0, L_0x1d0ea30;  alias, 1 drivers
S_0x1944b10 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1945a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d0ef30 .functor NOT 1, L_0x1d0efa0, C4<0>, C4<0>, C4<0>;
L_0x1d0f090 .functor NOT 1, L_0x1d0f100, C4<0>, C4<0>, C4<0>;
L_0x1d0f1f0 .functor NOT 1, L_0x1d0f260, C4<0>, C4<0>, C4<0>;
L_0x1d0f350 .functor AND 1, L_0x1d0f1f0, L_0x1d0f090, L_0x1d0ef30, L_0x1d0ea30;
L_0x1d0f540 .functor AND 1, L_0x1d0f1f0, L_0x1d0f090, L_0x1d0f5b0, L_0x1d0eba0;
L_0x1d0f650 .functor AND 1, L_0x1d0f1f0, L_0x1d0f750, L_0x1d0ef30, L_0x7fc9b75cc528;
L_0x1d0f840 .functor AND 1, L_0x1d0f1f0, L_0x1d0f8b0, L_0x1d0f9e0, L_0x1d0ee20;
L_0x1d0fad0 .functor AND 1, L_0x1d0fc60, L_0x1d0f090, L_0x1d0ef30, L_0x1d0ed60;
L_0x1d0fd50/0/0 .functor OR 1, L_0x1d0f350, L_0x1d0f540, L_0x1d0f650, L_0x1d0f840;
L_0x1d0fd50/0/4 .functor OR 1, L_0x1d0fad0, C4<0>, C4<0>, C4<0>;
L_0x1d0fd50 .functor OR 1, L_0x1d0fd50/0/0, L_0x1d0fd50/0/4, C4<0>, C4<0>;
v0x1944080_0 .net *"_s1", 0 0, L_0x1d0efa0;  1 drivers
v0x193caf0_0 .net *"_s11", 0 0, L_0x1d0f8b0;  1 drivers
v0x193cbd0_0 .net *"_s13", 0 0, L_0x1d0f9e0;  1 drivers
v0x193b430_0 .net *"_s15", 0 0, L_0x1d0fc60;  1 drivers
v0x193b510_0 .net *"_s3", 0 0, L_0x1d0f100;  1 drivers
v0x193ffd0_0 .net *"_s5", 0 0, L_0x1d0f260;  1 drivers
v0x19400b0_0 .net *"_s7", 0 0, L_0x1d0f5b0;  1 drivers
v0x193f810_0 .net *"_s9", 0 0, L_0x1d0f750;  1 drivers
v0x193f8f0_0 .net "a0", 0 0, L_0x1d0ea30;  alias, 1 drivers
v0x193ecd0_0 .net "a1", 0 0, L_0x1d0eba0;  alias, 1 drivers
v0x193ed70_0 .net "a2", 0 0, L_0x7fc9b75cc528;  alias, 1 drivers
v0x19377f0_0 .net "a3", 0 0, L_0x1d0ee20;  alias, 1 drivers
v0x19378b0_0 .net "a4", 0 0, L_0x1d0ed60;  alias, 1 drivers
v0x1936130_0 .net "addWire", 0 0, L_0x1d0f350;  1 drivers
v0x19361f0_0 .net "nandWire", 0 0, L_0x1d0f840;  1 drivers
v0x193acd0_0 .net "norWire", 0 0, L_0x1d0fad0;  1 drivers
v0x193ad90_0 .net "ns0", 0 0, L_0x1d0ef30;  1 drivers
v0x193a620_0 .net "ns1", 0 0, L_0x1d0f090;  1 drivers
v0x19399d0_0 .net "ns2", 0 0, L_0x1d0f1f0;  1 drivers
v0x1939a90_0 .net "out", 0 0, L_0x1d0fd50;  alias, 1 drivers
v0x19324f0_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x19325b0_0 .net "sltWire", 0 0, L_0x1d0f650;  1 drivers
v0x1930e30_0 .net "xorWire", 0 0, L_0x1d0f540;  1 drivers
L_0x1d0efa0 .part v0x1a6ace0_0, 0, 1;
L_0x1d0f100 .part v0x1a6ace0_0, 1, 1;
L_0x1d0f260 .part v0x1a6ace0_0, 2, 1;
L_0x1d0f5b0 .part v0x1a6ace0_0, 0, 1;
L_0x1d0f750 .part v0x1a6ace0_0, 1, 1;
L_0x1d0f8b0 .part v0x1a6ace0_0, 1, 1;
L_0x1d0f9e0 .part v0x1a6ace0_0, 0, 1;
L_0x1d0fc60 .part v0x1a6ace0_0, 2, 1;
S_0x1927ef0 .scope generate, "genALUs[8]" "genALUs[8]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x193ae30 .param/l "bit" 0 4 127, +C4<01000>;
S_0x1926830 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1927ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d10220 .functor XOR 1, L_0x1d100e0, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d106e0 .functor NOR 1, L_0x1be5ad0, L_0x1d100e0, C4<0>, C4<0>;
L_0x1d107e0 .functor XOR 1, L_0x1be5ad0, L_0x1d100e0, C4<0>, C4<0>;
L_0x1d108a0 .functor NAND 1, L_0x1be5ad0, L_0x1d100e0, C4<1>, C4<1>;
L_0x1d109a0 .functor XOR 1, v0x1a7d6b0_0, L_0x1d106e0, C4<0>, C4<0>;
L_0x1d10a60 .functor XOR 1, v0x1a7d6b0_0, L_0x1d108a0, C4<0>, C4<0>;
v0x19167d0_0 .net "a", 0 0, L_0x1be5ad0;  1 drivers
v0x19168c0_0 .net "addSubtract", 0 0, L_0x1d10670;  1 drivers
v0x1916010_0 .net "b", 0 0, L_0x1d100e0;  1 drivers
v0x19160b0_0 .net "bOut", 0 0, L_0x1d10220;  1 drivers
v0x19154d0_0 .net "carryin", 0 0, L_0x1be5c30;  1 drivers
v0x1915570_0 .net "carryout", 0 0, L_0x1d10510;  1 drivers
v0x190dff0_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x190e090_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x190c930_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x190c9d0_0 .net "nandOut", 0 0, L_0x1d10a60;  1 drivers
v0x19114d0_0 .net "nandgate", 0 0, L_0x1d108a0;  1 drivers
v0x1911570_0 .net "norOut", 0 0, L_0x1d109a0;  1 drivers
v0x1910d10_0 .net "norgate", 0 0, L_0x1d106e0;  1 drivers
v0x1910db0_0 .net "result", 0 0, L_0x1be5880;  1 drivers
L_0x7fc9b75cc570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x19101d0_0 .net "slt", 0 0, L_0x7fc9b75cc570;  1 drivers
v0x19102a0_0 .net "xorgate", 0 0, L_0x1d107e0;  1 drivers
S_0x192ac10 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1926830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d10290 .functor AND 1, L_0x1be5ad0, L_0x1d10220, C4<1>, C4<1>;
L_0x1d10350 .functor XOR 1, L_0x1be5ad0, L_0x1d10220, C4<0>, C4<0>;
L_0x1d10450 .functor AND 1, L_0x1d10350, L_0x1be5c30, C4<1>, C4<1>;
L_0x1d10510 .functor OR 1, L_0x1d10450, L_0x1d10290, C4<0>, C4<0>;
L_0x1d10670 .functor XOR 1, L_0x1d10350, L_0x1be5c30, C4<0>, C4<0>;
v0x192b4b0_0 .net "G", 0 0, L_0x1d10290;  1 drivers
v0x192a0d0_0 .net "P", 0 0, L_0x1d10350;  1 drivers
v0x192a170_0 .net "PandCin", 0 0, L_0x1d10450;  1 drivers
v0x1922bf0_0 .net "a", 0 0, L_0x1be5ad0;  alias, 1 drivers
v0x1922cb0_0 .net "b", 0 0, L_0x1d10220;  alias, 1 drivers
v0x1921530_0 .net "carryin", 0 0, L_0x1be5c30;  alias, 1 drivers
v0x19215f0_0 .net "carryout", 0 0, L_0x1d10510;  alias, 1 drivers
v0x19260d0_0 .net "sum", 0 0, L_0x1d10670;  alias, 1 drivers
S_0x1925910 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1926830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d10b70 .functor NOT 1, L_0x1d10be0, C4<0>, C4<0>, C4<0>;
L_0x1d10cd0 .functor NOT 1, L_0x1d10d40, C4<0>, C4<0>, C4<0>;
L_0x1d10e30 .functor NOT 1, L_0x1d10ea0, C4<0>, C4<0>, C4<0>;
L_0x1d10f90 .functor AND 1, L_0x1d10e30, L_0x1d10cd0, L_0x1d10b70, L_0x1d10670;
L_0x1d11180 .functor AND 1, L_0x1d10e30, L_0x1d10cd0, L_0x1d111f0, L_0x1d107e0;
L_0x1d11290 .functor AND 1, L_0x1d10e30, L_0x1d11390, L_0x1d10b70, L_0x7fc9b75cc570;
L_0x1d11480 .functor AND 1, L_0x1d10e30, L_0x1d114f0, L_0x1d11620, L_0x1d10a60;
L_0x1d0c610 .functor AND 1, L_0x1be57e0, L_0x1d10cd0, L_0x1d10b70, L_0x1d109a0;
L_0x1be5880/0/0 .functor OR 1, L_0x1d10f90, L_0x1d11180, L_0x1d11290, L_0x1d11480;
L_0x1be5880/0/4 .functor OR 1, L_0x1d0c610, C4<0>, C4<0>, C4<0>;
L_0x1be5880 .functor OR 1, L_0x1be5880/0/0, L_0x1be5880/0/4, C4<0>, C4<0>;
v0x1924e80_0 .net *"_s1", 0 0, L_0x1d10be0;  1 drivers
v0x191d8f0_0 .net *"_s11", 0 0, L_0x1d114f0;  1 drivers
v0x191d9d0_0 .net *"_s13", 0 0, L_0x1d11620;  1 drivers
v0x191c230_0 .net *"_s15", 0 0, L_0x1be57e0;  1 drivers
v0x191c310_0 .net *"_s3", 0 0, L_0x1d10d40;  1 drivers
v0x1920dd0_0 .net *"_s5", 0 0, L_0x1d10ea0;  1 drivers
v0x1920eb0_0 .net *"_s7", 0 0, L_0x1d111f0;  1 drivers
v0x1920610_0 .net *"_s9", 0 0, L_0x1d11390;  1 drivers
v0x19206d0_0 .net "a0", 0 0, L_0x1d10670;  alias, 1 drivers
v0x191fb60_0 .net "a1", 0 0, L_0x1d107e0;  alias, 1 drivers
v0x19185f0_0 .net "a2", 0 0, L_0x7fc9b75cc570;  alias, 1 drivers
v0x19186b0_0 .net "a3", 0 0, L_0x1d10a60;  alias, 1 drivers
v0x1916f30_0 .net "a4", 0 0, L_0x1d109a0;  alias, 1 drivers
v0x1916ff0_0 .net "addWire", 0 0, L_0x1d10f90;  1 drivers
v0x191bad0_0 .net "nandWire", 0 0, L_0x1d11480;  1 drivers
v0x191bb90_0 .net "norWire", 0 0, L_0x1d0c610;  1 drivers
v0x191b310_0 .net "ns0", 0 0, L_0x1d10b70;  1 drivers
v0x191a7d0_0 .net "ns1", 0 0, L_0x1d10cd0;  1 drivers
v0x191a890_0 .net "ns2", 0 0, L_0x1d10e30;  1 drivers
v0x19132f0_0 .net "out", 0 0, L_0x1be5880;  alias, 1 drivers
v0x19133b0_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1911c30_0 .net "sltWire", 0 0, L_0x1d11290;  1 drivers
v0x1911cf0_0 .net "xorWire", 0 0, L_0x1d11180;  1 drivers
L_0x1d10be0 .part v0x1a6ace0_0, 0, 1;
L_0x1d10d40 .part v0x1a6ace0_0, 1, 1;
L_0x1d10ea0 .part v0x1a6ace0_0, 2, 1;
L_0x1d111f0 .part v0x1a6ace0_0, 0, 1;
L_0x1d11390 .part v0x1a6ace0_0, 1, 1;
L_0x1d114f0 .part v0x1a6ace0_0, 1, 1;
L_0x1d11620 .part v0x1a6ace0_0, 0, 1;
L_0x1be57e0 .part v0x1a6ace0_0, 2, 1;
S_0x1908cf0 .scope generate, "genALUs[9]" "genALUs[9]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x1930810 .param/l "bit" 0 4 127, +C4<01001>;
S_0x1907630 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1908cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d0aab0 .functor XOR 1, L_0x1d14030, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d12a90 .functor NOR 1, L_0x1d13f90, L_0x1d14030, C4<0>, C4<0>;
L_0x1d12b90 .functor XOR 1, L_0x1d13f90, L_0x1d14030, C4<0>, C4<0>;
L_0x1d12c50 .functor NAND 1, L_0x1d13f90, L_0x1d14030, C4<1>, C4<1>;
L_0x1d12d50 .functor XOR 1, v0x1a7d6b0_0, L_0x1d12a90, C4<0>, C4<0>;
L_0x1d12e10 .functor XOR 1, v0x1a7d6b0_0, L_0x1d12c50, C4<0>, C4<0>;
v0x199dd40_0 .net "a", 0 0, L_0x1d13f90;  1 drivers
v0x199de00_0 .net "addSubtract", 0 0, L_0x1d12a20;  1 drivers
v0x199d580_0 .net "b", 0 0, L_0x1d14030;  1 drivers
v0x199d620_0 .net "bOut", 0 0, L_0x1d0aab0;  1 drivers
v0x199ca40_0 .net "carryin", 0 0, L_0x1d12720;  1 drivers
v0x199cae0_0 .net "carryout", 0 0, L_0x1d12960;  1 drivers
v0x18ebd60_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x18ebe00_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x18ea6a0_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x18ea740_0 .net "nandOut", 0 0, L_0x1d12e10;  1 drivers
v0x18ef240_0 .net "nandgate", 0 0, L_0x1d12c50;  1 drivers
v0x18ef2e0_0 .net "norOut", 0 0, L_0x1d12d50;  1 drivers
v0x18eea80_0 .net "norgate", 0 0, L_0x1d12a90;  1 drivers
v0x18eeb20_0 .net "result", 0 0, L_0x1d13d40;  1 drivers
L_0x7fc9b75cc5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18edf40_0 .net "slt", 0 0, L_0x7fc9b75cc5b8;  1 drivers
v0x18ee010_0 .net "xorgate", 0 0, L_0x1d12b90;  1 drivers
S_0x190ba10 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1907630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1be5b70 .functor AND 1, L_0x1d13f90, L_0x1d0aab0, C4<1>, C4<1>;
L_0x1d127f0 .functor XOR 1, L_0x1d13f90, L_0x1d0aab0, C4<0>, C4<0>;
L_0x1d128f0 .functor AND 1, L_0x1d127f0, L_0x1d12720, C4<1>, C4<1>;
L_0x1d12960 .functor OR 1, L_0x1d128f0, L_0x1be5b70, C4<0>, C4<0>;
L_0x1d12a20 .functor XOR 1, L_0x1d127f0, L_0x1d12720, C4<0>, C4<0>;
v0x190c2b0_0 .net "G", 0 0, L_0x1be5b70;  1 drivers
v0x190aed0_0 .net "P", 0 0, L_0x1d127f0;  1 drivers
v0x190af90_0 .net "PandCin", 0 0, L_0x1d128f0;  1 drivers
v0x19039f0_0 .net "a", 0 0, L_0x1d13f90;  alias, 1 drivers
v0x1903ab0_0 .net "b", 0 0, L_0x1d0aab0;  alias, 1 drivers
v0x1902330_0 .net "carryin", 0 0, L_0x1d12720;  alias, 1 drivers
v0x19023f0_0 .net "carryout", 0 0, L_0x1d12960;  alias, 1 drivers
v0x1906ed0_0 .net "sum", 0 0, L_0x1d12a20;  alias, 1 drivers
S_0x1906710 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1907630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d12f20 .functor NOT 1, L_0x1d12f90, C4<0>, C4<0>, C4<0>;
L_0x1d13080 .functor NOT 1, L_0x1d130f0, C4<0>, C4<0>, C4<0>;
L_0x1d131e0 .functor NOT 1, L_0x1d13250, C4<0>, C4<0>, C4<0>;
L_0x1d13340 .functor AND 1, L_0x1d131e0, L_0x1d13080, L_0x1d12f20, L_0x1d12a20;
L_0x1d13530 .functor AND 1, L_0x1d131e0, L_0x1d13080, L_0x1d135a0, L_0x1d12b90;
L_0x1d13640 .functor AND 1, L_0x1d131e0, L_0x1d13740, L_0x1d12f20, L_0x7fc9b75cc5b8;
L_0x1d13830 .functor AND 1, L_0x1d131e0, L_0x1d138a0, L_0x1d139d0, L_0x1d12e10;
L_0x1d13ac0 .functor AND 1, L_0x1d13c50, L_0x1d13080, L_0x1d12f20, L_0x1d12d50;
L_0x1d13d40/0/0 .functor OR 1, L_0x1d13340, L_0x1d13530, L_0x1d13640, L_0x1d13830;
L_0x1d13d40/0/4 .functor OR 1, L_0x1d13ac0, C4<0>, C4<0>, C4<0>;
L_0x1d13d40 .functor OR 1, L_0x1d13d40/0/0, L_0x1d13d40/0/4, C4<0>, C4<0>;
v0x1905c80_0 .net *"_s1", 0 0, L_0x1d12f90;  1 drivers
v0x18fe6f0_0 .net *"_s11", 0 0, L_0x1d138a0;  1 drivers
v0x18fe7d0_0 .net *"_s13", 0 0, L_0x1d139d0;  1 drivers
v0x18fd030_0 .net *"_s15", 0 0, L_0x1d13c50;  1 drivers
v0x18fd110_0 .net *"_s3", 0 0, L_0x1d130f0;  1 drivers
v0x1901bd0_0 .net *"_s5", 0 0, L_0x1d13250;  1 drivers
v0x1901cb0_0 .net *"_s7", 0 0, L_0x1d135a0;  1 drivers
v0x1901410_0 .net *"_s9", 0 0, L_0x1d13740;  1 drivers
v0x19014f0_0 .net "a0", 0 0, L_0x1d12a20;  alias, 1 drivers
v0x1900960_0 .net "a1", 0 0, L_0x1d12b90;  alias, 1 drivers
v0x199f980_0 .net "a2", 0 0, L_0x7fc9b75cc5b8;  alias, 1 drivers
v0x199fa40_0 .net "a3", 0 0, L_0x1d12e10;  alias, 1 drivers
v0x199e2c0_0 .net "a4", 0 0, L_0x1d12d50;  alias, 1 drivers
v0x199e380_0 .net "addWire", 0 0, L_0x1d13340;  1 drivers
v0x19a3040_0 .net "nandWire", 0 0, L_0x1d13830;  1 drivers
v0x19a3100_0 .net "norWire", 0 0, L_0x1d13ac0;  1 drivers
v0x19a2880_0 .net "ns0", 0 0, L_0x1d12f20;  1 drivers
v0x19a1d40_0 .net "ns1", 0 0, L_0x1d13080;  1 drivers
v0x19a1e00_0 .net "ns2", 0 0, L_0x1d131e0;  1 drivers
v0x199a860_0 .net "out", 0 0, L_0x1d13d40;  alias, 1 drivers
v0x199a920_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x19991a0_0 .net "sltWire", 0 0, L_0x1d13640;  1 drivers
v0x1999260_0 .net "xorWire", 0 0, L_0x1d13530;  1 drivers
L_0x1d12f90 .part v0x1a6ace0_0, 0, 1;
L_0x1d130f0 .part v0x1a6ace0_0, 1, 1;
L_0x1d13250 .part v0x1a6ace0_0, 2, 1;
L_0x1d135a0 .part v0x1a6ace0_0, 0, 1;
L_0x1d13740 .part v0x1a6ace0_0, 1, 1;
L_0x1d138a0 .part v0x1a6ace0_0, 1, 1;
L_0x1d139d0 .part v0x1a6ace0_0, 0, 1;
L_0x1d13c50 .part v0x1a6ace0_0, 2, 1;
S_0x18e6a60 .scope generate, "genALUs[10]" "genALUs[10]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x18ebea0 .param/l "bit" 0 4 127, +C4<01010>;
S_0x18e53a0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x18e6a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d14240 .functor XOR 1, L_0x1d140d0, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d14750 .functor NOR 1, L_0x1d15c50, L_0x1d140d0, C4<0>, C4<0>;
L_0x1d14850 .functor XOR 1, L_0x1d15c50, L_0x1d140d0, C4<0>, C4<0>;
L_0x1d14910 .functor NAND 1, L_0x1d15c50, L_0x1d140d0, C4<1>, C4<1>;
L_0x1d14a10 .functor XOR 1, v0x1a7d6b0_0, L_0x1d14750, C4<0>, C4<0>;
L_0x1d14ad0 .functor XOR 1, v0x1a7d6b0_0, L_0x1d14910, C4<0>, C4<0>;
v0x18d4b80_0 .net "a", 0 0, L_0x1d15c50;  1 drivers
v0x18d4c40_0 .net "addSubtract", 0 0, L_0x1d146e0;  1 drivers
v0x18d4040_0 .net "b", 0 0, L_0x1d140d0;  1 drivers
v0x18d40e0_0 .net "bOut", 0 0, L_0x1d14240;  1 drivers
v0x18ccb60_0 .net "carryin", 0 0, L_0x1d15de0;  1 drivers
v0x18ccc00_0 .net "carryout", 0 0, L_0x1d14580;  1 drivers
v0x18cb4a0_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x18cb540_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x18d0040_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x18d00e0_0 .net "nandOut", 0 0, L_0x1d14ad0;  1 drivers
v0x18cf880_0 .net "nandgate", 0 0, L_0x1d14910;  1 drivers
v0x18cf920_0 .net "norOut", 0 0, L_0x1d14a10;  1 drivers
v0x18ced40_0 .net "norgate", 0 0, L_0x1d14750;  1 drivers
v0x18cede0_0 .net "result", 0 0, L_0x1d15a00;  1 drivers
L_0x7fc9b75cc600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18c7860_0 .net "slt", 0 0, L_0x7fc9b75cc600;  1 drivers
v0x18c7930_0 .net "xorgate", 0 0, L_0x1d14850;  1 drivers
S_0x18e9780 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x18e53a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d14300 .functor AND 1, L_0x1d15c50, L_0x1d14240, C4<1>, C4<1>;
L_0x1d143c0 .functor XOR 1, L_0x1d15c50, L_0x1d14240, C4<0>, C4<0>;
L_0x1d144c0 .functor AND 1, L_0x1d143c0, L_0x1d15de0, C4<1>, C4<1>;
L_0x1d14580 .functor OR 1, L_0x1d144c0, L_0x1d14300, C4<0>, C4<0>;
L_0x1d146e0 .functor XOR 1, L_0x1d143c0, L_0x1d15de0, C4<0>, C4<0>;
v0x18e8cc0_0 .net "G", 0 0, L_0x1d14300;  1 drivers
v0x18e1760_0 .net "P", 0 0, L_0x1d143c0;  1 drivers
v0x18e1820_0 .net "PandCin", 0 0, L_0x1d144c0;  1 drivers
v0x18e00a0_0 .net "a", 0 0, L_0x1d15c50;  alias, 1 drivers
v0x18e0160_0 .net "b", 0 0, L_0x1d14240;  alias, 1 drivers
v0x18e4c40_0 .net "carryin", 0 0, L_0x1d15de0;  alias, 1 drivers
v0x18e4d00_0 .net "carryout", 0 0, L_0x1d14580;  alias, 1 drivers
v0x18e4480_0 .net "sum", 0 0, L_0x1d146e0;  alias, 1 drivers
S_0x18e3940 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x18e53a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d14be0 .functor NOT 1, L_0x1d14c50, C4<0>, C4<0>, C4<0>;
L_0x1d14d40 .functor NOT 1, L_0x1d14db0, C4<0>, C4<0>, C4<0>;
L_0x1d14ea0 .functor NOT 1, L_0x1d14f10, C4<0>, C4<0>, C4<0>;
L_0x1d15000 .functor AND 1, L_0x1d14ea0, L_0x1d14d40, L_0x1d14be0, L_0x1d146e0;
L_0x1d151f0 .functor AND 1, L_0x1d14ea0, L_0x1d14d40, L_0x1d15260, L_0x1d14850;
L_0x1d15300 .functor AND 1, L_0x1d14ea0, L_0x1d15400, L_0x1d14be0, L_0x7fc9b75cc600;
L_0x1d154f0 .functor AND 1, L_0x1d14ea0, L_0x1d15560, L_0x1d15690, L_0x1d14ad0;
L_0x1d15780 .functor AND 1, L_0x1d15910, L_0x1d14d40, L_0x1d14be0, L_0x1d14a10;
L_0x1d15a00/0/0 .functor OR 1, L_0x1d15000, L_0x1d151f0, L_0x1d15300, L_0x1d154f0;
L_0x1d15a00/0/4 .functor OR 1, L_0x1d15780, C4<0>, C4<0>, C4<0>;
L_0x1d15a00 .functor OR 1, L_0x1d15a00/0/0, L_0x1d15a00/0/4, C4<0>, C4<0>;
v0x18dc510_0 .net *"_s1", 0 0, L_0x1d14c50;  1 drivers
v0x18dada0_0 .net *"_s11", 0 0, L_0x1d15560;  1 drivers
v0x18dae80_0 .net *"_s13", 0 0, L_0x1d15690;  1 drivers
v0x18df940_0 .net *"_s15", 0 0, L_0x1d15910;  1 drivers
v0x18dfa20_0 .net *"_s3", 0 0, L_0x1d14db0;  1 drivers
v0x18df180_0 .net *"_s5", 0 0, L_0x1d14f10;  1 drivers
v0x18df260_0 .net *"_s7", 0 0, L_0x1d15260;  1 drivers
v0x18de640_0 .net *"_s9", 0 0, L_0x1d15400;  1 drivers
v0x18de720_0 .net "a0", 0 0, L_0x1d146e0;  alias, 1 drivers
v0x18d71f0_0 .net "a1", 0 0, L_0x1d14850;  alias, 1 drivers
v0x18d5aa0_0 .net "a2", 0 0, L_0x7fc9b75cc600;  alias, 1 drivers
v0x18d5b60_0 .net "a3", 0 0, L_0x1d14ad0;  alias, 1 drivers
v0x18da640_0 .net "a4", 0 0, L_0x1d14a10;  alias, 1 drivers
v0x18da700_0 .net "addWire", 0 0, L_0x1d15000;  1 drivers
v0x18d9e80_0 .net "nandWire", 0 0, L_0x1d154f0;  1 drivers
v0x18d9f40_0 .net "norWire", 0 0, L_0x1d15780;  1 drivers
v0x18d9340_0 .net "ns0", 0 0, L_0x1d14be0;  1 drivers
v0x18d1e60_0 .net "ns1", 0 0, L_0x1d14d40;  1 drivers
v0x18d1f20_0 .net "ns2", 0 0, L_0x1d14ea0;  1 drivers
v0x18d07a0_0 .net "out", 0 0, L_0x1d15a00;  alias, 1 drivers
v0x18d0860_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x18d5340_0 .net "sltWire", 0 0, L_0x1d15300;  1 drivers
v0x18d5400_0 .net "xorWire", 0 0, L_0x1d151f0;  1 drivers
L_0x1d14c50 .part v0x1a6ace0_0, 0, 1;
L_0x1d14db0 .part v0x1a6ace0_0, 1, 1;
L_0x1d14f10 .part v0x1a6ace0_0, 2, 1;
L_0x1d15260 .part v0x1a6ace0_0, 0, 1;
L_0x1d15400 .part v0x1a6ace0_0, 1, 1;
L_0x1d15560 .part v0x1a6ace0_0, 1, 1;
L_0x1d15690 .part v0x1a6ace0_0, 0, 1;
L_0x1d15910 .part v0x1a6ace0_0, 2, 1;
S_0x18c61a0 .scope generate, "genALUs[11]" "genALUs[11]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x18ea090 .param/l "bit" 0 4 127, +C4<01011>;
S_0x18cad40 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x18c61a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d15cf0 .functor XOR 1, L_0x1d17950, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d163f0 .functor NOR 1, L_0x1d178b0, L_0x1d17950, C4<0>, C4<0>;
L_0x1d164f0 .functor XOR 1, L_0x1d178b0, L_0x1d17950, C4<0>, C4<0>;
L_0x1d165b0 .functor NAND 1, L_0x1d178b0, L_0x1d17950, C4<1>, C4<1>;
L_0x1d166b0 .functor XOR 1, v0x1a7d6b0_0, L_0x1d163f0, C4<0>, C4<0>;
L_0x1d16770 .functor XOR 1, v0x1a7d6b0_0, L_0x1d165b0, C4<0>, C4<0>;
v0x18b4e40_0 .net "a", 0 0, L_0x1d178b0;  1 drivers
v0x18b4f00_0 .net "addSubtract", 0 0, L_0x1d16380;  1 drivers
v0x18ad960_0 .net "b", 0 0, L_0x1d17950;  1 drivers
v0x18ada00_0 .net "bOut", 0 0, L_0x1d15cf0;  1 drivers
v0x18ac2a0_0 .net "carryin", 0 0, L_0x1d15f10;  1 drivers
v0x18ac340_0 .net "carryout", 0 0, L_0x1d16220;  1 drivers
v0x18b0e40_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x18b0ee0_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x18b0680_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x18b0720_0 .net "nandOut", 0 0, L_0x1d16770;  1 drivers
v0x18afb40_0 .net "nandgate", 0 0, L_0x1d165b0;  1 drivers
v0x18afbe0_0 .net "norOut", 0 0, L_0x1d166b0;  1 drivers
v0x18a8660_0 .net "norgate", 0 0, L_0x1d163f0;  1 drivers
v0x18a8700_0 .net "result", 0 0, L_0x1d17660;  1 drivers
L_0x7fc9b75cc648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18a6fa0_0 .net "slt", 0 0, L_0x7fc9b75cc648;  1 drivers
v0x18a7070_0 .net "xorgate", 0 0, L_0x1d164f0;  1 drivers
S_0x18c9a40 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x18cad40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d15d60 .functor AND 1, L_0x1d178b0, L_0x1d15cf0, C4<1>, C4<1>;
L_0x1d16060 .functor XOR 1, L_0x1d178b0, L_0x1d15cf0, C4<0>, C4<0>;
L_0x1d16160 .functor AND 1, L_0x1d16060, L_0x1d15f10, C4<1>, C4<1>;
L_0x1d16220 .functor OR 1, L_0x1d16160, L_0x1d15d60, C4<0>, C4<0>;
L_0x1d16380 .functor XOR 1, L_0x1d16060, L_0x1d15f10, C4<0>, C4<0>;
v0x18c25e0_0 .net "G", 0 0, L_0x1d15d60;  1 drivers
v0x18c0ea0_0 .net "P", 0 0, L_0x1d16060;  1 drivers
v0x18c0f60_0 .net "PandCin", 0 0, L_0x1d16160;  1 drivers
v0x18c5a40_0 .net "a", 0 0, L_0x1d178b0;  alias, 1 drivers
v0x18c5b00_0 .net "b", 0 0, L_0x1d15cf0;  alias, 1 drivers
v0x18c5280_0 .net "carryin", 0 0, L_0x1d15f10;  alias, 1 drivers
v0x18c5340_0 .net "carryout", 0 0, L_0x1d16220;  alias, 1 drivers
v0x18c4740_0 .net "sum", 0 0, L_0x1d16380;  alias, 1 drivers
S_0x18bd260 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x18cad40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d16880 .functor NOT 1, L_0x1d168f0, C4<0>, C4<0>, C4<0>;
L_0x1d169e0 .functor NOT 1, L_0x1d16a50, C4<0>, C4<0>, C4<0>;
L_0x1d16b40 .functor NOT 1, L_0x1d16bb0, C4<0>, C4<0>, C4<0>;
L_0x1d16ca0 .functor AND 1, L_0x1d16b40, L_0x1d169e0, L_0x1d16880, L_0x1d16380;
L_0x1d16e90 .functor AND 1, L_0x1d16b40, L_0x1d169e0, L_0x1d16f00, L_0x1d164f0;
L_0x1d16fa0 .functor AND 1, L_0x1d16b40, L_0x1d170a0, L_0x1d16880, L_0x7fc9b75cc648;
L_0x1d17190 .functor AND 1, L_0x1d16b40, L_0x1d17200, L_0x1d172f0, L_0x1d16770;
L_0x1d173e0 .functor AND 1, L_0x1d17570, L_0x1d169e0, L_0x1d16880, L_0x1d166b0;
L_0x1d17660/0/0 .functor OR 1, L_0x1d16ca0, L_0x1d16e90, L_0x1d16fa0, L_0x1d17190;
L_0x1d17660/0/4 .functor OR 1, L_0x1d173e0, C4<0>, C4<0>, C4<0>;
L_0x1d17660 .functor OR 1, L_0x1d17660/0/0, L_0x1d17660/0/4, C4<0>, C4<0>;
v0x18bbc50_0 .net *"_s1", 0 0, L_0x1d168f0;  1 drivers
v0x18c0740_0 .net *"_s11", 0 0, L_0x1d17200;  1 drivers
v0x18c0820_0 .net *"_s13", 0 0, L_0x1d172f0;  1 drivers
v0x18bff80_0 .net *"_s15", 0 0, L_0x1d17570;  1 drivers
v0x18c0060_0 .net *"_s3", 0 0, L_0x1d16a50;  1 drivers
v0x18bf440_0 .net *"_s5", 0 0, L_0x1d16bb0;  1 drivers
v0x18bf520_0 .net *"_s7", 0 0, L_0x1d16f00;  1 drivers
v0x18b7f60_0 .net *"_s9", 0 0, L_0x1d170a0;  1 drivers
v0x18b8020_0 .net "a0", 0 0, L_0x1d16380;  alias, 1 drivers
v0x18b6930_0 .net "a1", 0 0, L_0x1d164f0;  alias, 1 drivers
v0x18bb440_0 .net "a2", 0 0, L_0x7fc9b75cc648;  alias, 1 drivers
v0x18bb500_0 .net "a3", 0 0, L_0x1d16770;  alias, 1 drivers
v0x18bac80_0 .net "a4", 0 0, L_0x1d166b0;  alias, 1 drivers
v0x18bad40_0 .net "addWire", 0 0, L_0x1d16ca0;  1 drivers
v0x18ba140_0 .net "nandWire", 0 0, L_0x1d17190;  1 drivers
v0x18ba200_0 .net "norWire", 0 0, L_0x1d173e0;  1 drivers
v0x18b2c60_0 .net "ns0", 0 0, L_0x1d16880;  1 drivers
v0x18b15a0_0 .net "ns1", 0 0, L_0x1d169e0;  1 drivers
v0x18b1660_0 .net "ns2", 0 0, L_0x1d16b40;  1 drivers
v0x18b6140_0 .net "out", 0 0, L_0x1d17660;  alias, 1 drivers
v0x18b6200_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x18b5980_0 .net "sltWire", 0 0, L_0x1d16fa0;  1 drivers
v0x18b5a40_0 .net "xorWire", 0 0, L_0x1d16e90;  1 drivers
L_0x1d168f0 .part v0x1a6ace0_0, 0, 1;
L_0x1d16a50 .part v0x1a6ace0_0, 1, 1;
L_0x1d16bb0 .part v0x1a6ace0_0, 2, 1;
L_0x1d16f00 .part v0x1a6ace0_0, 0, 1;
L_0x1d170a0 .part v0x1a6ace0_0, 1, 1;
L_0x1d17200 .part v0x1a6ace0_0, 1, 1;
L_0x1d172f0 .part v0x1a6ace0_0, 0, 1;
L_0x1d17570 .part v0x1a6ace0_0, 2, 1;
S_0x18abb40 .scope generate, "genALUs[12]" "genALUs[12]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x18b4fa0 .param/l "bit" 0 4 127, +C4<01100>;
S_0x18ab380 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x18abb40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d17b90 .functor XOR 1, L_0x1d179f0, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d18000 .functor NOR 1, L_0x1d19550, L_0x1d179f0, C4<0>, C4<0>;
L_0x1d18150 .functor XOR 1, L_0x1d19550, L_0x1d179f0, C4<0>, C4<0>;
L_0x1d18210 .functor NAND 1, L_0x1d19550, L_0x1d179f0, C4<1>, C4<1>;
L_0x1d18310 .functor XOR 1, v0x1a7d6b0_0, L_0x1d18000, C4<0>, C4<0>;
L_0x1d183d0 .functor XOR 1, v0x1a7d6b0_0, L_0x1d18210, C4<0>, C4<0>;
v0x188e760_0 .net "a", 0 0, L_0x1d19550;  1 drivers
v0x188e820_0 .net "addSubtract", 0 0, L_0x1d17f90;  1 drivers
v0x188d0a0_0 .net "b", 0 0, L_0x1d179f0;  1 drivers
v0x188d140_0 .net "bOut", 0 0, L_0x1d17b90;  1 drivers
v0x1891c40_0 .net "carryin", 0 0, L_0x1d19710;  1 drivers
v0x1891ce0_0 .net "carryout", 0 0, L_0x1d17e30;  1 drivers
v0x1891480_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x1891520_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x1991d70_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1890940_0 .net "nandOut", 0 0, L_0x1d183d0;  1 drivers
v0x1890a10_0 .net "nandgate", 0 0, L_0x1d18210;  1 drivers
v0x1889460_0 .net "norOut", 0 0, L_0x1d18310;  1 drivers
v0x1889530_0 .net "norgate", 0 0, L_0x1d18000;  1 drivers
v0x1887da0_0 .net "result", 0 0, L_0x1d19300;  1 drivers
L_0x7fc9b75cc690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1887e70_0 .net "slt", 0 0, L_0x7fc9b75cc690;  1 drivers
v0x188c940_0 .net "xorgate", 0 0, L_0x1d18150;  1 drivers
S_0x18a3360 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x18ab380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d17c00 .functor AND 1, L_0x1d19550, L_0x1d17b90, C4<1>, C4<1>;
L_0x1d17c70 .functor XOR 1, L_0x1d19550, L_0x1d17b90, C4<0>, C4<0>;
L_0x1d17d70 .functor AND 1, L_0x1d17c70, L_0x1d19710, C4<1>, C4<1>;
L_0x1d17e30 .functor OR 1, L_0x1d17d70, L_0x1d17c00, C4<0>, C4<0>;
L_0x1d17f90 .functor XOR 1, L_0x1d17c70, L_0x1d19710, C4<0>, C4<0>;
v0x18a1d20_0 .net "G", 0 0, L_0x1d17c00;  1 drivers
v0x18a6840_0 .net "P", 0 0, L_0x1d17c70;  1 drivers
v0x18a6900_0 .net "PandCin", 0 0, L_0x1d17d70;  1 drivers
v0x18a6080_0 .net "a", 0 0, L_0x1d19550;  alias, 1 drivers
v0x18a6140_0 .net "b", 0 0, L_0x1d17b90;  alias, 1 drivers
v0x18a5540_0 .net "carryin", 0 0, L_0x1d19710;  alias, 1 drivers
v0x18a5600_0 .net "carryout", 0 0, L_0x1d17e30;  alias, 1 drivers
v0x189e060_0 .net "sum", 0 0, L_0x1d17f90;  alias, 1 drivers
S_0x189c9a0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x18ab380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d184e0 .functor NOT 1, L_0x1d18550, C4<0>, C4<0>, C4<0>;
L_0x1d18640 .functor NOT 1, L_0x1d186b0, C4<0>, C4<0>, C4<0>;
L_0x1d187a0 .functor NOT 1, L_0x1d18810, C4<0>, C4<0>, C4<0>;
L_0x1d18900 .functor AND 1, L_0x1d187a0, L_0x1d18640, L_0x1d184e0, L_0x1d17f90;
L_0x1d18af0 .functor AND 1, L_0x1d187a0, L_0x1d18640, L_0x1d18b60, L_0x1d18150;
L_0x1d18c00 .functor AND 1, L_0x1d187a0, L_0x1d18d00, L_0x1d184e0, L_0x7fc9b75cc690;
L_0x1d18df0 .functor AND 1, L_0x1d187a0, L_0x1d18e60, L_0x1d18f90, L_0x1d183d0;
L_0x1d19080 .functor AND 1, L_0x1d19210, L_0x1d18640, L_0x1d184e0, L_0x1d18310;
L_0x1d19300/0/0 .functor OR 1, L_0x1d18900, L_0x1d18af0, L_0x1d18c00, L_0x1d18df0;
L_0x1d19300/0/4 .functor OR 1, L_0x1d19080, C4<0>, C4<0>, C4<0>;
L_0x1d19300 .functor OR 1, L_0x1d19300/0/0, L_0x1d19300/0/4, C4<0>, C4<0>;
v0x18a15f0_0 .net *"_s1", 0 0, L_0x1d18550;  1 drivers
v0x18a0d80_0 .net *"_s11", 0 0, L_0x1d18e60;  1 drivers
v0x18a0e60_0 .net *"_s13", 0 0, L_0x1d18f90;  1 drivers
v0x18a0240_0 .net *"_s15", 0 0, L_0x1d19210;  1 drivers
v0x18a0320_0 .net *"_s3", 0 0, L_0x1d186b0;  1 drivers
v0x1898d60_0 .net *"_s5", 0 0, L_0x1d18810;  1 drivers
v0x1898e40_0 .net *"_s7", 0 0, L_0x1d18b60;  1 drivers
v0x18976a0_0 .net *"_s9", 0 0, L_0x1d18d00;  1 drivers
v0x1897760_0 .net "a0", 0 0, L_0x1d17f90;  alias, 1 drivers
v0x189c2d0_0 .net "a1", 0 0, L_0x1d18150;  alias, 1 drivers
v0x189ba80_0 .net "a2", 0 0, L_0x7fc9b75cc690;  alias, 1 drivers
v0x189bb40_0 .net "a3", 0 0, L_0x1d183d0;  alias, 1 drivers
v0x189af40_0 .net "a4", 0 0, L_0x1d18310;  alias, 1 drivers
v0x189b000_0 .net "addWire", 0 0, L_0x1d18900;  1 drivers
v0x1893a60_0 .net "nandWire", 0 0, L_0x1d18df0;  1 drivers
v0x1893b20_0 .net "norWire", 0 0, L_0x1d19080;  1 drivers
v0x18923a0_0 .net "ns0", 0 0, L_0x1d184e0;  1 drivers
v0x1896f40_0 .net "ns1", 0 0, L_0x1d18640;  1 drivers
v0x1897000_0 .net "ns2", 0 0, L_0x1d187a0;  1 drivers
v0x1896780_0 .net "out", 0 0, L_0x1d19300;  alias, 1 drivers
v0x1896840_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1895c40_0 .net "sltWire", 0 0, L_0x1d18c00;  1 drivers
v0x1895d00_0 .net "xorWire", 0 0, L_0x1d18af0;  1 drivers
L_0x1d18550 .part v0x1a6ace0_0, 0, 1;
L_0x1d186b0 .part v0x1a6ace0_0, 1, 1;
L_0x1d18810 .part v0x1a6ace0_0, 2, 1;
L_0x1d18b60 .part v0x1a6ace0_0, 0, 1;
L_0x1d18d00 .part v0x1a6ace0_0, 1, 1;
L_0x1d18e60 .part v0x1a6ace0_0, 1, 1;
L_0x1d18f90 .part v0x1a6ace0_0, 0, 1;
L_0x1d19210 .part v0x1a6ace0_0, 2, 1;
S_0x188c180 .scope generate, "genALUs[13]" "genALUs[13]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x188e8c0 .param/l "bit" 0 4 127, +C4<01101>;
S_0x188b640 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x188c180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d17a90 .functor XOR 1, L_0x1d1b070, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d19cb0 .functor NOR 1, L_0x1d1afd0, L_0x1d1b070, C4<0>, C4<0>;
L_0x1d19db0 .functor XOR 1, L_0x1d1afd0, L_0x1d1b070, C4<0>, C4<0>;
L_0x1d19e70 .functor NAND 1, L_0x1d1afd0, L_0x1d1b070, C4<1>, C4<1>;
L_0x1d19f70 .functor XOR 1, v0x1a7d6b0_0, L_0x1d19cb0, C4<0>, C4<0>;
L_0x18a87a0 .functor XOR 1, v0x1a7d6b0_0, L_0x1d19e70, C4<0>, C4<0>;
v0x186dea0_0 .net "a", 0 0, L_0x1d1afd0;  1 drivers
v0x186df60_0 .net "addSubtract", 0 0, L_0x1d19c40;  1 drivers
v0x1872a40_0 .net "b", 0 0, L_0x1d1b070;  1 drivers
v0x1872ae0_0 .net "bOut", 0 0, L_0x1d17a90;  1 drivers
v0x1872280_0 .net "carryin", 0 0, L_0x1d19840;  1 drivers
v0x1872320_0 .net "carryout", 0 0, L_0x1d19ae0;  1 drivers
v0x1871740_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x18717e0_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x186a260_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x186a300_0 .net "nandOut", 0 0, L_0x18a87a0;  1 drivers
v0x1868ba0_0 .net "nandgate", 0 0, L_0x1d19e70;  1 drivers
v0x1868c40_0 .net "norOut", 0 0, L_0x1d19f70;  1 drivers
v0x186d740_0 .net "norgate", 0 0, L_0x1d19cb0;  1 drivers
v0x186d7e0_0 .net "result", 0 0, L_0x1d1ad80;  1 drivers
L_0x7fc9b75cc6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x186cf80_0 .net "slt", 0 0, L_0x7fc9b75cc6d8;  1 drivers
v0x186d050_0 .net "xorgate", 0 0, L_0x1d19db0;  1 drivers
S_0x1882aa0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x188b640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d195f0 .functor AND 1, L_0x1d1afd0, L_0x1d17a90, C4<1>, C4<1>;
L_0x1d19970 .functor XOR 1, L_0x1d1afd0, L_0x1d17a90, C4<0>, C4<0>;
L_0x1d19a70 .functor AND 1, L_0x1d19970, L_0x1d19840, C4<1>, C4<1>;
L_0x1d19ae0 .functor OR 1, L_0x1d19a70, L_0x1d195f0, C4<0>, C4<0>;
L_0x1d19c40 .functor XOR 1, L_0x1d19970, L_0x1d19840, C4<0>, C4<0>;
v0x1887640_0 .net "G", 0 0, L_0x1d195f0;  1 drivers
v0x1887720_0 .net "P", 0 0, L_0x1d19970;  1 drivers
v0x1886e80_0 .net "PandCin", 0 0, L_0x1d19a70;  1 drivers
v0x1886f40_0 .net "a", 0 0, L_0x1d1afd0;  alias, 1 drivers
v0x1886340_0 .net "b", 0 0, L_0x1d17a90;  alias, 1 drivers
v0x1886400_0 .net "carryin", 0 0, L_0x1d19840;  alias, 1 drivers
v0x187ee60_0 .net "carryout", 0 0, L_0x1d19ae0;  alias, 1 drivers
v0x187ef20_0 .net "sum", 0 0, L_0x1d19c40;  alias, 1 drivers
S_0x187d7a0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x188b640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x18adaa0 .functor NOT 1, L_0x1d19fe0, C4<0>, C4<0>, C4<0>;
L_0x1d1a080 .functor NOT 1, L_0x1d1a0f0, C4<0>, C4<0>, C4<0>;
L_0x1d1a1e0 .functor NOT 1, L_0x1d1a250, C4<0>, C4<0>, C4<0>;
L_0x1d1a340 .functor AND 1, L_0x1d1a1e0, L_0x1d1a080, L_0x18adaa0, L_0x1d19c40;
L_0x1d1a530 .functor AND 1, L_0x1d1a1e0, L_0x1d1a080, L_0x1d1a5a0, L_0x1d19db0;
L_0x1d1a640 .functor AND 1, L_0x1d1a1e0, L_0x1d1a780, L_0x18adaa0, L_0x7fc9b75cc6d8;
L_0x1d1a870 .functor AND 1, L_0x1d1a1e0, L_0x1d1a8e0, L_0x1d1aa10, L_0x18a87a0;
L_0x1d1ab00 .functor AND 1, L_0x1d1ac90, L_0x1d1a080, L_0x18adaa0, L_0x1d19f70;
L_0x1d1ad80/0/0 .functor OR 1, L_0x1d1a340, L_0x1d1a530, L_0x1d1a640, L_0x1d1a870;
L_0x1d1ad80/0/4 .functor OR 1, L_0x1d1ab00, C4<0>, C4<0>, C4<0>;
L_0x1d1ad80 .functor OR 1, L_0x1d1ad80/0/0, L_0x1d1ad80/0/4, C4<0>, C4<0>;
v0x1881b80_0 .net *"_s1", 0 0, L_0x1d19fe0;  1 drivers
v0x1881c60_0 .net *"_s11", 0 0, L_0x1d1a8e0;  1 drivers
v0x1881040_0 .net *"_s13", 0 0, L_0x1d1aa10;  1 drivers
v0x1881120_0 .net *"_s15", 0 0, L_0x1d1ac90;  1 drivers
v0x1879b60_0 .net *"_s3", 0 0, L_0x1d1a0f0;  1 drivers
v0x18784a0_0 .net *"_s5", 0 0, L_0x1d1a250;  1 drivers
v0x1878580_0 .net *"_s7", 0 0, L_0x1d1a5a0;  1 drivers
v0x187d040_0 .net *"_s9", 0 0, L_0x1d1a780;  1 drivers
v0x187d100_0 .net "a0", 0 0, L_0x1d19c40;  alias, 1 drivers
v0x187c880_0 .net "a1", 0 0, L_0x1d19db0;  alias, 1 drivers
v0x187c920_0 .net "a2", 0 0, L_0x7fc9b75cc6d8;  alias, 1 drivers
v0x187bd40_0 .net "a3", 0 0, L_0x18a87a0;  alias, 1 drivers
v0x187be00_0 .net "a4", 0 0, L_0x1d19f70;  alias, 1 drivers
v0x1874860_0 .net "addWire", 0 0, L_0x1d1a340;  1 drivers
v0x1874920_0 .net "nandWire", 0 0, L_0x1d1a870;  1 drivers
v0x18731a0_0 .net "norWire", 0 0, L_0x1d1ab00;  1 drivers
v0x1873260_0 .net "ns0", 0 0, L_0x18adaa0;  1 drivers
v0x1877e50_0 .net "ns1", 0 0, L_0x1d1a080;  1 drivers
v0x1877580_0 .net "ns2", 0 0, L_0x1d1a1e0;  1 drivers
v0x1877640_0 .net "out", 0 0, L_0x1d1ad80;  alias, 1 drivers
v0x1876a40_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1876b00_0 .net "sltWire", 0 0, L_0x1d1a640;  1 drivers
v0x186f560_0 .net "xorWire", 0 0, L_0x1d1a530;  1 drivers
L_0x1d19fe0 .part v0x1a6ace0_0, 0, 1;
L_0x1d1a0f0 .part v0x1a6ace0_0, 1, 1;
L_0x1d1a250 .part v0x1a6ace0_0, 2, 1;
L_0x1d1a5a0 .part v0x1a6ace0_0, 0, 1;
L_0x1d1a780 .part v0x1a6ace0_0, 1, 1;
L_0x1d1a8e0 .part v0x1a6ace0_0, 1, 1;
L_0x1d1aa10 .part v0x1a6ace0_0, 0, 1;
L_0x1d1ac90 .part v0x1a6ace0_0, 2, 1;
S_0x186c440 .scope generate, "genALUs[14]" "genALUs[14]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x187c9e0 .param/l "bit" 0 4 127, +C4<01110>;
S_0x18638a0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x186c440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d1b250 .functor XOR 1, L_0x1d0e250, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d1b760 .functor NOR 1, L_0x1d1cc60, L_0x1d0e250, C4<0>, C4<0>;
L_0x1d1b860 .functor XOR 1, L_0x1d1cc60, L_0x1d0e250, C4<0>, C4<0>;
L_0x1d1b920 .functor NAND 1, L_0x1d1cc60, L_0x1d0e250, C4<1>, C4<1>;
L_0x1d1ba20 .functor XOR 1, v0x1a7d6b0_0, L_0x1d1b760, C4<0>, C4<0>;
L_0x1d1bae0 .functor XOR 1, v0x1a7d6b0_0, L_0x1d1b920, C4<0>, C4<0>;
v0x18f5230_0 .net "a", 0 0, L_0x1d1cc60;  1 drivers
v0x18f52f0_0 .net "addSubtract", 0 0, L_0x1d1b6f0;  1 drivers
v0x18f9fb0_0 .net "b", 0 0, L_0x1d0e250;  1 drivers
v0x18fa050_0 .net "bOut", 0 0, L_0x1d1b250;  1 drivers
v0x18f97f0_0 .net "carryin", 0 0, L_0x1d0e400;  1 drivers
v0x18f9890_0 .net "carryout", 0 0, L_0x1d1b590;  1 drivers
v0x18f8cb0_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x18f8d50_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x194ad30_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x18f17d0_0 .net "nandOut", 0 0, L_0x1d1bae0;  1 drivers
v0x18f1870_0 .net "nandgate", 0 0, L_0x1d1b920;  1 drivers
v0x18f0110_0 .net "norOut", 0 0, L_0x1d1ba20;  1 drivers
v0x18f01e0_0 .net "norgate", 0 0, L_0x1d1b760;  1 drivers
v0x18f4cb0_0 .net "result", 0 0, L_0x1d1ca10;  1 drivers
L_0x7fc9b75cc720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18f4d80_0 .net "slt", 0 0, L_0x7fc9b75cc720;  1 drivers
v0x18f44f0_0 .net "xorgate", 0 0, L_0x1d1b860;  1 drivers
S_0x1867c80 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x18638a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d1b310 .functor AND 1, L_0x1d1cc60, L_0x1d1b250, C4<1>, C4<1>;
L_0x1d1b3d0 .functor XOR 1, L_0x1d1cc60, L_0x1d1b250, C4<0>, C4<0>;
L_0x1d1b4d0 .functor AND 1, L_0x1d1b3d0, L_0x1d0e400, C4<1>, C4<1>;
L_0x1d1b590 .functor OR 1, L_0x1d1b4d0, L_0x1d1b310, C4<0>, C4<0>;
L_0x1d1b6f0 .functor XOR 1, L_0x1d1b3d0, L_0x1d0e400, C4<0>, C4<0>;
v0x1865070_0 .net "G", 0 0, L_0x1d1b310;  1 drivers
v0x1868520_0 .net "P", 0 0, L_0x1d1b3d0;  1 drivers
v0x1867140_0 .net "PandCin", 0 0, L_0x1d1b4d0;  1 drivers
v0x1867200_0 .net "a", 0 0, L_0x1d1cc60;  alias, 1 drivers
v0x185fc60_0 .net "b", 0 0, L_0x1d1b250;  alias, 1 drivers
v0x185fd70_0 .net "carryin", 0 0, L_0x1d0e400;  alias, 1 drivers
v0x185e5a0_0 .net "carryout", 0 0, L_0x1d1b590;  alias, 1 drivers
v0x185e660_0 .net "sum", 0 0, L_0x1d1b6f0;  alias, 1 drivers
S_0x1863140 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x18638a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d1bbf0 .functor NOT 1, L_0x1d1bc60, C4<0>, C4<0>, C4<0>;
L_0x1d1bd50 .functor NOT 1, L_0x1d1bdc0, C4<0>, C4<0>, C4<0>;
L_0x1d1beb0 .functor NOT 1, L_0x1d1bf20, C4<0>, C4<0>, C4<0>;
L_0x1d1c010 .functor AND 1, L_0x1d1beb0, L_0x1d1bd50, L_0x1d1bbf0, L_0x1d1b6f0;
L_0x1d1c200 .functor AND 1, L_0x1d1beb0, L_0x1d1bd50, L_0x1d1c270, L_0x1d1b860;
L_0x1d1c310 .functor AND 1, L_0x1d1beb0, L_0x1d1c410, L_0x1d1bbf0, L_0x7fc9b75cc720;
L_0x1d1c500 .functor AND 1, L_0x1d1beb0, L_0x1d1c570, L_0x1d1c6a0, L_0x1d1bae0;
L_0x1d1c790 .functor AND 1, L_0x1d1c920, L_0x1d1bd50, L_0x1d1bbf0, L_0x1d1ba20;
L_0x1d1ca10/0/0 .functor OR 1, L_0x1d1c010, L_0x1d1c200, L_0x1d1c310, L_0x1d1c500;
L_0x1d1ca10/0/4 .functor OR 1, L_0x1d1c790, C4<0>, C4<0>, C4<0>;
L_0x1d1ca10 .functor OR 1, L_0x1d1ca10/0/0, L_0x1d1ca10/0/4, C4<0>, C4<0>;
v0x1862a30_0 .net *"_s1", 0 0, L_0x1d1bc60;  1 drivers
v0x1861e40_0 .net *"_s11", 0 0, L_0x1d1c570;  1 drivers
v0x1861f20_0 .net *"_s13", 0 0, L_0x1d1c6a0;  1 drivers
v0x185a960_0 .net *"_s15", 0 0, L_0x1d1c920;  1 drivers
v0x185aa40_0 .net *"_s3", 0 0, L_0x1d1bdc0;  1 drivers
v0x18592a0_0 .net *"_s5", 0 0, L_0x1d1bf20;  1 drivers
v0x1859380_0 .net *"_s7", 0 0, L_0x1d1c270;  1 drivers
v0x185de40_0 .net *"_s9", 0 0, L_0x1d1c410;  1 drivers
v0x185df00_0 .net "a0", 0 0, L_0x1d1b6f0;  alias, 1 drivers
v0x185d680_0 .net "a1", 0 0, L_0x1d1b860;  alias, 1 drivers
v0x185d720_0 .net "a2", 0 0, L_0x7fc9b75cc720;  alias, 1 drivers
v0x185cb40_0 .net "a3", 0 0, L_0x1d1bae0;  alias, 1 drivers
v0x185cc00_0 .net "a4", 0 0, L_0x1d1ba20;  alias, 1 drivers
v0x1855660_0 .net "addWire", 0 0, L_0x1d1c010;  1 drivers
v0x1855720_0 .net "nandWire", 0 0, L_0x1d1c500;  1 drivers
v0x1853fa0_0 .net "norWire", 0 0, L_0x1d1c790;  1 drivers
v0x1854060_0 .net "ns0", 0 0, L_0x1d1bbf0;  1 drivers
v0x1858c50_0 .net "ns1", 0 0, L_0x1d1bd50;  1 drivers
v0x1858380_0 .net "ns2", 0 0, L_0x1d1beb0;  1 drivers
v0x1858440_0 .net "out", 0 0, L_0x1d1ca10;  alias, 1 drivers
v0x1857840_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1857900_0 .net "sltWire", 0 0, L_0x1d1c310;  1 drivers
v0x18f68f0_0 .net "xorWire", 0 0, L_0x1d1c200;  1 drivers
L_0x1d1bc60 .part v0x1a6ace0_0, 0, 1;
L_0x1d1bdc0 .part v0x1a6ace0_0, 1, 1;
L_0x1d1bf20 .part v0x1a6ace0_0, 2, 1;
L_0x1d1c270 .part v0x1a6ace0_0, 0, 1;
L_0x1d1c410 .part v0x1a6ace0_0, 1, 1;
L_0x1d1c570 .part v0x1a6ace0_0, 1, 1;
L_0x1d1c6a0 .part v0x1a6ace0_0, 0, 1;
L_0x1d1c920 .part v0x1a6ace0_0, 2, 1;
S_0x18f39b0 .scope generate, "genALUs[15]" "genALUs[15]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x1854100 .param/l "bit" 0 4 127, +C4<01111>;
S_0x182f5c0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x18f39b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d0e2f0 .functor XOR 1, L_0x1d1eb70, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d1d5c0 .functor NOR 1, L_0x1d1ead0, L_0x1d1eb70, C4<0>, C4<0>;
L_0x1d1d6c0 .functor XOR 1, L_0x1d1ead0, L_0x1d1eb70, C4<0>, C4<0>;
L_0x1d1d780 .functor NAND 1, L_0x1d1ead0, L_0x1d1eb70, C4<1>, C4<1>;
L_0x1d1d880 .functor XOR 1, v0x1a7d6b0_0, L_0x1d1d5c0, C4<0>, C4<0>;
L_0x1d1d940 .functor XOR 1, v0x1a7d6b0_0, L_0x1d1d780, C4<0>, C4<0>;
v0x1819300_0 .net "a", 0 0, L_0x1d1ead0;  1 drivers
v0x18193a0_0 .net "addSubtract", 0 0, L_0x1d1d550;  1 drivers
v0x181dea0_0 .net "b", 0 0, L_0x1d1eb70;  1 drivers
v0x181df40_0 .net "bOut", 0 0, L_0x1d0e2f0;  1 drivers
v0x181d6e0_0 .net "carryin", 0 0, L_0x1d1d270;  1 drivers
v0x181d7d0_0 .net "carryout", 0 0, L_0x1d1d440;  1 drivers
v0x181cba0_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x181cc40_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x18156c0_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1815760_0 .net "nandOut", 0 0, L_0x1d1d940;  1 drivers
v0x1814000_0 .net "nandgate", 0 0, L_0x1d1d780;  1 drivers
v0x18140a0_0 .net "norOut", 0 0, L_0x1d1d880;  1 drivers
v0x1818ba0_0 .net "norgate", 0 0, L_0x1d1d5c0;  1 drivers
v0x1818c40_0 .net "result", 0 0, L_0x1d1e880;  1 drivers
L_0x7fc9b75cc768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18183e0_0 .net "slt", 0 0, L_0x7fc9b75cc768;  1 drivers
v0x18184b0_0 .net "xorgate", 0 0, L_0x1d1d6c0;  1 drivers
S_0x1832aa0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x182f5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d0e4a0 .functor AND 1, L_0x1d1ead0, L_0x1d0e2f0, C4<1>, C4<1>;
L_0x1d1cf10 .functor XOR 1, L_0x1d1ead0, L_0x1d0e2f0, C4<0>, C4<0>;
L_0x1d1d3d0 .functor AND 1, L_0x1d1cf10, L_0x1d1d270, C4<1>, C4<1>;
L_0x1d1d440 .functor OR 1, L_0x1d1d3d0, L_0x1d0e4a0, C4<0>, C4<0>;
L_0x1d1d550 .functor XOR 1, L_0x1d1cf10, L_0x1d1d270, C4<0>, C4<0>;
v0x18322e0_0 .net "G", 0 0, L_0x1d0e4a0;  1 drivers
v0x18323c0_0 .net "P", 0 0, L_0x1d1cf10;  1 drivers
v0x18317a0_0 .net "PandCin", 0 0, L_0x1d1d3d0;  1 drivers
v0x1831860_0 .net "a", 0 0, L_0x1d1ead0;  alias, 1 drivers
v0x182a2c0_0 .net "b", 0 0, L_0x1d0e2f0;  alias, 1 drivers
v0x182a380_0 .net "carryin", 0 0, L_0x1d1d270;  alias, 1 drivers
v0x1828c00_0 .net "carryout", 0 0, L_0x1d1d440;  alias, 1 drivers
v0x1828cc0_0 .net "sum", 0 0, L_0x1d1d550;  alias, 1 drivers
S_0x182d7a0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x182f5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d1da50 .functor NOT 1, L_0x1d1dac0, C4<0>, C4<0>, C4<0>;
L_0x1d1dbb0 .functor NOT 1, L_0x1d1dc20, C4<0>, C4<0>, C4<0>;
L_0x1d1dd10 .functor NOT 1, L_0x1d1dd80, C4<0>, C4<0>, C4<0>;
L_0x1d1de70 .functor AND 1, L_0x1d1dd10, L_0x1d1dbb0, L_0x1d1da50, L_0x1d1d550;
L_0x1d1e060 .functor AND 1, L_0x1d1dd10, L_0x1d1dbb0, L_0x1d1e0d0, L_0x1d1d6c0;
L_0x1d1e1c0 .functor AND 1, L_0x1d1dd10, L_0x1d1e2c0, L_0x1d1da50, L_0x7fc9b75cc768;
L_0x1d1e3b0 .functor AND 1, L_0x1d1dd10, L_0x1d1e420, L_0x1d1e510, L_0x1d1d940;
L_0x1d1e600 .functor AND 1, L_0x1d1e790, L_0x1d1dbb0, L_0x1d1da50, L_0x1d1d880;
L_0x1d1e880/0/0 .functor OR 1, L_0x1d1de70, L_0x1d1e060, L_0x1d1e1c0, L_0x1d1e3b0;
L_0x1d1e880/0/4 .functor OR 1, L_0x1d1e600, C4<0>, C4<0>, C4<0>;
L_0x1d1e880 .functor OR 1, L_0x1d1e880/0/0, L_0x1d1e880/0/4, C4<0>, C4<0>;
v0x182d090_0 .net *"_s1", 0 0, L_0x1d1dac0;  1 drivers
v0x182c4a0_0 .net *"_s11", 0 0, L_0x1d1e420;  1 drivers
v0x182c580_0 .net *"_s13", 0 0, L_0x1d1e510;  1 drivers
v0x1824fc0_0 .net *"_s15", 0 0, L_0x1d1e790;  1 drivers
v0x18250a0_0 .net *"_s3", 0 0, L_0x1d1dc20;  1 drivers
v0x1823900_0 .net *"_s5", 0 0, L_0x1d1dd80;  1 drivers
v0x18239c0_0 .net *"_s7", 0 0, L_0x1d1e0d0;  1 drivers
v0x18284a0_0 .net *"_s9", 0 0, L_0x1d1e2c0;  1 drivers
v0x1828580_0 .net "a0", 0 0, L_0x1d1d550;  alias, 1 drivers
v0x1827d70_0 .net "a1", 0 0, L_0x1d1d6c0;  alias, 1 drivers
v0x18271a0_0 .net "a2", 0 0, L_0x7fc9b75cc768;  alias, 1 drivers
v0x1827260_0 .net "a3", 0 0, L_0x1d1d940;  alias, 1 drivers
v0x181fcc0_0 .net "a4", 0 0, L_0x1d1d880;  alias, 1 drivers
v0x181fd80_0 .net "addWire", 0 0, L_0x1d1de70;  1 drivers
v0x181e600_0 .net "nandWire", 0 0, L_0x1d1e3b0;  1 drivers
v0x181e6c0_0 .net "norWire", 0 0, L_0x1d1e600;  1 drivers
v0x18231a0_0 .net "ns0", 0 0, L_0x1d1da50;  1 drivers
v0x18229e0_0 .net "ns1", 0 0, L_0x1d1dbb0;  1 drivers
v0x1822aa0_0 .net "ns2", 0 0, L_0x1d1dd10;  1 drivers
v0x1821ea0_0 .net "out", 0 0, L_0x1d1e880;  alias, 1 drivers
v0x1821f60_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x181a9c0_0 .net "sltWire", 0 0, L_0x1d1e1c0;  1 drivers
v0x181aa80_0 .net "xorWire", 0 0, L_0x1d1e060;  1 drivers
L_0x1d1dac0 .part v0x1a6ace0_0, 0, 1;
L_0x1d1dc20 .part v0x1a6ace0_0, 1, 1;
L_0x1d1dd80 .part v0x1a6ace0_0, 2, 1;
L_0x1d1e0d0 .part v0x1a6ace0_0, 0, 1;
L_0x1d1e2c0 .part v0x1a6ace0_0, 1, 1;
L_0x1d1e420 .part v0x1a6ace0_0, 1, 1;
L_0x1d1e510 .part v0x1a6ace0_0, 0, 1;
L_0x1d1e790 .part v0x1a6ace0_0, 2, 1;
S_0x18178a0 .scope generate, "genALUs[16]" "genALUs[16]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x18f9930 .param/l "bit" 0 4 127, +C4<010000>;
S_0x18103c0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x18178a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d1ed80 .functor XOR 1, L_0x1d1ec10, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d1f240 .functor NOR 1, L_0x1d20ae0, L_0x1d1ec10, C4<0>, C4<0>;
L_0x1d1f340 .functor XOR 1, L_0x1d20ae0, L_0x1d1ec10, C4<0>, C4<0>;
L_0x1d1f400 .functor NAND 1, L_0x1d20ae0, L_0x1d1ec10, C4<1>, C4<1>;
L_0x1d1f500 .functor XOR 1, v0x1a7d6b0_0, L_0x1d1f240, C4<0>, C4<0>;
L_0x16fec10 .functor XOR 1, v0x1a7d6b0_0, L_0x1d1f400, C4<0>, C4<0>;
v0x17fa100_0 .net "a", 0 0, L_0x1d20ae0;  1 drivers
v0x17fa1c0_0 .net "addSubtract", 0 0, L_0x1d1f1d0;  1 drivers
v0x17feca0_0 .net "b", 0 0, L_0x1d1ec10;  1 drivers
v0x17fed40_0 .net "bOut", 0 0, L_0x1d1ed80;  1 drivers
v0x17fe4e0_0 .net "carryin", 0 0, L_0x1d1ecb0;  1 drivers
v0x17fe580_0 .net "carryout", 0 0, L_0x1d1f070;  1 drivers
v0x17fd9a0_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x17fda40_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x17f64c0_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x17f6560_0 .net "nandOut", 0 0, L_0x16fec10;  1 drivers
v0x17f4e00_0 .net "nandgate", 0 0, L_0x1d1f400;  1 drivers
v0x17f4ea0_0 .net "norOut", 0 0, L_0x1d1f500;  1 drivers
v0x17f99a0_0 .net "norgate", 0 0, L_0x1d1f240;  1 drivers
v0x17f9a40_0 .net "result", 0 0, L_0x1d20890;  1 drivers
L_0x7fc9b75cc7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17f91e0_0 .net "slt", 0 0, L_0x7fc9b75cc7b0;  1 drivers
v0x17f92b0_0 .net "xorgate", 0 0, L_0x1d1f340;  1 drivers
S_0x18138a0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x18103c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d1edf0 .functor AND 1, L_0x1d20ae0, L_0x1d1ed80, C4<1>, C4<1>;
L_0x1d1eeb0 .functor XOR 1, L_0x1d20ae0, L_0x1d1ed80, C4<0>, C4<0>;
L_0x1d1efb0 .functor AND 1, L_0x1d1eeb0, L_0x1d1ecb0, C4<1>, C4<1>;
L_0x1d1f070 .functor OR 1, L_0x1d1efb0, L_0x1d1edf0, C4<0>, C4<0>;
L_0x1d1f1d0 .functor XOR 1, L_0x1d1eeb0, L_0x1d1ecb0, C4<0>, C4<0>;
v0x180ede0_0 .net "G", 0 0, L_0x1d1edf0;  1 drivers
v0x18130e0_0 .net "P", 0 0, L_0x1d1eeb0;  1 drivers
v0x18131a0_0 .net "PandCin", 0 0, L_0x1d1efb0;  1 drivers
v0x18125a0_0 .net "a", 0 0, L_0x1d20ae0;  alias, 1 drivers
v0x1812660_0 .net "b", 0 0, L_0x1d1ed80;  alias, 1 drivers
v0x180b0c0_0 .net "carryin", 0 0, L_0x1d1ecb0;  alias, 1 drivers
v0x180b180_0 .net "carryout", 0 0, L_0x1d1f070;  alias, 1 drivers
v0x1809a00_0 .net "sum", 0 0, L_0x1d1f1d0;  alias, 1 drivers
S_0x180e5a0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x18103c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x16fed20 .functor NOT 1, L_0x16fed90, C4<0>, C4<0>, C4<0>;
L_0x16fee80 .functor NOT 1, L_0x16feef0, C4<0>, C4<0>, C4<0>;
L_0x1d1fd80 .functor NOT 1, L_0x1d1fdf0, C4<0>, C4<0>, C4<0>;
L_0x1d1fe90 .functor AND 1, L_0x1d1fd80, L_0x16fee80, L_0x16fed20, L_0x1d1f1d0;
L_0x1d20030 .functor AND 1, L_0x1d1fd80, L_0x16fee80, L_0x1d200a0, L_0x1d1f340;
L_0x1d20140 .functor AND 1, L_0x1d1fd80, L_0x1d20290, L_0x16fed20, L_0x7fc9b75cc7b0;
L_0x1d20380 .functor AND 1, L_0x1d1fd80, L_0x1d203f0, L_0x1d20520, L_0x16fec10;
L_0x1d20610 .functor AND 1, L_0x1d207a0, L_0x16fee80, L_0x16fed20, L_0x1d1f500;
L_0x1d20890/0/0 .functor OR 1, L_0x1d1fe90, L_0x1d20030, L_0x1d20140, L_0x1d20380;
L_0x1d20890/0/4 .functor OR 1, L_0x1d20610, C4<0>, C4<0>, C4<0>;
L_0x1d20890 .functor OR 1, L_0x1d20890/0/0, L_0x1d20890/0/4, C4<0>, C4<0>;
v0x180de90_0 .net *"_s1", 0 0, L_0x16fed90;  1 drivers
v0x180d2a0_0 .net *"_s11", 0 0, L_0x1d203f0;  1 drivers
v0x180d380_0 .net *"_s13", 0 0, L_0x1d20520;  1 drivers
v0x1805dc0_0 .net *"_s15", 0 0, L_0x1d207a0;  1 drivers
v0x1805ea0_0 .net *"_s3", 0 0, L_0x16feef0;  1 drivers
v0x1804700_0 .net *"_s5", 0 0, L_0x1d1fdf0;  1 drivers
v0x18047e0_0 .net *"_s7", 0 0, L_0x1d200a0;  1 drivers
v0x18092a0_0 .net *"_s9", 0 0, L_0x1d20290;  1 drivers
v0x1809380_0 .net "a0", 0 0, L_0x1d1f1d0;  alias, 1 drivers
v0x1808b70_0 .net "a1", 0 0, L_0x1d1f340;  alias, 1 drivers
v0x1807fa0_0 .net "a2", 0 0, L_0x7fc9b75cc7b0;  alias, 1 drivers
v0x1808060_0 .net "a3", 0 0, L_0x16fec10;  alias, 1 drivers
v0x1800ac0_0 .net "a4", 0 0, L_0x1d1f500;  alias, 1 drivers
v0x1800b80_0 .net "addWire", 0 0, L_0x1d1fe90;  1 drivers
v0x17ff400_0 .net "nandWire", 0 0, L_0x1d20380;  1 drivers
v0x17ff4c0_0 .net "norWire", 0 0, L_0x1d20610;  1 drivers
v0x1803fa0_0 .net "ns0", 0 0, L_0x16fed20;  1 drivers
v0x18037e0_0 .net "ns1", 0 0, L_0x16fee80;  1 drivers
v0x18038a0_0 .net "ns2", 0 0, L_0x1d1fd80;  1 drivers
v0x1802ca0_0 .net "out", 0 0, L_0x1d20890;  alias, 1 drivers
v0x1802d60_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x17fb7c0_0 .net "sltWire", 0 0, L_0x1d20140;  1 drivers
v0x17fb880_0 .net "xorWire", 0 0, L_0x1d20030;  1 drivers
L_0x16fed90 .part v0x1a6ace0_0, 0, 1;
L_0x16feef0 .part v0x1a6ace0_0, 1, 1;
L_0x1d1fdf0 .part v0x1a6ace0_0, 2, 1;
L_0x1d200a0 .part v0x1a6ace0_0, 0, 1;
L_0x1d20290 .part v0x1a6ace0_0, 1, 1;
L_0x1d203f0 .part v0x1a6ace0_0, 1, 1;
L_0x1d20520 .part v0x1a6ace0_0, 0, 1;
L_0x1d207a0 .part v0x1a6ace0_0, 2, 1;
S_0x17f86a0 .scope generate, "genALUs[17]" "genALUs[17]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x17fdae0 .param/l "bit" 0 4 127, +C4<010001>;
S_0x17f11c0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x17f86a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1be5d60 .functor XOR 1, L_0x1d22960, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d213c0 .functor NOR 1, L_0x1d228c0, L_0x1d22960, C4<0>, C4<0>;
L_0x1d214c0 .functor XOR 1, L_0x1d228c0, L_0x1d22960, C4<0>, C4<0>;
L_0x1d21580 .functor NAND 1, L_0x1d228c0, L_0x1d22960, C4<1>, C4<1>;
L_0x1d21680 .functor XOR 1, v0x1a7d6b0_0, L_0x1d213c0, C4<0>, C4<0>;
L_0x1d21740 .functor XOR 1, v0x1a7d6b0_0, L_0x1d21580, C4<0>, C4<0>;
v0x17dfaa0_0 .net "a", 0 0, L_0x1d228c0;  1 drivers
v0x17dfb70_0 .net "addSubtract", 0 0, L_0x1d21350;  1 drivers
v0x17df2e0_0 .net "b", 0 0, L_0x1d22960;  1 drivers
v0x17df380_0 .net "bOut", 0 0, L_0x1be5d60;  1 drivers
v0x17de7a0_0 .net "carryin", 0 0, L_0x1d20fa0;  1 drivers
v0x17de840_0 .net "carryout", 0 0, L_0x1d211f0;  1 drivers
v0x17d72c0_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x17d7360_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x17d5c00_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x17da7a0_0 .net "nandOut", 0 0, L_0x1d21740;  1 drivers
v0x17da870_0 .net "nandgate", 0 0, L_0x1d21580;  1 drivers
v0x17d9fe0_0 .net "norOut", 0 0, L_0x1d21680;  1 drivers
v0x17da0b0_0 .net "norgate", 0 0, L_0x1d213c0;  1 drivers
v0x17d94a0_0 .net "result", 0 0, L_0x1d22670;  1 drivers
L_0x7fc9b75cc7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17d9570_0 .net "slt", 0 0, L_0x7fc9b75cc7f8;  1 drivers
v0x17d1fc0_0 .net "xorgate", 0 0, L_0x1d214c0;  1 drivers
S_0x17f46a0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x17f11c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1be5dd0 .functor AND 1, L_0x1d228c0, L_0x1be5d60, C4<1>, C4<1>;
L_0x1d20bd0 .functor XOR 1, L_0x1d228c0, L_0x1be5d60, C4<0>, C4<0>;
L_0x1d21130 .functor AND 1, L_0x1d20bd0, L_0x1d20fa0, C4<1>, C4<1>;
L_0x1d211f0 .functor OR 1, L_0x1d21130, L_0x1be5dd0, C4<0>, C4<0>;
L_0x1d21350 .functor XOR 1, L_0x1d20bd0, L_0x1d20fa0, C4<0>, C4<0>;
v0x17f3fd0_0 .net "G", 0 0, L_0x1be5dd0;  1 drivers
v0x17f33a0_0 .net "P", 0 0, L_0x1d20bd0;  1 drivers
v0x17f3460_0 .net "PandCin", 0 0, L_0x1d21130;  1 drivers
v0x17ebec0_0 .net "a", 0 0, L_0x1d228c0;  alias, 1 drivers
v0x17ebf80_0 .net "b", 0 0, L_0x1be5d60;  alias, 1 drivers
v0x17ea800_0 .net "carryin", 0 0, L_0x1d20fa0;  alias, 1 drivers
v0x17ea8c0_0 .net "carryout", 0 0, L_0x1d211f0;  alias, 1 drivers
v0x17ef3a0_0 .net "sum", 0 0, L_0x1d21350;  alias, 1 drivers
S_0x17eebe0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x17f11c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d21850 .functor NOT 1, L_0x1d218c0, C4<0>, C4<0>, C4<0>;
L_0x1d219b0 .functor NOT 1, L_0x1d21a20, C4<0>, C4<0>, C4<0>;
L_0x1d21b10 .functor NOT 1, L_0x1d21b80, C4<0>, C4<0>, C4<0>;
L_0x1d21c70 .functor AND 1, L_0x1d21b10, L_0x1d219b0, L_0x1d21850, L_0x1d21350;
L_0x1d21e60 .functor AND 1, L_0x1d21b10, L_0x1d219b0, L_0x1d21ed0, L_0x1d214c0;
L_0x1d21f70 .functor AND 1, L_0x1d21b10, L_0x1d22070, L_0x1d21850, L_0x7fc9b75cc7f8;
L_0x1d22160 .functor AND 1, L_0x1d21b10, L_0x1d221d0, L_0x1d22300, L_0x1d21740;
L_0x1d223f0 .functor AND 1, L_0x1d22580, L_0x1d219b0, L_0x1d21850, L_0x1d21680;
L_0x1d22670/0/0 .functor OR 1, L_0x1d21c70, L_0x1d21e60, L_0x1d21f70, L_0x1d22160;
L_0x1d22670/0/4 .functor OR 1, L_0x1d223f0, C4<0>, C4<0>, C4<0>;
L_0x1d22670 .functor OR 1, L_0x1d22670/0/0, L_0x1d22670/0/4, C4<0>, C4<0>;
v0x17ee150_0 .net *"_s1", 0 0, L_0x1d218c0;  1 drivers
v0x17e6bc0_0 .net *"_s11", 0 0, L_0x1d221d0;  1 drivers
v0x17e6ca0_0 .net *"_s13", 0 0, L_0x1d22300;  1 drivers
v0x17e5500_0 .net *"_s15", 0 0, L_0x1d22580;  1 drivers
v0x17e55e0_0 .net *"_s3", 0 0, L_0x1d21a20;  1 drivers
v0x17ea130_0 .net *"_s5", 0 0, L_0x1d21b80;  1 drivers
v0x17e98e0_0 .net *"_s7", 0 0, L_0x1d21ed0;  1 drivers
v0x17e99c0_0 .net *"_s9", 0 0, L_0x1d22070;  1 drivers
v0x17e8da0_0 .net "a0", 0 0, L_0x1d21350;  alias, 1 drivers
v0x17e18c0_0 .net "a1", 0 0, L_0x1d214c0;  alias, 1 drivers
v0x17e1960_0 .net "a2", 0 0, L_0x7fc9b75cc7f8;  alias, 1 drivers
v0x17e0200_0 .net "a3", 0 0, L_0x1d21740;  alias, 1 drivers
v0x17e02c0_0 .net "a4", 0 0, L_0x1d21680;  alias, 1 drivers
v0x17e4da0_0 .net "addWire", 0 0, L_0x1d21c70;  1 drivers
v0x17e4e60_0 .net "nandWire", 0 0, L_0x1d22160;  1 drivers
v0x17e45e0_0 .net "norWire", 0 0, L_0x1d223f0;  1 drivers
v0x17e46a0_0 .net "ns0", 0 0, L_0x1d21850;  1 drivers
v0x17e3bb0_0 .net "ns1", 0 0, L_0x1d219b0;  1 drivers
v0x17e8e40_0 .net "ns2", 0 0, L_0x1d21b10;  1 drivers
v0x17dc5c0_0 .net "out", 0 0, L_0x1d22670;  alias, 1 drivers
v0x17dc680_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x17daf00_0 .net "sltWire", 0 0, L_0x1d21f70;  1 drivers
v0x17dafc0_0 .net "xorWire", 0 0, L_0x1d21e60;  1 drivers
L_0x1d218c0 .part v0x1a6ace0_0, 0, 1;
L_0x1d21a20 .part v0x1a6ace0_0, 1, 1;
L_0x1d21b80 .part v0x1a6ace0_0, 2, 1;
L_0x1d21ed0 .part v0x1a6ace0_0, 0, 1;
L_0x1d22070 .part v0x1a6ace0_0, 1, 1;
L_0x1d221d0 .part v0x1a6ace0_0, 1, 1;
L_0x1d22300 .part v0x1a6ace0_0, 0, 1;
L_0x1d22580 .part v0x1a6ace0_0, 2, 1;
S_0x17d0900 .scope generate, "genALUs[18]" "genALUs[18]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x17e4740 .param/l "bit" 0 4 127, +C4<010010>;
S_0x17d54a0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x17d0900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d22ba0 .functor XOR 1, L_0x1d22a00, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d23010 .functor NOR 1, L_0x1d24560, L_0x1d22a00, C4<0>, C4<0>;
L_0x1d23160 .functor XOR 1, L_0x1d24560, L_0x1d22a00, C4<0>, C4<0>;
L_0x1d23220 .functor NAND 1, L_0x1d24560, L_0x1d22a00, C4<1>, C4<1>;
L_0x1d23320 .functor XOR 1, v0x1a7d6b0_0, L_0x1d23010, C4<0>, C4<0>;
L_0x1d233e0 .functor XOR 1, v0x1a7d6b0_0, L_0x1d23220, C4<0>, C4<0>;
v0x17c00e0_0 .net "a", 0 0, L_0x1d24560;  1 drivers
v0x17c01b0_0 .net "addSubtract", 0 0, L_0x1d22fa0;  1 drivers
v0x17bf5a0_0 .net "b", 0 0, L_0x1d22a00;  1 drivers
v0x17bf640_0 .net "bOut", 0 0, L_0x1d22ba0;  1 drivers
v0x17b80c0_0 .net "carryin", 0 0, L_0x1d22aa0;  1 drivers
v0x17b8160_0 .net "carryout", 0 0, L_0x1d22e40;  1 drivers
v0x17b6a00_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x17b6aa0_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x17bb5a0_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x17bade0_0 .net "nandOut", 0 0, L_0x1d233e0;  1 drivers
v0x17baeb0_0 .net "nandgate", 0 0, L_0x1d23220;  1 drivers
v0x17ba2a0_0 .net "norOut", 0 0, L_0x1d23320;  1 drivers
v0x17ba370_0 .net "norgate", 0 0, L_0x1d23010;  1 drivers
v0x17b2dc0_0 .net "result", 0 0, L_0x1d24310;  1 drivers
L_0x7fc9b75cc840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17b2e90_0 .net "slt", 0 0, L_0x7fc9b75cc840;  1 drivers
v0x17b1700_0 .net "xorgate", 0 0, L_0x1d23160;  1 drivers
S_0x17d41a0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x17d54a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d22c10 .functor AND 1, L_0x1d24560, L_0x1d22ba0, C4<1>, C4<1>;
L_0x1d22c80 .functor XOR 1, L_0x1d24560, L_0x1d22ba0, C4<0>, C4<0>;
L_0x1d22d80 .functor AND 1, L_0x1d22c80, L_0x1d22aa0, C4<1>, C4<1>;
L_0x1d22e40 .functor OR 1, L_0x1d22d80, L_0x1d22c10, C4<0>, C4<0>;
L_0x1d22fa0 .functor XOR 1, L_0x1d22c80, L_0x1d22aa0, C4<0>, C4<0>;
v0x17cccc0_0 .net "G", 0 0, L_0x1d22c10;  1 drivers
v0x17ccd80_0 .net "P", 0 0, L_0x1d22c80;  1 drivers
v0x17cb600_0 .net "PandCin", 0 0, L_0x1d22d80;  1 drivers
v0x17cb6a0_0 .net "a", 0 0, L_0x1d24560;  alias, 1 drivers
v0x17d01a0_0 .net "b", 0 0, L_0x1d22ba0;  alias, 1 drivers
v0x17d0260_0 .net "carryin", 0 0, L_0x1d22aa0;  alias, 1 drivers
v0x17cf9e0_0 .net "carryout", 0 0, L_0x1d22e40;  alias, 1 drivers
v0x17cfaa0_0 .net "sum", 0 0, L_0x1d22fa0;  alias, 1 drivers
S_0x17ceea0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x17d54a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d234f0 .functor NOT 1, L_0x1d23560, C4<0>, C4<0>, C4<0>;
L_0x1d23650 .functor NOT 1, L_0x1d236c0, C4<0>, C4<0>, C4<0>;
L_0x1d237b0 .functor NOT 1, L_0x1d23820, C4<0>, C4<0>, C4<0>;
L_0x1d23910 .functor AND 1, L_0x1d237b0, L_0x1d23650, L_0x1d234f0, L_0x1d22fa0;
L_0x1d23b00 .functor AND 1, L_0x1d237b0, L_0x1d23650, L_0x1d23b70, L_0x1d23160;
L_0x1d23c10 .functor AND 1, L_0x1d237b0, L_0x1d23d10, L_0x1d234f0, L_0x7fc9b75cc840;
L_0x1d23e00 .functor AND 1, L_0x1d237b0, L_0x1d23e70, L_0x1d23fa0, L_0x1d233e0;
L_0x1d24090 .functor AND 1, L_0x1d24220, L_0x1d23650, L_0x1d234f0, L_0x1d23320;
L_0x1d24310/0/0 .functor OR 1, L_0x1d23910, L_0x1d23b00, L_0x1d23c10, L_0x1d23e00;
L_0x1d24310/0/4 .functor OR 1, L_0x1d24090, C4<0>, C4<0>, C4<0>;
L_0x1d24310 .functor OR 1, L_0x1d24310/0/0, L_0x1d24310/0/4, C4<0>, C4<0>;
v0x17c7a70_0 .net *"_s1", 0 0, L_0x1d23560;  1 drivers
v0x17c6300_0 .net *"_s11", 0 0, L_0x1d23e70;  1 drivers
v0x17c63e0_0 .net *"_s13", 0 0, L_0x1d23fa0;  1 drivers
v0x17caea0_0 .net *"_s15", 0 0, L_0x1d24220;  1 drivers
v0x17caf80_0 .net *"_s3", 0 0, L_0x1d236c0;  1 drivers
v0x17ca770_0 .net *"_s5", 0 0, L_0x1d23820;  1 drivers
v0x17c9ba0_0 .net *"_s7", 0 0, L_0x1d23b70;  1 drivers
v0x17c9c80_0 .net *"_s9", 0 0, L_0x1d23d10;  1 drivers
v0x17c26c0_0 .net "a0", 0 0, L_0x1d22fa0;  alias, 1 drivers
v0x17c1000_0 .net "a1", 0 0, L_0x1d23160;  alias, 1 drivers
v0x17c10a0_0 .net "a2", 0 0, L_0x7fc9b75cc840;  alias, 1 drivers
v0x17c5ba0_0 .net "a3", 0 0, L_0x1d233e0;  alias, 1 drivers
v0x17c5c60_0 .net "a4", 0 0, L_0x1d23320;  alias, 1 drivers
v0x17c53e0_0 .net "addWire", 0 0, L_0x1d23910;  1 drivers
v0x17c54a0_0 .net "nandWire", 0 0, L_0x1d23e00;  1 drivers
v0x17c48a0_0 .net "norWire", 0 0, L_0x1d24090;  1 drivers
v0x17c4960_0 .net "ns0", 0 0, L_0x1d234f0;  1 drivers
v0x17bd4d0_0 .net "ns1", 0 0, L_0x1d23650;  1 drivers
v0x17c2760_0 .net "ns2", 0 0, L_0x1d237b0;  1 drivers
v0x17bbd00_0 .net "out", 0 0, L_0x1d24310;  alias, 1 drivers
v0x17bbdc0_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x17c08a0_0 .net "sltWire", 0 0, L_0x1d23c10;  1 drivers
v0x17c0960_0 .net "xorWire", 0 0, L_0x1d23b00;  1 drivers
L_0x1d23560 .part v0x1a6ace0_0, 0, 1;
L_0x1d236c0 .part v0x1a6ace0_0, 1, 1;
L_0x1d23820 .part v0x1a6ace0_0, 2, 1;
L_0x1d23b70 .part v0x1a6ace0_0, 0, 1;
L_0x1d23d10 .part v0x1a6ace0_0, 1, 1;
L_0x1d23e70 .part v0x1a6ace0_0, 1, 1;
L_0x1d23fa0 .part v0x1a6ace0_0, 0, 1;
L_0x1d24220 .part v0x1a6ace0_0, 2, 1;
S_0x17b62a0 .scope generate, "genALUs[19]" "genALUs[19]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x17c4a00 .param/l "bit" 0 4 127, +C4<010011>;
S_0x17b5ae0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x17b62a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d24600 .functor XOR 1, L_0x1d26270, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d24cd0 .functor NOR 1, L_0x1d261d0, L_0x1d26270, C4<0>, C4<0>;
L_0x1d24dd0 .functor XOR 1, L_0x1d261d0, L_0x1d26270, C4<0>, C4<0>;
L_0x1d24e90 .functor NAND 1, L_0x1d261d0, L_0x1d26270, C4<1>, C4<1>;
L_0x1d24f90 .functor XOR 1, v0x1a7d6b0_0, L_0x1d24cd0, C4<0>, C4<0>;
L_0x1d25050 .functor XOR 1, v0x1a7d6b0_0, L_0x1d24e90, C4<0>, C4<0>;
v0x17a03a0_0 .net "a", 0 0, L_0x1d261d0;  1 drivers
v0x17a0470_0 .net "addSubtract", 0 0, L_0x1d24c60;  1 drivers
v0x1798ec0_0 .net "b", 0 0, L_0x1d26270;  1 drivers
v0x1798f60_0 .net "bOut", 0 0, L_0x1d24600;  1 drivers
v0x1797800_0 .net "carryin", 0 0, L_0x1d24840;  1 drivers
v0x17978a0_0 .net "carryout", 0 0, L_0x1d24b00;  1 drivers
v0x179c3a0_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x179c440_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x179bbe0_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x179b0a0_0 .net "nandOut", 0 0, L_0x1d25050;  1 drivers
v0x179b170_0 .net "nandgate", 0 0, L_0x1d24e90;  1 drivers
v0x183a150_0 .net "norOut", 0 0, L_0x1d24f90;  1 drivers
v0x183a220_0 .net "norgate", 0 0, L_0x1d24cd0;  1 drivers
v0x1838a90_0 .net "result", 0 0, L_0x1d25f80;  1 drivers
L_0x7fc9b75cc888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1838b60_0 .net "slt", 0 0, L_0x7fc9b75cc888;  1 drivers
v0x183d810_0 .net "xorgate", 0 0, L_0x1d24dd0;  1 drivers
S_0x17adac0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x17b5ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d24670 .functor AND 1, L_0x1d261d0, L_0x1d24600, C4<1>, C4<1>;
L_0x1d24730 .functor XOR 1, L_0x1d261d0, L_0x1d24600, C4<0>, C4<0>;
L_0x1d24a90 .functor AND 1, L_0x1d24730, L_0x1d24840, C4<1>, C4<1>;
L_0x1d24b00 .functor OR 1, L_0x1d24a90, L_0x1d24670, C4<0>, C4<0>;
L_0x1d24c60 .functor XOR 1, L_0x1d24730, L_0x1d24840, C4<0>, C4<0>;
v0x17ac400_0 .net "G", 0 0, L_0x1d24670;  1 drivers
v0x17ac4c0_0 .net "P", 0 0, L_0x1d24730;  1 drivers
v0x17b0fa0_0 .net "PandCin", 0 0, L_0x1d24a90;  1 drivers
v0x17b1040_0 .net "a", 0 0, L_0x1d261d0;  alias, 1 drivers
v0x17b07e0_0 .net "b", 0 0, L_0x1d24600;  alias, 1 drivers
v0x17b08a0_0 .net "carryin", 0 0, L_0x1d24840;  alias, 1 drivers
v0x17afca0_0 .net "carryout", 0 0, L_0x1d24b00;  alias, 1 drivers
v0x17afd60_0 .net "sum", 0 0, L_0x1d24c60;  alias, 1 drivers
S_0x17a87c0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x17b5ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d25160 .functor NOT 1, L_0x1d251d0, C4<0>, C4<0>, C4<0>;
L_0x1d252c0 .functor NOT 1, L_0x1d25330, C4<0>, C4<0>, C4<0>;
L_0x1d25420 .functor NOT 1, L_0x1d25490, C4<0>, C4<0>, C4<0>;
L_0x1d25580 .functor AND 1, L_0x1d25420, L_0x1d252c0, L_0x1d25160, L_0x1d24c60;
L_0x1d25770 .functor AND 1, L_0x1d25420, L_0x1d252c0, L_0x1d257e0, L_0x1d24dd0;
L_0x1d25880 .functor AND 1, L_0x1d25420, L_0x1d25980, L_0x1d25160, L_0x7fc9b75cc888;
L_0x1d25a70 .functor AND 1, L_0x1d25420, L_0x1d25ae0, L_0x1d25c10, L_0x1d25050;
L_0x1d25d00 .functor AND 1, L_0x1d25e90, L_0x1d252c0, L_0x1d25160, L_0x1d24f90;
L_0x1d25f80/0/0 .functor OR 1, L_0x1d25580, L_0x1d25770, L_0x1d25880, L_0x1d25a70;
L_0x1d25f80/0/4 .functor OR 1, L_0x1d25d00, C4<0>, C4<0>, C4<0>;
L_0x1d25f80 .functor OR 1, L_0x1d25f80/0/0, L_0x1d25f80/0/4, C4<0>, C4<0>;
v0x17a71b0_0 .net *"_s1", 0 0, L_0x1d251d0;  1 drivers
v0x17abca0_0 .net *"_s11", 0 0, L_0x1d25ae0;  1 drivers
v0x17abd80_0 .net *"_s13", 0 0, L_0x1d25c10;  1 drivers
v0x17ab4e0_0 .net *"_s15", 0 0, L_0x1d25e90;  1 drivers
v0x17ab5c0_0 .net *"_s3", 0 0, L_0x1d25330;  1 drivers
v0x17aaa30_0 .net *"_s5", 0 0, L_0x1d25490;  1 drivers
v0x17a34c0_0 .net *"_s7", 0 0, L_0x1d257e0;  1 drivers
v0x17a35a0_0 .net *"_s9", 0 0, L_0x1d25980;  1 drivers
v0x17a1e00_0 .net "a0", 0 0, L_0x1d24c60;  alias, 1 drivers
v0x17a69a0_0 .net "a1", 0 0, L_0x1d24dd0;  alias, 1 drivers
v0x17a6a40_0 .net "a2", 0 0, L_0x7fc9b75cc888;  alias, 1 drivers
v0x17a61e0_0 .net "a3", 0 0, L_0x1d25050;  alias, 1 drivers
v0x17a62a0_0 .net "a4", 0 0, L_0x1d24f90;  alias, 1 drivers
v0x17a56a0_0 .net "addWire", 0 0, L_0x1d25580;  1 drivers
v0x17a5760_0 .net "nandWire", 0 0, L_0x1d25a70;  1 drivers
v0x179e1c0_0 .net "norWire", 0 0, L_0x1d25d00;  1 drivers
v0x179e280_0 .net "ns0", 0 0, L_0x1d25160;  1 drivers
v0x179cc10_0 .net "ns1", 0 0, L_0x1d252c0;  1 drivers
v0x17a1ea0_0 .net "ns2", 0 0, L_0x1d25420;  1 drivers
v0x17a16a0_0 .net "out", 0 0, L_0x1d25f80;  alias, 1 drivers
v0x17a1760_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x17a0ee0_0 .net "sltWire", 0 0, L_0x1d25880;  1 drivers
v0x17a0fa0_0 .net "xorWire", 0 0, L_0x1d25770;  1 drivers
L_0x1d251d0 .part v0x1a6ace0_0, 0, 1;
L_0x1d25330 .part v0x1a6ace0_0, 1, 1;
L_0x1d25490 .part v0x1a6ace0_0, 2, 1;
L_0x1d257e0 .part v0x1a6ace0_0, 0, 1;
L_0x1d25980 .part v0x1a6ace0_0, 1, 1;
L_0x1d25ae0 .part v0x1a6ace0_0, 1, 1;
L_0x1d25c10 .part v0x1a6ace0_0, 0, 1;
L_0x1d25e90 .part v0x1a6ace0_0, 2, 1;
S_0x183d050 .scope generate, "genALUs[20]" "genALUs[20]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x179e320 .param/l "bit" 0 4 127, +C4<010100>;
S_0x183c510 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x183d050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d24970 .functor XOR 1, L_0x1d26310, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d26980 .functor NOR 1, L_0x1d27ec0, L_0x1d26310, C4<0>, C4<0>;
L_0x1d26a80 .functor XOR 1, L_0x1d27ec0, L_0x1d26310, C4<0>, C4<0>;
L_0x1d26b40 .functor NAND 1, L_0x1d27ec0, L_0x1d26310, C4<1>, C4<1>;
L_0x1d26c40 .functor XOR 1, v0x1a7d6b0_0, L_0x1d26980, C4<0>, C4<0>;
L_0x1d26d00 .functor XOR 1, v0x1a7d6b0_0, L_0x1d26b40, C4<0>, C4<0>;
v0x1bb5f40_0 .net "a", 0 0, L_0x1d27ec0;  1 drivers
v0x1bb6000_0 .net "addSubtract", 0 0, L_0x1d26910;  1 drivers
v0x1bb0c40_0 .net "b", 0 0, L_0x1d26310;  1 drivers
v0x1bb0ce0_0 .net "bOut", 0 0, L_0x1d24970;  1 drivers
v0x1bab6b0_0 .net "carryin", 0 0, L_0x1d263b0;  1 drivers
v0x1bab750_0 .net "carryout", 0 0, L_0x1d267b0;  1 drivers
v0x1ba6400_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x1ba64a0_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x1b9c110_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1b9c1b0_0 .net "nandOut", 0 0, L_0x1d26d00;  1 drivers
v0x1b96e10_0 .net "nandgate", 0 0, L_0x1d26b40;  1 drivers
v0x1b96eb0_0 .net "norOut", 0 0, L_0x1d26c40;  1 drivers
v0x1b91b10_0 .net "norgate", 0 0, L_0x1d26980;  1 drivers
v0x1b91bb0_0 .net "result", 0 0, L_0x1d27c70;  1 drivers
L_0x7fc9b75cc8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b8c540_0 .net "slt", 0 0, L_0x7fc9b75cc8d0;  1 drivers
v0x1b8c610_0 .net "xorgate", 0 0, L_0x1d26a80;  1 drivers
S_0x1833970 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x183c510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d26530 .functor AND 1, L_0x1d27ec0, L_0x1d24970, C4<1>, C4<1>;
L_0x1d265f0 .functor XOR 1, L_0x1d27ec0, L_0x1d24970, C4<0>, C4<0>;
L_0x1d266f0 .functor AND 1, L_0x1d265f0, L_0x1d263b0, C4<1>, C4<1>;
L_0x1d267b0 .functor OR 1, L_0x1d266f0, L_0x1d26530, C4<0>, C4<0>;
L_0x1d26910 .functor XOR 1, L_0x1d265f0, L_0x1d263b0, C4<0>, C4<0>;
v0x1838510_0 .net "G", 0 0, L_0x1d26530;  1 drivers
v0x18385d0_0 .net "P", 0 0, L_0x1d265f0;  1 drivers
v0x1837d50_0 .net "PandCin", 0 0, L_0x1d266f0;  1 drivers
v0x1837df0_0 .net "a", 0 0, L_0x1d27ec0;  alias, 1 drivers
v0x1837210_0 .net "b", 0 0, L_0x1d24970;  alias, 1 drivers
v0x18372d0_0 .net "carryin", 0 0, L_0x1d263b0;  alias, 1 drivers
v0x1a7c8b0_0 .net "carryout", 0 0, L_0x1d267b0;  alias, 1 drivers
v0x1a7c970_0 .net "sum", 0 0, L_0x1d26910;  alias, 1 drivers
S_0x19b5460 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x183c510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d26e10 .functor NOT 1, L_0x1d26e80, C4<0>, C4<0>, C4<0>;
L_0x1d26f70 .functor NOT 1, L_0x1d26fe0, C4<0>, C4<0>, C4<0>;
L_0x1d270d0 .functor NOT 1, L_0x1d27140, C4<0>, C4<0>, C4<0>;
L_0x1d27230 .functor AND 1, L_0x1d270d0, L_0x1d26f70, L_0x1d26e10, L_0x1d26910;
L_0x1d27420 .functor AND 1, L_0x1d270d0, L_0x1d26f70, L_0x1d27490, L_0x1d26a80;
L_0x1d27530 .functor AND 1, L_0x1d270d0, L_0x1d27670, L_0x1d26e10, L_0x7fc9b75cc8d0;
L_0x1d27760 .functor AND 1, L_0x1d270d0, L_0x1d277d0, L_0x1d27900, L_0x1d26d00;
L_0x1d279f0 .functor AND 1, L_0x1d27b80, L_0x1d26f70, L_0x1d26e10, L_0x1d26c40;
L_0x1d27c70/0/0 .functor OR 1, L_0x1d27230, L_0x1d27420, L_0x1d27530, L_0x1d27760;
L_0x1d27c70/0/4 .functor OR 1, L_0x1d279f0, C4<0>, C4<0>, C4<0>;
L_0x1d27c70 .functor OR 1, L_0x1d27c70/0/0, L_0x1d27c70/0/4, C4<0>, C4<0>;
v0x1a65030_0 .net *"_s1", 0 0, L_0x1d26e80;  1 drivers
v0x1bcab10_0 .net *"_s11", 0 0, L_0x1d277d0;  1 drivers
v0x1bcabf0_0 .net *"_s13", 0 0, L_0x1d27900;  1 drivers
v0x1bc5860_0 .net *"_s15", 0 0, L_0x1d27b80;  1 drivers
v0x1bc5940_0 .net *"_s3", 0 0, L_0x1d26fe0;  1 drivers
v0x1bc05b0_0 .net *"_s5", 0 0, L_0x1d27140;  1 drivers
v0x1bc0690_0 .net *"_s7", 0 0, L_0x1d27490;  1 drivers
v0x1baba30_0 .net *"_s9", 0 0, L_0x1d27670;  1 drivers
v0x1babb10_0 .net "a0", 0 0, L_0x1d26910;  alias, 1 drivers
v0x1ba6810_0 .net "a1", 0 0, L_0x1d26a80;  alias, 1 drivers
v0x1ba68b0_0 .net "a2", 0 0, L_0x7fc9b75cc8d0;  alias, 1 drivers
v0x1ba14d0_0 .net "a3", 0 0, L_0x1d26d00;  alias, 1 drivers
v0x1ba1570_0 .net "a4", 0 0, L_0x1d26c40;  alias, 1 drivers
v0x1b8c8c0_0 .net "addWire", 0 0, L_0x1d27230;  1 drivers
v0x1b8c980_0 .net "nandWire", 0 0, L_0x1d27760;  1 drivers
v0x1b87610_0 .net "norWire", 0 0, L_0x1d279f0;  1 drivers
v0x1b876d0_0 .net "ns0", 0 0, L_0x1d26e10;  1 drivers
v0x1bca8a0_0 .net "ns1", 0 0, L_0x1d26f70;  1 drivers
v0x1bc54e0_0 .net "ns2", 0 0, L_0x1d270d0;  1 drivers
v0x1bc5580_0 .net "out", 0 0, L_0x1d27c70;  alias, 1 drivers
v0x1bc0230_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1bc02f0_0 .net "sltWire", 0 0, L_0x1d27530;  1 drivers
v0x1bbb240_0 .net "xorWire", 0 0, L_0x1d27420;  1 drivers
L_0x1d26e80 .part v0x1a6ace0_0, 0, 1;
L_0x1d26fe0 .part v0x1a6ace0_0, 1, 1;
L_0x1d27140 .part v0x1a6ace0_0, 2, 1;
L_0x1d27490 .part v0x1a6ace0_0, 0, 1;
L_0x1d27670 .part v0x1a6ace0_0, 1, 1;
L_0x1d277d0 .part v0x1a6ace0_0, 1, 1;
L_0x1d27900 .part v0x1a6ace0_0, 0, 1;
L_0x1d27b80 .part v0x1a6ace0_0, 2, 1;
S_0x1b87290 .scope generate, "genALUs[21]" "genALUs[21]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x1b8ca40 .param/l "bit" 0 4 127, +C4<010101>;
S_0x1b7cff0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1b87290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d28150 .functor XOR 1, L_0x1d29bf0, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d28610 .functor NOR 1, L_0x1d29b50, L_0x1d29bf0, C4<0>, C4<0>;
L_0x1d28710 .functor XOR 1, L_0x1d29b50, L_0x1d29bf0, C4<0>, C4<0>;
L_0x1d287d0 .functor NAND 1, L_0x1d29b50, L_0x1d29bf0, C4<1>, C4<1>;
L_0x1d288d0 .functor XOR 1, v0x1a7d6b0_0, L_0x1d28610, C4<0>, C4<0>;
L_0x1d28990 .functor XOR 1, v0x1a7d6b0_0, L_0x1d287d0, C4<0>, C4<0>;
v0x1af6fa0_0 .net "a", 0 0, L_0x1d29b50;  1 drivers
v0x1af7060_0 .net "addSubtract", 0 0, L_0x1d285a0;  1 drivers
v0x1af1ca0_0 .net "b", 0 0, L_0x1d29bf0;  1 drivers
v0x1af1d40_0 .net "bOut", 0 0, L_0x1d28150;  1 drivers
v0x1ae73e0_0 .net "carryin", 0 0, L_0x1d27f60;  1 drivers
v0x1ae7480_0 .net "carryout", 0 0, L_0x1d28440;  1 drivers
v0x1ae2130_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x1ae21d0_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x1ad7e90_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1ad7f30_0 .net "nandOut", 0 0, L_0x1d28990;  1 drivers
v0x1ad2ba0_0 .net "nandgate", 0 0, L_0x1d287d0;  1 drivers
v0x1ad2c40_0 .net "norOut", 0 0, L_0x1d288d0;  1 drivers
v0x1ab8d60_0 .net "norgate", 0 0, L_0x1d28610;  1 drivers
v0x1ab8e00_0 .net "result", 0 0, L_0x1d29900;  1 drivers
L_0x7fc9b75cc918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ab3a70_0 .net "slt", 0 0, L_0x7fc9b75cc918;  1 drivers
v0x1ab3b40_0 .net "xorgate", 0 0, L_0x1d28710;  1 drivers
S_0x1b72a10 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1b7cff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d281c0 .functor AND 1, L_0x1d29b50, L_0x1d28150, C4<1>, C4<1>;
L_0x1d28280 .functor XOR 1, L_0x1d29b50, L_0x1d28150, C4<0>, C4<0>;
L_0x1d28380 .functor AND 1, L_0x1d28280, L_0x1d27f60, C4<1>, C4<1>;
L_0x1d28440 .functor OR 1, L_0x1d28380, L_0x1d281c0, C4<0>, C4<0>;
L_0x1d285a0 .functor XOR 1, L_0x1d28280, L_0x1d27f60, C4<0>, C4<0>;
v0x1b77de0_0 .net "G", 0 0, L_0x1d281c0;  1 drivers
v0x1b58c00_0 .net "P", 0 0, L_0x1d28280;  1 drivers
v0x1b58cc0_0 .net "PandCin", 0 0, L_0x1d28380;  1 drivers
v0x1b53900_0 .net "a", 0 0, L_0x1d29b50;  alias, 1 drivers
v0x1b539c0_0 .net "b", 0 0, L_0x1d28150;  alias, 1 drivers
v0x1b4e600_0 .net "carryin", 0 0, L_0x1d27f60;  alias, 1 drivers
v0x1b4e6a0_0 .net "carryout", 0 0, L_0x1d28440;  alias, 1 drivers
v0x1b39a10_0 .net "sum", 0 0, L_0x1d285a0;  alias, 1 drivers
S_0x1b39660 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1b7cff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d28aa0 .functor NOT 1, L_0x1d28b10, C4<0>, C4<0>, C4<0>;
L_0x1d28c00 .functor NOT 1, L_0x1d28c70, C4<0>, C4<0>, C4<0>;
L_0x1d28d60 .functor NOT 1, L_0x1d28dd0, C4<0>, C4<0>, C4<0>;
L_0x1d28ec0 .functor AND 1, L_0x1d28d60, L_0x1d28c00, L_0x1d28aa0, L_0x1d285a0;
L_0x1d290b0 .functor AND 1, L_0x1d28d60, L_0x1d28c00, L_0x1d29120, L_0x1d28710;
L_0x1d291c0 .functor AND 1, L_0x1d28d60, L_0x1d29300, L_0x1d28aa0, L_0x7fc9b75cc918;
L_0x1d293f0 .functor AND 1, L_0x1d28d60, L_0x1d29460, L_0x1d29590, L_0x1d28990;
L_0x1d29680 .functor AND 1, L_0x1d29810, L_0x1d28c00, L_0x1d28aa0, L_0x1d288d0;
L_0x1d29900/0/0 .functor OR 1, L_0x1d28ec0, L_0x1d290b0, L_0x1d291c0, L_0x1d293f0;
L_0x1d29900/0/4 .functor OR 1, L_0x1d29680, C4<0>, C4<0>, C4<0>;
L_0x1d29900 .functor OR 1, L_0x1d29900/0/0, L_0x1d29900/0/4, C4<0>, C4<0>;
v0x1a8a440_0 .net *"_s1", 0 0, L_0x1d28b10;  1 drivers
v0x1b068c0_0 .net *"_s11", 0 0, L_0x1d29460;  1 drivers
v0x1b069a0_0 .net *"_s13", 0 0, L_0x1d29590;  1 drivers
v0x1b01610_0 .net *"_s15", 0 0, L_0x1d29810;  1 drivers
v0x1b016d0_0 .net *"_s3", 0 0, L_0x1d28c70;  1 drivers
v0x1ae7760_0 .net *"_s5", 0 0, L_0x1d28dd0;  1 drivers
v0x1ae7840_0 .net *"_s7", 0 0, L_0x1d29120;  1 drivers
v0x1ae24b0_0 .net *"_s9", 0 0, L_0x1d29300;  1 drivers
v0x1ae2590_0 .net "a0", 0 0, L_0x1d285a0;  alias, 1 drivers
v0x1add290_0 .net "a1", 0 0, L_0x1d28710;  alias, 1 drivers
v0x1add330_0 .net "a2", 0 0, L_0x7fc9b75cc918;  alias, 1 drivers
v0x1b1b3e0_0 .net "a3", 0 0, L_0x1d28990;  alias, 1 drivers
v0x1b1b480_0 .net "a4", 0 0, L_0x1d288d0;  alias, 1 drivers
v0x1b160d0_0 .net "addWire", 0 0, L_0x1d28ec0;  1 drivers
v0x1b16190_0 .net "nandWire", 0 0, L_0x1d293f0;  1 drivers
v0x1b10dd0_0 .net "norWire", 0 0, L_0x1d29680;  1 drivers
v0x1b10e90_0 .net "ns0", 0 0, L_0x1d28aa0;  1 drivers
v0x1b0b900_0 .net "ns1", 0 0, L_0x1d28c00;  1 drivers
v0x1b06540_0 .net "ns2", 0 0, L_0x1d28d60;  1 drivers
v0x1b065e0_0 .net "out", 0 0, L_0x1d29900;  alias, 1 drivers
v0x1b01290_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1b01350_0 .net "sltWire", 0 0, L_0x1d291c0;  1 drivers
v0x1afc2a0_0 .net "xorWire", 0 0, L_0x1d290b0;  1 drivers
L_0x1d28b10 .part v0x1a6ace0_0, 0, 1;
L_0x1d28c70 .part v0x1a6ace0_0, 1, 1;
L_0x1d28dd0 .part v0x1a6ace0_0, 2, 1;
L_0x1d29120 .part v0x1a6ace0_0, 0, 1;
L_0x1d29300 .part v0x1a6ace0_0, 1, 1;
L_0x1d29460 .part v0x1a6ace0_0, 1, 1;
L_0x1d29590 .part v0x1a6ace0_0, 0, 1;
L_0x1d29810 .part v0x1a6ace0_0, 2, 1;
S_0x1a99c50 .scope generate, "genALUs[22]" "genALUs[22]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x1b9c280 .param/l "bit" 0 4 127, +C4<010110>;
S_0x1a94950 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1a99c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d28090 .functor XOR 1, L_0x1d29c90, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d2a3c0 .functor NOR 1, L_0x1d2b900, L_0x1d29c90, C4<0>, C4<0>;
L_0x1d2a4c0 .functor XOR 1, L_0x1d2b900, L_0x1d29c90, C4<0>, C4<0>;
L_0x1d2a580 .functor NAND 1, L_0x1d2b900, L_0x1d29c90, C4<1>, C4<1>;
L_0x1d2a680 .functor XOR 1, v0x1a7d6b0_0, L_0x1d2a3c0, C4<0>, C4<0>;
L_0x1d2a740 .functor XOR 1, v0x1a7d6b0_0, L_0x1d2a580, C4<0>, C4<0>;
v0x1a12320_0 .net "a", 0 0, L_0x1d2b900;  1 drivers
v0x1a123e0_0 .net "addSubtract", 0 0, L_0x1d2a350;  1 drivers
v0x1a0d020_0 .net "b", 0 0, L_0x1d29c90;  1 drivers
v0x1a0d0c0_0 .net "bOut", 0 0, L_0x1d28090;  1 drivers
v0x1a07a40_0 .net "carryin", 0 0, L_0x1d29d30;  1 drivers
v0x1a07ae0_0 .net "carryout", 0 0, L_0x1d2a1f0;  1 drivers
v0x19f84e0_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x19f8580_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x19f31f0_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x19f3290_0 .net "nandOut", 0 0, L_0x1d2a740;  1 drivers
v0x19d93e0_0 .net "nandgate", 0 0, L_0x1d2a580;  1 drivers
v0x19d9480_0 .net "norOut", 0 0, L_0x1d2a680;  1 drivers
v0x19d40e0_0 .net "norgate", 0 0, L_0x1d2a3c0;  1 drivers
v0x19d4180_0 .net "result", 0 0, L_0x1d2b6b0;  1 drivers
L_0x7fc9b75cc960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x19cede0_0 .net "slt", 0 0, L_0x7fc9b75cc960;  1 drivers
v0x19ceeb0_0 .net "xorgate", 0 0, L_0x1d2a4c0;  1 drivers
S_0x19a48c0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1a94950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d0c7c0 .functor AND 1, L_0x1d2b900, L_0x1d28090, C4<1>, C4<1>;
L_0x1d0c830 .functor XOR 1, L_0x1d2b900, L_0x1d28090, C4<0>, C4<0>;
L_0x1d2a130 .functor AND 1, L_0x1d0c830, L_0x1d29d30, C4<1>, C4<1>;
L_0x1d2a1f0 .functor OR 1, L_0x1d2a130, L_0x1d0c7c0, C4<0>, C4<0>;
L_0x1d2a350 .functor XOR 1, L_0x1d0c830, L_0x1d29d30, C4<0>, C4<0>;
v0x19a6340_0 .net "G", 0 0, L_0x1d0c7c0;  1 drivers
v0x19ba290_0 .net "P", 0 0, L_0x1d0c830;  1 drivers
v0x19ba350_0 .net "PandCin", 0 0, L_0x1d2a130;  1 drivers
v0x1a46000_0 .net "a", 0 0, L_0x1d2b900;  alias, 1 drivers
v0x1a460c0_0 .net "b", 0 0, L_0x1d28090;  alias, 1 drivers
v0x1a40d50_0 .net "carryin", 0 0, L_0x1d29d30;  alias, 1 drivers
v0x1a40e10_0 .net "carryout", 0 0, L_0x1d2a1f0;  alias, 1 drivers
v0x1a3baa0_0 .net "sum", 0 0, L_0x1d2a350;  alias, 1 drivers
S_0x1a26ed0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1a94950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d2a850 .functor NOT 1, L_0x1d2a8c0, C4<0>, C4<0>, C4<0>;
L_0x1d2a9b0 .functor NOT 1, L_0x1d2aa20, C4<0>, C4<0>, C4<0>;
L_0x1d2ab10 .functor NOT 1, L_0x1d2ab80, C4<0>, C4<0>, C4<0>;
L_0x1d2ac70 .functor AND 1, L_0x1d2ab10, L_0x1d2a9b0, L_0x1d2a850, L_0x1d2a350;
L_0x1d2ae60 .functor AND 1, L_0x1d2ab10, L_0x1d2a9b0, L_0x1d2aed0, L_0x1d2a4c0;
L_0x1d2af70 .functor AND 1, L_0x1d2ab10, L_0x1d2b0b0, L_0x1d2a850, L_0x7fc9b75cc960;
L_0x1d2b1a0 .functor AND 1, L_0x1d2ab10, L_0x1d2b210, L_0x1d2b340, L_0x1d2a740;
L_0x1d2b430 .functor AND 1, L_0x1d2b5c0, L_0x1d2a9b0, L_0x1d2a850, L_0x1d2a680;
L_0x1d2b6b0/0/0 .functor OR 1, L_0x1d2ac70, L_0x1d2ae60, L_0x1d2af70, L_0x1d2b1a0;
L_0x1d2b6b0/0/4 .functor OR 1, L_0x1d2b430, C4<0>, C4<0>, C4<0>;
L_0x1d2b6b0 .functor OR 1, L_0x1d2b6b0/0/0, L_0x1d2b6b0/0/4, C4<0>, C4<0>;
v0x1a21cd0_0 .net *"_s1", 0 0, L_0x1d2a8c0;  1 drivers
v0x1a1c970_0 .net *"_s11", 0 0, L_0x1d2b210;  1 drivers
v0x1a1ca50_0 .net *"_s13", 0 0, L_0x1d2b340;  1 drivers
v0x1a07dc0_0 .net *"_s15", 0 0, L_0x1d2b5c0;  1 drivers
v0x1a07ea0_0 .net *"_s3", 0 0, L_0x1d2aa20;  1 drivers
v0x1a50540_0 .net *"_s5", 0 0, L_0x1d2ab80;  1 drivers
v0x1a50620_0 .net *"_s7", 0 0, L_0x1d2aed0;  1 drivers
v0x1a4b240_0 .net *"_s9", 0 0, L_0x1d2b0b0;  1 drivers
v0x1a4b320_0 .net "a0", 0 0, L_0x1d2a350;  alias, 1 drivers
v0x1a45d10_0 .net "a1", 0 0, L_0x1d2a4c0;  alias, 1 drivers
v0x1a45db0_0 .net "a2", 0 0, L_0x7fc9b75cc960;  alias, 1 drivers
v0x1a409d0_0 .net "a3", 0 0, L_0x1d2a740;  alias, 1 drivers
v0x1a40a70_0 .net "a4", 0 0, L_0x1d2a680;  alias, 1 drivers
v0x1a36740_0 .net "addWire", 0 0, L_0x1d2ac70;  1 drivers
v0x1a36800_0 .net "nandWire", 0 0, L_0x1d2b1a0;  1 drivers
v0x1a31440_0 .net "norWire", 0 0, L_0x1d2b430;  1 drivers
v0x1a31500_0 .net "ns0", 0 0, L_0x1d2a850;  1 drivers
v0x1a2c250_0 .net "ns1", 0 0, L_0x1d2a9b0;  1 drivers
v0x1a26b50_0 .net "ns2", 0 0, L_0x1d2ab10;  1 drivers
v0x1a26c10_0 .net "out", 0 0, L_0x1d2b6b0;  alias, 1 drivers
v0x1a218a0_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1a21960_0 .net "sltWire", 0 0, L_0x1d2af70;  1 drivers
v0x1a17620_0 .net "xorWire", 0 0, L_0x1d2ae60;  1 drivers
L_0x1d2a8c0 .part v0x1a6ace0_0, 0, 1;
L_0x1d2aa20 .part v0x1a6ace0_0, 1, 1;
L_0x1d2ab80 .part v0x1a6ace0_0, 2, 1;
L_0x1d2aed0 .part v0x1a6ace0_0, 0, 1;
L_0x1d2b0b0 .part v0x1a6ace0_0, 1, 1;
L_0x1d2b210 .part v0x1a6ace0_0, 1, 1;
L_0x1d2b340 .part v0x1a6ace0_0, 0, 1;
L_0x1d2b5c0 .part v0x1a6ace0_0, 2, 1;
S_0x19c9860 .scope generate, "genALUs[23]" "genALUs[23]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x1ad2d10 .param/l "bit" 0 4 127, +C4<010111>;
S_0x19b9e70 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x19c9860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d2bbc0 .functor XOR 1, L_0x1d2d660, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d2c080 .functor NOR 1, L_0x1d2d5c0, L_0x1d2d660, C4<0>, C4<0>;
L_0x1d2c180 .functor XOR 1, L_0x1d2d5c0, L_0x1d2d660, C4<0>, C4<0>;
L_0x1d2c240 .functor NAND 1, L_0x1d2d5c0, L_0x1d2d660, C4<1>, C4<1>;
L_0x1d2c340 .functor XOR 1, v0x1a7d6b0_0, L_0x1d2c080, C4<0>, C4<0>;
L_0x1d2c400 .functor XOR 1, v0x1a7d6b0_0, L_0x1d2c240, C4<0>, C4<0>;
v0x19e8940_0 .net "a", 0 0, L_0x1d2d5c0;  1 drivers
v0x19e8a30_0 .net "addSubtract", 0 0, L_0x1d2c010;  1 drivers
v0x19e3680_0 .net "b", 0 0, L_0x1d2d660;  1 drivers
v0x19e3720_0 .net "bOut", 0 0, L_0x1d2bbc0;  1 drivers
v0x19e37f0_0 .net "carryin", 0 0, L_0x1d2b9a0;  1 drivers
v0x19de3c0_0 .net "carryout", 0 0, L_0x1d2beb0;  1 drivers
v0x19de490_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x19de530_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x19c45a0_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x19c4640_0 .net "nandOut", 0 0, L_0x1d2c400;  1 drivers
v0x19c4710_0 .net "nandgate", 0 0, L_0x1d2c240;  1 drivers
v0x19bf2f0_0 .net "norOut", 0 0, L_0x1d2c340;  1 drivers
v0x19bf3c0_0 .net "norgate", 0 0, L_0x1d2c080;  1 drivers
v0x19bf460_0 .net "result", 0 0, L_0x1d2d370;  1 drivers
L_0x7fc9b75cc9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a7a450_0 .net "slt", 0 0, L_0x7fc9b75cc9a8;  1 drivers
v0x1a7a520_0 .net "xorgate", 0 0, L_0x1d2c180;  1 drivers
S_0x1a9ec60 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x19b9e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d2bc30 .functor AND 1, L_0x1d2d5c0, L_0x1d2bbc0, C4<1>, C4<1>;
L_0x1d2bcf0 .functor XOR 1, L_0x1d2d5c0, L_0x1d2bbc0, C4<0>, C4<0>;
L_0x1d2bdf0 .functor AND 1, L_0x1d2bcf0, L_0x1d2b9a0, C4<1>, C4<1>;
L_0x1d2beb0 .functor OR 1, L_0x1d2bdf0, L_0x1d2bc30, C4<0>, C4<0>;
L_0x1d2c010 .functor XOR 1, L_0x1d2bcf0, L_0x1d2b9a0, C4<0>, C4<0>;
v0x1abde70_0 .net "G", 0 0, L_0x1d2bc30;  1 drivers
v0x19fd500_0 .net "P", 0 0, L_0x1d2bcf0;  1 drivers
v0x19fd5a0_0 .net "PandCin", 0 0, L_0x1d2bdf0;  1 drivers
v0x1bcfa40_0 .net "a", 0 0, L_0x1d2d5c0;  alias, 1 drivers
v0x1bcfb00_0 .net "b", 0 0, L_0x1d2bbc0;  alias, 1 drivers
v0x1b5df00_0 .net "carryin", 0 0, L_0x1d2b9a0;  alias, 1 drivers
v0x1b5dfc0_0 .net "carryout", 0 0, L_0x1d2beb0;  alias, 1 drivers
v0x1b6d430_0 .net "sum", 0 0, L_0x1d2c010;  alias, 1 drivers
S_0x1b68170 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x19b9e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d2c510 .functor NOT 1, L_0x1d2c580, C4<0>, C4<0>, C4<0>;
L_0x1d2c670 .functor NOT 1, L_0x1d2c6e0, C4<0>, C4<0>, C4<0>;
L_0x1d2c7d0 .functor NOT 1, L_0x1d2c840, C4<0>, C4<0>, C4<0>;
L_0x1d2c930 .functor AND 1, L_0x1d2c7d0, L_0x1d2c670, L_0x1d2c510, L_0x1d2c010;
L_0x1d2cb20 .functor AND 1, L_0x1d2c7d0, L_0x1d2c670, L_0x1d2cb90, L_0x1d2c180;
L_0x1d2cc30 .functor AND 1, L_0x1d2c7d0, L_0x1d2cd70, L_0x1d2c510, L_0x7fc9b75cc9a8;
L_0x1d2ce60 .functor AND 1, L_0x1d2c7d0, L_0x1d2ced0, L_0x1d2d000, L_0x1d2c400;
L_0x1d2d0f0 .functor AND 1, L_0x1d2d280, L_0x1d2c670, L_0x1d2c510, L_0x1d2c340;
L_0x1d2d370/0/0 .functor OR 1, L_0x1d2c930, L_0x1d2cb20, L_0x1d2cc30, L_0x1d2ce60;
L_0x1d2d370/0/4 .functor OR 1, L_0x1d2d0f0, C4<0>, C4<0>, C4<0>;
L_0x1d2d370 .functor OR 1, L_0x1d2d370/0/0, L_0x1d2d370/0/4, C4<0>, C4<0>;
v0x1b62eb0_0 .net *"_s1", 0 0, L_0x1d2c580;  1 drivers
v0x1b62f90_0 .net *"_s11", 0 0, L_0x1d2ced0;  1 drivers
v0x1b49020_0 .net *"_s13", 0 0, L_0x1d2d000;  1 drivers
v0x1b490e0_0 .net *"_s15", 0 0, L_0x1d2d280;  1 drivers
v0x1b43d70_0 .net *"_s3", 0 0, L_0x1d2c6e0;  1 drivers
v0x1b43ea0_0 .net *"_s5", 0 0, L_0x1d2c840;  1 drivers
v0x1b3eac0_0 .net *"_s7", 0 0, L_0x1d2cb90;  1 drivers
v0x1b3eba0_0 .net *"_s9", 0 0, L_0x1d2cd70;  1 drivers
v0x1aec690_0 .net "a0", 0 0, L_0x1d2c010;  alias, 1 drivers
v0x1aec730_0 .net "a1", 0 0, L_0x1d2c180;  alias, 1 drivers
v0x1aec7d0_0 .net "a2", 0 0, L_0x7fc9b75cc9a8;  alias, 1 drivers
v0x1ac82d0_0 .net "a3", 0 0, L_0x1d2c400;  alias, 1 drivers
v0x1ac8390_0 .net "a4", 0 0, L_0x1d2c340;  alias, 1 drivers
v0x1ac8450_0 .net "addWire", 0 0, L_0x1d2c930;  1 drivers
v0x1ac3010_0 .net "nandWire", 0 0, L_0x1d2ce60;  1 drivers
v0x1ac30b0_0 .net "norWire", 0 0, L_0x1d2d0f0;  1 drivers
v0x1ac3170_0 .net "ns0", 0 0, L_0x1d2c510;  1 drivers
v0x1aa92b0_0 .net "ns1", 0 0, L_0x1d2c670;  1 drivers
v0x1aa3ee0_0 .net "ns2", 0 0, L_0x1d2c7d0;  1 drivers
v0x1aa3fa0_0 .net "out", 0 0, L_0x1d2d370;  alias, 1 drivers
v0x1aa4060_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1a02780_0 .net "sltWire", 0 0, L_0x1d2cc30;  1 drivers
v0x1a02840_0 .net "xorWire", 0 0, L_0x1d2cb20;  1 drivers
L_0x1d2c580 .part v0x1a6ace0_0, 0, 1;
L_0x1d2c6e0 .part v0x1a6ace0_0, 1, 1;
L_0x1d2c840 .part v0x1a6ace0_0, 2, 1;
L_0x1d2cb90 .part v0x1a6ace0_0, 0, 1;
L_0x1d2cd70 .part v0x1a6ace0_0, 1, 1;
L_0x1d2ced0 .part v0x1a6ace0_0, 1, 1;
L_0x1d2d000 .part v0x1a6ace0_0, 0, 1;
L_0x1d2d280 .part v0x1a6ace0_0, 2, 1;
S_0x1a79880 .scope generate, "genALUs[24]" "genALUs[24]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x1ba1630 .param/l "bit" 0 4 127, +C4<011000>;
S_0x1a78cb0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1a79880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d2bad0 .functor XOR 1, L_0x1d2d700, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d2dd10 .functor NOR 1, L_0x1d11be0, L_0x1d2d700, C4<0>, C4<0>;
L_0x1d2de10 .functor XOR 1, L_0x1d11be0, L_0x1d2d700, C4<0>, C4<0>;
L_0x1d2ded0 .functor NAND 1, L_0x1d11be0, L_0x1d2d700, C4<1>, C4<1>;
L_0x1d2dfd0 .functor XOR 1, v0x1a7d6b0_0, L_0x1d2dd10, C4<0>, C4<0>;
L_0x1d2e090 .functor XOR 1, v0x1a7d6b0_0, L_0x1d2ded0, C4<0>, C4<0>;
v0x1a6c3e0_0 .net "a", 0 0, L_0x1d11be0;  1 drivers
v0x1a6c4d0_0 .net "addSubtract", 0 0, L_0x1d2dca0;  1 drivers
v0x1a6b810_0 .net "b", 0 0, L_0x1d2d700;  1 drivers
v0x1a6b8b0_0 .net "bOut", 0 0, L_0x1d2bad0;  1 drivers
v0x1a6b980_0 .net "carryin", 0 0, L_0x1d2d7a0;  1 drivers
v0x19c9f80_0 .net "carryout", 0 0, L_0x1d2db40;  1 drivers
v0x19ca050_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x19ca0f0_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x19f3650_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x19f36f0_0 .net "nandOut", 0 0, L_0x1d2e090;  1 drivers
v0x19f3790_0 .net "nandgate", 0 0, L_0x1d2ded0;  1 drivers
v0x19f8940_0 .net "norOut", 0 0, L_0x1d2dfd0;  1 drivers
v0x19f8a10_0 .net "norgate", 0 0, L_0x1d2dd10;  1 drivers
v0x19f8ab0_0 .net "result", 0 0, L_0x1d11990;  1 drivers
L_0x7fc9b75cc9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a0d470_0 .net "slt", 0 0, L_0x7fc9b75cc9f0;  1 drivers
v0x1a0d540_0 .net "xorgate", 0 0, L_0x1d2de10;  1 drivers
S_0x1a77510 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1a78cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d2bb40 .functor AND 1, L_0x1d11be0, L_0x1d2bad0, C4<1>, C4<1>;
L_0x1d2d980 .functor XOR 1, L_0x1d11be0, L_0x1d2bad0, C4<0>, C4<0>;
L_0x1d2da80 .functor AND 1, L_0x1d2d980, L_0x1d2d7a0, C4<1>, C4<1>;
L_0x1d2db40 .functor OR 1, L_0x1d2da80, L_0x1d2bb40, C4<0>, C4<0>;
L_0x1d2dca0 .functor XOR 1, L_0x1d2d980, L_0x1d2d7a0, C4<0>, C4<0>;
v0x1a781c0_0 .net "G", 0 0, L_0x1d2bb40;  1 drivers
v0x1a76940_0 .net "P", 0 0, L_0x1d2d980;  1 drivers
v0x1a76a00_0 .net "PandCin", 0 0, L_0x1d2da80;  1 drivers
v0x1a75d70_0 .net "a", 0 0, L_0x1d11be0;  alias, 1 drivers
v0x1a75e30_0 .net "b", 0 0, L_0x1d2bad0;  alias, 1 drivers
v0x1a75ef0_0 .net "carryin", 0 0, L_0x1d2d7a0;  alias, 1 drivers
v0x1a751a0_0 .net "carryout", 0 0, L_0x1d2db40;  alias, 1 drivers
v0x1a75260_0 .net "sum", 0 0, L_0x1d2dca0;  alias, 1 drivers
S_0x1a745d0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1a78cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d2e1a0 .functor NOT 1, L_0x1d2e210, C4<0>, C4<0>, C4<0>;
L_0x1d2e300 .functor NOT 1, L_0x1d2e370, C4<0>, C4<0>, C4<0>;
L_0x1d2e460 .functor NOT 1, L_0x1d2e4d0, C4<0>, C4<0>, C4<0>;
L_0x1d2e5c0 .functor AND 1, L_0x1d2e460, L_0x1d2e300, L_0x1d2e1a0, L_0x1d2dca0;
L_0x1d2e7b0 .functor AND 1, L_0x1d2e460, L_0x1d2e300, L_0x1d2e820, L_0x1d2de10;
L_0x1d2e8c0 .functor AND 1, L_0x1d2e460, L_0x1d2e9c0, L_0x1d2e1a0, L_0x7fc9b75cc9f0;
L_0x1d2eab0 .functor AND 1, L_0x1d2e460, L_0x1d2eb20, L_0x1d2ec50, L_0x1d2e090;
L_0x1d11710 .functor AND 1, L_0x1d118a0, L_0x1d2e300, L_0x1d2e1a0, L_0x1d2dfd0;
L_0x1d11990/0/0 .functor OR 1, L_0x1d2e5c0, L_0x1d2e7b0, L_0x1d2e8c0, L_0x1d2eab0;
L_0x1d11990/0/4 .functor OR 1, L_0x1d11710, C4<0>, C4<0>, C4<0>;
L_0x1d11990 .functor OR 1, L_0x1d11990/0/0, L_0x1d11990/0/4, C4<0>, C4<0>;
v0x1a73ab0_0 .net *"_s1", 0 0, L_0x1d2e210;  1 drivers
v0x1a72e30_0 .net *"_s11", 0 0, L_0x1d2eb20;  1 drivers
v0x1a72f10_0 .net *"_s13", 0 0, L_0x1d2ec50;  1 drivers
v0x1a72260_0 .net *"_s15", 0 0, L_0x1d118a0;  1 drivers
v0x1a72340_0 .net *"_s3", 0 0, L_0x1d2e370;  1 drivers
v0x1a71690_0 .net *"_s5", 0 0, L_0x1d2e4d0;  1 drivers
v0x1a71770_0 .net *"_s7", 0 0, L_0x1d2e820;  1 drivers
v0x1a70ac0_0 .net *"_s9", 0 0, L_0x1d2e9c0;  1 drivers
v0x1a70ba0_0 .net "a0", 0 0, L_0x1d2dca0;  alias, 1 drivers
v0x1a70c40_0 .net "a1", 0 0, L_0x1d2de10;  alias, 1 drivers
v0x1a6fef0_0 .net "a2", 0 0, L_0x7fc9b75cc9f0;  alias, 1 drivers
v0x1a6ffb0_0 .net "a3", 0 0, L_0x1d2e090;  alias, 1 drivers
v0x1a70070_0 .net "a4", 0 0, L_0x1d2dfd0;  alias, 1 drivers
v0x1a6f320_0 .net "addWire", 0 0, L_0x1d2e5c0;  1 drivers
v0x1a6f3c0_0 .net "nandWire", 0 0, L_0x1d2eab0;  1 drivers
v0x1a6f480_0 .net "norWire", 0 0, L_0x1d11710;  1 drivers
v0x1a6e750_0 .net "ns0", 0 0, L_0x1d2e1a0;  1 drivers
v0x1a6db80_0 .net "ns1", 0 0, L_0x1d2e300;  1 drivers
v0x1a6dc40_0 .net "ns2", 0 0, L_0x1d2e460;  1 drivers
v0x1a6dd00_0 .net "out", 0 0, L_0x1d11990;  alias, 1 drivers
v0x1a6cfb0_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1a6d050_0 .net "sltWire", 0 0, L_0x1d2e8c0;  1 drivers
v0x1a6d110_0 .net "xorWire", 0 0, L_0x1d2e7b0;  1 drivers
L_0x1d2e210 .part v0x1a6ace0_0, 0, 1;
L_0x1d2e370 .part v0x1a6ace0_0, 1, 1;
L_0x1d2e4d0 .part v0x1a6ace0_0, 2, 1;
L_0x1d2e820 .part v0x1a6ace0_0, 0, 1;
L_0x1d2e9c0 .part v0x1a6ace0_0, 1, 1;
L_0x1d2eb20 .part v0x1a6ace0_0, 1, 1;
L_0x1d2ec50 .part v0x1a6ace0_0, 0, 1;
L_0x1d118a0 .part v0x1a6ace0_0, 2, 1;
S_0x1a12770 .scope generate, "genALUs[25]" "genALUs[25]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x1a12930 .param/l "bit" 0 4 127, +C4<011001>;
S_0x1a17a70 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1a12770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d11ed0 .functor XOR 1, L_0x1d31df0, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d12390 .functor NOR 1, L_0x1d31d50, L_0x1d31df0, C4<0>, C4<0>;
L_0x1d12490 .functor XOR 1, L_0x1d31d50, L_0x1d31df0, C4<0>, C4<0>;
L_0x1d12550 .functor NAND 1, L_0x1d31d50, L_0x1d31df0, C4<1>, C4<1>;
L_0x1d12650 .functor XOR 1, v0x1a7d6b0_0, L_0x1d12390, C4<0>, C4<0>;
L_0x1d30d50 .functor XOR 1, v0x1a7d6b0_0, L_0x1d12550, C4<0>, C4<0>;
v0x1b16520_0 .net "a", 0 0, L_0x1d31d50;  1 drivers
v0x1b16610_0 .net "addSubtract", 0 0, L_0x1d12320;  1 drivers
v0x1b166b0_0 .net "b", 0 0, L_0x1d31df0;  1 drivers
v0x1b1b830_0 .net "bOut", 0 0, L_0x1d11ed0;  1 drivers
v0x1b1b900_0 .net "carryin", 0 0, L_0x1d11c80;  1 drivers
v0x1b1b9a0_0 .net "carryout", 0 0, L_0x1d121c0;  1 drivers
v0x1b27bf0_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x1b27c90_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x1b27d30_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1b72e70_0 .net "nandOut", 0 0, L_0x1d30d50;  1 drivers
v0x1b72f40_0 .net "nandgate", 0 0, L_0x1d12550;  1 drivers
v0x1b72fe0_0 .net "norOut", 0 0, L_0x1d12650;  1 drivers
v0x1b78160_0 .net "norgate", 0 0, L_0x1d12390;  1 drivers
v0x1b78200_0 .net "result", 0 0, L_0x1d31b00;  1 drivers
L_0x7fc9b75cca38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b782d0_0 .net "slt", 0 0, L_0x7fc9b75cca38;  1 drivers
v0x1b7d450_0 .net "xorgate", 0 0, L_0x1d12490;  1 drivers
S_0x1a31890 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1a17a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d11f40 .functor AND 1, L_0x1d31d50, L_0x1d11ed0, C4<1>, C4<1>;
L_0x1d12000 .functor XOR 1, L_0x1d31d50, L_0x1d11ed0, C4<0>, C4<0>;
L_0x1d12100 .functor AND 1, L_0x1d12000, L_0x1d11c80, C4<1>, C4<1>;
L_0x1d121c0 .functor OR 1, L_0x1d12100, L_0x1d11f40, C4<0>, C4<0>;
L_0x1d12320 .functor XOR 1, L_0x1d12000, L_0x1d11c80, C4<0>, C4<0>;
v0x1a2c670_0 .net "G", 0 0, L_0x1d11f40;  1 drivers
v0x1a36b90_0 .net "P", 0 0, L_0x1d12000;  1 drivers
v0x1a36c50_0 .net "PandCin", 0 0, L_0x1d12100;  1 drivers
v0x1a36d20_0 .net "a", 0 0, L_0x1d31d50;  alias, 1 drivers
v0x1a4b690_0 .net "b", 0 0, L_0x1d11ed0;  alias, 1 drivers
v0x1a4b780_0 .net "carryin", 0 0, L_0x1d11c80;  alias, 1 drivers
v0x1a50990_0 .net "carryout", 0 0, L_0x1d121c0;  alias, 1 drivers
v0x1a50a50_0 .net "sum", 0 0, L_0x1d12320;  alias, 1 drivers
S_0x1a57a80 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1a17a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d30dc0 .functor NOT 1, L_0x1d30e30, C4<0>, C4<0>, C4<0>;
L_0x1d30ed0 .functor NOT 1, L_0x1d30f40, C4<0>, C4<0>, C4<0>;
L_0x1d30fe0 .functor NOT 1, L_0x1d31050, C4<0>, C4<0>, C4<0>;
L_0x1d31140 .functor AND 1, L_0x1d30fe0, L_0x1d30ed0, L_0x1d30dc0, L_0x1d12320;
L_0x1d31330 .functor AND 1, L_0x1d30fe0, L_0x1d30ed0, L_0x1d313a0, L_0x1d12490;
L_0x1d31440 .functor AND 1, L_0x1d30fe0, L_0x1d31540, L_0x1d30dc0, L_0x7fc9b75cca38;
L_0x1d31630 .functor AND 1, L_0x1d30fe0, L_0x1d316a0, L_0x1d31790, L_0x1d30d50;
L_0x1d31880 .functor AND 1, L_0x1d31a10, L_0x1d30ed0, L_0x1d30dc0, L_0x1d12650;
L_0x1d31b00/0/0 .functor OR 1, L_0x1d31140, L_0x1d31330, L_0x1d31440, L_0x1d31630;
L_0x1d31b00/0/4 .functor OR 1, L_0x1d31880, C4<0>, C4<0>, C4<0>;
L_0x1d31b00 .functor OR 1, L_0x1d31b00/0/0, L_0x1d31b00/0/4, C4<0>, C4<0>;
v0x1ab3f80_0 .net *"_s1", 0 0, L_0x1d30e30;  1 drivers
v0x1ab4060_0 .net *"_s11", 0 0, L_0x1d316a0;  1 drivers
v0x1ab91c0_0 .net *"_s13", 0 0, L_0x1d31790;  1 drivers
v0x1ab9280_0 .net *"_s15", 0 0, L_0x1d31a10;  1 drivers
v0x1ab9360_0 .net *"_s3", 0 0, L_0x1d30f40;  1 drivers
v0x1ad3000_0 .net *"_s5", 0 0, L_0x1d31050;  1 drivers
v0x1ad30e0_0 .net *"_s7", 0 0, L_0x1d313a0;  1 drivers
v0x1ad82e0_0 .net *"_s9", 0 0, L_0x1d31540;  1 drivers
v0x1ad83c0_0 .net "a0", 0 0, L_0x1d12320;  alias, 1 drivers
v0x1ad8460_0 .net "a1", 0 0, L_0x1d12490;  alias, 1 drivers
v0x1aecdf0_0 .net "a2", 0 0, L_0x7fc9b75cca38;  alias, 1 drivers
v0x1aece90_0 .net "a3", 0 0, L_0x1d30d50;  alias, 1 drivers
v0x1aecf50_0 .net "a4", 0 0, L_0x1d12650;  alias, 1 drivers
v0x1af20f0_0 .net "addWire", 0 0, L_0x1d31140;  1 drivers
v0x1af2190_0 .net "nandWire", 0 0, L_0x1d31630;  1 drivers
v0x1af2250_0 .net "norWire", 0 0, L_0x1d31880;  1 drivers
v0x1af73f0_0 .net "ns0", 0 0, L_0x1d30dc0;  1 drivers
v0x1afc6f0_0 .net "ns1", 0 0, L_0x1d30ed0;  1 drivers
v0x1afc7b0_0 .net "ns2", 0 0, L_0x1d30fe0;  1 drivers
v0x1afc870_0 .net "out", 0 0, L_0x1d31b00;  alias, 1 drivers
v0x1b11220_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1b112e0_0 .net "sltWire", 0 0, L_0x1d31440;  1 drivers
v0x1b113a0_0 .net "xorWire", 0 0, L_0x1d31330;  1 drivers
L_0x1d30e30 .part v0x1a6ace0_0, 0, 1;
L_0x1d30f40 .part v0x1a6ace0_0, 1, 1;
L_0x1d31050 .part v0x1a6ace0_0, 2, 1;
L_0x1d313a0 .part v0x1a6ace0_0, 0, 1;
L_0x1d31540 .part v0x1a6ace0_0, 1, 1;
L_0x1d316a0 .part v0x1a6ace0_0, 1, 1;
L_0x1d31790 .part v0x1a6ace0_0, 0, 1;
L_0x1d31a10 .part v0x1a6ace0_0, 2, 1;
S_0x1b91f60 .scope generate, "genALUs[26]" "genALUs[26]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x1b92120 .param/l "bit" 0 4 127, +C4<011010>;
S_0x1b97260 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1b91f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d11db0 .functor XOR 1, L_0x1d31e90, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d324d0 .functor NOR 1, L_0x1d339d0, L_0x1d31e90, C4<0>, C4<0>;
L_0x1d325d0 .functor XOR 1, L_0x1d339d0, L_0x1d31e90, C4<0>, C4<0>;
L_0x1d32690 .functor NAND 1, L_0x1d339d0, L_0x1d31e90, C4<1>, C4<1>;
L_0x1d32790 .functor XOR 1, v0x1a7d6b0_0, L_0x1d324d0, C4<0>, C4<0>;
L_0x1d32850 .functor XOR 1, v0x1a7d6b0_0, L_0x1d32690, C4<0>, C4<0>;
v0x1acde70_0 .net "a", 0 0, L_0x1d339d0;  1 drivers
v0x1aaeba0_0 .net "addSubtract", 0 0, L_0x1d32460;  1 drivers
v0x1aaec40_0 .net "b", 0 0, L_0x1d31e90;  1 drivers
v0x1aaece0_0 .net "bOut", 0 0, L_0x1d11db0;  1 drivers
v0x1aaed80_0 .net "carryin", 0 0, L_0x1d31f30;  1 drivers
v0x1a9a0b0_0 .net "carryout", 0 0, L_0x1d32300;  1 drivers
v0x1a9a180_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x1a9a220_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x1a94db0_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1a94e50_0 .net "nandOut", 0 0, L_0x1d32850;  1 drivers
v0x1a94f20_0 .net "nandgate", 0 0, L_0x1d32690;  1 drivers
v0x1a8fa80_0 .net "norOut", 0 0, L_0x1d32790;  1 drivers
v0x1a8fb50_0 .net "norgate", 0 0, L_0x1d324d0;  1 drivers
v0x1a8fbf0_0 .net "result", 0 0, L_0x1d33780;  1 drivers
L_0x7fc9b75cca80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x19ee320_0 .net "slt", 0 0, L_0x7fc9b75cca80;  1 drivers
v0x19ee3f0_0 .net "xorgate", 0 0, L_0x1d325d0;  1 drivers
S_0x1b9c560 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1b97260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d11e20 .functor AND 1, L_0x1d339d0, L_0x1d11db0, C4<1>, C4<1>;
L_0x1d32140 .functor XOR 1, L_0x1d339d0, L_0x1d11db0, C4<0>, C4<0>;
L_0x1d32240 .functor AND 1, L_0x1d32140, L_0x1d31f30, C4<1>, C4<1>;
L_0x1d32300 .functor OR 1, L_0x1d32240, L_0x1d11e20, C4<0>, C4<0>;
L_0x1d32460 .functor XOR 1, L_0x1d32140, L_0x1d31f30, C4<0>, C4<0>;
v0x1bb1090_0 .net "G", 0 0, L_0x1d11e20;  1 drivers
v0x1bb1170_0 .net "P", 0 0, L_0x1d32140;  1 drivers
v0x1bb1230_0 .net "PandCin", 0 0, L_0x1d32240;  1 drivers
v0x1bb6390_0 .net "a", 0 0, L_0x1d339d0;  alias, 1 drivers
v0x1bb6450_0 .net "b", 0 0, L_0x1d11db0;  alias, 1 drivers
v0x1bbb690_0 .net "carryin", 0 0, L_0x1d31f30;  alias, 1 drivers
v0x1bbb750_0 .net "carryout", 0 0, L_0x1d32300;  alias, 1 drivers
v0x1bbb810_0 .net "sum", 0 0, L_0x1d32460;  alias, 1 drivers
S_0x1bd01a0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1b97260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d32960 .functor NOT 1, L_0x1d329d0, C4<0>, C4<0>, C4<0>;
L_0x1d32ac0 .functor NOT 1, L_0x1d32b30, C4<0>, C4<0>, C4<0>;
L_0x1d32c20 .functor NOT 1, L_0x1d32c90, C4<0>, C4<0>, C4<0>;
L_0x1d32d80 .functor AND 1, L_0x1d32c20, L_0x1d32ac0, L_0x1d32960, L_0x1d32460;
L_0x1d32f70 .functor AND 1, L_0x1d32c20, L_0x1d32ac0, L_0x1d32fe0, L_0x1d325d0;
L_0x1d33080 .functor AND 1, L_0x1d32c20, L_0x1d33180, L_0x1d32960, L_0x7fc9b75cca80;
L_0x1d33270 .functor AND 1, L_0x1d32c20, L_0x1d332e0, L_0x1d33410, L_0x1d32850;
L_0x1d33500 .functor AND 1, L_0x1d33690, L_0x1d32ac0, L_0x1d32960, L_0x1d32790;
L_0x1d33780/0/0 .functor OR 1, L_0x1d32d80, L_0x1d32f70, L_0x1d33080, L_0x1d33270;
L_0x1d33780/0/4 .functor OR 1, L_0x1d33500, C4<0>, C4<0>, C4<0>;
L_0x1d33780 .functor OR 1, L_0x1d33780/0/0, L_0x1d33780/0/4, C4<0>, C4<0>;
v0x1bd7340_0 .net *"_s1", 0 0, L_0x1d329d0;  1 drivers
v0x1bd7420_0 .net *"_s11", 0 0, L_0x1d332e0;  1 drivers
v0x1bd9e70_0 .net *"_s13", 0 0, L_0x1d33410;  1 drivers
v0x1bd9f30_0 .net *"_s15", 0 0, L_0x1d33690;  1 drivers
v0x1bda010_0 .net *"_s3", 0 0, L_0x1d32b30;  1 drivers
v0x1b2ac10_0 .net *"_s5", 0 0, L_0x1d32c90;  1 drivers
v0x1b2acd0_0 .net *"_s7", 0 0, L_0x1d32fe0;  1 drivers
v0x1b2adb0_0 .net *"_s9", 0 0, L_0x1d33180;  1 drivers
v0x1a5a630_0 .net "a0", 0 0, L_0x1d32460;  alias, 1 drivers
v0x1a5a6d0_0 .net "a1", 0 0, L_0x1d325d0;  alias, 1 drivers
v0x1a5a770_0 .net "a2", 0 0, L_0x7fc9b75cca80;  alias, 1 drivers
v0x1b59060_0 .net "a3", 0 0, L_0x1d32850;  alias, 1 drivers
v0x1b59120_0 .net "a4", 0 0, L_0x1d32790;  alias, 1 drivers
v0x1b591e0_0 .net "addWire", 0 0, L_0x1d32d80;  1 drivers
v0x1b53d60_0 .net "nandWire", 0 0, L_0x1d33270;  1 drivers
v0x1b53e20_0 .net "norWire", 0 0, L_0x1d33500;  1 drivers
v0x1b53ee0_0 .net "ns0", 0 0, L_0x1d32960;  1 drivers
v0x1b4eb70_0 .net "ns1", 0 0, L_0x1d32ac0;  1 drivers
v0x1b4ec10_0 .net "ns2", 0 0, L_0x1d32c20;  1 drivers
v0x1b39e50_0 .net "out", 0 0, L_0x1d33780;  alias, 1 drivers
v0x1b39f10_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1b39fd0_0 .net "sltWire", 0 0, L_0x1d33080;  1 drivers
v0x1acdcd0_0 .net "xorWire", 0 0, L_0x1d32f70;  1 drivers
L_0x1d329d0 .part v0x1a6ace0_0, 0, 1;
L_0x1d32b30 .part v0x1a6ace0_0, 1, 1;
L_0x1d32c90 .part v0x1a6ace0_0, 2, 1;
L_0x1d32fe0 .part v0x1a6ace0_0, 0, 1;
L_0x1d33180 .part v0x1a6ace0_0, 1, 1;
L_0x1d332e0 .part v0x1a6ace0_0, 1, 1;
L_0x1d33410 .part v0x1a6ace0_0, 0, 1;
L_0x1d33690 .part v0x1a6ace0_0, 2, 1;
S_0x19d9840 .scope generate, "genALUs[27]" "genALUs[27]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x19d9a00 .param/l "bit" 0 4 127, +C4<011011>;
S_0x19d4540 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x19d9840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d32060 .functor XOR 1, L_0x1d356a0, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d34140 .functor NOR 1, L_0x1d35600, L_0x1d356a0, C4<0>, C4<0>;
L_0x1d34240 .functor XOR 1, L_0x1d35600, L_0x1d356a0, C4<0>, C4<0>;
L_0x1d34300 .functor NAND 1, L_0x1d35600, L_0x1d356a0, C4<1>, C4<1>;
L_0x1d34400 .functor XOR 1, v0x1a7d6b0_0, L_0x1d34140, C4<0>, C4<0>;
L_0x1d344c0 .functor XOR 1, v0x1a7d6b0_0, L_0x1d34300, C4<0>, C4<0>;
v0x1aa4650_0 .net "a", 0 0, L_0x1d35600;  1 drivers
v0x1aa4740_0 .net "addSubtract", 0 0, L_0x1d340d0;  1 drivers
v0x1aa47e0_0 .net "b", 0 0, L_0x1d356a0;  1 drivers
v0x1a9f390_0 .net "bOut", 0 0, L_0x1d32060;  1 drivers
v0x1a9f460_0 .net "carryin", 0 0, L_0x1d33a70;  1 drivers
v0x1a9f550_0 .net "carryout", 0 0, L_0x1d33f70;  1 drivers
v0x1a8a7b0_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x1a8a850_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x1a8a8f0_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1a8a990_0 .net "nandOut", 0 0, L_0x1d344c0;  1 drivers
v0x1a02ef0_0 .net "nandgate", 0 0, L_0x1d34300;  1 drivers
v0x1a02f90_0 .net "norOut", 0 0, L_0x1d34400;  1 drivers
v0x1a03060_0 .net "norgate", 0 0, L_0x1d34140;  1 drivers
v0x19fdc30_0 .net "result", 0 0, L_0x1d353b0;  1 drivers
L_0x7fc9b75ccac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x19fdd00_0 .net "slt", 0 0, L_0x7fc9b75ccac8;  1 drivers
v0x19fddd0_0 .net "xorgate", 0 0, L_0x1d34240;  1 drivers
S_0x19cf320 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x19d4540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d33cf0 .functor AND 1, L_0x1d35600, L_0x1d32060, C4<1>, C4<1>;
L_0x1d33db0 .functor XOR 1, L_0x1d35600, L_0x1d32060, C4<0>, C4<0>;
L_0x1d33eb0 .functor AND 1, L_0x1d33db0, L_0x1d33a70, C4<1>, C4<1>;
L_0x1d33f70 .functor OR 1, L_0x1d33eb0, L_0x1d33cf0, C4<0>, C4<0>;
L_0x1d340d0 .functor XOR 1, L_0x1d33db0, L_0x1d33a70, C4<0>, C4<0>;
v0x19ee4e0_0 .net "G", 0 0, L_0x1d33cf0;  1 drivers
v0x1b82740_0 .net "P", 0 0, L_0x1d33db0;  1 drivers
v0x1b82800_0 .net "PandCin", 0 0, L_0x1d33eb0;  1 drivers
v0x1b828d0_0 .net "a", 0 0, L_0x1d35600;  alias, 1 drivers
v0x1b6dba0_0 .net "b", 0 0, L_0x1d32060;  alias, 1 drivers
v0x1b6dc60_0 .net "carryin", 0 0, L_0x1d33a70;  alias, 1 drivers
v0x1b6dd20_0 .net "carryout", 0 0, L_0x1d33f70;  alias, 1 drivers
v0x1b688e0_0 .net "sum", 0 0, L_0x1d340d0;  alias, 1 drivers
S_0x1b63620 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x19d4540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d345d0 .functor NOT 1, L_0x1d34640, C4<0>, C4<0>, C4<0>;
L_0x1d34730 .functor NOT 1, L_0x1d347a0, C4<0>, C4<0>, C4<0>;
L_0x1d34890 .functor NOT 1, L_0x1d34900, C4<0>, C4<0>, C4<0>;
L_0x1d349f0 .functor AND 1, L_0x1d34890, L_0x1d34730, L_0x1d345d0, L_0x1d340d0;
L_0x1d34be0 .functor AND 1, L_0x1d34890, L_0x1d34730, L_0x1d34c50, L_0x1d34240;
L_0x1d34cf0 .functor AND 1, L_0x1d34890, L_0x1d34df0, L_0x1d345d0, L_0x7fc9b75ccac8;
L_0x1d34ee0 .functor AND 1, L_0x1d34890, L_0x1d34f50, L_0x1d35040, L_0x1d344c0;
L_0x1d35130 .functor AND 1, L_0x1d352c0, L_0x1d34730, L_0x1d345d0, L_0x1d34400;
L_0x1d353b0/0/0 .functor OR 1, L_0x1d349f0, L_0x1d34be0, L_0x1d34cf0, L_0x1d34ee0;
L_0x1d353b0/0/4 .functor OR 1, L_0x1d35130, C4<0>, C4<0>, C4<0>;
L_0x1d353b0 .functor OR 1, L_0x1d353b0/0/0, L_0x1d353b0/0/4, C4<0>, C4<0>;
v0x1b68a40_0 .net *"_s1", 0 0, L_0x1d34640;  1 drivers
v0x1b5e360_0 .net *"_s11", 0 0, L_0x1d34f50;  1 drivers
v0x1b5e440_0 .net *"_s13", 0 0, L_0x1d35040;  1 drivers
v0x1b5e530_0 .net *"_s15", 0 0, L_0x1d352c0;  1 drivers
v0x1b49790_0 .net *"_s3", 0 0, L_0x1d347a0;  1 drivers
v0x1b498c0_0 .net *"_s5", 0 0, L_0x1d34900;  1 drivers
v0x1b444e0_0 .net *"_s7", 0 0, L_0x1d34c50;  1 drivers
v0x1b445c0_0 .net *"_s9", 0 0, L_0x1d34df0;  1 drivers
v0x1b446a0_0 .net "a0", 0 0, L_0x1d340d0;  alias, 1 drivers
v0x1b3f230_0 .net "a1", 0 0, L_0x1d34240;  alias, 1 drivers
v0x1b3f2d0_0 .net "a2", 0 0, L_0x7fc9b75ccac8;  alias, 1 drivers
v0x1b3f390_0 .net "a3", 0 0, L_0x1d344c0;  alias, 1 drivers
v0x1ac8a40_0 .net "a4", 0 0, L_0x1d34400;  alias, 1 drivers
v0x1ac8b00_0 .net "addWire", 0 0, L_0x1d349f0;  1 drivers
v0x1ac8bc0_0 .net "nandWire", 0 0, L_0x1d34ee0;  1 drivers
v0x1ac3780_0 .net "norWire", 0 0, L_0x1d35130;  1 drivers
v0x1ac3840_0 .net "ns0", 0 0, L_0x1d345d0;  1 drivers
v0x1abe4c0_0 .net "ns1", 0 0, L_0x1d34730;  1 drivers
v0x1abe580_0 .net "ns2", 0 0, L_0x1d34890;  1 drivers
v0x1abe640_0 .net "out", 0 0, L_0x1d353b0;  alias, 1 drivers
v0x1aa9910_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1aa99d0_0 .net "sltWire", 0 0, L_0x1d34cf0;  1 drivers
v0x1aa9a90_0 .net "xorWire", 0 0, L_0x1d34be0;  1 drivers
L_0x1d34640 .part v0x1a6ace0_0, 0, 1;
L_0x1d347a0 .part v0x1a6ace0_0, 1, 1;
L_0x1d34900 .part v0x1a6ace0_0, 2, 1;
L_0x1d34c50 .part v0x1a6ace0_0, 0, 1;
L_0x1d34df0 .part v0x1a6ace0_0, 1, 1;
L_0x1d34f50 .part v0x1a6ace0_0, 1, 1;
L_0x1d35040 .part v0x1a6ace0_0, 0, 1;
L_0x1d352c0 .part v0x1a6ace0_0, 2, 1;
S_0x19e90b0 .scope generate, "genALUs[28]" "genALUs[28]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x19e9270 .param/l "bit" 0 4 127, +C4<011100>;
S_0x19e3df0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x19e90b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d33ba0 .functor XOR 1, L_0x1d35740, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d35d60 .functor NOR 1, L_0x1d37260, L_0x1d35740, C4<0>, C4<0>;
L_0x1d35e60 .functor XOR 1, L_0x1d37260, L_0x1d35740, C4<0>, C4<0>;
L_0x1d35f20 .functor NAND 1, L_0x1d37260, L_0x1d35740, C4<1>, C4<1>;
L_0x1d36020 .functor XOR 1, v0x1a7d6b0_0, L_0x1d35d60, C4<0>, C4<0>;
L_0x1d360e0 .functor XOR 1, v0x1a7d6b0_0, L_0x1d35f20, C4<0>, C4<0>;
v0x1b20b90_0 .net "a", 0 0, L_0x1d37260;  1 drivers
v0x1b20c60_0 .net "addSubtract", 0 0, L_0x1d35cf0;  1 drivers
v0x1b20d00_0 .net "b", 0 0, L_0x1d35740;  1 drivers
v0x1b20da0_0 .net "bOut", 0 0, L_0x1d33ba0;  1 drivers
v0x1b0bfc0_0 .net "carryin", 0 0, L_0x1d357e0;  1 drivers
v0x1b0c0b0_0 .net "carryout", 0 0, L_0x1d35b90;  1 drivers
v0x1b0c150_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x1b0c1f0_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x19b3290_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x19b3330_0 .net "nandOut", 0 0, L_0x1d360e0;  1 drivers
v0x19b33d0_0 .net "nandgate", 0 0, L_0x1d35f20;  1 drivers
v0x1b06d10_0 .net "norOut", 0 0, L_0x1d36020;  1 drivers
v0x1b06de0_0 .net "norgate", 0 0, L_0x1d35d60;  1 drivers
v0x1b06e80_0 .net "result", 0 0, L_0x1d37010;  1 drivers
L_0x7fc9b75ccb10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b06f50_0 .net "slt", 0 0, L_0x7fc9b75ccb10;  1 drivers
v0x1b01a60_0 .net "xorgate", 0 0, L_0x1d35e60;  1 drivers
S_0x19dec10 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x19e3df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d33c10 .functor AND 1, L_0x1d37260, L_0x1d33ba0, C4<1>, C4<1>;
L_0x1d359d0 .functor XOR 1, L_0x1d37260, L_0x1d33ba0, C4<0>, C4<0>;
L_0x1d35ad0 .functor AND 1, L_0x1d359d0, L_0x1d357e0, C4<1>, C4<1>;
L_0x1d35b90 .functor OR 1, L_0x1d35ad0, L_0x1d33c10, C4<0>, C4<0>;
L_0x1d35cf0 .functor XOR 1, L_0x1d359d0, L_0x1d357e0, C4<0>, C4<0>;
v0x19c4d10_0 .net "G", 0 0, L_0x1d33c10;  1 drivers
v0x19c4df0_0 .net "P", 0 0, L_0x1d359d0;  1 drivers
v0x19c4eb0_0 .net "PandCin", 0 0, L_0x1d35ad0;  1 drivers
v0x19bfa60_0 .net "a", 0 0, L_0x1d37260;  alias, 1 drivers
v0x19bfb20_0 .net "b", 0 0, L_0x1d33ba0;  alias, 1 drivers
v0x19bfc30_0 .net "carryin", 0 0, L_0x1d357e0;  alias, 1 drivers
v0x19ba6b0_0 .net "carryout", 0 0, L_0x1d35b90;  alias, 1 drivers
v0x19ba770_0 .net "sum", 0 0, L_0x1d35cf0;  alias, 1 drivers
S_0x1bcaf60 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x19e3df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d361f0 .functor NOT 1, L_0x1d36260, C4<0>, C4<0>, C4<0>;
L_0x1d36350 .functor NOT 1, L_0x1d363c0, C4<0>, C4<0>, C4<0>;
L_0x1d364b0 .functor NOT 1, L_0x1d36520, C4<0>, C4<0>, C4<0>;
L_0x1d36610 .functor AND 1, L_0x1d364b0, L_0x1d36350, L_0x1d361f0, L_0x1d35cf0;
L_0x1d36800 .functor AND 1, L_0x1d364b0, L_0x1d36350, L_0x1d36870, L_0x1d35e60;
L_0x1d36910 .functor AND 1, L_0x1d364b0, L_0x1d36a10, L_0x1d361f0, L_0x7fc9b75ccb10;
L_0x1d36b00 .functor AND 1, L_0x1d364b0, L_0x1d36b70, L_0x1d36ca0, L_0x1d360e0;
L_0x1d36d90 .functor AND 1, L_0x1d36f20, L_0x1d36350, L_0x1d361f0, L_0x1d36020;
L_0x1d37010/0/0 .functor OR 1, L_0x1d36610, L_0x1d36800, L_0x1d36910, L_0x1d36b00;
L_0x1d37010/0/4 .functor OR 1, L_0x1d36d90, C4<0>, C4<0>, C4<0>;
L_0x1d37010 .functor OR 1, L_0x1d37010/0/0, L_0x1d37010/0/4, C4<0>, C4<0>;
v0x1bc5cb0_0 .net *"_s1", 0 0, L_0x1d36260;  1 drivers
v0x1bc5d90_0 .net *"_s11", 0 0, L_0x1d36b70;  1 drivers
v0x1bc5e70_0 .net *"_s13", 0 0, L_0x1d36ca0;  1 drivers
v0x1bc0a00_0 .net *"_s15", 0 0, L_0x1d36f20;  1 drivers
v0x1bc0ae0_0 .net *"_s3", 0 0, L_0x1d363c0;  1 drivers
v0x1bc0c10_0 .net *"_s5", 0 0, L_0x1d36520;  1 drivers
v0x1babe80_0 .net *"_s7", 0 0, L_0x1d36870;  1 drivers
v0x1babf60_0 .net *"_s9", 0 0, L_0x1d36a10;  1 drivers
v0x1bac040_0 .net "a0", 0 0, L_0x1d35cf0;  alias, 1 drivers
v0x1bac0e0_0 .net "a1", 0 0, L_0x1d35e60;  alias, 1 drivers
v0x1ba6bd0_0 .net "a2", 0 0, L_0x7fc9b75ccb10;  alias, 1 drivers
v0x1ba6c90_0 .net "a3", 0 0, L_0x1d360e0;  alias, 1 drivers
v0x1ba6d50_0 .net "a4", 0 0, L_0x1d36020;  alias, 1 drivers
v0x1ba6e10_0 .net "addWire", 0 0, L_0x1d36610;  1 drivers
v0x1ba1920_0 .net "nandWire", 0 0, L_0x1d36b00;  1 drivers
v0x1ba19e0_0 .net "norWire", 0 0, L_0x1d36d90;  1 drivers
v0x1ba1aa0_0 .net "ns0", 0 0, L_0x1d361f0;  1 drivers
v0x1ba1b40_0 .net "ns1", 0 0, L_0x1d36350;  1 drivers
v0x1b8ce20_0 .net "ns2", 0 0, L_0x1d364b0;  1 drivers
v0x1b8cee0_0 .net "out", 0 0, L_0x1d37010;  alias, 1 drivers
v0x1b87a60_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1b87b20_0 .net "sltWire", 0 0, L_0x1d36910;  1 drivers
v0x1b87be0_0 .net "xorWire", 0 0, L_0x1d36800;  1 drivers
L_0x1d36260 .part v0x1a6ace0_0, 0, 1;
L_0x1d363c0 .part v0x1a6ace0_0, 1, 1;
L_0x1d36520 .part v0x1a6ace0_0, 2, 1;
L_0x1d36870 .part v0x1a6ace0_0, 0, 1;
L_0x1d36a10 .part v0x1a6ace0_0, 1, 1;
L_0x1d36b70 .part v0x1a6ace0_0, 1, 1;
L_0x1d36ca0 .part v0x1a6ace0_0, 0, 1;
L_0x1d36f20 .part v0x1a6ace0_0, 2, 1;
S_0x1b01b70 .scope generate, "genALUs[29]" "genALUs[29]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x1abe700 .param/l "bit" 0 4 127, +C4<011101>;
S_0x1ae7bb0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1b01b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d35910 .functor XOR 1, L_0x1d39310, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d37dc0 .functor NOR 1, L_0x1d39270, L_0x1d39310, C4<0>, C4<0>;
L_0x1d37ec0 .functor XOR 1, L_0x1d39270, L_0x1d39310, C4<0>, C4<0>;
L_0x1d37f30 .functor NAND 1, L_0x1d39270, L_0x1d39310, C4<1>, C4<1>;
L_0x1d38030 .functor XOR 1, v0x1a7d6b0_0, L_0x1d37dc0, C4<0>, C4<0>;
L_0x1d380f0 .functor XOR 1, v0x1a7d6b0_0, L_0x1d37f30, C4<0>, C4<0>;
v0x1b2b600_0 .net "a", 0 0, L_0x1d39270;  1 drivers
v0x1bda600_0 .net "addSubtract", 0 0, L_0x16e03a0;  1 drivers
v0x1bda6a0_0 .net "b", 0 0, L_0x1d39310;  1 drivers
v0x1bda740_0 .net "bOut", 0 0, L_0x1d35910;  1 drivers
v0x1bda810_0 .net "carryin", 0 0, L_0x1d37300;  1 drivers
v0x16a4450_0 .net "carryout", 0 0, L_0x16e0240;  1 drivers
v0x16a4520_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x16a45c0_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x16a4660_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x16a4700_0 .net "nandOut", 0 0, L_0x1d380f0;  1 drivers
v0x16a47d0_0 .net "nandgate", 0 0, L_0x1d37f30;  1 drivers
v0x16a83b0_0 .net "norOut", 0 0, L_0x1d38030;  1 drivers
v0x16a8480_0 .net "norgate", 0 0, L_0x1d37dc0;  1 drivers
v0x16a8520_0 .net "result", 0 0, L_0x1d39020;  1 drivers
L_0x7fc9b75ccb58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x16a85f0_0 .net "slt", 0 0, L_0x7fc9b75ccb58;  1 drivers
v0x16a86c0_0 .net "xorgate", 0 0, L_0x1d37ec0;  1 drivers
S_0x1ae2900 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1ae7bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x16e0010 .functor AND 1, L_0x1d39270, L_0x1d35910, C4<1>, C4<1>;
L_0x16e0080 .functor XOR 1, L_0x1d39270, L_0x1d35910, C4<0>, C4<0>;
L_0x16e0180 .functor AND 1, L_0x16e0080, L_0x1d37300, C4<1>, C4<1>;
L_0x16e0240 .functor OR 1, L_0x16e0180, L_0x16e0010, C4<0>, C4<0>;
L_0x16e03a0 .functor XOR 1, L_0x16e0080, L_0x1d37300, C4<0>, C4<0>;
v0x1ae2b20_0 .net "G", 0 0, L_0x16e0010;  1 drivers
v0x1add650_0 .net "P", 0 0, L_0x16e0080;  1 drivers
v0x1add710_0 .net "PandCin", 0 0, L_0x16e0180;  1 drivers
v0x1add7e0_0 .net "a", 0 0, L_0x1d39270;  alias, 1 drivers
v0x1add8a0_0 .net "b", 0 0, L_0x1d35910;  alias, 1 drivers
v0x1a46450_0 .net "carryin", 0 0, L_0x1d37300;  alias, 1 drivers
v0x1a464f0_0 .net "carryout", 0 0, L_0x16e0240;  alias, 1 drivers
v0x1a465b0_0 .net "sum", 0 0, L_0x16e03a0;  alias, 1 drivers
S_0x1a411a0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1ae7bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d38200 .functor NOT 1, L_0x1d38270, C4<0>, C4<0>, C4<0>;
L_0x1d38360 .functor NOT 1, L_0x1d383d0, C4<0>, C4<0>, C4<0>;
L_0x1d384c0 .functor NOT 1, L_0x1d38530, C4<0>, C4<0>, C4<0>;
L_0x1d38620 .functor AND 1, L_0x1d384c0, L_0x1d38360, L_0x1d38200, L_0x16e03a0;
L_0x1d38810 .functor AND 1, L_0x1d384c0, L_0x1d38360, L_0x1d38880, L_0x1d37ec0;
L_0x1d38920 .functor AND 1, L_0x1d384c0, L_0x1d38a20, L_0x1d38200, L_0x7fc9b75ccb58;
L_0x1d38b10 .functor AND 1, L_0x1d384c0, L_0x1d38b80, L_0x1d38cb0, L_0x1d380f0;
L_0x1d38da0 .functor AND 1, L_0x1d38f30, L_0x1d38360, L_0x1d38200, L_0x1d38030;
L_0x1d39020/0/0 .functor OR 1, L_0x1d38620, L_0x1d38810, L_0x1d38920, L_0x1d38b10;
L_0x1d39020/0/4 .functor OR 1, L_0x1d38da0, C4<0>, C4<0>, C4<0>;
L_0x1d39020 .functor OR 1, L_0x1d39020/0/0, L_0x1d39020/0/4, C4<0>, C4<0>;
v0x1a3bef0_0 .net *"_s1", 0 0, L_0x1d38270;  1 drivers
v0x1a3bfd0_0 .net *"_s11", 0 0, L_0x1d38b80;  1 drivers
v0x1a3c0b0_0 .net *"_s13", 0 0, L_0x1d38cb0;  1 drivers
v0x1a27320_0 .net *"_s15", 0 0, L_0x1d38f30;  1 drivers
v0x1a27400_0 .net *"_s3", 0 0, L_0x1d383d0;  1 drivers
v0x1a27530_0 .net *"_s5", 0 0, L_0x1d38530;  1 drivers
v0x1a22070_0 .net *"_s7", 0 0, L_0x1d38880;  1 drivers
v0x1a22150_0 .net *"_s9", 0 0, L_0x1d38a20;  1 drivers
v0x1a22230_0 .net "a0", 0 0, L_0x16e03a0;  alias, 1 drivers
v0x1a222d0_0 .net "a1", 0 0, L_0x1d37ec0;  alias, 1 drivers
v0x1a1cdc0_0 .net "a2", 0 0, L_0x7fc9b75ccb58;  alias, 1 drivers
v0x1a1ce80_0 .net "a3", 0 0, L_0x1d380f0;  alias, 1 drivers
v0x1a1cf40_0 .net "a4", 0 0, L_0x1d38030;  alias, 1 drivers
v0x1a1d000_0 .net "addWire", 0 0, L_0x1d38620;  1 drivers
v0x1a08210_0 .net "nandWire", 0 0, L_0x1d38b10;  1 drivers
v0x1a082d0_0 .net "norWire", 0 0, L_0x1d38da0;  1 drivers
v0x1a08390_0 .net "ns0", 0 0, L_0x1d38200;  1 drivers
v0x1a08430_0 .net "ns1", 0 0, L_0x1d38360;  1 drivers
v0x1a5aed0_0 .net "ns2", 0 0, L_0x1d384c0;  1 drivers
v0x1a5af70_0 .net "out", 0 0, L_0x1d39020;  alias, 1 drivers
v0x1a5b030_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1b2b3a0_0 .net "sltWire", 0 0, L_0x1d38920;  1 drivers
v0x1b2b460_0 .net "xorWire", 0 0, L_0x1d38810;  1 drivers
L_0x1d38270 .part v0x1a6ace0_0, 0, 1;
L_0x1d383d0 .part v0x1a6ace0_0, 1, 1;
L_0x1d38530 .part v0x1a6ace0_0, 2, 1;
L_0x1d38880 .part v0x1a6ace0_0, 0, 1;
L_0x1d38a20 .part v0x1a6ace0_0, 1, 1;
L_0x1d38b80 .part v0x1a6ace0_0, 1, 1;
L_0x1d38cb0 .part v0x1a6ace0_0, 0, 1;
L_0x1d38f30 .part v0x1a6ace0_0, 2, 1;
S_0x16ac400 .scope generate, "genALUs[30]" "genALUs[30]" 4 127, 4 127 0, S_0x1a57260;
 .timescale 0 0;
P_0x1a8a500 .param/l "bit" 0 4 127, +C4<011110>;
S_0x1707140 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x16ac400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d37430 .functor XOR 1, L_0x1d1cd00, v0x1a7d5f0_0, C4<0>, C4<0>;
L_0x1d399b0 .functor NOR 1, L_0x1d3aef0, L_0x1d1cd00, C4<0>, C4<0>;
L_0x1d39ab0 .functor XOR 1, L_0x1d3aef0, L_0x1d1cd00, C4<0>, C4<0>;
L_0x1d39b70 .functor NAND 1, L_0x1d3aef0, L_0x1d1cd00, C4<1>, C4<1>;
L_0x1d39c70 .functor XOR 1, v0x1a7d6b0_0, L_0x1d399b0, C4<0>, C4<0>;
L_0x1d39d30 .functor XOR 1, v0x1a7d6b0_0, L_0x1d39b70, C4<0>, C4<0>;
v0x16d7d20_0 .net "a", 0 0, L_0x1d3aef0;  1 drivers
v0x16dabf0_0 .net "addSubtract", 0 0, L_0x1d39940;  1 drivers
v0x16dac90_0 .net "b", 0 0, L_0x1d1cd00;  1 drivers
v0x16dad30_0 .net "bOut", 0 0, L_0x1d37430;  1 drivers
v0x16dae00_0 .net "carryin", 0 0, L_0x1d1cda0;  1 drivers
v0x16daea0_0 .net "carryout", 0 0, L_0x1d397e0;  1 drivers
v0x16daf70_0 .net "invertB", 0 0, v0x1a7d5f0_0;  alias, 1 drivers
v0x16e9b20_0 .net "invertOut", 0 0, v0x1a7d6b0_0;  alias, 1 drivers
v0x1b81fd0_0 .net "muxindex", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x1b82070_0 .net "nandOut", 0 0, L_0x1d39d30;  1 drivers
v0x1b82140_0 .net "nandgate", 0 0, L_0x1d39b70;  1 drivers
v0x16e9bc0_0 .net "norOut", 0 0, L_0x1d39c70;  1 drivers
v0x16e9c90_0 .net "norgate", 0 0, L_0x1d399b0;  1 drivers
v0x16e9d30_0 .net "result", 0 0, L_0x1d3aca0;  1 drivers
L_0x7fc9b75ccba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x16e9e00_0 .net "slt", 0 0, L_0x7fc9b75ccba0;  1 drivers
v0x16e5180_0 .net "xorgate", 0 0, L_0x1d39ab0;  1 drivers
S_0x171b580 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1707140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d374a0 .functor AND 1, L_0x1d3aef0, L_0x1d37430, C4<1>, C4<1>;
L_0x1d39670 .functor XOR 1, L_0x1d3aef0, L_0x1d37430, C4<0>, C4<0>;
L_0x1d39770 .functor AND 1, L_0x1d39670, L_0x1d1cda0, C4<1>, C4<1>;
L_0x1d397e0 .functor OR 1, L_0x1d39770, L_0x1d374a0, C4<0>, C4<0>;
L_0x1d39940 .functor XOR 1, L_0x1d39670, L_0x1d1cda0, C4<0>, C4<0>;
v0x171b7a0_0 .net "G", 0 0, L_0x1d374a0;  1 drivers
v0x171b880_0 .net "P", 0 0, L_0x1d39670;  1 drivers
v0x1864f60_0 .net "PandCin", 0 0, L_0x1d39770;  1 drivers
v0x1707440_0 .net "a", 0 0, L_0x1d3aef0;  alias, 1 drivers
v0x16e4050_0 .net "b", 0 0, L_0x1d37430;  alias, 1 drivers
v0x16e4160_0 .net "carryin", 0 0, L_0x1d1cda0;  alias, 1 drivers
v0x16e4220_0 .net "carryout", 0 0, L_0x1d397e0;  alias, 1 drivers
v0x16e42e0_0 .net "sum", 0 0, L_0x1d39940;  alias, 1 drivers
S_0x16c6ef0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1707140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d39e40 .functor NOT 1, L_0x1d39eb0, C4<0>, C4<0>, C4<0>;
L_0x1d39fa0 .functor NOT 1, L_0x1d3a010, C4<0>, C4<0>, C4<0>;
L_0x1d3a100 .functor NOT 1, L_0x1d3a170, C4<0>, C4<0>, C4<0>;
L_0x1d3a260 .functor AND 1, L_0x1d3a100, L_0x1d39fa0, L_0x1d39e40, L_0x1d39940;
L_0x1d3a450 .functor AND 1, L_0x1d3a100, L_0x1d39fa0, L_0x1d3a4c0, L_0x1d39ab0;
L_0x1d3a560 .functor AND 1, L_0x1d3a100, L_0x1d3a6a0, L_0x1d39e40, L_0x7fc9b75ccba0;
L_0x1d3a790 .functor AND 1, L_0x1d3a100, L_0x1d3a800, L_0x1d3a930, L_0x1d39d30;
L_0x1d3aa20 .functor AND 1, L_0x1d3abb0, L_0x1d39fa0, L_0x1d39e40, L_0x1d39c70;
L_0x1d3aca0/0/0 .functor OR 1, L_0x1d3a260, L_0x1d3a450, L_0x1d3a560, L_0x1d3a790;
L_0x1d3aca0/0/4 .functor OR 1, L_0x1d3aa20, C4<0>, C4<0>, C4<0>;
L_0x1d3aca0 .functor OR 1, L_0x1d3aca0/0/0, L_0x1d3aca0/0/4, C4<0>, C4<0>;
v0x16c7190_0 .net *"_s1", 0 0, L_0x1d39eb0;  1 drivers
v0x16c7270_0 .net *"_s11", 0 0, L_0x1d3a800;  1 drivers
v0x16c50a0_0 .net *"_s13", 0 0, L_0x1d3a930;  1 drivers
v0x16c5160_0 .net *"_s15", 0 0, L_0x1d3abb0;  1 drivers
v0x16c5240_0 .net *"_s3", 0 0, L_0x1d3a010;  1 drivers
v0x16c5370_0 .net *"_s5", 0 0, L_0x1d3a170;  1 drivers
v0x16c5f70_0 .net *"_s7", 0 0, L_0x1d3a4c0;  1 drivers
v0x16c6050_0 .net *"_s9", 0 0, L_0x1d3a6a0;  1 drivers
v0x16c6130_0 .net "a0", 0 0, L_0x1d39940;  alias, 1 drivers
v0x16c61d0_0 .net "a1", 0 0, L_0x1d39ab0;  alias, 1 drivers
v0x16c6270_0 .net "a2", 0 0, L_0x7fc9b75ccba0;  alias, 1 drivers
v0x16bc750_0 .net "a3", 0 0, L_0x1d39d30;  alias, 1 drivers
v0x16bc810_0 .net "a4", 0 0, L_0x1d39c70;  alias, 1 drivers
v0x16bc8d0_0 .net "addWire", 0 0, L_0x1d3a260;  1 drivers
v0x16bc990_0 .net "nandWire", 0 0, L_0x1d3a790;  1 drivers
v0x16bca50_0 .net "norWire", 0 0, L_0x1d3aa20;  1 drivers
v0x16ddf30_0 .net "ns0", 0 0, L_0x1d39e40;  1 drivers
v0x16de0e0_0 .net "ns1", 0 0, L_0x1d39fa0;  1 drivers
v0x16de180_0 .net "ns2", 0 0, L_0x1d3a100;  1 drivers
v0x16de240_0 .net "out", 0 0, L_0x1d3aca0;  alias, 1 drivers
v0x16d79c0_0 .net "select", 2 0, v0x1a6ace0_0;  alias, 1 drivers
v0x16d7a80_0 .net "sltWire", 0 0, L_0x1d3a560;  1 drivers
v0x16d7b40_0 .net "xorWire", 0 0, L_0x1d3a450;  1 drivers
L_0x1d39eb0 .part v0x1a6ace0_0, 0, 1;
L_0x1d3a010 .part v0x1a6ace0_0, 1, 1;
L_0x1d3a170 .part v0x1a6ace0_0, 2, 1;
L_0x1d3a4c0 .part v0x1a6ace0_0, 0, 1;
L_0x1d3a6a0 .part v0x1a6ace0_0, 1, 1;
L_0x1d3a800 .part v0x1a6ace0_0, 1, 1;
L_0x1d3a930 .part v0x1a6ace0_0, 0, 1;
L_0x1d3abb0 .part v0x1a6ace0_0, 2, 1;
S_0x1be6a10 .scope module, "cpuMemory" "memory" 3 47, 6 10 0, S_0x1bd6a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 32 "dataMemorydataOut"
    .port_info 2 /OUTPUT 32 "instructionOut"
    .port_info 3 /INPUT 32 "InstructionAddress"
    .port_info 4 /INPUT 32 "dataMemoryAddress"
    .port_info 5 /INPUT 1 "dataMemorywriteEnable"
    .port_info 6 /INPUT 32 "dataMemorydataIn"
P_0x1be6b90 .param/l "addresswidth" 0 6 12, +C4<00000000000000000000000000100000>;
P_0x1be6bd0 .param/l "depth" 0 6 13, +C4<00000000000000001000000000000000>;
P_0x1be6c10 .param/l "width" 0 6 14, +C4<00000000000000000000000000100000>;
L_0x1d02210 .functor BUFZ 32, L_0x1d01fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1d027d0 .functor BUFZ 32, L_0x1d02320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1be6d10_0 .net "InstructionAddress", 31 0, v0x1beb9c0_0;  alias, 1 drivers
v0x1be6db0_0 .net *"_s12", 31 0, L_0x1d02320;  1 drivers
v0x1be6e50_0 .net *"_s14", 14 0, L_0x1d024b0;  1 drivers
v0x1be6ef0_0 .net *"_s16", 12 0, L_0x1d023c0;  1 drivers
L_0x7fc9b75cc060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1be6f90_0 .net *"_s18", 1 0, L_0x7fc9b75cc060;  1 drivers
v0x1be7030_0 .net *"_s20", 16 0, L_0x1d025f0;  1 drivers
L_0x7fc9b75cc0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1be70d0_0 .net *"_s23", 1 0, L_0x7fc9b75cc0a8;  1 drivers
v0x1be7170_0 .net *"_s4", 31 0, L_0x1d01fe0;  1 drivers
v0x1be7210_0 .net *"_s6", 16 0, L_0x1d02080;  1 drivers
L_0x7fc9b75cc018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1be72b0_0 .net *"_s9", 1 0, L_0x7fc9b75cc018;  1 drivers
v0x1be7350_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1be73f0_0 .net "compactDataMemoryAddress", 14 0, L_0x1d01ef0;  1 drivers
v0x1be7490_0 .net "compactInstructionAddress", 14 0, L_0x1d01e50;  1 drivers
v0x1be7530_0 .net "dataMemoryAddress", 31 0, o0x7fc9b765acb8;  alias, 0 drivers
v0x1be75d0_0 .net "dataMemorydataIn", 31 0, o0x7fc9b765ace8;  alias, 0 drivers
v0x1be7670_0 .net "dataMemorydataOut", 31 0, L_0x1d02210;  alias, 1 drivers
v0x1be7710_0 .net "dataMemorywriteEnable", 0 0, v0x1ce2a40_0;  alias, 1 drivers
v0x1be78c0_0 .net "instructionOut", 31 0, L_0x1d027d0;  alias, 1 drivers
v0x1be7960 .array "memory", 0 32767, 31 0;
E_0x19d9a50 .event posedge, v0x1be7350_0;
L_0x1d01e50 .part v0x1beb9c0_0, 0, 15;
L_0x1d01ef0 .part o0x7fc9b765acb8, 0, 15;
L_0x1d01fe0 .array/port v0x1be7960, L_0x1d02080;
L_0x1d02080 .concat [ 15 2 0 0], L_0x1d01ef0, L_0x7fc9b75cc018;
L_0x1d02320 .array/port v0x1be7960, L_0x1d025f0;
L_0x1d023c0 .part L_0x1d01e50, 2, 13;
L_0x1d024b0 .concat [ 13 2 0 0], L_0x1d023c0, L_0x7fc9b75cc060;
L_0x1d025f0 .concat [ 15 2 0 0], L_0x1d024b0, L_0x7fc9b75cc0a8;
S_0x1be7a00 .scope module, "muxA" "mux2to1by32" 3 201, 7 61 0, S_0x1bd6a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
v0x1be7bf0_0 .net "address", 0 0, v0x1ce4be0_0;  alias, 1 drivers
v0x1be7cd0_0 .net "input0", 31 0, v0x1ce4940_0;  alias, 1 drivers
v0x1be7db0_0 .net "input1", 31 0, v0x1ce5050_0;  alias, 1 drivers
v0x1be7ea0_0 .var "out", 31 0;
E_0x1a78660 .event edge, v0x1be7bf0_0, v0x1be7cd0_0, v0x1be7db0_0;
S_0x1be8020 .scope module, "muxB" "mux2to1by32" 3 194, 7 61 0, S_0x1bd6a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
v0x1be82e0_0 .net "address", 0 0, v0x1ce4c80_0;  alias, 1 drivers
v0x1be83c0_0 .net "input0", 31 0, v0x1ce4af0_0;  alias, 1 drivers
v0x1be84a0_0 .net "input1", 31 0, v0x1ce4f80_0;  alias, 1 drivers
v0x1be8590_0 .var "out", 31 0;
E_0x1be8260 .event edge, v0x1be82e0_0, v0x1be83c0_0, v0x1be84a0_0;
S_0x1be8710 .scope module, "muxPC" "mux4to1by32" 3 176, 7 3 0, S_0x1bd6a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 2 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
    .port_info 4 /INPUT 32 "input2"
    .port_info 5 /INPUT 32 "input3"
v0x1be8a70_0 .net "address", 1 0, v0x1beac60_0;  alias, 1 drivers
v0x1be8b70_0 .net "input0", 31 0, L_0x1d8ee60;  alias, 1 drivers
v0x1be8c50_0 .net "input1", 31 0, L_0x1d02a10;  1 drivers
v0x1be8d10_0 .net "input2", 31 0, o0x7fc9b765b228;  alias, 0 drivers
v0x1be8df0_0 .net "input3", 31 0, L_0x1dcd170;  alias, 1 drivers
v0x1be8f20_0 .var "out", 31 0;
E_0x1be8a10/0 .event edge, v0x1be8a70_0, v0x1be8b70_0, v0x1be8c50_0, v0x1be8d10_0;
E_0x1be8a10/1 .event edge, v0x1be8df0_0;
E_0x1be8a10 .event/or E_0x1be8a10/0, E_0x1be8a10/1;
S_0x1be9100 .scope module, "muxRegWriteSelect" "mux4to1by5" 3 185, 7 23 0, S_0x1bd6a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "out"
    .port_info 1 /INPUT 2 "address"
    .port_info 2 /INPUT 5 "input0"
    .port_info 3 /INPUT 5 "input1"
    .port_info 4 /INPUT 5 "input2"
    .port_info 5 /INPUT 5 "input3"
v0x1be93d0_0 .net "address", 1 0, v0x1ce7bf0_0;  alias, 1 drivers
v0x1be94d0_0 .net "input0", 4 0, v0x1ce7db0_0;  alias, 1 drivers
v0x1be95b0_0 .net "input1", 4 0, v0x1ce7980_0;  alias, 1 drivers
L_0x7fc9b75cc210 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1be96a0_0 .net "input2", 4 0, L_0x7fc9b75cc210;  1 drivers
L_0x7fc9b75cc258 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1be9780_0 .net "input3", 4 0, L_0x7fc9b75cc258;  1 drivers
v0x1be98b0_0 .var "out", 4 0;
E_0x1be9370/0 .event edge, v0x1be93d0_0, v0x1be94d0_0, v0x1be95b0_0, v0x1be96a0_0;
E_0x1be9370/1 .event edge, v0x1be9780_0;
E_0x1be9370 .event/or E_0x1be9370/0, E_0x1be9370/1;
S_0x1be9a90 .scope module, "muxWD3" "mux2to1by32" 3 208, 7 61 0, S_0x1bd6a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
v0x1be9d10_0 .net "address", 0 0, v0x1ce7760_0;  alias, 1 drivers
v0x1be9df0_0 .net "input0", 31 0, v0x1ce75b0_0;  alias, 1 drivers
v0x1be9ed0_0 .net "input1", 31 0, v0x1ce7ce0_0;  alias, 1 drivers
v0x1be9fc0_0 .var "out", 31 0;
E_0x1be8930 .event edge, v0x1be9d10_0, v0x1be9df0_0, v0x1be9ed0_0;
S_0x1bea150 .scope module, "opDecoder" "instructionDecoder" 3 251, 8 31 0, S_0x1bd6a70;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 6 "functcode"
    .port_info 2 /INPUT 5 "raddress"
    .port_info 3 /INPUT 5 "rtIn"
    .port_info 4 /INPUT 1 "zero"
    .port_info 5 /OUTPUT 1 "dm_mux"
    .port_info 6 /OUTPUT 1 "reg_we"
    .port_info 7 /OUTPUT 1 "alu_a_mux"
    .port_info 8 /OUTPUT 1 "alu_b_mux"
    .port_info 9 /OUTPUT 1 "dm_we"
    .port_info 10 /OUTPUT 2 "regmux"
    .port_info 11 /OUTPUT 2 "pcmux"
    .port_info 12 /OUTPUT 5 "raddressOut"
    .port_info 13 /OUTPUT 3 "alu_op"
    .port_info 14 /OUTPUT 5 "rtOut"
L_0x1d428b0 .functor NOT 1, o0x7fc9b765ba38, C4<0>, C4<0>, C4<0>;
v0x1bea5b0_0 .var "alu_a_mux", 0 0;
v0x1bea690_0 .var "alu_b_mux", 0 0;
v0x1bea750_0 .var "alu_op", 2 0;
v0x1bea810_0 .var "dm_mux", 0 0;
v0x1bea8d0_0 .var "dm_we", 0 0;
v0x1bea9e0_0 .net "functcode", 5 0, L_0x1d54320;  1 drivers
v0x1beaac0_0 .net "nzero", 0 0, L_0x1d428b0;  1 drivers
v0x1beab80_0 .net "opcode", 5 0, L_0x1d54280;  1 drivers
v0x1beac60_0 .var "pcmux", 1 0;
v0x1beadb0_0 .net "raddress", 4 0, L_0x1d543c0;  1 drivers
v0x1beae70_0 .var "raddressOut", 4 0;
v0x1beaf50_0 .var "reg_we", 0 0;
v0x1beb010_0 .var "regmux", 1 0;
v0x1beb0f0_0 .net "rtIn", 4 0, L_0x1d54460;  1 drivers
v0x1beb1d0_0 .var "rtOut", 4 0;
v0x1beb2b0_0 .net "zero", 0 0, o0x7fc9b765ba38;  alias, 0 drivers
E_0x1bea510/0 .event edge, v0x1beadb0_0, v0x1beb0f0_0, v0x1beab80_0, v0x1bea9e0_0;
E_0x1bea510/1 .event edge, v0x1beb2b0_0, v0x1beaac0_0;
E_0x1bea510 .event/or E_0x1bea510/0, E_0x1bea510/1;
S_0x1beb5d0 .scope module, "pc" "programCounter" 3 57, 9 5 0, S_0x1bd6a70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 32 "q"
v0x1beb800_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1beb8f0_0 .net "d", 31 0, v0x1be8f20_0;  alias, 1 drivers
v0x1beb9c0_0 .var "q", 31 0;
S_0x1bebb20 .scope module, "pcAddFour" "ALU" 3 269, 4 106 0, S_0x1bd6a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x1c4e1d0 .functor NOT 1, L_0x1d71450, C4<0>, C4<0>, C4<0>;
L_0x1d716a0 .functor NOT 1, L_0x1d71710, C4<0>, C4<0>, C4<0>;
L_0x1d71800 .functor NOT 1, L_0x1d8d450, C4<0>, C4<0>, C4<0>;
L_0x1d8d5d0 .functor AND 1, L_0x1d71800, L_0x1d716a0, L_0x1c4e1d0, C4<1>;
L_0x1d8f060 .functor AND 1, L_0x1d71800, L_0x1d8f0d0, C4<1>, C4<1>;
L_0x1d8f1c0 .functor OR 1, L_0x1d8d5d0, L_0x1d8f060, C4<0>, C4<0>;
L_0x1d8f720 .functor XOR 1, L_0x1d8d7a0, L_0x1d8f820, C4<0>, C4<0>;
L_0x1d8f8c0 .functor AND 1, L_0x1d8f720, L_0x1d8f1c0, C4<1>, C4<1>;
L_0x1d90180 .functor XOR 1, L_0x1d8f8c0, L_0x1d8d8b0, C4<0>, C4<0>;
L_0x1d90280/0/0 .functor OR 1, L_0x1d90400, L_0x1d904f0, L_0x1d8fe40, L_0x1d90040;
L_0x1d90280/0/4 .functor OR 1, L_0x1d90940, L_0x1d909e0, L_0x1d905e0, L_0x1d906d0;
L_0x1d90280/0/8 .functor OR 1, L_0x1d907c0, L_0x1d90e00, L_0x1d90a80, L_0x1d8ff30;
L_0x1d90280/0/12 .functor OR 1, L_0x1d91240, L_0x1d912e0, L_0x1d90ea0, L_0x1d90f90;
L_0x1d90280/0/16 .functor OR 1, L_0x1d91080, L_0x1d91170, L_0x1d913d0, L_0x1d914c0;
L_0x1d90280/0/20 .functor OR 1, L_0x1d915b0, L_0x1d916a0, L_0x1d91bd0, L_0x1d91cc0;
L_0x1d90280/0/24 .functor OR 1, L_0x1d917e0, L_0x1d918d0, L_0x1d919c0, L_0x1d91ab0;
L_0x1d90280/0/28 .functor OR 1, L_0x1d90b70, L_0x1d90c60, L_0x1d91db0, L_0x1d91ea0;
L_0x1d90280/1/0 .functor OR 1, L_0x1d90280/0/0, L_0x1d90280/0/4, L_0x1d90280/0/8, L_0x1d90280/0/12;
L_0x1d90280/1/4 .functor OR 1, L_0x1d90280/0/16, L_0x1d90280/0/20, L_0x1d90280/0/24, L_0x1d90280/0/28;
L_0x1d90280 .functor NOR 1, L_0x1d90280/1/0, L_0x1d90280/1/4, C4<0>, C4<0>;
v0x1c53550_0 .net "Cout", 30 0, L_0x1d8d160;  1 drivers
v0x1c53650_0 .net *"_s231", 0 0, L_0x1d71450;  1 drivers
v0x1c53730_0 .net *"_s233", 0 0, L_0x1d71710;  1 drivers
v0x1c53820_0 .net *"_s235", 0 0, L_0x1d8d450;  1 drivers
v0x1c53900_0 .net *"_s237", 0 0, L_0x1d8f0d0;  1 drivers
v0x1c539e0_0 .net *"_s239", 0 0, L_0x1d8f820;  1 drivers
v0x1c53ac0_0 .net *"_s241", 0 0, L_0x1d90400;  1 drivers
v0x1c53ba0_0 .net *"_s243", 0 0, L_0x1d904f0;  1 drivers
v0x1c53c80_0 .net *"_s245", 0 0, L_0x1d8fe40;  1 drivers
v0x1c53df0_0 .net *"_s247", 0 0, L_0x1d90040;  1 drivers
v0x1c53ed0_0 .net *"_s249", 0 0, L_0x1d90940;  1 drivers
v0x1c53fb0_0 .net *"_s251", 0 0, L_0x1d909e0;  1 drivers
v0x1c54050_0 .net *"_s253", 0 0, L_0x1d905e0;  1 drivers
v0x1c54110_0 .net *"_s255", 0 0, L_0x1d906d0;  1 drivers
v0x1c541f0_0 .net *"_s257", 0 0, L_0x1d907c0;  1 drivers
v0x1c542d0_0 .net *"_s259", 0 0, L_0x1d90e00;  1 drivers
v0x1c543b0_0 .net *"_s261", 0 0, L_0x1d90a80;  1 drivers
v0x1c54560_0 .net *"_s263", 0 0, L_0x1d8ff30;  1 drivers
v0x1c54600_0 .net *"_s265", 0 0, L_0x1d91240;  1 drivers
v0x1c546e0_0 .net *"_s267", 0 0, L_0x1d912e0;  1 drivers
v0x1c547c0_0 .net *"_s269", 0 0, L_0x1d90ea0;  1 drivers
v0x1c548a0_0 .net *"_s271", 0 0, L_0x1d90f90;  1 drivers
v0x1c54980_0 .net *"_s273", 0 0, L_0x1d91080;  1 drivers
v0x1c54a60_0 .net *"_s275", 0 0, L_0x1d91170;  1 drivers
v0x1c54b40_0 .net *"_s277", 0 0, L_0x1d913d0;  1 drivers
v0x1c54c20_0 .net *"_s279", 0 0, L_0x1d914c0;  1 drivers
v0x1c54d00_0 .net *"_s281", 0 0, L_0x1d915b0;  1 drivers
v0x1c54de0_0 .net *"_s283", 0 0, L_0x1d916a0;  1 drivers
v0x1c54ec0_0 .net *"_s285", 0 0, L_0x1d91bd0;  1 drivers
v0x1c54fa0_0 .net *"_s287", 0 0, L_0x1d91cc0;  1 drivers
v0x1c55080_0 .net *"_s289", 0 0, L_0x1d917e0;  1 drivers
v0x1c55160_0 .net *"_s291", 0 0, L_0x1d918d0;  1 drivers
v0x1c55240_0 .net *"_s293", 0 0, L_0x1d919c0;  1 drivers
v0x1c54490_0 .net *"_s295", 0 0, L_0x1d91ab0;  1 drivers
v0x1c55510_0 .net *"_s297", 0 0, L_0x1d90b70;  1 drivers
v0x1c555f0_0 .net *"_s299", 0 0, L_0x1d90c60;  1 drivers
v0x1c556d0_0 .net *"_s301", 0 0, L_0x1d91db0;  1 drivers
v0x1c557b0_0 .net *"_s303", 0 0, L_0x1d91ea0;  1 drivers
v0x1c55890_0 .net "addMode", 0 0, L_0x1d8d5d0;  1 drivers
v0x1c55950_0 .net "carryout", 0 0, L_0x1d8d7a0;  1 drivers
L_0x7fc9b75cd5c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1c55a40_0 .net "command", 2 0, L_0x7fc9b75cd5c0;  1 drivers
v0x1c55b00_0 .net "invertB", 0 0, v0x1bf2330_0;  1 drivers
v0x1c55ba0_0 .net "invertOut", 0 0, v0x1bf2480_0;  1 drivers
v0x1c55c40_0 .net "muxindex", 2 0, v0x1bf2550_0;  1 drivers
v0x1c55ce0_0 .net "ncmd0", 0 0, L_0x1c4e1d0;  1 drivers
v0x1c55da0_0 .net "ncmd1", 0 0, L_0x1d716a0;  1 drivers
v0x1c55e60_0 .net "ncmd2", 0 0, L_0x1d71800;  1 drivers
v0x1c55f20_0 .net "opOvf", 0 0, L_0x1d8f1c0;  1 drivers
L_0x7fc9b75cd578 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1c55fe0_0 .net "operandA", 31 0, L_0x7fc9b75cd578;  1 drivers
v0x1c560c0_0 .net "operandB", 31 0, v0x1beb9c0_0;  alias, 1 drivers
v0x1c561d0_0 .net "overflow", 0 0, L_0x1d8f8c0;  1 drivers
v0x1c56290_0 .net "ovf_internal", 0 0, L_0x1d8f720;  1 drivers
v0x1c56350_0 .net "result", 31 0, L_0x1d8ee60;  alias, 1 drivers
v0x1c56410_0 .net "set_in", 0 0, L_0x1d90180;  1 drivers
v0x1c56500_0 .net "set_out", 0 0, L_0x1d8d8b0;  1 drivers
v0x1c565a0_0 .net "subSltMode", 0 0, L_0x1d8f060;  1 drivers
v0x1c56640_0 .net "zero", 0 0, L_0x1d90280;  1 drivers
L_0x1d55f20 .part L_0x7fc9b75cd578, 1, 1;
L_0x1d55fc0 .part v0x1beb9c0_0, 1, 1;
L_0x1d56060 .part L_0x1d8d160, 0, 1;
L_0x1d57b10 .part L_0x7fc9b75cd578, 2, 1;
L_0x1d57c00 .part v0x1beb9c0_0, 2, 1;
L_0x1d57ca0 .part L_0x1d8d160, 1, 1;
L_0x1d59820 .part L_0x7fc9b75cd578, 3, 1;
L_0x1d598c0 .part v0x1beb9c0_0, 3, 1;
L_0x1d59a70 .part L_0x1d8d160, 2, 1;
L_0x1d5b520 .part L_0x7fc9b75cd578, 4, 1;
L_0x1d5b650 .part v0x1beb9c0_0, 4, 1;
L_0x1d5b6f0 .part L_0x1d8d160, 3, 1;
L_0x1d5cf70 .part L_0x7fc9b75cd578, 5, 1;
L_0x1d5d010 .part v0x1beb9c0_0, 5, 1;
L_0x1d5d130 .part L_0x1d8d160, 4, 1;
L_0x1d5ebb0 .part L_0x7fc9b75cd578, 6, 1;
L_0x1d5ece0 .part v0x1beb9c0_0, 6, 1;
L_0x1d5ed80 .part L_0x1d8d160, 5, 1;
L_0x1d608e0 .part L_0x7fc9b75cd578, 7, 1;
L_0x1d60980 .part v0x1beb9c0_0, 7, 1;
L_0x1d5eeb0 .part L_0x1d8d160, 6, 1;
L_0x1c52fe0 .part L_0x7fc9b75cd578, 8, 1;
L_0x1d60a20 .part v0x1beb9c0_0, 8, 1;
L_0x1c53250 .part L_0x1d8d160, 7, 1;
L_0x1d648c0 .part L_0x7fc9b75cd578, 9, 1;
L_0x1d64960 .part v0x1beb9c0_0, 9, 1;
L_0x1d630a0 .part L_0x1d8d160, 8, 1;
L_0x1d66530 .part L_0x7fc9b75cd578, 10, 1;
L_0x1d64a00 .part v0x1beb9c0_0, 10, 1;
L_0x1d666c0 .part L_0x1d8d160, 9, 1;
L_0x1d681d0 .part L_0x7fc9b75cd578, 11, 1;
L_0x1d68270 .part v0x1beb9c0_0, 11, 1;
L_0x1d667f0 .part L_0x1d8d160, 10, 1;
L_0x1d69f70 .part L_0x7fc9b75cd578, 12, 1;
L_0x1d59960 .part v0x1beb9c0_0, 12, 1;
L_0x1d6a130 .part L_0x1d8d160, 11, 1;
L_0x1d6bc10 .part L_0x7fc9b75cd578, 13, 1;
L_0x1d6bcb0 .part v0x1beb9c0_0, 13, 1;
L_0x1d6a260 .part L_0x1d8d160, 12, 1;
L_0x1d6d8a0 .part L_0x7fc9b75cd578, 14, 1;
L_0x1d6bd50 .part v0x1beb9c0_0, 14, 1;
L_0x1d6bdf0 .part L_0x1d8d160, 13, 1;
L_0x1d6f550 .part L_0x7fc9b75cd578, 15, 1;
L_0x1d6f5f0 .part v0x1beb9c0_0, 15, 1;
L_0x1d6db20 .part L_0x1d8d160, 14, 1;
L_0x1d71270 .part L_0x7fc9b75cd578, 16, 1;
L_0x1c53080 .part v0x1beb9c0_0, 16, 1;
L_0x1d6f690 .part L_0x1d8d160, 15, 1;
L_0x1d730d0 .part L_0x7fc9b75cd578, 17, 1;
L_0x1d73170 .part v0x1beb9c0_0, 17, 1;
L_0x1d718b0 .part L_0x1d8d160, 16, 1;
L_0x1d74db0 .part L_0x7fc9b75cd578, 18, 1;
L_0x1d73210 .part v0x1beb9c0_0, 18, 1;
L_0x1d732b0 .part L_0x1d8d160, 17, 1;
L_0x1d76a60 .part L_0x7fc9b75cd578, 19, 1;
L_0x1d76b00 .part v0x1beb9c0_0, 19, 1;
L_0x1d75090 .part L_0x1d8d160, 18, 1;
L_0x1d78750 .part L_0x7fc9b75cd578, 20, 1;
L_0x1d76ba0 .part v0x1beb9c0_0, 20, 1;
L_0x1d76c40 .part L_0x1d8d160, 19, 1;
L_0x1d7a310 .part L_0x7fc9b75cd578, 21, 1;
L_0x1d7a3b0 .part v0x1beb9c0_0, 21, 1;
L_0x1d787f0 .part L_0x1d8d160, 20, 1;
L_0x1d7bfe0 .part L_0x7fc9b75cd578, 22, 1;
L_0x1d7a450 .part v0x1beb9c0_0, 22, 1;
L_0x1d7a4f0 .part L_0x1d8d160, 21, 1;
L_0x1d7db50 .part L_0x7fc9b75cd578, 23, 1;
L_0x1d7dbf0 .part v0x1beb9c0_0, 23, 1;
L_0x1d7c080 .part L_0x1d8d160, 22, 1;
L_0x1d624f0 .part L_0x7fc9b75cd578, 24, 1;
L_0x1d7dc90 .part v0x1beb9c0_0, 24, 1;
L_0x1d7dd30 .part L_0x1d8d160, 23, 1;
L_0x1d82380 .part L_0x7fc9b75cd578, 25, 1;
L_0x1d82420 .part v0x1beb9c0_0, 25, 1;
L_0x1d62590 .part L_0x1d8d160, 24, 1;
L_0x1d84000 .part L_0x7fc9b75cd578, 26, 1;
L_0x1d824c0 .part v0x1beb9c0_0, 26, 1;
L_0x1d82560 .part L_0x1d8d160, 25, 1;
L_0x1d85cb0 .part L_0x7fc9b75cd578, 27, 1;
L_0x1d85d50 .part v0x1beb9c0_0, 27, 1;
L_0x1d68310 .part L_0x1d8d160, 26, 1;
L_0x1d87970 .part L_0x7fc9b75cd578, 28, 1;
L_0x1d86200 .part v0x1beb9c0_0, 28, 1;
L_0x1d862a0 .part L_0x1d8d160, 27, 1;
L_0x1d89960 .part L_0x7fc9b75cd578, 29, 1;
L_0x1d89a00 .part v0x1beb9c0_0, 29, 1;
L_0x1d87a10 .part L_0x1d8d160, 28, 1;
L_0x1d8b560 .part L_0x7fc9b75cd578, 30, 1;
L_0x1d89aa0 .part v0x1beb9c0_0, 30, 1;
L_0x1d89b40 .part L_0x1d8d160, 29, 1;
LS_0x1d8d160_0_0 .concat8 [ 1 1 1 1], L_0x1d8baa0, L_0x1d54840, L_0x1d56480, L_0x1d58110;
LS_0x1d8d160_0_4 .concat8 [ 1 1 1 1], L_0x1d59e90, L_0x1d5bb70, L_0x1d5d4e0, L_0x1d5f1d0;
LS_0x1d8d160_0_8 .concat8 [ 1 1 1 1], L_0x1d60e50, L_0x1d63230, L_0x1d64e60, L_0x1d66b00;
LS_0x1d8d160_0_12 .concat8 [ 1 1 1 1], L_0x1d68850, L_0x1d6a500, L_0x1d6c1d0, L_0x1d6de40;
LS_0x1d8d160_0_16 .concat8 [ 1 1 1 1], L_0x1d6faf0, L_0x1d71a40, L_0x1d73650, L_0x1d75350;
LS_0x1d8d160_0_20 .concat8 [ 1 1 1 1], L_0x1d77040, L_0x1d29e60, L_0x1d7a8d0, L_0x1d7c590;
LS_0x1d8d160_0_24 .concat8 [ 1 1 1 1], L_0x1d7e0d0, L_0x1d62ad0, L_0x1d82930, L_0x1d845a0;
LS_0x1d8d160_0_28 .concat8 [ 1 1 1 0], L_0x1d84160, L_0x1c4c050, L_0x1d89ed0;
LS_0x1d8d160_1_0 .concat8 [ 4 4 4 4], LS_0x1d8d160_0_0, LS_0x1d8d160_0_4, LS_0x1d8d160_0_8, LS_0x1d8d160_0_12;
LS_0x1d8d160_1_4 .concat8 [ 4 4 4 3], LS_0x1d8d160_0_16, LS_0x1d8d160_0_20, LS_0x1d8d160_0_24, LS_0x1d8d160_0_28;
L_0x1d8d160 .concat8 [ 16 15 0 0], LS_0x1d8d160_1_0, LS_0x1d8d160_1_4;
L_0x1d8d310 .part L_0x7fc9b75cd578, 0, 1;
L_0x1d8b600 .part v0x1beb9c0_0, 0, 1;
LS_0x1d8ee60_0_0 .concat8 [ 1 1 1 1], L_0x1d8cf10, L_0x1d55cd0, L_0x1d578c0, L_0x1d595d0;
LS_0x1d8ee60_0_4 .concat8 [ 1 1 1 1], L_0x1d5b2d0, L_0x1d5cd20, L_0x1d5e960, L_0x1d60690;
LS_0x1d8ee60_0_8 .concat8 [ 1 1 1 1], L_0x1c52d90, L_0x1d64670, L_0x1d662e0, L_0x1d67f80;
LS_0x1d8ee60_0_12 .concat8 [ 1 1 1 1], L_0x1d69d20, L_0x1d6b9c0, L_0x1d6d650, L_0x1d6f300;
LS_0x1d8ee60_0_16 .concat8 [ 1 1 1 1], L_0x1d71020, L_0x1d72e80, L_0x1d74b60, L_0x1d76810;
LS_0x1d8ee60_0_20 .concat8 [ 1 1 1 1], L_0x1d78500, L_0x1d7a0c0, L_0x1d7bd90, L_0x1d7d900;
LS_0x1d8ee60_0_24 .concat8 [ 1 1 1 1], L_0x1d622a0, L_0x1d82130, L_0x1d83db0, L_0x1d85a60;
LS_0x1d8ee60_0_28 .concat8 [ 1 1 1 1], L_0x1d87720, L_0x1d89710, L_0x1d8b310, L_0x1d8ec10;
LS_0x1d8ee60_1_0 .concat8 [ 4 4 4 4], LS_0x1d8ee60_0_0, LS_0x1d8ee60_0_4, LS_0x1d8ee60_0_8, LS_0x1d8ee60_0_12;
LS_0x1d8ee60_1_4 .concat8 [ 4 4 4 4], LS_0x1d8ee60_0_16, LS_0x1d8ee60_0_20, LS_0x1d8ee60_0_24, LS_0x1d8ee60_0_28;
L_0x1d8ee60 .concat8 [ 16 16 0 0], LS_0x1d8ee60_1_0, LS_0x1d8ee60_1_4;
L_0x1d8d3b0 .part L_0x7fc9b75cd578, 31, 1;
L_0x1d71310 .part v0x1beb9c0_0, 31, 1;
L_0x1d713b0 .part L_0x1d8d160, 30, 1;
L_0x1d71450 .part L_0x7fc9b75cd5c0, 0, 1;
L_0x1d71710 .part L_0x7fc9b75cd5c0, 1, 1;
L_0x1d8d450 .part L_0x7fc9b75cd5c0, 2, 1;
L_0x1d8f0d0 .part L_0x7fc9b75cd5c0, 0, 1;
L_0x1d8f820 .part L_0x1d8d160, 30, 1;
L_0x1d90400 .part L_0x1d8ee60, 0, 1;
L_0x1d904f0 .part L_0x1d8ee60, 1, 1;
L_0x1d8fe40 .part L_0x1d8ee60, 2, 1;
L_0x1d90040 .part L_0x1d8ee60, 3, 1;
L_0x1d90940 .part L_0x1d8ee60, 4, 1;
L_0x1d909e0 .part L_0x1d8ee60, 5, 1;
L_0x1d905e0 .part L_0x1d8ee60, 6, 1;
L_0x1d906d0 .part L_0x1d8ee60, 7, 1;
L_0x1d907c0 .part L_0x1d8ee60, 8, 1;
L_0x1d90e00 .part L_0x1d8ee60, 9, 1;
L_0x1d90a80 .part L_0x1d8ee60, 10, 1;
L_0x1d8ff30 .part L_0x1d8ee60, 11, 1;
L_0x1d91240 .part L_0x1d8ee60, 12, 1;
L_0x1d912e0 .part L_0x1d8ee60, 13, 1;
L_0x1d90ea0 .part L_0x1d8ee60, 14, 1;
L_0x1d90f90 .part L_0x1d8ee60, 15, 1;
L_0x1d91080 .part L_0x1d8ee60, 16, 1;
L_0x1d91170 .part L_0x1d8ee60, 17, 1;
L_0x1d913d0 .part L_0x1d8ee60, 18, 1;
L_0x1d914c0 .part L_0x1d8ee60, 19, 1;
L_0x1d915b0 .part L_0x1d8ee60, 20, 1;
L_0x1d916a0 .part L_0x1d8ee60, 21, 1;
L_0x1d91bd0 .part L_0x1d8ee60, 22, 1;
L_0x1d91cc0 .part L_0x1d8ee60, 23, 1;
L_0x1d917e0 .part L_0x1d8ee60, 24, 1;
L_0x1d918d0 .part L_0x1d8ee60, 25, 1;
L_0x1d919c0 .part L_0x1d8ee60, 26, 1;
L_0x1d91ab0 .part L_0x1d8ee60, 27, 1;
L_0x1d90b70 .part L_0x1d8ee60, 28, 1;
L_0x1d90c60 .part L_0x1d8ee60, 29, 1;
L_0x1d91db0 .part L_0x1d8ee60, 30, 1;
L_0x1d91ea0 .part L_0x1d8ee60, 31, 1;
S_0x1bebde0 .scope module, "aluOneBit0" "ALU_slice" 4 122, 4 26 0, S_0x1bebb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d89c70 .functor XOR 1, L_0x1d8b600, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d8bc70 .functor NOR 1, L_0x1d8d310, L_0x1d8b600, C4<0>, C4<0>;
L_0x1d8bd70 .functor XOR 1, L_0x1d8d310, L_0x1d8b600, C4<0>, C4<0>;
L_0x1d8be30 .functor NAND 1, L_0x1d8d310, L_0x1d8b600, C4<1>, C4<1>;
L_0x1d8bf30 .functor XOR 1, v0x1bf2480_0, L_0x1d8bc70, C4<0>, C4<0>;
L_0x1d8bff0 .functor XOR 1, v0x1bf2480_0, L_0x1d8be30, C4<0>, C4<0>;
v0x1bee160_0 .net "a", 0 0, L_0x1d8d310;  1 drivers
v0x1bee250_0 .net "addSubtract", 0 0, L_0x1d8bc00;  1 drivers
v0x1bee2f0_0 .net "b", 0 0, L_0x1d8b600;  1 drivers
v0x1bee390_0 .net "bOut", 0 0, L_0x1d89c70;  1 drivers
v0x1bee460_0 .net "carryin", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1bee550_0 .net "carryout", 0 0, L_0x1d8baa0;  1 drivers
v0x1bee620_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1bee710_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1bee7b0_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1bee8e0_0 .net "nandOut", 0 0, L_0x1d8bff0;  1 drivers
v0x1bee9b0_0 .net "nandgate", 0 0, L_0x1d8be30;  1 drivers
v0x1beea50_0 .net "norOut", 0 0, L_0x1d8bf30;  1 drivers
v0x1beeb20_0 .net "norgate", 0 0, L_0x1d8bc70;  1 drivers
v0x1beebc0_0 .net "result", 0 0, L_0x1d8cf10;  1 drivers
v0x1beec90_0 .net "slt", 0 0, L_0x1d90180;  alias, 1 drivers
v0x1beed30_0 .net "xorgate", 0 0, L_0x1d8bd70;  1 drivers
S_0x1bec0e0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1bebde0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d89ce0 .functor AND 1, L_0x1d8d310, L_0x1d89c70, C4<1>, C4<1>;
L_0x1d8b930 .functor XOR 1, L_0x1d8d310, L_0x1d89c70, C4<0>, C4<0>;
L_0x1d8ba30 .functor AND 1, L_0x1d8b930, v0x1bf2330_0, C4<1>, C4<1>;
L_0x1d8baa0 .functor OR 1, L_0x1d8ba30, L_0x1d89ce0, C4<0>, C4<0>;
L_0x1d8bc00 .functor XOR 1, L_0x1d8b930, v0x1bf2330_0, C4<0>, C4<0>;
v0x1bec2d0_0 .net "G", 0 0, L_0x1d89ce0;  1 drivers
v0x1bec3b0_0 .net "P", 0 0, L_0x1d8b930;  1 drivers
v0x1bec470_0 .net "PandCin", 0 0, L_0x1d8ba30;  1 drivers
v0x1bec540_0 .net "a", 0 0, L_0x1d8d310;  alias, 1 drivers
v0x1bec600_0 .net "b", 0 0, L_0x1d89c70;  alias, 1 drivers
v0x1bec710_0 .net "carryin", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1bec7d0_0 .net "carryout", 0 0, L_0x1d8baa0;  alias, 1 drivers
v0x1bec890_0 .net "sum", 0 0, L_0x1d8bc00;  alias, 1 drivers
S_0x1bec9f0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1bebde0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d8c100 .functor NOT 1, L_0x1d8c170, C4<0>, C4<0>, C4<0>;
L_0x1d8c260 .functor NOT 1, L_0x1d8c2d0, C4<0>, C4<0>, C4<0>;
L_0x1d8c3c0 .functor NOT 1, L_0x1d8c430, C4<0>, C4<0>, C4<0>;
L_0x1d8c520 .functor AND 1, L_0x1d8c3c0, L_0x1d8c260, L_0x1d8c100, L_0x1d8bc00;
L_0x1d8c710 .functor AND 1, L_0x1d8c3c0, L_0x1d8c260, L_0x1d8c780, L_0x1d8bd70;
L_0x1d8c820 .functor AND 1, L_0x1d8c3c0, L_0x1d8c960, L_0x1d8c100, L_0x1d90180;
L_0x1d8ca00 .functor AND 1, L_0x1d8c3c0, L_0x1d8ca70, L_0x1d8cba0, L_0x1d8bff0;
L_0x1d8cc90 .functor AND 1, L_0x1d8ce20, L_0x1d8c260, L_0x1d8c100, L_0x1d8bf30;
L_0x1d8cf10/0/0 .functor OR 1, L_0x1d8c520, L_0x1d8c710, L_0x1d8c820, L_0x1d8ca00;
L_0x1d8cf10/0/4 .functor OR 1, L_0x1d8cc90, C4<0>, C4<0>, C4<0>;
L_0x1d8cf10 .functor OR 1, L_0x1d8cf10/0/0, L_0x1d8cf10/0/4, C4<0>, C4<0>;
v0x1beccd0_0 .net *"_s1", 0 0, L_0x1d8c170;  1 drivers
v0x1becdb0_0 .net *"_s11", 0 0, L_0x1d8ca70;  1 drivers
v0x1bece90_0 .net *"_s13", 0 0, L_0x1d8cba0;  1 drivers
v0x1becf50_0 .net *"_s15", 0 0, L_0x1d8ce20;  1 drivers
v0x1bed030_0 .net *"_s3", 0 0, L_0x1d8c2d0;  1 drivers
v0x1bed160_0 .net *"_s5", 0 0, L_0x1d8c430;  1 drivers
v0x1bed240_0 .net *"_s7", 0 0, L_0x1d8c780;  1 drivers
v0x1bed320_0 .net *"_s9", 0 0, L_0x1d8c960;  1 drivers
v0x1bed400_0 .net "a0", 0 0, L_0x1d8bc00;  alias, 1 drivers
v0x1bed530_0 .net "a1", 0 0, L_0x1d8bd70;  alias, 1 drivers
v0x1bed5d0_0 .net "a2", 0 0, L_0x1d90180;  alias, 1 drivers
v0x1bed690_0 .net "a3", 0 0, L_0x1d8bff0;  alias, 1 drivers
v0x1bed750_0 .net "a4", 0 0, L_0x1d8bf30;  alias, 1 drivers
v0x1bed810_0 .net "addWire", 0 0, L_0x1d8c520;  1 drivers
v0x1bed8d0_0 .net "nandWire", 0 0, L_0x1d8ca00;  1 drivers
v0x1bed990_0 .net "norWire", 0 0, L_0x1d8cc90;  1 drivers
v0x1beda50_0 .net "ns0", 0 0, L_0x1d8c100;  1 drivers
v0x1bedc00_0 .net "ns1", 0 0, L_0x1d8c260;  1 drivers
v0x1bedca0_0 .net "ns2", 0 0, L_0x1d8c3c0;  1 drivers
v0x1bedd40_0 .net "out", 0 0, L_0x1d8cf10;  alias, 1 drivers
v0x1bedde0_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1bedec0_0 .net "sltWire", 0 0, L_0x1d8c820;  1 drivers
v0x1bedf80_0 .net "xorWire", 0 0, L_0x1d8c710;  1 drivers
L_0x1d8c170 .part v0x1bf2550_0, 0, 1;
L_0x1d8c2d0 .part v0x1bf2550_0, 1, 1;
L_0x1d8c430 .part v0x1bf2550_0, 2, 1;
L_0x1d8c780 .part v0x1bf2550_0, 0, 1;
L_0x1d8c960 .part v0x1bf2550_0, 1, 1;
L_0x1d8ca70 .part v0x1bf2550_0, 1, 1;
L_0x1d8cba0 .part v0x1bf2550_0, 0, 1;
L_0x1d8ce20 .part v0x1bf2550_0, 2, 1;
S_0x1beee80 .scope module, "aluOneBit31" "ALU_slice_MSB" 4 133, 4 54 0, S_0x1bebb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "set"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 1 "slt"
    .port_info 7 /INPUT 1 "invertB"
    .port_info 8 /INPUT 1 "invertOut"
    .port_info 9 /INPUT 3 "muxindex"
L_0x1d8b6a0 .functor XOR 1, L_0x1d71310, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d8d9b0 .functor NOR 1, L_0x1d8d3b0, L_0x1d71310, C4<0>, C4<0>;
L_0x1d8dab0 .functor XOR 1, L_0x1d8d3b0, L_0x1d71310, C4<0>, C4<0>;
L_0x1d8db20 .functor NAND 1, L_0x1d8d3b0, L_0x1d71310, C4<1>, C4<1>;
L_0x1d8dc20 .functor XOR 1, v0x1bf2480_0, L_0x1d8d9b0, C4<0>, C4<0>;
L_0x1d8dce0 .functor XOR 1, v0x1bf2480_0, L_0x1d8db20, C4<0>, C4<0>;
v0x1bf1210_0 .net "a", 0 0, L_0x1d8d3b0;  1 drivers
v0x1bf1300_0 .net "b", 0 0, L_0x1d71310;  1 drivers
v0x1bf13a0_0 .net "bOut", 0 0, L_0x1d8b6a0;  1 drivers
v0x1bf14a0_0 .net "carryin", 0 0, L_0x1d713b0;  1 drivers
v0x1bf1570_0 .net "carryout", 0 0, L_0x1d8d7a0;  alias, 1 drivers
v0x1bf1660_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1bf1700_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1bf17d0_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1bf1870_0 .net "nandOut", 0 0, L_0x1d8dce0;  1 drivers
v0x1bf19d0_0 .net "nandgate", 0 0, L_0x1d8db20;  1 drivers
v0x1bf1a70_0 .net "norOut", 0 0, L_0x1d8dc20;  1 drivers
v0x1bf1b40_0 .net "norgate", 0 0, L_0x1d8d9b0;  1 drivers
v0x1bf1be0_0 .net "result", 0 0, L_0x1d8ec10;  1 drivers
v0x1bf1cb0_0 .net "set", 0 0, L_0x1d8d8b0;  alias, 1 drivers
L_0x7fc9b75cd530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1bf1d50_0 .net "slt", 0 0, L_0x7fc9b75cd530;  1 drivers
v0x1bf1df0_0 .net "xorgate", 0 0, L_0x1d8dab0;  1 drivers
S_0x1bef180 .scope module, "adder" "structuralFullAdder" 4 71, 5 8 0, S_0x1beee80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d8b760 .functor AND 1, L_0x1d8d3b0, L_0x1d8b6a0, C4<1>, C4<1>;
L_0x1d8b820 .functor XOR 1, L_0x1d8d3b0, L_0x1d8b6a0, C4<0>, C4<0>;
L_0x1d8d730 .functor AND 1, L_0x1d8b820, L_0x1d713b0, C4<1>, C4<1>;
L_0x1d8d7a0 .functor OR 1, L_0x1d8d730, L_0x1d8b760, C4<0>, C4<0>;
L_0x1d8d8b0 .functor XOR 1, L_0x1d8b820, L_0x1d713b0, C4<0>, C4<0>;
v0x1bef400_0 .net "G", 0 0, L_0x1d8b760;  1 drivers
v0x1bef4e0_0 .net "P", 0 0, L_0x1d8b820;  1 drivers
v0x1bef5a0_0 .net "PandCin", 0 0, L_0x1d8d730;  1 drivers
v0x1bef670_0 .net "a", 0 0, L_0x1d8d3b0;  alias, 1 drivers
v0x1bef730_0 .net "b", 0 0, L_0x1d8b6a0;  alias, 1 drivers
v0x1bef840_0 .net "carryin", 0 0, L_0x1d713b0;  alias, 1 drivers
v0x1bef900_0 .net "carryout", 0 0, L_0x1d8d7a0;  alias, 1 drivers
v0x1bef9c0_0 .net "sum", 0 0, L_0x1d8d8b0;  alias, 1 drivers
S_0x1befb20 .scope module, "mux" "multiplexer" 4 79, 4 154 0, S_0x1beee80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d8ddf0 .functor NOT 1, L_0x1d8de60, C4<0>, C4<0>, C4<0>;
L_0x1d8df50 .functor NOT 1, L_0x1d8dfc0, C4<0>, C4<0>, C4<0>;
L_0x1d8e0b0 .functor NOT 1, L_0x1d8e120, C4<0>, C4<0>, C4<0>;
L_0x1d8e210 .functor AND 1, L_0x1d8e0b0, L_0x1d8df50, L_0x1d8ddf0, L_0x1d8d8b0;
L_0x1d8e370 .functor AND 1, L_0x1d8e0b0, L_0x1d8df50, L_0x1d8e3e0, L_0x1d8dab0;
L_0x1d8e4d0 .functor AND 1, L_0x1d8e0b0, L_0x1d8e610, L_0x1d8ddf0, L_0x7fc9b75cd530;
L_0x1d8e700 .functor AND 1, L_0x1d8e0b0, L_0x1d8e770, L_0x1d8e8a0, L_0x1d8dce0;
L_0x1d8e990 .functor AND 1, L_0x1d8eb20, L_0x1d8df50, L_0x1d8ddf0, L_0x1d8dc20;
L_0x1d8ec10/0/0 .functor OR 1, L_0x1d8e210, L_0x1d8e370, L_0x1d8e4d0, L_0x1d8e700;
L_0x1d8ec10/0/4 .functor OR 1, L_0x1d8e990, C4<0>, C4<0>, C4<0>;
L_0x1d8ec10 .functor OR 1, L_0x1d8ec10/0/0, L_0x1d8ec10/0/4, C4<0>, C4<0>;
v0x1befdc0_0 .net *"_s1", 0 0, L_0x1d8de60;  1 drivers
v0x1befea0_0 .net *"_s11", 0 0, L_0x1d8e770;  1 drivers
v0x1beff80_0 .net *"_s13", 0 0, L_0x1d8e8a0;  1 drivers
v0x1bf0040_0 .net *"_s15", 0 0, L_0x1d8eb20;  1 drivers
v0x1bf0120_0 .net *"_s3", 0 0, L_0x1d8dfc0;  1 drivers
v0x1bf0250_0 .net *"_s5", 0 0, L_0x1d8e120;  1 drivers
v0x1bf0330_0 .net *"_s7", 0 0, L_0x1d8e3e0;  1 drivers
v0x1bf0410_0 .net *"_s9", 0 0, L_0x1d8e610;  1 drivers
v0x1bf04f0_0 .net "a0", 0 0, L_0x1d8d8b0;  alias, 1 drivers
v0x1bf0620_0 .net "a1", 0 0, L_0x1d8dab0;  alias, 1 drivers
v0x1bf06c0_0 .net "a2", 0 0, L_0x7fc9b75cd530;  alias, 1 drivers
v0x1bf0780_0 .net "a3", 0 0, L_0x1d8dce0;  alias, 1 drivers
v0x1bf0840_0 .net "a4", 0 0, L_0x1d8dc20;  alias, 1 drivers
v0x1bf0900_0 .net "addWire", 0 0, L_0x1d8e210;  1 drivers
v0x1bf09c0_0 .net "nandWire", 0 0, L_0x1d8e700;  1 drivers
v0x1bf0a80_0 .net "norWire", 0 0, L_0x1d8e990;  1 drivers
v0x1bf0b40_0 .net "ns0", 0 0, L_0x1d8ddf0;  1 drivers
v0x1bf0cf0_0 .net "ns1", 0 0, L_0x1d8df50;  1 drivers
v0x1bf0d90_0 .net "ns2", 0 0, L_0x1d8e0b0;  1 drivers
v0x1bf0e30_0 .net "out", 0 0, L_0x1d8ec10;  alias, 1 drivers
v0x1bf0ed0_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1bf0f90_0 .net "sltWire", 0 0, L_0x1d8e4d0;  1 drivers
v0x1bf1030_0 .net "xorWire", 0 0, L_0x1d8e370;  1 drivers
L_0x1d8de60 .part v0x1bf2550_0, 0, 1;
L_0x1d8dfc0 .part v0x1bf2550_0, 1, 1;
L_0x1d8e120 .part v0x1bf2550_0, 2, 1;
L_0x1d8e3e0 .part v0x1bf2550_0, 0, 1;
L_0x1d8e610 .part v0x1bf2550_0, 1, 1;
L_0x1d8e770 .part v0x1bf2550_0, 1, 1;
L_0x1d8e8a0 .part v0x1bf2550_0, 0, 1;
L_0x1d8eb20 .part v0x1bf2550_0, 2, 1;
S_0x1bf1f70 .scope module, "control" "ALUcontrolLUT" 4 120, 4 83 0, S_0x1bebb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "muxindex"
    .port_info 1 /OUTPUT 1 "invertB"
    .port_info 2 /OUTPUT 1 "invertOut"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x1bf2230_0 .net "ALUcommand", 2 0, L_0x7fc9b75cd5c0;  alias, 1 drivers
v0x1bf2330_0 .var "invertB", 0 0;
v0x1bf2480_0 .var "invertOut", 0 0;
v0x1bf2550_0 .var "muxindex", 2 0;
E_0x1becbe0 .event edge, v0x1bf2230_0;
S_0x1bf26e0 .scope generate, "genALUs[1]" "genALUs[1]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1bf28a0 .param/l "bit" 0 4 127, +C4<01>;
S_0x1bf2960 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1bf26e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d541f0 .functor XOR 1, L_0x1d55fc0, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d54a10 .functor NOR 1, L_0x1d55f20, L_0x1d55fc0, C4<0>, C4<0>;
L_0x1d54b60 .functor XOR 1, L_0x1d55f20, L_0x1d55fc0, C4<0>, C4<0>;
L_0x1d54c20 .functor NAND 1, L_0x1d55f20, L_0x1d55fc0, C4<1>, C4<1>;
L_0x1d54d20 .functor XOR 1, v0x1bf2480_0, L_0x1d54a10, C4<0>, C4<0>;
L_0x1d54de0 .functor XOR 1, v0x1bf2480_0, L_0x1d54c20, C4<0>, C4<0>;
v0x1bf4d40_0 .net "a", 0 0, L_0x1d55f20;  1 drivers
v0x1bf4e30_0 .net "addSubtract", 0 0, L_0x1d549a0;  1 drivers
v0x1bf4ed0_0 .net "b", 0 0, L_0x1d55fc0;  1 drivers
v0x1bf4f70_0 .net "bOut", 0 0, L_0x1d541f0;  1 drivers
v0x1bf5040_0 .net "carryin", 0 0, L_0x1d56060;  1 drivers
v0x1bf5130_0 .net "carryout", 0 0, L_0x1d54840;  1 drivers
v0x1bf5200_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1bf52a0_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1bf5340_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1bf5470_0 .net "nandOut", 0 0, L_0x1d54de0;  1 drivers
v0x1bf5540_0 .net "nandgate", 0 0, L_0x1d54c20;  1 drivers
v0x1bf55e0_0 .net "norOut", 0 0, L_0x1d54d20;  1 drivers
v0x1bf56b0_0 .net "norgate", 0 0, L_0x1d54a10;  1 drivers
v0x1bf5750_0 .net "result", 0 0, L_0x1d55cd0;  1 drivers
L_0x7fc9b75cccc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1bf5820_0 .net "slt", 0 0, L_0x7fc9b75cccc0;  1 drivers
v0x1bf58c0_0 .net "xorgate", 0 0, L_0x1d54b60;  1 drivers
S_0x1bf2c60 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1bf2960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d54610 .functor AND 1, L_0x1d55f20, L_0x1d541f0, C4<1>, C4<1>;
L_0x1d54680 .functor XOR 1, L_0x1d55f20, L_0x1d541f0, C4<0>, C4<0>;
L_0x1d54780 .functor AND 1, L_0x1d54680, L_0x1d56060, C4<1>, C4<1>;
L_0x1d54840 .functor OR 1, L_0x1d54780, L_0x1d54610, C4<0>, C4<0>;
L_0x1d549a0 .functor XOR 1, L_0x1d54680, L_0x1d56060, C4<0>, C4<0>;
v0x1bf2ed0_0 .net "G", 0 0, L_0x1d54610;  1 drivers
v0x1bf2fb0_0 .net "P", 0 0, L_0x1d54680;  1 drivers
v0x1bf3070_0 .net "PandCin", 0 0, L_0x1d54780;  1 drivers
v0x1bf3140_0 .net "a", 0 0, L_0x1d55f20;  alias, 1 drivers
v0x1bf3200_0 .net "b", 0 0, L_0x1d541f0;  alias, 1 drivers
v0x1bf3310_0 .net "carryin", 0 0, L_0x1d56060;  alias, 1 drivers
v0x1bf33d0_0 .net "carryout", 0 0, L_0x1d54840;  alias, 1 drivers
v0x1bf3490_0 .net "sum", 0 0, L_0x1d549a0;  alias, 1 drivers
S_0x1bf35f0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1bf2960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d54ef0 .functor NOT 1, L_0x1d54f60, C4<0>, C4<0>, C4<0>;
L_0x1d55050 .functor NOT 1, L_0x1d550c0, C4<0>, C4<0>, C4<0>;
L_0x1d551b0 .functor NOT 1, L_0x1d55220, C4<0>, C4<0>, C4<0>;
L_0x1d55310 .functor AND 1, L_0x1d551b0, L_0x1d55050, L_0x1d54ef0, L_0x1d549a0;
L_0x1d55500 .functor AND 1, L_0x1d551b0, L_0x1d55050, L_0x1d55570, L_0x1d54b60;
L_0x1d55610 .functor AND 1, L_0x1d551b0, L_0x1d55710, L_0x1d54ef0, L_0x7fc9b75cccc0;
L_0x1d55800 .functor AND 1, L_0x1d551b0, L_0x1d55870, L_0x1d55960, L_0x1d54de0;
L_0x1d55a50 .functor AND 1, L_0x1d55be0, L_0x1d55050, L_0x1d54ef0, L_0x1d54d20;
L_0x1d55cd0/0/0 .functor OR 1, L_0x1d55310, L_0x1d55500, L_0x1d55610, L_0x1d55800;
L_0x1d55cd0/0/4 .functor OR 1, L_0x1d55a50, C4<0>, C4<0>, C4<0>;
L_0x1d55cd0 .functor OR 1, L_0x1d55cd0/0/0, L_0x1d55cd0/0/4, C4<0>, C4<0>;
v0x1bf38d0_0 .net *"_s1", 0 0, L_0x1d54f60;  1 drivers
v0x1bf39b0_0 .net *"_s11", 0 0, L_0x1d55870;  1 drivers
v0x1bf3a90_0 .net *"_s13", 0 0, L_0x1d55960;  1 drivers
v0x1bf3b50_0 .net *"_s15", 0 0, L_0x1d55be0;  1 drivers
v0x1bf3c30_0 .net *"_s3", 0 0, L_0x1d550c0;  1 drivers
v0x1bf3d60_0 .net *"_s5", 0 0, L_0x1d55220;  1 drivers
v0x1bf3e40_0 .net *"_s7", 0 0, L_0x1d55570;  1 drivers
v0x1bf3f20_0 .net *"_s9", 0 0, L_0x1d55710;  1 drivers
v0x1bf4000_0 .net "a0", 0 0, L_0x1d549a0;  alias, 1 drivers
v0x1bf4130_0 .net "a1", 0 0, L_0x1d54b60;  alias, 1 drivers
v0x1bf41d0_0 .net "a2", 0 0, L_0x7fc9b75cccc0;  alias, 1 drivers
v0x1bf4290_0 .net "a3", 0 0, L_0x1d54de0;  alias, 1 drivers
v0x1bf4350_0 .net "a4", 0 0, L_0x1d54d20;  alias, 1 drivers
v0x1bf4410_0 .net "addWire", 0 0, L_0x1d55310;  1 drivers
v0x1bf44d0_0 .net "nandWire", 0 0, L_0x1d55800;  1 drivers
v0x1bf4590_0 .net "norWire", 0 0, L_0x1d55a50;  1 drivers
v0x1bf4650_0 .net "ns0", 0 0, L_0x1d54ef0;  1 drivers
v0x1bf4800_0 .net "ns1", 0 0, L_0x1d55050;  1 drivers
v0x1bf48a0_0 .net "ns2", 0 0, L_0x1d551b0;  1 drivers
v0x1bf4940_0 .net "out", 0 0, L_0x1d55cd0;  alias, 1 drivers
v0x1bf49e0_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1bf4aa0_0 .net "sltWire", 0 0, L_0x1d55610;  1 drivers
v0x1bf4b60_0 .net "xorWire", 0 0, L_0x1d55500;  1 drivers
L_0x1d54f60 .part v0x1bf2550_0, 0, 1;
L_0x1d550c0 .part v0x1bf2550_0, 1, 1;
L_0x1d55220 .part v0x1bf2550_0, 2, 1;
L_0x1d55570 .part v0x1bf2550_0, 0, 1;
L_0x1d55710 .part v0x1bf2550_0, 1, 1;
L_0x1d55870 .part v0x1bf2550_0, 1, 1;
L_0x1d55960 .part v0x1bf2550_0, 0, 1;
L_0x1d55be0 .part v0x1bf2550_0, 2, 1;
S_0x1bf5a10 .scope generate, "genALUs[2]" "genALUs[2]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1bf5c20 .param/l "bit" 0 4 127, +C4<010>;
S_0x1bf5ce0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1bf5a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d56190 .functor XOR 1, L_0x1d57c00, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d56650 .functor NOR 1, L_0x1d57b10, L_0x1d57c00, C4<0>, C4<0>;
L_0x1d56750 .functor XOR 1, L_0x1d57b10, L_0x1d57c00, C4<0>, C4<0>;
L_0x1d56810 .functor NAND 1, L_0x1d57b10, L_0x1d57c00, C4<1>, C4<1>;
L_0x1d56910 .functor XOR 1, v0x1bf2480_0, L_0x1d56650, C4<0>, C4<0>;
L_0x1d569d0 .functor XOR 1, v0x1bf2480_0, L_0x1d56810, C4<0>, C4<0>;
v0x1bf8080_0 .net "a", 0 0, L_0x1d57b10;  1 drivers
v0x1bf8170_0 .net "addSubtract", 0 0, L_0x1d565e0;  1 drivers
v0x1bf8210_0 .net "b", 0 0, L_0x1d57c00;  1 drivers
v0x1bf82b0_0 .net "bOut", 0 0, L_0x1d56190;  1 drivers
v0x1bf8380_0 .net "carryin", 0 0, L_0x1d57ca0;  1 drivers
v0x1bf8470_0 .net "carryout", 0 0, L_0x1d56480;  1 drivers
v0x1bf8540_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1bf85e0_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1bf8710_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1bf8950_0 .net "nandOut", 0 0, L_0x1d569d0;  1 drivers
v0x1bf89f0_0 .net "nandgate", 0 0, L_0x1d56810;  1 drivers
v0x1bf8a90_0 .net "norOut", 0 0, L_0x1d56910;  1 drivers
v0x1bf8b30_0 .net "norgate", 0 0, L_0x1d56650;  1 drivers
v0x1bf8bd0_0 .net "result", 0 0, L_0x1d578c0;  1 drivers
L_0x7fc9b75ccd08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1bf8c70_0 .net "slt", 0 0, L_0x7fc9b75ccd08;  1 drivers
v0x1bf8d10_0 .net "xorgate", 0 0, L_0x1d56750;  1 drivers
S_0x1bf5fe0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1bf5ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d56200 .functor AND 1, L_0x1d57b10, L_0x1d56190, C4<1>, C4<1>;
L_0x1d562c0 .functor XOR 1, L_0x1d57b10, L_0x1d56190, C4<0>, C4<0>;
L_0x1d563c0 .functor AND 1, L_0x1d562c0, L_0x1d57ca0, C4<1>, C4<1>;
L_0x1d56480 .functor OR 1, L_0x1d563c0, L_0x1d56200, C4<0>, C4<0>;
L_0x1d565e0 .functor XOR 1, L_0x1d562c0, L_0x1d57ca0, C4<0>, C4<0>;
v0x1bf6250_0 .net "G", 0 0, L_0x1d56200;  1 drivers
v0x1bf6330_0 .net "P", 0 0, L_0x1d562c0;  1 drivers
v0x1bf63f0_0 .net "PandCin", 0 0, L_0x1d563c0;  1 drivers
v0x1bf64c0_0 .net "a", 0 0, L_0x1d57b10;  alias, 1 drivers
v0x1bf6580_0 .net "b", 0 0, L_0x1d56190;  alias, 1 drivers
v0x1bf6690_0 .net "carryin", 0 0, L_0x1d57ca0;  alias, 1 drivers
v0x1bf6750_0 .net "carryout", 0 0, L_0x1d56480;  alias, 1 drivers
v0x1bf6810_0 .net "sum", 0 0, L_0x1d565e0;  alias, 1 drivers
S_0x1bf6970 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1bf5ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d56ae0 .functor NOT 1, L_0x1d56b50, C4<0>, C4<0>, C4<0>;
L_0x1d56c40 .functor NOT 1, L_0x1d56cb0, C4<0>, C4<0>, C4<0>;
L_0x1d56da0 .functor NOT 1, L_0x1d56e10, C4<0>, C4<0>, C4<0>;
L_0x1d56f00 .functor AND 1, L_0x1d56da0, L_0x1d56c40, L_0x1d56ae0, L_0x1d565e0;
L_0x1d570f0 .functor AND 1, L_0x1d56da0, L_0x1d56c40, L_0x1d57160, L_0x1d56750;
L_0x1d57200 .functor AND 1, L_0x1d56da0, L_0x1d57300, L_0x1d56ae0, L_0x7fc9b75ccd08;
L_0x1d573f0 .functor AND 1, L_0x1d56da0, L_0x1d57460, L_0x1d57550, L_0x1d569d0;
L_0x1d57640 .functor AND 1, L_0x1d577d0, L_0x1d56c40, L_0x1d56ae0, L_0x1d56910;
L_0x1d578c0/0/0 .functor OR 1, L_0x1d56f00, L_0x1d570f0, L_0x1d57200, L_0x1d573f0;
L_0x1d578c0/0/4 .functor OR 1, L_0x1d57640, C4<0>, C4<0>, C4<0>;
L_0x1d578c0 .functor OR 1, L_0x1d578c0/0/0, L_0x1d578c0/0/4, C4<0>, C4<0>;
v0x1bf6c10_0 .net *"_s1", 0 0, L_0x1d56b50;  1 drivers
v0x1bf6cf0_0 .net *"_s11", 0 0, L_0x1d57460;  1 drivers
v0x1bf6dd0_0 .net *"_s13", 0 0, L_0x1d57550;  1 drivers
v0x1bf6e90_0 .net *"_s15", 0 0, L_0x1d577d0;  1 drivers
v0x1bf6f70_0 .net *"_s3", 0 0, L_0x1d56cb0;  1 drivers
v0x1bf70a0_0 .net *"_s5", 0 0, L_0x1d56e10;  1 drivers
v0x1bf7180_0 .net *"_s7", 0 0, L_0x1d57160;  1 drivers
v0x1bf7260_0 .net *"_s9", 0 0, L_0x1d57300;  1 drivers
v0x1bf7340_0 .net "a0", 0 0, L_0x1d565e0;  alias, 1 drivers
v0x1bf7470_0 .net "a1", 0 0, L_0x1d56750;  alias, 1 drivers
v0x1bf7510_0 .net "a2", 0 0, L_0x7fc9b75ccd08;  alias, 1 drivers
v0x1bf75d0_0 .net "a3", 0 0, L_0x1d569d0;  alias, 1 drivers
v0x1bf7690_0 .net "a4", 0 0, L_0x1d56910;  alias, 1 drivers
v0x1bf7750_0 .net "addWire", 0 0, L_0x1d56f00;  1 drivers
v0x1bf7810_0 .net "nandWire", 0 0, L_0x1d573f0;  1 drivers
v0x1bf78d0_0 .net "norWire", 0 0, L_0x1d57640;  1 drivers
v0x1bf7990_0 .net "ns0", 0 0, L_0x1d56ae0;  1 drivers
v0x1bf7b40_0 .net "ns1", 0 0, L_0x1d56c40;  1 drivers
v0x1bf7be0_0 .net "ns2", 0 0, L_0x1d56da0;  1 drivers
v0x1bf7c80_0 .net "out", 0 0, L_0x1d578c0;  alias, 1 drivers
v0x1bf7d20_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1bf7de0_0 .net "sltWire", 0 0, L_0x1d57200;  1 drivers
v0x1bf7ea0_0 .net "xorWire", 0 0, L_0x1d570f0;  1 drivers
L_0x1d56b50 .part v0x1bf2550_0, 0, 1;
L_0x1d56cb0 .part v0x1bf2550_0, 1, 1;
L_0x1d56e10 .part v0x1bf2550_0, 2, 1;
L_0x1d57160 .part v0x1bf2550_0, 0, 1;
L_0x1d57300 .part v0x1bf2550_0, 1, 1;
L_0x1d57460 .part v0x1bf2550_0, 1, 1;
L_0x1d57550 .part v0x1bf2550_0, 0, 1;
L_0x1d577d0 .part v0x1bf2550_0, 2, 1;
S_0x1bf8e60 .scope generate, "genALUs[3]" "genALUs[3]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1bee6c0 .param/l "bit" 0 4 127, +C4<011>;
S_0x1bf9090 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1bf8e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d57dd0 .functor XOR 1, L_0x1d598c0, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d582e0 .functor NOR 1, L_0x1d59820, L_0x1d598c0, C4<0>, C4<0>;
L_0x1d583e0 .functor XOR 1, L_0x1d59820, L_0x1d598c0, C4<0>, C4<0>;
L_0x1d584a0 .functor NAND 1, L_0x1d59820, L_0x1d598c0, C4<1>, C4<1>;
L_0x1d585a0 .functor XOR 1, v0x1bf2480_0, L_0x1d582e0, C4<0>, C4<0>;
L_0x1d58660 .functor XOR 1, v0x1bf2480_0, L_0x1d584a0, C4<0>, C4<0>;
v0x1bfb460_0 .net "a", 0 0, L_0x1d59820;  1 drivers
v0x1bfb550_0 .net "addSubtract", 0 0, L_0x1d58270;  1 drivers
v0x1bfb5f0_0 .net "b", 0 0, L_0x1d598c0;  1 drivers
v0x1bfb690_0 .net "bOut", 0 0, L_0x1d57dd0;  1 drivers
v0x1bfb760_0 .net "carryin", 0 0, L_0x1d59a70;  1 drivers
v0x1bfb850_0 .net "carryout", 0 0, L_0x1d58110;  1 drivers
v0x1bfb920_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1bfb9c0_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1bfba60_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1bfbb90_0 .net "nandOut", 0 0, L_0x1d58660;  1 drivers
v0x1bfbc60_0 .net "nandgate", 0 0, L_0x1d584a0;  1 drivers
v0x1bfbd00_0 .net "norOut", 0 0, L_0x1d585a0;  1 drivers
v0x1bfbdd0_0 .net "norgate", 0 0, L_0x1d582e0;  1 drivers
v0x1bfbe70_0 .net "result", 0 0, L_0x1d595d0;  1 drivers
L_0x7fc9b75ccd50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1bfbf40_0 .net "slt", 0 0, L_0x7fc9b75ccd50;  1 drivers
v0x1bfbfe0_0 .net "xorgate", 0 0, L_0x1d583e0;  1 drivers
S_0x1bf9390 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1bf9090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d57e90 .functor AND 1, L_0x1d59820, L_0x1d57dd0, C4<1>, C4<1>;
L_0x1d57f50 .functor XOR 1, L_0x1d59820, L_0x1d57dd0, C4<0>, C4<0>;
L_0x1d58050 .functor AND 1, L_0x1d57f50, L_0x1d59a70, C4<1>, C4<1>;
L_0x1d58110 .functor OR 1, L_0x1d58050, L_0x1d57e90, C4<0>, C4<0>;
L_0x1d58270 .functor XOR 1, L_0x1d57f50, L_0x1d59a70, C4<0>, C4<0>;
v0x1bf9630_0 .net "G", 0 0, L_0x1d57e90;  1 drivers
v0x1bf9710_0 .net "P", 0 0, L_0x1d57f50;  1 drivers
v0x1bf97d0_0 .net "PandCin", 0 0, L_0x1d58050;  1 drivers
v0x1bf98a0_0 .net "a", 0 0, L_0x1d59820;  alias, 1 drivers
v0x1bf9960_0 .net "b", 0 0, L_0x1d57dd0;  alias, 1 drivers
v0x1bf9a70_0 .net "carryin", 0 0, L_0x1d59a70;  alias, 1 drivers
v0x1bf9b30_0 .net "carryout", 0 0, L_0x1d58110;  alias, 1 drivers
v0x1bf9bf0_0 .net "sum", 0 0, L_0x1d58270;  alias, 1 drivers
S_0x1bf9d50 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1bf9090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d58770 .functor NOT 1, L_0x1d587e0, C4<0>, C4<0>, C4<0>;
L_0x1d588d0 .functor NOT 1, L_0x1d58940, C4<0>, C4<0>, C4<0>;
L_0x1d58a30 .functor NOT 1, L_0x1d58aa0, C4<0>, C4<0>, C4<0>;
L_0x1d58b90 .functor AND 1, L_0x1d58a30, L_0x1d588d0, L_0x1d58770, L_0x1d58270;
L_0x1d58d80 .functor AND 1, L_0x1d58a30, L_0x1d588d0, L_0x1d58df0, L_0x1d583e0;
L_0x1d58e90 .functor AND 1, L_0x1d58a30, L_0x1d58fd0, L_0x1d58770, L_0x7fc9b75ccd50;
L_0x1d590c0 .functor AND 1, L_0x1d58a30, L_0x1d59130, L_0x1d59260, L_0x1d58660;
L_0x1d59350 .functor AND 1, L_0x1d594e0, L_0x1d588d0, L_0x1d58770, L_0x1d585a0;
L_0x1d595d0/0/0 .functor OR 1, L_0x1d58b90, L_0x1d58d80, L_0x1d58e90, L_0x1d590c0;
L_0x1d595d0/0/4 .functor OR 1, L_0x1d59350, C4<0>, C4<0>, C4<0>;
L_0x1d595d0 .functor OR 1, L_0x1d595d0/0/0, L_0x1d595d0/0/4, C4<0>, C4<0>;
v0x1bf9ff0_0 .net *"_s1", 0 0, L_0x1d587e0;  1 drivers
v0x1bfa0d0_0 .net *"_s11", 0 0, L_0x1d59130;  1 drivers
v0x1bfa1b0_0 .net *"_s13", 0 0, L_0x1d59260;  1 drivers
v0x1bfa270_0 .net *"_s15", 0 0, L_0x1d594e0;  1 drivers
v0x1bfa350_0 .net *"_s3", 0 0, L_0x1d58940;  1 drivers
v0x1bfa480_0 .net *"_s5", 0 0, L_0x1d58aa0;  1 drivers
v0x1bfa560_0 .net *"_s7", 0 0, L_0x1d58df0;  1 drivers
v0x1bfa640_0 .net *"_s9", 0 0, L_0x1d58fd0;  1 drivers
v0x1bfa720_0 .net "a0", 0 0, L_0x1d58270;  alias, 1 drivers
v0x1bfa850_0 .net "a1", 0 0, L_0x1d583e0;  alias, 1 drivers
v0x1bfa8f0_0 .net "a2", 0 0, L_0x7fc9b75ccd50;  alias, 1 drivers
v0x1bfa9b0_0 .net "a3", 0 0, L_0x1d58660;  alias, 1 drivers
v0x1bfaa70_0 .net "a4", 0 0, L_0x1d585a0;  alias, 1 drivers
v0x1bfab30_0 .net "addWire", 0 0, L_0x1d58b90;  1 drivers
v0x1bfabf0_0 .net "nandWire", 0 0, L_0x1d590c0;  1 drivers
v0x1bfacb0_0 .net "norWire", 0 0, L_0x1d59350;  1 drivers
v0x1bfad70_0 .net "ns0", 0 0, L_0x1d58770;  1 drivers
v0x1bfaf20_0 .net "ns1", 0 0, L_0x1d588d0;  1 drivers
v0x1bfafc0_0 .net "ns2", 0 0, L_0x1d58a30;  1 drivers
v0x1bfb060_0 .net "out", 0 0, L_0x1d595d0;  alias, 1 drivers
v0x1bfb100_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1bfb1c0_0 .net "sltWire", 0 0, L_0x1d58e90;  1 drivers
v0x1bfb280_0 .net "xorWire", 0 0, L_0x1d58d80;  1 drivers
L_0x1d587e0 .part v0x1bf2550_0, 0, 1;
L_0x1d58940 .part v0x1bf2550_0, 1, 1;
L_0x1d58aa0 .part v0x1bf2550_0, 2, 1;
L_0x1d58df0 .part v0x1bf2550_0, 0, 1;
L_0x1d58fd0 .part v0x1bf2550_0, 1, 1;
L_0x1d59130 .part v0x1bf2550_0, 1, 1;
L_0x1d59260 .part v0x1bf2550_0, 0, 1;
L_0x1d594e0 .part v0x1bf2550_0, 2, 1;
S_0x1bfc130 .scope generate, "genALUs[4]" "genALUs[4]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1bfc2f0 .param/l "bit" 0 4 127, +C4<0100>;
S_0x1bfc3b0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1bfc130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d59ba0 .functor XOR 1, L_0x1d5b650, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d5a060 .functor NOR 1, L_0x1d5b520, L_0x1d5b650, C4<0>, C4<0>;
L_0x1d5a160 .functor XOR 1, L_0x1d5b520, L_0x1d5b650, C4<0>, C4<0>;
L_0x1d5a220 .functor NAND 1, L_0x1d5b520, L_0x1d5b650, C4<1>, C4<1>;
L_0x1d5a320 .functor XOR 1, v0x1bf2480_0, L_0x1d5a060, C4<0>, C4<0>;
L_0x1d5a3e0 .functor XOR 1, v0x1bf2480_0, L_0x1d5a220, C4<0>, C4<0>;
v0x1bfe780_0 .net "a", 0 0, L_0x1d5b520;  1 drivers
v0x1bfe870_0 .net "addSubtract", 0 0, L_0x1d59ff0;  1 drivers
v0x1bfe910_0 .net "b", 0 0, L_0x1d5b650;  1 drivers
v0x1bfe9b0_0 .net "bOut", 0 0, L_0x1d59ba0;  1 drivers
v0x1bfea80_0 .net "carryin", 0 0, L_0x1d5b6f0;  1 drivers
v0x1bfeb70_0 .net "carryout", 0 0, L_0x1d59e90;  1 drivers
v0x1bfec40_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1bfedf0_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1bfee90_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1bfef30_0 .net "nandOut", 0 0, L_0x1d5a3e0;  1 drivers
v0x1bff000_0 .net "nandgate", 0 0, L_0x1d5a220;  1 drivers
v0x1bff0a0_0 .net "norOut", 0 0, L_0x1d5a320;  1 drivers
v0x1bff170_0 .net "norgate", 0 0, L_0x1d5a060;  1 drivers
v0x1bff210_0 .net "result", 0 0, L_0x1d5b2d0;  1 drivers
L_0x7fc9b75ccd98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1bff2e0_0 .net "slt", 0 0, L_0x7fc9b75ccd98;  1 drivers
v0x1bff380_0 .net "xorgate", 0 0, L_0x1d5a160;  1 drivers
S_0x1bfc6b0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1bfc3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d59c10 .functor AND 1, L_0x1d5b520, L_0x1d59ba0, C4<1>, C4<1>;
L_0x1d59cd0 .functor XOR 1, L_0x1d5b520, L_0x1d59ba0, C4<0>, C4<0>;
L_0x1d59dd0 .functor AND 1, L_0x1d59cd0, L_0x1d5b6f0, C4<1>, C4<1>;
L_0x1d59e90 .functor OR 1, L_0x1d59dd0, L_0x1d59c10, C4<0>, C4<0>;
L_0x1d59ff0 .functor XOR 1, L_0x1d59cd0, L_0x1d5b6f0, C4<0>, C4<0>;
v0x1bfc950_0 .net "G", 0 0, L_0x1d59c10;  1 drivers
v0x1bfca30_0 .net "P", 0 0, L_0x1d59cd0;  1 drivers
v0x1bfcaf0_0 .net "PandCin", 0 0, L_0x1d59dd0;  1 drivers
v0x1bfcbc0_0 .net "a", 0 0, L_0x1d5b520;  alias, 1 drivers
v0x1bfcc80_0 .net "b", 0 0, L_0x1d59ba0;  alias, 1 drivers
v0x1bfcd90_0 .net "carryin", 0 0, L_0x1d5b6f0;  alias, 1 drivers
v0x1bfce50_0 .net "carryout", 0 0, L_0x1d59e90;  alias, 1 drivers
v0x1bfcf10_0 .net "sum", 0 0, L_0x1d59ff0;  alias, 1 drivers
S_0x1bfd070 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1bfc3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d5a4f0 .functor NOT 1, L_0x1d5a560, C4<0>, C4<0>, C4<0>;
L_0x1d5a650 .functor NOT 1, L_0x1d5a6c0, C4<0>, C4<0>, C4<0>;
L_0x1d5a7b0 .functor NOT 1, L_0x1d5a820, C4<0>, C4<0>, C4<0>;
L_0x1d5a910 .functor AND 1, L_0x1d5a7b0, L_0x1d5a650, L_0x1d5a4f0, L_0x1d59ff0;
L_0x1d5ab00 .functor AND 1, L_0x1d5a7b0, L_0x1d5a650, L_0x1d5ab70, L_0x1d5a160;
L_0x1d5ac10 .functor AND 1, L_0x1d5a7b0, L_0x1d5ad10, L_0x1d5a4f0, L_0x7fc9b75ccd98;
L_0x1d5ae00 .functor AND 1, L_0x1d5a7b0, L_0x1d5ae70, L_0x1d5af60, L_0x1d5a3e0;
L_0x1d5b050 .functor AND 1, L_0x1d5b1e0, L_0x1d5a650, L_0x1d5a4f0, L_0x1d5a320;
L_0x1d5b2d0/0/0 .functor OR 1, L_0x1d5a910, L_0x1d5ab00, L_0x1d5ac10, L_0x1d5ae00;
L_0x1d5b2d0/0/4 .functor OR 1, L_0x1d5b050, C4<0>, C4<0>, C4<0>;
L_0x1d5b2d0 .functor OR 1, L_0x1d5b2d0/0/0, L_0x1d5b2d0/0/4, C4<0>, C4<0>;
v0x1bfd310_0 .net *"_s1", 0 0, L_0x1d5a560;  1 drivers
v0x1bfd3f0_0 .net *"_s11", 0 0, L_0x1d5ae70;  1 drivers
v0x1bfd4d0_0 .net *"_s13", 0 0, L_0x1d5af60;  1 drivers
v0x1bfd590_0 .net *"_s15", 0 0, L_0x1d5b1e0;  1 drivers
v0x1bfd670_0 .net *"_s3", 0 0, L_0x1d5a6c0;  1 drivers
v0x1bfd7a0_0 .net *"_s5", 0 0, L_0x1d5a820;  1 drivers
v0x1bfd880_0 .net *"_s7", 0 0, L_0x1d5ab70;  1 drivers
v0x1bfd960_0 .net *"_s9", 0 0, L_0x1d5ad10;  1 drivers
v0x1bfda40_0 .net "a0", 0 0, L_0x1d59ff0;  alias, 1 drivers
v0x1bfdb70_0 .net "a1", 0 0, L_0x1d5a160;  alias, 1 drivers
v0x1bfdc10_0 .net "a2", 0 0, L_0x7fc9b75ccd98;  alias, 1 drivers
v0x1bfdcd0_0 .net "a3", 0 0, L_0x1d5a3e0;  alias, 1 drivers
v0x1bfdd90_0 .net "a4", 0 0, L_0x1d5a320;  alias, 1 drivers
v0x1bfde50_0 .net "addWire", 0 0, L_0x1d5a910;  1 drivers
v0x1bfdf10_0 .net "nandWire", 0 0, L_0x1d5ae00;  1 drivers
v0x1bfdfd0_0 .net "norWire", 0 0, L_0x1d5b050;  1 drivers
v0x1bfe090_0 .net "ns0", 0 0, L_0x1d5a4f0;  1 drivers
v0x1bfe240_0 .net "ns1", 0 0, L_0x1d5a650;  1 drivers
v0x1bfe2e0_0 .net "ns2", 0 0, L_0x1d5a7b0;  1 drivers
v0x1bfe380_0 .net "out", 0 0, L_0x1d5b2d0;  alias, 1 drivers
v0x1bfe420_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1bfe4e0_0 .net "sltWire", 0 0, L_0x1d5ac10;  1 drivers
v0x1bfe5a0_0 .net "xorWire", 0 0, L_0x1d5ab00;  1 drivers
L_0x1d5a560 .part v0x1bf2550_0, 0, 1;
L_0x1d5a6c0 .part v0x1bf2550_0, 1, 1;
L_0x1d5a820 .part v0x1bf2550_0, 2, 1;
L_0x1d5ab70 .part v0x1bf2550_0, 0, 1;
L_0x1d5ad10 .part v0x1bf2550_0, 1, 1;
L_0x1d5ae70 .part v0x1bf2550_0, 1, 1;
L_0x1d5af60 .part v0x1bf2550_0, 0, 1;
L_0x1d5b1e0 .part v0x1bf2550_0, 2, 1;
S_0x1bff4d0 .scope generate, "genALUs[5]" "genALUs[5]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1bff690 .param/l "bit" 0 4 127, +C4<0101>;
S_0x1bff750 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1bff4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d5b920 .functor XOR 1, L_0x1d5d010, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d5bcf0 .functor NOR 1, L_0x1d5cf70, L_0x1d5d010, C4<0>, C4<0>;
L_0x1d5bdf0 .functor XOR 1, L_0x1d5cf70, L_0x1d5d010, C4<0>, C4<0>;
L_0x1d5beb0 .functor NAND 1, L_0x1d5cf70, L_0x1d5d010, C4<1>, C4<1>;
L_0x1bfdae0 .functor XOR 1, v0x1bf2480_0, L_0x1d5bcf0, C4<0>, C4<0>;
L_0x1bfa7c0 .functor XOR 1, v0x1bf2480_0, L_0x1d5beb0, C4<0>, C4<0>;
v0x1c01b20_0 .net "a", 0 0, L_0x1d5cf70;  1 drivers
v0x1c01c10_0 .net "addSubtract", 0 0, L_0x1d5bc80;  1 drivers
v0x1c01cb0_0 .net "b", 0 0, L_0x1d5d010;  1 drivers
v0x1c01d50_0 .net "bOut", 0 0, L_0x1d5b920;  1 drivers
v0x1c01e20_0 .net "carryin", 0 0, L_0x1d5d130;  1 drivers
v0x1c01f10_0 .net "carryout", 0 0, L_0x1d5bb70;  1 drivers
v0x1c01fe0_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1c02080_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1c02120_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c02250_0 .net "nandOut", 0 0, L_0x1bfa7c0;  1 drivers
v0x1c02320_0 .net "nandgate", 0 0, L_0x1d5beb0;  1 drivers
v0x1c023c0_0 .net "norOut", 0 0, L_0x1bfdae0;  1 drivers
v0x1c02490_0 .net "norgate", 0 0, L_0x1d5bcf0;  1 drivers
v0x1c02530_0 .net "result", 0 0, L_0x1d5cd20;  1 drivers
L_0x7fc9b75ccde0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c02600_0 .net "slt", 0 0, L_0x7fc9b75ccde0;  1 drivers
v0x1c026a0_0 .net "xorgate", 0 0, L_0x1d5bdf0;  1 drivers
S_0x1bffa50 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1bff750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d5b990 .functor AND 1, L_0x1d5cf70, L_0x1d5b920, C4<1>, C4<1>;
L_0x1d5ba00 .functor XOR 1, L_0x1d5cf70, L_0x1d5b920, C4<0>, C4<0>;
L_0x1d5bb00 .functor AND 1, L_0x1d5ba00, L_0x1d5d130, C4<1>, C4<1>;
L_0x1d5bb70 .functor OR 1, L_0x1d5bb00, L_0x1d5b990, C4<0>, C4<0>;
L_0x1d5bc80 .functor XOR 1, L_0x1d5ba00, L_0x1d5d130, C4<0>, C4<0>;
v0x1bffcf0_0 .net "G", 0 0, L_0x1d5b990;  1 drivers
v0x1bffdd0_0 .net "P", 0 0, L_0x1d5ba00;  1 drivers
v0x1bffe90_0 .net "PandCin", 0 0, L_0x1d5bb00;  1 drivers
v0x1bfff60_0 .net "a", 0 0, L_0x1d5cf70;  alias, 1 drivers
v0x1c00020_0 .net "b", 0 0, L_0x1d5b920;  alias, 1 drivers
v0x1c00130_0 .net "carryin", 0 0, L_0x1d5d130;  alias, 1 drivers
v0x1c001f0_0 .net "carryout", 0 0, L_0x1d5bb70;  alias, 1 drivers
v0x1c002b0_0 .net "sum", 0 0, L_0x1d5bc80;  alias, 1 drivers
S_0x1c00410 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1bff750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1bf40a0 .functor NOT 1, L_0x1d5bfb0, C4<0>, C4<0>, C4<0>;
L_0x1d5c0a0 .functor NOT 1, L_0x1d5c110, C4<0>, C4<0>, C4<0>;
L_0x1d5c200 .functor NOT 1, L_0x1d5c270, C4<0>, C4<0>, C4<0>;
L_0x1d5c360 .functor AND 1, L_0x1d5c200, L_0x1d5c0a0, L_0x1bf40a0, L_0x1d5bc80;
L_0x1d5c550 .functor AND 1, L_0x1d5c200, L_0x1d5c0a0, L_0x1d5c5c0, L_0x1d5bdf0;
L_0x1d5c660 .functor AND 1, L_0x1d5c200, L_0x1d5c760, L_0x1bf40a0, L_0x7fc9b75ccde0;
L_0x1d5c850 .functor AND 1, L_0x1d5c200, L_0x1d5c8c0, L_0x1d5c9b0, L_0x1bfa7c0;
L_0x1d5caa0 .functor AND 1, L_0x1d5cc30, L_0x1d5c0a0, L_0x1bf40a0, L_0x1bfdae0;
L_0x1d5cd20/0/0 .functor OR 1, L_0x1d5c360, L_0x1d5c550, L_0x1d5c660, L_0x1d5c850;
L_0x1d5cd20/0/4 .functor OR 1, L_0x1d5caa0, C4<0>, C4<0>, C4<0>;
L_0x1d5cd20 .functor OR 1, L_0x1d5cd20/0/0, L_0x1d5cd20/0/4, C4<0>, C4<0>;
v0x1c006b0_0 .net *"_s1", 0 0, L_0x1d5bfb0;  1 drivers
v0x1c00790_0 .net *"_s11", 0 0, L_0x1d5c8c0;  1 drivers
v0x1c00870_0 .net *"_s13", 0 0, L_0x1d5c9b0;  1 drivers
v0x1c00930_0 .net *"_s15", 0 0, L_0x1d5cc30;  1 drivers
v0x1c00a10_0 .net *"_s3", 0 0, L_0x1d5c110;  1 drivers
v0x1c00b40_0 .net *"_s5", 0 0, L_0x1d5c270;  1 drivers
v0x1c00c20_0 .net *"_s7", 0 0, L_0x1d5c5c0;  1 drivers
v0x1c00d00_0 .net *"_s9", 0 0, L_0x1d5c760;  1 drivers
v0x1c00de0_0 .net "a0", 0 0, L_0x1d5bc80;  alias, 1 drivers
v0x1c00f10_0 .net "a1", 0 0, L_0x1d5bdf0;  alias, 1 drivers
v0x1c00fb0_0 .net "a2", 0 0, L_0x7fc9b75ccde0;  alias, 1 drivers
v0x1c01070_0 .net "a3", 0 0, L_0x1bfa7c0;  alias, 1 drivers
v0x1c01130_0 .net "a4", 0 0, L_0x1bfdae0;  alias, 1 drivers
v0x1c011f0_0 .net "addWire", 0 0, L_0x1d5c360;  1 drivers
v0x1c012b0_0 .net "nandWire", 0 0, L_0x1d5c850;  1 drivers
v0x1c01370_0 .net "norWire", 0 0, L_0x1d5caa0;  1 drivers
v0x1c01430_0 .net "ns0", 0 0, L_0x1bf40a0;  1 drivers
v0x1c015e0_0 .net "ns1", 0 0, L_0x1d5c0a0;  1 drivers
v0x1c01680_0 .net "ns2", 0 0, L_0x1d5c200;  1 drivers
v0x1c01720_0 .net "out", 0 0, L_0x1d5cd20;  alias, 1 drivers
v0x1c017c0_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c01880_0 .net "sltWire", 0 0, L_0x1d5c660;  1 drivers
v0x1c01940_0 .net "xorWire", 0 0, L_0x1d5c550;  1 drivers
L_0x1d5bfb0 .part v0x1bf2550_0, 0, 1;
L_0x1d5c110 .part v0x1bf2550_0, 1, 1;
L_0x1d5c270 .part v0x1bf2550_0, 2, 1;
L_0x1d5c5c0 .part v0x1bf2550_0, 0, 1;
L_0x1d5c760 .part v0x1bf2550_0, 1, 1;
L_0x1d5c8c0 .part v0x1bf2550_0, 1, 1;
L_0x1d5c9b0 .part v0x1bf2550_0, 0, 1;
L_0x1d5cc30 .part v0x1bf2550_0, 2, 1;
S_0x1c027f0 .scope generate, "genALUs[6]" "genALUs[6]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1bf5bd0 .param/l "bit" 0 4 127, +C4<0110>;
S_0x1c02ab0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c027f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d5b8b0 .functor XOR 1, L_0x1d5ece0, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d5d6b0 .functor NOR 1, L_0x1d5ebb0, L_0x1d5ece0, C4<0>, C4<0>;
L_0x1d5d7b0 .functor XOR 1, L_0x1d5ebb0, L_0x1d5ece0, C4<0>, C4<0>;
L_0x1d5d870 .functor NAND 1, L_0x1d5ebb0, L_0x1d5ece0, C4<1>, C4<1>;
L_0x1d5d970 .functor XOR 1, v0x1bf2480_0, L_0x1d5d6b0, C4<0>, C4<0>;
L_0x1d5da30 .functor XOR 1, v0x1bf2480_0, L_0x1d5d870, C4<0>, C4<0>;
v0x1c04e80_0 .net "a", 0 0, L_0x1d5ebb0;  1 drivers
v0x1c04f70_0 .net "addSubtract", 0 0, L_0x1d5d640;  1 drivers
v0x1c05010_0 .net "b", 0 0, L_0x1d5ece0;  1 drivers
v0x1c050b0_0 .net "bOut", 0 0, L_0x1d5b8b0;  1 drivers
v0x1c05180_0 .net "carryin", 0 0, L_0x1d5ed80;  1 drivers
v0x1c05270_0 .net "carryout", 0 0, L_0x1d5d4e0;  1 drivers
v0x1c05340_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1c053e0_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1c05590_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1bf8840_0 .net "nandOut", 0 0, L_0x1d5da30;  1 drivers
v0x1c05840_0 .net "nandgate", 0 0, L_0x1d5d870;  1 drivers
v0x1c058e0_0 .net "norOut", 0 0, L_0x1d5d970;  1 drivers
v0x1c05980_0 .net "norgate", 0 0, L_0x1d5d6b0;  1 drivers
v0x1c05a20_0 .net "result", 0 0, L_0x1d5e960;  1 drivers
L_0x7fc9b75cce28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c05af0_0 .net "slt", 0 0, L_0x7fc9b75cce28;  1 drivers
v0x1c05b90_0 .net "xorgate", 0 0, L_0x1d5d7b0;  1 drivers
S_0x1c02db0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c02ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d5d260 .functor AND 1, L_0x1d5ebb0, L_0x1d5b8b0, C4<1>, C4<1>;
L_0x1d5d320 .functor XOR 1, L_0x1d5ebb0, L_0x1d5b8b0, C4<0>, C4<0>;
L_0x1d5d420 .functor AND 1, L_0x1d5d320, L_0x1d5ed80, C4<1>, C4<1>;
L_0x1d5d4e0 .functor OR 1, L_0x1d5d420, L_0x1d5d260, C4<0>, C4<0>;
L_0x1d5d640 .functor XOR 1, L_0x1d5d320, L_0x1d5ed80, C4<0>, C4<0>;
v0x1c03050_0 .net "G", 0 0, L_0x1d5d260;  1 drivers
v0x1c03130_0 .net "P", 0 0, L_0x1d5d320;  1 drivers
v0x1c031f0_0 .net "PandCin", 0 0, L_0x1d5d420;  1 drivers
v0x1c032c0_0 .net "a", 0 0, L_0x1d5ebb0;  alias, 1 drivers
v0x1c03380_0 .net "b", 0 0, L_0x1d5b8b0;  alias, 1 drivers
v0x1c03490_0 .net "carryin", 0 0, L_0x1d5ed80;  alias, 1 drivers
v0x1c03550_0 .net "carryout", 0 0, L_0x1d5d4e0;  alias, 1 drivers
v0x1c03610_0 .net "sum", 0 0, L_0x1d5d640;  alias, 1 drivers
S_0x1c03770 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c02ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d5db40 .functor NOT 1, L_0x1d5dbb0, C4<0>, C4<0>, C4<0>;
L_0x1d5dca0 .functor NOT 1, L_0x1d5dd10, C4<0>, C4<0>, C4<0>;
L_0x1d5de00 .functor NOT 1, L_0x1d5de70, C4<0>, C4<0>, C4<0>;
L_0x1d5df60 .functor AND 1, L_0x1d5de00, L_0x1d5dca0, L_0x1d5db40, L_0x1d5d640;
L_0x1d5e150 .functor AND 1, L_0x1d5de00, L_0x1d5dca0, L_0x1d5e1c0, L_0x1d5d7b0;
L_0x1d5e260 .functor AND 1, L_0x1d5de00, L_0x1d5e360, L_0x1d5db40, L_0x7fc9b75cce28;
L_0x1d5e450 .functor AND 1, L_0x1d5de00, L_0x1d5e4c0, L_0x1d5e5f0, L_0x1d5da30;
L_0x1d5e6e0 .functor AND 1, L_0x1d5e870, L_0x1d5dca0, L_0x1d5db40, L_0x1d5d970;
L_0x1d5e960/0/0 .functor OR 1, L_0x1d5df60, L_0x1d5e150, L_0x1d5e260, L_0x1d5e450;
L_0x1d5e960/0/4 .functor OR 1, L_0x1d5e6e0, C4<0>, C4<0>, C4<0>;
L_0x1d5e960 .functor OR 1, L_0x1d5e960/0/0, L_0x1d5e960/0/4, C4<0>, C4<0>;
v0x1c03a10_0 .net *"_s1", 0 0, L_0x1d5dbb0;  1 drivers
v0x1c03af0_0 .net *"_s11", 0 0, L_0x1d5e4c0;  1 drivers
v0x1c03bd0_0 .net *"_s13", 0 0, L_0x1d5e5f0;  1 drivers
v0x1c03c90_0 .net *"_s15", 0 0, L_0x1d5e870;  1 drivers
v0x1c03d70_0 .net *"_s3", 0 0, L_0x1d5dd10;  1 drivers
v0x1c03ea0_0 .net *"_s5", 0 0, L_0x1d5de70;  1 drivers
v0x1c03f80_0 .net *"_s7", 0 0, L_0x1d5e1c0;  1 drivers
v0x1c04060_0 .net *"_s9", 0 0, L_0x1d5e360;  1 drivers
v0x1c04140_0 .net "a0", 0 0, L_0x1d5d640;  alias, 1 drivers
v0x1c04270_0 .net "a1", 0 0, L_0x1d5d7b0;  alias, 1 drivers
v0x1c04310_0 .net "a2", 0 0, L_0x7fc9b75cce28;  alias, 1 drivers
v0x1c043d0_0 .net "a3", 0 0, L_0x1d5da30;  alias, 1 drivers
v0x1c04490_0 .net "a4", 0 0, L_0x1d5d970;  alias, 1 drivers
v0x1c04550_0 .net "addWire", 0 0, L_0x1d5df60;  1 drivers
v0x1c04610_0 .net "nandWire", 0 0, L_0x1d5e450;  1 drivers
v0x1c046d0_0 .net "norWire", 0 0, L_0x1d5e6e0;  1 drivers
v0x1c04790_0 .net "ns0", 0 0, L_0x1d5db40;  1 drivers
v0x1c04940_0 .net "ns1", 0 0, L_0x1d5dca0;  1 drivers
v0x1c049e0_0 .net "ns2", 0 0, L_0x1d5de00;  1 drivers
v0x1c04a80_0 .net "out", 0 0, L_0x1d5e960;  alias, 1 drivers
v0x1c04b20_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c04be0_0 .net "sltWire", 0 0, L_0x1d5e260;  1 drivers
v0x1c04ca0_0 .net "xorWire", 0 0, L_0x1d5e150;  1 drivers
L_0x1d5dbb0 .part v0x1bf2550_0, 0, 1;
L_0x1d5dd10 .part v0x1bf2550_0, 1, 1;
L_0x1d5de70 .part v0x1bf2550_0, 2, 1;
L_0x1d5e1c0 .part v0x1bf2550_0, 0, 1;
L_0x1d5e360 .part v0x1bf2550_0, 1, 1;
L_0x1d5e4c0 .part v0x1bf2550_0, 1, 1;
L_0x1d5e5f0 .part v0x1bf2550_0, 0, 1;
L_0x1d5e870 .part v0x1bf2550_0, 2, 1;
S_0x1c05ce0 .scope generate, "genALUs[7]" "genALUs[7]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1c05ea0 .param/l "bit" 0 4 127, +C4<0111>;
S_0x1c05f60 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c05ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d5ec50 .functor XOR 1, L_0x1d60980, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d5f3a0 .functor NOR 1, L_0x1d608e0, L_0x1d60980, C4<0>, C4<0>;
L_0x1d5f4a0 .functor XOR 1, L_0x1d608e0, L_0x1d60980, C4<0>, C4<0>;
L_0x1d5f560 .functor NAND 1, L_0x1d608e0, L_0x1d60980, C4<1>, C4<1>;
L_0x1d5f660 .functor XOR 1, v0x1bf2480_0, L_0x1d5f3a0, C4<0>, C4<0>;
L_0x1d5f720 .functor XOR 1, v0x1bf2480_0, L_0x1d5f560, C4<0>, C4<0>;
v0x1c08330_0 .net "a", 0 0, L_0x1d608e0;  1 drivers
v0x1c08420_0 .net "addSubtract", 0 0, L_0x1d5f330;  1 drivers
v0x1c084c0_0 .net "b", 0 0, L_0x1d60980;  1 drivers
v0x1c08560_0 .net "bOut", 0 0, L_0x1d5ec50;  1 drivers
v0x1c08630_0 .net "carryin", 0 0, L_0x1d5eeb0;  1 drivers
v0x1c08720_0 .net "carryout", 0 0, L_0x1d5f1d0;  1 drivers
v0x1c087f0_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1c08890_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1c08930_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c08a60_0 .net "nandOut", 0 0, L_0x1d5f720;  1 drivers
v0x1c08b30_0 .net "nandgate", 0 0, L_0x1d5f560;  1 drivers
v0x1c08bd0_0 .net "norOut", 0 0, L_0x1d5f660;  1 drivers
v0x1c08ca0_0 .net "norgate", 0 0, L_0x1d5f3a0;  1 drivers
v0x1c08d40_0 .net "result", 0 0, L_0x1d60690;  1 drivers
L_0x7fc9b75cce70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c08e10_0 .net "slt", 0 0, L_0x7fc9b75cce70;  1 drivers
v0x1c08eb0_0 .net "xorgate", 0 0, L_0x1d5f4a0;  1 drivers
S_0x1c06260 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c05f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d5ef50 .functor AND 1, L_0x1d608e0, L_0x1d5ec50, C4<1>, C4<1>;
L_0x1d5f010 .functor XOR 1, L_0x1d608e0, L_0x1d5ec50, C4<0>, C4<0>;
L_0x1d5f110 .functor AND 1, L_0x1d5f010, L_0x1d5eeb0, C4<1>, C4<1>;
L_0x1d5f1d0 .functor OR 1, L_0x1d5f110, L_0x1d5ef50, C4<0>, C4<0>;
L_0x1d5f330 .functor XOR 1, L_0x1d5f010, L_0x1d5eeb0, C4<0>, C4<0>;
v0x1c06500_0 .net "G", 0 0, L_0x1d5ef50;  1 drivers
v0x1c065e0_0 .net "P", 0 0, L_0x1d5f010;  1 drivers
v0x1c066a0_0 .net "PandCin", 0 0, L_0x1d5f110;  1 drivers
v0x1c06770_0 .net "a", 0 0, L_0x1d608e0;  alias, 1 drivers
v0x1c06830_0 .net "b", 0 0, L_0x1d5ec50;  alias, 1 drivers
v0x1c06940_0 .net "carryin", 0 0, L_0x1d5eeb0;  alias, 1 drivers
v0x1c06a00_0 .net "carryout", 0 0, L_0x1d5f1d0;  alias, 1 drivers
v0x1c06ac0_0 .net "sum", 0 0, L_0x1d5f330;  alias, 1 drivers
S_0x1c06c20 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c05f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d5f830 .functor NOT 1, L_0x1d5f8a0, C4<0>, C4<0>, C4<0>;
L_0x1d5f990 .functor NOT 1, L_0x1d5fa00, C4<0>, C4<0>, C4<0>;
L_0x1d5faf0 .functor NOT 1, L_0x1d5fb60, C4<0>, C4<0>, C4<0>;
L_0x1d5fc50 .functor AND 1, L_0x1d5faf0, L_0x1d5f990, L_0x1d5f830, L_0x1d5f330;
L_0x1d5fe40 .functor AND 1, L_0x1d5faf0, L_0x1d5f990, L_0x1d5feb0, L_0x1d5f4a0;
L_0x1d5ff50 .functor AND 1, L_0x1d5faf0, L_0x1d60090, L_0x1d5f830, L_0x7fc9b75cce70;
L_0x1d60180 .functor AND 1, L_0x1d5faf0, L_0x1d601f0, L_0x1d60320, L_0x1d5f720;
L_0x1d60410 .functor AND 1, L_0x1d605a0, L_0x1d5f990, L_0x1d5f830, L_0x1d5f660;
L_0x1d60690/0/0 .functor OR 1, L_0x1d5fc50, L_0x1d5fe40, L_0x1d5ff50, L_0x1d60180;
L_0x1d60690/0/4 .functor OR 1, L_0x1d60410, C4<0>, C4<0>, C4<0>;
L_0x1d60690 .functor OR 1, L_0x1d60690/0/0, L_0x1d60690/0/4, C4<0>, C4<0>;
v0x1c06ec0_0 .net *"_s1", 0 0, L_0x1d5f8a0;  1 drivers
v0x1c06fa0_0 .net *"_s11", 0 0, L_0x1d601f0;  1 drivers
v0x1c07080_0 .net *"_s13", 0 0, L_0x1d60320;  1 drivers
v0x1c07140_0 .net *"_s15", 0 0, L_0x1d605a0;  1 drivers
v0x1c07220_0 .net *"_s3", 0 0, L_0x1d5fa00;  1 drivers
v0x1c07350_0 .net *"_s5", 0 0, L_0x1d5fb60;  1 drivers
v0x1c07430_0 .net *"_s7", 0 0, L_0x1d5feb0;  1 drivers
v0x1c07510_0 .net *"_s9", 0 0, L_0x1d60090;  1 drivers
v0x1c075f0_0 .net "a0", 0 0, L_0x1d5f330;  alias, 1 drivers
v0x1c07720_0 .net "a1", 0 0, L_0x1d5f4a0;  alias, 1 drivers
v0x1c077c0_0 .net "a2", 0 0, L_0x7fc9b75cce70;  alias, 1 drivers
v0x1c07880_0 .net "a3", 0 0, L_0x1d5f720;  alias, 1 drivers
v0x1c07940_0 .net "a4", 0 0, L_0x1d5f660;  alias, 1 drivers
v0x1c07a00_0 .net "addWire", 0 0, L_0x1d5fc50;  1 drivers
v0x1c07ac0_0 .net "nandWire", 0 0, L_0x1d60180;  1 drivers
v0x1c07b80_0 .net "norWire", 0 0, L_0x1d60410;  1 drivers
v0x1c07c40_0 .net "ns0", 0 0, L_0x1d5f830;  1 drivers
v0x1c07df0_0 .net "ns1", 0 0, L_0x1d5f990;  1 drivers
v0x1c07e90_0 .net "ns2", 0 0, L_0x1d5faf0;  1 drivers
v0x1c07f30_0 .net "out", 0 0, L_0x1d60690;  alias, 1 drivers
v0x1c07fd0_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c08090_0 .net "sltWire", 0 0, L_0x1d5ff50;  1 drivers
v0x1c08150_0 .net "xorWire", 0 0, L_0x1d5fe40;  1 drivers
L_0x1d5f8a0 .part v0x1bf2550_0, 0, 1;
L_0x1d5fa00 .part v0x1bf2550_0, 1, 1;
L_0x1d5fb60 .part v0x1bf2550_0, 2, 1;
L_0x1d5feb0 .part v0x1bf2550_0, 0, 1;
L_0x1d60090 .part v0x1bf2550_0, 1, 1;
L_0x1d601f0 .part v0x1bf2550_0, 1, 1;
L_0x1d60320 .part v0x1bf2550_0, 0, 1;
L_0x1d605a0 .part v0x1bf2550_0, 2, 1;
S_0x1c09000 .scope generate, "genALUs[8]" "genALUs[8]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1c091c0 .param/l "bit" 0 4 127, +C4<01000>;
S_0x1c09280 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c09000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d60b60 .functor XOR 1, L_0x1d60a20, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d61020 .functor NOR 1, L_0x1c52fe0, L_0x1d60a20, C4<0>, C4<0>;
L_0x1d61120 .functor XOR 1, L_0x1c52fe0, L_0x1d60a20, C4<0>, C4<0>;
L_0x1d611e0 .functor NAND 1, L_0x1c52fe0, L_0x1d60a20, C4<1>, C4<1>;
L_0x1d612e0 .functor XOR 1, v0x1bf2480_0, L_0x1d61020, C4<0>, C4<0>;
L_0x1d613a0 .functor XOR 1, v0x1bf2480_0, L_0x1d611e0, C4<0>, C4<0>;
v0x1c0b650_0 .net "a", 0 0, L_0x1c52fe0;  1 drivers
v0x1c0b740_0 .net "addSubtract", 0 0, L_0x1d60fb0;  1 drivers
v0x1c0b7e0_0 .net "b", 0 0, L_0x1d60a20;  1 drivers
v0x1c0b880_0 .net "bOut", 0 0, L_0x1d60b60;  1 drivers
v0x1c0b950_0 .net "carryin", 0 0, L_0x1c53250;  1 drivers
v0x1c0ba40_0 .net "carryout", 0 0, L_0x1d60e50;  1 drivers
v0x1c0bb10_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1c0bbb0_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1c0bc50_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c0bd80_0 .net "nandOut", 0 0, L_0x1d613a0;  1 drivers
v0x1c0be50_0 .net "nandgate", 0 0, L_0x1d611e0;  1 drivers
v0x1c0bef0_0 .net "norOut", 0 0, L_0x1d612e0;  1 drivers
v0x1c0bfc0_0 .net "norgate", 0 0, L_0x1d61020;  1 drivers
v0x1c0c060_0 .net "result", 0 0, L_0x1c52d90;  1 drivers
L_0x7fc9b75cceb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c0c130_0 .net "slt", 0 0, L_0x7fc9b75cceb8;  1 drivers
v0x1c0c1d0_0 .net "xorgate", 0 0, L_0x1d61120;  1 drivers
S_0x1c09580 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c09280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d60bd0 .functor AND 1, L_0x1c52fe0, L_0x1d60b60, C4<1>, C4<1>;
L_0x1d60c90 .functor XOR 1, L_0x1c52fe0, L_0x1d60b60, C4<0>, C4<0>;
L_0x1d60d90 .functor AND 1, L_0x1d60c90, L_0x1c53250, C4<1>, C4<1>;
L_0x1d60e50 .functor OR 1, L_0x1d60d90, L_0x1d60bd0, C4<0>, C4<0>;
L_0x1d60fb0 .functor XOR 1, L_0x1d60c90, L_0x1c53250, C4<0>, C4<0>;
v0x1c09820_0 .net "G", 0 0, L_0x1d60bd0;  1 drivers
v0x1c09900_0 .net "P", 0 0, L_0x1d60c90;  1 drivers
v0x1c099c0_0 .net "PandCin", 0 0, L_0x1d60d90;  1 drivers
v0x1c09a90_0 .net "a", 0 0, L_0x1c52fe0;  alias, 1 drivers
v0x1c09b50_0 .net "b", 0 0, L_0x1d60b60;  alias, 1 drivers
v0x1c09c60_0 .net "carryin", 0 0, L_0x1c53250;  alias, 1 drivers
v0x1c09d20_0 .net "carryout", 0 0, L_0x1d60e50;  alias, 1 drivers
v0x1c09de0_0 .net "sum", 0 0, L_0x1d60fb0;  alias, 1 drivers
S_0x1c09f40 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c09280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d614b0 .functor NOT 1, L_0x1d61520, C4<0>, C4<0>, C4<0>;
L_0x1d61610 .functor NOT 1, L_0x1d61680, C4<0>, C4<0>, C4<0>;
L_0x1d61770 .functor NOT 1, L_0x1d617e0, C4<0>, C4<0>, C4<0>;
L_0x1d618d0 .functor AND 1, L_0x1d61770, L_0x1d61610, L_0x1d614b0, L_0x1d60fb0;
L_0x1d61ac0 .functor AND 1, L_0x1d61770, L_0x1d61610, L_0x1d61b30, L_0x1d61120;
L_0x1d61bd0 .functor AND 1, L_0x1d61770, L_0x1d61d10, L_0x1d614b0, L_0x7fc9b75cceb8;
L_0x1d61e00 .functor AND 1, L_0x1d61770, L_0x1d61e70, L_0x1d61fa0, L_0x1d613a0;
L_0x1d5d0b0 .functor AND 1, L_0x1c52ca0, L_0x1d61610, L_0x1d614b0, L_0x1d612e0;
L_0x1c52d90/0/0 .functor OR 1, L_0x1d618d0, L_0x1d61ac0, L_0x1d61bd0, L_0x1d61e00;
L_0x1c52d90/0/4 .functor OR 1, L_0x1d5d0b0, C4<0>, C4<0>, C4<0>;
L_0x1c52d90 .functor OR 1, L_0x1c52d90/0/0, L_0x1c52d90/0/4, C4<0>, C4<0>;
v0x1c0a1e0_0 .net *"_s1", 0 0, L_0x1d61520;  1 drivers
v0x1c0a2c0_0 .net *"_s11", 0 0, L_0x1d61e70;  1 drivers
v0x1c0a3a0_0 .net *"_s13", 0 0, L_0x1d61fa0;  1 drivers
v0x1c0a460_0 .net *"_s15", 0 0, L_0x1c52ca0;  1 drivers
v0x1c0a540_0 .net *"_s3", 0 0, L_0x1d61680;  1 drivers
v0x1c0a670_0 .net *"_s5", 0 0, L_0x1d617e0;  1 drivers
v0x1c0a750_0 .net *"_s7", 0 0, L_0x1d61b30;  1 drivers
v0x1c0a830_0 .net *"_s9", 0 0, L_0x1d61d10;  1 drivers
v0x1c0a910_0 .net "a0", 0 0, L_0x1d60fb0;  alias, 1 drivers
v0x1c0aa40_0 .net "a1", 0 0, L_0x1d61120;  alias, 1 drivers
v0x1c0aae0_0 .net "a2", 0 0, L_0x7fc9b75cceb8;  alias, 1 drivers
v0x1c0aba0_0 .net "a3", 0 0, L_0x1d613a0;  alias, 1 drivers
v0x1c0ac60_0 .net "a4", 0 0, L_0x1d612e0;  alias, 1 drivers
v0x1c0ad20_0 .net "addWire", 0 0, L_0x1d618d0;  1 drivers
v0x1c0ade0_0 .net "nandWire", 0 0, L_0x1d61e00;  1 drivers
v0x1c0aea0_0 .net "norWire", 0 0, L_0x1d5d0b0;  1 drivers
v0x1c0af60_0 .net "ns0", 0 0, L_0x1d614b0;  1 drivers
v0x1c0b110_0 .net "ns1", 0 0, L_0x1d61610;  1 drivers
v0x1c0b1b0_0 .net "ns2", 0 0, L_0x1d61770;  1 drivers
v0x1c0b250_0 .net "out", 0 0, L_0x1c52d90;  alias, 1 drivers
v0x1c0b2f0_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c0b3b0_0 .net "sltWire", 0 0, L_0x1d61bd0;  1 drivers
v0x1c0b470_0 .net "xorWire", 0 0, L_0x1d61ac0;  1 drivers
L_0x1d61520 .part v0x1bf2550_0, 0, 1;
L_0x1d61680 .part v0x1bf2550_0, 1, 1;
L_0x1d617e0 .part v0x1bf2550_0, 2, 1;
L_0x1d61b30 .part v0x1bf2550_0, 0, 1;
L_0x1d61d10 .part v0x1bf2550_0, 1, 1;
L_0x1d61e70 .part v0x1bf2550_0, 1, 1;
L_0x1d61fa0 .part v0x1bf2550_0, 0, 1;
L_0x1c52ca0 .part v0x1bf2550_0, 2, 1;
S_0x1c0c320 .scope generate, "genALUs[9]" "genALUs[9]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1c0c4e0 .param/l "bit" 0 4 127, +C4<01001>;
S_0x1c0c5a0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c0c320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1c00e80 .functor XOR 1, L_0x1d64960, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d63400 .functor NOR 1, L_0x1d648c0, L_0x1d64960, C4<0>, C4<0>;
L_0x1d63500 .functor XOR 1, L_0x1d648c0, L_0x1d64960, C4<0>, C4<0>;
L_0x1d635c0 .functor NAND 1, L_0x1d648c0, L_0x1d64960, C4<1>, C4<1>;
L_0x1d636c0 .functor XOR 1, v0x1bf2480_0, L_0x1d63400, C4<0>, C4<0>;
L_0x1d63780 .functor XOR 1, v0x1bf2480_0, L_0x1d635c0, C4<0>, C4<0>;
v0x1c0e970_0 .net "a", 0 0, L_0x1d648c0;  1 drivers
v0x1c0ea60_0 .net "addSubtract", 0 0, L_0x1d63390;  1 drivers
v0x1c0eb00_0 .net "b", 0 0, L_0x1d64960;  1 drivers
v0x1c0eba0_0 .net "bOut", 0 0, L_0x1c00e80;  1 drivers
v0x1c0ec70_0 .net "carryin", 0 0, L_0x1d630a0;  1 drivers
v0x1c0ed60_0 .net "carryout", 0 0, L_0x1d63230;  1 drivers
v0x1c0ee30_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1c0eed0_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1c0ef70_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c0f0a0_0 .net "nandOut", 0 0, L_0x1d63780;  1 drivers
v0x1c0f170_0 .net "nandgate", 0 0, L_0x1d635c0;  1 drivers
v0x1c0f210_0 .net "norOut", 0 0, L_0x1d636c0;  1 drivers
v0x1c0f2e0_0 .net "norgate", 0 0, L_0x1d63400;  1 drivers
v0x1c0f380_0 .net "result", 0 0, L_0x1d64670;  1 drivers
L_0x7fc9b75ccf00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c0f450_0 .net "slt", 0 0, L_0x7fc9b75ccf00;  1 drivers
v0x1c0f4f0_0 .net "xorgate", 0 0, L_0x1d63500;  1 drivers
S_0x1c0c8a0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c0c5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d5b5c0 .functor AND 1, L_0x1d648c0, L_0x1c00e80, C4<1>, C4<1>;
L_0x1c53400 .functor XOR 1, L_0x1d648c0, L_0x1c00e80, C4<0>, C4<0>;
L_0x1d63170 .functor AND 1, L_0x1c53400, L_0x1d630a0, C4<1>, C4<1>;
L_0x1d63230 .functor OR 1, L_0x1d63170, L_0x1d5b5c0, C4<0>, C4<0>;
L_0x1d63390 .functor XOR 1, L_0x1c53400, L_0x1d630a0, C4<0>, C4<0>;
v0x1c0cb40_0 .net "G", 0 0, L_0x1d5b5c0;  1 drivers
v0x1c0cc20_0 .net "P", 0 0, L_0x1c53400;  1 drivers
v0x1c0cce0_0 .net "PandCin", 0 0, L_0x1d63170;  1 drivers
v0x1c0cdb0_0 .net "a", 0 0, L_0x1d648c0;  alias, 1 drivers
v0x1c0ce70_0 .net "b", 0 0, L_0x1c00e80;  alias, 1 drivers
v0x1c0cf80_0 .net "carryin", 0 0, L_0x1d630a0;  alias, 1 drivers
v0x1c0d040_0 .net "carryout", 0 0, L_0x1d63230;  alias, 1 drivers
v0x1c0d100_0 .net "sum", 0 0, L_0x1d63390;  alias, 1 drivers
S_0x1c0d260 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c0c5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d63890 .functor NOT 1, L_0x1d63900, C4<0>, C4<0>, C4<0>;
L_0x1d639f0 .functor NOT 1, L_0x1d63a60, C4<0>, C4<0>, C4<0>;
L_0x1d63b50 .functor NOT 1, L_0x1d63bc0, C4<0>, C4<0>, C4<0>;
L_0x1d63cb0 .functor AND 1, L_0x1d63b50, L_0x1d639f0, L_0x1d63890, L_0x1d63390;
L_0x1d63ea0 .functor AND 1, L_0x1d63b50, L_0x1d639f0, L_0x1d63f10, L_0x1d63500;
L_0x1d63fb0 .functor AND 1, L_0x1d63b50, L_0x1d640b0, L_0x1d63890, L_0x7fc9b75ccf00;
L_0x1d641a0 .functor AND 1, L_0x1d63b50, L_0x1d64210, L_0x1d64300, L_0x1d63780;
L_0x1d643f0 .functor AND 1, L_0x1d64580, L_0x1d639f0, L_0x1d63890, L_0x1d636c0;
L_0x1d64670/0/0 .functor OR 1, L_0x1d63cb0, L_0x1d63ea0, L_0x1d63fb0, L_0x1d641a0;
L_0x1d64670/0/4 .functor OR 1, L_0x1d643f0, C4<0>, C4<0>, C4<0>;
L_0x1d64670 .functor OR 1, L_0x1d64670/0/0, L_0x1d64670/0/4, C4<0>, C4<0>;
v0x1c0d500_0 .net *"_s1", 0 0, L_0x1d63900;  1 drivers
v0x1c0d5e0_0 .net *"_s11", 0 0, L_0x1d64210;  1 drivers
v0x1c0d6c0_0 .net *"_s13", 0 0, L_0x1d64300;  1 drivers
v0x1c0d780_0 .net *"_s15", 0 0, L_0x1d64580;  1 drivers
v0x1c0d860_0 .net *"_s3", 0 0, L_0x1d63a60;  1 drivers
v0x1c0d990_0 .net *"_s5", 0 0, L_0x1d63bc0;  1 drivers
v0x1c0da70_0 .net *"_s7", 0 0, L_0x1d63f10;  1 drivers
v0x1c0db50_0 .net *"_s9", 0 0, L_0x1d640b0;  1 drivers
v0x1c0dc30_0 .net "a0", 0 0, L_0x1d63390;  alias, 1 drivers
v0x1c0dd60_0 .net "a1", 0 0, L_0x1d63500;  alias, 1 drivers
v0x1c0de00_0 .net "a2", 0 0, L_0x7fc9b75ccf00;  alias, 1 drivers
v0x1c0dec0_0 .net "a3", 0 0, L_0x1d63780;  alias, 1 drivers
v0x1c0df80_0 .net "a4", 0 0, L_0x1d636c0;  alias, 1 drivers
v0x1c0e040_0 .net "addWire", 0 0, L_0x1d63cb0;  1 drivers
v0x1c0e100_0 .net "nandWire", 0 0, L_0x1d641a0;  1 drivers
v0x1c0e1c0_0 .net "norWire", 0 0, L_0x1d643f0;  1 drivers
v0x1c0e280_0 .net "ns0", 0 0, L_0x1d63890;  1 drivers
v0x1c0e430_0 .net "ns1", 0 0, L_0x1d639f0;  1 drivers
v0x1c0e4d0_0 .net "ns2", 0 0, L_0x1d63b50;  1 drivers
v0x1c0e570_0 .net "out", 0 0, L_0x1d64670;  alias, 1 drivers
v0x1c0e610_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c0e6d0_0 .net "sltWire", 0 0, L_0x1d63fb0;  1 drivers
v0x1c0e790_0 .net "xorWire", 0 0, L_0x1d63ea0;  1 drivers
L_0x1d63900 .part v0x1bf2550_0, 0, 1;
L_0x1d63a60 .part v0x1bf2550_0, 1, 1;
L_0x1d63bc0 .part v0x1bf2550_0, 2, 1;
L_0x1d63f10 .part v0x1bf2550_0, 0, 1;
L_0x1d640b0 .part v0x1bf2550_0, 1, 1;
L_0x1d64210 .part v0x1bf2550_0, 1, 1;
L_0x1d64300 .part v0x1bf2550_0, 0, 1;
L_0x1d64580 .part v0x1bf2550_0, 2, 1;
S_0x1c0f640 .scope generate, "genALUs[10]" "genALUs[10]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1c0f800 .param/l "bit" 0 4 127, +C4<01010>;
S_0x1c0f8c0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c0f640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d64b70 .functor XOR 1, L_0x1d64a00, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d65030 .functor NOR 1, L_0x1d66530, L_0x1d64a00, C4<0>, C4<0>;
L_0x1d65130 .functor XOR 1, L_0x1d66530, L_0x1d64a00, C4<0>, C4<0>;
L_0x1d651f0 .functor NAND 1, L_0x1d66530, L_0x1d64a00, C4<1>, C4<1>;
L_0x1d652f0 .functor XOR 1, v0x1bf2480_0, L_0x1d65030, C4<0>, C4<0>;
L_0x1d653b0 .functor XOR 1, v0x1bf2480_0, L_0x1d651f0, C4<0>, C4<0>;
v0x1c11c90_0 .net "a", 0 0, L_0x1d66530;  1 drivers
v0x1c11d80_0 .net "addSubtract", 0 0, L_0x1d64fc0;  1 drivers
v0x1c11e20_0 .net "b", 0 0, L_0x1d64a00;  1 drivers
v0x1c11ec0_0 .net "bOut", 0 0, L_0x1d64b70;  1 drivers
v0x1c11f90_0 .net "carryin", 0 0, L_0x1d666c0;  1 drivers
v0x1c12030_0 .net "carryout", 0 0, L_0x1d64e60;  1 drivers
v0x1c120d0_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1c12170_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1c12210_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c12340_0 .net "nandOut", 0 0, L_0x1d653b0;  1 drivers
v0x1c12410_0 .net "nandgate", 0 0, L_0x1d651f0;  1 drivers
v0x1c124b0_0 .net "norOut", 0 0, L_0x1d652f0;  1 drivers
v0x1c12580_0 .net "norgate", 0 0, L_0x1d65030;  1 drivers
v0x1c12620_0 .net "result", 0 0, L_0x1d662e0;  1 drivers
L_0x7fc9b75ccf48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c126f0_0 .net "slt", 0 0, L_0x7fc9b75ccf48;  1 drivers
v0x1c12790_0 .net "xorgate", 0 0, L_0x1d65130;  1 drivers
S_0x1c0fbc0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c0f8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d64be0 .functor AND 1, L_0x1d66530, L_0x1d64b70, C4<1>, C4<1>;
L_0x1d64ca0 .functor XOR 1, L_0x1d66530, L_0x1d64b70, C4<0>, C4<0>;
L_0x1d64da0 .functor AND 1, L_0x1d64ca0, L_0x1d666c0, C4<1>, C4<1>;
L_0x1d64e60 .functor OR 1, L_0x1d64da0, L_0x1d64be0, C4<0>, C4<0>;
L_0x1d64fc0 .functor XOR 1, L_0x1d64ca0, L_0x1d666c0, C4<0>, C4<0>;
v0x1c0fe60_0 .net "G", 0 0, L_0x1d64be0;  1 drivers
v0x1c0ff40_0 .net "P", 0 0, L_0x1d64ca0;  1 drivers
v0x1c10000_0 .net "PandCin", 0 0, L_0x1d64da0;  1 drivers
v0x1c100d0_0 .net "a", 0 0, L_0x1d66530;  alias, 1 drivers
v0x1c10190_0 .net "b", 0 0, L_0x1d64b70;  alias, 1 drivers
v0x1c102a0_0 .net "carryin", 0 0, L_0x1d666c0;  alias, 1 drivers
v0x1c10360_0 .net "carryout", 0 0, L_0x1d64e60;  alias, 1 drivers
v0x1c10420_0 .net "sum", 0 0, L_0x1d64fc0;  alias, 1 drivers
S_0x1c10580 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c0f8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d654c0 .functor NOT 1, L_0x1d65530, C4<0>, C4<0>, C4<0>;
L_0x1d65620 .functor NOT 1, L_0x1d65690, C4<0>, C4<0>, C4<0>;
L_0x1d65780 .functor NOT 1, L_0x1d657f0, C4<0>, C4<0>, C4<0>;
L_0x1d658e0 .functor AND 1, L_0x1d65780, L_0x1d65620, L_0x1d654c0, L_0x1d64fc0;
L_0x1d65ad0 .functor AND 1, L_0x1d65780, L_0x1d65620, L_0x1d65b40, L_0x1d65130;
L_0x1d65be0 .functor AND 1, L_0x1d65780, L_0x1d65ce0, L_0x1d654c0, L_0x7fc9b75ccf48;
L_0x1d65dd0 .functor AND 1, L_0x1d65780, L_0x1d65e40, L_0x1d65f70, L_0x1d653b0;
L_0x1d66060 .functor AND 1, L_0x1d661f0, L_0x1d65620, L_0x1d654c0, L_0x1d652f0;
L_0x1d662e0/0/0 .functor OR 1, L_0x1d658e0, L_0x1d65ad0, L_0x1d65be0, L_0x1d65dd0;
L_0x1d662e0/0/4 .functor OR 1, L_0x1d66060, C4<0>, C4<0>, C4<0>;
L_0x1d662e0 .functor OR 1, L_0x1d662e0/0/0, L_0x1d662e0/0/4, C4<0>, C4<0>;
v0x1c10820_0 .net *"_s1", 0 0, L_0x1d65530;  1 drivers
v0x1c10900_0 .net *"_s11", 0 0, L_0x1d65e40;  1 drivers
v0x1c109e0_0 .net *"_s13", 0 0, L_0x1d65f70;  1 drivers
v0x1c10aa0_0 .net *"_s15", 0 0, L_0x1d661f0;  1 drivers
v0x1c10b80_0 .net *"_s3", 0 0, L_0x1d65690;  1 drivers
v0x1c10cb0_0 .net *"_s5", 0 0, L_0x1d657f0;  1 drivers
v0x1c10d90_0 .net *"_s7", 0 0, L_0x1d65b40;  1 drivers
v0x1c10e70_0 .net *"_s9", 0 0, L_0x1d65ce0;  1 drivers
v0x1c10f50_0 .net "a0", 0 0, L_0x1d64fc0;  alias, 1 drivers
v0x1c11080_0 .net "a1", 0 0, L_0x1d65130;  alias, 1 drivers
v0x1c11120_0 .net "a2", 0 0, L_0x7fc9b75ccf48;  alias, 1 drivers
v0x1c111e0_0 .net "a3", 0 0, L_0x1d653b0;  alias, 1 drivers
v0x1c112a0_0 .net "a4", 0 0, L_0x1d652f0;  alias, 1 drivers
v0x1c11360_0 .net "addWire", 0 0, L_0x1d658e0;  1 drivers
v0x1c11420_0 .net "nandWire", 0 0, L_0x1d65dd0;  1 drivers
v0x1c114e0_0 .net "norWire", 0 0, L_0x1d66060;  1 drivers
v0x1c115a0_0 .net "ns0", 0 0, L_0x1d654c0;  1 drivers
v0x1c11750_0 .net "ns1", 0 0, L_0x1d65620;  1 drivers
v0x1c117f0_0 .net "ns2", 0 0, L_0x1d65780;  1 drivers
v0x1c11890_0 .net "out", 0 0, L_0x1d662e0;  alias, 1 drivers
v0x1c11930_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c119f0_0 .net "sltWire", 0 0, L_0x1d65be0;  1 drivers
v0x1c11ab0_0 .net "xorWire", 0 0, L_0x1d65ad0;  1 drivers
L_0x1d65530 .part v0x1bf2550_0, 0, 1;
L_0x1d65690 .part v0x1bf2550_0, 1, 1;
L_0x1d657f0 .part v0x1bf2550_0, 2, 1;
L_0x1d65b40 .part v0x1bf2550_0, 0, 1;
L_0x1d65ce0 .part v0x1bf2550_0, 1, 1;
L_0x1d65e40 .part v0x1bf2550_0, 1, 1;
L_0x1d65f70 .part v0x1bf2550_0, 0, 1;
L_0x1d661f0 .part v0x1bf2550_0, 2, 1;
S_0x1c12930 .scope generate, "genALUs[11]" "genALUs[11]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1c12af0 .param/l "bit" 0 4 127, +C4<01011>;
S_0x1c12bb0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c12930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d665d0 .functor XOR 1, L_0x1d68270, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d66cd0 .functor NOR 1, L_0x1d681d0, L_0x1d68270, C4<0>, C4<0>;
L_0x1d66dd0 .functor XOR 1, L_0x1d681d0, L_0x1d68270, C4<0>, C4<0>;
L_0x1d66e90 .functor NAND 1, L_0x1d681d0, L_0x1d68270, C4<1>, C4<1>;
L_0x1d66f90 .functor XOR 1, v0x1bf2480_0, L_0x1d66cd0, C4<0>, C4<0>;
L_0x1d67050 .functor XOR 1, v0x1bf2480_0, L_0x1d66e90, C4<0>, C4<0>;
v0x1c14fc0_0 .net "a", 0 0, L_0x1d681d0;  1 drivers
v0x1c150b0_0 .net "addSubtract", 0 0, L_0x1d66c60;  1 drivers
v0x1c15150_0 .net "b", 0 0, L_0x1d68270;  1 drivers
v0x1c151f0_0 .net "bOut", 0 0, L_0x1d665d0;  1 drivers
v0x1c152c0_0 .net "carryin", 0 0, L_0x1d667f0;  1 drivers
v0x1c153b0_0 .net "carryout", 0 0, L_0x1d66b00;  1 drivers
v0x1c15480_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1c15520_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1c155c0_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c156f0_0 .net "nandOut", 0 0, L_0x1d67050;  1 drivers
v0x1c157c0_0 .net "nandgate", 0 0, L_0x1d66e90;  1 drivers
v0x1c15860_0 .net "norOut", 0 0, L_0x1d66f90;  1 drivers
v0x1c15930_0 .net "norgate", 0 0, L_0x1d66cd0;  1 drivers
v0x1c159d0_0 .net "result", 0 0, L_0x1d67f80;  1 drivers
L_0x7fc9b75ccf90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c15aa0_0 .net "slt", 0 0, L_0x7fc9b75ccf90;  1 drivers
v0x1c15b40_0 .net "xorgate", 0 0, L_0x1d66dd0;  1 drivers
S_0x1c12eb0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c12bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d66640 .functor AND 1, L_0x1d681d0, L_0x1d665d0, C4<1>, C4<1>;
L_0x1d66940 .functor XOR 1, L_0x1d681d0, L_0x1d665d0, C4<0>, C4<0>;
L_0x1d66a40 .functor AND 1, L_0x1d66940, L_0x1d667f0, C4<1>, C4<1>;
L_0x1d66b00 .functor OR 1, L_0x1d66a40, L_0x1d66640, C4<0>, C4<0>;
L_0x1d66c60 .functor XOR 1, L_0x1d66940, L_0x1d667f0, C4<0>, C4<0>;
v0x1c13150_0 .net "G", 0 0, L_0x1d66640;  1 drivers
v0x1c13230_0 .net "P", 0 0, L_0x1d66940;  1 drivers
v0x1c132f0_0 .net "PandCin", 0 0, L_0x1d66a40;  1 drivers
v0x1c133c0_0 .net "a", 0 0, L_0x1d681d0;  alias, 1 drivers
v0x1c13480_0 .net "b", 0 0, L_0x1d665d0;  alias, 1 drivers
v0x1c13590_0 .net "carryin", 0 0, L_0x1d667f0;  alias, 1 drivers
v0x1c13650_0 .net "carryout", 0 0, L_0x1d66b00;  alias, 1 drivers
v0x1c13710_0 .net "sum", 0 0, L_0x1d66c60;  alias, 1 drivers
S_0x1c13870 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c12bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d67160 .functor NOT 1, L_0x1d671d0, C4<0>, C4<0>, C4<0>;
L_0x1d672c0 .functor NOT 1, L_0x1d67330, C4<0>, C4<0>, C4<0>;
L_0x1d67420 .functor NOT 1, L_0x1d67490, C4<0>, C4<0>, C4<0>;
L_0x1d67580 .functor AND 1, L_0x1d67420, L_0x1d672c0, L_0x1d67160, L_0x1d66c60;
L_0x1d67770 .functor AND 1, L_0x1d67420, L_0x1d672c0, L_0x1d677e0, L_0x1d66dd0;
L_0x1d67880 .functor AND 1, L_0x1d67420, L_0x1d67980, L_0x1d67160, L_0x7fc9b75ccf90;
L_0x1d67a70 .functor AND 1, L_0x1d67420, L_0x1d67ae0, L_0x1d67c10, L_0x1d67050;
L_0x1d67d00 .functor AND 1, L_0x1d67e90, L_0x1d672c0, L_0x1d67160, L_0x1d66f90;
L_0x1d67f80/0/0 .functor OR 1, L_0x1d67580, L_0x1d67770, L_0x1d67880, L_0x1d67a70;
L_0x1d67f80/0/4 .functor OR 1, L_0x1d67d00, C4<0>, C4<0>, C4<0>;
L_0x1d67f80 .functor OR 1, L_0x1d67f80/0/0, L_0x1d67f80/0/4, C4<0>, C4<0>;
v0x1c13b50_0 .net *"_s1", 0 0, L_0x1d671d0;  1 drivers
v0x1c13c30_0 .net *"_s11", 0 0, L_0x1d67ae0;  1 drivers
v0x1c13d10_0 .net *"_s13", 0 0, L_0x1d67c10;  1 drivers
v0x1c13dd0_0 .net *"_s15", 0 0, L_0x1d67e90;  1 drivers
v0x1c13eb0_0 .net *"_s3", 0 0, L_0x1d67330;  1 drivers
v0x1c13fe0_0 .net *"_s5", 0 0, L_0x1d67490;  1 drivers
v0x1c140c0_0 .net *"_s7", 0 0, L_0x1d677e0;  1 drivers
v0x1c141a0_0 .net *"_s9", 0 0, L_0x1d67980;  1 drivers
v0x1c14280_0 .net "a0", 0 0, L_0x1d66c60;  alias, 1 drivers
v0x1c143b0_0 .net "a1", 0 0, L_0x1d66dd0;  alias, 1 drivers
v0x1c14450_0 .net "a2", 0 0, L_0x7fc9b75ccf90;  alias, 1 drivers
v0x1c14510_0 .net "a3", 0 0, L_0x1d67050;  alias, 1 drivers
v0x1c145d0_0 .net "a4", 0 0, L_0x1d66f90;  alias, 1 drivers
v0x1c14690_0 .net "addWire", 0 0, L_0x1d67580;  1 drivers
v0x1c14750_0 .net "nandWire", 0 0, L_0x1d67a70;  1 drivers
v0x1c14810_0 .net "norWire", 0 0, L_0x1d67d00;  1 drivers
v0x1c148d0_0 .net "ns0", 0 0, L_0x1d67160;  1 drivers
v0x1c14a80_0 .net "ns1", 0 0, L_0x1d672c0;  1 drivers
v0x1c14b20_0 .net "ns2", 0 0, L_0x1d67420;  1 drivers
v0x1c14bc0_0 .net "out", 0 0, L_0x1d67f80;  alias, 1 drivers
v0x1c14c60_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c14d20_0 .net "sltWire", 0 0, L_0x1d67880;  1 drivers
v0x1c14de0_0 .net "xorWire", 0 0, L_0x1d67770;  1 drivers
L_0x1d671d0 .part v0x1bf2550_0, 0, 1;
L_0x1d67330 .part v0x1bf2550_0, 1, 1;
L_0x1d67490 .part v0x1bf2550_0, 2, 1;
L_0x1d677e0 .part v0x1bf2550_0, 0, 1;
L_0x1d67980 .part v0x1bf2550_0, 1, 1;
L_0x1d67ae0 .part v0x1bf2550_0, 1, 1;
L_0x1d67c10 .part v0x1bf2550_0, 0, 1;
L_0x1d67e90 .part v0x1bf2550_0, 2, 1;
S_0x1c15c90 .scope generate, "genALUs[12]" "genALUs[12]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1c15e50 .param/l "bit" 0 4 127, +C4<01100>;
S_0x1c15f10 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c15c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d685b0 .functor XOR 1, L_0x1d59960, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d68a20 .functor NOR 1, L_0x1d69f70, L_0x1d59960, C4<0>, C4<0>;
L_0x1d68b70 .functor XOR 1, L_0x1d69f70, L_0x1d59960, C4<0>, C4<0>;
L_0x1d68c30 .functor NAND 1, L_0x1d69f70, L_0x1d59960, C4<1>, C4<1>;
L_0x1d68d30 .functor XOR 1, v0x1bf2480_0, L_0x1d68a20, C4<0>, C4<0>;
L_0x1d68df0 .functor XOR 1, v0x1bf2480_0, L_0x1d68c30, C4<0>, C4<0>;
v0x1c182e0_0 .net "a", 0 0, L_0x1d69f70;  1 drivers
v0x1c183d0_0 .net "addSubtract", 0 0, L_0x1d689b0;  1 drivers
v0x1c18470_0 .net "b", 0 0, L_0x1d59960;  1 drivers
v0x1c18510_0 .net "bOut", 0 0, L_0x1d685b0;  1 drivers
v0x1c185e0_0 .net "carryin", 0 0, L_0x1d6a130;  1 drivers
v0x1c186d0_0 .net "carryout", 0 0, L_0x1d68850;  1 drivers
v0x1c187a0_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1bfece0_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1c18a50_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c18b80_0 .net "nandOut", 0 0, L_0x1d68df0;  1 drivers
v0x1c18c20_0 .net "nandgate", 0 0, L_0x1d68c30;  1 drivers
v0x1c18cc0_0 .net "norOut", 0 0, L_0x1d68d30;  1 drivers
v0x1c18d60_0 .net "norgate", 0 0, L_0x1d68a20;  1 drivers
v0x1c18e00_0 .net "result", 0 0, L_0x1d69d20;  1 drivers
L_0x7fc9b75ccfd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c18ed0_0 .net "slt", 0 0, L_0x7fc9b75ccfd8;  1 drivers
v0x1c18f70_0 .net "xorgate", 0 0, L_0x1d68b70;  1 drivers
S_0x1c16210 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c15f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d68620 .functor AND 1, L_0x1d69f70, L_0x1d685b0, C4<1>, C4<1>;
L_0x1d68690 .functor XOR 1, L_0x1d69f70, L_0x1d685b0, C4<0>, C4<0>;
L_0x1d68790 .functor AND 1, L_0x1d68690, L_0x1d6a130, C4<1>, C4<1>;
L_0x1d68850 .functor OR 1, L_0x1d68790, L_0x1d68620, C4<0>, C4<0>;
L_0x1d689b0 .functor XOR 1, L_0x1d68690, L_0x1d6a130, C4<0>, C4<0>;
v0x1c164b0_0 .net "G", 0 0, L_0x1d68620;  1 drivers
v0x1c16590_0 .net "P", 0 0, L_0x1d68690;  1 drivers
v0x1c16650_0 .net "PandCin", 0 0, L_0x1d68790;  1 drivers
v0x1c16720_0 .net "a", 0 0, L_0x1d69f70;  alias, 1 drivers
v0x1c167e0_0 .net "b", 0 0, L_0x1d685b0;  alias, 1 drivers
v0x1c168f0_0 .net "carryin", 0 0, L_0x1d6a130;  alias, 1 drivers
v0x1c169b0_0 .net "carryout", 0 0, L_0x1d68850;  alias, 1 drivers
v0x1c16a70_0 .net "sum", 0 0, L_0x1d689b0;  alias, 1 drivers
S_0x1c16bd0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c15f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d68f00 .functor NOT 1, L_0x1d68f70, C4<0>, C4<0>, C4<0>;
L_0x1d69060 .functor NOT 1, L_0x1d690d0, C4<0>, C4<0>, C4<0>;
L_0x1d691c0 .functor NOT 1, L_0x1d69230, C4<0>, C4<0>, C4<0>;
L_0x1d69320 .functor AND 1, L_0x1d691c0, L_0x1d69060, L_0x1d68f00, L_0x1d689b0;
L_0x1d69510 .functor AND 1, L_0x1d691c0, L_0x1d69060, L_0x1d69580, L_0x1d68b70;
L_0x1d69620 .functor AND 1, L_0x1d691c0, L_0x1d69720, L_0x1d68f00, L_0x7fc9b75ccfd8;
L_0x1d69810 .functor AND 1, L_0x1d691c0, L_0x1d69880, L_0x1d699b0, L_0x1d68df0;
L_0x1d69aa0 .functor AND 1, L_0x1d69c30, L_0x1d69060, L_0x1d68f00, L_0x1d68d30;
L_0x1d69d20/0/0 .functor OR 1, L_0x1d69320, L_0x1d69510, L_0x1d69620, L_0x1d69810;
L_0x1d69d20/0/4 .functor OR 1, L_0x1d69aa0, C4<0>, C4<0>, C4<0>;
L_0x1d69d20 .functor OR 1, L_0x1d69d20/0/0, L_0x1d69d20/0/4, C4<0>, C4<0>;
v0x1c16e70_0 .net *"_s1", 0 0, L_0x1d68f70;  1 drivers
v0x1c16f50_0 .net *"_s11", 0 0, L_0x1d69880;  1 drivers
v0x1c17030_0 .net *"_s13", 0 0, L_0x1d699b0;  1 drivers
v0x1c170f0_0 .net *"_s15", 0 0, L_0x1d69c30;  1 drivers
v0x1c171d0_0 .net *"_s3", 0 0, L_0x1d690d0;  1 drivers
v0x1c17300_0 .net *"_s5", 0 0, L_0x1d69230;  1 drivers
v0x1c173e0_0 .net *"_s7", 0 0, L_0x1d69580;  1 drivers
v0x1c174c0_0 .net *"_s9", 0 0, L_0x1d69720;  1 drivers
v0x1c175a0_0 .net "a0", 0 0, L_0x1d689b0;  alias, 1 drivers
v0x1c176d0_0 .net "a1", 0 0, L_0x1d68b70;  alias, 1 drivers
v0x1c17770_0 .net "a2", 0 0, L_0x7fc9b75ccfd8;  alias, 1 drivers
v0x1c17830_0 .net "a3", 0 0, L_0x1d68df0;  alias, 1 drivers
v0x1c178f0_0 .net "a4", 0 0, L_0x1d68d30;  alias, 1 drivers
v0x1c179b0_0 .net "addWire", 0 0, L_0x1d69320;  1 drivers
v0x1c17a70_0 .net "nandWire", 0 0, L_0x1d69810;  1 drivers
v0x1c17b30_0 .net "norWire", 0 0, L_0x1d69aa0;  1 drivers
v0x1c17bf0_0 .net "ns0", 0 0, L_0x1d68f00;  1 drivers
v0x1c17da0_0 .net "ns1", 0 0, L_0x1d69060;  1 drivers
v0x1c17e40_0 .net "ns2", 0 0, L_0x1d691c0;  1 drivers
v0x1c17ee0_0 .net "out", 0 0, L_0x1d69d20;  alias, 1 drivers
v0x1c17f80_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c18040_0 .net "sltWire", 0 0, L_0x1d69620;  1 drivers
v0x1c18100_0 .net "xorWire", 0 0, L_0x1d69510;  1 drivers
L_0x1d68f70 .part v0x1bf2550_0, 0, 1;
L_0x1d690d0 .part v0x1bf2550_0, 1, 1;
L_0x1d69230 .part v0x1bf2550_0, 2, 1;
L_0x1d69580 .part v0x1bf2550_0, 0, 1;
L_0x1d69720 .part v0x1bf2550_0, 1, 1;
L_0x1d69880 .part v0x1bf2550_0, 1, 1;
L_0x1d699b0 .part v0x1bf2550_0, 0, 1;
L_0x1d69c30 .part v0x1bf2550_0, 2, 1;
S_0x1c190c0 .scope generate, "genALUs[13]" "genALUs[13]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1c19280 .param/l "bit" 0 4 127, +C4<01101>;
S_0x1c19340 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c190c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d59a00 .functor XOR 1, L_0x1d6bcb0, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d6a6d0 .functor NOR 1, L_0x1d6bc10, L_0x1d6bcb0, C4<0>, C4<0>;
L_0x1d6a7d0 .functor XOR 1, L_0x1d6bc10, L_0x1d6bcb0, C4<0>, C4<0>;
L_0x1d6a890 .functor NAND 1, L_0x1d6bc10, L_0x1d6bcb0, C4<1>, C4<1>;
L_0x1d6a990 .functor XOR 1, v0x1bf2480_0, L_0x1d6a6d0, C4<0>, C4<0>;
L_0x1d6aa50 .functor XOR 1, v0x1bf2480_0, L_0x1d6a890, C4<0>, C4<0>;
v0x1c1b710_0 .net "a", 0 0, L_0x1d6bc10;  1 drivers
v0x1c1b800_0 .net "addSubtract", 0 0, L_0x1d6a660;  1 drivers
v0x1c1b8a0_0 .net "b", 0 0, L_0x1d6bcb0;  1 drivers
v0x1c1b940_0 .net "bOut", 0 0, L_0x1d59a00;  1 drivers
v0x1c1ba10_0 .net "carryin", 0 0, L_0x1d6a260;  1 drivers
v0x1c1bb00_0 .net "carryout", 0 0, L_0x1d6a500;  1 drivers
v0x1c1bbd0_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1c1bc70_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1c1bd10_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c1be40_0 .net "nandOut", 0 0, L_0x1d6aa50;  1 drivers
v0x1c1bf10_0 .net "nandgate", 0 0, L_0x1d6a890;  1 drivers
v0x1c1bfb0_0 .net "norOut", 0 0, L_0x1d6a990;  1 drivers
v0x1c1c080_0 .net "norgate", 0 0, L_0x1d6a6d0;  1 drivers
v0x1c1c120_0 .net "result", 0 0, L_0x1d6b9c0;  1 drivers
L_0x7fc9b75cd020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c1c1f0_0 .net "slt", 0 0, L_0x7fc9b75cd020;  1 drivers
v0x1c1c290_0 .net "xorgate", 0 0, L_0x1d6a7d0;  1 drivers
S_0x1c19640 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c19340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d6a010 .functor AND 1, L_0x1d6bc10, L_0x1d59a00, C4<1>, C4<1>;
L_0x1d6a390 .functor XOR 1, L_0x1d6bc10, L_0x1d59a00, C4<0>, C4<0>;
L_0x1d6a490 .functor AND 1, L_0x1d6a390, L_0x1d6a260, C4<1>, C4<1>;
L_0x1d6a500 .functor OR 1, L_0x1d6a490, L_0x1d6a010, C4<0>, C4<0>;
L_0x1d6a660 .functor XOR 1, L_0x1d6a390, L_0x1d6a260, C4<0>, C4<0>;
v0x1c198e0_0 .net "G", 0 0, L_0x1d6a010;  1 drivers
v0x1c199c0_0 .net "P", 0 0, L_0x1d6a390;  1 drivers
v0x1c19a80_0 .net "PandCin", 0 0, L_0x1d6a490;  1 drivers
v0x1c19b50_0 .net "a", 0 0, L_0x1d6bc10;  alias, 1 drivers
v0x1c19c10_0 .net "b", 0 0, L_0x1d59a00;  alias, 1 drivers
v0x1c19d20_0 .net "carryin", 0 0, L_0x1d6a260;  alias, 1 drivers
v0x1c19de0_0 .net "carryout", 0 0, L_0x1d6a500;  alias, 1 drivers
v0x1c19ea0_0 .net "sum", 0 0, L_0x1d6a660;  alias, 1 drivers
S_0x1c1a000 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c19340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d6ab60 .functor NOT 1, L_0x1d6abd0, C4<0>, C4<0>, C4<0>;
L_0x1d6acc0 .functor NOT 1, L_0x1d6ad30, C4<0>, C4<0>, C4<0>;
L_0x1d6ae20 .functor NOT 1, L_0x1d6ae90, C4<0>, C4<0>, C4<0>;
L_0x1d6af80 .functor AND 1, L_0x1d6ae20, L_0x1d6acc0, L_0x1d6ab60, L_0x1d6a660;
L_0x1d6b170 .functor AND 1, L_0x1d6ae20, L_0x1d6acc0, L_0x1d6b1e0, L_0x1d6a7d0;
L_0x1d6b280 .functor AND 1, L_0x1d6ae20, L_0x1d6b3c0, L_0x1d6ab60, L_0x7fc9b75cd020;
L_0x1d6b4b0 .functor AND 1, L_0x1d6ae20, L_0x1d6b520, L_0x1d6b650, L_0x1d6aa50;
L_0x1d6b740 .functor AND 1, L_0x1d6b8d0, L_0x1d6acc0, L_0x1d6ab60, L_0x1d6a990;
L_0x1d6b9c0/0/0 .functor OR 1, L_0x1d6af80, L_0x1d6b170, L_0x1d6b280, L_0x1d6b4b0;
L_0x1d6b9c0/0/4 .functor OR 1, L_0x1d6b740, C4<0>, C4<0>, C4<0>;
L_0x1d6b9c0 .functor OR 1, L_0x1d6b9c0/0/0, L_0x1d6b9c0/0/4, C4<0>, C4<0>;
v0x1c1a2a0_0 .net *"_s1", 0 0, L_0x1d6abd0;  1 drivers
v0x1c1a380_0 .net *"_s11", 0 0, L_0x1d6b520;  1 drivers
v0x1c1a460_0 .net *"_s13", 0 0, L_0x1d6b650;  1 drivers
v0x1c1a520_0 .net *"_s15", 0 0, L_0x1d6b8d0;  1 drivers
v0x1c1a600_0 .net *"_s3", 0 0, L_0x1d6ad30;  1 drivers
v0x1c1a730_0 .net *"_s5", 0 0, L_0x1d6ae90;  1 drivers
v0x1c1a810_0 .net *"_s7", 0 0, L_0x1d6b1e0;  1 drivers
v0x1c1a8f0_0 .net *"_s9", 0 0, L_0x1d6b3c0;  1 drivers
v0x1c1a9d0_0 .net "a0", 0 0, L_0x1d6a660;  alias, 1 drivers
v0x1c1ab00_0 .net "a1", 0 0, L_0x1d6a7d0;  alias, 1 drivers
v0x1c1aba0_0 .net "a2", 0 0, L_0x7fc9b75cd020;  alias, 1 drivers
v0x1c1ac60_0 .net "a3", 0 0, L_0x1d6aa50;  alias, 1 drivers
v0x1c1ad20_0 .net "a4", 0 0, L_0x1d6a990;  alias, 1 drivers
v0x1c1ade0_0 .net "addWire", 0 0, L_0x1d6af80;  1 drivers
v0x1c1aea0_0 .net "nandWire", 0 0, L_0x1d6b4b0;  1 drivers
v0x1c1af60_0 .net "norWire", 0 0, L_0x1d6b740;  1 drivers
v0x1c1b020_0 .net "ns0", 0 0, L_0x1d6ab60;  1 drivers
v0x1c1b1d0_0 .net "ns1", 0 0, L_0x1d6acc0;  1 drivers
v0x1c1b270_0 .net "ns2", 0 0, L_0x1d6ae20;  1 drivers
v0x1c1b310_0 .net "out", 0 0, L_0x1d6b9c0;  alias, 1 drivers
v0x1c1b3b0_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c1b470_0 .net "sltWire", 0 0, L_0x1d6b280;  1 drivers
v0x1c1b530_0 .net "xorWire", 0 0, L_0x1d6b170;  1 drivers
L_0x1d6abd0 .part v0x1bf2550_0, 0, 1;
L_0x1d6ad30 .part v0x1bf2550_0, 1, 1;
L_0x1d6ae90 .part v0x1bf2550_0, 2, 1;
L_0x1d6b1e0 .part v0x1bf2550_0, 0, 1;
L_0x1d6b3c0 .part v0x1bf2550_0, 1, 1;
L_0x1d6b520 .part v0x1bf2550_0, 1, 1;
L_0x1d6b650 .part v0x1bf2550_0, 0, 1;
L_0x1d6b8d0 .part v0x1bf2550_0, 2, 1;
S_0x1c1c3e0 .scope generate, "genALUs[14]" "genALUs[14]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1c029b0 .param/l "bit" 0 4 127, +C4<01110>;
S_0x1c1c700 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c1c3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d6be90 .functor XOR 1, L_0x1d6bd50, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d6c3a0 .functor NOR 1, L_0x1d6d8a0, L_0x1d6bd50, C4<0>, C4<0>;
L_0x1d6c4a0 .functor XOR 1, L_0x1d6d8a0, L_0x1d6bd50, C4<0>, C4<0>;
L_0x1d6c560 .functor NAND 1, L_0x1d6d8a0, L_0x1d6bd50, C4<1>, C4<1>;
L_0x1d6c660 .functor XOR 1, v0x1bf2480_0, L_0x1d6c3a0, C4<0>, C4<0>;
L_0x1d6c720 .functor XOR 1, v0x1bf2480_0, L_0x1d6c560, C4<0>, C4<0>;
v0x1c1eab0_0 .net "a", 0 0, L_0x1d6d8a0;  1 drivers
v0x1c1eba0_0 .net "addSubtract", 0 0, L_0x1d6c330;  1 drivers
v0x1c1ec40_0 .net "b", 0 0, L_0x1d6bd50;  1 drivers
v0x1c1ece0_0 .net "bOut", 0 0, L_0x1d6be90;  1 drivers
v0x1c1edb0_0 .net "carryin", 0 0, L_0x1d6bdf0;  1 drivers
v0x1c1eea0_0 .net "carryout", 0 0, L_0x1d6c1d0;  1 drivers
v0x1c1ef70_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1c1f010_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1c05480_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c05630_0 .net "nandOut", 0 0, L_0x1d6c720;  1 drivers
v0x1c05700_0 .net "nandgate", 0 0, L_0x1d6c560;  1 drivers
v0x1c057a0_0 .net "norOut", 0 0, L_0x1d6c660;  1 drivers
v0x1c1f760_0 .net "norgate", 0 0, L_0x1d6c3a0;  1 drivers
v0x1c1f800_0 .net "result", 0 0, L_0x1d6d650;  1 drivers
L_0x7fc9b75cd068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c1f8a0_0 .net "slt", 0 0, L_0x7fc9b75cd068;  1 drivers
v0x1c1f940_0 .net "xorgate", 0 0, L_0x1d6c4a0;  1 drivers
S_0x1c1ca00 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c1c700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d6bf50 .functor AND 1, L_0x1d6d8a0, L_0x1d6be90, C4<1>, C4<1>;
L_0x1d6c010 .functor XOR 1, L_0x1d6d8a0, L_0x1d6be90, C4<0>, C4<0>;
L_0x1d6c110 .functor AND 1, L_0x1d6c010, L_0x1d6bdf0, C4<1>, C4<1>;
L_0x1d6c1d0 .functor OR 1, L_0x1d6c110, L_0x1d6bf50, C4<0>, C4<0>;
L_0x1d6c330 .functor XOR 1, L_0x1d6c010, L_0x1d6bdf0, C4<0>, C4<0>;
v0x1c1cc80_0 .net "G", 0 0, L_0x1d6bf50;  1 drivers
v0x1c1cd60_0 .net "P", 0 0, L_0x1d6c010;  1 drivers
v0x1c1ce20_0 .net "PandCin", 0 0, L_0x1d6c110;  1 drivers
v0x1c1cef0_0 .net "a", 0 0, L_0x1d6d8a0;  alias, 1 drivers
v0x1c1cfb0_0 .net "b", 0 0, L_0x1d6be90;  alias, 1 drivers
v0x1c1d0c0_0 .net "carryin", 0 0, L_0x1d6bdf0;  alias, 1 drivers
v0x1c1d180_0 .net "carryout", 0 0, L_0x1d6c1d0;  alias, 1 drivers
v0x1c1d240_0 .net "sum", 0 0, L_0x1d6c330;  alias, 1 drivers
S_0x1c1d3a0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c1c700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d6c830 .functor NOT 1, L_0x1d6c8a0, C4<0>, C4<0>, C4<0>;
L_0x1d6c990 .functor NOT 1, L_0x1d6ca00, C4<0>, C4<0>, C4<0>;
L_0x1d6caf0 .functor NOT 1, L_0x1d6cb60, C4<0>, C4<0>, C4<0>;
L_0x1d6cc50 .functor AND 1, L_0x1d6caf0, L_0x1d6c990, L_0x1d6c830, L_0x1d6c330;
L_0x1d6ce40 .functor AND 1, L_0x1d6caf0, L_0x1d6c990, L_0x1d6ceb0, L_0x1d6c4a0;
L_0x1d6cf50 .functor AND 1, L_0x1d6caf0, L_0x1d6d050, L_0x1d6c830, L_0x7fc9b75cd068;
L_0x1d6d140 .functor AND 1, L_0x1d6caf0, L_0x1d6d1b0, L_0x1d6d2e0, L_0x1d6c720;
L_0x1d6d3d0 .functor AND 1, L_0x1d6d560, L_0x1d6c990, L_0x1d6c830, L_0x1d6c660;
L_0x1d6d650/0/0 .functor OR 1, L_0x1d6cc50, L_0x1d6ce40, L_0x1d6cf50, L_0x1d6d140;
L_0x1d6d650/0/4 .functor OR 1, L_0x1d6d3d0, C4<0>, C4<0>, C4<0>;
L_0x1d6d650 .functor OR 1, L_0x1d6d650/0/0, L_0x1d6d650/0/4, C4<0>, C4<0>;
v0x1c1d640_0 .net *"_s1", 0 0, L_0x1d6c8a0;  1 drivers
v0x1c1d720_0 .net *"_s11", 0 0, L_0x1d6d1b0;  1 drivers
v0x1c1d800_0 .net *"_s13", 0 0, L_0x1d6d2e0;  1 drivers
v0x1c1d8c0_0 .net *"_s15", 0 0, L_0x1d6d560;  1 drivers
v0x1c1d9a0_0 .net *"_s3", 0 0, L_0x1d6ca00;  1 drivers
v0x1c1dad0_0 .net *"_s5", 0 0, L_0x1d6cb60;  1 drivers
v0x1c1dbb0_0 .net *"_s7", 0 0, L_0x1d6ceb0;  1 drivers
v0x1c1dc90_0 .net *"_s9", 0 0, L_0x1d6d050;  1 drivers
v0x1c1dd70_0 .net "a0", 0 0, L_0x1d6c330;  alias, 1 drivers
v0x1c1dea0_0 .net "a1", 0 0, L_0x1d6c4a0;  alias, 1 drivers
v0x1c1df40_0 .net "a2", 0 0, L_0x7fc9b75cd068;  alias, 1 drivers
v0x1c1e000_0 .net "a3", 0 0, L_0x1d6c720;  alias, 1 drivers
v0x1c1e0c0_0 .net "a4", 0 0, L_0x1d6c660;  alias, 1 drivers
v0x1c1e180_0 .net "addWire", 0 0, L_0x1d6cc50;  1 drivers
v0x1c1e240_0 .net "nandWire", 0 0, L_0x1d6d140;  1 drivers
v0x1c1e300_0 .net "norWire", 0 0, L_0x1d6d3d0;  1 drivers
v0x1c1e3c0_0 .net "ns0", 0 0, L_0x1d6c830;  1 drivers
v0x1c1e570_0 .net "ns1", 0 0, L_0x1d6c990;  1 drivers
v0x1c1e610_0 .net "ns2", 0 0, L_0x1d6caf0;  1 drivers
v0x1c1e6b0_0 .net "out", 0 0, L_0x1d6d650;  alias, 1 drivers
v0x1c1e750_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c1e810_0 .net "sltWire", 0 0, L_0x1d6cf50;  1 drivers
v0x1c1e8d0_0 .net "xorWire", 0 0, L_0x1d6ce40;  1 drivers
L_0x1d6c8a0 .part v0x1bf2550_0, 0, 1;
L_0x1d6ca00 .part v0x1bf2550_0, 1, 1;
L_0x1d6cb60 .part v0x1bf2550_0, 2, 1;
L_0x1d6ceb0 .part v0x1bf2550_0, 0, 1;
L_0x1d6d050 .part v0x1bf2550_0, 1, 1;
L_0x1d6d1b0 .part v0x1bf2550_0, 1, 1;
L_0x1d6d2e0 .part v0x1bf2550_0, 0, 1;
L_0x1d6d560 .part v0x1bf2550_0, 2, 1;
S_0x1c1fa00 .scope generate, "genALUs[15]" "genALUs[15]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1c1fbc0 .param/l "bit" 0 4 127, +C4<01111>;
S_0x1c1fc80 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c1fa00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d6d940 .functor XOR 1, L_0x1d6f5f0, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d6e010 .functor NOR 1, L_0x1d6f550, L_0x1d6f5f0, C4<0>, C4<0>;
L_0x1d6e110 .functor XOR 1, L_0x1d6f550, L_0x1d6f5f0, C4<0>, C4<0>;
L_0x1d6e1d0 .functor NAND 1, L_0x1d6f550, L_0x1d6f5f0, C4<1>, C4<1>;
L_0x1d6e2d0 .functor XOR 1, v0x1bf2480_0, L_0x1d6e010, C4<0>, C4<0>;
L_0x1d6e390 .functor XOR 1, v0x1bf2480_0, L_0x1d6e1d0, C4<0>, C4<0>;
v0x1c22090_0 .net "a", 0 0, L_0x1d6f550;  1 drivers
v0x1c22180_0 .net "addSubtract", 0 0, L_0x1d6dfa0;  1 drivers
v0x1c22220_0 .net "b", 0 0, L_0x1d6f5f0;  1 drivers
v0x1c222c0_0 .net "bOut", 0 0, L_0x1d6d940;  1 drivers
v0x1c22390_0 .net "carryin", 0 0, L_0x1d6db20;  1 drivers
v0x1c22480_0 .net "carryout", 0 0, L_0x1d6de40;  1 drivers
v0x1c22550_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1c225f0_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1c22690_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c227c0_0 .net "nandOut", 0 0, L_0x1d6e390;  1 drivers
v0x1c22890_0 .net "nandgate", 0 0, L_0x1d6e1d0;  1 drivers
v0x1c22930_0 .net "norOut", 0 0, L_0x1d6e2d0;  1 drivers
v0x1c22a00_0 .net "norgate", 0 0, L_0x1d6e010;  1 drivers
v0x1c22aa0_0 .net "result", 0 0, L_0x1d6f300;  1 drivers
L_0x7fc9b75cd0b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c22b70_0 .net "slt", 0 0, L_0x7fc9b75cd0b0;  1 drivers
v0x1c22c10_0 .net "xorgate", 0 0, L_0x1d6e110;  1 drivers
S_0x1c1ff80 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c1fc80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d6d9b0 .functor AND 1, L_0x1d6f550, L_0x1d6d940, C4<1>, C4<1>;
L_0x1d6dc80 .functor XOR 1, L_0x1d6f550, L_0x1d6d940, C4<0>, C4<0>;
L_0x1d6dd80 .functor AND 1, L_0x1d6dc80, L_0x1d6db20, C4<1>, C4<1>;
L_0x1d6de40 .functor OR 1, L_0x1d6dd80, L_0x1d6d9b0, C4<0>, C4<0>;
L_0x1d6dfa0 .functor XOR 1, L_0x1d6dc80, L_0x1d6db20, C4<0>, C4<0>;
v0x1c20220_0 .net "G", 0 0, L_0x1d6d9b0;  1 drivers
v0x1c20300_0 .net "P", 0 0, L_0x1d6dc80;  1 drivers
v0x1c203c0_0 .net "PandCin", 0 0, L_0x1d6dd80;  1 drivers
v0x1c20490_0 .net "a", 0 0, L_0x1d6f550;  alias, 1 drivers
v0x1c20550_0 .net "b", 0 0, L_0x1d6d940;  alias, 1 drivers
v0x1c20660_0 .net "carryin", 0 0, L_0x1d6db20;  alias, 1 drivers
v0x1c20720_0 .net "carryout", 0 0, L_0x1d6de40;  alias, 1 drivers
v0x1c207e0_0 .net "sum", 0 0, L_0x1d6dfa0;  alias, 1 drivers
S_0x1c20940 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c1fc80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d6e4a0 .functor NOT 1, L_0x1d6e510, C4<0>, C4<0>, C4<0>;
L_0x1d6e600 .functor NOT 1, L_0x1d6e670, C4<0>, C4<0>, C4<0>;
L_0x1d6e760 .functor NOT 1, L_0x1d6e7d0, C4<0>, C4<0>, C4<0>;
L_0x1d6e8c0 .functor AND 1, L_0x1d6e760, L_0x1d6e600, L_0x1d6e4a0, L_0x1d6dfa0;
L_0x1d6eab0 .functor AND 1, L_0x1d6e760, L_0x1d6e600, L_0x1d6eb20, L_0x1d6e110;
L_0x1d6ebc0 .functor AND 1, L_0x1d6e760, L_0x1d6ed00, L_0x1d6e4a0, L_0x7fc9b75cd0b0;
L_0x1d6edf0 .functor AND 1, L_0x1d6e760, L_0x1d6ee60, L_0x1d6ef90, L_0x1d6e390;
L_0x1d6f080 .functor AND 1, L_0x1d6f210, L_0x1d6e600, L_0x1d6e4a0, L_0x1d6e2d0;
L_0x1d6f300/0/0 .functor OR 1, L_0x1d6e8c0, L_0x1d6eab0, L_0x1d6ebc0, L_0x1d6edf0;
L_0x1d6f300/0/4 .functor OR 1, L_0x1d6f080, C4<0>, C4<0>, C4<0>;
L_0x1d6f300 .functor OR 1, L_0x1d6f300/0/0, L_0x1d6f300/0/4, C4<0>, C4<0>;
v0x1c20c20_0 .net *"_s1", 0 0, L_0x1d6e510;  1 drivers
v0x1c20d00_0 .net *"_s11", 0 0, L_0x1d6ee60;  1 drivers
v0x1c20de0_0 .net *"_s13", 0 0, L_0x1d6ef90;  1 drivers
v0x1c20ea0_0 .net *"_s15", 0 0, L_0x1d6f210;  1 drivers
v0x1c20f80_0 .net *"_s3", 0 0, L_0x1d6e670;  1 drivers
v0x1c210b0_0 .net *"_s5", 0 0, L_0x1d6e7d0;  1 drivers
v0x1c21190_0 .net *"_s7", 0 0, L_0x1d6eb20;  1 drivers
v0x1c21270_0 .net *"_s9", 0 0, L_0x1d6ed00;  1 drivers
v0x1c21350_0 .net "a0", 0 0, L_0x1d6dfa0;  alias, 1 drivers
v0x1c21480_0 .net "a1", 0 0, L_0x1d6e110;  alias, 1 drivers
v0x1c21520_0 .net "a2", 0 0, L_0x7fc9b75cd0b0;  alias, 1 drivers
v0x1c215e0_0 .net "a3", 0 0, L_0x1d6e390;  alias, 1 drivers
v0x1c216a0_0 .net "a4", 0 0, L_0x1d6e2d0;  alias, 1 drivers
v0x1c21760_0 .net "addWire", 0 0, L_0x1d6e8c0;  1 drivers
v0x1c21820_0 .net "nandWire", 0 0, L_0x1d6edf0;  1 drivers
v0x1c218e0_0 .net "norWire", 0 0, L_0x1d6f080;  1 drivers
v0x1c219a0_0 .net "ns0", 0 0, L_0x1d6e4a0;  1 drivers
v0x1c21b50_0 .net "ns1", 0 0, L_0x1d6e600;  1 drivers
v0x1c21bf0_0 .net "ns2", 0 0, L_0x1d6e760;  1 drivers
v0x1c21c90_0 .net "out", 0 0, L_0x1d6f300;  alias, 1 drivers
v0x1c21d30_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c21df0_0 .net "sltWire", 0 0, L_0x1d6ebc0;  1 drivers
v0x1c21eb0_0 .net "xorWire", 0 0, L_0x1d6eab0;  1 drivers
L_0x1d6e510 .part v0x1bf2550_0, 0, 1;
L_0x1d6e670 .part v0x1bf2550_0, 1, 1;
L_0x1d6e7d0 .part v0x1bf2550_0, 2, 1;
L_0x1d6eb20 .part v0x1bf2550_0, 0, 1;
L_0x1d6ed00 .part v0x1bf2550_0, 1, 1;
L_0x1d6ee60 .part v0x1bf2550_0, 1, 1;
L_0x1d6ef90 .part v0x1bf2550_0, 0, 1;
L_0x1d6f210 .part v0x1bf2550_0, 2, 1;
S_0x1c22d60 .scope generate, "genALUs[16]" "genALUs[16]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1c22f20 .param/l "bit" 0 4 127, +C4<010000>;
S_0x1c22fe0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c22d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d6f800 .functor XOR 1, L_0x1c53080, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d6fcc0 .functor NOR 1, L_0x1d71270, L_0x1c53080, C4<0>, C4<0>;
L_0x1d6fdc0 .functor XOR 1, L_0x1d71270, L_0x1c53080, C4<0>, C4<0>;
L_0x1d6fe80 .functor NAND 1, L_0x1d71270, L_0x1c53080, C4<1>, C4<1>;
L_0x1d6ff80 .functor XOR 1, v0x1bf2480_0, L_0x1d6fcc0, C4<0>, C4<0>;
L_0x1c213f0 .functor XOR 1, v0x1bf2480_0, L_0x1d6fe80, C4<0>, C4<0>;
v0x1c253b0_0 .net "a", 0 0, L_0x1d71270;  1 drivers
v0x1c254a0_0 .net "addSubtract", 0 0, L_0x1d6fc50;  1 drivers
v0x1c25540_0 .net "b", 0 0, L_0x1c53080;  1 drivers
v0x1c255e0_0 .net "bOut", 0 0, L_0x1d6f800;  1 drivers
v0x1c256b0_0 .net "carryin", 0 0, L_0x1d6f690;  1 drivers
v0x1c257a0_0 .net "carryout", 0 0, L_0x1d6faf0;  1 drivers
v0x1c25870_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1c25910_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1c259b0_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c25ae0_0 .net "nandOut", 0 0, L_0x1c213f0;  1 drivers
v0x1c25bb0_0 .net "nandgate", 0 0, L_0x1d6fe80;  1 drivers
v0x1c25c50_0 .net "norOut", 0 0, L_0x1d6ff80;  1 drivers
v0x1c25d20_0 .net "norgate", 0 0, L_0x1d6fcc0;  1 drivers
v0x1c25dc0_0 .net "result", 0 0, L_0x1d71020;  1 drivers
L_0x7fc9b75cd0f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c25e90_0 .net "slt", 0 0, L_0x7fc9b75cd0f8;  1 drivers
v0x1c25f30_0 .net "xorgate", 0 0, L_0x1d6fdc0;  1 drivers
S_0x1c232e0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c22fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d6f870 .functor AND 1, L_0x1d71270, L_0x1d6f800, C4<1>, C4<1>;
L_0x1d6f930 .functor XOR 1, L_0x1d71270, L_0x1d6f800, C4<0>, C4<0>;
L_0x1d6fa30 .functor AND 1, L_0x1d6f930, L_0x1d6f690, C4<1>, C4<1>;
L_0x1d6faf0 .functor OR 1, L_0x1d6fa30, L_0x1d6f870, C4<0>, C4<0>;
L_0x1d6fc50 .functor XOR 1, L_0x1d6f930, L_0x1d6f690, C4<0>, C4<0>;
v0x1c23580_0 .net "G", 0 0, L_0x1d6f870;  1 drivers
v0x1c23660_0 .net "P", 0 0, L_0x1d6f930;  1 drivers
v0x1c23720_0 .net "PandCin", 0 0, L_0x1d6fa30;  1 drivers
v0x1c237f0_0 .net "a", 0 0, L_0x1d71270;  alias, 1 drivers
v0x1c238b0_0 .net "b", 0 0, L_0x1d6f800;  alias, 1 drivers
v0x1c239c0_0 .net "carryin", 0 0, L_0x1d6f690;  alias, 1 drivers
v0x1c23a80_0 .net "carryout", 0 0, L_0x1d6faf0;  alias, 1 drivers
v0x1c23b40_0 .net "sum", 0 0, L_0x1d6fc50;  alias, 1 drivers
S_0x1c23ca0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c22fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1c1aa70 .functor NOT 1, L_0x1c52890, C4<0>, C4<0>, C4<0>;
L_0x1c52980 .functor NOT 1, L_0x1c529f0, C4<0>, C4<0>, C4<0>;
L_0x1c52ae0 .functor NOT 1, L_0x1c52b50, C4<0>, C4<0>, C4<0>;
L_0x1c17640 .functor AND 1, L_0x1c52ae0, L_0x1c52980, L_0x1c1aa70, L_0x1d6fc50;
L_0x1d70800 .functor AND 1, L_0x1c52ae0, L_0x1c52980, L_0x1d70870, L_0x1d6fdc0;
L_0x1d70910 .functor AND 1, L_0x1c52ae0, L_0x1d70a60, L_0x1c1aa70, L_0x7fc9b75cd0f8;
L_0x1d70b50 .functor AND 1, L_0x1c52ae0, L_0x1d70bc0, L_0x1d70cb0, L_0x1c213f0;
L_0x1d70da0 .functor AND 1, L_0x1d70f30, L_0x1c52980, L_0x1c1aa70, L_0x1d6ff80;
L_0x1d71020/0/0 .functor OR 1, L_0x1c17640, L_0x1d70800, L_0x1d70910, L_0x1d70b50;
L_0x1d71020/0/4 .functor OR 1, L_0x1d70da0, C4<0>, C4<0>, C4<0>;
L_0x1d71020 .functor OR 1, L_0x1d71020/0/0, L_0x1d71020/0/4, C4<0>, C4<0>;
v0x1c23f40_0 .net *"_s1", 0 0, L_0x1c52890;  1 drivers
v0x1c24020_0 .net *"_s11", 0 0, L_0x1d70bc0;  1 drivers
v0x1c24100_0 .net *"_s13", 0 0, L_0x1d70cb0;  1 drivers
v0x1c241c0_0 .net *"_s15", 0 0, L_0x1d70f30;  1 drivers
v0x1c242a0_0 .net *"_s3", 0 0, L_0x1c529f0;  1 drivers
v0x1c243d0_0 .net *"_s5", 0 0, L_0x1c52b50;  1 drivers
v0x1c244b0_0 .net *"_s7", 0 0, L_0x1d70870;  1 drivers
v0x1c24590_0 .net *"_s9", 0 0, L_0x1d70a60;  1 drivers
v0x1c24670_0 .net "a0", 0 0, L_0x1d6fc50;  alias, 1 drivers
v0x1c247a0_0 .net "a1", 0 0, L_0x1d6fdc0;  alias, 1 drivers
v0x1c24840_0 .net "a2", 0 0, L_0x7fc9b75cd0f8;  alias, 1 drivers
v0x1c24900_0 .net "a3", 0 0, L_0x1c213f0;  alias, 1 drivers
v0x1c249c0_0 .net "a4", 0 0, L_0x1d6ff80;  alias, 1 drivers
v0x1c24a80_0 .net "addWire", 0 0, L_0x1c17640;  1 drivers
v0x1c24b40_0 .net "nandWire", 0 0, L_0x1d70b50;  1 drivers
v0x1c24c00_0 .net "norWire", 0 0, L_0x1d70da0;  1 drivers
v0x1c24cc0_0 .net "ns0", 0 0, L_0x1c1aa70;  1 drivers
v0x1c24e70_0 .net "ns1", 0 0, L_0x1c52980;  1 drivers
v0x1c24f10_0 .net "ns2", 0 0, L_0x1c52ae0;  1 drivers
v0x1c24fb0_0 .net "out", 0 0, L_0x1d71020;  alias, 1 drivers
v0x1c25050_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c25110_0 .net "sltWire", 0 0, L_0x1d70910;  1 drivers
v0x1c251d0_0 .net "xorWire", 0 0, L_0x1d70800;  1 drivers
L_0x1c52890 .part v0x1bf2550_0, 0, 1;
L_0x1c529f0 .part v0x1bf2550_0, 1, 1;
L_0x1c52b50 .part v0x1bf2550_0, 2, 1;
L_0x1d70870 .part v0x1bf2550_0, 0, 1;
L_0x1d70a60 .part v0x1bf2550_0, 1, 1;
L_0x1d70bc0 .part v0x1bf2550_0, 1, 1;
L_0x1d70cb0 .part v0x1bf2550_0, 0, 1;
L_0x1d70f30 .part v0x1bf2550_0, 2, 1;
S_0x1c26080 .scope generate, "genALUs[17]" "genALUs[17]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1c26240 .param/l "bit" 0 4 127, +C4<010001>;
S_0x1c26300 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c26080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1c53120 .functor XOR 1, L_0x1d73170, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d71c10 .functor NOR 1, L_0x1d730d0, L_0x1d73170, C4<0>, C4<0>;
L_0x1d71d10 .functor XOR 1, L_0x1d730d0, L_0x1d73170, C4<0>, C4<0>;
L_0x1d71dd0 .functor NAND 1, L_0x1d730d0, L_0x1d73170, C4<1>, C4<1>;
L_0x1d71ed0 .functor XOR 1, v0x1bf2480_0, L_0x1d71c10, C4<0>, C4<0>;
L_0x1d71f90 .functor XOR 1, v0x1bf2480_0, L_0x1d71dd0, C4<0>, C4<0>;
v0x1c286d0_0 .net "a", 0 0, L_0x1d730d0;  1 drivers
v0x1c287c0_0 .net "addSubtract", 0 0, L_0x1d71ba0;  1 drivers
v0x1c28860_0 .net "b", 0 0, L_0x1d73170;  1 drivers
v0x1c28900_0 .net "bOut", 0 0, L_0x1c53120;  1 drivers
v0x1c289d0_0 .net "carryin", 0 0, L_0x1d718b0;  1 drivers
v0x1c28ac0_0 .net "carryout", 0 0, L_0x1d71a40;  1 drivers
v0x1c28b90_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1c28c30_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1c28cd0_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c28e00_0 .net "nandOut", 0 0, L_0x1d71f90;  1 drivers
v0x1c28ed0_0 .net "nandgate", 0 0, L_0x1d71dd0;  1 drivers
v0x1c28f70_0 .net "norOut", 0 0, L_0x1d71ed0;  1 drivers
v0x1c29040_0 .net "norgate", 0 0, L_0x1d71c10;  1 drivers
v0x1c290e0_0 .net "result", 0 0, L_0x1d72e80;  1 drivers
L_0x7fc9b75cd140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c291b0_0 .net "slt", 0 0, L_0x7fc9b75cd140;  1 drivers
v0x1c29250_0 .net "xorgate", 0 0, L_0x1d71d10;  1 drivers
S_0x1c26600 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c26300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1c532f0 .functor AND 1, L_0x1d730d0, L_0x1c53120, C4<1>, C4<1>;
L_0x1d71520 .functor XOR 1, L_0x1d730d0, L_0x1c53120, C4<0>, C4<0>;
L_0x1d71620 .functor AND 1, L_0x1d71520, L_0x1d718b0, C4<1>, C4<1>;
L_0x1d71a40 .functor OR 1, L_0x1d71620, L_0x1c532f0, C4<0>, C4<0>;
L_0x1d71ba0 .functor XOR 1, L_0x1d71520, L_0x1d718b0, C4<0>, C4<0>;
v0x1c268a0_0 .net "G", 0 0, L_0x1c532f0;  1 drivers
v0x1c26980_0 .net "P", 0 0, L_0x1d71520;  1 drivers
v0x1c26a40_0 .net "PandCin", 0 0, L_0x1d71620;  1 drivers
v0x1c26b10_0 .net "a", 0 0, L_0x1d730d0;  alias, 1 drivers
v0x1c26bd0_0 .net "b", 0 0, L_0x1c53120;  alias, 1 drivers
v0x1c26ce0_0 .net "carryin", 0 0, L_0x1d718b0;  alias, 1 drivers
v0x1c26da0_0 .net "carryout", 0 0, L_0x1d71a40;  alias, 1 drivers
v0x1c26e60_0 .net "sum", 0 0, L_0x1d71ba0;  alias, 1 drivers
S_0x1c26fc0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c26300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d720a0 .functor NOT 1, L_0x1d72110, C4<0>, C4<0>, C4<0>;
L_0x1d72200 .functor NOT 1, L_0x1d72270, C4<0>, C4<0>, C4<0>;
L_0x1d72360 .functor NOT 1, L_0x1d723d0, C4<0>, C4<0>, C4<0>;
L_0x1d724c0 .functor AND 1, L_0x1d72360, L_0x1d72200, L_0x1d720a0, L_0x1d71ba0;
L_0x1d726b0 .functor AND 1, L_0x1d72360, L_0x1d72200, L_0x1d72720, L_0x1d71d10;
L_0x1d727c0 .functor AND 1, L_0x1d72360, L_0x1d728c0, L_0x1d720a0, L_0x7fc9b75cd140;
L_0x1d729b0 .functor AND 1, L_0x1d72360, L_0x1d72a20, L_0x1d72b10, L_0x1d71f90;
L_0x1d72c00 .functor AND 1, L_0x1d72d90, L_0x1d72200, L_0x1d720a0, L_0x1d71ed0;
L_0x1d72e80/0/0 .functor OR 1, L_0x1d724c0, L_0x1d726b0, L_0x1d727c0, L_0x1d729b0;
L_0x1d72e80/0/4 .functor OR 1, L_0x1d72c00, C4<0>, C4<0>, C4<0>;
L_0x1d72e80 .functor OR 1, L_0x1d72e80/0/0, L_0x1d72e80/0/4, C4<0>, C4<0>;
v0x1c27260_0 .net *"_s1", 0 0, L_0x1d72110;  1 drivers
v0x1c27340_0 .net *"_s11", 0 0, L_0x1d72a20;  1 drivers
v0x1c27420_0 .net *"_s13", 0 0, L_0x1d72b10;  1 drivers
v0x1c274e0_0 .net *"_s15", 0 0, L_0x1d72d90;  1 drivers
v0x1c275c0_0 .net *"_s3", 0 0, L_0x1d72270;  1 drivers
v0x1c276f0_0 .net *"_s5", 0 0, L_0x1d723d0;  1 drivers
v0x1c277d0_0 .net *"_s7", 0 0, L_0x1d72720;  1 drivers
v0x1c278b0_0 .net *"_s9", 0 0, L_0x1d728c0;  1 drivers
v0x1c27990_0 .net "a0", 0 0, L_0x1d71ba0;  alias, 1 drivers
v0x1c27ac0_0 .net "a1", 0 0, L_0x1d71d10;  alias, 1 drivers
v0x1c27b60_0 .net "a2", 0 0, L_0x7fc9b75cd140;  alias, 1 drivers
v0x1c27c20_0 .net "a3", 0 0, L_0x1d71f90;  alias, 1 drivers
v0x1c27ce0_0 .net "a4", 0 0, L_0x1d71ed0;  alias, 1 drivers
v0x1c27da0_0 .net "addWire", 0 0, L_0x1d724c0;  1 drivers
v0x1c27e60_0 .net "nandWire", 0 0, L_0x1d729b0;  1 drivers
v0x1c27f20_0 .net "norWire", 0 0, L_0x1d72c00;  1 drivers
v0x1c27fe0_0 .net "ns0", 0 0, L_0x1d720a0;  1 drivers
v0x1c28190_0 .net "ns1", 0 0, L_0x1d72200;  1 drivers
v0x1c28230_0 .net "ns2", 0 0, L_0x1d72360;  1 drivers
v0x1c282d0_0 .net "out", 0 0, L_0x1d72e80;  alias, 1 drivers
v0x1c28370_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c28430_0 .net "sltWire", 0 0, L_0x1d727c0;  1 drivers
v0x1c284f0_0 .net "xorWire", 0 0, L_0x1d726b0;  1 drivers
L_0x1d72110 .part v0x1bf2550_0, 0, 1;
L_0x1d72270 .part v0x1bf2550_0, 1, 1;
L_0x1d723d0 .part v0x1bf2550_0, 2, 1;
L_0x1d72720 .part v0x1bf2550_0, 0, 1;
L_0x1d728c0 .part v0x1bf2550_0, 1, 1;
L_0x1d72a20 .part v0x1bf2550_0, 1, 1;
L_0x1d72b10 .part v0x1bf2550_0, 0, 1;
L_0x1d72d90 .part v0x1bf2550_0, 2, 1;
S_0x1c293a0 .scope generate, "genALUs[18]" "genALUs[18]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1c29560 .param/l "bit" 0 4 127, +C4<010010>;
S_0x1c29620 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c293a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d733b0 .functor XOR 1, L_0x1d73210, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d73820 .functor NOR 1, L_0x1d74db0, L_0x1d73210, C4<0>, C4<0>;
L_0x1d73970 .functor XOR 1, L_0x1d74db0, L_0x1d73210, C4<0>, C4<0>;
L_0x1d73a30 .functor NAND 1, L_0x1d74db0, L_0x1d73210, C4<1>, C4<1>;
L_0x1d73b30 .functor XOR 1, v0x1bf2480_0, L_0x1d73820, C4<0>, C4<0>;
L_0x1d73bf0 .functor XOR 1, v0x1bf2480_0, L_0x1d73a30, C4<0>, C4<0>;
v0x1c2b9f0_0 .net "a", 0 0, L_0x1d74db0;  1 drivers
v0x1c2bae0_0 .net "addSubtract", 0 0, L_0x1d737b0;  1 drivers
v0x1c2bb80_0 .net "b", 0 0, L_0x1d73210;  1 drivers
v0x1c2bc20_0 .net "bOut", 0 0, L_0x1d733b0;  1 drivers
v0x1c2bcf0_0 .net "carryin", 0 0, L_0x1d732b0;  1 drivers
v0x1c2bde0_0 .net "carryout", 0 0, L_0x1d73650;  1 drivers
v0x1c2beb0_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1c2bf50_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1c2bff0_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c2c120_0 .net "nandOut", 0 0, L_0x1d73bf0;  1 drivers
v0x1c2c1f0_0 .net "nandgate", 0 0, L_0x1d73a30;  1 drivers
v0x1c2c290_0 .net "norOut", 0 0, L_0x1d73b30;  1 drivers
v0x1c2c360_0 .net "norgate", 0 0, L_0x1d73820;  1 drivers
v0x1c2c400_0 .net "result", 0 0, L_0x1d74b60;  1 drivers
L_0x7fc9b75cd188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c2c4d0_0 .net "slt", 0 0, L_0x7fc9b75cd188;  1 drivers
v0x1c2c570_0 .net "xorgate", 0 0, L_0x1d73970;  1 drivers
S_0x1c29920 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c29620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d73420 .functor AND 1, L_0x1d74db0, L_0x1d733b0, C4<1>, C4<1>;
L_0x1d73490 .functor XOR 1, L_0x1d74db0, L_0x1d733b0, C4<0>, C4<0>;
L_0x1d73590 .functor AND 1, L_0x1d73490, L_0x1d732b0, C4<1>, C4<1>;
L_0x1d73650 .functor OR 1, L_0x1d73590, L_0x1d73420, C4<0>, C4<0>;
L_0x1d737b0 .functor XOR 1, L_0x1d73490, L_0x1d732b0, C4<0>, C4<0>;
v0x1c29bc0_0 .net "G", 0 0, L_0x1d73420;  1 drivers
v0x1c29ca0_0 .net "P", 0 0, L_0x1d73490;  1 drivers
v0x1c29d60_0 .net "PandCin", 0 0, L_0x1d73590;  1 drivers
v0x1c29e30_0 .net "a", 0 0, L_0x1d74db0;  alias, 1 drivers
v0x1c29ef0_0 .net "b", 0 0, L_0x1d733b0;  alias, 1 drivers
v0x1c2a000_0 .net "carryin", 0 0, L_0x1d732b0;  alias, 1 drivers
v0x1c2a0c0_0 .net "carryout", 0 0, L_0x1d73650;  alias, 1 drivers
v0x1c2a180_0 .net "sum", 0 0, L_0x1d737b0;  alias, 1 drivers
S_0x1c2a2e0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c29620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d73d00 .functor NOT 1, L_0x1d73d70, C4<0>, C4<0>, C4<0>;
L_0x1d73e60 .functor NOT 1, L_0x1d73ed0, C4<0>, C4<0>, C4<0>;
L_0x1d73fc0 .functor NOT 1, L_0x1d74030, C4<0>, C4<0>, C4<0>;
L_0x1d74120 .functor AND 1, L_0x1d73fc0, L_0x1d73e60, L_0x1d73d00, L_0x1d737b0;
L_0x1d74310 .functor AND 1, L_0x1d73fc0, L_0x1d73e60, L_0x1d74380, L_0x1d73970;
L_0x1d74420 .functor AND 1, L_0x1d73fc0, L_0x1d74560, L_0x1d73d00, L_0x7fc9b75cd188;
L_0x1d74650 .functor AND 1, L_0x1d73fc0, L_0x1d746c0, L_0x1d747f0, L_0x1d73bf0;
L_0x1d748e0 .functor AND 1, L_0x1d74a70, L_0x1d73e60, L_0x1d73d00, L_0x1d73b30;
L_0x1d74b60/0/0 .functor OR 1, L_0x1d74120, L_0x1d74310, L_0x1d74420, L_0x1d74650;
L_0x1d74b60/0/4 .functor OR 1, L_0x1d748e0, C4<0>, C4<0>, C4<0>;
L_0x1d74b60 .functor OR 1, L_0x1d74b60/0/0, L_0x1d74b60/0/4, C4<0>, C4<0>;
v0x1c2a580_0 .net *"_s1", 0 0, L_0x1d73d70;  1 drivers
v0x1c2a660_0 .net *"_s11", 0 0, L_0x1d746c0;  1 drivers
v0x1c2a740_0 .net *"_s13", 0 0, L_0x1d747f0;  1 drivers
v0x1c2a800_0 .net *"_s15", 0 0, L_0x1d74a70;  1 drivers
v0x1c2a8e0_0 .net *"_s3", 0 0, L_0x1d73ed0;  1 drivers
v0x1c2aa10_0 .net *"_s5", 0 0, L_0x1d74030;  1 drivers
v0x1c2aaf0_0 .net *"_s7", 0 0, L_0x1d74380;  1 drivers
v0x1c2abd0_0 .net *"_s9", 0 0, L_0x1d74560;  1 drivers
v0x1c2acb0_0 .net "a0", 0 0, L_0x1d737b0;  alias, 1 drivers
v0x1c2ade0_0 .net "a1", 0 0, L_0x1d73970;  alias, 1 drivers
v0x1c2ae80_0 .net "a2", 0 0, L_0x7fc9b75cd188;  alias, 1 drivers
v0x1c2af40_0 .net "a3", 0 0, L_0x1d73bf0;  alias, 1 drivers
v0x1c2b000_0 .net "a4", 0 0, L_0x1d73b30;  alias, 1 drivers
v0x1c2b0c0_0 .net "addWire", 0 0, L_0x1d74120;  1 drivers
v0x1c2b180_0 .net "nandWire", 0 0, L_0x1d74650;  1 drivers
v0x1c2b240_0 .net "norWire", 0 0, L_0x1d748e0;  1 drivers
v0x1c2b300_0 .net "ns0", 0 0, L_0x1d73d00;  1 drivers
v0x1c2b4b0_0 .net "ns1", 0 0, L_0x1d73e60;  1 drivers
v0x1c2b550_0 .net "ns2", 0 0, L_0x1d73fc0;  1 drivers
v0x1c2b5f0_0 .net "out", 0 0, L_0x1d74b60;  alias, 1 drivers
v0x1c2b690_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c2b750_0 .net "sltWire", 0 0, L_0x1d74420;  1 drivers
v0x1c2b810_0 .net "xorWire", 0 0, L_0x1d74310;  1 drivers
L_0x1d73d70 .part v0x1bf2550_0, 0, 1;
L_0x1d73ed0 .part v0x1bf2550_0, 1, 1;
L_0x1d74030 .part v0x1bf2550_0, 2, 1;
L_0x1d74380 .part v0x1bf2550_0, 0, 1;
L_0x1d74560 .part v0x1bf2550_0, 1, 1;
L_0x1d746c0 .part v0x1bf2550_0, 1, 1;
L_0x1d747f0 .part v0x1bf2550_0, 0, 1;
L_0x1d74a70 .part v0x1bf2550_0, 2, 1;
S_0x1c2c6c0 .scope generate, "genALUs[19]" "genALUs[19]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1c2c880 .param/l "bit" 0 4 127, +C4<010011>;
S_0x1c2c940 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c2c6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d74e50 .functor XOR 1, L_0x1d76b00, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d75520 .functor NOR 1, L_0x1d76a60, L_0x1d76b00, C4<0>, C4<0>;
L_0x1d75620 .functor XOR 1, L_0x1d76a60, L_0x1d76b00, C4<0>, C4<0>;
L_0x1d756e0 .functor NAND 1, L_0x1d76a60, L_0x1d76b00, C4<1>, C4<1>;
L_0x1d757e0 .functor XOR 1, v0x1bf2480_0, L_0x1d75520, C4<0>, C4<0>;
L_0x1d758a0 .functor XOR 1, v0x1bf2480_0, L_0x1d756e0, C4<0>, C4<0>;
v0x1c2ed10_0 .net "a", 0 0, L_0x1d76a60;  1 drivers
v0x1c2ee00_0 .net "addSubtract", 0 0, L_0x1d754b0;  1 drivers
v0x1c2eea0_0 .net "b", 0 0, L_0x1d76b00;  1 drivers
v0x1c2ef40_0 .net "bOut", 0 0, L_0x1d74e50;  1 drivers
v0x1c2f010_0 .net "carryin", 0 0, L_0x1d75090;  1 drivers
v0x1c2f100_0 .net "carryout", 0 0, L_0x1d75350;  1 drivers
v0x1c2f1d0_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1c2f270_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1c2f310_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c2f440_0 .net "nandOut", 0 0, L_0x1d758a0;  1 drivers
v0x1c2f510_0 .net "nandgate", 0 0, L_0x1d756e0;  1 drivers
v0x1c2f5b0_0 .net "norOut", 0 0, L_0x1d757e0;  1 drivers
v0x1c2f680_0 .net "norgate", 0 0, L_0x1d75520;  1 drivers
v0x1c2f720_0 .net "result", 0 0, L_0x1d76810;  1 drivers
L_0x7fc9b75cd1d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c2f7f0_0 .net "slt", 0 0, L_0x7fc9b75cd1d0;  1 drivers
v0x1c2f890_0 .net "xorgate", 0 0, L_0x1d75620;  1 drivers
S_0x1c2cc40 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c2c940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d74ec0 .functor AND 1, L_0x1d76a60, L_0x1d74e50, C4<1>, C4<1>;
L_0x1d74f80 .functor XOR 1, L_0x1d76a60, L_0x1d74e50, C4<0>, C4<0>;
L_0x1d752e0 .functor AND 1, L_0x1d74f80, L_0x1d75090, C4<1>, C4<1>;
L_0x1d75350 .functor OR 1, L_0x1d752e0, L_0x1d74ec0, C4<0>, C4<0>;
L_0x1d754b0 .functor XOR 1, L_0x1d74f80, L_0x1d75090, C4<0>, C4<0>;
v0x1c2cee0_0 .net "G", 0 0, L_0x1d74ec0;  1 drivers
v0x1c2cfc0_0 .net "P", 0 0, L_0x1d74f80;  1 drivers
v0x1c2d080_0 .net "PandCin", 0 0, L_0x1d752e0;  1 drivers
v0x1c2d150_0 .net "a", 0 0, L_0x1d76a60;  alias, 1 drivers
v0x1c2d210_0 .net "b", 0 0, L_0x1d74e50;  alias, 1 drivers
v0x1c2d320_0 .net "carryin", 0 0, L_0x1d75090;  alias, 1 drivers
v0x1c2d3e0_0 .net "carryout", 0 0, L_0x1d75350;  alias, 1 drivers
v0x1c2d4a0_0 .net "sum", 0 0, L_0x1d754b0;  alias, 1 drivers
S_0x1c2d600 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c2c940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d759b0 .functor NOT 1, L_0x1d75a20, C4<0>, C4<0>, C4<0>;
L_0x1d75b10 .functor NOT 1, L_0x1d75b80, C4<0>, C4<0>, C4<0>;
L_0x1d75c70 .functor NOT 1, L_0x1d75ce0, C4<0>, C4<0>, C4<0>;
L_0x1d75dd0 .functor AND 1, L_0x1d75c70, L_0x1d75b10, L_0x1d759b0, L_0x1d754b0;
L_0x1d75fc0 .functor AND 1, L_0x1d75c70, L_0x1d75b10, L_0x1d76030, L_0x1d75620;
L_0x1d760d0 .functor AND 1, L_0x1d75c70, L_0x1d76210, L_0x1d759b0, L_0x7fc9b75cd1d0;
L_0x1d76300 .functor AND 1, L_0x1d75c70, L_0x1d76370, L_0x1d764a0, L_0x1d758a0;
L_0x1d76590 .functor AND 1, L_0x1d76720, L_0x1d75b10, L_0x1d759b0, L_0x1d757e0;
L_0x1d76810/0/0 .functor OR 1, L_0x1d75dd0, L_0x1d75fc0, L_0x1d760d0, L_0x1d76300;
L_0x1d76810/0/4 .functor OR 1, L_0x1d76590, C4<0>, C4<0>, C4<0>;
L_0x1d76810 .functor OR 1, L_0x1d76810/0/0, L_0x1d76810/0/4, C4<0>, C4<0>;
v0x1c2d8a0_0 .net *"_s1", 0 0, L_0x1d75a20;  1 drivers
v0x1c2d980_0 .net *"_s11", 0 0, L_0x1d76370;  1 drivers
v0x1c2da60_0 .net *"_s13", 0 0, L_0x1d764a0;  1 drivers
v0x1c2db20_0 .net *"_s15", 0 0, L_0x1d76720;  1 drivers
v0x1c2dc00_0 .net *"_s3", 0 0, L_0x1d75b80;  1 drivers
v0x1c2dd30_0 .net *"_s5", 0 0, L_0x1d75ce0;  1 drivers
v0x1c2de10_0 .net *"_s7", 0 0, L_0x1d76030;  1 drivers
v0x1c2def0_0 .net *"_s9", 0 0, L_0x1d76210;  1 drivers
v0x1c2dfd0_0 .net "a0", 0 0, L_0x1d754b0;  alias, 1 drivers
v0x1c2e100_0 .net "a1", 0 0, L_0x1d75620;  alias, 1 drivers
v0x1c2e1a0_0 .net "a2", 0 0, L_0x7fc9b75cd1d0;  alias, 1 drivers
v0x1c2e260_0 .net "a3", 0 0, L_0x1d758a0;  alias, 1 drivers
v0x1c2e320_0 .net "a4", 0 0, L_0x1d757e0;  alias, 1 drivers
v0x1c2e3e0_0 .net "addWire", 0 0, L_0x1d75dd0;  1 drivers
v0x1c2e4a0_0 .net "nandWire", 0 0, L_0x1d76300;  1 drivers
v0x1c2e560_0 .net "norWire", 0 0, L_0x1d76590;  1 drivers
v0x1c2e620_0 .net "ns0", 0 0, L_0x1d759b0;  1 drivers
v0x1c2e7d0_0 .net "ns1", 0 0, L_0x1d75b10;  1 drivers
v0x1c2e870_0 .net "ns2", 0 0, L_0x1d75c70;  1 drivers
v0x1c2e910_0 .net "out", 0 0, L_0x1d76810;  alias, 1 drivers
v0x1c2e9b0_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c2ea70_0 .net "sltWire", 0 0, L_0x1d760d0;  1 drivers
v0x1c2eb30_0 .net "xorWire", 0 0, L_0x1d75fc0;  1 drivers
L_0x1d75a20 .part v0x1bf2550_0, 0, 1;
L_0x1d75b80 .part v0x1bf2550_0, 1, 1;
L_0x1d75ce0 .part v0x1bf2550_0, 2, 1;
L_0x1d76030 .part v0x1bf2550_0, 0, 1;
L_0x1d76210 .part v0x1bf2550_0, 1, 1;
L_0x1d76370 .part v0x1bf2550_0, 1, 1;
L_0x1d764a0 .part v0x1bf2550_0, 0, 1;
L_0x1d76720 .part v0x1bf2550_0, 2, 1;
S_0x1c2f9e0 .scope generate, "genALUs[20]" "genALUs[20]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1c2fba0 .param/l "bit" 0 4 127, +C4<010100>;
S_0x1c2fc60 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c2f9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d751c0 .functor XOR 1, L_0x1d76ba0, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d77210 .functor NOR 1, L_0x1d78750, L_0x1d76ba0, C4<0>, C4<0>;
L_0x1d77310 .functor XOR 1, L_0x1d78750, L_0x1d76ba0, C4<0>, C4<0>;
L_0x1d773d0 .functor NAND 1, L_0x1d78750, L_0x1d76ba0, C4<1>, C4<1>;
L_0x1d774d0 .functor XOR 1, v0x1bf2480_0, L_0x1d77210, C4<0>, C4<0>;
L_0x1d77590 .functor XOR 1, v0x1bf2480_0, L_0x1d773d0, C4<0>, C4<0>;
v0x1c32030_0 .net "a", 0 0, L_0x1d78750;  1 drivers
v0x1c32120_0 .net "addSubtract", 0 0, L_0x1d771a0;  1 drivers
v0x1c321c0_0 .net "b", 0 0, L_0x1d76ba0;  1 drivers
v0x1c32260_0 .net "bOut", 0 0, L_0x1d751c0;  1 drivers
v0x1c32330_0 .net "carryin", 0 0, L_0x1d76c40;  1 drivers
v0x1c32420_0 .net "carryout", 0 0, L_0x1d77040;  1 drivers
v0x1c324f0_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1c32590_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1c32630_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c32760_0 .net "nandOut", 0 0, L_0x1d77590;  1 drivers
v0x1c32830_0 .net "nandgate", 0 0, L_0x1d773d0;  1 drivers
v0x1c328d0_0 .net "norOut", 0 0, L_0x1d774d0;  1 drivers
v0x1c329a0_0 .net "norgate", 0 0, L_0x1d77210;  1 drivers
v0x1c32a40_0 .net "result", 0 0, L_0x1d78500;  1 drivers
L_0x7fc9b75cd218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c32b10_0 .net "slt", 0 0, L_0x7fc9b75cd218;  1 drivers
v0x1c32bb0_0 .net "xorgate", 0 0, L_0x1d77310;  1 drivers
S_0x1c2ff60 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c2fc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d76dc0 .functor AND 1, L_0x1d78750, L_0x1d751c0, C4<1>, C4<1>;
L_0x1d76e80 .functor XOR 1, L_0x1d78750, L_0x1d751c0, C4<0>, C4<0>;
L_0x1d76f80 .functor AND 1, L_0x1d76e80, L_0x1d76c40, C4<1>, C4<1>;
L_0x1d77040 .functor OR 1, L_0x1d76f80, L_0x1d76dc0, C4<0>, C4<0>;
L_0x1d771a0 .functor XOR 1, L_0x1d76e80, L_0x1d76c40, C4<0>, C4<0>;
v0x1c30200_0 .net "G", 0 0, L_0x1d76dc0;  1 drivers
v0x1c302e0_0 .net "P", 0 0, L_0x1d76e80;  1 drivers
v0x1c303a0_0 .net "PandCin", 0 0, L_0x1d76f80;  1 drivers
v0x1c30470_0 .net "a", 0 0, L_0x1d78750;  alias, 1 drivers
v0x1c30530_0 .net "b", 0 0, L_0x1d751c0;  alias, 1 drivers
v0x1c30640_0 .net "carryin", 0 0, L_0x1d76c40;  alias, 1 drivers
v0x1c30700_0 .net "carryout", 0 0, L_0x1d77040;  alias, 1 drivers
v0x1c307c0_0 .net "sum", 0 0, L_0x1d771a0;  alias, 1 drivers
S_0x1c30920 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c2fc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d776a0 .functor NOT 1, L_0x1d77710, C4<0>, C4<0>, C4<0>;
L_0x1d77800 .functor NOT 1, L_0x1d77870, C4<0>, C4<0>, C4<0>;
L_0x1d77960 .functor NOT 1, L_0x1d779d0, C4<0>, C4<0>, C4<0>;
L_0x1d77ac0 .functor AND 1, L_0x1d77960, L_0x1d77800, L_0x1d776a0, L_0x1d771a0;
L_0x1d77cb0 .functor AND 1, L_0x1d77960, L_0x1d77800, L_0x1d77d20, L_0x1d77310;
L_0x1d77dc0 .functor AND 1, L_0x1d77960, L_0x1d77f00, L_0x1d776a0, L_0x7fc9b75cd218;
L_0x1d77ff0 .functor AND 1, L_0x1d77960, L_0x1d78060, L_0x1d78190, L_0x1d77590;
L_0x1d78280 .functor AND 1, L_0x1d78410, L_0x1d77800, L_0x1d776a0, L_0x1d774d0;
L_0x1d78500/0/0 .functor OR 1, L_0x1d77ac0, L_0x1d77cb0, L_0x1d77dc0, L_0x1d77ff0;
L_0x1d78500/0/4 .functor OR 1, L_0x1d78280, C4<0>, C4<0>, C4<0>;
L_0x1d78500 .functor OR 1, L_0x1d78500/0/0, L_0x1d78500/0/4, C4<0>, C4<0>;
v0x1c30bc0_0 .net *"_s1", 0 0, L_0x1d77710;  1 drivers
v0x1c30ca0_0 .net *"_s11", 0 0, L_0x1d78060;  1 drivers
v0x1c30d80_0 .net *"_s13", 0 0, L_0x1d78190;  1 drivers
v0x1c30e40_0 .net *"_s15", 0 0, L_0x1d78410;  1 drivers
v0x1c30f20_0 .net *"_s3", 0 0, L_0x1d77870;  1 drivers
v0x1c31050_0 .net *"_s5", 0 0, L_0x1d779d0;  1 drivers
v0x1c31130_0 .net *"_s7", 0 0, L_0x1d77d20;  1 drivers
v0x1c31210_0 .net *"_s9", 0 0, L_0x1d77f00;  1 drivers
v0x1c312f0_0 .net "a0", 0 0, L_0x1d771a0;  alias, 1 drivers
v0x1c31420_0 .net "a1", 0 0, L_0x1d77310;  alias, 1 drivers
v0x1c314c0_0 .net "a2", 0 0, L_0x7fc9b75cd218;  alias, 1 drivers
v0x1c31580_0 .net "a3", 0 0, L_0x1d77590;  alias, 1 drivers
v0x1c31640_0 .net "a4", 0 0, L_0x1d774d0;  alias, 1 drivers
v0x1c31700_0 .net "addWire", 0 0, L_0x1d77ac0;  1 drivers
v0x1c317c0_0 .net "nandWire", 0 0, L_0x1d77ff0;  1 drivers
v0x1c31880_0 .net "norWire", 0 0, L_0x1d78280;  1 drivers
v0x1c31940_0 .net "ns0", 0 0, L_0x1d776a0;  1 drivers
v0x1c31af0_0 .net "ns1", 0 0, L_0x1d77800;  1 drivers
v0x1c31b90_0 .net "ns2", 0 0, L_0x1d77960;  1 drivers
v0x1c31c30_0 .net "out", 0 0, L_0x1d78500;  alias, 1 drivers
v0x1c31cd0_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c31d90_0 .net "sltWire", 0 0, L_0x1d77dc0;  1 drivers
v0x1c31e50_0 .net "xorWire", 0 0, L_0x1d77cb0;  1 drivers
L_0x1d77710 .part v0x1bf2550_0, 0, 1;
L_0x1d77870 .part v0x1bf2550_0, 1, 1;
L_0x1d779d0 .part v0x1bf2550_0, 2, 1;
L_0x1d77d20 .part v0x1bf2550_0, 0, 1;
L_0x1d77f00 .part v0x1bf2550_0, 1, 1;
L_0x1d78060 .part v0x1bf2550_0, 1, 1;
L_0x1d78190 .part v0x1bf2550_0, 0, 1;
L_0x1d78410 .part v0x1bf2550_0, 2, 1;
S_0x1c32d00 .scope generate, "genALUs[21]" "genALUs[21]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1c32ec0 .param/l "bit" 0 4 127, +C4<010101>;
S_0x1c32f80 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c32d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1c31390 .functor XOR 1, L_0x1d7a3b0, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d2a030 .functor NOR 1, L_0x1d7a310, L_0x1d7a3b0, C4<0>, C4<0>;
L_0x1d78e80 .functor XOR 1, L_0x1d7a310, L_0x1d7a3b0, C4<0>, C4<0>;
L_0x1d78f40 .functor NAND 1, L_0x1d7a310, L_0x1d7a3b0, C4<1>, C4<1>;
L_0x1d79040 .functor XOR 1, v0x1bf2480_0, L_0x1d2a030, C4<0>, C4<0>;
L_0x1d79150 .functor XOR 1, v0x1bf2480_0, L_0x1d78f40, C4<0>, C4<0>;
v0x1c35350_0 .net "a", 0 0, L_0x1d7a310;  1 drivers
v0x1c35440_0 .net "addSubtract", 0 0, L_0x1d29fc0;  1 drivers
v0x1c354e0_0 .net "b", 0 0, L_0x1d7a3b0;  1 drivers
v0x1c35580_0 .net "bOut", 0 0, L_0x1c31390;  1 drivers
v0x1c35650_0 .net "carryin", 0 0, L_0x1d787f0;  1 drivers
v0x1c35740_0 .net "carryout", 0 0, L_0x1d29e60;  1 drivers
v0x1c35810_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1c358b0_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1c35950_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c35a80_0 .net "nandOut", 0 0, L_0x1d79150;  1 drivers
v0x1c35b50_0 .net "nandgate", 0 0, L_0x1d78f40;  1 drivers
v0x1c35bf0_0 .net "norOut", 0 0, L_0x1d79040;  1 drivers
v0x1c35cc0_0 .net "norgate", 0 0, L_0x1d2a030;  1 drivers
v0x1c35d60_0 .net "result", 0 0, L_0x1d7a0c0;  1 drivers
L_0x7fc9b75cd260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c35e30_0 .net "slt", 0 0, L_0x7fc9b75cd260;  1 drivers
v0x1c35ed0_0 .net "xorgate", 0 0, L_0x1d78e80;  1 drivers
S_0x1c33280 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c32f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1c2e070 .functor AND 1, L_0x1d7a310, L_0x1c31390, C4<1>, C4<1>;
L_0x1c2ad50 .functor XOR 1, L_0x1d7a310, L_0x1c31390, C4<0>, C4<0>;
L_0x1c24710 .functor AND 1, L_0x1c2ad50, L_0x1d787f0, C4<1>, C4<1>;
L_0x1d29e60 .functor OR 1, L_0x1c24710, L_0x1c2e070, C4<0>, C4<0>;
L_0x1d29fc0 .functor XOR 1, L_0x1c2ad50, L_0x1d787f0, C4<0>, C4<0>;
v0x1c33500_0 .net "G", 0 0, L_0x1c2e070;  1 drivers
v0x1c335c0_0 .net "P", 0 0, L_0x1c2ad50;  1 drivers
v0x1c33680_0 .net "PandCin", 0 0, L_0x1c24710;  1 drivers
v0x1c33750_0 .net "a", 0 0, L_0x1d7a310;  alias, 1 drivers
v0x1c33810_0 .net "b", 0 0, L_0x1c31390;  alias, 1 drivers
v0x1c33920_0 .net "carryin", 0 0, L_0x1d787f0;  alias, 1 drivers
v0x1c339e0_0 .net "carryout", 0 0, L_0x1d29e60;  alias, 1 drivers
v0x1c33aa0_0 .net "sum", 0 0, L_0x1d29fc0;  alias, 1 drivers
S_0x1c33c00 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c32f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d79260 .functor NOT 1, L_0x1d792d0, C4<0>, C4<0>, C4<0>;
L_0x1d793c0 .functor NOT 1, L_0x1d79430, C4<0>, C4<0>, C4<0>;
L_0x1d79520 .functor NOT 1, L_0x1d79590, C4<0>, C4<0>, C4<0>;
L_0x1d79680 .functor AND 1, L_0x1d79520, L_0x1d793c0, L_0x1d79260, L_0x1d29fc0;
L_0x1d79870 .functor AND 1, L_0x1d79520, L_0x1d793c0, L_0x1d798e0, L_0x1d78e80;
L_0x1d79980 .functor AND 1, L_0x1d79520, L_0x1d79ac0, L_0x1d79260, L_0x7fc9b75cd260;
L_0x1d79bb0 .functor AND 1, L_0x1d79520, L_0x1d79c20, L_0x1d79d50, L_0x1d79150;
L_0x1d79e40 .functor AND 1, L_0x1d79fd0, L_0x1d793c0, L_0x1d79260, L_0x1d79040;
L_0x1d7a0c0/0/0 .functor OR 1, L_0x1d79680, L_0x1d79870, L_0x1d79980, L_0x1d79bb0;
L_0x1d7a0c0/0/4 .functor OR 1, L_0x1d79e40, C4<0>, C4<0>, C4<0>;
L_0x1d7a0c0 .functor OR 1, L_0x1d7a0c0/0/0, L_0x1d7a0c0/0/4, C4<0>, C4<0>;
v0x1c33ee0_0 .net *"_s1", 0 0, L_0x1d792d0;  1 drivers
v0x1c33fc0_0 .net *"_s11", 0 0, L_0x1d79c20;  1 drivers
v0x1c340a0_0 .net *"_s13", 0 0, L_0x1d79d50;  1 drivers
v0x1c34160_0 .net *"_s15", 0 0, L_0x1d79fd0;  1 drivers
v0x1c34240_0 .net *"_s3", 0 0, L_0x1d79430;  1 drivers
v0x1c34370_0 .net *"_s5", 0 0, L_0x1d79590;  1 drivers
v0x1c34450_0 .net *"_s7", 0 0, L_0x1d798e0;  1 drivers
v0x1c34530_0 .net *"_s9", 0 0, L_0x1d79ac0;  1 drivers
v0x1c34610_0 .net "a0", 0 0, L_0x1d29fc0;  alias, 1 drivers
v0x1c34740_0 .net "a1", 0 0, L_0x1d78e80;  alias, 1 drivers
v0x1c347e0_0 .net "a2", 0 0, L_0x7fc9b75cd260;  alias, 1 drivers
v0x1c348a0_0 .net "a3", 0 0, L_0x1d79150;  alias, 1 drivers
v0x1c34960_0 .net "a4", 0 0, L_0x1d79040;  alias, 1 drivers
v0x1c34a20_0 .net "addWire", 0 0, L_0x1d79680;  1 drivers
v0x1c34ae0_0 .net "nandWire", 0 0, L_0x1d79bb0;  1 drivers
v0x1c34ba0_0 .net "norWire", 0 0, L_0x1d79e40;  1 drivers
v0x1c34c60_0 .net "ns0", 0 0, L_0x1d79260;  1 drivers
v0x1c34e10_0 .net "ns1", 0 0, L_0x1d793c0;  1 drivers
v0x1c34eb0_0 .net "ns2", 0 0, L_0x1d79520;  1 drivers
v0x1c34f50_0 .net "out", 0 0, L_0x1d7a0c0;  alias, 1 drivers
v0x1c34ff0_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c350b0_0 .net "sltWire", 0 0, L_0x1d79980;  1 drivers
v0x1c35170_0 .net "xorWire", 0 0, L_0x1d79870;  1 drivers
L_0x1d792d0 .part v0x1bf2550_0, 0, 1;
L_0x1d79430 .part v0x1bf2550_0, 1, 1;
L_0x1d79590 .part v0x1bf2550_0, 2, 1;
L_0x1d798e0 .part v0x1bf2550_0, 0, 1;
L_0x1d79ac0 .part v0x1bf2550_0, 1, 1;
L_0x1d79c20 .part v0x1bf2550_0, 1, 1;
L_0x1d79d50 .part v0x1bf2550_0, 0, 1;
L_0x1d79fd0 .part v0x1bf2550_0, 2, 1;
S_0x1c36020 .scope generate, "genALUs[22]" "genALUs[22]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1c361e0 .param/l "bit" 0 4 127, +C4<010110>;
S_0x1c362a0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c36020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d78920 .functor XOR 1, L_0x1d7a450, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d7aaa0 .functor NOR 1, L_0x1d7bfe0, L_0x1d7a450, C4<0>, C4<0>;
L_0x1d7aba0 .functor XOR 1, L_0x1d7bfe0, L_0x1d7a450, C4<0>, C4<0>;
L_0x1d7ac60 .functor NAND 1, L_0x1d7bfe0, L_0x1d7a450, C4<1>, C4<1>;
L_0x1d7ad60 .functor XOR 1, v0x1bf2480_0, L_0x1d7aaa0, C4<0>, C4<0>;
L_0x1d7ae20 .functor XOR 1, v0x1bf2480_0, L_0x1d7ac60, C4<0>, C4<0>;
v0x1c38670_0 .net "a", 0 0, L_0x1d7bfe0;  1 drivers
v0x1c38760_0 .net "addSubtract", 0 0, L_0x1d7aa30;  1 drivers
v0x1c38800_0 .net "b", 0 0, L_0x1d7a450;  1 drivers
v0x1c388a0_0 .net "bOut", 0 0, L_0x1d78920;  1 drivers
v0x1c38970_0 .net "carryin", 0 0, L_0x1d7a4f0;  1 drivers
v0x1c38a60_0 .net "carryout", 0 0, L_0x1d7a8d0;  1 drivers
v0x1c38b30_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1c38bd0_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1c38c70_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c38da0_0 .net "nandOut", 0 0, L_0x1d7ae20;  1 drivers
v0x1c38e70_0 .net "nandgate", 0 0, L_0x1d7ac60;  1 drivers
v0x1c38f10_0 .net "norOut", 0 0, L_0x1d7ad60;  1 drivers
v0x1c38fe0_0 .net "norgate", 0 0, L_0x1d7aaa0;  1 drivers
v0x1c39080_0 .net "result", 0 0, L_0x1d7bd90;  1 drivers
L_0x7fc9b75cd2a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c39150_0 .net "slt", 0 0, L_0x7fc9b75cd2a8;  1 drivers
v0x1c391f0_0 .net "xorgate", 0 0, L_0x1d7aba0;  1 drivers
S_0x1c365a0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c362a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d7a650 .functor AND 1, L_0x1d7bfe0, L_0x1d78920, C4<1>, C4<1>;
L_0x1d7a710 .functor XOR 1, L_0x1d7bfe0, L_0x1d78920, C4<0>, C4<0>;
L_0x1d7a810 .functor AND 1, L_0x1d7a710, L_0x1d7a4f0, C4<1>, C4<1>;
L_0x1d7a8d0 .functor OR 1, L_0x1d7a810, L_0x1d7a650, C4<0>, C4<0>;
L_0x1d7aa30 .functor XOR 1, L_0x1d7a710, L_0x1d7a4f0, C4<0>, C4<0>;
v0x1c36840_0 .net "G", 0 0, L_0x1d7a650;  1 drivers
v0x1c36920_0 .net "P", 0 0, L_0x1d7a710;  1 drivers
v0x1c369e0_0 .net "PandCin", 0 0, L_0x1d7a810;  1 drivers
v0x1c36ab0_0 .net "a", 0 0, L_0x1d7bfe0;  alias, 1 drivers
v0x1c36b70_0 .net "b", 0 0, L_0x1d78920;  alias, 1 drivers
v0x1c36c80_0 .net "carryin", 0 0, L_0x1d7a4f0;  alias, 1 drivers
v0x1c36d40_0 .net "carryout", 0 0, L_0x1d7a8d0;  alias, 1 drivers
v0x1c36e00_0 .net "sum", 0 0, L_0x1d7aa30;  alias, 1 drivers
S_0x1c36f60 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c362a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d7af30 .functor NOT 1, L_0x1d7afa0, C4<0>, C4<0>, C4<0>;
L_0x1d7b090 .functor NOT 1, L_0x1d7b100, C4<0>, C4<0>, C4<0>;
L_0x1d7b1f0 .functor NOT 1, L_0x1d7b260, C4<0>, C4<0>, C4<0>;
L_0x1d7b350 .functor AND 1, L_0x1d7b1f0, L_0x1d7b090, L_0x1d7af30, L_0x1d7aa30;
L_0x1d7b540 .functor AND 1, L_0x1d7b1f0, L_0x1d7b090, L_0x1d7b5b0, L_0x1d7aba0;
L_0x1d7b650 .functor AND 1, L_0x1d7b1f0, L_0x1d7b790, L_0x1d7af30, L_0x7fc9b75cd2a8;
L_0x1d7b880 .functor AND 1, L_0x1d7b1f0, L_0x1d7b8f0, L_0x1d7ba20, L_0x1d7ae20;
L_0x1d7bb10 .functor AND 1, L_0x1d7bca0, L_0x1d7b090, L_0x1d7af30, L_0x1d7ad60;
L_0x1d7bd90/0/0 .functor OR 1, L_0x1d7b350, L_0x1d7b540, L_0x1d7b650, L_0x1d7b880;
L_0x1d7bd90/0/4 .functor OR 1, L_0x1d7bb10, C4<0>, C4<0>, C4<0>;
L_0x1d7bd90 .functor OR 1, L_0x1d7bd90/0/0, L_0x1d7bd90/0/4, C4<0>, C4<0>;
v0x1c37200_0 .net *"_s1", 0 0, L_0x1d7afa0;  1 drivers
v0x1c372e0_0 .net *"_s11", 0 0, L_0x1d7b8f0;  1 drivers
v0x1c373c0_0 .net *"_s13", 0 0, L_0x1d7ba20;  1 drivers
v0x1c37480_0 .net *"_s15", 0 0, L_0x1d7bca0;  1 drivers
v0x1c37560_0 .net *"_s3", 0 0, L_0x1d7b100;  1 drivers
v0x1c37690_0 .net *"_s5", 0 0, L_0x1d7b260;  1 drivers
v0x1c37770_0 .net *"_s7", 0 0, L_0x1d7b5b0;  1 drivers
v0x1c37850_0 .net *"_s9", 0 0, L_0x1d7b790;  1 drivers
v0x1c37930_0 .net "a0", 0 0, L_0x1d7aa30;  alias, 1 drivers
v0x1c37a60_0 .net "a1", 0 0, L_0x1d7aba0;  alias, 1 drivers
v0x1c37b00_0 .net "a2", 0 0, L_0x7fc9b75cd2a8;  alias, 1 drivers
v0x1c37bc0_0 .net "a3", 0 0, L_0x1d7ae20;  alias, 1 drivers
v0x1c37c80_0 .net "a4", 0 0, L_0x1d7ad60;  alias, 1 drivers
v0x1c37d40_0 .net "addWire", 0 0, L_0x1d7b350;  1 drivers
v0x1c37e00_0 .net "nandWire", 0 0, L_0x1d7b880;  1 drivers
v0x1c37ec0_0 .net "norWire", 0 0, L_0x1d7bb10;  1 drivers
v0x1c37f80_0 .net "ns0", 0 0, L_0x1d7af30;  1 drivers
v0x1c38130_0 .net "ns1", 0 0, L_0x1d7b090;  1 drivers
v0x1c381d0_0 .net "ns2", 0 0, L_0x1d7b1f0;  1 drivers
v0x1c38270_0 .net "out", 0 0, L_0x1d7bd90;  alias, 1 drivers
v0x1c38310_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c383d0_0 .net "sltWire", 0 0, L_0x1d7b650;  1 drivers
v0x1c38490_0 .net "xorWire", 0 0, L_0x1d7b540;  1 drivers
L_0x1d7afa0 .part v0x1bf2550_0, 0, 1;
L_0x1d7b100 .part v0x1bf2550_0, 1, 1;
L_0x1d7b260 .part v0x1bf2550_0, 2, 1;
L_0x1d7b5b0 .part v0x1bf2550_0, 0, 1;
L_0x1d7b790 .part v0x1bf2550_0, 1, 1;
L_0x1d7b8f0 .part v0x1bf2550_0, 1, 1;
L_0x1d7ba20 .part v0x1bf2550_0, 0, 1;
L_0x1d7bca0 .part v0x1bf2550_0, 2, 1;
S_0x1c39340 .scope generate, "genALUs[23]" "genALUs[23]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1c39500 .param/l "bit" 0 4 127, +C4<010111>;
S_0x1c395c0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c39340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d7c2a0 .functor XOR 1, L_0x1d7dbf0, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d7c760 .functor NOR 1, L_0x1d7db50, L_0x1d7dbf0, C4<0>, C4<0>;
L_0x1d7c860 .functor XOR 1, L_0x1d7db50, L_0x1d7dbf0, C4<0>, C4<0>;
L_0x1d7c920 .functor NAND 1, L_0x1d7db50, L_0x1d7dbf0, C4<1>, C4<1>;
L_0x1d7ca20 .functor XOR 1, v0x1bf2480_0, L_0x1d7c760, C4<0>, C4<0>;
L_0x1d7cae0 .functor XOR 1, v0x1bf2480_0, L_0x1d7c920, C4<0>, C4<0>;
v0x1c3b990_0 .net "a", 0 0, L_0x1d7db50;  1 drivers
v0x1c3ba80_0 .net "addSubtract", 0 0, L_0x1d7c6f0;  1 drivers
v0x1c3bb20_0 .net "b", 0 0, L_0x1d7dbf0;  1 drivers
v0x1c3bbc0_0 .net "bOut", 0 0, L_0x1d7c2a0;  1 drivers
v0x1c3bc90_0 .net "carryin", 0 0, L_0x1d7c080;  1 drivers
v0x1c3bd80_0 .net "carryout", 0 0, L_0x1d7c590;  1 drivers
v0x1c3be50_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1c3bef0_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1c3bf90_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c3c0c0_0 .net "nandOut", 0 0, L_0x1d7cae0;  1 drivers
v0x1c3c190_0 .net "nandgate", 0 0, L_0x1d7c920;  1 drivers
v0x1c3c230_0 .net "norOut", 0 0, L_0x1d7ca20;  1 drivers
v0x1c3c300_0 .net "norgate", 0 0, L_0x1d7c760;  1 drivers
v0x1c3c3a0_0 .net "result", 0 0, L_0x1d7d900;  1 drivers
L_0x7fc9b75cd2f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c3c470_0 .net "slt", 0 0, L_0x7fc9b75cd2f0;  1 drivers
v0x1c3c510_0 .net "xorgate", 0 0, L_0x1d7c860;  1 drivers
S_0x1c398c0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c395c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d7c310 .functor AND 1, L_0x1d7db50, L_0x1d7c2a0, C4<1>, C4<1>;
L_0x1d7c3d0 .functor XOR 1, L_0x1d7db50, L_0x1d7c2a0, C4<0>, C4<0>;
L_0x1d7c4d0 .functor AND 1, L_0x1d7c3d0, L_0x1d7c080, C4<1>, C4<1>;
L_0x1d7c590 .functor OR 1, L_0x1d7c4d0, L_0x1d7c310, C4<0>, C4<0>;
L_0x1d7c6f0 .functor XOR 1, L_0x1d7c3d0, L_0x1d7c080, C4<0>, C4<0>;
v0x1c39b60_0 .net "G", 0 0, L_0x1d7c310;  1 drivers
v0x1c39c40_0 .net "P", 0 0, L_0x1d7c3d0;  1 drivers
v0x1c39d00_0 .net "PandCin", 0 0, L_0x1d7c4d0;  1 drivers
v0x1c39dd0_0 .net "a", 0 0, L_0x1d7db50;  alias, 1 drivers
v0x1c39e90_0 .net "b", 0 0, L_0x1d7c2a0;  alias, 1 drivers
v0x1c39fa0_0 .net "carryin", 0 0, L_0x1d7c080;  alias, 1 drivers
v0x1c3a060_0 .net "carryout", 0 0, L_0x1d7c590;  alias, 1 drivers
v0x1c3a120_0 .net "sum", 0 0, L_0x1d7c6f0;  alias, 1 drivers
S_0x1c3a280 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c395c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d7cbf0 .functor NOT 1, L_0x1d7cc60, C4<0>, C4<0>, C4<0>;
L_0x1d7cd50 .functor NOT 1, L_0x1d7cdc0, C4<0>, C4<0>, C4<0>;
L_0x1d7ceb0 .functor NOT 1, L_0x1d7cf20, C4<0>, C4<0>, C4<0>;
L_0x1c379d0 .functor AND 1, L_0x1d7ceb0, L_0x1d7cd50, L_0x1d7cbf0, L_0x1d7c6f0;
L_0x1d7d050 .functor AND 1, L_0x1d7ceb0, L_0x1d7cd50, L_0x1d7d0c0, L_0x1d7c860;
L_0x1d7d160 .functor AND 1, L_0x1d7ceb0, L_0x1d7d2b0, L_0x1d7cbf0, L_0x7fc9b75cd2f0;
L_0x1d7d3a0 .functor AND 1, L_0x1d7ceb0, L_0x1d7d410, L_0x1d7d540, L_0x1d7cae0;
L_0x1d7d630 .functor AND 1, L_0x1d7d7c0, L_0x1d7cd50, L_0x1d7cbf0, L_0x1d7ca20;
L_0x1d7d900/0/0 .functor OR 1, L_0x1c379d0, L_0x1d7d050, L_0x1d7d160, L_0x1d7d3a0;
L_0x1d7d900/0/4 .functor OR 1, L_0x1d7d630, C4<0>, C4<0>, C4<0>;
L_0x1d7d900 .functor OR 1, L_0x1d7d900/0/0, L_0x1d7d900/0/4, C4<0>, C4<0>;
v0x1c3a520_0 .net *"_s1", 0 0, L_0x1d7cc60;  1 drivers
v0x1c3a600_0 .net *"_s11", 0 0, L_0x1d7d410;  1 drivers
v0x1c3a6e0_0 .net *"_s13", 0 0, L_0x1d7d540;  1 drivers
v0x1c3a7a0_0 .net *"_s15", 0 0, L_0x1d7d7c0;  1 drivers
v0x1c3a880_0 .net *"_s3", 0 0, L_0x1d7cdc0;  1 drivers
v0x1c3a9b0_0 .net *"_s5", 0 0, L_0x1d7cf20;  1 drivers
v0x1c3aa90_0 .net *"_s7", 0 0, L_0x1d7d0c0;  1 drivers
v0x1c3ab70_0 .net *"_s9", 0 0, L_0x1d7d2b0;  1 drivers
v0x1c3ac50_0 .net "a0", 0 0, L_0x1d7c6f0;  alias, 1 drivers
v0x1c3ad80_0 .net "a1", 0 0, L_0x1d7c860;  alias, 1 drivers
v0x1c3ae20_0 .net "a2", 0 0, L_0x7fc9b75cd2f0;  alias, 1 drivers
v0x1c3aee0_0 .net "a3", 0 0, L_0x1d7cae0;  alias, 1 drivers
v0x1c3afa0_0 .net "a4", 0 0, L_0x1d7ca20;  alias, 1 drivers
v0x1c3b060_0 .net "addWire", 0 0, L_0x1c379d0;  1 drivers
v0x1c3b120_0 .net "nandWire", 0 0, L_0x1d7d3a0;  1 drivers
v0x1c3b1e0_0 .net "norWire", 0 0, L_0x1d7d630;  1 drivers
v0x1c3b2a0_0 .net "ns0", 0 0, L_0x1d7cbf0;  1 drivers
v0x1c3b450_0 .net "ns1", 0 0, L_0x1d7cd50;  1 drivers
v0x1c3b4f0_0 .net "ns2", 0 0, L_0x1d7ceb0;  1 drivers
v0x1c3b590_0 .net "out", 0 0, L_0x1d7d900;  alias, 1 drivers
v0x1c3b630_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c3b6f0_0 .net "sltWire", 0 0, L_0x1d7d160;  1 drivers
v0x1c3b7b0_0 .net "xorWire", 0 0, L_0x1d7d050;  1 drivers
L_0x1d7cc60 .part v0x1bf2550_0, 0, 1;
L_0x1d7cdc0 .part v0x1bf2550_0, 1, 1;
L_0x1d7cf20 .part v0x1bf2550_0, 2, 1;
L_0x1d7d0c0 .part v0x1bf2550_0, 0, 1;
L_0x1d7d2b0 .part v0x1bf2550_0, 1, 1;
L_0x1d7d410 .part v0x1bf2550_0, 1, 1;
L_0x1d7d540 .part v0x1bf2550_0, 0, 1;
L_0x1d7d7c0 .part v0x1bf2550_0, 2, 1;
S_0x1c3c660 .scope generate, "genALUs[24]" "genALUs[24]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1c3c820 .param/l "bit" 0 4 127, +C4<011000>;
S_0x1c3c8e0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c3c660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d7c1b0 .functor XOR 1, L_0x1d7dc90, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d7e2a0 .functor NOR 1, L_0x1d624f0, L_0x1d7dc90, C4<0>, C4<0>;
L_0x1d7e3a0 .functor XOR 1, L_0x1d624f0, L_0x1d7dc90, C4<0>, C4<0>;
L_0x1d7e460 .functor NAND 1, L_0x1d624f0, L_0x1d7dc90, C4<1>, C4<1>;
L_0x1d7e560 .functor XOR 1, v0x1bf2480_0, L_0x1d7e2a0, C4<0>, C4<0>;
L_0x1d7e620 .functor XOR 1, v0x1bf2480_0, L_0x1d7e460, C4<0>, C4<0>;
v0x1c3ecb0_0 .net "a", 0 0, L_0x1d624f0;  1 drivers
v0x1c3eda0_0 .net "addSubtract", 0 0, L_0x1d7e230;  1 drivers
v0x1c3ee40_0 .net "b", 0 0, L_0x1d7dc90;  1 drivers
v0x1c3eee0_0 .net "bOut", 0 0, L_0x1d7c1b0;  1 drivers
v0x1c3efb0_0 .net "carryin", 0 0, L_0x1d7dd30;  1 drivers
v0x1c3f0a0_0 .net "carryout", 0 0, L_0x1d7e0d0;  1 drivers
v0x1c3f170_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1c3f210_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1c3f2b0_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c3f3e0_0 .net "nandOut", 0 0, L_0x1d7e620;  1 drivers
v0x1c3f4b0_0 .net "nandgate", 0 0, L_0x1d7e460;  1 drivers
v0x1c3f550_0 .net "norOut", 0 0, L_0x1d7e560;  1 drivers
v0x1c3f620_0 .net "norgate", 0 0, L_0x1d7e2a0;  1 drivers
v0x1c3f6c0_0 .net "result", 0 0, L_0x1d622a0;  1 drivers
L_0x7fc9b75cd338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c3f790_0 .net "slt", 0 0, L_0x7fc9b75cd338;  1 drivers
v0x1c3f830_0 .net "xorgate", 0 0, L_0x1d7e3a0;  1 drivers
S_0x1c3cbe0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c3c8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d7c220 .functor AND 1, L_0x1d624f0, L_0x1d7c1b0, C4<1>, C4<1>;
L_0x1d7df10 .functor XOR 1, L_0x1d624f0, L_0x1d7c1b0, C4<0>, C4<0>;
L_0x1d7e010 .functor AND 1, L_0x1d7df10, L_0x1d7dd30, C4<1>, C4<1>;
L_0x1d7e0d0 .functor OR 1, L_0x1d7e010, L_0x1d7c220, C4<0>, C4<0>;
L_0x1d7e230 .functor XOR 1, L_0x1d7df10, L_0x1d7dd30, C4<0>, C4<0>;
v0x1c3ce80_0 .net "G", 0 0, L_0x1d7c220;  1 drivers
v0x1c3cf60_0 .net "P", 0 0, L_0x1d7df10;  1 drivers
v0x1c3d020_0 .net "PandCin", 0 0, L_0x1d7e010;  1 drivers
v0x1c3d0f0_0 .net "a", 0 0, L_0x1d624f0;  alias, 1 drivers
v0x1c3d1b0_0 .net "b", 0 0, L_0x1d7c1b0;  alias, 1 drivers
v0x1c3d2c0_0 .net "carryin", 0 0, L_0x1d7dd30;  alias, 1 drivers
v0x1c3d380_0 .net "carryout", 0 0, L_0x1d7e0d0;  alias, 1 drivers
v0x1c3d440_0 .net "sum", 0 0, L_0x1d7e230;  alias, 1 drivers
S_0x1c3d5a0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c3c8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d7e730 .functor NOT 1, L_0x1d7e7a0, C4<0>, C4<0>, C4<0>;
L_0x1d7e890 .functor NOT 1, L_0x1d7e900, C4<0>, C4<0>, C4<0>;
L_0x1d7e9f0 .functor NOT 1, L_0x1d7ea60, C4<0>, C4<0>, C4<0>;
L_0x1d7eb50 .functor AND 1, L_0x1d7e9f0, L_0x1d7e890, L_0x1d7e730, L_0x1d7e230;
L_0x1d7ed40 .functor AND 1, L_0x1d7e9f0, L_0x1d7e890, L_0x1d7edb0, L_0x1d7e3a0;
L_0x1d7ee50 .functor AND 1, L_0x1d7e9f0, L_0x1d7ef90, L_0x1d7e730, L_0x7fc9b75cd338;
L_0x1d7f080 .functor AND 1, L_0x1d7e9f0, L_0x1d7f0f0, L_0x1d7f220, L_0x1d7e620;
L_0x1c3e010 .functor AND 1, L_0x1d621b0, L_0x1d7e890, L_0x1d7e730, L_0x1d7e560;
L_0x1d622a0/0/0 .functor OR 1, L_0x1d7eb50, L_0x1d7ed40, L_0x1d7ee50, L_0x1d7f080;
L_0x1d622a0/0/4 .functor OR 1, L_0x1c3e010, C4<0>, C4<0>, C4<0>;
L_0x1d622a0 .functor OR 1, L_0x1d622a0/0/0, L_0x1d622a0/0/4, C4<0>, C4<0>;
v0x1c3d840_0 .net *"_s1", 0 0, L_0x1d7e7a0;  1 drivers
v0x1c3d920_0 .net *"_s11", 0 0, L_0x1d7f0f0;  1 drivers
v0x1c3da00_0 .net *"_s13", 0 0, L_0x1d7f220;  1 drivers
v0x1c3dac0_0 .net *"_s15", 0 0, L_0x1d621b0;  1 drivers
v0x1c3dba0_0 .net *"_s3", 0 0, L_0x1d7e900;  1 drivers
v0x1c3dcd0_0 .net *"_s5", 0 0, L_0x1d7ea60;  1 drivers
v0x1c3ddb0_0 .net *"_s7", 0 0, L_0x1d7edb0;  1 drivers
v0x1c3de90_0 .net *"_s9", 0 0, L_0x1d7ef90;  1 drivers
v0x1c3df70_0 .net "a0", 0 0, L_0x1d7e230;  alias, 1 drivers
v0x1c3e0a0_0 .net "a1", 0 0, L_0x1d7e3a0;  alias, 1 drivers
v0x1c3e140_0 .net "a2", 0 0, L_0x7fc9b75cd338;  alias, 1 drivers
v0x1c3e200_0 .net "a3", 0 0, L_0x1d7e620;  alias, 1 drivers
v0x1c3e2c0_0 .net "a4", 0 0, L_0x1d7e560;  alias, 1 drivers
v0x1c3e380_0 .net "addWire", 0 0, L_0x1d7eb50;  1 drivers
v0x1c3e440_0 .net "nandWire", 0 0, L_0x1d7f080;  1 drivers
v0x1c3e500_0 .net "norWire", 0 0, L_0x1c3e010;  1 drivers
v0x1c3e5c0_0 .net "ns0", 0 0, L_0x1d7e730;  1 drivers
v0x1c3e770_0 .net "ns1", 0 0, L_0x1d7e890;  1 drivers
v0x1c3e810_0 .net "ns2", 0 0, L_0x1d7e9f0;  1 drivers
v0x1c3e8b0_0 .net "out", 0 0, L_0x1d622a0;  alias, 1 drivers
v0x1c3e950_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c3ea10_0 .net "sltWire", 0 0, L_0x1d7ee50;  1 drivers
v0x1c3ead0_0 .net "xorWire", 0 0, L_0x1d7ed40;  1 drivers
L_0x1d7e7a0 .part v0x1bf2550_0, 0, 1;
L_0x1d7e900 .part v0x1bf2550_0, 1, 1;
L_0x1d7ea60 .part v0x1bf2550_0, 2, 1;
L_0x1d7edb0 .part v0x1bf2550_0, 0, 1;
L_0x1d7ef90 .part v0x1bf2550_0, 1, 1;
L_0x1d7f0f0 .part v0x1bf2550_0, 1, 1;
L_0x1d7f220 .part v0x1bf2550_0, 0, 1;
L_0x1d621b0 .part v0x1bf2550_0, 2, 1;
S_0x1c3f980 .scope generate, "genALUs[25]" "genALUs[25]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1c3fb40 .param/l "bit" 0 4 127, +C4<011001>;
S_0x1c3fc00 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c3f980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d627e0 .functor XOR 1, L_0x1d82420, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d62ca0 .functor NOR 1, L_0x1d82380, L_0x1d82420, C4<0>, C4<0>;
L_0x1d62da0 .functor XOR 1, L_0x1d82380, L_0x1d82420, C4<0>, C4<0>;
L_0x1d62e60 .functor NAND 1, L_0x1d82380, L_0x1d82420, C4<1>, C4<1>;
L_0x1d62f60 .functor XOR 1, v0x1bf2480_0, L_0x1d62ca0, C4<0>, C4<0>;
L_0x1d63020 .functor XOR 1, v0x1bf2480_0, L_0x1d62e60, C4<0>, C4<0>;
v0x1c41fd0_0 .net "a", 0 0, L_0x1d82380;  1 drivers
v0x1c420c0_0 .net "addSubtract", 0 0, L_0x1d62c30;  1 drivers
v0x1c42160_0 .net "b", 0 0, L_0x1d82420;  1 drivers
v0x1c42200_0 .net "bOut", 0 0, L_0x1d627e0;  1 drivers
v0x1c422d0_0 .net "carryin", 0 0, L_0x1d62590;  1 drivers
v0x1c423c0_0 .net "carryout", 0 0, L_0x1d62ad0;  1 drivers
v0x1c42490_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1c42530_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1c425d0_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c42700_0 .net "nandOut", 0 0, L_0x1d63020;  1 drivers
v0x1c427d0_0 .net "nandgate", 0 0, L_0x1d62e60;  1 drivers
v0x1c42870_0 .net "norOut", 0 0, L_0x1d62f60;  1 drivers
v0x1c42940_0 .net "norgate", 0 0, L_0x1d62ca0;  1 drivers
v0x1c429e0_0 .net "result", 0 0, L_0x1d82130;  1 drivers
L_0x7fc9b75cd380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c42ab0_0 .net "slt", 0 0, L_0x7fc9b75cd380;  1 drivers
v0x1c42b50_0 .net "xorgate", 0 0, L_0x1d62da0;  1 drivers
S_0x1c3ff00 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c3fc00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d62850 .functor AND 1, L_0x1d82380, L_0x1d627e0, C4<1>, C4<1>;
L_0x1d62910 .functor XOR 1, L_0x1d82380, L_0x1d627e0, C4<0>, C4<0>;
L_0x1d62a10 .functor AND 1, L_0x1d62910, L_0x1d62590, C4<1>, C4<1>;
L_0x1d62ad0 .functor OR 1, L_0x1d62a10, L_0x1d62850, C4<0>, C4<0>;
L_0x1d62c30 .functor XOR 1, L_0x1d62910, L_0x1d62590, C4<0>, C4<0>;
v0x1c401a0_0 .net "G", 0 0, L_0x1d62850;  1 drivers
v0x1c40280_0 .net "P", 0 0, L_0x1d62910;  1 drivers
v0x1c40340_0 .net "PandCin", 0 0, L_0x1d62a10;  1 drivers
v0x1c40410_0 .net "a", 0 0, L_0x1d82380;  alias, 1 drivers
v0x1c404d0_0 .net "b", 0 0, L_0x1d627e0;  alias, 1 drivers
v0x1c405e0_0 .net "carryin", 0 0, L_0x1d62590;  alias, 1 drivers
v0x1c406a0_0 .net "carryout", 0 0, L_0x1d62ad0;  alias, 1 drivers
v0x1c40760_0 .net "sum", 0 0, L_0x1d62c30;  alias, 1 drivers
S_0x1c408c0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c3fc00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d81320 .functor NOT 1, L_0x1d81390, C4<0>, C4<0>, C4<0>;
L_0x1d81430 .functor NOT 1, L_0x1d814a0, C4<0>, C4<0>, C4<0>;
L_0x1d81590 .functor NOT 1, L_0x1d81600, C4<0>, C4<0>, C4<0>;
L_0x1d816f0 .functor AND 1, L_0x1d81590, L_0x1d81430, L_0x1d81320, L_0x1d62c30;
L_0x1d818e0 .functor AND 1, L_0x1d81590, L_0x1d81430, L_0x1d81950, L_0x1d62da0;
L_0x1d819f0 .functor AND 1, L_0x1d81590, L_0x1d81b30, L_0x1d81320, L_0x7fc9b75cd380;
L_0x1d81c20 .functor AND 1, L_0x1d81590, L_0x1d81c90, L_0x1d81dc0, L_0x1d63020;
L_0x1d81eb0 .functor AND 1, L_0x1d82040, L_0x1d81430, L_0x1d81320, L_0x1d62f60;
L_0x1d82130/0/0 .functor OR 1, L_0x1d816f0, L_0x1d818e0, L_0x1d819f0, L_0x1d81c20;
L_0x1d82130/0/4 .functor OR 1, L_0x1d81eb0, C4<0>, C4<0>, C4<0>;
L_0x1d82130 .functor OR 1, L_0x1d82130/0/0, L_0x1d82130/0/4, C4<0>, C4<0>;
v0x1c40b60_0 .net *"_s1", 0 0, L_0x1d81390;  1 drivers
v0x1c40c40_0 .net *"_s11", 0 0, L_0x1d81c90;  1 drivers
v0x1c40d20_0 .net *"_s13", 0 0, L_0x1d81dc0;  1 drivers
v0x1c40de0_0 .net *"_s15", 0 0, L_0x1d82040;  1 drivers
v0x1c40ec0_0 .net *"_s3", 0 0, L_0x1d814a0;  1 drivers
v0x1c40ff0_0 .net *"_s5", 0 0, L_0x1d81600;  1 drivers
v0x1c410d0_0 .net *"_s7", 0 0, L_0x1d81950;  1 drivers
v0x1c411b0_0 .net *"_s9", 0 0, L_0x1d81b30;  1 drivers
v0x1c41290_0 .net "a0", 0 0, L_0x1d62c30;  alias, 1 drivers
v0x1c413c0_0 .net "a1", 0 0, L_0x1d62da0;  alias, 1 drivers
v0x1c41460_0 .net "a2", 0 0, L_0x7fc9b75cd380;  alias, 1 drivers
v0x1c41520_0 .net "a3", 0 0, L_0x1d63020;  alias, 1 drivers
v0x1c415e0_0 .net "a4", 0 0, L_0x1d62f60;  alias, 1 drivers
v0x1c416a0_0 .net "addWire", 0 0, L_0x1d816f0;  1 drivers
v0x1c41760_0 .net "nandWire", 0 0, L_0x1d81c20;  1 drivers
v0x1c41820_0 .net "norWire", 0 0, L_0x1d81eb0;  1 drivers
v0x1c418e0_0 .net "ns0", 0 0, L_0x1d81320;  1 drivers
v0x1c41a90_0 .net "ns1", 0 0, L_0x1d81430;  1 drivers
v0x1c41b30_0 .net "ns2", 0 0, L_0x1d81590;  1 drivers
v0x1c41bd0_0 .net "out", 0 0, L_0x1d82130;  alias, 1 drivers
v0x1c41c70_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c41d30_0 .net "sltWire", 0 0, L_0x1d819f0;  1 drivers
v0x1c41df0_0 .net "xorWire", 0 0, L_0x1d818e0;  1 drivers
L_0x1d81390 .part v0x1bf2550_0, 0, 1;
L_0x1d814a0 .part v0x1bf2550_0, 1, 1;
L_0x1d81600 .part v0x1bf2550_0, 2, 1;
L_0x1d81950 .part v0x1bf2550_0, 0, 1;
L_0x1d81b30 .part v0x1bf2550_0, 1, 1;
L_0x1d81c90 .part v0x1bf2550_0, 1, 1;
L_0x1d81dc0 .part v0x1bf2550_0, 0, 1;
L_0x1d82040 .part v0x1bf2550_0, 2, 1;
S_0x1c42ca0 .scope generate, "genALUs[26]" "genALUs[26]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1c42e60 .param/l "bit" 0 4 127, +C4<011010>;
S_0x1c42f20 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c42ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d626c0 .functor XOR 1, L_0x1d824c0, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d82b00 .functor NOR 1, L_0x1d84000, L_0x1d824c0, C4<0>, C4<0>;
L_0x1d82c00 .functor XOR 1, L_0x1d84000, L_0x1d824c0, C4<0>, C4<0>;
L_0x1d82cc0 .functor NAND 1, L_0x1d84000, L_0x1d824c0, C4<1>, C4<1>;
L_0x1d82dc0 .functor XOR 1, v0x1bf2480_0, L_0x1d82b00, C4<0>, C4<0>;
L_0x1d82e80 .functor XOR 1, v0x1bf2480_0, L_0x1d82cc0, C4<0>, C4<0>;
v0x1c452f0_0 .net "a", 0 0, L_0x1d84000;  1 drivers
v0x1c453e0_0 .net "addSubtract", 0 0, L_0x1d82a90;  1 drivers
v0x1c45480_0 .net "b", 0 0, L_0x1d824c0;  1 drivers
v0x1c45520_0 .net "bOut", 0 0, L_0x1d626c0;  1 drivers
v0x1c455f0_0 .net "carryin", 0 0, L_0x1d82560;  1 drivers
v0x1c456e0_0 .net "carryout", 0 0, L_0x1d82930;  1 drivers
v0x1c457b0_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1c45850_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1c458f0_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c45a20_0 .net "nandOut", 0 0, L_0x1d82e80;  1 drivers
v0x1c45af0_0 .net "nandgate", 0 0, L_0x1d82cc0;  1 drivers
v0x1c45b90_0 .net "norOut", 0 0, L_0x1d82dc0;  1 drivers
v0x1c45c60_0 .net "norgate", 0 0, L_0x1d82b00;  1 drivers
v0x1c45d00_0 .net "result", 0 0, L_0x1d83db0;  1 drivers
L_0x7fc9b75cd3c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c45dd0_0 .net "slt", 0 0, L_0x7fc9b75cd3c8;  1 drivers
v0x1c45e70_0 .net "xorgate", 0 0, L_0x1d82c00;  1 drivers
S_0x1c43220 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c42f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d62730 .functor AND 1, L_0x1d84000, L_0x1d626c0, C4<1>, C4<1>;
L_0x1d82770 .functor XOR 1, L_0x1d84000, L_0x1d626c0, C4<0>, C4<0>;
L_0x1d82870 .functor AND 1, L_0x1d82770, L_0x1d82560, C4<1>, C4<1>;
L_0x1d82930 .functor OR 1, L_0x1d82870, L_0x1d62730, C4<0>, C4<0>;
L_0x1d82a90 .functor XOR 1, L_0x1d82770, L_0x1d82560, C4<0>, C4<0>;
v0x1c434c0_0 .net "G", 0 0, L_0x1d62730;  1 drivers
v0x1c435a0_0 .net "P", 0 0, L_0x1d82770;  1 drivers
v0x1c43660_0 .net "PandCin", 0 0, L_0x1d82870;  1 drivers
v0x1c43730_0 .net "a", 0 0, L_0x1d84000;  alias, 1 drivers
v0x1c437f0_0 .net "b", 0 0, L_0x1d626c0;  alias, 1 drivers
v0x1c43900_0 .net "carryin", 0 0, L_0x1d82560;  alias, 1 drivers
v0x1c439c0_0 .net "carryout", 0 0, L_0x1d82930;  alias, 1 drivers
v0x1c43a80_0 .net "sum", 0 0, L_0x1d82a90;  alias, 1 drivers
S_0x1c43be0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c42f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d82f90 .functor NOT 1, L_0x1d83000, C4<0>, C4<0>, C4<0>;
L_0x1d830f0 .functor NOT 1, L_0x1d83160, C4<0>, C4<0>, C4<0>;
L_0x1d83250 .functor NOT 1, L_0x1d832c0, C4<0>, C4<0>, C4<0>;
L_0x1d833b0 .functor AND 1, L_0x1d83250, L_0x1d830f0, L_0x1d82f90, L_0x1d82a90;
L_0x1d835a0 .functor AND 1, L_0x1d83250, L_0x1d830f0, L_0x1d83610, L_0x1d82c00;
L_0x1d836b0 .functor AND 1, L_0x1d83250, L_0x1d837b0, L_0x1d82f90, L_0x7fc9b75cd3c8;
L_0x1d838a0 .functor AND 1, L_0x1d83250, L_0x1d83910, L_0x1d83a40, L_0x1d82e80;
L_0x1d83b30 .functor AND 1, L_0x1d83cc0, L_0x1d830f0, L_0x1d82f90, L_0x1d82dc0;
L_0x1d83db0/0/0 .functor OR 1, L_0x1d833b0, L_0x1d835a0, L_0x1d836b0, L_0x1d838a0;
L_0x1d83db0/0/4 .functor OR 1, L_0x1d83b30, C4<0>, C4<0>, C4<0>;
L_0x1d83db0 .functor OR 1, L_0x1d83db0/0/0, L_0x1d83db0/0/4, C4<0>, C4<0>;
v0x1c43e80_0 .net *"_s1", 0 0, L_0x1d83000;  1 drivers
v0x1c43f60_0 .net *"_s11", 0 0, L_0x1d83910;  1 drivers
v0x1c44040_0 .net *"_s13", 0 0, L_0x1d83a40;  1 drivers
v0x1c44100_0 .net *"_s15", 0 0, L_0x1d83cc0;  1 drivers
v0x1c441e0_0 .net *"_s3", 0 0, L_0x1d83160;  1 drivers
v0x1c44310_0 .net *"_s5", 0 0, L_0x1d832c0;  1 drivers
v0x1c443f0_0 .net *"_s7", 0 0, L_0x1d83610;  1 drivers
v0x1c444d0_0 .net *"_s9", 0 0, L_0x1d837b0;  1 drivers
v0x1c445b0_0 .net "a0", 0 0, L_0x1d82a90;  alias, 1 drivers
v0x1c446e0_0 .net "a1", 0 0, L_0x1d82c00;  alias, 1 drivers
v0x1c44780_0 .net "a2", 0 0, L_0x7fc9b75cd3c8;  alias, 1 drivers
v0x1c44840_0 .net "a3", 0 0, L_0x1d82e80;  alias, 1 drivers
v0x1c44900_0 .net "a4", 0 0, L_0x1d82dc0;  alias, 1 drivers
v0x1c449c0_0 .net "addWire", 0 0, L_0x1d833b0;  1 drivers
v0x1c44a80_0 .net "nandWire", 0 0, L_0x1d838a0;  1 drivers
v0x1c44b40_0 .net "norWire", 0 0, L_0x1d83b30;  1 drivers
v0x1c44c00_0 .net "ns0", 0 0, L_0x1d82f90;  1 drivers
v0x1c44db0_0 .net "ns1", 0 0, L_0x1d830f0;  1 drivers
v0x1c44e50_0 .net "ns2", 0 0, L_0x1d83250;  1 drivers
v0x1c44ef0_0 .net "out", 0 0, L_0x1d83db0;  alias, 1 drivers
v0x1c44f90_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c45050_0 .net "sltWire", 0 0, L_0x1d836b0;  1 drivers
v0x1c45110_0 .net "xorWire", 0 0, L_0x1d835a0;  1 drivers
L_0x1d83000 .part v0x1bf2550_0, 0, 1;
L_0x1d83160 .part v0x1bf2550_0, 1, 1;
L_0x1d832c0 .part v0x1bf2550_0, 2, 1;
L_0x1d83610 .part v0x1bf2550_0, 0, 1;
L_0x1d837b0 .part v0x1bf2550_0, 1, 1;
L_0x1d83910 .part v0x1bf2550_0, 1, 1;
L_0x1d83a40 .part v0x1bf2550_0, 0, 1;
L_0x1d83cc0 .part v0x1bf2550_0, 2, 1;
S_0x1c45fc0 .scope generate, "genALUs[27]" "genALUs[27]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1c46180 .param/l "bit" 0 4 127, +C4<011011>;
S_0x1c46240 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c45fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d82690 .functor XOR 1, L_0x1d85d50, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d84770 .functor NOR 1, L_0x1d85cb0, L_0x1d85d50, C4<0>, C4<0>;
L_0x1d84870 .functor XOR 1, L_0x1d85cb0, L_0x1d85d50, C4<0>, C4<0>;
L_0x1d84930 .functor NAND 1, L_0x1d85cb0, L_0x1d85d50, C4<1>, C4<1>;
L_0x1d84a30 .functor XOR 1, v0x1bf2480_0, L_0x1d84770, C4<0>, C4<0>;
L_0x1d84af0 .functor XOR 1, v0x1bf2480_0, L_0x1d84930, C4<0>, C4<0>;
v0x1c48610_0 .net "a", 0 0, L_0x1d85cb0;  1 drivers
v0x1c48700_0 .net "addSubtract", 0 0, L_0x1d84700;  1 drivers
v0x1c487a0_0 .net "b", 0 0, L_0x1d85d50;  1 drivers
v0x1c48840_0 .net "bOut", 0 0, L_0x1d82690;  1 drivers
v0x1c48910_0 .net "carryin", 0 0, L_0x1d68310;  1 drivers
v0x1c48a00_0 .net "carryout", 0 0, L_0x1d845a0;  1 drivers
v0x1c48ad0_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1c48b70_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1c48c10_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c48d40_0 .net "nandOut", 0 0, L_0x1d84af0;  1 drivers
v0x1c48e10_0 .net "nandgate", 0 0, L_0x1d84930;  1 drivers
v0x1c48eb0_0 .net "norOut", 0 0, L_0x1d84a30;  1 drivers
v0x1c48f80_0 .net "norgate", 0 0, L_0x1d84770;  1 drivers
v0x1c49020_0 .net "result", 0 0, L_0x1d85a60;  1 drivers
L_0x7fc9b75cd410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c490f0_0 .net "slt", 0 0, L_0x7fc9b75cd410;  1 drivers
v0x1c49190_0 .net "xorgate", 0 0, L_0x1d84870;  1 drivers
S_0x1c46540 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c46240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d84320 .functor AND 1, L_0x1d85cb0, L_0x1d82690, C4<1>, C4<1>;
L_0x1d843e0 .functor XOR 1, L_0x1d85cb0, L_0x1d82690, C4<0>, C4<0>;
L_0x1d844e0 .functor AND 1, L_0x1d843e0, L_0x1d68310, C4<1>, C4<1>;
L_0x1d845a0 .functor OR 1, L_0x1d844e0, L_0x1d84320, C4<0>, C4<0>;
L_0x1d84700 .functor XOR 1, L_0x1d843e0, L_0x1d68310, C4<0>, C4<0>;
v0x1c467e0_0 .net "G", 0 0, L_0x1d84320;  1 drivers
v0x1c468c0_0 .net "P", 0 0, L_0x1d843e0;  1 drivers
v0x1c46980_0 .net "PandCin", 0 0, L_0x1d844e0;  1 drivers
v0x1c46a50_0 .net "a", 0 0, L_0x1d85cb0;  alias, 1 drivers
v0x1c46b10_0 .net "b", 0 0, L_0x1d82690;  alias, 1 drivers
v0x1c46c20_0 .net "carryin", 0 0, L_0x1d68310;  alias, 1 drivers
v0x1c46ce0_0 .net "carryout", 0 0, L_0x1d845a0;  alias, 1 drivers
v0x1c46da0_0 .net "sum", 0 0, L_0x1d84700;  alias, 1 drivers
S_0x1c46f00 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c46240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d84c00 .functor NOT 1, L_0x1d84c70, C4<0>, C4<0>, C4<0>;
L_0x1d84d60 .functor NOT 1, L_0x1d84dd0, C4<0>, C4<0>, C4<0>;
L_0x1d84ec0 .functor NOT 1, L_0x1d84f30, C4<0>, C4<0>, C4<0>;
L_0x1d85020 .functor AND 1, L_0x1d84ec0, L_0x1d84d60, L_0x1d84c00, L_0x1d84700;
L_0x1d85210 .functor AND 1, L_0x1d84ec0, L_0x1d84d60, L_0x1d85280, L_0x1d84870;
L_0x1d85320 .functor AND 1, L_0x1d84ec0, L_0x1d85460, L_0x1d84c00, L_0x7fc9b75cd410;
L_0x1d85550 .functor AND 1, L_0x1d84ec0, L_0x1d855c0, L_0x1d856f0, L_0x1d84af0;
L_0x1d857e0 .functor AND 1, L_0x1d85970, L_0x1d84d60, L_0x1d84c00, L_0x1d84a30;
L_0x1d85a60/0/0 .functor OR 1, L_0x1d85020, L_0x1d85210, L_0x1d85320, L_0x1d85550;
L_0x1d85a60/0/4 .functor OR 1, L_0x1d857e0, C4<0>, C4<0>, C4<0>;
L_0x1d85a60 .functor OR 1, L_0x1d85a60/0/0, L_0x1d85a60/0/4, C4<0>, C4<0>;
v0x1c471a0_0 .net *"_s1", 0 0, L_0x1d84c70;  1 drivers
v0x1c47280_0 .net *"_s11", 0 0, L_0x1d855c0;  1 drivers
v0x1c47360_0 .net *"_s13", 0 0, L_0x1d856f0;  1 drivers
v0x1c47420_0 .net *"_s15", 0 0, L_0x1d85970;  1 drivers
v0x1c47500_0 .net *"_s3", 0 0, L_0x1d84dd0;  1 drivers
v0x1c47630_0 .net *"_s5", 0 0, L_0x1d84f30;  1 drivers
v0x1c47710_0 .net *"_s7", 0 0, L_0x1d85280;  1 drivers
v0x1c477f0_0 .net *"_s9", 0 0, L_0x1d85460;  1 drivers
v0x1c478d0_0 .net "a0", 0 0, L_0x1d84700;  alias, 1 drivers
v0x1c47a00_0 .net "a1", 0 0, L_0x1d84870;  alias, 1 drivers
v0x1c47aa0_0 .net "a2", 0 0, L_0x7fc9b75cd410;  alias, 1 drivers
v0x1c47b60_0 .net "a3", 0 0, L_0x1d84af0;  alias, 1 drivers
v0x1c47c20_0 .net "a4", 0 0, L_0x1d84a30;  alias, 1 drivers
v0x1c47ce0_0 .net "addWire", 0 0, L_0x1d85020;  1 drivers
v0x1c47da0_0 .net "nandWire", 0 0, L_0x1d85550;  1 drivers
v0x1c47e60_0 .net "norWire", 0 0, L_0x1d857e0;  1 drivers
v0x1c47f20_0 .net "ns0", 0 0, L_0x1d84c00;  1 drivers
v0x1c480d0_0 .net "ns1", 0 0, L_0x1d84d60;  1 drivers
v0x1c48170_0 .net "ns2", 0 0, L_0x1d84ec0;  1 drivers
v0x1c48210_0 .net "out", 0 0, L_0x1d85a60;  alias, 1 drivers
v0x1c482b0_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c48370_0 .net "sltWire", 0 0, L_0x1d85320;  1 drivers
v0x1c48430_0 .net "xorWire", 0 0, L_0x1d85210;  1 drivers
L_0x1d84c70 .part v0x1bf2550_0, 0, 1;
L_0x1d84dd0 .part v0x1bf2550_0, 1, 1;
L_0x1d84f30 .part v0x1bf2550_0, 2, 1;
L_0x1d85280 .part v0x1bf2550_0, 0, 1;
L_0x1d85460 .part v0x1bf2550_0, 1, 1;
L_0x1d855c0 .part v0x1bf2550_0, 1, 1;
L_0x1d856f0 .part v0x1bf2550_0, 0, 1;
L_0x1d85970 .part v0x1bf2550_0, 2, 1;
S_0x1c492e0 .scope generate, "genALUs[28]" "genALUs[28]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1c494a0 .param/l "bit" 0 4 127, +C4<011100>;
S_0x1c49560 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c492e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d683b0 .functor XOR 1, L_0x1d86200, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d86500 .functor NOR 1, L_0x1d87970, L_0x1d86200, C4<0>, C4<0>;
L_0x1d86600 .functor XOR 1, L_0x1d87970, L_0x1d86200, C4<0>, C4<0>;
L_0x1d86670 .functor NAND 1, L_0x1d87970, L_0x1d86200, C4<1>, C4<1>;
L_0x1d86770 .functor XOR 1, v0x1bf2480_0, L_0x1d86500, C4<0>, C4<0>;
L_0x1d86830 .functor XOR 1, v0x1bf2480_0, L_0x1d86670, C4<0>, C4<0>;
v0x1c4b930_0 .net "a", 0 0, L_0x1d87970;  1 drivers
v0x1c4ba20_0 .net "addSubtract", 0 0, L_0x1d86490;  1 drivers
v0x1c4bac0_0 .net "b", 0 0, L_0x1d86200;  1 drivers
v0x1c4bb60_0 .net "bOut", 0 0, L_0x1d683b0;  1 drivers
v0x1c4bc30_0 .net "carryin", 0 0, L_0x1d862a0;  1 drivers
v0x1c4bd20_0 .net "carryout", 0 0, L_0x1d84160;  1 drivers
v0x1c4bdf0_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1c18840_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1c188e0_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c4c2a0_0 .net "nandOut", 0 0, L_0x1d86830;  1 drivers
v0x1c4c340_0 .net "nandgate", 0 0, L_0x1d86670;  1 drivers
v0x1c4c3e0_0 .net "norOut", 0 0, L_0x1d86770;  1 drivers
v0x1c4c480_0 .net "norgate", 0 0, L_0x1d86500;  1 drivers
v0x1c4c520_0 .net "result", 0 0, L_0x1d87720;  1 drivers
L_0x7fc9b75cd458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c4c5f0_0 .net "slt", 0 0, L_0x7fc9b75cd458;  1 drivers
v0x1c4c690_0 .net "xorgate", 0 0, L_0x1d86600;  1 drivers
S_0x1c49860 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c49560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d68420 .functor AND 1, L_0x1d87970, L_0x1d683b0, C4<1>, C4<1>;
L_0x1c44650 .functor XOR 1, L_0x1d87970, L_0x1d683b0, C4<0>, C4<0>;
L_0x1d840a0 .functor AND 1, L_0x1c44650, L_0x1d862a0, C4<1>, C4<1>;
L_0x1d84160 .functor OR 1, L_0x1d840a0, L_0x1d68420, C4<0>, C4<0>;
L_0x1d86490 .functor XOR 1, L_0x1c44650, L_0x1d862a0, C4<0>, C4<0>;
v0x1c49b00_0 .net "G", 0 0, L_0x1d68420;  1 drivers
v0x1c49be0_0 .net "P", 0 0, L_0x1c44650;  1 drivers
v0x1c49ca0_0 .net "PandCin", 0 0, L_0x1d840a0;  1 drivers
v0x1c49d70_0 .net "a", 0 0, L_0x1d87970;  alias, 1 drivers
v0x1c49e30_0 .net "b", 0 0, L_0x1d683b0;  alias, 1 drivers
v0x1c49f40_0 .net "carryin", 0 0, L_0x1d862a0;  alias, 1 drivers
v0x1c4a000_0 .net "carryout", 0 0, L_0x1d84160;  alias, 1 drivers
v0x1c4a0c0_0 .net "sum", 0 0, L_0x1d86490;  alias, 1 drivers
S_0x1c4a220 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c49560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d86940 .functor NOT 1, L_0x1d869b0, C4<0>, C4<0>, C4<0>;
L_0x1d86aa0 .functor NOT 1, L_0x1d86b10, C4<0>, C4<0>, C4<0>;
L_0x1d86c00 .functor NOT 1, L_0x1d86c70, C4<0>, C4<0>, C4<0>;
L_0x1d86d60 .functor AND 1, L_0x1d86c00, L_0x1d86aa0, L_0x1d86940, L_0x1d86490;
L_0x1d86f50 .functor AND 1, L_0x1d86c00, L_0x1d86aa0, L_0x1d86fc0, L_0x1d86600;
L_0x1d87060 .functor AND 1, L_0x1d86c00, L_0x1d87160, L_0x1d86940, L_0x7fc9b75cd458;
L_0x1d87250 .functor AND 1, L_0x1d86c00, L_0x1d872c0, L_0x1d873b0, L_0x1d86830;
L_0x1d874a0 .functor AND 1, L_0x1d87630, L_0x1d86aa0, L_0x1d86940, L_0x1d86770;
L_0x1d87720/0/0 .functor OR 1, L_0x1d86d60, L_0x1d86f50, L_0x1d87060, L_0x1d87250;
L_0x1d87720/0/4 .functor OR 1, L_0x1d874a0, C4<0>, C4<0>, C4<0>;
L_0x1d87720 .functor OR 1, L_0x1d87720/0/0, L_0x1d87720/0/4, C4<0>, C4<0>;
v0x1c4a4c0_0 .net *"_s1", 0 0, L_0x1d869b0;  1 drivers
v0x1c4a5a0_0 .net *"_s11", 0 0, L_0x1d872c0;  1 drivers
v0x1c4a680_0 .net *"_s13", 0 0, L_0x1d873b0;  1 drivers
v0x1c4a740_0 .net *"_s15", 0 0, L_0x1d87630;  1 drivers
v0x1c4a820_0 .net *"_s3", 0 0, L_0x1d86b10;  1 drivers
v0x1c4a950_0 .net *"_s5", 0 0, L_0x1d86c70;  1 drivers
v0x1c4aa30_0 .net *"_s7", 0 0, L_0x1d86fc0;  1 drivers
v0x1c4ab10_0 .net *"_s9", 0 0, L_0x1d87160;  1 drivers
v0x1c4abf0_0 .net "a0", 0 0, L_0x1d86490;  alias, 1 drivers
v0x1c4ad20_0 .net "a1", 0 0, L_0x1d86600;  alias, 1 drivers
v0x1c4adc0_0 .net "a2", 0 0, L_0x7fc9b75cd458;  alias, 1 drivers
v0x1c4ae80_0 .net "a3", 0 0, L_0x1d86830;  alias, 1 drivers
v0x1c4af40_0 .net "a4", 0 0, L_0x1d86770;  alias, 1 drivers
v0x1c4b000_0 .net "addWire", 0 0, L_0x1d86d60;  1 drivers
v0x1c4b0c0_0 .net "nandWire", 0 0, L_0x1d87250;  1 drivers
v0x1c4b180_0 .net "norWire", 0 0, L_0x1d874a0;  1 drivers
v0x1c4b240_0 .net "ns0", 0 0, L_0x1d86940;  1 drivers
v0x1c4b3f0_0 .net "ns1", 0 0, L_0x1d86aa0;  1 drivers
v0x1c4b490_0 .net "ns2", 0 0, L_0x1d86c00;  1 drivers
v0x1c4b530_0 .net "out", 0 0, L_0x1d87720;  alias, 1 drivers
v0x1c4b5d0_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c4b690_0 .net "sltWire", 0 0, L_0x1d87060;  1 drivers
v0x1c4b750_0 .net "xorWire", 0 0, L_0x1d86f50;  1 drivers
L_0x1d869b0 .part v0x1bf2550_0, 0, 1;
L_0x1d86b10 .part v0x1bf2550_0, 1, 1;
L_0x1d86c70 .part v0x1bf2550_0, 2, 1;
L_0x1d86fc0 .part v0x1bf2550_0, 0, 1;
L_0x1d87160 .part v0x1bf2550_0, 1, 1;
L_0x1d872c0 .part v0x1bf2550_0, 1, 1;
L_0x1d873b0 .part v0x1bf2550_0, 0, 1;
L_0x1d87630 .part v0x1bf2550_0, 2, 1;
S_0x1c4c7e0 .scope generate, "genALUs[29]" "genALUs[29]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1c4c9a0 .param/l "bit" 0 4 127, +C4<011101>;
S_0x1c4ca60 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c4c7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d863d0 .functor XOR 1, L_0x1d89a00, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1c4c220 .functor NOR 1, L_0x1d89960, L_0x1d89a00, C4<0>, C4<0>;
L_0x1d88560 .functor XOR 1, L_0x1d89960, L_0x1d89a00, C4<0>, C4<0>;
L_0x1d88620 .functor NAND 1, L_0x1d89960, L_0x1d89a00, C4<1>, C4<1>;
L_0x1d88720 .functor XOR 1, v0x1bf2480_0, L_0x1c4c220, C4<0>, C4<0>;
L_0x1d887e0 .functor XOR 1, v0x1bf2480_0, L_0x1d88620, C4<0>, C4<0>;
v0x1c4ee70_0 .net "a", 0 0, L_0x1d89960;  1 drivers
v0x1c4ef60_0 .net "addSubtract", 0 0, L_0x1c4c1b0;  1 drivers
v0x1c4f000_0 .net "b", 0 0, L_0x1d89a00;  1 drivers
v0x1c4f0a0_0 .net "bOut", 0 0, L_0x1d863d0;  1 drivers
v0x1c4f170_0 .net "carryin", 0 0, L_0x1d87a10;  1 drivers
v0x1c4f260_0 .net "carryout", 0 0, L_0x1c4c050;  1 drivers
v0x1c4f330_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1c4f3d0_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1c4f470_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c4f5a0_0 .net "nandOut", 0 0, L_0x1d887e0;  1 drivers
v0x1c4f670_0 .net "nandgate", 0 0, L_0x1d88620;  1 drivers
v0x1c4f710_0 .net "norOut", 0 0, L_0x1d88720;  1 drivers
v0x1c4f7e0_0 .net "norgate", 0 0, L_0x1c4c220;  1 drivers
v0x1c4f880_0 .net "result", 0 0, L_0x1d89710;  1 drivers
L_0x7fc9b75cd4a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c4f950_0 .net "slt", 0 0, L_0x7fc9b75cd4a0;  1 drivers
v0x1c4f9f0_0 .net "xorgate", 0 0, L_0x1d88560;  1 drivers
S_0x1c4cd60 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c4ca60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1c4ac90 .functor AND 1, L_0x1d89960, L_0x1d863d0, C4<1>, C4<1>;
L_0x1c4be90 .functor XOR 1, L_0x1d89960, L_0x1d863d0, C4<0>, C4<0>;
L_0x1c4bf90 .functor AND 1, L_0x1c4be90, L_0x1d87a10, C4<1>, C4<1>;
L_0x1c4c050 .functor OR 1, L_0x1c4bf90, L_0x1c4ac90, C4<0>, C4<0>;
L_0x1c4c1b0 .functor XOR 1, L_0x1c4be90, L_0x1d87a10, C4<0>, C4<0>;
v0x1c4d000_0 .net "G", 0 0, L_0x1c4ac90;  1 drivers
v0x1c4d0e0_0 .net "P", 0 0, L_0x1c4be90;  1 drivers
v0x1c4d1a0_0 .net "PandCin", 0 0, L_0x1c4bf90;  1 drivers
v0x1c4d270_0 .net "a", 0 0, L_0x1d89960;  alias, 1 drivers
v0x1c4d330_0 .net "b", 0 0, L_0x1d863d0;  alias, 1 drivers
v0x1c4d440_0 .net "carryin", 0 0, L_0x1d87a10;  alias, 1 drivers
v0x1c4d500_0 .net "carryout", 0 0, L_0x1c4c050;  alias, 1 drivers
v0x1c4d5c0_0 .net "sum", 0 0, L_0x1c4c1b0;  alias, 1 drivers
S_0x1c4d720 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c4ca60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d888f0 .functor NOT 1, L_0x1d88960, C4<0>, C4<0>, C4<0>;
L_0x1d88a50 .functor NOT 1, L_0x1d88ac0, C4<0>, C4<0>, C4<0>;
L_0x1d88bb0 .functor NOT 1, L_0x1d88c20, C4<0>, C4<0>, C4<0>;
L_0x1d88d10 .functor AND 1, L_0x1d88bb0, L_0x1d88a50, L_0x1d888f0, L_0x1c4c1b0;
L_0x1d88f00 .functor AND 1, L_0x1d88bb0, L_0x1d88a50, L_0x1d88f70, L_0x1d88560;
L_0x1d89010 .functor AND 1, L_0x1d88bb0, L_0x1d89110, L_0x1d888f0, L_0x7fc9b75cd4a0;
L_0x1d89200 .functor AND 1, L_0x1d88bb0, L_0x1d89270, L_0x1d893a0, L_0x1d887e0;
L_0x1d89490 .functor AND 1, L_0x1d89620, L_0x1d88a50, L_0x1d888f0, L_0x1d88720;
L_0x1d89710/0/0 .functor OR 1, L_0x1d88d10, L_0x1d88f00, L_0x1d89010, L_0x1d89200;
L_0x1d89710/0/4 .functor OR 1, L_0x1d89490, C4<0>, C4<0>, C4<0>;
L_0x1d89710 .functor OR 1, L_0x1d89710/0/0, L_0x1d89710/0/4, C4<0>, C4<0>;
v0x1c4da00_0 .net *"_s1", 0 0, L_0x1d88960;  1 drivers
v0x1c4dae0_0 .net *"_s11", 0 0, L_0x1d89270;  1 drivers
v0x1c4dbc0_0 .net *"_s13", 0 0, L_0x1d893a0;  1 drivers
v0x1c4dc80_0 .net *"_s15", 0 0, L_0x1d89620;  1 drivers
v0x1c4dd60_0 .net *"_s3", 0 0, L_0x1d88ac0;  1 drivers
v0x1c4de90_0 .net *"_s5", 0 0, L_0x1d88c20;  1 drivers
v0x1c4df70_0 .net *"_s7", 0 0, L_0x1d88f70;  1 drivers
v0x1c4e050_0 .net *"_s9", 0 0, L_0x1d89110;  1 drivers
v0x1c4e130_0 .net "a0", 0 0, L_0x1c4c1b0;  alias, 1 drivers
v0x1c4e260_0 .net "a1", 0 0, L_0x1d88560;  alias, 1 drivers
v0x1c4e300_0 .net "a2", 0 0, L_0x7fc9b75cd4a0;  alias, 1 drivers
v0x1c4e3c0_0 .net "a3", 0 0, L_0x1d887e0;  alias, 1 drivers
v0x1c4e480_0 .net "a4", 0 0, L_0x1d88720;  alias, 1 drivers
v0x1c4e540_0 .net "addWire", 0 0, L_0x1d88d10;  1 drivers
v0x1c4e600_0 .net "nandWire", 0 0, L_0x1d89200;  1 drivers
v0x1c4e6c0_0 .net "norWire", 0 0, L_0x1d89490;  1 drivers
v0x1c4e780_0 .net "ns0", 0 0, L_0x1d888f0;  1 drivers
v0x1c4e930_0 .net "ns1", 0 0, L_0x1d88a50;  1 drivers
v0x1c4e9d0_0 .net "ns2", 0 0, L_0x1d88bb0;  1 drivers
v0x1c4ea70_0 .net "out", 0 0, L_0x1d89710;  alias, 1 drivers
v0x1c4eb10_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c4ebd0_0 .net "sltWire", 0 0, L_0x1d89010;  1 drivers
v0x1c4ec90_0 .net "xorWire", 0 0, L_0x1d88f00;  1 drivers
L_0x1d88960 .part v0x1bf2550_0, 0, 1;
L_0x1d88ac0 .part v0x1bf2550_0, 1, 1;
L_0x1d88c20 .part v0x1bf2550_0, 2, 1;
L_0x1d88f70 .part v0x1bf2550_0, 0, 1;
L_0x1d89110 .part v0x1bf2550_0, 1, 1;
L_0x1d89270 .part v0x1bf2550_0, 1, 1;
L_0x1d893a0 .part v0x1bf2550_0, 0, 1;
L_0x1d89620 .part v0x1bf2550_0, 2, 1;
S_0x1c4fb40 .scope generate, "genALUs[30]" "genALUs[30]" 4 127, 4 127 0, S_0x1bebb20;
 .timescale 0 0;
P_0x1c1c5a0 .param/l "bit" 0 4 127, +C4<011110>;
S_0x1c4ff10 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c4fb40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d87b40 .functor XOR 1, L_0x1d89aa0, v0x1bf2330_0, C4<0>, C4<0>;
L_0x1d8a0a0 .functor NOR 1, L_0x1d8b560, L_0x1d89aa0, C4<0>, C4<0>;
L_0x1d8a1a0 .functor XOR 1, L_0x1d8b560, L_0x1d89aa0, C4<0>, C4<0>;
L_0x1d8a260 .functor NAND 1, L_0x1d8b560, L_0x1d89aa0, C4<1>, C4<1>;
L_0x1d8a360 .functor XOR 1, v0x1bf2480_0, L_0x1d8a0a0, C4<0>, C4<0>;
L_0x1d8a420 .functor XOR 1, v0x1bf2480_0, L_0x1d8a260, C4<0>, C4<0>;
v0x1c52290_0 .net "a", 0 0, L_0x1d8b560;  1 drivers
v0x1c52380_0 .net "addSubtract", 0 0, L_0x1d8a030;  1 drivers
v0x1c52420_0 .net "b", 0 0, L_0x1d89aa0;  1 drivers
v0x1c524c0_0 .net "bOut", 0 0, L_0x1d87b40;  1 drivers
v0x1c52590_0 .net "carryin", 0 0, L_0x1d89b40;  1 drivers
v0x1c52680_0 .net "carryout", 0 0, L_0x1d89ed0;  1 drivers
v0x1c52750_0 .net "invertB", 0 0, v0x1bf2330_0;  alias, 1 drivers
v0x1c527f0_0 .net "invertOut", 0 0, v0x1bf2480_0;  alias, 1 drivers
v0x1c1f0b0_0 .net "muxindex", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c1f1e0_0 .net "nandOut", 0 0, L_0x1d8a420;  1 drivers
v0x1c1f350_0 .net "nandgate", 0 0, L_0x1d8a260;  1 drivers
v0x1c1f3f0_0 .net "norOut", 0 0, L_0x1d8a360;  1 drivers
v0x1c1f4c0_0 .net "norgate", 0 0, L_0x1d8a0a0;  1 drivers
v0x1c1f560_0 .net "result", 0 0, L_0x1d8b310;  1 drivers
L_0x7fc9b75cd4e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c1f630_0 .net "slt", 0 0, L_0x7fc9b75cd4e8;  1 drivers
v0x1c534b0_0 .net "xorgate", 0 0, L_0x1d8a1a0;  1 drivers
S_0x1c501c0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c4ff10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d87bb0 .functor AND 1, L_0x1d8b560, L_0x1d87b40, C4<1>, C4<1>;
L_0x1d89d60 .functor XOR 1, L_0x1d8b560, L_0x1d87b40, C4<0>, C4<0>;
L_0x1d89e60 .functor AND 1, L_0x1d89d60, L_0x1d89b40, C4<1>, C4<1>;
L_0x1d89ed0 .functor OR 1, L_0x1d89e60, L_0x1d87bb0, C4<0>, C4<0>;
L_0x1d8a030 .functor XOR 1, L_0x1d89d60, L_0x1d89b40, C4<0>, C4<0>;
v0x1c50460_0 .net "G", 0 0, L_0x1d87bb0;  1 drivers
v0x1c50540_0 .net "P", 0 0, L_0x1d89d60;  1 drivers
v0x1c50600_0 .net "PandCin", 0 0, L_0x1d89e60;  1 drivers
v0x1c506d0_0 .net "a", 0 0, L_0x1d8b560;  alias, 1 drivers
v0x1c50790_0 .net "b", 0 0, L_0x1d87b40;  alias, 1 drivers
v0x1c508a0_0 .net "carryin", 0 0, L_0x1d89b40;  alias, 1 drivers
v0x1c50960_0 .net "carryout", 0 0, L_0x1d89ed0;  alias, 1 drivers
v0x1c50a20_0 .net "sum", 0 0, L_0x1d8a030;  alias, 1 drivers
S_0x1c50b80 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c4ff10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d8a530 .functor NOT 1, L_0x1d8a5a0, C4<0>, C4<0>, C4<0>;
L_0x1d8a690 .functor NOT 1, L_0x1d8a700, C4<0>, C4<0>, C4<0>;
L_0x1d8a7f0 .functor NOT 1, L_0x1d8a860, C4<0>, C4<0>, C4<0>;
L_0x1d8a950 .functor AND 1, L_0x1d8a7f0, L_0x1d8a690, L_0x1d8a530, L_0x1d8a030;
L_0x1d8ab40 .functor AND 1, L_0x1d8a7f0, L_0x1d8a690, L_0x1d8abb0, L_0x1d8a1a0;
L_0x1d8ac50 .functor AND 1, L_0x1d8a7f0, L_0x1d8ad50, L_0x1d8a530, L_0x7fc9b75cd4e8;
L_0x1d8ae40 .functor AND 1, L_0x1d8a7f0, L_0x1d8aeb0, L_0x1d8afa0, L_0x1d8a420;
L_0x1d8b090 .functor AND 1, L_0x1d8b220, L_0x1d8a690, L_0x1d8a530, L_0x1d8a360;
L_0x1d8b310/0/0 .functor OR 1, L_0x1d8a950, L_0x1d8ab40, L_0x1d8ac50, L_0x1d8ae40;
L_0x1d8b310/0/4 .functor OR 1, L_0x1d8b090, C4<0>, C4<0>, C4<0>;
L_0x1d8b310 .functor OR 1, L_0x1d8b310/0/0, L_0x1d8b310/0/4, C4<0>, C4<0>;
v0x1c50e20_0 .net *"_s1", 0 0, L_0x1d8a5a0;  1 drivers
v0x1c50f00_0 .net *"_s11", 0 0, L_0x1d8aeb0;  1 drivers
v0x1c50fe0_0 .net *"_s13", 0 0, L_0x1d8afa0;  1 drivers
v0x1c510a0_0 .net *"_s15", 0 0, L_0x1d8b220;  1 drivers
v0x1c51180_0 .net *"_s3", 0 0, L_0x1d8a700;  1 drivers
v0x1c512b0_0 .net *"_s5", 0 0, L_0x1d8a860;  1 drivers
v0x1c51390_0 .net *"_s7", 0 0, L_0x1d8abb0;  1 drivers
v0x1c51470_0 .net *"_s9", 0 0, L_0x1d8ad50;  1 drivers
v0x1c51550_0 .net "a0", 0 0, L_0x1d8a030;  alias, 1 drivers
v0x1c51680_0 .net "a1", 0 0, L_0x1d8a1a0;  alias, 1 drivers
v0x1c51720_0 .net "a2", 0 0, L_0x7fc9b75cd4e8;  alias, 1 drivers
v0x1c517e0_0 .net "a3", 0 0, L_0x1d8a420;  alias, 1 drivers
v0x1c518a0_0 .net "a4", 0 0, L_0x1d8a360;  alias, 1 drivers
v0x1c51960_0 .net "addWire", 0 0, L_0x1d8a950;  1 drivers
v0x1c51a20_0 .net "nandWire", 0 0, L_0x1d8ae40;  1 drivers
v0x1c51ae0_0 .net "norWire", 0 0, L_0x1d8b090;  1 drivers
v0x1c51ba0_0 .net "ns0", 0 0, L_0x1d8a530;  1 drivers
v0x1c51d50_0 .net "ns1", 0 0, L_0x1d8a690;  1 drivers
v0x1c51df0_0 .net "ns2", 0 0, L_0x1d8a7f0;  1 drivers
v0x1c51e90_0 .net "out", 0 0, L_0x1d8b310;  alias, 1 drivers
v0x1c51f30_0 .net "select", 2 0, v0x1bf2550_0;  alias, 1 drivers
v0x1c51ff0_0 .net "sltWire", 0 0, L_0x1d8ac50;  1 drivers
v0x1c520b0_0 .net "xorWire", 0 0, L_0x1d8ab40;  1 drivers
L_0x1d8a5a0 .part v0x1bf2550_0, 0, 1;
L_0x1d8a700 .part v0x1bf2550_0, 1, 1;
L_0x1d8a860 .part v0x1bf2550_0, 2, 1;
L_0x1d8abb0 .part v0x1bf2550_0, 0, 1;
L_0x1d8ad50 .part v0x1bf2550_0, 1, 1;
L_0x1d8aeb0 .part v0x1bf2550_0, 1, 1;
L_0x1d8afa0 .part v0x1bf2550_0, 0, 1;
L_0x1d8b220 .part v0x1bf2550_0, 2, 1;
S_0x1c56820 .scope module, "pcBranch" "ALU" 3 279, 4 106 0, S_0x1bd6a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x1dcb930 .functor NOT 1, L_0x1daf7c0, C4<0>, C4<0>, C4<0>;
L_0x1cdc350 .functor NOT 1, L_0x1daf8b0, C4<0>, C4<0>, C4<0>;
L_0x1dcd320 .functor NOT 1, L_0x1dcd390, C4<0>, C4<0>, C4<0>;
L_0x1dcd510 .functor AND 1, L_0x1dcd320, L_0x1cdc350, L_0x1dcb930, C4<1>;
L_0x1dcdd70 .functor AND 1, L_0x1dcd320, L_0x1dcdde0, C4<1>, C4<1>;
L_0x1dcde80 .functor OR 1, L_0x1dcd510, L_0x1dcdd70, C4<0>, C4<0>;
L_0x1dcdf40 .functor XOR 1, L_0x1dcbab0, L_0x1dce040, C4<0>, C4<0>;
L_0x1dcda40 .functor AND 1, L_0x1dcdf40, L_0x1dcde80, C4<1>, C4<1>;
L_0x1dcdba0 .functor XOR 1, L_0x1dcda40, L_0x1dcbbc0, C4<0>, C4<0>;
L_0x1dcdca0/0/0 .functor OR 1, L_0x1dce530, L_0x1dce660, L_0x1dce0e0, L_0x1dce1d0;
L_0x1dcdca0/0/4 .functor OR 1, L_0x1dce2c0, L_0x1dceb70, L_0x1dce700, L_0x1dce7f0;
L_0x1dcdca0/0/8 .functor OR 1, L_0x1dce8e0, L_0x1dcef90, L_0x1dcec10, L_0x1dced00;
L_0x1dcdca0/0/12 .functor OR 1, L_0x1dcedf0, L_0x1dceee0, L_0x1dcea20, L_0x1dcf030;
L_0x1dcdca0/0/16 .functor OR 1, L_0x1dcf120, L_0x1dcf210, L_0x1dcf300, L_0x1dcf9b0;
L_0x1dcdca0/0/20 .functor OR 1, L_0x1dcf5e0, L_0x1dcf6d0, L_0x1dcf7c0, L_0x1dcf8b0;
L_0x1dcdca0/0/24 .functor OR 1, L_0x1dcfea0, L_0x1dcff90, L_0x1dcfaa0, L_0x1dcfb90;
L_0x1dcdca0/0/28 .functor OR 1, L_0x1dcfc80, L_0x1dcfd70, L_0x1dcf3a0, L_0x1dcf490;
L_0x1dcdca0/1/0 .functor OR 1, L_0x1dcdca0/0/0, L_0x1dcdca0/0/4, L_0x1dcdca0/0/8, L_0x1dcdca0/0/12;
L_0x1dcdca0/1/4 .functor OR 1, L_0x1dcdca0/0/16, L_0x1dcdca0/0/20, L_0x1dcdca0/0/24, L_0x1dcdca0/0/28;
L_0x1dcdca0 .functor NOR 1, L_0x1dcdca0/1/0, L_0x1dcdca0/1/4, C4<0>, C4<0>;
v0x1cde2b0_0 .net "Cout", 30 0, L_0x1dcb470;  1 drivers
v0x1cde3b0_0 .net *"_s231", 0 0, L_0x1daf7c0;  1 drivers
v0x1cde490_0 .net *"_s233", 0 0, L_0x1daf8b0;  1 drivers
v0x1cde580_0 .net *"_s235", 0 0, L_0x1dcd390;  1 drivers
v0x1cde660_0 .net *"_s237", 0 0, L_0x1dcdde0;  1 drivers
v0x1cde740_0 .net *"_s239", 0 0, L_0x1dce040;  1 drivers
v0x1cde820_0 .net *"_s241", 0 0, L_0x1dce530;  1 drivers
v0x1cde900_0 .net *"_s243", 0 0, L_0x1dce660;  1 drivers
v0x1cde9e0_0 .net *"_s245", 0 0, L_0x1dce0e0;  1 drivers
v0x1cdeb50_0 .net *"_s247", 0 0, L_0x1dce1d0;  1 drivers
v0x1cdec30_0 .net *"_s249", 0 0, L_0x1dce2c0;  1 drivers
v0x1cded10_0 .net *"_s251", 0 0, L_0x1dceb70;  1 drivers
v0x1cdedf0_0 .net *"_s253", 0 0, L_0x1dce700;  1 drivers
v0x1cdeed0_0 .net *"_s255", 0 0, L_0x1dce7f0;  1 drivers
v0x1cdefb0_0 .net *"_s257", 0 0, L_0x1dce8e0;  1 drivers
v0x1cdf090_0 .net *"_s259", 0 0, L_0x1dcef90;  1 drivers
v0x1cdf170_0 .net *"_s261", 0 0, L_0x1dcec10;  1 drivers
v0x1cdf320_0 .net *"_s263", 0 0, L_0x1dced00;  1 drivers
v0x1cdf3c0_0 .net *"_s265", 0 0, L_0x1dcedf0;  1 drivers
v0x1cdf4a0_0 .net *"_s267", 0 0, L_0x1dceee0;  1 drivers
v0x1cdf580_0 .net *"_s269", 0 0, L_0x1dcea20;  1 drivers
v0x1cdf660_0 .net *"_s271", 0 0, L_0x1dcf030;  1 drivers
v0x1cdf740_0 .net *"_s273", 0 0, L_0x1dcf120;  1 drivers
v0x1cdf820_0 .net *"_s275", 0 0, L_0x1dcf210;  1 drivers
v0x1cdf900_0 .net *"_s277", 0 0, L_0x1dcf300;  1 drivers
v0x1cdf9e0_0 .net *"_s279", 0 0, L_0x1dcf9b0;  1 drivers
v0x1cdfac0_0 .net *"_s281", 0 0, L_0x1dcf5e0;  1 drivers
v0x1cdfba0_0 .net *"_s283", 0 0, L_0x1dcf6d0;  1 drivers
v0x1cdfc80_0 .net *"_s285", 0 0, L_0x1dcf7c0;  1 drivers
v0x1cdfd60_0 .net *"_s287", 0 0, L_0x1dcf8b0;  1 drivers
v0x1cdfe40_0 .net *"_s289", 0 0, L_0x1dcfea0;  1 drivers
v0x1cdff20_0 .net *"_s291", 0 0, L_0x1dcff90;  1 drivers
v0x1ce0000_0 .net *"_s293", 0 0, L_0x1dcfaa0;  1 drivers
v0x1cdf250_0 .net *"_s295", 0 0, L_0x1dcfb90;  1 drivers
v0x1ce02d0_0 .net *"_s297", 0 0, L_0x1dcfc80;  1 drivers
v0x1ce03b0_0 .net *"_s299", 0 0, L_0x1dcfd70;  1 drivers
v0x1ce0490_0 .net *"_s301", 0 0, L_0x1dcf3a0;  1 drivers
v0x1ce0570_0 .net *"_s303", 0 0, L_0x1dcf490;  1 drivers
v0x1ce0650_0 .net "addMode", 0 0, L_0x1dcd510;  1 drivers
v0x1ce0710_0 .net "carryout", 0 0, L_0x1dcbab0;  1 drivers
L_0x7fc9b75cdec0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1ce07b0_0 .net "command", 2 0, L_0x7fc9b75cdec0;  1 drivers
v0x1ce0870_0 .net "invertB", 0 0, v0x1c5d080_0;  1 drivers
v0x1ce0910_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  1 drivers
v0x1ce09b0_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  1 drivers
v0x1ce0a50_0 .net "ncmd0", 0 0, L_0x1dcb930;  1 drivers
v0x1ce0b10_0 .net "ncmd1", 0 0, L_0x1cdc350;  1 drivers
v0x1ce0bd0_0 .net "ncmd2", 0 0, L_0x1dcd320;  1 drivers
v0x1ce0c90_0 .net "opOvf", 0 0, L_0x1dcde80;  1 drivers
v0x1ce0d50_0 .net "operandA", 31 0, L_0x1d03250;  alias, 1 drivers
v0x1ce0e30_0 .net "operandB", 31 0, L_0x1d8ee60;  alias, 1 drivers
v0x1ce0f40_0 .net "overflow", 0 0, L_0x1dcda40;  1 drivers
v0x1ce1000_0 .net "ovf_internal", 0 0, L_0x1dcdf40;  1 drivers
v0x1ce10c0_0 .net "result", 31 0, L_0x1dcd170;  alias, 1 drivers
v0x1ce1180_0 .net "set_in", 0 0, L_0x1dcdba0;  1 drivers
v0x1ce1270_0 .net "set_out", 0 0, L_0x1dcbbc0;  1 drivers
v0x1ce1310_0 .net "subSltMode", 0 0, L_0x1dcdd70;  1 drivers
v0x1ce13b0_0 .net "zero", 0 0, L_0x1dcdca0;  1 drivers
L_0x1d941a0 .part L_0x1d03250, 1, 1;
L_0x1d942d0 .part L_0x1d8ee60, 1, 1;
L_0x1d94370 .part L_0x1dcb470, 0, 1;
L_0x1d95e20 .part L_0x1d03250, 2, 1;
L_0x1d95ec0 .part L_0x1d8ee60, 2, 1;
L_0x1d95f60 .part L_0x1dcb470, 1, 1;
L_0x1d97ae0 .part L_0x1d03250, 3, 1;
L_0x1d97b80 .part L_0x1d8ee60, 3, 1;
L_0x1d97c70 .part L_0x1dcb470, 2, 1;
L_0x1d99760 .part L_0x1d03250, 4, 1;
L_0x1d99800 .part L_0x1d8ee60, 4, 1;
L_0x1d998a0 .part L_0x1dcb470, 3, 1;
L_0x1d9b430 .part L_0x1d03250, 5, 1;
L_0x1d9b5e0 .part L_0x1d8ee60, 5, 1;
L_0x1d9b680 .part L_0x1dcb470, 4, 1;
L_0x1d9d100 .part L_0x1d03250, 6, 1;
L_0x1d9d1a0 .part L_0x1d8ee60, 6, 1;
L_0x1d9d240 .part L_0x1dcb470, 5, 1;
L_0x1d9ea00 .part L_0x1d03250, 7, 1;
L_0x1d9eaa0 .part L_0x1d8ee60, 7, 1;
L_0x1d9d370 .part L_0x1dcb470, 6, 1;
L_0x1cdde60 .part L_0x1d03250, 8, 1;
L_0x1d9eb40 .part L_0x1d8ee60, 8, 1;
L_0x1cddfc0 .part L_0x1dcb470, 7, 1;
L_0x1da2b20 .part L_0x1d03250, 9, 1;
L_0x1da2bc0 .part L_0x1d8ee60, 9, 1;
L_0x1da1180 .part L_0x1dcb470, 8, 1;
L_0x1da47d0 .part L_0x1d03250, 10, 1;
L_0x1da2c60 .part L_0x1d8ee60, 10, 1;
L_0x1da4960 .part L_0x1dcb470, 9, 1;
L_0x1da6470 .part L_0x1d03250, 11, 1;
L_0x1da6510 .part L_0x1d8ee60, 11, 1;
L_0x1da4a90 .part L_0x1dcb470, 10, 1;
L_0x1da8110 .part L_0x1d03250, 12, 1;
L_0x1da65b0 .part L_0x1d8ee60, 12, 1;
L_0x1da82d0 .part L_0x1dcb470, 11, 1;
L_0x1da9db0 .part L_0x1d03250, 13, 1;
L_0x1d9b4d0 .part L_0x1d8ee60, 13, 1;
L_0x1da8400 .part L_0x1dcb470, 12, 1;
L_0x1dabb40 .part L_0x1d03250, 14, 1;
L_0x1daa060 .part L_0x1d8ee60, 14, 1;
L_0x1daa100 .part L_0x1dcb470, 13, 1;
L_0x1dad7f0 .part L_0x1d03250, 15, 1;
L_0x1dad890 .part L_0x1d8ee60, 15, 1;
L_0x1dabdc0 .part L_0x1dcb470, 14, 1;
L_0x1daf510 .part L_0x1d03250, 16, 1;
L_0x1dad930 .part L_0x1d8ee60, 16, 1;
L_0x1dad9d0 .part L_0x1dcb470, 15, 1;
L_0x1db12b0 .part L_0x1d03250, 17, 1;
L_0x1db1350 .part L_0x1d8ee60, 17, 1;
L_0x1daf9d0 .part L_0x1dcb470, 16, 1;
L_0x1db2f50 .part L_0x1d03250, 18, 1;
L_0x1db13f0 .part L_0x1d8ee60, 18, 1;
L_0x1db1490 .part L_0x1dcb470, 17, 1;
L_0x1db4c00 .part L_0x1d03250, 19, 1;
L_0x1db4ca0 .part L_0x1d8ee60, 19, 1;
L_0x1db3230 .part L_0x1dcb470, 18, 1;
L_0x1db68f0 .part L_0x1d03250, 20, 1;
L_0x1db4d40 .part L_0x1d8ee60, 20, 1;
L_0x1db4de0 .part L_0x1dcb470, 19, 1;
L_0x1db8580 .part L_0x1d03250, 21, 1;
L_0x1db8620 .part L_0x1d8ee60, 21, 1;
L_0x1db6990 .part L_0x1dcb470, 20, 1;
L_0x1dba200 .part L_0x1d03250, 22, 1;
L_0x1db86c0 .part L_0x1d8ee60, 22, 1;
L_0x1db8760 .part L_0x1dcb470, 21, 1;
L_0x1dbbec0 .part L_0x1d03250, 23, 1;
L_0x1dbbf60 .part L_0x1d8ee60, 23, 1;
L_0x1dba2a0 .part L_0x1dcb470, 22, 1;
L_0x1da04b0 .part L_0x1d03250, 24, 1;
L_0x1dbc000 .part L_0x1d8ee60, 24, 1;
L_0x1dbc0a0 .part L_0x1dcb470, 23, 1;
L_0x1dc0320 .part L_0x1d03250, 25, 1;
L_0x1dc03c0 .part L_0x1d8ee60, 25, 1;
L_0x1da0550 .part L_0x1dcb470, 24, 1;
L_0x1dc2050 .part L_0x1d03250, 26, 1;
L_0x1dc0460 .part L_0x1d8ee60, 26, 1;
L_0x1dc0500 .part L_0x1dcb470, 25, 1;
L_0x1dc3d00 .part L_0x1d03250, 27, 1;
L_0x1dc3da0 .part L_0x1d8ee60, 27, 1;
L_0x1d92450 .part L_0x1dcb470, 26, 1;
L_0x1dc5b30 .part L_0x1d03250, 28, 1;
L_0x1d921c0 .part L_0x1d8ee60, 28, 1;
L_0x1d92260 .part L_0x1dcb470, 27, 1;
L_0x1dc7ac0 .part L_0x1d03250, 29, 1;
L_0x1da9e50 .part L_0x1d8ee60, 29, 1;
L_0x1da9ef0 .part L_0x1dcb470, 28, 1;
L_0x1dc9870 .part L_0x1d03250, 30, 1;
L_0x1dc7f70 .part L_0x1d8ee60, 30, 1;
L_0x1dc8010 .part L_0x1dcb470, 29, 1;
LS_0x1dcb470_0_0 .concat8 [ 1 1 1 1], L_0x1dc9db0, L_0x1d92b10, L_0x1d94790, L_0x1d963d0;
LS_0x1dcb470_0_4 .concat8 [ 1 1 1 1], L_0x1d98090, L_0x1d99d20, L_0x1d9ba30, L_0x1d9d690;
LS_0x1dcb470_0_8 .concat8 [ 1 1 1 1], L_0x1d9ef70, L_0x1da1410, L_0x1da30c0, L_0x1da4da0;
LS_0x1dcb470_0_12 .concat8 [ 1 1 1 1], L_0x1da69f0, L_0x1da86a0, L_0x1daa470, L_0x1dac0e0;
LS_0x1dcb470_0_16 .concat8 [ 1 1 1 1], L_0x1dadd90, L_0x1dafc20, L_0x1db1830, L_0x1db34f0;
LS_0x1dcb470_0_20 .concat8 [ 1 1 1 1], L_0x1db51e0, L_0x1db6e70, L_0x1db8af0, L_0x1dba7b0;
LS_0x1dcb470_0_24 .concat8 [ 1 1 1 1], L_0x1dbc440, L_0x1dbc140, L_0x1dc08f0, L_0x1dc25f0;
LS_0x1dcb470_0_28 .concat8 [ 1 1 1 0], L_0x1dc21b0, L_0x1cd6db0, L_0x1dc8230;
LS_0x1dcb470_1_0 .concat8 [ 4 4 4 4], LS_0x1dcb470_0_0, LS_0x1dcb470_0_4, LS_0x1dcb470_0_8, LS_0x1dcb470_0_12;
LS_0x1dcb470_1_4 .concat8 [ 4 4 4 3], LS_0x1dcb470_0_16, LS_0x1dcb470_0_20, LS_0x1dcb470_0_24, LS_0x1dcb470_0_28;
L_0x1dcb470 .concat8 [ 16 15 0 0], LS_0x1dcb470_1_0, LS_0x1dcb470_1_4;
L_0x1dcb620 .part L_0x1d03250, 0, 1;
L_0x1dc9910 .part L_0x1d8ee60, 0, 1;
LS_0x1dcd170_0_0 .concat8 [ 1 1 1 1], L_0x1dcb220, L_0x1d93f50, L_0x1d95bd0, L_0x1d97890;
LS_0x1dcd170_0_4 .concat8 [ 1 1 1 1], L_0x1d99510, L_0x1d9b1e0, L_0x1d9ceb0, L_0x1d9e7b0;
LS_0x1dcd170_0_8 .concat8 [ 1 1 1 1], L_0x1cddc10, L_0x1da28d0, L_0x1da4580, L_0x1da6220;
LS_0x1dcd170_0_12 .concat8 [ 1 1 1 1], L_0x1da7ec0, L_0x1da9b60, L_0x1dab8f0, L_0x1dad5a0;
LS_0x1dcd170_0_16 .concat8 [ 1 1 1 1], L_0x1daf2c0, L_0x1db1060, L_0x1db2d00, L_0x1db49b0;
LS_0x1dcd170_0_20 .concat8 [ 1 1 1 1], L_0x1db66a0, L_0x1db8330, L_0x1db9fb0, L_0x1dbbc70;
LS_0x1dcd170_0_24 .concat8 [ 1 1 1 1], L_0x1da0260, L_0x1dc00d0, L_0x1dc1e00, L_0x1dc3ab0;
LS_0x1dcd170_0_28 .concat8 [ 1 1 1 1], L_0x1dc58e0, L_0x1dc7870, L_0x1dc9620, L_0x1dccf20;
LS_0x1dcd170_1_0 .concat8 [ 4 4 4 4], LS_0x1dcd170_0_0, LS_0x1dcd170_0_4, LS_0x1dcd170_0_8, LS_0x1dcd170_0_12;
LS_0x1dcd170_1_4 .concat8 [ 4 4 4 4], LS_0x1dcd170_0_16, LS_0x1dcd170_0_20, LS_0x1dcd170_0_24, LS_0x1dcd170_0_28;
L_0x1dcd170 .concat8 [ 16 16 0 0], LS_0x1dcd170_1_0, LS_0x1dcd170_1_4;
L_0x1dcb6c0 .part L_0x1d03250, 31, 1;
L_0x1dcb760 .part L_0x1d8ee60, 31, 1;
L_0x1dcb800 .part L_0x1dcb470, 30, 1;
L_0x1daf7c0 .part L_0x7fc9b75cdec0, 0, 1;
L_0x1daf8b0 .part L_0x7fc9b75cdec0, 1, 1;
L_0x1dcd390 .part L_0x7fc9b75cdec0, 2, 1;
L_0x1dcdde0 .part L_0x7fc9b75cdec0, 0, 1;
L_0x1dce040 .part L_0x1dcb470, 30, 1;
L_0x1dce530 .part L_0x1dcd170, 0, 1;
L_0x1dce660 .part L_0x1dcd170, 1, 1;
L_0x1dce0e0 .part L_0x1dcd170, 2, 1;
L_0x1dce1d0 .part L_0x1dcd170, 3, 1;
L_0x1dce2c0 .part L_0x1dcd170, 4, 1;
L_0x1dceb70 .part L_0x1dcd170, 5, 1;
L_0x1dce700 .part L_0x1dcd170, 6, 1;
L_0x1dce7f0 .part L_0x1dcd170, 7, 1;
L_0x1dce8e0 .part L_0x1dcd170, 8, 1;
L_0x1dcef90 .part L_0x1dcd170, 9, 1;
L_0x1dcec10 .part L_0x1dcd170, 10, 1;
L_0x1dced00 .part L_0x1dcd170, 11, 1;
L_0x1dcedf0 .part L_0x1dcd170, 12, 1;
L_0x1dceee0 .part L_0x1dcd170, 13, 1;
L_0x1dcea20 .part L_0x1dcd170, 14, 1;
L_0x1dcf030 .part L_0x1dcd170, 15, 1;
L_0x1dcf120 .part L_0x1dcd170, 16, 1;
L_0x1dcf210 .part L_0x1dcd170, 17, 1;
L_0x1dcf300 .part L_0x1dcd170, 18, 1;
L_0x1dcf9b0 .part L_0x1dcd170, 19, 1;
L_0x1dcf5e0 .part L_0x1dcd170, 20, 1;
L_0x1dcf6d0 .part L_0x1dcd170, 21, 1;
L_0x1dcf7c0 .part L_0x1dcd170, 22, 1;
L_0x1dcf8b0 .part L_0x1dcd170, 23, 1;
L_0x1dcfea0 .part L_0x1dcd170, 24, 1;
L_0x1dcff90 .part L_0x1dcd170, 25, 1;
L_0x1dcfaa0 .part L_0x1dcd170, 26, 1;
L_0x1dcfb90 .part L_0x1dcd170, 27, 1;
L_0x1dcfc80 .part L_0x1dcd170, 28, 1;
L_0x1dcfd70 .part L_0x1dcd170, 29, 1;
L_0x1dcf3a0 .part L_0x1dcd170, 30, 1;
L_0x1dcf490 .part L_0x1dcd170, 31, 1;
S_0x1c56aa0 .scope module, "aluOneBit0" "ALU_slice" 4 122, 4 26 0, S_0x1c56820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1dc8140 .functor XOR 1, L_0x1dc9910, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1dc9f80 .functor NOR 1, L_0x1dcb620, L_0x1dc9910, C4<0>, C4<0>;
L_0x1dca080 .functor XOR 1, L_0x1dcb620, L_0x1dc9910, C4<0>, C4<0>;
L_0x1dca140 .functor NAND 1, L_0x1dcb620, L_0x1dc9910, C4<1>, C4<1>;
L_0x1dca240 .functor XOR 1, v0x1c5d1d0_0, L_0x1dc9f80, C4<0>, C4<0>;
L_0x1dca300 .functor XOR 1, v0x1c5d1d0_0, L_0x1dca140, C4<0>, C4<0>;
v0x1c58ec0_0 .net "a", 0 0, L_0x1dcb620;  1 drivers
v0x1c58fb0_0 .net "addSubtract", 0 0, L_0x1dc9f10;  1 drivers
v0x1c59050_0 .net "b", 0 0, L_0x1dc9910;  1 drivers
v0x1c590f0_0 .net "bOut", 0 0, L_0x1dc8140;  1 drivers
v0x1c591c0_0 .net "carryin", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1c592b0_0 .net "carryout", 0 0, L_0x1dc9db0;  1 drivers
v0x1c59380_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1c59470_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1c59510_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1c59640_0 .net "nandOut", 0 0, L_0x1dca300;  1 drivers
v0x1c59710_0 .net "nandgate", 0 0, L_0x1dca140;  1 drivers
v0x1c597b0_0 .net "norOut", 0 0, L_0x1dca240;  1 drivers
v0x1c59880_0 .net "norgate", 0 0, L_0x1dc9f80;  1 drivers
v0x1c59920_0 .net "result", 0 0, L_0x1dcb220;  1 drivers
v0x1c599f0_0 .net "slt", 0 0, L_0x1dcdba0;  alias, 1 drivers
v0x1c59a90_0 .net "xorgate", 0 0, L_0x1dca080;  1 drivers
S_0x1c56dc0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c56aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1dc81b0 .functor AND 1, L_0x1dcb620, L_0x1dc8140, C4<1>, C4<1>;
L_0x1dc9c40 .functor XOR 1, L_0x1dcb620, L_0x1dc8140, C4<0>, C4<0>;
L_0x1dc9d40 .functor AND 1, L_0x1dc9c40, v0x1c5d080_0, C4<1>, C4<1>;
L_0x1dc9db0 .functor OR 1, L_0x1dc9d40, L_0x1dc81b0, C4<0>, C4<0>;
L_0x1dc9f10 .functor XOR 1, L_0x1dc9c40, v0x1c5d080_0, C4<0>, C4<0>;
v0x1c57030_0 .net "G", 0 0, L_0x1dc81b0;  1 drivers
v0x1c57110_0 .net "P", 0 0, L_0x1dc9c40;  1 drivers
v0x1c571d0_0 .net "PandCin", 0 0, L_0x1dc9d40;  1 drivers
v0x1c572a0_0 .net "a", 0 0, L_0x1dcb620;  alias, 1 drivers
v0x1c57360_0 .net "b", 0 0, L_0x1dc8140;  alias, 1 drivers
v0x1c57470_0 .net "carryin", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1c57530_0 .net "carryout", 0 0, L_0x1dc9db0;  alias, 1 drivers
v0x1c575f0_0 .net "sum", 0 0, L_0x1dc9f10;  alias, 1 drivers
S_0x1c57750 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c56aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1dca410 .functor NOT 1, L_0x1dca480, C4<0>, C4<0>, C4<0>;
L_0x1dca570 .functor NOT 1, L_0x1dca5e0, C4<0>, C4<0>, C4<0>;
L_0x1dca6d0 .functor NOT 1, L_0x1dca740, C4<0>, C4<0>, C4<0>;
L_0x1dca830 .functor AND 1, L_0x1dca6d0, L_0x1dca570, L_0x1dca410, L_0x1dc9f10;
L_0x1dcaa20 .functor AND 1, L_0x1dca6d0, L_0x1dca570, L_0x1dcaa90, L_0x1dca080;
L_0x1dcab30 .functor AND 1, L_0x1dca6d0, L_0x1dcac70, L_0x1dca410, L_0x1dcdba0;
L_0x1dcad10 .functor AND 1, L_0x1dca6d0, L_0x1dcad80, L_0x1dcaeb0, L_0x1dca300;
L_0x1dcafa0 .functor AND 1, L_0x1dcb130, L_0x1dca570, L_0x1dca410, L_0x1dca240;
L_0x1dcb220/0/0 .functor OR 1, L_0x1dca830, L_0x1dcaa20, L_0x1dcab30, L_0x1dcad10;
L_0x1dcb220/0/4 .functor OR 1, L_0x1dcafa0, C4<0>, C4<0>, C4<0>;
L_0x1dcb220 .functor OR 1, L_0x1dcb220/0/0, L_0x1dcb220/0/4, C4<0>, C4<0>;
v0x1c57a30_0 .net *"_s1", 0 0, L_0x1dca480;  1 drivers
v0x1c57b10_0 .net *"_s11", 0 0, L_0x1dcad80;  1 drivers
v0x1c57bf0_0 .net *"_s13", 0 0, L_0x1dcaeb0;  1 drivers
v0x1c57cb0_0 .net *"_s15", 0 0, L_0x1dcb130;  1 drivers
v0x1c57d90_0 .net *"_s3", 0 0, L_0x1dca5e0;  1 drivers
v0x1c57ec0_0 .net *"_s5", 0 0, L_0x1dca740;  1 drivers
v0x1c57fa0_0 .net *"_s7", 0 0, L_0x1dcaa90;  1 drivers
v0x1c58080_0 .net *"_s9", 0 0, L_0x1dcac70;  1 drivers
v0x1c58160_0 .net "a0", 0 0, L_0x1dc9f10;  alias, 1 drivers
v0x1c58290_0 .net "a1", 0 0, L_0x1dca080;  alias, 1 drivers
v0x1c58330_0 .net "a2", 0 0, L_0x1dcdba0;  alias, 1 drivers
v0x1c583f0_0 .net "a3", 0 0, L_0x1dca300;  alias, 1 drivers
v0x1c584b0_0 .net "a4", 0 0, L_0x1dca240;  alias, 1 drivers
v0x1c58570_0 .net "addWire", 0 0, L_0x1dca830;  1 drivers
v0x1c58630_0 .net "nandWire", 0 0, L_0x1dcad10;  1 drivers
v0x1c586f0_0 .net "norWire", 0 0, L_0x1dcafa0;  1 drivers
v0x1c587b0_0 .net "ns0", 0 0, L_0x1dca410;  1 drivers
v0x1c58960_0 .net "ns1", 0 0, L_0x1dca570;  1 drivers
v0x1c58a00_0 .net "ns2", 0 0, L_0x1dca6d0;  1 drivers
v0x1c58aa0_0 .net "out", 0 0, L_0x1dcb220;  alias, 1 drivers
v0x1c58b40_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1c58c20_0 .net "sltWire", 0 0, L_0x1dcab30;  1 drivers
v0x1c58ce0_0 .net "xorWire", 0 0, L_0x1dcaa20;  1 drivers
L_0x1dca480 .part v0x1c5d2a0_0, 0, 1;
L_0x1dca5e0 .part v0x1c5d2a0_0, 1, 1;
L_0x1dca740 .part v0x1c5d2a0_0, 2, 1;
L_0x1dcaa90 .part v0x1c5d2a0_0, 0, 1;
L_0x1dcac70 .part v0x1c5d2a0_0, 1, 1;
L_0x1dcad80 .part v0x1c5d2a0_0, 1, 1;
L_0x1dcaeb0 .part v0x1c5d2a0_0, 0, 1;
L_0x1dcb130 .part v0x1c5d2a0_0, 2, 1;
S_0x1c59be0 .scope module, "aluOneBit31" "ALU_slice_MSB" 4 133, 4 54 0, S_0x1c56820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "set"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 1 "slt"
    .port_info 7 /INPUT 1 "invertB"
    .port_info 8 /INPUT 1 "invertOut"
    .port_info 9 /INPUT 3 "muxindex"
L_0x1dc99b0 .functor XOR 1, L_0x1dcb760, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1dcbcc0 .functor NOR 1, L_0x1dcb6c0, L_0x1dcb760, C4<0>, C4<0>;
L_0x1dcbdc0 .functor XOR 1, L_0x1dcb6c0, L_0x1dcb760, C4<0>, C4<0>;
L_0x1dcbe30 .functor NAND 1, L_0x1dcb6c0, L_0x1dcb760, C4<1>, C4<1>;
L_0x1dcbf30 .functor XOR 1, v0x1c5d1d0_0, L_0x1dcbcc0, C4<0>, C4<0>;
L_0x1dcbff0 .functor XOR 1, v0x1c5d1d0_0, L_0x1dcbe30, C4<0>, C4<0>;
v0x1c5bf90_0 .net "a", 0 0, L_0x1dcb6c0;  1 drivers
v0x1c5c050_0 .net "b", 0 0, L_0x1dcb760;  1 drivers
v0x1c5c0f0_0 .net "bOut", 0 0, L_0x1dc99b0;  1 drivers
v0x1c5c1f0_0 .net "carryin", 0 0, L_0x1dcb800;  1 drivers
v0x1c5c2c0_0 .net "carryout", 0 0, L_0x1dcbab0;  alias, 1 drivers
v0x1c5c3b0_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1c5c450_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1c5c520_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1c5c5c0_0 .net "nandOut", 0 0, L_0x1dcbff0;  1 drivers
v0x1c5c720_0 .net "nandgate", 0 0, L_0x1dcbe30;  1 drivers
v0x1c5c7c0_0 .net "norOut", 0 0, L_0x1dcbf30;  1 drivers
v0x1c5c890_0 .net "norgate", 0 0, L_0x1dcbcc0;  1 drivers
v0x1c5c930_0 .net "result", 0 0, L_0x1dccf20;  1 drivers
v0x1c5ca00_0 .net "set", 0 0, L_0x1dcbbc0;  alias, 1 drivers
L_0x7fc9b75cde78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c5caa0_0 .net "slt", 0 0, L_0x7fc9b75cde78;  1 drivers
v0x1c5cb40_0 .net "xorgate", 0 0, L_0x1dcbdc0;  1 drivers
S_0x1c59ee0 .scope module, "adder" "structuralFullAdder" 4 71, 5 8 0, S_0x1c59be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1dc9a70 .functor AND 1, L_0x1dcb6c0, L_0x1dc99b0, C4<1>, C4<1>;
L_0x1dc9b30 .functor XOR 1, L_0x1dcb6c0, L_0x1dc99b0, C4<0>, C4<0>;
L_0x1dcba40 .functor AND 1, L_0x1dc9b30, L_0x1dcb800, C4<1>, C4<1>;
L_0x1dcbab0 .functor OR 1, L_0x1dcba40, L_0x1dc9a70, C4<0>, C4<0>;
L_0x1dcbbc0 .functor XOR 1, L_0x1dc9b30, L_0x1dcb800, C4<0>, C4<0>;
v0x1c5a160_0 .net "G", 0 0, L_0x1dc9a70;  1 drivers
v0x1c5a240_0 .net "P", 0 0, L_0x1dc9b30;  1 drivers
v0x1c5a300_0 .net "PandCin", 0 0, L_0x1dcba40;  1 drivers
v0x1c5a3d0_0 .net "a", 0 0, L_0x1dcb6c0;  alias, 1 drivers
v0x1c5a490_0 .net "b", 0 0, L_0x1dc99b0;  alias, 1 drivers
v0x1c5a5a0_0 .net "carryin", 0 0, L_0x1dcb800;  alias, 1 drivers
v0x1c5a660_0 .net "carryout", 0 0, L_0x1dcbab0;  alias, 1 drivers
v0x1c5a720_0 .net "sum", 0 0, L_0x1dcbbc0;  alias, 1 drivers
S_0x1c5a880 .scope module, "mux" "multiplexer" 4 79, 4 154 0, S_0x1c59be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1dcc100 .functor NOT 1, L_0x1dcc170, C4<0>, C4<0>, C4<0>;
L_0x1dcc260 .functor NOT 1, L_0x1dcc2d0, C4<0>, C4<0>, C4<0>;
L_0x1dcc3c0 .functor NOT 1, L_0x1dcc430, C4<0>, C4<0>, C4<0>;
L_0x1dcc520 .functor AND 1, L_0x1dcc3c0, L_0x1dcc260, L_0x1dcc100, L_0x1dcbbc0;
L_0x1dcc680 .functor AND 1, L_0x1dcc3c0, L_0x1dcc260, L_0x1dcc6f0, L_0x1dcbdc0;
L_0x1dcc7e0 .functor AND 1, L_0x1dcc3c0, L_0x1dcc920, L_0x1dcc100, L_0x7fc9b75cde78;
L_0x1dcca10 .functor AND 1, L_0x1dcc3c0, L_0x1dcca80, L_0x1dccbb0, L_0x1dcbff0;
L_0x1dccca0 .functor AND 1, L_0x1dcce30, L_0x1dcc260, L_0x1dcc100, L_0x1dcbf30;
L_0x1dccf20/0/0 .functor OR 1, L_0x1dcc520, L_0x1dcc680, L_0x1dcc7e0, L_0x1dcca10;
L_0x1dccf20/0/4 .functor OR 1, L_0x1dccca0, C4<0>, C4<0>, C4<0>;
L_0x1dccf20 .functor OR 1, L_0x1dccf20/0/0, L_0x1dccf20/0/4, C4<0>, C4<0>;
v0x1c5ab20_0 .net *"_s1", 0 0, L_0x1dcc170;  1 drivers
v0x1c5ac00_0 .net *"_s11", 0 0, L_0x1dcca80;  1 drivers
v0x1c5ace0_0 .net *"_s13", 0 0, L_0x1dccbb0;  1 drivers
v0x1c5ada0_0 .net *"_s15", 0 0, L_0x1dcce30;  1 drivers
v0x1c5ae80_0 .net *"_s3", 0 0, L_0x1dcc2d0;  1 drivers
v0x1c5afb0_0 .net *"_s5", 0 0, L_0x1dcc430;  1 drivers
v0x1c5b090_0 .net *"_s7", 0 0, L_0x1dcc6f0;  1 drivers
v0x1c5b170_0 .net *"_s9", 0 0, L_0x1dcc920;  1 drivers
v0x1c5b250_0 .net "a0", 0 0, L_0x1dcbbc0;  alias, 1 drivers
v0x1c5b380_0 .net "a1", 0 0, L_0x1dcbdc0;  alias, 1 drivers
v0x1c5b420_0 .net "a2", 0 0, L_0x7fc9b75cde78;  alias, 1 drivers
v0x1c5b4e0_0 .net "a3", 0 0, L_0x1dcbff0;  alias, 1 drivers
v0x1c5b5a0_0 .net "a4", 0 0, L_0x1dcbf30;  alias, 1 drivers
v0x1c5b660_0 .net "addWire", 0 0, L_0x1dcc520;  1 drivers
v0x1c5b720_0 .net "nandWire", 0 0, L_0x1dcca10;  1 drivers
v0x1c5b7e0_0 .net "norWire", 0 0, L_0x1dccca0;  1 drivers
v0x1c5b8a0_0 .net "ns0", 0 0, L_0x1dcc100;  1 drivers
v0x1c5ba50_0 .net "ns1", 0 0, L_0x1dcc260;  1 drivers
v0x1c5baf0_0 .net "ns2", 0 0, L_0x1dcc3c0;  1 drivers
v0x1c5bb90_0 .net "out", 0 0, L_0x1dccf20;  alias, 1 drivers
v0x1c5bc30_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1c5bcf0_0 .net "sltWire", 0 0, L_0x1dcc7e0;  1 drivers
v0x1c5bdb0_0 .net "xorWire", 0 0, L_0x1dcc680;  1 drivers
L_0x1dcc170 .part v0x1c5d2a0_0, 0, 1;
L_0x1dcc2d0 .part v0x1c5d2a0_0, 1, 1;
L_0x1dcc430 .part v0x1c5d2a0_0, 2, 1;
L_0x1dcc6f0 .part v0x1c5d2a0_0, 0, 1;
L_0x1dcc920 .part v0x1c5d2a0_0, 1, 1;
L_0x1dcca80 .part v0x1c5d2a0_0, 1, 1;
L_0x1dccbb0 .part v0x1c5d2a0_0, 0, 1;
L_0x1dcce30 .part v0x1c5d2a0_0, 2, 1;
S_0x1c5ccc0 .scope module, "control" "ALUcontrolLUT" 4 120, 4 83 0, S_0x1c56820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "muxindex"
    .port_info 1 /OUTPUT 1 "invertB"
    .port_info 2 /OUTPUT 1 "invertOut"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x1c5cf80_0 .net "ALUcommand", 2 0, L_0x7fc9b75cdec0;  alias, 1 drivers
v0x1c5d080_0 .var "invertB", 0 0;
v0x1c5d1d0_0 .var "invertOut", 0 0;
v0x1c5d2a0_0 .var "muxindex", 2 0;
E_0x1c57940 .event edge, v0x1c5cf80_0;
S_0x1c5d430 .scope generate, "genALUs[1]" "genALUs[1]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1c5d5f0 .param/l "bit" 0 4 127, +C4<01>;
S_0x1c5d6b0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c5d430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d91f90 .functor XOR 1, L_0x1d942d0, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1d92ce0 .functor NOR 1, L_0x1d941a0, L_0x1d942d0, C4<0>, C4<0>;
L_0x1d92de0 .functor XOR 1, L_0x1d941a0, L_0x1d942d0, C4<0>, C4<0>;
L_0x1d92ea0 .functor NAND 1, L_0x1d941a0, L_0x1d942d0, C4<1>, C4<1>;
L_0x1d92fa0 .functor XOR 1, v0x1c5d1d0_0, L_0x1d92ce0, C4<0>, C4<0>;
L_0x1d93060 .functor XOR 1, v0x1c5d1d0_0, L_0x1d92ea0, C4<0>, C4<0>;
v0x1c5fa90_0 .net "a", 0 0, L_0x1d941a0;  1 drivers
v0x1c5fb80_0 .net "addSubtract", 0 0, L_0x1d92c70;  1 drivers
v0x1c5fc20_0 .net "b", 0 0, L_0x1d942d0;  1 drivers
v0x1c5fcc0_0 .net "bOut", 0 0, L_0x1d91f90;  1 drivers
v0x1c5fd90_0 .net "carryin", 0 0, L_0x1d94370;  1 drivers
v0x1c5fe80_0 .net "carryout", 0 0, L_0x1d92b10;  1 drivers
v0x1c5ff50_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1c5fff0_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1c60090_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1c601c0_0 .net "nandOut", 0 0, L_0x1d93060;  1 drivers
v0x1c60290_0 .net "nandgate", 0 0, L_0x1d92ea0;  1 drivers
v0x1c60330_0 .net "norOut", 0 0, L_0x1d92fa0;  1 drivers
v0x1c60400_0 .net "norgate", 0 0, L_0x1d92ce0;  1 drivers
v0x1c604a0_0 .net "result", 0 0, L_0x1d93f50;  1 drivers
L_0x7fc9b75cd608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c60570_0 .net "slt", 0 0, L_0x7fc9b75cd608;  1 drivers
v0x1c60610_0 .net "xorgate", 0 0, L_0x1d92de0;  1 drivers
S_0x1c5d9b0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c5d6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d92050 .functor AND 1, L_0x1d941a0, L_0x1d91f90, C4<1>, C4<1>;
L_0x1d92110 .functor XOR 1, L_0x1d941a0, L_0x1d91f90, C4<0>, C4<0>;
L_0x1d92aa0 .functor AND 1, L_0x1d92110, L_0x1d94370, C4<1>, C4<1>;
L_0x1d92b10 .functor OR 1, L_0x1d92aa0, L_0x1d92050, C4<0>, C4<0>;
L_0x1d92c70 .functor XOR 1, L_0x1d92110, L_0x1d94370, C4<0>, C4<0>;
v0x1c5dc20_0 .net "G", 0 0, L_0x1d92050;  1 drivers
v0x1c5dd00_0 .net "P", 0 0, L_0x1d92110;  1 drivers
v0x1c5ddc0_0 .net "PandCin", 0 0, L_0x1d92aa0;  1 drivers
v0x1c5de90_0 .net "a", 0 0, L_0x1d941a0;  alias, 1 drivers
v0x1c5df50_0 .net "b", 0 0, L_0x1d91f90;  alias, 1 drivers
v0x1c5e060_0 .net "carryin", 0 0, L_0x1d94370;  alias, 1 drivers
v0x1c5e120_0 .net "carryout", 0 0, L_0x1d92b10;  alias, 1 drivers
v0x1c5e1e0_0 .net "sum", 0 0, L_0x1d92c70;  alias, 1 drivers
S_0x1c5e340 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c5d6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d93170 .functor NOT 1, L_0x1d931e0, C4<0>, C4<0>, C4<0>;
L_0x1d932d0 .functor NOT 1, L_0x1d93340, C4<0>, C4<0>, C4<0>;
L_0x1d93430 .functor NOT 1, L_0x1d934a0, C4<0>, C4<0>, C4<0>;
L_0x1d93590 .functor AND 1, L_0x1d93430, L_0x1d932d0, L_0x1d93170, L_0x1d92c70;
L_0x1d93780 .functor AND 1, L_0x1d93430, L_0x1d932d0, L_0x1d937f0, L_0x1d92de0;
L_0x1d93890 .functor AND 1, L_0x1d93430, L_0x1d93990, L_0x1d93170, L_0x7fc9b75cd608;
L_0x1d93a80 .functor AND 1, L_0x1d93430, L_0x1d93af0, L_0x1d93be0, L_0x1d93060;
L_0x1d93cd0 .functor AND 1, L_0x1d93e60, L_0x1d932d0, L_0x1d93170, L_0x1d92fa0;
L_0x1d93f50/0/0 .functor OR 1, L_0x1d93590, L_0x1d93780, L_0x1d93890, L_0x1d93a80;
L_0x1d93f50/0/4 .functor OR 1, L_0x1d93cd0, C4<0>, C4<0>, C4<0>;
L_0x1d93f50 .functor OR 1, L_0x1d93f50/0/0, L_0x1d93f50/0/4, C4<0>, C4<0>;
v0x1c5e620_0 .net *"_s1", 0 0, L_0x1d931e0;  1 drivers
v0x1c5e700_0 .net *"_s11", 0 0, L_0x1d93af0;  1 drivers
v0x1c5e7e0_0 .net *"_s13", 0 0, L_0x1d93be0;  1 drivers
v0x1c5e8a0_0 .net *"_s15", 0 0, L_0x1d93e60;  1 drivers
v0x1c5e980_0 .net *"_s3", 0 0, L_0x1d93340;  1 drivers
v0x1c5eab0_0 .net *"_s5", 0 0, L_0x1d934a0;  1 drivers
v0x1c5eb90_0 .net *"_s7", 0 0, L_0x1d937f0;  1 drivers
v0x1c5ec70_0 .net *"_s9", 0 0, L_0x1d93990;  1 drivers
v0x1c5ed50_0 .net "a0", 0 0, L_0x1d92c70;  alias, 1 drivers
v0x1c5ee80_0 .net "a1", 0 0, L_0x1d92de0;  alias, 1 drivers
v0x1c5ef20_0 .net "a2", 0 0, L_0x7fc9b75cd608;  alias, 1 drivers
v0x1c5efe0_0 .net "a3", 0 0, L_0x1d93060;  alias, 1 drivers
v0x1c5f0a0_0 .net "a4", 0 0, L_0x1d92fa0;  alias, 1 drivers
v0x1c5f160_0 .net "addWire", 0 0, L_0x1d93590;  1 drivers
v0x1c5f220_0 .net "nandWire", 0 0, L_0x1d93a80;  1 drivers
v0x1c5f2e0_0 .net "norWire", 0 0, L_0x1d93cd0;  1 drivers
v0x1c5f3a0_0 .net "ns0", 0 0, L_0x1d93170;  1 drivers
v0x1c5f550_0 .net "ns1", 0 0, L_0x1d932d0;  1 drivers
v0x1c5f5f0_0 .net "ns2", 0 0, L_0x1d93430;  1 drivers
v0x1c5f690_0 .net "out", 0 0, L_0x1d93f50;  alias, 1 drivers
v0x1c5f730_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1c5f7f0_0 .net "sltWire", 0 0, L_0x1d93890;  1 drivers
v0x1c5f8b0_0 .net "xorWire", 0 0, L_0x1d93780;  1 drivers
L_0x1d931e0 .part v0x1c5d2a0_0, 0, 1;
L_0x1d93340 .part v0x1c5d2a0_0, 1, 1;
L_0x1d934a0 .part v0x1c5d2a0_0, 2, 1;
L_0x1d937f0 .part v0x1c5d2a0_0, 0, 1;
L_0x1d93990 .part v0x1c5d2a0_0, 1, 1;
L_0x1d93af0 .part v0x1c5d2a0_0, 1, 1;
L_0x1d93be0 .part v0x1c5d2a0_0, 0, 1;
L_0x1d93e60 .part v0x1c5d2a0_0, 2, 1;
S_0x1c60760 .scope generate, "genALUs[2]" "genALUs[2]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1c60970 .param/l "bit" 0 4 127, +C4<010>;
S_0x1c60a30 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c60760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d944a0 .functor XOR 1, L_0x1d95ec0, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1d94960 .functor NOR 1, L_0x1d95e20, L_0x1d95ec0, C4<0>, C4<0>;
L_0x1d94a60 .functor XOR 1, L_0x1d95e20, L_0x1d95ec0, C4<0>, C4<0>;
L_0x1d94b20 .functor NAND 1, L_0x1d95e20, L_0x1d95ec0, C4<1>, C4<1>;
L_0x1d94c20 .functor XOR 1, v0x1c5d1d0_0, L_0x1d94960, C4<0>, C4<0>;
L_0x1d94ce0 .functor XOR 1, v0x1c5d1d0_0, L_0x1d94b20, C4<0>, C4<0>;
v0x1c62dd0_0 .net "a", 0 0, L_0x1d95e20;  1 drivers
v0x1c62ec0_0 .net "addSubtract", 0 0, L_0x1d948f0;  1 drivers
v0x1c62f60_0 .net "b", 0 0, L_0x1d95ec0;  1 drivers
v0x1c63000_0 .net "bOut", 0 0, L_0x1d944a0;  1 drivers
v0x1c630d0_0 .net "carryin", 0 0, L_0x1d95f60;  1 drivers
v0x1c631c0_0 .net "carryout", 0 0, L_0x1d94790;  1 drivers
v0x1c63290_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1c63330_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1c63460_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1c636a0_0 .net "nandOut", 0 0, L_0x1d94ce0;  1 drivers
v0x1c63740_0 .net "nandgate", 0 0, L_0x1d94b20;  1 drivers
v0x1c637e0_0 .net "norOut", 0 0, L_0x1d94c20;  1 drivers
v0x1c63880_0 .net "norgate", 0 0, L_0x1d94960;  1 drivers
v0x1c63920_0 .net "result", 0 0, L_0x1d95bd0;  1 drivers
L_0x7fc9b75cd650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c639c0_0 .net "slt", 0 0, L_0x7fc9b75cd650;  1 drivers
v0x1c63a60_0 .net "xorgate", 0 0, L_0x1d94a60;  1 drivers
S_0x1c60d30 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c60a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d94510 .functor AND 1, L_0x1d95e20, L_0x1d944a0, C4<1>, C4<1>;
L_0x1d945d0 .functor XOR 1, L_0x1d95e20, L_0x1d944a0, C4<0>, C4<0>;
L_0x1d946d0 .functor AND 1, L_0x1d945d0, L_0x1d95f60, C4<1>, C4<1>;
L_0x1d94790 .functor OR 1, L_0x1d946d0, L_0x1d94510, C4<0>, C4<0>;
L_0x1d948f0 .functor XOR 1, L_0x1d945d0, L_0x1d95f60, C4<0>, C4<0>;
v0x1c60fa0_0 .net "G", 0 0, L_0x1d94510;  1 drivers
v0x1c61080_0 .net "P", 0 0, L_0x1d945d0;  1 drivers
v0x1c61140_0 .net "PandCin", 0 0, L_0x1d946d0;  1 drivers
v0x1c61210_0 .net "a", 0 0, L_0x1d95e20;  alias, 1 drivers
v0x1c612d0_0 .net "b", 0 0, L_0x1d944a0;  alias, 1 drivers
v0x1c613e0_0 .net "carryin", 0 0, L_0x1d95f60;  alias, 1 drivers
v0x1c614a0_0 .net "carryout", 0 0, L_0x1d94790;  alias, 1 drivers
v0x1c61560_0 .net "sum", 0 0, L_0x1d948f0;  alias, 1 drivers
S_0x1c616c0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c60a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d94df0 .functor NOT 1, L_0x1d94e60, C4<0>, C4<0>, C4<0>;
L_0x1d94f50 .functor NOT 1, L_0x1d94fc0, C4<0>, C4<0>, C4<0>;
L_0x1d950b0 .functor NOT 1, L_0x1d95120, C4<0>, C4<0>, C4<0>;
L_0x1d95210 .functor AND 1, L_0x1d950b0, L_0x1d94f50, L_0x1d94df0, L_0x1d948f0;
L_0x1d95400 .functor AND 1, L_0x1d950b0, L_0x1d94f50, L_0x1d95470, L_0x1d94a60;
L_0x1d95510 .functor AND 1, L_0x1d950b0, L_0x1d95610, L_0x1d94df0, L_0x7fc9b75cd650;
L_0x1d95700 .functor AND 1, L_0x1d950b0, L_0x1d95770, L_0x1d95860, L_0x1d94ce0;
L_0x1d95950 .functor AND 1, L_0x1d95ae0, L_0x1d94f50, L_0x1d94df0, L_0x1d94c20;
L_0x1d95bd0/0/0 .functor OR 1, L_0x1d95210, L_0x1d95400, L_0x1d95510, L_0x1d95700;
L_0x1d95bd0/0/4 .functor OR 1, L_0x1d95950, C4<0>, C4<0>, C4<0>;
L_0x1d95bd0 .functor OR 1, L_0x1d95bd0/0/0, L_0x1d95bd0/0/4, C4<0>, C4<0>;
v0x1c61960_0 .net *"_s1", 0 0, L_0x1d94e60;  1 drivers
v0x1c61a40_0 .net *"_s11", 0 0, L_0x1d95770;  1 drivers
v0x1c61b20_0 .net *"_s13", 0 0, L_0x1d95860;  1 drivers
v0x1c61be0_0 .net *"_s15", 0 0, L_0x1d95ae0;  1 drivers
v0x1c61cc0_0 .net *"_s3", 0 0, L_0x1d94fc0;  1 drivers
v0x1c61df0_0 .net *"_s5", 0 0, L_0x1d95120;  1 drivers
v0x1c61ed0_0 .net *"_s7", 0 0, L_0x1d95470;  1 drivers
v0x1c61fb0_0 .net *"_s9", 0 0, L_0x1d95610;  1 drivers
v0x1c62090_0 .net "a0", 0 0, L_0x1d948f0;  alias, 1 drivers
v0x1c621c0_0 .net "a1", 0 0, L_0x1d94a60;  alias, 1 drivers
v0x1c62260_0 .net "a2", 0 0, L_0x7fc9b75cd650;  alias, 1 drivers
v0x1c62320_0 .net "a3", 0 0, L_0x1d94ce0;  alias, 1 drivers
v0x1c623e0_0 .net "a4", 0 0, L_0x1d94c20;  alias, 1 drivers
v0x1c624a0_0 .net "addWire", 0 0, L_0x1d95210;  1 drivers
v0x1c62560_0 .net "nandWire", 0 0, L_0x1d95700;  1 drivers
v0x1c62620_0 .net "norWire", 0 0, L_0x1d95950;  1 drivers
v0x1c626e0_0 .net "ns0", 0 0, L_0x1d94df0;  1 drivers
v0x1c62890_0 .net "ns1", 0 0, L_0x1d94f50;  1 drivers
v0x1c62930_0 .net "ns2", 0 0, L_0x1d950b0;  1 drivers
v0x1c629d0_0 .net "out", 0 0, L_0x1d95bd0;  alias, 1 drivers
v0x1c62a70_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1c62b30_0 .net "sltWire", 0 0, L_0x1d95510;  1 drivers
v0x1c62bf0_0 .net "xorWire", 0 0, L_0x1d95400;  1 drivers
L_0x1d94e60 .part v0x1c5d2a0_0, 0, 1;
L_0x1d94fc0 .part v0x1c5d2a0_0, 1, 1;
L_0x1d95120 .part v0x1c5d2a0_0, 2, 1;
L_0x1d95470 .part v0x1c5d2a0_0, 0, 1;
L_0x1d95610 .part v0x1c5d2a0_0, 1, 1;
L_0x1d95770 .part v0x1c5d2a0_0, 1, 1;
L_0x1d95860 .part v0x1c5d2a0_0, 0, 1;
L_0x1d95ae0 .part v0x1c5d2a0_0, 2, 1;
S_0x1c63bb0 .scope generate, "genALUs[3]" "genALUs[3]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1c59420 .param/l "bit" 0 4 127, +C4<011>;
S_0x1c63de0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c63bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d96090 .functor XOR 1, L_0x1d97b80, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1d965a0 .functor NOR 1, L_0x1d97ae0, L_0x1d97b80, C4<0>, C4<0>;
L_0x1d966a0 .functor XOR 1, L_0x1d97ae0, L_0x1d97b80, C4<0>, C4<0>;
L_0x1d96760 .functor NAND 1, L_0x1d97ae0, L_0x1d97b80, C4<1>, C4<1>;
L_0x1d96860 .functor XOR 1, v0x1c5d1d0_0, L_0x1d965a0, C4<0>, C4<0>;
L_0x1d96920 .functor XOR 1, v0x1c5d1d0_0, L_0x1d96760, C4<0>, C4<0>;
v0x1c661b0_0 .net "a", 0 0, L_0x1d97ae0;  1 drivers
v0x1c662a0_0 .net "addSubtract", 0 0, L_0x1d96530;  1 drivers
v0x1c66340_0 .net "b", 0 0, L_0x1d97b80;  1 drivers
v0x1c663e0_0 .net "bOut", 0 0, L_0x1d96090;  1 drivers
v0x1c664b0_0 .net "carryin", 0 0, L_0x1d97c70;  1 drivers
v0x1c665a0_0 .net "carryout", 0 0, L_0x1d963d0;  1 drivers
v0x1c66670_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1c66710_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1c667b0_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1c668e0_0 .net "nandOut", 0 0, L_0x1d96920;  1 drivers
v0x1c669b0_0 .net "nandgate", 0 0, L_0x1d96760;  1 drivers
v0x1c66a50_0 .net "norOut", 0 0, L_0x1d96860;  1 drivers
v0x1c66b20_0 .net "norgate", 0 0, L_0x1d965a0;  1 drivers
v0x1c66bc0_0 .net "result", 0 0, L_0x1d97890;  1 drivers
L_0x7fc9b75cd698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c66c90_0 .net "slt", 0 0, L_0x7fc9b75cd698;  1 drivers
v0x1c66d30_0 .net "xorgate", 0 0, L_0x1d966a0;  1 drivers
S_0x1c640e0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c63de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d96150 .functor AND 1, L_0x1d97ae0, L_0x1d96090, C4<1>, C4<1>;
L_0x1d96210 .functor XOR 1, L_0x1d97ae0, L_0x1d96090, C4<0>, C4<0>;
L_0x1d96310 .functor AND 1, L_0x1d96210, L_0x1d97c70, C4<1>, C4<1>;
L_0x1d963d0 .functor OR 1, L_0x1d96310, L_0x1d96150, C4<0>, C4<0>;
L_0x1d96530 .functor XOR 1, L_0x1d96210, L_0x1d97c70, C4<0>, C4<0>;
v0x1c64380_0 .net "G", 0 0, L_0x1d96150;  1 drivers
v0x1c64460_0 .net "P", 0 0, L_0x1d96210;  1 drivers
v0x1c64520_0 .net "PandCin", 0 0, L_0x1d96310;  1 drivers
v0x1c645f0_0 .net "a", 0 0, L_0x1d97ae0;  alias, 1 drivers
v0x1c646b0_0 .net "b", 0 0, L_0x1d96090;  alias, 1 drivers
v0x1c647c0_0 .net "carryin", 0 0, L_0x1d97c70;  alias, 1 drivers
v0x1c64880_0 .net "carryout", 0 0, L_0x1d963d0;  alias, 1 drivers
v0x1c64940_0 .net "sum", 0 0, L_0x1d96530;  alias, 1 drivers
S_0x1c64aa0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c63de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d96a30 .functor NOT 1, L_0x1d96aa0, C4<0>, C4<0>, C4<0>;
L_0x1d96b90 .functor NOT 1, L_0x1d96c00, C4<0>, C4<0>, C4<0>;
L_0x1d96cf0 .functor NOT 1, L_0x1d96d60, C4<0>, C4<0>, C4<0>;
L_0x1d96e50 .functor AND 1, L_0x1d96cf0, L_0x1d96b90, L_0x1d96a30, L_0x1d96530;
L_0x1d97040 .functor AND 1, L_0x1d96cf0, L_0x1d96b90, L_0x1d970b0, L_0x1d966a0;
L_0x1d97150 .functor AND 1, L_0x1d96cf0, L_0x1d97290, L_0x1d96a30, L_0x7fc9b75cd698;
L_0x1d97380 .functor AND 1, L_0x1d96cf0, L_0x1d973f0, L_0x1d97520, L_0x1d96920;
L_0x1d97610 .functor AND 1, L_0x1d977a0, L_0x1d96b90, L_0x1d96a30, L_0x1d96860;
L_0x1d97890/0/0 .functor OR 1, L_0x1d96e50, L_0x1d97040, L_0x1d97150, L_0x1d97380;
L_0x1d97890/0/4 .functor OR 1, L_0x1d97610, C4<0>, C4<0>, C4<0>;
L_0x1d97890 .functor OR 1, L_0x1d97890/0/0, L_0x1d97890/0/4, C4<0>, C4<0>;
v0x1c64d40_0 .net *"_s1", 0 0, L_0x1d96aa0;  1 drivers
v0x1c64e20_0 .net *"_s11", 0 0, L_0x1d973f0;  1 drivers
v0x1c64f00_0 .net *"_s13", 0 0, L_0x1d97520;  1 drivers
v0x1c64fc0_0 .net *"_s15", 0 0, L_0x1d977a0;  1 drivers
v0x1c650a0_0 .net *"_s3", 0 0, L_0x1d96c00;  1 drivers
v0x1c651d0_0 .net *"_s5", 0 0, L_0x1d96d60;  1 drivers
v0x1c652b0_0 .net *"_s7", 0 0, L_0x1d970b0;  1 drivers
v0x1c65390_0 .net *"_s9", 0 0, L_0x1d97290;  1 drivers
v0x1c65470_0 .net "a0", 0 0, L_0x1d96530;  alias, 1 drivers
v0x1c655a0_0 .net "a1", 0 0, L_0x1d966a0;  alias, 1 drivers
v0x1c65640_0 .net "a2", 0 0, L_0x7fc9b75cd698;  alias, 1 drivers
v0x1c65700_0 .net "a3", 0 0, L_0x1d96920;  alias, 1 drivers
v0x1c657c0_0 .net "a4", 0 0, L_0x1d96860;  alias, 1 drivers
v0x1c65880_0 .net "addWire", 0 0, L_0x1d96e50;  1 drivers
v0x1c65940_0 .net "nandWire", 0 0, L_0x1d97380;  1 drivers
v0x1c65a00_0 .net "norWire", 0 0, L_0x1d97610;  1 drivers
v0x1c65ac0_0 .net "ns0", 0 0, L_0x1d96a30;  1 drivers
v0x1c65c70_0 .net "ns1", 0 0, L_0x1d96b90;  1 drivers
v0x1c65d10_0 .net "ns2", 0 0, L_0x1d96cf0;  1 drivers
v0x1c65db0_0 .net "out", 0 0, L_0x1d97890;  alias, 1 drivers
v0x1c65e50_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1c65f10_0 .net "sltWire", 0 0, L_0x1d97150;  1 drivers
v0x1c65fd0_0 .net "xorWire", 0 0, L_0x1d97040;  1 drivers
L_0x1d96aa0 .part v0x1c5d2a0_0, 0, 1;
L_0x1d96c00 .part v0x1c5d2a0_0, 1, 1;
L_0x1d96d60 .part v0x1c5d2a0_0, 2, 1;
L_0x1d970b0 .part v0x1c5d2a0_0, 0, 1;
L_0x1d97290 .part v0x1c5d2a0_0, 1, 1;
L_0x1d973f0 .part v0x1c5d2a0_0, 1, 1;
L_0x1d97520 .part v0x1c5d2a0_0, 0, 1;
L_0x1d977a0 .part v0x1c5d2a0_0, 2, 1;
S_0x1c66e80 .scope generate, "genALUs[4]" "genALUs[4]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1c67040 .param/l "bit" 0 4 127, +C4<0100>;
S_0x1c67100 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c66e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d97da0 .functor XOR 1, L_0x1d99800, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1d98260 .functor NOR 1, L_0x1d99760, L_0x1d99800, C4<0>, C4<0>;
L_0x1d98360 .functor XOR 1, L_0x1d99760, L_0x1d99800, C4<0>, C4<0>;
L_0x1d98420 .functor NAND 1, L_0x1d99760, L_0x1d99800, C4<1>, C4<1>;
L_0x1d98520 .functor XOR 1, v0x1c5d1d0_0, L_0x1d98260, C4<0>, C4<0>;
L_0x1d985e0 .functor XOR 1, v0x1c5d1d0_0, L_0x1d98420, C4<0>, C4<0>;
v0x1c694d0_0 .net "a", 0 0, L_0x1d99760;  1 drivers
v0x1c695c0_0 .net "addSubtract", 0 0, L_0x1d981f0;  1 drivers
v0x1c69660_0 .net "b", 0 0, L_0x1d99800;  1 drivers
v0x1c69700_0 .net "bOut", 0 0, L_0x1d97da0;  1 drivers
v0x1c697d0_0 .net "carryin", 0 0, L_0x1d998a0;  1 drivers
v0x1c698c0_0 .net "carryout", 0 0, L_0x1d98090;  1 drivers
v0x1c69990_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1c69b40_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1c69be0_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1c69c80_0 .net "nandOut", 0 0, L_0x1d985e0;  1 drivers
v0x1c69d50_0 .net "nandgate", 0 0, L_0x1d98420;  1 drivers
v0x1c69df0_0 .net "norOut", 0 0, L_0x1d98520;  1 drivers
v0x1c69ec0_0 .net "norgate", 0 0, L_0x1d98260;  1 drivers
v0x1c69f60_0 .net "result", 0 0, L_0x1d99510;  1 drivers
L_0x7fc9b75cd6e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c6a030_0 .net "slt", 0 0, L_0x7fc9b75cd6e0;  1 drivers
v0x1c6a0d0_0 .net "xorgate", 0 0, L_0x1d98360;  1 drivers
S_0x1c67400 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c67100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d97e10 .functor AND 1, L_0x1d99760, L_0x1d97da0, C4<1>, C4<1>;
L_0x1d97ed0 .functor XOR 1, L_0x1d99760, L_0x1d97da0, C4<0>, C4<0>;
L_0x1d97fd0 .functor AND 1, L_0x1d97ed0, L_0x1d998a0, C4<1>, C4<1>;
L_0x1d98090 .functor OR 1, L_0x1d97fd0, L_0x1d97e10, C4<0>, C4<0>;
L_0x1d981f0 .functor XOR 1, L_0x1d97ed0, L_0x1d998a0, C4<0>, C4<0>;
v0x1c676a0_0 .net "G", 0 0, L_0x1d97e10;  1 drivers
v0x1c67780_0 .net "P", 0 0, L_0x1d97ed0;  1 drivers
v0x1c67840_0 .net "PandCin", 0 0, L_0x1d97fd0;  1 drivers
v0x1c67910_0 .net "a", 0 0, L_0x1d99760;  alias, 1 drivers
v0x1c679d0_0 .net "b", 0 0, L_0x1d97da0;  alias, 1 drivers
v0x1c67ae0_0 .net "carryin", 0 0, L_0x1d998a0;  alias, 1 drivers
v0x1c67ba0_0 .net "carryout", 0 0, L_0x1d98090;  alias, 1 drivers
v0x1c67c60_0 .net "sum", 0 0, L_0x1d981f0;  alias, 1 drivers
S_0x1c67dc0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c67100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d986f0 .functor NOT 1, L_0x1d98760, C4<0>, C4<0>, C4<0>;
L_0x1d98850 .functor NOT 1, L_0x1d988c0, C4<0>, C4<0>, C4<0>;
L_0x1d989b0 .functor NOT 1, L_0x1d98a20, C4<0>, C4<0>, C4<0>;
L_0x1d98b10 .functor AND 1, L_0x1d989b0, L_0x1d98850, L_0x1d986f0, L_0x1d981f0;
L_0x1d98d00 .functor AND 1, L_0x1d989b0, L_0x1d98850, L_0x1d98d70, L_0x1d98360;
L_0x1d98e10 .functor AND 1, L_0x1d989b0, L_0x1d98f10, L_0x1d986f0, L_0x7fc9b75cd6e0;
L_0x1d99000 .functor AND 1, L_0x1d989b0, L_0x1d99070, L_0x1d991a0, L_0x1d985e0;
L_0x1d99290 .functor AND 1, L_0x1d99420, L_0x1d98850, L_0x1d986f0, L_0x1d98520;
L_0x1d99510/0/0 .functor OR 1, L_0x1d98b10, L_0x1d98d00, L_0x1d98e10, L_0x1d99000;
L_0x1d99510/0/4 .functor OR 1, L_0x1d99290, C4<0>, C4<0>, C4<0>;
L_0x1d99510 .functor OR 1, L_0x1d99510/0/0, L_0x1d99510/0/4, C4<0>, C4<0>;
v0x1c68060_0 .net *"_s1", 0 0, L_0x1d98760;  1 drivers
v0x1c68140_0 .net *"_s11", 0 0, L_0x1d99070;  1 drivers
v0x1c68220_0 .net *"_s13", 0 0, L_0x1d991a0;  1 drivers
v0x1c682e0_0 .net *"_s15", 0 0, L_0x1d99420;  1 drivers
v0x1c683c0_0 .net *"_s3", 0 0, L_0x1d988c0;  1 drivers
v0x1c684f0_0 .net *"_s5", 0 0, L_0x1d98a20;  1 drivers
v0x1c685d0_0 .net *"_s7", 0 0, L_0x1d98d70;  1 drivers
v0x1c686b0_0 .net *"_s9", 0 0, L_0x1d98f10;  1 drivers
v0x1c68790_0 .net "a0", 0 0, L_0x1d981f0;  alias, 1 drivers
v0x1c688c0_0 .net "a1", 0 0, L_0x1d98360;  alias, 1 drivers
v0x1c68960_0 .net "a2", 0 0, L_0x7fc9b75cd6e0;  alias, 1 drivers
v0x1c68a20_0 .net "a3", 0 0, L_0x1d985e0;  alias, 1 drivers
v0x1c68ae0_0 .net "a4", 0 0, L_0x1d98520;  alias, 1 drivers
v0x1c68ba0_0 .net "addWire", 0 0, L_0x1d98b10;  1 drivers
v0x1c68c60_0 .net "nandWire", 0 0, L_0x1d99000;  1 drivers
v0x1c68d20_0 .net "norWire", 0 0, L_0x1d99290;  1 drivers
v0x1c68de0_0 .net "ns0", 0 0, L_0x1d986f0;  1 drivers
v0x1c68f90_0 .net "ns1", 0 0, L_0x1d98850;  1 drivers
v0x1c69030_0 .net "ns2", 0 0, L_0x1d989b0;  1 drivers
v0x1c690d0_0 .net "out", 0 0, L_0x1d99510;  alias, 1 drivers
v0x1c69170_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1c69230_0 .net "sltWire", 0 0, L_0x1d98e10;  1 drivers
v0x1c692f0_0 .net "xorWire", 0 0, L_0x1d98d00;  1 drivers
L_0x1d98760 .part v0x1c5d2a0_0, 0, 1;
L_0x1d988c0 .part v0x1c5d2a0_0, 1, 1;
L_0x1d98a20 .part v0x1c5d2a0_0, 2, 1;
L_0x1d98d70 .part v0x1c5d2a0_0, 0, 1;
L_0x1d98f10 .part v0x1c5d2a0_0, 1, 1;
L_0x1d99070 .part v0x1c5d2a0_0, 1, 1;
L_0x1d991a0 .part v0x1c5d2a0_0, 0, 1;
L_0x1d99420 .part v0x1c5d2a0_0, 2, 1;
S_0x1c6a220 .scope generate, "genALUs[5]" "genALUs[5]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1c6a3e0 .param/l "bit" 0 4 127, +C4<0101>;
S_0x1c6a4a0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c6a220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d99ad0 .functor XOR 1, L_0x1d9b5e0, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1d99ef0 .functor NOR 1, L_0x1d9b430, L_0x1d9b5e0, C4<0>, C4<0>;
L_0x1d99ff0 .functor XOR 1, L_0x1d9b430, L_0x1d9b5e0, C4<0>, C4<0>;
L_0x1d9a0b0 .functor NAND 1, L_0x1d9b430, L_0x1d9b5e0, C4<1>, C4<1>;
L_0x1d9a1b0 .functor XOR 1, v0x1c5d1d0_0, L_0x1d99ef0, C4<0>, C4<0>;
L_0x1d9a270 .functor XOR 1, v0x1c5d1d0_0, L_0x1d9a0b0, C4<0>, C4<0>;
v0x1c6c870_0 .net "a", 0 0, L_0x1d9b430;  1 drivers
v0x1c6c960_0 .net "addSubtract", 0 0, L_0x1d99e80;  1 drivers
v0x1c6ca00_0 .net "b", 0 0, L_0x1d9b5e0;  1 drivers
v0x1c6caa0_0 .net "bOut", 0 0, L_0x1d99ad0;  1 drivers
v0x1c6cb70_0 .net "carryin", 0 0, L_0x1d9b680;  1 drivers
v0x1c6cc60_0 .net "carryout", 0 0, L_0x1d99d20;  1 drivers
v0x1c6cd30_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1c6cdd0_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1c6ce70_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1c6cfa0_0 .net "nandOut", 0 0, L_0x1d9a270;  1 drivers
v0x1c6d070_0 .net "nandgate", 0 0, L_0x1d9a0b0;  1 drivers
v0x1c6d110_0 .net "norOut", 0 0, L_0x1d9a1b0;  1 drivers
v0x1c6d1e0_0 .net "norgate", 0 0, L_0x1d99ef0;  1 drivers
v0x1c6d280_0 .net "result", 0 0, L_0x1d9b1e0;  1 drivers
L_0x7fc9b75cd728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c6d350_0 .net "slt", 0 0, L_0x7fc9b75cd728;  1 drivers
v0x1c6d3f0_0 .net "xorgate", 0 0, L_0x1d99ff0;  1 drivers
S_0x1c6a7a0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c6a4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d99b40 .functor AND 1, L_0x1d9b430, L_0x1d99ad0, C4<1>, C4<1>;
L_0x1d99bb0 .functor XOR 1, L_0x1d9b430, L_0x1d99ad0, C4<0>, C4<0>;
L_0x1d99cb0 .functor AND 1, L_0x1d99bb0, L_0x1d9b680, C4<1>, C4<1>;
L_0x1d99d20 .functor OR 1, L_0x1d99cb0, L_0x1d99b40, C4<0>, C4<0>;
L_0x1d99e80 .functor XOR 1, L_0x1d99bb0, L_0x1d9b680, C4<0>, C4<0>;
v0x1c6aa40_0 .net "G", 0 0, L_0x1d99b40;  1 drivers
v0x1c6ab20_0 .net "P", 0 0, L_0x1d99bb0;  1 drivers
v0x1c6abe0_0 .net "PandCin", 0 0, L_0x1d99cb0;  1 drivers
v0x1c6acb0_0 .net "a", 0 0, L_0x1d9b430;  alias, 1 drivers
v0x1c6ad70_0 .net "b", 0 0, L_0x1d99ad0;  alias, 1 drivers
v0x1c6ae80_0 .net "carryin", 0 0, L_0x1d9b680;  alias, 1 drivers
v0x1c6af40_0 .net "carryout", 0 0, L_0x1d99d20;  alias, 1 drivers
v0x1c6b000_0 .net "sum", 0 0, L_0x1d99e80;  alias, 1 drivers
S_0x1c6b160 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c6a4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d9a380 .functor NOT 1, L_0x1d9a3f0, C4<0>, C4<0>, C4<0>;
L_0x1d9a4e0 .functor NOT 1, L_0x1d9a550, C4<0>, C4<0>, C4<0>;
L_0x1d9a640 .functor NOT 1, L_0x1d9a6b0, C4<0>, C4<0>, C4<0>;
L_0x1d9a7a0 .functor AND 1, L_0x1d9a640, L_0x1d9a4e0, L_0x1d9a380, L_0x1d99e80;
L_0x1d9a990 .functor AND 1, L_0x1d9a640, L_0x1d9a4e0, L_0x1d9aa00, L_0x1d99ff0;
L_0x1d9aaa0 .functor AND 1, L_0x1d9a640, L_0x1d9abe0, L_0x1d9a380, L_0x7fc9b75cd728;
L_0x1d9acd0 .functor AND 1, L_0x1d9a640, L_0x1d9ad40, L_0x1d9ae70, L_0x1d9a270;
L_0x1d9af60 .functor AND 1, L_0x1d9b0f0, L_0x1d9a4e0, L_0x1d9a380, L_0x1d9a1b0;
L_0x1d9b1e0/0/0 .functor OR 1, L_0x1d9a7a0, L_0x1d9a990, L_0x1d9aaa0, L_0x1d9acd0;
L_0x1d9b1e0/0/4 .functor OR 1, L_0x1d9af60, C4<0>, C4<0>, C4<0>;
L_0x1d9b1e0 .functor OR 1, L_0x1d9b1e0/0/0, L_0x1d9b1e0/0/4, C4<0>, C4<0>;
v0x1c6b400_0 .net *"_s1", 0 0, L_0x1d9a3f0;  1 drivers
v0x1c6b4e0_0 .net *"_s11", 0 0, L_0x1d9ad40;  1 drivers
v0x1c6b5c0_0 .net *"_s13", 0 0, L_0x1d9ae70;  1 drivers
v0x1c6b680_0 .net *"_s15", 0 0, L_0x1d9b0f0;  1 drivers
v0x1c6b760_0 .net *"_s3", 0 0, L_0x1d9a550;  1 drivers
v0x1c6b890_0 .net *"_s5", 0 0, L_0x1d9a6b0;  1 drivers
v0x1c6b970_0 .net *"_s7", 0 0, L_0x1d9aa00;  1 drivers
v0x1c6ba50_0 .net *"_s9", 0 0, L_0x1d9abe0;  1 drivers
v0x1c6bb30_0 .net "a0", 0 0, L_0x1d99e80;  alias, 1 drivers
v0x1c6bc60_0 .net "a1", 0 0, L_0x1d99ff0;  alias, 1 drivers
v0x1c6bd00_0 .net "a2", 0 0, L_0x7fc9b75cd728;  alias, 1 drivers
v0x1c6bdc0_0 .net "a3", 0 0, L_0x1d9a270;  alias, 1 drivers
v0x1c6be80_0 .net "a4", 0 0, L_0x1d9a1b0;  alias, 1 drivers
v0x1c6bf40_0 .net "addWire", 0 0, L_0x1d9a7a0;  1 drivers
v0x1c6c000_0 .net "nandWire", 0 0, L_0x1d9acd0;  1 drivers
v0x1c6c0c0_0 .net "norWire", 0 0, L_0x1d9af60;  1 drivers
v0x1c6c180_0 .net "ns0", 0 0, L_0x1d9a380;  1 drivers
v0x1c6c330_0 .net "ns1", 0 0, L_0x1d9a4e0;  1 drivers
v0x1c6c3d0_0 .net "ns2", 0 0, L_0x1d9a640;  1 drivers
v0x1c6c470_0 .net "out", 0 0, L_0x1d9b1e0;  alias, 1 drivers
v0x1c6c510_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1c6c5d0_0 .net "sltWire", 0 0, L_0x1d9aaa0;  1 drivers
v0x1c6c690_0 .net "xorWire", 0 0, L_0x1d9a990;  1 drivers
L_0x1d9a3f0 .part v0x1c5d2a0_0, 0, 1;
L_0x1d9a550 .part v0x1c5d2a0_0, 1, 1;
L_0x1d9a6b0 .part v0x1c5d2a0_0, 2, 1;
L_0x1d9aa00 .part v0x1c5d2a0_0, 0, 1;
L_0x1d9abe0 .part v0x1c5d2a0_0, 1, 1;
L_0x1d9ad40 .part v0x1c5d2a0_0, 1, 1;
L_0x1d9ae70 .part v0x1c5d2a0_0, 0, 1;
L_0x1d9b0f0 .part v0x1c5d2a0_0, 2, 1;
S_0x1c6d540 .scope generate, "genALUs[6]" "genALUs[6]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1c60920 .param/l "bit" 0 4 127, +C4<0110>;
S_0x1c6d800 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c6d540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d99a60 .functor XOR 1, L_0x1d9d1a0, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1d9bc00 .functor NOR 1, L_0x1d9d100, L_0x1d9d1a0, C4<0>, C4<0>;
L_0x1d9bd00 .functor XOR 1, L_0x1d9d100, L_0x1d9d1a0, C4<0>, C4<0>;
L_0x1d9bdc0 .functor NAND 1, L_0x1d9d100, L_0x1d9d1a0, C4<1>, C4<1>;
L_0x1d9bec0 .functor XOR 1, v0x1c5d1d0_0, L_0x1d9bc00, C4<0>, C4<0>;
L_0x1d9bf80 .functor XOR 1, v0x1c5d1d0_0, L_0x1d9bdc0, C4<0>, C4<0>;
v0x1c6fbd0_0 .net "a", 0 0, L_0x1d9d100;  1 drivers
v0x1c6fcc0_0 .net "addSubtract", 0 0, L_0x1d9bb90;  1 drivers
v0x1c6fd60_0 .net "b", 0 0, L_0x1d9d1a0;  1 drivers
v0x1c6fe00_0 .net "bOut", 0 0, L_0x1d99a60;  1 drivers
v0x1c6fed0_0 .net "carryin", 0 0, L_0x1d9d240;  1 drivers
v0x1c6ffc0_0 .net "carryout", 0 0, L_0x1d9ba30;  1 drivers
v0x1c70090_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1c70130_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1c702e0_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1c63590_0 .net "nandOut", 0 0, L_0x1d9bf80;  1 drivers
v0x1c70590_0 .net "nandgate", 0 0, L_0x1d9bdc0;  1 drivers
v0x1c70630_0 .net "norOut", 0 0, L_0x1d9bec0;  1 drivers
v0x1c706d0_0 .net "norgate", 0 0, L_0x1d9bc00;  1 drivers
v0x1c70770_0 .net "result", 0 0, L_0x1d9ceb0;  1 drivers
L_0x7fc9b75cd770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c70840_0 .net "slt", 0 0, L_0x7fc9b75cd770;  1 drivers
v0x1c708e0_0 .net "xorgate", 0 0, L_0x1d9bd00;  1 drivers
S_0x1c6db00 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c6d800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d9b7b0 .functor AND 1, L_0x1d9d100, L_0x1d99a60, C4<1>, C4<1>;
L_0x1d9b870 .functor XOR 1, L_0x1d9d100, L_0x1d99a60, C4<0>, C4<0>;
L_0x1d9b970 .functor AND 1, L_0x1d9b870, L_0x1d9d240, C4<1>, C4<1>;
L_0x1d9ba30 .functor OR 1, L_0x1d9b970, L_0x1d9b7b0, C4<0>, C4<0>;
L_0x1d9bb90 .functor XOR 1, L_0x1d9b870, L_0x1d9d240, C4<0>, C4<0>;
v0x1c6dda0_0 .net "G", 0 0, L_0x1d9b7b0;  1 drivers
v0x1c6de80_0 .net "P", 0 0, L_0x1d9b870;  1 drivers
v0x1c6df40_0 .net "PandCin", 0 0, L_0x1d9b970;  1 drivers
v0x1c6e010_0 .net "a", 0 0, L_0x1d9d100;  alias, 1 drivers
v0x1c6e0d0_0 .net "b", 0 0, L_0x1d99a60;  alias, 1 drivers
v0x1c6e1e0_0 .net "carryin", 0 0, L_0x1d9d240;  alias, 1 drivers
v0x1c6e2a0_0 .net "carryout", 0 0, L_0x1d9ba30;  alias, 1 drivers
v0x1c6e360_0 .net "sum", 0 0, L_0x1d9bb90;  alias, 1 drivers
S_0x1c6e4c0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c6d800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d9c090 .functor NOT 1, L_0x1d9c100, C4<0>, C4<0>, C4<0>;
L_0x1d9c1f0 .functor NOT 1, L_0x1d9c260, C4<0>, C4<0>, C4<0>;
L_0x1d9c350 .functor NOT 1, L_0x1d9c3c0, C4<0>, C4<0>, C4<0>;
L_0x1d9c4b0 .functor AND 1, L_0x1d9c350, L_0x1d9c1f0, L_0x1d9c090, L_0x1d9bb90;
L_0x1d9c6a0 .functor AND 1, L_0x1d9c350, L_0x1d9c1f0, L_0x1d9c710, L_0x1d9bd00;
L_0x1d9c7b0 .functor AND 1, L_0x1d9c350, L_0x1d9c8b0, L_0x1d9c090, L_0x7fc9b75cd770;
L_0x1d9c9a0 .functor AND 1, L_0x1d9c350, L_0x1d9ca10, L_0x1d9cb40, L_0x1d9bf80;
L_0x1d9cc30 .functor AND 1, L_0x1d9cdc0, L_0x1d9c1f0, L_0x1d9c090, L_0x1d9bec0;
L_0x1d9ceb0/0/0 .functor OR 1, L_0x1d9c4b0, L_0x1d9c6a0, L_0x1d9c7b0, L_0x1d9c9a0;
L_0x1d9ceb0/0/4 .functor OR 1, L_0x1d9cc30, C4<0>, C4<0>, C4<0>;
L_0x1d9ceb0 .functor OR 1, L_0x1d9ceb0/0/0, L_0x1d9ceb0/0/4, C4<0>, C4<0>;
v0x1c6e760_0 .net *"_s1", 0 0, L_0x1d9c100;  1 drivers
v0x1c6e840_0 .net *"_s11", 0 0, L_0x1d9ca10;  1 drivers
v0x1c6e920_0 .net *"_s13", 0 0, L_0x1d9cb40;  1 drivers
v0x1c6e9e0_0 .net *"_s15", 0 0, L_0x1d9cdc0;  1 drivers
v0x1c6eac0_0 .net *"_s3", 0 0, L_0x1d9c260;  1 drivers
v0x1c6ebf0_0 .net *"_s5", 0 0, L_0x1d9c3c0;  1 drivers
v0x1c6ecd0_0 .net *"_s7", 0 0, L_0x1d9c710;  1 drivers
v0x1c6edb0_0 .net *"_s9", 0 0, L_0x1d9c8b0;  1 drivers
v0x1c6ee90_0 .net "a0", 0 0, L_0x1d9bb90;  alias, 1 drivers
v0x1c6efc0_0 .net "a1", 0 0, L_0x1d9bd00;  alias, 1 drivers
v0x1c6f060_0 .net "a2", 0 0, L_0x7fc9b75cd770;  alias, 1 drivers
v0x1c6f120_0 .net "a3", 0 0, L_0x1d9bf80;  alias, 1 drivers
v0x1c6f1e0_0 .net "a4", 0 0, L_0x1d9bec0;  alias, 1 drivers
v0x1c6f2a0_0 .net "addWire", 0 0, L_0x1d9c4b0;  1 drivers
v0x1c6f360_0 .net "nandWire", 0 0, L_0x1d9c9a0;  1 drivers
v0x1c6f420_0 .net "norWire", 0 0, L_0x1d9cc30;  1 drivers
v0x1c6f4e0_0 .net "ns0", 0 0, L_0x1d9c090;  1 drivers
v0x1c6f690_0 .net "ns1", 0 0, L_0x1d9c1f0;  1 drivers
v0x1c6f730_0 .net "ns2", 0 0, L_0x1d9c350;  1 drivers
v0x1c6f7d0_0 .net "out", 0 0, L_0x1d9ceb0;  alias, 1 drivers
v0x1c6f870_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1c6f930_0 .net "sltWire", 0 0, L_0x1d9c7b0;  1 drivers
v0x1c6f9f0_0 .net "xorWire", 0 0, L_0x1d9c6a0;  1 drivers
L_0x1d9c100 .part v0x1c5d2a0_0, 0, 1;
L_0x1d9c260 .part v0x1c5d2a0_0, 1, 1;
L_0x1d9c3c0 .part v0x1c5d2a0_0, 2, 1;
L_0x1d9c710 .part v0x1c5d2a0_0, 0, 1;
L_0x1d9c8b0 .part v0x1c5d2a0_0, 1, 1;
L_0x1d9ca10 .part v0x1c5d2a0_0, 1, 1;
L_0x1d9cb40 .part v0x1c5d2a0_0, 0, 1;
L_0x1d9cdc0 .part v0x1c5d2a0_0, 2, 1;
S_0x1c70a30 .scope generate, "genALUs[7]" "genALUs[7]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1c70bf0 .param/l "bit" 0 4 127, +C4<0111>;
S_0x1c70cb0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c70a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d94240 .functor XOR 1, L_0x1d9eaa0, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1d9d860 .functor NOR 1, L_0x1d9ea00, L_0x1d9eaa0, C4<0>, C4<0>;
L_0x1d9d960 .functor XOR 1, L_0x1d9ea00, L_0x1d9eaa0, C4<0>, C4<0>;
L_0x1d9da20 .functor NAND 1, L_0x1d9ea00, L_0x1d9eaa0, C4<1>, C4<1>;
L_0x1d9db20 .functor XOR 1, v0x1c5d1d0_0, L_0x1d9d860, C4<0>, C4<0>;
L_0x1d9dbe0 .functor XOR 1, v0x1c5d1d0_0, L_0x1d9da20, C4<0>, C4<0>;
v0x1c92fe0_0 .net "a", 0 0, L_0x1d9ea00;  1 drivers
v0x1c930d0_0 .net "addSubtract", 0 0, L_0x1d9d7f0;  1 drivers
v0x1c931c0_0 .net "b", 0 0, L_0x1d9eaa0;  1 drivers
v0x1c93260_0 .net "bOut", 0 0, L_0x1d94240;  1 drivers
v0x1c93330_0 .net "carryin", 0 0, L_0x1d9d370;  1 drivers
v0x1c93420_0 .net "carryout", 0 0, L_0x1d9d690;  1 drivers
v0x1c934f0_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1c93590_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1c93630_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1c93760_0 .net "nandOut", 0 0, L_0x1d9dbe0;  1 drivers
v0x1c93830_0 .net "nandgate", 0 0, L_0x1d9da20;  1 drivers
v0x1c938d0_0 .net "norOut", 0 0, L_0x1d9db20;  1 drivers
v0x1c939a0_0 .net "norgate", 0 0, L_0x1d9d860;  1 drivers
v0x1c93a40_0 .net "result", 0 0, L_0x1d9e7b0;  1 drivers
L_0x7fc9b75cd7b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c93b10_0 .net "slt", 0 0, L_0x7fc9b75cd7b8;  1 drivers
v0x1c93bb0_0 .net "xorgate", 0 0, L_0x1d9d960;  1 drivers
S_0x1c70fb0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c70cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d9d410 .functor AND 1, L_0x1d9ea00, L_0x1d94240, C4<1>, C4<1>;
L_0x1d9d4d0 .functor XOR 1, L_0x1d9ea00, L_0x1d94240, C4<0>, C4<0>;
L_0x1d9d5d0 .functor AND 1, L_0x1d9d4d0, L_0x1d9d370, C4<1>, C4<1>;
L_0x1d9d690 .functor OR 1, L_0x1d9d5d0, L_0x1d9d410, C4<0>, C4<0>;
L_0x1d9d7f0 .functor XOR 1, L_0x1d9d4d0, L_0x1d9d370, C4<0>, C4<0>;
v0x1c71250_0 .net "G", 0 0, L_0x1d9d410;  1 drivers
v0x1c71330_0 .net "P", 0 0, L_0x1d9d4d0;  1 drivers
v0x1c713f0_0 .net "PandCin", 0 0, L_0x1d9d5d0;  1 drivers
v0x1c714c0_0 .net "a", 0 0, L_0x1d9ea00;  alias, 1 drivers
v0x1c71580_0 .net "b", 0 0, L_0x1d94240;  alias, 1 drivers
v0x1c71690_0 .net "carryin", 0 0, L_0x1d9d370;  alias, 1 drivers
v0x1c71750_0 .net "carryout", 0 0, L_0x1d9d690;  alias, 1 drivers
v0x1c71810_0 .net "sum", 0 0, L_0x1d9d7f0;  alias, 1 drivers
S_0x1c71970 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c70cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d9dcf0 .functor NOT 1, L_0x1d9dd60, C4<0>, C4<0>, C4<0>;
L_0x1d9de50 .functor NOT 1, L_0x1d9dec0, C4<0>, C4<0>, C4<0>;
L_0x1c6ef30 .functor NOT 1, L_0x1d9dfb0, C4<0>, C4<0>, C4<0>;
L_0x1c6bbd0 .functor AND 1, L_0x1c6ef30, L_0x1d9de50, L_0x1d9dcf0, L_0x1d9d7f0;
L_0x1c5edf0 .functor AND 1, L_0x1c6ef30, L_0x1d9de50, L_0x1d9e050, L_0x1d9d960;
L_0x1d9e0f0 .functor AND 1, L_0x1c6ef30, L_0x1d9e1f0, L_0x1d9dcf0, L_0x7fc9b75cd7b8;
L_0x1d9e2e0 .functor AND 1, L_0x1c6ef30, L_0x1d9e350, L_0x1d9e440, L_0x1d9dbe0;
L_0x1d9e530 .functor AND 1, L_0x1d9e6c0, L_0x1d9de50, L_0x1d9dcf0, L_0x1d9db20;
L_0x1d9e7b0/0/0 .functor OR 1, L_0x1c6bbd0, L_0x1c5edf0, L_0x1d9e0f0, L_0x1d9e2e0;
L_0x1d9e7b0/0/4 .functor OR 1, L_0x1d9e530, C4<0>, C4<0>, C4<0>;
L_0x1d9e7b0 .functor OR 1, L_0x1d9e7b0/0/0, L_0x1d9e7b0/0/4, C4<0>, C4<0>;
v0x1c71c10_0 .net *"_s1", 0 0, L_0x1d9dd60;  1 drivers
v0x1c71cf0_0 .net *"_s11", 0 0, L_0x1d9e350;  1 drivers
v0x1c71dd0_0 .net *"_s13", 0 0, L_0x1d9e440;  1 drivers
v0x1c71e90_0 .net *"_s15", 0 0, L_0x1d9e6c0;  1 drivers
v0x1c71f70_0 .net *"_s3", 0 0, L_0x1d9dec0;  1 drivers
v0x1c720a0_0 .net *"_s5", 0 0, L_0x1d9dfb0;  1 drivers
v0x1c72180_0 .net *"_s7", 0 0, L_0x1d9e050;  1 drivers
v0x1c72260_0 .net *"_s9", 0 0, L_0x1d9e1f0;  1 drivers
v0x1c72340_0 .net "a0", 0 0, L_0x1d9d7f0;  alias, 1 drivers
v0x1c72470_0 .net "a1", 0 0, L_0x1d9d960;  alias, 1 drivers
v0x1c72510_0 .net "a2", 0 0, L_0x7fc9b75cd7b8;  alias, 1 drivers
v0x1c725d0_0 .net "a3", 0 0, L_0x1d9dbe0;  alias, 1 drivers
v0x1c72690_0 .net "a4", 0 0, L_0x1d9db20;  alias, 1 drivers
v0x1c72750_0 .net "addWire", 0 0, L_0x1c6bbd0;  1 drivers
v0x1c72810_0 .net "nandWire", 0 0, L_0x1d9e2e0;  1 drivers
v0x1c728d0_0 .net "norWire", 0 0, L_0x1d9e530;  1 drivers
v0x1c72990_0 .net "ns0", 0 0, L_0x1d9dcf0;  1 drivers
v0x1c72b40_0 .net "ns1", 0 0, L_0x1d9de50;  1 drivers
v0x1c72be0_0 .net "ns2", 0 0, L_0x1c6ef30;  1 drivers
v0x1c72c80_0 .net "out", 0 0, L_0x1d9e7b0;  alias, 1 drivers
v0x1c72d20_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1c72de0_0 .net "sltWire", 0 0, L_0x1d9e0f0;  1 drivers
v0x1c72ea0_0 .net "xorWire", 0 0, L_0x1c5edf0;  1 drivers
L_0x1d9dd60 .part v0x1c5d2a0_0, 0, 1;
L_0x1d9dec0 .part v0x1c5d2a0_0, 1, 1;
L_0x1d9dfb0 .part v0x1c5d2a0_0, 2, 1;
L_0x1d9e050 .part v0x1c5d2a0_0, 0, 1;
L_0x1d9e1f0 .part v0x1c5d2a0_0, 1, 1;
L_0x1d9e350 .part v0x1c5d2a0_0, 1, 1;
L_0x1d9e440 .part v0x1c5d2a0_0, 0, 1;
L_0x1d9e6c0 .part v0x1c5d2a0_0, 2, 1;
S_0x1c93d00 .scope generate, "genALUs[8]" "genALUs[8]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1c93ec0 .param/l "bit" 0 4 127, +C4<01000>;
S_0x1c93f80 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c93d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d9ec80 .functor XOR 1, L_0x1d9eb40, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1d9f140 .functor NOR 1, L_0x1cdde60, L_0x1d9eb40, C4<0>, C4<0>;
L_0x1d9f240 .functor XOR 1, L_0x1cdde60, L_0x1d9eb40, C4<0>, C4<0>;
L_0x1d9f300 .functor NAND 1, L_0x1cdde60, L_0x1d9eb40, C4<1>, C4<1>;
L_0x1d9f400 .functor XOR 1, v0x1c5d1d0_0, L_0x1d9f140, C4<0>, C4<0>;
L_0x1d9f4c0 .functor XOR 1, v0x1c5d1d0_0, L_0x1d9f300, C4<0>, C4<0>;
v0x1c96310_0 .net "a", 0 0, L_0x1cdde60;  1 drivers
v0x1c96400_0 .net "addSubtract", 0 0, L_0x1d9f0d0;  1 drivers
v0x1c964f0_0 .net "b", 0 0, L_0x1d9eb40;  1 drivers
v0x1c96590_0 .net "bOut", 0 0, L_0x1d9ec80;  1 drivers
v0x1c96660_0 .net "carryin", 0 0, L_0x1cddfc0;  1 drivers
v0x1c96750_0 .net "carryout", 0 0, L_0x1d9ef70;  1 drivers
v0x1c96820_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1c968c0_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1c96960_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1c96a90_0 .net "nandOut", 0 0, L_0x1d9f4c0;  1 drivers
v0x1c96b60_0 .net "nandgate", 0 0, L_0x1d9f300;  1 drivers
v0x1c96c00_0 .net "norOut", 0 0, L_0x1d9f400;  1 drivers
v0x1c96cd0_0 .net "norgate", 0 0, L_0x1d9f140;  1 drivers
v0x1c96d70_0 .net "result", 0 0, L_0x1cddc10;  1 drivers
L_0x7fc9b75cd800 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c96e40_0 .net "slt", 0 0, L_0x7fc9b75cd800;  1 drivers
v0x1c96ee0_0 .net "xorgate", 0 0, L_0x1d9f240;  1 drivers
S_0x1c94280 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c93f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d9ecf0 .functor AND 1, L_0x1cdde60, L_0x1d9ec80, C4<1>, C4<1>;
L_0x1d9edb0 .functor XOR 1, L_0x1cdde60, L_0x1d9ec80, C4<0>, C4<0>;
L_0x1d9eeb0 .functor AND 1, L_0x1d9edb0, L_0x1cddfc0, C4<1>, C4<1>;
L_0x1d9ef70 .functor OR 1, L_0x1d9eeb0, L_0x1d9ecf0, C4<0>, C4<0>;
L_0x1d9f0d0 .functor XOR 1, L_0x1d9edb0, L_0x1cddfc0, C4<0>, C4<0>;
v0x1c94520_0 .net "G", 0 0, L_0x1d9ecf0;  1 drivers
v0x1c94600_0 .net "P", 0 0, L_0x1d9edb0;  1 drivers
v0x1c946c0_0 .net "PandCin", 0 0, L_0x1d9eeb0;  1 drivers
v0x1c94790_0 .net "a", 0 0, L_0x1cdde60;  alias, 1 drivers
v0x1c94850_0 .net "b", 0 0, L_0x1d9ec80;  alias, 1 drivers
v0x1c94960_0 .net "carryin", 0 0, L_0x1cddfc0;  alias, 1 drivers
v0x1c94a20_0 .net "carryout", 0 0, L_0x1d9ef70;  alias, 1 drivers
v0x1c94ae0_0 .net "sum", 0 0, L_0x1d9f0d0;  alias, 1 drivers
S_0x1c94c40 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c93f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1d9f5d0 .functor NOT 1, L_0x1d9f640, C4<0>, C4<0>, C4<0>;
L_0x1d9f730 .functor NOT 1, L_0x1d9f7a0, C4<0>, C4<0>, C4<0>;
L_0x1d9f890 .functor NOT 1, L_0x1d9f900, C4<0>, C4<0>, C4<0>;
L_0x1d9f9f0 .functor AND 1, L_0x1d9f890, L_0x1d9f730, L_0x1d9f5d0, L_0x1d9f0d0;
L_0x1d9fbe0 .functor AND 1, L_0x1d9f890, L_0x1d9f730, L_0x1d9fc50, L_0x1d9f240;
L_0x1d9fcf0 .functor AND 1, L_0x1d9f890, L_0x1d9fdf0, L_0x1d9f5d0, L_0x7fc9b75cd800;
L_0x1d9fee0 .functor AND 1, L_0x1d9f890, L_0x1d9ff50, L_0x1da0080, L_0x1d9f4c0;
L_0x1c956b0 .functor AND 1, L_0x1cddb20, L_0x1d9f730, L_0x1d9f5d0, L_0x1d9f400;
L_0x1cddc10/0/0 .functor OR 1, L_0x1d9f9f0, L_0x1d9fbe0, L_0x1d9fcf0, L_0x1d9fee0;
L_0x1cddc10/0/4 .functor OR 1, L_0x1c956b0, C4<0>, C4<0>, C4<0>;
L_0x1cddc10 .functor OR 1, L_0x1cddc10/0/0, L_0x1cddc10/0/4, C4<0>, C4<0>;
v0x1c94ee0_0 .net *"_s1", 0 0, L_0x1d9f640;  1 drivers
v0x1c94fc0_0 .net *"_s11", 0 0, L_0x1d9ff50;  1 drivers
v0x1c950a0_0 .net *"_s13", 0 0, L_0x1da0080;  1 drivers
v0x1c95160_0 .net *"_s15", 0 0, L_0x1cddb20;  1 drivers
v0x1c95240_0 .net *"_s3", 0 0, L_0x1d9f7a0;  1 drivers
v0x1c95370_0 .net *"_s5", 0 0, L_0x1d9f900;  1 drivers
v0x1c95450_0 .net *"_s7", 0 0, L_0x1d9fc50;  1 drivers
v0x1c95530_0 .net *"_s9", 0 0, L_0x1d9fdf0;  1 drivers
v0x1c95610_0 .net "a0", 0 0, L_0x1d9f0d0;  alias, 1 drivers
v0x1c95740_0 .net "a1", 0 0, L_0x1d9f240;  alias, 1 drivers
v0x1c957e0_0 .net "a2", 0 0, L_0x7fc9b75cd800;  alias, 1 drivers
v0x1c958a0_0 .net "a3", 0 0, L_0x1d9f4c0;  alias, 1 drivers
v0x1c95960_0 .net "a4", 0 0, L_0x1d9f400;  alias, 1 drivers
v0x1c95a20_0 .net "addWire", 0 0, L_0x1d9f9f0;  1 drivers
v0x1c95ae0_0 .net "nandWire", 0 0, L_0x1d9fee0;  1 drivers
v0x1c95ba0_0 .net "norWire", 0 0, L_0x1c956b0;  1 drivers
v0x1c95c60_0 .net "ns0", 0 0, L_0x1d9f5d0;  1 drivers
v0x1c95e10_0 .net "ns1", 0 0, L_0x1d9f730;  1 drivers
v0x1c95eb0_0 .net "ns2", 0 0, L_0x1d9f890;  1 drivers
v0x1c95f50_0 .net "out", 0 0, L_0x1cddc10;  alias, 1 drivers
v0x1c95ff0_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1c96090_0 .net "sltWire", 0 0, L_0x1d9fcf0;  1 drivers
v0x1c96130_0 .net "xorWire", 0 0, L_0x1d9fbe0;  1 drivers
L_0x1d9f640 .part v0x1c5d2a0_0, 0, 1;
L_0x1d9f7a0 .part v0x1c5d2a0_0, 1, 1;
L_0x1d9f900 .part v0x1c5d2a0_0, 2, 1;
L_0x1d9fc50 .part v0x1c5d2a0_0, 0, 1;
L_0x1d9fdf0 .part v0x1c5d2a0_0, 1, 1;
L_0x1d9ff50 .part v0x1c5d2a0_0, 1, 1;
L_0x1da0080 .part v0x1c5d2a0_0, 0, 1;
L_0x1cddb20 .part v0x1c5d2a0_0, 2, 1;
S_0x1c97030 .scope generate, "genALUs[9]" "genALUs[9]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1c971f0 .param/l "bit" 0 4 127, +C4<01001>;
S_0x1c972b0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c97030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d999d0 .functor XOR 1, L_0x1da2bc0, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1da15e0 .functor NOR 1, L_0x1da2b20, L_0x1da2bc0, C4<0>, C4<0>;
L_0x1da16e0 .functor XOR 1, L_0x1da2b20, L_0x1da2bc0, C4<0>, C4<0>;
L_0x1da17a0 .functor NAND 1, L_0x1da2b20, L_0x1da2bc0, C4<1>, C4<1>;
L_0x1da18a0 .functor XOR 1, v0x1c5d1d0_0, L_0x1da15e0, C4<0>, C4<0>;
L_0x1da1960 .functor XOR 1, v0x1c5d1d0_0, L_0x1da17a0, C4<0>, C4<0>;
v0x1c99680_0 .net "a", 0 0, L_0x1da2b20;  1 drivers
v0x1c99770_0 .net "addSubtract", 0 0, L_0x1da1570;  1 drivers
v0x1c99810_0 .net "b", 0 0, L_0x1da2bc0;  1 drivers
v0x1c998b0_0 .net "bOut", 0 0, L_0x1d999d0;  1 drivers
v0x1c99980_0 .net "carryin", 0 0, L_0x1da1180;  1 drivers
v0x1c99a70_0 .net "carryout", 0 0, L_0x1da1410;  1 drivers
v0x1c99b40_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1c99be0_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1c99c80_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1c99db0_0 .net "nandOut", 0 0, L_0x1da1960;  1 drivers
v0x1c99e80_0 .net "nandgate", 0 0, L_0x1da17a0;  1 drivers
v0x1c99f20_0 .net "norOut", 0 0, L_0x1da18a0;  1 drivers
v0x1c99ff0_0 .net "norgate", 0 0, L_0x1da15e0;  1 drivers
v0x1c9a090_0 .net "result", 0 0, L_0x1da28d0;  1 drivers
L_0x7fc9b75cd848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c9a160_0 .net "slt", 0 0, L_0x7fc9b75cd848;  1 drivers
v0x1c9a200_0 .net "xorgate", 0 0, L_0x1da16e0;  1 drivers
S_0x1c975b0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c972b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1cddf00 .functor AND 1, L_0x1da2b20, L_0x1d999d0, C4<1>, C4<1>;
L_0x1da1250 .functor XOR 1, L_0x1da2b20, L_0x1d999d0, C4<0>, C4<0>;
L_0x1da1350 .functor AND 1, L_0x1da1250, L_0x1da1180, C4<1>, C4<1>;
L_0x1da1410 .functor OR 1, L_0x1da1350, L_0x1cddf00, C4<0>, C4<0>;
L_0x1da1570 .functor XOR 1, L_0x1da1250, L_0x1da1180, C4<0>, C4<0>;
v0x1c97850_0 .net "G", 0 0, L_0x1cddf00;  1 drivers
v0x1c97930_0 .net "P", 0 0, L_0x1da1250;  1 drivers
v0x1c979f0_0 .net "PandCin", 0 0, L_0x1da1350;  1 drivers
v0x1c97ac0_0 .net "a", 0 0, L_0x1da2b20;  alias, 1 drivers
v0x1c97b80_0 .net "b", 0 0, L_0x1d999d0;  alias, 1 drivers
v0x1c97c90_0 .net "carryin", 0 0, L_0x1da1180;  alias, 1 drivers
v0x1c97d50_0 .net "carryout", 0 0, L_0x1da1410;  alias, 1 drivers
v0x1c97e10_0 .net "sum", 0 0, L_0x1da1570;  alias, 1 drivers
S_0x1c97f70 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c972b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1da1a70 .functor NOT 1, L_0x1da1ae0, C4<0>, C4<0>, C4<0>;
L_0x1da1bd0 .functor NOT 1, L_0x1da1c40, C4<0>, C4<0>, C4<0>;
L_0x1da1d30 .functor NOT 1, L_0x1da1da0, C4<0>, C4<0>, C4<0>;
L_0x1da1e90 .functor AND 1, L_0x1da1d30, L_0x1da1bd0, L_0x1da1a70, L_0x1da1570;
L_0x1da2080 .functor AND 1, L_0x1da1d30, L_0x1da1bd0, L_0x1da20f0, L_0x1da16e0;
L_0x1da2190 .functor AND 1, L_0x1da1d30, L_0x1da22d0, L_0x1da1a70, L_0x7fc9b75cd848;
L_0x1da23c0 .functor AND 1, L_0x1da1d30, L_0x1da2430, L_0x1da2560, L_0x1da1960;
L_0x1da2650 .functor AND 1, L_0x1da27e0, L_0x1da1bd0, L_0x1da1a70, L_0x1da18a0;
L_0x1da28d0/0/0 .functor OR 1, L_0x1da1e90, L_0x1da2080, L_0x1da2190, L_0x1da23c0;
L_0x1da28d0/0/4 .functor OR 1, L_0x1da2650, C4<0>, C4<0>, C4<0>;
L_0x1da28d0 .functor OR 1, L_0x1da28d0/0/0, L_0x1da28d0/0/4, C4<0>, C4<0>;
v0x1c98210_0 .net *"_s1", 0 0, L_0x1da1ae0;  1 drivers
v0x1c982f0_0 .net *"_s11", 0 0, L_0x1da2430;  1 drivers
v0x1c983d0_0 .net *"_s13", 0 0, L_0x1da2560;  1 drivers
v0x1c98490_0 .net *"_s15", 0 0, L_0x1da27e0;  1 drivers
v0x1c98570_0 .net *"_s3", 0 0, L_0x1da1c40;  1 drivers
v0x1c986a0_0 .net *"_s5", 0 0, L_0x1da1da0;  1 drivers
v0x1c98780_0 .net *"_s7", 0 0, L_0x1da20f0;  1 drivers
v0x1c98860_0 .net *"_s9", 0 0, L_0x1da22d0;  1 drivers
v0x1c98940_0 .net "a0", 0 0, L_0x1da1570;  alias, 1 drivers
v0x1c98a70_0 .net "a1", 0 0, L_0x1da16e0;  alias, 1 drivers
v0x1c98b10_0 .net "a2", 0 0, L_0x7fc9b75cd848;  alias, 1 drivers
v0x1c98bd0_0 .net "a3", 0 0, L_0x1da1960;  alias, 1 drivers
v0x1c98c90_0 .net "a4", 0 0, L_0x1da18a0;  alias, 1 drivers
v0x1c98d50_0 .net "addWire", 0 0, L_0x1da1e90;  1 drivers
v0x1c98e10_0 .net "nandWire", 0 0, L_0x1da23c0;  1 drivers
v0x1c98ed0_0 .net "norWire", 0 0, L_0x1da2650;  1 drivers
v0x1c98f90_0 .net "ns0", 0 0, L_0x1da1a70;  1 drivers
v0x1c99140_0 .net "ns1", 0 0, L_0x1da1bd0;  1 drivers
v0x1c991e0_0 .net "ns2", 0 0, L_0x1da1d30;  1 drivers
v0x1c99280_0 .net "out", 0 0, L_0x1da28d0;  alias, 1 drivers
v0x1c99320_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1c993e0_0 .net "sltWire", 0 0, L_0x1da2190;  1 drivers
v0x1c994a0_0 .net "xorWire", 0 0, L_0x1da2080;  1 drivers
L_0x1da1ae0 .part v0x1c5d2a0_0, 0, 1;
L_0x1da1c40 .part v0x1c5d2a0_0, 1, 1;
L_0x1da1da0 .part v0x1c5d2a0_0, 2, 1;
L_0x1da20f0 .part v0x1c5d2a0_0, 0, 1;
L_0x1da22d0 .part v0x1c5d2a0_0, 1, 1;
L_0x1da2430 .part v0x1c5d2a0_0, 1, 1;
L_0x1da2560 .part v0x1c5d2a0_0, 0, 1;
L_0x1da27e0 .part v0x1c5d2a0_0, 2, 1;
S_0x1c9a350 .scope generate, "genALUs[10]" "genALUs[10]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1c9a510 .param/l "bit" 0 4 127, +C4<01010>;
S_0x1c9a5d0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c9a350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1da2dd0 .functor XOR 1, L_0x1da2c60, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1da3290 .functor NOR 1, L_0x1da47d0, L_0x1da2c60, C4<0>, C4<0>;
L_0x1da3390 .functor XOR 1, L_0x1da47d0, L_0x1da2c60, C4<0>, C4<0>;
L_0x1da3450 .functor NAND 1, L_0x1da47d0, L_0x1da2c60, C4<1>, C4<1>;
L_0x1da3550 .functor XOR 1, v0x1c5d1d0_0, L_0x1da3290, C4<0>, C4<0>;
L_0x1da3610 .functor XOR 1, v0x1c5d1d0_0, L_0x1da3450, C4<0>, C4<0>;
v0x1c9c9a0_0 .net "a", 0 0, L_0x1da47d0;  1 drivers
v0x1c9ca90_0 .net "addSubtract", 0 0, L_0x1da3220;  1 drivers
v0x1c9cb30_0 .net "b", 0 0, L_0x1da2c60;  1 drivers
v0x1c9cbd0_0 .net "bOut", 0 0, L_0x1da2dd0;  1 drivers
v0x1c9cca0_0 .net "carryin", 0 0, L_0x1da4960;  1 drivers
v0x1c9cd90_0 .net "carryout", 0 0, L_0x1da30c0;  1 drivers
v0x1c9ce60_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1c9cf00_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1c9cfa0_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1c9d0d0_0 .net "nandOut", 0 0, L_0x1da3610;  1 drivers
v0x1c9d1a0_0 .net "nandgate", 0 0, L_0x1da3450;  1 drivers
v0x1c9d240_0 .net "norOut", 0 0, L_0x1da3550;  1 drivers
v0x1c9d310_0 .net "norgate", 0 0, L_0x1da3290;  1 drivers
v0x1c9d3b0_0 .net "result", 0 0, L_0x1da4580;  1 drivers
L_0x7fc9b75cd890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c9d480_0 .net "slt", 0 0, L_0x7fc9b75cd890;  1 drivers
v0x1c9d520_0 .net "xorgate", 0 0, L_0x1da3390;  1 drivers
S_0x1c9a8d0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c9a5d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1da2e40 .functor AND 1, L_0x1da47d0, L_0x1da2dd0, C4<1>, C4<1>;
L_0x1da2f00 .functor XOR 1, L_0x1da47d0, L_0x1da2dd0, C4<0>, C4<0>;
L_0x1da3000 .functor AND 1, L_0x1da2f00, L_0x1da4960, C4<1>, C4<1>;
L_0x1da30c0 .functor OR 1, L_0x1da3000, L_0x1da2e40, C4<0>, C4<0>;
L_0x1da3220 .functor XOR 1, L_0x1da2f00, L_0x1da4960, C4<0>, C4<0>;
v0x1c9ab70_0 .net "G", 0 0, L_0x1da2e40;  1 drivers
v0x1c9ac50_0 .net "P", 0 0, L_0x1da2f00;  1 drivers
v0x1c9ad10_0 .net "PandCin", 0 0, L_0x1da3000;  1 drivers
v0x1c9ade0_0 .net "a", 0 0, L_0x1da47d0;  alias, 1 drivers
v0x1c9aea0_0 .net "b", 0 0, L_0x1da2dd0;  alias, 1 drivers
v0x1c9afb0_0 .net "carryin", 0 0, L_0x1da4960;  alias, 1 drivers
v0x1c9b070_0 .net "carryout", 0 0, L_0x1da30c0;  alias, 1 drivers
v0x1c9b130_0 .net "sum", 0 0, L_0x1da3220;  alias, 1 drivers
S_0x1c9b290 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c9a5d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1da3720 .functor NOT 1, L_0x1da3790, C4<0>, C4<0>, C4<0>;
L_0x1da3880 .functor NOT 1, L_0x1da38f0, C4<0>, C4<0>, C4<0>;
L_0x1da39e0 .functor NOT 1, L_0x1da3a50, C4<0>, C4<0>, C4<0>;
L_0x1da3b40 .functor AND 1, L_0x1da39e0, L_0x1da3880, L_0x1da3720, L_0x1da3220;
L_0x1da3d30 .functor AND 1, L_0x1da39e0, L_0x1da3880, L_0x1da3da0, L_0x1da3390;
L_0x1da3e40 .functor AND 1, L_0x1da39e0, L_0x1da3f80, L_0x1da3720, L_0x7fc9b75cd890;
L_0x1da4070 .functor AND 1, L_0x1da39e0, L_0x1da40e0, L_0x1da4210, L_0x1da3610;
L_0x1da4300 .functor AND 1, L_0x1da4490, L_0x1da3880, L_0x1da3720, L_0x1da3550;
L_0x1da4580/0/0 .functor OR 1, L_0x1da3b40, L_0x1da3d30, L_0x1da3e40, L_0x1da4070;
L_0x1da4580/0/4 .functor OR 1, L_0x1da4300, C4<0>, C4<0>, C4<0>;
L_0x1da4580 .functor OR 1, L_0x1da4580/0/0, L_0x1da4580/0/4, C4<0>, C4<0>;
v0x1c9b530_0 .net *"_s1", 0 0, L_0x1da3790;  1 drivers
v0x1c9b610_0 .net *"_s11", 0 0, L_0x1da40e0;  1 drivers
v0x1c9b6f0_0 .net *"_s13", 0 0, L_0x1da4210;  1 drivers
v0x1c9b7b0_0 .net *"_s15", 0 0, L_0x1da4490;  1 drivers
v0x1c9b890_0 .net *"_s3", 0 0, L_0x1da38f0;  1 drivers
v0x1c9b9c0_0 .net *"_s5", 0 0, L_0x1da3a50;  1 drivers
v0x1c9baa0_0 .net *"_s7", 0 0, L_0x1da3da0;  1 drivers
v0x1c9bb80_0 .net *"_s9", 0 0, L_0x1da3f80;  1 drivers
v0x1c9bc60_0 .net "a0", 0 0, L_0x1da3220;  alias, 1 drivers
v0x1c9bd90_0 .net "a1", 0 0, L_0x1da3390;  alias, 1 drivers
v0x1c9be30_0 .net "a2", 0 0, L_0x7fc9b75cd890;  alias, 1 drivers
v0x1c9bef0_0 .net "a3", 0 0, L_0x1da3610;  alias, 1 drivers
v0x1c9bfb0_0 .net "a4", 0 0, L_0x1da3550;  alias, 1 drivers
v0x1c9c070_0 .net "addWire", 0 0, L_0x1da3b40;  1 drivers
v0x1c9c130_0 .net "nandWire", 0 0, L_0x1da4070;  1 drivers
v0x1c9c1f0_0 .net "norWire", 0 0, L_0x1da4300;  1 drivers
v0x1c9c2b0_0 .net "ns0", 0 0, L_0x1da3720;  1 drivers
v0x1c9c460_0 .net "ns1", 0 0, L_0x1da3880;  1 drivers
v0x1c9c500_0 .net "ns2", 0 0, L_0x1da39e0;  1 drivers
v0x1c9c5a0_0 .net "out", 0 0, L_0x1da4580;  alias, 1 drivers
v0x1c9c640_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1c9c700_0 .net "sltWire", 0 0, L_0x1da3e40;  1 drivers
v0x1c9c7c0_0 .net "xorWire", 0 0, L_0x1da3d30;  1 drivers
L_0x1da3790 .part v0x1c5d2a0_0, 0, 1;
L_0x1da38f0 .part v0x1c5d2a0_0, 1, 1;
L_0x1da3a50 .part v0x1c5d2a0_0, 2, 1;
L_0x1da3da0 .part v0x1c5d2a0_0, 0, 1;
L_0x1da3f80 .part v0x1c5d2a0_0, 1, 1;
L_0x1da40e0 .part v0x1c5d2a0_0, 1, 1;
L_0x1da4210 .part v0x1c5d2a0_0, 0, 1;
L_0x1da4490 .part v0x1c5d2a0_0, 2, 1;
S_0x1c9d670 .scope generate, "genALUs[11]" "genALUs[11]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1c9d830 .param/l "bit" 0 4 127, +C4<01011>;
S_0x1c9d8f0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1c9d670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1da4870 .functor XOR 1, L_0x1da6510, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1da4f70 .functor NOR 1, L_0x1da6470, L_0x1da6510, C4<0>, C4<0>;
L_0x1da5070 .functor XOR 1, L_0x1da6470, L_0x1da6510, C4<0>, C4<0>;
L_0x1da5130 .functor NAND 1, L_0x1da6470, L_0x1da6510, C4<1>, C4<1>;
L_0x1da5230 .functor XOR 1, v0x1c5d1d0_0, L_0x1da4f70, C4<0>, C4<0>;
L_0x1da52f0 .functor XOR 1, v0x1c5d1d0_0, L_0x1da5130, C4<0>, C4<0>;
v0x1c9fcc0_0 .net "a", 0 0, L_0x1da6470;  1 drivers
v0x1c9fdb0_0 .net "addSubtract", 0 0, L_0x1da4f00;  1 drivers
v0x1c9fe50_0 .net "b", 0 0, L_0x1da6510;  1 drivers
v0x1c9fef0_0 .net "bOut", 0 0, L_0x1da4870;  1 drivers
v0x1c9ffc0_0 .net "carryin", 0 0, L_0x1da4a90;  1 drivers
v0x1ca00b0_0 .net "carryout", 0 0, L_0x1da4da0;  1 drivers
v0x1ca0180_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1ca0220_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1ca02c0_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1ca03f0_0 .net "nandOut", 0 0, L_0x1da52f0;  1 drivers
v0x1ca04c0_0 .net "nandgate", 0 0, L_0x1da5130;  1 drivers
v0x1ca0560_0 .net "norOut", 0 0, L_0x1da5230;  1 drivers
v0x1ca0630_0 .net "norgate", 0 0, L_0x1da4f70;  1 drivers
v0x1ca06d0_0 .net "result", 0 0, L_0x1da6220;  1 drivers
L_0x7fc9b75cd8d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ca07a0_0 .net "slt", 0 0, L_0x7fc9b75cd8d8;  1 drivers
v0x1ca0840_0 .net "xorgate", 0 0, L_0x1da5070;  1 drivers
S_0x1c9dbf0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1c9d8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1da48e0 .functor AND 1, L_0x1da6470, L_0x1da4870, C4<1>, C4<1>;
L_0x1da4be0 .functor XOR 1, L_0x1da6470, L_0x1da4870, C4<0>, C4<0>;
L_0x1da4ce0 .functor AND 1, L_0x1da4be0, L_0x1da4a90, C4<1>, C4<1>;
L_0x1da4da0 .functor OR 1, L_0x1da4ce0, L_0x1da48e0, C4<0>, C4<0>;
L_0x1da4f00 .functor XOR 1, L_0x1da4be0, L_0x1da4a90, C4<0>, C4<0>;
v0x1c9de90_0 .net "G", 0 0, L_0x1da48e0;  1 drivers
v0x1c9df70_0 .net "P", 0 0, L_0x1da4be0;  1 drivers
v0x1c9e030_0 .net "PandCin", 0 0, L_0x1da4ce0;  1 drivers
v0x1c9e100_0 .net "a", 0 0, L_0x1da6470;  alias, 1 drivers
v0x1c9e1c0_0 .net "b", 0 0, L_0x1da4870;  alias, 1 drivers
v0x1c9e2d0_0 .net "carryin", 0 0, L_0x1da4a90;  alias, 1 drivers
v0x1c9e390_0 .net "carryout", 0 0, L_0x1da4da0;  alias, 1 drivers
v0x1c9e450_0 .net "sum", 0 0, L_0x1da4f00;  alias, 1 drivers
S_0x1c9e5b0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1c9d8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1da5400 .functor NOT 1, L_0x1da5470, C4<0>, C4<0>, C4<0>;
L_0x1da5560 .functor NOT 1, L_0x1da55d0, C4<0>, C4<0>, C4<0>;
L_0x1da56c0 .functor NOT 1, L_0x1da5730, C4<0>, C4<0>, C4<0>;
L_0x1da5820 .functor AND 1, L_0x1da56c0, L_0x1da5560, L_0x1da5400, L_0x1da4f00;
L_0x1da5a10 .functor AND 1, L_0x1da56c0, L_0x1da5560, L_0x1da5a80, L_0x1da5070;
L_0x1da5b20 .functor AND 1, L_0x1da56c0, L_0x1da5c20, L_0x1da5400, L_0x7fc9b75cd8d8;
L_0x1da5d10 .functor AND 1, L_0x1da56c0, L_0x1da5d80, L_0x1da5eb0, L_0x1da52f0;
L_0x1da5fa0 .functor AND 1, L_0x1da6130, L_0x1da5560, L_0x1da5400, L_0x1da5230;
L_0x1da6220/0/0 .functor OR 1, L_0x1da5820, L_0x1da5a10, L_0x1da5b20, L_0x1da5d10;
L_0x1da6220/0/4 .functor OR 1, L_0x1da5fa0, C4<0>, C4<0>, C4<0>;
L_0x1da6220 .functor OR 1, L_0x1da6220/0/0, L_0x1da6220/0/4, C4<0>, C4<0>;
v0x1c9e850_0 .net *"_s1", 0 0, L_0x1da5470;  1 drivers
v0x1c9e930_0 .net *"_s11", 0 0, L_0x1da5d80;  1 drivers
v0x1c9ea10_0 .net *"_s13", 0 0, L_0x1da5eb0;  1 drivers
v0x1c9ead0_0 .net *"_s15", 0 0, L_0x1da6130;  1 drivers
v0x1c9ebb0_0 .net *"_s3", 0 0, L_0x1da55d0;  1 drivers
v0x1c9ece0_0 .net *"_s5", 0 0, L_0x1da5730;  1 drivers
v0x1c9edc0_0 .net *"_s7", 0 0, L_0x1da5a80;  1 drivers
v0x1c9eea0_0 .net *"_s9", 0 0, L_0x1da5c20;  1 drivers
v0x1c9ef80_0 .net "a0", 0 0, L_0x1da4f00;  alias, 1 drivers
v0x1c9f0b0_0 .net "a1", 0 0, L_0x1da5070;  alias, 1 drivers
v0x1c9f150_0 .net "a2", 0 0, L_0x7fc9b75cd8d8;  alias, 1 drivers
v0x1c9f210_0 .net "a3", 0 0, L_0x1da52f0;  alias, 1 drivers
v0x1c9f2d0_0 .net "a4", 0 0, L_0x1da5230;  alias, 1 drivers
v0x1c9f390_0 .net "addWire", 0 0, L_0x1da5820;  1 drivers
v0x1c9f450_0 .net "nandWire", 0 0, L_0x1da5d10;  1 drivers
v0x1c9f510_0 .net "norWire", 0 0, L_0x1da5fa0;  1 drivers
v0x1c9f5d0_0 .net "ns0", 0 0, L_0x1da5400;  1 drivers
v0x1c9f780_0 .net "ns1", 0 0, L_0x1da5560;  1 drivers
v0x1c9f820_0 .net "ns2", 0 0, L_0x1da56c0;  1 drivers
v0x1c9f8c0_0 .net "out", 0 0, L_0x1da6220;  alias, 1 drivers
v0x1c9f960_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1c9fa20_0 .net "sltWire", 0 0, L_0x1da5b20;  1 drivers
v0x1c9fae0_0 .net "xorWire", 0 0, L_0x1da5a10;  1 drivers
L_0x1da5470 .part v0x1c5d2a0_0, 0, 1;
L_0x1da55d0 .part v0x1c5d2a0_0, 1, 1;
L_0x1da5730 .part v0x1c5d2a0_0, 2, 1;
L_0x1da5a80 .part v0x1c5d2a0_0, 0, 1;
L_0x1da5c20 .part v0x1c5d2a0_0, 1, 1;
L_0x1da5d80 .part v0x1c5d2a0_0, 1, 1;
L_0x1da5eb0 .part v0x1c5d2a0_0, 0, 1;
L_0x1da6130 .part v0x1c5d2a0_0, 2, 1;
S_0x1ca0990 .scope generate, "genALUs[12]" "genALUs[12]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1ca0b50 .param/l "bit" 0 4 127, +C4<01100>;
S_0x1ca0c10 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1ca0990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1da6750 .functor XOR 1, L_0x1da65b0, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1da6bc0 .functor NOR 1, L_0x1da8110, L_0x1da65b0, C4<0>, C4<0>;
L_0x1da6d10 .functor XOR 1, L_0x1da8110, L_0x1da65b0, C4<0>, C4<0>;
L_0x1da6dd0 .functor NAND 1, L_0x1da8110, L_0x1da65b0, C4<1>, C4<1>;
L_0x1da6ed0 .functor XOR 1, v0x1c5d1d0_0, L_0x1da6bc0, C4<0>, C4<0>;
L_0x1da6f90 .functor XOR 1, v0x1c5d1d0_0, L_0x1da6dd0, C4<0>, C4<0>;
v0x1ca2fe0_0 .net "a", 0 0, L_0x1da8110;  1 drivers
v0x1ca30d0_0 .net "addSubtract", 0 0, L_0x1da6b50;  1 drivers
v0x1ca3170_0 .net "b", 0 0, L_0x1da65b0;  1 drivers
v0x1ca3210_0 .net "bOut", 0 0, L_0x1da6750;  1 drivers
v0x1ca32e0_0 .net "carryin", 0 0, L_0x1da82d0;  1 drivers
v0x1ca33d0_0 .net "carryout", 0 0, L_0x1da69f0;  1 drivers
v0x1ca34a0_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1c69a30_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1ca3750_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1ca3880_0 .net "nandOut", 0 0, L_0x1da6f90;  1 drivers
v0x1ca3920_0 .net "nandgate", 0 0, L_0x1da6dd0;  1 drivers
v0x1ca39c0_0 .net "norOut", 0 0, L_0x1da6ed0;  1 drivers
v0x1ca3a60_0 .net "norgate", 0 0, L_0x1da6bc0;  1 drivers
v0x1ca3b00_0 .net "result", 0 0, L_0x1da7ec0;  1 drivers
L_0x7fc9b75cd920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ca3bd0_0 .net "slt", 0 0, L_0x7fc9b75cd920;  1 drivers
v0x1ca3c70_0 .net "xorgate", 0 0, L_0x1da6d10;  1 drivers
S_0x1ca0f10 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1ca0c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1da67c0 .functor AND 1, L_0x1da8110, L_0x1da6750, C4<1>, C4<1>;
L_0x1da6830 .functor XOR 1, L_0x1da8110, L_0x1da6750, C4<0>, C4<0>;
L_0x1da6930 .functor AND 1, L_0x1da6830, L_0x1da82d0, C4<1>, C4<1>;
L_0x1da69f0 .functor OR 1, L_0x1da6930, L_0x1da67c0, C4<0>, C4<0>;
L_0x1da6b50 .functor XOR 1, L_0x1da6830, L_0x1da82d0, C4<0>, C4<0>;
v0x1ca11b0_0 .net "G", 0 0, L_0x1da67c0;  1 drivers
v0x1ca1290_0 .net "P", 0 0, L_0x1da6830;  1 drivers
v0x1ca1350_0 .net "PandCin", 0 0, L_0x1da6930;  1 drivers
v0x1ca1420_0 .net "a", 0 0, L_0x1da8110;  alias, 1 drivers
v0x1ca14e0_0 .net "b", 0 0, L_0x1da6750;  alias, 1 drivers
v0x1ca15f0_0 .net "carryin", 0 0, L_0x1da82d0;  alias, 1 drivers
v0x1ca16b0_0 .net "carryout", 0 0, L_0x1da69f0;  alias, 1 drivers
v0x1ca1770_0 .net "sum", 0 0, L_0x1da6b50;  alias, 1 drivers
S_0x1ca18d0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1ca0c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1da70a0 .functor NOT 1, L_0x1da7110, C4<0>, C4<0>, C4<0>;
L_0x1da7200 .functor NOT 1, L_0x1da7270, C4<0>, C4<0>, C4<0>;
L_0x1da7360 .functor NOT 1, L_0x1da73d0, C4<0>, C4<0>, C4<0>;
L_0x1da74c0 .functor AND 1, L_0x1da7360, L_0x1da7200, L_0x1da70a0, L_0x1da6b50;
L_0x1da76b0 .functor AND 1, L_0x1da7360, L_0x1da7200, L_0x1da7720, L_0x1da6d10;
L_0x1da77c0 .functor AND 1, L_0x1da7360, L_0x1da78c0, L_0x1da70a0, L_0x7fc9b75cd920;
L_0x1da79b0 .functor AND 1, L_0x1da7360, L_0x1da7a20, L_0x1da7b50, L_0x1da6f90;
L_0x1da7c40 .functor AND 1, L_0x1da7dd0, L_0x1da7200, L_0x1da70a0, L_0x1da6ed0;
L_0x1da7ec0/0/0 .functor OR 1, L_0x1da74c0, L_0x1da76b0, L_0x1da77c0, L_0x1da79b0;
L_0x1da7ec0/0/4 .functor OR 1, L_0x1da7c40, C4<0>, C4<0>, C4<0>;
L_0x1da7ec0 .functor OR 1, L_0x1da7ec0/0/0, L_0x1da7ec0/0/4, C4<0>, C4<0>;
v0x1ca1b70_0 .net *"_s1", 0 0, L_0x1da7110;  1 drivers
v0x1ca1c50_0 .net *"_s11", 0 0, L_0x1da7a20;  1 drivers
v0x1ca1d30_0 .net *"_s13", 0 0, L_0x1da7b50;  1 drivers
v0x1ca1df0_0 .net *"_s15", 0 0, L_0x1da7dd0;  1 drivers
v0x1ca1ed0_0 .net *"_s3", 0 0, L_0x1da7270;  1 drivers
v0x1ca2000_0 .net *"_s5", 0 0, L_0x1da73d0;  1 drivers
v0x1ca20e0_0 .net *"_s7", 0 0, L_0x1da7720;  1 drivers
v0x1ca21c0_0 .net *"_s9", 0 0, L_0x1da78c0;  1 drivers
v0x1ca22a0_0 .net "a0", 0 0, L_0x1da6b50;  alias, 1 drivers
v0x1ca23d0_0 .net "a1", 0 0, L_0x1da6d10;  alias, 1 drivers
v0x1ca2470_0 .net "a2", 0 0, L_0x7fc9b75cd920;  alias, 1 drivers
v0x1ca2530_0 .net "a3", 0 0, L_0x1da6f90;  alias, 1 drivers
v0x1ca25f0_0 .net "a4", 0 0, L_0x1da6ed0;  alias, 1 drivers
v0x1ca26b0_0 .net "addWire", 0 0, L_0x1da74c0;  1 drivers
v0x1ca2770_0 .net "nandWire", 0 0, L_0x1da79b0;  1 drivers
v0x1ca2830_0 .net "norWire", 0 0, L_0x1da7c40;  1 drivers
v0x1ca28f0_0 .net "ns0", 0 0, L_0x1da70a0;  1 drivers
v0x1ca2aa0_0 .net "ns1", 0 0, L_0x1da7200;  1 drivers
v0x1ca2b40_0 .net "ns2", 0 0, L_0x1da7360;  1 drivers
v0x1ca2be0_0 .net "out", 0 0, L_0x1da7ec0;  alias, 1 drivers
v0x1ca2c80_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1ca2d40_0 .net "sltWire", 0 0, L_0x1da77c0;  1 drivers
v0x1ca2e00_0 .net "xorWire", 0 0, L_0x1da76b0;  1 drivers
L_0x1da7110 .part v0x1c5d2a0_0, 0, 1;
L_0x1da7270 .part v0x1c5d2a0_0, 1, 1;
L_0x1da73d0 .part v0x1c5d2a0_0, 2, 1;
L_0x1da7720 .part v0x1c5d2a0_0, 0, 1;
L_0x1da78c0 .part v0x1c5d2a0_0, 1, 1;
L_0x1da7a20 .part v0x1c5d2a0_0, 1, 1;
L_0x1da7b50 .part v0x1c5d2a0_0, 0, 1;
L_0x1da7dd0 .part v0x1c5d2a0_0, 2, 1;
S_0x1ca3dc0 .scope generate, "genALUs[13]" "genALUs[13]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1ca3f80 .param/l "bit" 0 4 127, +C4<01101>;
S_0x1ca4040 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1ca3dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1da6650 .functor XOR 1, L_0x1d9b4d0, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1da8870 .functor NOR 1, L_0x1da9db0, L_0x1d9b4d0, C4<0>, C4<0>;
L_0x1da8970 .functor XOR 1, L_0x1da9db0, L_0x1d9b4d0, C4<0>, C4<0>;
L_0x1da8a30 .functor NAND 1, L_0x1da9db0, L_0x1d9b4d0, C4<1>, C4<1>;
L_0x1da8b30 .functor XOR 1, v0x1c5d1d0_0, L_0x1da8870, C4<0>, C4<0>;
L_0x1da8bf0 .functor XOR 1, v0x1c5d1d0_0, L_0x1da8a30, C4<0>, C4<0>;
v0x1ca6410_0 .net "a", 0 0, L_0x1da9db0;  1 drivers
v0x1ca6500_0 .net "addSubtract", 0 0, L_0x1da8800;  1 drivers
v0x1ca65a0_0 .net "b", 0 0, L_0x1d9b4d0;  1 drivers
v0x1ca6640_0 .net "bOut", 0 0, L_0x1da6650;  1 drivers
v0x1ca6710_0 .net "carryin", 0 0, L_0x1da8400;  1 drivers
v0x1ca6800_0 .net "carryout", 0 0, L_0x1da86a0;  1 drivers
v0x1ca68d0_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1ca6970_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1ca6a10_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1ca6b40_0 .net "nandOut", 0 0, L_0x1da8bf0;  1 drivers
v0x1ca6c10_0 .net "nandgate", 0 0, L_0x1da8a30;  1 drivers
v0x1ca6cb0_0 .net "norOut", 0 0, L_0x1da8b30;  1 drivers
v0x1ca6d80_0 .net "norgate", 0 0, L_0x1da8870;  1 drivers
v0x1ca6e20_0 .net "result", 0 0, L_0x1da9b60;  1 drivers
L_0x7fc9b75cd968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ca6ef0_0 .net "slt", 0 0, L_0x7fc9b75cd968;  1 drivers
v0x1ca6f90_0 .net "xorgate", 0 0, L_0x1da8970;  1 drivers
S_0x1ca4340 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1ca4040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1da81b0 .functor AND 1, L_0x1da9db0, L_0x1da6650, C4<1>, C4<1>;
L_0x1da8530 .functor XOR 1, L_0x1da9db0, L_0x1da6650, C4<0>, C4<0>;
L_0x1da8630 .functor AND 1, L_0x1da8530, L_0x1da8400, C4<1>, C4<1>;
L_0x1da86a0 .functor OR 1, L_0x1da8630, L_0x1da81b0, C4<0>, C4<0>;
L_0x1da8800 .functor XOR 1, L_0x1da8530, L_0x1da8400, C4<0>, C4<0>;
v0x1ca45e0_0 .net "G", 0 0, L_0x1da81b0;  1 drivers
v0x1ca46c0_0 .net "P", 0 0, L_0x1da8530;  1 drivers
v0x1ca4780_0 .net "PandCin", 0 0, L_0x1da8630;  1 drivers
v0x1ca4850_0 .net "a", 0 0, L_0x1da9db0;  alias, 1 drivers
v0x1ca4910_0 .net "b", 0 0, L_0x1da6650;  alias, 1 drivers
v0x1ca4a20_0 .net "carryin", 0 0, L_0x1da8400;  alias, 1 drivers
v0x1ca4ae0_0 .net "carryout", 0 0, L_0x1da86a0;  alias, 1 drivers
v0x1ca4ba0_0 .net "sum", 0 0, L_0x1da8800;  alias, 1 drivers
S_0x1ca4d00 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1ca4040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1da8d00 .functor NOT 1, L_0x1da8d70, C4<0>, C4<0>, C4<0>;
L_0x1da8e60 .functor NOT 1, L_0x1da8ed0, C4<0>, C4<0>, C4<0>;
L_0x1da8fc0 .functor NOT 1, L_0x1da9030, C4<0>, C4<0>, C4<0>;
L_0x1da9120 .functor AND 1, L_0x1da8fc0, L_0x1da8e60, L_0x1da8d00, L_0x1da8800;
L_0x1da9310 .functor AND 1, L_0x1da8fc0, L_0x1da8e60, L_0x1da9380, L_0x1da8970;
L_0x1da9420 .functor AND 1, L_0x1da8fc0, L_0x1da9560, L_0x1da8d00, L_0x7fc9b75cd968;
L_0x1da9650 .functor AND 1, L_0x1da8fc0, L_0x1da96c0, L_0x1da97f0, L_0x1da8bf0;
L_0x1da98e0 .functor AND 1, L_0x1da9a70, L_0x1da8e60, L_0x1da8d00, L_0x1da8b30;
L_0x1da9b60/0/0 .functor OR 1, L_0x1da9120, L_0x1da9310, L_0x1da9420, L_0x1da9650;
L_0x1da9b60/0/4 .functor OR 1, L_0x1da98e0, C4<0>, C4<0>, C4<0>;
L_0x1da9b60 .functor OR 1, L_0x1da9b60/0/0, L_0x1da9b60/0/4, C4<0>, C4<0>;
v0x1ca4fa0_0 .net *"_s1", 0 0, L_0x1da8d70;  1 drivers
v0x1ca5080_0 .net *"_s11", 0 0, L_0x1da96c0;  1 drivers
v0x1ca5160_0 .net *"_s13", 0 0, L_0x1da97f0;  1 drivers
v0x1ca5220_0 .net *"_s15", 0 0, L_0x1da9a70;  1 drivers
v0x1ca5300_0 .net *"_s3", 0 0, L_0x1da8ed0;  1 drivers
v0x1ca5430_0 .net *"_s5", 0 0, L_0x1da9030;  1 drivers
v0x1ca5510_0 .net *"_s7", 0 0, L_0x1da9380;  1 drivers
v0x1ca55f0_0 .net *"_s9", 0 0, L_0x1da9560;  1 drivers
v0x1ca56d0_0 .net "a0", 0 0, L_0x1da8800;  alias, 1 drivers
v0x1ca5800_0 .net "a1", 0 0, L_0x1da8970;  alias, 1 drivers
v0x1ca58a0_0 .net "a2", 0 0, L_0x7fc9b75cd968;  alias, 1 drivers
v0x1ca5960_0 .net "a3", 0 0, L_0x1da8bf0;  alias, 1 drivers
v0x1ca5a20_0 .net "a4", 0 0, L_0x1da8b30;  alias, 1 drivers
v0x1ca5ae0_0 .net "addWire", 0 0, L_0x1da9120;  1 drivers
v0x1ca5ba0_0 .net "nandWire", 0 0, L_0x1da9650;  1 drivers
v0x1ca5c60_0 .net "norWire", 0 0, L_0x1da98e0;  1 drivers
v0x1ca5d20_0 .net "ns0", 0 0, L_0x1da8d00;  1 drivers
v0x1ca5ed0_0 .net "ns1", 0 0, L_0x1da8e60;  1 drivers
v0x1ca5f70_0 .net "ns2", 0 0, L_0x1da8fc0;  1 drivers
v0x1ca6010_0 .net "out", 0 0, L_0x1da9b60;  alias, 1 drivers
v0x1ca60b0_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1ca6170_0 .net "sltWire", 0 0, L_0x1da9420;  1 drivers
v0x1ca6230_0 .net "xorWire", 0 0, L_0x1da9310;  1 drivers
L_0x1da8d70 .part v0x1c5d2a0_0, 0, 1;
L_0x1da8ed0 .part v0x1c5d2a0_0, 1, 1;
L_0x1da9030 .part v0x1c5d2a0_0, 2, 1;
L_0x1da9380 .part v0x1c5d2a0_0, 0, 1;
L_0x1da9560 .part v0x1c5d2a0_0, 1, 1;
L_0x1da96c0 .part v0x1c5d2a0_0, 1, 1;
L_0x1da97f0 .part v0x1c5d2a0_0, 0, 1;
L_0x1da9a70 .part v0x1c5d2a0_0, 2, 1;
S_0x1ca70e0 .scope generate, "genALUs[14]" "genALUs[14]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1c6d700 .param/l "bit" 0 4 127, +C4<01110>;
S_0x1ca7400 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1ca70e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d9b570 .functor XOR 1, L_0x1daa060, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1daa640 .functor NOR 1, L_0x1dabb40, L_0x1daa060, C4<0>, C4<0>;
L_0x1daa740 .functor XOR 1, L_0x1dabb40, L_0x1daa060, C4<0>, C4<0>;
L_0x1daa800 .functor NAND 1, L_0x1dabb40, L_0x1daa060, C4<1>, C4<1>;
L_0x1daa900 .functor XOR 1, v0x1c5d1d0_0, L_0x1daa640, C4<0>, C4<0>;
L_0x1daa9c0 .functor XOR 1, v0x1c5d1d0_0, L_0x1daa800, C4<0>, C4<0>;
v0x1ca97b0_0 .net "a", 0 0, L_0x1dabb40;  1 drivers
v0x1ca98a0_0 .net "addSubtract", 0 0, L_0x1daa5d0;  1 drivers
v0x1ca9940_0 .net "b", 0 0, L_0x1daa060;  1 drivers
v0x1ca99e0_0 .net "bOut", 0 0, L_0x1d9b570;  1 drivers
v0x1ca9ab0_0 .net "carryin", 0 0, L_0x1daa100;  1 drivers
v0x1ca9ba0_0 .net "carryout", 0 0, L_0x1daa470;  1 drivers
v0x1ca9c70_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1ca9d10_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1c701d0_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1c70380_0 .net "nandOut", 0 0, L_0x1daa9c0;  1 drivers
v0x1c70450_0 .net "nandgate", 0 0, L_0x1daa800;  1 drivers
v0x1c704f0_0 .net "norOut", 0 0, L_0x1daa900;  1 drivers
v0x1caa460_0 .net "norgate", 0 0, L_0x1daa640;  1 drivers
v0x1caa500_0 .net "result", 0 0, L_0x1dab8f0;  1 drivers
L_0x7fc9b75cd9b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1caa5a0_0 .net "slt", 0 0, L_0x7fc9b75cd9b0;  1 drivers
v0x1caa640_0 .net "xorgate", 0 0, L_0x1daa740;  1 drivers
S_0x1ca7700 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1ca7400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1daa1f0 .functor AND 1, L_0x1dabb40, L_0x1d9b570, C4<1>, C4<1>;
L_0x1daa2b0 .functor XOR 1, L_0x1dabb40, L_0x1d9b570, C4<0>, C4<0>;
L_0x1daa3b0 .functor AND 1, L_0x1daa2b0, L_0x1daa100, C4<1>, C4<1>;
L_0x1daa470 .functor OR 1, L_0x1daa3b0, L_0x1daa1f0, C4<0>, C4<0>;
L_0x1daa5d0 .functor XOR 1, L_0x1daa2b0, L_0x1daa100, C4<0>, C4<0>;
v0x1ca7980_0 .net "G", 0 0, L_0x1daa1f0;  1 drivers
v0x1ca7a60_0 .net "P", 0 0, L_0x1daa2b0;  1 drivers
v0x1ca7b20_0 .net "PandCin", 0 0, L_0x1daa3b0;  1 drivers
v0x1ca7bf0_0 .net "a", 0 0, L_0x1dabb40;  alias, 1 drivers
v0x1ca7cb0_0 .net "b", 0 0, L_0x1d9b570;  alias, 1 drivers
v0x1ca7dc0_0 .net "carryin", 0 0, L_0x1daa100;  alias, 1 drivers
v0x1ca7e80_0 .net "carryout", 0 0, L_0x1daa470;  alias, 1 drivers
v0x1ca7f40_0 .net "sum", 0 0, L_0x1daa5d0;  alias, 1 drivers
S_0x1ca80a0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1ca7400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1daaad0 .functor NOT 1, L_0x1daab40, C4<0>, C4<0>, C4<0>;
L_0x1daac30 .functor NOT 1, L_0x1daaca0, C4<0>, C4<0>, C4<0>;
L_0x1daad90 .functor NOT 1, L_0x1daae00, C4<0>, C4<0>, C4<0>;
L_0x1daaef0 .functor AND 1, L_0x1daad90, L_0x1daac30, L_0x1daaad0, L_0x1daa5d0;
L_0x1dab0e0 .functor AND 1, L_0x1daad90, L_0x1daac30, L_0x1dab150, L_0x1daa740;
L_0x1dab1f0 .functor AND 1, L_0x1daad90, L_0x1dab2f0, L_0x1daaad0, L_0x7fc9b75cd9b0;
L_0x1dab3e0 .functor AND 1, L_0x1daad90, L_0x1dab450, L_0x1dab580, L_0x1daa9c0;
L_0x1dab670 .functor AND 1, L_0x1dab800, L_0x1daac30, L_0x1daaad0, L_0x1daa900;
L_0x1dab8f0/0/0 .functor OR 1, L_0x1daaef0, L_0x1dab0e0, L_0x1dab1f0, L_0x1dab3e0;
L_0x1dab8f0/0/4 .functor OR 1, L_0x1dab670, C4<0>, C4<0>, C4<0>;
L_0x1dab8f0 .functor OR 1, L_0x1dab8f0/0/0, L_0x1dab8f0/0/4, C4<0>, C4<0>;
v0x1ca8340_0 .net *"_s1", 0 0, L_0x1daab40;  1 drivers
v0x1ca8420_0 .net *"_s11", 0 0, L_0x1dab450;  1 drivers
v0x1ca8500_0 .net *"_s13", 0 0, L_0x1dab580;  1 drivers
v0x1ca85c0_0 .net *"_s15", 0 0, L_0x1dab800;  1 drivers
v0x1ca86a0_0 .net *"_s3", 0 0, L_0x1daaca0;  1 drivers
v0x1ca87d0_0 .net *"_s5", 0 0, L_0x1daae00;  1 drivers
v0x1ca88b0_0 .net *"_s7", 0 0, L_0x1dab150;  1 drivers
v0x1ca8990_0 .net *"_s9", 0 0, L_0x1dab2f0;  1 drivers
v0x1ca8a70_0 .net "a0", 0 0, L_0x1daa5d0;  alias, 1 drivers
v0x1ca8ba0_0 .net "a1", 0 0, L_0x1daa740;  alias, 1 drivers
v0x1ca8c40_0 .net "a2", 0 0, L_0x7fc9b75cd9b0;  alias, 1 drivers
v0x1ca8d00_0 .net "a3", 0 0, L_0x1daa9c0;  alias, 1 drivers
v0x1ca8dc0_0 .net "a4", 0 0, L_0x1daa900;  alias, 1 drivers
v0x1ca8e80_0 .net "addWire", 0 0, L_0x1daaef0;  1 drivers
v0x1ca8f40_0 .net "nandWire", 0 0, L_0x1dab3e0;  1 drivers
v0x1ca9000_0 .net "norWire", 0 0, L_0x1dab670;  1 drivers
v0x1ca90c0_0 .net "ns0", 0 0, L_0x1daaad0;  1 drivers
v0x1ca9270_0 .net "ns1", 0 0, L_0x1daac30;  1 drivers
v0x1ca9310_0 .net "ns2", 0 0, L_0x1daad90;  1 drivers
v0x1ca93b0_0 .net "out", 0 0, L_0x1dab8f0;  alias, 1 drivers
v0x1ca9450_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1ca9510_0 .net "sltWire", 0 0, L_0x1dab1f0;  1 drivers
v0x1ca95d0_0 .net "xorWire", 0 0, L_0x1dab0e0;  1 drivers
L_0x1daab40 .part v0x1c5d2a0_0, 0, 1;
L_0x1daaca0 .part v0x1c5d2a0_0, 1, 1;
L_0x1daae00 .part v0x1c5d2a0_0, 2, 1;
L_0x1dab150 .part v0x1c5d2a0_0, 0, 1;
L_0x1dab2f0 .part v0x1c5d2a0_0, 1, 1;
L_0x1dab450 .part v0x1c5d2a0_0, 1, 1;
L_0x1dab580 .part v0x1c5d2a0_0, 0, 1;
L_0x1dab800 .part v0x1c5d2a0_0, 2, 1;
S_0x1caa750 .scope generate, "genALUs[15]" "genALUs[15]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1caa910 .param/l "bit" 0 4 127, +C4<01111>;
S_0x1caa9d0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1caa750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1dabbe0 .functor XOR 1, L_0x1dad890, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1dac2b0 .functor NOR 1, L_0x1dad7f0, L_0x1dad890, C4<0>, C4<0>;
L_0x1dac3b0 .functor XOR 1, L_0x1dad7f0, L_0x1dad890, C4<0>, C4<0>;
L_0x1dac470 .functor NAND 1, L_0x1dad7f0, L_0x1dad890, C4<1>, C4<1>;
L_0x1dac570 .functor XOR 1, v0x1c5d1d0_0, L_0x1dac2b0, C4<0>, C4<0>;
L_0x1dac630 .functor XOR 1, v0x1c5d1d0_0, L_0x1dac470, C4<0>, C4<0>;
v0x1cacde0_0 .net "a", 0 0, L_0x1dad7f0;  1 drivers
v0x1caced0_0 .net "addSubtract", 0 0, L_0x1dac240;  1 drivers
v0x1cacf70_0 .net "b", 0 0, L_0x1dad890;  1 drivers
v0x1cad010_0 .net "bOut", 0 0, L_0x1dabbe0;  1 drivers
v0x1cad0e0_0 .net "carryin", 0 0, L_0x1dabdc0;  1 drivers
v0x1cad1d0_0 .net "carryout", 0 0, L_0x1dac0e0;  1 drivers
v0x1cad2a0_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1cad340_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1cad3e0_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cad510_0 .net "nandOut", 0 0, L_0x1dac630;  1 drivers
v0x1cad5e0_0 .net "nandgate", 0 0, L_0x1dac470;  1 drivers
v0x1cad680_0 .net "norOut", 0 0, L_0x1dac570;  1 drivers
v0x1cad750_0 .net "norgate", 0 0, L_0x1dac2b0;  1 drivers
v0x1cad7f0_0 .net "result", 0 0, L_0x1dad5a0;  1 drivers
L_0x7fc9b75cd9f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cad8c0_0 .net "slt", 0 0, L_0x7fc9b75cd9f8;  1 drivers
v0x1cad960_0 .net "xorgate", 0 0, L_0x1dac3b0;  1 drivers
S_0x1caacd0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1caa9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1dabc50 .functor AND 1, L_0x1dad7f0, L_0x1dabbe0, C4<1>, C4<1>;
L_0x1dabf20 .functor XOR 1, L_0x1dad7f0, L_0x1dabbe0, C4<0>, C4<0>;
L_0x1dac020 .functor AND 1, L_0x1dabf20, L_0x1dabdc0, C4<1>, C4<1>;
L_0x1dac0e0 .functor OR 1, L_0x1dac020, L_0x1dabc50, C4<0>, C4<0>;
L_0x1dac240 .functor XOR 1, L_0x1dabf20, L_0x1dabdc0, C4<0>, C4<0>;
v0x1caaf70_0 .net "G", 0 0, L_0x1dabc50;  1 drivers
v0x1cab050_0 .net "P", 0 0, L_0x1dabf20;  1 drivers
v0x1cab110_0 .net "PandCin", 0 0, L_0x1dac020;  1 drivers
v0x1cab1e0_0 .net "a", 0 0, L_0x1dad7f0;  alias, 1 drivers
v0x1cab2a0_0 .net "b", 0 0, L_0x1dabbe0;  alias, 1 drivers
v0x1cab3b0_0 .net "carryin", 0 0, L_0x1dabdc0;  alias, 1 drivers
v0x1cab470_0 .net "carryout", 0 0, L_0x1dac0e0;  alias, 1 drivers
v0x1cab530_0 .net "sum", 0 0, L_0x1dac240;  alias, 1 drivers
S_0x1cab690 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1caa9d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1dac740 .functor NOT 1, L_0x1dac7b0, C4<0>, C4<0>, C4<0>;
L_0x1dac8a0 .functor NOT 1, L_0x1dac910, C4<0>, C4<0>, C4<0>;
L_0x1daca00 .functor NOT 1, L_0x1daca70, C4<0>, C4<0>, C4<0>;
L_0x1dacb60 .functor AND 1, L_0x1daca00, L_0x1dac8a0, L_0x1dac740, L_0x1dac240;
L_0x1dacd50 .functor AND 1, L_0x1daca00, L_0x1dac8a0, L_0x1dacdc0, L_0x1dac3b0;
L_0x1dace60 .functor AND 1, L_0x1daca00, L_0x1dacfa0, L_0x1dac740, L_0x7fc9b75cd9f8;
L_0x1dad090 .functor AND 1, L_0x1daca00, L_0x1dad100, L_0x1dad230, L_0x1dac630;
L_0x1dad320 .functor AND 1, L_0x1dad4b0, L_0x1dac8a0, L_0x1dac740, L_0x1dac570;
L_0x1dad5a0/0/0 .functor OR 1, L_0x1dacb60, L_0x1dacd50, L_0x1dace60, L_0x1dad090;
L_0x1dad5a0/0/4 .functor OR 1, L_0x1dad320, C4<0>, C4<0>, C4<0>;
L_0x1dad5a0 .functor OR 1, L_0x1dad5a0/0/0, L_0x1dad5a0/0/4, C4<0>, C4<0>;
v0x1cab970_0 .net *"_s1", 0 0, L_0x1dac7b0;  1 drivers
v0x1caba50_0 .net *"_s11", 0 0, L_0x1dad100;  1 drivers
v0x1cabb30_0 .net *"_s13", 0 0, L_0x1dad230;  1 drivers
v0x1cabbf0_0 .net *"_s15", 0 0, L_0x1dad4b0;  1 drivers
v0x1cabcd0_0 .net *"_s3", 0 0, L_0x1dac910;  1 drivers
v0x1cabe00_0 .net *"_s5", 0 0, L_0x1daca70;  1 drivers
v0x1cabee0_0 .net *"_s7", 0 0, L_0x1dacdc0;  1 drivers
v0x1cabfc0_0 .net *"_s9", 0 0, L_0x1dacfa0;  1 drivers
v0x1cac0a0_0 .net "a0", 0 0, L_0x1dac240;  alias, 1 drivers
v0x1cac1d0_0 .net "a1", 0 0, L_0x1dac3b0;  alias, 1 drivers
v0x1cac270_0 .net "a2", 0 0, L_0x7fc9b75cd9f8;  alias, 1 drivers
v0x1cac330_0 .net "a3", 0 0, L_0x1dac630;  alias, 1 drivers
v0x1cac3f0_0 .net "a4", 0 0, L_0x1dac570;  alias, 1 drivers
v0x1cac4b0_0 .net "addWire", 0 0, L_0x1dacb60;  1 drivers
v0x1cac570_0 .net "nandWire", 0 0, L_0x1dad090;  1 drivers
v0x1cac630_0 .net "norWire", 0 0, L_0x1dad320;  1 drivers
v0x1cac6f0_0 .net "ns0", 0 0, L_0x1dac740;  1 drivers
v0x1cac8a0_0 .net "ns1", 0 0, L_0x1dac8a0;  1 drivers
v0x1cac940_0 .net "ns2", 0 0, L_0x1daca00;  1 drivers
v0x1cac9e0_0 .net "out", 0 0, L_0x1dad5a0;  alias, 1 drivers
v0x1caca80_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cacb40_0 .net "sltWire", 0 0, L_0x1dace60;  1 drivers
v0x1cacc00_0 .net "xorWire", 0 0, L_0x1dacd50;  1 drivers
L_0x1dac7b0 .part v0x1c5d2a0_0, 0, 1;
L_0x1dac910 .part v0x1c5d2a0_0, 1, 1;
L_0x1daca70 .part v0x1c5d2a0_0, 2, 1;
L_0x1dacdc0 .part v0x1c5d2a0_0, 0, 1;
L_0x1dacfa0 .part v0x1c5d2a0_0, 1, 1;
L_0x1dad100 .part v0x1c5d2a0_0, 1, 1;
L_0x1dad230 .part v0x1c5d2a0_0, 0, 1;
L_0x1dad4b0 .part v0x1c5d2a0_0, 2, 1;
S_0x1cadab0 .scope generate, "genALUs[16]" "genALUs[16]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1cadc70 .param/l "bit" 0 4 127, +C4<010000>;
S_0x1cadd30 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1cadab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1dadaa0 .functor XOR 1, L_0x1dad930, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1dadf60 .functor NOR 1, L_0x1daf510, L_0x1dad930, C4<0>, C4<0>;
L_0x1dae060 .functor XOR 1, L_0x1daf510, L_0x1dad930, C4<0>, C4<0>;
L_0x1dae120 .functor NAND 1, L_0x1daf510, L_0x1dad930, C4<1>, C4<1>;
L_0x1dae220 .functor XOR 1, v0x1c5d1d0_0, L_0x1dadf60, C4<0>, C4<0>;
L_0x1cac140 .functor XOR 1, v0x1c5d1d0_0, L_0x1dae120, C4<0>, C4<0>;
v0x1cb0100_0 .net "a", 0 0, L_0x1daf510;  1 drivers
v0x1cb01f0_0 .net "addSubtract", 0 0, L_0x1dadef0;  1 drivers
v0x1cb0290_0 .net "b", 0 0, L_0x1dad930;  1 drivers
v0x1cb0330_0 .net "bOut", 0 0, L_0x1dadaa0;  1 drivers
v0x1cb0400_0 .net "carryin", 0 0, L_0x1dad9d0;  1 drivers
v0x1cb04f0_0 .net "carryout", 0 0, L_0x1dadd90;  1 drivers
v0x1cb05c0_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1cb0660_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1cb0700_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cb0830_0 .net "nandOut", 0 0, L_0x1cac140;  1 drivers
v0x1cb0900_0 .net "nandgate", 0 0, L_0x1dae120;  1 drivers
v0x1cb09a0_0 .net "norOut", 0 0, L_0x1dae220;  1 drivers
v0x1cb0a70_0 .net "norgate", 0 0, L_0x1dadf60;  1 drivers
v0x1cb0b10_0 .net "result", 0 0, L_0x1daf2c0;  1 drivers
L_0x7fc9b75cda40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cb0be0_0 .net "slt", 0 0, L_0x7fc9b75cda40;  1 drivers
v0x1cb0c80_0 .net "xorgate", 0 0, L_0x1dae060;  1 drivers
S_0x1cae030 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1cadd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1dadb10 .functor AND 1, L_0x1daf510, L_0x1dadaa0, C4<1>, C4<1>;
L_0x1dadbd0 .functor XOR 1, L_0x1daf510, L_0x1dadaa0, C4<0>, C4<0>;
L_0x1dadcd0 .functor AND 1, L_0x1dadbd0, L_0x1dad9d0, C4<1>, C4<1>;
L_0x1dadd90 .functor OR 1, L_0x1dadcd0, L_0x1dadb10, C4<0>, C4<0>;
L_0x1dadef0 .functor XOR 1, L_0x1dadbd0, L_0x1dad9d0, C4<0>, C4<0>;
v0x1cae2d0_0 .net "G", 0 0, L_0x1dadb10;  1 drivers
v0x1cae3b0_0 .net "P", 0 0, L_0x1dadbd0;  1 drivers
v0x1cae470_0 .net "PandCin", 0 0, L_0x1dadcd0;  1 drivers
v0x1cae540_0 .net "a", 0 0, L_0x1daf510;  alias, 1 drivers
v0x1cae600_0 .net "b", 0 0, L_0x1dadaa0;  alias, 1 drivers
v0x1cae710_0 .net "carryin", 0 0, L_0x1dad9d0;  alias, 1 drivers
v0x1cae7d0_0 .net "carryout", 0 0, L_0x1dadd90;  alias, 1 drivers
v0x1cae890_0 .net "sum", 0 0, L_0x1dadef0;  alias, 1 drivers
S_0x1cae9f0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1cadd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1ca5770 .functor NOT 1, L_0x1cdd5f0, C4<0>, C4<0>, C4<0>;
L_0x1cdd6e0 .functor NOT 1, L_0x1cdd750, C4<0>, C4<0>, C4<0>;
L_0x1cdd840 .functor NOT 1, L_0x1cdd8b0, C4<0>, C4<0>, C4<0>;
L_0x1ca2340 .functor AND 1, L_0x1cdd840, L_0x1cdd6e0, L_0x1ca5770, L_0x1dadef0;
L_0x1daeaa0 .functor AND 1, L_0x1cdd840, L_0x1cdd6e0, L_0x1daeb10, L_0x1dae060;
L_0x1daebb0 .functor AND 1, L_0x1cdd840, L_0x1daed00, L_0x1ca5770, L_0x7fc9b75cda40;
L_0x1daedf0 .functor AND 1, L_0x1cdd840, L_0x1daee60, L_0x1daef50, L_0x1cac140;
L_0x1daf040 .functor AND 1, L_0x1daf1d0, L_0x1cdd6e0, L_0x1ca5770, L_0x1dae220;
L_0x1daf2c0/0/0 .functor OR 1, L_0x1ca2340, L_0x1daeaa0, L_0x1daebb0, L_0x1daedf0;
L_0x1daf2c0/0/4 .functor OR 1, L_0x1daf040, C4<0>, C4<0>, C4<0>;
L_0x1daf2c0 .functor OR 1, L_0x1daf2c0/0/0, L_0x1daf2c0/0/4, C4<0>, C4<0>;
v0x1caec90_0 .net *"_s1", 0 0, L_0x1cdd5f0;  1 drivers
v0x1caed70_0 .net *"_s11", 0 0, L_0x1daee60;  1 drivers
v0x1caee50_0 .net *"_s13", 0 0, L_0x1daef50;  1 drivers
v0x1caef10_0 .net *"_s15", 0 0, L_0x1daf1d0;  1 drivers
v0x1caeff0_0 .net *"_s3", 0 0, L_0x1cdd750;  1 drivers
v0x1caf120_0 .net *"_s5", 0 0, L_0x1cdd8b0;  1 drivers
v0x1caf200_0 .net *"_s7", 0 0, L_0x1daeb10;  1 drivers
v0x1caf2e0_0 .net *"_s9", 0 0, L_0x1daed00;  1 drivers
v0x1caf3c0_0 .net "a0", 0 0, L_0x1dadef0;  alias, 1 drivers
v0x1caf4f0_0 .net "a1", 0 0, L_0x1dae060;  alias, 1 drivers
v0x1caf590_0 .net "a2", 0 0, L_0x7fc9b75cda40;  alias, 1 drivers
v0x1caf650_0 .net "a3", 0 0, L_0x1cac140;  alias, 1 drivers
v0x1caf710_0 .net "a4", 0 0, L_0x1dae220;  alias, 1 drivers
v0x1caf7d0_0 .net "addWire", 0 0, L_0x1ca2340;  1 drivers
v0x1caf890_0 .net "nandWire", 0 0, L_0x1daedf0;  1 drivers
v0x1caf950_0 .net "norWire", 0 0, L_0x1daf040;  1 drivers
v0x1cafa10_0 .net "ns0", 0 0, L_0x1ca5770;  1 drivers
v0x1cafbc0_0 .net "ns1", 0 0, L_0x1cdd6e0;  1 drivers
v0x1cafc60_0 .net "ns2", 0 0, L_0x1cdd840;  1 drivers
v0x1cafd00_0 .net "out", 0 0, L_0x1daf2c0;  alias, 1 drivers
v0x1cafda0_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cafe60_0 .net "sltWire", 0 0, L_0x1daebb0;  1 drivers
v0x1caff20_0 .net "xorWire", 0 0, L_0x1daeaa0;  1 drivers
L_0x1cdd5f0 .part v0x1c5d2a0_0, 0, 1;
L_0x1cdd750 .part v0x1c5d2a0_0, 1, 1;
L_0x1cdd8b0 .part v0x1c5d2a0_0, 2, 1;
L_0x1daeb10 .part v0x1c5d2a0_0, 0, 1;
L_0x1daed00 .part v0x1c5d2a0_0, 1, 1;
L_0x1daee60 .part v0x1c5d2a0_0, 1, 1;
L_0x1daef50 .part v0x1c5d2a0_0, 0, 1;
L_0x1daf1d0 .part v0x1c5d2a0_0, 2, 1;
S_0x1cb0dd0 .scope generate, "genALUs[17]" "genALUs[17]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1cb0f90 .param/l "bit" 0 4 127, +C4<010001>;
S_0x1cb1050 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1cb0dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1cde0f0 .functor XOR 1, L_0x1db1350, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1dafdf0 .functor NOR 1, L_0x1db12b0, L_0x1db1350, C4<0>, C4<0>;
L_0x1dafef0 .functor XOR 1, L_0x1db12b0, L_0x1db1350, C4<0>, C4<0>;
L_0x1daffb0 .functor NAND 1, L_0x1db12b0, L_0x1db1350, C4<1>, C4<1>;
L_0x1db00b0 .functor XOR 1, v0x1c5d1d0_0, L_0x1dafdf0, C4<0>, C4<0>;
L_0x1db0170 .functor XOR 1, v0x1c5d1d0_0, L_0x1daffb0, C4<0>, C4<0>;
v0x1cb3420_0 .net "a", 0 0, L_0x1db12b0;  1 drivers
v0x1cb3510_0 .net "addSubtract", 0 0, L_0x1dafd80;  1 drivers
v0x1cb35b0_0 .net "b", 0 0, L_0x1db1350;  1 drivers
v0x1cb3650_0 .net "bOut", 0 0, L_0x1cde0f0;  1 drivers
v0x1cb3720_0 .net "carryin", 0 0, L_0x1daf9d0;  1 drivers
v0x1cb3810_0 .net "carryout", 0 0, L_0x1dafc20;  1 drivers
v0x1cb38e0_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1cb3980_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1cb3a20_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cb3b50_0 .net "nandOut", 0 0, L_0x1db0170;  1 drivers
v0x1cb3c20_0 .net "nandgate", 0 0, L_0x1daffb0;  1 drivers
v0x1cb3cc0_0 .net "norOut", 0 0, L_0x1db00b0;  1 drivers
v0x1cb3d90_0 .net "norgate", 0 0, L_0x1dafdf0;  1 drivers
v0x1cb3e30_0 .net "result", 0 0, L_0x1db1060;  1 drivers
L_0x7fc9b75cda88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cb3f00_0 .net "slt", 0 0, L_0x7fc9b75cda88;  1 drivers
v0x1cb3fa0_0 .net "xorgate", 0 0, L_0x1dafef0;  1 drivers
S_0x1cb1350 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1cb1050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1cde160 .functor AND 1, L_0x1db12b0, L_0x1cde0f0, C4<1>, C4<1>;
L_0x1daf600 .functor XOR 1, L_0x1db12b0, L_0x1cde0f0, C4<0>, C4<0>;
L_0x1dafb60 .functor AND 1, L_0x1daf600, L_0x1daf9d0, C4<1>, C4<1>;
L_0x1dafc20 .functor OR 1, L_0x1dafb60, L_0x1cde160, C4<0>, C4<0>;
L_0x1dafd80 .functor XOR 1, L_0x1daf600, L_0x1daf9d0, C4<0>, C4<0>;
v0x1cb15f0_0 .net "G", 0 0, L_0x1cde160;  1 drivers
v0x1cb16d0_0 .net "P", 0 0, L_0x1daf600;  1 drivers
v0x1cb1790_0 .net "PandCin", 0 0, L_0x1dafb60;  1 drivers
v0x1cb1860_0 .net "a", 0 0, L_0x1db12b0;  alias, 1 drivers
v0x1cb1920_0 .net "b", 0 0, L_0x1cde0f0;  alias, 1 drivers
v0x1cb1a30_0 .net "carryin", 0 0, L_0x1daf9d0;  alias, 1 drivers
v0x1cb1af0_0 .net "carryout", 0 0, L_0x1dafc20;  alias, 1 drivers
v0x1cb1bb0_0 .net "sum", 0 0, L_0x1dafd80;  alias, 1 drivers
S_0x1cb1d10 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1cb1050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1db0280 .functor NOT 1, L_0x1db02f0, C4<0>, C4<0>, C4<0>;
L_0x1db03e0 .functor NOT 1, L_0x1db0450, C4<0>, C4<0>, C4<0>;
L_0x1db0540 .functor NOT 1, L_0x1db05b0, C4<0>, C4<0>, C4<0>;
L_0x1db06a0 .functor AND 1, L_0x1db0540, L_0x1db03e0, L_0x1db0280, L_0x1dafd80;
L_0x1db0890 .functor AND 1, L_0x1db0540, L_0x1db03e0, L_0x1db0900, L_0x1dafef0;
L_0x1db09a0 .functor AND 1, L_0x1db0540, L_0x1db0aa0, L_0x1db0280, L_0x7fc9b75cda88;
L_0x1db0b90 .functor AND 1, L_0x1db0540, L_0x1db0c00, L_0x1db0cf0, L_0x1db0170;
L_0x1db0de0 .functor AND 1, L_0x1db0f70, L_0x1db03e0, L_0x1db0280, L_0x1db00b0;
L_0x1db1060/0/0 .functor OR 1, L_0x1db06a0, L_0x1db0890, L_0x1db09a0, L_0x1db0b90;
L_0x1db1060/0/4 .functor OR 1, L_0x1db0de0, C4<0>, C4<0>, C4<0>;
L_0x1db1060 .functor OR 1, L_0x1db1060/0/0, L_0x1db1060/0/4, C4<0>, C4<0>;
v0x1cb1fb0_0 .net *"_s1", 0 0, L_0x1db02f0;  1 drivers
v0x1cb2090_0 .net *"_s11", 0 0, L_0x1db0c00;  1 drivers
v0x1cb2170_0 .net *"_s13", 0 0, L_0x1db0cf0;  1 drivers
v0x1cb2230_0 .net *"_s15", 0 0, L_0x1db0f70;  1 drivers
v0x1cb2310_0 .net *"_s3", 0 0, L_0x1db0450;  1 drivers
v0x1cb2440_0 .net *"_s5", 0 0, L_0x1db05b0;  1 drivers
v0x1cb2520_0 .net *"_s7", 0 0, L_0x1db0900;  1 drivers
v0x1cb2600_0 .net *"_s9", 0 0, L_0x1db0aa0;  1 drivers
v0x1cb26e0_0 .net "a0", 0 0, L_0x1dafd80;  alias, 1 drivers
v0x1cb2810_0 .net "a1", 0 0, L_0x1dafef0;  alias, 1 drivers
v0x1cb28b0_0 .net "a2", 0 0, L_0x7fc9b75cda88;  alias, 1 drivers
v0x1cb2970_0 .net "a3", 0 0, L_0x1db0170;  alias, 1 drivers
v0x1cb2a30_0 .net "a4", 0 0, L_0x1db00b0;  alias, 1 drivers
v0x1cb2af0_0 .net "addWire", 0 0, L_0x1db06a0;  1 drivers
v0x1cb2bb0_0 .net "nandWire", 0 0, L_0x1db0b90;  1 drivers
v0x1cb2c70_0 .net "norWire", 0 0, L_0x1db0de0;  1 drivers
v0x1cb2d30_0 .net "ns0", 0 0, L_0x1db0280;  1 drivers
v0x1cb2ee0_0 .net "ns1", 0 0, L_0x1db03e0;  1 drivers
v0x1cb2f80_0 .net "ns2", 0 0, L_0x1db0540;  1 drivers
v0x1cb3020_0 .net "out", 0 0, L_0x1db1060;  alias, 1 drivers
v0x1cb30c0_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cb3180_0 .net "sltWire", 0 0, L_0x1db09a0;  1 drivers
v0x1cb3240_0 .net "xorWire", 0 0, L_0x1db0890;  1 drivers
L_0x1db02f0 .part v0x1c5d2a0_0, 0, 1;
L_0x1db0450 .part v0x1c5d2a0_0, 1, 1;
L_0x1db05b0 .part v0x1c5d2a0_0, 2, 1;
L_0x1db0900 .part v0x1c5d2a0_0, 0, 1;
L_0x1db0aa0 .part v0x1c5d2a0_0, 1, 1;
L_0x1db0c00 .part v0x1c5d2a0_0, 1, 1;
L_0x1db0cf0 .part v0x1c5d2a0_0, 0, 1;
L_0x1db0f70 .part v0x1c5d2a0_0, 2, 1;
S_0x1cb40f0 .scope generate, "genALUs[18]" "genALUs[18]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1cb42b0 .param/l "bit" 0 4 127, +C4<010010>;
S_0x1cb4370 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1cb40f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1db1590 .functor XOR 1, L_0x1db13f0, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1db1a00 .functor NOR 1, L_0x1db2f50, L_0x1db13f0, C4<0>, C4<0>;
L_0x1db1b50 .functor XOR 1, L_0x1db2f50, L_0x1db13f0, C4<0>, C4<0>;
L_0x1db1c10 .functor NAND 1, L_0x1db2f50, L_0x1db13f0, C4<1>, C4<1>;
L_0x1db1d10 .functor XOR 1, v0x1c5d1d0_0, L_0x1db1a00, C4<0>, C4<0>;
L_0x1db1dd0 .functor XOR 1, v0x1c5d1d0_0, L_0x1db1c10, C4<0>, C4<0>;
v0x1cb6740_0 .net "a", 0 0, L_0x1db2f50;  1 drivers
v0x1cb6830_0 .net "addSubtract", 0 0, L_0x1db1990;  1 drivers
v0x1cb68d0_0 .net "b", 0 0, L_0x1db13f0;  1 drivers
v0x1cb6970_0 .net "bOut", 0 0, L_0x1db1590;  1 drivers
v0x1cb6a40_0 .net "carryin", 0 0, L_0x1db1490;  1 drivers
v0x1cb6b30_0 .net "carryout", 0 0, L_0x1db1830;  1 drivers
v0x1cb6c00_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1cb6ca0_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1cb6d40_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cb6e70_0 .net "nandOut", 0 0, L_0x1db1dd0;  1 drivers
v0x1cb6f40_0 .net "nandgate", 0 0, L_0x1db1c10;  1 drivers
v0x1cb6fe0_0 .net "norOut", 0 0, L_0x1db1d10;  1 drivers
v0x1cb7080_0 .net "norgate", 0 0, L_0x1db1a00;  1 drivers
v0x1cb7120_0 .net "result", 0 0, L_0x1db2d00;  1 drivers
L_0x7fc9b75cdad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cb71c0_0 .net "slt", 0 0, L_0x7fc9b75cdad0;  1 drivers
v0x1cb7260_0 .net "xorgate", 0 0, L_0x1db1b50;  1 drivers
S_0x1cb4670 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1cb4370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1db1600 .functor AND 1, L_0x1db2f50, L_0x1db1590, C4<1>, C4<1>;
L_0x1db1670 .functor XOR 1, L_0x1db2f50, L_0x1db1590, C4<0>, C4<0>;
L_0x1db1770 .functor AND 1, L_0x1db1670, L_0x1db1490, C4<1>, C4<1>;
L_0x1db1830 .functor OR 1, L_0x1db1770, L_0x1db1600, C4<0>, C4<0>;
L_0x1db1990 .functor XOR 1, L_0x1db1670, L_0x1db1490, C4<0>, C4<0>;
v0x1cb4910_0 .net "G", 0 0, L_0x1db1600;  1 drivers
v0x1cb49f0_0 .net "P", 0 0, L_0x1db1670;  1 drivers
v0x1cb4ab0_0 .net "PandCin", 0 0, L_0x1db1770;  1 drivers
v0x1cb4b80_0 .net "a", 0 0, L_0x1db2f50;  alias, 1 drivers
v0x1cb4c40_0 .net "b", 0 0, L_0x1db1590;  alias, 1 drivers
v0x1cb4d50_0 .net "carryin", 0 0, L_0x1db1490;  alias, 1 drivers
v0x1cb4e10_0 .net "carryout", 0 0, L_0x1db1830;  alias, 1 drivers
v0x1cb4ed0_0 .net "sum", 0 0, L_0x1db1990;  alias, 1 drivers
S_0x1cb5030 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1cb4370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1db1ee0 .functor NOT 1, L_0x1db1f50, C4<0>, C4<0>, C4<0>;
L_0x1db2040 .functor NOT 1, L_0x1db20b0, C4<0>, C4<0>, C4<0>;
L_0x1db21a0 .functor NOT 1, L_0x1db2210, C4<0>, C4<0>, C4<0>;
L_0x1db2300 .functor AND 1, L_0x1db21a0, L_0x1db2040, L_0x1db1ee0, L_0x1db1990;
L_0x1db24f0 .functor AND 1, L_0x1db21a0, L_0x1db2040, L_0x1db2560, L_0x1db1b50;
L_0x1db2600 .functor AND 1, L_0x1db21a0, L_0x1db2700, L_0x1db1ee0, L_0x7fc9b75cdad0;
L_0x1db27f0 .functor AND 1, L_0x1db21a0, L_0x1db2860, L_0x1db2990, L_0x1db1dd0;
L_0x1db2a80 .functor AND 1, L_0x1db2c10, L_0x1db2040, L_0x1db1ee0, L_0x1db1d10;
L_0x1db2d00/0/0 .functor OR 1, L_0x1db2300, L_0x1db24f0, L_0x1db2600, L_0x1db27f0;
L_0x1db2d00/0/4 .functor OR 1, L_0x1db2a80, C4<0>, C4<0>, C4<0>;
L_0x1db2d00 .functor OR 1, L_0x1db2d00/0/0, L_0x1db2d00/0/4, C4<0>, C4<0>;
v0x1cb52d0_0 .net *"_s1", 0 0, L_0x1db1f50;  1 drivers
v0x1cb53b0_0 .net *"_s11", 0 0, L_0x1db2860;  1 drivers
v0x1cb5490_0 .net *"_s13", 0 0, L_0x1db2990;  1 drivers
v0x1cb5550_0 .net *"_s15", 0 0, L_0x1db2c10;  1 drivers
v0x1cb5630_0 .net *"_s3", 0 0, L_0x1db20b0;  1 drivers
v0x1cb5760_0 .net *"_s5", 0 0, L_0x1db2210;  1 drivers
v0x1cb5840_0 .net *"_s7", 0 0, L_0x1db2560;  1 drivers
v0x1cb5920_0 .net *"_s9", 0 0, L_0x1db2700;  1 drivers
v0x1cb5a00_0 .net "a0", 0 0, L_0x1db1990;  alias, 1 drivers
v0x1cb5b30_0 .net "a1", 0 0, L_0x1db1b50;  alias, 1 drivers
v0x1cb5bd0_0 .net "a2", 0 0, L_0x7fc9b75cdad0;  alias, 1 drivers
v0x1cb5c90_0 .net "a3", 0 0, L_0x1db1dd0;  alias, 1 drivers
v0x1cb5d50_0 .net "a4", 0 0, L_0x1db1d10;  alias, 1 drivers
v0x1cb5e10_0 .net "addWire", 0 0, L_0x1db2300;  1 drivers
v0x1cb5ed0_0 .net "nandWire", 0 0, L_0x1db27f0;  1 drivers
v0x1cb5f90_0 .net "norWire", 0 0, L_0x1db2a80;  1 drivers
v0x1cb6050_0 .net "ns0", 0 0, L_0x1db1ee0;  1 drivers
v0x1cb6200_0 .net "ns1", 0 0, L_0x1db2040;  1 drivers
v0x1cb62a0_0 .net "ns2", 0 0, L_0x1db21a0;  1 drivers
v0x1cb6340_0 .net "out", 0 0, L_0x1db2d00;  alias, 1 drivers
v0x1cb63e0_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cb64a0_0 .net "sltWire", 0 0, L_0x1db2600;  1 drivers
v0x1cb6560_0 .net "xorWire", 0 0, L_0x1db24f0;  1 drivers
L_0x1db1f50 .part v0x1c5d2a0_0, 0, 1;
L_0x1db20b0 .part v0x1c5d2a0_0, 1, 1;
L_0x1db2210 .part v0x1c5d2a0_0, 2, 1;
L_0x1db2560 .part v0x1c5d2a0_0, 0, 1;
L_0x1db2700 .part v0x1c5d2a0_0, 1, 1;
L_0x1db2860 .part v0x1c5d2a0_0, 1, 1;
L_0x1db2990 .part v0x1c5d2a0_0, 0, 1;
L_0x1db2c10 .part v0x1c5d2a0_0, 2, 1;
S_0x1cb73e0 .scope generate, "genALUs[19]" "genALUs[19]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1cb75a0 .param/l "bit" 0 4 127, +C4<010011>;
S_0x1cb7660 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1cb73e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1db2ff0 .functor XOR 1, L_0x1db4ca0, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1db36c0 .functor NOR 1, L_0x1db4c00, L_0x1db4ca0, C4<0>, C4<0>;
L_0x1db37c0 .functor XOR 1, L_0x1db4c00, L_0x1db4ca0, C4<0>, C4<0>;
L_0x1db3880 .functor NAND 1, L_0x1db4c00, L_0x1db4ca0, C4<1>, C4<1>;
L_0x1db3980 .functor XOR 1, v0x1c5d1d0_0, L_0x1db36c0, C4<0>, C4<0>;
L_0x1db3a40 .functor XOR 1, v0x1c5d1d0_0, L_0x1db3880, C4<0>, C4<0>;
v0x1cb9a70_0 .net "a", 0 0, L_0x1db4c00;  1 drivers
v0x1cb9b60_0 .net "addSubtract", 0 0, L_0x1db3650;  1 drivers
v0x1cb9c00_0 .net "b", 0 0, L_0x1db4ca0;  1 drivers
v0x1cb9ca0_0 .net "bOut", 0 0, L_0x1db2ff0;  1 drivers
v0x1cb9d70_0 .net "carryin", 0 0, L_0x1db3230;  1 drivers
v0x1cb9e60_0 .net "carryout", 0 0, L_0x1db34f0;  1 drivers
v0x1cb9f30_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1cb9fd0_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1cba070_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cba1a0_0 .net "nandOut", 0 0, L_0x1db3a40;  1 drivers
v0x1cba270_0 .net "nandgate", 0 0, L_0x1db3880;  1 drivers
v0x1cba310_0 .net "norOut", 0 0, L_0x1db3980;  1 drivers
v0x1cba3e0_0 .net "norgate", 0 0, L_0x1db36c0;  1 drivers
v0x1cba480_0 .net "result", 0 0, L_0x1db49b0;  1 drivers
L_0x7fc9b75cdb18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cba550_0 .net "slt", 0 0, L_0x7fc9b75cdb18;  1 drivers
v0x1cba5f0_0 .net "xorgate", 0 0, L_0x1db37c0;  1 drivers
S_0x1cb7960 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1cb7660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1db3060 .functor AND 1, L_0x1db4c00, L_0x1db2ff0, C4<1>, C4<1>;
L_0x1db3120 .functor XOR 1, L_0x1db4c00, L_0x1db2ff0, C4<0>, C4<0>;
L_0x1db3480 .functor AND 1, L_0x1db3120, L_0x1db3230, C4<1>, C4<1>;
L_0x1db34f0 .functor OR 1, L_0x1db3480, L_0x1db3060, C4<0>, C4<0>;
L_0x1db3650 .functor XOR 1, L_0x1db3120, L_0x1db3230, C4<0>, C4<0>;
v0x1cb7c00_0 .net "G", 0 0, L_0x1db3060;  1 drivers
v0x1cb7ce0_0 .net "P", 0 0, L_0x1db3120;  1 drivers
v0x1cb7da0_0 .net "PandCin", 0 0, L_0x1db3480;  1 drivers
v0x1cb7e70_0 .net "a", 0 0, L_0x1db4c00;  alias, 1 drivers
v0x1cb7f30_0 .net "b", 0 0, L_0x1db2ff0;  alias, 1 drivers
v0x1cb8040_0 .net "carryin", 0 0, L_0x1db3230;  alias, 1 drivers
v0x1cb8100_0 .net "carryout", 0 0, L_0x1db34f0;  alias, 1 drivers
v0x1cb81c0_0 .net "sum", 0 0, L_0x1db3650;  alias, 1 drivers
S_0x1cb8320 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1cb7660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1db3b50 .functor NOT 1, L_0x1db3bc0, C4<0>, C4<0>, C4<0>;
L_0x1db3cb0 .functor NOT 1, L_0x1db3d20, C4<0>, C4<0>, C4<0>;
L_0x1db3e10 .functor NOT 1, L_0x1db3e80, C4<0>, C4<0>, C4<0>;
L_0x1db3f70 .functor AND 1, L_0x1db3e10, L_0x1db3cb0, L_0x1db3b50, L_0x1db3650;
L_0x1db4160 .functor AND 1, L_0x1db3e10, L_0x1db3cb0, L_0x1db41d0, L_0x1db37c0;
L_0x1db4270 .functor AND 1, L_0x1db3e10, L_0x1db43b0, L_0x1db3b50, L_0x7fc9b75cdb18;
L_0x1db44a0 .functor AND 1, L_0x1db3e10, L_0x1db4510, L_0x1db4640, L_0x1db3a40;
L_0x1db4730 .functor AND 1, L_0x1db48c0, L_0x1db3cb0, L_0x1db3b50, L_0x1db3980;
L_0x1db49b0/0/0 .functor OR 1, L_0x1db3f70, L_0x1db4160, L_0x1db4270, L_0x1db44a0;
L_0x1db49b0/0/4 .functor OR 1, L_0x1db4730, C4<0>, C4<0>, C4<0>;
L_0x1db49b0 .functor OR 1, L_0x1db49b0/0/0, L_0x1db49b0/0/4, C4<0>, C4<0>;
v0x1cb8600_0 .net *"_s1", 0 0, L_0x1db3bc0;  1 drivers
v0x1cb86e0_0 .net *"_s11", 0 0, L_0x1db4510;  1 drivers
v0x1cb87c0_0 .net *"_s13", 0 0, L_0x1db4640;  1 drivers
v0x1cb8880_0 .net *"_s15", 0 0, L_0x1db48c0;  1 drivers
v0x1cb8960_0 .net *"_s3", 0 0, L_0x1db3d20;  1 drivers
v0x1cb8a90_0 .net *"_s5", 0 0, L_0x1db3e80;  1 drivers
v0x1cb8b70_0 .net *"_s7", 0 0, L_0x1db41d0;  1 drivers
v0x1cb8c50_0 .net *"_s9", 0 0, L_0x1db43b0;  1 drivers
v0x1cb8d30_0 .net "a0", 0 0, L_0x1db3650;  alias, 1 drivers
v0x1cb8e60_0 .net "a1", 0 0, L_0x1db37c0;  alias, 1 drivers
v0x1cb8f00_0 .net "a2", 0 0, L_0x7fc9b75cdb18;  alias, 1 drivers
v0x1cb8fc0_0 .net "a3", 0 0, L_0x1db3a40;  alias, 1 drivers
v0x1cb9080_0 .net "a4", 0 0, L_0x1db3980;  alias, 1 drivers
v0x1cb9140_0 .net "addWire", 0 0, L_0x1db3f70;  1 drivers
v0x1cb9200_0 .net "nandWire", 0 0, L_0x1db44a0;  1 drivers
v0x1cb92c0_0 .net "norWire", 0 0, L_0x1db4730;  1 drivers
v0x1cb9380_0 .net "ns0", 0 0, L_0x1db3b50;  1 drivers
v0x1cb9530_0 .net "ns1", 0 0, L_0x1db3cb0;  1 drivers
v0x1cb95d0_0 .net "ns2", 0 0, L_0x1db3e10;  1 drivers
v0x1cb9670_0 .net "out", 0 0, L_0x1db49b0;  alias, 1 drivers
v0x1cb9710_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cb97d0_0 .net "sltWire", 0 0, L_0x1db4270;  1 drivers
v0x1cb9890_0 .net "xorWire", 0 0, L_0x1db4160;  1 drivers
L_0x1db3bc0 .part v0x1c5d2a0_0, 0, 1;
L_0x1db3d20 .part v0x1c5d2a0_0, 1, 1;
L_0x1db3e80 .part v0x1c5d2a0_0, 2, 1;
L_0x1db41d0 .part v0x1c5d2a0_0, 0, 1;
L_0x1db43b0 .part v0x1c5d2a0_0, 1, 1;
L_0x1db4510 .part v0x1c5d2a0_0, 1, 1;
L_0x1db4640 .part v0x1c5d2a0_0, 0, 1;
L_0x1db48c0 .part v0x1c5d2a0_0, 2, 1;
S_0x1cba740 .scope generate, "genALUs[20]" "genALUs[20]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1cba900 .param/l "bit" 0 4 127, +C4<010100>;
S_0x1cba9c0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1cba740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1db3360 .functor XOR 1, L_0x1db4d40, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1db53b0 .functor NOR 1, L_0x1db68f0, L_0x1db4d40, C4<0>, C4<0>;
L_0x1db54b0 .functor XOR 1, L_0x1db68f0, L_0x1db4d40, C4<0>, C4<0>;
L_0x1db5570 .functor NAND 1, L_0x1db68f0, L_0x1db4d40, C4<1>, C4<1>;
L_0x1db5670 .functor XOR 1, v0x1c5d1d0_0, L_0x1db53b0, C4<0>, C4<0>;
L_0x1db5730 .functor XOR 1, v0x1c5d1d0_0, L_0x1db5570, C4<0>, C4<0>;
v0x1cbcd90_0 .net "a", 0 0, L_0x1db68f0;  1 drivers
v0x1cbce80_0 .net "addSubtract", 0 0, L_0x1db5340;  1 drivers
v0x1cbcf20_0 .net "b", 0 0, L_0x1db4d40;  1 drivers
v0x1cbcfc0_0 .net "bOut", 0 0, L_0x1db3360;  1 drivers
v0x1cbd090_0 .net "carryin", 0 0, L_0x1db4de0;  1 drivers
v0x1cbd180_0 .net "carryout", 0 0, L_0x1db51e0;  1 drivers
v0x1cbd250_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1cbd2f0_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1cbd390_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cbd4c0_0 .net "nandOut", 0 0, L_0x1db5730;  1 drivers
v0x1cbd590_0 .net "nandgate", 0 0, L_0x1db5570;  1 drivers
v0x1cbd630_0 .net "norOut", 0 0, L_0x1db5670;  1 drivers
v0x1cbd700_0 .net "norgate", 0 0, L_0x1db53b0;  1 drivers
v0x1cbd7a0_0 .net "result", 0 0, L_0x1db66a0;  1 drivers
L_0x7fc9b75cdb60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cbd870_0 .net "slt", 0 0, L_0x7fc9b75cdb60;  1 drivers
v0x1cbd910_0 .net "xorgate", 0 0, L_0x1db54b0;  1 drivers
S_0x1cbacc0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1cba9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1db4f60 .functor AND 1, L_0x1db68f0, L_0x1db3360, C4<1>, C4<1>;
L_0x1db5020 .functor XOR 1, L_0x1db68f0, L_0x1db3360, C4<0>, C4<0>;
L_0x1db5120 .functor AND 1, L_0x1db5020, L_0x1db4de0, C4<1>, C4<1>;
L_0x1db51e0 .functor OR 1, L_0x1db5120, L_0x1db4f60, C4<0>, C4<0>;
L_0x1db5340 .functor XOR 1, L_0x1db5020, L_0x1db4de0, C4<0>, C4<0>;
v0x1cbaf60_0 .net "G", 0 0, L_0x1db4f60;  1 drivers
v0x1cbb040_0 .net "P", 0 0, L_0x1db5020;  1 drivers
v0x1cbb100_0 .net "PandCin", 0 0, L_0x1db5120;  1 drivers
v0x1cbb1d0_0 .net "a", 0 0, L_0x1db68f0;  alias, 1 drivers
v0x1cbb290_0 .net "b", 0 0, L_0x1db3360;  alias, 1 drivers
v0x1cbb3a0_0 .net "carryin", 0 0, L_0x1db4de0;  alias, 1 drivers
v0x1cbb460_0 .net "carryout", 0 0, L_0x1db51e0;  alias, 1 drivers
v0x1cbb520_0 .net "sum", 0 0, L_0x1db5340;  alias, 1 drivers
S_0x1cbb680 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1cba9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1db5840 .functor NOT 1, L_0x1db58b0, C4<0>, C4<0>, C4<0>;
L_0x1db59a0 .functor NOT 1, L_0x1db5a10, C4<0>, C4<0>, C4<0>;
L_0x1db5b00 .functor NOT 1, L_0x1db5b70, C4<0>, C4<0>, C4<0>;
L_0x1db5c60 .functor AND 1, L_0x1db5b00, L_0x1db59a0, L_0x1db5840, L_0x1db5340;
L_0x1db5e50 .functor AND 1, L_0x1db5b00, L_0x1db59a0, L_0x1db5ec0, L_0x1db54b0;
L_0x1db5f60 .functor AND 1, L_0x1db5b00, L_0x1db60a0, L_0x1db5840, L_0x7fc9b75cdb60;
L_0x1db6190 .functor AND 1, L_0x1db5b00, L_0x1db6200, L_0x1db6330, L_0x1db5730;
L_0x1db6420 .functor AND 1, L_0x1db65b0, L_0x1db59a0, L_0x1db5840, L_0x1db5670;
L_0x1db66a0/0/0 .functor OR 1, L_0x1db5c60, L_0x1db5e50, L_0x1db5f60, L_0x1db6190;
L_0x1db66a0/0/4 .functor OR 1, L_0x1db6420, C4<0>, C4<0>, C4<0>;
L_0x1db66a0 .functor OR 1, L_0x1db66a0/0/0, L_0x1db66a0/0/4, C4<0>, C4<0>;
v0x1cbb920_0 .net *"_s1", 0 0, L_0x1db58b0;  1 drivers
v0x1cbba00_0 .net *"_s11", 0 0, L_0x1db6200;  1 drivers
v0x1cbbae0_0 .net *"_s13", 0 0, L_0x1db6330;  1 drivers
v0x1cbbba0_0 .net *"_s15", 0 0, L_0x1db65b0;  1 drivers
v0x1cbbc80_0 .net *"_s3", 0 0, L_0x1db5a10;  1 drivers
v0x1cbbdb0_0 .net *"_s5", 0 0, L_0x1db5b70;  1 drivers
v0x1cbbe90_0 .net *"_s7", 0 0, L_0x1db5ec0;  1 drivers
v0x1cbbf70_0 .net *"_s9", 0 0, L_0x1db60a0;  1 drivers
v0x1cbc050_0 .net "a0", 0 0, L_0x1db5340;  alias, 1 drivers
v0x1cbc180_0 .net "a1", 0 0, L_0x1db54b0;  alias, 1 drivers
v0x1cbc220_0 .net "a2", 0 0, L_0x7fc9b75cdb60;  alias, 1 drivers
v0x1cbc2e0_0 .net "a3", 0 0, L_0x1db5730;  alias, 1 drivers
v0x1cbc3a0_0 .net "a4", 0 0, L_0x1db5670;  alias, 1 drivers
v0x1cbc460_0 .net "addWire", 0 0, L_0x1db5c60;  1 drivers
v0x1cbc520_0 .net "nandWire", 0 0, L_0x1db6190;  1 drivers
v0x1cbc5e0_0 .net "norWire", 0 0, L_0x1db6420;  1 drivers
v0x1cbc6a0_0 .net "ns0", 0 0, L_0x1db5840;  1 drivers
v0x1cbc850_0 .net "ns1", 0 0, L_0x1db59a0;  1 drivers
v0x1cbc8f0_0 .net "ns2", 0 0, L_0x1db5b00;  1 drivers
v0x1cbc990_0 .net "out", 0 0, L_0x1db66a0;  alias, 1 drivers
v0x1cbca30_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cbcaf0_0 .net "sltWire", 0 0, L_0x1db5f60;  1 drivers
v0x1cbcbb0_0 .net "xorWire", 0 0, L_0x1db5e50;  1 drivers
L_0x1db58b0 .part v0x1c5d2a0_0, 0, 1;
L_0x1db5a10 .part v0x1c5d2a0_0, 1, 1;
L_0x1db5b70 .part v0x1c5d2a0_0, 2, 1;
L_0x1db5ec0 .part v0x1c5d2a0_0, 0, 1;
L_0x1db60a0 .part v0x1c5d2a0_0, 1, 1;
L_0x1db6200 .part v0x1c5d2a0_0, 1, 1;
L_0x1db6330 .part v0x1c5d2a0_0, 0, 1;
L_0x1db65b0 .part v0x1c5d2a0_0, 2, 1;
S_0x1cbda60 .scope generate, "genALUs[21]" "genALUs[21]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1cbdc20 .param/l "bit" 0 4 127, +C4<010101>;
S_0x1cbdce0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1cbda60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1db6b80 .functor XOR 1, L_0x1db8620, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1db7040 .functor NOR 1, L_0x1db8580, L_0x1db8620, C4<0>, C4<0>;
L_0x1db7140 .functor XOR 1, L_0x1db8580, L_0x1db8620, C4<0>, C4<0>;
L_0x1db7200 .functor NAND 1, L_0x1db8580, L_0x1db8620, C4<1>, C4<1>;
L_0x1db7300 .functor XOR 1, v0x1c5d1d0_0, L_0x1db7040, C4<0>, C4<0>;
L_0x1db73c0 .functor XOR 1, v0x1c5d1d0_0, L_0x1db7200, C4<0>, C4<0>;
v0x1cc00b0_0 .net "a", 0 0, L_0x1db8580;  1 drivers
v0x1cc01a0_0 .net "addSubtract", 0 0, L_0x1db6fd0;  1 drivers
v0x1cc0240_0 .net "b", 0 0, L_0x1db8620;  1 drivers
v0x1cc02e0_0 .net "bOut", 0 0, L_0x1db6b80;  1 drivers
v0x1cc03b0_0 .net "carryin", 0 0, L_0x1db6990;  1 drivers
v0x1cc04a0_0 .net "carryout", 0 0, L_0x1db6e70;  1 drivers
v0x1cc0570_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1cc0610_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1cc06b0_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cc07e0_0 .net "nandOut", 0 0, L_0x1db73c0;  1 drivers
v0x1cc08b0_0 .net "nandgate", 0 0, L_0x1db7200;  1 drivers
v0x1cc0950_0 .net "norOut", 0 0, L_0x1db7300;  1 drivers
v0x1cc0a20_0 .net "norgate", 0 0, L_0x1db7040;  1 drivers
v0x1cc0ac0_0 .net "result", 0 0, L_0x1db8330;  1 drivers
L_0x7fc9b75cdba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cc0b90_0 .net "slt", 0 0, L_0x7fc9b75cdba8;  1 drivers
v0x1cc0c30_0 .net "xorgate", 0 0, L_0x1db7140;  1 drivers
S_0x1cbdfe0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1cbdce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1db6bf0 .functor AND 1, L_0x1db8580, L_0x1db6b80, C4<1>, C4<1>;
L_0x1db6cb0 .functor XOR 1, L_0x1db8580, L_0x1db6b80, C4<0>, C4<0>;
L_0x1db6db0 .functor AND 1, L_0x1db6cb0, L_0x1db6990, C4<1>, C4<1>;
L_0x1db6e70 .functor OR 1, L_0x1db6db0, L_0x1db6bf0, C4<0>, C4<0>;
L_0x1db6fd0 .functor XOR 1, L_0x1db6cb0, L_0x1db6990, C4<0>, C4<0>;
v0x1cbe280_0 .net "G", 0 0, L_0x1db6bf0;  1 drivers
v0x1cbe360_0 .net "P", 0 0, L_0x1db6cb0;  1 drivers
v0x1cbe420_0 .net "PandCin", 0 0, L_0x1db6db0;  1 drivers
v0x1cbe4f0_0 .net "a", 0 0, L_0x1db8580;  alias, 1 drivers
v0x1cbe5b0_0 .net "b", 0 0, L_0x1db6b80;  alias, 1 drivers
v0x1cbe6c0_0 .net "carryin", 0 0, L_0x1db6990;  alias, 1 drivers
v0x1cbe780_0 .net "carryout", 0 0, L_0x1db6e70;  alias, 1 drivers
v0x1cbe840_0 .net "sum", 0 0, L_0x1db6fd0;  alias, 1 drivers
S_0x1cbe9a0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1cbdce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1db74d0 .functor NOT 1, L_0x1db7540, C4<0>, C4<0>, C4<0>;
L_0x1db7630 .functor NOT 1, L_0x1db76a0, C4<0>, C4<0>, C4<0>;
L_0x1db7790 .functor NOT 1, L_0x1db7800, C4<0>, C4<0>, C4<0>;
L_0x1db78f0 .functor AND 1, L_0x1db7790, L_0x1db7630, L_0x1db74d0, L_0x1db6fd0;
L_0x1db7ae0 .functor AND 1, L_0x1db7790, L_0x1db7630, L_0x1db7b50, L_0x1db7140;
L_0x1db7bf0 .functor AND 1, L_0x1db7790, L_0x1db7d30, L_0x1db74d0, L_0x7fc9b75cdba8;
L_0x1db7e20 .functor AND 1, L_0x1db7790, L_0x1db7e90, L_0x1db7fc0, L_0x1db73c0;
L_0x1db80b0 .functor AND 1, L_0x1db8240, L_0x1db7630, L_0x1db74d0, L_0x1db7300;
L_0x1db8330/0/0 .functor OR 1, L_0x1db78f0, L_0x1db7ae0, L_0x1db7bf0, L_0x1db7e20;
L_0x1db8330/0/4 .functor OR 1, L_0x1db80b0, C4<0>, C4<0>, C4<0>;
L_0x1db8330 .functor OR 1, L_0x1db8330/0/0, L_0x1db8330/0/4, C4<0>, C4<0>;
v0x1cbec40_0 .net *"_s1", 0 0, L_0x1db7540;  1 drivers
v0x1cbed20_0 .net *"_s11", 0 0, L_0x1db7e90;  1 drivers
v0x1cbee00_0 .net *"_s13", 0 0, L_0x1db7fc0;  1 drivers
v0x1cbeec0_0 .net *"_s15", 0 0, L_0x1db8240;  1 drivers
v0x1cbefa0_0 .net *"_s3", 0 0, L_0x1db76a0;  1 drivers
v0x1cbf0d0_0 .net *"_s5", 0 0, L_0x1db7800;  1 drivers
v0x1cbf1b0_0 .net *"_s7", 0 0, L_0x1db7b50;  1 drivers
v0x1cbf290_0 .net *"_s9", 0 0, L_0x1db7d30;  1 drivers
v0x1cbf370_0 .net "a0", 0 0, L_0x1db6fd0;  alias, 1 drivers
v0x1cbf4a0_0 .net "a1", 0 0, L_0x1db7140;  alias, 1 drivers
v0x1cbf540_0 .net "a2", 0 0, L_0x7fc9b75cdba8;  alias, 1 drivers
v0x1cbf600_0 .net "a3", 0 0, L_0x1db73c0;  alias, 1 drivers
v0x1cbf6c0_0 .net "a4", 0 0, L_0x1db7300;  alias, 1 drivers
v0x1cbf780_0 .net "addWire", 0 0, L_0x1db78f0;  1 drivers
v0x1cbf840_0 .net "nandWire", 0 0, L_0x1db7e20;  1 drivers
v0x1cbf900_0 .net "norWire", 0 0, L_0x1db80b0;  1 drivers
v0x1cbf9c0_0 .net "ns0", 0 0, L_0x1db74d0;  1 drivers
v0x1cbfb70_0 .net "ns1", 0 0, L_0x1db7630;  1 drivers
v0x1cbfc10_0 .net "ns2", 0 0, L_0x1db7790;  1 drivers
v0x1cbfcb0_0 .net "out", 0 0, L_0x1db8330;  alias, 1 drivers
v0x1cbfd50_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cbfe10_0 .net "sltWire", 0 0, L_0x1db7bf0;  1 drivers
v0x1cbfed0_0 .net "xorWire", 0 0, L_0x1db7ae0;  1 drivers
L_0x1db7540 .part v0x1c5d2a0_0, 0, 1;
L_0x1db76a0 .part v0x1c5d2a0_0, 1, 1;
L_0x1db7800 .part v0x1c5d2a0_0, 2, 1;
L_0x1db7b50 .part v0x1c5d2a0_0, 0, 1;
L_0x1db7d30 .part v0x1c5d2a0_0, 1, 1;
L_0x1db7e90 .part v0x1c5d2a0_0, 1, 1;
L_0x1db7fc0 .part v0x1c5d2a0_0, 0, 1;
L_0x1db8240 .part v0x1c5d2a0_0, 2, 1;
S_0x1cc0d80 .scope generate, "genALUs[22]" "genALUs[22]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1cc0f40 .param/l "bit" 0 4 127, +C4<010110>;
S_0x1cc1000 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1cc0d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1db6ac0 .functor XOR 1, L_0x1db86c0, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1db8cc0 .functor NOR 1, L_0x1dba200, L_0x1db86c0, C4<0>, C4<0>;
L_0x1db8dc0 .functor XOR 1, L_0x1dba200, L_0x1db86c0, C4<0>, C4<0>;
L_0x1db8e80 .functor NAND 1, L_0x1dba200, L_0x1db86c0, C4<1>, C4<1>;
L_0x1db8f80 .functor XOR 1, v0x1c5d1d0_0, L_0x1db8cc0, C4<0>, C4<0>;
L_0x1db9040 .functor XOR 1, v0x1c5d1d0_0, L_0x1db8e80, C4<0>, C4<0>;
v0x1cc33d0_0 .net "a", 0 0, L_0x1dba200;  1 drivers
v0x1cc34c0_0 .net "addSubtract", 0 0, L_0x1db8c50;  1 drivers
v0x1cc3560_0 .net "b", 0 0, L_0x1db86c0;  1 drivers
v0x1cc3600_0 .net "bOut", 0 0, L_0x1db6ac0;  1 drivers
v0x1cc36d0_0 .net "carryin", 0 0, L_0x1db8760;  1 drivers
v0x1cc37c0_0 .net "carryout", 0 0, L_0x1db8af0;  1 drivers
v0x1cc3890_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1cc3930_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1cc39d0_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cc3b00_0 .net "nandOut", 0 0, L_0x1db9040;  1 drivers
v0x1cc3bd0_0 .net "nandgate", 0 0, L_0x1db8e80;  1 drivers
v0x1cc3c70_0 .net "norOut", 0 0, L_0x1db8f80;  1 drivers
v0x1cc3d40_0 .net "norgate", 0 0, L_0x1db8cc0;  1 drivers
v0x1cc3de0_0 .net "result", 0 0, L_0x1db9fb0;  1 drivers
L_0x7fc9b75cdbf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cc3eb0_0 .net "slt", 0 0, L_0x7fc9b75cdbf0;  1 drivers
v0x1cc3f50_0 .net "xorgate", 0 0, L_0x1db8dc0;  1 drivers
S_0x1cc1300 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1cc1000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1db88c0 .functor AND 1, L_0x1dba200, L_0x1db6ac0, C4<1>, C4<1>;
L_0x1db8930 .functor XOR 1, L_0x1dba200, L_0x1db6ac0, C4<0>, C4<0>;
L_0x1db8a30 .functor AND 1, L_0x1db8930, L_0x1db8760, C4<1>, C4<1>;
L_0x1db8af0 .functor OR 1, L_0x1db8a30, L_0x1db88c0, C4<0>, C4<0>;
L_0x1db8c50 .functor XOR 1, L_0x1db8930, L_0x1db8760, C4<0>, C4<0>;
v0x1cc15a0_0 .net "G", 0 0, L_0x1db88c0;  1 drivers
v0x1cc1680_0 .net "P", 0 0, L_0x1db8930;  1 drivers
v0x1cc1740_0 .net "PandCin", 0 0, L_0x1db8a30;  1 drivers
v0x1cc1810_0 .net "a", 0 0, L_0x1dba200;  alias, 1 drivers
v0x1cc18d0_0 .net "b", 0 0, L_0x1db6ac0;  alias, 1 drivers
v0x1cc19e0_0 .net "carryin", 0 0, L_0x1db8760;  alias, 1 drivers
v0x1cc1aa0_0 .net "carryout", 0 0, L_0x1db8af0;  alias, 1 drivers
v0x1cc1b60_0 .net "sum", 0 0, L_0x1db8c50;  alias, 1 drivers
S_0x1cc1cc0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1cc1000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1db9150 .functor NOT 1, L_0x1db91c0, C4<0>, C4<0>, C4<0>;
L_0x1db92b0 .functor NOT 1, L_0x1db9320, C4<0>, C4<0>, C4<0>;
L_0x1db9410 .functor NOT 1, L_0x1db9480, C4<0>, C4<0>, C4<0>;
L_0x1db9570 .functor AND 1, L_0x1db9410, L_0x1db92b0, L_0x1db9150, L_0x1db8c50;
L_0x1db9760 .functor AND 1, L_0x1db9410, L_0x1db92b0, L_0x1db97d0, L_0x1db8dc0;
L_0x1db9870 .functor AND 1, L_0x1db9410, L_0x1db99b0, L_0x1db9150, L_0x7fc9b75cdbf0;
L_0x1db9aa0 .functor AND 1, L_0x1db9410, L_0x1db9b10, L_0x1db9c40, L_0x1db9040;
L_0x1db9d30 .functor AND 1, L_0x1db9ec0, L_0x1db92b0, L_0x1db9150, L_0x1db8f80;
L_0x1db9fb0/0/0 .functor OR 1, L_0x1db9570, L_0x1db9760, L_0x1db9870, L_0x1db9aa0;
L_0x1db9fb0/0/4 .functor OR 1, L_0x1db9d30, C4<0>, C4<0>, C4<0>;
L_0x1db9fb0 .functor OR 1, L_0x1db9fb0/0/0, L_0x1db9fb0/0/4, C4<0>, C4<0>;
v0x1cc1f60_0 .net *"_s1", 0 0, L_0x1db91c0;  1 drivers
v0x1cc2040_0 .net *"_s11", 0 0, L_0x1db9b10;  1 drivers
v0x1cc2120_0 .net *"_s13", 0 0, L_0x1db9c40;  1 drivers
v0x1cc21e0_0 .net *"_s15", 0 0, L_0x1db9ec0;  1 drivers
v0x1cc22c0_0 .net *"_s3", 0 0, L_0x1db9320;  1 drivers
v0x1cc23f0_0 .net *"_s5", 0 0, L_0x1db9480;  1 drivers
v0x1cc24d0_0 .net *"_s7", 0 0, L_0x1db97d0;  1 drivers
v0x1cc25b0_0 .net *"_s9", 0 0, L_0x1db99b0;  1 drivers
v0x1cc2690_0 .net "a0", 0 0, L_0x1db8c50;  alias, 1 drivers
v0x1cc27c0_0 .net "a1", 0 0, L_0x1db8dc0;  alias, 1 drivers
v0x1cc2860_0 .net "a2", 0 0, L_0x7fc9b75cdbf0;  alias, 1 drivers
v0x1cc2920_0 .net "a3", 0 0, L_0x1db9040;  alias, 1 drivers
v0x1cc29e0_0 .net "a4", 0 0, L_0x1db8f80;  alias, 1 drivers
v0x1cc2aa0_0 .net "addWire", 0 0, L_0x1db9570;  1 drivers
v0x1cc2b60_0 .net "nandWire", 0 0, L_0x1db9aa0;  1 drivers
v0x1cc2c20_0 .net "norWire", 0 0, L_0x1db9d30;  1 drivers
v0x1cc2ce0_0 .net "ns0", 0 0, L_0x1db9150;  1 drivers
v0x1cc2e90_0 .net "ns1", 0 0, L_0x1db92b0;  1 drivers
v0x1cc2f30_0 .net "ns2", 0 0, L_0x1db9410;  1 drivers
v0x1cc2fd0_0 .net "out", 0 0, L_0x1db9fb0;  alias, 1 drivers
v0x1cc3070_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cc3130_0 .net "sltWire", 0 0, L_0x1db9870;  1 drivers
v0x1cc31f0_0 .net "xorWire", 0 0, L_0x1db9760;  1 drivers
L_0x1db91c0 .part v0x1c5d2a0_0, 0, 1;
L_0x1db9320 .part v0x1c5d2a0_0, 1, 1;
L_0x1db9480 .part v0x1c5d2a0_0, 2, 1;
L_0x1db97d0 .part v0x1c5d2a0_0, 0, 1;
L_0x1db99b0 .part v0x1c5d2a0_0, 1, 1;
L_0x1db9b10 .part v0x1c5d2a0_0, 1, 1;
L_0x1db9c40 .part v0x1c5d2a0_0, 0, 1;
L_0x1db9ec0 .part v0x1c5d2a0_0, 2, 1;
S_0x1cc40a0 .scope generate, "genALUs[23]" "genALUs[23]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1cc4260 .param/l "bit" 0 4 127, +C4<010111>;
S_0x1cc4320 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1cc40a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1dba4c0 .functor XOR 1, L_0x1dbbf60, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1dba980 .functor NOR 1, L_0x1dbbec0, L_0x1dbbf60, C4<0>, C4<0>;
L_0x1dbaa80 .functor XOR 1, L_0x1dbbec0, L_0x1dbbf60, C4<0>, C4<0>;
L_0x1dbab40 .functor NAND 1, L_0x1dbbec0, L_0x1dbbf60, C4<1>, C4<1>;
L_0x1dbac40 .functor XOR 1, v0x1c5d1d0_0, L_0x1dba980, C4<0>, C4<0>;
L_0x1dbad00 .functor XOR 1, v0x1c5d1d0_0, L_0x1dbab40, C4<0>, C4<0>;
v0x1cc66f0_0 .net "a", 0 0, L_0x1dbbec0;  1 drivers
v0x1cc67e0_0 .net "addSubtract", 0 0, L_0x1dba910;  1 drivers
v0x1cc6880_0 .net "b", 0 0, L_0x1dbbf60;  1 drivers
v0x1cc6920_0 .net "bOut", 0 0, L_0x1dba4c0;  1 drivers
v0x1cc69f0_0 .net "carryin", 0 0, L_0x1dba2a0;  1 drivers
v0x1cc6ae0_0 .net "carryout", 0 0, L_0x1dba7b0;  1 drivers
v0x1cc6bb0_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1cc6c50_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1cc6cf0_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cc6e20_0 .net "nandOut", 0 0, L_0x1dbad00;  1 drivers
v0x1cc6ef0_0 .net "nandgate", 0 0, L_0x1dbab40;  1 drivers
v0x1cc6f90_0 .net "norOut", 0 0, L_0x1dbac40;  1 drivers
v0x1cc7060_0 .net "norgate", 0 0, L_0x1dba980;  1 drivers
v0x1cc7100_0 .net "result", 0 0, L_0x1dbbc70;  1 drivers
L_0x7fc9b75cdc38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cc71d0_0 .net "slt", 0 0, L_0x7fc9b75cdc38;  1 drivers
v0x1cc7270_0 .net "xorgate", 0 0, L_0x1dbaa80;  1 drivers
S_0x1cc4620 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1cc4320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1dba530 .functor AND 1, L_0x1dbbec0, L_0x1dba4c0, C4<1>, C4<1>;
L_0x1dba5f0 .functor XOR 1, L_0x1dbbec0, L_0x1dba4c0, C4<0>, C4<0>;
L_0x1dba6f0 .functor AND 1, L_0x1dba5f0, L_0x1dba2a0, C4<1>, C4<1>;
L_0x1dba7b0 .functor OR 1, L_0x1dba6f0, L_0x1dba530, C4<0>, C4<0>;
L_0x1dba910 .functor XOR 1, L_0x1dba5f0, L_0x1dba2a0, C4<0>, C4<0>;
v0x1cc48c0_0 .net "G", 0 0, L_0x1dba530;  1 drivers
v0x1cc49a0_0 .net "P", 0 0, L_0x1dba5f0;  1 drivers
v0x1cc4a60_0 .net "PandCin", 0 0, L_0x1dba6f0;  1 drivers
v0x1cc4b30_0 .net "a", 0 0, L_0x1dbbec0;  alias, 1 drivers
v0x1cc4bf0_0 .net "b", 0 0, L_0x1dba4c0;  alias, 1 drivers
v0x1cc4d00_0 .net "carryin", 0 0, L_0x1dba2a0;  alias, 1 drivers
v0x1cc4dc0_0 .net "carryout", 0 0, L_0x1dba7b0;  alias, 1 drivers
v0x1cc4e80_0 .net "sum", 0 0, L_0x1dba910;  alias, 1 drivers
S_0x1cc4fe0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1cc4320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1dbae10 .functor NOT 1, L_0x1dbae80, C4<0>, C4<0>, C4<0>;
L_0x1dbaf70 .functor NOT 1, L_0x1dbafe0, C4<0>, C4<0>, C4<0>;
L_0x1dbb0d0 .functor NOT 1, L_0x1dbb140, C4<0>, C4<0>, C4<0>;
L_0x1dbb230 .functor AND 1, L_0x1dbb0d0, L_0x1dbaf70, L_0x1dbae10, L_0x1dba910;
L_0x1dbb420 .functor AND 1, L_0x1dbb0d0, L_0x1dbaf70, L_0x1dbb490, L_0x1dbaa80;
L_0x1dbb530 .functor AND 1, L_0x1dbb0d0, L_0x1dbb670, L_0x1dbae10, L_0x7fc9b75cdc38;
L_0x1dbb760 .functor AND 1, L_0x1dbb0d0, L_0x1dbb7d0, L_0x1dbb900, L_0x1dbad00;
L_0x1dbb9f0 .functor AND 1, L_0x1dbbb80, L_0x1dbaf70, L_0x1dbae10, L_0x1dbac40;
L_0x1dbbc70/0/0 .functor OR 1, L_0x1dbb230, L_0x1dbb420, L_0x1dbb530, L_0x1dbb760;
L_0x1dbbc70/0/4 .functor OR 1, L_0x1dbb9f0, C4<0>, C4<0>, C4<0>;
L_0x1dbbc70 .functor OR 1, L_0x1dbbc70/0/0, L_0x1dbbc70/0/4, C4<0>, C4<0>;
v0x1cc5280_0 .net *"_s1", 0 0, L_0x1dbae80;  1 drivers
v0x1cc5360_0 .net *"_s11", 0 0, L_0x1dbb7d0;  1 drivers
v0x1cc5440_0 .net *"_s13", 0 0, L_0x1dbb900;  1 drivers
v0x1cc5500_0 .net *"_s15", 0 0, L_0x1dbbb80;  1 drivers
v0x1cc55e0_0 .net *"_s3", 0 0, L_0x1dbafe0;  1 drivers
v0x1cc5710_0 .net *"_s5", 0 0, L_0x1dbb140;  1 drivers
v0x1cc57f0_0 .net *"_s7", 0 0, L_0x1dbb490;  1 drivers
v0x1cc58d0_0 .net *"_s9", 0 0, L_0x1dbb670;  1 drivers
v0x1cc59b0_0 .net "a0", 0 0, L_0x1dba910;  alias, 1 drivers
v0x1cc5ae0_0 .net "a1", 0 0, L_0x1dbaa80;  alias, 1 drivers
v0x1cc5b80_0 .net "a2", 0 0, L_0x7fc9b75cdc38;  alias, 1 drivers
v0x1cc5c40_0 .net "a3", 0 0, L_0x1dbad00;  alias, 1 drivers
v0x1cc5d00_0 .net "a4", 0 0, L_0x1dbac40;  alias, 1 drivers
v0x1cc5dc0_0 .net "addWire", 0 0, L_0x1dbb230;  1 drivers
v0x1cc5e80_0 .net "nandWire", 0 0, L_0x1dbb760;  1 drivers
v0x1cc5f40_0 .net "norWire", 0 0, L_0x1dbb9f0;  1 drivers
v0x1cc6000_0 .net "ns0", 0 0, L_0x1dbae10;  1 drivers
v0x1cc61b0_0 .net "ns1", 0 0, L_0x1dbaf70;  1 drivers
v0x1cc6250_0 .net "ns2", 0 0, L_0x1dbb0d0;  1 drivers
v0x1cc62f0_0 .net "out", 0 0, L_0x1dbbc70;  alias, 1 drivers
v0x1cc6390_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cc6450_0 .net "sltWire", 0 0, L_0x1dbb530;  1 drivers
v0x1cc6510_0 .net "xorWire", 0 0, L_0x1dbb420;  1 drivers
L_0x1dbae80 .part v0x1c5d2a0_0, 0, 1;
L_0x1dbafe0 .part v0x1c5d2a0_0, 1, 1;
L_0x1dbb140 .part v0x1c5d2a0_0, 2, 1;
L_0x1dbb490 .part v0x1c5d2a0_0, 0, 1;
L_0x1dbb670 .part v0x1c5d2a0_0, 1, 1;
L_0x1dbb7d0 .part v0x1c5d2a0_0, 1, 1;
L_0x1dbb900 .part v0x1c5d2a0_0, 0, 1;
L_0x1dbbb80 .part v0x1c5d2a0_0, 2, 1;
S_0x1cc73c0 .scope generate, "genALUs[24]" "genALUs[24]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1cc7580 .param/l "bit" 0 4 127, +C4<011000>;
S_0x1cc7640 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1cc73c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1dba3d0 .functor XOR 1, L_0x1dbc000, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1dbc610 .functor NOR 1, L_0x1da04b0, L_0x1dbc000, C4<0>, C4<0>;
L_0x1dbc710 .functor XOR 1, L_0x1da04b0, L_0x1dbc000, C4<0>, C4<0>;
L_0x1dbc7d0 .functor NAND 1, L_0x1da04b0, L_0x1dbc000, C4<1>, C4<1>;
L_0x1dbc8d0 .functor XOR 1, v0x1c5d1d0_0, L_0x1dbc610, C4<0>, C4<0>;
L_0x1dbc990 .functor XOR 1, v0x1c5d1d0_0, L_0x1dbc7d0, C4<0>, C4<0>;
v0x1cc9a10_0 .net "a", 0 0, L_0x1da04b0;  1 drivers
v0x1cc9b00_0 .net "addSubtract", 0 0, L_0x1dbc5a0;  1 drivers
v0x1cc9ba0_0 .net "b", 0 0, L_0x1dbc000;  1 drivers
v0x1cc9c40_0 .net "bOut", 0 0, L_0x1dba3d0;  1 drivers
v0x1cc9d10_0 .net "carryin", 0 0, L_0x1dbc0a0;  1 drivers
v0x1cc9e00_0 .net "carryout", 0 0, L_0x1dbc440;  1 drivers
v0x1cc9ed0_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1cc9f70_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1cca010_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cca140_0 .net "nandOut", 0 0, L_0x1dbc990;  1 drivers
v0x1cca210_0 .net "nandgate", 0 0, L_0x1dbc7d0;  1 drivers
v0x1cca2b0_0 .net "norOut", 0 0, L_0x1dbc8d0;  1 drivers
v0x1cca380_0 .net "norgate", 0 0, L_0x1dbc610;  1 drivers
v0x1cca420_0 .net "result", 0 0, L_0x1da0260;  1 drivers
L_0x7fc9b75cdc80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cca4f0_0 .net "slt", 0 0, L_0x7fc9b75cdc80;  1 drivers
v0x1cca590_0 .net "xorgate", 0 0, L_0x1dbc710;  1 drivers
S_0x1cc7940 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1cc7640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1dba440 .functor AND 1, L_0x1da04b0, L_0x1dba3d0, C4<1>, C4<1>;
L_0x1dbc280 .functor XOR 1, L_0x1da04b0, L_0x1dba3d0, C4<0>, C4<0>;
L_0x1dbc380 .functor AND 1, L_0x1dbc280, L_0x1dbc0a0, C4<1>, C4<1>;
L_0x1dbc440 .functor OR 1, L_0x1dbc380, L_0x1dba440, C4<0>, C4<0>;
L_0x1dbc5a0 .functor XOR 1, L_0x1dbc280, L_0x1dbc0a0, C4<0>, C4<0>;
v0x1cc7be0_0 .net "G", 0 0, L_0x1dba440;  1 drivers
v0x1cc7cc0_0 .net "P", 0 0, L_0x1dbc280;  1 drivers
v0x1cc7d80_0 .net "PandCin", 0 0, L_0x1dbc380;  1 drivers
v0x1cc7e50_0 .net "a", 0 0, L_0x1da04b0;  alias, 1 drivers
v0x1cc7f10_0 .net "b", 0 0, L_0x1dba3d0;  alias, 1 drivers
v0x1cc8020_0 .net "carryin", 0 0, L_0x1dbc0a0;  alias, 1 drivers
v0x1cc80e0_0 .net "carryout", 0 0, L_0x1dbc440;  alias, 1 drivers
v0x1cc81a0_0 .net "sum", 0 0, L_0x1dbc5a0;  alias, 1 drivers
S_0x1cc8300 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1cc7640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1dbcaa0 .functor NOT 1, L_0x1dbcb10, C4<0>, C4<0>, C4<0>;
L_0x1dbcc00 .functor NOT 1, L_0x1dbcc70, C4<0>, C4<0>, C4<0>;
L_0x1dbcd60 .functor NOT 1, L_0x1dbcdd0, C4<0>, C4<0>, C4<0>;
L_0x1dbcec0 .functor AND 1, L_0x1dbcd60, L_0x1dbcc00, L_0x1dbcaa0, L_0x1dbc5a0;
L_0x1dbd0b0 .functor AND 1, L_0x1dbcd60, L_0x1dbcc00, L_0x1dbd120, L_0x1dbc710;
L_0x1dbd1c0 .functor AND 1, L_0x1dbcd60, L_0x1dbd300, L_0x1dbcaa0, L_0x7fc9b75cdc80;
L_0x1dbd3f0 .functor AND 1, L_0x1dbcd60, L_0x1dbd460, L_0x1dbd590, L_0x1dbc990;
L_0x1cc8d70 .functor AND 1, L_0x1da0170, L_0x1dbcc00, L_0x1dbcaa0, L_0x1dbc8d0;
L_0x1da0260/0/0 .functor OR 1, L_0x1dbcec0, L_0x1dbd0b0, L_0x1dbd1c0, L_0x1dbd3f0;
L_0x1da0260/0/4 .functor OR 1, L_0x1cc8d70, C4<0>, C4<0>, C4<0>;
L_0x1da0260 .functor OR 1, L_0x1da0260/0/0, L_0x1da0260/0/4, C4<0>, C4<0>;
v0x1cc85a0_0 .net *"_s1", 0 0, L_0x1dbcb10;  1 drivers
v0x1cc8680_0 .net *"_s11", 0 0, L_0x1dbd460;  1 drivers
v0x1cc8760_0 .net *"_s13", 0 0, L_0x1dbd590;  1 drivers
v0x1cc8820_0 .net *"_s15", 0 0, L_0x1da0170;  1 drivers
v0x1cc8900_0 .net *"_s3", 0 0, L_0x1dbcc70;  1 drivers
v0x1cc8a30_0 .net *"_s5", 0 0, L_0x1dbcdd0;  1 drivers
v0x1cc8b10_0 .net *"_s7", 0 0, L_0x1dbd120;  1 drivers
v0x1cc8bf0_0 .net *"_s9", 0 0, L_0x1dbd300;  1 drivers
v0x1cc8cd0_0 .net "a0", 0 0, L_0x1dbc5a0;  alias, 1 drivers
v0x1cc8e00_0 .net "a1", 0 0, L_0x1dbc710;  alias, 1 drivers
v0x1cc8ea0_0 .net "a2", 0 0, L_0x7fc9b75cdc80;  alias, 1 drivers
v0x1cc8f60_0 .net "a3", 0 0, L_0x1dbc990;  alias, 1 drivers
v0x1cc9020_0 .net "a4", 0 0, L_0x1dbc8d0;  alias, 1 drivers
v0x1cc90e0_0 .net "addWire", 0 0, L_0x1dbcec0;  1 drivers
v0x1cc91a0_0 .net "nandWire", 0 0, L_0x1dbd3f0;  1 drivers
v0x1cc9260_0 .net "norWire", 0 0, L_0x1cc8d70;  1 drivers
v0x1cc9320_0 .net "ns0", 0 0, L_0x1dbcaa0;  1 drivers
v0x1cc94d0_0 .net "ns1", 0 0, L_0x1dbcc00;  1 drivers
v0x1cc9570_0 .net "ns2", 0 0, L_0x1dbcd60;  1 drivers
v0x1cc9610_0 .net "out", 0 0, L_0x1da0260;  alias, 1 drivers
v0x1cc96b0_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cc9770_0 .net "sltWire", 0 0, L_0x1dbd1c0;  1 drivers
v0x1cc9830_0 .net "xorWire", 0 0, L_0x1dbd0b0;  1 drivers
L_0x1dbcb10 .part v0x1c5d2a0_0, 0, 1;
L_0x1dbcc70 .part v0x1c5d2a0_0, 1, 1;
L_0x1dbcdd0 .part v0x1c5d2a0_0, 2, 1;
L_0x1dbd120 .part v0x1c5d2a0_0, 0, 1;
L_0x1dbd300 .part v0x1c5d2a0_0, 1, 1;
L_0x1dbd460 .part v0x1c5d2a0_0, 1, 1;
L_0x1dbd590 .part v0x1c5d2a0_0, 0, 1;
L_0x1da0170 .part v0x1c5d2a0_0, 2, 1;
S_0x1cca6e0 .scope generate, "genALUs[25]" "genALUs[25]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1cca8a0 .param/l "bit" 0 4 127, +C4<011001>;
S_0x1cca960 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1cca6e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1cbc0f0 .functor XOR 1, L_0x1dc03c0, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1da0860 .functor NOR 1, L_0x1dc0320, L_0x1dc03c0, C4<0>, C4<0>;
L_0x1da09b0 .functor XOR 1, L_0x1dc0320, L_0x1dc03c0, C4<0>, C4<0>;
L_0x1da0a70 .functor NAND 1, L_0x1dc0320, L_0x1dc03c0, C4<1>, C4<1>;
L_0x1da0b70 .functor XOR 1, v0x1c5d1d0_0, L_0x1da0860, C4<0>, C4<0>;
L_0x1da0c30 .functor XOR 1, v0x1c5d1d0_0, L_0x1da0a70, C4<0>, C4<0>;
v0x1cccd30_0 .net "a", 0 0, L_0x1dc0320;  1 drivers
v0x1ccce20_0 .net "addSubtract", 0 0, L_0x1da07f0;  1 drivers
v0x1cccec0_0 .net "b", 0 0, L_0x1dc03c0;  1 drivers
v0x1cccf60_0 .net "bOut", 0 0, L_0x1cbc0f0;  1 drivers
v0x1ccd030_0 .net "carryin", 0 0, L_0x1da0550;  1 drivers
v0x1ccd120_0 .net "carryout", 0 0, L_0x1dbc140;  1 drivers
v0x1ccd1f0_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1ccd290_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1ccd330_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1ccd460_0 .net "nandOut", 0 0, L_0x1da0c30;  1 drivers
v0x1ccd530_0 .net "nandgate", 0 0, L_0x1da0a70;  1 drivers
v0x1ccd5d0_0 .net "norOut", 0 0, L_0x1da0b70;  1 drivers
v0x1ccd6a0_0 .net "norgate", 0 0, L_0x1da0860;  1 drivers
v0x1ccd740_0 .net "result", 0 0, L_0x1dc00d0;  1 drivers
L_0x7fc9b75cdcc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ccd810_0 .net "slt", 0 0, L_0x7fc9b75cdcc8;  1 drivers
v0x1ccd8b0_0 .net "xorgate", 0 0, L_0x1da09b0;  1 drivers
S_0x1ccac60 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1cca960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1cb8dd0 .functor AND 1, L_0x1dc0320, L_0x1cbc0f0, C4<1>, C4<1>;
L_0x1cb5aa0 .functor XOR 1, L_0x1dc0320, L_0x1cbc0f0, C4<0>, C4<0>;
L_0x1caf460 .functor AND 1, L_0x1cb5aa0, L_0x1da0550, C4<1>, C4<1>;
L_0x1dbc140 .functor OR 1, L_0x1caf460, L_0x1cb8dd0, C4<0>, C4<0>;
L_0x1da07f0 .functor XOR 1, L_0x1cb5aa0, L_0x1da0550, C4<0>, C4<0>;
v0x1ccaf00_0 .net "G", 0 0, L_0x1cb8dd0;  1 drivers
v0x1ccafe0_0 .net "P", 0 0, L_0x1cb5aa0;  1 drivers
v0x1ccb0a0_0 .net "PandCin", 0 0, L_0x1caf460;  1 drivers
v0x1ccb170_0 .net "a", 0 0, L_0x1dc0320;  alias, 1 drivers
v0x1ccb230_0 .net "b", 0 0, L_0x1cbc0f0;  alias, 1 drivers
v0x1ccb340_0 .net "carryin", 0 0, L_0x1da0550;  alias, 1 drivers
v0x1ccb400_0 .net "carryout", 0 0, L_0x1dbc140;  alias, 1 drivers
v0x1ccb4c0_0 .net "sum", 0 0, L_0x1da07f0;  alias, 1 drivers
S_0x1ccb620 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1cca960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1da0d40 .functor NOT 1, L_0x1da0db0, C4<0>, C4<0>, C4<0>;
L_0x1da0ea0 .functor NOT 1, L_0x1da0f10, C4<0>, C4<0>, C4<0>;
L_0x1da1000 .functor NOT 1, L_0x1da1070, C4<0>, C4<0>, C4<0>;
L_0x1dbf690 .functor AND 1, L_0x1da1000, L_0x1da0ea0, L_0x1da0d40, L_0x1da07f0;
L_0x1dbf880 .functor AND 1, L_0x1da1000, L_0x1da0ea0, L_0x1dbf8f0, L_0x1da09b0;
L_0x1dbf990 .functor AND 1, L_0x1da1000, L_0x1dbfad0, L_0x1da0d40, L_0x7fc9b75cdcc8;
L_0x1dbfbc0 .functor AND 1, L_0x1da1000, L_0x1dbfc30, L_0x1dbfd60, L_0x1da0c30;
L_0x1dbfe50 .functor AND 1, L_0x1dbffe0, L_0x1da0ea0, L_0x1da0d40, L_0x1da0b70;
L_0x1dc00d0/0/0 .functor OR 1, L_0x1dbf690, L_0x1dbf880, L_0x1dbf990, L_0x1dbfbc0;
L_0x1dc00d0/0/4 .functor OR 1, L_0x1dbfe50, C4<0>, C4<0>, C4<0>;
L_0x1dc00d0 .functor OR 1, L_0x1dc00d0/0/0, L_0x1dc00d0/0/4, C4<0>, C4<0>;
v0x1ccb8c0_0 .net *"_s1", 0 0, L_0x1da0db0;  1 drivers
v0x1ccb9a0_0 .net *"_s11", 0 0, L_0x1dbfc30;  1 drivers
v0x1ccba80_0 .net *"_s13", 0 0, L_0x1dbfd60;  1 drivers
v0x1ccbb40_0 .net *"_s15", 0 0, L_0x1dbffe0;  1 drivers
v0x1ccbc20_0 .net *"_s3", 0 0, L_0x1da0f10;  1 drivers
v0x1ccbd50_0 .net *"_s5", 0 0, L_0x1da1070;  1 drivers
v0x1ccbe30_0 .net *"_s7", 0 0, L_0x1dbf8f0;  1 drivers
v0x1ccbf10_0 .net *"_s9", 0 0, L_0x1dbfad0;  1 drivers
v0x1ccbff0_0 .net "a0", 0 0, L_0x1da07f0;  alias, 1 drivers
v0x1ccc120_0 .net "a1", 0 0, L_0x1da09b0;  alias, 1 drivers
v0x1ccc1c0_0 .net "a2", 0 0, L_0x7fc9b75cdcc8;  alias, 1 drivers
v0x1ccc280_0 .net "a3", 0 0, L_0x1da0c30;  alias, 1 drivers
v0x1ccc340_0 .net "a4", 0 0, L_0x1da0b70;  alias, 1 drivers
v0x1ccc400_0 .net "addWire", 0 0, L_0x1dbf690;  1 drivers
v0x1ccc4c0_0 .net "nandWire", 0 0, L_0x1dbfbc0;  1 drivers
v0x1ccc580_0 .net "norWire", 0 0, L_0x1dbfe50;  1 drivers
v0x1ccc640_0 .net "ns0", 0 0, L_0x1da0d40;  1 drivers
v0x1ccc7f0_0 .net "ns1", 0 0, L_0x1da0ea0;  1 drivers
v0x1ccc890_0 .net "ns2", 0 0, L_0x1da1000;  1 drivers
v0x1ccc930_0 .net "out", 0 0, L_0x1dc00d0;  alias, 1 drivers
v0x1ccc9d0_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1ccca90_0 .net "sltWire", 0 0, L_0x1dbf990;  1 drivers
v0x1cccb50_0 .net "xorWire", 0 0, L_0x1dbf880;  1 drivers
L_0x1da0db0 .part v0x1c5d2a0_0, 0, 1;
L_0x1da0f10 .part v0x1c5d2a0_0, 1, 1;
L_0x1da1070 .part v0x1c5d2a0_0, 2, 1;
L_0x1dbf8f0 .part v0x1c5d2a0_0, 0, 1;
L_0x1dbfad0 .part v0x1c5d2a0_0, 1, 1;
L_0x1dbfc30 .part v0x1c5d2a0_0, 1, 1;
L_0x1dbfd60 .part v0x1c5d2a0_0, 0, 1;
L_0x1dbffe0 .part v0x1c5d2a0_0, 2, 1;
S_0x1ccda00 .scope generate, "genALUs[26]" "genALUs[26]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1ccdbc0 .param/l "bit" 0 4 127, +C4<011010>;
S_0x1ccdc80 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1ccda00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1da0680 .functor XOR 1, L_0x1dc0460, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1dc0ac0 .functor NOR 1, L_0x1dc2050, L_0x1dc0460, C4<0>, C4<0>;
L_0x1dc0c10 .functor XOR 1, L_0x1dc2050, L_0x1dc0460, C4<0>, C4<0>;
L_0x1dc0cd0 .functor NAND 1, L_0x1dc2050, L_0x1dc0460, C4<1>, C4<1>;
L_0x1dc0dd0 .functor XOR 1, v0x1c5d1d0_0, L_0x1dc0ac0, C4<0>, C4<0>;
L_0x1dc0e90 .functor XOR 1, v0x1c5d1d0_0, L_0x1dc0cd0, C4<0>, C4<0>;
v0x1cd0050_0 .net "a", 0 0, L_0x1dc2050;  1 drivers
v0x1cd0140_0 .net "addSubtract", 0 0, L_0x1dc0a50;  1 drivers
v0x1cd01e0_0 .net "b", 0 0, L_0x1dc0460;  1 drivers
v0x1cd0280_0 .net "bOut", 0 0, L_0x1da0680;  1 drivers
v0x1cd0350_0 .net "carryin", 0 0, L_0x1dc0500;  1 drivers
v0x1cd0440_0 .net "carryout", 0 0, L_0x1dc08f0;  1 drivers
v0x1cd0510_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1cd05b0_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1cd0650_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cd0780_0 .net "nandOut", 0 0, L_0x1dc0e90;  1 drivers
v0x1cd0850_0 .net "nandgate", 0 0, L_0x1dc0cd0;  1 drivers
v0x1cd08f0_0 .net "norOut", 0 0, L_0x1dc0dd0;  1 drivers
v0x1cd09c0_0 .net "norgate", 0 0, L_0x1dc0ac0;  1 drivers
v0x1cd0a60_0 .net "result", 0 0, L_0x1dc1e00;  1 drivers
L_0x7fc9b75cdd10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cd0b30_0 .net "slt", 0 0, L_0x7fc9b75cdd10;  1 drivers
v0x1cd0bd0_0 .net "xorgate", 0 0, L_0x1dc0c10;  1 drivers
S_0x1ccdf80 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1ccdc80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1dc06c0 .functor AND 1, L_0x1dc2050, L_0x1da0680, C4<1>, C4<1>;
L_0x1dc0730 .functor XOR 1, L_0x1dc2050, L_0x1da0680, C4<0>, C4<0>;
L_0x1dc0830 .functor AND 1, L_0x1dc0730, L_0x1dc0500, C4<1>, C4<1>;
L_0x1dc08f0 .functor OR 1, L_0x1dc0830, L_0x1dc06c0, C4<0>, C4<0>;
L_0x1dc0a50 .functor XOR 1, L_0x1dc0730, L_0x1dc0500, C4<0>, C4<0>;
v0x1cce220_0 .net "G", 0 0, L_0x1dc06c0;  1 drivers
v0x1cce300_0 .net "P", 0 0, L_0x1dc0730;  1 drivers
v0x1cce3c0_0 .net "PandCin", 0 0, L_0x1dc0830;  1 drivers
v0x1cce490_0 .net "a", 0 0, L_0x1dc2050;  alias, 1 drivers
v0x1cce550_0 .net "b", 0 0, L_0x1da0680;  alias, 1 drivers
v0x1cce660_0 .net "carryin", 0 0, L_0x1dc0500;  alias, 1 drivers
v0x1cce720_0 .net "carryout", 0 0, L_0x1dc08f0;  alias, 1 drivers
v0x1cce7e0_0 .net "sum", 0 0, L_0x1dc0a50;  alias, 1 drivers
S_0x1cce940 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1ccdc80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1dc0fa0 .functor NOT 1, L_0x1dc1010, C4<0>, C4<0>, C4<0>;
L_0x1dc1100 .functor NOT 1, L_0x1dc1170, C4<0>, C4<0>, C4<0>;
L_0x1dc1260 .functor NOT 1, L_0x1dc12d0, C4<0>, C4<0>, C4<0>;
L_0x1dc13c0 .functor AND 1, L_0x1dc1260, L_0x1dc1100, L_0x1dc0fa0, L_0x1dc0a50;
L_0x1dc15b0 .functor AND 1, L_0x1dc1260, L_0x1dc1100, L_0x1dc1620, L_0x1dc0c10;
L_0x1dc16c0 .functor AND 1, L_0x1dc1260, L_0x1dc1800, L_0x1dc0fa0, L_0x7fc9b75cdd10;
L_0x1dc18f0 .functor AND 1, L_0x1dc1260, L_0x1dc1960, L_0x1dc1a90, L_0x1dc0e90;
L_0x1dc1b80 .functor AND 1, L_0x1dc1d10, L_0x1dc1100, L_0x1dc0fa0, L_0x1dc0dd0;
L_0x1dc1e00/0/0 .functor OR 1, L_0x1dc13c0, L_0x1dc15b0, L_0x1dc16c0, L_0x1dc18f0;
L_0x1dc1e00/0/4 .functor OR 1, L_0x1dc1b80, C4<0>, C4<0>, C4<0>;
L_0x1dc1e00 .functor OR 1, L_0x1dc1e00/0/0, L_0x1dc1e00/0/4, C4<0>, C4<0>;
v0x1ccebe0_0 .net *"_s1", 0 0, L_0x1dc1010;  1 drivers
v0x1ccecc0_0 .net *"_s11", 0 0, L_0x1dc1960;  1 drivers
v0x1cceda0_0 .net *"_s13", 0 0, L_0x1dc1a90;  1 drivers
v0x1ccee60_0 .net *"_s15", 0 0, L_0x1dc1d10;  1 drivers
v0x1ccef40_0 .net *"_s3", 0 0, L_0x1dc1170;  1 drivers
v0x1ccf070_0 .net *"_s5", 0 0, L_0x1dc12d0;  1 drivers
v0x1ccf150_0 .net *"_s7", 0 0, L_0x1dc1620;  1 drivers
v0x1ccf230_0 .net *"_s9", 0 0, L_0x1dc1800;  1 drivers
v0x1ccf310_0 .net "a0", 0 0, L_0x1dc0a50;  alias, 1 drivers
v0x1ccf440_0 .net "a1", 0 0, L_0x1dc0c10;  alias, 1 drivers
v0x1ccf4e0_0 .net "a2", 0 0, L_0x7fc9b75cdd10;  alias, 1 drivers
v0x1ccf5a0_0 .net "a3", 0 0, L_0x1dc0e90;  alias, 1 drivers
v0x1ccf660_0 .net "a4", 0 0, L_0x1dc0dd0;  alias, 1 drivers
v0x1ccf720_0 .net "addWire", 0 0, L_0x1dc13c0;  1 drivers
v0x1ccf7e0_0 .net "nandWire", 0 0, L_0x1dc18f0;  1 drivers
v0x1ccf8a0_0 .net "norWire", 0 0, L_0x1dc1b80;  1 drivers
v0x1ccf960_0 .net "ns0", 0 0, L_0x1dc0fa0;  1 drivers
v0x1ccfb10_0 .net "ns1", 0 0, L_0x1dc1100;  1 drivers
v0x1ccfbb0_0 .net "ns2", 0 0, L_0x1dc1260;  1 drivers
v0x1ccfc50_0 .net "out", 0 0, L_0x1dc1e00;  alias, 1 drivers
v0x1ccfcf0_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1ccfdb0_0 .net "sltWire", 0 0, L_0x1dc16c0;  1 drivers
v0x1ccfe70_0 .net "xorWire", 0 0, L_0x1dc15b0;  1 drivers
L_0x1dc1010 .part v0x1c5d2a0_0, 0, 1;
L_0x1dc1170 .part v0x1c5d2a0_0, 1, 1;
L_0x1dc12d0 .part v0x1c5d2a0_0, 2, 1;
L_0x1dc1620 .part v0x1c5d2a0_0, 0, 1;
L_0x1dc1800 .part v0x1c5d2a0_0, 1, 1;
L_0x1dc1960 .part v0x1c5d2a0_0, 1, 1;
L_0x1dc1a90 .part v0x1c5d2a0_0, 0, 1;
L_0x1dc1d10 .part v0x1c5d2a0_0, 2, 1;
S_0x1cd0d20 .scope generate, "genALUs[27]" "genALUs[27]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1cd0ee0 .param/l "bit" 0 4 127, +C4<011011>;
S_0x1cd0fa0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1cd0d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1dc0630 .functor XOR 1, L_0x1dc3da0, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1dc27c0 .functor NOR 1, L_0x1dc3d00, L_0x1dc3da0, C4<0>, C4<0>;
L_0x1dc28c0 .functor XOR 1, L_0x1dc3d00, L_0x1dc3da0, C4<0>, C4<0>;
L_0x1dc2980 .functor NAND 1, L_0x1dc3d00, L_0x1dc3da0, C4<1>, C4<1>;
L_0x1dc2a80 .functor XOR 1, v0x1c5d1d0_0, L_0x1dc27c0, C4<0>, C4<0>;
L_0x1dc2b40 .functor XOR 1, v0x1c5d1d0_0, L_0x1dc2980, C4<0>, C4<0>;
v0x1cd3370_0 .net "a", 0 0, L_0x1dc3d00;  1 drivers
v0x1cd3460_0 .net "addSubtract", 0 0, L_0x1dc2750;  1 drivers
v0x1cd3500_0 .net "b", 0 0, L_0x1dc3da0;  1 drivers
v0x1cd35a0_0 .net "bOut", 0 0, L_0x1dc0630;  1 drivers
v0x1cd3670_0 .net "carryin", 0 0, L_0x1d92450;  1 drivers
v0x1cd3760_0 .net "carryout", 0 0, L_0x1dc25f0;  1 drivers
v0x1cd3830_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1cd38d0_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1cd3970_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cd3aa0_0 .net "nandOut", 0 0, L_0x1dc2b40;  1 drivers
v0x1cd3b70_0 .net "nandgate", 0 0, L_0x1dc2980;  1 drivers
v0x1cd3c10_0 .net "norOut", 0 0, L_0x1dc2a80;  1 drivers
v0x1cd3ce0_0 .net "norgate", 0 0, L_0x1dc27c0;  1 drivers
v0x1cd3d80_0 .net "result", 0 0, L_0x1dc3ab0;  1 drivers
L_0x7fc9b75cdd58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cd3e50_0 .net "slt", 0 0, L_0x7fc9b75cdd58;  1 drivers
v0x1cd3ef0_0 .net "xorgate", 0 0, L_0x1dc28c0;  1 drivers
S_0x1cd12a0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1cd0fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1dc2370 .functor AND 1, L_0x1dc3d00, L_0x1dc0630, C4<1>, C4<1>;
L_0x1dc2430 .functor XOR 1, L_0x1dc3d00, L_0x1dc0630, C4<0>, C4<0>;
L_0x1dc2530 .functor AND 1, L_0x1dc2430, L_0x1d92450, C4<1>, C4<1>;
L_0x1dc25f0 .functor OR 1, L_0x1dc2530, L_0x1dc2370, C4<0>, C4<0>;
L_0x1dc2750 .functor XOR 1, L_0x1dc2430, L_0x1d92450, C4<0>, C4<0>;
v0x1cd1540_0 .net "G", 0 0, L_0x1dc2370;  1 drivers
v0x1cd1620_0 .net "P", 0 0, L_0x1dc2430;  1 drivers
v0x1cd16e0_0 .net "PandCin", 0 0, L_0x1dc2530;  1 drivers
v0x1cd17b0_0 .net "a", 0 0, L_0x1dc3d00;  alias, 1 drivers
v0x1cd1870_0 .net "b", 0 0, L_0x1dc0630;  alias, 1 drivers
v0x1cd1980_0 .net "carryin", 0 0, L_0x1d92450;  alias, 1 drivers
v0x1cd1a40_0 .net "carryout", 0 0, L_0x1dc25f0;  alias, 1 drivers
v0x1cd1b00_0 .net "sum", 0 0, L_0x1dc2750;  alias, 1 drivers
S_0x1cd1c60 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1cd0fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1dc2c50 .functor NOT 1, L_0x1dc2cc0, C4<0>, C4<0>, C4<0>;
L_0x1dc2db0 .functor NOT 1, L_0x1dc2e20, C4<0>, C4<0>, C4<0>;
L_0x1dc2f10 .functor NOT 1, L_0x1dc2f80, C4<0>, C4<0>, C4<0>;
L_0x1dc3070 .functor AND 1, L_0x1dc2f10, L_0x1dc2db0, L_0x1dc2c50, L_0x1dc2750;
L_0x1dc3260 .functor AND 1, L_0x1dc2f10, L_0x1dc2db0, L_0x1dc32d0, L_0x1dc28c0;
L_0x1dc3370 .functor AND 1, L_0x1dc2f10, L_0x1dc34b0, L_0x1dc2c50, L_0x7fc9b75cdd58;
L_0x1dc35a0 .functor AND 1, L_0x1dc2f10, L_0x1dc3610, L_0x1dc3740, L_0x1dc2b40;
L_0x1dc3830 .functor AND 1, L_0x1dc39c0, L_0x1dc2db0, L_0x1dc2c50, L_0x1dc2a80;
L_0x1dc3ab0/0/0 .functor OR 1, L_0x1dc3070, L_0x1dc3260, L_0x1dc3370, L_0x1dc35a0;
L_0x1dc3ab0/0/4 .functor OR 1, L_0x1dc3830, C4<0>, C4<0>, C4<0>;
L_0x1dc3ab0 .functor OR 1, L_0x1dc3ab0/0/0, L_0x1dc3ab0/0/4, C4<0>, C4<0>;
v0x1cd1f00_0 .net *"_s1", 0 0, L_0x1dc2cc0;  1 drivers
v0x1cd1fe0_0 .net *"_s11", 0 0, L_0x1dc3610;  1 drivers
v0x1cd20c0_0 .net *"_s13", 0 0, L_0x1dc3740;  1 drivers
v0x1cd2180_0 .net *"_s15", 0 0, L_0x1dc39c0;  1 drivers
v0x1cd2260_0 .net *"_s3", 0 0, L_0x1dc2e20;  1 drivers
v0x1cd2390_0 .net *"_s5", 0 0, L_0x1dc2f80;  1 drivers
v0x1cd2470_0 .net *"_s7", 0 0, L_0x1dc32d0;  1 drivers
v0x1cd2550_0 .net *"_s9", 0 0, L_0x1dc34b0;  1 drivers
v0x1cd2630_0 .net "a0", 0 0, L_0x1dc2750;  alias, 1 drivers
v0x1cd2760_0 .net "a1", 0 0, L_0x1dc28c0;  alias, 1 drivers
v0x1cd2800_0 .net "a2", 0 0, L_0x7fc9b75cdd58;  alias, 1 drivers
v0x1cd28c0_0 .net "a3", 0 0, L_0x1dc2b40;  alias, 1 drivers
v0x1cd2980_0 .net "a4", 0 0, L_0x1dc2a80;  alias, 1 drivers
v0x1cd2a40_0 .net "addWire", 0 0, L_0x1dc3070;  1 drivers
v0x1cd2b00_0 .net "nandWire", 0 0, L_0x1dc35a0;  1 drivers
v0x1cd2bc0_0 .net "norWire", 0 0, L_0x1dc3830;  1 drivers
v0x1cd2c80_0 .net "ns0", 0 0, L_0x1dc2c50;  1 drivers
v0x1cd2e30_0 .net "ns1", 0 0, L_0x1dc2db0;  1 drivers
v0x1cd2ed0_0 .net "ns2", 0 0, L_0x1dc2f10;  1 drivers
v0x1cd2f70_0 .net "out", 0 0, L_0x1dc3ab0;  alias, 1 drivers
v0x1cd3010_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cd30d0_0 .net "sltWire", 0 0, L_0x1dc3370;  1 drivers
v0x1cd3190_0 .net "xorWire", 0 0, L_0x1dc3260;  1 drivers
L_0x1dc2cc0 .part v0x1c5d2a0_0, 0, 1;
L_0x1dc2e20 .part v0x1c5d2a0_0, 1, 1;
L_0x1dc2f80 .part v0x1c5d2a0_0, 2, 1;
L_0x1dc32d0 .part v0x1c5d2a0_0, 0, 1;
L_0x1dc34b0 .part v0x1c5d2a0_0, 1, 1;
L_0x1dc3610 .part v0x1c5d2a0_0, 1, 1;
L_0x1dc3740 .part v0x1c5d2a0_0, 0, 1;
L_0x1dc39c0 .part v0x1c5d2a0_0, 2, 1;
S_0x1cd4040 .scope generate, "genALUs[28]" "genALUs[28]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1cd4200 .param/l "bit" 0 4 127, +C4<011100>;
S_0x1cd42c0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1cd4040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d924f0 .functor XOR 1, L_0x1d921c0, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1dc46c0 .functor NOR 1, L_0x1dc5b30, L_0x1d921c0, C4<0>, C4<0>;
L_0x1dc47c0 .functor XOR 1, L_0x1dc5b30, L_0x1d921c0, C4<0>, C4<0>;
L_0x1dc4830 .functor NAND 1, L_0x1dc5b30, L_0x1d921c0, C4<1>, C4<1>;
L_0x1dc4930 .functor XOR 1, v0x1c5d1d0_0, L_0x1dc46c0, C4<0>, C4<0>;
L_0x1dc49f0 .functor XOR 1, v0x1c5d1d0_0, L_0x1dc4830, C4<0>, C4<0>;
v0x1cd6690_0 .net "a", 0 0, L_0x1dc5b30;  1 drivers
v0x1cd6780_0 .net "addSubtract", 0 0, L_0x1dc4650;  1 drivers
v0x1cd6820_0 .net "b", 0 0, L_0x1d921c0;  1 drivers
v0x1cd68c0_0 .net "bOut", 0 0, L_0x1d924f0;  1 drivers
v0x1cd6990_0 .net "carryin", 0 0, L_0x1d92260;  1 drivers
v0x1cd6a80_0 .net "carryout", 0 0, L_0x1dc21b0;  1 drivers
v0x1cd6b50_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1ca3540_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1ca35e0_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cd7000_0 .net "nandOut", 0 0, L_0x1dc49f0;  1 drivers
v0x1cd70a0_0 .net "nandgate", 0 0, L_0x1dc4830;  1 drivers
v0x1cd7140_0 .net "norOut", 0 0, L_0x1dc4930;  1 drivers
v0x1cd71e0_0 .net "norgate", 0 0, L_0x1dc46c0;  1 drivers
v0x1cd7280_0 .net "result", 0 0, L_0x1dc58e0;  1 drivers
L_0x7fc9b75cdda0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cd7350_0 .net "slt", 0 0, L_0x7fc9b75cdda0;  1 drivers
v0x1cd73f0_0 .net "xorgate", 0 0, L_0x1dc47c0;  1 drivers
S_0x1cd45c0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1cd42c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d92560 .functor AND 1, L_0x1dc5b30, L_0x1d924f0, C4<1>, C4<1>;
L_0x1ccf3b0 .functor XOR 1, L_0x1dc5b30, L_0x1d924f0, C4<0>, C4<0>;
L_0x1dc20f0 .functor AND 1, L_0x1ccf3b0, L_0x1d92260, C4<1>, C4<1>;
L_0x1dc21b0 .functor OR 1, L_0x1dc20f0, L_0x1d92560, C4<0>, C4<0>;
L_0x1dc4650 .functor XOR 1, L_0x1ccf3b0, L_0x1d92260, C4<0>, C4<0>;
v0x1cd4860_0 .net "G", 0 0, L_0x1d92560;  1 drivers
v0x1cd4940_0 .net "P", 0 0, L_0x1ccf3b0;  1 drivers
v0x1cd4a00_0 .net "PandCin", 0 0, L_0x1dc20f0;  1 drivers
v0x1cd4ad0_0 .net "a", 0 0, L_0x1dc5b30;  alias, 1 drivers
v0x1cd4b90_0 .net "b", 0 0, L_0x1d924f0;  alias, 1 drivers
v0x1cd4ca0_0 .net "carryin", 0 0, L_0x1d92260;  alias, 1 drivers
v0x1cd4d60_0 .net "carryout", 0 0, L_0x1dc21b0;  alias, 1 drivers
v0x1cd4e20_0 .net "sum", 0 0, L_0x1dc4650;  alias, 1 drivers
S_0x1cd4f80 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1cd42c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1dc4b00 .functor NOT 1, L_0x1dc4b70, C4<0>, C4<0>, C4<0>;
L_0x1dc4c60 .functor NOT 1, L_0x1dc4cd0, C4<0>, C4<0>, C4<0>;
L_0x1dc4dc0 .functor NOT 1, L_0x1dc4e30, C4<0>, C4<0>, C4<0>;
L_0x1dc4f20 .functor AND 1, L_0x1dc4dc0, L_0x1dc4c60, L_0x1dc4b00, L_0x1dc4650;
L_0x1dc5110 .functor AND 1, L_0x1dc4dc0, L_0x1dc4c60, L_0x1dc5180, L_0x1dc47c0;
L_0x1dc5220 .functor AND 1, L_0x1dc4dc0, L_0x1dc5320, L_0x1dc4b00, L_0x7fc9b75cdda0;
L_0x1dc5410 .functor AND 1, L_0x1dc4dc0, L_0x1dc5480, L_0x1dc5570, L_0x1dc49f0;
L_0x1dc5660 .functor AND 1, L_0x1dc57f0, L_0x1dc4c60, L_0x1dc4b00, L_0x1dc4930;
L_0x1dc58e0/0/0 .functor OR 1, L_0x1dc4f20, L_0x1dc5110, L_0x1dc5220, L_0x1dc5410;
L_0x1dc58e0/0/4 .functor OR 1, L_0x1dc5660, C4<0>, C4<0>, C4<0>;
L_0x1dc58e0 .functor OR 1, L_0x1dc58e0/0/0, L_0x1dc58e0/0/4, C4<0>, C4<0>;
v0x1cd5220_0 .net *"_s1", 0 0, L_0x1dc4b70;  1 drivers
v0x1cd5300_0 .net *"_s11", 0 0, L_0x1dc5480;  1 drivers
v0x1cd53e0_0 .net *"_s13", 0 0, L_0x1dc5570;  1 drivers
v0x1cd54a0_0 .net *"_s15", 0 0, L_0x1dc57f0;  1 drivers
v0x1cd5580_0 .net *"_s3", 0 0, L_0x1dc4cd0;  1 drivers
v0x1cd56b0_0 .net *"_s5", 0 0, L_0x1dc4e30;  1 drivers
v0x1cd5790_0 .net *"_s7", 0 0, L_0x1dc5180;  1 drivers
v0x1cd5870_0 .net *"_s9", 0 0, L_0x1dc5320;  1 drivers
v0x1cd5950_0 .net "a0", 0 0, L_0x1dc4650;  alias, 1 drivers
v0x1cd5a80_0 .net "a1", 0 0, L_0x1dc47c0;  alias, 1 drivers
v0x1cd5b20_0 .net "a2", 0 0, L_0x7fc9b75cdda0;  alias, 1 drivers
v0x1cd5be0_0 .net "a3", 0 0, L_0x1dc49f0;  alias, 1 drivers
v0x1cd5ca0_0 .net "a4", 0 0, L_0x1dc4930;  alias, 1 drivers
v0x1cd5d60_0 .net "addWire", 0 0, L_0x1dc4f20;  1 drivers
v0x1cd5e20_0 .net "nandWire", 0 0, L_0x1dc5410;  1 drivers
v0x1cd5ee0_0 .net "norWire", 0 0, L_0x1dc5660;  1 drivers
v0x1cd5fa0_0 .net "ns0", 0 0, L_0x1dc4b00;  1 drivers
v0x1cd6150_0 .net "ns1", 0 0, L_0x1dc4c60;  1 drivers
v0x1cd61f0_0 .net "ns2", 0 0, L_0x1dc4dc0;  1 drivers
v0x1cd6290_0 .net "out", 0 0, L_0x1dc58e0;  alias, 1 drivers
v0x1cd6330_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cd63f0_0 .net "sltWire", 0 0, L_0x1dc5220;  1 drivers
v0x1cd64b0_0 .net "xorWire", 0 0, L_0x1dc5110;  1 drivers
L_0x1dc4b70 .part v0x1c5d2a0_0, 0, 1;
L_0x1dc4cd0 .part v0x1c5d2a0_0, 1, 1;
L_0x1dc4e30 .part v0x1c5d2a0_0, 2, 1;
L_0x1dc5180 .part v0x1c5d2a0_0, 0, 1;
L_0x1dc5320 .part v0x1c5d2a0_0, 1, 1;
L_0x1dc5480 .part v0x1c5d2a0_0, 1, 1;
L_0x1dc5570 .part v0x1c5d2a0_0, 0, 1;
L_0x1dc57f0 .part v0x1c5d2a0_0, 2, 1;
S_0x1cd7540 .scope generate, "genALUs[29]" "genALUs[29]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1cd7700 .param/l "bit" 0 4 127, +C4<011101>;
S_0x1cd77c0 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1cd7540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1d92390 .functor XOR 1, L_0x1da9e50, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1cd6f80 .functor NOR 1, L_0x1dc7ac0, L_0x1da9e50, C4<0>, C4<0>;
L_0x1dc6720 .functor XOR 1, L_0x1dc7ac0, L_0x1da9e50, C4<0>, C4<0>;
L_0x1dc6790 .functor NAND 1, L_0x1dc7ac0, L_0x1da9e50, C4<1>, C4<1>;
L_0x1dc6890 .functor XOR 1, v0x1c5d1d0_0, L_0x1cd6f80, C4<0>, C4<0>;
L_0x1dc6900 .functor XOR 1, v0x1c5d1d0_0, L_0x1dc6790, C4<0>, C4<0>;
v0x1cd9bd0_0 .net "a", 0 0, L_0x1dc7ac0;  1 drivers
v0x1cd9cc0_0 .net "addSubtract", 0 0, L_0x1cd6f10;  1 drivers
v0x1cd9d60_0 .net "b", 0 0, L_0x1da9e50;  1 drivers
v0x1cd9e00_0 .net "bOut", 0 0, L_0x1d92390;  1 drivers
v0x1cd9ed0_0 .net "carryin", 0 0, L_0x1da9ef0;  1 drivers
v0x1cd9fc0_0 .net "carryout", 0 0, L_0x1cd6db0;  1 drivers
v0x1cda090_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1cda130_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1cda1d0_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cda300_0 .net "nandOut", 0 0, L_0x1dc6900;  1 drivers
v0x1cda3d0_0 .net "nandgate", 0 0, L_0x1dc6790;  1 drivers
v0x1cda470_0 .net "norOut", 0 0, L_0x1dc6890;  1 drivers
v0x1cda540_0 .net "norgate", 0 0, L_0x1cd6f80;  1 drivers
v0x1cda5e0_0 .net "result", 0 0, L_0x1dc7870;  1 drivers
L_0x7fc9b75cdde8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cda6b0_0 .net "slt", 0 0, L_0x7fc9b75cdde8;  1 drivers
v0x1cda750_0 .net "xorgate", 0 0, L_0x1dc6720;  1 drivers
S_0x1cd7ac0 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1cd77c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1cd59f0 .functor AND 1, L_0x1dc7ac0, L_0x1d92390, C4<1>, C4<1>;
L_0x1cd6bf0 .functor XOR 1, L_0x1dc7ac0, L_0x1d92390, C4<0>, C4<0>;
L_0x1cd6cf0 .functor AND 1, L_0x1cd6bf0, L_0x1da9ef0, C4<1>, C4<1>;
L_0x1cd6db0 .functor OR 1, L_0x1cd6cf0, L_0x1cd59f0, C4<0>, C4<0>;
L_0x1cd6f10 .functor XOR 1, L_0x1cd6bf0, L_0x1da9ef0, C4<0>, C4<0>;
v0x1cd7d60_0 .net "G", 0 0, L_0x1cd59f0;  1 drivers
v0x1cd7e40_0 .net "P", 0 0, L_0x1cd6bf0;  1 drivers
v0x1cd7f00_0 .net "PandCin", 0 0, L_0x1cd6cf0;  1 drivers
v0x1cd7fd0_0 .net "a", 0 0, L_0x1dc7ac0;  alias, 1 drivers
v0x1cd8090_0 .net "b", 0 0, L_0x1d92390;  alias, 1 drivers
v0x1cd81a0_0 .net "carryin", 0 0, L_0x1da9ef0;  alias, 1 drivers
v0x1cd8260_0 .net "carryout", 0 0, L_0x1cd6db0;  alias, 1 drivers
v0x1cd8320_0 .net "sum", 0 0, L_0x1cd6f10;  alias, 1 drivers
S_0x1cd8480 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1cd77c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1dc6a10 .functor NOT 1, L_0x1dc6a80, C4<0>, C4<0>, C4<0>;
L_0x1dc6b70 .functor NOT 1, L_0x1dc6be0, C4<0>, C4<0>, C4<0>;
L_0x1dc6cd0 .functor NOT 1, L_0x1dc6d40, C4<0>, C4<0>, C4<0>;
L_0x1dc6e30 .functor AND 1, L_0x1dc6cd0, L_0x1dc6b70, L_0x1dc6a10, L_0x1cd6f10;
L_0x1dc7020 .functor AND 1, L_0x1dc6cd0, L_0x1dc6b70, L_0x1dc7090, L_0x1dc6720;
L_0x1dc7130 .functor AND 1, L_0x1dc6cd0, L_0x1dc7270, L_0x1dc6a10, L_0x7fc9b75cdde8;
L_0x1dc7360 .functor AND 1, L_0x1dc6cd0, L_0x1dc73d0, L_0x1dc7500, L_0x1dc6900;
L_0x1dc75f0 .functor AND 1, L_0x1dc7780, L_0x1dc6b70, L_0x1dc6a10, L_0x1dc6890;
L_0x1dc7870/0/0 .functor OR 1, L_0x1dc6e30, L_0x1dc7020, L_0x1dc7130, L_0x1dc7360;
L_0x1dc7870/0/4 .functor OR 1, L_0x1dc75f0, C4<0>, C4<0>, C4<0>;
L_0x1dc7870 .functor OR 1, L_0x1dc7870/0/0, L_0x1dc7870/0/4, C4<0>, C4<0>;
v0x1cd8760_0 .net *"_s1", 0 0, L_0x1dc6a80;  1 drivers
v0x1cd8840_0 .net *"_s11", 0 0, L_0x1dc73d0;  1 drivers
v0x1cd8920_0 .net *"_s13", 0 0, L_0x1dc7500;  1 drivers
v0x1cd89e0_0 .net *"_s15", 0 0, L_0x1dc7780;  1 drivers
v0x1cd8ac0_0 .net *"_s3", 0 0, L_0x1dc6be0;  1 drivers
v0x1cd8bf0_0 .net *"_s5", 0 0, L_0x1dc6d40;  1 drivers
v0x1cd8cd0_0 .net *"_s7", 0 0, L_0x1dc7090;  1 drivers
v0x1cd8db0_0 .net *"_s9", 0 0, L_0x1dc7270;  1 drivers
v0x1cd8e90_0 .net "a0", 0 0, L_0x1cd6f10;  alias, 1 drivers
v0x1cd8fc0_0 .net "a1", 0 0, L_0x1dc6720;  alias, 1 drivers
v0x1cd9060_0 .net "a2", 0 0, L_0x7fc9b75cdde8;  alias, 1 drivers
v0x1cd9120_0 .net "a3", 0 0, L_0x1dc6900;  alias, 1 drivers
v0x1cd91e0_0 .net "a4", 0 0, L_0x1dc6890;  alias, 1 drivers
v0x1cd92a0_0 .net "addWire", 0 0, L_0x1dc6e30;  1 drivers
v0x1cd9360_0 .net "nandWire", 0 0, L_0x1dc7360;  1 drivers
v0x1cd9420_0 .net "norWire", 0 0, L_0x1dc75f0;  1 drivers
v0x1cd94e0_0 .net "ns0", 0 0, L_0x1dc6a10;  1 drivers
v0x1cd9690_0 .net "ns1", 0 0, L_0x1dc6b70;  1 drivers
v0x1cd9730_0 .net "ns2", 0 0, L_0x1dc6cd0;  1 drivers
v0x1cd97d0_0 .net "out", 0 0, L_0x1dc7870;  alias, 1 drivers
v0x1cd9870_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cd9930_0 .net "sltWire", 0 0, L_0x1dc7130;  1 drivers
v0x1cd99f0_0 .net "xorWire", 0 0, L_0x1dc7020;  1 drivers
L_0x1dc6a80 .part v0x1c5d2a0_0, 0, 1;
L_0x1dc6be0 .part v0x1c5d2a0_0, 1, 1;
L_0x1dc6d40 .part v0x1c5d2a0_0, 2, 1;
L_0x1dc7090 .part v0x1c5d2a0_0, 0, 1;
L_0x1dc7270 .part v0x1c5d2a0_0, 1, 1;
L_0x1dc73d0 .part v0x1c5d2a0_0, 1, 1;
L_0x1dc7500 .part v0x1c5d2a0_0, 0, 1;
L_0x1dc7780 .part v0x1c5d2a0_0, 2, 1;
S_0x1cda8a0 .scope generate, "genALUs[30]" "genALUs[30]" 4 127, 4 127 0, S_0x1c56820;
 .timescale 0 0;
P_0x1ca72a0 .param/l "bit" 0 4 127, +C4<011110>;
S_0x1cdac70 .scope module, "aluOneBit" "ALU_slice" 4 128, 4 26 0, S_0x1cda8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1da9f90 .functor XOR 1, L_0x1dc7f70, v0x1c5d080_0, C4<0>, C4<0>;
L_0x1dc83b0 .functor NOR 1, L_0x1dc9870, L_0x1dc7f70, C4<0>, C4<0>;
L_0x1dc84b0 .functor XOR 1, L_0x1dc9870, L_0x1dc7f70, C4<0>, C4<0>;
L_0x1dc8570 .functor NAND 1, L_0x1dc9870, L_0x1dc7f70, C4<1>, C4<1>;
L_0x1dc8670 .functor XOR 1, v0x1c5d1d0_0, L_0x1dc83b0, C4<0>, C4<0>;
L_0x1dc8730 .functor XOR 1, v0x1c5d1d0_0, L_0x1dc8570, C4<0>, C4<0>;
v0x1cdcff0_0 .net "a", 0 0, L_0x1dc9870;  1 drivers
v0x1cdd0e0_0 .net "addSubtract", 0 0, L_0x1dc8340;  1 drivers
v0x1cdd180_0 .net "b", 0 0, L_0x1dc7f70;  1 drivers
v0x1cdd220_0 .net "bOut", 0 0, L_0x1da9f90;  1 drivers
v0x1cdd2f0_0 .net "carryin", 0 0, L_0x1dc8010;  1 drivers
v0x1cdd3e0_0 .net "carryout", 0 0, L_0x1dc8230;  1 drivers
v0x1cdd4b0_0 .net "invertB", 0 0, v0x1c5d080_0;  alias, 1 drivers
v0x1cdd550_0 .net "invertOut", 0 0, v0x1c5d1d0_0;  alias, 1 drivers
v0x1ca9db0_0 .net "muxindex", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1ca9ee0_0 .net "nandOut", 0 0, L_0x1dc8730;  1 drivers
v0x1caa050_0 .net "nandgate", 0 0, L_0x1dc8570;  1 drivers
v0x1caa0f0_0 .net "norOut", 0 0, L_0x1dc8670;  1 drivers
v0x1caa1c0_0 .net "norgate", 0 0, L_0x1dc83b0;  1 drivers
v0x1caa260_0 .net "result", 0 0, L_0x1dc9620;  1 drivers
L_0x7fc9b75cde30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1caa330_0 .net "slt", 0 0, L_0x7fc9b75cde30;  1 drivers
v0x1cde210_0 .net "xorgate", 0 0, L_0x1dc84b0;  1 drivers
S_0x1cdaf20 .scope module, "adder" "structuralFullAdder" 4 42, 5 8 0, S_0x1cdac70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1dc5bd0 .functor AND 1, L_0x1dc9870, L_0x1da9f90, C4<1>, C4<1>;
L_0x1dc5c90 .functor XOR 1, L_0x1dc9870, L_0x1da9f90, C4<0>, C4<0>;
L_0x1dc5d90 .functor AND 1, L_0x1dc5c90, L_0x1dc8010, C4<1>, C4<1>;
L_0x1dc8230 .functor OR 1, L_0x1dc5d90, L_0x1dc5bd0, C4<0>, C4<0>;
L_0x1dc8340 .functor XOR 1, L_0x1dc5c90, L_0x1dc8010, C4<0>, C4<0>;
v0x1cdb1c0_0 .net "G", 0 0, L_0x1dc5bd0;  1 drivers
v0x1cdb2a0_0 .net "P", 0 0, L_0x1dc5c90;  1 drivers
v0x1cdb360_0 .net "PandCin", 0 0, L_0x1dc5d90;  1 drivers
v0x1cdb430_0 .net "a", 0 0, L_0x1dc9870;  alias, 1 drivers
v0x1cdb4f0_0 .net "b", 0 0, L_0x1da9f90;  alias, 1 drivers
v0x1cdb600_0 .net "carryin", 0 0, L_0x1dc8010;  alias, 1 drivers
v0x1cdb6c0_0 .net "carryout", 0 0, L_0x1dc8230;  alias, 1 drivers
v0x1cdb780_0 .net "sum", 0 0, L_0x1dc8340;  alias, 1 drivers
S_0x1cdb8e0 .scope module, "mux" "multiplexer" 4 50, 4 154 0, S_0x1cdac70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1dc8840 .functor NOT 1, L_0x1dc88b0, C4<0>, C4<0>, C4<0>;
L_0x1dc89a0 .functor NOT 1, L_0x1dc8a10, C4<0>, C4<0>, C4<0>;
L_0x1dc8b00 .functor NOT 1, L_0x1dc8b70, C4<0>, C4<0>, C4<0>;
L_0x1dc8c60 .functor AND 1, L_0x1dc8b00, L_0x1dc89a0, L_0x1dc8840, L_0x1dc8340;
L_0x1dc8e50 .functor AND 1, L_0x1dc8b00, L_0x1dc89a0, L_0x1dc8ec0, L_0x1dc84b0;
L_0x1dc8f60 .functor AND 1, L_0x1dc8b00, L_0x1dc9060, L_0x1dc8840, L_0x7fc9b75cde30;
L_0x1dc9150 .functor AND 1, L_0x1dc8b00, L_0x1dc91c0, L_0x1dc92b0, L_0x1dc8730;
L_0x1dc93a0 .functor AND 1, L_0x1dc9530, L_0x1dc89a0, L_0x1dc8840, L_0x1dc8670;
L_0x1dc9620/0/0 .functor OR 1, L_0x1dc8c60, L_0x1dc8e50, L_0x1dc8f60, L_0x1dc9150;
L_0x1dc9620/0/4 .functor OR 1, L_0x1dc93a0, C4<0>, C4<0>, C4<0>;
L_0x1dc9620 .functor OR 1, L_0x1dc9620/0/0, L_0x1dc9620/0/4, C4<0>, C4<0>;
v0x1cdbb80_0 .net *"_s1", 0 0, L_0x1dc88b0;  1 drivers
v0x1cdbc60_0 .net *"_s11", 0 0, L_0x1dc91c0;  1 drivers
v0x1cdbd40_0 .net *"_s13", 0 0, L_0x1dc92b0;  1 drivers
v0x1cdbe00_0 .net *"_s15", 0 0, L_0x1dc9530;  1 drivers
v0x1cdbee0_0 .net *"_s3", 0 0, L_0x1dc8a10;  1 drivers
v0x1cdc010_0 .net *"_s5", 0 0, L_0x1dc8b70;  1 drivers
v0x1cdc0f0_0 .net *"_s7", 0 0, L_0x1dc8ec0;  1 drivers
v0x1cdc1d0_0 .net *"_s9", 0 0, L_0x1dc9060;  1 drivers
v0x1cdc2b0_0 .net "a0", 0 0, L_0x1dc8340;  alias, 1 drivers
v0x1cdc3e0_0 .net "a1", 0 0, L_0x1dc84b0;  alias, 1 drivers
v0x1cdc480_0 .net "a2", 0 0, L_0x7fc9b75cde30;  alias, 1 drivers
v0x1cdc540_0 .net "a3", 0 0, L_0x1dc8730;  alias, 1 drivers
v0x1cdc600_0 .net "a4", 0 0, L_0x1dc8670;  alias, 1 drivers
v0x1cdc6c0_0 .net "addWire", 0 0, L_0x1dc8c60;  1 drivers
v0x1cdc780_0 .net "nandWire", 0 0, L_0x1dc9150;  1 drivers
v0x1cdc840_0 .net "norWire", 0 0, L_0x1dc93a0;  1 drivers
v0x1cdc900_0 .net "ns0", 0 0, L_0x1dc8840;  1 drivers
v0x1cdcab0_0 .net "ns1", 0 0, L_0x1dc89a0;  1 drivers
v0x1cdcb50_0 .net "ns2", 0 0, L_0x1dc8b00;  1 drivers
v0x1cdcbf0_0 .net "out", 0 0, L_0x1dc9620;  alias, 1 drivers
v0x1cdcc90_0 .net "select", 2 0, v0x1c5d2a0_0;  alias, 1 drivers
v0x1cdcd50_0 .net "sltWire", 0 0, L_0x1dc8f60;  1 drivers
v0x1cdce10_0 .net "xorWire", 0 0, L_0x1dc8e50;  1 drivers
L_0x1dc88b0 .part v0x1c5d2a0_0, 0, 1;
L_0x1dc8a10 .part v0x1c5d2a0_0, 1, 1;
L_0x1dc8b70 .part v0x1c5d2a0_0, 2, 1;
L_0x1dc8ec0 .part v0x1c5d2a0_0, 0, 1;
L_0x1dc9060 .part v0x1c5d2a0_0, 1, 1;
L_0x1dc91c0 .part v0x1c5d2a0_0, 1, 1;
L_0x1dc92b0 .part v0x1c5d2a0_0, 0, 1;
L_0x1dc9530 .part v0x1c5d2a0_0, 2, 1;
S_0x1ce1590 .scope module, "regiEX" "registerEX" 3 109, 10 82 0, S_0x1bd6a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q_ReadData1"
    .port_info 1 /OUTPUT 32 "q_ReadData2"
    .port_info 2 /OUTPUT 32 "q_result"
    .port_info 3 /OUTPUT 2 "q_pcmux"
    .port_info 4 /OUTPUT 2 "q_regmux"
    .port_info 5 /OUTPUT 1 "q_dm_mux"
    .port_info 6 /OUTPUT 1 "q_reg_we"
    .port_info 7 /OUTPUT 1 "q_dm_we"
    .port_info 8 /OUTPUT 1 "q_zeroflag"
    .port_info 9 /OUTPUT 32 "q_rd"
    .port_info 10 /OUTPUT 32 "q_pc"
    .port_info 11 /OUTPUT 5 "q_rt"
    .port_info 12 /OUTPUT 5 "q_raddress"
    .port_info 13 /INPUT 32 "d_ReadData1"
    .port_info 14 /INPUT 32 "d_ReadData2"
    .port_info 15 /INPUT 32 "d_result"
    .port_info 16 /INPUT 2 "d_pcmux"
    .port_info 17 /INPUT 2 "d_regmux"
    .port_info 18 /INPUT 1 "d_dm_mux"
    .port_info 19 /INPUT 1 "d_reg_we"
    .port_info 20 /INPUT 1 "d_dm_we"
    .port_info 21 /INPUT 1 "d_zeroflag"
    .port_info 22 /INPUT 32 "d_rd"
    .port_info 23 /INPUT 32 "d_pc"
    .port_info 24 /INPUT 5 "d_rt"
    .port_info 25 /INPUT 5 "d_raddress"
    .port_info 26 /INPUT 1 "wrenable"
    .port_info 27 /INPUT 1 "clk"
v0x1ce1b00_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1ce1c10_0 .net "d_ReadData1", 31 0, v0x1ce4940_0;  alias, 1 drivers
v0x1ce1cd0_0 .net "d_ReadData2", 31 0, v0x1ce4af0_0;  alias, 1 drivers
v0x1ce1d70_0 .net "d_dm_mux", 0 0, v0x1ce4e10_0;  alias, 1 drivers
v0x1ce1e10_0 .net "d_dm_we", 0 0, v0x1ce4eb0_0;  alias, 1 drivers
v0x1ce1f00_0 .net "d_pc", 31 0, v0x1ce5050_0;  alias, 1 drivers
v0x1ce1fc0_0 .net "d_pcmux", 1 0, v0x1ce5140_0;  alias, 1 drivers
v0x1ce2080_0 .net "d_raddress", 4 0, v0x1ce51e0_0;  alias, 1 drivers
v0x1ce2160_0 .net "d_rd", 31 0, v0x1ce52b0_0;  alias, 1 drivers
v0x1ce22d0_0 .net "d_reg_we", 0 0, v0x1ce5380_0;  alias, 1 drivers
v0x1ce2390_0 .net "d_regmux", 1 0, v0x1ce5450_0;  alias, 1 drivers
v0x1ce2470_0 .net "d_result", 31 0, L_0x1d3eb70;  alias, 1 drivers
v0x1ce2560_0 .net "d_rt", 4 0, v0x1ce5520_0;  alias, 1 drivers
v0x1ce2620_0 .net "d_zeroflag", 0 0, L_0x1d3f6a0;  alias, 1 drivers
v0x1ce26f0_0 .var "q_ReadData1", 31 0;
v0x1ce27b0_0 .var "q_ReadData2", 31 0;
v0x1ce2890_0 .var "q_dm_mux", 0 0;
v0x1ce2a40_0 .var "q_dm_we", 0 0;
v0x1ce2ae0_0 .var "q_pc", 31 0;
v0x1ce2b80_0 .var "q_pcmux", 1 0;
v0x1ce2c40_0 .var "q_raddress", 4 0;
v0x1ce2d20_0 .var "q_rd", 31 0;
v0x1ce2e00_0 .var "q_reg_we", 0 0;
v0x1ce2ec0_0 .var "q_regmux", 1 0;
v0x1ce2fa0_0 .var "q_result", 31 0;
v0x1ce3080_0 .var "q_rt", 4 0;
v0x1ce3160_0 .var "q_zeroflag", 0 0;
L_0x7fc9b75cc180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1ce3220_0 .net "wrenable", 0 0, L_0x7fc9b75cc180;  1 drivers
S_0x1ce3750 .scope module, "regiID" "registerID" 3 72, 10 21 0, S_0x1bd6a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q_ReadData1"
    .port_info 1 /OUTPUT 32 "q_ReadData2"
    .port_info 2 /OUTPUT 32 "q_pc"
    .port_info 3 /OUTPUT 32 "q_imm"
    .port_info 4 /OUTPUT 2 "q_pcmux"
    .port_info 5 /OUTPUT 2 "q_regmux"
    .port_info 6 /OUTPUT 1 "q_alu_a_mux"
    .port_info 7 /OUTPUT 1 "q_alu_b_mux"
    .port_info 8 /OUTPUT 1 "q_dm_mux"
    .port_info 9 /OUTPUT 1 "q_reg_we"
    .port_info 10 /OUTPUT 1 "q_dm_we"
    .port_info 11 /OUTPUT 3 "q_alu_op"
    .port_info 12 /OUTPUT 32 "q_rd"
    .port_info 13 /OUTPUT 5 "q_rt"
    .port_info 14 /OUTPUT 5 "q_raddress"
    .port_info 15 /INPUT 32 "d_ReadData1"
    .port_info 16 /INPUT 32 "d_ReadData2"
    .port_info 17 /INPUT 32 "d_pc"
    .port_info 18 /INPUT 32 "d_imm"
    .port_info 19 /INPUT 2 "d_pcmux"
    .port_info 20 /INPUT 2 "d_regmux"
    .port_info 21 /INPUT 1 "d_alu_a_mux"
    .port_info 22 /INPUT 1 "d_alu_b_mux"
    .port_info 23 /INPUT 1 "d_dm_mux"
    .port_info 24 /INPUT 1 "d_reg_we"
    .port_info 25 /INPUT 1 "d_dm_we"
    .port_info 26 /INPUT 3 "d_alu_op"
    .port_info 27 /INPUT 32 "d_rd"
    .port_info 28 /INPUT 5 "d_rt"
    .port_info 29 /INPUT 5 "d_raddress"
    .port_info 30 /INPUT 1 "wrenable"
    .port_info 31 /INPUT 1 "clk"
v0x1ce1760_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1ce3cf0_0 .net "d_ReadData1", 31 0, v0x1cfb320_0;  alias, 1 drivers
v0x1ce3db0_0 .net "d_ReadData2", 31 0, v0x1cfb3e0_0;  alias, 1 drivers
v0x1ce3ec0_0 .net "d_alu_a_mux", 0 0, v0x1bea5b0_0;  alias, 1 drivers
v0x1ce3f60_0 .net "d_alu_b_mux", 0 0, v0x1bea690_0;  alias, 1 drivers
v0x1ce4050_0 .net "d_alu_op", 2 0, v0x1bea750_0;  alias, 1 drivers
v0x1ce4120_0 .net "d_dm_mux", 0 0, v0x1bea810_0;  alias, 1 drivers
v0x1ce41f0_0 .net "d_dm_we", 0 0, v0x1bea8d0_0;  alias, 1 drivers
v0x1ce42c0_0 .net "d_imm", 31 0, L_0x1d02d60;  alias, 1 drivers
v0x1ce43f0_0 .net "d_pc", 31 0, v0x1ce6060_0;  alias, 1 drivers
v0x1ce4490_0 .net "d_pcmux", 1 0, v0x1beac60_0;  alias, 1 drivers
v0x1ce4550_0 .net "d_raddress", 4 0, v0x1beae70_0;  alias, 1 drivers
v0x1ce4610_0 .net "d_rd", 31 0, o0x7fc9b7624b58;  alias, 0 drivers
v0x1ce46d0_0 .net "d_reg_we", 0 0, v0x1beaf50_0;  alias, 1 drivers
v0x1ce47a0_0 .net "d_regmux", 1 0, v0x1beb010_0;  alias, 1 drivers
v0x1ce4870_0 .net "d_rt", 4 0, v0x1beb1d0_0;  alias, 1 drivers
v0x1ce4940_0 .var "q_ReadData1", 31 0;
v0x1ce4af0_0 .var "q_ReadData2", 31 0;
v0x1ce4be0_0 .var "q_alu_a_mux", 0 0;
v0x1ce4c80_0 .var "q_alu_b_mux", 0 0;
v0x1ce4d20_0 .var "q_alu_op", 2 0;
v0x1ce4e10_0 .var "q_dm_mux", 0 0;
v0x1ce4eb0_0 .var "q_dm_we", 0 0;
v0x1ce4f80_0 .var "q_imm", 31 0;
v0x1ce5050_0 .var "q_pc", 31 0;
v0x1ce5140_0 .var "q_pcmux", 1 0;
v0x1ce51e0_0 .var "q_raddress", 4 0;
v0x1ce52b0_0 .var "q_rd", 31 0;
v0x1ce5380_0 .var "q_reg_we", 0 0;
v0x1ce5450_0 .var "q_regmux", 1 0;
v0x1ce5520_0 .var "q_rt", 4 0;
L_0x7fc9b75cc138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1ce55f0_0 .net "wrenable", 0 0, L_0x7fc9b75cc138;  1 drivers
S_0x1ce5b40 .scope module, "regiIF" "registerIF" 3 63, 10 2 0, S_0x1bd6a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q_instruction"
    .port_info 1 /OUTPUT 32 "q_pc"
    .port_info 2 /INPUT 32 "d_instruction"
    .port_info 3 /INPUT 32 "d_pc"
    .port_info 4 /INPUT 1 "wrenable"
    .port_info 5 /INPUT 1 "clk"
v0x1ce5cc0_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1ce5df0_0 .net "d_instruction", 31 0, L_0x1d027d0;  alias, 1 drivers
v0x1ce5ee0_0 .net "d_pc", 31 0, v0x1beb9c0_0;  alias, 1 drivers
v0x1ce5f80_0 .var "q_instruction", 31 0;
v0x1ce6060_0 .var "q_pc", 31 0;
L_0x7fc9b75cc0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1ce6120_0 .net "wrenable", 0 0, L_0x7fc9b75cc0f0;  1 drivers
S_0x1ce62c0 .scope module, "regiMEM" "registerMEM" 3 142, 10 136 0, S_0x1bd6a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q_ReadData1"
    .port_info 1 /OUTPUT 32 "q_ReadData2"
    .port_info 2 /OUTPUT 32 "q_result"
    .port_info 3 /OUTPUT 2 "q_pcmux"
    .port_info 4 /OUTPUT 2 "q_regmux"
    .port_info 5 /OUTPUT 1 "q_dm_mux"
    .port_info 6 /OUTPUT 1 "q_reg_we"
    .port_info 7 /OUTPUT 1 "q_zeroflag"
    .port_info 8 /OUTPUT 32 "q_ReadDataMem"
    .port_info 9 /OUTPUT 32 "q_rd"
    .port_info 10 /OUTPUT 5 "q_rt"
    .port_info 11 /OUTPUT 5 "q_raddress"
    .port_info 12 /OUTPUT 32 "q_pc"
    .port_info 13 /INPUT 32 "d_ReadData1"
    .port_info 14 /INPUT 32 "d_ReadData2"
    .port_info 15 /INPUT 32 "d_result"
    .port_info 16 /INPUT 2 "d_pcmux"
    .port_info 17 /INPUT 2 "d_regmux"
    .port_info 18 /INPUT 1 "d_dm_mux"
    .port_info 19 /INPUT 1 "d_reg_we"
    .port_info 20 /INPUT 1 "d_zeroflag"
    .port_info 21 /INPUT 32 "d_ReadDataMem"
    .port_info 22 /INPUT 32 "d_rd"
    .port_info 23 /INPUT 5 "d_rt"
    .port_info 24 /INPUT 5 "d_raddress"
    .port_info 25 /INPUT 32 "d_pc"
    .port_info 26 /INPUT 1 "wrenable"
    .port_info 27 /INPUT 1 "clk"
v0x1ce6830_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1ce68f0_0 .net "d_ReadData1", 31 0, v0x1ce26f0_0;  alias, 1 drivers
v0x1ce69e0_0 .net "d_ReadData2", 31 0, v0x1ce27b0_0;  alias, 1 drivers
v0x1ce6ae0_0 .net "d_ReadDataMem", 31 0, o0x7fc9b7625338;  alias, 0 drivers
v0x1ce6b80_0 .net "d_dm_mux", 0 0, v0x1ce2890_0;  alias, 1 drivers
v0x1ce6c70_0 .net "d_pc", 31 0, v0x1ce2ae0_0;  alias, 1 drivers
v0x1ce6d40_0 .net "d_pcmux", 1 0, v0x1ce2b80_0;  alias, 1 drivers
v0x1ce6e10_0 .net "d_raddress", 4 0, v0x1ce2c40_0;  alias, 1 drivers
v0x1ce6ee0_0 .net "d_rd", 31 0, v0x1ce2d20_0;  alias, 1 drivers
v0x1ce7040_0 .net "d_reg_we", 0 0, v0x1ce2e00_0;  alias, 1 drivers
v0x1ce7110_0 .net "d_regmux", 1 0, v0x1ce2ec0_0;  alias, 1 drivers
v0x1ce71e0_0 .net "d_result", 31 0, v0x1ce2fa0_0;  alias, 1 drivers
v0x1ce72b0_0 .net "d_rt", 4 0, v0x1ce3080_0;  alias, 1 drivers
v0x1ce7380_0 .net "d_zeroflag", 0 0, v0x1ce3160_0;  alias, 1 drivers
v0x1ce7450_0 .var "q_ReadData1", 31 0;
v0x1ce74f0_0 .var "q_ReadData2", 31 0;
v0x1ce75b0_0 .var "q_ReadDataMem", 31 0;
v0x1ce7760_0 .var "q_dm_mux", 0 0;
v0x1ce7800_0 .var "q_pc", 31 0;
v0x1ce78a0_0 .var "q_pcmux", 1 0;
v0x1ce7980_0 .var "q_raddress", 4 0;
v0x1ce7a70_0 .var "q_rd", 31 0;
v0x1ce7b30_0 .var "q_reg_we", 0 0;
v0x1ce7bf0_0 .var "q_regmux", 1 0;
v0x1ce7ce0_0 .var "q_result", 31 0;
v0x1ce7db0_0 .var "q_rt", 4 0;
v0x1ce7e80_0 .var "q_zeroflag", 0 0;
L_0x7fc9b75cc1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1ce7f20_0 .net "wrenable", 0 0, L_0x7fc9b75cc1c8;  1 drivers
S_0x1ce8450 .scope module, "registerFile" "regfile" 3 240, 11 12 0, S_0x1bd6a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ReadData1"
    .port_info 1 /OUTPUT 32 "ReadData2"
    .port_info 2 /INPUT 32 "WriteData"
    .port_info 3 /INPUT 5 "ReadRegister1"
    .port_info 4 /INPUT 5 "ReadRegister2"
    .port_info 5 /INPUT 5 "WriteRegister"
    .port_info 6 /INPUT 1 "RegWrite"
    .port_info 7 /INPUT 1 "Clk"
v0x1cfb260_0 .net "Clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1cfb320_0 .var "ReadData1", 31 0;
v0x1cfb3e0_0 .var "ReadData2", 31 0;
v0x1cfb4e0_0 .net "ReadRegister1", 4 0, L_0x1d43a80;  1 drivers
v0x1cfb580_0 .net "ReadRegister2", 4 0, L_0x1d54150;  1 drivers
v0x1cfb6b0_0 .net "RegWrite", 0 0, v0x1ce7b30_0;  alias, 1 drivers
v0x1cfb7a0_0 .net "WriteData", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1cfb860_0 .net "WriteRegister", 4 0, v0x1be98b0_0;  alias, 1 drivers
v0x1cfb970_0 .net "decode", 31 0, L_0x1d42ec0;  1 drivers
L_0x7fc9b75ccc78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1cfbac0 .array "regFile", 0 31;
v0x1cfbac0_0 .net v0x1cfbac0 0, 31 0, L_0x7fc9b75ccc78; 1 drivers
v0x1cfbac0_1 .net v0x1cfbac0 1, 31 0, v0x1ce9460_0; 1 drivers
v0x1cfbac0_2 .net v0x1cfbac0 2, 31 0, v0x1ce9d90_0; 1 drivers
v0x1cfbac0_3 .net v0x1cfbac0 3, 31 0, v0x1cea740_0; 1 drivers
v0x1cfbac0_4 .net v0x1cfbac0 4, 31 0, v0x1ceb0a0_0; 1 drivers
v0x1cfbac0_5 .net v0x1cfbac0 5, 31 0, v0x1ceb910_0; 1 drivers
v0x1cfbac0_6 .net v0x1cfbac0 6, 31 0, v0x1cec200_0; 1 drivers
v0x1cfbac0_7 .net v0x1cfbac0 7, 31 0, v0x1cecaf0_0; 1 drivers
v0x1cfbac0_8 .net v0x1cfbac0 8, 31 0, v0x1ced530_0; 1 drivers
v0x1cfbac0_9 .net v0x1cfbac0 9, 31 0, v0x1cedd90_0; 1 drivers
v0x1cfbac0_10 .net v0x1cfbac0 10, 31 0, v0x1cee680_0; 1 drivers
v0x1cfbac0_11 .net v0x1cfbac0 11, 31 0, v0x1cef0c0_0; 1 drivers
v0x1cfbac0_12 .net v0x1cfbac0 12, 31 0, v0x1cef960_0; 1 drivers
v0x1cfbac0_13 .net v0x1cfbac0 13, 31 0, v0x1cf0250_0; 1 drivers
v0x1cfbac0_14 .net v0x1cfbac0 14, 31 0, v0x1cf0b40_0; 1 drivers
v0x1cfbac0_15 .net v0x1cfbac0 15, 31 0, v0x1cf1430_0; 1 drivers
v0x1cfbac0_16 .net v0x1cfbac0 16, 31 0, v0x1ced420_0; 1 drivers
v0x1cfbac0_17 .net v0x1cfbac0 17, 31 0, v0x1cf2790_0; 1 drivers
v0x1cfbac0_18 .net v0x1cfbac0 18, 31 0, v0x1cf3080_0; 1 drivers
v0x1cfbac0_19 .net v0x1cfbac0 19, 31 0, v0x1cf3970_0; 1 drivers
v0x1cfbac0_20 .net v0x1cfbac0 20, 31 0, v0x1cf4260_0; 1 drivers
v0x1cfbac0_21 .net v0x1cfbac0 21, 31 0, v0x1cf4b50_0; 1 drivers
v0x1cfbac0_22 .net v0x1cfbac0 22, 31 0, v0x1cf5440_0; 1 drivers
v0x1cfbac0_23 .net v0x1cfbac0 23, 31 0, v0x1cf5d30_0; 1 drivers
v0x1cfbac0_24 .net v0x1cfbac0 24, 31 0, v0x1cf6620_0; 1 drivers
v0x1cfbac0_25 .net v0x1cfbac0 25, 31 0, v0x1cf6f10_0; 1 drivers
v0x1cfbac0_26 .net v0x1cfbac0 26, 31 0, v0x1cf7800_0; 1 drivers
v0x1cfbac0_27 .net v0x1cfbac0 27, 31 0, v0x1ceef70_0; 1 drivers
v0x1cfbac0_28 .net v0x1cfbac0 28, 31 0, v0x1cf8bf0_0; 1 drivers
v0x1cfbac0_29 .net v0x1cfbac0 29, 31 0, v0x1cf94f0_0; 1 drivers
v0x1cfbac0_30 .net v0x1cfbac0 30, 31 0, v0x1cf9de0_0; 1 drivers
v0x1cfbac0_31 .net v0x1cfbac0 31, 31 0, v0x1cfa6d0_0; 1 drivers
L_0x1d41a60 .part L_0x1d42ec0, 1, 1;
L_0x1d41b50 .part L_0x1d42ec0, 2, 1;
L_0x1d41bf0 .part L_0x1d42ec0, 3, 1;
L_0x1d41d20 .part L_0x1d42ec0, 4, 1;
L_0x1d41dc0 .part L_0x1d42ec0, 5, 1;
L_0x1d426d0 .part L_0x1d42ec0, 6, 1;
L_0x1d42770 .part L_0x1d42ec0, 7, 1;
L_0x1d42920 .part L_0x1d42ec0, 8, 1;
L_0x1d429c0 .part L_0x1d42ec0, 9, 1;
L_0x1d42a60 .part L_0x1d42ec0, 10, 1;
L_0x1d42b00 .part L_0x1d42ec0, 11, 1;
L_0x1d42ba0 .part L_0x1d42ec0, 12, 1;
L_0x1d42c40 .part L_0x1d42ec0, 13, 1;
L_0x1d42ce0 .part L_0x1d42ec0, 14, 1;
L_0x1d42d80 .part L_0x1d42ec0, 15, 1;
L_0x1d42810 .part L_0x1d42ec0, 16, 1;
L_0x1d43030 .part L_0x1d42ec0, 17, 1;
L_0x1d430d0 .part L_0x1d42ec0, 18, 1;
L_0x1d43210 .part L_0x1d42ec0, 19, 1;
L_0x1d432b0 .part L_0x1d42ec0, 20, 1;
L_0x1d43170 .part L_0x1d42ec0, 21, 1;
L_0x1d43400 .part L_0x1d42ec0, 22, 1;
L_0x1d43350 .part L_0x1d42ec0, 23, 1;
L_0x1d43560 .part L_0x1d42ec0, 24, 1;
L_0x1d434a0 .part L_0x1d42ec0, 25, 1;
L_0x1d436d0 .part L_0x1d42ec0, 26, 1;
L_0x1d43600 .part L_0x1d42ec0, 27, 1;
L_0x1d43850 .part L_0x1d42ec0, 28, 1;
L_0x1d43770 .part L_0x1d42ec0, 29, 1;
L_0x1d439e0 .part L_0x1d42ec0, 30, 1;
L_0x1d438f0 .part L_0x1d42ec0, 31, 1;
L_0x1d53fa0 .part L_0x1d42ec0, 0, 1;
S_0x1ce86a0 .scope module, "decoder" "decoder1to32" 11 35, 12 4 0, S_0x1ce8450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 5 "address"
v0x1ce8870_0 .net *"_s0", 31 0, L_0x1d42e20;  1 drivers
L_0x7fc9b75ccc30 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ce8970_0 .net *"_s3", 30 0, L_0x7fc9b75ccc30;  1 drivers
v0x1ce8a50_0 .net "address", 4 0, v0x1be98b0_0;  alias, 1 drivers
v0x1ce8b50_0 .net "enable", 0 0, v0x1ce7b30_0;  alias, 1 drivers
v0x1ce8c20_0 .net "out", 31 0, L_0x1d42ec0;  alias, 1 drivers
L_0x1d42e20 .concat [ 1 31 0 0], v0x1ce7b30_0, L_0x7fc9b75ccc30;
L_0x1d42ec0 .shift/l 32, L_0x1d42e20, v0x1be98b0_0;
S_0x1ce8d90 .scope generate, "mainReg[1]" "mainReg[1]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1ce8fa0 .param/l "regNum" 0 11 40, +C4<01>;
S_0x1ce9060 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1ce8d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1ce92e0_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1ce93a0_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1ce9460_0 .var "q", 31 0;
v0x1ce9530_0 .net "wrenable", 0 0, L_0x1d41a60;  1 drivers
E_0x1bebcf0 .event negedge, v0x1be7350_0;
S_0x1ce96a0 .scope generate, "mainReg[2]" "mainReg[2]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1ce98b0 .param/l "regNum" 0 11 40, +C4<010>;
S_0x1ce9950 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1ce96a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1ce9bc0_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1ce9c80_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1ce9d90_0 .var "q", 31 0;
v0x1ce9e50_0 .net "wrenable", 0 0, L_0x1d41b50;  1 drivers
S_0x1ce9fc0 .scope generate, "mainReg[3]" "mainReg[3]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1cea1d0 .param/l "regNum" 0 11 40, +C4<011>;
S_0x1cea290 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1ce9fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1cea4d0_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1cea6a0_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1cea740_0 .var "q", 31 0;
v0x1cea7e0_0 .net "wrenable", 0 0, L_0x1d41bf0;  1 drivers
S_0x1cea930 .scope generate, "mainReg[4]" "mainReg[4]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1ceab90 .param/l "regNum" 0 11 40, +C4<0100>;
S_0x1ceac50 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1cea930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1ceae90_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1ceaf50_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1ceb0a0_0 .var "q", 31 0;
v0x1ceb160_0 .net "wrenable", 0 0, L_0x1d41d20;  1 drivers
S_0x1ceb2d0 .scope generate, "mainReg[5]" "mainReg[5]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1ceb490 .param/l "regNum" 0 11 40, +C4<0101>;
S_0x1ceb550 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1ceb2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1ceb790_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1ceb850_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1ceb910_0 .var "q", 31 0;
v0x1ceba00_0 .net "wrenable", 0 0, L_0x1d41dc0;  1 drivers
S_0x1cebb70 .scope generate, "mainReg[6]" "mainReg[6]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1cebd80 .param/l "regNum" 0 11 40, +C4<0110>;
S_0x1cebe40 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1cebb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1cec080_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1cec140_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1cec200_0 .var "q", 31 0;
v0x1cec2f0_0 .net "wrenable", 0 0, L_0x1d426d0;  1 drivers
S_0x1cec460 .scope generate, "mainReg[7]" "mainReg[7]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1cec670 .param/l "regNum" 0 11 40, +C4<0111>;
S_0x1cec730 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1cec460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1cec970_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1ceca30_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1cecaf0_0 .var "q", 31 0;
v0x1cecbe0_0 .net "wrenable", 0 0, L_0x1d42770;  1 drivers
S_0x1cecd50 .scope generate, "mainReg[8]" "mainReg[8]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1ceab40 .param/l "regNum" 0 11 40, +C4<01000>;
S_0x1ced060 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1cecd50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1ced2a0_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1ced360_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1ced530_0 .var "q", 31 0;
v0x1ced5d0_0 .net "wrenable", 0 0, L_0x1d42920;  1 drivers
S_0x1ced700 .scope generate, "mainReg[9]" "mainReg[9]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1ced910 .param/l "regNum" 0 11 40, +C4<01001>;
S_0x1ced9d0 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1ced700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1cedc10_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1cedcd0_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1cedd90_0 .var "q", 31 0;
v0x1cede80_0 .net "wrenable", 0 0, L_0x1d429c0;  1 drivers
S_0x1cedff0 .scope generate, "mainReg[10]" "mainReg[10]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1cee200 .param/l "regNum" 0 11 40, +C4<01010>;
S_0x1cee2c0 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1cedff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1cee500_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1cee5c0_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1cee680_0 .var "q", 31 0;
v0x1cee770_0 .net "wrenable", 0 0, L_0x1d42a60;  1 drivers
S_0x1cee8e0 .scope generate, "mainReg[11]" "mainReg[11]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1ceeaf0 .param/l "regNum" 0 11 40, +C4<01011>;
S_0x1ceebb0 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1cee8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1ceedf0_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1cea590_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1cef0c0_0 .var "q", 31 0;
v0x1cef160_0 .net "wrenable", 0 0, L_0x1d42b00;  1 drivers
S_0x1cef2d0 .scope generate, "mainReg[12]" "mainReg[12]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1cef4e0 .param/l "regNum" 0 11 40, +C4<01100>;
S_0x1cef5a0 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1cef2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1cef7e0_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1cef8a0_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1cef960_0 .var "q", 31 0;
v0x1cefa50_0 .net "wrenable", 0 0, L_0x1d42ba0;  1 drivers
S_0x1cefbc0 .scope generate, "mainReg[13]" "mainReg[13]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1cefdd0 .param/l "regNum" 0 11 40, +C4<01101>;
S_0x1cefe90 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1cefbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1cf00d0_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1cf0190_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1cf0250_0 .var "q", 31 0;
v0x1cf0340_0 .net "wrenable", 0 0, L_0x1d42c40;  1 drivers
S_0x1cf04b0 .scope generate, "mainReg[14]" "mainReg[14]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1cf06c0 .param/l "regNum" 0 11 40, +C4<01110>;
S_0x1cf0780 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1cf04b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1cf09c0_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1cf0a80_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1cf0b40_0 .var "q", 31 0;
v0x1cf0c30_0 .net "wrenable", 0 0, L_0x1d42ce0;  1 drivers
S_0x1cf0da0 .scope generate, "mainReg[15]" "mainReg[15]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1cf0fb0 .param/l "regNum" 0 11 40, +C4<01111>;
S_0x1cf1070 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1cf0da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1cf12b0_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1cf1370_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1cf1430_0 .var "q", 31 0;
v0x1cf1520_0 .net "wrenable", 0 0, L_0x1d42d80;  1 drivers
S_0x1cf1690 .scope generate, "mainReg[16]" "mainReg[16]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1cecf60 .param/l "regNum" 0 11 40, +C4<010000>;
S_0x1cf1a00 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1cf1690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1cf1c40_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1cf1ce0_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1ced420_0 .var "q", 31 0;
v0x1cf1fb0_0 .net "wrenable", 0 0, L_0x1d42810;  1 drivers
S_0x1cf2100 .scope generate, "mainReg[17]" "mainReg[17]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1cf2310 .param/l "regNum" 0 11 40, +C4<010001>;
S_0x1cf23d0 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1cf2100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1cf2610_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1cf26d0_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1cf2790_0 .var "q", 31 0;
v0x1cf2880_0 .net "wrenable", 0 0, L_0x1d43030;  1 drivers
S_0x1cf29f0 .scope generate, "mainReg[18]" "mainReg[18]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1cf2c00 .param/l "regNum" 0 11 40, +C4<010010>;
S_0x1cf2cc0 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1cf29f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1cf2f00_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1cf2fc0_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1cf3080_0 .var "q", 31 0;
v0x1cf3170_0 .net "wrenable", 0 0, L_0x1d430d0;  1 drivers
S_0x1cf32e0 .scope generate, "mainReg[19]" "mainReg[19]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1cf34f0 .param/l "regNum" 0 11 40, +C4<010011>;
S_0x1cf35b0 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1cf32e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1cf37f0_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1cf38b0_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1cf3970_0 .var "q", 31 0;
v0x1cf3a60_0 .net "wrenable", 0 0, L_0x1d43210;  1 drivers
S_0x1cf3bd0 .scope generate, "mainReg[20]" "mainReg[20]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1cf3de0 .param/l "regNum" 0 11 40, +C4<010100>;
S_0x1cf3ea0 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1cf3bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1cf40e0_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1cf41a0_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1cf4260_0 .var "q", 31 0;
v0x1cf4350_0 .net "wrenable", 0 0, L_0x1d432b0;  1 drivers
S_0x1cf44c0 .scope generate, "mainReg[21]" "mainReg[21]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1cf46d0 .param/l "regNum" 0 11 40, +C4<010101>;
S_0x1cf4790 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1cf44c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1cf49d0_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1cf4a90_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1cf4b50_0 .var "q", 31 0;
v0x1cf4c40_0 .net "wrenable", 0 0, L_0x1d43170;  1 drivers
S_0x1cf4db0 .scope generate, "mainReg[22]" "mainReg[22]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1cf4fc0 .param/l "regNum" 0 11 40, +C4<010110>;
S_0x1cf5080 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1cf4db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1cf52c0_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1cf5380_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1cf5440_0 .var "q", 31 0;
v0x1cf5530_0 .net "wrenable", 0 0, L_0x1d43400;  1 drivers
S_0x1cf56a0 .scope generate, "mainReg[23]" "mainReg[23]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1cf58b0 .param/l "regNum" 0 11 40, +C4<010111>;
S_0x1cf5970 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1cf56a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1cf5bb0_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1cf5c70_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1cf5d30_0 .var "q", 31 0;
v0x1cf5e20_0 .net "wrenable", 0 0, L_0x1d43350;  1 drivers
S_0x1cf5f90 .scope generate, "mainReg[24]" "mainReg[24]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1cf61a0 .param/l "regNum" 0 11 40, +C4<011000>;
S_0x1cf6260 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1cf5f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1cf64a0_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1cf6560_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1cf6620_0 .var "q", 31 0;
v0x1cf6710_0 .net "wrenable", 0 0, L_0x1d43560;  1 drivers
S_0x1cf6880 .scope generate, "mainReg[25]" "mainReg[25]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1cf6a90 .param/l "regNum" 0 11 40, +C4<011001>;
S_0x1cf6b50 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1cf6880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1cf6d90_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1cf6e50_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1cf6f10_0 .var "q", 31 0;
v0x1cf7000_0 .net "wrenable", 0 0, L_0x1d434a0;  1 drivers
S_0x1cf7170 .scope generate, "mainReg[26]" "mainReg[26]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1cf7380 .param/l "regNum" 0 11 40, +C4<011010>;
S_0x1cf7440 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1cf7170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1cf7680_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1cf7740_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1cf7800_0 .var "q", 31 0;
v0x1cf78f0_0 .net "wrenable", 0 0, L_0x1d436d0;  1 drivers
S_0x1cf7a60 .scope generate, "mainReg[27]" "mainReg[27]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1cf7c70 .param/l "regNum" 0 11 40, +C4<011011>;
S_0x1cf7d30 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1cf7a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1cf7f70_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1ceeeb0_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1ceef70_0 .var "q", 31 0;
v0x1cf8440_0 .net "wrenable", 0 0, L_0x1d43600;  1 drivers
S_0x1cf8560 .scope generate, "mainReg[28]" "mainReg[28]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1cf8770 .param/l "regNum" 0 11 40, +C4<011100>;
S_0x1cf8830 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1cf8560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1cf8a70_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1cf8b30_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1cf8bf0_0 .var "q", 31 0;
v0x1cf8ce0_0 .net "wrenable", 0 0, L_0x1d43850;  1 drivers
S_0x1cf8e50 .scope generate, "mainReg[29]" "mainReg[29]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1cf9040 .param/l "regNum" 0 11 40, +C4<011101>;
S_0x1cf9100 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1cf8e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1cf9370_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1cf9430_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1cf94f0_0 .var "q", 31 0;
v0x1cf95e0_0 .net "wrenable", 0 0, L_0x1d43770;  1 drivers
S_0x1cf9750 .scope generate, "mainReg[30]" "mainReg[30]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1cf9960 .param/l "regNum" 0 11 40, +C4<011110>;
S_0x1cf9a20 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1cf9750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1cf9c60_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1cf9d20_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1cf9de0_0 .var "q", 31 0;
v0x1cf9ed0_0 .net "wrenable", 0 0, L_0x1d439e0;  1 drivers
S_0x1cfa040 .scope generate, "mainReg[31]" "mainReg[31]" 11 40, 11 40 0, S_0x1ce8450;
 .timescale 0 0;
P_0x1cfa250 .param/l "regNum" 0 11 40, +C4<011111>;
S_0x1cfa310 .scope module, "register" "register32" 11 41, 13 1 0, S_0x1cfa040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1cfa550_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1cfa610_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1cfa6d0_0 .var "q", 31 0;
v0x1cfa7c0_0 .net "wrenable", 0 0, L_0x1d438f0;  1 drivers
S_0x1cfa930 .scope module, "register" "register32zero" 11 37, 13 18 0, S_0x1ce8450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x1cf1910_0 .net "clk", 0 0, v0x1d01db0_0;  alias, 1 drivers
v0x1cfad30_0 .net "d", 31 0, v0x1be9fc0_0;  alias, 1 drivers
v0x1cf1da0_0 .net "q", 31 0, L_0x7fc9b75ccc78;  alias, 1 drivers
v0x1cf1e90_0 .net "wrenable", 0 0, L_0x1d53fa0;  1 drivers
S_0x1cfc210 .scope module, "shiftPC" "lshift28" 3 225, 14 1 0, S_0x1bd6a70;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "immediate"
    .port_info 1 /OUTPUT 28 "lshifted"
v0x1cfc4a0_0 .net *"_s0", 27 0, L_0x1d03390;  1 drivers
L_0x7fc9b75cc2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1cfc540_0 .net *"_s3", 1 0, L_0x7fc9b75cc2e8;  1 drivers
v0x1cfc5e0_0 .net *"_s6", 25 0, L_0x1d03480;  1 drivers
L_0x7fc9b75cc330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1cfc680_0 .net *"_s8", 1 0, L_0x7fc9b75cc330;  1 drivers
v0x1cfc720_0 .net "immediate", 25 0, L_0x1d036b0;  1 drivers
v0x1cfc810_0 .net "lshifted", 27 0, L_0x1d03570;  alias, 1 drivers
L_0x1d03390 .concat [ 26 2 0 0], L_0x1d036b0, L_0x7fc9b75cc2e8;
L_0x1d03480 .part L_0x1d03390, 0, 26;
L_0x1d03570 .concat [ 2 26 0 0], L_0x7fc9b75cc330, L_0x1d03480;
S_0x1cfc8b0 .scope module, "shiftSignExt" "lshift32" 3 220, 14 10 0, S_0x1bd6a70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "immediate"
    .port_info 1 /OUTPUT 32 "lshifted"
v0x1cfcac0_0 .net *"_s2", 29 0, L_0x1d031b0;  1 drivers
L_0x7fc9b75cc2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1cfcb60_0 .net *"_s4", 1 0, L_0x7fc9b75cc2a0;  1 drivers
v0x1cfcc00_0 .net "immediate", 31 0, L_0x1d02d60;  alias, 1 drivers
v0x1cfccd0_0 .net "lshifted", 31 0, L_0x1d03250;  alias, 1 drivers
L_0x1d031b0 .part L_0x1d02d60, 0, 30;
L_0x1d03250 .concat [ 2 30 0 0], L_0x7fc9b75cc2a0, L_0x1d031b0;
S_0x1cfcda0 .scope module, "signExtension" "signExtend" 3 215, 15 1 0, S_0x1bd6a70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "immediate"
    .port_info 1 /OUTPUT 32 "extended"
v0x1cfcfb0_0 .net *"_s1", 0 0, L_0x1d02b90;  1 drivers
v0x1cfd070_0 .net *"_s2", 15 0, L_0x1d02c30;  1 drivers
v0x1cfd150_0 .net "extended", 31 0, L_0x1d02d60;  alias, 1 drivers
v0x1cfd270_0 .net "immediate", 15 0, L_0x1d03110;  1 drivers
L_0x1d02b90 .part L_0x1d03110, 15, 1;
LS_0x1d02c30_0_0 .concat [ 1 1 1 1], L_0x1d02b90, L_0x1d02b90, L_0x1d02b90, L_0x1d02b90;
LS_0x1d02c30_0_4 .concat [ 1 1 1 1], L_0x1d02b90, L_0x1d02b90, L_0x1d02b90, L_0x1d02b90;
LS_0x1d02c30_0_8 .concat [ 1 1 1 1], L_0x1d02b90, L_0x1d02b90, L_0x1d02b90, L_0x1d02b90;
LS_0x1d02c30_0_12 .concat [ 1 1 1 1], L_0x1d02b90, L_0x1d02b90, L_0x1d02b90, L_0x1d02b90;
L_0x1d02c30 .concat [ 4 4 4 4], LS_0x1d02c30_0_0, LS_0x1d02c30_0_4, LS_0x1d02c30_0_8, LS_0x1d02c30_0_12;
L_0x1d02d60 .concat [ 16 16 0 0], L_0x1d03110, L_0x1d02c30;
    .scope S_0x1be6a10;
T_0 ;
    %wait E_0x19d9a50;
    %load/vec4 v0x1be7710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x1be75d0_0;
    %load/vec4 v0x1be73f0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1be7960, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1beb5d0;
T_1 ;
    %wait E_0x19d9a50;
    %load/vec4 v0x1beb8f0_0;
    %assign/vec4 v0x1beb9c0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1beb5d0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1beb9c0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x1ce5b40;
T_3 ;
    %wait E_0x19d9a50;
    %load/vec4 v0x1ce6120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x1ce5df0_0;
    %assign/vec4 v0x1ce5f80_0, 0;
    %load/vec4 v0x1ce5ee0_0;
    %assign/vec4 v0x1ce6060_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1ce3750;
T_4 ;
    %wait E_0x19d9a50;
    %load/vec4 v0x1ce55f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x1ce3cf0_0;
    %assign/vec4 v0x1ce4940_0, 0;
    %load/vec4 v0x1ce3db0_0;
    %assign/vec4 v0x1ce4af0_0, 0;
    %load/vec4 v0x1ce43f0_0;
    %assign/vec4 v0x1ce5050_0, 0;
    %load/vec4 v0x1ce42c0_0;
    %assign/vec4 v0x1ce4f80_0, 0;
    %load/vec4 v0x1ce4490_0;
    %assign/vec4 v0x1ce5140_0, 0;
    %load/vec4 v0x1ce47a0_0;
    %assign/vec4 v0x1ce5450_0, 0;
    %load/vec4 v0x1ce3ec0_0;
    %assign/vec4 v0x1ce4be0_0, 0;
    %load/vec4 v0x1ce3f60_0;
    %assign/vec4 v0x1ce4c80_0, 0;
    %load/vec4 v0x1ce4120_0;
    %assign/vec4 v0x1ce4e10_0, 0;
    %load/vec4 v0x1ce46d0_0;
    %assign/vec4 v0x1ce5380_0, 0;
    %load/vec4 v0x1ce41f0_0;
    %assign/vec4 v0x1ce4eb0_0, 0;
    %load/vec4 v0x1ce4050_0;
    %assign/vec4 v0x1ce4d20_0, 0;
    %load/vec4 v0x1ce4610_0;
    %assign/vec4 v0x1ce52b0_0, 0;
    %load/vec4 v0x1ce4870_0;
    %assign/vec4 v0x1ce5520_0, 0;
    %load/vec4 v0x1ce4550_0;
    %assign/vec4 v0x1ce51e0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1ce1590;
T_5 ;
    %wait E_0x19d9a50;
    %load/vec4 v0x1ce3220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x1ce1c10_0;
    %assign/vec4 v0x1ce26f0_0, 0;
    %load/vec4 v0x1ce1cd0_0;
    %assign/vec4 v0x1ce27b0_0, 0;
    %load/vec4 v0x1ce2470_0;
    %assign/vec4 v0x1ce2fa0_0, 0;
    %load/vec4 v0x1ce1fc0_0;
    %assign/vec4 v0x1ce2b80_0, 0;
    %load/vec4 v0x1ce2390_0;
    %assign/vec4 v0x1ce2ec0_0, 0;
    %load/vec4 v0x1ce1d70_0;
    %assign/vec4 v0x1ce2890_0, 0;
    %load/vec4 v0x1ce22d0_0;
    %assign/vec4 v0x1ce2e00_0, 0;
    %load/vec4 v0x1ce1e10_0;
    %assign/vec4 v0x1ce2a40_0, 0;
    %load/vec4 v0x1ce2620_0;
    %assign/vec4 v0x1ce3160_0, 0;
    %load/vec4 v0x1ce1f00_0;
    %assign/vec4 v0x1ce2ae0_0, 0;
    %load/vec4 v0x1ce2160_0;
    %assign/vec4 v0x1ce2d20_0, 0;
    %load/vec4 v0x1ce2560_0;
    %assign/vec4 v0x1ce3080_0, 0;
    %load/vec4 v0x1ce2080_0;
    %assign/vec4 v0x1ce2c40_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1ce62c0;
T_6 ;
    %wait E_0x19d9a50;
    %load/vec4 v0x1ce7f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1ce68f0_0;
    %assign/vec4 v0x1ce7450_0, 0;
    %load/vec4 v0x1ce69e0_0;
    %assign/vec4 v0x1ce74f0_0, 0;
    %load/vec4 v0x1ce71e0_0;
    %assign/vec4 v0x1ce7ce0_0, 0;
    %load/vec4 v0x1ce6d40_0;
    %assign/vec4 v0x1ce78a0_0, 0;
    %load/vec4 v0x1ce7110_0;
    %assign/vec4 v0x1ce7bf0_0, 0;
    %load/vec4 v0x1ce6b80_0;
    %assign/vec4 v0x1ce7760_0, 0;
    %load/vec4 v0x1ce7040_0;
    %assign/vec4 v0x1ce7b30_0, 0;
    %load/vec4 v0x1ce7380_0;
    %assign/vec4 v0x1ce7e80_0, 0;
    %load/vec4 v0x1ce6ae0_0;
    %assign/vec4 v0x1ce75b0_0, 0;
    %load/vec4 v0x1ce6ee0_0;
    %assign/vec4 v0x1ce7a70_0, 0;
    %load/vec4 v0x1ce6c70_0;
    %assign/vec4 v0x1ce7800_0, 0;
    %load/vec4 v0x1ce72b0_0;
    %assign/vec4 v0x1ce7db0_0, 0;
    %load/vec4 v0x1ce6e10_0;
    %assign/vec4 v0x1ce7980_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1be8710;
T_7 ;
    %wait E_0x1be8a10;
    %load/vec4 v0x1be8a70_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1be8b70_0;
    %assign/vec4 v0x1be8f20_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1be8a70_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1be8c50_0;
    %assign/vec4 v0x1be8f20_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x1be8a70_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1be8d10_0;
    %assign/vec4 v0x1be8f20_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x1be8a70_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x1be8df0_0;
    %assign/vec4 v0x1be8f20_0, 0;
T_7.6 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1be9100;
T_8 ;
    %wait E_0x1be9370;
    %load/vec4 v0x1be93d0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1be94d0_0;
    %assign/vec4 v0x1be98b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1be93d0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x1be95b0_0;
    %assign/vec4 v0x1be98b0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x1be93d0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x1be96a0_0;
    %assign/vec4 v0x1be98b0_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x1be93d0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x1be9780_0;
    %assign/vec4 v0x1be98b0_0, 0;
T_8.6 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1be8020;
T_9 ;
    %wait E_0x1be8260;
    %load/vec4 v0x1be82e0_0;
    %pad/u 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1be83c0_0;
    %assign/vec4 v0x1be8590_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1be82e0_0;
    %pad/u 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1be84a0_0;
    %assign/vec4 v0x1be8590_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1be7a00;
T_10 ;
    %wait E_0x1a78660;
    %load/vec4 v0x1be7bf0_0;
    %pad/u 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1be7cd0_0;
    %assign/vec4 v0x1be7ea0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1be7bf0_0;
    %pad/u 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x1be7db0_0;
    %assign/vec4 v0x1be7ea0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1be9a90;
T_11 ;
    %wait E_0x1be8930;
    %load/vec4 v0x1be9d10_0;
    %pad/u 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1be9df0_0;
    %assign/vec4 v0x1be9fc0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1be9d10_0;
    %pad/u 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x1be9ed0_0;
    %assign/vec4 v0x1be9fc0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1ba5ed0;
T_12 ;
    %wait E_0x1a6e3c0;
    %load/vec4 v0x19a9d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %jmp T_12.8;
T_12.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1a6ace0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a7d5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a7d6b0_0, 0, 1;
    %jmp T_12.8;
T_12.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1a6ace0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a7d5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a7d6b0_0, 0, 1;
    %jmp T_12.8;
T_12.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1a6ace0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a7d5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a7d6b0_0, 0, 1;
    %jmp T_12.8;
T_12.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1a6ace0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a7d5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a7d6b0_0, 0, 1;
    %jmp T_12.8;
T_12.4 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1a6ace0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a7d5f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a7d6b0_0, 0, 1;
    %jmp T_12.8;
T_12.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1a6ace0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a7d5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a7d6b0_0, 0, 1;
    %jmp T_12.8;
T_12.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1a6ace0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a7d5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a7d6b0_0, 0, 1;
    %jmp T_12.8;
T_12.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1a6ace0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a7d5f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a7d6b0_0, 0, 1;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1ce9060;
T_13 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1ce9530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1ce93a0_0;
    %assign/vec4 v0x1ce9460_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1ce9950;
T_14 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1ce9e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1ce9c80_0;
    %assign/vec4 v0x1ce9d90_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1cea290;
T_15 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cea7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x1cea6a0_0;
    %assign/vec4 v0x1cea740_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1ceac50;
T_16 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1ceb160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x1ceaf50_0;
    %assign/vec4 v0x1ceb0a0_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1ceb550;
T_17 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1ceba00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x1ceb850_0;
    %assign/vec4 v0x1ceb910_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1cebe40;
T_18 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cec2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x1cec140_0;
    %assign/vec4 v0x1cec200_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1cec730;
T_19 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cecbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x1ceca30_0;
    %assign/vec4 v0x1cecaf0_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1ced060;
T_20 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1ced5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x1ced360_0;
    %assign/vec4 v0x1ced530_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1ced9d0;
T_21 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cede80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x1cedcd0_0;
    %assign/vec4 v0x1cedd90_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1cee2c0;
T_22 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cee770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x1cee5c0_0;
    %assign/vec4 v0x1cee680_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1ceebb0;
T_23 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cef160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x1cea590_0;
    %assign/vec4 v0x1cef0c0_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1cef5a0;
T_24 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cefa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x1cef8a0_0;
    %assign/vec4 v0x1cef960_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1cefe90;
T_25 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cf0340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x1cf0190_0;
    %assign/vec4 v0x1cf0250_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1cf0780;
T_26 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cf0c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x1cf0a80_0;
    %assign/vec4 v0x1cf0b40_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1cf1070;
T_27 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cf1520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x1cf1370_0;
    %assign/vec4 v0x1cf1430_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1cf1a00;
T_28 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cf1fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x1cf1ce0_0;
    %assign/vec4 v0x1ced420_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1cf23d0;
T_29 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cf2880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x1cf26d0_0;
    %assign/vec4 v0x1cf2790_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1cf2cc0;
T_30 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cf3170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x1cf2fc0_0;
    %assign/vec4 v0x1cf3080_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1cf35b0;
T_31 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cf3a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x1cf38b0_0;
    %assign/vec4 v0x1cf3970_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1cf3ea0;
T_32 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cf4350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x1cf41a0_0;
    %assign/vec4 v0x1cf4260_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1cf4790;
T_33 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cf4c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x1cf4a90_0;
    %assign/vec4 v0x1cf4b50_0, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1cf5080;
T_34 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cf5530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x1cf5380_0;
    %assign/vec4 v0x1cf5440_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1cf5970;
T_35 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cf5e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x1cf5c70_0;
    %assign/vec4 v0x1cf5d30_0, 0;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1cf6260;
T_36 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cf6710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x1cf6560_0;
    %assign/vec4 v0x1cf6620_0, 0;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1cf6b50;
T_37 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cf7000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x1cf6e50_0;
    %assign/vec4 v0x1cf6f10_0, 0;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1cf7440;
T_38 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cf78f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x1cf7740_0;
    %assign/vec4 v0x1cf7800_0, 0;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x1cf7d30;
T_39 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cf8440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x1ceeeb0_0;
    %assign/vec4 v0x1ceef70_0, 0;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1cf8830;
T_40 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cf8ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x1cf8b30_0;
    %assign/vec4 v0x1cf8bf0_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x1cf9100;
T_41 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cf95e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x1cf9430_0;
    %assign/vec4 v0x1cf94f0_0, 0;
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x1cf9a20;
T_42 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cf9ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x1cf9d20_0;
    %assign/vec4 v0x1cf9de0_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x1cfa310;
T_43 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cfa7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x1cfa610_0;
    %assign/vec4 v0x1cfa6d0_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x1ce8450;
T_44 ;
    %wait E_0x1bebcf0;
    %load/vec4 v0x1cfb4e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1cfbac0, 4;
    %assign/vec4 v0x1cfb320_0, 0;
    %load/vec4 v0x1cfb580_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1cfbac0, 4;
    %assign/vec4 v0x1cfb3e0_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x1bea150;
T_45 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1beac60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bea5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bea690_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_0x1bea150;
T_46 ;
    %wait E_0x1bea510;
    %load/vec4 v0x1beadb0_0;
    %assign/vec4 v0x1beae70_0, 0;
    %load/vec4 v0x1beb0f0_0;
    %assign/vec4 v0x1beb1d0_0, 0;
    %load/vec4 v0x1beab80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_46.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_46.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_46.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_46.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_46.8, 6;
    %jmp T_46.9;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bea8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bea5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bea690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bea810_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1beb010_0, 0;
    %load/vec4 v0x1bea9e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_46.10, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_46.11, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_46.12, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_46.13, 6;
    %jmp T_46.14;
T_46.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1beaf50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1beac60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bea750_0, 0;
    %jmp T_46.14;
T_46.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1beaf50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1beac60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bea750_0, 0;
    %jmp T_46.14;
T_46.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1beaf50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1beac60_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1bea750_0, 0;
    %jmp T_46.14;
T_46.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1beaf50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1beac60_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1bea750_0, 0;
    %jmp T_46.14;
T_46.14 ;
    %pop/vec4 1;
    %jmp T_46.9;
T_46.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1beaf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bea5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bea8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bea810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bea690_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1beb010_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1beac60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bea750_0, 0;
    %jmp T_46.9;
T_46.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1beaf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bea5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bea8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bea810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bea690_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1beb010_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1beac60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bea750_0, 0;
    %jmp T_46.9;
T_46.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1beaf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bea5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bea8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bea810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bea690_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1beb010_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1bea750_0, 0;
    %load/vec4 v0x1beb2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.15, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1beac60_0, 0;
    %jmp T_46.16;
T_46.15 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1beac60_0, 0;
T_46.16 ;
    %jmp T_46.9;
T_46.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1beaf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bea5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bea8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bea810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bea690_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1beb010_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1bea750_0, 0;
    %load/vec4 v0x1beaac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.17, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1beac60_0, 0;
    %jmp T_46.18;
T_46.17 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1beac60_0, 0;
T_46.18 ;
    %jmp T_46.9;
T_46.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1beaf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bea5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bea8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bea810_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bea690_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1beb010_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1beac60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bea750_0, 0;
    %jmp T_46.9;
T_46.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1beaf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bea5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bea8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bea810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bea690_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1beb010_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1beac60_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1bea750_0, 0;
    %jmp T_46.9;
T_46.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1beaf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bea5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bea8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bea810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bea690_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1beb010_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1beac60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bea750_0, 0;
    %jmp T_46.9;
T_46.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1beaf50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bea5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bea8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bea810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bea690_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1beb010_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1beac60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1bea750_0, 0;
    %jmp T_46.9;
T_46.9 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x1bf1f70;
T_47 ;
    %wait E_0x1becbe0;
    %load/vec4 v0x1bf2230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %jmp T_47.8;
T_47.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1bf2550_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf2330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf2480_0, 0, 1;
    %jmp T_47.8;
T_47.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1bf2550_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bf2330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf2480_0, 0, 1;
    %jmp T_47.8;
T_47.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1bf2550_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf2330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf2480_0, 0, 1;
    %jmp T_47.8;
T_47.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1bf2550_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bf2330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf2480_0, 0, 1;
    %jmp T_47.8;
T_47.4 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1bf2550_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf2330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bf2480_0, 0, 1;
    %jmp T_47.8;
T_47.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1bf2550_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf2330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf2480_0, 0, 1;
    %jmp T_47.8;
T_47.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1bf2550_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf2330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf2480_0, 0, 1;
    %jmp T_47.8;
T_47.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1bf2550_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf2330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bf2480_0, 0, 1;
    %jmp T_47.8;
T_47.8 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x1c5ccc0;
T_48 ;
    %wait E_0x1c57940;
    %load/vec4 v0x1c5cf80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_48.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_48.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_48.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_48.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_48.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_48.7, 6;
    %jmp T_48.8;
T_48.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1c5d2a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5d080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5d1d0_0, 0, 1;
    %jmp T_48.8;
T_48.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1c5d2a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c5d080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5d1d0_0, 0, 1;
    %jmp T_48.8;
T_48.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1c5d2a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5d080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5d1d0_0, 0, 1;
    %jmp T_48.8;
T_48.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1c5d2a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c5d080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5d1d0_0, 0, 1;
    %jmp T_48.8;
T_48.4 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1c5d2a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5d080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c5d1d0_0, 0, 1;
    %jmp T_48.8;
T_48.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1c5d2a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5d080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5d1d0_0, 0, 1;
    %jmp T_48.8;
T_48.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1c5d2a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5d080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5d1d0_0, 0, 1;
    %jmp T_48.8;
T_48.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1c5d2a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5d080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c5d1d0_0, 0, 1;
    %jmp T_48.8;
T_48.8 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x1b0bb70;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d01db0_0, 0, 1;
    %end;
    .thread T_49;
    .scope S_0x1b0bb70;
T_50 ;
    %delay 5, 0;
    %load/vec4 v0x1d01db0_0;
    %inv;
    %store/vec4 v0x1d01db0_0, 0, 1;
    %jmp T_50;
    .thread T_50;
    .scope S_0x1b0bb70;
T_51 ;
    %vpi_call 2 13 "$dumpfile", "nohazard.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars" {0 0 0};
    %vpi_call 2 16 "$readmemh", "benHillIsEnteringStormyWaters.text", v0x1be7960, 32'sb00000000000000000000000000000000 {0 0 0};
    %delay 250, 0;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_51;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "cpuNoHazard.t.v";
    "./cpu.v";
    "./alu.v";
    "./adder_1bit.v";
    "./memory.v";
    "./mux.v";
    "./instructionDecoder.v";
    "./dff.v";
    "./intermediate_registers.v";
    "./regfile.v";
    "./decoders.v";
    "./register.v";
    "./lshift2.v";
    "./signextend.v";
