strict digraph "" {
	node [label="\N"];
	"225:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f1e4d7e2c90>",
		def_var="['cclk']",
		fillcolor=deepskyblue,
		label="225:AS
cclk = (master_clock)? cclk_master : cclk_I;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['master_clock', 'cclk_master', 'cclk_I']"];
}
