

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Tue Oct 21 23:01:12 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        cordiccart2pol
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.458 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   27|   27|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_54_2_fu_178  |cordiccart2pol_Pipeline_VITIS_LOOP_54_2  |       18|       18|  0.180 us|  0.180 us|   16|   16|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1671|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      61|    476|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     53|    -|
|Register         |        -|    -|     648|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     709|   2200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_54_2_fu_178  |cordiccart2pol_Pipeline_VITIS_LOOP_54_2  |        0|   0|  61|  412|    0|
    |ctlz_16_16_1_1_U11                                  |ctlz_16_16_1_1                           |        0|   0|   0|   19|    0|
    |ctlz_16_16_1_1_U12                                  |ctlz_16_16_1_1                           |        0|   0|   0|   17|    0|
    |fpext_32ns_64_2_no_dsp_1_U7                         |fpext_32ns_64_2_no_dsp_1                 |        0|   0|   0|    0|    0|
    |fpext_32ns_64_2_no_dsp_1_U8                         |fpext_32ns_64_2_no_dsp_1                 |        0|   0|   0|    0|    0|
    |sparsemux_9_3_16_1_1_U9                             |sparsemux_9_3_16_1_1                     |        0|   0|   0|   14|    0|
    |sparsemux_9_3_16_1_1_U10                            |sparsemux_9_3_16_1_1                     |        0|   0|   0|   14|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |Total                                               |                                         |        0|   0|  61|  476|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln41_fu_298_p2       |         +|   0|  0|   12|          11|           5|
    |add_ln42_fu_392_p2       |         +|   0|  0|   12|          11|           5|
    |add_ln83_fu_696_p2       |         +|   0|  0|   36|          29|          29|
    |add_ln85_1_fu_957_p2     |         +|   0|  0|   15|           8|           8|
    |add_ln85_fu_808_p2       |         +|   0|  0|   13|           5|           4|
    |add_ln86_1_fu_865_p2     |         +|   0|  0|   15|           8|           8|
    |add_ln86_fu_770_p2       |         +|   0|  0|   13|           5|           4|
    |sub_ln41_1_fu_282_p2     |         -|   0|  0|   12|          11|          12|
    |sub_ln41_2_fu_304_p2     |         -|   0|  0|   12|           4|          11|
    |sub_ln41_fu_264_p2       |         -|   0|  0|   61|           1|          54|
    |sub_ln42_1_fu_376_p2     |         -|   0|  0|   12|          11|          12|
    |sub_ln42_2_fu_398_p2     |         -|   0|  0|   12|           4|          11|
    |sub_ln42_fu_358_p2       |         -|   0|  0|   61|           1|          54|
    |sub_ln82_fu_658_p2       |         -|   0|  0|   23|           1|          16|
    |sub_ln85_1_fu_948_p2     |         -|   0|  0|   13|           2|           5|
    |sub_ln85_fu_781_p2       |         -|   0|  0|   20|           1|          15|
    |sub_ln86_1_fu_856_p2     |         -|   0|  0|   13|           2|           5|
    |sub_ln86_fu_744_p2       |         -|   0|  0|   23|           1|          16|
    |pi_assign_1_fu_878_p5    |      1003|   0|  0|    2|          64|           9|
    |pi_assign_fu_970_p5      |      1003|   0|  0|    2|          64|           9|
    |and_ln41_1_fu_552_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln41_fu_537_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln42_1_fu_608_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln42_fu_593_p2       |       and|   0|  0|    2|           1|           1|
    |ashr_ln41_fu_453_p2      |      ashr|   0|  0|  161|          54|          54|
    |ashr_ln42_fu_500_p2      |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln41_1_fu_292_p2    |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln41_2_fu_318_p2    |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln41_3_fu_438_p2    |      icmp|   0|  0|   12|          11|           6|
    |icmp_ln41_4_fu_338_p2    |      icmp|   0|  0|   14|           7|           1|
    |icmp_ln41_fu_277_p2      |      icmp|   0|  0|   70|          63|           1|
    |icmp_ln42_1_fu_386_p2    |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln42_2_fu_412_p2    |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln42_3_fu_485_p2    |      icmp|   0|  0|   12|          11|           6|
    |icmp_ln42_4_fu_432_p2    |      icmp|   0|  0|   14|           7|           1|
    |icmp_ln42_fu_371_p2      |      icmp|   0|  0|   70|          63|           1|
    |icmp_ln85_fu_776_p2      |      icmp|   0|  0|   23|          16|           1|
    |icmp_ln86_fu_730_p2      |      icmp|   0|  0|   23|          16|           1|
    |or_ln41_fu_542_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln42_fu_598_p2        |        or|   0|  0|    2|           1|           1|
    |r_out                    |    select|   0|  0|   32|           1|           1|
    |select_ln41_1_fu_310_p3  |    select|   0|  0|   11|           1|          11|
    |select_ln41_2_fu_462_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln41_3_fu_478_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln41_4_fu_443_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln41_fu_270_p3    |    select|   0|  0|   54|           1|          54|
    |select_ln42_1_fu_404_p3  |    select|   0|  0|   11|           1|          11|
    |select_ln42_2_fu_509_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln42_3_fu_525_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln42_4_fu_490_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln42_fu_364_p3    |    select|   0|  0|   54|           1|          54|
    |select_ln85_1_fu_940_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln85_fu_786_p3    |    select|   0|  0|   15|           1|          15|
    |select_ln86_1_fu_848_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln86_fu_750_p3    |    select|   0|  0|   16|           1|          16|
    |theta_out                |    select|   0|  0|   32|           1|           1|
    |x_abs_fu_664_p3          |    select|   0|  0|   16|           1|          16|
    |shl_ln41_fu_473_p2       |       shl|   0|  0|   35|          16|          16|
    |shl_ln42_fu_520_p2       |       shl|   0|  0|   35|          16|          16|
    |shl_ln85_fu_908_p2       |       shl|   0|  0|  133|          40|          40|
    |shl_ln86_fu_820_p2       |       shl|   0|  0|  135|          41|          41|
    |xor_ln41_1_fu_546_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln41_fu_532_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln42_1_fu_602_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln42_fu_588_p2       |       xor|   0|  0|    2|           1|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 1671|         734|         822|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  53|         10|    1|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |  53|         10|    1|         10|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln85_reg_1227                                                |   5|   0|    5|          0|
    |add_ln86_reg_1207                                                |   5|   0|    5|          0|
    |ap_CS_fsm                                                        |   9|   0|    9|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_54_2_fu_178_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln41_1_reg_1070                                             |   1|   0|    1|          0|
    |icmp_ln41_2_reg_1082                                             |   1|   0|    1|          0|
    |icmp_ln41_4_reg_1094                                             |   1|   0|    1|          0|
    |icmp_ln41_reg_1063                                               |   1|   0|    1|          0|
    |icmp_ln42_1_reg_1111                                             |   1|   0|    1|          0|
    |icmp_ln42_2_reg_1123                                             |   1|   0|    1|          0|
    |icmp_ln42_4_reg_1135                                             |   1|   0|    1|          0|
    |icmp_ln42_reg_1104                                               |   1|   0|    1|          0|
    |icmp_ln85_reg_1212                                               |   1|   0|    1|          0|
    |icmp_ln86_reg_1187                                               |   1|   0|    1|          0|
    |r_cast_reg_1175                                                  |  15|   0|   15|          0|
    |r_reg_1170                                                       |  16|   0|   16|          0|
    |select_ln41_1_reg_1075                                           |  11|   0|   11|          0|
    |select_ln41_2_reg_1140                                           |  16|   0|   16|          0|
    |select_ln41_3_reg_1145                                           |  16|   0|   16|          0|
    |select_ln41_reg_1058                                             |  54|   0|   54|          0|
    |select_ln42_1_reg_1116                                           |  11|   0|   11|          0|
    |select_ln42_2_reg_1150                                           |  16|   0|   16|          0|
    |select_ln42_3_reg_1155                                           |  16|   0|   16|          0|
    |select_ln42_reg_1099                                             |  54|   0|   54|          0|
    |select_ln85_reg_1217                                             |  15|   0|   15|          0|
    |select_ln86_reg_1197                                             |  16|   0|   16|          0|
    |tmp_13_reg_1181                                                  |   1|   0|    1|          0|
    |tmp_16_reg_1192                                                  |   1|   0|    1|          0|
    |tmp_2_reg_1027                                                   |  11|   0|   11|          0|
    |tmp_4_reg_1042                                                   |   1|   0|    1|          0|
    |tmp_6_reg_1048                                                   |  11|   0|   11|          0|
    |tmp_reg_1021                                                     |   1|   0|    1|          0|
    |trunc_ln41_1_reg_1032                                            |  52|   0|   52|          0|
    |trunc_ln41_3_reg_1088                                            |  16|   0|   16|          0|
    |trunc_ln41_reg_1016                                              |  63|   0|   63|          0|
    |trunc_ln42_1_reg_1053                                            |  52|   0|   52|          0|
    |trunc_ln42_3_reg_1129                                            |  16|   0|   16|          0|
    |trunc_ln42_reg_1037                                              |  63|   0|   63|          0|
    |trunc_ln85_reg_1222                                              |   5|   0|    5|          0|
    |trunc_ln86_reg_1202                                              |   5|   0|    5|          0|
    |x_1_loc_fu_144                                                   |  16|   0|   16|          0|
    |x_reg_1160                                                       |  16|   0|   16|          0|
    |y_ph_reg_1165                                                    |  16|   0|   16|          0|
    |z_1_loc_fu_148                                                   |  16|   0|   16|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 648|   0|  648|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------+-----+-----+------------+----------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x_in              |   in|   32|     ap_none|            x_in|        scalar|
|y_in              |   in|   32|     ap_none|            y_in|        scalar|
|r_out             |  out|   32|      ap_vld|           r_out|       pointer|
|r_out_ap_vld      |  out|    1|      ap_vld|           r_out|       pointer|
|theta_out         |  out|   32|      ap_vld|       theta_out|       pointer|
|theta_out_ap_vld  |  out|    1|      ap_vld|       theta_out|       pointer|
+------------------+-----+-----+------------+----------------+--------------+

