[{"origin":"https://github.com/Cr4sh/s6_pcie_microblaze","visit":3,"date":"2022-07-05T10:17:44.793870+00:00","status":"full","snapshot":"0e6f837f745ef58cbee1fa77df4082ea3b177b1e","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/Cr4sh/s6_pcie_microblaze/visit/3/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/0e6f837f745ef58cbee1fa77df4082ea3b177b1e/"},{"origin":"https://github.com/Cr4sh/s6_pcie_microblaze","visit":2,"date":"2021-06-04T04:25:02.594518+00:00","status":"full","snapshot":"0e6f837f745ef58cbee1fa77df4082ea3b177b1e","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/Cr4sh/s6_pcie_microblaze/visit/2/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/0e6f837f745ef58cbee1fa77df4082ea3b177b1e/"},{"origin":"https://github.com/Cr4sh/s6_pcie_microblaze","visit":1,"date":"2018-09-09T14:11:12.096503+00:00","status":"full","snapshot":"e5a72f5fd4ca43a9ba6151167fc9c392e2a4b5ee","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/Cr4sh/s6_pcie_microblaze/visit/1/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/e5a72f5fd4ca43a9ba6151167fc9c392e2a4b5ee/"}]
