{
    "[verilog]": {
      "editor.defaultFormatter": "eirikpre.systemverilog",
      "editor.formatOnSave": true
    },

    "[systemverilog]": {
      "editor.defaultFormatter": "eirikpre.systemverilog",
      "editor.formatOnSave": true
    },

    // Verible linting
    "systemverilog.compilerType": "Verible",
    "systemverilog.launchConfigurationVerilator": "verible-verilog-lint.exe --ruleset=default",
    "systemverilog.compileOnSave": true,

    // Verible formatting
    "systemverilog.formatCommand": "verible-verilog-format.exe --line_terminator=LF --column_limit=500 --indentation_spaces=2 --assignment_statement_alignment=flush-left --case_items_alignment=flush-left --class_member_variable_alignment=flush-left --distribution_items_alignment=flush-left --enum_assignment_statement_alignment=flush-left --formal_parameters_alignment=flush-left --module_net_variable_alignment=flush-left --named_parameter_alignment=flush-left --named_port_alignment=flush-left --port_declarations_alignment=flush-left --struct_union_members_alignment=flush-left --try_wrap_long_lines=false --wrap_end_else_clauses=false",

    // Visual effects
    "editor.bracketPairColorization.enabled": true,
    "editor.guides.bracketPairs": "active",

}
