

Implementation tool: Xilinx Vivado v.2013.4
Device target:       xc7z020clg484-1
Report date:         Wed Apr 09 11:17:51 BST 2014

#=== Resource usage ===
SLICE:          720
LUT:           2025
FF:            1340
DSP:             12
BRAM:             0
SRL:             16
#=== Final timing ===
CP required:    10.000
CP achieved:    8.413
Timing met
