<?xml version="1.0" encoding="utf-8"?>
<platform name="de0nano" version="1.0" >
    <description>
        de0nano
    </description>

      <fpga family="Cyclone IV E" device="EP4CE22F17C6" speed="C8" package="TQFP144" main_clock="50000"/>
	
	<components>
		<component name="syscons/rstgen_syscon"/>
	</components>

    <interfaces>
        <interface name="fpga">
            <ports>
                    <port size="1" name="CLK_50" position="PIN_R8" dir="inout" freq="50"/>
					<port size="1" name="LED0" position="PIN_A15" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="LED1" position="PIN_A13" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="LED2" position="PIN_B13" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="LED3" position="PIN_A11" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="LED4" position="PIN_D1" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="LED5" position="PIN_F3" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="LED6" position="PIN_B1" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="LED7" position="PIN_L3" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="KEY0" position="PIN_J15" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="KEY1" position="PIN_E1" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="SWITCH0" position="PIN_M1" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="SWITCH1" position="PIN_T8" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="SWITCH2" position="PIN_B9" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="SWITCH3" position="PIN_M15" dir="inout" standard="3.3-V LVTTL" />
					<!-- I2C : ADXL345 and EEPROM -->
					<port size="1" name="I2C_SCLK" position="PIN_F2" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="I2C_SDAT" position="PIN_F1" dir="inout" standard="3.3-V LVTTL" />
					<!-- Digital accelerometer ADXL345 -->
					<port size="1" name="G_SENSOR_INT" position="PIN_M2" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="G_SENSOR_CS_N" position="PIN_G5" dir="inout" standard="3.3-V LVTTL" />
					<!-- ADC ADC128S022CIMTX -->
					<port size="1" name="ADC_CS_N" position="PIN_A10" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="ADC_SADDR" position="PIN_B10" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="ADC_SDAT" position="PIN_A9" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="ADC_SCLK" position="PIN_B14" dir="inout" standard="3.3-V LVTTL" />
					<!-- GPIO-0 -->
					<port size="1" name="GPIO_0_IN0" position="PIN_A8" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_00" position="PIN_D3" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_0_IN1" position="PIN_B8" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_01" position="PIN_C3" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_02" position="PIN_A2" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_03" position="PIN_A3" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_04" position="PIN_B3" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_05" position="PIN_B4" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_06" position="PIN_A4" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_07" position="PIN_B5" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_08" position="PIN_A5" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_09" position="PIN_D5" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_010" position="PIN_B6" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_011" position="PIN_A6" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_012" position="PIN_B7" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_013" position="PIN_D6" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_014" position="PIN_A7" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_015" position="PIN_C6" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_016" position="PIN_C8" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_017" position="PIN_E6" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_018" position="PIN_E7" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_019" position="PIN_D8" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_020" position="PIN_E8" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_021" position="PIN_F8" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_022" position="PIN_F9" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_023" position="PIN_E9" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_024" position="PIN_C9" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_025" position="PIN_D9" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_026" position="PIN_E11" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_027" position="PIN_E10" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_028" position="PIN_C11" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_029" position="PIN_B11" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_030" position="PIN_A11" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_031" position="PIN_D11" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_032" position="PIN_D12" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_033" position="PIN_B12" dir="inout" standard="3.3-V LVTTL" />
					<!-- GPIO-1 -->
					<port size="1" name="GPIO_1_IN0" position="PIN_T9" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_10" position="PIN_F13" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_1_IN1" position="PIN_R9" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_11" position="PIN_T15" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_12" position="PIN_T14" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_13" position="PIN_T13" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_14" position="PIN_R13" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_15" position="PIN_T12" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_16" position="PIN_R12" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_17" position="PIN_T11" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_18" position="PIN_T10" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_19" position="PIN_R11" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_110" position="PIN_P11" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_111" position="PIN_R10" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_112" position="PIN_N12" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_113" position="PIN_P9" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_114" position="PIN_N9" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_115" position="PIN_N11" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_116" position="PIN_L16" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_117" position="PIN_K16" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_118" position="PIN_R16" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_119" position="PIN_L15" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_120" position="PIN_P15" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_121" position="PIN_P16" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_122" position="PIN_R14" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_123" position="PIN_N16" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_124" position="PIN_N15" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_125" position="PIN_P14" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_126" position="PIN_L14" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_127" position="PIN_N14" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_128" position="PIN_M10" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_129" position="PIN_L13" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_130" position="PIN_J16" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_131" position="PIN_K15" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_132" position="PIN_J13" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_133" position="PIN_J14" dir="inout" standard="3.3-V LVTTL" />
					<!-- GPIO-2 -->
					<port size="1" name="GPIO_2_IN0" position="PIN_E15" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_2_IN1" position="PIN_E16" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_2_IN2" position="PIN_M16" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_20" position="PIN_A14" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_21" position="PIN_B16" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_22" position="PIN_C14" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_23" position="PIN_C16" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_24" position="PIN_C15" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_25" position="PIN_D16" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_26" position="PIN_D15" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_27" position="PIN_D14" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_28" position="PIN_F15" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_29" position="PIN_F16" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_210" position="PIN_F14" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_211" position="PIN_G16" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="GPIO_212" position="PIN_G15" dir="inout" standard="3.3-V LVTTL" />
					<!-- SDRAM -->
					<port size="1" name="DRAM_ADDR0" position="PIN_P2" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_ADDR1" position="PIN_N5" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_ADDR2" position="PIN_N6" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_ADDR3" position="PIN_M8" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_ADDR4" position="PIN_P8" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_ADDR5" position="PIN_T7" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_ADDR6" position="PIN_N8" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_ADDR7" position="PIN_T6" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_ADDR8" position="PIN_R1" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_ADDR9" position="PIN_P1" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_ADDR10" position="PIN_N2" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_ADDR11" position="PIN_N1" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_ADDR12" position="PIN_L4" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_DQ0" position="PIN_G2" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_DQ1" position="PIN_G1" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_DQ2" position="PIN_L8" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_DQ3" position="PIN_K5" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_DQ4" position="PIN_K2" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_DQ5" position="PIN_J2" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_DQ6" position="PIN_J1" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_DQ7" position="PIN_R7" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_DQ8" position="PIN_T4" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_DQ9" position="PIN_T2" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_DQ10" position="PIN_T3" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_DQ11" position="PIN_R3" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_DQ12" position="PIN_R5" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_DQ13" position="PIN_P3" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_DQ14" position="PIN_N3" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_DQ15" position="PIN_K1" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_BA0" position="PIN_M7" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_BA1" position="PIN_M6" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_DQM0" position="PIN_R6" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_DQM1" position="PIN_R5" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_RAS_N" position="PIN_L2" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_CAS_N" position="PIN_L1" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_CKE" position="PIN_L7" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_CLK" position="PIN_R6" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_WE_N" position="PIN_C2" dir="inout" standard="3.3-V LVTTL" />
					<port size="1" name="DRAM_CS_N" position="PIN_P6" dir="inout" standard="3.3-V LVTTL" />
            </ports>
        </interface>
    </interfaces>

</platform>
