Alimonda, A., Carta, S., Acquaviva, A., and Pisano, A. 2006. Non-linear feedback control for energy efficient on-chip streaming computation. In Proceedings of the International Symposium on Industrial Embedded Systems (IES '06). 1--8.
Beigné, E., Miermont, S., Valentian, A., Vivet, P., Barasinski, S., Blisson, F., Kohli, N., and Kumar, S. 2008. A fully integrated power supply unit for fine grain DVFS and leakage control validated on low-voltage srams. In ESSCIRC 2008.
Durand, Y., Bernard, C., and Lattard, D. 2005. FAUST: On-chip distributed architecture for a 4G baseband modem SoC. In Design & Reuse IP-SoC. IEEE Computer Society Press, Los Alamitos, CA.
Frank, M. and Wolfe, P. 1956. An algorithm for quadratic programming. Nav. Res. Log. Quart. 3, 95--110.
A. H. Ghamarian , M. C. W. Geilen , S. Stuijk , T. Basten , B. D. Theelen , M. R. Mousavi , A. J. M. Moonen , M. J. G. Bekooij, Throughput Analysis of Synchronous Data Flow Graphs, Proceedings of the Sixth International Conference on Application of Concurrency to System Design, p.25-36, June 28-30, 2006[doi>10.1109/ACSD.2006.33]
Philippe Grosse , Yves Durand , Paul Feautrier, Power modeling of a noc based design for high speed telecommunication systems, Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation, September 13-15, 2006, Montpellier, France[doi>10.1007/11847083_16]
Kaiser, S., Durand, Y., Hérault, L., Hélard, J., Mottier, D., Gameiro, A., Rodriguez, J., Barquinero, C., Berens, F., Bauer, F., Rabineau, R., and Casajus, F. J. 2004. 4G MC-CDMA Multi Antenna system on chip for Radio Enhancements (4MORE). In Proceedings of 13th IST Mobile and Wireless Communications Summit.
K. S. Khouri , N. K. Jha, Leakage power analysis and reduction during behavioral synthesis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.6, p.876-885, December 2002[doi>10.1109/TVLSI.2002.808436]
Lattard, D., Beigne, E., Clermidy, F., Lemaire, R., Durand, Y., Vivet, P., and Berens, F. 2008. A reconfigurable baseband platform based on an asynchronous network-on-chip. In IEEE J. Solid-State Circ. 43, 1, 223--235.
Lee, E. and Messerschmidt, D. 1987. Synchronous data flow. Proc. IEEE 75.
Sylvain Miermont , Pascal Vivet , Marc Renaudin, A Power Supply Selector for Energy- and Area-Efficient Local Dynamic Voltage Scaling, Proceedings of the 17th international workshop on Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation, September 03-05, 2007, Gothenburg, Sweden[doi>10.1007/978-3-540-74442-9_54]
Minoux, M. 1986. Mathematical Programming, Theory and Algorithms. Wiley, New York.
Lars S. Nielsen , Cees Niessen, Low-power operation using self-timed circuits and adaptive scaling of the supply voltage, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.391-397, Dec. 1994[doi>10.1109/92.335008]
Koushik Niyogi , Diana Marculescu, Speed and voltage selection for GALS systems based on voltage/frequency islands, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120852]
Phan Huy, D., Legouable, R., Kténas, D., Brunel, L., and Assaad, M. 2008. Downlink b3g mimo ofdma link and system level performance. In IEEE 67th Vehicular Technology Conference. IEEE Computer Society Press, Los Alamitos, CA.
Pillai, P. and Shin, K. 2001. Real time dynamic voltage scaling for low power embedded operating systems. ACM Trans. Des. Automat. Elect. Syst. 89--101.
H. Saputra , M. Kandemir , N. Vijaykrishnan , M. J. Irwin , J. S. Hu , C-H. Hsu , U. Kremer, Energy-conscious compilation based on voltage scaling, Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems, June 19-21, 2002, Berlin, Germany[doi>10.1145/513829.513832]
Suhaib, S., Mathaikutty, D., and Shukla, S. 2007. Dataflow architectures for gals. In Formal Methods for Globally Asynchronous Locally Synchronous Design.
Qiang Wu , Philo Juang , Margaret Martonosi , Li-Shiuan Peh , Douglas W. Clark, Formal Control Techniques for Power-Performance Management, IEEE Micro, v.25 n.5, p.52-62, September 2005[doi>10.1109/MM.2005.87]
Fen Xie , Margaret Martonosi , Sharad Malik, Compile-time dynamic voltage scaling settings: opportunities and limits, Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, June 09-11, 2003, San Diego, California, USA[doi>10.1145/781131.781138]
