

================================================================
== Vitis HLS Report for 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2'
================================================================
* Date:           Fri Dec  9 11:05:08 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.812 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      131|  10.000 ns|  0.655 us|    2|  131|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_63_1_VITIS_LOOP_66_2  |        0|      129|         4|          2|          2|  0 ~ 64|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     444|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     170|    -|
|Register         |        -|     -|     273|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     273|     614|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1027_fu_264_p2       |         +|   0|  0|  77|          70|           1|
    |add_ln63_fu_276_p2         |         +|   0|  0|  15|           8|           1|
    |add_ln66_fu_378_p2         |         +|   0|  0|  71|          64|           3|
    |add_ln70_1_fu_396_p2       |         +|   0|  0|  17|          10|          10|
    |add_ln70_fu_340_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln71_fu_367_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln72_1_fu_444_p2       |         +|   0|  0|  17|          10|          10|
    |add_ln72_fu_414_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln73_fu_429_p2         |         +|   0|  0|  19|          12|          12|
    |icmp_ln1027_5_fu_282_p2    |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln1027_fu_259_p2      |      icmp|   0|  0|  30|          70|          70|
    |or_ln71_fu_361_p2          |        or|   0|  0|  12|          12|           1|
    |or_ln72_1_fu_439_p2        |        or|   0|  0|  10|          10|           1|
    |or_ln72_fu_409_p2          |        or|   0|  0|  12|          12|           2|
    |or_ln73_fu_424_p2          |        or|   0|  0|  12|          12|           2|
    |select_ln1027_3_fu_287_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln1027_fu_323_p3    |    select|   0|  0|  56|           1|          64|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 444|         393|         287|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |I_address0                        |  14|          3|   12|         36|
    |I_address1                        |  14|          3|   12|         36|
    |X_0_0_address0                    |  14|          3|   10|         30|
    |X_0_1_address0                    |  14|          3|   10|         30|
    |X_1_0_address0                    |  14|          3|   10|         30|
    |X_1_1_address0                    |  14|          3|   10|         30|
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |indvar_flatten17_fu_92            |   9|          2|   70|        140|
    |x1_fu_88                          |   9|          2|    8|         16|
    |y1_fu_84                          |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 170|         37|  212|        489|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln72_1_reg_554                    |   9|   0|   10|          1|
    |ap_CS_fsm                             |   2|   0|    2|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln1027_5_reg_497                 |   1|   0|    1|          0|
    |icmp_ln1027_reg_488                   |   1|   0|    1|          0|
    |indvar_flatten17_fu_92                |  70|   0|   70|          0|
    |lshr_ln70_1_reg_533                   |  10|   0|   10|          0|
    |p_cast31_mid2_v_reg_507               |   5|   0|    5|          0|
    |tmp_s_reg_522                         |   6|   0|   12|          6|
    |trunc_ln1027_2_reg_512                |   1|   0|    1|          0|
    |trunc_ln1027_2_reg_512_pp0_iter1_reg  |   1|   0|    1|          0|
    |trunc_ln1027_reg_516                  |  12|   0|   12|          0|
    |trunc_ln70_reg_502                    |   6|   0|    6|          0|
    |x1_fu_88                              |   8|   0|    8|          0|
    |y1_fu_84                              |  64|   0|   64|          0|
    |y1_load_reg_492                       |  64|   0|   64|          0|
    |zext_ln63_cast_reg_483                |   8|   0|   64|         56|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 273|   0|  336|         63|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+----------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2|  return value|
|mul_ln63        |   in|   70|     ap_none|                                              mul_ln63|        scalar|
|zext_ln63       |   in|    8|     ap_none|                                             zext_ln63|        scalar|
|I_address0      |  out|   12|   ap_memory|                                                     I|         array|
|I_ce0           |  out|    1|   ap_memory|                                                     I|         array|
|I_q0            |   in|   32|   ap_memory|                                                     I|         array|
|I_address1      |  out|   12|   ap_memory|                                                     I|         array|
|I_ce1           |  out|    1|   ap_memory|                                                     I|         array|
|I_q1            |   in|   32|   ap_memory|                                                     I|         array|
|X_0_0_address0  |  out|   10|   ap_memory|                                                 X_0_0|         array|
|X_0_0_ce0       |  out|    1|   ap_memory|                                                 X_0_0|         array|
|X_0_0_we0       |  out|    1|   ap_memory|                                                 X_0_0|         array|
|X_0_0_d0        |  out|   32|   ap_memory|                                                 X_0_0|         array|
|X_0_1_address0  |  out|   10|   ap_memory|                                                 X_0_1|         array|
|X_0_1_ce0       |  out|    1|   ap_memory|                                                 X_0_1|         array|
|X_0_1_we0       |  out|    1|   ap_memory|                                                 X_0_1|         array|
|X_0_1_d0        |  out|   32|   ap_memory|                                                 X_0_1|         array|
|X_1_0_address0  |  out|   10|   ap_memory|                                                 X_1_0|         array|
|X_1_0_ce0       |  out|    1|   ap_memory|                                                 X_1_0|         array|
|X_1_0_we0       |  out|    1|   ap_memory|                                                 X_1_0|         array|
|X_1_0_d0        |  out|   32|   ap_memory|                                                 X_1_0|         array|
|X_1_1_address0  |  out|   10|   ap_memory|                                                 X_1_1|         array|
|X_1_1_ce0       |  out|    1|   ap_memory|                                                 X_1_1|         array|
|X_1_1_we0       |  out|    1|   ap_memory|                                                 X_1_1|         array|
|X_1_1_d0        |  out|   32|   ap_memory|                                                 X_1_1|         array|
+----------------+-----+-----+------------+------------------------------------------------------+--------------+

