INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jhigh' on host 'jhigh-XPS-13-9370' (Linux_x86_64 version 5.4.0-113-generic) on Thu Jun 02 16:07:51 PDT 2022
INFO: [HLS 200-10] On os Ubuntu 20.04.4 LTS
INFO: [HLS 200-10] In directory '/home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/fft_shift'
Sourcing Tcl script '/home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/fft_shift/hls/solution1/export.tcl'
INFO: [HLS 200-1510] Running: open_project hls 
INFO: [HLS 200-10] Opening project '/home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/fft_shift/hls'.
INFO: [HLS 200-1510] Running: set_top fft_shift 
INFO: [HLS 200-1510] Running: add_files fft_shift.h 
INFO: [HLS 200-10] Adding design file 'fft_shift.h' to the project
INFO: [HLS 200-1510] Running: add_files fft_shift.cpp 
INFO: [HLS 200-10] Adding design file 'fft_shift.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb output.imag.dat -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'output.imag.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb output.real.dat -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'output.real.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb input.real.dat -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'input.real.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb input.imag.dat -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'input.imag.dat' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/fft_shift/hls/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 16ns.
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu28dr-ffvg1517-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 16 -name default 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/fft_shift.zip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Jun  2 16:08:18 2022...
INFO: [HLS 200-802] Generated output file /home/jhigh/Capstone_Project/main/HARDWARE/HLS_Pjts/PSS_FFTS_SSS/fft_shift.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 22.65 seconds. CPU system time: 3.9 seconds. Elapsed time: 26.5 seconds; current allocated memory: 201.015 MB.
