<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>Controller: E:/ISEL Projects/controller/contiki_multiple_interface/cpu/stm32w108/hal/micro/cortexm3/stm32w108/crt-stm32w108.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Controller
   </div>
   <div id="projectbrief">IOT Project</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_579df2785fbf403aaa32c042e4089629.html">contiki_multiple_interface</a></li><li class="navelem"><a class="el" href="dir_fc55baa8fdfc50cc9e8eed7f945a8139.html">cpu</a></li><li class="navelem"><a class="el" href="dir_cdb6368082d6494a1cd692c1d8854fe4.html">stm32w108</a></li><li class="navelem"><a class="el" href="dir_c2d1ad9318aa2a8fedf36eaed572a7e9.html">hal</a></li><li class="navelem"><a class="el" href="dir_cb8e110c7c6d740a2e62783872c49e1a.html">micro</a></li><li class="navelem"><a class="el" href="dir_08e00aacb96b961f00a9d5530c430ca8.html">cortexm3</a></li><li class="navelem"><a class="el" href="dir_bb0f51ec2a016dcc35a757a8d39285ba.html">stm32w108</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">crt-stm32w108.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="crt-stm32w108_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************** (C) COPYRIGHT 2007 STMicroelectronics ********************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">* File Name          : stm32f10x_vector.c</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">* Author             : MCD Tools Team</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">* Date First Issued  : 05/14/2007</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">* Description        : This file contains the vector table for STM32F10x.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">*                        After Reset the Cortex-M3 processor is in Thread mode,</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">*                        priority is Privileged, and the Stack is set to Main.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">********************************************************************************</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">* History:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">* 05/14/2007: V0.2</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">********************************************************************************</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">*******************************************************************************/</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &lt;stdio.h&gt;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &lt;sys/stat.h&gt;</span></div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="crt-stm32w108_8c.html#a56701f18aaad537f7fc0e9be309503c3">   22</a></span>&#160;<span class="preprocessor">#define RESERVED 0</span></div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="crt-stm32w108_8c.html#a5dcf52e713ff687c32bc453ffc874839">   23</a></span>&#160;<span class="preprocessor">#define IAP_BOOTLOADER_APP_SWITCH_SIGNATURE  0xb001204d</span></div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="crt-stm32w108_8c.html#add7ee40ede8689fc49b1c4506662cf31">   24</a></span>&#160;<span class="preprocessor">#define IAP_BOOTLOADER_MODE_UART  0</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/* Includes ----------------------------------------------------------------------*/</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include PLATFORM_HEADER</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* Exported types --------------------------------------------------------------*/</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="crt-stm32w108_8c.html#ae489bfa322d3bc9a6f27a31d7aec87c2">_etext</a>;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="crt-stm32w108_8c.html#aff89ad51eadbbc1b904e147965ec1588">_sidata</a>;       <span class="comment">/* start address for the initialization values of the .data section. defined in linker script */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="crt-stm32w108_8c.html#a8cd4fffbe47ee95f0b03b59318a24a3b">_sdata</a>;        <span class="comment">/* start address for the .data section. defined in linker script */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="crt-stm32w108_8c.html#adfbf6cf832a3413f0ffe0e8558bc4781">_edata</a>;        <span class="comment">/* end address for the .data section. defined in linker script */</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="crt-stm32w108_8c.html#ac7e80cbd08ab676098b869e415a15f21">_sbss</a>;         <span class="comment">/* start address for the .bss section. defined in linker script */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="crt-stm32w108_8c.html#ad0b187402d73f075ed18ac77050d76f5">_ebss</a>;         <span class="comment">/* end address for the .bss section. defined in linker script */</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="crt-stm32w108_8c.html#a6582221c1137361ee8f4d048d408b0ae">_estack</a>;       <span class="comment">/* init value for the stack pointer. defined in linker script */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="memmap_8h.html">hal/micro/cortexm3/memmap.h</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<a class="code" href="crt-stm32w108_8c.html#add958a318b206ab56f60b087135840a8">VAR_AT_SEGMENT</a>(<span class="keyword">const</span> <a class="code" href="structHalFixedAddressTableType.html">HalFixedAddressTableType</a> <a class="code" href="memmap-fat_8h.html#a1af2bcb45c6c46cd87288aa865080fb5">halFixedAddressTable</a>, <a class="code" href="low-level-init_8c.html#a59639044d2973c470bbd031bc0b9e9a7">__FAT__</a>);</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* function prototypes ------------------------------------------------------*/</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="crt-stm32w108_8c.html#ae7ee340978f5c25f52f0cad1457c6616">   47</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="crt-stm32w108_8c.html#ae7ee340978f5c25f52f0cad1457c6616">Reset_Handler</a>(<span class="keywordtype">void</span>) <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a>((__interrupt__));</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="group__cc2538.html#ga840291bc02cba5474a4cb46a9b9566fe">main</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span>  <a class="code" href="group__micro.html#gae47dcfa6256c2dd58e2a451e6b1411c6">halInternalSwitchToXtal</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">* Provide weak aliases for each Exception handler to the Default_Handler.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">* As they are weak aliases, any function with the same name will override</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">* this definition.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">*******************************************************************************/</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/* Weak definitions of handlers point to Default_Handler if not implemented */</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__Templates.html#ga6ad7a5e3ee69cb6db6a6b9111ba898bc">NMI_Handler</a>() <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak, alias(&quot;Default_Handler&quot;)));</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__Templates.html#ga2bffc10d5bd4106753b7c30e86903bea">HardFault_Handler</a>() <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak, alias(&quot;Default_Handler&quot;)));</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__Templates.html#ga3150f74512510287a942624aa9b44cc5">MemManage_Handler</a>() <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak, alias(&quot;Default_Handler&quot;)));</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__Templates.html#ga850cefb17a977292ae5eb4cafa9976c3">BusFault_Handler</a>() <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak, alias(&quot;Default_Handler&quot;)));</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__Templates.html#ga1d98923de2ed6b7309b66f9ba2971647">UsageFault_Handler</a>() <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak, alias(&quot;Default_Handler&quot;)));</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__Templates.html#ga3e5ddb3df0d62f2dc357e64a3f04a6ce">SVC_Handler</a>() <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak, alias(&quot;Default_Handler&quot;)));</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keywordtype">void</span> DebugMonitor_Handler() <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak, alias(&quot;Default_Handler&quot;)));</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__Templates.html#ga6303e1f258cbdc1f970ce579cc015623">PendSV_Handler</a>() <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak, alias(&quot;Default_Handler&quot;)));</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keywordtype">void</span> <a class="code" href="cpu_2arm_2aducrf101_2clock_8c.html#ab5e09814056d617c521549e542639b7e">SysTick_Handler</a>() <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak, alias(&quot;Default_Handler&quot;)));</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__mbxxx-platform.html#gac309eb64f5cd5b5ab99e12498a8bdab7">halTimer1Isr</a>() <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak, alias(&quot;Default_Handler&quot;)));</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="keywordtype">void</span> halTimer2Isr() <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak, alias(&quot;Default_Handler&quot;)));</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="keywordtype">void</span> halManagementIsr() <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak, alias(&quot;Default_Handler&quot;)));</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="keywordtype">void</span> halBaseBandIsr() <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak, alias(&quot;Default_Handler&quot;)));</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keywordtype">void</span> <a class="code" href="system-timer_8c.html#a7aee453ddc63979e3d348b65a88ba5e7">halSleepTimerIsr</a>() <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak, alias(&quot;Default_Handler&quot;)));</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__stm32w-cpu.html#gacc8b2812ccc60b2cd22c02235d6a7d7d">halSc1Isr</a>() <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak, alias(&quot;Default_Handler&quot;)));</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="keywordtype">void</span> halSc2Isr() <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak, alias(&quot;Default_Handler&quot;)));</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="keywordtype">void</span> halSecurityIsr() <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak, alias(&quot;Default_Handler&quot;)));</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="keywordtype">void</span> halStackMacTimerIsr() <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak, alias(&quot;Default_Handler&quot;)));</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keywordtype">void</span> stmRadioTransmitIsr() <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak, alias(&quot;Default_Handler&quot;)));</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="keywordtype">void</span> stmRadioReceiveIsr() <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak, alias(&quot;Default_Handler&quot;)));</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="keywordtype">void</span> <a class="code" href="cpu_2stm32w108_2hal_2micro_2cortexm3_2adc_8c.html#a7391cdd214c4ec5b7174ff4f8e5f7119">halAdcIsr</a>() <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak, alias(&quot;Default_Handler&quot;)));</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__mbxxx-platform.html#gaafb06f4978014e2d908b57ff73114ecf">halIrqAIsr</a>() <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak, alias(&quot;Default_Handler&quot;)));</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="keywordtype">void</span> halIrqBIsr() <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak, alias(&quot;Default_Handler&quot;)));</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="keywordtype">void</span> halIrqCIsr() <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak, alias(&quot;Default_Handler&quot;)));</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="keywordtype">void</span> halIrqDIsr() <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak, alias(&quot;Default_Handler&quot;)));</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="keywordtype">void</span> halDebugIsr() <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak, alias(&quot;Default_Handler&quot;)));</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="keywordtype">void</span> <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((weak)) Default_Handler()</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;{</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="comment">/* Hang here */</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keywordflow">while</span>(1)</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    {</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    }</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;}</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">* The minimal vector table for a Cortex M3.  Note that the proper constructs</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">* must be placed on this to ensure that it ends up at physical address</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">* 0x0000.0000.</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">  104</a></span>&#160;<a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a> ((section(<span class="stringliteral">&quot;.isr_vector&quot;</span>)))</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;void (* const g_pfnVectors[])(<span class="keywordtype">void</span>) =</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;{</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  (void (*)(void))&amp;<a class="code" href="crt-stm32w108_8c.html#a6582221c1137361ee8f4d048d408b0ae">_estack</a>,            <span class="comment">// The initial stack pointer</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <a class="code" href="crt-stm32w108_8c.html#ae7ee340978f5c25f52f0cad1457c6616">Reset_Handler</a>,             <span class="comment">// 1 The reset handler</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <a class="code" href="group__Templates.html#ga6ad7a5e3ee69cb6db6a6b9111ba898bc">NMI_Handler</a>,              <span class="comment">// 2</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <a class="code" href="group__Templates.html#ga2bffc10d5bd4106753b7c30e86903bea">HardFault_Handler</a>,         <span class="comment">// 3</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <a class="code" href="group__Templates.html#ga3150f74512510287a942624aa9b44cc5">MemManage_Handler</a>,         <span class="comment">// 4</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <a class="code" href="group__Templates.html#ga850cefb17a977292ae5eb4cafa9976c3">BusFault_Handler</a>,          <span class="comment">// 5</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <a class="code" href="group__Templates.html#ga1d98923de2ed6b7309b66f9ba2971647">UsageFault_Handler</a>,        <span class="comment">// 6</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <a class="code" href="crt-stm32w108_8c.html#a56701f18aaad537f7fc0e9be309503c3">RESERVED</a>,                  <span class="comment">// 7</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <a class="code" href="crt-stm32w108_8c.html#a56701f18aaad537f7fc0e9be309503c3">RESERVED</a>,                  <span class="comment">// 8</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <a class="code" href="crt-stm32w108_8c.html#a56701f18aaad537f7fc0e9be309503c3">RESERVED</a>,                  <span class="comment">// 9</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <a class="code" href="crt-stm32w108_8c.html#a56701f18aaad537f7fc0e9be309503c3">RESERVED</a>,                  <span class="comment">// 10</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <a class="code" href="group__Templates.html#ga3e5ddb3df0d62f2dc357e64a3f04a6ce">SVC_Handler</a>,               <span class="comment">// 11</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  DebugMonitor_Handler,      <span class="comment">// 12</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <a class="code" href="crt-stm32w108_8c.html#a56701f18aaad537f7fc0e9be309503c3">RESERVED</a>,                  <span class="comment">// 13</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <a class="code" href="group__Templates.html#ga6303e1f258cbdc1f970ce579cc015623">PendSV_Handler</a>,            <span class="comment">// 14</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <a class="code" href="cpu_2arm_2aducrf101_2clock_8c.html#ab5e09814056d617c521549e542639b7e">SysTick_Handler</a>,           <span class="comment">// 15</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <a class="code" href="group__mbxxx-platform.html#gac309eb64f5cd5b5ab99e12498a8bdab7">halTimer1Isr</a>,              <span class="comment">// 16</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  halTimer2Isr,              <span class="comment">// 17</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  halManagementIsr,          <span class="comment">// 18</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  halBaseBandIsr,            <span class="comment">// 19</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <a class="code" href="system-timer_8c.html#a7aee453ddc63979e3d348b65a88ba5e7">halSleepTimerIsr</a>,          <span class="comment">// 20</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <a class="code" href="group__stm32w-cpu.html#gacc8b2812ccc60b2cd22c02235d6a7d7d">halSc1Isr</a>,                 <span class="comment">// 21</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  halSc2Isr,                 <span class="comment">// 22</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  halSecurityIsr,            <span class="comment">// 23</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  halStackMacTimerIsr,       <span class="comment">// 24</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  stmRadioTransmitIsr,       <span class="comment">// 25</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  stmRadioReceiveIsr,        <span class="comment">// 26</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <a class="code" href="cpu_2stm32w108_2hal_2micro_2cortexm3_2adc_8c.html#a7391cdd214c4ec5b7174ff4f8e5f7119">halAdcIsr</a>,                 <span class="comment">// 27</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <a class="code" href="group__mbxxx-platform.html#gaafb06f4978014e2d908b57ff73114ecf">halIrqAIsr</a>,                <span class="comment">// 28</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  halIrqBIsr,                <span class="comment">// 29</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  halIrqCIsr,                <span class="comment">// 30</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  halIrqDIsr,                <span class="comment">// 31</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  halDebugIsr,               <span class="comment">// 32</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;};</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="keyword">static</span>  <span class="keywordtype">void</span> setStackPointer(<a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="ethconfig_8c.html#a643d30df67a67c5915fde941c934f9f8">address</a>) <a class="code" href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a>((noinline));</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> setStackPointer(<a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> address)</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;{</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="comment">// This code is needed to generate the instruction below</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="comment">// that GNU ASM is refusing to add</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="comment">// asm(&quot;MOVS SP, r0&quot;);</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keyword">asm</span>(<span class="stringliteral">&quot;.short 0x4685&quot;</span>);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;}</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> blOffset[] = {</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  0x0715 - 0x03ad - 0x68,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  0x0719 - 0x03ad - 0x6C</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;};</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">* Function Name  : Reset_Handler</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">* Description    : This is the code that gets called when the processor first starts execution</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">*              following a reset event.  Only the absolutely necessary set is performed,</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">*              after which the application supplied main() routine is called. </span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">* Input          :</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">* Output         :</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">* Return         :</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">*******************************************************************************/</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="keywordtype">void</span> <a class="code" href="crt-stm32w108_8c.html#ae7ee340978f5c25f52f0cad1457c6616">Reset_Handler</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;{</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">//Ensure there is enough margin on VREG_1V8 for stable RAM reads by</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="comment">//setting it to a code of 6.  VREG_1V2 can be left at its reset value.</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <a class="code" href="arm_2stm32l152_2regs_8h.html#a6b590dcfb39612a13e258f577bea4090">VREG</a> = 0x00000307;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  </div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="comment">// This code should be careful about the use of local variables in case the</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="comment">// reset type happens to be a deep sleep reset.  If the reset is not from</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="comment">// deep sleep, then locals can be freely used</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="comment">//When the Cortex-M3 exits reset, interrupts are enable.  Explicitely</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="comment">//disable them immediately using the standard set PRIMASK instruction.</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="comment">//Injecting an assembly instruction this early does not effect optimization.</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keyword">asm</span>(<span class="stringliteral">&quot;CPSID i&quot;</span>);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="comment">//It is quite possible that when the Cortex-M3 begins executing code the</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="comment">//Core Reset Vector Catch is still left enabled.  Because this VC would</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="comment">//cause us to halt at reset if another reset event tripped, we should</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="comment">//clear it as soon as possible.  If a debugger wants to halt at reset,</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="comment">//it will set this bit again.</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <a class="code" href="arm_2stm32l152_2regs_8h.html#ac6474a2ac51b9898d9f50e1e44962df9">DEBUG_EMCR</a> &amp;= ~<a class="code" href="arm_2stm32l152_2regs_8h.html#aeb4a655367df8f28bc0472c61afe68f0">DEBUG_EMCR_VC_CORERESET</a>;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="comment">//Configure flash access for optimal current consumption early</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="comment">//during boot to save as much current as we can.</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <a class="code" href="arm_2stm32l152_2regs_8h.html#a42d925cbd1b6384eb75305515e9146da">FLASH_ACCESS</a> = (<a class="code" href="arm_2stm32l152_2regs_8h.html#ad8253e1ab7270b1d997e88316fb326f9">FLASH_ACCESS_PREFETCH_EN</a>          |</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                  (1&lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#a5b6a3997342923357bfd8534111ec2ae">FLASH_ACCESS_CODE_LATENCY_BIT</a>));</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="comment">//The STM32W support 5 bits of priority configuration.</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="comment">//  The cortex allows this to be further divided into preemption and a</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="comment">//  &quot;tie-breaker&quot; sub-priority.</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="comment">//We configure a scheme that allows for 3 bits (8 values) of preemption and</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="comment">//   2 bits (4 values) of tie-breaker by using the value 4 in PRIGROUP.</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="comment">//The value 0x05FA0000 is a special key required to write to this register.</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <a class="code" href="arm_2stm32l152_2regs_8h.html#aa39b9853e25a2c6bf7bcf031a2467db1">SCS_AIRCR</a> = (0x05FA0000 | (4 &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#ae1004259e187c97cf42ec39cb4f094fd">SCS_AIRCR_PRIGROUP_BIT</a>));</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    </div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="comment">//A few macros to help with interrupt priority configuration.  Really only </span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="comment">//  uses 6 of the possible levels, and ignores the tie-breaker sub-priority</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="comment">//  for now.</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="comment">//Don&#39;t forget that the priority level values need to be shifted into the</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="comment">//  top 5 bits of the 8 bit priority fields. (hence the &lt;&lt;3)</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="comment">// NOTE: The ATOMIC and DISABLE_INTERRUPTS macros work by setting the </span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="comment">//       current priority to a value of 12, which still allows CRITICAL and </span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="comment">//       HIGH priority interrupts to fire, while blocking MED and LOW.</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="comment">//       If a different value is desired, spmr.s79 will need to be edited.</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">  #define CRITICAL (0  &lt;&lt;3)</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">  #define HIGH     (8  &lt;&lt;3)</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">  #define MED      (16 &lt;&lt;3)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">  #define LOW      (28 &lt;&lt;3)</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">  #define NONE     (31 &lt;&lt;3)</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="comment">//With optimization turned on, the compiler will indentify all the values</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="comment">//and variables used here as constants at compile time and will truncate</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="comment">//this entire block of code to 98 bytes, comprised of 7 load-load-store</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="comment">//operations.</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                    <span class="comment">//vect00 is fixed                        //Stack pointer</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                    <span class="comment">//vect01 is fixed                        //Reset Vector</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                    <span class="comment">//vect02 is fixed                        //NMI Handler</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                    <span class="comment">//vect03 is fixed                        //Hard Fault Handler</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <a class="code" href="arm_2stm32l152_2regs_8h.html#a253118ce625c97538c3b9f32d8ed88b5">SCS_SHPR_7to4</a>   = ((<a class="code" href="crt-stm32w108_8c.html#ae0233515480e60d29bcc731469976e02">CRITICAL</a> &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#a9c7d09177239971808d33b9d17276d49">SCS_SHPR_7to4_PRI_4_BIT</a>) |  <span class="comment">//Memory Fault Handler </span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                     (<a class="code" href="crt-stm32w108_8c.html#ae0233515480e60d29bcc731469976e02">CRITICAL</a> &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#ad726e2b6742b3dcb6fc12d59b8f93107">SCS_SHPR_7to4_PRI_5_BIT</a>) |  <span class="comment">//Bus Fault Handler</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                     (<a class="code" href="crt-stm32w108_8c.html#ae0233515480e60d29bcc731469976e02">CRITICAL</a> &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#a79b966d2d4faa166932d245e1af0577a">SCS_SHPR_7to4_PRI_6_BIT</a>) |  <span class="comment">//Usage Fault Handler</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                     (<a class="code" href="crt-stm32w108_8c.html#a655c84af1b0034986ff56e12e84f983d">NONE</a> &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#aa60ff42d92aea204f7fa1cf2906127f5">SCS_SHPR_7to4_PRI_7_BIT</a>));      <span class="comment">//Reserved</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <a class="code" href="arm_2stm32l152_2regs_8h.html#ad9b0ac6e9e4a2cedf5c802ef3e6f626b">SCS_SHPR_11to8</a>  = ((<a class="code" href="crt-stm32w108_8c.html#a655c84af1b0034986ff56e12e84f983d">NONE</a> &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#a631d914830e4149ee60295bd3010af6d">SCS_SHPR_11to8_PRI_8_BIT</a>)  |    <span class="comment">//Reserved</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                     (<a class="code" href="crt-stm32w108_8c.html#a655c84af1b0034986ff56e12e84f983d">NONE</a> &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#a94407cc1cbccc64281358b5d7dadcb46">SCS_SHPR_11to8_PRI_9_BIT</a>)  |    <span class="comment">//Reserved</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                     (<a class="code" href="crt-stm32w108_8c.html#a655c84af1b0034986ff56e12e84f983d">NONE</a> &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#a32735695348cbea4dbcb91bd4ac82e73">SCS_SHPR_11to8_PRI_10_BIT</a>) |    <span class="comment">//Reserved</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                     (<a class="code" href="crt-stm32w108_8c.html#a5bb885982ff66a2e0a0a45a8ee9c35e2">HIGH</a> &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#a418ecf590f1e1cb930c4d1afe3e2c672">SCS_SHPR_11to8_PRI_11_BIT</a>));    <span class="comment">//SVCall Handler</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <a class="code" href="arm_2stm32l152_2regs_8h.html#a8ea2918161be79c61866509cc4c1dca4">SCS_SHPR_15to12</a> = ((<a class="code" href="crt-stm32w108_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#a203b903796007cf00ac8e944118868db">SCS_SHPR_15to12_PRI_12_BIT</a>) |   <span class="comment">//Debug Monitor Handler</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                     (<a class="code" href="crt-stm32w108_8c.html#a655c84af1b0034986ff56e12e84f983d">NONE</a> &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#a2a29b4b3eaa0a816a8ea74e5d57f0e56">SCS_SHPR_15to12_PRI_13_BIT</a>) |   <span class="comment">//Reserved</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                     (<a class="code" href="crt-stm32w108_8c.html#a5bb885982ff66a2e0a0a45a8ee9c35e2">HIGH</a> &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#a2e89a09970c640395399d517a9f9b7bb">SCS_SHPR_15to12_PRI_14_BIT</a>) |   <span class="comment">//PendSV Handler</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                     (<a class="code" href="crt-stm32w108_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#aa4b34f7b8f95f172ca25967f68628c4f">SCS_SHPR_15to12_PRI_15_BIT</a>));   <span class="comment">//SysTick Handler</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <a class="code" href="arm_2stm32l152_2regs_8h.html#a0e3a54ed31c34c6b2a156c32c9109b17">NVIC_IPR_3to0</a>   = ((<a class="code" href="crt-stm32w108_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#a90ea6d027a91ec00655f6382d2853fcc">NVIC_IPR_3to0_PRI_0_BIT</a>) |      <span class="comment">//Timer 1 Handler</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                     (<a class="code" href="crt-stm32w108_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#a62e91a401c582501fa6452b4e78c41c5">NVIC_IPR_3to0_PRI_1_BIT</a>) |      <span class="comment">//Timer 2 Handler</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                     (<a class="code" href="crt-stm32w108_8c.html#a5bb885982ff66a2e0a0a45a8ee9c35e2">HIGH</a> &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#ac5527002320fbf436638a888fc75ef9a">NVIC_IPR_3to0_PRI_2_BIT</a>) |      <span class="comment">//Management Handler</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                     (<a class="code" href="crt-stm32w108_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#a093d1ac9c95bbe5594d3c9d630c673d5">NVIC_IPR_3to0_PRI_3_BIT</a>));      <span class="comment">//BaseBand Handler</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <a class="code" href="arm_2stm32l152_2regs_8h.html#a4e0c4511221e62d3cd4f326fe5b3795b">NVIC_IPR_7to4</a>   = ((<a class="code" href="crt-stm32w108_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#ac97ad974e4118e4931f8c904ce8087fe">NVIC_IPR_7to4_PRI_4_BIT</a>) |      <span class="comment">//Sleep Timer Handler</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                     (<a class="code" href="crt-stm32w108_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#ab0f82398028aca18f72c13b0b3810f1d">NVIC_IPR_7to4_PRI_5_BIT</a>) |      <span class="comment">//SC1 Handler</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                     (<a class="code" href="crt-stm32w108_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#a6eac864f248c09881e98ffeb01c8ed9b">NVIC_IPR_7to4_PRI_6_BIT</a>) |      <span class="comment">//SC2 Handler</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                     (<a class="code" href="crt-stm32w108_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#ac5a93bbf32eafa232fd6a6f5877a9c78">NVIC_IPR_7to4_PRI_7_BIT</a>));      <span class="comment">//Security Handler</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <a class="code" href="arm_2stm32l152_2regs_8h.html#afaee57d52a994291f1fd2f22b1013da9">NVIC_IPR_11to8</a>  = ((<a class="code" href="crt-stm32w108_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#ab073ad43f071d96a6e356df456f0dfe3">NVIC_IPR_11to8_PRI_8_BIT</a>)  |    <span class="comment">//MAC Timer Handler</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                     (<a class="code" href="crt-stm32w108_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#a307648b6633aec8ae264870e66dd3ad0">NVIC_IPR_11to8_PRI_9_BIT</a>)  |    <span class="comment">//MAC TX Handler</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                     (<a class="code" href="crt-stm32w108_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#a6e52fd4b27c1fc0d8c5b1d32df504834">NVIC_IPR_11to8_PRI_10_BIT</a>) |    <span class="comment">//MAC RX Handler</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                     (<a class="code" href="crt-stm32w108_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#abee77e749fe66b2cb09c9b8cfea5c106">NVIC_IPR_11to8_PRI_11_BIT</a>));    <span class="comment">//ADC Handler</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <a class="code" href="arm_2stm32l152_2regs_8h.html#a3e1dc55b82e801a3637d49f46ee4ef56">NVIC_IPR_15to12</a> = ((<a class="code" href="crt-stm32w108_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#a4a21ecdb8c3db671fdadf34aaffc2a75">NVIC_IPR_15to12_PRI_12_BIT</a>) |   <span class="comment">//GPIO IRQA Handler</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                     (<a class="code" href="crt-stm32w108_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#a753474343c64e839961f089d139e1ef3">NVIC_IPR_15to12_PRI_13_BIT</a>) |   <span class="comment">//GPIO IRQB Handler</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                     (<a class="code" href="crt-stm32w108_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#a0563eb31fc042c6c97d9ce46f4bfedaa">NVIC_IPR_15to12_PRI_14_BIT</a>) |   <span class="comment">//GPIO IRQC Handler</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                     (<a class="code" href="crt-stm32w108_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a>  &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#a3d12ed9ec8c82dc2b3ef2d7419298e4a">NVIC_IPR_15to12_PRI_15_BIT</a>));   <span class="comment">//GPIO IRQD Handler</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <a class="code" href="arm_2stm32l152_2regs_8h.html#a5e2eba31657cd64e494bf2c3bed849e3">NVIC_IPR_19to16</a> = ((<a class="code" href="crt-stm32w108_8c.html#ab811d8c6ff3a505312d3276590444289">LOW</a>  &lt;&lt;<a class="code" href="arm_2stm32l152_2regs_8h.html#ad2f609224313614b1082e78f1b62e360">NVIC_IPR_19to16_PRI_16_BIT</a>));   <span class="comment">//Debug Handler</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                    <span class="comment">//vect33 not implemented</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                    <span class="comment">//vect34 not implemented</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                    <span class="comment">//vect35 not implemented</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <a class="code" href="arm_2stm32l152_2regs_8h.html#a8f32618b6b1d573681b819ca38d05bce">SCS_CCR</a> = <a class="code" href="arm_2stm32l152_2regs_8h.html#acadb2ac98d208d13e6f943fecda798ab">SCS_CCR_DIV_0_TRP_MASK</a>;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <a class="code" href="arm_2stm32l152_2regs_8h.html#a38550034b23eafdc52629b9493685b87">SCS_SHCSR</a> = ( <a class="code" href="arm_2stm32l152_2regs_8h.html#a186580c0aba214e54264410473cc22d8">SCS_SHCSR_USGFAULTENA_MASK</a></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                | <a class="code" href="arm_2stm32l152_2regs_8h.html#afb5d12d7e471971d3b9ca1df2f04fa5b">SCS_SHCSR_BUSFAULTENA_MASK</a></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                | <a class="code" href="arm_2stm32l152_2regs_8h.html#aac329ec737532e7fe098a99941ae5e72">SCS_SHCSR_MEMFAULTENA_MASK</a> );</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordflow">if</span>((<a class="code" href="arm_2stm32l152_2regs_8h.html#af1c79518bc5ef507944afcc71a30bfe1">RESET_EVENT</a>&amp;<a class="code" href="arm_2stm32l152_2regs_8h.html#ab1fc858cc2fddf83de5a8919b71d5525">RESET_DSLEEP</a>) == <a class="code" href="arm_2stm32l152_2regs_8h.html#ab1fc858cc2fddf83de5a8919b71d5525">RESET_DSLEEP</a>) {</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="comment">//Since the 13 NVIC registers above are fixed values, they are restored</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="comment">//above (where they get set anyways during normal boot sequences) instead</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="comment">//of inside of the halInternalSleep code:</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="keywordtype">void</span> halTriggerContextRestore(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keywordtype">boolean</span> halPendSvSaveContext;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    halPendSvSaveContext = 0;       <span class="comment">//0 means restore context</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <a class="code" href="arm_2stm32l152_2regs_8h.html#a0b77a29790668aac74abcb8932e05829">SCS_ICSR</a> |= <a class="code" href="arm_2stm32l152_2regs_8h.html#aa87f587311e169cf8585750d2961273a">SCS_ICSR_PENDSVSET</a>; <span class="comment">//pend halPendSvIsr to enable later</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    halTriggerContextRestore();     <span class="comment">//sets MSP, enables interrupts</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="comment">//if the context restore worked properly, we should never return here</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="keywordflow">while</span>(1) { ; }</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  }</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="comment">//USART bootloader software activation check</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keywordflow">if</span> ((*((<a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> *)<a class="code" href="stm32w108_2memmap_8h.html#ad7f40a16dafb91f8b195cba48ace3ea2">RAM_BOTTOM</a>) == <a class="code" href="crt-stm32w108_8c.html#a5dcf52e713ff687c32bc453ffc874839">IAP_BOOTLOADER_APP_SWITCH_SIGNATURE</a>) &amp;&amp; (*((<a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *)(RAM_BOTTOM+4)) == <a class="code" href="crt-stm32w108_8c.html#add7ee40ede8689fc49b1c4506662cf31">IAP_BOOTLOADER_MODE_UART</a>)){</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> cut = *(<span class="keyword">volatile</span> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *) 0x08040798;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="gdt_8h.html#a894bdfa2d603d8343f8ef01dda6fcd23">offset</a> = 0;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="keyword">typedef</span> void (*EntryPoint)(void);     </div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    offset = (<a class="code" href="memmap-fat_8h.html#a1af2bcb45c6c46cd87288aa865080fb5">halFixedAddressTable</a>.<a class="code" href="structHalFixedAddressTableType.html#a40f0c045c67ace762bf0d610a5c8ac8a">baseTable</a>.<a class="code" href="structHalBaseAddressTableType.html#ad94680d2de7ddf26ae68c5bcd9bb393c">version</a> == 3) ? blOffset[cut - 2] : 0;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    *((<a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> *)RAM_BOTTOM) = 0;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="keywordflow">if</span> (offset) {</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;      <a class="code" href="group__micro.html#gae47dcfa6256c2dd58e2a451e6b1411c6">halInternalSwitchToXtal</a>();</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    }</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    EntryPoint entryPoint = (EntryPoint)(*(<a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> *)(<a class="code" href="stm32w108_2memmap_8h.html#a32728919e9297782536fa65780e8640c">FIB_BOTTOM</a>+4) - offset);</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    setStackPointer(*(<a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> *)<a class="code" href="stm32w108_2memmap_8h.html#a32728919e9297782536fa65780e8640c">FIB_BOTTOM</a>);</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    entryPoint();</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  }</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <a class="code" href="group__gnu.html#ga600e3cb6d6691dd6e04ecafef528ce47">INTERRUPTS_OFF</a>();</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="keyword">asm</span>(<span class="stringliteral">&quot;CPSIE i&quot;</span>);</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="comment">/*==================================*/</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="comment">/* Choose if segment initialization */</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="comment">/* should be done or not.           */</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="comment">/* Return: 0 to omit seg_init       */</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="comment">/*         1 to run seg_init        */</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="comment">/*==================================*/</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="comment">//return 1;</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> *pulSrc, *pulDest;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="comment">// Copy the data segment initializers from flash to SRAM.</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  pulSrc = &amp;<a class="code" href="crt-stm32w108_8c.html#aff89ad51eadbbc1b904e147965ec1588">_sidata</a>;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="keywordflow">for</span>(pulDest = &amp;<a class="code" href="crt-stm32w108_8c.html#a8cd4fffbe47ee95f0b03b59318a24a3b">_sdata</a>; pulDest &lt; &amp;<a class="code" href="crt-stm32w108_8c.html#adfbf6cf832a3413f0ffe0e8558bc4781">_edata</a>; )</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    {</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;      *(pulDest++) = *(pulSrc++);</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    }</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  </div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="comment">// Zero fill the bss segment.</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="keywordflow">for</span>(pulDest = &amp;<a class="code" href="crt-stm32w108_8c.html#ac7e80cbd08ab676098b869e415a15f21">_sbss</a>; pulDest &lt; &amp;<a class="code" href="crt-stm32w108_8c.html#ad0b187402d73f075ed18ac77050d76f5">_ebss</a>; )</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    {</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;      *(pulDest++) = 0;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    }</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  </div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="comment">// Call the application&#39;s entry point.</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <a class="code" href="group__cc2538.html#ga840291bc02cba5474a4cb46a9b9566fe">main</a>();</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;}</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#ifdef USE_HEAP</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> <a class="code" href="contiki-misc_8c.html#a7cfeba1c29c871939e6721433b8adcdd">__HEAP_START</a>[1024*3-560+0x200];</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;caddr_t <a class="code" href="crt-stm32w108_8c.html#aae54d7b9578ba1fc171ce6f30f4c68a3">_sbrk</a> ( <span class="keywordtype">int</span> incr )</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;{</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> *<a class="code" href="structheap.html">heap</a> = <a class="code" href="apps_2telnet_2telnet_8c.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> *prev_heap;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="comment">//printf (&quot;_sbrk (%d)\n\r&quot;, incr);</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keywordflow">if</span> (heap == <a class="code" href="apps_2telnet_2telnet_8c.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) {</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    heap = (<span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> *)__HEAP_START;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  }</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  prev_heap = heap;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="comment">/* check removed to show basic approach */</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="keywordflow">if</span> ((heap + incr) &gt; (__HEAP_START + <span class="keyword">sizeof</span>(<a class="code" href="contiki-misc_8c.html#a7cfeba1c29c871939e6721433b8adcdd">__HEAP_START</a>))) {</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    prev_heap = <a class="code" href="apps_2telnet_2telnet_8c.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    heap += incr;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  }</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="keywordflow">if</span> (prev_heap == <a class="code" href="apps_2telnet_2telnet_8c.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) {</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <a class="code" href="dbg-printf_8c.html#a55f3d956bb2ba20b5059e9e25484a47f">printf</a> (<span class="stringliteral">&quot;_sbrk %d return %p\n\r&quot;</span>, incr, prev_heap);</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  }</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="keywordflow">return</span> (caddr_t) prev_heap;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;}</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="crt-stm32w108_8c.html#aae54d7b9578ba1fc171ce6f30f4c68a3">  352</a></span>&#160;caddr_t <a class="code" href="crt-stm32w108_8c.html#aae54d7b9578ba1fc171ce6f30f4c68a3">_sbrk</a> ( <span class="keywordtype">int</span> incr )</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;{</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="apps_2telnet_2telnet_8c.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;}</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="crt-stm32w108_8c.html#a7a61311bdf1cb025fc07dc2bdae22ce4">  357</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="crt-stm32w108_8c.html#a7a61311bdf1cb025fc07dc2bdae22ce4">_lseek</a> (<span class="keywordtype">int</span> file,</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="ircc_8c.html#a37c32eedc4fbd64837b631c06863691e">ptr</a>,</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="bbmc_8c.html#a062d0531bfe3d96002b0760cc71b2a82">dir</a>)</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;{</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;}</div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="crt-stm32w108_8c.html#a5aab5e2acfd600e3667dc915a2bbc7cb">  363</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="crt-stm32w108_8c.html#a5aab5e2acfd600e3667dc915a2bbc7cb">_close</a> (<span class="keywordtype">int</span> file)</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;{</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;}</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="crt-stm32w108_8c.html#a267743f5c6c0c253321956830903c9b6">  368</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="crt-stm32w108_8c.html#a267743f5c6c0c253321956830903c9b6">_exit</a> (<span class="keywordtype">int</span> <a class="code" href="small-mprec_8c.html#aeab71244afb687f16d8c4f5ee9d6ef0e">n</a>)</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;{</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="comment">/* FIXME: return code is thrown away.  */</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <span class="keywordflow">while</span>(1);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;}</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="crt-stm32w108_8c.html#aa474a8fd4efc30ac7de4ba8a7aebd1f1">  376</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="crt-stm32w108_8c.html#aa474a8fd4efc30ac7de4ba8a7aebd1f1">_kill</a> (<span class="keywordtype">int</span> <a class="code" href="small-mprec_8c.html#aeab71244afb687f16d8c4f5ee9d6ef0e">n</a>, <span class="keywordtype">int</span> <a class="code" href="namespacerftestrx2pcap.html#abacb498a91797ef69a41d654a8cef603">m</a>)</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;{</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;   <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;}</div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="crt-stm32w108_8c.html#a41eef54307912a82d20e71c3d47315aa">  380</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="crt-stm32w108_8c.html#a41eef54307912a82d20e71c3d47315aa">_fstat</a>(<span class="keywordtype">int</span> file, <span class="keyword">struct</span> stat *st)</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;{</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  st-&gt;st_mode = S_IFCHR;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;}</div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="crt-stm32w108_8c.html#a4284676ccba12d7f2061d338001f71fb">  385</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="crt-stm32w108_8c.html#a4284676ccba12d7f2061d338001f71fb">_isatty</a> (<span class="keywordtype">int</span> fd)</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;{</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  fd = fd;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;}</div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="crt-stm32w108_8c.html#ad6106992a9fd68f166d2fe749d457d50">  390</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="crt-stm32w108_8c.html#ad6106992a9fd68f166d2fe749d457d50">_getpid</a> (<span class="keywordtype">int</span> <a class="code" href="small-mprec_8c.html#aeab71244afb687f16d8c4f5ee9d6ef0e">n</a>)</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;{</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;   <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;}</div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="crt-stm32w108_8c.html#af1a89c2938e4fed229a4a54eb57a96bf">  394</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="crt-stm32w108_8c.html#af1a89c2938e4fed229a4a54eb57a96bf">_open</a> (<span class="keyword">const</span> <span class="keywordtype">char</span> * path,</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;       <span class="keywordtype">int</span>          <a class="code" href="namespacebank-alloc.html#ac64c19fecf38fa52a8bec98bd3d7d6c1">flags</a>,</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;       ...)</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;{</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;}</div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="crt-stm32w108_8c.html#acff2244e26d4667fe8e7569adec63866">  400</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="crt-stm32w108_8c.html#acff2244e26d4667fe8e7569adec63866">_fflush_r</a>(<span class="keyword">struct</span> _reent *r, FILE *<a class="code" href="sky_2apps_2fader_8c.html#a95ed486cdce0dcb0d3ac8cecfc1045cd">f</a>)</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;{</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;}</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">/********************* (C) COPYRIGHT 2007 STMicroelectronics  *****END OF FILE****/</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="ttc" id="arm_2stm32l152_2regs_8h_html_aeb4a655367df8f28bc0472c61afe68f0"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#aeb4a655367df8f28bc0472c61afe68f0">DEBUG_EMCR_VC_CORERESET</a></div><div class="ttdeci">#define DEBUG_EMCR_VC_CORERESET</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l11018">regs.h:11018</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a253118ce625c97538c3b9f32d8ed88b5"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a253118ce625c97538c3b9f32d8ed88b5">SCS_SHPR_7to4</a></div><div class="ttdeci">#define SCS_SHPR_7to4</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l10073">regs.h:10073</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a5e2eba31657cd64e494bf2c3bed849e3"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a5e2eba31657cd64e494bf2c3bed849e3">NVIC_IPR_19to16</a></div><div class="ttdeci">#define NVIC_IPR_19to16</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09853">regs.h:9853</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_afaee57d52a994291f1fd2f22b1013da9"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#afaee57d52a994291f1fd2f22b1013da9">NVIC_IPR_11to8</a></div><div class="ttdeci">#define NVIC_IPR_11to8</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09803">regs.h:9803</a></div></div>
<div class="ttc" id="crt-stm32w108_8c_html_aa474a8fd4efc30ac7de4ba8a7aebd1f1"><div class="ttname"><a href="crt-stm32w108_8c.html#aa474a8fd4efc30ac7de4ba8a7aebd1f1">_kill</a></div><div class="ttdeci">int _kill(int n, int m)</div><div class="ttdef"><b>Definition:</b> <a href="crt-stm32w108_8c_source.html#l00376">crt-stm32w108.c:376</a></div></div>
<div class="ttc" id="group__Templates_html_ga2bffc10d5bd4106753b7c30e86903bea"><div class="ttname"><a href="group__Templates.html#ga2bffc10d5bd4106753b7c30e86903bea">HardFault_Handler</a></div><div class="ttdeci">void HardFault_Handler(void)</div><div class="ttdoc">This function handles Hard Fault exception. </div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__it_8c_source.html#l00083">stm32l1xx_it.c:83</a></div></div>
<div class="ttc" id="crt-stm32w108_8c_html_add958a318b206ab56f60b087135840a8"><div class="ttname"><a href="crt-stm32w108_8c.html#add958a318b206ab56f60b087135840a8">VAR_AT_SEGMENT</a></div><div class="ttdeci">VAR_AT_SEGMENT(const HalFixedAddressTableType halFixedAddressTable, __FAT__)</div></div>
<div class="ttc" id="crt-stm32w108_8c_html_a7a61311bdf1cb025fc07dc2bdae22ce4"><div class="ttname"><a href="crt-stm32w108_8c.html#a7a61311bdf1cb025fc07dc2bdae22ce4">_lseek</a></div><div class="ttdeci">int _lseek(int file, int ptr, int dir)</div><div class="ttdef"><b>Definition:</b> <a href="crt-stm32w108_8c_source.html#l00357">crt-stm32w108.c:357</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a4a21ecdb8c3db671fdadf34aaffc2a75"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a4a21ecdb8c3db671fdadf34aaffc2a75">NVIC_IPR_15to12_PRI_12_BIT</a></div><div class="ttdeci">#define NVIC_IPR_15to12_PRI_12_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09850">regs.h:9850</a></div></div>
<div class="ttc" id="sky_2apps_2fader_8c_html_a95ed486cdce0dcb0d3ac8cecfc1045cd"><div class="ttname"><a href="sky_2apps_2fader_8c.html#a95ed486cdce0dcb0d3ac8cecfc1045cd">f</a></div><div class="ttdeci">PT_END &amp; f</div><div class="ttdef"><b>Definition:</b> <a href="sky_2apps_2fader_8c_source.html#l00067">fader.c:67</a></div></div>
<div class="ttc" id="ircc_8c_html_a37c32eedc4fbd64837b631c06863691e"><div class="ttname"><a href="ircc_8c.html#a37c32eedc4fbd64837b631c06863691e">ptr</a></div><div class="ttdeci">ptr</div><div class="ttdef"><b>Definition:</b> <a href="ircc_8c_source.html#l00102">ircc.c:102</a></div></div>
<div class="ttc" id="system-timer_8c_html_a7aee453ddc63979e3d348b65a88ba5e7"><div class="ttname"><a href="system-timer_8c.html#a7aee453ddc63979e3d348b65a88ba5e7">halSleepTimerIsr</a></div><div class="ttdeci">void halSleepTimerIsr(void)</div><div class="ttdef"><b>Definition:</b> <a href="system-timer_8c_source.html#l00061">system-timer.c:61</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_aa39b9853e25a2c6bf7bcf031a2467db1"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#aa39b9853e25a2c6bf7bcf031a2467db1">SCS_AIRCR</a></div><div class="ttdeci">#define SCS_AIRCR</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09978">regs.h:9978</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_ad9b0ac6e9e4a2cedf5c802ef3e6f626b"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#ad9b0ac6e9e4a2cedf5c802ef3e6f626b">SCS_SHPR_11to8</a></div><div class="ttdeci">#define SCS_SHPR_11to8</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l10098">regs.h:10098</a></div></div>
<div class="ttc" id="avrdef_8h_html_a06896e8c53f721507066c079052171f8"><div class="ttname"><a href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a></div><div class="ttdeci">unsigned long uint32_t</div><div class="ttdef"><b>Definition:</b> <a href="avrdef_8h_source.html#l00043">avrdef.h:43</a></div></div>
<div class="ttc" id="structHalBaseAddressTableType_html_ad94680d2de7ddf26ae68c5bcd9bb393c"><div class="ttname"><a href="structHalBaseAddressTableType.html#ad94680d2de7ddf26ae68c5bcd9bb393c">HalBaseAddressTableType::version</a></div><div class="ttdeci">uint16_t version</div><div class="ttdef"><b>Definition:</b> <a href="memmap_8h_source.html#l00057">memmap.h:57</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a62e91a401c582501fa6452b4e78c41c5"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a62e91a401c582501fa6452b4e78c41c5">NVIC_IPR_3to0_PRI_1_BIT</a></div><div class="ttdeci">#define NVIC_IPR_3to0_PRI_1_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09770">regs.h:9770</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a79b966d2d4faa166932d245e1af0577a"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a79b966d2d4faa166932d245e1af0577a">SCS_SHPR_7to4_PRI_6_BIT</a></div><div class="ttdeci">#define SCS_SHPR_7to4_PRI_6_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l10085">regs.h:10085</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_ac97ad974e4118e4931f8c904ce8087fe"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#ac97ad974e4118e4931f8c904ce8087fe">NVIC_IPR_7to4_PRI_4_BIT</a></div><div class="ttdeci">#define NVIC_IPR_7to4_PRI_4_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09800">regs.h:9800</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_aa87f587311e169cf8585750d2961273a"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#aa87f587311e169cf8585750d2961273a">SCS_ICSR_PENDSVSET</a></div><div class="ttdeci">#define SCS_ICSR_PENDSVSET</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09918">regs.h:9918</a></div></div>
<div class="ttc" id="apps_2telnet_2telnet_8c_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="apps_2telnet_2telnet_8c.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="apps_2telnet_2telnet_8c_source.html#l00039">telnet.c:39</a></div></div>
<div class="ttc" id="low-level-init_8c_html_a59639044d2973c470bbd031bc0b9e9a7"><div class="ttname"><a href="low-level-init_8c.html#a59639044d2973c470bbd031bc0b9e9a7">__FAT__</a></div><div class="ttdeci">__root __no_init const HalFixedAddressTableType halFixedAddressTable __FAT__</div><div class="ttdef"><b>Definition:</b> <a href="low-level-init_8c_source.html#l00031">low-level-init.c:31</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_ab1fc858cc2fddf83de5a8919b71d5525"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#ab1fc858cc2fddf83de5a8919b71d5525">RESET_DSLEEP</a></div><div class="ttdeci">#define RESET_DSLEEP</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l00323">regs.h:323</a></div></div>
<div class="ttc" id="group__cc2538_html_ga840291bc02cba5474a4cb46a9b9566fe"><div class="ttname"><a href="group__cc2538.html#ga840291bc02cba5474a4cb46a9b9566fe">main</a></div><div class="ttdeci">void main(void)</div><div class="ttdef"><b>Definition:</b> <a href="ethconfig_8c_source.html#l00050">ethconfig.c:50</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_aac329ec737532e7fe098a99941ae5e72"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#aac329ec737532e7fe098a99941ae5e72">SCS_SHCSR_MEMFAULTENA_MASK</a></div><div class="ttdeci">#define SCS_SHCSR_MEMFAULTENA_MASK</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l10164">regs.h:10164</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_ac5a93bbf32eafa232fd6a6f5877a9c78"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#ac5a93bbf32eafa232fd6a6f5877a9c78">NVIC_IPR_7to4_PRI_7_BIT</a></div><div class="ttdeci">#define NVIC_IPR_7to4_PRI_7_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09785">regs.h:9785</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a38550034b23eafdc52629b9493685b87"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a38550034b23eafdc52629b9493685b87">SCS_SHCSR</a></div><div class="ttdeci">#define SCS_SHCSR</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l10148">regs.h:10148</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a3e1dc55b82e801a3637d49f46ee4ef56"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a3e1dc55b82e801a3637d49f46ee4ef56">NVIC_IPR_15to12</a></div><div class="ttdeci">#define NVIC_IPR_15to12</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09828">regs.h:9828</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a9c7d09177239971808d33b9d17276d49"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a9c7d09177239971808d33b9d17276d49">SCS_SHPR_7to4_PRI_4_BIT</a></div><div class="ttdeci">#define SCS_SHPR_7to4_PRI_4_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l10095">regs.h:10095</a></div></div>
<div class="ttc" id="contiki-misc_8c_html_a7cfeba1c29c871939e6721433b8adcdd"><div class="ttname"><a href="contiki-misc_8c.html#a7cfeba1c29c871939e6721433b8adcdd">__HEAP_START</a></div><div class="ttdeci">int __HEAP_START</div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_aa4b34f7b8f95f172ca25967f68628c4f"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#aa4b34f7b8f95f172ca25967f68628c4f">SCS_SHPR_15to12_PRI_15_BIT</a></div><div class="ttdeci">#define SCS_SHPR_15to12_PRI_15_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l10130">regs.h:10130</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_aa60ff42d92aea204f7fa1cf2906127f5"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#aa60ff42d92aea204f7fa1cf2906127f5">SCS_SHPR_7to4_PRI_7_BIT</a></div><div class="ttdeci">#define SCS_SHPR_7to4_PRI_7_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l10080">regs.h:10080</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_ae1004259e187c97cf42ec39cb4f094fd"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#ae1004259e187c97cf42ec39cb4f094fd">SCS_AIRCR_PRIGROUP_BIT</a></div><div class="ttdeci">#define SCS_AIRCR_PRIGROUP_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l10000">regs.h:10000</a></div></div>
<div class="ttc" id="crt-stm32w108_8c_html_ae0233515480e60d29bcc731469976e02"><div class="ttname"><a href="crt-stm32w108_8c.html#ae0233515480e60d29bcc731469976e02">CRITICAL</a></div><div class="ttdeci">#define CRITICAL</div></div>
<div class="ttc" id="avrdef_8h_html_aba7bc1797add20fe3efdf37ced1182c5"><div class="ttname"><a href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a></div><div class="ttdeci">unsigned char uint8_t</div><div class="ttdef"><b>Definition:</b> <a href="avrdef_8h_source.html#l00041">avrdef.h:41</a></div></div>
<div class="ttc" id="dbg-printf_8c_html_a55f3d956bb2ba20b5059e9e25484a47f"><div class="ttname"><a href="dbg-printf_8c.html#a55f3d956bb2ba20b5059e9e25484a47f">printf</a></div><div class="ttdeci">int printf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="dbg-printf_8c_source.html#l00020">dbg-printf.c:20</a></div></div>
<div class="ttc" id="crt-stm32w108_8c_html_af1a89c2938e4fed229a4a54eb57a96bf"><div class="ttname"><a href="crt-stm32w108_8c.html#af1a89c2938e4fed229a4a54eb57a96bf">_open</a></div><div class="ttdeci">int _open(const char *path, int flags,...)</div><div class="ttdef"><b>Definition:</b> <a href="crt-stm32w108_8c_source.html#l00394">crt-stm32w108.c:394</a></div></div>
<div class="ttc" id="structHalFixedAddressTableType_html_a40f0c045c67ace762bf0d610a5c8ac8a"><div class="ttname"><a href="structHalFixedAddressTableType.html#a40f0c045c67ace762bf0d610a5c8ac8a">HalFixedAddressTableType::baseTable</a></div><div class="ttdeci">HalBaseAddressTableType baseTable</div><div class="ttdef"><b>Definition:</b> <a href="memmap-fat_8h_source.html#l00027">memmap-fat.h:27</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_ab073ad43f071d96a6e356df456f0dfe3"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#ab073ad43f071d96a6e356df456f0dfe3">NVIC_IPR_11to8_PRI_8_BIT</a></div><div class="ttdeci">#define NVIC_IPR_11to8_PRI_8_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09825">regs.h:9825</a></div></div>
<div class="ttc" id="crt-stm32w108_8c_html_ad6106992a9fd68f166d2fe749d457d50"><div class="ttname"><a href="crt-stm32w108_8c.html#ad6106992a9fd68f166d2fe749d457d50">_getpid</a></div><div class="ttdeci">int _getpid(int n)</div><div class="ttdef"><b>Definition:</b> <a href="crt-stm32w108_8c_source.html#l00390">crt-stm32w108.c:390</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a0b77a29790668aac74abcb8932e05829"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a0b77a29790668aac74abcb8932e05829">SCS_ICSR</a></div><div class="ttdeci">#define SCS_ICSR</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09908">regs.h:9908</a></div></div>
<div class="ttc" id="group__Templates_html_ga850cefb17a977292ae5eb4cafa9976c3"><div class="ttname"><a href="group__Templates.html#ga850cefb17a977292ae5eb4cafa9976c3">BusFault_Handler</a></div><div class="ttdeci">void BusFault_Handler(void)</div><div class="ttdoc">This function handles Bus Fault exception. </div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__it_8c_source.html#l00109">stm32l1xx_it.c:109</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_ab0f82398028aca18f72c13b0b3810f1d"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#ab0f82398028aca18f72c13b0b3810f1d">NVIC_IPR_7to4_PRI_5_BIT</a></div><div class="ttdeci">#define NVIC_IPR_7to4_PRI_5_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09795">regs.h:9795</a></div></div>
<div class="ttc" id="namespacerftestrx2pcap_html_abacb498a91797ef69a41d654a8cef603"><div class="ttname"><a href="namespacerftestrx2pcap.html#abacb498a91797ef69a41d654a8cef603">rftestrx2pcap.m</a></div><div class="ttdeci">m</div><div class="ttdef"><b>Definition:</b> <a href="rftestrx2pcap_8py_source.html#l00030">rftestrx2pcap.py:30</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a753474343c64e839961f089d139e1ef3"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a753474343c64e839961f089d139e1ef3">NVIC_IPR_15to12_PRI_13_BIT</a></div><div class="ttdeci">#define NVIC_IPR_15to12_PRI_13_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09845">regs.h:9845</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a093d1ac9c95bbe5594d3c9d630c673d5"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a093d1ac9c95bbe5594d3c9d630c673d5">NVIC_IPR_3to0_PRI_3_BIT</a></div><div class="ttdeci">#define NVIC_IPR_3to0_PRI_3_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09760">regs.h:9760</a></div></div>
<div class="ttc" id="ethconfig_8c_html_a643d30df67a67c5915fde941c934f9f8"><div class="ttname"><a href="ethconfig_8c.html#a643d30df67a67c5915fde941c934f9f8">address</a></div><div class="ttdeci">uint16_t address</div><div class="ttdef"><b>Definition:</b> <a href="ethconfig_8c_source.html#l00009">ethconfig.c:9</a></div></div>
<div class="ttc" id="memmap-fat_8h_html_a1af2bcb45c6c46cd87288aa865080fb5"><div class="ttname"><a href="memmap-fat_8h.html#a1af2bcb45c6c46cd87288aa865080fb5">halFixedAddressTable</a></div><div class="ttdeci">const HalFixedAddressTableType halFixedAddressTable</div></div>
<div class="ttc" id="crt-stm32w108_8c_html_a5aab5e2acfd600e3667dc915a2bbc7cb"><div class="ttname"><a href="crt-stm32w108_8c.html#a5aab5e2acfd600e3667dc915a2bbc7cb">_close</a></div><div class="ttdeci">int _close(int file)</div><div class="ttdef"><b>Definition:</b> <a href="crt-stm32w108_8c_source.html#l00363">crt-stm32w108.c:363</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a418ecf590f1e1cb930c4d1afe3e2c672"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a418ecf590f1e1cb930c4d1afe3e2c672">SCS_SHPR_11to8_PRI_11_BIT</a></div><div class="ttdeci">#define SCS_SHPR_11to8_PRI_11_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l10105">regs.h:10105</a></div></div>
<div class="ttc" id="crt-stm32w108_8c_html_a655c84af1b0034986ff56e12e84f983d"><div class="ttname"><a href="crt-stm32w108_8c.html#a655c84af1b0034986ff56e12e84f983d">NONE</a></div><div class="ttdeci">#define NONE</div></div>
<div class="ttc" id="memmap_8h_html"><div class="ttname"><a href="memmap_8h.html">memmap.h</a></div><div class="ttdoc">STM32W108 series memory map definitions used by the full hal. </div></div>
<div class="ttc" id="crt-stm32w108_8c_html_ad0b187402d73f075ed18ac77050d76f5"><div class="ttname"><a href="crt-stm32w108_8c.html#ad0b187402d73f075ed18ac77050d76f5">_ebss</a></div><div class="ttdeci">unsigned long _ebss</div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a8f32618b6b1d573681b819ca38d05bce"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a8f32618b6b1d573681b819ca38d05bce">SCS_CCR</a></div><div class="ttdeci">#define SCS_CCR</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l10038">regs.h:10038</a></div></div>
<div class="ttc" id="group__stm32w-cpu_html_gacc8b2812ccc60b2cd22c02235d6a7d7d"><div class="ttname"><a href="group__stm32w-cpu.html#gacc8b2812ccc60b2cd22c02235d6a7d7d">halSc1Isr</a></div><div class="ttdeci">void halSc1Isr(void)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2stm32w108_2dev_2uart1_8c_source.html#l00170">uart1.c:170</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_ad8253e1ab7270b1d997e88316fb326f9"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#ad8253e1ab7270b1d997e88316fb326f9">FLASH_ACCESS_PREFETCH_EN</a></div><div class="ttdeci">#define FLASH_ACCESS_PREFETCH_EN</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l02983">regs.h:2983</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a6e52fd4b27c1fc0d8c5b1d32df504834"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a6e52fd4b27c1fc0d8c5b1d32df504834">NVIC_IPR_11to8_PRI_10_BIT</a></div><div class="ttdeci">#define NVIC_IPR_11to8_PRI_10_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09815">regs.h:9815</a></div></div>
<div class="ttc" id="crt-stm32w108_8c_html_a8cd4fffbe47ee95f0b03b59318a24a3b"><div class="ttname"><a href="crt-stm32w108_8c.html#a8cd4fffbe47ee95f0b03b59318a24a3b">_sdata</a></div><div class="ttdeci">unsigned long _sdata</div></div>
<div class="ttc" id="crt-stm32w108_8c_html_a4284676ccba12d7f2061d338001f71fb"><div class="ttname"><a href="crt-stm32w108_8c.html#a4284676ccba12d7f2061d338001f71fb">_isatty</a></div><div class="ttdeci">int _isatty(int fd)</div><div class="ttdef"><b>Definition:</b> <a href="crt-stm32w108_8c_source.html#l00385">crt-stm32w108.c:385</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a5b6a3997342923357bfd8534111ec2ae"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a5b6a3997342923357bfd8534111ec2ae">FLASH_ACCESS_CODE_LATENCY_BIT</a></div><div class="ttdeci">#define FLASH_ACCESS_CODE_LATENCY_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l02995">regs.h:2995</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a2a29b4b3eaa0a816a8ea74e5d57f0e56"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a2a29b4b3eaa0a816a8ea74e5d57f0e56">SCS_SHPR_15to12_PRI_13_BIT</a></div><div class="ttdeci">#define SCS_SHPR_15to12_PRI_13_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l10140">regs.h:10140</a></div></div>
<div class="ttc" id="group__mbxxx-platform_html_gaafb06f4978014e2d908b57ff73114ecf"><div class="ttname"><a href="group__mbxxx-platform.html#gaafb06f4978014e2d908b57ff73114ecf">halIrqAIsr</a></div><div class="ttdeci">void halIrqAIsr(void)</div><div class="ttdef"><b>Definition:</b> <a href="contact-sensor_8c_source.html#l00092">contact-sensor.c:92</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a8ea2918161be79c61866509cc4c1dca4"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a8ea2918161be79c61866509cc4c1dca4">SCS_SHPR_15to12</a></div><div class="ttdeci">#define SCS_SHPR_15to12</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l10123">regs.h:10123</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_af1c79518bc5ef507944afcc71a30bfe1"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#af1c79518bc5ef507944afcc71a30bfe1">RESET_EVENT</a></div><div class="ttdeci">#define RESET_EVENT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l00308">regs.h:308</a></div></div>
<div class="ttc" id="crt-stm32w108_8c_html_ac301d0df9e7ae88a8033eb61344b22c5"><div class="ttname"><a href="crt-stm32w108_8c.html#ac301d0df9e7ae88a8033eb61344b22c5">__attribute__</a></div><div class="ttdeci">__attribute__((section(&quot;.isr_vector&quot;)))</div><div class="ttdef"><b>Definition:</b> <a href="crt-stm32w108_8c_source.html#l00104">crt-stm32w108.c:104</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a631d914830e4149ee60295bd3010af6d"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a631d914830e4149ee60295bd3010af6d">SCS_SHPR_11to8_PRI_8_BIT</a></div><div class="ttdeci">#define SCS_SHPR_11to8_PRI_8_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l10120">regs.h:10120</a></div></div>
<div class="ttc" id="group__gnu_html_ga600e3cb6d6691dd6e04ecafef528ce47"><div class="ttname"><a href="group__gnu.html#ga600e3cb6d6691dd6e04ecafef528ce47">INTERRUPTS_OFF</a></div><div class="ttdeci">#define INTERRUPTS_OFF()</div><div class="ttdoc">Disable global interrupts without regard to the current or previous state. </div><div class="ttdef"><b>Definition:</b> <a href="gnu_8h_source.html#l00438">gnu.h:438</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a94407cc1cbccc64281358b5d7dadcb46"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a94407cc1cbccc64281358b5d7dadcb46">SCS_SHPR_11to8_PRI_9_BIT</a></div><div class="ttdeci">#define SCS_SHPR_11to8_PRI_9_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l10115">regs.h:10115</a></div></div>
<div class="ttc" id="structHalFixedAddressTableType_html"><div class="ttname"><a href="structHalFixedAddressTableType.html">HalFixedAddressTableType</a></div><div class="ttdef"><b>Definition:</b> <a href="memmap-fat_8h_source.html#l00026">memmap-fat.h:26</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a6eac864f248c09881e98ffeb01c8ed9b"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a6eac864f248c09881e98ffeb01c8ed9b">NVIC_IPR_7to4_PRI_6_BIT</a></div><div class="ttdeci">#define NVIC_IPR_7to4_PRI_6_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09790">regs.h:9790</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a307648b6633aec8ae264870e66dd3ad0"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a307648b6633aec8ae264870e66dd3ad0">NVIC_IPR_11to8_PRI_9_BIT</a></div><div class="ttdeci">#define NVIC_IPR_11to8_PRI_9_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09820">regs.h:9820</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a186580c0aba214e54264410473cc22d8"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a186580c0aba214e54264410473cc22d8">SCS_SHCSR_USGFAULTENA_MASK</a></div><div class="ttdeci">#define SCS_SHCSR_USGFAULTENA_MASK</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l10154">regs.h:10154</a></div></div>
<div class="ttc" id="crt-stm32w108_8c_html_adfbf6cf832a3413f0ffe0e8558bc4781"><div class="ttname"><a href="crt-stm32w108_8c.html#adfbf6cf832a3413f0ffe0e8558bc4781">_edata</a></div><div class="ttdeci">unsigned long _edata</div></div>
<div class="ttc" id="group__mbxxx-platform_html_gac309eb64f5cd5b5ab99e12498a8bdab7"><div class="ttname"><a href="group__mbxxx-platform.html#gac309eb64f5cd5b5ab99e12498a8bdab7">halTimer1Isr</a></div><div class="ttdeci">void halTimer1Isr(void)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2stm32w108_2rtimer-arch_8c_source.html#l00065">rtimer-arch.c:65</a></div></div>
<div class="ttc" id="crt-stm32w108_8c_html_ae489bfa322d3bc9a6f27a31d7aec87c2"><div class="ttname"><a href="crt-stm32w108_8c.html#ae489bfa322d3bc9a6f27a31d7aec87c2">_etext</a></div><div class="ttdeci">unsigned long _etext</div></div>
<div class="ttc" id="avrdef_8h_html_a273cf69d639a59973b6019625df33e30"><div class="ttname"><a href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a></div><div class="ttdeci">unsigned short uint16_t</div><div class="ttdef"><b>Definition:</b> <a href="avrdef_8h_source.html#l00042">avrdef.h:42</a></div></div>
<div class="ttc" id="group__Templates_html_ga6ad7a5e3ee69cb6db6a6b9111ba898bc"><div class="ttname"><a href="group__Templates.html#ga6ad7a5e3ee69cb6db6a6b9111ba898bc">NMI_Handler</a></div><div class="ttdeci">void NMI_Handler(void)</div><div class="ttdoc">This function handles NMI exception. </div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__it_8c_source.html#l00071">stm32l1xx_it.c:71</a></div></div>
<div class="ttc" id="group__Templates_html_ga3150f74512510287a942624aa9b44cc5"><div class="ttname"><a href="group__Templates.html#ga3150f74512510287a942624aa9b44cc5">MemManage_Handler</a></div><div class="ttdeci">void MemManage_Handler(void)</div><div class="ttdoc">This function handles Memory Manage exception. </div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__it_8c_source.html#l00096">stm32l1xx_it.c:96</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_afb5d12d7e471971d3b9ca1df2f04fa5b"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#afb5d12d7e471971d3b9ca1df2f04fa5b">SCS_SHCSR_BUSFAULTENA_MASK</a></div><div class="ttdeci">#define SCS_SHCSR_BUSFAULTENA_MASK</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l10159">regs.h:10159</a></div></div>
<div class="ttc" id="namespacebank-alloc_html_ac64c19fecf38fa52a8bec98bd3d7d6c1"><div class="ttname"><a href="namespacebank-alloc.html#ac64c19fecf38fa52a8bec98bd3d7d6c1">bank-alloc.flags</a></div><div class="ttdeci">string flags</div><div class="ttdef"><b>Definition:</b> <a href="bank-alloc_8py_source.html#l00237">bank-alloc.py:237</a></div></div>
<div class="ttc" id="crt-stm32w108_8c_html_ab811d8c6ff3a505312d3276590444289"><div class="ttname"><a href="crt-stm32w108_8c.html#ab811d8c6ff3a505312d3276590444289">LOW</a></div><div class="ttdeci">#define LOW</div></div>
<div class="ttc" id="crt-stm32w108_8c_html_a6582221c1137361ee8f4d048d408b0ae"><div class="ttname"><a href="crt-stm32w108_8c.html#a6582221c1137361ee8f4d048d408b0ae">_estack</a></div><div class="ttdeci">unsigned long _estack</div></div>
<div class="ttc" id="group__micro_html_gae47dcfa6256c2dd58e2a451e6b1411c6"><div class="ttname"><a href="group__micro.html#gae47dcfa6256c2dd58e2a451e6b1411c6">halInternalSwitchToXtal</a></div><div class="ttdeci">void halInternalSwitchToXtal(void)</div><div class="ttdoc">Switches to running off of the 24MHz crystal, including changing the CPU to be 24MHz (FCLK sourced fr...</div><div class="ttdef"><b>Definition:</b> <a href="clocks_8c_source.html#l00397">clocks.c:397</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a0e3a54ed31c34c6b2a156c32c9109b17"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a0e3a54ed31c34c6b2a156c32c9109b17">NVIC_IPR_3to0</a></div><div class="ttdeci">#define NVIC_IPR_3to0</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09753">regs.h:9753</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a32735695348cbea4dbcb91bd4ac82e73"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a32735695348cbea4dbcb91bd4ac82e73">SCS_SHPR_11to8_PRI_10_BIT</a></div><div class="ttdeci">#define SCS_SHPR_11to8_PRI_10_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l10110">regs.h:10110</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a203b903796007cf00ac8e944118868db"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a203b903796007cf00ac8e944118868db">SCS_SHPR_15to12_PRI_12_BIT</a></div><div class="ttdeci">#define SCS_SHPR_15to12_PRI_12_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l10145">regs.h:10145</a></div></div>
<div class="ttc" id="bbmc_8c_html_a062d0531bfe3d96002b0760cc71b2a82"><div class="ttname"><a href="bbmc_8c.html#a062d0531bfe3d96002b0760cc71b2a82">dir</a></div><div class="ttdeci">#define dir(x)</div><div class="ttdef"><b>Definition:</b> <a href="bbmc_8c_source.html#l00071">bbmc.c:71</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a6b590dcfb39612a13e258f577bea4090"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a6b590dcfb39612a13e258f577bea4090">VREG</a></div><div class="ttdeci">#define VREG</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l00143">regs.h:143</a></div></div>
<div class="ttc" id="crt-stm32w108_8c_html_add7ee40ede8689fc49b1c4506662cf31"><div class="ttname"><a href="crt-stm32w108_8c.html#add7ee40ede8689fc49b1c4506662cf31">IAP_BOOTLOADER_MODE_UART</a></div><div class="ttdeci">#define IAP_BOOTLOADER_MODE_UART</div><div class="ttdef"><b>Definition:</b> <a href="crt-stm32w108_8c_source.html#l00024">crt-stm32w108.c:24</a></div></div>
<div class="ttc" id="structheap_html"><div class="ttname"><a href="structheap.html">heap</a></div><div class="ttdef"><b>Definition:</b> <a href="index-maxheap_8c_source.html#l00103">index-maxheap.c:103</a></div></div>
<div class="ttc" id="crt-stm32w108_8c_html_a99c83aff0e62193d590a80209e45522a"><div class="ttname"><a href="crt-stm32w108_8c.html#a99c83aff0e62193d590a80209e45522a">MED</a></div><div class="ttdeci">#define MED</div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_acadb2ac98d208d13e6f943fecda798ab"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#acadb2ac98d208d13e6f943fecda798ab">SCS_CCR_DIV_0_TRP_MASK</a></div><div class="ttdeci">#define SCS_CCR_DIV_0_TRP_MASK</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l10054">regs.h:10054</a></div></div>
<div class="ttc" id="crt-stm32w108_8c_html_a41eef54307912a82d20e71c3d47315aa"><div class="ttname"><a href="crt-stm32w108_8c.html#a41eef54307912a82d20e71c3d47315aa">_fstat</a></div><div class="ttdeci">int _fstat(int file, struct stat *st)</div><div class="ttdef"><b>Definition:</b> <a href="crt-stm32w108_8c_source.html#l00380">crt-stm32w108.c:380</a></div></div>
<div class="ttc" id="group__Templates_html_ga1d98923de2ed6b7309b66f9ba2971647"><div class="ttname"><a href="group__Templates.html#ga1d98923de2ed6b7309b66f9ba2971647">UsageFault_Handler</a></div><div class="ttdeci">void UsageFault_Handler(void)</div><div class="ttdoc">This function handles Usage Fault exception. </div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__it_8c_source.html#l00122">stm32l1xx_it.c:122</a></div></div>
<div class="ttc" id="group__Templates_html_ga3e5ddb3df0d62f2dc357e64a3f04a6ce"><div class="ttname"><a href="group__Templates.html#ga3e5ddb3df0d62f2dc357e64a3f04a6ce">SVC_Handler</a></div><div class="ttdeci">void SVC_Handler(void)</div><div class="ttdoc">This function handles SVCall exception. </div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__it_8c_source.html#l00135">stm32l1xx_it.c:135</a></div></div>
<div class="ttc" id="crt-stm32w108_8c_html_ac7e80cbd08ab676098b869e415a15f21"><div class="ttname"><a href="crt-stm32w108_8c.html#ac7e80cbd08ab676098b869e415a15f21">_sbss</a></div><div class="ttdeci">unsigned long _sbss</div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a4e0c4511221e62d3cd4f326fe5b3795b"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a4e0c4511221e62d3cd4f326fe5b3795b">NVIC_IPR_7to4</a></div><div class="ttdeci">#define NVIC_IPR_7to4</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09778">regs.h:9778</a></div></div>
<div class="ttc" id="crt-stm32w108_8c_html_a5dcf52e713ff687c32bc453ffc874839"><div class="ttname"><a href="crt-stm32w108_8c.html#a5dcf52e713ff687c32bc453ffc874839">IAP_BOOTLOADER_APP_SWITCH_SIGNATURE</a></div><div class="ttdeci">#define IAP_BOOTLOADER_APP_SWITCH_SIGNATURE</div><div class="ttdef"><b>Definition:</b> <a href="crt-stm32w108_8c_source.html#l00023">crt-stm32w108.c:23</a></div></div>
<div class="ttc" id="crt-stm32w108_8c_html_a56701f18aaad537f7fc0e9be309503c3"><div class="ttname"><a href="crt-stm32w108_8c.html#a56701f18aaad537f7fc0e9be309503c3">RESERVED</a></div><div class="ttdeci">#define RESERVED</div><div class="ttdef"><b>Definition:</b> <a href="crt-stm32w108_8c_source.html#l00022">crt-stm32w108.c:22</a></div></div>
<div class="ttc" id="cpu_2arm_2aducrf101_2clock_8c_html_ab5e09814056d617c521549e542639b7e"><div class="ttname"><a href="cpu_2arm_2aducrf101_2clock_8c.html#ab5e09814056d617c521549e542639b7e">SysTick_Handler</a></div><div class="ttdeci">void SysTick_Handler(void)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2arm_2aducrf101_2clock_8c_source.html#l00052">clock.c:52</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_abee77e749fe66b2cb09c9b8cfea5c106"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#abee77e749fe66b2cb09c9b8cfea5c106">NVIC_IPR_11to8_PRI_11_BIT</a></div><div class="ttdeci">#define NVIC_IPR_11to8_PRI_11_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09810">regs.h:9810</a></div></div>
<div class="ttc" id="crt-stm32w108_8c_html_acff2244e26d4667fe8e7569adec63866"><div class="ttname"><a href="crt-stm32w108_8c.html#acff2244e26d4667fe8e7569adec63866">_fflush_r</a></div><div class="ttdeci">int _fflush_r(struct _reent *r, FILE *f)</div><div class="ttdef"><b>Definition:</b> <a href="crt-stm32w108_8c_source.html#l00400">crt-stm32w108.c:400</a></div></div>
<div class="ttc" id="cpu_2stm32w108_2hal_2micro_2cortexm3_2adc_8c_html_a7391cdd214c4ec5b7174ff4f8e5f7119"><div class="ttname"><a href="cpu_2stm32w108_2hal_2micro_2cortexm3_2adc_8c.html#a7391cdd214c4ec5b7174ff4f8e5f7119">halAdcIsr</a></div><div class="ttdeci">void halAdcIsr(void)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2stm32w108_2hal_2micro_2cortexm3_2adc_8c_source.html#l00074">adc.c:74</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a2e89a09970c640395399d517a9f9b7bb"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a2e89a09970c640395399d517a9f9b7bb">SCS_SHPR_15to12_PRI_14_BIT</a></div><div class="ttdeci">#define SCS_SHPR_15to12_PRI_14_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l10135">regs.h:10135</a></div></div>
<div class="ttc" id="crt-stm32w108_8c_html_a267743f5c6c0c253321956830903c9b6"><div class="ttname"><a href="crt-stm32w108_8c.html#a267743f5c6c0c253321956830903c9b6">_exit</a></div><div class="ttdeci">void _exit(int n)</div><div class="ttdef"><b>Definition:</b> <a href="crt-stm32w108_8c_source.html#l00368">crt-stm32w108.c:368</a></div></div>
<div class="ttc" id="crt-stm32w108_8c_html_aae54d7b9578ba1fc171ce6f30f4c68a3"><div class="ttname"><a href="crt-stm32w108_8c.html#aae54d7b9578ba1fc171ce6f30f4c68a3">_sbrk</a></div><div class="ttdeci">caddr_t _sbrk(int incr)</div><div class="ttdef"><b>Definition:</b> <a href="crt-stm32w108_8c_source.html#l00352">crt-stm32w108.c:352</a></div></div>
<div class="ttc" id="group__Templates_html_ga6303e1f258cbdc1f970ce579cc015623"><div class="ttname"><a href="group__Templates.html#ga6303e1f258cbdc1f970ce579cc015623">PendSV_Handler</a></div><div class="ttdeci">void PendSV_Handler(void)</div><div class="ttdoc">This function handles PendSVC exception. </div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx__it_8c_source.html#l00153">stm32l1xx_it.c:153</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a3d12ed9ec8c82dc2b3ef2d7419298e4a"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a3d12ed9ec8c82dc2b3ef2d7419298e4a">NVIC_IPR_15to12_PRI_15_BIT</a></div><div class="ttdeci">#define NVIC_IPR_15to12_PRI_15_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09835">regs.h:9835</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_ac5527002320fbf436638a888fc75ef9a"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#ac5527002320fbf436638a888fc75ef9a">NVIC_IPR_3to0_PRI_2_BIT</a></div><div class="ttdeci">#define NVIC_IPR_3to0_PRI_2_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09765">regs.h:9765</a></div></div>
<div class="ttc" id="gdt_8h_html_a894bdfa2d603d8343f8ef01dda6fcd23"><div class="ttname"><a href="gdt_8h.html#a894bdfa2d603d8343f8ef01dda6fcd23">offset</a></div><div class="ttdeci">uint32_t offset</div><div class="ttdef"><b>Definition:</b> <a href="gdt_8h_source.html#l00041">gdt.h:41</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_ad726e2b6742b3dcb6fc12d59b8f93107"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#ad726e2b6742b3dcb6fc12d59b8f93107">SCS_SHPR_7to4_PRI_5_BIT</a></div><div class="ttdeci">#define SCS_SHPR_7to4_PRI_5_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l10090">regs.h:10090</a></div></div>
<div class="ttc" id="small-mprec_8c_html_aeab71244afb687f16d8c4f5ee9d6ef0e"><div class="ttname"><a href="small-mprec_8c.html#aeab71244afb687f16d8c4f5ee9d6ef0e">n</a></div><div class="ttdeci">n</div><div class="ttdef"><b>Definition:</b> <a href="small-mprec_8c_source.html#l00486">small-mprec.c:486</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_ac6474a2ac51b9898d9f50e1e44962df9"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#ac6474a2ac51b9898d9f50e1e44962df9">DEBUG_EMCR</a></div><div class="ttdeci">#define DEBUG_EMCR</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l10953">regs.h:10953</a></div></div>
<div class="ttc" id="stm32w108_2memmap_8h_html_ad7f40a16dafb91f8b195cba48ace3ea2"><div class="ttname"><a href="stm32w108_2memmap_8h.html#ad7f40a16dafb91f8b195cba48ace3ea2">RAM_BOTTOM</a></div><div class="ttdeci">#define RAM_BOTTOM</div><div class="ttdef"><b>Definition:</b> <a href="stm32w108_2memmap_8h_source.html#l00014">memmap.h:14</a></div></div>
<div class="ttc" id="crt-stm32w108_8c_html_ae7ee340978f5c25f52f0cad1457c6616"><div class="ttname"><a href="crt-stm32w108_8c.html#ae7ee340978f5c25f52f0cad1457c6616">Reset_Handler</a></div><div class="ttdeci">void Reset_Handler(void)</div><div class="ttdef"><b>Definition:</b> <a href="crt-stm32w108_8c_source.html#l00047">crt-stm32w108.c:47</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a90ea6d027a91ec00655f6382d2853fcc"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a90ea6d027a91ec00655f6382d2853fcc">NVIC_IPR_3to0_PRI_0_BIT</a></div><div class="ttdeci">#define NVIC_IPR_3to0_PRI_0_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09775">regs.h:9775</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a0563eb31fc042c6c97d9ce46f4bfedaa"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a0563eb31fc042c6c97d9ce46f4bfedaa">NVIC_IPR_15to12_PRI_14_BIT</a></div><div class="ttdeci">#define NVIC_IPR_15to12_PRI_14_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09840">regs.h:9840</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_ad2f609224313614b1082e78f1b62e360"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#ad2f609224313614b1082e78f1b62e360">NVIC_IPR_19to16_PRI_16_BIT</a></div><div class="ttdeci">#define NVIC_IPR_19to16_PRI_16_BIT</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l09875">regs.h:9875</a></div></div>
<div class="ttc" id="arm_2stm32l152_2regs_8h_html_a42d925cbd1b6384eb75305515e9146da"><div class="ttname"><a href="arm_2stm32l152_2regs_8h.html#a42d925cbd1b6384eb75305515e9146da">FLASH_ACCESS</a></div><div class="ttdeci">#define FLASH_ACCESS</div><div class="ttdef"><b>Definition:</b> <a href="arm_2stm32l152_2regs_8h_source.html#l02973">regs.h:2973</a></div></div>
<div class="ttc" id="stm32w108_2memmap_8h_html_a32728919e9297782536fa65780e8640c"><div class="ttname"><a href="stm32w108_2memmap_8h.html#a32728919e9297782536fa65780e8640c">FIB_BOTTOM</a></div><div class="ttdeci">#define FIB_BOTTOM</div><div class="ttdef"><b>Definition:</b> <a href="stm32w108_2memmap_8h_source.html#l00038">memmap.h:38</a></div></div>
<div class="ttc" id="crt-stm32w108_8c_html_aff89ad51eadbbc1b904e147965ec1588"><div class="ttname"><a href="crt-stm32w108_8c.html#aff89ad51eadbbc1b904e147965ec1588">_sidata</a></div><div class="ttdeci">unsigned long _sidata</div></div>
<div class="ttc" id="crt-stm32w108_8c_html_a5bb885982ff66a2e0a0a45a8ee9c35e2"><div class="ttname"><a href="crt-stm32w108_8c.html#a5bb885982ff66a2e0a0a45a8ee9c35e2">HIGH</a></div><div class="ttdeci">#define HIGH</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 10 2017 20:13:55 for Controller by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
