Release 13.1 par O.40d (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

weekino::  Fri Aug 03 16:08:51 2012

par -w -intstyle ise -ol high -mt off CPU_DDR_FIFO_tl_map.ncd
CPU_DDR_FIFO_tl.ncd CPU_DDR_FIFO_tl.pcf 


Constraints file: CPU_DDR_FIFO_tl.pcf.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/DIST/it/sw/amd64/xilinx/13.1/ISE_DS/ISE/.
   "CPU_DDR_FIFO_tl" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
WARNING:ConstraintSystem:64 - Constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<7>"        
   MAXDELAY = 0.6 ns;> [CPU_DDR_FIFO_tl.pcf(14110)] overrides constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<7>"        
   MAXDELAY = 0.6 ns;> [CPU_DDR_FIFO_tl.pcf(14107)] on the design object
   'Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<7>'.

WARNING:ConstraintSystem:64 - Constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<6>"        
   MAXDELAY = 0.6 ns;> [CPU_DDR_FIFO_tl.pcf(14116)] overrides constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<6>"        
   MAXDELAY = 0.6 ns;> [CPU_DDR_FIFO_tl.pcf(14113)] on the design object
   'Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<6>'.

WARNING:ConstraintSystem:64 - Constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<5>"        
   MAXDELAY = 0.6 ns;> [CPU_DDR_FIFO_tl.pcf(14122)] overrides constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<5>"        
   MAXDELAY = 0.6 ns;> [CPU_DDR_FIFO_tl.pcf(14119)] on the design object
   'Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<5>'.

WARNING:ConstraintSystem:64 - Constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<4>"        
   MAXDELAY = 0.6 ns;> [CPU_DDR_FIFO_tl.pcf(14128)] overrides constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<4>"        
   MAXDELAY = 0.6 ns;> [CPU_DDR_FIFO_tl.pcf(14125)] on the design object
   'Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<4>'.

WARNING:ConstraintSystem:64 - Constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<3>"        
   MAXDELAY = 0.6 ns;> [CPU_DDR_FIFO_tl.pcf(14134)] overrides constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<3>"        
   MAXDELAY = 0.6 ns;> [CPU_DDR_FIFO_tl.pcf(14131)] on the design object
   'Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<3>'.

WARNING:ConstraintSystem:64 - Constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<2>"        
   MAXDELAY = 0.6 ns;> [CPU_DDR_FIFO_tl.pcf(14140)] overrides constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<2>"        
   MAXDELAY = 0.6 ns;> [CPU_DDR_FIFO_tl.pcf(14137)] on the design object
   'Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<2>'.

WARNING:ConstraintSystem:64 - Constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<1>"        
   MAXDELAY = 0.6 ns;> [CPU_DDR_FIFO_tl.pcf(14146)] overrides constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<1>"        
   MAXDELAY = 0.6 ns;> [CPU_DDR_FIFO_tl.pcf(14143)] on the design object
   'Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<1>'.

WARNING:ConstraintSystem:64 - Constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<0>"        
   MAXDELAY = 0.6 ns;> [CPU_DDR_FIFO_tl.pcf(14152)] overrides constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<0>"        
   MAXDELAY = 0.6 ns;> [CPU_DDR_FIFO_tl.pcf(14149)] on the design object
   'Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<0>'.

WARNING:ConstraintSystem:64 - Constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_d
   qs_sync"         MAXDELAY = 0.85 ns;> [CPU_DDR_FIFO_tl.pcf(14158)] overrides constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_d
   qs_sync"         MAXDELAY = 0.85 ns;> [CPU_DDR_FIFO_tl.pcf(14155)] on the design object
   'Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_d
   qs_sync'.

WARNING:ConstraintSystem:64 - Constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_d
   qs_sync"         MAXDELAY = 0.85 ns;> [CPU_DDR_FIFO_tl.pcf(14164)] overrides constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_d
   qs_sync"         MAXDELAY = 0.85 ns;> [CPU_DDR_FIFO_tl.pcf(14161)] on the design object
   'Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_d
   qs_sync'.

WARNING:ConstraintSystem:64 - Constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_d
   qs_sync"         MAXDELAY = 0.85 ns;> [CPU_DDR_FIFO_tl.pcf(14170)] overrides constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_d
   qs_sync"         MAXDELAY = 0.85 ns;> [CPU_DDR_FIFO_tl.pcf(14167)] on the design object
   'Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_d
   qs_sync'.

WARNING:ConstraintSystem:64 - Constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_d
   qs_sync"         MAXDELAY = 0.85 ns;> [CPU_DDR_FIFO_tl.pcf(14176)] overrides constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_d
   qs_sync"         MAXDELAY = 0.85 ns;> [CPU_DDR_FIFO_tl.pcf(14173)] on the design object
   'Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_d
   qs_sync'.

WARNING:ConstraintSystem:64 - Constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_d
   qs_sync"         MAXDELAY = 0.85 ns;> [CPU_DDR_FIFO_tl.pcf(14182)] overrides constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_d
   qs_sync"         MAXDELAY = 0.85 ns;> [CPU_DDR_FIFO_tl.pcf(14179)] on the design object
   'Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_d
   qs_sync'.

WARNING:ConstraintSystem:64 - Constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_d
   qs_sync"         MAXDELAY = 0.85 ns;> [CPU_DDR_FIFO_tl.pcf(14188)] overrides constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_d
   qs_sync"         MAXDELAY = 0.85 ns;> [CPU_DDR_FIFO_tl.pcf(14185)] on the design object
   'Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_d
   qs_sync'.

WARNING:ConstraintSystem:64 - Constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_d
   qs_sync"         MAXDELAY = 0.85 ns;> [CPU_DDR_FIFO_tl.pcf(14194)] overrides constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_d
   qs_sync"         MAXDELAY = 0.85 ns;> [CPU_DDR_FIFO_tl.pcf(14191)] on the design object
   'Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_d
   qs_sync'.

WARNING:ConstraintSystem:64 - Constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_d
   qs_sync"         MAXDELAY = 0.85 ns;> [CPU_DDR_FIFO_tl.pcf(14200)] overrides constraint <NET        
   "Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_d
   qs_sync"         MAXDELAY = 0.85 ns;> [CPU_DDR_FIFO_tl.pcf(14197)] on the design object
   'Inst_Mikroblaze/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_d
   qs_sync'.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.72 2011-02-03".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           5 out of 32     15%
   Number of BUFIOs                          8 out of 80     10%
   Number of DSP48Es                         3 out of 64      4%
   Number of IDELAYCTRLs                     3 out of 22     13%
      Number of LOCed IDELAYCTRLs            3 out of 3     100%

   Number of ILOGICs                        72 out of 800     9%
      Number of LOCed ILOGICs                8 out of 72     11%

   Number of External IOBs                 143 out of 640    22%
      Number of LOCed IOBs                 116 out of 143    81%

   Number of IODELAYs                       80 out of 800    10%
      Number of LOCed IODELAYs               8 out of 80     10%

   Number of OLOGICs                       116 out of 800    14%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    41 out of 148    27%
   Number of Slices                       2963 out of 17280  17%
   Number of Slice Registers              5849 out of 69120   8%
      Number used as Flip Flops           5829
      Number used as Latches                 0
      Number used as LatchThrus             20

   Number of Slice LUTS                   4772 out of 69120   6%
   Number of Slice LUT-Flip Flop pairs    7803 out of 69120  11%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 20 secs 
Finished initial Timing Analysis.  REAL time: 20 secs 

WARNING:Par:288 - The signal Inst_Mikroblaze/dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal Inst_Mikroblaze/dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 36566 unrouted;      REAL time: 23 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.


Phase  2  : 30224 unrouted;      REAL time: 26 secs 

Phase  3  : 10372 unrouted;      REAL time: 40 secs 

Phase  4  : 10378 unrouted; (Setup:0, Hold:22157, Component Switching Limit:0)     REAL time: 47 secs 

Updating file: CPU_DDR_FIFO_tl.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:22157, Component Switching Limit:0)     REAL time: 57 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:22157, Component Switching Limit:0)     REAL time: 57 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:22157, Component Switching Limit:0)     REAL time: 57 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:22157, Component Switching Limit:0)     REAL time: 57 secs 
WARNING:Route:522 - Unusually high hold time violation detected among 9 connections.The router will continue and try to
   fix it 
	Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/g
nativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T:DOB0 ->
Inst_Mikroblaze/gpio_FIFO/gpio_FIFO/gpio_core_1/gpio_io_i_d2<14>:AI -2994
	Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/g
nativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB ->
Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gn
ativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T:CASCADEINLATB -2677
	fifo_empty:BQ -> Inst_Mikroblaze/gpio_FIFO/gpio_FIFO/gpio_core_1/gpio_io_i_d2<1>:AI -2572
	fifo_full:AQ -> Inst_Mikroblaze/gpio_FIFO/gpio_FIFO/gpio_core_1/gpio_io_i_d2<0>:AI -2538
	Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/g
nativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T:DOB0 ->
Inst_Mikroblaze/gpio_FIFO/gpio_FIFO/gpio_core_1/gpio_io_i_d2<10>:CI -2463
	Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/g
nativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T:DOB0 ->
Inst_Mikroblaze/gpio_FIFO/gpio_FIFO/gpio_core_1/gpio_io_i_d2<17>:AI -2282
	Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/g
nativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T:DOB0 ->
Inst_Mikroblaze/gpio_FIFO/gpio_FIFO/gpio_core_1/gpio_io_i_d2<13>:AI -2182
	Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/g
nativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB ->
Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gn
ativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T:CASCADEINLATB -2041
	Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/g
nativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T:DOB0 ->
Inst_Mikroblaze/gpio_FIFO/gpio_FIFO/gpio_core_1/gpio_io_i_d2<16>:AI -2040


Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 57 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 
Total REAL time to Router completion: 1 mins 
Total CPU time to Router completion: 1 mins 3 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|Inst_Mikroblaze/clk_ |              |      |      |            |             |
|     100_0000MHzPLL0 | BUFGCTRL_X0Y0| No   | 1713 |  0.545     |  2.075      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_Mikroblaze/clk_ |              |      |      |            |             |
|     200_0000MHzPLL0 | BUFGCTRL_X0Y2| No   |  673 |  0.426     |  2.059      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_BUFGP | BUFGCTRL_X0Y3| No   |  134 |  0.415     |  2.137      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_Mikroblaze/clk_ |              |      |      |            |             |
|   200_0000MHz90PLL0 | BUFGCTRL_X0Y1| No   |  150 |  0.257     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_Mikroblaze/mdm_ |              |      |      |            |             |
|         0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   68 |  0.258     |  1.803      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_Mikroblaze/DDR2 |              |      |      |            |             |
|_SDRAM/DDR2_SDRAM/mp |              |      |      |            |             |
|mc_core_0/gen_v5_ddr |              |      |      |            |             |
|2_phy.mpmc_phy_if_0/ |              |      |      |            |             |
|u_phy_io_0/delayed_d |              |      |      |            |             |
|               qs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_Mikroblaze/DDR2 |              |      |      |            |             |
|_SDRAM/DDR2_SDRAM/mp |              |      |      |            |             |
|mc_core_0/gen_v5_ddr |              |      |      |            |             |
|2_phy.mpmc_phy_if_0/ |              |      |      |            |             |
|u_phy_io_0/delayed_d |              |      |      |            |             |
|               qs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_Mikroblaze/DDR2 |              |      |      |            |             |
|_SDRAM/DDR2_SDRAM/mp |              |      |      |            |             |
|mc_core_0/gen_v5_ddr |              |      |      |            |             |
|2_phy.mpmc_phy_if_0/ |              |      |      |            |             |
|u_phy_io_0/delayed_d |              |      |      |            |             |
|               qs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_Mikroblaze/DDR2 |              |      |      |            |             |
|_SDRAM/DDR2_SDRAM/mp |              |      |      |            |             |
|mc_core_0/gen_v5_ddr |              |      |      |            |             |
|2_phy.mpmc_phy_if_0/ |              |      |      |            |             |
|u_phy_io_0/delayed_d |              |      |      |            |             |
|               qs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_Mikroblaze/DDR2 |              |      |      |            |             |
|_SDRAM/DDR2_SDRAM/mp |              |      |      |            |             |
|mc_core_0/gen_v5_ddr |              |      |      |            |             |
|2_phy.mpmc_phy_if_0/ |              |      |      |            |             |
|u_phy_io_0/delayed_d |              |      |      |            |             |
|               qs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_Mikroblaze/DDR2 |              |      |      |            |             |
|_SDRAM/DDR2_SDRAM/mp |              |      |      |            |             |
|mc_core_0/gen_v5_ddr |              |      |      |            |             |
|2_phy.mpmc_phy_if_0/ |              |      |      |            |             |
|u_phy_io_0/delayed_d |              |      |      |            |             |
|               qs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_Mikroblaze/DDR2 |              |      |      |            |             |
|_SDRAM/DDR2_SDRAM/mp |              |      |      |            |             |
|mc_core_0/gen_v5_ddr |              |      |      |            |             |
|2_phy.mpmc_phy_if_0/ |              |      |      |            |             |
|u_phy_io_0/delayed_d |              |      |      |            |             |
|               qs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_Mikroblaze/DDR2 |              |      |      |            |             |
|_SDRAM/DDR2_SDRAM/mp |              |      |      |            |             |
|mc_core_0/gen_v5_ddr |              |      |      |            |             |
|2_phy.mpmc_phy_if_0/ |              |      |      |            |             |
|u_phy_io_0/delayed_d |              |      |      |            |             |
|               qs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_Mikroblaze/xps_ |              |      |      |            |             |
|   timer_0_Interrupt |         Local|      |    1 |  0.000     |  1.622      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_Mikroblaze/mdm_ |              |      |      |            |             |
|      0/Dbg_Update_1 |         Local|      |   21 |  2.137     |  3.324      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 17

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | MAXDELAY    |     0.012ns|     0.838ns|       0|           0
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dq |             |            |            |        |            
  s/en_dqs_sync"         MAXDELAY = 0.85 ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.034ns|     1.866ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     0.998ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dq |             |            |            |        |            
  s/en_dqs_sync"         MAXDELAY = 0.85 ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dq |             |            |            |        |            
  s/en_dqs_sync"         MAXDELAY = 0.85 ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dq |             |            |            |        |            
  s/en_dqs_sync"         MAXDELAY = 0.85 ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dq |             |            |            |        |            
  s/en_dqs_sync"         MAXDELAY = 0.85 ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dq |             |            |            |        |            
  s/en_dqs_sync"         MAXDELAY = 0.85 ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dq |             |            |            |        |            
  s/en_dqs_sync"         MAXDELAY = 0.85 ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dq |             |            |            |        |            
  s/en_dqs_sync"         MAXDELAY = 0.85 ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/en_dqs<5>"          |             |            |            |        |            
  MAXDELAY = 0.6 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/en_dqs<6>"          |             |            |            |        |            
  MAXDELAY = 0.6 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | MAXDELAY    |     0.072ns|     0.528ns|       0|           0
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/en_dqs<1>"          |             |            |            |        |            
  MAXDELAY = 0.6 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/en_dqs<4>"          |             |            |            |        |            
  MAXDELAY = 0.6 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/en_dqs<3>"          |             |            |            |        |            
  MAXDELAY = 0.6 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/en_dqs<2>"          |             |            |            |        |            
  MAXDELAY = 0.6 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/en_dqs<0>"          |             |            |            |        |            
  MAXDELAY = 0.6 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/en_dqs<7>"          |             |            |            |        |            
  MAXDELAY = 0.6 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_Inst_Mikroblaze_clock_generator_0_cloc | SETUP       |     0.132ns|     4.824ns|       0|           0
  k_generator_0_SIG_PLL0_CLKOUT1 =          | HOLD        |     0.437ns|            |       0|           0
  PERIOD TIMEGRP         "Inst_Mikroblaze_c |             |            |            |        |            
  lock_generator_0_clock_generator_0_SIG_PL |             |            |            |        |            
  L0_CLKOUT1"         TS_sys_clk_pin * 2 PH |             |            |            |        |            
  ASE 1.25 ns HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_Inst_Mikroblaze_clock_generator_0_cloc | SETUP       |     0.202ns|     9.692ns|       0|           0
  k_generator_0_SIG_PLL0_CLKOUT0 =          | HOLD        |     0.115ns|            |       0|           0
  PERIOD TIMEGRP         "Inst_Mikroblaze_c |             |            |            |        |            
  lock_generator_0_clock_generator_0_SIG_PL |             |            |            |        |            
  L0_CLKOUT0"         TS_sys_clk_pin HIGH 5 |             |            |            |        |            
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_Inst_Mikroblaze_clock_generator_0_cloc | SETUP       |     0.255ns|     4.745ns|       0|           0
  k_generator_0_SIG_PLL0_CLKOUT2 =          | HOLD        |     0.001ns|            |       0|           0
  PERIOD TIMEGRP         "Inst_Mikroblaze_c |             |            |            |        |            
  lock_generator_0_clock_generator_0_SIG_PL |             |            |            |        |            
  L0_CLKOUT2"         TS_sys_clk_pin * 2 HI |             |            |            |        |            
  GH 50%                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |     0.618ns|     4.382ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD        |     0.125ns|            |       0|           0
     TS_sys_clk_pin * 2                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |     0.839ns|     4.161ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.034ns|            |       0|           0
      TIMEGRP "FFS" TS_sys_clk_pin * 2      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     1.344ns|     3.656ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS"         TS_ | HOLD        |     0.232ns|            |       0|           0
  sys_clk_pin * 2                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     3.142ns|     1.858ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS"         TS_ | HOLD        |     0.145ns|            |       0|           0
  sys_clk_pin * 2                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |     3.152ns|     1.848ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD        |     0.178ns|            |       0|           0
       TS_sys_clk_pin * 2                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     4.070ns|     5.930ns|       0|           0
  pin" 100 MHz HIGH 50%                     | HOLD        |     0.395ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | N/A         |         N/A|         N/A|     N/A|         N/A
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/en_dqs<7>"          |             |            |            |        |            
  MAXDELAY = 0.6 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | N/A         |         N/A|         N/A|     N/A|         N/A
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/en_dqs<6>"          |             |            |            |        |            
  MAXDELAY = 0.6 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | N/A         |         N/A|         N/A|     N/A|         N/A
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/en_dqs<5>"          |             |            |            |        |            
  MAXDELAY = 0.6 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | N/A         |         N/A|         N/A|     N/A|         N/A
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/en_dqs<4>"          |             |            |            |        |            
  MAXDELAY = 0.6 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |             |            |            |        |            
     TIMEGRP "FFS" TS_sys_clk_pin * 2       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | N/A         |         N/A|         N/A|     N/A|         N/A
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/en_dqs<3>"          |             |            |            |        |            
  MAXDELAY = 0.6 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | N/A         |         N/A|         N/A|     N/A|         N/A
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dq |             |            |            |        |            
  s/en_dqs_sync"         MAXDELAY = 0.85 ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | N/A         |         N/A|         N/A|     N/A|         N/A
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/en_dqs<2>"          |             |            |            |        |            
  MAXDELAY = 0.6 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | N/A         |         N/A|         N/A|     N/A|         N/A
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dq |             |            |            |        |            
  s/en_dqs_sync"         MAXDELAY = 0.85 ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | N/A         |         N/A|         N/A|     N/A|         N/A
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/en_dqs<1>"          |             |            |            |        |            
  MAXDELAY = 0.6 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | N/A         |         N/A|         N/A|     N/A|         N/A
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dq |             |            |            |        |            
  s/en_dqs_sync"         MAXDELAY = 0.85 ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | N/A         |         N/A|         N/A|     N/A|         N/A
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/en_dqs<0>"          |             |            |            |        |            
  MAXDELAY = 0.6 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | N/A         |         N/A|         N/A|     N/A|         N/A
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dq |             |            |            |        |            
  s/en_dqs_sync"         MAXDELAY = 0.85 ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | N/A         |         N/A|         N/A|     N/A|         N/A
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dq |             |            |            |        |            
  s/en_dqs_sync"         MAXDELAY = 0.85 ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | N/A         |         N/A|         N/A|     N/A|         N/A
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dq |             |            |            |        |            
  s/en_dqs_sync"         MAXDELAY = 0.85 ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | N/A         |         N/A|         N/A|     N/A|         N/A
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dq |             |            |            |        |            
  s/en_dqs_sync"         MAXDELAY = 0.85 ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "Inst_Mikroblaze/DDR2_SDRAM/D | N/A         |         N/A|         N/A|     N/A|         N/A
  DR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpm |             |            |            |        |            
  c_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dq |             |            |            |        |            
  s/en_dqs_sync"         MAXDELAY = 0.85 ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.930ns|      9.692ns|            0|            0|         2597|       414208|
| TS_MC_RD_DATA_SEL             |      5.000ns|      4.382ns|          N/A|            0|            0|          384|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |      5.000ns|      4.161ns|          N/A|            0|            0|           36|            0|
| TS_MC_GATE_DLY                |      5.000ns|      3.656ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |      5.000ns|      1.858ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |      5.000ns|      1.848ns|          N/A|            0|            0|            5|            0|
| TS_Inst_Mikroblaze_clock_gener|     10.000ns|      9.692ns|          N/A|            0|            0|       405659|            0|
| ator_0_clock_generator_0_SIG_P|             |             |             |             |             |             |             |
| LL0_CLKOUT0                   |             |             |             |             |             |             |             |
| TS_Inst_Mikroblaze_clock_gener|      5.000ns|      4.824ns|          N/A|            0|            0|          898|            0|
| ator_0_clock_generator_0_SIG_P|             |             |             |             |             |             |             |
| LL0_CLKOUT1                   |             |             |             |             |             |             |             |
| TS_Inst_Mikroblaze_clock_gener|      5.000ns|      4.745ns|          N/A|            0|            0|         7181|            0|
| ator_0_clock_generator_0_SIG_P|             |             |             |             |             |             |             |
| LL0_CLKOUT2                   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 7 secs 
Total CPU time to PAR completion: 1 mins 10 secs 

Peak Memory Usage:  807 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 21
Number of info messages: 2

Writing design to file CPU_DDR_FIFO_tl.ncd



PAR done!
