
		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 248 registers retimed to 295

Original and Pipelined registers replaced by retiming :
		i_control.in_fifo_rd_addr_mod[0]
		i_control.in_fifo_rd_addr_mod[1]
		i_control.in_fifo_rd_addr_mod[2]
		i_control.in_fifo_rd_addr_mod[3]
		i_control.in_fifo_rd_addr_mod[4]
		i_control.in_fifo_rd_addr_mod[5]
		i_control.in_fifo_rd_addr_mod[6]
		i_control.in_fifo_rd_addr_mod[7]
		i_control.in_fifo_rd_addr_mod[8]
		i_control.in_fifo_rd_addr_mod[9]
		i_control.line_read_num_0[3]
		i_control.line_read_num_0[4]
		i_control.line_read_num_0[5]
		i_control.line_read_num_0[6]
		i_control.line_read_num_0[7]
		i_control.lines_to_go_0_mod[1]
		i_control.lines_to_go_0_mod[2]
		i_control.lines_to_go_0_mod[3]
		i_control.lines_to_go_0_mod[4]
		i_control.lines_to_go_0_mod[5]
		i_control.lines_to_go_0_mod[6]
		i_control.lines_to_go_0_mod[7]
		i_control.lines_to_go_0_mod[8]
		i_control.lines_to_go_0_mod[9]
		i_control.lines_to_go_0_mod[10]
		i_control.lines_to_go_0_mod[11]
		i_control.lines_to_go_dec_0_mod[0]
		i_control.lines_to_go_dec_mod[1]
		i_control.lines_to_go_dec_mod[2]
		i_control.lines_to_go_dec_mod[3]
		i_control.lines_to_go_dec_mod[4]
		i_control.lines_to_go_dec_mod[5]
		i_control.lines_to_go_dec_mod[6]
		i_control.lines_to_go_dec_mod[7]
		i_control.lines_to_go_dec_mod[8]
		i_control.lines_to_go_dec_mod[9]
		i_control.lines_to_go_dec_mod[10]
		i_control.lines_to_go_dec_mod[11]
		i_control.lines_to_go_dec_mod_0[1]
		i_control.lines_to_go_dec_mod_0[2]
		i_control.lines_to_go_dec_mod_0[3]
		i_control.lines_to_go_dec_mod_0[4]
		i_control.lines_to_go_dec_mod_0[5]
		i_control.lines_to_go_dec_mod_0[6]
		i_control.lines_to_go_dec_mod_0[7]
		i_control.lines_to_go_dec_mod_0[8]
		i_control.lines_to_go_dec_mod_0[9]
		i_control.lines_to_go_dec_mod_0[10]
		i_control.lines_to_go_dec_mod_0[11]
		i_control.lines_to_go_mod[1]
		i_control.lines_to_go_mod[2]
		i_control.lines_to_go_mod[3]
		i_control.lines_to_go_mod[4]
		i_control.lines_to_go_mod[5]
		i_control.lines_to_go_mod[6]
		i_control.lines_to_go_mod[7]
		i_control.lines_to_go_mod[8]
		i_control.lines_to_go_mod[9]
		i_control.lines_to_go_mod[10]
		i_control.lines_to_go_mod[11]
		i_control.lines_to_load[3]
		i_control.lines_to_load[4]
		i_control.lines_to_load[7]
		i_control.lines_to_load[8]
		i_control.lines_to_load[9]
		i_control.lines_to_load[10]
		i_control.lines_to_load[11]
		i_control.lines_to_load_0_mod[0]
		i_control.lines_to_load_m1_0_mod[0]
		i_control.lines_to_load_m1_0_mod[1]
		i_control.lines_to_load_m1_mod[2]
		i_control.lines_to_load_m1_mod[3]
		i_control.lines_to_load_m1_mod[4]
		i_control.lines_to_load_m1_mod[5]
		i_control.lines_to_load_m1_mod[6]
		i_control.lines_to_load_m1_mod[7]
		i_control.lines_to_load_m1_mod[8]
		i_control.lines_to_load_m1_mod[9]
		i_control.lines_to_load_m1_mod[10]
		i_control.lines_to_load_m1_mod[11]
		i_control.lines_to_load_ps_0_mod[0]
		i_control.lines_to_load_ps_0_mod[1]
		i_control.lines_to_load_ps_mod[2]
		i_control.lines_to_load_ps_mod[3]
		i_control.lines_to_load_ps_mod[4]
		i_control.lines_to_load_ps_mod[5]
		i_control.lines_to_load_ps_mod[6]
		i_control.lines_to_load_ps_mod[7]
		i_control.lines_to_load_ps_mod[8]
		i_control.lines_to_load_ps_mod[9]
		i_control.lines_to_load_ps_mod[10]
		i_control.lines_to_load_ps_mod[11]
		i_control.matrix_v_start_0[0]
		i_control.matrix_v_start_0[1]
		i_control.matrix_v_start_0[2]
		i_control.matrix_v_start_0[3]
		i_control.matrix_v_start_0[4]
		i_control.matrix_v_start_0[5]
		i_control.matrix_v_start_0[6]
		i_control.matrix_v_start_0[7]
		i_control.matrix_v_start_0[8]
		i_control.matrix_v_start_0[9]
		i_control.matrix_v_start_0[10]
		i_control.matrix_v_start_0[11]
		i_control.mlp_matrix_addr[6]
		i_control.mlp_matrix_addr_2d[6]
		i_control.mlp_matrix_addr_d[6]
		i_control.rvalid_d
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[0]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[1]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[2]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[3]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[4]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[5]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[6]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[7]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[8]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[9]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[10]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[11]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[12]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[13]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[14]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[15]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[16]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[17]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[18]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[19]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[20]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[21]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[22]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[23]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[24]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[25]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[26]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[27]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[28]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[29]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[30]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[31]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[32]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[33]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[34]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[35]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[36]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[37]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[38]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[39]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[40]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[41]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[42]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[43]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[44]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[45]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[46]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[47]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[48]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[49]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[50]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[51]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[52]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[53]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[54]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[55]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[56]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[57]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[58]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[59]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[60]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[61]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[62]
		i_mlp_multi.i_dp_16_8x8.bram_wr_data[63]
		i_mlp_multi.i_dp_16_8x8.wren_del
		i_out_fifo.addr_state[0]
		i_out_fifo.arb_count[0]
		i_out_fifo.arb_count[1]
		i_out_fifo.gb_addr_offset\[0\]\.addr_offset_next\[0\]_0_mod[0]
		i_out_fifo.gb_addr_offset\[0\]\.addr_offset_next\[0\]_0_mod[1]
		i_out_fifo.gb_addr_offset\[0\]\.addr_offset_next\[0\]_0_mod[2]
		i_out_fifo.gb_addr_offset\[0\]\.addr_offset_next\[0\]_0_mod[3]
		i_out_fifo.gb_addr_offset\[0\]\.addr_offset_next\[0\]_0_mod[4]
		i_out_fifo.gb_addr_offset\[0\]\.addr_offset_next\[0\]_0_mod[5]
		i_out_fifo.gb_addr_offset\[0\]\.addr_offset_next\[0\]_0_mod[6]
		i_out_fifo.gb_addr_offset\[0\]\.addr_offset_next\[0\]_0_mod[7]
		i_out_fifo.gb_addr_offset\[0\]\.addr_offset_next\[0\]_0_mod[8]
		i_out_fifo.gb_addr_offset\[0\]\.addr_offset_next\[0\]_0_mod[9]
		i_out_fifo.gb_addr_offset\[0\]\.addr_offset_next\[0\]_0_mod[10]
		i_out_fifo.gb_addr_offset\[0\]\.addr_offset_next\[0\]_0_mod[11]
		i_out_fifo.gb_addr_offset\[0\]\.addr_offset_next\[0\]_0_mod[12]
		i_out_fifo.gb_addr_offset\[0\]\.addr_offset_next\[0\]_0_mod[13]
		i_out_fifo.gb_addr_offset\[0\]\.addr_offset_next\[0\]_0_mod[14]
		i_out_fifo.gb_addr_offset\[0\]\.addr_offset_next\[0\]_0_mod[15]
		i_out_fifo.gb_addr_offset\[1\]\.addr_offset_next\[1\]_0_mod[0]
		i_out_fifo.gb_addr_offset\[1\]\.addr_offset_next\[1\]_0_mod[1]
		i_out_fifo.gb_addr_offset\[1\]\.addr_offset_next\[1\]_0_mod[2]
		i_out_fifo.gb_addr_offset\[1\]\.addr_offset_next\[1\]_0_mod[3]
		i_out_fifo.gb_addr_offset\[1\]\.addr_offset_next\[1\]_0_mod[4]
		i_out_fifo.gb_addr_offset\[1\]\.addr_offset_next\[1\]_0_mod[5]
		i_out_fifo.gb_addr_offset\[1\]\.addr_offset_next\[1\]_0_mod[6]
		i_out_fifo.gb_addr_offset\[1\]\.addr_offset_next\[1\]_0_mod[7]
		i_out_fifo.gb_addr_offset\[1\]\.addr_offset_next\[1\]_0_mod[8]
		i_out_fifo.gb_addr_offset\[1\]\.addr_offset_next\[1\]_0_mod[9]
		i_out_fifo.gb_addr_offset\[1\]\.addr_offset_next\[1\]_0_mod[10]
		i_out_fifo.gb_addr_offset\[1\]\.addr_offset_next\[1\]_0_mod[11]
		i_out_fifo.gb_addr_offset\[1\]\.addr_offset_next\[1\]_0_mod[12]
		i_out_fifo.gb_addr_offset\[1\]\.addr_offset_next\[1\]_0_mod[13]
		i_out_fifo.gb_addr_offset\[1\]\.addr_offset_next\[1\]_0_mod[14]
		i_out_fifo.gb_addr_offset\[1\]\.addr_offset_next\[1\]_0_mod[15]
		i_out_fifo.gb_addr_offset\[2\]\.addr_offset_next\[2\]_0_mod[0]
		i_out_fifo.gb_addr_offset\[2\]\.addr_offset_next\[2\]_0_mod[1]
		i_out_fifo.gb_addr_offset\[2\]\.addr_offset_next\[2\]_0_mod[2]
		i_out_fifo.gb_addr_offset\[2\]\.addr_offset_next\[2\]_0_mod[3]
		i_out_fifo.gb_addr_offset\[2\]\.addr_offset_next\[2\]_0_mod[4]
		i_out_fifo.gb_addr_offset\[2\]\.addr_offset_next\[2\]_0_mod[5]
		i_out_fifo.gb_addr_offset\[2\]\.addr_offset_next\[2\]_0_mod[6]
		i_out_fifo.gb_addr_offset\[2\]\.addr_offset_next\[2\]_0_mod[7]
		i_out_fifo.gb_addr_offset\[2\]\.addr_offset_next\[2\]_0_mod[8]
		i_out_fifo.gb_addr_offset\[2\]\.addr_offset_next\[2\]_0_mod[9]
		i_out_fifo.gb_addr_offset\[2\]\.addr_offset_next\[2\]_0_mod[10]
		i_out_fifo.gb_addr_offset\[2\]\.addr_offset_next\[2\]_0_mod[11]
		i_out_fifo.gb_addr_offset\[2\]\.addr_offset_next\[2\]_0_mod[12]
		i_out_fifo.gb_addr_offset\[2\]\.addr_offset_next\[2\]_0_mod[13]
		i_out_fifo.gb_addr_offset\[2\]\.addr_offset_next\[2\]_0_mod[14]
		i_out_fifo.gb_addr_offset\[2\]\.addr_offset_next\[2\]_0_mod[15]
		i_out_fifo.gb_addr_offset\[3\]\.addr_offset_next\[3\]_0_mod[0]
		i_out_fifo.gb_addr_offset\[3\]\.addr_offset_next\[3\]_0_mod[1]
		i_out_fifo.gb_addr_offset\[3\]\.addr_offset_next\[3\]_0_mod[2]
		i_out_fifo.gb_addr_offset\[3\]\.addr_offset_next\[3\]_0_mod[3]
		i_out_fifo.gb_addr_offset\[3\]\.addr_offset_next\[3\]_0_mod[4]
		i_out_fifo.gb_addr_offset\[3\]\.addr_offset_next\[3\]_0_mod[5]
		i_out_fifo.gb_addr_offset\[3\]\.addr_offset_next\[3\]_0_mod[6]
		i_out_fifo.gb_addr_offset\[3\]\.addr_offset_next\[3\]_0_mod[7]
		i_out_fifo.gb_addr_offset\[3\]\.addr_offset_next\[3\]_0_mod[8]
		i_out_fifo.gb_addr_offset\[3\]\.addr_offset_next\[3\]_0_mod[9]
		i_out_fifo.gb_addr_offset\[3\]\.addr_offset_next\[3\]_0_mod[10]
		i_out_fifo.gb_addr_offset\[3\]\.addr_offset_next\[3\]_0_mod[11]
		i_out_fifo.gb_addr_offset\[3\]\.addr_offset_next\[3\]_0_mod[12]
		i_out_fifo.gb_addr_offset\[3\]\.addr_offset_next\[3\]_0_mod[13]
		i_out_fifo.gb_addr_offset\[3\]\.addr_offset_next\[3\]_0_mod[14]
		i_out_fifo.gb_addr_offset\[3\]\.addr_offset_next\[3\]_0_mod[15]
		i_out_fifo.gb_arb\[0\]\.mlp_req[0]
		i_out_fifo.gb_arb\[1\]\.mlp_req[1]
		i_out_fifo.gb_arb\[2\]\.mlp_req[2]
		i_out_fifo.gb_arb\[3\]\.mlp_req[3]
		i_out_fifo.mlp_ack[0]
		i_out_fifo.mlp_ack[1]
		i_out_fifo.mlp_ack[2]
		i_out_fifo.mlp_ack[3]

New registers created by retiming :
		i_control.gb_per_clk[0].pipe_rstn_1_ret
		i_control.gb_per_clk[0].pipe_rstn_1_ret_0
		i_control.in_fifo_rd_addr_mod_ret
		i_control.in_fifo_rd_addr_mod_ret_1
		i_control.in_fifo_rd_addr_mod_ret_2
		i_control.in_fifo_rd_addr_mod_ret_3
		i_control.in_fifo_rd_addr_mod_ret_4
		i_control.in_fifo_rd_addr_mod_ret_5
		i_control.in_fifo_rd_addr_mod_ret_20
		i_control.in_fifo_rd_addr_mod_ret_21
		i_control.in_fifo_rd_addr_mod_ret_22
		i_control.in_fifo_rd_addr_mod_ret_23
		i_control.in_fifo_rd_addr_mod_ret_24
		i_control.in_fifo_rd_addr_mod_ret_25
		i_control.in_fifo_rd_addr_mod_ret_26
		i_control.in_fifo_rd_addr_mod_ret_27
		i_control.in_fifo_rd_addr_mod_ret_28
		i_control.in_fifo_rd_addr_mod_ret_29
		i_control.in_fifo_rd_addr_mod_ret_30
		i_control.in_fifo_rd_addr_mod_ret_31
		i_control.in_fifo_rd_addr_mod_ret_32
		i_control.in_fifo_rd_addr_mod_ret_33
		i_control.in_fifo_rd_addr_mod_ret_34
		i_control.in_fifo_rd_addr_mod_ret_35
		i_control.in_fifo_rd_addr_mod_ret_36
		i_control.in_fifo_rd_addr_mod_ret_37
		i_control.in_fifo_rd_addr_mod_ret_38
		i_control.in_fifo_rd_addr_mod_ret_39
		i_control.in_fifo_rd_addr_mod_ret_40
		i_control.in_fifo_rd_addr_mod_ret_41
		i_control.line_read_num_0_ret
		i_control.lines_to_load_ret
		i_control.lines_to_load_ret_0
		i_control.matrix_h_start_0_mod_ret_1
		i_control.matrix_v_start_0_ret_1
		i_control.matrix_v_start_ls_height_mod_ret
		i_control.matrix_v_start_ls_height_mod_ret_0
		i_control.rvalid_d_ret_1
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_2
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_3
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_4
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_6
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_7
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_11
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_12
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_16
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_17
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_21
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_22
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_26
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_27
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_31
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_32
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_35
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_36
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_37
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_39
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_41
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_42
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_46
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_47
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_48
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_51
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_52
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_56
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_57
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_61
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_62
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_66
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_67
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_71
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_72
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_76
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_77
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_80
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_81
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_82
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_84
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_86
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_87
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_91
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_92
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_93
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_96
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_97
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_101
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_102
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_106
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_107
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_111
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_112
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_116
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_117
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_121
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_122
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_125
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_126
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_127
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_129
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_131
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_132
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_136
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_137
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_138
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_141
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_142
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_146
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_147
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_151
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_152
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_156
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_157
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_161
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_162
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_166
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_167
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_170
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_171
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_172
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_174
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_176
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_177
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_181
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_182
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_183
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_186
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_187
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_191
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_192
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_196
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_197
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_201
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_202
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_206
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_207
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_211
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_212
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_215
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_216
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_217
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_219
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_221
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_222
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_226
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_227
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_228
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_231
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_232
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_236
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_237
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_241
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_242
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_246
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_247
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_251
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_252
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_256
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_257
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_260
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_261
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_262
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_266
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_267
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_271
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_272
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_273
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_276
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_277
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_281
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_282
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_284
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_286
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_287
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_289
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_291
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_292
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_296
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_297
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_301
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_302
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_305
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_306
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_307
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_309
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_311
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_312
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_314
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_315
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_316
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_317
		i_mlp_multi.i_dp_16_8x8.bram_wr_data_ret_318
		i_out_fifo.addr_state_ret
		i_out_fifo.addr_state_ret_1
		i_out_fifo.addr_state_ret_2
		i_out_fifo.addr_state_ret_3
		i_out_fifo.arb_count_ret_0
		i_out_fifo.arb_count_ret_3
		i_out_fifo.arb_count_ret_4
		i_out_fifo.arb_count_ret_5
		i_out_fifo.arb_count_ret_6
		i_out_fifo.arb_count_ret_7
		i_out_fifo.gb_addr_offset[0].addr_offset_next[0]_0_mod_ret
		i_out_fifo.gb_addr_offset[0].addr_offset_next[0]_0_mod_ret_1
		i_out_fifo.gb_addr_offset[0].addr_offset_next[0]_0_mod_ret_2
		i_out_fifo.gb_addr_offset[0].addr_offset_next[0]_0_mod_ret_3
		i_out_fifo.gb_addr_offset[0].addr_offset_next[0]_0_mod_ret_4
		i_out_fifo.gb_addr_offset[0].addr_offset_next[0]_0_mod_ret_5
		i_out_fifo.gb_addr_offset[0].addr_offset_next[0]_0_mod_ret_6
		i_out_fifo.gb_addr_offset[0].addr_offset_next[0]_0_mod_ret_7
		i_out_fifo.gb_addr_offset[0].addr_offset_next[0]_0_mod_ret_8
		i_out_fifo.gb_addr_offset[0].addr_offset_next[0]_0_mod_ret_9
		i_out_fifo.gb_addr_offset[0].addr_offset_next[0]_0_mod_ret_10
		i_out_fifo.gb_addr_offset[0].addr_offset_next[0]_0_mod_ret_11
		i_out_fifo.gb_addr_offset[0].addr_offset_next[0]_0_mod_ret_12
		i_out_fifo.gb_addr_offset[0].addr_offset_next[0]_0_mod_ret_13
		i_out_fifo.gb_addr_offset[0].addr_offset_next[0]_0_mod_ret_14
		i_out_fifo.gb_addr_offset[0].addr_offset_next[0]_0_mod_ret_15
		i_out_fifo.gb_addr_offset[1].addr_offset_next[1]_0_mod_ret
		i_out_fifo.gb_addr_offset[1].addr_offset_next[1]_0_mod_ret_1
		i_out_fifo.gb_addr_offset[1].addr_offset_next[1]_0_mod_ret_2
		i_out_fifo.gb_addr_offset[1].addr_offset_next[1]_0_mod_ret_3
		i_out_fifo.gb_addr_offset[1].addr_offset_next[1]_0_mod_ret_4
		i_out_fifo.gb_addr_offset[1].addr_offset_next[1]_0_mod_ret_5
		i_out_fifo.gb_addr_offset[1].addr_offset_next[1]_0_mod_ret_6
		i_out_fifo.gb_addr_offset[1].addr_offset_next[1]_0_mod_ret_7
		i_out_fifo.gb_addr_offset[1].addr_offset_next[1]_0_mod_ret_8
		i_out_fifo.gb_addr_offset[1].addr_offset_next[1]_0_mod_ret_9
		i_out_fifo.gb_addr_offset[1].addr_offset_next[1]_0_mod_ret_10
		i_out_fifo.gb_addr_offset[1].addr_offset_next[1]_0_mod_ret_11
		i_out_fifo.gb_addr_offset[1].addr_offset_next[1]_0_mod_ret_12
		i_out_fifo.gb_addr_offset[1].addr_offset_next[1]_0_mod_ret_13
		i_out_fifo.gb_addr_offset[1].addr_offset_next[1]_0_mod_ret_14
		i_out_fifo.gb_addr_offset[1].addr_offset_next[1]_0_mod_ret_15
		i_out_fifo.gb_addr_offset[2].addr_offset_next[2]_0_mod_ret
		i_out_fifo.gb_addr_offset[2].addr_offset_next[2]_0_mod_ret_1
		i_out_fifo.gb_addr_offset[2].addr_offset_next[2]_0_mod_ret_2
		i_out_fifo.gb_addr_offset[2].addr_offset_next[2]_0_mod_ret_3
		i_out_fifo.gb_addr_offset[2].addr_offset_next[2]_0_mod_ret_4
		i_out_fifo.gb_addr_offset[2].addr_offset_next[2]_0_mod_ret_5
		i_out_fifo.gb_addr_offset[2].addr_offset_next[2]_0_mod_ret_6
		i_out_fifo.gb_addr_offset[2].addr_offset_next[2]_0_mod_ret_7
		i_out_fifo.gb_addr_offset[2].addr_offset_next[2]_0_mod_ret_8
		i_out_fifo.gb_addr_offset[2].addr_offset_next[2]_0_mod_ret_9
		i_out_fifo.gb_addr_offset[2].addr_offset_next[2]_0_mod_ret_10
		i_out_fifo.gb_addr_offset[2].addr_offset_next[2]_0_mod_ret_11
		i_out_fifo.gb_addr_offset[2].addr_offset_next[2]_0_mod_ret_12
		i_out_fifo.gb_addr_offset[2].addr_offset_next[2]_0_mod_ret_13
		i_out_fifo.gb_addr_offset[2].addr_offset_next[2]_0_mod_ret_14
		i_out_fifo.gb_addr_offset[2].addr_offset_next[2]_0_mod_ret_15
		i_out_fifo.gb_addr_offset[3].addr_offset_next[3]_0_mod_ret
		i_out_fifo.gb_addr_offset[3].addr_offset_next[3]_0_mod_ret_1
		i_out_fifo.gb_addr_offset[3].addr_offset_next[3]_0_mod_ret_2
		i_out_fifo.gb_addr_offset[3].addr_offset_next[3]_0_mod_ret_3
		i_out_fifo.gb_addr_offset[3].addr_offset_next[3]_0_mod_ret_4
		i_out_fifo.gb_addr_offset[3].addr_offset_next[3]_0_mod_ret_5
		i_out_fifo.gb_addr_offset[3].addr_offset_next[3]_0_mod_ret_6
		i_out_fifo.gb_addr_offset[3].addr_offset_next[3]_0_mod_ret_7
		i_out_fifo.gb_addr_offset[3].addr_offset_next[3]_0_mod_ret_8
		i_out_fifo.gb_addr_offset[3].addr_offset_next[3]_0_mod_ret_9
		i_out_fifo.gb_addr_offset[3].addr_offset_next[3]_0_mod_ret_10
		i_out_fifo.gb_addr_offset[3].addr_offset_next[3]_0_mod_ret_11
		i_out_fifo.gb_addr_offset[3].addr_offset_next[3]_0_mod_ret_12
		i_out_fifo.gb_addr_offset[3].addr_offset_next[3]_0_mod_ret_13
		i_out_fifo.gb_addr_offset[3].addr_offset_next[3]_0_mod_ret_14
		i_out_fifo.gb_addr_offset[3].addr_offset_next[3]_0_mod_ret_15
		i_out_fifo.gb_arb[0].mlp_req_ret
		i_out_fifo.gb_arb[0].mlp_req_ret_1
		i_out_fifo.gb_arb[1].mlp_req_ret
		i_out_fifo.gb_arb[1].mlp_req_ret_1
		i_out_fifo.gb_arb[2].mlp_req_ret
		i_out_fifo.gb_arb[2].mlp_req_ret_1
		i_out_fifo.gb_arb[2].mlp_req_ret_2
		i_out_fifo.gb_arb[3].mlp_req_ret
		i_out_fifo.gb_arb[3].mlp_req_ret_1
		i_out_fifo.gb_arb[3].mlp_req_ret_2
		i_out_fifo.mlp_ack_ret
		i_out_fifo.mlp_ack_ret_0
		i_out_fifo.mlp_ack_ret_1
		i_out_fifo.mlp_ack_ret_2
		i_out_fifo.mlp_ack_ret_3
		i_out_fifo.mlp_ack_ret_4
		i_out_fifo.mlp_ack_ret_5
		i_out_fifo.mlp_ack_ret_6
		i_out_fifo.mlp_ack_ret_7
		i_out_fifo.mlp_ack_ret_8
		i_out_fifo.mlp_ack_ret_9
		i_out_fifo.mlp_ack_ret_10
		i_out_fifo.mlp_ack_ret_11
		i_out_fifo.mlp_ack_ret_12
		i_out_fifo.mlp_ack_ret_13
		i_out_fifo.mlp_ack_ret_14
		i_out_fifo.mlp_ack_ret_15
		i_out_fifo.mlp_ack_ret_16
		i_out_fifo.mlp_ack_ret_17
		i_out_fifo.mlp_ack_ret_18


		#####   END RETIMING REPORT  #####

