
genevGOf446xx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000757c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e4  0800774c  0800774c  0000874c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a30  08007a30  000095d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007a30  08007a30  00008a30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007a38  08007a38  000095d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a38  08007a38  00008a38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007a3c  08007a3c  00008a3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000005d4  20000000  08007a40  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000452c  200005d8  08008014  000095d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20004b04  08008014  00009b04  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000095d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000487a7  00000000  00000000  00009604  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000943a  00000000  00000000  00051dab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001fb8  00000000  00000000  0005b1e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002962  00000000  00000000  0005d1a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f127  00000000  00000000  0005fb02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000448d7  00000000  00000000  0008ec29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f9e7e  00000000  00000000  000d3500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001cd37e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000547c  00000000  00000000  001cd3c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 00014d8f  00000000  00000000  001d2840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000086  00000000  00000000  001e75cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200005d8 	.word	0x200005d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007734 	.word	0x08007734

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200005dc 	.word	0x200005dc
 800020c:	08007734 	.word	0x08007734

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b96a 	b.w	80004fc <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	460c      	mov	r4, r1
 8000248:	2b00      	cmp	r3, #0
 800024a:	d14e      	bne.n	80002ea <__udivmoddi4+0xaa>
 800024c:	4694      	mov	ip, r2
 800024e:	458c      	cmp	ip, r1
 8000250:	4686      	mov	lr, r0
 8000252:	fab2 f282 	clz	r2, r2
 8000256:	d962      	bls.n	800031e <__udivmoddi4+0xde>
 8000258:	b14a      	cbz	r2, 800026e <__udivmoddi4+0x2e>
 800025a:	f1c2 0320 	rsb	r3, r2, #32
 800025e:	4091      	lsls	r1, r2
 8000260:	fa20 f303 	lsr.w	r3, r0, r3
 8000264:	fa0c fc02 	lsl.w	ip, ip, r2
 8000268:	4319      	orrs	r1, r3
 800026a:	fa00 fe02 	lsl.w	lr, r0, r2
 800026e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000272:	fa1f f68c 	uxth.w	r6, ip
 8000276:	fbb1 f4f7 	udiv	r4, r1, r7
 800027a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800027e:	fb07 1114 	mls	r1, r7, r4, r1
 8000282:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000286:	fb04 f106 	mul.w	r1, r4, r6
 800028a:	4299      	cmp	r1, r3
 800028c:	d90a      	bls.n	80002a4 <__udivmoddi4+0x64>
 800028e:	eb1c 0303 	adds.w	r3, ip, r3
 8000292:	f104 30ff 	add.w	r0, r4, #4294967295
 8000296:	f080 8112 	bcs.w	80004be <__udivmoddi4+0x27e>
 800029a:	4299      	cmp	r1, r3
 800029c:	f240 810f 	bls.w	80004be <__udivmoddi4+0x27e>
 80002a0:	3c02      	subs	r4, #2
 80002a2:	4463      	add	r3, ip
 80002a4:	1a59      	subs	r1, r3, r1
 80002a6:	fa1f f38e 	uxth.w	r3, lr
 80002aa:	fbb1 f0f7 	udiv	r0, r1, r7
 80002ae:	fb07 1110 	mls	r1, r7, r0, r1
 80002b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002b6:	fb00 f606 	mul.w	r6, r0, r6
 80002ba:	429e      	cmp	r6, r3
 80002bc:	d90a      	bls.n	80002d4 <__udivmoddi4+0x94>
 80002be:	eb1c 0303 	adds.w	r3, ip, r3
 80002c2:	f100 31ff 	add.w	r1, r0, #4294967295
 80002c6:	f080 80fc 	bcs.w	80004c2 <__udivmoddi4+0x282>
 80002ca:	429e      	cmp	r6, r3
 80002cc:	f240 80f9 	bls.w	80004c2 <__udivmoddi4+0x282>
 80002d0:	4463      	add	r3, ip
 80002d2:	3802      	subs	r0, #2
 80002d4:	1b9b      	subs	r3, r3, r6
 80002d6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002da:	2100      	movs	r1, #0
 80002dc:	b11d      	cbz	r5, 80002e6 <__udivmoddi4+0xa6>
 80002de:	40d3      	lsrs	r3, r2
 80002e0:	2200      	movs	r2, #0
 80002e2:	e9c5 3200 	strd	r3, r2, [r5]
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d905      	bls.n	80002fa <__udivmoddi4+0xba>
 80002ee:	b10d      	cbz	r5, 80002f4 <__udivmoddi4+0xb4>
 80002f0:	e9c5 0100 	strd	r0, r1, [r5]
 80002f4:	2100      	movs	r1, #0
 80002f6:	4608      	mov	r0, r1
 80002f8:	e7f5      	b.n	80002e6 <__udivmoddi4+0xa6>
 80002fa:	fab3 f183 	clz	r1, r3
 80002fe:	2900      	cmp	r1, #0
 8000300:	d146      	bne.n	8000390 <__udivmoddi4+0x150>
 8000302:	42a3      	cmp	r3, r4
 8000304:	d302      	bcc.n	800030c <__udivmoddi4+0xcc>
 8000306:	4290      	cmp	r0, r2
 8000308:	f0c0 80f0 	bcc.w	80004ec <__udivmoddi4+0x2ac>
 800030c:	1a86      	subs	r6, r0, r2
 800030e:	eb64 0303 	sbc.w	r3, r4, r3
 8000312:	2001      	movs	r0, #1
 8000314:	2d00      	cmp	r5, #0
 8000316:	d0e6      	beq.n	80002e6 <__udivmoddi4+0xa6>
 8000318:	e9c5 6300 	strd	r6, r3, [r5]
 800031c:	e7e3      	b.n	80002e6 <__udivmoddi4+0xa6>
 800031e:	2a00      	cmp	r2, #0
 8000320:	f040 8090 	bne.w	8000444 <__udivmoddi4+0x204>
 8000324:	eba1 040c 	sub.w	r4, r1, ip
 8000328:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800032c:	fa1f f78c 	uxth.w	r7, ip
 8000330:	2101      	movs	r1, #1
 8000332:	fbb4 f6f8 	udiv	r6, r4, r8
 8000336:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800033a:	fb08 4416 	mls	r4, r8, r6, r4
 800033e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000342:	fb07 f006 	mul.w	r0, r7, r6
 8000346:	4298      	cmp	r0, r3
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0x11c>
 800034a:	eb1c 0303 	adds.w	r3, ip, r3
 800034e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0x11a>
 8000354:	4298      	cmp	r0, r3
 8000356:	f200 80cd 	bhi.w	80004f4 <__udivmoddi4+0x2b4>
 800035a:	4626      	mov	r6, r4
 800035c:	1a1c      	subs	r4, r3, r0
 800035e:	fa1f f38e 	uxth.w	r3, lr
 8000362:	fbb4 f0f8 	udiv	r0, r4, r8
 8000366:	fb08 4410 	mls	r4, r8, r0, r4
 800036a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800036e:	fb00 f707 	mul.w	r7, r0, r7
 8000372:	429f      	cmp	r7, r3
 8000374:	d908      	bls.n	8000388 <__udivmoddi4+0x148>
 8000376:	eb1c 0303 	adds.w	r3, ip, r3
 800037a:	f100 34ff 	add.w	r4, r0, #4294967295
 800037e:	d202      	bcs.n	8000386 <__udivmoddi4+0x146>
 8000380:	429f      	cmp	r7, r3
 8000382:	f200 80b0 	bhi.w	80004e6 <__udivmoddi4+0x2a6>
 8000386:	4620      	mov	r0, r4
 8000388:	1bdb      	subs	r3, r3, r7
 800038a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800038e:	e7a5      	b.n	80002dc <__udivmoddi4+0x9c>
 8000390:	f1c1 0620 	rsb	r6, r1, #32
 8000394:	408b      	lsls	r3, r1
 8000396:	fa22 f706 	lsr.w	r7, r2, r6
 800039a:	431f      	orrs	r7, r3
 800039c:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a0:	fa04 f301 	lsl.w	r3, r4, r1
 80003a4:	ea43 030c 	orr.w	r3, r3, ip
 80003a8:	40f4      	lsrs	r4, r6
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	0c38      	lsrs	r0, r7, #16
 80003b0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003b4:	fbb4 fef0 	udiv	lr, r4, r0
 80003b8:	fa1f fc87 	uxth.w	ip, r7
 80003bc:	fb00 441e 	mls	r4, r0, lr, r4
 80003c0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003c4:	fb0e f90c 	mul.w	r9, lr, ip
 80003c8:	45a1      	cmp	r9, r4
 80003ca:	fa02 f201 	lsl.w	r2, r2, r1
 80003ce:	d90a      	bls.n	80003e6 <__udivmoddi4+0x1a6>
 80003d0:	193c      	adds	r4, r7, r4
 80003d2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003d6:	f080 8084 	bcs.w	80004e2 <__udivmoddi4+0x2a2>
 80003da:	45a1      	cmp	r9, r4
 80003dc:	f240 8081 	bls.w	80004e2 <__udivmoddi4+0x2a2>
 80003e0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003e4:	443c      	add	r4, r7
 80003e6:	eba4 0409 	sub.w	r4, r4, r9
 80003ea:	fa1f f983 	uxth.w	r9, r3
 80003ee:	fbb4 f3f0 	udiv	r3, r4, r0
 80003f2:	fb00 4413 	mls	r4, r0, r3, r4
 80003f6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003fa:	fb03 fc0c 	mul.w	ip, r3, ip
 80003fe:	45a4      	cmp	ip, r4
 8000400:	d907      	bls.n	8000412 <__udivmoddi4+0x1d2>
 8000402:	193c      	adds	r4, r7, r4
 8000404:	f103 30ff 	add.w	r0, r3, #4294967295
 8000408:	d267      	bcs.n	80004da <__udivmoddi4+0x29a>
 800040a:	45a4      	cmp	ip, r4
 800040c:	d965      	bls.n	80004da <__udivmoddi4+0x29a>
 800040e:	3b02      	subs	r3, #2
 8000410:	443c      	add	r4, r7
 8000412:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000416:	fba0 9302 	umull	r9, r3, r0, r2
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	429c      	cmp	r4, r3
 8000420:	46ce      	mov	lr, r9
 8000422:	469c      	mov	ip, r3
 8000424:	d351      	bcc.n	80004ca <__udivmoddi4+0x28a>
 8000426:	d04e      	beq.n	80004c6 <__udivmoddi4+0x286>
 8000428:	b155      	cbz	r5, 8000440 <__udivmoddi4+0x200>
 800042a:	ebb8 030e 	subs.w	r3, r8, lr
 800042e:	eb64 040c 	sbc.w	r4, r4, ip
 8000432:	fa04 f606 	lsl.w	r6, r4, r6
 8000436:	40cb      	lsrs	r3, r1
 8000438:	431e      	orrs	r6, r3
 800043a:	40cc      	lsrs	r4, r1
 800043c:	e9c5 6400 	strd	r6, r4, [r5]
 8000440:	2100      	movs	r1, #0
 8000442:	e750      	b.n	80002e6 <__udivmoddi4+0xa6>
 8000444:	f1c2 0320 	rsb	r3, r2, #32
 8000448:	fa20 f103 	lsr.w	r1, r0, r3
 800044c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000450:	fa24 f303 	lsr.w	r3, r4, r3
 8000454:	4094      	lsls	r4, r2
 8000456:	430c      	orrs	r4, r1
 8000458:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800045c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000460:	fa1f f78c 	uxth.w	r7, ip
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3110 	mls	r1, r8, r0, r3
 800046c:	0c23      	lsrs	r3, r4, #16
 800046e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000472:	fb00 f107 	mul.w	r1, r0, r7
 8000476:	4299      	cmp	r1, r3
 8000478:	d908      	bls.n	800048c <__udivmoddi4+0x24c>
 800047a:	eb1c 0303 	adds.w	r3, ip, r3
 800047e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000482:	d22c      	bcs.n	80004de <__udivmoddi4+0x29e>
 8000484:	4299      	cmp	r1, r3
 8000486:	d92a      	bls.n	80004de <__udivmoddi4+0x29e>
 8000488:	3802      	subs	r0, #2
 800048a:	4463      	add	r3, ip
 800048c:	1a5b      	subs	r3, r3, r1
 800048e:	b2a4      	uxth	r4, r4
 8000490:	fbb3 f1f8 	udiv	r1, r3, r8
 8000494:	fb08 3311 	mls	r3, r8, r1, r3
 8000498:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800049c:	fb01 f307 	mul.w	r3, r1, r7
 80004a0:	42a3      	cmp	r3, r4
 80004a2:	d908      	bls.n	80004b6 <__udivmoddi4+0x276>
 80004a4:	eb1c 0404 	adds.w	r4, ip, r4
 80004a8:	f101 36ff 	add.w	r6, r1, #4294967295
 80004ac:	d213      	bcs.n	80004d6 <__udivmoddi4+0x296>
 80004ae:	42a3      	cmp	r3, r4
 80004b0:	d911      	bls.n	80004d6 <__udivmoddi4+0x296>
 80004b2:	3902      	subs	r1, #2
 80004b4:	4464      	add	r4, ip
 80004b6:	1ae4      	subs	r4, r4, r3
 80004b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004bc:	e739      	b.n	8000332 <__udivmoddi4+0xf2>
 80004be:	4604      	mov	r4, r0
 80004c0:	e6f0      	b.n	80002a4 <__udivmoddi4+0x64>
 80004c2:	4608      	mov	r0, r1
 80004c4:	e706      	b.n	80002d4 <__udivmoddi4+0x94>
 80004c6:	45c8      	cmp	r8, r9
 80004c8:	d2ae      	bcs.n	8000428 <__udivmoddi4+0x1e8>
 80004ca:	ebb9 0e02 	subs.w	lr, r9, r2
 80004ce:	eb63 0c07 	sbc.w	ip, r3, r7
 80004d2:	3801      	subs	r0, #1
 80004d4:	e7a8      	b.n	8000428 <__udivmoddi4+0x1e8>
 80004d6:	4631      	mov	r1, r6
 80004d8:	e7ed      	b.n	80004b6 <__udivmoddi4+0x276>
 80004da:	4603      	mov	r3, r0
 80004dc:	e799      	b.n	8000412 <__udivmoddi4+0x1d2>
 80004de:	4630      	mov	r0, r6
 80004e0:	e7d4      	b.n	800048c <__udivmoddi4+0x24c>
 80004e2:	46d6      	mov	lr, sl
 80004e4:	e77f      	b.n	80003e6 <__udivmoddi4+0x1a6>
 80004e6:	4463      	add	r3, ip
 80004e8:	3802      	subs	r0, #2
 80004ea:	e74d      	b.n	8000388 <__udivmoddi4+0x148>
 80004ec:	4606      	mov	r6, r0
 80004ee:	4623      	mov	r3, r4
 80004f0:	4608      	mov	r0, r1
 80004f2:	e70f      	b.n	8000314 <__udivmoddi4+0xd4>
 80004f4:	3e02      	subs	r6, #2
 80004f6:	4463      	add	r3, ip
 80004f8:	e730      	b.n	800035c <__udivmoddi4+0x11c>
 80004fa:	bf00      	nop

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <powerModeInit>:

static bool POWER_ON = true;

void powerModeInit()
{
	go_powerOnRegister(&POWER_ON);
 8000500:	4801      	ldr	r0, [pc, #4]	@ (8000508 <powerModeInit+0x8>)
 8000502:	f000 b88b 	b.w	800061c <go_powerOnRegister>
 8000506:	bf00      	nop
 8000508:	20000000 	.word	0x20000000

0800050c <changePowerMode>:
}

void changePowerMode()
{
	if(POWER_ON == true)
 800050c:	4b02      	ldr	r3, [pc, #8]	@ (8000518 <changePowerMode+0xc>)
 800050e:	781a      	ldrb	r2, [r3, #0]
 8000510:	b10a      	cbz	r2, 8000516 <changePowerMode+0xa>
	{
		POWER_ON = false;
 8000512:	2200      	movs	r2, #0
 8000514:	701a      	strb	r2, [r3, #0]
	}
}
 8000516:	4770      	bx	lr
 8000518:	20000000 	.word	0x20000000

0800051c <brake_and_throttle_init>:
brakeAndThrottle_t *ptr_brakeAndThrottle;
int16_t torque = 0;

void brake_and_throttle_init()
{
	ptr_brakeAndThrottle->IQ_applied = 0;
 800051c:	4b03      	ldr	r3, [pc, #12]	@ (800052c <brake_and_throttle_init+0x10>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	2200      	movs	r2, #0
 8000522:	801a      	strh	r2, [r3, #0]
	ptr_brakeAndThrottle->throttleTriggered = false;
 8000524:	805a      	strh	r2, [r3, #2]
	ptr_brakeAndThrottle->brakeTriggered   = false;
	ptr_brakeAndThrottle->allowable_rpm = 0;
 8000526:	605a      	str	r2, [r3, #4]
	ptr_brakeAndThrottle->speed_mode_IQmax = 0;
	ptr_brakeAndThrottle->ramp_rate  = 0;
 8000528:	811a      	strh	r2, [r3, #8]
}
 800052a:	4770      	bx	lr
 800052c:	200005f8 	.word	0x200005f8

08000530 <setIQ>:

void setIQ(int16_t IQ)
{
	ptr_brakeAndThrottle->IQ_applied = IQ;
 8000530:	4b01      	ldr	r3, [pc, #4]	@ (8000538 <setIQ+0x8>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	8018      	strh	r0, [r3, #0]
}
 8000536:	4770      	bx	lr
 8000538:	200005f8 	.word	0x200005f8

0800053c <throttleSignalInput>:

int16_t getIQ()
{
	return ptr_brakeAndThrottle->IQ_applied;
 800053c:	4a02      	ldr	r2, [pc, #8]	@ (8000548 <throttleSignalInput+0xc>)
}

void throttleSignalInput()
{
#ifdef DEBUG
    torque = getIQ();
 800053e:	4b03      	ldr	r3, [pc, #12]	@ (800054c <throttleSignalInput+0x10>)
	return ptr_brakeAndThrottle->IQ_applied;
 8000540:	6812      	ldr	r2, [r2, #0]
    torque = getIQ();
 8000542:	8812      	ldrh	r2, [r2, #0]
 8000544:	801a      	strh	r2, [r3, #0]
#endif
#ifdef MOTOR_CONTROL
	accelerateIQMotor(ptr_brakeAndThrottle->IQ_applied,0);
#endif
}
 8000546:	4770      	bx	lr
 8000548:	200005f8 	.word	0x200005f8
 800054c:	200005f4 	.word	0x200005f4

08000550 <refreshThrottleStatus>:
	return ptr_brakeAndThrottle->IQ_applied;
 8000550:	4b04      	ldr	r3, [pc, #16]	@ (8000564 <refreshThrottleStatus+0x14>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	f9b3 2000 	ldrsh.w	r2, [r3]

void refreshThrottleStatus()
{
	if (getIQ() == 0)
 8000558:	2a00      	cmp	r2, #0
 800055a:	d001      	beq.n	8000560 <refreshThrottleStatus+0x10>
	{
		ptr_brakeAndThrottle->throttleTriggered = false;
	}
	else if(getIQ() > 0)
 800055c:	dd01      	ble.n	8000562 <refreshThrottleStatus+0x12>
	{
		ptr_brakeAndThrottle->throttleTriggered = true;
 800055e:	2201      	movs	r2, #1
 8000560:	709a      	strb	r2, [r3, #2]
	}
}
 8000562:	4770      	bx	lr
 8000564:	200005f8 	.word	0x200005f8

08000568 <updateBrakeStatus>:
	return ptr_brakeAndThrottle->throttleTriggered;
}

void updateBrakeStatus(bool status)
{
	ptr_brakeAndThrottle->brakeTriggered = status;
 8000568:	4b01      	ldr	r3, [pc, #4]	@ (8000570 <updateBrakeStatus+0x8>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	70d8      	strb	r0, [r3, #3]
}
 800056e:	4770      	bx	lr
 8000570:	200005f8 	.word	0x200005f8

08000574 <getBrakeStatus>:

bool getBrakeStatus()
{
	return ptr_brakeAndThrottle->brakeTriggered;
 8000574:	4b01      	ldr	r3, [pc, #4]	@ (800057c <getBrakeStatus+0x8>)
 8000576:	681b      	ldr	r3, [r3, #0]
}
 8000578:	78d8      	ldrb	r0, [r3, #3]
 800057a:	4770      	bx	lr
 800057c:	200005f8 	.word	0x200005f8

08000580 <changeSpeedMode>:

void changeSpeedMode(int16_t speed_mode_IQmax, int16_t allowable_rpm, uint16_t ramp_rate)
{
	ptr_brakeAndThrottle->speed_mode_IQmax = speed_mode_IQmax;
 8000580:	4b02      	ldr	r3, [pc, #8]	@ (800058c <changeSpeedMode+0xc>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	80d8      	strh	r0, [r3, #6]
	ptr_brakeAndThrottle->allowable_rpm    = allowable_rpm;
 8000586:	8099      	strh	r1, [r3, #4]
	ptr_brakeAndThrottle->ramp_rate        = ramp_rate;
 8000588:	811a      	strh	r2, [r3, #8]
}
 800058a:	4770      	bx	lr
 800058c:	200005f8 	.word	0x200005f8

08000590 <tail_light_off>:
}

void tail_light_off()
{
    /*The tail light is turned off when we release the brake*/
	tail_light_turnoff();
 8000590:	f006 bf42 	b.w	8007418 <tail_light_turnoff>

08000594 <lightStateChange>:
}

void lightStateChange()
{
 8000594:	b508      	push	{r3, lr}
	if(getBrakeStatus() == true)
 8000596:	f7ff ffed 	bl	8000574 <getBrakeStatus>
 800059a:	b118      	cbz	r0, 80005a4 <lightStateChange+0x10>
	}
	else if(getBrakeStatus() == false)
	{
		tail_light_off();
	}
}
 800059c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	tail_light_flash();
 80005a0:	f006 bf24 	b.w	80073ec <tail_light_flash>
	else if(getBrakeStatus() == false)
 80005a4:	f7ff ffe6 	bl	8000574 <getBrakeStatus>
 80005a8:	b100      	cbz	r0, 80005ac <lightStateChange+0x18>
}
 80005aa:	bd08      	pop	{r3, pc}
 80005ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	tail_light_turnoff();
 80005b0:	f006 bf32 	b.w	8007418 <tail_light_turnoff>

080005b4 <STM32MCP_registerTimer>:
 *
 * @return  None
 */
void STM32MCP_registerTimer(STM32MCP_protocolHandle_t *STM32MCP_CBs)
{
	STM32MCP_protocolHandle = STM32MCP_CBs;
 80005b4:	4b01      	ldr	r3, [pc, #4]	@ (80005bc <STM32MCP_registerTimer+0x8>)
 80005b6:	6018      	str	r0, [r3, #0]
}
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop
 80005bc:	20000600 	.word	0x20000600

080005c0 <timeOutStart>:
 *
 * @return  None
 */
void timeOutStart()
{
	STM32MCP_protocolHandle->timerStart();
 80005c0:	4b01      	ldr	r3, [pc, #4]	@ (80005c8 <timeOutStart+0x8>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	4718      	bx	r3
 80005c8:	20000600 	.word	0x20000600

080005cc <timeOutHandler>:
 *
 * @return  None
 */
void timeOutHandler()
{
	packetLoss++;
 80005cc:	4a05      	ldr	r2, [pc, #20]	@ (80005e4 <timeOutHandler+0x18>)
 80005ce:	7813      	ldrb	r3, [r2, #0]
 80005d0:	3301      	adds	r3, #1
 80005d2:	b2db      	uxtb	r3, r3
	if(packetLoss > MAXIMUM_NUMBER_OF_LOST_PACKETS)
 80005d4:	2b05      	cmp	r3, #5
	packetLoss++;
 80005d6:	7013      	strb	r3, [r2, #0]
	if(packetLoss > MAXIMUM_NUMBER_OF_LOST_PACKETS)
 80005d8:	d800      	bhi.n	80005dc <timeOutHandler+0x10>
	{
		SEND_ERROR_REPORT(TIMEOUT_EXPIRATION);
	}
}
 80005da:	4770      	bx	lr
		SEND_ERROR_REPORT(TIMEOUT_EXPIRATION);
 80005dc:	200a      	movs	r0, #10
 80005de:	f000 b855 	b.w	800068c <SEND_ERROR_REPORT>
 80005e2:	bf00      	nop
 80005e4:	200005fc 	.word	0x200005fc

080005e8 <ES_RunDrivingTasks>:
	osThreadDef(drive, ES_RunDrivingTasks,osPriorityBelowNormal,0,128);
	driveHandle = osThreadCreate(osThread(drive), NULL);
}

void ES_RunDrivingTasks(void const * argument)
{
 80005e8:	b510      	push	{r4, lr}
	priority = osThreadGetPriority(NULL);
 80005ea:	2000      	movs	r0, #0
 80005ec:	f004 f988 	bl	8004900 <osThreadGetPriority>
 80005f0:	4b08      	ldr	r3, [pc, #32]	@ (8000614 <ES_RunDrivingTasks+0x2c>)
 80005f2:	4c09      	ldr	r4, [pc, #36]	@ (8000618 <ES_RunDrivingTasks+0x30>)
 80005f4:	8018      	strh	r0, [r3, #0]
	timeOutStart();
 80005f6:	f7ff ffe3 	bl	80005c0 <timeOutStart>
	for(;;)
	{
		CHECK_MOTOR_STATUS();
 80005fa:	f000 f83f 	bl	800067c <CHECK_MOTOR_STATUS>
		refreshThrottleStatus();
 80005fe:	f7ff ffa7 	bl	8000550 <refreshThrottleStatus>
		lightStateChange();
 8000602:	f7ff ffc7 	bl	8000594 <lightStateChange>
#ifdef DEBUG
		throttleSignalInput();
 8000606:	f7ff ff99 	bl	800053c <throttleSignalInput>
	if(*ptr_drive_POWER_ON == true)
 800060a:	6823      	ldr	r3, [r4, #0]
			//ES_SafetyTask();
			break; /*Please restart again*/
		}
#endif

		if(getPowerMode() == false)
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	2b00      	cmp	r3, #0
 8000610:	d1f3      	bne.n	80005fa <ES_RunDrivingTasks+0x12>
		{
			break;
		}
	}
	/*Shut Down Process Begins*/
}
 8000612:	bd10      	pop	{r4, pc}
 8000614:	20000608 	.word	0x20000608
 8000618:	20000604 	.word	0x20000604

0800061c <go_powerOnRegister>:
	ptr_drive_POWER_ON = ptrpowerOn;
 800061c:	4b01      	ldr	r3, [pc, #4]	@ (8000624 <go_powerOnRegister+0x8>)
 800061e:	6018      	str	r0, [r3, #0]
}
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop
 8000624:	20000604 	.word	0x20000604

08000628 <go_errorReportRegister>:
}
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop

0800062c <GoInit>:
{
 800062c:	b510      	push	{r4, lr}
	osThreadDef(drive, ES_RunDrivingTasks,osPriorityBelowNormal,0,128);
 800062e:	4c0e      	ldr	r4, [pc, #56]	@ (8000668 <GoInit+0x3c>)
{
 8000630:	b088      	sub	sp, #32
	powerModeInit();
 8000632:	f7ff ff65 	bl	8000500 <powerModeInit>
	ERROR_REPORT_INIT();
 8000636:	f000 f81b 	bl	8000670 <ERROR_REPORT_INIT>
	brake_and_throttle_init();
 800063a:	f7ff ff6f 	bl	800051c <brake_and_throttle_init>
	tail_light_off();
 800063e:	f7ff ffa7 	bl	8000590 <tail_light_off>
	UDHAL_TIMEOUT_init();
 8000642:	f006 ff69 	bl	8007518 <UDHAL_TIMEOUT_init>
	osThreadDef(drive, ES_RunDrivingTasks,osPriorityBelowNormal,0,128);
 8000646:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000648:	f10d 0c04 	add.w	ip, sp, #4
 800064c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000650:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000654:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
	driveHandle = osThreadCreate(osThread(drive), NULL);
 8000658:	2100      	movs	r1, #0
 800065a:	a801      	add	r0, sp, #4
 800065c:	f004 f920 	bl	80048a0 <osThreadCreate>
 8000660:	4b02      	ldr	r3, [pc, #8]	@ (800066c <GoInit+0x40>)
 8000662:	6018      	str	r0, [r3, #0]
}
 8000664:	b008      	add	sp, #32
 8000666:	bd10      	pop	{r4, pc}
 8000668:	0800774c 	.word	0x0800774c
 800066c:	2000060c 	.word	0x2000060c

08000670 <ERROR_REPORT_INIT>:
uint8_t ERROR_OCCURRED = MC_NO_ERROR;
uint8_t ERROR_CODE = SYSTEM_NORMAL;

void ERROR_REPORT_INIT()
{
	go_errorReportRegister(&ERROR_OCCURRED);
 8000670:	4801      	ldr	r0, [pc, #4]	@ (8000678 <ERROR_REPORT_INIT+0x8>)
 8000672:	f7ff bfd9 	b.w	8000628 <go_errorReportRegister>
 8000676:	bf00      	nop
 8000678:	20000610 	.word	0x20000610

0800067c <CHECK_MOTOR_STATUS>:
 * @param   None
 *
 * @return  None
 */
void CHECK_MOTOR_STATUS()
{
 800067c:	b508      	push	{r3, lr}
     uint16_t status = MC_GetOccurredFaultsMotor1();
 800067e:	f000 fa09 	bl	8000a94 <MC_GetOccurredFaultsMotor1>
     SEND_ERROR_REPORT(status);
}

void SEND_ERROR_REPORT(uint16_t error_code)
{
    ERROR_OCCURRED = error_code;
 8000682:	4b01      	ldr	r3, [pc, #4]	@ (8000688 <CHECK_MOTOR_STATUS+0xc>)
 8000684:	7018      	strb	r0, [r3, #0]
}
 8000686:	bd08      	pop	{r3, pc}
 8000688:	20000610 	.word	0x20000610

0800068c <SEND_ERROR_REPORT>:
    ERROR_OCCURRED = error_code;
 800068c:	4b01      	ldr	r3, [pc, #4]	@ (8000694 <SEND_ERROR_REPORT+0x8>)
 800068e:	7018      	strb	r0, [r3, #0]
}
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop
 8000694:	20000610 	.word	0x20000610

08000698 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000698:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80006d0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800069c:	480d      	ldr	r0, [pc, #52]	@ (80006d4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800069e:	490e      	ldr	r1, [pc, #56]	@ (80006d8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80006a0:	4a0e      	ldr	r2, [pc, #56]	@ (80006dc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80006a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006a4:	e002      	b.n	80006ac <LoopCopyDataInit>

080006a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006aa:	3304      	adds	r3, #4

080006ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006b0:	d3f9      	bcc.n	80006a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006b2:	4a0b      	ldr	r2, [pc, #44]	@ (80006e0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80006b4:	4c0b      	ldr	r4, [pc, #44]	@ (80006e4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80006b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006b8:	e001      	b.n	80006be <LoopFillZerobss>

080006ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006bc:	3204      	adds	r2, #4

080006be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006c0:	d3fb      	bcc.n	80006ba <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80006c2:	f002 fae9 	bl	8002c98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80006c6:	f006 ffb9 	bl	800763c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80006ca:	f000 f81d 	bl	8000708 <main>
  bx  lr    
 80006ce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80006d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80006d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006d8:	200005d4 	.word	0x200005d4
  ldr r2, =_sidata
 80006dc:	08007a40 	.word	0x08007a40
  ldr r2, =_sbss
 80006e0:	200005d8 	.word	0x200005d8
  ldr r4, =_ebss
 80006e4:	20004b04 	.word	0x20004b04

080006e8 <BusFault_Handler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80006e8:	e7fe      	b.n	80006e8 <BusFault_Handler>
	...

080006ec <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80006ec:	4b04      	ldr	r3, [pc, #16]	@ (8000700 <vApplicationGetIdleTaskMemory+0x14>)
 80006ee:	6003      	str	r3, [r0, #0]
{
 80006f0:	b410      	push	{r4}
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80006f2:	2380      	movs	r3, #128	@ 0x80
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80006f4:	4c03      	ldr	r4, [pc, #12]	@ (8000704 <vApplicationGetIdleTaskMemory+0x18>)
 80006f6:	600c      	str	r4, [r1, #0]
  /* place for user code */
}
 80006f8:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80006fc:	6013      	str	r3, [r2, #0]
}
 80006fe:	4770      	bx	lr
 8000700:	20000814 	.word	0x20000814
 8000704:	20000614 	.word	0x20000614

08000708 <main>:
void startMediumFrequencyTask(void const * argument);
extern void StartSafetyTask(void const * argument);
static void MX_NVIC_Init(void);

int main(void)
{
 8000708:	e92d 4880 	stmdb	sp!, {r7, fp, lr}

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 800070c:	2620      	movs	r6, #32
{
 800070e:	b097      	sub	sp, #92	@ 0x5c

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000710:	4ca4      	ldr	r4, [pc, #656]	@ (80009a4 <main+0x29c>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.ScanConvMode = ENABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000712:	f8df 82a8 	ldr.w	r8, [pc, #680]	@ 80009bc <main+0x2b4>
  HAL_Init();
 8000716:	f002 fac9 	bl	8002cac <HAL_Init>
  SystemClock();
 800071a:	f006 fe85 	bl	8007428 <SystemClock>
  GPIO_Init();
 800071e:	f006 fe07 	bl	8007330 <GPIO_Init>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000722:	4632      	mov	r2, r6
 8000724:	2100      	movs	r1, #0
 8000726:	a80e      	add	r0, sp, #56	@ 0x38
 8000728:	f006 ff2a 	bl	8007580 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 800072c:	2300      	movs	r3, #0
 800072e:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8000732:	e9cd 3309 	strd	r3, r3, [sp, #36]	@ 0x24
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000736:	60a3      	str	r3, [r4, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000738:	7623      	strb	r3, [r4, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800073a:	f884 3020 	strb.w	r3, [r4, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800073e:	62e3      	str	r3, [r4, #44]	@ 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
  hadc1.Init.NbrOfConversion = 1;
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000740:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
  hadc1.Instance = ADC1;
 8000744:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
  hadc1.Init.ScanConvMode = ENABLE;
 8000748:	2501      	movs	r5, #1
  hadc1.Instance = ADC1;
 800074a:	f503 3390 	add.w	r3, r3, #73728	@ 0x12000
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800074e:	f44f 3980 	mov.w	r9, #65536	@ 0x10000
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000752:	f44f 6700 	mov.w	r7, #2048	@ 0x800
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000756:	4620      	mov	r0, r4
  hadc1.Init.ScanConvMode = ENABLE;
 8000758:	6125      	str	r5, [r4, #16]
  hadc1.Init.NbrOfConversion = 1;
 800075a:	61e5      	str	r5, [r4, #28]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800075c:	6165      	str	r5, [r4, #20]
  hadc1.Instance = ADC1;
 800075e:	6023      	str	r3, [r4, #0]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000760:	f8c4 8028 	str.w	r8, [r4, #40]	@ 0x28
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000764:	f8c4 9004 	str.w	r9, [r4, #4]
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000768:	60e7      	str	r7, [r4, #12]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800076a:	f002 fadd 	bl	8002d28 <HAL_ADC_Init>
 800076e:	b108      	cbz	r0, 8000774 <main+0x6c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000770:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000772:	e7fe      	b.n	8000772 <main+0x6a>
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000774:	9010      	str	r0, [sp, #64]	@ 0x40
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_T1_CC4;
 8000776:	9014      	str	r0, [sp, #80]	@ 0x50
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000778:	f8ad 004c 	strh.w	r0, [sp, #76]	@ 0x4c
  sConfigInjected.InjectedOffset = 0;
 800077c:	9011      	str	r0, [sp, #68]	@ 0x44
  sConfigInjected.InjectedChannel = ADC_CHANNEL_7;
 800077e:	2307      	movs	r3, #7
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONVEDGE_RISING;
 8000780:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000784:	a90e      	add	r1, sp, #56	@ 0x38
 8000786:	4620      	mov	r0, r4
  sConfigInjected.InjectedRank = 1;
 8000788:	950f      	str	r5, [sp, #60]	@ 0x3c
  sConfigInjected.InjectedNbrOfConversion = 1;
 800078a:	9512      	str	r5, [sp, #72]	@ 0x48
  sConfigInjected.InjectedChannel = ADC_CHANNEL_7;
 800078c:	930e      	str	r3, [sp, #56]	@ 0x38
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONVEDGE_RISING;
 800078e:	f8cd a054 	str.w	sl, [sp, #84]	@ 0x54
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000792:	f002 fc2b 	bl	8002fec <HAL_ADCEx_InjectedConfigChannel>
 8000796:	b108      	cbz	r0, 800079c <main+0x94>
 8000798:	b672      	cpsid	i
  while (1)
 800079a:	e7fe      	b.n	800079a <main+0x92>
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800079c:	9009      	str	r0, [sp, #36]	@ 0x24
  sConfig.Channel = ADC_CHANNEL_3;
 800079e:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007a0:	4620      	mov	r0, r4
 80007a2:	a907      	add	r1, sp, #28
  sConfig.Rank = 1;
 80007a4:	9508      	str	r5, [sp, #32]
  sConfig.Channel = ADC_CHANNEL_3;
 80007a6:	9307      	str	r3, [sp, #28]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007a8:	f002 fb6a 	bl	8002e80 <HAL_ADC_ConfigChannel>
 80007ac:	4683      	mov	fp, r0
 80007ae:	b108      	cbz	r0, 80007b4 <main+0xac>
 80007b0:	b672      	cpsid	i
  while (1)
 80007b2:	e7fe      	b.n	80007b2 <main+0xaa>
  hadc2.Instance = ADC2;
 80007b4:	4c7c      	ldr	r4, [pc, #496]	@ (80009a8 <main+0x2a0>)
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80007b6:	4601      	mov	r1, r0
 80007b8:	4632      	mov	r2, r6
 80007ba:	a80e      	add	r0, sp, #56	@ 0x38
 80007bc:	f006 fee0 	bl	8007580 <memset>
  hadc2.Instance = ADC2;
 80007c0:	4b7a      	ldr	r3, [pc, #488]	@ (80009ac <main+0x2a4>)
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80007c2:	f8c4 9004 	str.w	r9, [r4, #4]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80007c6:	4620      	mov	r0, r4
  ADC_ChannelConfTypeDef sConfig = {0};
 80007c8:	e9cd bb07 	strd	fp, fp, [sp, #28]
 80007cc:	e9cd bb09 	strd	fp, fp, [sp, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007d0:	f8c4 8028 	str.w	r8, [r4, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_LEFT;
 80007d4:	60e7      	str	r7, [r4, #12]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80007d6:	f8c4 b008 	str.w	fp, [r4, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 80007da:	6125      	str	r5, [r4, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80007dc:	f884 b018 	strb.w	fp, [r4, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80007e0:	f884 b020 	strb.w	fp, [r4, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007e4:	f8c4 b02c 	str.w	fp, [r4, #44]	@ 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80007e8:	f884 b030 	strb.w	fp, [r4, #48]	@ 0x30
  hadc2.Init.NbrOfConversion = 1;
 80007ec:	61e5      	str	r5, [r4, #28]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007ee:	6165      	str	r5, [r4, #20]
  hadc2.Instance = ADC2;
 80007f0:	6023      	str	r3, [r4, #0]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80007f2:	f002 fa99 	bl	8002d28 <HAL_ADC_Init>
 80007f6:	b108      	cbz	r0, 80007fc <main+0xf4>
 80007f8:	b672      	cpsid	i
  while (1)
 80007fa:	e7fe      	b.n	80007fa <main+0xf2>
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_3CYCLES;
 80007fc:	9010      	str	r0, [sp, #64]	@ 0x40
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_T1_CC4;
 80007fe:	9014      	str	r0, [sp, #80]	@ 0x50
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000800:	f8ad 004c 	strh.w	r0, [sp, #76]	@ 0x4c
  sConfigInjected.InjectedOffset = 0;
 8000804:	9011      	str	r0, [sp, #68]	@ 0x44
  sConfigInjected.InjectedChannel = ADC_CHANNEL_14;
 8000806:	270e      	movs	r7, #14
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000808:	a90e      	add	r1, sp, #56	@ 0x38
 800080a:	4620      	mov	r0, r4
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONVEDGE_RISING;
 800080c:	f8cd a054 	str.w	sl, [sp, #84]	@ 0x54
  sConfigInjected.InjectedRank = 1;
 8000810:	950f      	str	r5, [sp, #60]	@ 0x3c
  sConfigInjected.InjectedNbrOfConversion = 1;
 8000812:	9512      	str	r5, [sp, #72]	@ 0x48
  sConfigInjected.InjectedChannel = ADC_CHANNEL_14;
 8000814:	970e      	str	r7, [sp, #56]	@ 0x38
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000816:	f002 fbe9 	bl	8002fec <HAL_ADCEx_InjectedConfigChannel>
 800081a:	b108      	cbz	r0, 8000820 <main+0x118>
 800081c:	b672      	cpsid	i
  while (1)
 800081e:	e7fe      	b.n	800081e <main+0x116>
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000820:	9009      	str	r0, [sp, #36]	@ 0x24
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000822:	a907      	add	r1, sp, #28
 8000824:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_14;
 8000826:	9707      	str	r7, [sp, #28]
  sConfig.Rank = 1;
 8000828:	9508      	str	r5, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800082a:	f002 fb29 	bl	8002e80 <HAL_ADC_ConfigChannel>
 800082e:	4604      	mov	r4, r0
 8000830:	b108      	cbz	r0, 8000836 <main+0x12e>
 8000832:	b672      	cpsid	i
  while (1)
 8000834:	e7fe      	b.n	8000834 <main+0x12c>
  htim1.Instance = TIM1;
 8000836:	4f5e      	ldr	r7, [pc, #376]	@ (80009b0 <main+0x2a8>)
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000838:	9002      	str	r0, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800083a:	e9cd 0007 	strd	r0, r0, [sp, #28]
 800083e:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 8000842:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000846:	e9cd 0003 	strd	r0, r0, [sp, #12]
 800084a:	e9cd 0005 	strd	r0, r0, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800084e:	9000      	str	r0, [sp, #0]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000850:	900d      	str	r0, [sp, #52]	@ 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000852:	9001      	str	r0, [sp, #4]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000854:	4601      	mov	r1, r0
 8000856:	4632      	mov	r2, r6
 8000858:	a80e      	add	r0, sp, #56	@ 0x38
 800085a:	f006 fe91 	bl	8007580 <memset>
  htim1.Instance = TIM1;
 800085e:	4b55      	ldr	r3, [pc, #340]	@ (80009b4 <main+0x2ac>)
 8000860:	603b      	str	r3, [r7, #0]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8000862:	f241 5ef9 	movw	lr, #5625	@ 0x15f9
 8000866:	f44f 7380 	mov.w	r3, #256	@ 0x100
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800086a:	4638      	mov	r0, r7
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800086c:	e9c7 4601 	strd	r4, r6, [r7, #4]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8000870:	e9c7 e303 	strd	lr, r3, [r7, #12]
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 8000874:	617d      	str	r5, [r7, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000876:	61bc      	str	r4, [r7, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000878:	f003 f97c 	bl	8003b74 <HAL_TIM_Base_Init>
 800087c:	b108      	cbz	r0, 8000882 <main+0x17a>
 800087e:	b672      	cpsid	i
  while (1)
 8000880:	e7fe      	b.n	8000880 <main+0x178>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000882:	4638      	mov	r0, r7
 8000884:	f003 fa42 	bl	8003d0c <HAL_TIM_PWM_Init>
 8000888:	b108      	cbz	r0, 800088e <main+0x186>
 800088a:	b672      	cpsid	i
  while (1)
 800088c:	e7fe      	b.n	800088c <main+0x184>
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 800088e:	2506      	movs	r5, #6
 8000890:	2310      	movs	r3, #16
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8000892:	a902      	add	r1, sp, #8
 8000894:	4638      	mov	r0, r7
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8000896:	e9cd 5302 	strd	r5, r3, [sp, #8]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 800089a:	f003 fc75 	bl	8004188 <HAL_TIM_SlaveConfigSynchro>
 800089e:	b108      	cbz	r0, 80008a4 <main+0x19c>
 80008a0:	b672      	cpsid	i
  while (1)
 80008a2:	e7fe      	b.n	80008a2 <main+0x19a>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008a4:	e9cd 6000 	strd	r6, r0, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80008a8:	4669      	mov	r1, sp
 80008aa:	4638      	mov	r0, r7
 80008ac:	f003 fef2 	bl	8004694 <HAL_TIMEx_MasterConfigSynchronization>
 80008b0:	b108      	cbz	r0, 80008b6 <main+0x1ae>
 80008b2:	b672      	cpsid	i
  while (1)
 80008b4:	e7fe      	b.n	80008b4 <main+0x1ac>
  sConfigOC.Pulse = 0;
 80008b6:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80008b8:	2360      	movs	r3, #96	@ 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008ba:	483d      	ldr	r0, [pc, #244]	@ (80009b0 <main+0x2a8>)
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80008bc:	920d      	str	r2, [sp, #52]	@ 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008be:	a907      	add	r1, sp, #28
  sConfigOC.Pulse = 0;
 80008c0:	e9cd 3207 	strd	r3, r2, [sp, #28]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80008c4:	e9cd 2209 	strd	r2, r2, [sp, #36]	@ 0x24
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80008c8:	e9cd 220b 	strd	r2, r2, [sp, #44]	@ 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008cc:	f003 faae 	bl	8003e2c <HAL_TIM_PWM_ConfigChannel>
 80008d0:	b108      	cbz	r0, 80008d6 <main+0x1ce>
 80008d2:	b672      	cpsid	i
  while (1)
 80008d4:	e7fe      	b.n	80008d4 <main+0x1cc>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80008d6:	4836      	ldr	r0, [pc, #216]	@ (80009b0 <main+0x2a8>)
 80008d8:	2204      	movs	r2, #4
 80008da:	a907      	add	r1, sp, #28
 80008dc:	f003 faa6 	bl	8003e2c <HAL_TIM_PWM_ConfigChannel>
 80008e0:	b108      	cbz	r0, 80008e6 <main+0x1de>
 80008e2:	b672      	cpsid	i
  while (1)
 80008e4:	e7fe      	b.n	80008e4 <main+0x1dc>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80008e6:	4832      	ldr	r0, [pc, #200]	@ (80009b0 <main+0x2a8>)
 80008e8:	2208      	movs	r2, #8
 80008ea:	a907      	add	r1, sp, #28
 80008ec:	f003 fa9e 	bl	8003e2c <HAL_TIM_PWM_ConfigChannel>
 80008f0:	b108      	cbz	r0, 80008f6 <main+0x1ee>
 80008f2:	b672      	cpsid	i
  while (1)
 80008f4:	e7fe      	b.n	80008f4 <main+0x1ec>
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 80008f6:	2270      	movs	r2, #112	@ 0x70
 80008f8:	f241 53f8 	movw	r3, #5624	@ 0x15f8
 80008fc:	e9cd 2307 	strd	r2, r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000900:	482b      	ldr	r0, [pc, #172]	@ (80009b0 <main+0x2a8>)
 8000902:	220c      	movs	r2, #12
 8000904:	a907      	add	r1, sp, #28
 8000906:	f003 fa91 	bl	8003e2c <HAL_TIM_PWM_ConfigChannel>
 800090a:	b108      	cbz	r0, 8000910 <main+0x208>
 800090c:	b672      	cpsid	i
  while (1)
 800090e:	e7fe      	b.n	800090e <main+0x206>
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8000910:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000914:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000918:	e9cd 120e 	strd	r1, r2, [sp, #56]	@ 0x38
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_LOW;
 800091c:	e9cd 0012 	strd	r0, r0, [sp, #72]	@ 0x48
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 8000920:	f44f 7480 	mov.w	r4, #256	@ 0x100
 8000924:	2248      	movs	r2, #72	@ 0x48
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000926:	9015      	str	r0, [sp, #84]	@ 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000928:	a90e      	add	r1, sp, #56	@ 0x38
 800092a:	4821      	ldr	r0, [pc, #132]	@ (80009b0 <main+0x2a8>)
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 800092c:	e9cd 4210 	strd	r4, r2, [sp, #64]	@ 0x40
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000930:	f003 fef0 	bl	8004714 <HAL_TIMEx_ConfigBreakDeadTime>
 8000934:	4604      	mov	r4, r0
 8000936:	b108      	cbz	r0, 800093c <main+0x234>
 8000938:	b672      	cpsid	i
  while (1)
 800093a:	e7fe      	b.n	800093a <main+0x232>
  htim2.Instance = TIM2;
 800093c:	4d1e      	ldr	r5, [pc, #120]	@ (80009b8 <main+0x2b0>)
  HAL_TIM_MspPostInit(&htim1);
 800093e:	481c      	ldr	r0, [pc, #112]	@ (80009b0 <main+0x2a8>)
 8000940:	f001 fc20 	bl	8002184 <HAL_TIM_MspPostInit>
  htim2.Instance = TIM2;
 8000944:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000948:	602b      	str	r3, [r5, #0]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800094a:	4628      	mov	r0, r5
  htim2.Init.Period = M1_HALL_TIM_PERIOD;
 800094c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000950:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8000954:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
  TIM_HallSensor_InitTypeDef sConfig = {0};
 8000958:	e9cd 440e 	strd	r4, r4, [sp, #56]	@ 0x38
 800095c:	e9cd 4410 	strd	r4, r4, [sp, #64]	@ 0x40
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000960:	e9cd 4402 	strd	r4, r4, [sp, #8]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000964:	e9c5 4401 	strd	r4, r4, [r5, #4]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000968:	612c      	str	r4, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800096a:	61ac      	str	r4, [r5, #24]
  htim2.Init.Period = M1_HALL_TIM_PERIOD;
 800096c:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800096e:	f003 f901 	bl	8003b74 <HAL_TIM_Base_Init>
 8000972:	b108      	cbz	r0, 8000978 <main+0x270>
 8000974:	b672      	cpsid	i
  while (1)
 8000976:	e7fe      	b.n	8000976 <main+0x26e>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000978:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800097c:	a907      	add	r1, sp, #28
 800097e:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000980:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000982:	f003 fb57 	bl	8004034 <HAL_TIM_ConfigClockSource>
 8000986:	b108      	cbz	r0, 800098c <main+0x284>
 8000988:	b672      	cpsid	i
  while (1)
 800098a:	e7fe      	b.n	800098a <main+0x282>
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800098c:	e9cd 000e 	strd	r0, r0, [sp, #56]	@ 0x38
  sConfig.Commutation_Delay = 0;
 8000990:	9011      	str	r0, [sp, #68]	@ 0x44
  sConfig.IC1Filter = M1_HALL_IC_FILTER;
 8000992:	230f      	movs	r3, #15
  if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 8000994:	a90e      	add	r1, sp, #56	@ 0x38
 8000996:	4628      	mov	r0, r5
  sConfig.IC1Filter = M1_HALL_IC_FILTER;
 8000998:	9310      	str	r3, [sp, #64]	@ 0x40
  if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 800099a:	f003 fe17 	bl	80045cc <HAL_TIMEx_HallSensor_Init>
 800099e:	b178      	cbz	r0, 80009c0 <main+0x2b8>
 80009a0:	b672      	cpsid	i
  while (1)
 80009a2:	e7fe      	b.n	80009a2 <main+0x29a>
 80009a4:	20000994 	.word	0x20000994
 80009a8:	2000094c 	.word	0x2000094c
 80009ac:	40012100 	.word	0x40012100
 80009b0:	20000904 	.word	0x20000904
 80009b4:	40010000 	.word	0x40010000
 80009b8:	200008bc 	.word	0x200008bc
 80009bc:	0f000001 	.word	0x0f000001
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009c0:	9003      	str	r0, [sp, #12]
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 80009c2:	2350      	movs	r3, #80	@ 0x50
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80009c4:	4628      	mov	r0, r5
 80009c6:	a902      	add	r1, sp, #8
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 80009c8:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80009ca:	f003 fe63 	bl	8004694 <HAL_TIMEx_MasterConfigSynchronization>
 80009ce:	4605      	mov	r5, r0
 80009d0:	b108      	cbz	r0, 80009d6 <main+0x2ce>
 80009d2:	b672      	cpsid	i
  while (1)
 80009d4:	e7fe      	b.n	80009d4 <main+0x2cc>
  UART_Init();
 80009d6:	f006 fdb7 	bl	8007548 <UART_Init>
  MX_MotorControl_Init();
 80009da:	f001 f97d 	bl	8001cd8 <MX_MotorControl_Init>
  HAL_NVIC_SetPriority(ADC_IRQn, 2, 0);
 80009de:	462a      	mov	r2, r5
 80009e0:	2102      	movs	r1, #2
 80009e2:	2012      	movs	r0, #18
 80009e4:	f002 fbe8 	bl	80031b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC_IRQn);
 80009e8:	2012      	movs	r0, #18
 80009ea:	f002 fc21 	bl	8003230 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80009ee:	462a      	mov	r2, r5
 80009f0:	4629      	mov	r1, r5
 80009f2:	2019      	movs	r0, #25
 80009f4:	f002 fbe0 	bl	80031b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80009f8:	2019      	movs	r0, #25
 80009fa:	f002 fc19 	bl	8003230 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 4, 0);
 80009fe:	462a      	mov	r2, r5
 8000a00:	2104      	movs	r1, #4
 8000a02:	2018      	movs	r0, #24
 8000a04:	f002 fbd8 	bl	80031b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8000a08:	2018      	movs	r0, #24
 8000a0a:	f002 fc11 	bl	8003230 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8000a0e:	462a      	mov	r2, r5
 8000a10:	2103      	movs	r1, #3
 8000a12:	201c      	movs	r0, #28
 8000a14:	f002 fbd0 	bl	80031b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000a18:	201c      	movs	r0, #28
 8000a1a:	f002 fc09 	bl	8003230 <HAL_NVIC_EnableIRQ>
  osThreadDef(mediumFrequency, startMediumFrequencyTask, osPriorityNormal, 0, 128);
 8000a1e:	4c14      	ldr	r4, [pc, #80]	@ (8000a70 <main+0x368>)
  HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8000a20:	462a      	mov	r2, r5
 8000a22:	2103      	movs	r1, #3
 8000a24:	2025      	movs	r0, #37	@ 0x25
 8000a26:	f002 fbc7 	bl	80031b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000a2a:	2025      	movs	r0, #37	@ 0x25
 8000a2c:	f002 fc00 	bl	8003230 <HAL_NVIC_EnableIRQ>
  GoInit();
 8000a30:	f7ff fdfc 	bl	800062c <GoInit>
  osThreadDef(mediumFrequency, startMediumFrequencyTask, osPriorityNormal, 0, 128);
 8000a34:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a36:	ae07      	add	r6, sp, #28
 8000a38:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000a3a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000a3e:	e886 0007 	stmia.w	r6, {r0, r1, r2}
  mediumFrequencyHandle = osThreadCreate(osThread(mediumFrequency), NULL);
 8000a42:	4629      	mov	r1, r5
 8000a44:	a807      	add	r0, sp, #28
 8000a46:	f003 ff2b 	bl	80048a0 <osThreadCreate>
 8000a4a:	4b0a      	ldr	r3, [pc, #40]	@ (8000a74 <main+0x36c>)
  osThreadDef(safety, StartSafetyTask, osPriorityAboveNormal, 0, 128);
 8000a4c:	340c      	adds	r4, #12
  mediumFrequencyHandle = osThreadCreate(osThread(mediumFrequency), NULL);
 8000a4e:	6018      	str	r0, [r3, #0]
  osThreadDef(safety, StartSafetyTask, osPriorityAboveNormal, 0, 128);
 8000a50:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a52:	ae0e      	add	r6, sp, #56	@ 0x38
 8000a54:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000a56:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000a5a:	e886 0007 	stmia.w	r6, {r0, r1, r2}
  safetyHandle = osThreadCreate(osThread(safety), NULL);
 8000a5e:	4629      	mov	r1, r5
 8000a60:	a80e      	add	r0, sp, #56	@ 0x38
 8000a62:	f003 ff1d 	bl	80048a0 <osThreadCreate>
 8000a66:	4b04      	ldr	r3, [pc, #16]	@ (8000a78 <main+0x370>)
 8000a68:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8000a6a:	f003 ff13 	bl	8004894 <osKernelStart>
  while (1)
 8000a6e:	e7fe      	b.n	8000a6e <main+0x366>
 8000a70:	08007768 	.word	0x08007768
 8000a74:	200008b8 	.word	0x200008b8
 8000a78:	200008b4 	.word	0x200008b4

08000a7c <HAL_TIM_PeriodElapsedCallback>:
  if (htim->Instance == TIM6) {
 8000a7c:	4b03      	ldr	r3, [pc, #12]	@ (8000a8c <HAL_TIM_PeriodElapsedCallback+0x10>)
 8000a7e:	6802      	ldr	r2, [r0, #0]
 8000a80:	429a      	cmp	r2, r3
 8000a82:	d000      	beq.n	8000a86 <HAL_TIM_PeriodElapsedCallback+0xa>
}
 8000a84:	4770      	bx	lr
    HAL_IncTick();
 8000a86:	f002 b92b 	b.w	8002ce0 <HAL_IncTick>
 8000a8a:	bf00      	nop
 8000a8c:	40001000 	.word	0x40001000

08000a90 <Error_Handler>:
 8000a90:	b672      	cpsid	i
  while (1)
 8000a92:	e7fe      	b.n	8000a92 <Error_Handler+0x2>

08000a94 <MC_GetOccurredFaultsMotor1>:
 * See \link Fault_generation_error_codes Motor Control Faults\endlink for a list of
 * of all possible faults codes.
 */
__weak uint16_t MC_GetOccurredFaultsMotor1(void)
{
	return MCI_GetOccurredFaults( pMCI[M1] );
 8000a94:	4b01      	ldr	r3, [pc, #4]	@ (8000a9c <MC_GetOccurredFaultsMotor1+0x8>)
 8000a96:	6818      	ldr	r0, [r3, #0]
 8000a98:	f000 b884 	b.w	8000ba4 <MCI_GetOccurredFaults>
 8000a9c:	20000ae8 	.word	0x20000ae8

08000aa0 <MCI_Init>:
  pHandle->pSTM = pSTM;
  pHandle->pSTC = pSTC;
  pHandle->pFOCVars = pFOCVars;

  /* Buffer related initialization */
  pHandle->lastCommand = MCI_NOCOMMANDSYET;
 8000aa0:	f04f 0c00 	mov.w	ip, #0
  pHandle->pSTC = pSTC;
 8000aa4:	e9c0 1200 	strd	r1, r2, [r0]
  pHandle->pFOCVars = pFOCVars;
 8000aa8:	6083      	str	r3, [r0, #8]
  pHandle->lastCommand = MCI_NOCOMMANDSYET;
 8000aaa:	f880 c00c 	strb.w	ip, [r0, #12]
  pHandle->hFinalSpeed = 0;
 8000aae:	f8c0 c00e 	str.w	ip, [r0, #14]
  pHandle->hFinalTorque = 0;
  pHandle->hDurationms = 0;
 8000ab2:	f8a0 c016 	strh.w	ip, [r0, #22]
  pHandle->CommandState = MCI_BUFFER_EMPTY;
 8000ab6:	f880 c018 	strb.w	ip, [r0, #24]
}
 8000aba:	4770      	bx	lr

08000abc <MCI_ExecSpeedRamp>:
  *         value.
  * @retval none.
  */
__weak void MCI_ExecSpeedRamp( MCI_Handle_t * pHandle,  int16_t hFinalSpeed, uint16_t hDurationms )
{
  pHandle->lastCommand = MCI_EXECSPEEDRAMP;
 8000abc:	f04f 0c01 	mov.w	ip, #1
  pHandle->hFinalSpeed = hFinalSpeed;
  pHandle->hDurationms = hDurationms;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000ac0:	f240 1301 	movw	r3, #257	@ 0x101
  pHandle->lastCommand = MCI_EXECSPEEDRAMP;
 8000ac4:	f880 c00c 	strb.w	ip, [r0, #12]
  pHandle->hFinalSpeed = hFinalSpeed;
 8000ac8:	81c1      	strh	r1, [r0, #14]
  pHandle->hDurationms = hDurationms;
 8000aca:	82c2      	strh	r2, [r0, #22]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000acc:	8303      	strh	r3, [r0, #24]
  pHandle->LastModalitySetByUser = STC_SPEED_MODE;
}
 8000ace:	4770      	bx	lr

08000ad0 <MCI_ExecTorqueRamp>:
  *         value.
  * @retval none.
  */
__weak void MCI_ExecTorqueRamp( MCI_Handle_t * pHandle,  int16_t hFinalTorque, uint16_t hDurationms )
{
  pHandle->lastCommand = MCI_EXECTORQUERAMP;
 8000ad0:	f04f 0c02 	mov.w	ip, #2
  pHandle->hFinalTorque = hFinalTorque;
  pHandle->hDurationms = hDurationms;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000ad4:	2301      	movs	r3, #1
  pHandle->lastCommand = MCI_EXECTORQUERAMP;
 8000ad6:	f880 c00c 	strb.w	ip, [r0, #12]
  pHandle->hFinalTorque = hFinalTorque;
 8000ada:	8201      	strh	r1, [r0, #16]
  pHandle->hDurationms = hDurationms;
 8000adc:	82c2      	strh	r2, [r0, #22]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000ade:	8303      	strh	r3, [r0, #24]
  pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
}
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop

08000ae4 <MCI_SetCurrentReferences>:
  * @param  Iqdref current references on qd reference frame in qd_t
  *         format.
  * @retval none.
  */
__weak void MCI_SetCurrentReferences( MCI_Handle_t * pHandle, qd_t Iqdref )
{
 8000ae4:	b082      	sub	sp, #8
  pHandle->lastCommand = MCI_SETCURRENTREFERENCES;
 8000ae6:	2203      	movs	r2, #3
  pHandle->Iqdref.q = Iqdref.q;
  pHandle->Iqdref.d = Iqdref.d;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000ae8:	2301      	movs	r3, #1
  pHandle->lastCommand = MCI_SETCURRENTREFERENCES;
 8000aea:	7302      	strb	r2, [r0, #12]
  pHandle->Iqdref.q = Iqdref.q;
 8000aec:	f8c0 1012 	str.w	r1, [r0, #18]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000af0:	8303      	strh	r3, [r0, #24]
  pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
}
 8000af2:	b002      	add	sp, #8
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <MCI_StartMotor>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_StartMotor( MCI_Handle_t * pHandle )
{
 8000af8:	b510      	push	{r4, lr}
  bool RetVal = STM_NextState( pHandle->pSTM, IDLE_START );
 8000afa:	2103      	movs	r1, #3
{
 8000afc:	4604      	mov	r4, r0
  bool RetVal = STM_NextState( pHandle->pSTM, IDLE_START );
 8000afe:	6800      	ldr	r0, [r0, #0]
 8000b00:	f006 fa64 	bl	8006fcc <STM_NextState>

  if ( RetVal == true )
 8000b04:	b108      	cbz	r0, 8000b0a <MCI_StartMotor+0x12>
  {
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000b06:	2301      	movs	r3, #1
 8000b08:	7623      	strb	r3, [r4, #24]
  }

  return RetVal;
}
 8000b0a:	bd10      	pop	{r4, pc}

08000b0c <MCI_StopMotor>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_StopMotor( MCI_Handle_t * pHandle )
{
  return STM_NextState( pHandle->pSTM, ANY_STOP );
 8000b0c:	6800      	ldr	r0, [r0, #0]
 8000b0e:	2107      	movs	r1, #7
 8000b10:	f006 ba5c 	b.w	8006fcc <STM_NextState>

08000b14 <MCI_FaultAcknowledged>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_FaultAcknowledged( MCI_Handle_t * pHandle )
{
  return STM_FaultAcknowledged( pHandle->pSTM );
 8000b14:	6800      	ldr	r0, [r0, #0]
 8000b16:	f006 bad5 	b.w	80070c4 <STM_FaultAcknowledged>
 8000b1a:	bf00      	nop

08000b1c <MCI_EncoderAlign>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_EncoderAlign( MCI_Handle_t * pHandle )
{
  return STM_NextState( pHandle->pSTM, IDLE_ALIGNMENT );
 8000b1c:	6800      	ldr	r0, [r0, #0]
 8000b1e:	2101      	movs	r1, #1
 8000b20:	f006 ba54 	b.w	8006fcc <STM_NextState>

08000b24 <MCI_ExecBufferedCommands>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval none.
  */
__weak void MCI_ExecBufferedCommands( MCI_Handle_t * pHandle )
{
  if ( pHandle != MC_NULL )
 8000b24:	b178      	cbz	r0, 8000b46 <MCI_ExecBufferedCommands+0x22>
{
 8000b26:	b510      	push	{r4, lr}
  {
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 8000b28:	7e03      	ldrb	r3, [r0, #24]
 8000b2a:	2b01      	cmp	r3, #1
 8000b2c:	4604      	mov	r4, r0
 8000b2e:	d000      	beq.n	8000b32 <MCI_ExecBufferedCommands+0xe>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESFULLY;
      }
    }
  }
}
 8000b30:	bd10      	pop	{r4, pc}
      switch ( pHandle->lastCommand )
 8000b32:	7b01      	ldrb	r1, [r0, #12]
 8000b34:	2902      	cmp	r1, #2
 8000b36:	d020      	beq.n	8000b7a <MCI_ExecBufferedCommands+0x56>
 8000b38:	2903      	cmp	r1, #3
 8000b3a:	d005      	beq.n	8000b48 <MCI_ExecBufferedCommands+0x24>
 8000b3c:	2901      	cmp	r1, #1
 8000b3e:	d00c      	beq.n	8000b5a <MCI_ExecBufferedCommands+0x36>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESFULLY;
 8000b40:	2303      	movs	r3, #3
 8000b42:	7623      	strb	r3, [r4, #24]
}
 8000b44:	bd10      	pop	{r4, pc}
 8000b46:	4770      	bx	lr
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 8000b48:	6882      	ldr	r2, [r0, #8]
 8000b4a:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 8000b4e:	f8d0 3012 	ldr.w	r3, [r0, #18]
 8000b52:	6113      	str	r3, [r2, #16]
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESFULLY;
 8000b54:	2302      	movs	r3, #2
 8000b56:	7623      	strb	r3, [r4, #24]
}
 8000b58:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8000b5a:	6883      	ldr	r3, [r0, #8]
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          STC_SetControlMode( pHandle->pSTC, STC_SPEED_MODE );
 8000b62:	6840      	ldr	r0, [r0, #4]
 8000b64:	f006 f956 	bl	8006e14 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp( pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms );
 8000b68:	8ae2      	ldrh	r2, [r4, #22]
 8000b6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8000b6e:	6860      	ldr	r0, [r4, #4]
 8000b70:	f006 f954 	bl	8006e1c <STC_ExecRamp>
      if ( commandHasBeenExecuted )
 8000b74:	2800      	cmp	r0, #0
 8000b76:	d0e3      	beq.n	8000b40 <MCI_ExecBufferedCommands+0x1c>
 8000b78:	e7ec      	b.n	8000b54 <MCI_ExecBufferedCommands+0x30>
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8000b7a:	6883      	ldr	r3, [r0, #8]
 8000b7c:	2100      	movs	r1, #0
 8000b7e:	f883 1024 	strb.w	r1, [r3, #36]	@ 0x24
          STC_SetControlMode( pHandle->pSTC, STC_TORQUE_MODE );
 8000b82:	6840      	ldr	r0, [r0, #4]
 8000b84:	f006 f946 	bl	8006e14 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp( pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms );
 8000b88:	8ae2      	ldrh	r2, [r4, #22]
 8000b8a:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
 8000b8e:	6860      	ldr	r0, [r4, #4]
 8000b90:	f006 f944 	bl	8006e1c <STC_ExecRamp>
      if ( commandHasBeenExecuted )
 8000b94:	2800      	cmp	r0, #0
 8000b96:	d0d3      	beq.n	8000b40 <MCI_ExecBufferedCommands+0x1c>
 8000b98:	e7dc      	b.n	8000b54 <MCI_ExecBufferedCommands+0x30>
 8000b9a:	bf00      	nop

08000b9c <MCI_GetSTMState>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval State_t It returns the current state of the related pSTM object.
  */
__weak State_t  MCI_GetSTMState( MCI_Handle_t * pHandle )
{
  return STM_GetState( pHandle->pSTM );
 8000b9c:	6800      	ldr	r0, [r0, #0]
 8000b9e:	f006 ba8f 	b.w	80070c0 <STM_GetState>
 8000ba2:	bf00      	nop

08000ba4 <MCI_GetOccurredFaults>:
  *         historically occurred since the state machine has been moved into
  *         FAULT_NOW state.
  * \n\link Fault_generation_error_codes Returned error codes are listed here \endlink
  */
__weak uint16_t MCI_GetOccurredFaults( MCI_Handle_t * pHandle )
{
 8000ba4:	b508      	push	{r3, lr}
  return ( uint16_t )( STM_GetFaultState( pHandle->pSTM ) );
 8000ba6:	6800      	ldr	r0, [r0, #0]
 8000ba8:	f006 fa98 	bl	80070dc <STM_GetFaultState>
}
 8000bac:	b280      	uxth	r0, r0
 8000bae:	bd08      	pop	{r3, pc}

08000bb0 <MCI_GetControlMode>:
  *         these two values: STC_TORQUE_MODE or STC_SPEED_MODE.
  */
__weak STC_Modality_t MCI_GetControlMode( MCI_Handle_t * pHandle )
{
  return pHandle->LastModalitySetByUser;
}
 8000bb0:	7e40      	ldrb	r0, [r0, #25]
 8000bb2:	4770      	bx	lr

08000bb4 <MCI_GetLastRampFinalSpeed>:
__weak int16_t MCI_GetLastRampFinalSpeed( MCI_Handle_t * pHandle )
{
  int16_t hRetVal = 0;

  /* Examine the last buffered commands */
  if ( pHandle->lastCommand == MCI_EXECSPEEDRAMP )
 8000bb4:	7b03      	ldrb	r3, [r0, #12]
 8000bb6:	2b01      	cmp	r3, #1
  {
    hRetVal = pHandle->hFinalSpeed;
 8000bb8:	bf0c      	ite	eq
 8000bba:	f9b0 000e 	ldrsheq.w	r0, [r0, #14]
  int16_t hRetVal = 0;
 8000bbe:	2000      	movne	r0, #0
  }
  return hRetVal;
}
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop

08000bc4 <MCI_StopRamp>:
  * @brief  Stop the execution of ongoing ramp.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak void MCI_StopRamp( MCI_Handle_t * pHandle)
{
   STC_StopRamp( pHandle->pSTC );
 8000bc4:	6840      	ldr	r0, [r0, #4]
 8000bc6:	f006 b96d 	b.w	8006ea4 <STC_StopRamp>
 8000bca:	bf00      	nop

08000bcc <MCI_GetAvrgMecSpeedUnit>:
  *         the unit defined by #SPEED_UNIT and related to the sensor actually
  *         used by FOC algorithm
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak int16_t MCI_GetAvrgMecSpeedUnit( MCI_Handle_t * pHandle )
{
 8000bcc:	b508      	push	{r3, lr}
  SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor( pHandle->pSTC );
 8000bce:	6840      	ldr	r0, [r0, #4]
 8000bd0:	f006 f906 	bl	8006de0 <STC_GetSpeedSensor>

  return ( SPD_GetAvrgMecSpeedUnit( SpeedSensor ) );
}
 8000bd4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return ( SPD_GetAvrgMecSpeedUnit( SpeedSensor ) );
 8000bd8:	f006 b8a4 	b.w	8006d24 <SPD_GetAvrgMecSpeedUnit>

08000bdc <MCI_GetMecSpeedRefUnit>:
  * @param  pHandle Pointer on the component instance to work on.
  *
  */
__weak int16_t MCI_GetMecSpeedRefUnit( MCI_Handle_t * pHandle )
{
  return ( STC_GetMecSpeedRefUnit( pHandle->pSTC ) );
 8000bdc:	6840      	ldr	r0, [r0, #4]
 8000bde:	f006 b909 	b.w	8006df4 <STC_GetMecSpeedRefUnit>
 8000be2:	bf00      	nop

08000be4 <MCI_GetIab>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval ab_t Stator current Iab
  */
__weak ab_t MCI_GetIab( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iab );
 8000be4:	6882      	ldr	r2, [r0, #8]
 8000be6:	6810      	ldr	r0, [r2, #0]
 8000be8:	2300      	movs	r3, #0
 8000bea:	b282      	uxth	r2, r0
 8000bec:	f362 030f 	bfi	r3, r2, #0, #16
 8000bf0:	0c00      	lsrs	r0, r0, #16
 8000bf2:	f360 431f 	bfi	r3, r0, #16, #16
{
 8000bf6:	b082      	sub	sp, #8
}
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	b002      	add	sp, #8
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop

08000c00 <MCI_GetIalphabeta>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval alphabeta_t Stator current Ialphabeta
  */
__weak alphabeta_t MCI_GetIalphabeta( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Ialphabeta );
 8000c00:	6882      	ldr	r2, [r0, #8]
 8000c02:	6850      	ldr	r0, [r2, #4]
 8000c04:	2300      	movs	r3, #0
 8000c06:	b282      	uxth	r2, r0
 8000c08:	f362 030f 	bfi	r3, r2, #0, #16
 8000c0c:	0c00      	lsrs	r0, r0, #16
 8000c0e:	f360 431f 	bfi	r3, r0, #16, #16
{
 8000c12:	b082      	sub	sp, #8
}
 8000c14:	4618      	mov	r0, r3
 8000c16:	b002      	add	sp, #8
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop

08000c1c <MCI_GetIqd>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Iqd
  */
__weak qd_t MCI_GetIqd( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iqd );
 8000c1c:	6882      	ldr	r2, [r0, #8]
 8000c1e:	68d0      	ldr	r0, [r2, #12]
 8000c20:	2300      	movs	r3, #0
 8000c22:	b282      	uxth	r2, r0
 8000c24:	f362 030f 	bfi	r3, r2, #0, #16
 8000c28:	0c00      	lsrs	r0, r0, #16
 8000c2a:	f360 431f 	bfi	r3, r0, #16, #16
{
 8000c2e:	b082      	sub	sp, #8
}
 8000c30:	4618      	mov	r0, r3
 8000c32:	b002      	add	sp, #8
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <MCI_GetIqdref>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Iqdref
  */
__weak qd_t MCI_GetIqdref( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iqdref );
 8000c38:	6882      	ldr	r2, [r0, #8]
 8000c3a:	6910      	ldr	r0, [r2, #16]
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	b282      	uxth	r2, r0
 8000c40:	f362 030f 	bfi	r3, r2, #0, #16
 8000c44:	0c00      	lsrs	r0, r0, #16
 8000c46:	f360 431f 	bfi	r3, r0, #16, #16
{
 8000c4a:	b082      	sub	sp, #8
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	b002      	add	sp, #8
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop

08000c54 <MCI_GetVqd>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Vqd
  */
__weak qd_t MCI_GetVqd( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Vqd );
 8000c54:	6882      	ldr	r2, [r0, #8]
 8000c56:	f8d2 0016 	ldr.w	r0, [r2, #22]
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	b282      	uxth	r2, r0
 8000c5e:	f362 030f 	bfi	r3, r2, #0, #16
 8000c62:	0c00      	lsrs	r0, r0, #16
 8000c64:	f360 431f 	bfi	r3, r0, #16, #16
{
 8000c68:	b082      	sub	sp, #8
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	b002      	add	sp, #8
 8000c6e:	4770      	bx	lr

08000c70 <MCI_GetValphabeta>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval alphabeta_t Stator current Valphabeta
  */
__weak alphabeta_t MCI_GetValphabeta( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Valphabeta );
 8000c70:	6882      	ldr	r2, [r0, #8]
 8000c72:	f8d2 001a 	ldr.w	r0, [r2, #26]
 8000c76:	2300      	movs	r3, #0
 8000c78:	b282      	uxth	r2, r0
 8000c7a:	f362 030f 	bfi	r3, r2, #0, #16
 8000c7e:	0c00      	lsrs	r0, r0, #16
 8000c80:	f360 431f 	bfi	r3, r0, #16, #16
{
 8000c84:	b082      	sub	sp, #8
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	b002      	add	sp, #8
 8000c8a:	4770      	bx	lr

08000c8c <MCI_GetTeref>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval int16_t Teref
  */
__weak int16_t MCI_GetTeref( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->hTeref );
 8000c8c:	6883      	ldr	r3, [r0, #8]
}
 8000c8e:	f9b3 001e 	ldrsh.w	r0, [r3, #30]
 8000c92:	4770      	bx	lr

08000c94 <MCI_SetIdref>:
  * @param  int16_t New target Id value
  * @retval none
  */
__weak void MCI_SetIdref( MCI_Handle_t * pHandle, int16_t hNewIdref )
{
  pHandle->pFOCVars->Iqdref.d = hNewIdref;
 8000c94:	2300      	movs	r3, #0
 8000c96:	6882      	ldr	r2, [r0, #8]
 8000c98:	f361 030f 	bfi	r3, r1, #0, #16
 8000c9c:	f361 431f 	bfi	r3, r1, #16, #16
 8000ca0:	f8c2 3012 	str.w	r3, [r2, #18]
  pHandle->pFOCVars->UserIdref = hNewIdref;
}
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <MCI_Clear_Iqdref>:
  * @brief  It re-initializes Iqdref variables with their default values.
  * @param  pHandle Pointer on the component instance to work on.
  * @retval none
  */
__weak void MCI_Clear_Iqdref( MCI_Handle_t * pHandle )
{
 8000ca8:	b510      	push	{r4, lr}
  pHandle->pFOCVars->Iqdref = STC_GetDefaultIqdref( pHandle->pSTC );
 8000caa:	e9d0 0401 	ldrd	r0, r4, [r0, #4]
 8000cae:	f006 f94f 	bl	8006f50 <STC_GetDefaultIqdref>
 8000cb2:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8000cb6:	8220      	strh	r0, [r4, #16]
 8000cb8:	8263      	strh	r3, [r4, #18]
}
 8000cba:	bd10      	pop	{r4, pc}

08000cbc <MCM_Clarke>:
  *                       beta = -(2*b+a)/sqrt(3)
  * @param  Input: stator values a and b in ab_t format
  * @retval Stator values alpha and beta in alphabeta_t format
  */
__weak alphabeta_t MCM_Clarke( ab_t Input  )
{
 8000cbc:	f3c0 430f 	ubfx	r3, r0, #16, #16
  /* qIalpha = qIas*/
  Output.alpha = Input.a;

  a_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.a;

  b_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.b;
 8000cc0:	f644 11e6 	movw	r1, #18918	@ 0x49e6
#else
  /* WARNING: the below instruction is not MISRA compliant, user should verify
    that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
    the compiler to perform the shift (instead of LSR logical shift right) */

  wbeta_tmp = ( -( a_divSQRT3_tmp ) - ( b_divSQRT3_tmp ) -
 8000cc4:	f24b 621a 	movw	r2, #46618	@ 0xb61a
  b_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.b;
 8000cc8:	fb13 f301 	smulbb	r3, r3, r1
  wbeta_tmp = ( -( a_divSQRT3_tmp ) - ( b_divSQRT3_tmp ) -
 8000ccc:	fb10 f202 	smulbb	r2, r0, r2
 8000cd0:	eba2 0243 	sub.w	r2, r2, r3, lsl #1
                 ( b_divSQRT3_tmp ) ) >> 15;
#endif

  /* Check saturation of Ibeta */
  if ( wbeta_tmp > INT16_MAX )
 8000cd4:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
{
 8000cd8:	b084      	sub	sp, #16
 8000cda:	b203      	sxth	r3, r0
  if ( wbeta_tmp > INT16_MAX )
 8000cdc:	da05      	bge.n	8000cea <MCM_Clarke+0x2e>
 8000cde:	13d1      	asrs	r1, r2, #15
  {
    hbeta_tmp = INT16_MAX;
  }
  else if ( wbeta_tmp < ( -32768 ) )
 8000ce0:	f511 4f00 	cmn.w	r1, #32768	@ 0x8000
 8000ce4:	da0c      	bge.n	8000d00 <MCM_Clarke+0x44>
 8000ce6:	4a09      	ldr	r2, [pc, #36]	@ (8000d0c <MCM_Clarke+0x50>)
 8000ce8:	e001      	b.n	8000cee <MCM_Clarke+0x32>
 8000cea:	f647 72ff 	movw	r2, #32767	@ 0x7fff
  if ( Output.beta == ( int16_t )( -32768 ) )
  {
    Output.beta = -32767;
  }

  return ( Output );
 8000cee:	b29b      	uxth	r3, r3
 8000cf0:	2000      	movs	r0, #0
 8000cf2:	f363 000f 	bfi	r0, r3, #0, #16
 8000cf6:	b293      	uxth	r3, r2
 8000cf8:	f363 401f 	bfi	r0, r3, #16, #16
}
 8000cfc:	b004      	add	sp, #16
 8000cfe:	4770      	bx	lr
    hbeta_tmp = ( int16_t )( wbeta_tmp );
 8000d00:	4802      	ldr	r0, [pc, #8]	@ (8000d0c <MCM_Clarke+0x50>)
 8000d02:	b20a      	sxth	r2, r1
 8000d04:	4282      	cmp	r2, r0
 8000d06:	bfb8      	it	lt
 8000d08:	4602      	movlt	r2, r0
 8000d0a:	e7f0      	b.n	8000cee <MCM_Clarke+0x32>
 8000d0c:	ffff8001 	.word	0xffff8001

08000d10 <MCM_Trig_Functions>:
  uint16_t uhindex;

  Trig_Components Local_Components;

  /* 10 bit index computation  */
  shindex = ( ( int32_t )32768 + ( int32_t )hAngle );
 8000d10:	f500 4000 	add.w	r0, r0, #32768	@ 0x8000
  uhindex = ( uint16_t )shindex;
  uhindex /= ( uint16_t )64;
 8000d14:	f3c0 1089 	ubfx	r0, r0, #6, #10

  switch ( ( uint16_t )( uhindex ) & SIN_MASK )
 8000d18:	f400 7140 	and.w	r1, r0, #768	@ 0x300
 8000d1c:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
{
 8000d20:	b082      	sub	sp, #8
  switch ( ( uint16_t )( uhindex ) & SIN_MASK )
 8000d22:	d028      	beq.n	8000d76 <MCM_Trig_Functions+0x66>
 8000d24:	f04f 0300 	mov.w	r3, #0
 8000d28:	461a      	mov	r2, r3
 8000d2a:	d816      	bhi.n	8000d5a <MCM_Trig_Functions+0x4a>
 8000d2c:	b361      	cbz	r1, 8000d88 <MCM_Trig_Functions+0x78>
 8000d2e:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8000d32:	d109      	bne.n	8000d48 <MCM_Trig_Functions+0x38>
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
      break;

    case U270_360:
      Local_Components.hSin =  -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000d34:	b2c0      	uxtb	r0, r0
 8000d36:	43c2      	mvns	r2, r0
 8000d38:	491a      	ldr	r1, [pc, #104]	@ (8000da4 <MCM_Trig_Functions+0x94>)
 8000d3a:	b2d2      	uxtb	r2, r2
      Local_Components.hCos =  hSin_Cos_Table[( uint8_t )( uhindex )];
 8000d3c:	f931 3010 	ldrsh.w	r3, [r1, r0, lsl #1]
      Local_Components.hSin =  -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000d40:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000d44:	4252      	negs	r2, r2
 8000d46:	b212      	sxth	r2, r2
      break;
    default:
      break;
  }
  return ( Local_Components );
 8000d48:	b29b      	uxth	r3, r3
 8000d4a:	2000      	movs	r0, #0
 8000d4c:	f363 000f 	bfi	r0, r3, #0, #16
 8000d50:	b292      	uxth	r2, r2
 8000d52:	f362 401f 	bfi	r0, r2, #16, #16
}
 8000d56:	b002      	add	sp, #8
 8000d58:	4770      	bx	lr
  switch ( ( uint16_t )( uhindex ) & SIN_MASK )
 8000d5a:	f5b1 7f40 	cmp.w	r1, #768	@ 0x300
 8000d5e:	d1f3      	bne.n	8000d48 <MCM_Trig_Functions+0x38>
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000d60:	4910      	ldr	r1, [pc, #64]	@ (8000da4 <MCM_Trig_Functions+0x94>)
 8000d62:	b2c0      	uxtb	r0, r0
 8000d64:	43c2      	mvns	r2, r0
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8000d66:	f831 3010 	ldrh.w	r3, [r1, r0, lsl #1]
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000d6a:	b2d2      	uxtb	r2, r2
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8000d6c:	425b      	negs	r3, r3
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000d6e:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8000d72:	b21b      	sxth	r3, r3
      break;
 8000d74:	e7e8      	b.n	8000d48 <MCM_Trig_Functions+0x38>
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 8000d76:	b2c0      	uxtb	r0, r0
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000d78:	43c3      	mvns	r3, r0
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 8000d7a:	490a      	ldr	r1, [pc, #40]	@ (8000da4 <MCM_Trig_Functions+0x94>)
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000d7c:	b2db      	uxtb	r3, r3
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 8000d7e:	f931 2010 	ldrsh.w	r2, [r1, r0, lsl #1]
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000d82:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
      break;
 8000d86:	e7df      	b.n	8000d48 <MCM_Trig_Functions+0x38>
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8000d88:	b2c0      	uxtb	r0, r0
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000d8a:	43c3      	mvns	r3, r0
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8000d8c:	4905      	ldr	r1, [pc, #20]	@ (8000da4 <MCM_Trig_Functions+0x94>)
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000d8e:	b2db      	uxtb	r3, r3
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8000d90:	f831 2010 	ldrh.w	r2, [r1, r0, lsl #1]
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000d94:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8000d98:	4252      	negs	r2, r2
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000d9a:	425b      	negs	r3, r3
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8000d9c:	b212      	sxth	r2, r2
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000d9e:	b21b      	sxth	r3, r3
      break;
 8000da0:	e7d2      	b.n	8000d48 <MCM_Trig_Functions+0x38>
 8000da2:	bf00      	nop
 8000da4:	080077c0 	.word	0x080077c0

08000da8 <MCM_Park>:
{
 8000da8:	b530      	push	{r4, r5, lr}
 8000daa:	4605      	mov	r5, r0
 8000dac:	4604      	mov	r4, r0
 8000dae:	b085      	sub	sp, #20
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 8000db0:	4608      	mov	r0, r1
 8000db2:	f7ff ffad 	bl	8000d10 <MCM_Trig_Functions>
 8000db6:	b22d      	sxth	r5, r5
 8000db8:	b201      	sxth	r1, r0
 8000dba:	1424      	asrs	r4, r4, #16
 8000dbc:	1400      	asrs	r0, r0, #16
  q_tmp_1 = Input.alpha * ( int32_t )Local_Vector_Components.hCos;
 8000dbe:	fb05 f301 	mul.w	r3, r5, r1
  wqd_tmp = ( q_tmp_1 - q_tmp_2 ) >> 15;
 8000dc2:	fb04 3310 	mls	r3, r4, r0, r3
  if ( wqd_tmp > INT16_MAX )
 8000dc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000dca:	da05      	bge.n	8000dd8 <MCM_Park+0x30>
 8000dcc:	13da      	asrs	r2, r3, #15
  else if ( wqd_tmp < ( -32768 ) )
 8000dce:	f512 4f00 	cmn.w	r2, #32768	@ 0x8000
 8000dd2:	da22      	bge.n	8000e1a <MCM_Park+0x72>
 8000dd4:	4a14      	ldr	r2, [pc, #80]	@ (8000e28 <MCM_Park+0x80>)
 8000dd6:	e001      	b.n	8000ddc <MCM_Park+0x34>
 8000dd8:	f647 72ff 	movw	r2, #32767	@ 0x7fff
  d_tmp_2 = Input.beta * ( int32_t )Local_Vector_Components.hCos;
 8000ddc:	fb01 f404 	mul.w	r4, r1, r4
  wqd_tmp = ( d_tmp_1 + d_tmp_2 ) >> 15;
 8000de0:	fb05 4400 	mla	r4, r5, r0, r4
  if ( wqd_tmp > INT16_MAX )
 8000de4:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
  wqd_tmp = ( d_tmp_1 + d_tmp_2 ) >> 15;
 8000de8:	ea4f 33e4 	mov.w	r3, r4, asr #15
  if ( wqd_tmp > INT16_MAX )
 8000dec:	da04      	bge.n	8000df8 <MCM_Park+0x50>
  else if ( wqd_tmp < ( -32768 ) )
 8000dee:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8000df2:	da0c      	bge.n	8000e0e <MCM_Park+0x66>
 8000df4:	4b0c      	ldr	r3, [pc, #48]	@ (8000e28 <MCM_Park+0x80>)
 8000df6:	e001      	b.n	8000dfc <MCM_Park+0x54>
 8000df8:	f647 73ff 	movw	r3, #32767	@ 0x7fff
  return ( Output );
 8000dfc:	b292      	uxth	r2, r2
 8000dfe:	2000      	movs	r0, #0
 8000e00:	f362 000f 	bfi	r0, r2, #0, #16
 8000e04:	b29b      	uxth	r3, r3
 8000e06:	f363 401f 	bfi	r0, r3, #16, #16
}
 8000e0a:	b005      	add	sp, #20
 8000e0c:	bd30      	pop	{r4, r5, pc}
    hqd_tmp = ( int16_t )( wqd_tmp );
 8000e0e:	4906      	ldr	r1, [pc, #24]	@ (8000e28 <MCM_Park+0x80>)
 8000e10:	b21b      	sxth	r3, r3
 8000e12:	428b      	cmp	r3, r1
 8000e14:	bfb8      	it	lt
 8000e16:	460b      	movlt	r3, r1
 8000e18:	e7f0      	b.n	8000dfc <MCM_Park+0x54>
    hqd_tmp = ( int16_t )( wqd_tmp );
 8000e1a:	4b03      	ldr	r3, [pc, #12]	@ (8000e28 <MCM_Park+0x80>)
 8000e1c:	b212      	sxth	r2, r2
 8000e1e:	429a      	cmp	r2, r3
 8000e20:	bfb8      	it	lt
 8000e22:	461a      	movlt	r2, r3
 8000e24:	e7da      	b.n	8000ddc <MCM_Park+0x34>
 8000e26:	bf00      	nop
 8000e28:	ffff8001 	.word	0xffff8001

08000e2c <MCM_Rev_Park>:
{
 8000e2c:	b530      	push	{r4, r5, lr}
 8000e2e:	4605      	mov	r5, r0
 8000e30:	b085      	sub	sp, #20
 8000e32:	4604      	mov	r4, r0
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 8000e34:	4608      	mov	r0, r1
 8000e36:	f7ff ff6b 	bl	8000d10 <MCM_Trig_Functions>
 8000e3a:	1424      	asrs	r4, r4, #16
 8000e3c:	1402      	asrs	r2, r0, #16
 8000e3e:	b22d      	sxth	r5, r5
 8000e40:	b200      	sxth	r0, r0
  alpha_tmp2 = Input.d * ( int32_t )Local_Vector_Components.hSin;
 8000e42:	fb04 f302 	mul.w	r3, r4, r2
  Output.alpha = ( int16_t )( ( ( alpha_tmp1 ) + ( alpha_tmp2 ) ) >> 15 );
 8000e46:	fb05 3300 	mla	r3, r5, r0, r3
  beta_tmp2 = Input.d * ( int32_t )Local_Vector_Components.hCos;
 8000e4a:	fb00 f404 	mul.w	r4, r0, r4
  Output.beta = ( int16_t )( ( beta_tmp2 - beta_tmp1 ) >> 15 );
 8000e4e:	fb05 4412 	mls	r4, r5, r2, r4
  return ( Output );
 8000e52:	f3c3 33cf 	ubfx	r3, r3, #15, #16
 8000e56:	2000      	movs	r0, #0
 8000e58:	f363 000f 	bfi	r0, r3, #0, #16
 8000e5c:	f3c4 34cf 	ubfx	r4, r4, #15, #16
 8000e60:	f364 401f 	bfi	r0, r4, #16, #16
}
 8000e64:	b005      	add	sp, #20
 8000e66:	bd30      	pop	{r4, r5, pc}

08000e68 <FOC_Clear>:
  *         It does not clear speed sensor.
  * @param  bMotor related motor it can be M1 or M2
  * @retval none
  */
__weak void FOC_Clear(uint8_t bMotor)
{
 8000e68:	b538      	push	{r3, r4, r5, lr}
 8000e6a:	2326      	movs	r3, #38	@ 0x26
 8000e6c:	4916      	ldr	r1, [pc, #88]	@ (8000ec8 <FOC_Clear+0x60>)
 8000e6e:	fb00 f303 	mul.w	r3, r0, r3
  /* USER CODE END FOC_Clear 0 */
  ab_t NULL_ab = {(int16_t)0, (int16_t)0};
  qd_t NULL_qd = {(int16_t)0, (int16_t)0};
  alphabeta_t NULL_alphabeta = {(int16_t)0, (int16_t)0};

  FOCVars[bMotor].Iab = NULL_ab;
 8000e72:	2400      	movs	r4, #0
 8000e74:	50cc      	str	r4, [r1, r3]
{
 8000e76:	4605      	mov	r5, r0
 8000e78:	f103 0208 	add.w	r2, r3, #8
 8000e7c:	1858      	adds	r0, r3, r1
 8000e7e:	3310      	adds	r3, #16
 8000e80:	440a      	add	r2, r1
 8000e82:	440b      	add	r3, r1
  FOCVars[bMotor].hTeref = (int16_t)0;
  FOCVars[bMotor].Vqd = NULL_qd;
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
  FOCVars[bMotor].hElAngle = (int16_t)0;

  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 8000e84:	4911      	ldr	r1, [pc, #68]	@ (8000ecc <FOC_Clear+0x64>)
  FOCVars[bMotor].Iab = NULL_ab;
 8000e86:	6044      	str	r4, [r0, #4]
  FOCVars[bMotor].Iqd = NULL_qd;
 8000e88:	6054      	str	r4, [r2, #4]
 8000e8a:	6094      	str	r4, [r2, #8]
  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 8000e8c:	f851 0025 	ldr.w	r0, [r1, r5, lsl #2]
  FOCVars[bMotor].Vqd = NULL_qd;
 8000e90:	f8c3 400a 	str.w	r4, [r3, #10]
 8000e94:	f8c3 4006 	str.w	r4, [r3, #6]
 8000e98:	f8c3 400e 	str.w	r4, [r3, #14]
  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 8000e9c:	4621      	mov	r1, r4
 8000e9e:	f005 fc85 	bl	80067ac <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], (int32_t)0);
 8000ea2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ed0 <FOC_Clear+0x68>)
 8000ea4:	4621      	mov	r1, r4
 8000ea6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8000eaa:	f005 fc7f 	bl	80067ac <PID_SetIntegralTerm>

  STC_Clear(pSTC[bMotor]);
 8000eae:	4b09      	ldr	r3, [pc, #36]	@ (8000ed4 <FOC_Clear+0x6c>)
 8000eb0:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8000eb4:	f005 ff96 	bl	8006de4 <STC_Clear>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8000eb8:	4b07      	ldr	r3, [pc, #28]	@ (8000ed8 <FOC_Clear+0x70>)
 8000eba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]

  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 8000ebe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8000ec2:	f005 be6b 	b.w	8006b9c <PWMC_SwitchOffPWM>
 8000ec6:	bf00      	nop
 8000ec8:	20000ab4 	.word	0x20000ab4
 8000ecc:	20000a2c 	.word	0x20000a2c
 8000ed0:	20000a28 	.word	0x20000a28
 8000ed4:	20000a34 	.word	0x20000a34
 8000ed8:	20000a1c 	.word	0x20000a1c

08000edc <MCboot>:
{
 8000edc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  STM_Init(&STM[M1]);
 8000ee0:	f8df a1ac 	ldr.w	sl, [pc, #428]	@ 8001090 <MCboot+0x1b4>
  PID_HandleInit(&PIDSpeedHandle_M1);
 8000ee4:	4e56      	ldr	r6, [pc, #344]	@ (8001040 <MCboot+0x164>)
  pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8000ee6:	4d57      	ldr	r5, [pc, #348]	@ (8001044 <MCboot+0x168>)
  HALL_Init (&HALL_M1);
 8000ee8:	f8df b1a8 	ldr.w	fp, [pc, #424]	@ 8001094 <MCboot+0x1b8>
  pPIDSpeed[M1] = &PIDSpeedHandle_M1;
 8000eec:	4f56      	ldr	r7, [pc, #344]	@ (8001048 <MCboot+0x16c>)
  PID_HandleInit(&PIDIqHandle_M1);
 8000eee:	f8df 91a8 	ldr.w	r9, [pc, #424]	@ 8001098 <MCboot+0x1bc>
  PID_HandleInit(&PIDIdHandle_M1);
 8000ef2:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800109c <MCboot+0x1c0>
{
 8000ef6:	b087      	sub	sp, #28
 8000ef8:	4603      	mov	r3, r0
  STM_Init(&STM[M1]);
 8000efa:	4650      	mov	r0, sl
{
 8000efc:	e9cd 3102 	strd	r3, r1, [sp, #8]
  STM_Init(&STM[M1]);
 8000f00:	f006 f83c 	bl	8006f7c <STM_Init>
  bMCBootCompleted = 0;
 8000f04:	4a51      	ldr	r2, [pc, #324]	@ (800104c <MCboot+0x170>)
  pCLM[M1] = &CircleLimitationM1;
 8000f06:	4b52      	ldr	r3, [pc, #328]	@ (8001050 <MCboot+0x174>)
  pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8000f08:	4852      	ldr	r0, [pc, #328]	@ (8001054 <MCboot+0x178>)
 8000f0a:	6028      	str	r0, [r5, #0]
  bMCBootCompleted = 0;
 8000f0c:	2400      	movs	r4, #0
 8000f0e:	7014      	strb	r4, [r2, #0]
  pCLM[M1] = &CircleLimitationM1;
 8000f10:	4a51      	ldr	r2, [pc, #324]	@ (8001058 <MCboot+0x17c>)
  pSTC[M1] = &SpeednTorqCtrlM1;
 8000f12:	4d52      	ldr	r5, [pc, #328]	@ (800105c <MCboot+0x180>)
  pCLM[M1] = &CircleLimitationM1;
 8000f14:	601a      	str	r2, [r3, #0]
  ICS_Init(&PWM_Handle_M1);
 8000f16:	f005 f9d9 	bl	80062cc <ICS_Init>
  startTimers();
 8000f1a:	f005 fcc9 	bl	80068b0 <startTimers>
  PID_HandleInit(&PIDSpeedHandle_M1);
 8000f1e:	4630      	mov	r0, r6
 8000f20:	f005 fc30 	bl	8006784 <PID_HandleInit>
  pSTC[M1] = &SpeednTorqCtrlM1;
 8000f24:	4b4e      	ldr	r3, [pc, #312]	@ (8001060 <MCboot+0x184>)
 8000f26:	602b      	str	r3, [r5, #0]
  HALL_Init (&HALL_M1);
 8000f28:	4658      	mov	r0, fp
  pPIDSpeed[M1] = &PIDSpeedHandle_M1;
 8000f2a:	603e      	str	r6, [r7, #0]
  HALL_Init (&HALL_M1);
 8000f2c:	f004 fd84 	bl	8005a38 <HALL_Init>
  STC_Init(pSTC[M1],pPIDSpeed[M1], &HALL_M1._Super);
 8000f30:	465a      	mov	r2, fp
 8000f32:	6839      	ldr	r1, [r7, #0]
 8000f34:	6828      	ldr	r0, [r5, #0]
  pBusSensorM1 = &RealBusVoltageSensorParamsM1;
 8000f36:	4e4b      	ldr	r6, [pc, #300]	@ (8001064 <MCboot+0x188>)
  STC_Init(pSTC[M1],pPIDSpeed[M1], &HALL_M1._Super);
 8000f38:	f005 ff3c 	bl	8006db4 <STC_Init>
  PID_HandleInit(&PIDIqHandle_M1);
 8000f3c:	4648      	mov	r0, r9
 8000f3e:	f005 fc21 	bl	8006784 <PID_HandleInit>
  PID_HandleInit(&PIDIdHandle_M1);
 8000f42:	4640      	mov	r0, r8
 8000f44:	f005 fc1e 	bl	8006784 <PID_HandleInit>
  pPIDIq[M1] = &PIDIqHandle_M1;
 8000f48:	4947      	ldr	r1, [pc, #284]	@ (8001068 <MCboot+0x18c>)
  pPIDId[M1] = &PIDIdHandle_M1;
 8000f4a:	4b48      	ldr	r3, [pc, #288]	@ (800106c <MCboot+0x190>)
  pBusSensorM1 = &RealBusVoltageSensorParamsM1;
 8000f4c:	4848      	ldr	r0, [pc, #288]	@ (8001070 <MCboot+0x194>)
  pPIDIq[M1] = &PIDIqHandle_M1;
 8000f4e:	f8c1 9000 	str.w	r9, [r1]
  pBusSensorM1 = &RealBusVoltageSensorParamsM1;
 8000f52:	6030      	str	r0, [r6, #0]
  NTC_Init(&TempSensorParamsM1);
 8000f54:	f8df 9148 	ldr.w	r9, [pc, #328]	@ 80010a0 <MCboot+0x1c4>
  pPIDId[M1] = &PIDIdHandle_M1;
 8000f58:	f8c3 8000 	str.w	r8, [r3]
  RVBS_Init(pBusSensorM1);
 8000f5c:	f005 fe60 	bl	8006c20 <RVBS_Init>
  pMPM[M1] = &PQD_MotorPowMeasM1;
 8000f60:	4a44      	ldr	r2, [pc, #272]	@ (8001074 <MCboot+0x198>)
 8000f62:	4b45      	ldr	r3, [pc, #276]	@ (8001078 <MCboot+0x19c>)
  pMPM[M1]->pFOCVars = &FOCVars[M1];
 8000f64:	f8df 813c 	ldr.w	r8, [pc, #316]	@ 80010a4 <MCboot+0x1c8>
  pMPM[M1] = &PQD_MotorPowMeasM1;
 8000f68:	6013      	str	r3, [r2, #0]
  NTC_Init(&TempSensorParamsM1);
 8000f6a:	4648      	mov	r0, r9
  pMPM[M1]->pVBS = &(pBusSensorM1->_Super);
 8000f6c:	6832      	ldr	r2, [r6, #0]
 8000f6e:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
  pMPM[M1]->pFOCVars = &FOCVars[M1];
 8000f72:	f8c3 810c 	str.w	r8, [r3, #268]	@ 0x10c
  NTC_Init(&TempSensorParamsM1);
 8000f76:	f005 fbc1 	bl	80066fc <NTC_Init>
  pTemperatureSensor[M1] = &TempSensorParamsM1;
 8000f7a:	4940      	ldr	r1, [pc, #256]	@ (800107c <MCboot+0x1a0>)
  pREMNG[M1] = &RampExtMngrHFParamsM1;
 8000f7c:	4b40      	ldr	r3, [pc, #256]	@ (8001080 <MCboot+0x1a4>)
 8000f7e:	4841      	ldr	r0, [pc, #260]	@ (8001084 <MCboot+0x1a8>)
  pTemperatureSensor[M1] = &TempSensorParamsM1;
 8000f80:	f8c1 9000 	str.w	r9, [r1]
  pREMNG[M1] = &RampExtMngrHFParamsM1;
 8000f84:	6018      	str	r0, [r3, #0]
  REMNG_Init(pREMNG[M1]);
 8000f86:	f005 fe95 	bl	8006cb4 <REMNG_Init>
  FOC_Clear(M1);
 8000f8a:	4620      	mov	r0, r4
 8000f8c:	f7ff ff6c 	bl	8000e68 <FOC_Clear>
  FOCVars[M1].bDriveInput = EXTERNAL;
 8000f90:	f04f 0901 	mov.w	r9, #1
  FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8000f94:	6828      	ldr	r0, [r5, #0]
  FOCVars[M1].bDriveInput = EXTERNAL;
 8000f96:	f888 9024 	strb.w	r9, [r8, #36]	@ 0x24
  FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8000f9a:	f005 ffd9 	bl	8006f50 <STC_GetDefaultIqdref>
 8000f9e:	f8c8 0010 	str.w	r0, [r8, #16]
  FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8000fa2:	6828      	ldr	r0, [r5, #0]
 8000fa4:	f005 ffd4 	bl	8006f50 <STC_GetDefaultIqdref>
 8000fa8:	f3c0 400f 	ubfx	r0, r0, #16, #16
  MCI_Init(oMCInterface[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 8000fac:	4643      	mov	r3, r8
  FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8000fae:	f8a8 0014 	strh.w	r0, [r8, #20]
  oMCInterface[M1] = & Mci[M1];
 8000fb2:	f8df 80f4 	ldr.w	r8, [pc, #244]	@ 80010a8 <MCboot+0x1cc>
  MCI_Init(oMCInterface[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 8000fb6:	682a      	ldr	r2, [r5, #0]
  oMCInterface[M1] = & Mci[M1];
 8000fb8:	4833      	ldr	r0, [pc, #204]	@ (8001088 <MCboot+0x1ac>)
 8000fba:	f8c8 0000 	str.w	r0, [r8]
  MCI_Init(oMCInterface[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 8000fbe:	4651      	mov	r1, sl
 8000fc0:	f7ff fd6e 	bl	8000aa0 <MCI_Init>
  MCI_ExecSpeedRamp(oMCInterface[M1],
 8000fc4:	f8d8 0000 	ldr.w	r0, [r8]
 8000fc8:	9001      	str	r0, [sp, #4]
 8000fca:	6828      	ldr	r0, [r5, #0]
 8000fcc:	f005 ffb6 	bl	8006f3c <STC_GetMecSpeedRefUnitDefault>
 8000fd0:	4622      	mov	r2, r4
 8000fd2:	4601      	mov	r1, r0
 8000fd4:	9801      	ldr	r0, [sp, #4]
 8000fd6:	f7ff fd71 	bl	8000abc <MCI_ExecSpeedRamp>
  pMCIList[M1] = oMCInterface[M1];
 8000fda:	9802      	ldr	r0, [sp, #8]
 8000fdc:	f8d8 3000 	ldr.w	r3, [r8]
 8000fe0:	6003      	str	r3, [r0, #0]
  MCT[M1].pPWMnCurrFdbk = pwmcHandle[M1];
 8000fe2:	4b18      	ldr	r3, [pc, #96]	@ (8001044 <MCboot+0x168>)
  MCT[M1].pPIDIq = pPIDIq[M1];
 8000fe4:	4820      	ldr	r0, [pc, #128]	@ (8001068 <MCboot+0x18c>)
  MCT[M1].pPWMnCurrFdbk = pwmcHandle[M1];
 8000fe6:	6819      	ldr	r1, [r3, #0]
  MCT[M1].pSpeednTorqueCtrl = pSTC[M1];
 8000fe8:	682a      	ldr	r2, [r5, #0]
  MCT[M1].pMPM =  (MotorPowMeas_Handle_t*)pMPM[M1];
 8000fea:	4b22      	ldr	r3, [pc, #136]	@ (8001074 <MCboot+0x198>)
  MCT[M1].pTemperatureSensor = (NTC_Handle_t *) pTemperatureSensor[M1];
 8000fec:	4d23      	ldr	r5, [pc, #140]	@ (800107c <MCboot+0x1a0>)
  MCT[M1].pPIDSpeed = pPIDSpeed[M1];
 8000fee:	f8d7 c000 	ldr.w	ip, [r7]
  MCT[M1].pPIDIq = pPIDIq[M1];
 8000ff2:	6807      	ldr	r7, [r0, #0]
  MCT[M1].pPIDId = pPIDId[M1];
 8000ff4:	481d      	ldr	r0, [pc, #116]	@ (800106c <MCboot+0x190>)
  MCT[M1].pMPM =  (MotorPowMeas_Handle_t*)pMPM[M1];
 8000ff6:	f8d3 e000 	ldr.w	lr, [r3]
  MCT[M1].pTemperatureSensor = (NTC_Handle_t *) pTemperatureSensor[M1];
 8000ffa:	682d      	ldr	r5, [r5, #0]
  MCT[M1].pPIDSpeed = pPIDSpeed[M1];
 8000ffc:	4b23      	ldr	r3, [pc, #140]	@ (800108c <MCboot+0x1b0>)
  MCT[M1].pBusVoltageSensor = &(pBusSensorM1->_Super);
 8000ffe:	6836      	ldr	r6, [r6, #0]
  MCT[M1].pPIDId = pPIDId[M1];
 8001000:	6800      	ldr	r0, [r0, #0]
 8001002:	6098      	str	r0, [r3, #8]
  MCT[M1].pStateMachine = &STM[M1];
 8001004:	e9c3 2a09 	strd	r2, sl, [r3, #36]	@ 0x24
  MCT[M1].pPIDIq = pPIDIq[M1];
 8001008:	e9c3 c700 	strd	ip, r7, [r3]
  MCT[M1].pBusVoltageSensor = &(pBusSensorM1->_Super);
 800100c:	e9c3 560b 	strd	r5, r6, [r3, #44]	@ 0x2c
  MCT[M1].pSpeedSensorVirtual = MC_NULL;
 8001010:	e9c3 4407 	strd	r4, r4, [r3, #28]
  MCT[M1].pNTCRelay = MC_NULL;             /* relay is defined, oRelayM1*/
 8001014:	e9c3 440d 	strd	r4, r4, [r3, #52]	@ 0x34
  MCT[M1].pFF = MC_NULL;
 8001018:	e9c3 4410 	strd	r4, r4, [r3, #64]	@ 0x40
  MCT[M1].pSCC = MC_NULL;
 800101c:	e9c3 4412 	strd	r4, r4, [r3, #72]	@ 0x48
  bMCBootCompleted = 1;
 8001020:	4a0a      	ldr	r2, [pc, #40]	@ (800104c <MCboot+0x170>)
  MCT[M1].pPWMnCurrFdbk = pwmcHandle[M1];
 8001022:	6119      	str	r1, [r3, #16]
  MCT[M1].pSpeedSensorMain = (SpeednPosFdbk_Handle_t *) &HALL_M1;
 8001024:	f8c3 b018 	str.w	fp, [r3, #24]
  MCT[M1].pMPM =  (MotorPowMeas_Handle_t*)pMPM[M1];
 8001028:	f8c3 e03c 	str.w	lr, [r3, #60]	@ 0x3c
  MCT[M1].pPIDFluxWeakening = MC_NULL; /* if M1 doesn't has FW */
 800102c:	60dc      	str	r4, [r3, #12]
  MCT[M1].pRevupCtrl = MC_NULL;              /* only if M1 is not sensorless*/
 800102e:	615c      	str	r4, [r3, #20]
  MCT[M1].pOTT = MC_NULL;
 8001030:	651c      	str	r4, [r3, #80]	@ 0x50
  pMCTList[M1] = &MCT[M1];
 8001032:	9903      	ldr	r1, [sp, #12]
  bMCBootCompleted = 1;
 8001034:	f882 9000 	strb.w	r9, [r2]
  pMCTList[M1] = &MCT[M1];
 8001038:	600b      	str	r3, [r1, #0]
}
 800103a:	b007      	add	sp, #28
 800103c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001040:	20000424 	.word	0x20000424
 8001044:	20000a1c 	.word	0x20000a1c
 8001048:	20000a30 	.word	0x20000a30
 800104c:	20000a08 	.word	0x20000a08
 8001050:	20000a14 	.word	0x20000a14
 8001054:	20000324 	.word	0x20000324
 8001058:	20000140 	.word	0x20000140
 800105c:	20000a34 	.word	0x20000a34
 8001060:	20000398 	.word	0x20000398
 8001064:	20000a24 	.word	0x20000a24
 8001068:	20000a2c 	.word	0x20000a2c
 800106c:	20000a28 	.word	0x20000a28
 8001070:	2000020c 	.word	0x2000020c
 8001074:	20000a18 	.word	0x20000a18
 8001078:	20000450 	.word	0x20000450
 800107c:	20000a20 	.word	0x20000a20
 8001080:	20000a10 	.word	0x20000a10
 8001084:	200001f4 	.word	0x200001f4
 8001088:	20000a98 	.word	0x20000a98
 800108c:	20000a40 	.word	0x20000a40
 8001090:	20000a38 	.word	0x20000a38
 8001094:	2000025c 	.word	0x2000025c
 8001098:	200003f8 	.word	0x200003f8
 800109c:	200003cc 	.word	0x200003cc
 80010a0:	20000234 	.word	0x20000234
 80010a4:	20000ab4 	.word	0x20000ab4
 80010a8:	20000a94 	.word	0x20000a94

080010ac <FOC_InitAdditionalMethods>:
__weak void FOC_InitAdditionalMethods(uint8_t bMotor)
{
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
}
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop

080010b0 <FOC_CalcCurrRef>:
  *         in oTSC parameters
  * @param  bMotor related motor it can be M1 or M2
  * @retval none
  */
__weak void FOC_CalcCurrRef(uint8_t bMotor)
{
 80010b0:	b510      	push	{r4, lr}

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if(FOCVars[bMotor].bDriveInput == INTERNAL)
 80010b2:	4c08      	ldr	r4, [pc, #32]	@ (80010d4 <FOC_CalcCurrRef+0x24>)
 80010b4:	2326      	movs	r3, #38	@ 0x26
 80010b6:	fb03 4400 	mla	r4, r3, r0, r4
 80010ba:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 80010be:	b103      	cbz	r3, 80010c2 <FOC_CalcCurrRef+0x12>

  }
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 80010c0:	bd10      	pop	{r4, pc}
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 80010c2:	4b05      	ldr	r3, [pc, #20]	@ (80010d8 <FOC_CalcCurrRef+0x28>)
 80010c4:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80010c8:	f005 fef0 	bl	8006eac <STC_CalcTorqueReference>
 80010cc:	83e0      	strh	r0, [r4, #30]
    FOCVars[bMotor].Iqdref.q = FOCVars[bMotor].hTeref;
 80010ce:	8220      	strh	r0, [r4, #16]
}
 80010d0:	bd10      	pop	{r4, pc}
 80010d2:	bf00      	nop
 80010d4:	20000ab4 	.word	0x20000ab4
 80010d8:	20000a34 	.word	0x20000a34

080010dc <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 80010dc:	4b01      	ldr	r3, [pc, #4]	@ (80010e4 <TSK_SetChargeBootCapDelayM1+0x8>)
 80010de:	8018      	strh	r0, [r3, #0]
}
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop
 80010e4:	20000a0c 	.word	0x20000a0c

080010e8 <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (hBootCapDelayCounterM1 == 0)
 80010e8:	4b03      	ldr	r3, [pc, #12]	@ (80010f8 <TSK_ChargeBootCapDelayHasElapsedM1+0x10>)
 80010ea:	8818      	ldrh	r0, [r3, #0]
 80010ec:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 80010ee:	fab0 f080 	clz	r0, r0
 80010f2:	0940      	lsrs	r0, r0, #5
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	20000a0c 	.word	0x20000a0c

080010fc <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 80010fc:	4b01      	ldr	r3, [pc, #4]	@ (8001104 <TSK_SetStopPermanencyTimeM1+0x8>)
 80010fe:	8018      	strh	r0, [r3, #0]
}
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	20000a0a 	.word	0x20000a0a

08001108 <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (hStopPermanencyCounterM1 == 0)
 8001108:	4b03      	ldr	r3, [pc, #12]	@ (8001118 <TSK_StopPermanencyTimeHasElapsedM1+0x10>)
 800110a:	8818      	ldrh	r0, [r3, #0]
 800110c:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 800110e:	fab0 f080 	clz	r0, r0
 8001112:	0940      	lsrs	r0, r0, #5
 8001114:	4770      	bx	lr
 8001116:	bf00      	nop
 8001118:	20000a0a 	.word	0x20000a0a

0800111c <TSK_MediumFrequencyTaskM1>:
{
 800111c:	b530      	push	{r4, r5, lr}
 800111e:	b083      	sub	sp, #12
  int16_t wAux = 0;
 8001120:	2300      	movs	r3, #0
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit( &HALL_M1, &wAux );
 8001122:	f10d 0106 	add.w	r1, sp, #6
 8001126:	484d      	ldr	r0, [pc, #308]	@ (800125c <TSK_MediumFrequencyTaskM1+0x140>)
  int16_t wAux = 0;
 8001128:	f8ad 3006 	strh.w	r3, [sp, #6]
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit( &HALL_M1, &wAux );
 800112c:	f004 fdd4 	bl	8005cd8 <HALL_CalcAvrgMecSpeedUnit>
  PQD_CalcElMotorPower( pMPM[M1] );
 8001130:	4d4b      	ldr	r5, [pc, #300]	@ (8001260 <TSK_MediumFrequencyTaskM1+0x144>)
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit( &HALL_M1, &wAux );
 8001132:	4604      	mov	r4, r0
  PQD_CalcElMotorPower( pMPM[M1] );
 8001134:	6828      	ldr	r0, [r5, #0]
 8001136:	f005 fb85 	bl	8006844 <PQD_CalcElMotorPower>
  StateM1 = STM_GetState( &STM[M1] );
 800113a:	484a      	ldr	r0, [pc, #296]	@ (8001264 <TSK_MediumFrequencyTaskM1+0x148>)
 800113c:	f005 ffc0 	bl	80070c0 <STM_GetState>
  switch ( StateM1 )
 8001140:	1ec3      	subs	r3, r0, #3
 8001142:	2b0f      	cmp	r3, #15
 8001144:	d81b      	bhi.n	800117e <TSK_MediumFrequencyTaskM1+0x62>
 8001146:	e8df f003 	tbb	[pc, r3]
 800114a:	392d      	.short	0x392d
 800114c:	6008513e 	.word	0x6008513e
 8001150:	1a1a1a69 	.word	0x1a1a1a69
 8001154:	6e1a1a1a 	.word	0x6e1a1a1a
 8001158:	1c7c      	.short	0x1c7c
    ICS_SwitchOffPWM( pwmcHandle[M1] );
 800115a:	4b43      	ldr	r3, [pc, #268]	@ (8001268 <TSK_MediumFrequencyTaskM1+0x14c>)
 800115c:	6818      	ldr	r0, [r3, #0]
 800115e:	f005 f985 	bl	800646c <ICS_SwitchOffPWM>
    FOC_Clear( M1 );
 8001162:	2000      	movs	r0, #0
 8001164:	f7ff fe80 	bl	8000e68 <FOC_Clear>
    MPM_Clear( (MotorPowMeas_Handle_t*) pMPM[M1] );
 8001168:	6828      	ldr	r0, [r5, #0]
 800116a:	f005 fa83 	bl	8006674 <MPM_Clear>
    TSK_SetStopPermanencyTimeM1( STOPPERMANENCY_TICKS );
 800116e:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8001172:	f7ff ffc3 	bl	80010fc <TSK_SetStopPermanencyTimeM1>
    STM_NextState( &STM[M1], STOP );
 8001176:	483b      	ldr	r0, [pc, #236]	@ (8001264 <TSK_MediumFrequencyTaskM1+0x148>)
 8001178:	2108      	movs	r1, #8
 800117a:	f005 ff27 	bl	8006fcc <STM_NextState>
}
 800117e:	b003      	add	sp, #12
 8001180:	bd30      	pop	{r4, r5, pc}
    HALL_Clear( &HALL_M1 );
 8001182:	4836      	ldr	r0, [pc, #216]	@ (800125c <TSK_MediumFrequencyTaskM1+0x140>)
 8001184:	f004 fce2 	bl	8005b4c <HALL_Clear>
    if ( STM_NextState( &STM[M1], START ) == true )
 8001188:	4836      	ldr	r0, [pc, #216]	@ (8001264 <TSK_MediumFrequencyTaskM1+0x148>)
 800118a:	2104      	movs	r1, #4
 800118c:	f005 ff1e 	bl	8006fcc <STM_NextState>
 8001190:	2800      	cmp	r0, #0
 8001192:	d0f4      	beq.n	800117e <TSK_MediumFrequencyTaskM1+0x62>
      FOC_Clear( M1 );
 8001194:	2000      	movs	r0, #0
 8001196:	f7ff fe67 	bl	8000e68 <FOC_Clear>
      ICS_SwitchOnPWM( pwmcHandle[M1] );
 800119a:	4b33      	ldr	r3, [pc, #204]	@ (8001268 <TSK_MediumFrequencyTaskM1+0x14c>)
 800119c:	6818      	ldr	r0, [r3, #0]
 800119e:	f005 f925 	bl	80063ec <ICS_SwitchOnPWM>
 80011a2:	e7ec      	b.n	800117e <TSK_MediumFrequencyTaskM1+0x62>
    ICS_TurnOnLowSides( pwmcHandle[M1] );
 80011a4:	4b30      	ldr	r3, [pc, #192]	@ (8001268 <TSK_MediumFrequencyTaskM1+0x14c>)
 80011a6:	6818      	ldr	r0, [r3, #0]
 80011a8:	f005 f8fa 	bl	80063a0 <ICS_TurnOnLowSides>
    TSK_SetChargeBootCapDelayM1( CHARGE_BOOT_CAP_TICKS );
 80011ac:	2014      	movs	r0, #20
 80011ae:	f7ff ff95 	bl	80010dc <TSK_SetChargeBootCapDelayM1>
    STM_NextState( &STM[M1], CHARGE_BOOT_CAP );
 80011b2:	2110      	movs	r1, #16
 80011b4:	482b      	ldr	r0, [pc, #172]	@ (8001264 <TSK_MediumFrequencyTaskM1+0x148>)
 80011b6:	f005 ff09 	bl	8006fcc <STM_NextState>
    break;
 80011ba:	e7e0      	b.n	800117e <TSK_MediumFrequencyTaskM1+0x62>
        STM_NextState( &STM[M1], START_RUN ); /* only for sensored*/
 80011bc:	2105      	movs	r1, #5
 80011be:	4829      	ldr	r0, [pc, #164]	@ (8001264 <TSK_MediumFrequencyTaskM1+0x148>)
 80011c0:	f005 ff04 	bl	8006fcc <STM_NextState>
    break;
 80011c4:	e7db      	b.n	800117e <TSK_MediumFrequencyTaskM1+0x62>
	  FOC_InitAdditionalMethods(M1);
 80011c6:	2000      	movs	r0, #0
 80011c8:	f7ff ff70 	bl	80010ac <FOC_InitAdditionalMethods>
      FOC_CalcCurrRef( M1 );
 80011cc:	2000      	movs	r0, #0
 80011ce:	f7ff ff6f 	bl	80010b0 <FOC_CalcCurrRef>
      STM_NextState( &STM[M1], RUN );
 80011d2:	2106      	movs	r1, #6
 80011d4:	4823      	ldr	r0, [pc, #140]	@ (8001264 <TSK_MediumFrequencyTaskM1+0x148>)
 80011d6:	f005 fef9 	bl	8006fcc <STM_NextState>
    STC_ForceSpeedReferenceToCurrentSpeed( pSTC[M1] ); /* Init the reference speed to current speed */
 80011da:	4b24      	ldr	r3, [pc, #144]	@ (800126c <TSK_MediumFrequencyTaskM1+0x150>)
 80011dc:	6818      	ldr	r0, [r3, #0]
 80011de:	f005 fec5 	bl	8006f6c <STC_ForceSpeedReferenceToCurrentSpeed>
    MCI_ExecBufferedCommands( oMCInterface[M1] ); /* Exec the speed ramp after changing of the speed sensor */
 80011e2:	4b23      	ldr	r3, [pc, #140]	@ (8001270 <TSK_MediumFrequencyTaskM1+0x154>)
 80011e4:	6818      	ldr	r0, [r3, #0]
 80011e6:	f7ff fc9d 	bl	8000b24 <MCI_ExecBufferedCommands>
    break;
 80011ea:	e7c8      	b.n	800117e <TSK_MediumFrequencyTaskM1+0x62>
    MCI_ExecBufferedCommands( oMCInterface[M1] );
 80011ec:	4b20      	ldr	r3, [pc, #128]	@ (8001270 <TSK_MediumFrequencyTaskM1+0x154>)
 80011ee:	6818      	ldr	r0, [r3, #0]
 80011f0:	f7ff fc98 	bl	8000b24 <MCI_ExecBufferedCommands>
    FOC_CalcCurrRef( M1 );
 80011f4:	2000      	movs	r0, #0
 80011f6:	f7ff ff5b 	bl	80010b0 <FOC_CalcCurrRef>
    if( !IsSpeedReliable )
 80011fa:	2c00      	cmp	r4, #0
 80011fc:	d1bf      	bne.n	800117e <TSK_MediumFrequencyTaskM1+0x62>
      STM_FaultProcessing( &STM[M1], MC_SPEED_FDBK, 0 );
 80011fe:	4622      	mov	r2, r4
 8001200:	2120      	movs	r1, #32
 8001202:	4818      	ldr	r0, [pc, #96]	@ (8001264 <TSK_MediumFrequencyTaskM1+0x148>)
 8001204:	f005 fec0 	bl	8006f88 <STM_FaultProcessing>
 8001208:	e7b9      	b.n	800117e <TSK_MediumFrequencyTaskM1+0x62>
    if ( TSK_StopPermanencyTimeHasElapsedM1() )
 800120a:	f7ff ff7d 	bl	8001108 <TSK_StopPermanencyTimeHasElapsedM1>
 800120e:	2800      	cmp	r0, #0
 8001210:	d0b5      	beq.n	800117e <TSK_MediumFrequencyTaskM1+0x62>
      STM_NextState( &STM[M1], STOP_IDLE );
 8001212:	2109      	movs	r1, #9
 8001214:	4813      	ldr	r0, [pc, #76]	@ (8001264 <TSK_MediumFrequencyTaskM1+0x148>)
 8001216:	f005 fed9 	bl	8006fcc <STM_NextState>
 800121a:	e7b0      	b.n	800117e <TSK_MediumFrequencyTaskM1+0x62>
    STM_NextState( &STM[M1], IDLE );
 800121c:	2100      	movs	r1, #0
 800121e:	4811      	ldr	r0, [pc, #68]	@ (8001264 <TSK_MediumFrequencyTaskM1+0x148>)
 8001220:	f005 fed4 	bl	8006fcc <STM_NextState>
}
 8001224:	e7ab      	b.n	800117e <TSK_MediumFrequencyTaskM1+0x62>
    if ( TSK_ChargeBootCapDelayHasElapsedM1() )
 8001226:	f7ff ff5f 	bl	80010e8 <TSK_ChargeBootCapDelayHasElapsedM1>
 800122a:	2800      	cmp	r0, #0
 800122c:	d0a7      	beq.n	800117e <TSK_MediumFrequencyTaskM1+0x62>
      PWMC_CurrentReadingCalibr( pwmcHandle[M1], CRC_START );
 800122e:	4b0e      	ldr	r3, [pc, #56]	@ (8001268 <TSK_MediumFrequencyTaskM1+0x14c>)
 8001230:	2100      	movs	r1, #0
 8001232:	6818      	ldr	r0, [r3, #0]
 8001234:	f005 fcb4 	bl	8006ba0 <PWMC_CurrentReadingCalibr>
      STM_NextState(&STM[M1],OFFSET_CALIB);
 8001238:	2111      	movs	r1, #17
 800123a:	480a      	ldr	r0, [pc, #40]	@ (8001264 <TSK_MediumFrequencyTaskM1+0x148>)
 800123c:	f005 fec6 	bl	8006fcc <STM_NextState>
 8001240:	e79d      	b.n	800117e <TSK_MediumFrequencyTaskM1+0x62>
    if ( PWMC_CurrentReadingCalibr( pwmcHandle[M1], CRC_EXEC ) )
 8001242:	4b09      	ldr	r3, [pc, #36]	@ (8001268 <TSK_MediumFrequencyTaskM1+0x14c>)
 8001244:	2101      	movs	r1, #1
 8001246:	6818      	ldr	r0, [r3, #0]
 8001248:	f005 fcaa 	bl	8006ba0 <PWMC_CurrentReadingCalibr>
 800124c:	2800      	cmp	r0, #0
 800124e:	d096      	beq.n	800117e <TSK_MediumFrequencyTaskM1+0x62>
      STM_NextState( &STM[M1], CLEAR );
 8001250:	2112      	movs	r1, #18
 8001252:	4804      	ldr	r0, [pc, #16]	@ (8001264 <TSK_MediumFrequencyTaskM1+0x148>)
 8001254:	f005 feba 	bl	8006fcc <STM_NextState>
 8001258:	e791      	b.n	800117e <TSK_MediumFrequencyTaskM1+0x62>
 800125a:	bf00      	nop
 800125c:	2000025c 	.word	0x2000025c
 8001260:	20000a18 	.word	0x20000a18
 8001264:	20000a38 	.word	0x20000a38
 8001268:	20000a1c 	.word	0x20000a1c
 800126c:	20000a34 	.word	0x20000a34
 8001270:	20000a94 	.word	0x20000a94

08001274 <MC_Scheduler>:
{
 8001274:	b538      	push	{r3, r4, r5, lr}
  if (bMCBootCompleted == 1)
 8001276:	4b11      	ldr	r3, [pc, #68]	@ (80012bc <MC_Scheduler+0x48>)
 8001278:	781c      	ldrb	r4, [r3, #0]
 800127a:	2c01      	cmp	r4, #1
 800127c:	d000      	beq.n	8001280 <MC_Scheduler+0xc>
}
 800127e:	bd38      	pop	{r3, r4, r5, pc}
    if(hMFTaskCounterM1 > 0u)
 8001280:	4d0f      	ldr	r5, [pc, #60]	@ (80012c0 <MC_Scheduler+0x4c>)
 8001282:	882b      	ldrh	r3, [r5, #0]
 8001284:	b29b      	uxth	r3, r3
 8001286:	b1ab      	cbz	r3, 80012b4 <MC_Scheduler+0x40>
      hMFTaskCounterM1--;
 8001288:	882b      	ldrh	r3, [r5, #0]
 800128a:	3b01      	subs	r3, #1
 800128c:	b29b      	uxth	r3, r3
 800128e:	802b      	strh	r3, [r5, #0]
    if(hBootCapDelayCounterM1 > 0u)
 8001290:	4a0c      	ldr	r2, [pc, #48]	@ (80012c4 <MC_Scheduler+0x50>)
 8001292:	8813      	ldrh	r3, [r2, #0]
 8001294:	b29b      	uxth	r3, r3
 8001296:	b11b      	cbz	r3, 80012a0 <MC_Scheduler+0x2c>
      hBootCapDelayCounterM1--;
 8001298:	8813      	ldrh	r3, [r2, #0]
 800129a:	3b01      	subs	r3, #1
 800129c:	b29b      	uxth	r3, r3
 800129e:	8013      	strh	r3, [r2, #0]
    if(hStopPermanencyCounterM1 > 0u)
 80012a0:	4a09      	ldr	r2, [pc, #36]	@ (80012c8 <MC_Scheduler+0x54>)
 80012a2:	8813      	ldrh	r3, [r2, #0]
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d0e9      	beq.n	800127e <MC_Scheduler+0xa>
      hStopPermanencyCounterM1--;
 80012aa:	8813      	ldrh	r3, [r2, #0]
 80012ac:	3b01      	subs	r3, #1
 80012ae:	b29b      	uxth	r3, r3
 80012b0:	8013      	strh	r3, [r2, #0]
}
 80012b2:	bd38      	pop	{r3, r4, r5, pc}
      TSK_MediumFrequencyTaskM1();
 80012b4:	f7ff ff32 	bl	800111c <TSK_MediumFrequencyTaskM1>
      hMFTaskCounterM1 = MF_TASK_OCCURENCE_TICKS;
 80012b8:	802c      	strh	r4, [r5, #0]
 80012ba:	e7e9      	b.n	8001290 <MC_Scheduler+0x1c>
 80012bc:	20000a08 	.word	0x20000a08
 80012c0:	20000a0e 	.word	0x20000a0e
 80012c4:	20000a0c 	.word	0x20000a0c
 80012c8:	20000a0a 	.word	0x20000a0a

080012cc <MC_RunMotorControlTasks>:
{
 80012cc:	b508      	push	{r3, lr}
  if ( bMCBootCompleted ) {
 80012ce:	4b05      	ldr	r3, [pc, #20]	@ (80012e4 <MC_RunMotorControlTasks+0x18>)
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	b903      	cbnz	r3, 80012d6 <MC_RunMotorControlTasks+0xa>
}
 80012d4:	bd08      	pop	{r3, pc}
    MC_Scheduler();
 80012d6:	f7ff ffcd 	bl	8001274 <MC_Scheduler>
}
 80012da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    UI_Scheduler();
 80012de:	f001 b93d 	b.w	800255c <UI_Scheduler>
 80012e2:	bf00      	nop
 80012e4:	20000a08 	.word	0x20000a08

080012e8 <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 80012e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* USER CODE END HighFrequencyTask 0 */

  uint8_t bMotorNbr = 0;
  uint16_t hFOCreturn;

  HALL_CalcElAngle (&HALL_M1);
 80012ec:	4830      	ldr	r0, [pc, #192]	@ (80013b0 <TSK_HighFrequencyTask+0xc8>)
  uint16_t hCodeError;
  SpeednPosFdbk_Handle_t *speedHandle;

  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
  hElAngle = SPD_GetElAngle(speedHandle);
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 80012ee:	f8df 80dc 	ldr.w	r8, [pc, #220]	@ 80013cc <TSK_HighFrequencyTask+0xe4>
  Ialphabeta = MCM_Clarke(Iab);
  Iqd = MCM_Park(Ialphabeta, hElAngle);
  Vqd.q = PI_Controller(pPIDIq[M1],
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 80012f2:	4c30      	ldr	r4, [pc, #192]	@ (80013b4 <TSK_HighFrequencyTask+0xcc>)
{
 80012f4:	b086      	sub	sp, #24
  HALL_CalcElAngle (&HALL_M1);
 80012f6:	f004 fcd1 	bl	8005c9c <HALL_CalcElAngle>
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 80012fa:	4b2f      	ldr	r3, [pc, #188]	@ (80013b8 <TSK_HighFrequencyTask+0xd0>)
 80012fc:	6818      	ldr	r0, [r3, #0]
 80012fe:	f005 fd6f 	bl	8006de0 <STC_GetSpeedSensor>
 8001302:	4607      	mov	r7, r0
  hElAngle = SPD_GetElAngle(speedHandle);
 8001304:	f005 fd0a 	bl	8006d1c <SPD_GetElAngle>
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001308:	a903      	add	r1, sp, #12
  hElAngle = SPD_GetElAngle(speedHandle);
 800130a:	4605      	mov	r5, r0
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 800130c:	f8d8 0000 	ldr.w	r0, [r8]
 8001310:	f005 fb26 	bl	8006960 <PWMC_GetPhaseCurrents>
  Ialphabeta = MCM_Clarke(Iab);
 8001314:	9803      	ldr	r0, [sp, #12]
 8001316:	f7ff fcd1 	bl	8000cbc <MCM_Clarke>
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 800131a:	4629      	mov	r1, r5
  Ialphabeta = MCM_Clarke(Iab);
 800131c:	9004      	str	r0, [sp, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 800131e:	f7ff fd43 	bl	8000da8 <MCM_Park>
  Vqd.q = PI_Controller(pPIDIq[M1],
 8001322:	4b26      	ldr	r3, [pc, #152]	@ (80013bc <TSK_HighFrequencyTask+0xd4>)
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001324:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001328:	9001      	str	r0, [sp, #4]
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 800132a:	b200      	sxth	r0, r0
  Vqd.q = PI_Controller(pPIDIq[M1],
 800132c:	1a09      	subs	r1, r1, r0
 800132e:	6818      	ldr	r0, [r3, #0]
 8001330:	f005 fa48 	bl	80067c4 <PI_Controller>

  Vqd.d = PI_Controller(pPIDId[M1],
            (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8001334:	f9bd 3006 	ldrsh.w	r3, [sp, #6]
 8001338:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
  Vqd.d = PI_Controller(pPIDId[M1],
 800133c:	1ac9      	subs	r1, r1, r3
 800133e:	4b20      	ldr	r3, [pc, #128]	@ (80013c0 <TSK_HighFrequencyTask+0xd8>)
  Vqd.q = PI_Controller(pPIDIq[M1],
 8001340:	4606      	mov	r6, r0
  Vqd.d = PI_Controller(pPIDId[M1],
 8001342:	6818      	ldr	r0, [r3, #0]
 8001344:	f005 fa3e 	bl	80067c4 <PI_Controller>

  Vqd = Circle_Limitation(pCLM[M1], Vqd);
 8001348:	4b1e      	ldr	r3, [pc, #120]	@ (80013c4 <TSK_HighFrequencyTask+0xdc>)
 800134a:	f8ad 6008 	strh.w	r6, [sp, #8]
 800134e:	f8ad 000a 	strh.w	r0, [sp, #10]
 8001352:	9902      	ldr	r1, [sp, #8]
 8001354:	6818      	ldr	r0, [r3, #0]
 8001356:	f004 fb19 	bl	800598c <Circle_Limitation>
 800135a:	4606      	mov	r6, r0
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 800135c:	4638      	mov	r0, r7
  Vqd = Circle_Limitation(pCLM[M1], Vqd);
 800135e:	9602      	str	r6, [sp, #8]
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8001360:	f005 fce4 	bl	8006d2c <SPD_GetInstElSpeedDpp>
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8001364:	4629      	mov	r1, r5
 8001366:	9802      	ldr	r0, [sp, #8]
 8001368:	f7ff fd60 	bl	8000e2c <MCM_Rev_Park>
 800136c:	4601      	mov	r1, r0
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 800136e:	f8d8 0000 	ldr.w	r0, [r8]
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8001372:	9105      	str	r1, [sp, #20]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001374:	f005 faf6 	bl	8006964 <PWMC_SetPhaseVoltage>
  FOCVars[M1].Vqd = Vqd;
  FOCVars[M1].Iab = Iab;
 8001378:	9b03      	ldr	r3, [sp, #12]
  FOCVars[M1].Ialphabeta = Ialphabeta;
 800137a:	9a04      	ldr	r2, [sp, #16]
  FOCVars[M1].Iab = Iab;
 800137c:	6023      	str	r3, [r4, #0]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 800137e:	4601      	mov	r1, r0
  FOCVars[M1].Iqd = Iqd;
 8001380:	9b01      	ldr	r3, [sp, #4]
  FOCVars[M1].Valphabeta = Valphabeta;
 8001382:	9805      	ldr	r0, [sp, #20]
  FOCVars[M1].Vqd = Vqd;
 8001384:	f8c4 6016 	str.w	r6, [r4, #22]
  if(hFOCreturn == MC_FOC_DURATION)
 8001388:	2901      	cmp	r1, #1
  FOCVars[M1].Ialphabeta = Ialphabeta;
 800138a:	6062      	str	r2, [r4, #4]
  FOCVars[M1].Iqd = Iqd;
 800138c:	60e3      	str	r3, [r4, #12]
  FOCVars[M1].Valphabeta = Valphabeta;
 800138e:	f8c4 001a 	str.w	r0, [r4, #26]
  FOCVars[M1].hElAngle = hElAngle;
 8001392:	8425      	strh	r5, [r4, #32]
  if(hFOCreturn == MC_FOC_DURATION)
 8001394:	d003      	beq.n	800139e <TSK_HighFrequencyTask+0xb6>
}
 8001396:	2000      	movs	r0, #0
 8001398:	b006      	add	sp, #24
 800139a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    STM_FaultProcessing(&STM[M1], MC_FOC_DURATION, 0);
 800139e:	2200      	movs	r2, #0
 80013a0:	4809      	ldr	r0, [pc, #36]	@ (80013c8 <TSK_HighFrequencyTask+0xe0>)
 80013a2:	f005 fdf1 	bl	8006f88 <STM_FaultProcessing>
}
 80013a6:	2000      	movs	r0, #0
 80013a8:	b006      	add	sp, #24
 80013aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80013ae:	bf00      	nop
 80013b0:	2000025c 	.word	0x2000025c
 80013b4:	20000ab4 	.word	0x20000ab4
 80013b8:	20000a34 	.word	0x20000a34
 80013bc:	20000a2c 	.word	0x20000a2c
 80013c0:	20000a28 	.word	0x20000a28
 80013c4:	20000a14 	.word	0x20000a14
 80013c8:	20000a38 	.word	0x20000a38
 80013cc:	20000a1c 	.word	0x20000a1c

080013d0 <TSK_SafetyTask_PWMOFF>:
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink
  * @retval None
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 80013d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */

  uint16_t CodeReturn = MC_NO_ERROR;
  uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};

  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 80013d2:	4b20      	ldr	r3, [pc, #128]	@ (8001454 <TSK_SafetyTask_PWMOFF+0x84>)
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 80013d4:	4e20      	ldr	r6, [pc, #128]	@ (8001458 <TSK_SafetyTask_PWMOFF+0x88>)
{
 80013d6:	4604      	mov	r4, r0
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 80013d8:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80013dc:	f005 f9a0 	bl	8006720 <NTC_CalcAvTemp>
 80013e0:	4605      	mov	r5, r0
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 80013e2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80013e6:	f005 fbfb 	bl	8006be0 <PWMC_CheckOverCurrent>
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 80013ea:	f025 0508 	bic.w	r5, r5, #8
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 80013ee:	4305      	orrs	r5, r0
 80013f0:	b2ad      	uxth	r5, r5
                                                                                 (for STM32F30x can return MC_OVER_VOLT in case of HW Overvoltage) */
  if(bMotor == M1)
 80013f2:	b334      	cbz	r4, 8001442 <TSK_SafetyTask_PWMOFF+0x72>
  {
    CodeReturn |=  errMask[bMotor] &RVBS_CalcAvVbus(pBusSensorM1);
  }

  STM_FaultProcessing(&STM[bMotor], CodeReturn, ~CodeReturn); /* Update the STM according error code */
 80013f4:	4f19      	ldr	r7, [pc, #100]	@ (800145c <TSK_SafetyTask_PWMOFF+0x8c>)
 80013f6:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 80013fa:	eb07 0743 	add.w	r7, r7, r3, lsl #1
 80013fe:	43ea      	mvns	r2, r5
 8001400:	b292      	uxth	r2, r2
 8001402:	4629      	mov	r1, r5
 8001404:	4638      	mov	r0, r7
 8001406:	f005 fdbf 	bl	8006f88 <STM_FaultProcessing>
  switch (STM_GetState(&STM[bMotor])) /* Acts on PWM outputs in case of faults */
 800140a:	4638      	mov	r0, r7
 800140c:	f005 fe58 	bl	80070c0 <STM_GetState>
 8001410:	280a      	cmp	r0, #10
 8001412:	d002      	beq.n	800141a <TSK_SafetyTask_PWMOFF+0x4a>
 8001414:	280b      	cmp	r0, #11
 8001416:	d00e      	beq.n	8001436 <TSK_SafetyTask_PWMOFF+0x66>
    break;
  }
  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 8001418:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 800141a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800141e:	f005 fbbd 	bl	8006b9c <PWMC_SwitchOffPWM>
    FOC_Clear(bMotor);
 8001422:	4620      	mov	r0, r4
 8001424:	f7ff fd20 	bl	8000e68 <FOC_Clear>
    MPM_Clear((MotorPowMeas_Handle_t*)pMPM[bMotor]);
 8001428:	4b0d      	ldr	r3, [pc, #52]	@ (8001460 <TSK_SafetyTask_PWMOFF+0x90>)
 800142a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
}
 800142e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    MPM_Clear((MotorPowMeas_Handle_t*)pMPM[bMotor]);
 8001432:	f005 b91f 	b.w	8006674 <MPM_Clear>
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001436:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
}
 800143a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 800143e:	f005 bbad 	b.w	8006b9c <PWMC_SwitchOffPWM>
    CodeReturn |=  errMask[bMotor] &RVBS_CalcAvVbus(pBusSensorM1);
 8001442:	4b08      	ldr	r3, [pc, #32]	@ (8001464 <TSK_SafetyTask_PWMOFF+0x94>)
 8001444:	6818      	ldr	r0, [r3, #0]
 8001446:	f005 fc05 	bl	8006c54 <RVBS_CalcAvVbus>
 800144a:	f020 0008 	bic.w	r0, r0, #8
 800144e:	4305      	orrs	r5, r0
 8001450:	b2ad      	uxth	r5, r5
 8001452:	e7cf      	b.n	80013f4 <TSK_SafetyTask_PWMOFF+0x24>
 8001454:	20000a20 	.word	0x20000a20
 8001458:	20000a1c 	.word	0x20000a1c
 800145c:	20000a38 	.word	0x20000a38
 8001460:	20000a18 	.word	0x20000a18
 8001464:	20000a24 	.word	0x20000a24

08001468 <TSK_SafetyTask>:
{
 8001468:	b508      	push	{r3, lr}
  if (bMCBootCompleted == 1)
 800146a:	4b06      	ldr	r3, [pc, #24]	@ (8001484 <TSK_SafetyTask+0x1c>)
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	2b01      	cmp	r3, #1
 8001470:	d000      	beq.n	8001474 <TSK_SafetyTask+0xc>
}
 8001472:	bd08      	pop	{r3, pc}
    TSK_SafetyTask_PWMOFF(M1);
 8001474:	2000      	movs	r0, #0
 8001476:	f7ff ffab 	bl	80013d0 <TSK_SafetyTask_PWMOFF>
}
 800147a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCM_ExecUserConv ();
 800147e:	f000 bd63 	b.w	8001f48 <RCM_ExecUserConv>
 8001482:	bf00      	nop
 8001484:	20000a08 	.word	0x20000a08

08001488 <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 8001488:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */

  ICS_SwitchOffPWM(pwmcHandle[M1]);
 800148a:	4b05      	ldr	r3, [pc, #20]	@ (80014a0 <TSK_HardwareFaultTask+0x18>)
 800148c:	6818      	ldr	r0, [r3, #0]
 800148e:	f004 ffed 	bl	800646c <ICS_SwitchOffPWM>
  STM_FaultProcessing(&STM[M1], MC_SW_ERROR, 0);
  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 8001492:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  STM_FaultProcessing(&STM[M1], MC_SW_ERROR, 0);
 8001496:	4803      	ldr	r0, [pc, #12]	@ (80014a4 <TSK_HardwareFaultTask+0x1c>)
 8001498:	2200      	movs	r2, #0
 800149a:	2180      	movs	r1, #128	@ 0x80
 800149c:	f005 bd74 	b.w	8006f88 <STM_FaultProcessing>
 80014a0:	20000a1c 	.word	0x20000a1c
 80014a4:	20000a38 	.word	0x20000a38

080014a8 <startMediumFrequencyTask>:

/* startMediumFrequencyTask function */
void startMediumFrequencyTask(void const * argument)
{
 80014a8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MF task 1 */
  /* Infinite loop */
  for(;;)
  {
    /* delay of 500us */
    vTaskDelay(1);
 80014aa:	2001      	movs	r0, #1
 80014ac:	f004 f90e 	bl	80056cc <vTaskDelay>
    MC_RunMotorControlTasks();
 80014b0:	f7ff ff0c 	bl	80012cc <MC_RunMotorControlTasks>
  for(;;)
 80014b4:	e7f9      	b.n	80014aa <startMediumFrequencyTask+0x2>
 80014b6:	bf00      	nop

080014b8 <StartSafetyTask>:
  /* USER CODE END MF task 1 */
}

/* startSafetyTask function */
void StartSafetyTask(void const * argument)
{
 80014b8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SF task 1 */
  /* Infinite loop */
  for(;;)
  {
    /* delay of 500us */
    vTaskDelay(1);
 80014ba:	2001      	movs	r0, #1
 80014bc:	f004 f906 	bl	80056cc <vTaskDelay>
    TSK_SafetyTask();
 80014c0:	f7ff ffd2 	bl	8001468 <TSK_SafetyTask>
  for(;;)
 80014c4:	e7f9      	b.n	80014ba <StartSafetyTask+0x2>
 80014c6:	bf00      	nop

080014c8 <mc_lock_pins>:

 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration
  */
__weak void mc_lock_pins (void)
{
 80014c8:	b410      	push	{r4}
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80014ca:	4a3a      	ldr	r2, [pc, #232]	@ (80015b4 <mc_lock_pins+0xec>)
 80014cc:	4b3a      	ldr	r3, [pc, #232]	@ (80015b8 <mc_lock_pins+0xf0>)
 80014ce:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80014d0:	2110      	movs	r1, #16
 80014d2:	61d1      	str	r1, [r2, #28]
 80014d4:	b08d      	sub	sp, #52	@ 0x34
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80014d6:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 80014d8:	69d2      	ldr	r2, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80014da:	4b38      	ldr	r3, [pc, #224]	@ (80015bc <mc_lock_pins+0xf4>)
  temp = READ_REG(GPIOx->LCKR);
 80014dc:	920b      	str	r2, [sp, #44]	@ 0x2c
  WRITE_REG(GPIOx->LCKR, PinMask);
 80014de:	2102      	movs	r1, #2
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80014e0:	4a37      	ldr	r2, [pc, #220]	@ (80015c0 <mc_lock_pins+0xf8>)
  (void) temp;
 80014e2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80014e4:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80014e6:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80014e8:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80014ea:	69da      	ldr	r2, [r3, #28]
 80014ec:	920a      	str	r2, [sp, #40]	@ 0x28
  WRITE_REG(GPIOx->LCKR, PinMask);
 80014ee:	2104      	movs	r1, #4
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80014f0:	4a34      	ldr	r2, [pc, #208]	@ (80015c4 <mc_lock_pins+0xfc>)
  (void) temp;
 80014f2:	980a      	ldr	r0, [sp, #40]	@ 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80014f4:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80014f6:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80014f8:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80014fa:	69da      	ldr	r2, [r3, #28]
 80014fc:	9209      	str	r2, [sp, #36]	@ 0x24
  WRITE_REG(GPIOx->LCKR, PinMask);
 80014fe:	2101      	movs	r1, #1
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001500:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
  (void) temp;
 8001504:	9809      	ldr	r0, [sp, #36]	@ 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001506:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001508:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800150a:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800150c:	69da      	ldr	r2, [r3, #28]
 800150e:	9208      	str	r2, [sp, #32]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001510:	f44f 7180 	mov.w	r1, #256	@ 0x100
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001514:	4a2c      	ldr	r2, [pc, #176]	@ (80015c8 <mc_lock_pins+0x100>)
  (void) temp;
 8001516:	9808      	ldr	r0, [sp, #32]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001518:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800151a:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800151c:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800151e:	69da      	ldr	r2, [r3, #28]
 8001520:	9207      	str	r2, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001522:	f44f 3181 	mov.w	r1, #66048	@ 0x10200
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001526:	f44f 7000 	mov.w	r0, #512	@ 0x200
  (void) temp;
 800152a:	9c07      	ldr	r4, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800152c:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800152e:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001530:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001532:	69d9      	ldr	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001534:	4a25      	ldr	r2, [pc, #148]	@ (80015cc <mc_lock_pins+0x104>)
  temp = READ_REG(GPIOx->LCKR);
 8001536:	9106      	str	r1, [sp, #24]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001538:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800153c:	f44f 31a0 	mov.w	r1, #81920	@ 0x14000
  (void) temp;
 8001540:	9c06      	ldr	r4, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001542:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001544:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001546:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001548:	69d1      	ldr	r1, [r2, #28]
 800154a:	9105      	str	r1, [sp, #20]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800154c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001550:	f44f 3182 	mov.w	r1, #66560	@ 0x10400
  (void) temp;
 8001554:	9c05      	ldr	r4, [sp, #20]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001556:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001558:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800155a:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800155c:	69d9      	ldr	r1, [r3, #28]
 800155e:	9104      	str	r1, [sp, #16]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001560:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001564:	f44f 31c0 	mov.w	r1, #98304	@ 0x18000
  (void) temp;
 8001568:	9c04      	ldr	r4, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800156a:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800156c:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800156e:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001570:	69d1      	ldr	r1, [r2, #28]
 8001572:	9103      	str	r1, [sp, #12]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001574:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001578:	f44f 3190 	mov.w	r1, #73728	@ 0x12000
  (void) temp;
 800157c:	9c03      	ldr	r4, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800157e:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001580:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001582:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001584:	69d2      	ldr	r2, [r2, #28]
 8001586:	9202      	str	r2, [sp, #8]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001588:	2108      	movs	r1, #8
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800158a:	4a11      	ldr	r2, [pc, #68]	@ (80015d0 <mc_lock_pins+0x108>)
  (void) temp;
 800158c:	9802      	ldr	r0, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800158e:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001590:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001592:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001594:	69d9      	ldr	r1, [r3, #28]
 8001596:	9101      	str	r1, [sp, #4]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001598:	3278      	adds	r2, #120	@ 0x78
  WRITE_REG(GPIOx->LCKR, PinMask);
 800159a:	2180      	movs	r1, #128	@ 0x80
  (void) temp;
 800159c:	9801      	ldr	r0, [sp, #4]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800159e:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80015a0:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80015a2:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80015a4:	69db      	ldr	r3, [r3, #28]
 80015a6:	9300      	str	r3, [sp, #0]
  (void) temp;
 80015a8:	9b00      	ldr	r3, [sp, #0]
LL_GPIO_LockPin(M1_PWM_WH_GPIO_Port, M1_PWM_WH_Pin);
LL_GPIO_LockPin(M1_PWM_WL_GPIO_Port, M1_PWM_WL_Pin);
LL_GPIO_LockPin(M1_PWM_UL_GPIO_Port, M1_PWM_UL_Pin);
LL_GPIO_LockPin(M1_BUS_VOLTAGE_GPIO_Port, M1_BUS_VOLTAGE_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_U_GPIO_Port, M1_CURR_AMPL_U_Pin);
}
 80015aa:	b00d      	add	sp, #52	@ 0x34
 80015ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	40020800 	.word	0x40020800
 80015b8:	00010010 	.word	0x00010010
 80015bc:	40020000 	.word	0x40020000
 80015c0:	00010002 	.word	0x00010002
 80015c4:	00010004 	.word	0x00010004
 80015c8:	00010100 	.word	0x00010100
 80015cc:	40020400 	.word	0x40020400
 80015d0:	00010008 	.word	0x00010008

080015d4 <MCP_ReceivedFrame>:
* @param  Code code value of frame to send.
* @param  buffer frame data buffer.
* @param  Size size of data frame.
*/
__weak void MCP_ReceivedFrame(MCP_Handle_t *pHandle, uint8_t Code, uint8_t *buffer, uint8_t Size)
{
 80015d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015d6:	460c      	mov	r4, r1
 80015d8:	b08d      	sub	sp, #52	@ 0x34
 80015da:	4615      	mov	r5, r2
  bool RequireAck = true;
  bool bNoError = false; // Default is error
 80015dc:	2100      	movs	r1, #0
  uint8_t bErrorCode;

  /* Protocol version >3.3 motor selection inside Frame ID */
  uint8_t bMotorSelection = (Code & 0xE0) >> 5; /* Mask: 1110|0000 */
  if (bMotorSelection != 0)
 80015de:	0962      	lsrs	r2, r4, #5
{
 80015e0:	4607      	mov	r7, r0
 80015e2:	461e      	mov	r6, r3
  bool bNoError = false; // Default is error
 80015e4:	f88d 1009 	strb.w	r1, [sp, #9]
  if (bMotorSelection != 0)
 80015e8:	d118      	bne.n	800161c <MCP_ReceivedFrame+0x48>
      Code = MC_PROTOCOL_CODE_NONE; /* Error */
      bErrorCode = ERROR_BAD_MOTOR_SELECTED;
    }
  }

  switch (Code)
 80015ea:	2c14      	cmp	r4, #20
 80015ec:	d82e      	bhi.n	800164c <MCP_ReceivedFrame+0x78>
 80015ee:	e8df f014 	tbh	[pc, r4, lsl #1]
 80015f2:	0059      	.short	0x0059
 80015f4:	00d70066 	.word	0x00d70066
 80015f8:	002d005c 	.word	0x002d005c
 80015fc:	01d3002d 	.word	0x01d3002d
 8001600:	003300bb 	.word	0x003300bb
 8001604:	017100c3 	.word	0x017100c3
 8001608:	01fc0183 	.word	0x01fc0183
 800160c:	019a021c 	.word	0x019a021c
 8001610:	002d002d 	.word	0x002d002d
 8001614:	0059002d 	.word	0x0059002d
 8001618:	01c801b3 	.word	0x01c801b3
    if (UI_SetReg(&pHandle->_Super, MC_PROTOCOL_REG_TARGET_MOTOR, bMotorSelection - 1))
 800161c:	3a01      	subs	r2, #1
 800161e:	f000 ffdd 	bl	80025dc <UI_SetReg>
 8001622:	b110      	cbz	r0, 800162a <MCP_ReceivedFrame+0x56>
      Code &= 0x1F; /* Mask: 0001|1111 */
 8001624:	f004 041f 	and.w	r4, r4, #31
 8001628:	e7df      	b.n	80015ea <MCP_ReceivedFrame+0x16>
      bErrorCode = ERROR_BAD_MOTOR_SELECTED;
 800162a:	230b      	movs	r3, #11
    break;
  }

  if (RequireAck)
  {
    if (bNoError)
 800162c:	f89d 0009 	ldrb.w	r0, [sp, #9]
      bErrorCode = ERROR_BAD_MOTOR_SELECTED;
 8001630:	f88d 300e 	strb.w	r3, [sp, #14]
    if (bNoError)
 8001634:	2800      	cmp	r0, #0
 8001636:	f040 8157 	bne.w	80018e8 <MCP_ReceivedFrame+0x314>
    {
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, MC_NULL, 0);
    }
    else
    {
      pHandle->fFcpSend(pHandle->pFCP, ACK_ERROR, &bErrorCode, 1);
 800163a:	e9d7 0406 	ldrd	r0, r4, [r7, #24]
 800163e:	2301      	movs	r3, #1
 8001640:	f10d 020e 	add.w	r2, sp, #14
 8001644:	21ff      	movs	r1, #255	@ 0xff
 8001646:	47a0      	blx	r4
    }
  }
}
 8001648:	b00d      	add	sp, #52	@ 0x34
 800164a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      bErrorCode = ERROR_BAD_FRAME_ID;
 800164c:	2301      	movs	r3, #1
    if (bNoError)
 800164e:	f89d 0009 	ldrb.w	r0, [sp, #9]
      bErrorCode = ERROR_BAD_FRAME_ID;
 8001652:	f88d 300e 	strb.w	r3, [sp, #14]
  if (RequireAck)
 8001656:	e7ed      	b.n	8001634 <MCP_ReceivedFrame+0x60>
      UI_GetRevupData(&pHandle->_Super, buffer[0], &Durationms, &FinalMecSpeedUnit, &FinalTorque);
 8001658:	f10d 000e 	add.w	r0, sp, #14
 800165c:	7829      	ldrb	r1, [r5, #0]
 800165e:	9000      	str	r0, [sp, #0]
 8001660:	ab03      	add	r3, sp, #12
 8001662:	f10d 020a 	add.w	r2, sp, #10
 8001666:	4638      	mov	r0, r7
 8001668:	f001 face 	bl	8002c08 <UI_GetRevupData>
      outBuff[4] = (uint8_t)(FinalTorque);
 800166c:	f9bd 000e 	ldrsh.w	r0, [sp, #14]
      outBuff[6] = (uint8_t)(Durationms);
 8001670:	f8bd 100a 	ldrh.w	r1, [sp, #10]
      rpm = (FinalMecSpeedUnit * _RPM) / SPEED_UNIT;
 8001674:	f9bd 300c 	ldrsh.w	r3, [sp, #12]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 8 );
 8001678:	69fc      	ldr	r4, [r7, #28]
      outBuff[0] = (uint8_t)(rpm);
 800167a:	2200      	movs	r2, #0
 800167c:	f360 0207 	bfi	r2, r0, #0, #8
      outBuff[5] = (uint8_t)(FinalTorque >> 8);
 8001680:	1200      	asrs	r0, r0, #8
      outBuff[0] = (uint8_t)(rpm);
 8001682:	f360 220f 	bfi	r2, r0, #8, #8
 8001686:	f361 4217 	bfi	r2, r1, #16, #8
      rpm = (FinalMecSpeedUnit * _RPM) / SPEED_UNIT;
 800168a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
      outBuff[7] = (uint8_t)(Durationms >> 8);
 800168e:	0a09      	lsrs	r1, r1, #8
      rpm = (FinalMecSpeedUnit * _RPM) / SPEED_UNIT;
 8001690:	005b      	lsls	r3, r3, #1
      outBuff[0] = (uint8_t)(rpm);
 8001692:	f361 621f 	bfi	r2, r1, #24, #8
 8001696:	e9cd 3204 	strd	r3, r2, [sp, #16]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 8 );
 800169a:	2308      	movs	r3, #8
    		   pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&invalidCMD,1);
 800169c:	69b8      	ldr	r0, [r7, #24]
 800169e:	aa04      	add	r2, sp, #16
 80016a0:	21f0      	movs	r1, #240	@ 0xf0
 80016a2:	47a0      	blx	r4
    if (bNoError)
 80016a4:	f89d 0009 	ldrb.w	r0, [sp, #9]
 80016a8:	e7c4      	b.n	8001634 <MCP_ReceivedFrame+0x60>
      bErrorCode = ERROR_CODE_WRONG_CMD;
 80016aa:	2307      	movs	r3, #7
      bNoError = UI_ExecCmd(&pHandle->_Super,bCmdID);
 80016ac:	7829      	ldrb	r1, [r5, #0]
      bErrorCode = ERROR_CODE_WRONG_CMD;
 80016ae:	f88d 300e 	strb.w	r3, [sp, #14]
      bNoError = UI_ExecCmd(&pHandle->_Super,bCmdID);
 80016b2:	4638      	mov	r0, r7
 80016b4:	f001 fa56 	bl	8002b64 <UI_ExecCmd>
 80016b8:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 80016bc:	e7ba      	b.n	8001634 <MCP_ReceivedFrame+0x60>
      MC_Protocol_REG_t bRegID = (MC_Protocol_REG_t)buffer[0];
 80016be:	7829      	ldrb	r1, [r5, #0]
      bErrorCode = ERROR_CODE_WRONG_SET;
 80016c0:	2305      	movs	r3, #5
 80016c2:	2948      	cmp	r1, #72	@ 0x48
 80016c4:	f88d 300e 	strb.w	r3, [sp, #14]
      switch (bRegID)
 80016c8:	f200 81fc 	bhi.w	8001ac4 <MCP_ReceivedFrame+0x4f0>
 80016cc:	2948      	cmp	r1, #72	@ 0x48
 80016ce:	f200 8211 	bhi.w	8001af4 <MCP_ReceivedFrame+0x520>
 80016d2:	e8df f011 	tbh	[pc, r1, lsl #1]
 80016d6:	02ae      	.short	0x02ae
 80016d8:	020f020f 	.word	0x020f020f
 80016dc:	020f02a7 	.word	0x020f02a7
 80016e0:	02420242 	.word	0x02420242
 80016e4:	02420242 	.word	0x02420242
 80016e8:	02420242 	.word	0x02420242
 80016ec:	02420242 	.word	0x02420242
 80016f0:	02420242 	.word	0x02420242
 80016f4:	021f0242 	.word	0x021f0242
 80016f8:	020f021f 	.word	0x020f021f
 80016fc:	0242020f 	.word	0x0242020f
 8001700:	02420242 	.word	0x02420242
 8001704:	02420242 	.word	0x02420242
 8001708:	020f020f 	.word	0x020f020f
 800170c:	01a6020f 	.word	0x01a6020f
 8001710:	020f01a6 	.word	0x020f01a6
 8001714:	020f020f 	.word	0x020f020f
 8001718:	020f020f 	.word	0x020f020f
 800171c:	020f020f 	.word	0x020f020f
 8001720:	020f020f 	.word	0x020f020f
 8001724:	020f020f 	.word	0x020f020f
 8001728:	020f020f 	.word	0x020f020f
 800172c:	020f020f 	.word	0x020f020f
 8001730:	020f020f 	.word	0x020f020f
 8001734:	020f020f 	.word	0x020f020f
 8001738:	020f020f 	.word	0x020f020f
 800173c:	020f020f 	.word	0x020f020f
 8001740:	020f020f 	.word	0x020f020f
 8001744:	020f020f 	.word	0x020f020f
 8001748:	020f020f 	.word	0x020f020f
 800174c:	020f020f 	.word	0x020f020f
 8001750:	020f020f 	.word	0x020f020f
 8001754:	020f020f 	.word	0x020f020f
 8001758:	020f0242 	.word	0x020f0242
 800175c:	020f020f 	.word	0x020f020f
 8001760:	021f020f 	.word	0x021f020f
 8001764:	021f021f 	.word	0x021f021f
      bNoError = UI_ExecSpeedRamp(&pHandle->_Super, rpm,duration);
 8001768:	88aa      	ldrh	r2, [r5, #4]
 800176a:	6829      	ldr	r1, [r5, #0]
 800176c:	4638      	mov	r0, r7
 800176e:	f001 fa2f 	bl	8002bd0 <UI_ExecSpeedRamp>
 8001772:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8001776:	e75d      	b.n	8001634 <MCP_ReceivedFrame+0x60>
      rpm = buffer[1] + (buffer[2] << 8) + (buffer[3] << 16) + (buffer[4] << 24);
 8001778:	f8d5 2001 	ldr.w	r2, [r5, #1]
      hFinalMecSpeedUnit = (rpm * SPEED_UNIT ) / _RPM ;
 800177c:	4bce      	ldr	r3, [pc, #824]	@ (8001ab8 <MCP_ReceivedFrame+0x4e4>)
      bNoError = UI_SetRevupData( &pHandle->_Super, bStage, hDurationms, hFinalMecSpeedUnit, hFinalTorque );
 800177e:	f9b5 1005 	ldrsh.w	r1, [r5, #5]
 8001782:	9100      	str	r1, [sp, #0]
      hFinalMecSpeedUnit = (rpm * SPEED_UNIT ) / _RPM ;
 8001784:	fb83 0302 	smull	r0, r3, r3, r2
 8001788:	eba3 73e2 	sub.w	r3, r3, r2, asr #31
      bNoError = UI_SetRevupData( &pHandle->_Super, bStage, hDurationms, hFinalMecSpeedUnit, hFinalTorque );
 800178c:	7829      	ldrb	r1, [r5, #0]
 800178e:	f8b5 2007 	ldrh.w	r2, [r5, #7]
 8001792:	b21b      	sxth	r3, r3
 8001794:	4638      	mov	r0, r7
 8001796:	f001 fa55 	bl	8002c44 <UI_SetRevupData>
 800179a:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 800179e:	e749      	b.n	8001634 <MCP_ReceivedFrame+0x60>
      MC_Protocol_REG_t bRegID = (MC_Protocol_REG_t)buffer[0];
 80017a0:	f995 3000 	ldrsb.w	r3, [r5]
 80017a4:	7829      	ldrb	r1, [r5, #0]
      bErrorCode = ERROR_CODE_GET_WRITE_ONLY;
 80017a6:	2203      	movs	r2, #3
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	f88d 200e 	strb.w	r2, [sp, #14]
 80017ae:	f2c0 8164 	blt.w	8001a7a <MCP_ReceivedFrame+0x4a6>
 80017b2:	2963      	cmp	r1, #99	@ 0x63
 80017b4:	f200 81b6 	bhi.w	8001b24 <MCP_ReceivedFrame+0x550>
 80017b8:	2941      	cmp	r1, #65	@ 0x41
 80017ba:	f200 813f 	bhi.w	8001a3c <MCP_ReceivedFrame+0x468>
 80017be:	2941      	cmp	r1, #65	@ 0x41
 80017c0:	f63f af70 	bhi.w	80016a4 <MCP_ReceivedFrame+0xd0>
 80017c4:	a301      	add	r3, pc, #4	@ (adr r3, 80017cc <MCP_ReceivedFrame+0x1f8>)
 80017c6:	f853 f021 	ldr.w	pc, [r3, r1, lsl #2]
 80017ca:	bf00      	nop
 80017cc:	08001b7d 	.word	0x08001b7d
 80017d0:	08001b37 	.word	0x08001b37
 80017d4:	08001b7d 	.word	0x08001b7d
 80017d8:	08001b7d 	.word	0x08001b7d
 80017dc:	08001b37 	.word	0x08001b37
 80017e0:	08001a57 	.word	0x08001a57
 80017e4:	08001a57 	.word	0x08001a57
 80017e8:	08001a57 	.word	0x08001a57
 80017ec:	08001a57 	.word	0x08001a57
 80017f0:	08001a57 	.word	0x08001a57
 80017f4:	08001a57 	.word	0x08001a57
 80017f8:	08001a57 	.word	0x08001a57
 80017fc:	08001a57 	.word	0x08001a57
 8001800:	08001a57 	.word	0x08001a57
 8001804:	08001a57 	.word	0x08001a57
 8001808:	08001a57 	.word	0x08001a57
 800180c:	08001a57 	.word	0x08001a57
 8001810:	08001a57 	.word	0x08001a57
 8001814:	08001a57 	.word	0x08001a57
 8001818:	08001a57 	.word	0x08001a57
 800181c:	08001a57 	.word	0x08001a57
 8001820:	08001a57 	.word	0x08001a57
 8001824:	08001a57 	.word	0x08001a57
 8001828:	08001a57 	.word	0x08001a57
 800182c:	08001a57 	.word	0x08001a57
 8001830:	08001a57 	.word	0x08001a57
 8001834:	08001a57 	.word	0x08001a57
 8001838:	08001a57 	.word	0x08001a57
 800183c:	080016a5 	.word	0x080016a5
 8001840:	080016a5 	.word	0x080016a5
 8001844:	08001b37 	.word	0x08001b37
 8001848:	08001a57 	.word	0x08001a57
 800184c:	08001a57 	.word	0x08001a57
 8001850:	08001a57 	.word	0x08001a57
 8001854:	08001b7d 	.word	0x08001b7d
 8001858:	080016a5 	.word	0x080016a5
 800185c:	080016a5 	.word	0x080016a5
 8001860:	080016a5 	.word	0x080016a5
 8001864:	080016a5 	.word	0x080016a5
 8001868:	080016a5 	.word	0x080016a5
 800186c:	080016a5 	.word	0x080016a5
 8001870:	080016a5 	.word	0x080016a5
 8001874:	080016a5 	.word	0x080016a5
 8001878:	080016a5 	.word	0x080016a5
 800187c:	080016a5 	.word	0x080016a5
 8001880:	080016a5 	.word	0x080016a5
 8001884:	080016a5 	.word	0x080016a5
 8001888:	080016a5 	.word	0x080016a5
 800188c:	080016a5 	.word	0x080016a5
 8001890:	080016a5 	.word	0x080016a5
 8001894:	080016a5 	.word	0x080016a5
 8001898:	080016a5 	.word	0x080016a5
 800189c:	080016a5 	.word	0x080016a5
 80018a0:	080016a5 	.word	0x080016a5
 80018a4:	080016a5 	.word	0x080016a5
 80018a8:	080016a5 	.word	0x080016a5
 80018ac:	080016a5 	.word	0x080016a5
 80018b0:	080016a5 	.word	0x080016a5
 80018b4:	080016a5 	.word	0x080016a5
 80018b8:	080016a5 	.word	0x080016a5
 80018bc:	080016a5 	.word	0x080016a5
 80018c0:	080016a5 	.word	0x080016a5
 80018c4:	080016a5 	.word	0x080016a5
 80018c8:	080016a5 	.word	0x080016a5
 80018cc:	080016a5 	.word	0x080016a5
 80018d0:	08001a57 	.word	0x08001a57
      UI_SetCurrentReferences(&pHandle->_Super, hIqRef, hIdRef);
 80018d4:	f9b5 2002 	ldrsh.w	r2, [r5, #2]
 80018d8:	f9b5 1000 	ldrsh.w	r1, [r5]
 80018dc:	4638      	mov	r0, r7
 80018de:	f001 f9cb 	bl	8002c78 <UI_SetCurrentReferences>
      bNoError = true;
 80018e2:	2301      	movs	r3, #1
 80018e4:	f88d 3009 	strb.w	r3, [sp, #9]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, MC_NULL, 0);
 80018e8:	2300      	movs	r3, #0
 80018ea:	e9d7 0406 	ldrd	r0, r4, [r7, #24]
 80018ee:	461a      	mov	r2, r3
 80018f0:	21f0      	movs	r1, #240	@ 0xf0
 80018f2:	47a0      	blx	r4
}
 80018f4:	b00d      	add	sp, #52	@ 0x34
 80018f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      bNoError = UI_GetMPInfo(&stepList, &MPInfo);
 80018f8:	4c70      	ldr	r4, [pc, #448]	@ (8001abc <MCP_ReceivedFrame+0x4e8>)
      stepList.data = buffer;
 80018fa:	9504      	str	r5, [sp, #16]
      bErrorCode = ERROR_MP_NOT_ENABLED;
 80018fc:	230c      	movs	r3, #12
      bNoError = UI_GetMPInfo(&stepList, &MPInfo);
 80018fe:	4621      	mov	r1, r4
 8001900:	a804      	add	r0, sp, #16
      stepList.len = Size;
 8001902:	f88d 6014 	strb.w	r6, [sp, #20]
      bErrorCode = ERROR_MP_NOT_ENABLED;
 8001906:	f88d 300e 	strb.w	r3, [sp, #14]
      bNoError = UI_GetMPInfo(&stepList, &MPInfo);
 800190a:	f001 f9c3 	bl	8002c94 <UI_GetMPInfo>
 800190e:	f88d 0009 	strb.w	r0, [sp, #9]
      if (bNoError)
 8001912:	2800      	cmp	r0, #0
 8001914:	f43f ae91 	beq.w	800163a <MCP_ReceivedFrame+0x66>
        pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, MPInfo.data, MPInfo.len);
 8001918:	69fd      	ldr	r5, [r7, #28]
 800191a:	7923      	ldrb	r3, [r4, #4]
 800191c:	6822      	ldr	r2, [r4, #0]
 800191e:	69b8      	ldr	r0, [r7, #24]
 8001920:	21f0      	movs	r1, #240	@ 0xf0
 8001922:	47a8      	blx	r5
  if (RequireAck)
 8001924:	e690      	b.n	8001648 <MCP_ReceivedFrame+0x74>
    	switch(behaviorID)
 8001926:	782b      	ldrb	r3, [r5, #0]
 8001928:	2b08      	cmp	r3, #8
 800192a:	f200 818e 	bhi.w	8001c4a <MCP_ReceivedFrame+0x676>
 800192e:	a201      	add	r2, pc, #4	@ (adr r2, 8001934 <MCP_ReceivedFrame+0x360>)
 8001930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001934:	08001c0f 	.word	0x08001c0f
 8001938:	080016a5 	.word	0x080016a5
 800193c:	08001c09 	.word	0x08001c09
 8001940:	08001bf5 	.word	0x08001bf5
 8001944:	08001be1 	.word	0x08001be1
 8001948:	08001bdb 	.word	0x08001bdb
 800194c:	08001bd5 	.word	0x08001bd5
 8001950:	08001bc9 	.word	0x08001bc9
 8001954:	08001bb1 	.word	0x08001bb1
  	   bNoError = true;
 8001958:	2401      	movs	r4, #1
  	   uint8_t changeDone = 0x13;
 800195a:	2313      	movs	r3, #19
  	   changeSpeedMode(speed_mode_IQmax,allowable_rpm,ramp);
 800195c:	892a      	ldrh	r2, [r5, #8]
 800195e:	f9b5 1004 	ldrsh.w	r1, [r5, #4]
 8001962:	f9b5 0000 	ldrsh.w	r0, [r5]
  	   bNoError = true;
 8001966:	f88d 4009 	strb.w	r4, [sp, #9]
  	   uint8_t changeDone = 0x13;
 800196a:	f88d 3010 	strb.w	r3, [sp, #16]
  	   changeSpeedMode(speed_mode_IQmax,allowable_rpm,ramp);
 800196e:	f7fe fe07 	bl	8000580 <changeSpeedMode>
  	   pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&IQReceived,1);
 8001972:	e9d7 0506 	ldrd	r0, r5, [r7, #24]
 8001976:	4623      	mov	r3, r4
 8001978:	aa04      	add	r2, sp, #16
 800197a:	21f0      	movs	r1, #240	@ 0xf0
 800197c:	47a8      	blx	r5
}
 800197e:	b00d      	add	sp, #52	@ 0x34
 8001980:	bdf0      	pop	{r4, r5, r6, r7, pc}
  	   bNoError = true;
 8001982:	2401      	movs	r4, #1
  	   uint8_t IQReceived = 0x14;
 8001984:	2314      	movs	r3, #20
  	   setIQ(IQ_value);
 8001986:	f9b5 0004 	ldrsh.w	r0, [r5, #4]
  	   bNoError = true;
 800198a:	f88d 4009 	strb.w	r4, [sp, #9]
  	   uint8_t IQReceived = 0x14;
 800198e:	f88d 3010 	strb.w	r3, [sp, #16]
  	   setIQ(IQ_value);
 8001992:	f7fe fdcd 	bl	8000530 <setIQ>
 8001996:	e7ec      	b.n	8001972 <MCP_ReceivedFrame+0x39e>
        outBuff[i] = 0;
 8001998:	ac04      	add	r4, sp, #16
 800199a:	2100      	movs	r1, #0
 800199c:	2220      	movs	r2, #32
 800199e:	4620      	mov	r0, r4
 80019a0:	f005 fdee 	bl	8007580 <memset>
      for (i = 0; (i<29) && (pHandle->s_fwVer[i]!='\t'); i++)
 80019a4:	f8d7 60a8 	ldr.w	r6, [r7, #168]	@ 0xa8
 80019a8:	f10d 0112 	add.w	r1, sp, #18
 80019ac:	1e73      	subs	r3, r6, #1
 80019ae:	f106 051c 	add.w	r5, r6, #28
 80019b2:	e004      	b.n	80019be <MCP_ReceivedFrame+0x3ea>
 80019b4:	429d      	cmp	r5, r3
        outBuff[3+i] = pHandle->s_fwVer[i];
 80019b6:	f801 2f01 	strb.w	r2, [r1, #1]!
      for (i = 0; (i<29) && (pHandle->s_fwVer[i]!='\t'); i++)
 80019ba:	f000 8142 	beq.w	8001c42 <MCP_ReceivedFrame+0x66e>
        outBuff[3+i] = pHandle->s_fwVer[i];
 80019be:	4618      	mov	r0, r3
      for (i = 0; (i<29) && (pHandle->s_fwVer[i]!='\t'); i++)
 80019c0:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 80019c4:	2a09      	cmp	r2, #9
 80019c6:	d1f5      	bne.n	80019b4 <MCP_ReceivedFrame+0x3e0>
 80019c8:	f1c6 0301 	rsb	r3, r6, #1
 80019cc:	4403      	add	r3, r0
      outBuff[0] = pHandle->s_fwVer[i+5];
 80019ce:	1d5a      	adds	r2, r3, #5
      outBuff[1] = pHandle->s_fwVer[i+7];
 80019d0:	1dd9      	adds	r1, r3, #7
      outBuff[2] = pHandle->s_fwVer[i+9];
 80019d2:	3309      	adds	r3, #9
      outBuff[0] = pHandle->s_fwVer[i+5];
 80019d4:	5cb2      	ldrb	r2, [r6, r2]
 80019d6:	f88d 2010 	strb.w	r2, [sp, #16]
      outBuff[1] = pHandle->s_fwVer[i+7];
 80019da:	5c72      	ldrb	r2, [r6, r1]
 80019dc:	f88d 2011 	strb.w	r2, [sp, #17]
      outBuff[2] = pHandle->s_fwVer[i+9];
 80019e0:	5cf3      	ldrb	r3, [r6, r3]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 32 );
 80019e2:	69fd      	ldr	r5, [r7, #28]
      outBuff[2] = pHandle->s_fwVer[i+9];
 80019e4:	f88d 3012 	strb.w	r3, [sp, #18]
 80019e8:	e016      	b.n	8001a18 <MCP_ReceivedFrame+0x444>
 80019ea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80019ee:	ac04      	add	r4, sp, #16
 80019f0:	3b01      	subs	r3, #1
 80019f2:	4622      	mov	r2, r4
      for (i = 0; (i<32) && (pHandle->s_fwVer[i]!=0); i++)
 80019f4:	2000      	movs	r0, #0
 80019f6:	e004      	b.n	8001a02 <MCP_ReceivedFrame+0x42e>
 80019f8:	3001      	adds	r0, #1
 80019fa:	2820      	cmp	r0, #32
        outBuff[i] = pHandle->s_fwVer[i];
 80019fc:	f802 1b01 	strb.w	r1, [r2], #1
      for (i = 0; (i<32) && (pHandle->s_fwVer[i]!=0); i++)
 8001a00:	d009      	beq.n	8001a16 <MCP_ReceivedFrame+0x442>
 8001a02:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8001a06:	2900      	cmp	r1, #0
 8001a08:	d1f6      	bne.n	80019f8 <MCP_ReceivedFrame+0x424>
        outBuff[i] = 0;
 8001a0a:	f1c0 0220 	rsb	r2, r0, #32
 8001a0e:	b2d2      	uxtb	r2, r2
 8001a10:	4420      	add	r0, r4
 8001a12:	f005 fdb5 	bl	8007580 <memset>
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 32 );
 8001a16:	69fd      	ldr	r5, [r7, #28]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 32 );
 8001a18:	69b8      	ldr	r0, [r7, #24]
 8001a1a:	2320      	movs	r3, #32
 8001a1c:	4622      	mov	r2, r4
 8001a1e:	21f0      	movs	r1, #240	@ 0xf0
 8001a20:	47a8      	blx	r5
      bNoError = true;
 8001a22:	2301      	movs	r3, #1
 8001a24:	f88d 3009 	strb.w	r3, [sp, #9]
  if (RequireAck)
 8001a28:	e75e      	b.n	80018e8 <MCP_ReceivedFrame+0x314>
      bNoError = UI_ExecTorqueRamp(&pHandle->_Super, torque,duration);
 8001a2a:	6829      	ldr	r1, [r5, #0]
 8001a2c:	88aa      	ldrh	r2, [r5, #4]
 8001a2e:	b209      	sxth	r1, r1
 8001a30:	4638      	mov	r0, r7
 8001a32:	f001 f8df 	bl	8002bf4 <UI_ExecTorqueRamp>
 8001a36:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8001a3a:	e5fb      	b.n	8001634 <MCP_ReceivedFrame+0x60>
 8001a3c:	f1a1 0346 	sub.w	r3, r1, #70	@ 0x46
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	2b1b      	cmp	r3, #27
 8001a44:	f63f ae2e 	bhi.w	80016a4 <MCP_ReceivedFrame+0xd0>
 8001a48:	481d      	ldr	r0, [pc, #116]	@ (8001ac0 <MCP_ReceivedFrame+0x4ec>)
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a50:	4203      	tst	r3, r0
 8001a52:	f000 80a5 	beq.w	8001ba0 <MCP_ReceivedFrame+0x5cc>
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 8001a56:	f10d 0209 	add.w	r2, sp, #9
 8001a5a:	4638      	mov	r0, r7
 8001a5c:	f000 fe6e 	bl	800273c <UI_GetReg>
          if ( bNoError == true )
 8001a60:	f89d 3009 	ldrb.w	r3, [sp, #9]
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 8001a64:	9004      	str	r0, [sp, #16]
          if ( bNoError == true )
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	f43f ade7 	beq.w	800163a <MCP_ReceivedFrame+0x66>
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 2);
 8001a6c:	e9d7 0406 	ldrd	r0, r4, [r7, #24]
 8001a70:	2302      	movs	r3, #2
 8001a72:	aa04      	add	r2, sp, #16
 8001a74:	21f0      	movs	r1, #240	@ 0xf0
 8001a76:	47a0      	blx	r4
  if (RequireAck)
 8001a78:	e5e6      	b.n	8001648 <MCP_ReceivedFrame+0x74>
 8001a7a:	f081 0380 	eor.w	r3, r1, #128	@ 0x80
 8001a7e:	2b08      	cmp	r3, #8
 8001a80:	f1a1 0280 	sub.w	r2, r1, #128	@ 0x80
 8001a84:	f63f ae0e 	bhi.w	80016a4 <MCP_ReceivedFrame+0xd0>
 8001a88:	2a08      	cmp	r2, #8
 8001a8a:	f63f ae0b 	bhi.w	80016a4 <MCP_ReceivedFrame+0xd0>
 8001a8e:	a301      	add	r3, pc, #4	@ (adr r3, 8001a94 <MCP_ReceivedFrame+0x4c0>)
 8001a90:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8001a94:	08001b7d 	.word	0x08001b7d
 8001a98:	080016a5 	.word	0x080016a5
 8001a9c:	08001b7d 	.word	0x08001b7d
 8001aa0:	08001b37 	.word	0x08001b37
 8001aa4:	08001b37 	.word	0x08001b37
 8001aa8:	08001b37 	.word	0x08001b37
 8001aac:	08001a57 	.word	0x08001a57
 8001ab0:	08001a57 	.word	0x08001a57
 8001ab4:	08001a57 	.word	0x08001a57
 8001ab8:	2aaaaaab 	.word	0x2aaaaaab
 8001abc:	20000adc 	.word	0x20000adc
 8001ac0:	0f8ffe78 	.word	0x0f8ffe78
 8001ac4:	2965      	cmp	r1, #101	@ 0x65
 8001ac6:	d913      	bls.n	8001af0 <MCP_ReceivedFrame+0x51c>
 8001ac8:	f1a1 0374 	sub.w	r3, r1, #116	@ 0x74
 8001acc:	b2da      	uxtb	r2, r3
 8001ace:	2a14      	cmp	r2, #20
 8001ad0:	d810      	bhi.n	8001af4 <MCP_ReceivedFrame+0x520>
 8001ad2:	2b14      	cmp	r3, #20
 8001ad4:	d80e      	bhi.n	8001af4 <MCP_ReceivedFrame+0x520>
 8001ad6:	e8df f003 	tbb	[pc, r3]
 8001ada:	1da5      	.short	0x1da5
 8001adc:	1d1d1d1d 	.word	0x1d1d1d1d
 8001ae0:	1d0d0d0d 	.word	0x1d0d0d0d
 8001ae4:	0d0d0d1d 	.word	0x0d0d0d1d
 8001ae8:	0d0d0d0d 	.word	0x0d0d0d0d
 8001aec:	4040      	.short	0x4040
 8001aee:	40          	.byte	0x40
 8001aef:	00          	.byte	0x00
 8001af0:	294e      	cmp	r1, #78	@ 0x4e
 8001af2:	d805      	bhi.n	8001b00 <MCP_ReceivedFrame+0x52c>
          bErrorCode = ERROR_CODE_SET_READ_ONLY;
 8001af4:	2302      	movs	r3, #2
    if (bNoError)
 8001af6:	f89d 0009 	ldrb.w	r0, [sp, #9]
          bErrorCode = ERROR_CODE_SET_READ_ONLY;
 8001afa:	f88d 300e 	strb.w	r3, [sp, #14]
  if (RequireAck)
 8001afe:	e599      	b.n	8001634 <MCP_ReceivedFrame+0x60>
 8001b00:	f1a1 024f 	sub.w	r2, r1, #79	@ 0x4f
 8001b04:	b2d2      	uxtb	r2, r2
 8001b06:	2301      	movs	r3, #1
 8001b08:	4093      	lsls	r3, r2
 8001b0a:	4a53      	ldr	r2, [pc, #332]	@ (8001c58 <MCP_ReceivedFrame+0x684>)
 8001b0c:	4213      	tst	r3, r2
 8001b0e:	d124      	bne.n	8001b5a <MCP_ReceivedFrame+0x586>
 8001b10:	295b      	cmp	r1, #91	@ 0x5b
 8001b12:	d1ef      	bne.n	8001af4 <MCP_ReceivedFrame+0x520>
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, wValue);
 8001b14:	f8d5 2001 	ldr.w	r2, [r5, #1]
 8001b18:	4638      	mov	r0, r7
 8001b1a:	f000 fd5f 	bl	80025dc <UI_SetReg>
 8001b1e:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8001b22:	e587      	b.n	8001634 <MCP_ReceivedFrame+0x60>
 8001b24:	f1a1 0364 	sub.w	r3, r1, #100	@ 0x64
 8001b28:	484c      	ldr	r0, [pc, #304]	@ (8001c5c <MCP_ReceivedFrame+0x688>)
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b32:	4018      	ands	r0, r3
 8001b34:	b1c8      	cbz	r0, 8001b6a <MCP_ReceivedFrame+0x596>
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError);
 8001b36:	f10d 0209 	add.w	r2, sp, #9
 8001b3a:	4638      	mov	r0, r7
 8001b3c:	f000 fdfe 	bl	800273c <UI_GetReg>
          if ( bNoError == true )
 8001b40:	f89d 3009 	ldrb.w	r3, [sp, #9]
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError);
 8001b44:	9004      	str	r0, [sp, #16]
          if ( bNoError == true )
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	f43f ad77 	beq.w	800163a <MCP_ReceivedFrame+0x66>
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 4);
 8001b4c:	e9d7 0406 	ldrd	r0, r4, [r7, #24]
 8001b50:	2304      	movs	r3, #4
 8001b52:	aa04      	add	r2, sp, #16
 8001b54:	21f0      	movs	r1, #240	@ 0xf0
 8001b56:	47a0      	blx	r4
  if (RequireAck)
 8001b58:	e576      	b.n	8001648 <MCP_ReceivedFrame+0x74>
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, wValue);
 8001b5a:	f8b5 2001 	ldrh.w	r2, [r5, #1]
 8001b5e:	4638      	mov	r0, r7
 8001b60:	f000 fd3c 	bl	80025dc <UI_SetReg>
 8001b64:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8001b68:	e564      	b.n	8001634 <MCP_ReceivedFrame+0x60>
 8001b6a:	f64c 4203 	movw	r2, #52227	@ 0xcc03
 8001b6e:	4213      	tst	r3, r2
 8001b70:	f47f af71 	bne.w	8001a56 <MCP_ReceivedFrame+0x482>
 8001b74:	4a3a      	ldr	r2, [pc, #232]	@ (8001c60 <MCP_ReceivedFrame+0x68c>)
 8001b76:	4213      	tst	r3, r2
 8001b78:	f43f ad94 	beq.w	80016a4 <MCP_ReceivedFrame+0xd0>
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 8001b7c:	f10d 0209 	add.w	r2, sp, #9
 8001b80:	4638      	mov	r0, r7
 8001b82:	f000 fddb 	bl	800273c <UI_GetReg>
           if ( bNoError == true )
 8001b86:	f89d 3009 	ldrb.w	r3, [sp, #9]
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 8001b8a:	9004      	str	r0, [sp, #16]
           if ( bNoError == true )
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	f43f ad54 	beq.w	800163a <MCP_ReceivedFrame+0x66>
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 1);
 8001b92:	e9d7 0406 	ldrd	r0, r4, [r7, #24]
 8001b96:	2301      	movs	r3, #1
 8001b98:	aa04      	add	r2, sp, #16
 8001b9a:	21f0      	movs	r1, #240	@ 0xf0
 8001b9c:	47a0      	blx	r4
  if (RequireAck)
 8001b9e:	e553      	b.n	8001648 <MCP_ReceivedFrame+0x74>
 8001ba0:	4a30      	ldr	r2, [pc, #192]	@ (8001c64 <MCP_ReceivedFrame+0x690>)
 8001ba2:	4213      	tst	r3, r2
 8001ba4:	d1c7      	bne.n	8001b36 <MCP_ReceivedFrame+0x562>
 8001ba6:	4a30      	ldr	r2, [pc, #192]	@ (8001c68 <MCP_ReceivedFrame+0x694>)
 8001ba8:	401a      	ands	r2, r3
 8001baa:	2a00      	cmp	r2, #0
 8001bac:	d1e6      	bne.n	8001b7c <MCP_ReceivedFrame+0x5a8>
 8001bae:	e579      	b.n	80016a4 <MCP_ReceivedFrame+0xd0>
    		   bNoError = true;
 8001bb0:	2301      	movs	r3, #1
    		   uint8_t invalidCMD = 0xFF;
 8001bb2:	22ff      	movs	r2, #255	@ 0xff
    		   uint8_t toggle = 0x06;
 8001bb4:	f88d 2010 	strb.w	r2, [sp, #16]
    		   pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&toggle,1);
 8001bb8:	e9d7 0406 	ldrd	r0, r4, [r7, #24]
 8001bbc:	aa04      	add	r2, sp, #16
    		   bNoError = true;
 8001bbe:	f88d 3009 	strb.w	r3, [sp, #9]
    		   pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&toggle,1);
 8001bc2:	21f0      	movs	r1, #240	@ 0xf0
 8001bc4:	47a0      	blx	r4
  if (RequireAck)
 8001bc6:	e53f      	b.n	8001648 <MCP_ReceivedFrame+0x74>
    		   bNoError = true;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	f88d 3009 	strb.w	r3, [sp, #9]
    		   changePowerMode();
 8001bce:	f7fe fc9d 	bl	800050c <changePowerMode>
  if (RequireAck)
 8001bd2:	e539      	b.n	8001648 <MCP_ReceivedFrame+0x74>
    		   bNoError = true;
 8001bd4:	2301      	movs	r3, #1
    		   uint8_t lightOff = 0x07;
 8001bd6:	2207      	movs	r2, #7
 8001bd8:	e7ec      	b.n	8001bb4 <MCP_ReceivedFrame+0x5e0>
    		   bNoError = true;
 8001bda:	2301      	movs	r3, #1
    		   uint8_t toggle = 0x06;
 8001bdc:	2206      	movs	r2, #6
 8001bde:	e7e9      	b.n	8001bb4 <MCP_ReceivedFrame+0x5e0>
    		   bNoError = true;
 8001be0:	2401      	movs	r4, #1
    		   uint8_t releaseBrake = 0x05;
 8001be2:	2305      	movs	r3, #5
    		   updateBrakeStatus(false);
 8001be4:	2000      	movs	r0, #0
    		   bNoError = true;
 8001be6:	f88d 4009 	strb.w	r4, [sp, #9]
    		   uint8_t releaseBrake = 0x05;
 8001bea:	f88d 3010 	strb.w	r3, [sp, #16]
    		   updateBrakeStatus(false);
 8001bee:	f7fe fcbb 	bl	8000568 <updateBrakeStatus>
    		   pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&releaseBrake,1);
 8001bf2:	e6be      	b.n	8001972 <MCP_ReceivedFrame+0x39e>
    		   bNoError = true;
 8001bf4:	2401      	movs	r4, #1
    		   uint8_t pressBrake = 0x04;
 8001bf6:	2304      	movs	r3, #4
    		   updateBrakeStatus(true);
 8001bf8:	4620      	mov	r0, r4
    		   bNoError = true;
 8001bfa:	f88d 4009 	strb.w	r4, [sp, #9]
    		   uint8_t pressBrake = 0x04;
 8001bfe:	f88d 3010 	strb.w	r3, [sp, #16]
    		   updateBrakeStatus(true);
 8001c02:	f7fe fcb1 	bl	8000568 <updateBrakeStatus>
    		   pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&pressBrake,1);
 8001c06:	e6b4      	b.n	8001972 <MCP_ReceivedFrame+0x39e>
    		   bNoError = true;
 8001c08:	2301      	movs	r3, #1
    		   uint8_t twistedThorttle = 0x03;
 8001c0a:	2203      	movs	r2, #3
 8001c0c:	e7d2      	b.n	8001bb4 <MCP_ReceivedFrame+0x5e0>
    		   bNoError = true;
 8001c0e:	2301      	movs	r3, #1
    		   pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&bootDone,1);
 8001c10:	e9d7 0406 	ldrd	r0, r4, [r7, #24]
    		   uint8_t bootDone = 0x01;
 8001c14:	f88d 3010 	strb.w	r3, [sp, #16]
    		   pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&bootDone,1);
 8001c18:	aa04      	add	r2, sp, #16
    		   bNoError = true;
 8001c1a:	f88d 3009 	strb.w	r3, [sp, #9]
    		   pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&bootDone,1);
 8001c1e:	21f0      	movs	r1, #240	@ 0xf0
 8001c20:	47a0      	blx	r4
  if (RequireAck)
 8001c22:	e511      	b.n	8001648 <MCP_ReceivedFrame+0x74>
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, (int32_t)(buffer[1]));
 8001c24:	786a      	ldrb	r2, [r5, #1]
 8001c26:	4638      	mov	r0, r7
 8001c28:	f000 fcd8 	bl	80025dc <UI_SetReg>
 8001c2c:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8001c30:	e500      	b.n	8001634 <MCP_ReceivedFrame+0x60>
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, wValue);
 8001c32:	786a      	ldrb	r2, [r5, #1]
 8001c34:	2100      	movs	r1, #0
 8001c36:	4638      	mov	r0, r7
 8001c38:	f000 fcd0 	bl	80025dc <UI_SetReg>
 8001c3c:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8001c40:	e4f8      	b.n	8001634 <MCP_ReceivedFrame+0x60>
 8001c42:	2326      	movs	r3, #38	@ 0x26
 8001c44:	2124      	movs	r1, #36	@ 0x24
 8001c46:	2222      	movs	r2, #34	@ 0x22
 8001c48:	e6c4      	b.n	80019d4 <MCP_ReceivedFrame+0x400>
    		   uint8_t invalidCMD = 0xFF;
 8001c4a:	23ff      	movs	r3, #255	@ 0xff
 8001c4c:	f88d 3010 	strb.w	r3, [sp, #16]
    		   pHandle -> fFcpSend(pHandle->pFCP, ACK_NOERROR,&invalidCMD,1);
 8001c50:	69fc      	ldr	r4, [r7, #28]
 8001c52:	2301      	movs	r3, #1
 8001c54:	e522      	b.n	800169c <MCP_ReceivedFrame+0xc8>
 8001c56:	bf00      	nop
 8001c58:	006407f1 	.word	0x006407f1
 8001c5c:	0ffe11f0 	.word	0x0ffe11f0
 8001c60:	0001020c 	.word	0x0001020c
 8001c64:	00200107 	.word	0x00200107
 8001c68:	00100080 	.word	0x00100080

08001c6c <MCP_WaitNextFrame>:
{
 8001c6c:	b510      	push	{r4, lr}
 8001c6e:	4604      	mov	r4, r0
  pHandle->fFcpAbortReceive(pHandle->pFCP);
 8001c70:	6980      	ldr	r0, [r0, #24]
 8001c72:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001c74:	4798      	blx	r3
  pHandle->BufferSize = FCP_MAX_PAYLOAD_SIZE;
 8001c76:	2280      	movs	r2, #128	@ 0x80
 8001c78:	f884 20ac 	strb.w	r2, [r4, #172]	@ 0xac
  pHandle->fFcpReceive(pHandle->pFCP);
 8001c7c:	6a23      	ldr	r3, [r4, #32]
 8001c7e:	69a0      	ldr	r0, [r4, #24]
}
 8001c80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  pHandle->fFcpReceive(pHandle->pFCP);
 8001c84:	4718      	bx	r3
 8001c86:	bf00      	nop

08001c88 <MCP_Init>:
{
 8001c88:	b570      	push	{r4, r5, r6, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	4604      	mov	r4, r0
 8001c8e:	461d      	mov	r5, r3
 8001c90:	9b07      	ldr	r3, [sp, #28]
  pHandle->s_fwVer = s_fwVer;
 8001c92:	f8c4 30a8 	str.w	r3, [r4, #168]	@ 0xa8
  FCP_SetClient( pFCP, pHandle,
 8001c96:	4b09      	ldr	r3, [pc, #36]	@ (8001cbc <MCP_Init+0x34>)
  pHandle->pFCP = pFCP;
 8001c98:	61a1      	str	r1, [r4, #24]
{
 8001c9a:	4608      	mov	r0, r1
 8001c9c:	4616      	mov	r6, r2
  FCP_SetClient( pFCP, pHandle,
 8001c9e:	9300      	str	r3, [sp, #0]
 8001ca0:	4a07      	ldr	r2, [pc, #28]	@ (8001cc0 <MCP_Init+0x38>)
 8001ca2:	4b08      	ldr	r3, [pc, #32]	@ (8001cc4 <MCP_Init+0x3c>)
 8001ca4:	4621      	mov	r1, r4
 8001ca6:	f003 fead 	bl	8005a04 <FCP_SetClient>
  pHandle->fFcpAbortReceive = fFcpAbortReceive;
 8001caa:	9b06      	ldr	r3, [sp, #24]
 8001cac:	6263      	str	r3, [r4, #36]	@ 0x24
  pHandle->fFcpReceive = fFcpReceive;
 8001cae:	e9c4 6507 	strd	r6, r5, [r4, #28]
  MCP_WaitNextFrame(pHandle);
 8001cb2:	4620      	mov	r0, r4
 8001cb4:	f7ff ffda 	bl	8001c6c <MCP_WaitNextFrame>
}
 8001cb8:	b002      	add	sp, #8
 8001cba:	bd70      	pop	{r4, r5, r6, pc}
 8001cbc:	08001cc9 	.word	0x08001cc9
 8001cc0:	08001cd1 	.word	0x08001cd1
 8001cc4:	080015d5 	.word	0x080015d5

08001cc8 <MCP_OnTimeOut>:
{
 8001cc8:	b508      	push	{r3, lr}
     MCP_WaitNextFrame(pHandle);
 8001cca:	f7ff ffcf 	bl	8001c6c <MCP_WaitNextFrame>
}
 8001cce:	bd08      	pop	{r3, pc}

08001cd0 <MCP_SentFrame>:
{
 8001cd0:	b508      	push	{r3, lr}
    MCP_WaitNextFrame(pHandle);
 8001cd2:	f7ff ffcb 	bl	8001c6c <MCP_WaitNextFrame>
}
 8001cd6:	bd08      	pop	{r3, pc}

08001cd8 <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 8001cd8:	b530      	push	{r4, r5, lr}
  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI,pMCT);
 8001cda:	4d09      	ldr	r5, [pc, #36]	@ (8001d00 <MX_MotorControl_Init+0x28>)
 8001cdc:	4c09      	ldr	r4, [pc, #36]	@ (8001d04 <MX_MotorControl_Init+0x2c>)
{
 8001cde:	b083      	sub	sp, #12
  MCboot(pMCI,pMCT);
 8001ce0:	4629      	mov	r1, r5
 8001ce2:	4620      	mov	r0, r4
 8001ce4:	f7ff f8fa 	bl	8000edc <MCboot>
  mc_lock_pins();
 8001ce8:	f7ff fbee 	bl	80014c8 <mc_lock_pins>

  /* Initialize the MC User Interface */
  UI_TaskInit(wConfig,NBR_OF_MOTORS,pMCI,pMCT,s_fwVer);
 8001cec:	4b06      	ldr	r3, [pc, #24]	@ (8001d08 <MX_MotorControl_Init+0x30>)
 8001cee:	9300      	str	r3, [sp, #0]
 8001cf0:	4806      	ldr	r0, [pc, #24]	@ (8001d0c <MX_MotorControl_Init+0x34>)
 8001cf2:	462b      	mov	r3, r5
 8001cf4:	4622      	mov	r2, r4
 8001cf6:	2101      	movs	r1, #1
 8001cf8:	f000 fbee 	bl	80024d8 <UI_TaskInit>
}
 8001cfc:	b003      	add	sp, #12
 8001cfe:	bd30      	pop	{r4, r5, pc}
 8001d00:	20000ae4 	.word	0x20000ae4
 8001d04:	20000ae8 	.word	0x20000ae8
 8001d08:	080079f0 	.word	0x080079f0
 8001d0c:	20000564 	.word	0x20000564

08001d10 <vPortSetupTimerInterrupt>:

void vPortSetupTimerInterrupt( void )
{
 8001d10:	b508      	push	{r3, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/SYS_TICK_FREQUENCY);
 8001d12:	f001 fca3 	bl	800365c <HAL_RCC_GetHCLKFreq>
 8001d16:	4b04      	ldr	r3, [pc, #16]	@ (8001d28 <vPortSetupTimerInterrupt+0x18>)
 8001d18:	fba3 3000 	umull	r3, r0, r3, r0
 8001d1c:	09c0      	lsrs	r0, r0, #7
}
 8001d1e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/SYS_TICK_FREQUENCY);
 8001d22:	f001 ba93 	b.w	800324c <HAL_SYSTICK_Config>
 8001d26:	bf00      	nop
 8001d28:	10624dd3 	.word	0x10624dd3

08001d2c <RCM_RegisterRegConv>:

    /* Parse the array to be sure that same
     * conversion does not already exist*/
    while (i < RCM_MAX_CONV)
    {
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8001d2c:	4b6a      	ldr	r3, [pc, #424]	@ (8001ed8 <RCM_RegisterRegConv+0x1ac>)
{
 8001d2e:	b570      	push	{r4, r5, r6, lr}
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8001d30:	681c      	ldr	r4, [r3, #0]
{
 8001d32:	4601      	mov	r1, r0
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8001d34:	2c00      	cmp	r4, #0
 8001d36:	d077      	beq.n	8001e28 <RCM_RegisterRegConv+0xfc>
        handle = i; /* First location available, but still looping to check that this config does not already exist*/
      }
      /* Ticket 64042 : If RCM_handle_array [i] is null access to data member will cause Memory Fault. */
      if (  RCM_handle_array [i] != 0 )
      {
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8001d38:	7922      	ldrb	r2, [r4, #4]
 8001d3a:	f890 c004 	ldrb.w	ip, [r0, #4]
 8001d3e:	4562      	cmp	r2, ip
 8001d40:	d01d      	beq.n	8001d7e <RCM_RegisterRegConv+0x52>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8001d42:	685a      	ldr	r2, [r3, #4]
 8001d44:	2a00      	cmp	r2, #0
 8001d46:	f000 808a 	beq.w	8001e5e <RCM_RegisterRegConv+0x132>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8001d4a:	7914      	ldrb	r4, [r2, #4]
 8001d4c:	4564      	cmp	r4, ip
  uint8_t handle=255;
 8001d4e:	f04f 00ff 	mov.w	r0, #255	@ 0xff
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8001d52:	d072      	beq.n	8001e3a <RCM_RegisterRegConv+0x10e>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8001d54:	689c      	ldr	r4, [r3, #8]
 8001d56:	2c00      	cmp	r4, #0
 8001d58:	f000 8085 	beq.w	8001e66 <RCM_RegisterRegConv+0x13a>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8001d5c:	7922      	ldrb	r2, [r4, #4]
 8001d5e:	4562      	cmp	r2, ip
 8001d60:	d077      	beq.n	8001e52 <RCM_RegisterRegConv+0x126>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8001d62:	68dc      	ldr	r4, [r3, #12]
 8001d64:	2c00      	cmp	r4, #0
 8001d66:	f000 808d 	beq.w	8001e84 <RCM_RegisterRegConv+0x158>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8001d6a:	7922      	ldrb	r2, [r4, #4]
 8001d6c:	4562      	cmp	r2, ip
 8001d6e:	f000 8095 	beq.w	8001e9c <RCM_RegisterRegConv+0x170>
           i = RCM_MAX_CONV; /* we can skip the rest of the loop*/
          }
      }
      i++;
    }
    if (handle < RCM_MAX_CONV )
 8001d72:	2803      	cmp	r0, #3
 8001d74:	bf98      	it	ls
 8001d76:	680a      	ldrls	r2, [r1, #0]
 8001d78:	d906      	bls.n	8001d88 <RCM_RegisterRegConv+0x5c>
 8001d7a:	20ff      	movs	r0, #255	@ 0xff
    else
    {
      /* Nothing to do handle is already set to error value : 255 */
    }
  return handle;
}
 8001d7c:	bd70      	pop	{r4, r5, r6, pc}
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8001d7e:	6802      	ldr	r2, [r0, #0]
 8001d80:	6820      	ldr	r0, [r4, #0]
 8001d82:	4282      	cmp	r2, r0
 8001d84:	d1dd      	bne.n	8001d42 <RCM_RegisterRegConv+0x16>
  uint8_t i=0;
 8001d86:	2000      	movs	r0, #0
      RCM_handle_array [handle] = regConv;
 8001d88:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 8001d8c:	6893      	ldr	r3, [r2, #8]
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 8001d8e:	4c53      	ldr	r4, [pc, #332]	@ (8001edc <RCM_RegisterRegConv+0x1b0>)
 8001d90:	2500      	movs	r5, #0
      if (LL_ADC_IsEnabled(regConv->regADC) == 0 )
 8001d92:	07db      	lsls	r3, r3, #31
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 8001d94:	f844 5030 	str.w	r5, [r4, r0, lsl #3]
      if (LL_ADC_IsEnabled(regConv->regADC) == 0 )
 8001d98:	d411      	bmi.n	8001dbe <RCM_RegisterRegConv+0x92>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOCS(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
 8001d9a:	6853      	ldr	r3, [r2, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_EOCS);
 8001d9c:	f06f 0402 	mvn.w	r4, #2
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
 8001da0:	f023 0320 	bic.w	r3, r3, #32
 8001da4:	6053      	str	r3, [r2, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_EOCS);
 8001da6:	6014      	str	r4, [r2, #0]
{
  /* Note: on this STM32 series, there is no flag ADC group injected          */
  /*       end of unitary conversion.                                         */
  /*       Flag noted as "JEOC" is corresponding to flag "JEOS"               */
  /*       in other STM32 families).                                          */
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
 8001da8:	6853      	ldr	r3, [r2, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 8001daa:	f06f 0404 	mvn.w	r4, #4
  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
 8001dae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001db2:	6053      	str	r3, [r2, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 8001db4:	6014      	str	r4, [r2, #0]
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 8001db6:	6893      	ldr	r3, [r2, #8]
 8001db8:	f043 0301 	orr.w	r3, r3, #1
 8001dbc:	6093      	str	r3, [r2, #8]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8001dbe:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8001dc0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8001dc4:	62d3      	str	r3, [r2, #44]	@ 0x2c
      LL_ADC_SetChannelSamplingTime ( regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel) ,regConv->samplingTime);
 8001dc6:	790b      	ldrb	r3, [r1, #4]
 8001dc8:	2b09      	cmp	r3, #9
 8001dca:	eb03 0443 	add.w	r4, r3, r3, lsl #1
 8001dce:	d83a      	bhi.n	8001e46 <RCM_RegisterRegConv+0x11a>
 8001dd0:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
 8001dd4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001dd8:	f04f 7e00 	mov.w	lr, #33554432	@ 0x2000000
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ddc:	f04f 7400 	mov.w	r4, #33554432	@ 0x2000000
 8001de0:	fa94 f4a4 	rbit	r4, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8001de4:	fab4 f484 	clz	r4, r4
 8001de8:	fa2e fe04 	lsr.w	lr, lr, r4
 8001dec:	320c      	adds	r2, #12
  MODIFY_REG(*preg,
 8001dee:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
 8001df2:	f852 402e 	ldr.w	r4, [r2, lr, lsl #2]
 8001df6:	f04f 7cf8 	mov.w	ip, #32505856	@ 0x1f00000
 8001dfa:	fa9c f5ac 	rbit	r5, ip
 8001dfe:	fab5 f585 	clz	r5, r5
 8001e02:	fa9c fcac 	rbit	ip, ip
 8001e06:	688e      	ldr	r6, [r1, #8]
 8001e08:	fabc fc8c 	clz	ip, ip
 8001e0c:	fa23 f105 	lsr.w	r1, r3, r5
 8001e10:	fa23 f30c 	lsr.w	r3, r3, ip
 8001e14:	fa06 f503 	lsl.w	r5, r6, r3
 8001e18:	2307      	movs	r3, #7
 8001e1a:	408b      	lsls	r3, r1
 8001e1c:	ea24 0303 	bic.w	r3, r4, r3
 8001e20:	432b      	orrs	r3, r5
 8001e22:	f842 302e 	str.w	r3, [r2, lr, lsl #2]
}
 8001e26:	bd70      	pop	{r4, r5, r6, pc}
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8001e28:	685a      	ldr	r2, [r3, #4]
 8001e2a:	2a00      	cmp	r2, #0
 8001e2c:	d03c      	beq.n	8001ea8 <RCM_RegisterRegConv+0x17c>
 8001e2e:	f890 c004 	ldrb.w	ip, [r0, #4]
  uint8_t i=0;
 8001e32:	4620      	mov	r0, r4
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8001e34:	7914      	ldrb	r4, [r2, #4]
 8001e36:	4564      	cmp	r4, ip
 8001e38:	d18c      	bne.n	8001d54 <RCM_RegisterRegConv+0x28>
 8001e3a:	6814      	ldr	r4, [r2, #0]
 8001e3c:	680a      	ldr	r2, [r1, #0]
 8001e3e:	4294      	cmp	r4, r2
 8001e40:	d188      	bne.n	8001d54 <RCM_RegisterRegConv+0x28>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8001e42:	2001      	movs	r0, #1
 8001e44:	e7a0      	b.n	8001d88 <RCM_RegisterRegConv+0x5c>
      LL_ADC_SetChannelSamplingTime ( regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel) ,regConv->samplingTime);
 8001e46:	3c1e      	subs	r4, #30
 8001e48:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8001e4c:	f003 7e00 	and.w	lr, r3, #33554432	@ 0x2000000
 8001e50:	e7c4      	b.n	8001ddc <RCM_RegisterRegConv+0xb0>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8001e52:	6824      	ldr	r4, [r4, #0]
 8001e54:	680a      	ldr	r2, [r1, #0]
 8001e56:	4294      	cmp	r4, r2
 8001e58:	d183      	bne.n	8001d62 <RCM_RegisterRegConv+0x36>
      i++;
 8001e5a:	2002      	movs	r0, #2
 8001e5c:	e794      	b.n	8001d88 <RCM_RegisterRegConv+0x5c>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8001e5e:	689c      	ldr	r4, [r3, #8]
 8001e60:	b1b4      	cbz	r4, 8001e90 <RCM_RegisterRegConv+0x164>
 8001e62:	2001      	movs	r0, #1
 8001e64:	e77a      	b.n	8001d5c <RCM_RegisterRegConv+0x30>
 8001e66:	2804      	cmp	r0, #4
 8001e68:	d924      	bls.n	8001eb4 <RCM_RegisterRegConv+0x188>
 8001e6a:	68d8      	ldr	r0, [r3, #12]
 8001e6c:	2800      	cmp	r0, #0
 8001e6e:	d02f      	beq.n	8001ed0 <RCM_RegisterRegConv+0x1a4>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8001e70:	7902      	ldrb	r2, [r0, #4]
 8001e72:	4562      	cmp	r2, ip
 8001e74:	680a      	ldr	r2, [r1, #0]
 8001e76:	d1f0      	bne.n	8001e5a <RCM_RegisterRegConv+0x12e>
 8001e78:	6800      	ldr	r0, [r0, #0]
      i++;
 8001e7a:	4282      	cmp	r2, r0
 8001e7c:	bf0c      	ite	eq
 8001e7e:	2003      	moveq	r0, #3
 8001e80:	2002      	movne	r0, #2
 8001e82:	e781      	b.n	8001d88 <RCM_RegisterRegConv+0x5c>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8001e84:	2804      	cmp	r0, #4
 8001e86:	680a      	ldr	r2, [r1, #0]
 8001e88:	f67f af7e 	bls.w	8001d88 <RCM_RegisterRegConv+0x5c>
 8001e8c:	2003      	movs	r0, #3
 8001e8e:	e77b      	b.n	8001d88 <RCM_RegisterRegConv+0x5c>
 8001e90:	68dc      	ldr	r4, [r3, #12]
 8001e92:	b1dc      	cbz	r4, 8001ecc <RCM_RegisterRegConv+0x1a0>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8001e94:	7922      	ldrb	r2, [r4, #4]
 8001e96:	4562      	cmp	r2, ip
 8001e98:	d118      	bne.n	8001ecc <RCM_RegisterRegConv+0x1a0>
 8001e9a:	2001      	movs	r0, #1
 8001e9c:	6824      	ldr	r4, [r4, #0]
 8001e9e:	680a      	ldr	r2, [r1, #0]
 8001ea0:	4294      	cmp	r4, r2
 8001ea2:	f47f af66 	bne.w	8001d72 <RCM_RegisterRegConv+0x46>
 8001ea6:	e7f1      	b.n	8001e8c <RCM_RegisterRegConv+0x160>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8001ea8:	689c      	ldr	r4, [r3, #8]
 8001eaa:	b11c      	cbz	r4, 8001eb4 <RCM_RegisterRegConv+0x188>
 8001eac:	f890 c004 	ldrb.w	ip, [r0, #4]
  uint8_t i=0;
 8001eb0:	4610      	mov	r0, r2
 8001eb2:	e753      	b.n	8001d5c <RCM_RegisterRegConv+0x30>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8001eb4:	68dc      	ldr	r4, [r3, #12]
 8001eb6:	b914      	cbnz	r4, 8001ebe <RCM_RegisterRegConv+0x192>
 8001eb8:	680a      	ldr	r2, [r1, #0]
 8001eba:	4620      	mov	r0, r4
 8001ebc:	e764      	b.n	8001d88 <RCM_RegisterRegConv+0x5c>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8001ebe:	7920      	ldrb	r0, [r4, #4]
 8001ec0:	790a      	ldrb	r2, [r1, #4]
 8001ec2:	4290      	cmp	r0, r2
 8001ec4:	d006      	beq.n	8001ed4 <RCM_RegisterRegConv+0x1a8>
 8001ec6:	680a      	ldr	r2, [r1, #0]
 8001ec8:	2000      	movs	r0, #0
 8001eca:	e75d      	b.n	8001d88 <RCM_RegisterRegConv+0x5c>
 8001ecc:	680a      	ldr	r2, [r1, #0]
 8001ece:	e7b8      	b.n	8001e42 <RCM_RegisterRegConv+0x116>
 8001ed0:	680a      	ldr	r2, [r1, #0]
 8001ed2:	e7c2      	b.n	8001e5a <RCM_RegisterRegConv+0x12e>
 8001ed4:	2000      	movs	r0, #0
 8001ed6:	e7e1      	b.n	8001e9c <RCM_RegisterRegConv+0x170>
 8001ed8:	20000b14 	.word	0x20000b14
 8001edc:	20000af4 	.word	0x20000af4

08001ee0 <RCM_ExecRegularConv>:
 */
uint16_t RCM_ExecRegularConv (uint8_t handle)
{
  uint16_t retVal;

  LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8001ee0:	4b18      	ldr	r3, [pc, #96]	@ (8001f44 <RCM_ExecRegularConv+0x64>)
 8001ee2:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
                                LL_ADC_REG_RANK_1,
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 8001ee6:	7913      	ldrb	r3, [r2, #4]
  LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8001ee8:	6812      	ldr	r2, [r2, #0]
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 8001eea:	eb03 0143 	add.w	r1, r3, r3, lsl #1
  LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8001eee:	2b09      	cmp	r3, #9
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 8001ef0:	bf93      	iteet	ls
 8001ef2:	ea43 5301 	orrls.w	r3, r3, r1, lsl #20
 8001ef6:	391e      	subhi	r1, #30
  LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8001ef8:	ea43 5301 	orrhi.w	r3, r3, r1, lsl #20
 8001efc:	f043 7300 	orrls.w	r3, r3, #33554432	@ 0x2000000
 8001f00:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8001f04:	fa91 f1a1 	rbit	r1, r1
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8001f08:	f44f 7c00 	mov.w	ip, #512	@ 0x200
 8001f0c:	fab1 f181 	clz	r1, r1
 8001f10:	f102 002c 	add.w	r0, r2, #44	@ 0x2c
 8001f14:	fa2c fc01 	lsr.w	ip, ip, r1
  MODIFY_REG(*preg,
 8001f18:	f003 031f 	and.w	r3, r3, #31
 8001f1c:	f850 102c 	ldr.w	r1, [r0, ip, lsl #2]
 8001f20:	f021 011f 	bic.w	r1, r1, #31
 8001f24:	4319      	orrs	r1, r3

  LL_ADC_REG_ReadConversionData12( RCM_handle_array[handle]->regADC );

  /* Bit banding access equivalent to LL_ADC_REG_StartConversionSWStart */
  BB_REG_BIT_SET ( &RCM_handle_array[handle]->regADC->CR2, ADC_CR2_SWSTART_Pos );
 8001f26:	0153      	lsls	r3, r2, #5
 8001f28:	f840 102c 	str.w	r1, [r0, ip, lsl #2]
 8001f2c:	f103 4384 	add.w	r3, r3, #1107296256	@ 0x42000000
 8001f30:	2101      	movs	r1, #1
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8001f32:	6cd0      	ldr	r0, [r2, #76]	@ 0x4c
 8001f34:	f8c3 1178 	str.w	r1, [r3, #376]	@ 0x178
  return (READ_BIT(ADCx->SR, LL_ADC_FLAG_EOCS) == (LL_ADC_FLAG_EOCS));
 8001f38:	6813      	ldr	r3, [r2, #0]
  /* Wait until end of regular conversion */
  while ( LL_ADC_IsActiveFlag_EOCS( RCM_handle_array[handle]->regADC ) == 0u ) {}
 8001f3a:	079b      	lsls	r3, r3, #30
 8001f3c:	d5fc      	bpl.n	8001f38 <RCM_ExecRegularConv+0x58>
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8001f3e:	6cd0      	ldr	r0, [r2, #76]	@ 0x4c
  retVal = LL_ADC_REG_ReadConversionData12( RCM_handle_array[handle]->regADC );
return retVal;
}
 8001f40:	b280      	uxth	r0, r0
 8001f42:	4770      	bx	lr
 8001f44:	20000b14 	.word	0x20000b14

08001f48 <RCM_ExecUserConv>:
 *  latest call to RCM_RequestUserConv
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv ()
{
 8001f48:	b570      	push	{r4, r5, r6, lr}
  if (RCM_UserConvState == RCM_USERCONV_REQUESTED)
 8001f4a:	4c0e      	ldr	r4, [pc, #56]	@ (8001f84 <RCM_ExecUserConv+0x3c>)
 8001f4c:	7823      	ldrb	r3, [r4, #0]
 8001f4e:	2b01      	cmp	r3, #1
 8001f50:	d000      	beq.n	8001f54 <RCM_ExecUserConv+0xc>
    {
      RCM_UserConvState = RCM_USERCONV_IDLE;
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
    }
  }
}
 8001f52:	bd70      	pop	{r4, r5, r6, pc}
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 8001f54:	4d0c      	ldr	r5, [pc, #48]	@ (8001f88 <RCM_ExecUserConv+0x40>)
 8001f56:	7828      	ldrb	r0, [r5, #0]
 8001f58:	f7ff ffc2 	bl	8001ee0 <RCM_ExecRegularConv>
    if (RCM_CB_array [RCM_UserConvHandle].cb != NULL)
 8001f5c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f8c <RCM_ExecUserConv+0x44>)
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 8001f5e:	4a0c      	ldr	r2, [pc, #48]	@ (8001f90 <RCM_ExecUserConv+0x48>)
 8001f60:	4601      	mov	r1, r0
    if (RCM_CB_array [RCM_UserConvHandle].cb != NULL)
 8001f62:	7828      	ldrb	r0, [r5, #0]
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 8001f64:	8011      	strh	r1, [r2, #0]
    if (RCM_CB_array [RCM_UserConvHandle].cb != NULL)
 8001f66:	f853 5030 	ldr.w	r5, [r3, r0, lsl #3]
    RCM_UserConvState = RCM_USERCONV_EOC;
 8001f6a:	2202      	movs	r2, #2
 8001f6c:	7022      	strb	r2, [r4, #0]
    if (RCM_CB_array [RCM_UserConvHandle].cb != NULL)
 8001f6e:	2d00      	cmp	r5, #0
 8001f70:	d0ef      	beq.n	8001f52 <RCM_ExecUserConv+0xa>
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 8001f72:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 8001f76:	685a      	ldr	r2, [r3, #4]
      RCM_UserConvState = RCM_USERCONV_IDLE;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	7023      	strb	r3, [r4, #0]
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 8001f7c:	462b      	mov	r3, r5
}
 8001f7e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 8001f82:	4718      	bx	r3
 8001f84:	20000aec 	.word	0x20000aec
 8001f88:	20000af0 	.word	0x20000af0
 8001f8c:	20000af4 	.word	0x20000af4
 8001f90:	20000aee 	.word	0x20000aee

08001f94 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f94:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f96:	4b0e      	ldr	r3, [pc, #56]	@ (8001fd0 <HAL_MspInit+0x3c>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	9200      	str	r2, [sp, #0]
 8001f9c:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001f9e:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 8001fa2:	6459      	str	r1, [r3, #68]	@ 0x44
 8001fa4:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 8001fa6:	f400 4080 	and.w	r0, r0, #16384	@ 0x4000
 8001faa:	9000      	str	r0, [sp, #0]
 8001fac:	9800      	ldr	r0, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fae:	9201      	str	r2, [sp, #4]
 8001fb0:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8001fb2:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 8001fb6:	6418      	str	r0, [r3, #64]	@ 0x40
 8001fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fbe:	9301      	str	r3, [sp, #4]
 8001fc0:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001fc2:	210f      	movs	r1, #15
 8001fc4:	f06f 0001 	mvn.w	r0, #1

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fc8:	b002      	add	sp, #8
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001fca:	f001 b8f5 	b.w	80031b8 <HAL_NVIC_SetPriority>
 8001fce:	bf00      	nop
 8001fd0:	40023800 	.word	0x40023800
 8001fd4:	00000000 	.word	0x00000000

08001fd8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001fd8:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8001fda:	6803      	ldr	r3, [r0, #0]
 8001fdc:	4a3c      	ldr	r2, [pc, #240]	@ (80020d0 <HAL_ADC_MspInit+0xf8>)
{
 8001fde:	b08c      	sub	sp, #48	@ 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fe0:	2400      	movs	r4, #0
  if(hadc->Instance==ADC1)
 8001fe2:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fe4:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8001fe8:	e9cd 4408 	strd	r4, r4, [sp, #32]
 8001fec:	940a      	str	r4, [sp, #40]	@ 0x28
  if(hadc->Instance==ADC1)
 8001fee:	d004      	beq.n	8001ffa <HAL_ADC_MspInit+0x22>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8001ff0:	4a38      	ldr	r2, [pc, #224]	@ (80020d4 <HAL_ADC_MspInit+0xfc>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d046      	beq.n	8002084 <HAL_ADC_MspInit+0xac>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001ff6:	b00c      	add	sp, #48	@ 0x30
 8001ff8:	bd10      	pop	{r4, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ffa:	4b37      	ldr	r3, [pc, #220]	@ (80020d8 <HAL_ADC_MspInit+0x100>)
 8001ffc:	9400      	str	r4, [sp, #0]
 8001ffe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002000:	4836      	ldr	r0, [pc, #216]	@ (80020dc <HAL_ADC_MspInit+0x104>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002002:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002006:	645a      	str	r2, [r3, #68]	@ 0x44
 8002008:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800200a:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 800200e:	9200      	str	r2, [sp, #0]
 8002010:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002012:	9401      	str	r4, [sp, #4]
 8002014:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002016:	f042 0204 	orr.w	r2, r2, #4
 800201a:	631a      	str	r2, [r3, #48]	@ 0x30
 800201c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800201e:	f002 0204 	and.w	r2, r2, #4
 8002022:	9201      	str	r2, [sp, #4]
 8002024:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002026:	9402      	str	r4, [sp, #8]
 8002028:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800202a:	f042 0201 	orr.w	r2, r2, #1
 800202e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002030:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002032:	f002 0201 	and.w	r2, r2, #1
 8002036:	9202      	str	r2, [sp, #8]
 8002038:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800203a:	9403      	str	r4, [sp, #12]
 800203c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800203e:	f042 0202 	orr.w	r2, r2, #2
 8002042:	631a      	str	r2, [r3, #48]	@ 0x30
 8002044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002046:	f003 0302 	and.w	r3, r3, #2
 800204a:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800204c:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = BATTERY_CURRENT_Pin|MOTOR_TEMP_Pin;
 800204e:	2205      	movs	r2, #5
 8002050:	2303      	movs	r3, #3
 8002052:	e9cd 2306 	strd	r2, r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002056:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002058:	f001 f912 	bl	8003280 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800205c:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin|M1_CURR_AMPL_U_Pin;
 800205e:	2288      	movs	r2, #136	@ 0x88
 8002060:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002062:	481f      	ldr	r0, [pc, #124]	@ (80020e0 <HAL_ADC_MspInit+0x108>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002064:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin|M1_CURR_AMPL_U_Pin;
 8002066:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800206a:	f001 f909 	bl	8003280 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = TEMPERATURE_Pin;
 800206e:	2201      	movs	r2, #1
 8002070:	2303      	movs	r3, #3
    HAL_GPIO_Init(TEMPERATURE_GPIO_Port, &GPIO_InitStruct);
 8002072:	481c      	ldr	r0, [pc, #112]	@ (80020e4 <HAL_ADC_MspInit+0x10c>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002074:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(TEMPERATURE_GPIO_Port, &GPIO_InitStruct);
 8002076:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = TEMPERATURE_Pin;
 8002078:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(TEMPERATURE_GPIO_Port, &GPIO_InitStruct);
 800207c:	f001 f900 	bl	8003280 <HAL_GPIO_Init>
}
 8002080:	b00c      	add	sp, #48	@ 0x30
 8002082:	bd10      	pop	{r4, pc}
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002084:	4b14      	ldr	r3, [pc, #80]	@ (80020d8 <HAL_ADC_MspInit+0x100>)
 8002086:	9404      	str	r4, [sp, #16]
 8002088:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 800208a:	4814      	ldr	r0, [pc, #80]	@ (80020dc <HAL_ADC_MspInit+0x104>)
    __HAL_RCC_ADC2_CLK_ENABLE();
 800208c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002090:	645a      	str	r2, [r3, #68]	@ 0x44
 8002092:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002094:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 8002098:	9204      	str	r2, [sp, #16]
 800209a:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800209c:	9405      	str	r4, [sp, #20]
 800209e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80020a0:	f042 0204 	orr.w	r2, r2, #4
 80020a4:	631a      	str	r2, [r3, #48]	@ 0x30
 80020a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    GPIO_InitStruct.Pin = M1_CURR_AMPL_V_Pin;
 80020a8:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 80020c8 <HAL_ADC_MspInit+0xf0>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020ac:	f003 0304 	and.w	r3, r3, #4
 80020b0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 80020b2:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_CURR_AMPL_V_Pin;
 80020b4:	ed8d 7b06 	vstr	d7, [sp, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020b8:	9b05      	ldr	r3, [sp, #20]
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 80020ba:	f001 f8e1 	bl	8003280 <HAL_GPIO_Init>
}
 80020be:	b00c      	add	sp, #48	@ 0x30
 80020c0:	bd10      	pop	{r4, pc}
 80020c2:	bf00      	nop
 80020c4:	f3af 8000 	nop.w
 80020c8:	00000010 	.word	0x00000010
 80020cc:	00000003 	.word	0x00000003
 80020d0:	40012000 	.word	0x40012000
 80020d4:	40012100 	.word	0x40012100
 80020d8:	40023800 	.word	0x40023800
 80020dc:	40020800 	.word	0x40020800
 80020e0:	40020000 	.word	0x40020000
 80020e4:	40020400 	.word	0x40020400

080020e8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020e8:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM1)
 80020ea:	6802      	ldr	r2, [r0, #0]
 80020ec:	4922      	ldr	r1, [pc, #136]	@ (8002178 <HAL_TIM_Base_MspInit+0x90>)
{
 80020ee:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020f0:	2300      	movs	r3, #0
  if(htim_base->Instance==TIM1)
 80020f2:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020f4:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80020f8:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80020fc:	9308      	str	r3, [sp, #32]
  if(htim_base->Instance==TIM1)
 80020fe:	d004      	beq.n	800210a <HAL_TIM_Base_MspInit+0x22>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8002100:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8002104:	d00e      	beq.n	8002124 <HAL_TIM_Base_MspInit+0x3c>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002106:	b00a      	add	sp, #40	@ 0x28
 8002108:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 800210a:	4a1c      	ldr	r2, [pc, #112]	@ (800217c <HAL_TIM_Base_MspInit+0x94>)
 800210c:	9301      	str	r3, [sp, #4]
 800210e:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 8002110:	f043 0301 	orr.w	r3, r3, #1
 8002114:	6453      	str	r3, [r2, #68]	@ 0x44
 8002116:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 8002118:	f003 0301 	and.w	r3, r3, #1
 800211c:	9301      	str	r3, [sp, #4]
 800211e:	9b01      	ldr	r3, [sp, #4]
}
 8002120:	b00a      	add	sp, #40	@ 0x28
 8002122:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002124:	f502 320e 	add.w	r2, r2, #145408	@ 0x23800
 8002128:	9302      	str	r3, [sp, #8]
 800212a:	6c10      	ldr	r0, [r2, #64]	@ 0x40
 800212c:	f040 0001 	orr.w	r0, r0, #1
 8002130:	6410      	str	r0, [r2, #64]	@ 0x40
 8002132:	6c10      	ldr	r0, [r2, #64]	@ 0x40
 8002134:	f000 0001 	and.w	r0, r0, #1
 8002138:	9002      	str	r0, [sp, #8]
 800213a:	9802      	ldr	r0, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800213c:	9303      	str	r3, [sp, #12]
 800213e:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002140:	480f      	ldr	r0, [pc, #60]	@ (8002180 <HAL_TIM_Base_MspInit+0x98>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002142:	f043 0301 	orr.w	r3, r3, #1
 8002146:	6313      	str	r3, [r2, #48]	@ 0x30
 8002148:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = M1_HALL_H1_Pin|M1_HALL_H2_Pin|M1_HALL_H3_Pin;
 800214a:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 8002170 <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800214e:	f003 0301 	and.w	r3, r3, #1
 8002152:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002154:	2202      	movs	r2, #2
 8002156:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002158:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_HALL_H1_Pin|M1_HALL_H2_Pin|M1_HALL_H3_Pin;
 800215a:	ed8d 7b04 	vstr	d7, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800215e:	e9cd 2307 	strd	r2, r3, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002162:	9c03      	ldr	r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002164:	f001 f88c 	bl	8003280 <HAL_GPIO_Init>
}
 8002168:	b00a      	add	sp, #40	@ 0x28
 800216a:	bd10      	pop	{r4, pc}
 800216c:	f3af 8000 	nop.w
 8002170:	00000007 	.word	0x00000007
 8002174:	00000002 	.word	0x00000002
 8002178:	40010000 	.word	0x40010000
 800217c:	40023800 	.word	0x40023800
 8002180:	40020000 	.word	0x40020000

08002184 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002184:	b5d0      	push	{r4, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 8002186:	4a1f      	ldr	r2, [pc, #124]	@ (8002204 <HAL_TIM_MspPostInit+0x80>)
 8002188:	6801      	ldr	r1, [r0, #0]
{
 800218a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800218c:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 800218e:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002190:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002194:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002198:	9306      	str	r3, [sp, #24]
  if(htim->Instance==TIM1)
 800219a:	d001      	beq.n	80021a0 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800219c:	b008      	add	sp, #32
 800219e:	bdd0      	pop	{r4, r6, r7, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021a0:	f502 329c 	add.w	r2, r2, #79872	@ 0x13800
 80021a4:	9300      	str	r3, [sp, #0]
 80021a6:	6b11      	ldr	r1, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021a8:	4817      	ldr	r0, [pc, #92]	@ (8002208 <HAL_TIM_MspPostInit+0x84>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021aa:	f041 0102 	orr.w	r1, r1, #2
 80021ae:	6311      	str	r1, [r2, #48]	@ 0x30
 80021b0:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80021b2:	f001 0102 	and.w	r1, r1, #2
 80021b6:	9100      	str	r1, [sp, #0]
 80021b8:	9900      	ldr	r1, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ba:	9301      	str	r3, [sp, #4]
 80021bc:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80021be:	2401      	movs	r4, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021c0:	4323      	orrs	r3, r4
 80021c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80021c4:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80021c6:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021c8:	4023      	ands	r3, r4
 80021ca:	9301      	str	r3, [sp, #4]
 80021cc:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021ce:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 80021d0:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 80021d4:	2302      	movs	r3, #2
 80021d6:	2602      	movs	r6, #2
 80021d8:	2702      	movs	r7, #2
 80021da:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80021de:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021e2:	f001 f84d 	bl	8003280 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 80021e6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80021ea:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021ec:	4807      	ldr	r0, [pc, #28]	@ (800220c <HAL_TIM_MspPostInit+0x88>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80021ee:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021f0:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 80021f2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80021f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021fa:	f001 f841 	bl	8003280 <HAL_GPIO_Init>
}
 80021fe:	b008      	add	sp, #32
 8002200:	bdd0      	pop	{r4, r6, r7, pc}
 8002202:	bf00      	nop
 8002204:	40010000 	.word	0x40010000
 8002208:	40020400 	.word	0x40020400
 800220c:	40020000 	.word	0x40020000

08002210 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002210:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART1)
 8002212:	4a1b      	ldr	r2, [pc, #108]	@ (8002280 <HAL_UART_MspInit+0x70>)
 8002214:	6801      	ldr	r1, [r0, #0]
{
 8002216:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002218:	2300      	movs	r3, #0
  if(huart->Instance==USART1)
 800221a:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800221c:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002220:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002224:	9306      	str	r3, [sp, #24]
  if(huart->Instance==USART1)
 8002226:	d002      	beq.n	800222e <HAL_UART_MspInit+0x1e>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002228:	b009      	add	sp, #36	@ 0x24
 800222a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART1_CLK_ENABLE();
 800222e:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 8002232:	9300      	str	r3, [sp, #0]
 8002234:	6c50      	ldr	r0, [r2, #68]	@ 0x44
 8002236:	f040 0010 	orr.w	r0, r0, #16
 800223a:	6450      	str	r0, [r2, #68]	@ 0x44
 800223c:	6c50      	ldr	r0, [r2, #68]	@ 0x44
 800223e:	f000 0010 	and.w	r0, r0, #16
 8002242:	9000      	str	r0, [sp, #0]
 8002244:	9800      	ldr	r0, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002246:	9301      	str	r3, [sp, #4]
 8002248:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800224a:	480e      	ldr	r0, [pc, #56]	@ (8002284 <HAL_UART_MspInit+0x74>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800224c:	f043 0302 	orr.w	r3, r3, #2
 8002250:	6313      	str	r3, [r2, #48]	@ 0x30
 8002252:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8002254:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 8002278 <HAL_UART_MspInit+0x68>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002258:	f003 0302 	and.w	r3, r3, #2
 800225c:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800225e:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002260:	2307      	movs	r3, #7
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8002262:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002266:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002268:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800226a:	f001 f809 	bl	8003280 <HAL_GPIO_Init>
}
 800226e:	b009      	add	sp, #36	@ 0x24
 8002270:	f85d fb04 	ldr.w	pc, [sp], #4
 8002274:	f3af 8000 	nop.w
 8002278:	000000c0 	.word	0x000000c0
 800227c:	00000002 	.word	0x00000002
 8002280:	40011000 	.word	0x40011000
 8002284:	40020400 	.word	0x40020400

08002288 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002288:	b570      	push	{r4, r5, r6, lr}
 800228a:	b088      	sub	sp, #32
  uint32_t              uwPrescalerValue = 0U;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800228c:	4b23      	ldr	r3, [pc, #140]	@ (800231c <HAL_InitTick+0x94>)
 800228e:	2200      	movs	r2, #0
 8002290:	9202      	str	r2, [sp, #8]
 8002292:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002294:	f042 0210 	orr.w	r2, r2, #16
 8002298:	641a      	str	r2, [r3, #64]	@ 0x40
 800229a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229c:	f003 0310 	and.w	r3, r3, #16
 80022a0:	9302      	str	r3, [sp, #8]
{
 80022a2:	4605      	mov	r5, r0

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80022a4:	a901      	add	r1, sp, #4
 80022a6:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM6_CLK_ENABLE();
 80022a8:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80022aa:	f001 f9fd 	bl	80036a8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80022ae:	9b06      	ldr	r3, [sp, #24]
 80022b0:	b9d3      	cbnz	r3, 80022e8 <HAL_InitTick+0x60>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80022b2:	f001 f9d9 	bl	8003668 <HAL_RCC_GetPCLK1Freq>
 80022b6:	4603      	mov	r3, r0
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80022b8:	4a19      	ldr	r2, [pc, #100]	@ (8002320 <HAL_InitTick+0x98>)

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80022ba:	4c1a      	ldr	r4, [pc, #104]	@ (8002324 <HAL_InitTick+0x9c>)
 80022bc:	491a      	ldr	r1, [pc, #104]	@ (8002328 <HAL_InitTick+0xa0>)
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80022be:	fba2 2303 	umull	r2, r3, r2, r3
 80022c2:	0c9b      	lsrs	r3, r3, #18
 80022c4:	3b01      	subs	r3, #1
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
  htim6.Init.Prescaler = uwPrescalerValue;
  htim6.Init.ClockDivision = 0;
 80022c6:	2200      	movs	r2, #0
  htim6.Init.Prescaler = uwPrescalerValue;
 80022c8:	e9c4 1300 	strd	r1, r3, [r4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;

  status = HAL_TIM_Base_Init(&htim6);
 80022cc:	4620      	mov	r0, r4
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80022ce:	f240 33e7 	movw	r3, #999	@ 0x3e7
  htim6.Init.ClockDivision = 0;
 80022d2:	6122      	str	r2, [r4, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022d4:	60a2      	str	r2, [r4, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022d6:	61a2      	str	r2, [r4, #24]
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80022d8:	60e3      	str	r3, [r4, #12]
  status = HAL_TIM_Base_Init(&htim6);
 80022da:	f001 fc4b 	bl	8003b74 <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 80022de:	4606      	mov	r6, r0
 80022e0:	b130      	cbz	r0, 80022f0 <HAL_InitTick+0x68>
    }
  }

 /* Return function status */
  return status;
}
 80022e2:	4630      	mov	r0, r6
 80022e4:	b008      	add	sp, #32
 80022e6:	bd70      	pop	{r4, r5, r6, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80022e8:	f001 f9be 	bl	8003668 <HAL_RCC_GetPCLK1Freq>
 80022ec:	0043      	lsls	r3, r0, #1
 80022ee:	e7e3      	b.n	80022b8 <HAL_InitTick+0x30>
    status = HAL_TIM_Base_Start_IT(&htim6);
 80022f0:	4620      	mov	r0, r4
 80022f2:	f001 fccf 	bl	8003c94 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 80022f6:	4606      	mov	r6, r0
 80022f8:	2800      	cmp	r0, #0
 80022fa:	d1f2      	bne.n	80022e2 <HAL_InitTick+0x5a>
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80022fc:	2036      	movs	r0, #54	@ 0x36
 80022fe:	f000 ff97 	bl	8003230 <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002302:	2d0f      	cmp	r5, #15
 8002304:	d901      	bls.n	800230a <HAL_InitTick+0x82>
        status = HAL_ERROR;
 8002306:	2601      	movs	r6, #1
 8002308:	e7eb      	b.n	80022e2 <HAL_InitTick+0x5a>
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800230a:	4632      	mov	r2, r6
 800230c:	4629      	mov	r1, r5
 800230e:	2036      	movs	r0, #54	@ 0x36
 8002310:	f000 ff52 	bl	80031b8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002314:	4b05      	ldr	r3, [pc, #20]	@ (800232c <HAL_InitTick+0xa4>)
 8002316:	601d      	str	r5, [r3, #0]
 8002318:	e7e3      	b.n	80022e2 <HAL_InitTick+0x5a>
 800231a:	bf00      	nop
 800231c:	40023800 	.word	0x40023800
 8002320:	431bde83 	.word	0x431bde83
 8002324:	20000b24 	.word	0x20000b24
 8002328:	40001000 	.word	0x40001000
 800232c:	20000574 	.word	0x20000574

08002330 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002330:	4801      	ldr	r0, [pc, #4]	@ (8002338 <TIM6_DAC_IRQHandler+0x8>)
 8002332:	f001 bfbd 	b.w	80042b0 <HAL_TIM_IRQHandler>
 8002336:	bf00      	nop
 8002338:	20000b24 	.word	0x20000b24

0800233c <ADC_IRQHandler>:
  return (READ_BIT(ADCx->SR, LL_ADC_FLAG_JEOS) == (LL_ADC_FLAG_JEOS));
 800233c:	4b08      	ldr	r3, [pc, #32]	@ (8002360 <ADC_IRQHandler+0x24>)
 800233e:	681a      	ldr	r2, [r3, #0]
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  if(LL_ADC_IsActiveFlag_JEOS(ADC1))
 8002340:	0752      	lsls	r2, r2, #29
 8002342:	d505      	bpl.n	8002350 <ADC_IRQHandler+0x14>
  {
    // Clear Flags
    ADC1->SR &= ~(uint32_t)(LL_ADC_FLAG_JEOS | LL_ADC_FLAG_JSTRT);
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	f022 020c 	bic.w	r2, r2, #12
 800234a:	601a      	str	r2, [r3, #0]

    TSK_HighFrequencyTask();          /*GUI, this section is present only if DAC is disabled*/
 800234c:	f7fe bfcc 	b.w	80012e8 <TSK_HighFrequencyTask>
  }
#ifdef ADC3
  else
  {
    // Clear Flags
    ADC3->SR &= ~(uint32_t)(LL_ADC_FLAG_JEOS | LL_ADC_FLAG_JSTRT);
 8002350:	4a04      	ldr	r2, [pc, #16]	@ (8002364 <ADC_IRQHandler+0x28>)
 8002352:	6813      	ldr	r3, [r2, #0]
 8002354:	f023 030c 	bic.w	r3, r3, #12
 8002358:	6013      	str	r3, [r2, #0]

    TSK_HighFrequencyTask();          /*GUI, this section is present only if DAC is disabled*/
 800235a:	f7fe bfc5 	b.w	80012e8 <TSK_HighFrequencyTask>
 800235e:	bf00      	nop
 8002360:	40012000 	.word	0x40012000
 8002364:	40012200 	.word	0x40012200

08002368 <TIM1_UP_TIM10_IRQHandler>:
{
  /* USER CODE BEGIN TIMx_UP_M1_IRQn 0 */

  /* USER CODE END TIMx_UP_M1_IRQn 0 */

  LL_TIM_ClearFlag_UPDATE(PWM_Handle_M1.pParams_str->TIMx);
 8002368:	4803      	ldr	r0, [pc, #12]	@ (8002378 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800236a:	6f03      	ldr	r3, [r0, #112]	@ 0x70
 800236c:	68db      	ldr	r3, [r3, #12]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800236e:	f06f 0201 	mvn.w	r2, #1
 8002372:	611a      	str	r2, [r3, #16]
  ICS_TIMx_UP_IRQHandler(&PWM_Handle_M1);
 8002374:	f004 b90e 	b.w	8006594 <ICS_TIMx_UP_IRQHandler>
 8002378:	20000324 	.word	0x20000324

0800237c <TIM1_BRK_TIM9_IRQHandler>:
void TIMx_BRK_M1_IRQHandler(void)
{
  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 0 */

  /* USER CODE END TIMx_BRK_M1_IRQn 0 */
  if (LL_TIM_IsActiveFlag_BRK(PWM_Handle_M1.pParams_str->TIMx))
 800237c:	4807      	ldr	r0, [pc, #28]	@ (800239c <TIM1_BRK_TIM9_IRQHandler+0x20>)
{
 800237e:	b508      	push	{r3, lr}
  if (LL_TIM_IsActiveFlag_BRK(PWM_Handle_M1.pParams_str->TIMx))
 8002380:	6f03      	ldr	r3, [r0, #112]	@ 0x70
 8002382:	68db      	ldr	r3, [r3, #12]
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 8002384:	691a      	ldr	r2, [r3, #16]
 8002386:	0612      	lsls	r2, r2, #24
 8002388:	d504      	bpl.n	8002394 <TIM1_BRK_TIM9_IRQHandler+0x18>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 800238a:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800238e:	611a      	str	r2, [r3, #16]
  {
    LL_TIM_ClearFlag_BRK(PWM_Handle_M1.pParams_str->TIMx);
    ICS_BRK_IRQHandler(&PWM_Handle_M1);
 8002390:	f004 f94a 	bl	8006628 <ICS_BRK_IRQHandler>
  MC_Scheduler();

  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_BRK_M1_IRQn 1 */
}
 8002394:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MC_Scheduler();
 8002398:	f7fe bf6c 	b.w	8001274 <MC_Scheduler>
 800239c:	20000324 	.word	0x20000324

080023a0 <TIM2_IRQHandler>:
  * @brief  This function handles TIMx global interrupt request for M1 Speed Sensor.
  * @param  None
  * @retval None
  */
void SPD_TIM_M1_IRQHandler(void)
{
 80023a0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 0 */

  /* USER CODE END SPD_TIM_M1_IRQn 0 */

  /* HALL Timer Update IT always enabled, no need to check enable UPDATE state */
  if (LL_TIM_IsActiveFlag_UPDATE(HALL_M1.TIMx))
 80023a2:	4c0c      	ldr	r4, [pc, #48]	@ (80023d4 <TIM2_IRQHandler+0x34>)
 80023a4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80023a6:	691a      	ldr	r2, [r3, #16]
 80023a8:	07d1      	lsls	r1, r2, #31
 80023aa:	d506      	bpl.n	80023ba <TIM2_IRQHandler+0x1a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80023ac:	f06f 0201 	mvn.w	r2, #1
 80023b0:	611a      	str	r2, [r3, #16]
  {
    LL_TIM_ClearFlag_UPDATE(HALL_M1.TIMx);
    HALL_TIMx_UP_IRQHandler(&HALL_M1);
 80023b2:	4620      	mov	r0, r4
 80023b4:	f003 fe68 	bl	8006088 <HALL_TIMx_UP_IRQHandler>
  else
  {
    /* Nothing to do */
  }
  /* HALL Timer CC1 IT always enabled, no need to check enable CC1 state */
  if (LL_TIM_IsActiveFlag_CC1 (HALL_M1.TIMx))
 80023b8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 80023ba:	691a      	ldr	r2, [r3, #16]
 80023bc:	0792      	lsls	r2, r2, #30
 80023be:	d507      	bpl.n	80023d0 <TIM2_IRQHandler+0x30>
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80023c0:	f06f 0202 	mvn.w	r2, #2
  /* Nothing to do */
  }
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 1 */

  /* USER CODE END SPD_TIM_M1_IRQn 1 */
}
 80023c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HALL_TIMx_CC_IRQHandler(&HALL_M1);
 80023c8:	4802      	ldr	r0, [pc, #8]	@ (80023d4 <TIM2_IRQHandler+0x34>)
 80023ca:	611a      	str	r2, [r3, #16]
 80023cc:	f003 bcd0 	b.w	8005d70 <HALL_TIMx_CC_IRQHandler>
}
 80023d0:	bd10      	pop	{r4, pc}
 80023d2:	bf00      	nop
 80023d4:	2000025c 	.word	0x2000025c

080023d8 <USART1_IRQHandler>:
  * @brief  This function handles USART interrupt request.
  * @param  None
  * @retval None
  */
void USART_IRQHandler(void)
{
 80023d8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART_IRQn 0 */

  /* USER CODE END USART_IRQn 0 */
  if (LL_USART_IsActiveFlag_RXNE(pUSART.USARTx)) /* Valid data have been received */
 80023da:	4c1f      	ldr	r4, [pc, #124]	@ (8002458 <USART1_IRQHandler+0x80>)
 80023dc:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(USART_TypeDef *USARTx)
{
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	0691      	lsls	r1, r2, #26
{
 80023e4:	b082      	sub	sp, #8
  if (LL_USART_IsActiveFlag_RXNE(pUSART.USARTx)) /* Valid data have been received */
 80023e6:	d407      	bmi.n	80023f8 <USART1_IRQHandler+0x20>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 80023e8:	681a      	ldr	r2, [r3, #0]
  /* USER CODE BEGIN USART_RXNE */

  /* USER CODE END USART_RXNE  */
  }

  if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 80023ea:	0612      	lsls	r2, r2, #24
 80023ec:	d413      	bmi.n	8002416 <USART1_IRQHandler+0x3e>
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 80023ee:	681b      	ldr	r3, [r3, #0]
    /* USER CODE BEGIN USART_TXE */

    /* USER CODE END USART_TXE   */
  }

  if (LL_USART_IsActiveFlag_ORE(pUSART.USARTx)) /* Overrun error occurs */
 80023f0:	071b      	lsls	r3, r3, #28
 80023f2:	d418      	bmi.n	8002426 <USART1_IRQHandler+0x4e>
    /* USER CODE END USART_ORE   */
  }
  /* USER CODE BEGIN USART_IRQn 1 */

  /* USER CODE END USART_IRQn 1 */
}
 80023f4:	b002      	add	sp, #8
 80023f6:	bd10      	pop	{r4, pc}
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 80023f8:	6859      	ldr	r1, [r3, #4]
    retVal = *(uint16_t*)(UFCP_RX_IRQ_Handler(&pUSART,LL_USART_ReceiveData8(pUSART.USARTx))); /* Flag 0 = RX */
 80023fa:	4620      	mov	r0, r4
 80023fc:	b2c9      	uxtb	r1, r1
 80023fe:	f004 ff1d 	bl	800723c <UFCP_RX_IRQ_Handler>
 8002402:	8803      	ldrh	r3, [r0, #0]
    if (retVal == 1)
 8002404:	2b01      	cmp	r3, #1
 8002406:	d01e      	beq.n	8002446 <USART1_IRQHandler+0x6e>
    if (retVal == 2)
 8002408:	2b02      	cmp	r3, #2
 800240a:	d021      	beq.n	8002450 <USART1_IRQHandler+0x78>
  if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 800240c:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	0612      	lsls	r2, r2, #24
 8002414:	d5eb      	bpl.n	80023ee <USART1_IRQHandler+0x16>
    UFCP_TX_IRQ_Handler(&pUSART);
 8002416:	4810      	ldr	r0, [pc, #64]	@ (8002458 <USART1_IRQHandler+0x80>)
 8002418:	f004 fe68 	bl	80070ec <UFCP_TX_IRQ_Handler>
  if (LL_USART_IsActiveFlag_ORE(pUSART.USARTx)) /* Overrun error occurs */
 800241c:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	071b      	lsls	r3, r3, #28
 8002424:	d5e6      	bpl.n	80023f4 <USART1_IRQHandler+0x1c>
    UFCP_OVR_IRQ_Handler(&pUSART);
 8002426:	480c      	ldr	r0, [pc, #48]	@ (8002458 <USART1_IRQHandler+0x80>)
 8002428:	f004 ff6e 	bl	8007308 <UFCP_OVR_IRQ_Handler>
    LL_USART_ClearFlag_ORE(pUSART.USARTx); /* Clear overrun flag */
 800242c:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
  tmpreg = USARTx->SR;
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	9201      	str	r2, [sp, #4]
  (void) tmpreg;
 8002434:	9a01      	ldr	r2, [sp, #4]
  tmpreg = USARTx->DR;
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	9301      	str	r3, [sp, #4]
  (void) tmpreg;
 800243a:	9b01      	ldr	r3, [sp, #4]
}
 800243c:	b002      	add	sp, #8
 800243e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    UI_SerialCommunicationTimeOutStop();
 8002442:	f000 b8ad 	b.w	80025a0 <UI_SerialCommunicationTimeOutStop>
      UI_SerialCommunicationTimeOutStart();
 8002446:	f000 f8b1 	bl	80025ac <UI_SerialCommunicationTimeOutStart>
  if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 800244a:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
 800244e:	e7cb      	b.n	80023e8 <USART1_IRQHandler+0x10>
      UI_SerialCommunicationTimeOutStop();
 8002450:	f000 f8a6 	bl	80025a0 <UI_SerialCommunicationTimeOutStop>
 8002454:	e7da      	b.n	800240c <USART1_IRQHandler+0x34>
 8002456:	bf00      	nop
 8002458:	20000004 	.word	0x20000004

0800245c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800245c:	b510      	push	{r4, lr}
 800245e:	b082      	sub	sp, #8
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */
  TSK_HardwareFaultTask();
 8002460:	f7ff f812 	bl	8001488 <TSK_HardwareFaultTask>
 8002464:	4c1b      	ldr	r4, [pc, #108]	@ (80024d4 <HardFault_Handler+0x78>)

  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
    {
      if (LL_USART_IsActiveFlag_ORE(pUSART.USARTx)) /* Overrun error occurs */
 8002466:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	0712      	lsls	r2, r2, #28
 800246e:	d41d      	bmi.n	80024ac <HardFault_Handler+0x50>
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8002470:	681a      	ldr	r2, [r3, #0]
        UFCP_OVR_IRQ_Handler(&pUSART);
        LL_USART_ClearFlag_ORE(pUSART.USARTx); /* Clear overrun flag */
        UI_SerialCommunicationTimeOutStop();
      }

      if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 8002472:	0610      	lsls	r0, r2, #24
 8002474:	d40f      	bmi.n	8002496 <HardFault_Handler+0x3a>
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8002476:	681a      	ldr	r2, [r3, #0]
      {
        UFCP_TX_IRQ_Handler(&pUSART);
      }

      if (LL_USART_IsActiveFlag_RXNE(pUSART.USARTx)) /* Valid data have been received */
 8002478:	0692      	lsls	r2, r2, #26
 800247a:	d5f6      	bpl.n	800246a <HardFault_Handler+0xe>
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 800247c:	6859      	ldr	r1, [r3, #4]
      {
        uint16_t retVal;
        retVal = *(uint16_t*)(UFCP_RX_IRQ_Handler(&pUSART,LL_USART_ReceiveData8(pUSART.USARTx)));
 800247e:	4620      	mov	r0, r4
 8002480:	b2c9      	uxtb	r1, r1
 8002482:	f004 fedb 	bl	800723c <UFCP_RX_IRQ_Handler>
 8002486:	8803      	ldrh	r3, [r0, #0]
        if (retVal == 1)
 8002488:	2b01      	cmp	r3, #1
 800248a:	d01f      	beq.n	80024cc <HardFault_Handler+0x70>
        {
          UI_SerialCommunicationTimeOutStart();
        }
        if (retVal == 2)
 800248c:	2b02      	cmp	r3, #2
 800248e:	d1ea      	bne.n	8002466 <HardFault_Handler+0xa>
        {
          UI_SerialCommunicationTimeOutStop();
 8002490:	f000 f886 	bl	80025a0 <UI_SerialCommunicationTimeOutStop>
 8002494:	e7e7      	b.n	8002466 <HardFault_Handler+0xa>
        UFCP_TX_IRQ_Handler(&pUSART);
 8002496:	4620      	mov	r0, r4
 8002498:	f004 fe28 	bl	80070ec <UFCP_TX_IRQ_Handler>
      if (LL_USART_IsActiveFlag_RXNE(pUSART.USARTx)) /* Valid data have been received */
 800249c:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	0691      	lsls	r1, r2, #26
 80024a4:	d4ea      	bmi.n	800247c <HardFault_Handler+0x20>
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 80024a6:	681a      	ldr	r2, [r3, #0]
      if (LL_USART_IsActiveFlag_ORE(pUSART.USARTx)) /* Overrun error occurs */
 80024a8:	0712      	lsls	r2, r2, #28
 80024aa:	d5e1      	bpl.n	8002470 <HardFault_Handler+0x14>
        UFCP_OVR_IRQ_Handler(&pUSART);
 80024ac:	4620      	mov	r0, r4
 80024ae:	f004 ff2b 	bl	8007308 <UFCP_OVR_IRQ_Handler>
        LL_USART_ClearFlag_ORE(pUSART.USARTx); /* Clear overrun flag */
 80024b2:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
  tmpreg = USARTx->SR;
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	9201      	str	r2, [sp, #4]
  (void) tmpreg;
 80024ba:	9a01      	ldr	r2, [sp, #4]
  tmpreg = USARTx->DR;
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	9301      	str	r3, [sp, #4]
  (void) tmpreg;
 80024c0:	9b01      	ldr	r3, [sp, #4]
        UI_SerialCommunicationTimeOutStop();
 80024c2:	f000 f86d 	bl	80025a0 <UI_SerialCommunicationTimeOutStop>
      if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 80024c6:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
 80024ca:	e7d1      	b.n	8002470 <HardFault_Handler+0x14>
          UI_SerialCommunicationTimeOutStart();
 80024cc:	f000 f86e 	bl	80025ac <UI_SerialCommunicationTimeOutStart>
        if (retVal == 2)
 80024d0:	e7c9      	b.n	8002466 <HardFault_Handler+0xa>
 80024d2:	bf00      	nop
 80024d4:	20000004 	.word	0x20000004

080024d8 <UI_TaskInit>:
static volatile uint16_t  bCOMTimeoutCounter;
static volatile uint16_t  bCOMATRTimeCounter = SERIALCOM_ATR_TIME_TICKS;

void UI_TaskInit( uint32_t* pUICfg, uint8_t bMCNum, MCI_Handle_t* pMCIList[],
                  MCT_Handle_t* pMCTList[],const char* s_fwVer )
{
 80024d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

    pMCP = &MCP_UI_Params;
 80024dc:	f8df 8070 	ldr.w	r8, [pc, #112]	@ 8002550 <UI_TaskInit+0x78>
    pMCP->_Super = UI_Params;
 80024e0:	f8df e070 	ldr.w	lr, [pc, #112]	@ 8002554 <UI_TaskInit+0x7c>

    UFCP_Init( & pUSART );
 80024e4:	f8df 9070 	ldr.w	r9, [pc, #112]	@ 8002558 <UI_TaskInit+0x80>
{
 80024e8:	461e      	mov	r6, r3
    pMCP = &MCP_UI_Params;
 80024ea:	4b15      	ldr	r3, [pc, #84]	@ (8002540 <UI_TaskInit+0x68>)
 80024ec:	f8c8 3000 	str.w	r3, [r8]
{
 80024f0:	4607      	mov	r7, r0
 80024f2:	460c      	mov	r4, r1
 80024f4:	4615      	mov	r5, r2
    pMCP->_Super = UI_Params;
 80024f6:	469c      	mov	ip, r3
 80024f8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80024fc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8002500:	e89e 0003 	ldmia.w	lr, {r0, r1}
{
 8002504:	b082      	sub	sp, #8
    pMCP->_Super = UI_Params;
 8002506:	e88c 0003 	stmia.w	ip, {r0, r1}
    UFCP_Init( & pUSART );
 800250a:	4648      	mov	r0, r9
{
 800250c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
    UFCP_Init( & pUSART );
 8002510:	f004 fdea 	bl	80070e8 <UFCP_Init>
    MCP_Init(pMCP, (FCP_Handle_t *) & pUSART, & UFCP_Send, & UFCP_Receive, & UFCP_AbortReceive, s_fwVer);
 8002514:	4b0b      	ldr	r3, [pc, #44]	@ (8002544 <UI_TaskInit+0x6c>)
 8002516:	9300      	str	r3, [sp, #0]
 8002518:	f8cd a004 	str.w	sl, [sp, #4]
 800251c:	f8d8 0000 	ldr.w	r0, [r8]
 8002520:	4b09      	ldr	r3, [pc, #36]	@ (8002548 <UI_TaskInit+0x70>)
 8002522:	4a0a      	ldr	r2, [pc, #40]	@ (800254c <UI_TaskInit+0x74>)
 8002524:	4649      	mov	r1, r9
 8002526:	f7ff fbaf 	bl	8001c88 <MCP_Init>
    UI_Init( &pMCP->_Super, bMCNum, pMCIList, pMCTList, pUICfg ); /* Initialize UI and link MC components */
 800252a:	f8d8 0000 	ldr.w	r0, [r8]
 800252e:	970a      	str	r7, [sp, #40]	@ 0x28
 8002530:	4633      	mov	r3, r6
 8002532:	462a      	mov	r2, r5
 8002534:	4621      	mov	r1, r4

}
 8002536:	b002      	add	sp, #8
 8002538:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    UI_Init( &pMCP->_Super, bMCNum, pMCIList, pMCTList, pUICfg ); /* Initialize UI and link MC components */
 800253c:	f000 b83c 	b.w	80025b8 <UI_Init>
 8002540:	20000b70 	.word	0x20000b70
 8002544:	08007329 	.word	0x08007329
 8002548:	08007155 	.word	0x08007155
 800254c:	08007181 	.word	0x08007181
 8002550:	20000c20 	.word	0x20000c20
 8002554:	200009dc 	.word	0x200009dc
 8002558:	20000004 	.word	0x20000004

0800255c <UI_Scheduler>:

__weak void UI_Scheduler(void)
{
  if(bUITaskCounter > 0u)
 800255c:	4a0d      	ldr	r2, [pc, #52]	@ (8002594 <UI_Scheduler+0x38>)
 800255e:	8813      	ldrh	r3, [r2, #0]
 8002560:	b29b      	uxth	r3, r3
 8002562:	b11b      	cbz	r3, 800256c <UI_Scheduler+0x10>
  {
    bUITaskCounter--;
 8002564:	8813      	ldrh	r3, [r2, #0]
 8002566:	3b01      	subs	r3, #1
 8002568:	b29b      	uxth	r3, r3
 800256a:	8013      	strh	r3, [r2, #0]
  }

  if(bCOMTimeoutCounter > 1u)
 800256c:	4a0a      	ldr	r2, [pc, #40]	@ (8002598 <UI_Scheduler+0x3c>)
 800256e:	8813      	ldrh	r3, [r2, #0]
 8002570:	b29b      	uxth	r3, r3
 8002572:	2b01      	cmp	r3, #1
 8002574:	d903      	bls.n	800257e <UI_Scheduler+0x22>
  {
    bCOMTimeoutCounter--;
 8002576:	8813      	ldrh	r3, [r2, #0]
 8002578:	3b01      	subs	r3, #1
 800257a:	b29b      	uxth	r3, r3
 800257c:	8013      	strh	r3, [r2, #0]
  }

  if(bCOMATRTimeCounter > 1u)
 800257e:	4a07      	ldr	r2, [pc, #28]	@ (800259c <UI_Scheduler+0x40>)
 8002580:	8813      	ldrh	r3, [r2, #0]
 8002582:	b29b      	uxth	r3, r3
 8002584:	2b01      	cmp	r3, #1
 8002586:	d903      	bls.n	8002590 <UI_Scheduler+0x34>
  {
    bCOMATRTimeCounter--;
 8002588:	8813      	ldrh	r3, [r2, #0]
 800258a:	3b01      	subs	r3, #1
 800258c:	b29b      	uxth	r3, r3
 800258e:	8013      	strh	r3, [r2, #0]
  }
}
 8002590:	4770      	bx	lr
 8002592:	bf00      	nop
 8002594:	20000b6e 	.word	0x20000b6e
 8002598:	20000b6c 	.word	0x20000b6c
 800259c:	20000568 	.word	0x20000568

080025a0 <UI_SerialCommunicationTimeOutStop>:
  return (retVal);
}

__weak void UI_SerialCommunicationTimeOutStop(void)
{
  bCOMTimeoutCounter = 0u;
 80025a0:	4b01      	ldr	r3, [pc, #4]	@ (80025a8 <UI_SerialCommunicationTimeOutStop+0x8>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	801a      	strh	r2, [r3, #0]
}
 80025a6:	4770      	bx	lr
 80025a8:	20000b6c 	.word	0x20000b6c

080025ac <UI_SerialCommunicationTimeOutStart>:

__weak void UI_SerialCommunicationTimeOutStart(void)
{
  bCOMTimeoutCounter = SERIALCOM_TIMEOUT_OCCURENCE_TICKS;
 80025ac:	4b01      	ldr	r3, [pc, #4]	@ (80025b4 <UI_SerialCommunicationTimeOutStart+0x8>)
 80025ae:	224f      	movs	r2, #79	@ 0x4f
 80025b0:	801a      	strh	r2, [r3, #0]
}
 80025b2:	4770      	bx	lr
 80025b4:	20000b6c 	.word	0x20000b6c

080025b8 <UI_Init>:
  */
__weak void UI_Init(UI_Handle_t *pHandle, uint8_t bMCNum, MCI_Handle_t ** pMCI, MCT_Handle_t** pMCT, uint32_t* pUICfg)
{
  pHandle->bDriveNum = bMCNum;
  pHandle->pMCI = pMCI;
  pHandle->pMCT = pMCT;
 80025b8:	e9c0 2302 	strd	r2, r3, [r0, #8]
  pHandle->bDriveNum = bMCNum;
 80025bc:	7101      	strb	r1, [r0, #4]
  pHandle->bSelectedDrive = 0u;
  pHandle->pUICfg = pUICfg;
 80025be:	9b00      	ldr	r3, [sp, #0]
 80025c0:	6103      	str	r3, [r0, #16]
  pHandle->bSelectedDrive = 0u;
 80025c2:	2100      	movs	r1, #0
 80025c4:	7501      	strb	r1, [r0, #20]
}
 80025c6:	4770      	bx	lr

080025c8 <UI_SelectMC>:
  * @retval Boolean set to true if the bSelectMC is valid oterwise return false.
  */
__weak bool UI_SelectMC(UI_Handle_t *pHandle,uint8_t bSelectMC)
{
  bool retVal = true;
  if (bSelectMC  >= pHandle->bDriveNum)
 80025c8:	7903      	ldrb	r3, [r0, #4]
 80025ca:	428b      	cmp	r3, r1
  {
    retVal = false;
  }
  else
  {
    pHandle->bSelectedDrive = bSelectMC;
 80025cc:	bf86      	itte	hi
 80025ce:	7501      	strbhi	r1, [r0, #20]
  bool retVal = true;
 80025d0:	2001      	movhi	r0, #1
    retVal = false;
 80025d2:	2000      	movls	r0, #0
  }
  return retVal;
}
 80025d4:	4770      	bx	lr
 80025d6:	bf00      	nop

080025d8 <UI_GetSelectedMC>:
  * @retval Return the currently selected MC, zero based, on which UI operates.
  */
__weak uint8_t UI_GetSelectedMC(UI_Handle_t *pHandle)
{
  return (pHandle->bSelectedDrive);
}
 80025d8:	7d00      	ldrb	r0, [r0, #20]
 80025da:	4770      	bx	lr

080025dc <UI_SetReg>:
  *         See MC_PROTOCOL_REG_xxx for code definition.
  * @param  wValue: New value to set.
  * @retval Return the currently selected MC, zero based, on which UI operates.
  */
__weak bool UI_SetReg(UI_Handle_t *pHandle, MC_Protocol_REG_t bRegID, int32_t wValue)
{
 80025dc:	b530      	push	{r4, r5, lr}
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 80025de:	6884      	ldr	r4, [r0, #8]
 80025e0:	7d03      	ldrb	r3, [r0, #20]
 80025e2:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
{
 80025e6:	4614      	mov	r4, r2
  MCT_Handle_t * pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 80025e8:	68c2      	ldr	r2, [r0, #12]
{
 80025ea:	b083      	sub	sp, #12
  MCT_Handle_t * pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 80025ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]

  bool retVal = true;
  switch (bRegID)
 80025f0:	295b      	cmp	r1, #91	@ 0x5b
 80025f2:	d82f      	bhi.n	8002654 <UI_SetReg+0x78>
 80025f4:	e8df f001 	tbb	[pc, r1]
 80025f8:	412e2e3d 	.word	0x412e2e3d
 80025fc:	59544f2e 	.word	0x59544f2e
 8002600:	736e695e 	.word	0x736e695e
 8002604:	8d888378 	.word	0x8d888378
 8002608:	2e2e2e2e 	.word	0x2e2e2e2e
 800260c:	2e2e2e2e 	.word	0x2e2e2e2e
 8002610:	2e2e2e2e 	.word	0x2e2e2e2e
 8002614:	2e2e2e2e 	.word	0x2e2e2e2e
 8002618:	2e2e2e2e 	.word	0x2e2e2e2e
 800261c:	2e2e2e2e 	.word	0x2e2e2e2e
 8002620:	2e2e2e2e 	.word	0x2e2e2e2e
 8002624:	2e2e2e2e 	.word	0x2e2e2e2e
 8002628:	2e2e2e2e 	.word	0x2e2e2e2e
 800262c:	2e2e2e2e 	.word	0x2e2e2e2e
 8002630:	2e2e2e2e 	.word	0x2e2e2e2e
 8002634:	2e2e2e2e 	.word	0x2e2e2e2e
 8002638:	2e2e922e 	.word	0x2e2e922e
 800263c:	2e2e2e2e 	.word	0x2e2e2e2e
 8002640:	2e2e2e2e 	.word	0x2e2e2e2e
 8002644:	2e2e2e2e 	.word	0x2e2e2e2e
 8002648:	2e2e2e2e 	.word	0x2e2e2e2e
 800264c:	2e2e2e2e 	.word	0x2e2e2e2e
 8002650:	312e2e2e 	.word	0x312e2e2e
 8002654:	2000      	movs	r0, #0
    retVal = false;
    break;
  }

  return retVal;
}
 8002656:	b003      	add	sp, #12
 8002658:	bd30      	pop	{r4, r5, pc}
      MCI_ExecSpeedRamp(pMCI,(int16_t)((wValue*SPEED_UNIT)/_RPM),0);
 800265a:	4937      	ldr	r1, [pc, #220]	@ (8002738 <UI_SetReg+0x15c>)
 800265c:	fb81 3104 	smull	r3, r1, r1, r4
 8002660:	eba1 71e4 	sub.w	r1, r1, r4, asr #31
 8002664:	2200      	movs	r2, #0
 8002666:	b209      	sxth	r1, r1
 8002668:	4628      	mov	r0, r5
 800266a:	f7fe fa27 	bl	8000abc <MCI_ExecSpeedRamp>
  bool retVal = true;
 800266e:	2001      	movs	r0, #1
 8002670:	e7f1      	b.n	8002656 <UI_SetReg+0x7a>
      retVal = UI_SelectMC(pHandle,(uint8_t)wValue);
 8002672:	b2e1      	uxtb	r1, r4
 8002674:	f7ff ffa8 	bl	80025c8 <UI_SelectMC>
    break;
 8002678:	e7ed      	b.n	8002656 <UI_SetReg+0x7a>
      if ((STC_Modality_t)wValue == STC_TORQUE_MODE)
 800267a:	f014 04ff 	ands.w	r4, r4, #255	@ 0xff
 800267e:	d052      	beq.n	8002726 <UI_SetReg+0x14a>
      if ((STC_Modality_t)wValue == STC_SPEED_MODE)
 8002680:	2c01      	cmp	r4, #1
 8002682:	d1f4      	bne.n	800266e <UI_SetReg+0x92>
        MCI_ExecSpeedRamp(pMCI, MCI_GetMecSpeedRefUnit(pMCI),0);
 8002684:	4628      	mov	r0, r5
 8002686:	f7fe faa9 	bl	8000bdc <MCI_GetMecSpeedRefUnit>
 800268a:	2200      	movs	r2, #0
 800268c:	4601      	mov	r1, r0
 800268e:	4628      	mov	r0, r5
 8002690:	f7fe fa14 	bl	8000abc <MCI_ExecSpeedRamp>
 8002694:	e7eb      	b.n	800266e <UI_SetReg+0x92>
      PID_SetKP(pMCT->pPIDSpeed,(int16_t)wValue);
 8002696:	6818      	ldr	r0, [r3, #0]
 8002698:	b221      	sxth	r1, r4
 800269a:	f004 f87b 	bl	8006794 <PID_SetKP>
    break;
 800269e:	e7e6      	b.n	800266e <UI_SetReg+0x92>
      PID_SetKI(pMCT->pPIDSpeed,(int16_t)wValue);
 80026a0:	6818      	ldr	r0, [r3, #0]
 80026a2:	b221      	sxth	r1, r4
 80026a4:	f004 f878 	bl	8006798 <PID_SetKI>
    break;
 80026a8:	e7e1      	b.n	800266e <UI_SetReg+0x92>
      PID_SetKD(pMCT->pPIDSpeed,(int16_t)wValue);
 80026aa:	6818      	ldr	r0, [r3, #0]
 80026ac:	b221      	sxth	r1, r4
 80026ae:	f004 f883 	bl	80067b8 <PID_SetKD>
    break;
 80026b2:	e7dc      	b.n	800266e <UI_SetReg+0x92>
      currComp = MCI_GetIqdref(pMCI);
 80026b4:	4628      	mov	r0, r5
 80026b6:	f7fe fabf 	bl	8000c38 <MCI_GetIqdref>
 80026ba:	9001      	str	r0, [sp, #4]
      currComp.q = (int16_t)wValue;
 80026bc:	f8ad 4004 	strh.w	r4, [sp, #4]
      MCI_SetCurrentReferences(pMCI,currComp);
 80026c0:	9901      	ldr	r1, [sp, #4]
 80026c2:	4628      	mov	r0, r5
 80026c4:	f7fe fa0e 	bl	8000ae4 <MCI_SetCurrentReferences>
    break;
 80026c8:	e7d1      	b.n	800266e <UI_SetReg+0x92>
      PID_SetKP(pMCT->pPIDIq,(int16_t)wValue);
 80026ca:	6858      	ldr	r0, [r3, #4]
 80026cc:	b221      	sxth	r1, r4
 80026ce:	f004 f861 	bl	8006794 <PID_SetKP>
    break;
 80026d2:	e7cc      	b.n	800266e <UI_SetReg+0x92>
      PID_SetKI(pMCT->pPIDIq,(int16_t)wValue);
 80026d4:	6858      	ldr	r0, [r3, #4]
 80026d6:	b221      	sxth	r1, r4
 80026d8:	f004 f85e 	bl	8006798 <PID_SetKI>
    break;
 80026dc:	e7c7      	b.n	800266e <UI_SetReg+0x92>
      PID_SetKD(pMCT->pPIDIq,(int16_t)wValue);
 80026de:	6858      	ldr	r0, [r3, #4]
 80026e0:	b221      	sxth	r1, r4
 80026e2:	f004 f869 	bl	80067b8 <PID_SetKD>
    break;
 80026e6:	e7c2      	b.n	800266e <UI_SetReg+0x92>
      currComp = MCI_GetIqdref(pMCI);
 80026e8:	4628      	mov	r0, r5
 80026ea:	f7fe faa5 	bl	8000c38 <MCI_GetIqdref>
 80026ee:	9001      	str	r0, [sp, #4]
      currComp.d = (int16_t)wValue;
 80026f0:	f8ad 4006 	strh.w	r4, [sp, #6]
      MCI_SetCurrentReferences(pMCI,currComp);
 80026f4:	9901      	ldr	r1, [sp, #4]
 80026f6:	4628      	mov	r0, r5
 80026f8:	f7fe f9f4 	bl	8000ae4 <MCI_SetCurrentReferences>
    break;
 80026fc:	e7b7      	b.n	800266e <UI_SetReg+0x92>
      PID_SetKP(pMCT->pPIDId,(int16_t)wValue);
 80026fe:	6898      	ldr	r0, [r3, #8]
 8002700:	b221      	sxth	r1, r4
 8002702:	f004 f847 	bl	8006794 <PID_SetKP>
    break;
 8002706:	e7b2      	b.n	800266e <UI_SetReg+0x92>
      PID_SetKI(pMCT->pPIDId,(int16_t)wValue);
 8002708:	6898      	ldr	r0, [r3, #8]
 800270a:	b221      	sxth	r1, r4
 800270c:	f004 f844 	bl	8006798 <PID_SetKI>
    break;
 8002710:	e7ad      	b.n	800266e <UI_SetReg+0x92>
      PID_SetKD(pMCT->pPIDId,(int16_t)wValue);
 8002712:	6898      	ldr	r0, [r3, #8]
 8002714:	b221      	sxth	r1, r4
 8002716:	f004 f84f 	bl	80067b8 <PID_SetKD>
    break;
 800271a:	e7a8      	b.n	800266e <UI_SetReg+0x92>
      MCI_SetIdref(pMCI,(int16_t)wValue);
 800271c:	b221      	sxth	r1, r4
 800271e:	4628      	mov	r0, r5
 8002720:	f7fe fab8 	bl	8000c94 <MCI_SetIdref>
    break;
 8002724:	e7a3      	b.n	800266e <UI_SetReg+0x92>
        MCI_ExecTorqueRamp(pMCI, MCI_GetTeref(pMCI),0);
 8002726:	4628      	mov	r0, r5
 8002728:	f7fe fab0 	bl	8000c8c <MCI_GetTeref>
 800272c:	4622      	mov	r2, r4
 800272e:	4601      	mov	r1, r0
 8002730:	4628      	mov	r0, r5
 8002732:	f7fe f9cd 	bl	8000ad0 <MCI_ExecTorqueRamp>
      if ((STC_Modality_t)wValue == STC_SPEED_MODE)
 8002736:	e79a      	b.n	800266e <UI_SetReg+0x92>
 8002738:	2aaaaaab 	.word	0x2aaaaaab

0800273c <UI_GetReg>:

/* Used to execute a GetReg command coming from the user. */
__weak int32_t UI_GetReg(UI_Handle_t *pHandle, MC_Protocol_REG_t bRegID, bool * success)
{
 800273c:	b530      	push	{r4, r5, lr}
  MCT_Handle_t* pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 800273e:	68c4      	ldr	r4, [r0, #12]
 8002740:	7d03      	ldrb	r3, [r0, #20]
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8002742:	6885      	ldr	r5, [r0, #8]
  MCT_Handle_t* pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 8002744:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8002748:	f855 5023 	ldr.w	r5, [r5, r3, lsl #2]
{
 800274c:	b08d      	sub	sp, #52	@ 0x34

  int32_t bRetVal = 0;

  if ( success != (bool *) 0 )
 800274e:	2a00      	cmp	r2, #0
 8002750:	f000 808b 	beq.w	800286a <UI_GetReg+0x12e>
  {
    *success = true;
 8002754:	f04f 0c01 	mov.w	ip, #1
 8002758:	f882 c000 	strb.w	ip, [r2]
  }

  switch (bRegID)
 800275c:	2981      	cmp	r1, #129	@ 0x81
 800275e:	f200 8111 	bhi.w	8002984 <UI_GetReg+0x248>
 8002762:	e8df f011 	tbh	[pc, r1, lsl #1]
 8002766:	0143      	.short	0x0143
 8002768:	016d0171 	.word	0x016d0171
 800276c:	01620169 	.word	0x01620169
 8002770:	015a015e 	.word	0x015a015e
 8002774:	01130156 	.word	0x01130156
 8002778:	01d30126 	.word	0x01d30126
 800277c:	010901cf 	.word	0x010901cf
 8002780:	0146014a 	.word	0x0146014a
 8002784:	010f014e 	.word	0x010f014e
 8002788:	010f010f 	.word	0x010f010f
 800278c:	010f010f 	.word	0x010f010f
 8002790:	010f010f 	.word	0x010f010f
 8002794:	010f010f 	.word	0x010f010f
 8002798:	01520122 	.word	0x01520122
 800279c:	010f01ea 	.word	0x010f01ea
 80027a0:	01e3010f 	.word	0x01e3010f
 80027a4:	011d0118 	.word	0x011d0118
 80027a8:	01dc010f 	.word	0x01dc010f
 80027ac:	013401d7 	.word	0x013401d7
 80027b0:	012a012f 	.word	0x012a012f
 80027b4:	011d0118 	.word	0x011d0118
 80027b8:	01090113 	.word	0x01090113
 80027bc:	01770139 	.word	0x01770139
 80027c0:	01c8013e 	.word	0x01c8013e
 80027c4:	019e01b3 	.word	0x019e01b3
 80027c8:	010f010f 	.word	0x010f010f
 80027cc:	010f010f 	.word	0x010f010f
 80027d0:	010f010f 	.word	0x010f010f
 80027d4:	010f010f 	.word	0x010f010f
 80027d8:	010f010f 	.word	0x010f010f
 80027dc:	010f010f 	.word	0x010f010f
 80027e0:	010f010f 	.word	0x010f010f
 80027e4:	01900197 	.word	0x01900197
 80027e8:	010f0109 	.word	0x010f0109
 80027ec:	010f010f 	.word	0x010f010f
 80027f0:	010f010f 	.word	0x010f010f
 80027f4:	010f010f 	.word	0x010f010f
 80027f8:	010f010f 	.word	0x010f010f
 80027fc:	010f010f 	.word	0x010f010f
 8002800:	010f010f 	.word	0x010f010f
 8002804:	010f010f 	.word	0x010f010f
 8002808:	010f010f 	.word	0x010f010f
 800280c:	010f010f 	.word	0x010f010f
 8002810:	010f010f 	.word	0x010f010f
 8002814:	010f010f 	.word	0x010f010f
 8002818:	010f010f 	.word	0x010f010f
 800281c:	010f0180 	.word	0x010f0180
 8002820:	010f010f 	.word	0x010f010f
 8002824:	010f010f 	.word	0x010f010f
 8002828:	010f010f 	.word	0x010f010f
 800282c:	010f010f 	.word	0x010f010f
 8002830:	010f010f 	.word	0x010f010f
 8002834:	010f010f 	.word	0x010f010f
 8002838:	010f010f 	.word	0x010f010f
 800283c:	010f010f 	.word	0x010f010f
 8002840:	017c010f 	.word	0x017c010f
 8002844:	01cd018c 	.word	0x01cd018c
 8002848:	0111010f 	.word	0x0111010f
 800284c:	010f0111 	.word	0x010f0111
 8002850:	010f010f 	.word	0x010f010f
 8002854:	010f010f 	.word	0x010f010f
 8002858:	010f010f 	.word	0x010f010f
 800285c:	010f010f 	.word	0x010f010f
 8002860:	010f010f 	.word	0x010f010f
 8002864:	010f010f 	.word	0x010f010f
 8002868:	0111      	.short	0x0111
 800286a:	2981      	cmp	r1, #129	@ 0x81
 800286c:	f200 808c 	bhi.w	8002988 <UI_GetReg+0x24c>
 8002870:	e8df f011 	tbh	[pc, r1, lsl #1]
 8002874:	00ea00bc 	.word	0x00ea00bc
 8002878:	00e200e6 	.word	0x00e200e6
 800287c:	00d700db 	.word	0x00d700db
 8002880:	00cf00d3 	.word	0x00cf00d3
 8002884:	009f008c 	.word	0x009f008c
 8002888:	0148014c 	.word	0x0148014c
 800288c:	00c30082 	.word	0x00c30082
 8002890:	00c700bf 	.word	0x00c700bf
 8002894:	008a008a 	.word	0x008a008a
 8002898:	008a008a 	.word	0x008a008a
 800289c:	008a008a 	.word	0x008a008a
 80028a0:	008a008a 	.word	0x008a008a
 80028a4:	009b008a 	.word	0x009b008a
 80028a8:	016300cb 	.word	0x016300cb
 80028ac:	008a008a 	.word	0x008a008a
 80028b0:	0091015c 	.word	0x0091015c
 80028b4:	008a0096 	.word	0x008a0096
 80028b8:	01500155 	.word	0x01500155
 80028bc:	00a800ad 	.word	0x00a800ad
 80028c0:	009100a3 	.word	0x009100a3
 80028c4:	008c0096 	.word	0x008c0096
 80028c8:	00b20082 	.word	0x00b20082
 80028cc:	00b700f0 	.word	0x00b700f0
 80028d0:	012c0141 	.word	0x012c0141
 80028d4:	008a0117 	.word	0x008a0117
 80028d8:	008a008a 	.word	0x008a008a
 80028dc:	008a008a 	.word	0x008a008a
 80028e0:	008a008a 	.word	0x008a008a
 80028e4:	008a008a 	.word	0x008a008a
 80028e8:	008a008a 	.word	0x008a008a
 80028ec:	008a008a 	.word	0x008a008a
 80028f0:	0110008a 	.word	0x0110008a
 80028f4:	00820109 	.word	0x00820109
 80028f8:	008a008a 	.word	0x008a008a
 80028fc:	008a008a 	.word	0x008a008a
 8002900:	008a008a 	.word	0x008a008a
 8002904:	008a008a 	.word	0x008a008a
 8002908:	008a008a 	.word	0x008a008a
 800290c:	008a008a 	.word	0x008a008a
 8002910:	008a008a 	.word	0x008a008a
 8002914:	008a008a 	.word	0x008a008a
 8002918:	008a008a 	.word	0x008a008a
 800291c:	008a008a 	.word	0x008a008a
 8002920:	008a008a 	.word	0x008a008a
 8002924:	008a008a 	.word	0x008a008a
 8002928:	00f9008a 	.word	0x00f9008a
 800292c:	008a008a 	.word	0x008a008a
 8002930:	008a008a 	.word	0x008a008a
 8002934:	008a008a 	.word	0x008a008a
 8002938:	008a008a 	.word	0x008a008a
 800293c:	008a008a 	.word	0x008a008a
 8002940:	008a008a 	.word	0x008a008a
 8002944:	008a008a 	.word	0x008a008a
 8002948:	008a008a 	.word	0x008a008a
 800294c:	008a008a 	.word	0x008a008a
 8002950:	010500f5 	.word	0x010500f5
 8002954:	008a0146 	.word	0x008a0146
 8002958:	008a008a 	.word	0x008a008a
 800295c:	008a008a 	.word	0x008a008a
 8002960:	008a008a 	.word	0x008a008a
 8002964:	008a008a 	.word	0x008a008a
 8002968:	008a008a 	.word	0x008a008a
 800296c:	008a008a 	.word	0x008a008a
 8002970:	008a008a 	.word	0x008a008a
 8002974:	008a008a 	.word	0x008a008a
    }
    break;

    case MC_PROTOCOL_REG_I_D_REF:
    {
      bRetVal = MCI_GetIqdref(pMCI).d;
 8002978:	4628      	mov	r0, r5
 800297a:	f7fe f95d 	bl	8000c38 <MCI_GetIqdref>
 800297e:	1400      	asrs	r0, r0, #16
      }
	}
    break;
  }
  return bRetVal;
}
 8002980:	b00d      	add	sp, #52	@ 0x34
 8002982:	bd30      	pop	{r4, r5, pc}
        *success = false;
 8002984:	2300      	movs	r3, #0
 8002986:	7013      	strb	r3, [r2, #0]
      bRetVal = CTRBDID;
 8002988:	2000      	movs	r0, #0
  return bRetVal;
 800298a:	e7f9      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = MCI_GetIqdref(pMCI).q;
 800298c:	4628      	mov	r0, r5
 800298e:	f7fe f953 	bl	8000c38 <MCI_GetIqdref>
 8002992:	b200      	sxth	r0, r0
    break;
 8002994:	e7f4      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = MCI_GetIqd(pMCI).q;
 8002996:	4628      	mov	r0, r5
 8002998:	f7fe f940 	bl	8000c1c <MCI_GetIqd>
 800299c:	b200      	sxth	r0, r0
    break;
 800299e:	e7ef      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = MCI_GetIqd(pMCI).d;
 80029a0:	4628      	mov	r0, r5
 80029a2:	f7fe f93b 	bl	8000c1c <MCI_GetIqd>
 80029a6:	1400      	asrs	r0, r0, #16
    break;
 80029a8:	e7ea      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = (int32_t)VBS_GetAvBusVoltage_V(pMCT->pBusVoltageSensor);
 80029aa:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80029ac:	f002 ffe8 	bl	8005980 <VBS_GetAvBusVoltage_V>
    break;
 80029b0:	e7e6      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKP(pMCT->pPIDIq);
 80029b2:	6860      	ldr	r0, [r4, #4]
 80029b4:	f003 fef2 	bl	800679c <PID_GetKP>
    break;
 80029b8:	e7e2      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = MCI_GetIalphabeta(pMCI).beta;
 80029ba:	4628      	mov	r0, r5
 80029bc:	f7fe f920 	bl	8000c00 <MCI_GetIalphabeta>
 80029c0:	1400      	asrs	r0, r0, #16
    break;
 80029c2:	e7dd      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = MCI_GetIalphabeta(pMCI).alpha;
 80029c4:	4628      	mov	r0, r5
 80029c6:	f7fe f91b 	bl	8000c00 <MCI_GetIalphabeta>
 80029ca:	b200      	sxth	r0, r0
    break;
 80029cc:	e7d8      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = MCI_GetIab(pMCI).b;
 80029ce:	4628      	mov	r0, r5
 80029d0:	f7fe f908 	bl	8000be4 <MCI_GetIab>
 80029d4:	1400      	asrs	r0, r0, #16
    break;
 80029d6:	e7d3      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = MCI_GetVqd(pMCI).q;
 80029d8:	4628      	mov	r0, r5
 80029da:	f7fe f93b 	bl	8000c54 <MCI_GetVqd>
 80029de:	b200      	sxth	r0, r0
    break;
 80029e0:	e7ce      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = MCI_GetValphabeta(pMCI).alpha;
 80029e2:	4628      	mov	r0, r5
 80029e4:	f7fe f944 	bl	8000c70 <MCI_GetValphabeta>
 80029e8:	b200      	sxth	r0, r0
    break;
 80029ea:	e7c9      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = (int32_t)UI_GetSelectedMC(pHandle);
 80029ec:	f7ff fdf4 	bl	80025d8 <UI_GetSelectedMC>
    break;
 80029f0:	e7c6      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKI(pMCT->pPIDId);
 80029f2:	68a0      	ldr	r0, [r4, #8]
 80029f4:	f003 fed6 	bl	80067a4 <PID_GetKI>
    break;
 80029f8:	e7c2      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKP(pMCT->pPIDId);
 80029fa:	68a0      	ldr	r0, [r4, #8]
 80029fc:	f003 fece 	bl	800679c <PID_GetKP>
    break;
 8002a00:	e7be      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKD(pMCT->pPIDId);
 8002a02:	68a0      	ldr	r0, [r4, #8]
 8002a04:	f003 feda 	bl	80067bc <PID_GetKD>
    break;
 8002a08:	e7ba      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = (int32_t)NTC_GetAvTemp_C(pMCT->pTemperatureSensor);
 8002a0a:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8002a0c:	f003 fea4 	bl	8006758 <NTC_GetAvTemp_C>
    break;
 8002a10:	e7b6      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKD(pMCT->pPIDSpeed);
 8002a12:	6820      	ldr	r0, [r4, #0]
 8002a14:	f003 fed2 	bl	80067bc <PID_GetKD>
    break;
 8002a18:	e7b2      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKI(pMCT->pPIDSpeed);
 8002a1a:	6820      	ldr	r0, [r4, #0]
 8002a1c:	f003 fec2 	bl	80067a4 <PID_GetKI>
    break;
 8002a20:	e7ae      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKP(pMCT->pPIDSpeed);
 8002a22:	6820      	ldr	r0, [r4, #0]
 8002a24:	f003 feba 	bl	800679c <PID_GetKP>
    break;
 8002a28:	e7aa      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = (int32_t)((MCI_GetMecSpeedRefUnit(pMCI)*_RPM)/SPEED_UNIT);
 8002a2a:	4628      	mov	r0, r5
 8002a2c:	f7fe f8d6 	bl	8000bdc <MCI_GetMecSpeedRefUnit>
 8002a30:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002a34:	0040      	lsls	r0, r0, #1
    break;
 8002a36:	e7a3      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = (int32_t)MCI_GetControlMode(pMCI);
 8002a38:	4628      	mov	r0, r5
 8002a3a:	f7fe f8b9 	bl	8000bb0 <MCI_GetControlMode>
    break;
 8002a3e:	e79f      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = (int32_t)STM_GetState(pMCT->pStateMachine);
 8002a40:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8002a42:	f004 fb3d 	bl	80070c0 <STM_GetState>
	break;
 8002a46:	e79b      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = (int32_t)STM_GetFaultState(pMCT->pStateMachine);
 8002a48:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
}
 8002a4a:	b00d      	add	sp, #52	@ 0x34
 8002a4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
      bRetVal = (int32_t)STM_GetFaultState(pMCT->pStateMachine);
 8002a50:	f004 bb44 	b.w	80070dc <STM_GetFaultState>
      bRetVal = MCI_GetVqd(pMCI).d;
 8002a54:	4628      	mov	r0, r5
 8002a56:	f7fe f8fd 	bl	8000c54 <MCI_GetVqd>
 8002a5a:	1400      	asrs	r0, r0, #16
    break;
 8002a5c:	e790      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKPDivisor(pMCT->pPIDSpeed);
 8002a5e:	6820      	ldr	r0, [r4, #0]
 8002a60:	f003 fea6 	bl	80067b0 <PID_GetKPDivisor>
    break;
 8002a64:	e78c      	b.n	8002980 <UI_GetReg+0x244>
      if (MCI_GetControlMode(pMCI) == STC_SPEED_MODE)
 8002a66:	4628      	mov	r0, r5
 8002a68:	f7fe f8a2 	bl	8000bb0 <MCI_GetControlMode>
 8002a6c:	2801      	cmp	r0, #1
      bRetVal = (int32_t)((MCI_GetLastRampFinalSpeed(pMCI) * _RPM)/SPEED_UNIT) ;
 8002a6e:	4628      	mov	r0, r5
      if (MCI_GetControlMode(pMCI) == STC_SPEED_MODE)
 8002a70:	d06f      	beq.n	8002b52 <UI_GetReg+0x416>
      bRetVal = (int32_t)((MCI_GetMecSpeedRefUnit(pMCI) * _RPM)/SPEED_UNIT) ;
 8002a72:	f7fe f8b3 	bl	8000bdc <MCI_GetMecSpeedRefUnit>
 8002a76:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002a7a:	0040      	lsls	r0, r0, #1
 8002a7c:	e780      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKIDivisor(pMCT->pPIDSpeed);
 8002a7e:	6820      	ldr	r0, [r4, #0]
 8002a80:	f003 fe98 	bl	80067b4 <PID_GetKIDivisor>
    break;
 8002a84:	e77c      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = (STC_GetMinAppNegativeMecSpeedUnit(pMCT->pSpeednTorqueCtrl)  * _RPM)/SPEED_UNIT ;
 8002a86:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8002a88:	f004 fa5e 	bl	8006f48 <STC_GetMinAppNegativeMecSpeedUnit>
 8002a8c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002a90:	0040      	lsls	r0, r0, #1
    break;
 8002a92:	e775      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = (STC_GetMaxAppPositiveMecSpeedUnit(pMCT->pSpeednTorqueCtrl) * _RPM)/SPEED_UNIT ;
 8002a94:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8002a96:	f004 fa55 	bl	8006f44 <STC_GetMaxAppPositiveMecSpeedUnit>
 8002a9a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002a9e:	0040      	lsls	r0, r0, #1
    break;
 8002aa0:	e76e      	b.n	8002980 <UI_GetReg+0x244>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8002aa2:	6902      	ldr	r2, [r0, #16]
 8002aa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002aa8:	0f1a      	lsrs	r2, r3, #28
 8002aaa:	3a01      	subs	r2, #1
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002aac:	f3c3 6303 	ubfx	r3, r3, #24, #4
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002ab0:	2a01      	cmp	r2, #1
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002ab2:	f103 33ff 	add.w	r3, r3, #4294967295
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002ab6:	d948      	bls.n	8002b4a <UI_GetReg+0x40e>
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	f63f af65 	bhi.w	8002988 <UI_GetReg+0x24c>
        pSPD = pMCT->pSpeedSensorAux;
 8002abe:	69e0      	ldr	r0, [r4, #28]
      if (pSPD != MC_NULL)
 8002ac0:	2800      	cmp	r0, #0
 8002ac2:	f43f af61 	beq.w	8002988 <UI_GetReg+0x24c>
        bRetVal = SPD_GetS16Speed(pSPD);
 8002ac6:	f004 f96b 	bl	8006da0 <SPD_GetS16Speed>
 8002aca:	e759      	b.n	8002980 <UI_GetReg+0x244>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8002acc:	6902      	ldr	r2, [r0, #16]
 8002ace:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002ad2:	0f1a      	lsrs	r2, r3, #28
 8002ad4:	3a01      	subs	r2, #1
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002ad6:	f3c3 6303 	ubfx	r3, r3, #24, #4
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002ada:	2a01      	cmp	r2, #1
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002adc:	f103 33ff 	add.w	r3, r3, #4294967295
      if ((MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002ae0:	d92f      	bls.n	8002b42 <UI_GetReg+0x406>
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	f63f af50 	bhi.w	8002988 <UI_GetReg+0x24c>
        pSPD = pMCT->pSpeedSensorAux;
 8002ae8:	69e0      	ldr	r0, [r4, #28]
      if (pSPD != MC_NULL)
 8002aea:	2800      	cmp	r0, #0
 8002aec:	f43f af4c 	beq.w	8002988 <UI_GetReg+0x24c>
        bRetVal = SPD_GetElAngle(pSPD);
 8002af0:	f004 f914 	bl	8006d1c <SPD_GetElAngle>
 8002af4:	e744      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = MCI_GetValphabeta(pMCI).beta;
 8002af6:	4628      	mov	r0, r5
 8002af8:	f7fe f8ba 	bl	8000c70 <MCI_GetValphabeta>
 8002afc:	1400      	asrs	r0, r0, #16
    break;
 8002afe:	e73f      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = (int32_t)(MC_UID);
 8002b00:	4817      	ldr	r0, [pc, #92]	@ (8002b60 <UI_GetReg+0x424>)
 8002b02:	e73d      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKD(pMCT->pPIDIq);
 8002b04:	6860      	ldr	r0, [r4, #4]
 8002b06:	f003 fe59 	bl	80067bc <PID_GetKD>
    break;
 8002b0a:	e739      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKI(pMCT->pPIDIq);
 8002b0c:	6860      	ldr	r0, [r4, #4]
 8002b0e:	f003 fe49 	bl	80067a4 <PID_GetKI>
    break;
 8002b12:	e735      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = MCI_GetIab(pMCI).a;
 8002b14:	4628      	mov	r0, r5
 8002b16:	f7fe f865 	bl	8000be4 <MCI_GetIab>
 8002b1a:	b200      	sxth	r0, r0
    break;
 8002b1c:	e730      	b.n	8002980 <UI_GetReg+0x244>
      if (pMCT->pRevupCtrl)
 8002b1e:	6960      	ldr	r0, [r4, #20]
 8002b20:	2800      	cmp	r0, #0
 8002b22:	f43f af31 	beq.w	8002988 <UI_GetReg+0x24c>
        bRetVal = (int32_t)RUC_GetNumberOfPhases(pMCT->pRevupCtrl);
 8002b26:	f004 f8f5 	bl	8006d14 <RUC_GetNumberOfPhases>
 8002b2a:	e729      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = (int32_t)((MCI_GetAvrgMecSpeedUnit(pMCI) * _RPM)/SPEED_UNIT);
 8002b2c:	4628      	mov	r0, r5
 8002b2e:	f7fe f84d 	bl	8000bcc <MCI_GetAvrgMecSpeedUnit>
 8002b32:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002b36:	0040      	lsls	r0, r0, #1
    break;
 8002b38:	e722      	b.n	8002980 <UI_GetReg+0x244>
      bRetVal = MPM_GetAvrgElMotorPowerW(pMCT->pMPM);
 8002b3a:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8002b3c:	f003 fdc8 	bl	80066d0 <MPM_GetAvrgElMotorPowerW>
    break;
 8002b40:	e71e      	b.n	8002980 <UI_GetReg+0x244>
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d9d0      	bls.n	8002ae8 <UI_GetReg+0x3ac>
        pSPD = pMCT->pSpeedSensorMain;
 8002b46:	69a0      	ldr	r0, [r4, #24]
 8002b48:	e7cf      	b.n	8002aea <UI_GetReg+0x3ae>
      if ((AUX_SCFG_VALUE(hUICfg) == UI_SCODE_ENC) ||
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d9b7      	bls.n	8002abe <UI_GetReg+0x382>
        pSPD = pMCT->pSpeedSensorMain;
 8002b4e:	69a0      	ldr	r0, [r4, #24]
 8002b50:	e7b6      	b.n	8002ac0 <UI_GetReg+0x384>
      bRetVal = (int32_t)((MCI_GetLastRampFinalSpeed(pMCI) * _RPM)/SPEED_UNIT) ;
 8002b52:	f7fe f82f 	bl	8000bb4 <MCI_GetLastRampFinalSpeed>
 8002b56:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002b5a:	0040      	lsls	r0, r0, #1
 8002b5c:	e710      	b.n	8002980 <UI_GetReg+0x244>
 8002b5e:	bf00      	nop
 8002b60:	34a6847a 	.word	0x34a6847a

08002b64 <UI_ExecCmd>:
  * @param  bCmdID: Code of command to execute.
  *         See MC_PROTOCOL_CMD_xxx for code definition.
  *  @retval Return true if the command executed succesfully, otherwise false.
*/
__weak bool UI_ExecCmd(UI_Handle_t *pHandle, uint8_t bCmdID)
{
 8002b64:	b510      	push	{r4, lr}
  bool retVal = true;

  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8002b66:	6883      	ldr	r3, [r0, #8]
 8002b68:	7d02      	ldrb	r2, [r0, #20]

  switch (bCmdID)
 8002b6a:	3901      	subs	r1, #1
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8002b6c:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
  switch (bCmdID)
 8002b70:	290d      	cmp	r1, #13
 8002b72:	d811      	bhi.n	8002b98 <UI_ExecCmd+0x34>
 8002b74:	e8df f001 	tbb	[pc, r1]
 8002b78:	0e160b12 	.word	0x0e160b12
 8002b7c:	231f070e 	.word	0x231f070e
 8002b80:	10101027 	.word	0x10101027
 8002b84:	0b10      	.short	0x0b10
    break;

  case MC_PROTOCOL_CMD_START_STOP:
    {
      /* Queries the STM and a command start or stop depending on the state. */
      if (MCI_GetSTMState(pMCI) == IDLE)
 8002b86:	4620      	mov	r0, r4
 8002b88:	f7fe f808 	bl	8000b9c <MCI_GetSTMState>
 8002b8c:	b130      	cbz	r0, 8002b9c <UI_ExecCmd+0x38>
      MCI_StopMotor(pMCI);
 8002b8e:	4620      	mov	r0, r4
 8002b90:	f7fd ffbc 	bl	8000b0c <MCI_StopMotor>
  bool retVal = true;
 8002b94:	2001      	movs	r0, #1
    retVal = false;
	}
    break;
  }
  return retVal;
}
 8002b96:	bd10      	pop	{r4, pc}
    retVal = false;
 8002b98:	2000      	movs	r0, #0
}
 8002b9a:	bd10      	pop	{r4, pc}
        MCI_StartMotor(pMCI);
 8002b9c:	4620      	mov	r0, r4
 8002b9e:	f7fd ffab 	bl	8000af8 <MCI_StartMotor>
 8002ba2:	e7f7      	b.n	8002b94 <UI_ExecCmd+0x30>
      if (MCI_GetSTMState(pMCI) == RUN)
 8002ba4:	4620      	mov	r0, r4
 8002ba6:	f7fd fff9 	bl	8000b9c <MCI_GetSTMState>
 8002baa:	2806      	cmp	r0, #6
 8002bac:	d1f2      	bne.n	8002b94 <UI_ExecCmd+0x30>
        MCI_StopRamp(pMCI);
 8002bae:	4620      	mov	r0, r4
 8002bb0:	f7fe f808 	bl	8000bc4 <MCI_StopRamp>
 8002bb4:	e7ee      	b.n	8002b94 <UI_ExecCmd+0x30>
      MCI_FaultAcknowledged(pMCI);
 8002bb6:	4620      	mov	r0, r4
 8002bb8:	f7fd ffac 	bl	8000b14 <MCI_FaultAcknowledged>
    break;
 8002bbc:	e7ea      	b.n	8002b94 <UI_ExecCmd+0x30>
      MCI_EncoderAlign(pMCI);
 8002bbe:	4620      	mov	r0, r4
 8002bc0:	f7fd ffac 	bl	8000b1c <MCI_EncoderAlign>
    break;
 8002bc4:	e7e6      	b.n	8002b94 <UI_ExecCmd+0x30>
      MCI_Clear_Iqdref(pMCI);
 8002bc6:	4620      	mov	r0, r4
 8002bc8:	f7fe f86e 	bl	8000ca8 <MCI_Clear_Iqdref>
    break;
 8002bcc:	e7e2      	b.n	8002b94 <UI_ExecCmd+0x30>
 8002bce:	bf00      	nop

08002bd0 <UI_ExecSpeedRamp>:
  * @param  hDurationms: Duration of the ramp expressed in milliseconds.
  *         It is possible to set 0 to perform an instantaneous change in the value.
  *  @retval Return true if the command executed succesfully, otherwise false.
  */
__weak bool UI_ExecSpeedRamp(UI_Handle_t *pHandle, int32_t wFinalMecSpeedUnit, uint16_t hDurationms)
{
 8002bd0:	b508      	push	{r3, lr}
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];

  /* Call MCI Exec Ramp */
  MCI_ExecSpeedRamp(pMCI,(int16_t)((wFinalMecSpeedUnit*SPEED_UNIT)/_RPM),hDurationms);
 8002bd2:	4b07      	ldr	r3, [pc, #28]	@ (8002bf0 <UI_ExecSpeedRamp+0x20>)
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8002bd4:	f890 c014 	ldrb.w	ip, [r0, #20]
 8002bd8:	6880      	ldr	r0, [r0, #8]
  MCI_ExecSpeedRamp(pMCI,(int16_t)((wFinalMecSpeedUnit*SPEED_UNIT)/_RPM),hDurationms);
 8002bda:	f850 002c 	ldr.w	r0, [r0, ip, lsl #2]
 8002bde:	fb83 c301 	smull	ip, r3, r3, r1
 8002be2:	eba3 71e1 	sub.w	r1, r3, r1, asr #31
 8002be6:	b209      	sxth	r1, r1
 8002be8:	f7fd ff68 	bl	8000abc <MCI_ExecSpeedRamp>
  return true;
}
 8002bec:	2001      	movs	r0, #1
 8002bee:	bd08      	pop	{r3, pc}
 8002bf0:	2aaaaaab 	.word	0x2aaaaaab

08002bf4 <UI_ExecTorqueRamp>:
  * @param  hDurationms: the duration of the ramp expressed in milliseconds. It
  *         is possible to set 0 to perform an instantaneous change in the value.
  *  @retval Return true if the command executed succesfully, otherwise false.
  */
__weak bool UI_ExecTorqueRamp(UI_Handle_t *pHandle, int16_t hTargetFinal, uint16_t hDurationms)
{
 8002bf4:	b508      	push	{r3, lr}

  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8002bf6:	6883      	ldr	r3, [r0, #8]
 8002bf8:	f890 c014 	ldrb.w	ip, [r0, #20]

  /* Call MCI Exec Ramp */
  MCI_ExecTorqueRamp(pMCI,hTargetFinal,hDurationms);
 8002bfc:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
 8002c00:	f7fd ff66 	bl	8000ad0 <MCI_ExecTorqueRamp>
  return true;
}
 8002c04:	2001      	movs	r0, #1
 8002c06:	bd08      	pop	{r3, pc}

08002c08 <UI_GetRevupData>:
  *
  *  @retval Returns true if the command executed successfully, false otherwise.
  */
__weak bool UI_GetRevupData(UI_Handle_t *pHandle, uint8_t bStage, uint16_t* pDurationms,
                     int16_t* pFinalMecSpeedUnit, int16_t* pFinalTorque )
{
 8002c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c0a:	4617      	mov	r7, r2
 8002c0c:	461e      	mov	r6, r3
  bool hRetVal = true;

  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 8002c0e:	7d02      	ldrb	r2, [r0, #20]
 8002c10:	68c3      	ldr	r3, [r0, #12]
 8002c12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c16:	695c      	ldr	r4, [r3, #20]
  if (pRevupCtrl)
 8002c18:	b18c      	cbz	r4, 8002c3e <UI_GetRevupData+0x36>
  {
    *pDurationms = RUC_GetPhaseDurationms(pRevupCtrl, bStage);
 8002c1a:	4620      	mov	r0, r4
 8002c1c:	460d      	mov	r5, r1
 8002c1e:	f004 f863 	bl	8006ce8 <RUC_GetPhaseDurationms>
    *pFinalMecSpeedUnit = RUC_GetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage);
 8002c22:	4629      	mov	r1, r5
    *pDurationms = RUC_GetPhaseDurationms(pRevupCtrl, bStage);
 8002c24:	8038      	strh	r0, [r7, #0]
    *pFinalMecSpeedUnit = RUC_GetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage);
 8002c26:	4620      	mov	r0, r4
 8002c28:	f004 f864 	bl	8006cf4 <RUC_GetPhaseFinalMecSpeedUnit>
    *pFinalTorque = RUC_GetPhaseFinalTorque(pRevupCtrl, bStage);
 8002c2c:	4629      	mov	r1, r5
    *pFinalMecSpeedUnit = RUC_GetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage);
 8002c2e:	8030      	strh	r0, [r6, #0]
    *pFinalTorque = RUC_GetPhaseFinalTorque(pRevupCtrl, bStage);
 8002c30:	4620      	mov	r0, r4
 8002c32:	f004 f867 	bl	8006d04 <RUC_GetPhaseFinalTorque>
 8002c36:	9b06      	ldr	r3, [sp, #24]
 8002c38:	8018      	strh	r0, [r3, #0]
  bool hRetVal = true;
 8002c3a:	2001      	movs	r0, #1
  else
  {
    hRetVal = false;
  }
  return hRetVal;
}
 8002c3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hRetVal = false;
 8002c3e:	4620      	mov	r0, r4
}
 8002c40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002c42:	bf00      	nop

08002c44 <UI_SetRevupData>:
  *         digit.
  *  @retval Return true if the command executed successfully, otherwise false.
  */
__weak bool UI_SetRevupData(UI_Handle_t *pHandle, uint8_t bStage, uint16_t hDurationms,
                     int16_t hFinalMecSpeedUnit, int16_t hFinalTorque )
{
 8002c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c46:	461e      	mov	r6, r3
  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 8002c48:	7d05      	ldrb	r5, [r0, #20]
 8002c4a:	68c3      	ldr	r3, [r0, #12]
{
 8002c4c:	f9bd 7018 	ldrsh.w	r7, [sp, #24]
  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 8002c50:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8002c54:	695d      	ldr	r5, [r3, #20]
{
 8002c56:	460c      	mov	r4, r1
  RUC_SetPhaseDurationms(pRevupCtrl, bStage, hDurationms);
 8002c58:	4628      	mov	r0, r5
 8002c5a:	f004 f833 	bl	8006cc4 <RUC_SetPhaseDurationms>
  RUC_SetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage, hFinalMecSpeedUnit);
 8002c5e:	4632      	mov	r2, r6
 8002c60:	4621      	mov	r1, r4
 8002c62:	4628      	mov	r0, r5
 8002c64:	f004 f834 	bl	8006cd0 <RUC_SetPhaseFinalMecSpeedUnit>
  RUC_SetPhaseFinalTorque(pRevupCtrl, bStage, hFinalTorque);
 8002c68:	4628      	mov	r0, r5
 8002c6a:	463a      	mov	r2, r7
 8002c6c:	4621      	mov	r1, r4
 8002c6e:	f004 f835 	bl	8006cdc <RUC_SetPhaseFinalTorque>
  return true;
}
 8002c72:	2001      	movs	r0, #1
 8002c74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002c76:	bf00      	nop

08002c78 <UI_SetCurrentReferences>:
  * @param  hIdRef: Current Id reference on qd reference frame.
  *         This value is expressed in digit. See hIqRef param description.
  * @retval none.
  */
__weak void UI_SetCurrentReferences(UI_Handle_t *pHandle, int16_t hIqRef, int16_t hIdRef)
{
 8002c78:	b082      	sub	sp, #8

  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8002c7a:	f890 c014 	ldrb.w	ip, [r0, #20]
 8002c7e:	6883      	ldr	r3, [r0, #8]
  qd_t currComp;
  currComp.q = hIqRef;
 8002c80:	f8ad 1004 	strh.w	r1, [sp, #4]
  currComp.d = hIdRef;
 8002c84:	f8ad 2006 	strh.w	r2, [sp, #6]
  MCI_SetCurrentReferences(pMCI,currComp);
 8002c88:	9901      	ldr	r1, [sp, #4]
 8002c8a:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
}
 8002c8e:	b002      	add	sp, #8
  MCI_SetCurrentReferences(pMCI,currComp);
 8002c90:	f7fd bf28 	b.w	8000ae4 <MCI_SetCurrentReferences>

08002c94 <UI_GetMPInfo>:
  * @retval true if MP is enabled, false otherwise.
  */
__weak bool UI_GetMPInfo(pMPInfo_t stepList, pMPInfo_t pMPInfo)
{
    return false;
}
 8002c94:	2000      	movs	r0, #0
 8002c96:	4770      	bx	lr

08002c98 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c98:	4a03      	ldr	r2, [pc, #12]	@ (8002ca8 <SystemInit+0x10>)
 8002c9a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002c9e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ca2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ca6:	4770      	bx	lr
 8002ca8:	e000ed00 	.word	0xe000ed00

08002cac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cac:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002cae:	4b0b      	ldr	r3, [pc, #44]	@ (8002cdc <HAL_Init+0x30>)
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002cb6:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002cb8:	681a      	ldr	r2, [r3, #0]
 8002cba:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002cbe:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002cc6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cc8:	2003      	movs	r0, #3
 8002cca:	f000 fa63 	bl	8003194 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002cce:	200f      	movs	r0, #15
 8002cd0:	f7ff fada 	bl	8002288 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002cd4:	f7ff f95e 	bl	8001f94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8002cd8:	2000      	movs	r0, #0
 8002cda:	bd08      	pop	{r3, pc}
 8002cdc:	40023c00 	.word	0x40023c00

08002ce0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002ce0:	4a03      	ldr	r2, [pc, #12]	@ (8002cf0 <HAL_IncTick+0x10>)
 8002ce2:	4b04      	ldr	r3, [pc, #16]	@ (8002cf4 <HAL_IncTick+0x14>)
 8002ce4:	6811      	ldr	r1, [r2, #0]
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	440b      	add	r3, r1
 8002cea:	6013      	str	r3, [r2, #0]
}
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	20000c24 	.word	0x20000c24
 8002cf4:	20000570 	.word	0x20000570

08002cf8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002cf8:	4b01      	ldr	r3, [pc, #4]	@ (8002d00 <HAL_GetTick+0x8>)
 8002cfa:	6818      	ldr	r0, [r3, #0]
}
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop
 8002d00:	20000c24 	.word	0x20000c24

08002d04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d04:	b538      	push	{r3, r4, r5, lr}
 8002d06:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002d08:	f7ff fff6 	bl	8002cf8 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d0c:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8002d0e:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8002d10:	d002      	beq.n	8002d18 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d12:	4b04      	ldr	r3, [pc, #16]	@ (8002d24 <HAL_Delay+0x20>)
 8002d14:	781b      	ldrb	r3, [r3, #0]
 8002d16:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d18:	f7ff ffee 	bl	8002cf8 <HAL_GetTick>
 8002d1c:	1b40      	subs	r0, r0, r5
 8002d1e:	42a0      	cmp	r0, r4
 8002d20:	d3fa      	bcc.n	8002d18 <HAL_Delay+0x14>
  {
  }
}
 8002d22:	bd38      	pop	{r3, r4, r5, pc}
 8002d24:	20000570 	.word	0x20000570

08002d28 <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002d28:	2800      	cmp	r0, #0
 8002d2a:	f000 809e 	beq.w	8002e6a <HAL_ADC_Init+0x142>
{
 8002d2e:	b538      	push	{r3, r4, r5, lr}
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002d30:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8002d32:	4604      	mov	r4, r0
 8002d34:	b13d      	cbz	r5, 8002d46 <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d36:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002d38:	06db      	lsls	r3, r3, #27
 8002d3a:	d50c      	bpl.n	8002d56 <HAL_ADC_Init+0x2e>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    tmp_hal_status = HAL_ERROR;
 8002d42:	2001      	movs	r0, #1

  /* Return function status */
  return tmp_hal_status;
}
 8002d44:	bd38      	pop	{r3, r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 8002d46:	f7ff f947 	bl	8001fd8 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8002d4a:	6465      	str	r5, [r4, #68]	@ 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d4c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
    hadc->Lock = HAL_UNLOCKED;
 8002d4e:	f884 503c 	strb.w	r5, [r4, #60]	@ 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d52:	06db      	lsls	r3, r3, #27
 8002d54:	d4f2      	bmi.n	8002d3c <HAL_ADC_Init+0x14>
    ADC_STATE_CLR_SET(hadc->State,
 8002d56:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002d58:	4a47      	ldr	r2, [pc, #284]	@ (8002e78 <HAL_ADC_Init+0x150>)
    ADC_STATE_CLR_SET(hadc->State,
 8002d5a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002d5e:	f023 0302 	bic.w	r3, r3, #2
 8002d62:	f043 0302 	orr.w	r3, r3, #2
 8002d66:	6423      	str	r3, [r4, #64]	@ 0x40
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002d68:	6851      	ldr	r1, [r2, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002d6a:	6823      	ldr	r3, [r4, #0]
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002d6c:	f421 3140 	bic.w	r1, r1, #196608	@ 0x30000
 8002d70:	6051      	str	r1, [r2, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002d72:	6851      	ldr	r1, [r2, #4]
 8002d74:	6860      	ldr	r0, [r4, #4]
 8002d76:	4301      	orrs	r1, r0
 8002d78:	6051      	str	r1, [r2, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002d7a:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002d7c:	6920      	ldr	r0, [r4, #16]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002d7e:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002d80:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d84:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002d86:	685a      	ldr	r2, [r3, #4]
 8002d88:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8002d8c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002d8e:	685a      	ldr	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002d90:	68e0      	ldr	r0, [r4, #12]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002d92:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002d96:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002d98:	685a      	ldr	r2, [r3, #4]
 8002d9a:	430a      	orrs	r2, r1
 8002d9c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002d9e:	689a      	ldr	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002da0:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002da2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002da6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002da8:	689a      	ldr	r2, [r3, #8]
 8002daa:	4302      	orrs	r2, r0
 8002dac:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002dae:	4a33      	ldr	r2, [pc, #204]	@ (8002e7c <HAL_ADC_Init+0x154>)
 8002db0:	4291      	cmp	r1, r2
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002db2:	689a      	ldr	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002db4:	d051      	beq.n	8002e5a <HAL_ADC_Init+0x132>
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002db6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002dba:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002dbc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002dbe:	689a      	ldr	r2, [r3, #8]
 8002dc0:	4311      	orrs	r1, r2
 8002dc2:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002dc4:	689a      	ldr	r2, [r3, #8]
 8002dc6:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002dca:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002dcc:	689a      	ldr	r2, [r3, #8]
 8002dce:	4302      	orrs	r2, r0
 8002dd0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002dd2:	689a      	ldr	r2, [r3, #8]
 8002dd4:	f022 0202 	bic.w	r2, r2, #2
 8002dd8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002dda:	689a      	ldr	r2, [r3, #8]
 8002ddc:	7e21      	ldrb	r1, [r4, #24]
 8002dde:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8002de2:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002de4:	f894 2020 	ldrb.w	r2, [r4, #32]
 8002de8:	2a00      	cmp	r2, #0
 8002dea:	d040      	beq.n	8002e6e <HAL_ADC_Init+0x146>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002dec:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002dee:	6a61      	ldr	r1, [r4, #36]	@ 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002df0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002df4:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002df6:	685a      	ldr	r2, [r3, #4]
 8002df8:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002dfc:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002dfe:	685a      	ldr	r2, [r3, #4]
 8002e00:	3901      	subs	r1, #1
 8002e02:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8002e06:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002e08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002e0a:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002e0c:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002e10:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002e12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e14:	3901      	subs	r1, #1
 8002e16:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8002e1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002e1c:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002e1e:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002e20:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002e24:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002e26:	689a      	ldr	r2, [r3, #8]
 8002e28:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 8002e2c:	ea42 2240 	orr.w	r2, r2, r0, lsl #9
 8002e30:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002e32:	689a      	ldr	r2, [r3, #8]
 8002e34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e38:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002e3a:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8002e3c:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002e3e:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8002e42:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8002e44:	6460      	str	r0, [r4, #68]	@ 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8002e46:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002e48:	f023 0303 	bic.w	r3, r3, #3
 8002e4c:	f043 0301 	orr.w	r3, r3, #1
 8002e50:	6423      	str	r3, [r4, #64]	@ 0x40
  __HAL_UNLOCK(hadc);
 8002e52:	2300      	movs	r3, #0
 8002e54:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8002e58:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e5a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002e5e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e60:	689a      	ldr	r2, [r3, #8]
 8002e62:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002e66:	609a      	str	r2, [r3, #8]
 8002e68:	e7b3      	b.n	8002dd2 <HAL_ADC_Init+0xaa>
    return HAL_ERROR;
 8002e6a:	2001      	movs	r0, #1
}
 8002e6c:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002e6e:	685a      	ldr	r2, [r3, #4]
 8002e70:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e74:	605a      	str	r2, [r3, #4]
 8002e76:	e7c7      	b.n	8002e08 <HAL_ADC_Init+0xe0>
 8002e78:	40012300 	.word	0x40012300
 8002e7c:	0f000001 	.word	0x0f000001

08002e80 <HAL_ADC_ConfigChannel>:
{
 8002e80:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 8002e82:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 8002e86:	b082      	sub	sp, #8
 8002e88:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 8002e8a:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 8002e8c:	f04f 0000 	mov.w	r0, #0
 8002e90:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8002e92:	f000 809e 	beq.w	8002fd2 <HAL_ADC_ConfigChannel+0x152>
 8002e96:	2301      	movs	r3, #1
 8002e98:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002e9c:	680d      	ldr	r5, [r1, #0]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002e9e:	6813      	ldr	r3, [r2, #0]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002ea0:	688c      	ldr	r4, [r1, #8]
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002ea2:	2d09      	cmp	r5, #9
 8002ea4:	b2a8      	uxth	r0, r5
 8002ea6:	d828      	bhi.n	8002efa <HAL_ADC_ConfigChannel+0x7a>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002ea8:	691e      	ldr	r6, [r3, #16]
 8002eaa:	eb05 0e45 	add.w	lr, r5, r5, lsl #1
 8002eae:	f04f 0c07 	mov.w	ip, #7
 8002eb2:	fa0c fc0e 	lsl.w	ip, ip, lr
 8002eb6:	ea26 060c 	bic.w	r6, r6, ip
 8002eba:	611e      	str	r6, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002ebc:	691e      	ldr	r6, [r3, #16]
 8002ebe:	fa04 f40e 	lsl.w	r4, r4, lr
 8002ec2:	4334      	orrs	r4, r6
 8002ec4:	611c      	str	r4, [r3, #16]
  if (sConfig->Rank < 7U)
 8002ec6:	684c      	ldr	r4, [r1, #4]
 8002ec8:	2c06      	cmp	r4, #6
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002eca:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  if (sConfig->Rank < 7U)
 8002ece:	d82a      	bhi.n	8002f26 <HAL_ADC_ConfigChannel+0xa6>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002ed0:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
 8002ed2:	3905      	subs	r1, #5
 8002ed4:	f04f 0c1f 	mov.w	ip, #31
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002ed8:	4088      	lsls	r0, r1
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002eda:	fa0c f101 	lsl.w	r1, ip, r1
 8002ede:	ea24 0101 	bic.w	r1, r4, r1
 8002ee2:	6359      	str	r1, [r3, #52]	@ 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002ee4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002ee6:	4308      	orrs	r0, r1
 8002ee8:	6358      	str	r0, [r3, #52]	@ 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002eea:	493b      	ldr	r1, [pc, #236]	@ (8002fd8 <HAL_ADC_ConfigChannel+0x158>)
 8002eec:	428b      	cmp	r3, r1
 8002eee:	d02b      	beq.n	8002f48 <HAL_ADC_ConfigChannel+0xc8>
  __HAL_UNLOCK(hadc);
 8002ef0:	2000      	movs	r0, #0
 8002ef2:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
}
 8002ef6:	b002      	add	sp, #8
 8002ef8:	bd70      	pop	{r4, r5, r6, pc}
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002efa:	eb00 0c40 	add.w	ip, r0, r0, lsl #1
 8002efe:	68de      	ldr	r6, [r3, #12]
 8002f00:	f1ac 0c1e 	sub.w	ip, ip, #30
 8002f04:	f04f 0e07 	mov.w	lr, #7
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002f08:	fa04 f40c 	lsl.w	r4, r4, ip
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002f0c:	fa0e fc0c 	lsl.w	ip, lr, ip
 8002f10:	ea26 060c 	bic.w	r6, r6, ip
 8002f14:	60de      	str	r6, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002f16:	68de      	ldr	r6, [r3, #12]
 8002f18:	4334      	orrs	r4, r6
 8002f1a:	60dc      	str	r4, [r3, #12]
  if (sConfig->Rank < 7U)
 8002f1c:	684c      	ldr	r4, [r1, #4]
 8002f1e:	2c06      	cmp	r4, #6
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002f20:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  if (sConfig->Rank < 7U)
 8002f24:	d9d4      	bls.n	8002ed0 <HAL_ADC_ConfigChannel+0x50>
  else if (sConfig->Rank < 13U)
 8002f26:	2c0c      	cmp	r4, #12
 8002f28:	d81f      	bhi.n	8002f6a <HAL_ADC_ConfigChannel+0xea>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002f2a:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 8002f2c:	3923      	subs	r1, #35	@ 0x23
 8002f2e:	261f      	movs	r6, #31
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002f30:	4088      	lsls	r0, r1
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002f32:	fa06 f101 	lsl.w	r1, r6, r1
 8002f36:	ea24 0101 	bic.w	r1, r4, r1
 8002f3a:	6319      	str	r1, [r3, #48]	@ 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002f3c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002f3e:	4308      	orrs	r0, r1
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f40:	4925      	ldr	r1, [pc, #148]	@ (8002fd8 <HAL_ADC_ConfigChannel+0x158>)
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002f42:	6318      	str	r0, [r3, #48]	@ 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f44:	428b      	cmp	r3, r1
 8002f46:	d1d3      	bne.n	8002ef0 <HAL_ADC_ConfigChannel+0x70>
 8002f48:	2d12      	cmp	r5, #18
 8002f4a:	d01b      	beq.n	8002f84 <HAL_ADC_ConfigChannel+0x104>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002f4c:	4b23      	ldr	r3, [pc, #140]	@ (8002fdc <HAL_ADC_ConfigChannel+0x15c>)
 8002f4e:	429d      	cmp	r5, r3
 8002f50:	d022      	beq.n	8002f98 <HAL_ADC_ConfigChannel+0x118>
 8002f52:	2d11      	cmp	r5, #17
 8002f54:	d1cc      	bne.n	8002ef0 <HAL_ADC_ConfigChannel+0x70>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002f56:	4b22      	ldr	r3, [pc, #136]	@ (8002fe0 <HAL_ADC_ConfigChannel+0x160>)
 8002f58:	6859      	ldr	r1, [r3, #4]
 8002f5a:	f421 0180 	bic.w	r1, r1, #4194304	@ 0x400000
 8002f5e:	6059      	str	r1, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002f60:	6859      	ldr	r1, [r3, #4]
 8002f62:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8002f66:	6059      	str	r1, [r3, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f68:	e7c2      	b.n	8002ef0 <HAL_ADC_ConfigChannel+0x70>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002f6a:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8002f6c:	3941      	subs	r1, #65	@ 0x41
 8002f6e:	261f      	movs	r6, #31
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002f70:	4088      	lsls	r0, r1
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002f72:	fa06 f101 	lsl.w	r1, r6, r1
 8002f76:	ea24 0101 	bic.w	r1, r4, r1
 8002f7a:	62d9      	str	r1, [r3, #44]	@ 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002f7c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f7e:	4308      	orrs	r0, r1
 8002f80:	62d8      	str	r0, [r3, #44]	@ 0x2c
 8002f82:	e7b2      	b.n	8002eea <HAL_ADC_ConfigChannel+0x6a>
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002f84:	4b16      	ldr	r3, [pc, #88]	@ (8002fe0 <HAL_ADC_ConfigChannel+0x160>)
 8002f86:	6859      	ldr	r1, [r3, #4]
 8002f88:	f421 0100 	bic.w	r1, r1, #8388608	@ 0x800000
 8002f8c:	6059      	str	r1, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002f8e:	6859      	ldr	r1, [r3, #4]
 8002f90:	f441 0180 	orr.w	r1, r1, #4194304	@ 0x400000
 8002f94:	6059      	str	r1, [r3, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002f96:	e7ab      	b.n	8002ef0 <HAL_ADC_ConfigChannel+0x70>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002f98:	4b11      	ldr	r3, [pc, #68]	@ (8002fe0 <HAL_ADC_ConfigChannel+0x160>)
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f9a:	4c12      	ldr	r4, [pc, #72]	@ (8002fe4 <HAL_ADC_ConfigChannel+0x164>)
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002f9c:	6859      	ldr	r1, [r3, #4]
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f9e:	4812      	ldr	r0, [pc, #72]	@ (8002fe8 <HAL_ADC_ConfigChannel+0x168>)
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002fa0:	f421 0180 	bic.w	r1, r1, #4194304	@ 0x400000
 8002fa4:	6059      	str	r1, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002fa6:	6859      	ldr	r1, [r3, #4]
 8002fa8:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8002fac:	6059      	str	r1, [r3, #4]
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002fae:	6823      	ldr	r3, [r4, #0]
 8002fb0:	fba0 0303 	umull	r0, r3, r0, r3
 8002fb4:	0c9b      	lsrs	r3, r3, #18
 8002fb6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002fba:	005b      	lsls	r3, r3, #1
 8002fbc:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8002fbe:	9b01      	ldr	r3, [sp, #4]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d095      	beq.n	8002ef0 <HAL_ADC_ConfigChannel+0x70>
        counter--;
 8002fc4:	9b01      	ldr	r3, [sp, #4]
 8002fc6:	3b01      	subs	r3, #1
 8002fc8:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8002fca:	9b01      	ldr	r3, [sp, #4]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d1f9      	bne.n	8002fc4 <HAL_ADC_ConfigChannel+0x144>
 8002fd0:	e78e      	b.n	8002ef0 <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 8002fd2:	2002      	movs	r0, #2
}
 8002fd4:	b002      	add	sp, #8
 8002fd6:	bd70      	pop	{r4, r5, r6, pc}
 8002fd8:	40012000 	.word	0x40012000
 8002fdc:	10000012 	.word	0x10000012
 8002fe0:	40012300 	.word	0x40012300
 8002fe4:	2000056c 	.word	0x2000056c
 8002fe8:	431bde83 	.word	0x431bde83

08002fec <HAL_ADCEx_InjectedConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfigInjected ADC configuration structure for injected channel. 
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8002fec:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(sConfigInjected->ExternalTrigInjecConvEdge));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002fee:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8002ff2:	698d      	ldr	r5, [r1, #24]
  __HAL_LOCK(hadc);
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	f000 80c2 	beq.w	800317e <HAL_ADCEx_InjectedConfigChannel+0x192>
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 8003000:	680c      	ldr	r4, [r1, #0]
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 8003002:	6803      	ldr	r3, [r0, #0]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8003004:	688a      	ldr	r2, [r1, #8]
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 8003006:	2c09      	cmp	r4, #9
 8003008:	4684      	mov	ip, r0
 800300a:	b2a0      	uxth	r0, r4
 800300c:	d861      	bhi.n	80030d2 <HAL_ADCEx_InjectedConfigChannel+0xe6>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfigInjected->InjectedChannel);
 800300e:	691e      	ldr	r6, [r3, #16]
 8003010:	eb04 0e44 	add.w	lr, r4, r4, lsl #1
 8003014:	2707      	movs	r7, #7
 8003016:	fa07 f70e 	lsl.w	r7, r7, lr
 800301a:	ea26 0607 	bic.w	r6, r6, r7
 800301e:	611e      	str	r6, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8003020:	691e      	ldr	r6, [r3, #16]
 8003022:	fa02 f20e 	lsl.w	r2, r2, lr
 8003026:	4332      	orrs	r2, r6
 8003028:	611a      	str	r2, [r3, #16]
  }
  
  /*---------------------------- ADCx JSQR Configuration -----------------*/
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 800302a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 800302c:	690f      	ldr	r7, [r1, #16]
  
  /* Rank configuration */
  
  /* Clear the old SQx bits for the selected rank */
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 800302e:	684e      	ldr	r6, [r1, #4]
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 8003030:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8003034:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 8003036:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003038:	f107 3eff 	add.w	lr, r7, #4294967295
 800303c:	ea42 520e 	orr.w	r2, r2, lr, lsl #20
 8003040:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8003042:	1cf2      	adds	r2, r6, #3
 8003044:	1bd2      	subs	r2, r2, r7
 8003046:	b2d2      	uxtb	r2, r2
 8003048:	6b9f      	ldr	r7, [r3, #56]	@ 0x38
 800304a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800304e:	f04f 0e1f 	mov.w	lr, #31
   
  /* Set the SQx bits for the selected rank */
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8003052:	4090      	lsls	r0, r2
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8003054:	fa0e f202 	lsl.w	r2, lr, r2
 8003058:	ea27 0202 	bic.w	r2, r7, r2
 800305c:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 800305e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003060:	4310      	orrs	r0, r2
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */ 
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003062:	4a48      	ldr	r2, [pc, #288]	@ (8003184 <HAL_ADCEx_InjectedConfigChannel+0x198>)
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8003064:	6398      	str	r0, [r3, #56]	@ 0x38
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003066:	4295      	cmp	r5, r2
  {  
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 8003068:	689a      	ldr	r2, [r3, #8]
 800306a:	f422 2270 	bic.w	r2, r2, #983040	@ 0xf0000
 800306e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
 8003070:	689a      	ldr	r2, [r3, #8]
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003072:	d065      	beq.n	8003140 <HAL_ADCEx_InjectedConfigChannel+0x154>
    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
 8003074:	4315      	orrs	r5, r2
 8003076:	609d      	str	r5, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 8003078:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 800307a:	69c8      	ldr	r0, [r1, #28]
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 800307c:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8003080:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 8003082:	689a      	ldr	r2, [r3, #8]
 8003084:	4302      	orrs	r2, r0
 8003086:	609a      	str	r2, [r3, #8]
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);  
  }
  
  if (sConfigInjected->AutoInjectedConv != DISABLE)
 8003088:	7d4a      	ldrb	r2, [r1, #21]
 800308a:	2a00      	cmp	r2, #0
 800308c:	d031      	beq.n	80030f2 <HAL_ADCEx_InjectedConfigChannel+0x106>
  {
    /* Enable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 |= ADC_CR1_JAUTO;
 800308e:	685a      	ldr	r2, [r3, #4]
 8003090:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003094:	605a      	str	r2, [r3, #4]
  {
    /* Disable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
  }
  
  if (sConfigInjected->InjectedDiscontinuousConvMode != DISABLE)
 8003096:	7d0a      	ldrb	r2, [r1, #20]
 8003098:	2a00      	cmp	r2, #0
 800309a:	d031      	beq.n	8003100 <HAL_ADCEx_InjectedConfigChannel+0x114>
  {
    /* Enable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 |= ADC_CR1_JDISCEN;
 800309c:	685a      	ldr	r2, [r3, #4]
 800309e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80030a2:	605a      	str	r2, [r3, #4]
  {
    /* Disable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
  }
  
  switch(sConfigInjected->InjectedRank)
 80030a4:	2e02      	cmp	r6, #2
  {
    case 1U:
      /* Set injected channel 1 offset */
      hadc->Instance->JOFR1 &= ~(ADC_JOFR1_JOFFSET1);
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 80030a6:	68ca      	ldr	r2, [r1, #12]
  switch(sConfigInjected->InjectedRank)
 80030a8:	d031      	beq.n	800310e <HAL_ADCEx_InjectedConfigChannel+0x122>
 80030aa:	2e03      	cmp	r6, #3
 80030ac:	d056      	beq.n	800315c <HAL_ADCEx_InjectedConfigChannel+0x170>
 80030ae:	2e01      	cmp	r6, #1
 80030b0:	d04a      	beq.n	8003148 <HAL_ADCEx_InjectedConfigChannel+0x15c>
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
      break;
    default:
      /* Set injected channel 4 offset */
      hadc->Instance->JOFR4 &= ~(ADC_JOFR4_JOFFSET4);
 80030b2:	6a19      	ldr	r1, [r3, #32]
 80030b4:	f421 617f 	bic.w	r1, r1, #4080	@ 0xff0
 80030b8:	f021 010f 	bic.w	r1, r1, #15
 80030bc:	6219      	str	r1, [r3, #32]
      hadc->Instance->JOFR4 |= sConfigInjected->InjectedOffset;
 80030be:	6a19      	ldr	r1, [r3, #32]
 80030c0:	430a      	orrs	r2, r1
 80030c2:	621a      	str	r2, [r3, #32]
  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
  /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
 80030c4:	4a30      	ldr	r2, [pc, #192]	@ (8003188 <HAL_ADCEx_InjectedConfigChannel+0x19c>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d02d      	beq.n	8003126 <HAL_ADCEx_InjectedConfigChannel+0x13a>
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80030ca:	2000      	movs	r0, #0
 80030cc:	f88c 003c 	strb.w	r0, [ip, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
}
 80030d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 80030d2:	eb00 0640 	add.w	r6, r0, r0, lsl #1
 80030d6:	68df      	ldr	r7, [r3, #12]
 80030d8:	3e1e      	subs	r6, #30
 80030da:	f04f 0e07 	mov.w	lr, #7
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 80030de:	40b2      	lsls	r2, r6
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 80030e0:	fa0e f606 	lsl.w	r6, lr, r6
 80030e4:	ea27 0606 	bic.w	r6, r7, r6
 80030e8:	60de      	str	r6, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 80030ea:	68de      	ldr	r6, [r3, #12]
 80030ec:	4332      	orrs	r2, r6
 80030ee:	60da      	str	r2, [r3, #12]
 80030f0:	e79b      	b.n	800302a <HAL_ADCEx_InjectedConfigChannel+0x3e>
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
 80030f2:	685a      	ldr	r2, [r3, #4]
 80030f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030f8:	605a      	str	r2, [r3, #4]
  if (sConfigInjected->InjectedDiscontinuousConvMode != DISABLE)
 80030fa:	7d0a      	ldrb	r2, [r1, #20]
 80030fc:	2a00      	cmp	r2, #0
 80030fe:	d1cd      	bne.n	800309c <HAL_ADCEx_InjectedConfigChannel+0xb0>
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
 8003100:	685a      	ldr	r2, [r3, #4]
 8003102:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003106:	605a      	str	r2, [r3, #4]
  switch(sConfigInjected->InjectedRank)
 8003108:	2e02      	cmp	r6, #2
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 800310a:	68ca      	ldr	r2, [r1, #12]
  switch(sConfigInjected->InjectedRank)
 800310c:	d1cd      	bne.n	80030aa <HAL_ADCEx_InjectedConfigChannel+0xbe>
      hadc->Instance->JOFR2 &= ~(ADC_JOFR2_JOFFSET2);
 800310e:	6999      	ldr	r1, [r3, #24]
 8003110:	f421 617f 	bic.w	r1, r1, #4080	@ 0xff0
 8003114:	f021 010f 	bic.w	r1, r1, #15
 8003118:	6199      	str	r1, [r3, #24]
      hadc->Instance->JOFR2 |= sConfigInjected->InjectedOffset;
 800311a:	6999      	ldr	r1, [r3, #24]
 800311c:	430a      	orrs	r2, r1
 800311e:	619a      	str	r2, [r3, #24]
  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
 8003120:	4a19      	ldr	r2, [pc, #100]	@ (8003188 <HAL_ADCEx_InjectedConfigChannel+0x19c>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d1d1      	bne.n	80030ca <HAL_ADCEx_InjectedConfigChannel+0xde>
 8003126:	2c12      	cmp	r4, #18
 8003128:	d022      	beq.n	8003170 <HAL_ADCEx_InjectedConfigChannel+0x184>
  if ((hadc->Instance == ADC1) && ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) || (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)))
 800312a:	4b18      	ldr	r3, [pc, #96]	@ (800318c <HAL_ADCEx_InjectedConfigChannel+0x1a0>)
 800312c:	429c      	cmp	r4, r3
 800312e:	d001      	beq.n	8003134 <HAL_ADCEx_InjectedConfigChannel+0x148>
 8003130:	2c11      	cmp	r4, #17
 8003132:	d1ca      	bne.n	80030ca <HAL_ADCEx_InjectedConfigChannel+0xde>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003134:	4a16      	ldr	r2, [pc, #88]	@ (8003190 <HAL_ADCEx_InjectedConfigChannel+0x1a4>)
 8003136:	6853      	ldr	r3, [r2, #4]
 8003138:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800313c:	6053      	str	r3, [r2, #4]
 800313e:	e7c4      	b.n	80030ca <HAL_ADCEx_InjectedConfigChannel+0xde>
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);  
 8003140:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8003144:	609a      	str	r2, [r3, #8]
 8003146:	e79f      	b.n	8003088 <HAL_ADCEx_InjectedConfigChannel+0x9c>
      hadc->Instance->JOFR1 &= ~(ADC_JOFR1_JOFFSET1);
 8003148:	6959      	ldr	r1, [r3, #20]
 800314a:	f421 617f 	bic.w	r1, r1, #4080	@ 0xff0
 800314e:	f021 010f 	bic.w	r1, r1, #15
 8003152:	6159      	str	r1, [r3, #20]
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 8003154:	6959      	ldr	r1, [r3, #20]
 8003156:	430a      	orrs	r2, r1
 8003158:	615a      	str	r2, [r3, #20]
      break;
 800315a:	e7b3      	b.n	80030c4 <HAL_ADCEx_InjectedConfigChannel+0xd8>
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
 800315c:	69d9      	ldr	r1, [r3, #28]
 800315e:	f421 617f 	bic.w	r1, r1, #4080	@ 0xff0
 8003162:	f021 010f 	bic.w	r1, r1, #15
 8003166:	61d9      	str	r1, [r3, #28]
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
 8003168:	69d9      	ldr	r1, [r3, #28]
 800316a:	430a      	orrs	r2, r1
 800316c:	61da      	str	r2, [r3, #28]
      break;
 800316e:	e7a9      	b.n	80030c4 <HAL_ADCEx_InjectedConfigChannel+0xd8>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003170:	f8d2 3304 	ldr.w	r3, [r2, #772]	@ 0x304
 8003174:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003178:	f8c2 3304 	str.w	r3, [r2, #772]	@ 0x304
  if ((hadc->Instance == ADC1) && ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) || (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)))
 800317c:	e7a5      	b.n	80030ca <HAL_ADCEx_InjectedConfigChannel+0xde>
  __HAL_LOCK(hadc);
 800317e:	2002      	movs	r0, #2
}
 8003180:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003182:	bf00      	nop
 8003184:	000f0001 	.word	0x000f0001
 8003188:	40012000 	.word	0x40012000
 800318c:	10000012 	.word	0x10000012
 8003190:	40012300 	.word	0x40012300

08003194 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003194:	4907      	ldr	r1, [pc, #28]	@ (80031b4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8003196:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003198:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800319a:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800319e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031a2:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031a4:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031a6:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80031aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80031ae:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80031b0:	4770      	bx	lr
 80031b2:	bf00      	nop
 80031b4:	e000ed00 	.word	0xe000ed00

080031b8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003228 <HAL_NVIC_SetPriority+0x70>)
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031c0:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031c2:	f1c3 0e07 	rsb	lr, r3, #7
 80031c6:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031ca:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031ce:	bf28      	it	cs
 80031d0:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031d4:	f1bc 0f06 	cmp.w	ip, #6
 80031d8:	d91c      	bls.n	8003214 <HAL_NVIC_SetPriority+0x5c>
 80031da:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031de:	f04f 33ff 	mov.w	r3, #4294967295
 80031e2:	fa03 f30c 	lsl.w	r3, r3, ip
 80031e6:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031ea:	f04f 33ff 	mov.w	r3, #4294967295
 80031ee:	fa03 f30e 	lsl.w	r3, r3, lr
 80031f2:	ea21 0303 	bic.w	r3, r1, r3
 80031f6:	fa03 f30c 	lsl.w	r3, r3, ip
 80031fa:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031fc:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 80031fe:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003200:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8003202:	db0a      	blt.n	800321a <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003204:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8003208:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 800320c:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8003210:	f85d fb04 	ldr.w	pc, [sp], #4
 8003214:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003216:	4694      	mov	ip, r2
 8003218:	e7e7      	b.n	80031ea <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800321a:	4a04      	ldr	r2, [pc, #16]	@ (800322c <HAL_NVIC_SetPriority+0x74>)
 800321c:	f000 000f 	and.w	r0, r0, #15
 8003220:	4402      	add	r2, r0
 8003222:	7613      	strb	r3, [r2, #24]
 8003224:	f85d fb04 	ldr.w	pc, [sp], #4
 8003228:	e000ed00 	.word	0xe000ed00
 800322c:	e000ecfc 	.word	0xe000ecfc

08003230 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003230:	2800      	cmp	r0, #0
 8003232:	db07      	blt.n	8003244 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003234:	0941      	lsrs	r1, r0, #5
 8003236:	4a04      	ldr	r2, [pc, #16]	@ (8003248 <HAL_NVIC_EnableIRQ+0x18>)
 8003238:	f000 001f 	and.w	r0, r0, #31
 800323c:	2301      	movs	r3, #1
 800323e:	4083      	lsls	r3, r0
 8003240:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003244:	4770      	bx	lr
 8003246:	bf00      	nop
 8003248:	e000e100 	.word	0xe000e100

0800324c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800324c:	3801      	subs	r0, #1
 800324e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8003252:	d301      	bcc.n	8003258 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003254:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003256:	4770      	bx	lr
{
 8003258:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800325a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800325e:	4c07      	ldr	r4, [pc, #28]	@ (800327c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003260:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003262:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 8003266:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800326a:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800326c:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800326e:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003270:	619a      	str	r2, [r3, #24]
}
 8003272:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003276:	6119      	str	r1, [r3, #16]
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop
 800327c:	e000ed00 	.word	0xe000ed00

08003280 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003284:	2300      	movs	r3, #0
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003286:	680c      	ldr	r4, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003288:	f8df a200 	ldr.w	sl, [pc, #512]	@ 800348c <HAL_GPIO_Init+0x20c>
{
 800328c:	b085      	sub	sp, #20
    ioposition = 0x01U << position;
 800328e:	f04f 0b01 	mov.w	fp, #1

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003292:	4689      	mov	r9, r1
 8003294:	e003      	b.n	800329e <HAL_GPIO_Init+0x1e>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003296:	3301      	adds	r3, #1
 8003298:	2b10      	cmp	r3, #16
 800329a:	f000 808c 	beq.w	80033b6 <HAL_GPIO_Init+0x136>
    ioposition = 0x01U << position;
 800329e:	fa0b f203 	lsl.w	r2, fp, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032a2:	ea02 0804 	and.w	r8, r2, r4
    if(iocurrent == ioposition)
 80032a6:	43a2      	bics	r2, r4
 80032a8:	d1f5      	bne.n	8003296 <HAL_GPIO_Init+0x16>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032aa:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80032ae:	f001 0203 	and.w	r2, r1, #3
 80032b2:	ea4f 0c43 	mov.w	ip, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032b6:	2503      	movs	r5, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032b8:	1e57      	subs	r7, r2, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032ba:	fa05 f50c 	lsl.w	r5, r5, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032be:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032c0:	ea6f 0505 	mvn.w	r5, r5
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032c4:	d97a      	bls.n	80033bc <HAL_GPIO_Init+0x13c>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032c6:	2a03      	cmp	r2, #3
 80032c8:	f040 80b1 	bne.w	800342e <HAL_GPIO_Init+0x1ae>
      temp = GPIOx->MODER;
 80032cc:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80032ce:	fa02 f20c 	lsl.w	r2, r2, ip
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80032d2:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80032d4:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80032d6:	f411 3f40 	tst.w	r1, #196608	@ 0x30000
      GPIOx->MODER = temp;
 80032da:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80032dc:	d0db      	beq.n	8003296 <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032de:	2200      	movs	r2, #0
 80032e0:	9203      	str	r2, [sp, #12]
 80032e2:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 80032e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80032ea:	f8ca 2044 	str.w	r2, [sl, #68]	@ 0x44
 80032ee:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 80032f2:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80032f6:	9203      	str	r2, [sp, #12]
 80032f8:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 80032fa:	f023 0203 	bic.w	r2, r3, #3
 80032fe:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003302:	f003 0703 	and.w	r7, r3, #3
 8003306:	260f      	movs	r6, #15
 8003308:	f502 329c 	add.w	r2, r2, #79872	@ 0x13800
 800330c:	00bf      	lsls	r7, r7, #2
 800330e:	fa06 fc07 	lsl.w	ip, r6, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003312:	4e5b      	ldr	r6, [pc, #364]	@ (8003480 <HAL_GPIO_Init+0x200>)
        temp = SYSCFG->EXTICR[position >> 2U];
 8003314:	6895      	ldr	r5, [r2, #8]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003316:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003318:	ea25 050c 	bic.w	r5, r5, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800331c:	d022      	beq.n	8003364 <HAL_GPIO_Init+0xe4>
 800331e:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8003322:	42b0      	cmp	r0, r6
 8003324:	f000 808e 	beq.w	8003444 <HAL_GPIO_Init+0x1c4>
 8003328:	4e56      	ldr	r6, [pc, #344]	@ (8003484 <HAL_GPIO_Init+0x204>)
 800332a:	42b0      	cmp	r0, r6
 800332c:	f000 8090 	beq.w	8003450 <HAL_GPIO_Init+0x1d0>
 8003330:	f8df c15c 	ldr.w	ip, [pc, #348]	@ 8003490 <HAL_GPIO_Init+0x210>
 8003334:	4560      	cmp	r0, ip
 8003336:	f000 8091 	beq.w	800345c <HAL_GPIO_Init+0x1dc>
 800333a:	f8df c158 	ldr.w	ip, [pc, #344]	@ 8003494 <HAL_GPIO_Init+0x214>
 800333e:	4560      	cmp	r0, ip
 8003340:	f000 8092 	beq.w	8003468 <HAL_GPIO_Init+0x1e8>
 8003344:	f8df c150 	ldr.w	ip, [pc, #336]	@ 8003498 <HAL_GPIO_Init+0x218>
 8003348:	4560      	cmp	r0, ip
 800334a:	f000 8093 	beq.w	8003474 <HAL_GPIO_Init+0x1f4>
 800334e:	f8df c14c 	ldr.w	ip, [pc, #332]	@ 800349c <HAL_GPIO_Init+0x21c>
 8003352:	4560      	cmp	r0, ip
 8003354:	bf0c      	ite	eq
 8003356:	f04f 0c06 	moveq.w	ip, #6
 800335a:	f04f 0c07 	movne.w	ip, #7
 800335e:	fa0c f707 	lsl.w	r7, ip, r7
 8003362:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003364:	6095      	str	r5, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003366:	4a48      	ldr	r2, [pc, #288]	@ (8003488 <HAL_GPIO_Init+0x208>)
 8003368:	6892      	ldr	r2, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800336a:	02ce      	lsls	r6, r1, #11
        temp &= ~((uint32_t)iocurrent);
 800336c:	ea6f 0508 	mvn.w	r5, r8
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8003370:	4e45      	ldr	r6, [pc, #276]	@ (8003488 <HAL_GPIO_Init+0x208>)
        temp &= ~((uint32_t)iocurrent);
 8003372:	bf54      	ite	pl
 8003374:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8003376:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->RTSR = temp;
 800337a:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR;
 800337c:	68f2      	ldr	r2, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 800337e:	4e42      	ldr	r6, [pc, #264]	@ (8003488 <HAL_GPIO_Init+0x208>)
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003380:	028f      	lsls	r7, r1, #10
        temp &= ~((uint32_t)iocurrent);
 8003382:	bf54      	ite	pl
 8003384:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8003386:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->FTSR = temp;
 800338a:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR;
 800338c:	6872      	ldr	r2, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800338e:	038e      	lsls	r6, r1, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8003390:	4e3d      	ldr	r6, [pc, #244]	@ (8003488 <HAL_GPIO_Init+0x208>)
        temp &= ~((uint32_t)iocurrent);
 8003392:	bf54      	ite	pl
 8003394:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8003396:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->EMR = temp;
 800339a:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800339c:	6832      	ldr	r2, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800339e:	03c9      	lsls	r1, r1, #15
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033a0:	f103 0301 	add.w	r3, r3, #1
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 80033a4:	4938      	ldr	r1, [pc, #224]	@ (8003488 <HAL_GPIO_Init+0x208>)
        temp &= ~((uint32_t)iocurrent);
 80033a6:	bf54      	ite	pl
 80033a8:	402a      	andpl	r2, r5
          temp |= iocurrent;
 80033aa:	ea48 0202 	orrmi.w	r2, r8, r2
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033ae:	2b10      	cmp	r3, #16
        EXTI->IMR = temp;
 80033b0:	600a      	str	r2, [r1, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033b2:	f47f af74 	bne.w	800329e <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 80033b6:	b005      	add	sp, #20
 80033b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR; 
 80033bc:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80033be:	ea07 0e05 	and.w	lr, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 80033c2:	f8d9 700c 	ldr.w	r7, [r9, #12]
 80033c6:	fa07 f70c 	lsl.w	r7, r7, ip
 80033ca:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 80033ce:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80033d0:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033d2:	ea27 0e08 	bic.w	lr, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033d6:	f3c1 1700 	ubfx	r7, r1, #4, #1
 80033da:	409f      	lsls	r7, r3
 80033dc:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 80033e0:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 80033e2:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80033e4:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033e8:	f8d9 7008 	ldr.w	r7, [r9, #8]
 80033ec:	fa07 f70c 	lsl.w	r7, r7, ip
 80033f0:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033f4:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 80033f6:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033f8:	f47f af68 	bne.w	80032cc <HAL_GPIO_Init+0x4c>
        temp = GPIOx->AFR[position >> 3U];
 80033fc:	08df      	lsrs	r7, r3, #3
 80033fe:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8003402:	9701      	str	r7, [sp, #4]
 8003404:	6a3e      	ldr	r6, [r7, #32]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003406:	f8d9 7010 	ldr.w	r7, [r9, #16]
        temp = GPIOx->AFR[position >> 3U];
 800340a:	9600      	str	r6, [sp, #0]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800340c:	f003 0e07 	and.w	lr, r3, #7
 8003410:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8003414:	260f      	movs	r6, #15
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003416:	fa07 f70e 	lsl.w	r7, r7, lr
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800341a:	fa06 fe0e 	lsl.w	lr, r6, lr
 800341e:	9e00      	ldr	r6, [sp, #0]
 8003420:	ea26 0e0e 	bic.w	lr, r6, lr
        GPIOx->AFR[position >> 3U] = temp;
 8003424:	9e01      	ldr	r6, [sp, #4]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003426:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 800342a:	6237      	str	r7, [r6, #32]
 800342c:	e74e      	b.n	80032cc <HAL_GPIO_Init+0x4c>
        temp = GPIOx->PUPDR;
 800342e:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003430:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003434:	f8d9 7008 	ldr.w	r7, [r9, #8]
 8003438:	fa07 f70c 	lsl.w	r7, r7, ip
 800343c:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->PUPDR = temp;
 8003440:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003442:	e743      	b.n	80032cc <HAL_GPIO_Init+0x4c>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003444:	f04f 0c01 	mov.w	ip, #1
 8003448:	fa0c f707 	lsl.w	r7, ip, r7
 800344c:	433d      	orrs	r5, r7
 800344e:	e789      	b.n	8003364 <HAL_GPIO_Init+0xe4>
 8003450:	f04f 0c02 	mov.w	ip, #2
 8003454:	fa0c f707 	lsl.w	r7, ip, r7
 8003458:	433d      	orrs	r5, r7
 800345a:	e783      	b.n	8003364 <HAL_GPIO_Init+0xe4>
 800345c:	f04f 0c03 	mov.w	ip, #3
 8003460:	fa0c f707 	lsl.w	r7, ip, r7
 8003464:	433d      	orrs	r5, r7
 8003466:	e77d      	b.n	8003364 <HAL_GPIO_Init+0xe4>
 8003468:	f04f 0c04 	mov.w	ip, #4
 800346c:	fa0c f707 	lsl.w	r7, ip, r7
 8003470:	433d      	orrs	r5, r7
 8003472:	e777      	b.n	8003364 <HAL_GPIO_Init+0xe4>
 8003474:	f04f 0c05 	mov.w	ip, #5
 8003478:	fa0c f707 	lsl.w	r7, ip, r7
 800347c:	433d      	orrs	r5, r7
 800347e:	e771      	b.n	8003364 <HAL_GPIO_Init+0xe4>
 8003480:	40020000 	.word	0x40020000
 8003484:	40020800 	.word	0x40020800
 8003488:	40013c00 	.word	0x40013c00
 800348c:	40023800 	.word	0x40023800
 8003490:	40020c00 	.word	0x40020c00
 8003494:	40021000 	.word	0x40021000
 8003498:	40021400 	.word	0x40021400
 800349c:	40021800 	.word	0x40021800

080034a0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034a0:	b902      	cbnz	r2, 80034a4 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80034a2:	0409      	lsls	r1, r1, #16
 80034a4:	6181      	str	r1, [r0, #24]
  }
}
 80034a6:	4770      	bx	lr

080034a8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80034a8:	b530      	push	{r4, r5, lr}
 80034aa:	b083      	sub	sp, #12
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 80034ac:	4b19      	ldr	r3, [pc, #100]	@ (8003514 <HAL_PWREx_EnableOverDrive+0x6c>)
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80034ae:	491a      	ldr	r1, [pc, #104]	@ (8003518 <HAL_PWREx_EnableOverDrive+0x70>)

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80034b0:	4d1a      	ldr	r5, [pc, #104]	@ (800351c <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80034b2:	2200      	movs	r2, #0
 80034b4:	9201      	str	r2, [sp, #4]
 80034b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80034b8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80034bc:	641a      	str	r2, [r3, #64]	@ 0x40
 80034be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034c4:	9301      	str	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 80034c6:	2201      	movs	r2, #1
  __HAL_RCC_PWR_CLK_ENABLE();
 80034c8:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 80034ca:	640a      	str	r2, [r1, #64]	@ 0x40
  tickstart = HAL_GetTick();
 80034cc:	f7ff fc14 	bl	8002cf8 <HAL_GetTick>
 80034d0:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80034d2:	e005      	b.n	80034e0 <HAL_PWREx_EnableOverDrive+0x38>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80034d4:	f7ff fc10 	bl	8002cf8 <HAL_GetTick>
 80034d8:	1b00      	subs	r0, r0, r4
 80034da:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80034de:	d816      	bhi.n	800350e <HAL_PWREx_EnableOverDrive+0x66>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80034e0:	686b      	ldr	r3, [r5, #4]
 80034e2:	03da      	lsls	r2, r3, #15
 80034e4:	d5f6      	bpl.n	80034d4 <HAL_PWREx_EnableOverDrive+0x2c>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80034e6:	4b0c      	ldr	r3, [pc, #48]	@ (8003518 <HAL_PWREx_EnableOverDrive+0x70>)

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80034e8:	4d0c      	ldr	r5, [pc, #48]	@ (800351c <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80034ea:	2201      	movs	r2, #1
 80034ec:	645a      	str	r2, [r3, #68]	@ 0x44
  tickstart = HAL_GetTick();
 80034ee:	f7ff fc03 	bl	8002cf8 <HAL_GetTick>
 80034f2:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80034f4:	e005      	b.n	8003502 <HAL_PWREx_EnableOverDrive+0x5a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80034f6:	f7ff fbff 	bl	8002cf8 <HAL_GetTick>
 80034fa:	1b00      	subs	r0, r0, r4
 80034fc:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8003500:	d805      	bhi.n	800350e <HAL_PWREx_EnableOverDrive+0x66>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003502:	686b      	ldr	r3, [r5, #4]
 8003504:	039b      	lsls	r3, r3, #14
 8003506:	d5f6      	bpl.n	80034f6 <HAL_PWREx_EnableOverDrive+0x4e>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8003508:	2000      	movs	r0, #0
}
 800350a:	b003      	add	sp, #12
 800350c:	bd30      	pop	{r4, r5, pc}
      return HAL_TIMEOUT;
 800350e:	2003      	movs	r0, #3
}
 8003510:	b003      	add	sp, #12
 8003512:	bd30      	pop	{r4, r5, pc}
 8003514:	40023800 	.word	0x40023800
 8003518:	420e0000 	.word	0x420e0000
 800351c:	40007000 	.word	0x40007000

08003520 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003520:	2800      	cmp	r0, #0
 8003522:	f000 8087 	beq.w	8003634 <HAL_RCC_ClockConfig+0x114>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003526:	4a48      	ldr	r2, [pc, #288]	@ (8003648 <HAL_RCC_ClockConfig+0x128>)
 8003528:	6813      	ldr	r3, [r2, #0]
 800352a:	f003 030f 	and.w	r3, r3, #15
 800352e:	428b      	cmp	r3, r1
{
 8003530:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003534:	460d      	mov	r5, r1
 8003536:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003538:	d209      	bcs.n	800354e <HAL_RCC_ClockConfig+0x2e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800353a:	b2cb      	uxtb	r3, r1
 800353c:	7013      	strb	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800353e:	6813      	ldr	r3, [r2, #0]
 8003540:	f003 030f 	and.w	r3, r3, #15
 8003544:	428b      	cmp	r3, r1
 8003546:	d002      	beq.n	800354e <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8003548:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);

  return HAL_OK;
}
 800354a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800354e:	6823      	ldr	r3, [r4, #0]
 8003550:	0798      	lsls	r0, r3, #30
 8003552:	d514      	bpl.n	800357e <HAL_RCC_ClockConfig+0x5e>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003554:	0759      	lsls	r1, r3, #29
 8003556:	d504      	bpl.n	8003562 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003558:	493c      	ldr	r1, [pc, #240]	@ (800364c <HAL_RCC_ClockConfig+0x12c>)
 800355a:	688a      	ldr	r2, [r1, #8]
 800355c:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 8003560:	608a      	str	r2, [r1, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003562:	071a      	lsls	r2, r3, #28
 8003564:	d504      	bpl.n	8003570 <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003566:	4939      	ldr	r1, [pc, #228]	@ (800364c <HAL_RCC_ClockConfig+0x12c>)
 8003568:	688a      	ldr	r2, [r1, #8]
 800356a:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 800356e:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003570:	4936      	ldr	r1, [pc, #216]	@ (800364c <HAL_RCC_ClockConfig+0x12c>)
 8003572:	68a0      	ldr	r0, [r4, #8]
 8003574:	688a      	ldr	r2, [r1, #8]
 8003576:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 800357a:	4302      	orrs	r2, r0
 800357c:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800357e:	07df      	lsls	r7, r3, #31
 8003580:	d521      	bpl.n	80035c6 <HAL_RCC_ClockConfig+0xa6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003582:	6862      	ldr	r2, [r4, #4]
 8003584:	2a01      	cmp	r2, #1
 8003586:	d057      	beq.n	8003638 <HAL_RCC_ClockConfig+0x118>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003588:	1e93      	subs	r3, r2, #2
 800358a:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800358c:	4b2f      	ldr	r3, [pc, #188]	@ (800364c <HAL_RCC_ClockConfig+0x12c>)
 800358e:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003590:	d94d      	bls.n	800362e <HAL_RCC_ClockConfig+0x10e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003592:	0799      	lsls	r1, r3, #30
 8003594:	d5d8      	bpl.n	8003548 <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003596:	4e2d      	ldr	r6, [pc, #180]	@ (800364c <HAL_RCC_ClockConfig+0x12c>)
 8003598:	68b3      	ldr	r3, [r6, #8]
 800359a:	f023 0303 	bic.w	r3, r3, #3
 800359e:	4313      	orrs	r3, r2
 80035a0:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80035a2:	f7ff fba9 	bl	8002cf8 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035a6:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 80035aa:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035ac:	e004      	b.n	80035b8 <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035ae:	f7ff fba3 	bl	8002cf8 <HAL_GetTick>
 80035b2:	1bc0      	subs	r0, r0, r7
 80035b4:	4540      	cmp	r0, r8
 80035b6:	d844      	bhi.n	8003642 <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035b8:	68b3      	ldr	r3, [r6, #8]
 80035ba:	6862      	ldr	r2, [r4, #4]
 80035bc:	f003 030c 	and.w	r3, r3, #12
 80035c0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80035c4:	d1f3      	bne.n	80035ae <HAL_RCC_ClockConfig+0x8e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80035c6:	4a20      	ldr	r2, [pc, #128]	@ (8003648 <HAL_RCC_ClockConfig+0x128>)
 80035c8:	6813      	ldr	r3, [r2, #0]
 80035ca:	f003 030f 	and.w	r3, r3, #15
 80035ce:	42ab      	cmp	r3, r5
 80035d0:	d906      	bls.n	80035e0 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035d2:	b2eb      	uxtb	r3, r5
 80035d4:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035d6:	6813      	ldr	r3, [r2, #0]
 80035d8:	f003 030f 	and.w	r3, r3, #15
 80035dc:	42ab      	cmp	r3, r5
 80035de:	d1b3      	bne.n	8003548 <HAL_RCC_ClockConfig+0x28>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035e0:	6823      	ldr	r3, [r4, #0]
 80035e2:	075a      	lsls	r2, r3, #29
 80035e4:	d506      	bpl.n	80035f4 <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035e6:	4919      	ldr	r1, [pc, #100]	@ (800364c <HAL_RCC_ClockConfig+0x12c>)
 80035e8:	68e0      	ldr	r0, [r4, #12]
 80035ea:	688a      	ldr	r2, [r1, #8]
 80035ec:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 80035f0:	4302      	orrs	r2, r0
 80035f2:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035f4:	071b      	lsls	r3, r3, #28
 80035f6:	d507      	bpl.n	8003608 <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035f8:	4a14      	ldr	r2, [pc, #80]	@ (800364c <HAL_RCC_ClockConfig+0x12c>)
 80035fa:	6921      	ldr	r1, [r4, #16]
 80035fc:	6893      	ldr	r3, [r2, #8]
 80035fe:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8003602:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003606:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003608:	f000 f870 	bl	80036ec <HAL_RCC_GetSysClockFreq>
 800360c:	4a0f      	ldr	r2, [pc, #60]	@ (800364c <HAL_RCC_ClockConfig+0x12c>)
 800360e:	4c10      	ldr	r4, [pc, #64]	@ (8003650 <HAL_RCC_ClockConfig+0x130>)
 8003610:	6892      	ldr	r2, [r2, #8]
 8003612:	4910      	ldr	r1, [pc, #64]	@ (8003654 <HAL_RCC_ClockConfig+0x134>)
 8003614:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8003618:	4603      	mov	r3, r0
 800361a:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick (uwTickPrio);
 800361c:	480e      	ldr	r0, [pc, #56]	@ (8003658 <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800361e:	40d3      	lsrs	r3, r2
  HAL_InitTick (uwTickPrio);
 8003620:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003622:	600b      	str	r3, [r1, #0]
  HAL_InitTick (uwTickPrio);
 8003624:	f7fe fe30 	bl	8002288 <HAL_InitTick>
  return HAL_OK;
 8003628:	2000      	movs	r0, #0
}
 800362a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800362e:	0198      	lsls	r0, r3, #6
 8003630:	d4b1      	bmi.n	8003596 <HAL_RCC_ClockConfig+0x76>
 8003632:	e789      	b.n	8003548 <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8003634:	2001      	movs	r0, #1
}
 8003636:	4770      	bx	lr
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003638:	4b04      	ldr	r3, [pc, #16]	@ (800364c <HAL_RCC_ClockConfig+0x12c>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	039e      	lsls	r6, r3, #14
 800363e:	d4aa      	bmi.n	8003596 <HAL_RCC_ClockConfig+0x76>
 8003640:	e782      	b.n	8003548 <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 8003642:	2003      	movs	r0, #3
 8003644:	e781      	b.n	800354a <HAL_RCC_ClockConfig+0x2a>
 8003646:	bf00      	nop
 8003648:	40023c00 	.word	0x40023c00
 800364c:	40023800 	.word	0x40023800
 8003650:	08007a18 	.word	0x08007a18
 8003654:	2000056c 	.word	0x2000056c
 8003658:	20000574 	.word	0x20000574

0800365c <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 800365c:	4b01      	ldr	r3, [pc, #4]	@ (8003664 <HAL_RCC_GetHCLKFreq+0x8>)
}
 800365e:	6818      	ldr	r0, [r3, #0]
 8003660:	4770      	bx	lr
 8003662:	bf00      	nop
 8003664:	2000056c 	.word	0x2000056c

08003668 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003668:	4b04      	ldr	r3, [pc, #16]	@ (800367c <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 800366a:	4905      	ldr	r1, [pc, #20]	@ (8003680 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	4a05      	ldr	r2, [pc, #20]	@ (8003684 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003670:	6808      	ldr	r0, [r1, #0]
 8003672:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8003676:	5cd3      	ldrb	r3, [r2, r3]
}
 8003678:	40d8      	lsrs	r0, r3
 800367a:	4770      	bx	lr
 800367c:	40023800 	.word	0x40023800
 8003680:	2000056c 	.word	0x2000056c
 8003684:	08007a10 	.word	0x08007a10

08003688 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003688:	4b04      	ldr	r3, [pc, #16]	@ (800369c <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 800368a:	4905      	ldr	r1, [pc, #20]	@ (80036a0 <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	4a05      	ldr	r2, [pc, #20]	@ (80036a4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003690:	6808      	ldr	r0, [r1, #0]
 8003692:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8003696:	5cd3      	ldrb	r3, [r2, r3]
}
 8003698:	40d8      	lsrs	r0, r3
 800369a:	4770      	bx	lr
 800369c:	40023800 	.word	0x40023800
 80036a0:	2000056c 	.word	0x2000056c
 80036a4:	08007a10 	.word	0x08007a10

080036a8 <HAL_RCC_GetClockConfig>:
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80036a8:	4b0e      	ldr	r3, [pc, #56]	@ (80036e4 <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80036aa:	220f      	movs	r2, #15
 80036ac:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80036ae:	689a      	ldr	r2, [r3, #8]
 80036b0:	f002 0203 	and.w	r2, r2, #3
 80036b4:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80036b6:	689a      	ldr	r2, [r3, #8]
 80036b8:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 80036bc:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80036be:	689a      	ldr	r2, [r3, #8]
 80036c0:	f402 52e0 	and.w	r2, r2, #7168	@ 0x1c00
 80036c4:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80036c6:	689b      	ldr	r3, [r3, #8]
 80036c8:	08db      	lsrs	r3, r3, #3
{
 80036ca:	b410      	push	{r4}
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80036cc:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80036d0:	4c05      	ldr	r4, [pc, #20]	@ (80036e8 <HAL_RCC_GetClockConfig+0x40>)
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80036d2:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80036d4:	6823      	ldr	r3, [r4, #0]
}
 80036d6:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80036da:	f003 030f 	and.w	r3, r3, #15
 80036de:	600b      	str	r3, [r1, #0]
}
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop
 80036e4:	40023800 	.word	0x40023800
 80036e8:	40023c00 	.word	0x40023c00

080036ec <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80036ec:	491d      	ldr	r1, [pc, #116]	@ (8003764 <HAL_RCC_GetSysClockFreq+0x78>)
{
 80036ee:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80036f0:	688b      	ldr	r3, [r1, #8]
 80036f2:	f003 030c 	and.w	r3, r3, #12
 80036f6:	2b08      	cmp	r3, #8
 80036f8:	d01a      	beq.n	8003730 <HAL_RCC_GetSysClockFreq+0x44>
 80036fa:	2b0c      	cmp	r3, #12
 80036fc:	d116      	bne.n	800372c <HAL_RCC_GetSysClockFreq+0x40>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80036fe:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003700:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003702:	6849      	ldr	r1, [r1, #4]
 8003704:	4818      	ldr	r0, [pc, #96]	@ (8003768 <HAL_RCC_GetSysClockFreq+0x7c>)
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003706:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800370a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800370e:	bf18      	it	ne
 8003710:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003712:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003716:	fba1 0100 	umull	r0, r1, r1, r0
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800371a:	f7fc fd79 	bl	8000210 <__aeabi_uldivmod>
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800371e:	4b11      	ldr	r3, [pc, #68]	@ (8003764 <HAL_RCC_GetSysClockFreq+0x78>)
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	f3c3 7302 	ubfx	r3, r3, #28, #3

      sysclockfreq = pllvco/pllr;
 8003726:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800372a:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800372c:	480e      	ldr	r0, [pc, #56]	@ (8003768 <HAL_RCC_GetSysClockFreq+0x7c>)
}
 800372e:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003730:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003732:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003734:	6849      	ldr	r1, [r1, #4]
 8003736:	480c      	ldr	r0, [pc, #48]	@ (8003768 <HAL_RCC_GetSysClockFreq+0x7c>)
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003738:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800373c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8003740:	bf18      	it	ne
 8003742:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003744:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003748:	fba1 0100 	umull	r0, r1, r1, r0
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800374c:	f7fc fd60 	bl	8000210 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003750:	4b04      	ldr	r3, [pc, #16]	@ (8003764 <HAL_RCC_GetSysClockFreq+0x78>)
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8003758:	3301      	adds	r3, #1
 800375a:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 800375c:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8003760:	bd08      	pop	{r3, pc}
 8003762:	bf00      	nop
 8003764:	40023800 	.word	0x40023800
 8003768:	00f42400 	.word	0x00f42400

0800376c <HAL_RCC_OscConfig>:
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800376c:	2800      	cmp	r0, #0
 800376e:	f000 81fb 	beq.w	8003b68 <HAL_RCC_OscConfig+0x3fc>
{
 8003772:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003776:	6803      	ldr	r3, [r0, #0]
 8003778:	07de      	lsls	r6, r3, #31
{
 800377a:	b082      	sub	sp, #8
 800377c:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800377e:	d536      	bpl.n	80037ee <HAL_RCC_OscConfig+0x82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003780:	49a1      	ldr	r1, [pc, #644]	@ (8003a08 <HAL_RCC_OscConfig+0x29c>)
 8003782:	688a      	ldr	r2, [r1, #8]
 8003784:	f002 020c 	and.w	r2, r2, #12
 8003788:	2a04      	cmp	r2, #4
 800378a:	f000 80de 	beq.w	800394a <HAL_RCC_OscConfig+0x1de>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800378e:	688a      	ldr	r2, [r1, #8]
 8003790:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003794:	2a08      	cmp	r2, #8
 8003796:	f000 80d4 	beq.w	8003942 <HAL_RCC_OscConfig+0x1d6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800379a:	499b      	ldr	r1, [pc, #620]	@ (8003a08 <HAL_RCC_OscConfig+0x29c>)
 800379c:	688a      	ldr	r2, [r1, #8]
 800379e:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80037a2:	2a0c      	cmp	r2, #12
 80037a4:	f000 8104 	beq.w	80039b0 <HAL_RCC_OscConfig+0x244>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037a8:	6863      	ldr	r3, [r4, #4]
 80037aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037ae:	f000 8118 	beq.w	80039e2 <HAL_RCC_OscConfig+0x276>
 80037b2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80037b6:	f000 8192 	beq.w	8003ade <HAL_RCC_OscConfig+0x372>
 80037ba:	4d93      	ldr	r5, [pc, #588]	@ (8003a08 <HAL_RCC_OscConfig+0x29c>)
 80037bc:	682a      	ldr	r2, [r5, #0]
 80037be:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80037c2:	602a      	str	r2, [r5, #0]
 80037c4:	682a      	ldr	r2, [r5, #0]
 80037c6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80037ca:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	f040 810d 	bne.w	80039ec <HAL_RCC_OscConfig+0x280>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037d2:	f7ff fa91 	bl	8002cf8 <HAL_GetTick>
 80037d6:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037d8:	e005      	b.n	80037e6 <HAL_RCC_OscConfig+0x7a>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80037da:	f7ff fa8d 	bl	8002cf8 <HAL_GetTick>
 80037de:	1b80      	subs	r0, r0, r6
 80037e0:	2864      	cmp	r0, #100	@ 0x64
 80037e2:	f200 80fa 	bhi.w	80039da <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037e6:	682b      	ldr	r3, [r5, #0]
 80037e8:	039f      	lsls	r7, r3, #14
 80037ea:	d4f6      	bmi.n	80037da <HAL_RCC_OscConfig+0x6e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037ec:	6823      	ldr	r3, [r4, #0]
 80037ee:	079d      	lsls	r5, r3, #30
 80037f0:	d52f      	bpl.n	8003852 <HAL_RCC_OscConfig+0xe6>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80037f2:	4a85      	ldr	r2, [pc, #532]	@ (8003a08 <HAL_RCC_OscConfig+0x29c>)
 80037f4:	6891      	ldr	r1, [r2, #8]
 80037f6:	f011 0f0c 	tst.w	r1, #12
 80037fa:	f000 8099 	beq.w	8003930 <HAL_RCC_OscConfig+0x1c4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80037fe:	6891      	ldr	r1, [r2, #8]
 8003800:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003804:	2908      	cmp	r1, #8
 8003806:	f000 808f 	beq.w	8003928 <HAL_RCC_OscConfig+0x1bc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800380a:	497f      	ldr	r1, [pc, #508]	@ (8003a08 <HAL_RCC_OscConfig+0x29c>)
 800380c:	688a      	ldr	r2, [r1, #8]
 800380e:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003812:	2a0c      	cmp	r2, #12
 8003814:	f000 815e 	beq.w	8003ad4 <HAL_RCC_OscConfig+0x368>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003818:	68e3      	ldr	r3, [r4, #12]
 800381a:	2b00      	cmp	r3, #0
 800381c:	f000 8112 	beq.w	8003a44 <HAL_RCC_OscConfig+0x2d8>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003820:	4b7a      	ldr	r3, [pc, #488]	@ (8003a0c <HAL_RCC_OscConfig+0x2a0>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003822:	4e79      	ldr	r6, [pc, #484]	@ (8003a08 <HAL_RCC_OscConfig+0x29c>)
        __HAL_RCC_HSI_ENABLE();
 8003824:	2201      	movs	r2, #1
 8003826:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003828:	f7ff fa66 	bl	8002cf8 <HAL_GetTick>
 800382c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800382e:	e005      	b.n	800383c <HAL_RCC_OscConfig+0xd0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003830:	f7ff fa62 	bl	8002cf8 <HAL_GetTick>
 8003834:	1b40      	subs	r0, r0, r5
 8003836:	2802      	cmp	r0, #2
 8003838:	f200 80cf 	bhi.w	80039da <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800383c:	6833      	ldr	r3, [r6, #0]
 800383e:	079f      	lsls	r7, r3, #30
 8003840:	d5f6      	bpl.n	8003830 <HAL_RCC_OscConfig+0xc4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003842:	6833      	ldr	r3, [r6, #0]
 8003844:	6922      	ldr	r2, [r4, #16]
 8003846:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800384a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800384e:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003850:	6823      	ldr	r3, [r4, #0]
 8003852:	071a      	lsls	r2, r3, #28
 8003854:	d452      	bmi.n	80038fc <HAL_RCC_OscConfig+0x190>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003856:	075d      	lsls	r5, r3, #29
 8003858:	d530      	bpl.n	80038bc <HAL_RCC_OscConfig+0x150>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800385a:	4a6b      	ldr	r2, [pc, #428]	@ (8003a08 <HAL_RCC_OscConfig+0x29c>)
 800385c:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800385e:	f013 5380 	ands.w	r3, r3, #268435456	@ 0x10000000
 8003862:	f000 8099 	beq.w	8003998 <HAL_RCC_OscConfig+0x22c>
    FlagStatus       pwrclkchanged = RESET;
 8003866:	2500      	movs	r5, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003868:	4e69      	ldr	r6, [pc, #420]	@ (8003a10 <HAL_RCC_OscConfig+0x2a4>)
 800386a:	6833      	ldr	r3, [r6, #0]
 800386c:	05d8      	lsls	r0, r3, #23
 800386e:	f140 80a4 	bpl.w	80039ba <HAL_RCC_OscConfig+0x24e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003872:	68a3      	ldr	r3, [r4, #8]
 8003874:	2b01      	cmp	r3, #1
 8003876:	f000 80cd 	beq.w	8003a14 <HAL_RCC_OscConfig+0x2a8>
 800387a:	2b05      	cmp	r3, #5
 800387c:	f000 8139 	beq.w	8003af2 <HAL_RCC_OscConfig+0x386>
 8003880:	4e61      	ldr	r6, [pc, #388]	@ (8003a08 <HAL_RCC_OscConfig+0x29c>)
 8003882:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 8003884:	f022 0201 	bic.w	r2, r2, #1
 8003888:	6732      	str	r2, [r6, #112]	@ 0x70
 800388a:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 800388c:	f022 0204 	bic.w	r2, r2, #4
 8003890:	6732      	str	r2, [r6, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003892:	2b00      	cmp	r3, #0
 8003894:	f040 80c3 	bne.w	8003a1e <HAL_RCC_OscConfig+0x2b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003898:	f7ff fa2e 	bl	8002cf8 <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800389c:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 80038a0:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038a2:	e005      	b.n	80038b0 <HAL_RCC_OscConfig+0x144>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038a4:	f7ff fa28 	bl	8002cf8 <HAL_GetTick>
 80038a8:	1bc0      	subs	r0, r0, r7
 80038aa:	4540      	cmp	r0, r8
 80038ac:	f200 8095 	bhi.w	80039da <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038b0:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 80038b2:	079b      	lsls	r3, r3, #30
 80038b4:	d4f6      	bmi.n	80038a4 <HAL_RCC_OscConfig+0x138>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80038b6:	2d00      	cmp	r5, #0
 80038b8:	f040 8106 	bne.w	8003ac8 <HAL_RCC_OscConfig+0x35c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038bc:	69a3      	ldr	r3, [r4, #24]
 80038be:	b1cb      	cbz	r3, 80038f4 <HAL_RCC_OscConfig+0x188>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80038c0:	4d51      	ldr	r5, [pc, #324]	@ (8003a08 <HAL_RCC_OscConfig+0x29c>)
 80038c2:	68aa      	ldr	r2, [r5, #8]
 80038c4:	f002 020c 	and.w	r2, r2, #12
 80038c8:	2a08      	cmp	r2, #8
 80038ca:	f000 80cc 	beq.w	8003a66 <HAL_RCC_OscConfig+0x2fa>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038ce:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038d0:	4b4e      	ldr	r3, [pc, #312]	@ (8003a0c <HAL_RCC_OscConfig+0x2a0>)
 80038d2:	f04f 0200 	mov.w	r2, #0
 80038d6:	661a      	str	r2, [r3, #96]	@ 0x60
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038d8:	f000 8115 	beq.w	8003b06 <HAL_RCC_OscConfig+0x39a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038dc:	f7ff fa0c 	bl	8002cf8 <HAL_GetTick>
 80038e0:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038e2:	e004      	b.n	80038ee <HAL_RCC_OscConfig+0x182>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038e4:	f7ff fa08 	bl	8002cf8 <HAL_GetTick>
 80038e8:	1b00      	subs	r0, r0, r4
 80038ea:	2802      	cmp	r0, #2
 80038ec:	d875      	bhi.n	80039da <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038ee:	682b      	ldr	r3, [r5, #0]
 80038f0:	019b      	lsls	r3, r3, #6
 80038f2:	d4f7      	bmi.n	80038e4 <HAL_RCC_OscConfig+0x178>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80038f4:	2000      	movs	r0, #0
}
 80038f6:	b002      	add	sp, #8
 80038f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80038fc:	6963      	ldr	r3, [r4, #20]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d02d      	beq.n	800395e <HAL_RCC_OscConfig+0x1f2>
      __HAL_RCC_LSI_ENABLE();
 8003902:	4b42      	ldr	r3, [pc, #264]	@ (8003a0c <HAL_RCC_OscConfig+0x2a0>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003904:	4e40      	ldr	r6, [pc, #256]	@ (8003a08 <HAL_RCC_OscConfig+0x29c>)
      __HAL_RCC_LSI_ENABLE();
 8003906:	2201      	movs	r2, #1
 8003908:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 800390c:	f7ff f9f4 	bl	8002cf8 <HAL_GetTick>
 8003910:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003912:	e004      	b.n	800391e <HAL_RCC_OscConfig+0x1b2>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003914:	f7ff f9f0 	bl	8002cf8 <HAL_GetTick>
 8003918:	1b40      	subs	r0, r0, r5
 800391a:	2802      	cmp	r0, #2
 800391c:	d85d      	bhi.n	80039da <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800391e:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8003920:	079b      	lsls	r3, r3, #30
 8003922:	d5f7      	bpl.n	8003914 <HAL_RCC_OscConfig+0x1a8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003924:	6823      	ldr	r3, [r4, #0]
 8003926:	e796      	b.n	8003856 <HAL_RCC_OscConfig+0xea>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003928:	6852      	ldr	r2, [r2, #4]
 800392a:	0250      	lsls	r0, r2, #9
 800392c:	f53f af6d 	bmi.w	800380a <HAL_RCC_OscConfig+0x9e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003930:	4a35      	ldr	r2, [pc, #212]	@ (8003a08 <HAL_RCC_OscConfig+0x29c>)
 8003932:	6812      	ldr	r2, [r2, #0]
 8003934:	0792      	lsls	r2, r2, #30
 8003936:	d523      	bpl.n	8003980 <HAL_RCC_OscConfig+0x214>
 8003938:	68e2      	ldr	r2, [r4, #12]
 800393a:	2a01      	cmp	r2, #1
 800393c:	d020      	beq.n	8003980 <HAL_RCC_OscConfig+0x214>
    return HAL_ERROR;
 800393e:	2001      	movs	r0, #1
 8003940:	e7d9      	b.n	80038f6 <HAL_RCC_OscConfig+0x18a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003942:	684a      	ldr	r2, [r1, #4]
 8003944:	0255      	lsls	r5, r2, #9
 8003946:	f57f af28 	bpl.w	800379a <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800394a:	4a2f      	ldr	r2, [pc, #188]	@ (8003a08 <HAL_RCC_OscConfig+0x29c>)
 800394c:	6812      	ldr	r2, [r2, #0]
 800394e:	0392      	lsls	r2, r2, #14
 8003950:	f57f af4d 	bpl.w	80037ee <HAL_RCC_OscConfig+0x82>
 8003954:	6862      	ldr	r2, [r4, #4]
 8003956:	2a00      	cmp	r2, #0
 8003958:	f47f af49 	bne.w	80037ee <HAL_RCC_OscConfig+0x82>
 800395c:	e7ef      	b.n	800393e <HAL_RCC_OscConfig+0x1d2>
      __HAL_RCC_LSI_DISABLE();
 800395e:	4a2b      	ldr	r2, [pc, #172]	@ (8003a0c <HAL_RCC_OscConfig+0x2a0>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003960:	4e29      	ldr	r6, [pc, #164]	@ (8003a08 <HAL_RCC_OscConfig+0x29c>)
      __HAL_RCC_LSI_DISABLE();
 8003962:	f8c2 3e80 	str.w	r3, [r2, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8003966:	f7ff f9c7 	bl	8002cf8 <HAL_GetTick>
 800396a:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800396c:	e004      	b.n	8003978 <HAL_RCC_OscConfig+0x20c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800396e:	f7ff f9c3 	bl	8002cf8 <HAL_GetTick>
 8003972:	1b40      	subs	r0, r0, r5
 8003974:	2802      	cmp	r0, #2
 8003976:	d830      	bhi.n	80039da <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003978:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 800397a:	079f      	lsls	r7, r3, #30
 800397c:	d4f7      	bmi.n	800396e <HAL_RCC_OscConfig+0x202>
 800397e:	e7d1      	b.n	8003924 <HAL_RCC_OscConfig+0x1b8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003980:	4921      	ldr	r1, [pc, #132]	@ (8003a08 <HAL_RCC_OscConfig+0x29c>)
 8003982:	6920      	ldr	r0, [r4, #16]
 8003984:	680a      	ldr	r2, [r1, #0]
 8003986:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 800398a:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 800398e:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003990:	071a      	lsls	r2, r3, #28
 8003992:	f57f af60 	bpl.w	8003856 <HAL_RCC_OscConfig+0xea>
 8003996:	e7b1      	b.n	80038fc <HAL_RCC_OscConfig+0x190>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003998:	9301      	str	r3, [sp, #4]
 800399a:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800399c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80039a2:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80039a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039a8:	9301      	str	r3, [sp, #4]
 80039aa:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80039ac:	2501      	movs	r5, #1
 80039ae:	e75b      	b.n	8003868 <HAL_RCC_OscConfig+0xfc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039b0:	684a      	ldr	r2, [r1, #4]
 80039b2:	0251      	lsls	r1, r2, #9
 80039b4:	f57f aef8 	bpl.w	80037a8 <HAL_RCC_OscConfig+0x3c>
 80039b8:	e7c7      	b.n	800394a <HAL_RCC_OscConfig+0x1de>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039ba:	6833      	ldr	r3, [r6, #0]
 80039bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039c0:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80039c2:	f7ff f999 	bl	8002cf8 <HAL_GetTick>
 80039c6:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039c8:	6833      	ldr	r3, [r6, #0]
 80039ca:	05d9      	lsls	r1, r3, #23
 80039cc:	f53f af51 	bmi.w	8003872 <HAL_RCC_OscConfig+0x106>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039d0:	f7ff f992 	bl	8002cf8 <HAL_GetTick>
 80039d4:	1bc0      	subs	r0, r0, r7
 80039d6:	2802      	cmp	r0, #2
 80039d8:	d9f6      	bls.n	80039c8 <HAL_RCC_OscConfig+0x25c>
            return HAL_TIMEOUT;
 80039da:	2003      	movs	r0, #3
}
 80039dc:	b002      	add	sp, #8
 80039de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039e2:	4a09      	ldr	r2, [pc, #36]	@ (8003a08 <HAL_RCC_OscConfig+0x29c>)
 80039e4:	6813      	ldr	r3, [r2, #0]
 80039e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039ea:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80039ec:	f7ff f984 	bl	8002cf8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039f0:	4e05      	ldr	r6, [pc, #20]	@ (8003a08 <HAL_RCC_OscConfig+0x29c>)
        tickstart = HAL_GetTick();
 80039f2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039f4:	e004      	b.n	8003a00 <HAL_RCC_OscConfig+0x294>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039f6:	f7ff f97f 	bl	8002cf8 <HAL_GetTick>
 80039fa:	1b40      	subs	r0, r0, r5
 80039fc:	2864      	cmp	r0, #100	@ 0x64
 80039fe:	d8ec      	bhi.n	80039da <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a00:	6833      	ldr	r3, [r6, #0]
 8003a02:	039b      	lsls	r3, r3, #14
 8003a04:	d5f7      	bpl.n	80039f6 <HAL_RCC_OscConfig+0x28a>
 8003a06:	e6f1      	b.n	80037ec <HAL_RCC_OscConfig+0x80>
 8003a08:	40023800 	.word	0x40023800
 8003a0c:	42470000 	.word	0x42470000
 8003a10:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a14:	4a55      	ldr	r2, [pc, #340]	@ (8003b6c <HAL_RCC_OscConfig+0x400>)
 8003a16:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8003a18:	f043 0301 	orr.w	r3, r3, #1
 8003a1c:	6713      	str	r3, [r2, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8003a1e:	f7ff f96b 	bl	8002cf8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a22:	4f52      	ldr	r7, [pc, #328]	@ (8003b6c <HAL_RCC_OscConfig+0x400>)
      tickstart = HAL_GetTick();
 8003a24:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a26:	f241 3888 	movw	r8, #5000	@ 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a2a:	e004      	b.n	8003a36 <HAL_RCC_OscConfig+0x2ca>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a2c:	f7ff f964 	bl	8002cf8 <HAL_GetTick>
 8003a30:	1b80      	subs	r0, r0, r6
 8003a32:	4540      	cmp	r0, r8
 8003a34:	d8d1      	bhi.n	80039da <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a36:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003a38:	079a      	lsls	r2, r3, #30
 8003a3a:	d5f7      	bpl.n	8003a2c <HAL_RCC_OscConfig+0x2c0>
    if(pwrclkchanged == SET)
 8003a3c:	2d00      	cmp	r5, #0
 8003a3e:	f43f af3d 	beq.w	80038bc <HAL_RCC_OscConfig+0x150>
 8003a42:	e041      	b.n	8003ac8 <HAL_RCC_OscConfig+0x35c>
        __HAL_RCC_HSI_DISABLE();
 8003a44:	4a4a      	ldr	r2, [pc, #296]	@ (8003b70 <HAL_RCC_OscConfig+0x404>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a46:	4e49      	ldr	r6, [pc, #292]	@ (8003b6c <HAL_RCC_OscConfig+0x400>)
        __HAL_RCC_HSI_DISABLE();
 8003a48:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003a4a:	f7ff f955 	bl	8002cf8 <HAL_GetTick>
 8003a4e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a50:	e004      	b.n	8003a5c <HAL_RCC_OscConfig+0x2f0>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a52:	f7ff f951 	bl	8002cf8 <HAL_GetTick>
 8003a56:	1b40      	subs	r0, r0, r5
 8003a58:	2802      	cmp	r0, #2
 8003a5a:	d8be      	bhi.n	80039da <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a5c:	6833      	ldr	r3, [r6, #0]
 8003a5e:	0799      	lsls	r1, r3, #30
 8003a60:	d4f7      	bmi.n	8003a52 <HAL_RCC_OscConfig+0x2e6>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a62:	6823      	ldr	r3, [r4, #0]
 8003a64:	e6f5      	b.n	8003852 <HAL_RCC_OscConfig+0xe6>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	f43f af69 	beq.w	800393e <HAL_RCC_OscConfig+0x1d2>
        pll_config = RCC->PLLCFGR;
 8003a6c:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a6e:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a70:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a74:	4291      	cmp	r1, r2
 8003a76:	f47f af62 	bne.w	800393e <HAL_RCC_OscConfig+0x1d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a7a:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a7c:	f003 013f 	and.w	r1, r3, #63	@ 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a80:	4291      	cmp	r1, r2
 8003a82:	f47f af5c 	bne.w	800393e <HAL_RCC_OscConfig+0x1d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a86:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8003a88:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 8003a8c:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a8e:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8003a92:	f47f af54 	bne.w	800393e <HAL_RCC_OscConfig+0x1d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a96:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8003a98:	0852      	lsrs	r2, r2, #1
 8003a9a:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8003a9e:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003aa0:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8003aa4:	f47f af4b 	bne.w	800393e <HAL_RCC_OscConfig+0x1d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003aa8:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8003aaa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003aae:	ebb2 6f01 	cmp.w	r2, r1, lsl #24
 8003ab2:	f47f af44 	bne.w	800393e <HAL_RCC_OscConfig+0x1d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003ab6:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003ab8:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003abc:	ebb3 7f02 	cmp.w	r3, r2, lsl #28
 8003ac0:	bf14      	ite	ne
 8003ac2:	2001      	movne	r0, #1
 8003ac4:	2000      	moveq	r0, #0
 8003ac6:	e716      	b.n	80038f6 <HAL_RCC_OscConfig+0x18a>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ac8:	4a28      	ldr	r2, [pc, #160]	@ (8003b6c <HAL_RCC_OscConfig+0x400>)
 8003aca:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8003acc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ad0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ad2:	e6f3      	b.n	80038bc <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ad4:	684a      	ldr	r2, [r1, #4]
 8003ad6:	0251      	lsls	r1, r2, #9
 8003ad8:	f53f ae9e 	bmi.w	8003818 <HAL_RCC_OscConfig+0xac>
 8003adc:	e728      	b.n	8003930 <HAL_RCC_OscConfig+0x1c4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ade:	4b23      	ldr	r3, [pc, #140]	@ (8003b6c <HAL_RCC_OscConfig+0x400>)
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8003ae6:	601a      	str	r2, [r3, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003aee:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003af0:	e77c      	b.n	80039ec <HAL_RCC_OscConfig+0x280>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003af2:	4b1e      	ldr	r3, [pc, #120]	@ (8003b6c <HAL_RCC_OscConfig+0x400>)
 8003af4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003af6:	f042 0204 	orr.w	r2, r2, #4
 8003afa:	671a      	str	r2, [r3, #112]	@ 0x70
 8003afc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003afe:	f042 0201 	orr.w	r2, r2, #1
 8003b02:	671a      	str	r2, [r3, #112]	@ 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b04:	e78b      	b.n	8003a1e <HAL_RCC_OscConfig+0x2b2>
        tickstart = HAL_GetTick();
 8003b06:	f7ff f8f7 	bl	8002cf8 <HAL_GetTick>
 8003b0a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b0c:	e005      	b.n	8003b1a <HAL_RCC_OscConfig+0x3ae>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b0e:	f7ff f8f3 	bl	8002cf8 <HAL_GetTick>
 8003b12:	1b80      	subs	r0, r0, r6
 8003b14:	2802      	cmp	r0, #2
 8003b16:	f63f af60 	bhi.w	80039da <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b1a:	682b      	ldr	r3, [r5, #0]
 8003b1c:	0199      	lsls	r1, r3, #6
 8003b1e:	d4f6      	bmi.n	8003b0e <HAL_RCC_OscConfig+0x3a2>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b20:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8003b24:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003b26:	430b      	orrs	r3, r1
 8003b28:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8003b2c:	e9d4 200a 	ldrd	r2, r0, [r4, #40]	@ 0x28
 8003b30:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8003b32:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8003b36:	0852      	lsrs	r2, r2, #1
 8003b38:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8003b3c:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 8003b3e:	490c      	ldr	r1, [pc, #48]	@ (8003b70 <HAL_RCC_OscConfig+0x404>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8003b44:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b46:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8003b48:	660a      	str	r2, [r1, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8003b4a:	f7ff f8d5 	bl	8002cf8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b4e:	4d07      	ldr	r5, [pc, #28]	@ (8003b6c <HAL_RCC_OscConfig+0x400>)
        tickstart = HAL_GetTick();
 8003b50:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b52:	e005      	b.n	8003b60 <HAL_RCC_OscConfig+0x3f4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b54:	f7ff f8d0 	bl	8002cf8 <HAL_GetTick>
 8003b58:	1b00      	subs	r0, r0, r4
 8003b5a:	2802      	cmp	r0, #2
 8003b5c:	f63f af3d 	bhi.w	80039da <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b60:	682b      	ldr	r3, [r5, #0]
 8003b62:	019a      	lsls	r2, r3, #6
 8003b64:	d5f6      	bpl.n	8003b54 <HAL_RCC_OscConfig+0x3e8>
 8003b66:	e6c5      	b.n	80038f4 <HAL_RCC_OscConfig+0x188>
    return HAL_ERROR;
 8003b68:	2001      	movs	r0, #1
}
 8003b6a:	4770      	bx	lr
 8003b6c:	40023800 	.word	0x40023800
 8003b70:	42470000 	.word	0x42470000

08003b74 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b74:	2800      	cmp	r0, #0
 8003b76:	f000 8086 	beq.w	8003c86 <HAL_TIM_Base_Init+0x112>
{
 8003b7a:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b7c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003b80:	4604      	mov	r4, r0
 8003b82:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d078      	beq.n	8003c7c <HAL_TIM_Base_Init+0x108>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b8a:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b8c:	493f      	ldr	r1, [pc, #252]	@ (8003c8c <HAL_TIM_Base_Init+0x118>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003b8e:	2302      	movs	r3, #2
 8003b90:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b94:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8003b96:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b98:	d05c      	beq.n	8003c54 <HAL_TIM_Base_Init+0xe0>
 8003b9a:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8003b9e:	d030      	beq.n	8003c02 <HAL_TIM_Base_Init+0x8e>
 8003ba0:	f5a1 417c 	sub.w	r1, r1, #64512	@ 0xfc00
 8003ba4:	428a      	cmp	r2, r1
 8003ba6:	d02c      	beq.n	8003c02 <HAL_TIM_Base_Init+0x8e>
 8003ba8:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8003bac:	428a      	cmp	r2, r1
 8003bae:	d028      	beq.n	8003c02 <HAL_TIM_Base_Init+0x8e>
 8003bb0:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8003bb4:	428a      	cmp	r2, r1
 8003bb6:	d024      	beq.n	8003c02 <HAL_TIM_Base_Init+0x8e>
 8003bb8:	f501 4178 	add.w	r1, r1, #63488	@ 0xf800
 8003bbc:	428a      	cmp	r2, r1
 8003bbe:	d049      	beq.n	8003c54 <HAL_TIM_Base_Init+0xe0>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003bc0:	f501 5170 	add.w	r1, r1, #15360	@ 0x3c00
 8003bc4:	428a      	cmp	r2, r1
 8003bc6:	d020      	beq.n	8003c0a <HAL_TIM_Base_Init+0x96>
 8003bc8:	4931      	ldr	r1, [pc, #196]	@ (8003c90 <HAL_TIM_Base_Init+0x11c>)
 8003bca:	428a      	cmp	r2, r1
 8003bcc:	d01d      	beq.n	8003c0a <HAL_TIM_Base_Init+0x96>
 8003bce:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8003bd2:	428a      	cmp	r2, r1
 8003bd4:	d019      	beq.n	8003c0a <HAL_TIM_Base_Init+0x96>
 8003bd6:	f5a1 3198 	sub.w	r1, r1, #77824	@ 0x13000
 8003bda:	428a      	cmp	r2, r1
 8003bdc:	d015      	beq.n	8003c0a <HAL_TIM_Base_Init+0x96>
 8003bde:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8003be2:	428a      	cmp	r2, r1
 8003be4:	d011      	beq.n	8003c0a <HAL_TIM_Base_Init+0x96>
 8003be6:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8003bea:	428a      	cmp	r2, r1
 8003bec:	d00d      	beq.n	8003c0a <HAL_TIM_Base_Init+0x96>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003bee:	69a5      	ldr	r5, [r4, #24]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003bf0:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003bf2:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003bf4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003bf8:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8003bfa:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003bfc:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003bfe:	6291      	str	r1, [r2, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c00:	e010      	b.n	8003c24 <HAL_TIM_Base_Init+0xb0>
    tmpcr1 |= Structure->CounterMode;
 8003c02:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003c08:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c0a:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c0c:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c12:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c14:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c18:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c1a:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8003c1c:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8003c1e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c20:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003c22:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c24:	2301      	movs	r3, #1
 8003c26:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c28:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c2c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8003c30:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8003c34:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8003c38:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c3c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003c40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003c44:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8003c48:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003c4c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8003c50:	2000      	movs	r0, #0
}
 8003c52:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8003c54:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c56:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003c5c:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c62:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c64:	69a1      	ldr	r1, [r4, #24]
 8003c66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003c6a:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8003c6c:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c6e:	68e3      	ldr	r3, [r4, #12]
 8003c70:	62d3      	str	r3, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003c72:	6863      	ldr	r3, [r4, #4]
 8003c74:	6293      	str	r3, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8003c76:	6963      	ldr	r3, [r4, #20]
 8003c78:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c7a:	e7d3      	b.n	8003c24 <HAL_TIM_Base_Init+0xb0>
    htim->Lock = HAL_UNLOCKED;
 8003c7c:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003c80:	f7fe fa32 	bl	80020e8 <HAL_TIM_Base_MspInit>
 8003c84:	e781      	b.n	8003b8a <HAL_TIM_Base_Init+0x16>
    return HAL_ERROR;
 8003c86:	2001      	movs	r0, #1
}
 8003c88:	4770      	bx	lr
 8003c8a:	bf00      	nop
 8003c8c:	40010000 	.word	0x40010000
 8003c90:	40014400 	.word	0x40014400

08003c94 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003c94:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d12f      	bne.n	8003cfc <HAL_TIM_Base_Start_IT+0x68>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003c9c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c9e:	4918      	ldr	r1, [pc, #96]	@ (8003d00 <HAL_TIM_Base_Start_IT+0x6c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003ca0:	2202      	movs	r2, #2
 8003ca2:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003ca6:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ca8:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003caa:	f042 0201 	orr.w	r2, r2, #1
 8003cae:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cb0:	d019      	beq.n	8003ce6 <HAL_TIM_Base_Start_IT+0x52>
 8003cb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cb6:	d016      	beq.n	8003ce6 <HAL_TIM_Base_Start_IT+0x52>
 8003cb8:	4a12      	ldr	r2, [pc, #72]	@ (8003d04 <HAL_TIM_Base_Start_IT+0x70>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d013      	beq.n	8003ce6 <HAL_TIM_Base_Start_IT+0x52>
 8003cbe:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d00f      	beq.n	8003ce6 <HAL_TIM_Base_Start_IT+0x52>
 8003cc6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d00b      	beq.n	8003ce6 <HAL_TIM_Base_Start_IT+0x52>
 8003cce:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d007      	beq.n	8003ce6 <HAL_TIM_Base_Start_IT+0x52>
 8003cd6:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d003      	beq.n	8003ce6 <HAL_TIM_Base_Start_IT+0x52>
 8003cde:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d104      	bne.n	8003cf0 <HAL_TIM_Base_Start_IT+0x5c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ce6:	689a      	ldr	r2, [r3, #8]
 8003ce8:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cec:	2a06      	cmp	r2, #6
 8003cee:	d003      	beq.n	8003cf8 <HAL_TIM_Base_Start_IT+0x64>
      __HAL_TIM_ENABLE(htim);
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	f042 0201 	orr.w	r2, r2, #1
 8003cf6:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003cf8:	2000      	movs	r0, #0
 8003cfa:	4770      	bx	lr
    return HAL_ERROR;
 8003cfc:	2001      	movs	r0, #1
}
 8003cfe:	4770      	bx	lr
 8003d00:	40010000 	.word	0x40010000
 8003d04:	40000400 	.word	0x40000400

08003d08 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8003d08:	4770      	bx	lr
 8003d0a:	bf00      	nop

08003d0c <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8003d0c:	2800      	cmp	r0, #0
 8003d0e:	f000 8086 	beq.w	8003e1e <HAL_TIM_PWM_Init+0x112>
{
 8003d12:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8003d14:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003d18:	4604      	mov	r4, r0
 8003d1a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d078      	beq.n	8003e14 <HAL_TIM_PWM_Init+0x108>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d22:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d24:	493f      	ldr	r1, [pc, #252]	@ (8003e24 <HAL_TIM_PWM_Init+0x118>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003d26:	2302      	movs	r3, #2
 8003d28:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d2c:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8003d2e:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d30:	d05c      	beq.n	8003dec <HAL_TIM_PWM_Init+0xe0>
 8003d32:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8003d36:	d030      	beq.n	8003d9a <HAL_TIM_PWM_Init+0x8e>
 8003d38:	f5a1 417c 	sub.w	r1, r1, #64512	@ 0xfc00
 8003d3c:	428a      	cmp	r2, r1
 8003d3e:	d02c      	beq.n	8003d9a <HAL_TIM_PWM_Init+0x8e>
 8003d40:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8003d44:	428a      	cmp	r2, r1
 8003d46:	d028      	beq.n	8003d9a <HAL_TIM_PWM_Init+0x8e>
 8003d48:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8003d4c:	428a      	cmp	r2, r1
 8003d4e:	d024      	beq.n	8003d9a <HAL_TIM_PWM_Init+0x8e>
 8003d50:	f501 4178 	add.w	r1, r1, #63488	@ 0xf800
 8003d54:	428a      	cmp	r2, r1
 8003d56:	d049      	beq.n	8003dec <HAL_TIM_PWM_Init+0xe0>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d58:	f501 5170 	add.w	r1, r1, #15360	@ 0x3c00
 8003d5c:	428a      	cmp	r2, r1
 8003d5e:	d020      	beq.n	8003da2 <HAL_TIM_PWM_Init+0x96>
 8003d60:	4931      	ldr	r1, [pc, #196]	@ (8003e28 <HAL_TIM_PWM_Init+0x11c>)
 8003d62:	428a      	cmp	r2, r1
 8003d64:	d01d      	beq.n	8003da2 <HAL_TIM_PWM_Init+0x96>
 8003d66:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8003d6a:	428a      	cmp	r2, r1
 8003d6c:	d019      	beq.n	8003da2 <HAL_TIM_PWM_Init+0x96>
 8003d6e:	f5a1 3198 	sub.w	r1, r1, #77824	@ 0x13000
 8003d72:	428a      	cmp	r2, r1
 8003d74:	d015      	beq.n	8003da2 <HAL_TIM_PWM_Init+0x96>
 8003d76:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8003d7a:	428a      	cmp	r2, r1
 8003d7c:	d011      	beq.n	8003da2 <HAL_TIM_PWM_Init+0x96>
 8003d7e:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8003d82:	428a      	cmp	r2, r1
 8003d84:	d00d      	beq.n	8003da2 <HAL_TIM_PWM_Init+0x96>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d86:	69a5      	ldr	r5, [r4, #24]
  TIMx->PSC = Structure->Prescaler;
 8003d88:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d8a:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d90:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8003d92:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d94:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003d96:	6291      	str	r1, [r2, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d98:	e010      	b.n	8003dbc <HAL_TIM_PWM_Init+0xb0>
    tmpcr1 |= Structure->CounterMode;
 8003d9a:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003da0:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003da2:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003da4:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003da6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003daa:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003dac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003db0:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003db2:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8003db4:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8003db6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003db8:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003dba:	6291      	str	r1, [r2, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003dc0:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dc4:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8003dc8:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8003dcc:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8003dd0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dd4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003dd8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003ddc:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8003de0:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003de4:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8003de8:	2000      	movs	r0, #0
}
 8003dea:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8003dec:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003dee:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003df0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003df4:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8003df6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003dfa:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003dfc:	69a1      	ldr	r1, [r4, #24]
 8003dfe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003e02:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8003e04:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e06:	68e3      	ldr	r3, [r4, #12]
 8003e08:	62d3      	str	r3, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003e0a:	6863      	ldr	r3, [r4, #4]
 8003e0c:	6293      	str	r3, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8003e0e:	6963      	ldr	r3, [r4, #20]
 8003e10:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e12:	e7d3      	b.n	8003dbc <HAL_TIM_PWM_Init+0xb0>
    htim->Lock = HAL_UNLOCKED;
 8003e14:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003e18:	f7ff ff76 	bl	8003d08 <HAL_TIM_PWM_MspInit>
 8003e1c:	e781      	b.n	8003d22 <HAL_TIM_PWM_Init+0x16>
    return HAL_ERROR;
 8003e1e:	2001      	movs	r0, #1
}
 8003e20:	4770      	bx	lr
 8003e22:	bf00      	nop
 8003e24:	40010000 	.word	0x40010000
 8003e28:	40014400 	.word	0x40014400

08003e2c <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8003e2c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	f000 80c6 	beq.w	8003fc2 <HAL_TIM_PWM_ConfigChannel+0x196>
 8003e36:	2301      	movs	r3, #1
{
 8003e38:	b570      	push	{r4, r5, r6, lr}
 8003e3a:	4684      	mov	ip, r0
  __HAL_LOCK(htim);
 8003e3c:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8003e40:	2a0c      	cmp	r2, #12
 8003e42:	d808      	bhi.n	8003e56 <HAL_TIM_PWM_ConfigChannel+0x2a>
 8003e44:	e8df f002 	tbb	[pc, r2]
 8003e48:	0707073e 	.word	0x0707073e
 8003e4c:	07070767 	.word	0x07070767
 8003e50:	07070793 	.word	0x07070793
 8003e54:	0c          	.byte	0x0c
 8003e55:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 8003e56:	2300      	movs	r3, #0
 8003e58:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
  switch (Channel)
 8003e5c:	2001      	movs	r0, #1
}
 8003e5e:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003e60:	6803      	ldr	r3, [r0, #0]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e62:	680d      	ldr	r5, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003e64:	6a1a      	ldr	r2, [r3, #32]
 8003e66:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003e6a:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8003e6c:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8003e6e:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8003e70:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003e72:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e76:	ea40 2005 	orr.w	r0, r0, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003e7a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8003e7c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003e80:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e84:	4d6a      	ldr	r5, [pc, #424]	@ (8004030 <HAL_TIM_PWM_ConfigChannel+0x204>)
 8003e86:	42ab      	cmp	r3, r5
 8003e88:	f000 80bc 	beq.w	8004004 <HAL_TIM_PWM_ConfigChannel+0x1d8>
 8003e8c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8003e90:	42ab      	cmp	r3, r5
 8003e92:	f000 80b7 	beq.w	8004004 <HAL_TIM_PWM_ConfigChannel+0x1d8>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e96:	605c      	str	r4, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e98:	61d8      	str	r0, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003e9a:	6848      	ldr	r0, [r1, #4]
 8003e9c:	6418      	str	r0, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e9e:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003ea0:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003ea2:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003ea4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ea8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003eaa:	69da      	ldr	r2, [r3, #28]
 8003eac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003eb0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003eb2:	69da      	ldr	r2, [r3, #28]
 8003eb4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003eb8:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8003eba:	2300      	movs	r3, #0
 8003ebc:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8003ec0:	2000      	movs	r0, #0
}
 8003ec2:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003ec4:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8003ec6:	680d      	ldr	r5, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ec8:	6a1a      	ldr	r2, [r3, #32]
 8003eca:	f022 0201 	bic.w	r2, r2, #1
 8003ece:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8003ed0:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8003ed2:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8003ed4:	6998      	ldr	r0, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ed6:	f020 0073 	bic.w	r0, r0, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003eda:	4328      	orrs	r0, r5
  tmpccer |= OC_Config->OCPolarity;
 8003edc:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8003ede:	f022 0202 	bic.w	r2, r2, #2
  tmpccer |= OC_Config->OCPolarity;
 8003ee2:	432a      	orrs	r2, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003ee4:	4d52      	ldr	r5, [pc, #328]	@ (8004030 <HAL_TIM_PWM_ConfigChannel+0x204>)
 8003ee6:	42ab      	cmp	r3, r5
 8003ee8:	d06d      	beq.n	8003fc6 <HAL_TIM_PWM_ConfigChannel+0x19a>
 8003eea:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8003eee:	42ab      	cmp	r3, r5
 8003ef0:	d069      	beq.n	8003fc6 <HAL_TIM_PWM_ConfigChannel+0x19a>
  TIMx->CR2 = tmpcr2;
 8003ef2:	605c      	str	r4, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003ef4:	6198      	str	r0, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8003ef6:	6848      	ldr	r0, [r1, #4]
 8003ef8:	6358      	str	r0, [r3, #52]	@ 0x34
  TIMx->CCER = tmpccer;
 8003efa:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003efc:	699a      	ldr	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003efe:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003f00:	f042 0208 	orr.w	r2, r2, #8
 8003f04:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003f06:	699a      	ldr	r2, [r3, #24]
 8003f08:	f022 0204 	bic.w	r2, r2, #4
 8003f0c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003f0e:	699a      	ldr	r2, [r3, #24]
 8003f10:	430a      	orrs	r2, r1
 8003f12:	619a      	str	r2, [r3, #24]
      break;
 8003f14:	e7d1      	b.n	8003eba <HAL_TIM_PWM_ConfigChannel+0x8e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003f16:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f18:	680d      	ldr	r5, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f1a:	6a1a      	ldr	r2, [r3, #32]
 8003f1c:	f022 0210 	bic.w	r2, r2, #16
 8003f20:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8003f22:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8003f24:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8003f26:	6998      	ldr	r0, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003f28:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f2c:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003f30:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8003f32:	f022 0220 	bic.w	r2, r2, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003f36:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003f3a:	4d3d      	ldr	r5, [pc, #244]	@ (8004030 <HAL_TIM_PWM_ConfigChannel+0x204>)
 8003f3c:	42ab      	cmp	r3, r5
 8003f3e:	d051      	beq.n	8003fe4 <HAL_TIM_PWM_ConfigChannel+0x1b8>
 8003f40:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8003f44:	42ab      	cmp	r3, r5
 8003f46:	d04d      	beq.n	8003fe4 <HAL_TIM_PWM_ConfigChannel+0x1b8>
  TIMx->CR2 = tmpcr2;
 8003f48:	605c      	str	r4, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003f4a:	6198      	str	r0, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003f4c:	6848      	ldr	r0, [r1, #4]
 8003f4e:	6398      	str	r0, [r3, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8003f50:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003f52:	699a      	ldr	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003f54:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003f56:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003f5c:	699a      	ldr	r2, [r3, #24]
 8003f5e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003f64:	699a      	ldr	r2, [r3, #24]
 8003f66:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003f6a:	619a      	str	r2, [r3, #24]
      break;
 8003f6c:	e7a5      	b.n	8003eba <HAL_TIM_PWM_ConfigChannel+0x8e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003f6e:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8003f70:	680d      	ldr	r5, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003f72:	6a1a      	ldr	r2, [r3, #32]
 8003f74:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003f78:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8003f7a:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8003f7c:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8003f7e:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003f80:	f020 0073 	bic.w	r0, r0, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003f84:	4328      	orrs	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003f86:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8003f88:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003f8c:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003f90:	4d27      	ldr	r5, [pc, #156]	@ (8004030 <HAL_TIM_PWM_ConfigChannel+0x204>)
 8003f92:	42ab      	cmp	r3, r5
 8003f94:	d03c      	beq.n	8004010 <HAL_TIM_PWM_ConfigChannel+0x1e4>
 8003f96:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8003f9a:	42ab      	cmp	r3, r5
 8003f9c:	d038      	beq.n	8004010 <HAL_TIM_PWM_ConfigChannel+0x1e4>
  TIMx->CR2 = tmpcr2;
 8003f9e:	605c      	str	r4, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003fa0:	61d8      	str	r0, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8003fa2:	6848      	ldr	r0, [r1, #4]
 8003fa4:	63d8      	str	r0, [r3, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 8003fa6:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003fa8:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003faa:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003fac:	f042 0208 	orr.w	r2, r2, #8
 8003fb0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003fb2:	69da      	ldr	r2, [r3, #28]
 8003fb4:	f022 0204 	bic.w	r2, r2, #4
 8003fb8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003fba:	69da      	ldr	r2, [r3, #28]
 8003fbc:	430a      	orrs	r2, r1
 8003fbe:	61da      	str	r2, [r3, #28]
      break;
 8003fc0:	e77b      	b.n	8003eba <HAL_TIM_PWM_ConfigChannel+0x8e>
  __HAL_LOCK(htim);
 8003fc2:	2002      	movs	r0, #2
}
 8003fc4:	4770      	bx	lr
    tmpccer |= OC_Config->OCNPolarity;
 8003fc6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8003fc8:	f022 0208 	bic.w	r2, r2, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003fcc:	432a      	orrs	r2, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 8003fce:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003fd2:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8003fd6:	ea46 0e05 	orr.w	lr, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8003fda:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8003fde:	ea4e 0404 	orr.w	r4, lr, r4
 8003fe2:	e786      	b.n	8003ef2 <HAL_TIM_PWM_ConfigChannel+0xc6>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003fe4:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8003fe6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003fea:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003fee:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003ff2:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003ff6:	ea46 0e05 	orr.w	lr, r6, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8003ffa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003ffe:	ea44 048e 	orr.w	r4, r4, lr, lsl #2
 8004002:	e7a1      	b.n	8003f48 <HAL_TIM_PWM_ConfigChannel+0x11c>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004004:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004006:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800400a:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 800400e:	e742      	b.n	8003e96 <HAL_TIM_PWM_ConfigChannel+0x6a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004010:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8004012:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004016:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800401a:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800401e:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004022:	ea46 0e05 	orr.w	lr, r6, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 8004026:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800402a:	ea44 140e 	orr.w	r4, r4, lr, lsl #4
 800402e:	e7b6      	b.n	8003f9e <HAL_TIM_PWM_ConfigChannel+0x172>
 8004030:	40010000 	.word	0x40010000

08004034 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8004034:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8004038:	2b01      	cmp	r3, #1
 800403a:	d071      	beq.n	8004120 <HAL_TIM_ConfigClockSource+0xec>
 800403c:	4602      	mov	r2, r0
{
 800403e:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8004040:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 8004042:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004044:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_LOCK(htim);
 8004048:	2001      	movs	r0, #1
 800404a:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 800404e:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004050:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004054:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 8004058:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 800405a:	680b      	ldr	r3, [r1, #0]
 800405c:	2b60      	cmp	r3, #96	@ 0x60
 800405e:	d061      	beq.n	8004124 <HAL_TIM_ConfigClockSource+0xf0>
 8004060:	d824      	bhi.n	80040ac <HAL_TIM_ConfigClockSource+0x78>
 8004062:	2b40      	cmp	r3, #64	@ 0x40
 8004064:	d077      	beq.n	8004156 <HAL_TIM_ConfigClockSource+0x122>
 8004066:	d94a      	bls.n	80040fe <HAL_TIM_ConfigClockSource+0xca>
 8004068:	2b50      	cmp	r3, #80	@ 0x50
 800406a:	d117      	bne.n	800409c <HAL_TIM_ConfigClockSource+0x68>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800406c:	684b      	ldr	r3, [r1, #4]
 800406e:	68c8      	ldr	r0, [r1, #12]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004070:	6a21      	ldr	r1, [r4, #32]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004072:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8004076:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004078:	6a23      	ldr	r3, [r4, #32]
 800407a:	f023 0301 	bic.w	r3, r3, #1
 800407e:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004080:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004082:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004086:	ea43 1300 	orr.w	r3, r3, r0, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800408a:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 800408c:	6221      	str	r1, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800408e:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004090:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004094:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004098:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800409a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800409c:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 800409e:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80040a0:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80040a4:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 80040a8:	bc30      	pop	{r4, r5}
 80040aa:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 80040ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040b0:	d0f3      	beq.n	800409a <HAL_TIM_ConfigClockSource+0x66>
 80040b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040b6:	d110      	bne.n	80040da <HAL_TIM_ConfigClockSource+0xa6>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80040b8:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80040bc:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80040be:	432b      	orrs	r3, r5
 80040c0:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040c2:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80040c6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80040ca:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80040cc:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80040ce:	68a3      	ldr	r3, [r4, #8]
 80040d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80040d4:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80040d6:	2000      	movs	r0, #0
 80040d8:	e7e0      	b.n	800409c <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 80040da:	2b70      	cmp	r3, #112	@ 0x70
 80040dc:	d1de      	bne.n	800409c <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80040de:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80040e2:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80040e4:	432b      	orrs	r3, r5
 80040e6:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040e8:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80040ec:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80040f0:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 80040f2:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 80040f4:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80040f6:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 80040fa:	60a3      	str	r3, [r4, #8]
      break;
 80040fc:	e7cd      	b.n	800409a <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 80040fe:	2b20      	cmp	r3, #32
 8004100:	d002      	beq.n	8004108 <HAL_TIM_ConfigClockSource+0xd4>
 8004102:	d909      	bls.n	8004118 <HAL_TIM_ConfigClockSource+0xe4>
 8004104:	2b30      	cmp	r3, #48	@ 0x30
 8004106:	d1c9      	bne.n	800409c <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr = TIMx->SMCR;
 8004108:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800410a:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800410e:	430b      	orrs	r3, r1
 8004110:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8004114:	60a3      	str	r3, [r4, #8]
}
 8004116:	e7c0      	b.n	800409a <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 8004118:	f033 0110 	bics.w	r1, r3, #16
 800411c:	d1be      	bne.n	800409c <HAL_TIM_ConfigClockSource+0x68>
 800411e:	e7f3      	b.n	8004108 <HAL_TIM_ConfigClockSource+0xd4>
  __HAL_LOCK(htim);
 8004120:	2002      	movs	r0, #2
}
 8004122:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004124:	6a23      	ldr	r3, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004126:	6848      	ldr	r0, [r1, #4]
 8004128:	68cd      	ldr	r5, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800412a:	f023 0310 	bic.w	r3, r3, #16
 800412e:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004130:	69a1      	ldr	r1, [r4, #24]
  tmpccer = TIMx->CCER;
 8004132:	6a23      	ldr	r3, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004134:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004138:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800413c:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004140:	ea41 3105 	orr.w	r1, r1, r5, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8004144:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 8004146:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8004148:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800414a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800414e:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 8004152:	60a3      	str	r3, [r4, #8]
}
 8004154:	e7a1      	b.n	800409a <HAL_TIM_ConfigClockSource+0x66>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004156:	684b      	ldr	r3, [r1, #4]
 8004158:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 800415a:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800415c:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8004160:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004162:	6a23      	ldr	r3, [r4, #32]
 8004164:	f023 0301 	bic.w	r3, r3, #1
 8004168:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800416a:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800416c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004170:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8004174:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8004176:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8004178:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800417a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800417e:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 8004182:	60a3      	str	r3, [r4, #8]
}
 8004184:	e789      	b.n	800409a <HAL_TIM_ConfigClockSource+0x66>
 8004186:	bf00      	nop

08004188 <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 8004188:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 800418c:	2a01      	cmp	r2, #1
 800418e:	d050      	beq.n	8004232 <HAL_TIM_SlaveConfigSynchro+0xaa>
 8004190:	4603      	mov	r3, r0
{
 8004192:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8004194:	2202      	movs	r2, #2
  tmpsmcr = htim->Instance->SMCR;
 8004196:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004198:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_LOCK(htim);
 800419c:	2001      	movs	r0, #1
 800419e:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80041a2:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80041a4:	6848      	ldr	r0, [r1, #4]
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80041a6:	680d      	ldr	r5, [r1, #0]
  tmpsmcr &= ~TIM_SMCR_TS;
 80041a8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80041ac:	4302      	orrs	r2, r0
  tmpsmcr &= ~TIM_SMCR_SMS;
 80041ae:	f022 0207 	bic.w	r2, r2, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80041b2:	432a      	orrs	r2, r5
  switch (sSlaveConfig->InputTrigger)
 80041b4:	2850      	cmp	r0, #80	@ 0x50
  htim->Instance->SMCR = tmpsmcr;
 80041b6:	60a2      	str	r2, [r4, #8]
  switch (sSlaveConfig->InputTrigger)
 80041b8:	d060      	beq.n	800427c <HAL_TIM_SlaveConfigSynchro+0xf4>
 80041ba:	d90f      	bls.n	80041dc <HAL_TIM_SlaveConfigSynchro+0x54>
 80041bc:	2860      	cmp	r0, #96	@ 0x60
 80041be:	d03a      	beq.n	8004236 <HAL_TIM_SlaveConfigSynchro+0xae>
 80041c0:	2870      	cmp	r0, #112	@ 0x70
 80041c2:	d10e      	bne.n	80041e2 <HAL_TIM_SlaveConfigSynchro+0x5a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80041c4:	e9d1 5202 	ldrd	r5, r2, [r1, #8]
  tmpsmcr = TIMx->SMCR;
 80041c8:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80041ca:	432a      	orrs	r2, r5
 80041cc:	690d      	ldr	r5, [r1, #16]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041ce:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80041d2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 80041d6:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 80041d8:	60a2      	str	r2, [r4, #8]
 80041da:	e00f      	b.n	80041fc <HAL_TIM_SlaveConfigSynchro+0x74>
  switch (sSlaveConfig->InputTrigger)
 80041dc:	2840      	cmp	r0, #64	@ 0x40
 80041de:	d03d      	beq.n	800425c <HAL_TIM_SlaveConfigSynchro+0xd4>
 80041e0:	d907      	bls.n	80041f2 <HAL_TIM_SlaveConfigSynchro+0x6a>
    htim->State = HAL_TIM_STATE_READY;
 80041e2:	2001      	movs	r0, #1
    __HAL_UNLOCK(htim);
 80041e4:	2200      	movs	r2, #0
    htim->State = HAL_TIM_STATE_READY;
 80041e6:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80041ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 80041ee:	bc30      	pop	{r4, r5}
 80041f0:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 80041f2:	2820      	cmp	r0, #32
 80041f4:	d002      	beq.n	80041fc <HAL_TIM_SlaveConfigSynchro+0x74>
 80041f6:	d912      	bls.n	800421e <HAL_TIM_SlaveConfigSynchro+0x96>
 80041f8:	2830      	cmp	r0, #48	@ 0x30
 80041fa:	d1f2      	bne.n	80041e2 <HAL_TIM_SlaveConfigSynchro+0x5a>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80041fc:	68e2      	ldr	r2, [r4, #12]
 80041fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004202:	60e2      	str	r2, [r4, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004204:	68e2      	ldr	r2, [r4, #12]
  __HAL_UNLOCK(htim);
 8004206:	2100      	movs	r1, #0
  htim->State = HAL_TIM_STATE_READY;
 8004208:	2501      	movs	r5, #1
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800420a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800420e:	60e2      	str	r2, [r4, #12]
  htim->State = HAL_TIM_STATE_READY;
 8004210:	f883 503d 	strb.w	r5, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8004214:	f883 103c 	strb.w	r1, [r3, #60]	@ 0x3c
  return HAL_OK;
 8004218:	4608      	mov	r0, r1
}
 800421a:	bc30      	pop	{r4, r5}
 800421c:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 800421e:	f030 0210 	bics.w	r2, r0, #16
 8004222:	d0eb      	beq.n	80041fc <HAL_TIM_SlaveConfigSynchro+0x74>
    htim->State = HAL_TIM_STATE_READY;
 8004224:	2001      	movs	r0, #1
    __HAL_UNLOCK(htim);
 8004226:	2200      	movs	r2, #0
    htim->State = HAL_TIM_STATE_READY;
 8004228:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 800422c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8004230:	e7dd      	b.n	80041ee <HAL_TIM_SlaveConfigSynchro+0x66>
  __HAL_LOCK(htim);
 8004232:	2002      	movs	r0, #2
}
 8004234:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004236:	6a22      	ldr	r2, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004238:	6888      	ldr	r0, [r1, #8]
 800423a:	690d      	ldr	r5, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800423c:	f022 0210 	bic.w	r2, r2, #16
 8004240:	6222      	str	r2, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004242:	69a1      	ldr	r1, [r4, #24]
  tmpccer = TIMx->CCER;
 8004244:	6a22      	ldr	r2, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004246:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800424a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800424e:	ea41 3105 	orr.w	r1, r1, r5, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 8004252:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 8004256:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 8004258:	6222      	str	r2, [r4, #32]
 800425a:	e7cf      	b.n	80041fc <HAL_TIM_SlaveConfigSynchro+0x74>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800425c:	2d05      	cmp	r5, #5
 800425e:	d0c0      	beq.n	80041e2 <HAL_TIM_SlaveConfigSynchro+0x5a>
      tmpccer = htim->Instance->CCER;
 8004260:	6a20      	ldr	r0, [r4, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004262:	6a22      	ldr	r2, [r4, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004264:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004266:	f022 0201 	bic.w	r2, r2, #1
 800426a:	6222      	str	r2, [r4, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800426c:	69a2      	ldr	r2, [r4, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800426e:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004272:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 8004276:	61a2      	str	r2, [r4, #24]
      htim->Instance->CCER = tmpccer;
 8004278:	6220      	str	r0, [r4, #32]
      break;
 800427a:	e7bf      	b.n	80041fc <HAL_TIM_SlaveConfigSynchro+0x74>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800427c:	688a      	ldr	r2, [r1, #8]
 800427e:	6908      	ldr	r0, [r1, #16]
  tmpccer = TIMx->CCER;
 8004280:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004282:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8004286:	4311      	orrs	r1, r2
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004288:	6a22      	ldr	r2, [r4, #32]
 800428a:	f022 0201 	bic.w	r2, r2, #1
 800428e:	6222      	str	r2, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004290:	69a2      	ldr	r2, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004292:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004296:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800429a:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 800429c:	6221      	str	r1, [r4, #32]
 800429e:	e7ad      	b.n	80041fc <HAL_TIM_SlaveConfigSynchro+0x74>

080042a0 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 80042a0:	4770      	bx	lr
 80042a2:	bf00      	nop

080042a4 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 80042a4:	4770      	bx	lr
 80042a6:	bf00      	nop

080042a8 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 80042a8:	4770      	bx	lr
 80042aa:	bf00      	nop

080042ac <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 80042ac:	4770      	bx	lr
 80042ae:	bf00      	nop

080042b0 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80042b0:	6803      	ldr	r3, [r0, #0]
 80042b2:	691a      	ldr	r2, [r3, #16]
 80042b4:	0791      	lsls	r1, r2, #30
{
 80042b6:	b510      	push	{r4, lr}
 80042b8:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80042ba:	d502      	bpl.n	80042c2 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80042bc:	68da      	ldr	r2, [r3, #12]
 80042be:	0792      	lsls	r2, r2, #30
 80042c0:	d45f      	bmi.n	8004382 <HAL_TIM_IRQHandler+0xd2>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80042c2:	691a      	ldr	r2, [r3, #16]
 80042c4:	0750      	lsls	r0, r2, #29
 80042c6:	d502      	bpl.n	80042ce <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80042c8:	68da      	ldr	r2, [r3, #12]
 80042ca:	0751      	lsls	r1, r2, #29
 80042cc:	d446      	bmi.n	800435c <HAL_TIM_IRQHandler+0xac>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80042ce:	691a      	ldr	r2, [r3, #16]
 80042d0:	0712      	lsls	r2, r2, #28
 80042d2:	d502      	bpl.n	80042da <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80042d4:	68da      	ldr	r2, [r3, #12]
 80042d6:	0710      	lsls	r0, r2, #28
 80042d8:	d42e      	bmi.n	8004338 <HAL_TIM_IRQHandler+0x88>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80042da:	691a      	ldr	r2, [r3, #16]
 80042dc:	06d2      	lsls	r2, r2, #27
 80042de:	d502      	bpl.n	80042e6 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80042e0:	68da      	ldr	r2, [r3, #12]
 80042e2:	06d0      	lsls	r0, r2, #27
 80042e4:	d418      	bmi.n	8004318 <HAL_TIM_IRQHandler+0x68>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80042e6:	691a      	ldr	r2, [r3, #16]
 80042e8:	07d1      	lsls	r1, r2, #31
 80042ea:	d502      	bpl.n	80042f2 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80042ec:	68da      	ldr	r2, [r3, #12]
 80042ee:	07d2      	lsls	r2, r2, #31
 80042f0:	d45d      	bmi.n	80043ae <HAL_TIM_IRQHandler+0xfe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80042f2:	691a      	ldr	r2, [r3, #16]
 80042f4:	0610      	lsls	r0, r2, #24
 80042f6:	d502      	bpl.n	80042fe <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80042f8:	68da      	ldr	r2, [r3, #12]
 80042fa:	0611      	lsls	r1, r2, #24
 80042fc:	d45f      	bmi.n	80043be <HAL_TIM_IRQHandler+0x10e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80042fe:	691a      	ldr	r2, [r3, #16]
 8004300:	0652      	lsls	r2, r2, #25
 8004302:	d502      	bpl.n	800430a <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004304:	68da      	ldr	r2, [r3, #12]
 8004306:	0650      	lsls	r0, r2, #25
 8004308:	d461      	bmi.n	80043ce <HAL_TIM_IRQHandler+0x11e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800430a:	691a      	ldr	r2, [r3, #16]
 800430c:	0691      	lsls	r1, r2, #26
 800430e:	d502      	bpl.n	8004316 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004310:	68da      	ldr	r2, [r3, #12]
 8004312:	0692      	lsls	r2, r2, #26
 8004314:	d443      	bmi.n	800439e <HAL_TIM_IRQHandler+0xee>
}
 8004316:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004318:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800431c:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800431e:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004320:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004322:	69db      	ldr	r3, [r3, #28]
 8004324:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8004328:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800432a:	d064      	beq.n	80043f6 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 800432c:	f7ff ffba 	bl	80042a4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004330:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004332:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004334:	7722      	strb	r2, [r4, #28]
 8004336:	e7d6      	b.n	80042e6 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004338:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800433c:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800433e:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004340:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004342:	69db      	ldr	r3, [r3, #28]
 8004344:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8004346:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004348:	d152      	bne.n	80043f0 <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800434a:	f7ff ffa9 	bl	80042a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800434e:	4620      	mov	r0, r4
 8004350:	f7ff ffaa 	bl	80042a8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004354:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004356:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004358:	7722      	strb	r2, [r4, #28]
 800435a:	e7be      	b.n	80042da <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800435c:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004360:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004362:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004364:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004366:	699b      	ldr	r3, [r3, #24]
 8004368:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800436c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800436e:	d13c      	bne.n	80043ea <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004370:	f7ff ff96 	bl	80042a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004374:	4620      	mov	r0, r4
 8004376:	f7ff ff97 	bl	80042a8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800437a:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800437c:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800437e:	7722      	strb	r2, [r4, #28]
 8004380:	e7a5      	b.n	80042ce <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004382:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004386:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004388:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800438a:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800438c:	699b      	ldr	r3, [r3, #24]
 800438e:	079b      	lsls	r3, r3, #30
 8004390:	d025      	beq.n	80043de <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 8004392:	f7ff ff87 	bl	80042a4 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004396:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004398:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800439a:	7722      	strb	r2, [r4, #28]
 800439c:	e791      	b.n	80042c2 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800439e:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80043a2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80043a4:	611a      	str	r2, [r3, #16]
}
 80043a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 80043aa:	f000 b9dd 	b.w	8004768 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80043ae:	f06f 0201 	mvn.w	r2, #1
 80043b2:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80043b4:	4620      	mov	r0, r4
 80043b6:	f7fc fb61 	bl	8000a7c <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80043ba:	6823      	ldr	r3, [r4, #0]
 80043bc:	e799      	b.n	80042f2 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80043be:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80043c2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80043c4:	4620      	mov	r0, r4
 80043c6:	f000 f9d1 	bl	800476c <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80043ca:	6823      	ldr	r3, [r4, #0]
 80043cc:	e797      	b.n	80042fe <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80043ce:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80043d2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80043d4:	4620      	mov	r0, r4
 80043d6:	f7ff ff69 	bl	80042ac <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80043da:	6823      	ldr	r3, [r4, #0]
 80043dc:	e795      	b.n	800430a <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80043de:	f7ff ff5f 	bl	80042a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043e2:	4620      	mov	r0, r4
 80043e4:	f7ff ff60 	bl	80042a8 <HAL_TIM_PWM_PulseFinishedCallback>
 80043e8:	e7d5      	b.n	8004396 <HAL_TIM_IRQHandler+0xe6>
        HAL_TIM_IC_CaptureCallback(htim);
 80043ea:	f7ff ff5b 	bl	80042a4 <HAL_TIM_IC_CaptureCallback>
 80043ee:	e7c4      	b.n	800437a <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 80043f0:	f7ff ff58 	bl	80042a4 <HAL_TIM_IC_CaptureCallback>
 80043f4:	e7ae      	b.n	8004354 <HAL_TIM_IRQHandler+0xa4>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043f6:	f7ff ff53 	bl	80042a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043fa:	4620      	mov	r0, r4
 80043fc:	f7ff ff54 	bl	80042a8 <HAL_TIM_PWM_PulseFinishedCallback>
 8004400:	e796      	b.n	8004330 <HAL_TIM_IRQHandler+0x80>
 8004402:	bf00      	nop

08004404 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004404:	4a35      	ldr	r2, [pc, #212]	@ (80044dc <TIM_Base_SetConfig+0xd8>)
  tmpcr1 = TIMx->CR1;
 8004406:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004408:	4290      	cmp	r0, r2
{
 800440a:	b410      	push	{r4}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800440c:	d04d      	beq.n	80044aa <TIM_Base_SetConfig+0xa6>
 800440e:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8004412:	d034      	beq.n	800447e <TIM_Base_SetConfig+0x7a>
 8004414:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8004418:	4290      	cmp	r0, r2
 800441a:	d030      	beq.n	800447e <TIM_Base_SetConfig+0x7a>
 800441c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004420:	4290      	cmp	r0, r2
 8004422:	d02c      	beq.n	800447e <TIM_Base_SetConfig+0x7a>
 8004424:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004428:	4290      	cmp	r0, r2
 800442a:	d028      	beq.n	800447e <TIM_Base_SetConfig+0x7a>
 800442c:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8004430:	4290      	cmp	r0, r2
 8004432:	d03a      	beq.n	80044aa <TIM_Base_SetConfig+0xa6>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004434:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8004438:	4290      	cmp	r0, r2
 800443a:	d024      	beq.n	8004486 <TIM_Base_SetConfig+0x82>
 800443c:	4a28      	ldr	r2, [pc, #160]	@ (80044e0 <TIM_Base_SetConfig+0xdc>)
 800443e:	4290      	cmp	r0, r2
 8004440:	d021      	beq.n	8004486 <TIM_Base_SetConfig+0x82>
 8004442:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004446:	4290      	cmp	r0, r2
 8004448:	d01d      	beq.n	8004486 <TIM_Base_SetConfig+0x82>
 800444a:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800444e:	4290      	cmp	r0, r2
 8004450:	d019      	beq.n	8004486 <TIM_Base_SetConfig+0x82>
 8004452:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004456:	4290      	cmp	r0, r2
 8004458:	d015      	beq.n	8004486 <TIM_Base_SetConfig+0x82>
 800445a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800445e:	4290      	cmp	r0, r2
 8004460:	d011      	beq.n	8004486 <TIM_Base_SetConfig+0x82>
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004462:	688c      	ldr	r4, [r1, #8]
  TIMx->PSC = Structure->Prescaler;
 8004464:	680a      	ldr	r2, [r1, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004466:	6949      	ldr	r1, [r1, #20]
 8004468:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800446c:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 800446e:	6003      	str	r3, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8004470:	2301      	movs	r3, #1
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004472:	62c4      	str	r4, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004474:	6282      	str	r2, [r0, #40]	@ 0x28
}
 8004476:	f85d 4b04 	ldr.w	r4, [sp], #4
  TIMx->EGR = TIM_EGR_UG;
 800447a:	6143      	str	r3, [r0, #20]
}
 800447c:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 800447e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004480:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004484:	4313      	orrs	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004486:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004488:	694a      	ldr	r2, [r1, #20]
    tmpcr1 &= ~TIM_CR1_CKD;
 800448a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800448e:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004490:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004494:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004496:	688c      	ldr	r4, [r1, #8]
  TIMx->PSC = Structure->Prescaler;
 8004498:	680a      	ldr	r2, [r1, #0]
  TIMx->CR1 = tmpcr1;
 800449a:	6003      	str	r3, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 800449c:	2301      	movs	r3, #1
  TIMx->ARR = (uint32_t)Structure->Period ;
 800449e:	62c4      	str	r4, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80044a0:	6282      	str	r2, [r0, #40]	@ 0x28
}
 80044a2:	f85d 4b04 	ldr.w	r4, [sp], #4
  TIMx->EGR = TIM_EGR_UG;
 80044a6:	6143      	str	r3, [r0, #20]
}
 80044a8:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80044aa:	684c      	ldr	r4, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044ac:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80044ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80044b2:	4323      	orrs	r3, r4
    tmpcr1 &= ~TIM_CR1_CKD;
 80044b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044b8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044ba:	694a      	ldr	r2, [r1, #20]
}
 80044bc:	f85d 4b04 	ldr.w	r4, [sp], #4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80044c4:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80044c6:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044c8:	688b      	ldr	r3, [r1, #8]
 80044ca:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80044cc:	680b      	ldr	r3, [r1, #0]
 80044ce:	6283      	str	r3, [r0, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80044d0:	690b      	ldr	r3, [r1, #16]
 80044d2:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 80044d4:	2301      	movs	r3, #1
 80044d6:	6143      	str	r3, [r0, #20]
}
 80044d8:	4770      	bx	lr
 80044da:	bf00      	nop
 80044dc:	40010000 	.word	0x40010000
 80044e0:	40014400 	.word	0x40014400

080044e4 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044e4:	6a03      	ldr	r3, [r0, #32]
 80044e6:	f023 0310 	bic.w	r3, r3, #16
 80044ea:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80044ec:	6a03      	ldr	r3, [r0, #32]
{
 80044ee:	b470      	push	{r4, r5, r6}
  tmpcr2 =  TIMx->CR2;
 80044f0:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80044f2:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044f4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80044f6:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044fa:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80044fe:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8004500:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004504:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004508:	4d0e      	ldr	r5, [pc, #56]	@ (8004544 <TIM_OC2_SetConfig+0x60>)
 800450a:	42a8      	cmp	r0, r5
 800450c:	d00a      	beq.n	8004524 <TIM_OC2_SetConfig+0x40>
 800450e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004512:	42a8      	cmp	r0, r5
 8004514:	d006      	beq.n	8004524 <TIM_OC2_SetConfig+0x40>
  TIMx->CCR2 = OC_Config->Pulse;
 8004516:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004518:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800451a:	6182      	str	r2, [r0, #24]
}
 800451c:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 800451e:	6381      	str	r1, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8004520:	6203      	str	r3, [r0, #32]
}
 8004522:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004524:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8004526:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800452a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800452e:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004532:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004536:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 800453a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800453e:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
 8004542:	e7e8      	b.n	8004516 <TIM_OC2_SetConfig+0x32>
 8004544:	40010000 	.word	0x40010000

08004548 <TIM_TI1_SetConfig>:
{
 8004548:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800454a:	6a04      	ldr	r4, [r0, #32]
 800454c:	f024 0401 	bic.w	r4, r4, #1
 8004550:	6204      	str	r4, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004552:	4c1b      	ldr	r4, [pc, #108]	@ (80045c0 <TIM_TI1_SetConfig+0x78>)
  tmpccmr1 = TIMx->CCMR1;
 8004554:	6985      	ldr	r5, [r0, #24]
  tmpccer = TIMx->CCER;
 8004556:	6a06      	ldr	r6, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004558:	42a0      	cmp	r0, r4
{
 800455a:	4694      	mov	ip, r2
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800455c:	d01c      	beq.n	8004598 <TIM_TI1_SetConfig+0x50>
 800455e:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8004562:	d019      	beq.n	8004598 <TIM_TI1_SetConfig+0x50>
 8004564:	4a17      	ldr	r2, [pc, #92]	@ (80045c4 <TIM_TI1_SetConfig+0x7c>)
 8004566:	4290      	cmp	r0, r2
 8004568:	d016      	beq.n	8004598 <TIM_TI1_SetConfig+0x50>
 800456a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800456e:	4290      	cmp	r0, r2
 8004570:	d012      	beq.n	8004598 <TIM_TI1_SetConfig+0x50>
 8004572:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004576:	4290      	cmp	r0, r2
 8004578:	d00e      	beq.n	8004598 <TIM_TI1_SetConfig+0x50>
 800457a:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 800457e:	4290      	cmp	r0, r2
 8004580:	d00a      	beq.n	8004598 <TIM_TI1_SetConfig+0x50>
 8004582:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8004586:	4290      	cmp	r0, r2
 8004588:	d006      	beq.n	8004598 <TIM_TI1_SetConfig+0x50>
 800458a:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 800458e:	4290      	cmp	r0, r2
 8004590:	d002      	beq.n	8004598 <TIM_TI1_SetConfig+0x50>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004592:	f045 0201 	orr.w	r2, r5, #1
 8004596:	e003      	b.n	80045a0 <TIM_TI1_SetConfig+0x58>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004598:	f025 0203 	bic.w	r2, r5, #3
    tmpccmr1 |= TIM_ICSelection;
 800459c:	ea42 020c 	orr.w	r2, r2, ip
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80045a0:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80045a2:	f026 0c0a 	bic.w	ip, r6, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80045a6:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80045aa:	b2db      	uxtb	r3, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80045ac:	f001 010a 	and.w	r1, r1, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80045b0:	4313      	orrs	r3, r2
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80045b2:	ea41 010c 	orr.w	r1, r1, ip
  TIMx->CCMR1 = tmpccmr1;
 80045b6:	6183      	str	r3, [r0, #24]
}
 80045b8:	bc70      	pop	{r4, r5, r6}
  TIMx->CCER = tmpccer;
 80045ba:	6201      	str	r1, [r0, #32]
}
 80045bc:	4770      	bx	lr
 80045be:	bf00      	nop
 80045c0:	40010000 	.word	0x40010000
 80045c4:	40000400 	.word	0x40000400

080045c8 <HAL_TIMEx_HallSensor_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file
   */
}
 80045c8:	4770      	bx	lr
 80045ca:	bf00      	nop

080045cc <HAL_TIMEx_HallSensor_Init>:
  if (htim == NULL)
 80045cc:	2800      	cmp	r0, #0
 80045ce:	d05f      	beq.n	8004690 <HAL_TIMEx_HallSensor_Init+0xc4>
{
 80045d0:	b530      	push	{r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80045d2:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
{
 80045d6:	b089      	sub	sp, #36	@ 0x24
 80045d8:	460d      	mov	r5, r1
 80045da:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80045dc:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d050      	beq.n	8004686 <HAL_TIMEx_HallSensor_Init+0xba>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045e4:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 80045e6:	2302      	movs	r3, #2
 80045e8:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045ec:	f851 0b04 	ldr.w	r0, [r1], #4
 80045f0:	f7ff ff08 	bl	8004404 <TIM_Base_SetConfig>
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 80045f4:	68ab      	ldr	r3, [r5, #8]
 80045f6:	6829      	ldr	r1, [r5, #0]
 80045f8:	6820      	ldr	r0, [r4, #0]
 80045fa:	2203      	movs	r2, #3
 80045fc:	f7ff ffa4 	bl	8004548 <TIM_TI1_SetConfig>
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004600:	6820      	ldr	r0, [r4, #0]
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8004602:	6869      	ldr	r1, [r5, #4]
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004604:	6983      	ldr	r3, [r0, #24]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8004606:	68ea      	ldr	r2, [r5, #12]
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004608:	f023 030c 	bic.w	r3, r3, #12
 800460c:	6183      	str	r3, [r0, #24]
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 800460e:	6983      	ldr	r3, [r0, #24]
 8004610:	430b      	orrs	r3, r1
 8004612:	6183      	str	r3, [r0, #24]
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8004614:	6843      	ldr	r3, [r0, #4]
 8004616:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800461a:	6043      	str	r3, [r0, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800461c:	6883      	ldr	r3, [r0, #8]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 800461e:	9202      	str	r2, [sp, #8]
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8004620:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004624:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8004626:	6883      	ldr	r3, [r0, #8]
 8004628:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800462c:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800462e:	6883      	ldr	r3, [r0, #8]
 8004630:	f023 0307 	bic.w	r3, r3, #7
 8004634:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8004636:	6883      	ldr	r3, [r0, #8]
 8004638:	f043 0304 	orr.w	r3, r3, #4
 800463c:	6083      	str	r3, [r0, #8]
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 800463e:	2500      	movs	r5, #0
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8004640:	a901      	add	r1, sp, #4
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8004642:	2370      	movs	r3, #112	@ 0x70
 8004644:	9301      	str	r3, [sp, #4]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004646:	e9cd 5505 	strd	r5, r5, [sp, #20]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 800464a:	e9cd 5503 	strd	r5, r5, [sp, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800464e:	9507      	str	r5, [sp, #28]
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8004650:	f7ff ff48 	bl	80044e4 <TIM_OC2_SetConfig>
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8004654:	6822      	ldr	r2, [r4, #0]
 8004656:	6851      	ldr	r1, [r2, #4]
 8004658:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 800465c:	6051      	str	r1, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 800465e:	6851      	ldr	r1, [r2, #4]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004660:	2301      	movs	r3, #1
  return HAL_OK;
 8004662:	4628      	mov	r0, r5
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8004664:	f041 0150 	orr.w	r1, r1, #80	@ 0x50
 8004668:	6051      	str	r1, [r2, #4]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800466a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800466e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004672:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004676:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800467a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  htim->State = HAL_TIM_STATE_READY;
 800467e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8004682:	b009      	add	sp, #36	@ 0x24
 8004684:	bd30      	pop	{r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 8004686:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIMEx_HallSensor_MspInit(htim);
 800468a:	f7ff ff9d 	bl	80045c8 <HAL_TIMEx_HallSensor_MspInit>
 800468e:	e7a9      	b.n	80045e4 <HAL_TIMEx_HallSensor_Init+0x18>
    return HAL_ERROR;
 8004690:	2001      	movs	r0, #1
}
 8004692:	4770      	bx	lr

08004694 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004694:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8004698:	2a01      	cmp	r2, #1
 800469a:	d037      	beq.n	800470c <HAL_TIMEx_MasterConfigSynchronization+0x78>
 800469c:	4603      	mov	r3, r0

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800469e:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80046a0:	2002      	movs	r0, #2
{
 80046a2:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 80046a4:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 80046a8:	6850      	ldr	r0, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80046aa:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 80046ac:	6894      	ldr	r4, [r2, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80046ae:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80046b2:	4328      	orrs	r0, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80046b4:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046b6:	4816      	ldr	r0, [pc, #88]	@ (8004710 <HAL_TIMEx_MasterConfigSynchronization+0x7c>)
 80046b8:	4282      	cmp	r2, r0
 80046ba:	d01a      	beq.n	80046f2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 80046bc:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80046c0:	d017      	beq.n	80046f2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 80046c2:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 80046c6:	4282      	cmp	r2, r0
 80046c8:	d013      	beq.n	80046f2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 80046ca:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 80046ce:	4282      	cmp	r2, r0
 80046d0:	d00f      	beq.n	80046f2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 80046d2:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 80046d6:	4282      	cmp	r2, r0
 80046d8:	d00b      	beq.n	80046f2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 80046da:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 80046de:	4282      	cmp	r2, r0
 80046e0:	d007      	beq.n	80046f2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 80046e2:	f500 5070 	add.w	r0, r0, #15360	@ 0x3c00
 80046e6:	4282      	cmp	r2, r0
 80046e8:	d003      	beq.n	80046f2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 80046ea:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 80046ee:	4282      	cmp	r2, r0
 80046f0:	d104      	bne.n	80046fc <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80046f2:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80046f4:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80046f8:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80046fa:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80046fc:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80046fe:	2201      	movs	r2, #1
 8004700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8004704:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8004708:	bc30      	pop	{r4, r5}
 800470a:	4770      	bx	lr
  __HAL_LOCK(htim);
 800470c:	2002      	movs	r0, #2
}
 800470e:	4770      	bx	lr
 8004710:	40010000 	.word	0x40010000

08004714 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004714:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8004718:	2b01      	cmp	r3, #1
 800471a:	d023      	beq.n	8004764 <HAL_TIMEx_ConfigBreakDeadTime+0x50>
{
 800471c:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800471e:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 8004722:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004726:	4602      	mov	r2, r0
 8004728:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800472a:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800472c:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800472e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004732:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004734:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004738:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800473a:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800473c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004740:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004742:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004744:	69cc      	ldr	r4, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004746:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800474a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800474c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004750:	6810      	ldr	r0, [r2, #0]

  __HAL_UNLOCK(htim);
 8004752:	2100      	movs	r1, #0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004754:	4323      	orrs	r3, r4
  htim->Instance->BDTR = tmpbdtr;
 8004756:	6443      	str	r3, [r0, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 8004758:	f882 103c 	strb.w	r1, [r2, #60]	@ 0x3c

  return HAL_OK;
 800475c:	4608      	mov	r0, r1
}
 800475e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004762:	4770      	bx	lr
  __HAL_LOCK(htim);
 8004764:	2002      	movs	r0, #2
}
 8004766:	4770      	bx	lr

08004768 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8004768:	4770      	bx	lr
 800476a:	bf00      	nop

0800476c <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 800476c:	4770      	bx	lr
 800476e:	bf00      	nop

08004770 <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004770:	2800      	cmp	r0, #0
 8004772:	f000 8086 	beq.w	8004882 <HAL_UART_Init+0x112>
{
 8004776:	b538      	push	{r3, r4, r5, lr}
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004778:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800477c:	4604      	mov	r4, r0
 800477e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8004782:	2b00      	cmp	r3, #0
 8004784:	d078      	beq.n	8004878 <HAL_UART_Init+0x108>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004786:	6823      	ldr	r3, [r4, #0]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004788:	68e0      	ldr	r0, [r4, #12]
  huart->gState = HAL_UART_STATE_BUSY;
 800478a:	2224      	movs	r2, #36	@ 0x24
 800478c:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  __HAL_UART_DISABLE(huart);
 8004790:	68da      	ldr	r2, [r3, #12]
 8004792:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004796:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004798:	6919      	ldr	r1, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800479a:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800479c:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 80047a0:	4301      	orrs	r1, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80047a2:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047a4:	6119      	str	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80047a6:	4302      	orrs	r2, r0
 80047a8:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 80047aa:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80047ac:	4302      	orrs	r2, r0
 80047ae:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1,
 80047b0:	f421 4116 	bic.w	r1, r1, #38400	@ 0x9600
 80047b4:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80047b8:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 80047ba:	430a      	orrs	r2, r1
 80047bc:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80047be:	695a      	ldr	r2, [r3, #20]
 80047c0:	69a0      	ldr	r0, [r4, #24]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80047c2:	4931      	ldr	r1, [pc, #196]	@ (8004888 <HAL_UART_Init+0x118>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80047c4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80047c8:	4302      	orrs	r2, r0
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80047ca:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80047cc:	615a      	str	r2, [r3, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80047ce:	d035      	beq.n	800483c <HAL_UART_Init+0xcc>
 80047d0:	4a2e      	ldr	r2, [pc, #184]	@ (800488c <HAL_UART_Init+0x11c>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d032      	beq.n	800483c <HAL_UART_Init+0xcc>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80047d6:	f7fe ff47 	bl	8003668 <HAL_RCC_GetPCLK1Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047da:	69e2      	ldr	r2, [r4, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80047dc:	2119      	movs	r1, #25
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047de:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80047e2:	e9d4 5300 	ldrd	r5, r3, [r4]
 80047e6:	fba0 0101 	umull	r0, r1, r0, r1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047ea:	d02a      	beq.n	8004842 <HAL_UART_Init+0xd2>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80047ec:	009a      	lsls	r2, r3, #2
 80047ee:	0f9b      	lsrs	r3, r3, #30
 80047f0:	f7fb fd0e 	bl	8000210 <__aeabi_uldivmod>
 80047f4:	4a26      	ldr	r2, [pc, #152]	@ (8004890 <HAL_UART_Init+0x120>)
 80047f6:	fba2 1300 	umull	r1, r3, r2, r0
 80047fa:	095b      	lsrs	r3, r3, #5
 80047fc:	2164      	movs	r1, #100	@ 0x64
 80047fe:	fb01 0013 	mls	r0, r1, r3, r0
 8004802:	0100      	lsls	r0, r0, #4
 8004804:	3032      	adds	r0, #50	@ 0x32
 8004806:	fba2 2000 	umull	r2, r0, r2, r0
 800480a:	011b      	lsls	r3, r3, #4
 800480c:	eb03 1350 	add.w	r3, r3, r0, lsr #5
 8004810:	60ab      	str	r3, [r5, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004812:	692b      	ldr	r3, [r5, #16]
 8004814:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8004818:	612b      	str	r3, [r5, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800481a:	696b      	ldr	r3, [r5, #20]
 800481c:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8004820:	616b      	str	r3, [r5, #20]
  __HAL_UART_ENABLE(huart);
 8004822:	68eb      	ldr	r3, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004824:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 8004826:	2220      	movs	r2, #32
  __HAL_UART_ENABLE(huart);
 8004828:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800482c:	60eb      	str	r3, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800482e:	6421      	str	r1, [r4, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004830:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004834:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
  return HAL_OK;
 8004838:	4608      	mov	r0, r1
}
 800483a:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 800483c:	f7fe ff24 	bl	8003688 <HAL_RCC_GetPCLK2Freq>
 8004840:	e7cb      	b.n	80047da <HAL_UART_Init+0x6a>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004842:	18da      	adds	r2, r3, r3
 8004844:	f04f 0300 	mov.w	r3, #0
 8004848:	415b      	adcs	r3, r3
 800484a:	f7fb fce1 	bl	8000210 <__aeabi_uldivmod>
 800484e:	4a10      	ldr	r2, [pc, #64]	@ (8004890 <HAL_UART_Init+0x120>)
 8004850:	fba2 3100 	umull	r3, r1, r2, r0
 8004854:	0949      	lsrs	r1, r1, #5
 8004856:	2364      	movs	r3, #100	@ 0x64
 8004858:	fb03 0311 	mls	r3, r3, r1, r0
 800485c:	00db      	lsls	r3, r3, #3
 800485e:	3332      	adds	r3, #50	@ 0x32
 8004860:	fba2 2303 	umull	r2, r3, r2, r3
 8004864:	f3c3 1242 	ubfx	r2, r3, #5, #3
 8004868:	091b      	lsrs	r3, r3, #4
 800486a:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800486e:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004872:	4413      	add	r3, r2
 8004874:	60ab      	str	r3, [r5, #8]
 8004876:	e7cc      	b.n	8004812 <HAL_UART_Init+0xa2>
    huart->Lock = HAL_UNLOCKED;
 8004878:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_UART_MspInit(huart);
 800487c:	f7fd fcc8 	bl	8002210 <HAL_UART_MspInit>
 8004880:	e781      	b.n	8004786 <HAL_UART_Init+0x16>
    return HAL_ERROR;
 8004882:	2001      	movs	r0, #1
}
 8004884:	4770      	bx	lr
 8004886:	bf00      	nop
 8004888:	40011000 	.word	0x40011000
 800488c:	40011400 	.word	0x40011400
 8004890:	51eb851f 	.word	0x51eb851f

08004894 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004894:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8004896:	f000 ff79 	bl	800578c <vTaskStartScheduler>
  
  return osOK;
}
 800489a:	2000      	movs	r0, #0
 800489c:	bd08      	pop	{r3, pc}
 800489e:	bf00      	nop

080048a0 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80048a0:	b570      	push	{r4, r5, r6, lr}
 80048a2:	4684      	mov	ip, r0
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80048a4:	6945      	ldr	r5, [r0, #20]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80048a6:	f8dc 2010 	ldr.w	r2, [ip, #16]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80048aa:	6840      	ldr	r0, [r0, #4]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80048ac:	f9bc e008 	ldrsh.w	lr, [ip, #8]
{
 80048b0:	460b      	mov	r3, r1
 80048b2:	b086      	sub	sp, #24
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80048b4:	f8dc 1000 	ldr.w	r1, [ip]
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80048b8:	b17d      	cbz	r5, 80048da <osThreadCreate+0x3a>
 80048ba:	f8dc 6018 	ldr.w	r6, [ip, #24]
 80048be:	b166      	cbz	r6, 80048da <osThreadCreate+0x3a>
  if (priority != osPriorityError) {
 80048c0:	f1be 0f84 	cmp.w	lr, #132	@ 0x84
    fpriority += (priority - osPriorityIdle);
 80048c4:	bf14      	ite	ne
 80048c6:	f10e 0403 	addne.w	r4, lr, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80048ca:	2400      	moveq	r4, #0
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80048cc:	e9cd 5601 	strd	r5, r6, [sp, #4]
 80048d0:	9400      	str	r4, [sp, #0]
 80048d2:	f000 fdaf 	bl	8005434 <xTaskCreateStatic>
    return NULL;
  }     
#endif
  
  return handle;
}
 80048d6:	b006      	add	sp, #24
 80048d8:	bd70      	pop	{r4, r5, r6, pc}
  if (priority != osPriorityError) {
 80048da:	f1be 0f84 	cmp.w	lr, #132	@ 0x84
    fpriority += (priority - osPriorityIdle);
 80048de:	bf14      	ite	ne
 80048e0:	f10e 0403 	addne.w	r4, lr, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80048e4:	2400      	moveq	r4, #0
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80048e6:	9400      	str	r4, [sp, #0]
 80048e8:	ac05      	add	r4, sp, #20
 80048ea:	b292      	uxth	r2, r2
 80048ec:	9401      	str	r4, [sp, #4]
 80048ee:	f000 fe51 	bl	8005594 <xTaskCreate>
 80048f2:	2801      	cmp	r0, #1
  return handle;
 80048f4:	bf0c      	ite	eq
 80048f6:	9805      	ldreq	r0, [sp, #20]
      return NULL;
 80048f8:	2000      	movne	r0, #0
}
 80048fa:	b006      	add	sp, #24
 80048fc:	bd70      	pop	{r4, r5, r6, pc}
 80048fe:	bf00      	nop

08004900 <osThreadGetPriority>:
* @param   thread_id     thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  current priority value of the thread function.
* @note   MUST REMAIN UNCHANGED: \b osThreadGetPriority shall be consistent in every CMSIS-RTOS.
*/
osPriority osThreadGetPriority (osThreadId thread_id)
{
 8004900:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004902:	f3ef 8305 	mrs	r3, IPSR
#if (INCLUDE_uxTaskPriorityGet == 1)
  if (inHandlerMode())
 8004906:	b133      	cbz	r3, 8004916 <osThreadGetPriority+0x16>
  {
    return makeCmsisPriority(uxTaskPriorityGetFromISR(thread_id));  
 8004908:	f000 ff24 	bl	8005754 <uxTaskPriorityGetFromISR>
  if ((fpriority - tskIDLE_PRIORITY) <= (osPriorityRealtime - osPriorityIdle)) {
 800490c:	2806      	cmp	r0, #6
 800490e:	d806      	bhi.n	800491e <osThreadGetPriority+0x1e>
    priority = (osPriority)((int)osPriorityIdle + (int)(fpriority - tskIDLE_PRIORITY));
 8004910:	3803      	subs	r0, #3
 8004912:	b200      	sxth	r0, r0
    return makeCmsisPriority(uxTaskPriorityGet(thread_id));
  }
#else
  return osPriorityError;
#endif
}
 8004914:	bd08      	pop	{r3, pc}
    return makeCmsisPriority(uxTaskPriorityGet(thread_id));
 8004916:	f000 ff09 	bl	800572c <uxTaskPriorityGet>
  if ((fpriority - tskIDLE_PRIORITY) <= (osPriorityRealtime - osPriorityIdle)) {
 800491a:	2806      	cmp	r0, #6
 800491c:	d9f8      	bls.n	8004910 <osThreadGetPriority+0x10>
  osPriority priority = osPriorityError;
 800491e:	2084      	movs	r0, #132	@ 0x84
}
 8004920:	bd08      	pop	{r3, pc}
 8004922:	bf00      	nop

08004924 <osTimerCreate>:
#endif

#else 
	return NULL;
#endif
}
 8004924:	2000      	movs	r0, #0
 8004926:	4770      	bx	lr

08004928 <osTimerStart>:

#else 
  result = osErrorOS;
#endif
  return result;
}
 8004928:	20ff      	movs	r0, #255	@ 0xff
 800492a:	4770      	bx	lr

0800492c <osTimerStop>:
  }
#else 
  result = osErrorOS;
#endif 
  return result;
}
 800492c:	20ff      	movs	r0, #255	@ 0xff
 800492e:	4770      	bx	lr

08004930 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004930:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004934:	4604      	mov	r4, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
 8004936:	f000 ffbd 	bl	80058b4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800493a:	4a51      	ldr	r2, [pc, #324]	@ (8004a80 <pvPortMalloc+0x150>)
 800493c:	6815      	ldr	r5, [r2, #0]
 800493e:	2d00      	cmp	r5, #0
 8004940:	d035      	beq.n	80049ae <pvPortMalloc+0x7e>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004942:	4b50      	ldr	r3, [pc, #320]	@ (8004a84 <pvPortMalloc+0x154>)
 8004944:	681e      	ldr	r6, [r3, #0]
 8004946:	4234      	tst	r4, r6
 8004948:	d12b      	bne.n	80049a2 <pvPortMalloc+0x72>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800494a:	b354      	cbz	r4, 80049a2 <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 800494c:	f104 0008 	add.w	r0, r4, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004950:	0764      	lsls	r4, r4, #29
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004952:	bf1c      	itt	ne
 8004954:	f020 0007 	bicne.w	r0, r0, #7
 8004958:	3008      	addne	r0, #8
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800495a:	b310      	cbz	r0, 80049a2 <pvPortMalloc+0x72>
 800495c:	f8df e138 	ldr.w	lr, [pc, #312]	@ 8004a98 <pvPortMalloc+0x168>
 8004960:	f8de c000 	ldr.w	ip, [lr]
 8004964:	4584      	cmp	ip, r0
 8004966:	d31c      	bcc.n	80049a2 <pvPortMalloc+0x72>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
 8004968:	4c47      	ldr	r4, [pc, #284]	@ (8004a88 <pvPortMalloc+0x158>)
 800496a:	6823      	ldr	r3, [r4, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800496c:	e003      	b.n	8004976 <pvPortMalloc+0x46>
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	b122      	cbz	r2, 800497c <pvPortMalloc+0x4c>
 8004972:	461c      	mov	r4, r3
 8004974:	4613      	mov	r3, r2
 8004976:	6859      	ldr	r1, [r3, #4]
 8004978:	4281      	cmp	r1, r0
 800497a:	d3f8      	bcc.n	800496e <pvPortMalloc+0x3e>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800497c:	42ab      	cmp	r3, r5
 800497e:	d010      	beq.n	80049a2 <pvPortMalloc+0x72>
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	6022      	str	r2, [r4, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004984:	1a0a      	subs	r2, r1, r0
 8004986:	2a10      	cmp	r2, #16
 8004988:	d946      	bls.n	8004a18 <pvPortMalloc+0xe8>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800498a:	181c      	adds	r4, r3, r0
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800498c:	0761      	lsls	r1, r4, #29
 800498e:	d02c      	beq.n	80049ea <pvPortMalloc+0xba>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004994:	f383 8811 	msr	BASEPRI, r3
 8004998:	f3bf 8f6f 	isb	sy
 800499c:	f3bf 8f4f 	dsb	sy
 80049a0:	e7fe      	b.n	80049a0 <pvPortMalloc+0x70>
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80049a2:	f000 ff8f 	bl	80058c4 <xTaskResumeAll>
void *pvReturn = NULL;
 80049a6:	2400      	movs	r4, #0
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
	return pvReturn;
}
 80049a8:	4620      	mov	r0, r4
 80049aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80049ae:	4b37      	ldr	r3, [pc, #220]	@ (8004a8c <pvPortMalloc+0x15c>)

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80049b0:	4835      	ldr	r0, [pc, #212]	@ (8004a88 <pvPortMalloc+0x158>)
	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80049b2:	4f34      	ldr	r7, [pc, #208]	@ (8004a84 <pvPortMalloc+0x154>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80049b4:	075d      	lsls	r5, r3, #29
	uxAddress -= xHeapStructSize;
 80049b6:	4d36      	ldr	r5, [pc, #216]	@ (8004a90 <pvPortMalloc+0x160>)
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80049b8:	bf18      	it	ne
 80049ba:	3307      	addne	r3, #7
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80049bc:	f025 0507 	bic.w	r5, r5, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80049c0:	bf18      	it	ne
 80049c2:	f023 0307 	bicne.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 80049c6:	6015      	str	r5, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80049c8:	4a32      	ldr	r2, [pc, #200]	@ (8004a94 <pvPortMalloc+0x164>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80049ca:	6003      	str	r3, [r0, #0]
 80049cc:	4619      	mov	r1, r3
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80049ce:	1aeb      	subs	r3, r5, r3
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80049d0:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80049d2:	4a31      	ldr	r2, [pc, #196]	@ (8004a98 <pvPortMalloc+0x168>)
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80049d4:	f04f 4600 	mov.w	r6, #2147483648	@ 0x80000000
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80049d8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80049da:	2200      	movs	r2, #0
 80049dc:	6042      	str	r2, [r0, #4]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80049de:	603e      	str	r6, [r7, #0]
	pxEnd->pxNextFreeBlock = NULL;
 80049e0:	e9c5 2200 	strd	r2, r2, [r5]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80049e4:	e9c1 5300 	strd	r5, r3, [r1]
}
 80049e8:	e7ad      	b.n	8004946 <pvPortMalloc+0x16>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80049ea:	6062      	str	r2, [r4, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80049ec:	4a26      	ldr	r2, [pc, #152]	@ (8004a88 <pvPortMalloc+0x158>)
						pxBlock->xBlockSize = xWantedSize;
 80049ee:	6058      	str	r0, [r3, #4]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80049f0:	4617      	mov	r7, r2
 80049f2:	6812      	ldr	r2, [r2, #0]
 80049f4:	4294      	cmp	r4, r2
 80049f6:	d8fb      	bhi.n	80049f0 <pvPortMalloc+0xc0>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80049f8:	6879      	ldr	r1, [r7, #4]
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80049fa:	f8d4 8004 	ldr.w	r8, [r4, #4]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80049fe:	eb07 0901 	add.w	r9, r7, r1
 8004a02:	454c      	cmp	r4, r9
 8004a04:	d028      	beq.n	8004a58 <pvPortMalloc+0x128>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004a06:	eb04 0108 	add.w	r1, r4, r8
 8004a0a:	428a      	cmp	r2, r1
 8004a0c:	d02e      	beq.n	8004a6c <pvPortMalloc+0x13c>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004a0e:	6022      	str	r2, [r4, #0]
 8004a10:	4601      	mov	r1, r0

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004a12:	42a7      	cmp	r7, r4
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004a14:	bf18      	it	ne
 8004a16:	603c      	strne	r4, [r7, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004a18:	481e      	ldr	r0, [pc, #120]	@ (8004a94 <pvPortMalloc+0x164>)
 8004a1a:	6804      	ldr	r4, [r0, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004a1c:	ebac 0201 	sub.w	r2, ip, r1
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004a20:	42a2      	cmp	r2, r4
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004a22:	bf38      	it	cc
 8004a24:	6002      	strcc	r2, [r0, #0]
					xNumberOfSuccessfulAllocations++;
 8004a26:	481d      	ldr	r0, [pc, #116]	@ (8004a9c <pvPortMalloc+0x16c>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004a28:	f8ce 2000 	str.w	r2, [lr]
					xNumberOfSuccessfulAllocations++;
 8004a2c:	6802      	ldr	r2, [r0, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004a2e:	4331      	orrs	r1, r6
					pxBlock->pxNextFreeBlock = NULL;
 8004a30:	2500      	movs	r5, #0
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004a32:	f103 0408 	add.w	r4, r3, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004a36:	6059      	str	r1, [r3, #4]
					xNumberOfSuccessfulAllocations++;
 8004a38:	3201      	adds	r2, #1
					pxBlock->pxNextFreeBlock = NULL;
 8004a3a:	601d      	str	r5, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004a3c:	6002      	str	r2, [r0, #0]
	( void ) xTaskResumeAll();
 8004a3e:	f000 ff41 	bl	80058c4 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004a42:	0763      	lsls	r3, r4, #29
 8004a44:	d0b0      	beq.n	80049a8 <pvPortMalloc+0x78>
 8004a46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a4a:	f383 8811 	msr	BASEPRI, r3
 8004a4e:	f3bf 8f6f 	isb	sy
 8004a52:	f3bf 8f4f 	dsb	sy
 8004a56:	e7fe      	b.n	8004a56 <pvPortMalloc+0x126>
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004a58:	4488      	add	r8, r1
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004a5a:	eb07 0108 	add.w	r1, r7, r8
 8004a5e:	428a      	cmp	r2, r1
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004a60:	f8c7 8004 	str.w	r8, [r7, #4]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004a64:	d001      	beq.n	8004a6a <pvPortMalloc+0x13a>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004a66:	6859      	ldr	r1, [r3, #4]
 8004a68:	e7d6      	b.n	8004a18 <pvPortMalloc+0xe8>
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004a6a:	463c      	mov	r4, r7
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004a6c:	42aa      	cmp	r2, r5
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004a6e:	bf1c      	itt	ne
 8004a70:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004a72:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004a74:	6022      	str	r2, [r4, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004a76:	bf1c      	itt	ne
 8004a78:	4441      	addne	r1, r8
 8004a7a:	6061      	strne	r1, [r4, #4]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004a7c:	6859      	ldr	r1, [r3, #4]
 8004a7e:	e7c8      	b.n	8004a12 <pvPortMalloc+0xe2>
 8004a80:	20000c3c 	.word	0x20000c3c
 8004a84:	20000c28 	.word	0x20000c28
 8004a88:	20000c40 	.word	0x20000c40
 8004a8c:	20000c48 	.word	0x20000c48
 8004a90:	20004840 	.word	0x20004840
 8004a94:	20000c34 	.word	0x20000c34
 8004a98:	20000c38 	.word	0x20000c38
 8004a9c:	20000c30 	.word	0x20000c30

08004aa0 <vPortFree>:
	if( pv != NULL )
 8004aa0:	b1d0      	cbz	r0, 8004ad8 <vPortFree+0x38>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004aa2:	4a2c      	ldr	r2, [pc, #176]	@ (8004b54 <vPortFree+0xb4>)
 8004aa4:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8004aa8:	6812      	ldr	r2, [r2, #0]
 8004aaa:	4213      	tst	r3, r2
 8004aac:	d00b      	beq.n	8004ac6 <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004aae:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8004ab2:	b191      	cbz	r1, 8004ada <vPortFree+0x3a>
 8004ab4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ab8:	f383 8811 	msr	BASEPRI, r3
 8004abc:	f3bf 8f6f 	isb	sy
 8004ac0:	f3bf 8f4f 	dsb	sy
 8004ac4:	e7fe      	b.n	8004ac4 <vPortFree+0x24>
 8004ac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aca:	f383 8811 	msr	BASEPRI, r3
 8004ace:	f3bf 8f6f 	isb	sy
 8004ad2:	f3bf 8f4f 	dsb	sy
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004ad6:	e7fe      	b.n	8004ad6 <vPortFree+0x36>
 8004ad8:	4770      	bx	lr
{
 8004ada:	b570      	push	{r4, r5, r6, lr}
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004adc:	ea23 0302 	bic.w	r3, r3, r2
{
 8004ae0:	b082      	sub	sp, #8
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004ae2:	f840 3c04 	str.w	r3, [r0, #-4]
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004ae6:	4c1c      	ldr	r4, [pc, #112]	@ (8004b58 <vPortFree+0xb8>)
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004ae8:	9001      	str	r0, [sp, #4]
				vTaskSuspendAll();
 8004aea:	f000 fee3 	bl	80058b4 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004aee:	9801      	ldr	r0, [sp, #4]
 8004af0:	6822      	ldr	r2, [r4, #0]
 8004af2:	f850 5c04 	ldr.w	r5, [r0, #-4]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004af6:	4b19      	ldr	r3, [pc, #100]	@ (8004b5c <vPortFree+0xbc>)
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004af8:	1951      	adds	r1, r2, r5
 8004afa:	6021      	str	r1, [r4, #0]
		puc -= xHeapStructSize;
 8004afc:	f1a0 0208 	sub.w	r2, r0, #8
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004b00:	4619      	mov	r1, r3
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	429a      	cmp	r2, r3
 8004b06:	d8fb      	bhi.n	8004b00 <vPortFree+0x60>
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004b08:	684e      	ldr	r6, [r1, #4]
 8004b0a:	198c      	adds	r4, r1, r6
 8004b0c:	42a2      	cmp	r2, r4
 8004b0e:	d011      	beq.n	8004b34 <vPortFree+0x94>
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004b10:	eb02 0e05 	add.w	lr, r2, r5
 8004b14:	4573      	cmp	r3, lr
 8004b16:	d013      	beq.n	8004b40 <vPortFree+0xa0>
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004b18:	f840 3c08 	str.w	r3, [r0, #-8]
	if( pxIterator != pxBlockToInsert )
 8004b1c:	4291      	cmp	r1, r2
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004b1e:	bf18      	it	ne
 8004b20:	600a      	strne	r2, [r1, #0]
					xNumberOfSuccessfulFrees++;
 8004b22:	4a0f      	ldr	r2, [pc, #60]	@ (8004b60 <vPortFree+0xc0>)
 8004b24:	6813      	ldr	r3, [r2, #0]
 8004b26:	3301      	adds	r3, #1
 8004b28:	6013      	str	r3, [r2, #0]
}
 8004b2a:	b002      	add	sp, #8
 8004b2c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				( void ) xTaskResumeAll();
 8004b30:	f000 bec8 	b.w	80058c4 <xTaskResumeAll>
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004b34:	4435      	add	r5, r6
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004b36:	194a      	adds	r2, r1, r5
 8004b38:	4293      	cmp	r3, r2
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004b3a:	604d      	str	r5, [r1, #4]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004b3c:	d1f1      	bne.n	8004b22 <vPortFree+0x82>
 8004b3e:	460a      	mov	r2, r1
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004b40:	4808      	ldr	r0, [pc, #32]	@ (8004b64 <vPortFree+0xc4>)
 8004b42:	6800      	ldr	r0, [r0, #0]
 8004b44:	4283      	cmp	r3, r0
 8004b46:	d003      	beq.n	8004b50 <vPortFree+0xb0>
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004b48:	e9d3 0400 	ldrd	r0, r4, [r3]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004b4c:	1963      	adds	r3, r4, r5
 8004b4e:	6053      	str	r3, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004b50:	6010      	str	r0, [r2, #0]
 8004b52:	e7e3      	b.n	8004b1c <vPortFree+0x7c>
 8004b54:	20000c28 	.word	0x20000c28
 8004b58:	20000c38 	.word	0x20000c38
 8004b5c:	20000c40 	.word	0x20000c40
 8004b60:	20000c2c 	.word	0x20000c2c
 8004b64:	20000c3c 	.word	0x20000c3c

08004b68 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b68:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004b6c:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004b70:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004b72:	e9c0 3101 	strd	r3, r1, [r0, #4]
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b76:	e9c0 3303 	strd	r3, r3, [r0, #12]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004b7a:	6002      	str	r2, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004b7c:	4770      	bx	lr
 8004b7e:	bf00      	nop

08004b80 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004b80:	2300      	movs	r3, #0
 8004b82:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004b84:	4770      	bx	lr
 8004b86:	bf00      	nop

08004b88 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8004b88:	6842      	ldr	r2, [r0, #4]
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8004b8a:	6803      	ldr	r3, [r0, #0]
{
 8004b8c:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004b8e:	6894      	ldr	r4, [r2, #8]
	( pxList->uxNumberOfItems )++;
 8004b90:	3301      	adds	r3, #1
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004b92:	e9c1 2401 	strd	r2, r4, [r1, #4]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004b96:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004b98:	6091      	str	r1, [r2, #8]
}
 8004b9a:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pxContainer = pxList;
 8004b9e:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8004ba0:	6003      	str	r3, [r0, #0]
}
 8004ba2:	4770      	bx	lr

08004ba4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004ba4:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004ba6:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004ba8:	1c6b      	adds	r3, r5, #1
 8004baa:	d010      	beq.n	8004bce <vListInsert+0x2a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004bac:	f100 0308 	add.w	r3, r0, #8
 8004bb0:	461c      	mov	r4, r3
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	42aa      	cmp	r2, r5
 8004bb8:	d9fa      	bls.n	8004bb0 <vListInsert+0xc>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8004bba:	6802      	ldr	r2, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8004bbc:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 8004bbe:	3201      	adds	r2, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004bc0:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004bc2:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8004bc4:	6061      	str	r1, [r4, #4]
	pxNewListItem->pxContainer = pxList;
 8004bc6:	6108      	str	r0, [r1, #16]
}
 8004bc8:	bc30      	pop	{r4, r5}
	( pxList->uxNumberOfItems )++;
 8004bca:	6002      	str	r2, [r0, #0]
}
 8004bcc:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8004bce:	6904      	ldr	r4, [r0, #16]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8004bd0:	6863      	ldr	r3, [r4, #4]
 8004bd2:	e7f2      	b.n	8004bba <vListInsert+0x16>

08004bd4 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004bd4:	6903      	ldr	r3, [r0, #16]
{
 8004bd6:	b410      	push	{r4}

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004bd8:	e9d0 1201 	ldrd	r1, r2, [r0, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004bdc:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004bde:	608a      	str	r2, [r1, #8]
	if( pxList->pxIndex == pxItemToRemove )
 8004be0:	4284      	cmp	r4, r0
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004be2:	6051      	str	r1, [r2, #4]
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004be4:	bf08      	it	eq
 8004be6:	605a      	streq	r2, [r3, #4]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
	( pxList->uxNumberOfItems )--;
 8004be8:	681a      	ldr	r2, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8004bea:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxContainer = NULL;
 8004bee:	2100      	movs	r1, #0
	( pxList->uxNumberOfItems )--;
 8004bf0:	3a01      	subs	r2, #1
	pxItemToRemove->pxContainer = NULL;
 8004bf2:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8004bf4:	601a      	str	r2, [r3, #0]
	return pxList->uxNumberOfItems;
 8004bf6:	6818      	ldr	r0, [r3, #0]
}
 8004bf8:	4770      	bx	lr
 8004bfa:	bf00      	nop

08004bfc <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004bfc:	4808      	ldr	r0, [pc, #32]	@ (8004c20 <prvPortStartFirstTask+0x24>)
 8004bfe:	6800      	ldr	r0, [r0, #0]
 8004c00:	6800      	ldr	r0, [r0, #0]
 8004c02:	f380 8808 	msr	MSP, r0
 8004c06:	f04f 0000 	mov.w	r0, #0
 8004c0a:	f380 8814 	msr	CONTROL, r0
 8004c0e:	b662      	cpsie	i
 8004c10:	b661      	cpsie	f
 8004c12:	f3bf 8f4f 	dsb	sy
 8004c16:	f3bf 8f6f 	isb	sy
 8004c1a:	df00      	svc	0
 8004c1c:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004c1e:	0000      	.short	0x0000
 8004c20:	e000ed08 	.word	0xe000ed08

08004c24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004c24:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004c34 <vPortEnableVFP+0x10>
 8004c28:	6801      	ldr	r1, [r0, #0]
 8004c2a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004c2e:	6001      	str	r1, [r0, #0]
 8004c30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004c32:	0000      	.short	0x0000
 8004c34:	e000ed88 	.word	0xe000ed88

08004c38 <prvTaskExitError>:
	configASSERT( uxCriticalNesting == ~0UL );
 8004c38:	4b0e      	ldr	r3, [pc, #56]	@ (8004c74 <prvTaskExitError+0x3c>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
{
 8004c3c:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8004c3e:	2200      	movs	r2, #0
	configASSERT( uxCriticalNesting == ~0UL );
 8004c40:	3301      	adds	r3, #1
volatile uint32_t ulDummy = 0;
 8004c42:	9201      	str	r2, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 8004c44:	d008      	beq.n	8004c58 <prvTaskExitError+0x20>
 8004c46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c4a:	f383 8811 	msr	BASEPRI, r3
 8004c4e:	f3bf 8f6f 	isb	sy
 8004c52:	f3bf 8f4f 	dsb	sy
 8004c56:	e7fe      	b.n	8004c56 <prvTaskExitError+0x1e>
 8004c58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c5c:	f383 8811 	msr	BASEPRI, r3
 8004c60:	f3bf 8f6f 	isb	sy
 8004c64:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8004c68:	9b01      	ldr	r3, [sp, #4]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d0fc      	beq.n	8004c68 <prvTaskExitError+0x30>
}
 8004c6e:	b002      	add	sp, #8
 8004c70:	4770      	bx	lr
 8004c72:	bf00      	nop
 8004c74:	20000578 	.word	0x20000578

08004c78 <pxPortInitialiseStack>:
{
 8004c78:	b410      	push	{r4}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004c7a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004c7e:	4c07      	ldr	r4, [pc, #28]	@ (8004c9c <pxPortInitialiseStack+0x24>)
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004c80:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004c84:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004c88:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004c8c:	e940 4103 	strd	r4, r1, [r0, #-12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004c90:	e940 3209 	strd	r3, r2, [r0, #-36]	@ 0x24
}
 8004c94:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c98:	3844      	subs	r0, #68	@ 0x44
 8004c9a:	4770      	bx	lr
 8004c9c:	08004c39 	.word	0x08004c39

08004ca0 <SVC_Handler>:
	__asm volatile (
 8004ca0:	4b07      	ldr	r3, [pc, #28]	@ (8004cc0 <pxCurrentTCBConst2>)
 8004ca2:	6819      	ldr	r1, [r3, #0]
 8004ca4:	6808      	ldr	r0, [r1, #0]
 8004ca6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004caa:	f380 8809 	msr	PSP, r0
 8004cae:	f3bf 8f6f 	isb	sy
 8004cb2:	f04f 0000 	mov.w	r0, #0
 8004cb6:	f380 8811 	msr	BASEPRI, r0
 8004cba:	4770      	bx	lr
 8004cbc:	f3af 8000 	nop.w

08004cc0 <pxCurrentTCBConst2>:
 8004cc0:	20004974 	.word	0x20004974

08004cc4 <vPortEnterCritical>:
 8004cc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cc8:	f383 8811 	msr	BASEPRI, r3
 8004ccc:	f3bf 8f6f 	isb	sy
 8004cd0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8004cd4:	4a0b      	ldr	r2, [pc, #44]	@ (8004d04 <vPortEnterCritical+0x40>)
 8004cd6:	6813      	ldr	r3, [r2, #0]
 8004cd8:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8004cda:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8004cdc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8004cde:	d000      	beq.n	8004ce2 <vPortEnterCritical+0x1e>
}
 8004ce0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004ce2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8004ce6:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 8004cea:	b2db      	uxtb	r3, r3
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d0f7      	beq.n	8004ce0 <vPortEnterCritical+0x1c>
 8004cf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cf4:	f383 8811 	msr	BASEPRI, r3
 8004cf8:	f3bf 8f6f 	isb	sy
 8004cfc:	f3bf 8f4f 	dsb	sy
 8004d00:	e7fe      	b.n	8004d00 <vPortEnterCritical+0x3c>
 8004d02:	bf00      	nop
 8004d04:	20000578 	.word	0x20000578

08004d08 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8004d08:	4a08      	ldr	r2, [pc, #32]	@ (8004d2c <vPortExitCritical+0x24>)
 8004d0a:	6813      	ldr	r3, [r2, #0]
 8004d0c:	b943      	cbnz	r3, 8004d20 <vPortExitCritical+0x18>
 8004d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d12:	f383 8811 	msr	BASEPRI, r3
 8004d16:	f3bf 8f6f 	isb	sy
 8004d1a:	f3bf 8f4f 	dsb	sy
 8004d1e:	e7fe      	b.n	8004d1e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8004d20:	3b01      	subs	r3, #1
 8004d22:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004d24:	b90b      	cbnz	r3, 8004d2a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004d26:	f383 8811 	msr	BASEPRI, r3
}
 8004d2a:	4770      	bx	lr
 8004d2c:	20000578 	.word	0x20000578

08004d30 <PendSV_Handler>:
	__asm volatile
 8004d30:	f3ef 8009 	mrs	r0, PSP
 8004d34:	f3bf 8f6f 	isb	sy
 8004d38:	4b15      	ldr	r3, [pc, #84]	@ (8004d90 <pxCurrentTCBConst>)
 8004d3a:	681a      	ldr	r2, [r3, #0]
 8004d3c:	f01e 0f10 	tst.w	lr, #16
 8004d40:	bf08      	it	eq
 8004d42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004d46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d4a:	6010      	str	r0, [r2, #0]
 8004d4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004d50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004d54:	f380 8811 	msr	BASEPRI, r0
 8004d58:	f3bf 8f4f 	dsb	sy
 8004d5c:	f3bf 8f6f 	isb	sy
 8004d60:	f000 fdd0 	bl	8005904 <vTaskSwitchContext>
 8004d64:	f04f 0000 	mov.w	r0, #0
 8004d68:	f380 8811 	msr	BASEPRI, r0
 8004d6c:	bc09      	pop	{r0, r3}
 8004d6e:	6819      	ldr	r1, [r3, #0]
 8004d70:	6808      	ldr	r0, [r1, #0]
 8004d72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d76:	f01e 0f10 	tst.w	lr, #16
 8004d7a:	bf08      	it	eq
 8004d7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004d80:	f380 8809 	msr	PSP, r0
 8004d84:	f3bf 8f6f 	isb	sy
 8004d88:	4770      	bx	lr
 8004d8a:	bf00      	nop
 8004d8c:	f3af 8000 	nop.w

08004d90 <pxCurrentTCBConst>:
 8004d90:	20004974 	.word	0x20004974

08004d94 <SysTick_Handler>:
{
 8004d94:	b508      	push	{r3, lr}
	__asm volatile
 8004d96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d9a:	f383 8811 	msr	BASEPRI, r3
 8004d9e:	f3bf 8f6f 	isb	sy
 8004da2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8004da6:	f000 fd9d 	bl	80058e4 <xTaskIncrementTick>
 8004daa:	b128      	cbz	r0, 8004db8 <SysTick_Handler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004dac:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8004db0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004db4:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 8004db8:	2300      	movs	r3, #0
 8004dba:	f383 8811 	msr	BASEPRI, r3
}
 8004dbe:	bd08      	pop	{r3, pc}

08004dc0 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004dc0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8004dc4:	4a48      	ldr	r2, [pc, #288]	@ (8004ee8 <xPortStartScheduler+0x128>)
 8004dc6:	f8d3 1d00 	ldr.w	r1, [r3, #3328]	@ 0xd00
 8004dca:	4291      	cmp	r1, r2
 8004dcc:	d041      	beq.n	8004e52 <xPortStartScheduler+0x92>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004dce:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8004dd2:	4b46      	ldr	r3, [pc, #280]	@ (8004eec <xPortStartScheduler+0x12c>)
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d033      	beq.n	8004e40 <xPortStartScheduler+0x80>
{
 8004dd8:	b570      	push	{r4, r5, r6, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004dda:	4b45      	ldr	r3, [pc, #276]	@ (8004ef0 <xPortStartScheduler+0x130>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004ddc:	4c45      	ldr	r4, [pc, #276]	@ (8004ef4 <xPortStartScheduler+0x134>)
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004dde:	781a      	ldrb	r2, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004de0:	4845      	ldr	r0, [pc, #276]	@ (8004ef8 <xPortStartScheduler+0x138>)
{
 8004de2:	b084      	sub	sp, #16
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004de4:	21ff      	movs	r1, #255	@ 0xff
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004de6:	b2d2      	uxtb	r2, r2
 8004de8:	9202      	str	r2, [sp, #8]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004dea:	7019      	strb	r1, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004dec:	781b      	ldrb	r3, [r3, #0]
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	f88d 3007 	strb.w	r3, [sp, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004df4:	f89d 3007 	ldrb.w	r3, [sp, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004df8:	f89d 2007 	ldrb.w	r2, [sp, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004dfc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004e00:	2107      	movs	r1, #7
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e02:	0612      	lsls	r2, r2, #24
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004e04:	7023      	strb	r3, [r4, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004e06:	6001      	str	r1, [r0, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e08:	bf48      	it	mi
 8004e0a:	2206      	movmi	r2, #6
 8004e0c:	d50f      	bpl.n	8004e2e <xPortStartScheduler+0x6e>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004e0e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004e12:	005b      	lsls	r3, r3, #1
 8004e14:	b2db      	uxtb	r3, r3
 8004e16:	f88d 3007 	strb.w	r3, [sp, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e1a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004e1e:	061b      	lsls	r3, r3, #24
 8004e20:	4611      	mov	r1, r2
 8004e22:	f102 32ff 	add.w	r2, r2, #4294967295
 8004e26:	d4f2      	bmi.n	8004e0e <xPortStartScheduler+0x4e>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004e28:	2903      	cmp	r1, #3
 8004e2a:	d01b      	beq.n	8004e64 <xPortStartScheduler+0xa4>
 8004e2c:	6001      	str	r1, [r0, #0]
	__asm volatile
 8004e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e32:	f383 8811 	msr	BASEPRI, r3
 8004e36:	f3bf 8f6f 	isb	sy
 8004e3a:	f3bf 8f4f 	dsb	sy
 8004e3e:	e7fe      	b.n	8004e3e <xPortStartScheduler+0x7e>
 8004e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e44:	f383 8811 	msr	BASEPRI, r3
 8004e48:	f3bf 8f6f 	isb	sy
 8004e4c:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004e50:	e7fe      	b.n	8004e50 <xPortStartScheduler+0x90>
 8004e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e56:	f383 8811 	msr	BASEPRI, r3
 8004e5a:	f3bf 8f6f 	isb	sy
 8004e5e:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004e62:	e7fe      	b.n	8004e62 <xPortStartScheduler+0xa2>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004e64:	9b02      	ldr	r3, [sp, #8]
 8004e66:	4a22      	ldr	r2, [pc, #136]	@ (8004ef0 <xPortStartScheduler+0x130>)
	uxCriticalNesting = 0;
 8004e68:	4d24      	ldr	r5, [pc, #144]	@ (8004efc <xPortStartScheduler+0x13c>)
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004e6a:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004e6e:	f44f 7140 	mov.w	r1, #768	@ 0x300
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004e72:	b2db      	uxtb	r3, r3
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004e74:	6001      	str	r1, [r0, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004e76:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004e78:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8004e7c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004e80:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004e84:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8004e88:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004e8c:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	uxCriticalNesting = 0;
 8004e90:	2600      	movs	r6, #0
	vPortSetupTimerInterrupt();
 8004e92:	f7fc ff3d 	bl	8001d10 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8004e96:	602e      	str	r6, [r5, #0]
	vPortEnableVFP();
 8004e98:	f7ff fec4 	bl	8004c24 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004e9c:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 8004ea0:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004ea4:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 8004ea8:	f7ff fea8 	bl	8004bfc <prvPortStartFirstTask>
	vTaskSwitchContext();
 8004eac:	f000 fd2a 	bl	8005904 <vTaskSwitchContext>
	configASSERT( uxCriticalNesting == ~0UL );
 8004eb0:	682b      	ldr	r3, [r5, #0]
volatile uint32_t ulDummy = 0;
 8004eb2:	9603      	str	r6, [sp, #12]
	configASSERT( uxCriticalNesting == ~0UL );
 8004eb4:	3301      	adds	r3, #1
 8004eb6:	d008      	beq.n	8004eca <xPortStartScheduler+0x10a>
 8004eb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ebc:	f383 8811 	msr	BASEPRI, r3
 8004ec0:	f3bf 8f6f 	isb	sy
 8004ec4:	f3bf 8f4f 	dsb	sy
 8004ec8:	e7fe      	b.n	8004ec8 <xPortStartScheduler+0x108>
 8004eca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ece:	f383 8811 	msr	BASEPRI, r3
 8004ed2:	f3bf 8f6f 	isb	sy
 8004ed6:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8004eda:	9b03      	ldr	r3, [sp, #12]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d0fc      	beq.n	8004eda <xPortStartScheduler+0x11a>
}
 8004ee0:	2000      	movs	r0, #0
 8004ee2:	b004      	add	sp, #16
 8004ee4:	bd70      	pop	{r4, r5, r6, pc}
 8004ee6:	bf00      	nop
 8004ee8:	410fc271 	.word	0x410fc271
 8004eec:	410fc270 	.word	0x410fc270
 8004ef0:	e000e400 	.word	0xe000e400
 8004ef4:	2000484c 	.word	0x2000484c
 8004ef8:	20004848 	.word	0x20004848
 8004efc:	20000578 	.word	0x20000578

08004f00 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004f00:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004f04:	2b0f      	cmp	r3, #15
 8004f06:	d90e      	bls.n	8004f26 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004f08:	4911      	ldr	r1, [pc, #68]	@ (8004f50 <vPortValidateInterruptPriority+0x50>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004f0a:	4a12      	ldr	r2, [pc, #72]	@ (8004f54 <vPortValidateInterruptPriority+0x54>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004f0c:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004f0e:	7812      	ldrb	r2, [r2, #0]
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d908      	bls.n	8004f26 <vPortValidateInterruptPriority+0x26>
 8004f14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f18:	f383 8811 	msr	BASEPRI, r3
 8004f1c:	f3bf 8f6f 	isb	sy
 8004f20:	f3bf 8f4f 	dsb	sy
 8004f24:	e7fe      	b.n	8004f24 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004f26:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8004f2a:	4a0b      	ldr	r2, [pc, #44]	@ (8004f58 <vPortValidateInterruptPriority+0x58>)
 8004f2c:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 8004f30:	6812      	ldr	r2, [r2, #0]
 8004f32:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d908      	bls.n	8004f4c <vPortValidateInterruptPriority+0x4c>
 8004f3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f3e:	f383 8811 	msr	BASEPRI, r3
 8004f42:	f3bf 8f6f 	isb	sy
 8004f46:	f3bf 8f4f 	dsb	sy
 8004f4a:	e7fe      	b.n	8004f4a <vPortValidateInterruptPriority+0x4a>
	}
 8004f4c:	4770      	bx	lr
 8004f4e:	bf00      	nop
 8004f50:	e000e3f0 	.word	0xe000e3f0
 8004f54:	2000484c 	.word	0x2000484c
 8004f58:	20004848 	.word	0x20004848

08004f5c <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004f5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f60:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004f62:	f7ff feaf 	bl	8004cc4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004f66:	4a34      	ldr	r2, [pc, #208]	@ (8005038 <prvAddNewTaskToReadyList+0xdc>)
		if( pxCurrentTCB == NULL )
 8004f68:	4d34      	ldr	r5, [pc, #208]	@ (800503c <prvAddNewTaskToReadyList+0xe0>)
		uxCurrentNumberOfTasks++;
 8004f6a:	6813      	ldr	r3, [r2, #0]
 8004f6c:	3301      	adds	r3, #1
 8004f6e:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004f70:	682b      	ldr	r3, [r5, #0]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d031      	beq.n	8004fda <prvAddNewTaskToReadyList+0x7e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004f76:	4e32      	ldr	r6, [pc, #200]	@ (8005040 <prvAddNewTaskToReadyList+0xe4>)
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004f78:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
			if( xSchedulerRunning == pdFALSE )
 8004f7a:	6832      	ldr	r2, [r6, #0]
 8004f7c:	b332      	cbz	r2, 8004fcc <prvAddNewTaskToReadyList+0x70>
 8004f7e:	4f31      	ldr	r7, [pc, #196]	@ (8005044 <prvAddNewTaskToReadyList+0xe8>)
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004f80:	4831      	ldr	r0, [pc, #196]	@ (8005048 <prvAddNewTaskToReadyList+0xec>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004f82:	4932      	ldr	r1, [pc, #200]	@ (800504c <prvAddNewTaskToReadyList+0xf0>)
		uxTaskNumber++;
 8004f84:	6802      	ldr	r2, [r0, #0]
 8004f86:	3201      	adds	r2, #1
 8004f88:	6002      	str	r2, [r0, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8004f8a:	6808      	ldr	r0, [r1, #0]
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	409a      	lsls	r2, r3
 8004f90:	4302      	orrs	r2, r0
 8004f92:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004f96:	600a      	str	r2, [r1, #0]
 8004f98:	eb07 0083 	add.w	r0, r7, r3, lsl #2
 8004f9c:	1d21      	adds	r1, r4, #4
 8004f9e:	f7ff fdf3 	bl	8004b88 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004fa2:	f7ff feb1 	bl	8004d08 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004fa6:	6833      	ldr	r3, [r6, #0]
 8004fa8:	b173      	cbz	r3, 8004fc8 <prvAddNewTaskToReadyList+0x6c>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004faa:	682a      	ldr	r2, [r5, #0]
 8004fac:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004fae:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d209      	bcs.n	8004fc8 <prvAddNewTaskToReadyList+0x6c>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004fb4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8004fb8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fbc:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8004fc0:	f3bf 8f4f 	dsb	sy
 8004fc4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004fc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004fcc:	682a      	ldr	r2, [r5, #0]
 8004fce:	4f1d      	ldr	r7, [pc, #116]	@ (8005044 <prvAddNewTaskToReadyList+0xe8>)
 8004fd0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004fd2:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8004fd4:	bf98      	it	ls
 8004fd6:	602c      	strls	r4, [r5, #0]
 8004fd8:	e7d2      	b.n	8004f80 <prvAddNewTaskToReadyList+0x24>
			pxCurrentTCB = pxNewTCB;
 8004fda:	602c      	str	r4, [r5, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004fdc:	6813      	ldr	r3, [r2, #0]
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d003      	beq.n	8004fea <prvAddNewTaskToReadyList+0x8e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004fe2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004fe4:	4f17      	ldr	r7, [pc, #92]	@ (8005044 <prvAddNewTaskToReadyList+0xe8>)
 8004fe6:	4e16      	ldr	r6, [pc, #88]	@ (8005040 <prvAddNewTaskToReadyList+0xe4>)
 8004fe8:	e7ca      	b.n	8004f80 <prvAddNewTaskToReadyList+0x24>
 8004fea:	4f16      	ldr	r7, [pc, #88]	@ (8005044 <prvAddNewTaskToReadyList+0xe8>)
 8004fec:	463e      	mov	r6, r7
 8004fee:	f107 088c 	add.w	r8, r7, #140	@ 0x8c
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004ff2:	4630      	mov	r0, r6
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004ff4:	3614      	adds	r6, #20
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004ff6:	f7ff fdb7 	bl	8004b68 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004ffa:	4546      	cmp	r6, r8
 8004ffc:	d1f9      	bne.n	8004ff2 <prvAddNewTaskToReadyList+0x96>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004ffe:	f8df 9064 	ldr.w	r9, [pc, #100]	@ 8005064 <prvAddNewTaskToReadyList+0x108>
	vListInitialise( &xDelayedTaskList2 );
 8005002:	f8df 8064 	ldr.w	r8, [pc, #100]	@ 8005068 <prvAddNewTaskToReadyList+0x10c>
 8005006:	4e0e      	ldr	r6, [pc, #56]	@ (8005040 <prvAddNewTaskToReadyList+0xe4>)
	vListInitialise( &xDelayedTaskList1 );
 8005008:	4648      	mov	r0, r9
 800500a:	f7ff fdad 	bl	8004b68 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800500e:	4640      	mov	r0, r8
 8005010:	f7ff fdaa 	bl	8004b68 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005014:	480e      	ldr	r0, [pc, #56]	@ (8005050 <prvAddNewTaskToReadyList+0xf4>)
 8005016:	f7ff fda7 	bl	8004b68 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800501a:	480e      	ldr	r0, [pc, #56]	@ (8005054 <prvAddNewTaskToReadyList+0xf8>)
 800501c:	f7ff fda4 	bl	8004b68 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005020:	480d      	ldr	r0, [pc, #52]	@ (8005058 <prvAddNewTaskToReadyList+0xfc>)
 8005022:	f7ff fda1 	bl	8004b68 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005026:	4b0d      	ldr	r3, [pc, #52]	@ (800505c <prvAddNewTaskToReadyList+0x100>)
 8005028:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800502c:	4b0c      	ldr	r3, [pc, #48]	@ (8005060 <prvAddNewTaskToReadyList+0x104>)
 800502e:	f8c3 8000 	str.w	r8, [r3]
		prvAddTaskToReadyList( pxNewTCB );
 8005032:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
}
 8005034:	e7a4      	b.n	8004f80 <prvAddNewTaskToReadyList+0x24>
 8005036:	bf00      	nop
 8005038:	20004874 	.word	0x20004874
 800503c:	20004974 	.word	0x20004974
 8005040:	20004868 	.word	0x20004868
 8005044:	200048e8 	.word	0x200048e8
 8005048:	20004858 	.word	0x20004858
 800504c:	2000486c 	.word	0x2000486c
 8005050:	200048a4 	.word	0x200048a4
 8005054:	20004890 	.word	0x20004890
 8005058:	20004878 	.word	0x20004878
 800505c:	200048bc 	.word	0x200048bc
 8005060:	200048b8 	.word	0x200048b8
 8005064:	200048d4 	.word	0x200048d4
 8005068:	200048c0 	.word	0x200048c0

0800506c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800506c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800506e:	4b1b      	ldr	r3, [pc, #108]	@ (80050dc <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005070:	4e1b      	ldr	r6, [pc, #108]	@ (80050e0 <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 8005072:	681c      	ldr	r4, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005074:	6833      	ldr	r3, [r6, #0]
{
 8005076:	4605      	mov	r5, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005078:	1d18      	adds	r0, r3, #4
{
 800507a:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800507c:	f7ff fdaa 	bl	8004bd4 <uxListRemove>
 8005080:	b940      	cbnz	r0, 8005094 <prvAddCurrentTaskToDelayedList+0x28>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005082:	6833      	ldr	r3, [r6, #0]
 8005084:	4917      	ldr	r1, [pc, #92]	@ (80050e4 <prvAddCurrentTaskToDelayedList+0x78>)
 8005086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005088:	2201      	movs	r2, #1
 800508a:	409a      	lsls	r2, r3
 800508c:	680b      	ldr	r3, [r1, #0]
 800508e:	ea23 0302 	bic.w	r3, r3, r2
 8005092:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005094:	1c6b      	adds	r3, r5, #1
 8005096:	d017      	beq.n	80050c8 <prvAddCurrentTaskToDelayedList+0x5c>
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005098:	6833      	ldr	r3, [r6, #0]
 800509a:	1964      	adds	r4, r4, r5
 800509c:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 800509e:	d307      	bcc.n	80050b0 <prvAddCurrentTaskToDelayedList+0x44>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80050a0:	4b11      	ldr	r3, [pc, #68]	@ (80050e8 <prvAddCurrentTaskToDelayedList+0x7c>)
 80050a2:	6818      	ldr	r0, [r3, #0]
 80050a4:	6831      	ldr	r1, [r6, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80050a6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80050aa:	3104      	adds	r1, #4
 80050ac:	f7ff bd7a 	b.w	8004ba4 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80050b0:	4b0e      	ldr	r3, [pc, #56]	@ (80050ec <prvAddCurrentTaskToDelayedList+0x80>)
 80050b2:	6818      	ldr	r0, [r3, #0]
 80050b4:	6831      	ldr	r1, [r6, #0]
 80050b6:	3104      	adds	r1, #4
 80050b8:	f7ff fd74 	bl	8004ba4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80050bc:	4b0c      	ldr	r3, [pc, #48]	@ (80050f0 <prvAddCurrentTaskToDelayedList+0x84>)
 80050be:	681a      	ldr	r2, [r3, #0]
 80050c0:	42a2      	cmp	r2, r4
					xNextTaskUnblockTime = xTimeToWake;
 80050c2:	bf88      	it	hi
 80050c4:	601c      	strhi	r4, [r3, #0]
}
 80050c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80050c8:	2f00      	cmp	r7, #0
 80050ca:	d0e5      	beq.n	8005098 <prvAddCurrentTaskToDelayedList+0x2c>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80050cc:	6831      	ldr	r1, [r6, #0]
 80050ce:	4809      	ldr	r0, [pc, #36]	@ (80050f4 <prvAddCurrentTaskToDelayedList+0x88>)
}
 80050d0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80050d4:	3104      	adds	r1, #4
 80050d6:	f7ff bd57 	b.w	8004b88 <vListInsertEnd>
 80050da:	bf00      	nop
 80050dc:	20004870 	.word	0x20004870
 80050e0:	20004974 	.word	0x20004974
 80050e4:	2000486c 	.word	0x2000486c
 80050e8:	200048b8 	.word	0x200048b8
 80050ec:	200048bc 	.word	0x200048bc
 80050f0:	20004854 	.word	0x20004854
 80050f4:	20004878 	.word	0x20004878

080050f8 <prvIdleTask>:
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	4d23      	ldr	r5, [pc, #140]	@ (8005188 <prvIdleTask+0x90>)
 80050fc:	4f23      	ldr	r7, [pc, #140]	@ (800518c <prvIdleTask+0x94>)
 80050fe:	4e24      	ldr	r6, [pc, #144]	@ (8005190 <prvIdleTask+0x98>)
 8005100:	f8df 8090 	ldr.w	r8, [pc, #144]	@ 8005194 <prvIdleTask+0x9c>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005104:	682b      	ldr	r3, [r5, #0]
 8005106:	b35b      	cbz	r3, 8005160 <prvIdleTask+0x68>
			taskENTER_CRITICAL();
 8005108:	f7ff fddc 	bl	8004cc4 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005110:	1d20      	adds	r0, r4, #4
 8005112:	f7ff fd5f 	bl	8004bd4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005116:	6833      	ldr	r3, [r6, #0]
 8005118:	3b01      	subs	r3, #1
 800511a:	6033      	str	r3, [r6, #0]
				--uxDeletedTasksWaitingCleanUp;
 800511c:	682b      	ldr	r3, [r5, #0]
 800511e:	3b01      	subs	r3, #1
 8005120:	602b      	str	r3, [r5, #0]
			taskEXIT_CRITICAL();
 8005122:	f7ff fdf1 	bl	8004d08 <vPortExitCritical>
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005126:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 800512a:	f002 fa31 	bl	8007590 <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800512e:	f894 309d 	ldrb.w	r3, [r4, #157]	@ 0x9d
 8005132:	b163      	cbz	r3, 800514e <prvIdleTask+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005134:	2b01      	cmp	r3, #1
 8005136:	d022      	beq.n	800517e <prvIdleTask+0x86>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005138:	2b02      	cmp	r3, #2
 800513a:	d0e3      	beq.n	8005104 <prvIdleTask+0xc>
 800513c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005140:	f383 8811 	msr	BASEPRI, r3
 8005144:	f3bf 8f6f 	isb	sy
 8005148:	f3bf 8f4f 	dsb	sy
 800514c:	e7fe      	b.n	800514c <prvIdleTask+0x54>
				vPortFree( pxTCB->pxStack );
 800514e:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8005150:	f7ff fca6 	bl	8004aa0 <vPortFree>
				vPortFree( pxTCB );
 8005154:	4620      	mov	r0, r4
 8005156:	f7ff fca3 	bl	8004aa0 <vPortFree>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800515a:	682b      	ldr	r3, [r5, #0]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d1d3      	bne.n	8005108 <prvIdleTask+0x10>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005160:	f8d8 3000 	ldr.w	r3, [r8]
 8005164:	2b01      	cmp	r3, #1
 8005166:	d9cd      	bls.n	8005104 <prvIdleTask+0xc>
				taskYIELD();
 8005168:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800516c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005170:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8005174:	f3bf 8f4f 	dsb	sy
 8005178:	f3bf 8f6f 	isb	sy
 800517c:	e7c2      	b.n	8005104 <prvIdleTask+0xc>
				vPortFree( pxTCB );
 800517e:	4620      	mov	r0, r4
 8005180:	f7ff fc8e 	bl	8004aa0 <vPortFree>
 8005184:	e7be      	b.n	8005104 <prvIdleTask+0xc>
 8005186:	bf00      	nop
 8005188:	2000488c 	.word	0x2000488c
 800518c:	20004890 	.word	0x20004890
 8005190:	20004874 	.word	0x20004874
 8005194:	200048e8 	.word	0x200048e8

08005198 <xTaskIncrementTick.part.0>:
BaseType_t xTaskIncrementTick( void )
 8005198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800519c:	4b48      	ldr	r3, [pc, #288]	@ (80052c0 <xTaskIncrementTick.part.0+0x128>)
 800519e:	681d      	ldr	r5, [r3, #0]
 80051a0:	3501      	adds	r5, #1
BaseType_t xTaskIncrementTick( void )
 80051a2:	b083      	sub	sp, #12
		xTickCount = xConstTickCount;
 80051a4:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80051a6:	2d00      	cmp	r5, #0
 80051a8:	d041      	beq.n	800522e <xTaskIncrementTick.part.0+0x96>
 80051aa:	4b46      	ldr	r3, [pc, #280]	@ (80052c4 <xTaskIncrementTick.part.0+0x12c>)
 80051ac:	9301      	str	r3, [sp, #4]
		if( xConstTickCount >= xNextTaskUnblockTime )
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	429d      	cmp	r5, r3
 80051b2:	d349      	bcc.n	8005248 <xTaskIncrementTick.part.0+0xb0>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80051b4:	4e44      	ldr	r6, [pc, #272]	@ (80052c8 <xTaskIncrementTick.part.0+0x130>)
 80051b6:	f8df 8124 	ldr.w	r8, [pc, #292]	@ 80052dc <xTaskIncrementTick.part.0+0x144>
 80051ba:	6833      	ldr	r3, [r6, #0]
 80051bc:	f8df 9120 	ldr.w	r9, [pc, #288]	@ 80052e0 <xTaskIncrementTick.part.0+0x148>
 80051c0:	681c      	ldr	r4, [r3, #0]
 80051c2:	2c00      	cmp	r4, #0
 80051c4:	d076      	beq.n	80052b4 <xTaskIncrementTick.part.0+0x11c>
					prvAddTaskToReadyList( pxTCB );
 80051c6:	4f41      	ldr	r7, [pc, #260]	@ (80052cc <xTaskIncrementTick.part.0+0x134>)
BaseType_t xSwitchRequired = pdFALSE;
 80051c8:	2400      	movs	r4, #0
 80051ca:	e022      	b.n	8005212 <xTaskIncrementTick.part.0+0x7a>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80051cc:	f7ff fd02 	bl	8004bd4 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80051d0:	f8db 2028 	ldr.w	r2, [fp, #40]	@ 0x28
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80051d4:	f10b 0018 	add.w	r0, fp, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80051d8:	b10a      	cbz	r2, 80051de <xTaskIncrementTick.part.0+0x46>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80051da:	f7ff fcfb 	bl	8004bd4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80051de:	f8db 002c 	ldr.w	r0, [fp, #44]	@ 0x2c
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	2201      	movs	r2, #1
 80051e6:	4082      	lsls	r2, r0
 80051e8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80051ec:	431a      	orrs	r2, r3
 80051ee:	4651      	mov	r1, sl
 80051f0:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 80051f4:	603a      	str	r2, [r7, #0]
 80051f6:	f7ff fcc7 	bl	8004b88 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80051fa:	f8d9 2000 	ldr.w	r2, [r9]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80051fe:	6830      	ldr	r0, [r6, #0]
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005200:	f8db 102c 	ldr.w	r1, [fp, #44]	@ 0x2c
 8005204:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005206:	6803      	ldr	r3, [r0, #0]
							xSwitchRequired = pdTRUE;
 8005208:	4291      	cmp	r1, r2
 800520a:	bf28      	it	cs
 800520c:	2401      	movcs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800520e:	2b00      	cmp	r3, #0
 8005210:	d050      	beq.n	80052b4 <xTaskIncrementTick.part.0+0x11c>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005212:	6833      	ldr	r3, [r6, #0]
 8005214:	68db      	ldr	r3, [r3, #12]
 8005216:	f8d3 b00c 	ldr.w	fp, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800521a:	f8db 2004 	ldr.w	r2, [fp, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800521e:	f10b 0a04 	add.w	sl, fp, #4
					if( xConstTickCount < xItemValue )
 8005222:	4295      	cmp	r5, r2
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005224:	4650      	mov	r0, sl
					if( xConstTickCount < xItemValue )
 8005226:	d2d1      	bcs.n	80051cc <xTaskIncrementTick.part.0+0x34>
						xNextTaskUnblockTime = xItemValue;
 8005228:	9b01      	ldr	r3, [sp, #4]
 800522a:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800522c:	e011      	b.n	8005252 <xTaskIncrementTick.part.0+0xba>
			taskSWITCH_DELAYED_LISTS();
 800522e:	4b26      	ldr	r3, [pc, #152]	@ (80052c8 <xTaskIncrementTick.part.0+0x130>)
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	6812      	ldr	r2, [r2, #0]
 8005234:	b30a      	cbz	r2, 800527a <xTaskIncrementTick.part.0+0xe2>
 8005236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800523a:	f383 8811 	msr	BASEPRI, r3
 800523e:	f3bf 8f6f 	isb	sy
 8005242:	f3bf 8f4f 	dsb	sy
 8005246:	e7fe      	b.n	8005246 <xTaskIncrementTick.part.0+0xae>
 8005248:	f8df 8090 	ldr.w	r8, [pc, #144]	@ 80052dc <xTaskIncrementTick.part.0+0x144>
 800524c:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 80052e0 <xTaskIncrementTick.part.0+0x148>
BaseType_t xSwitchRequired = pdFALSE;
 8005250:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005252:	f8d9 3000 	ldr.w	r3, [r9]
			if( xYieldPending != pdFALSE )
 8005256:	491e      	ldr	r1, [pc, #120]	@ (80052d0 <xTaskIncrementTick.part.0+0x138>)
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800525a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800525e:	009b      	lsls	r3, r3, #2
 8005260:	f858 2003 	ldr.w	r2, [r8, r3]
			if( xYieldPending != pdFALSE )
 8005264:	680b      	ldr	r3, [r1, #0]
				xSwitchRequired = pdTRUE;
 8005266:	2a02      	cmp	r2, #2
 8005268:	bf28      	it	cs
 800526a:	2401      	movcs	r4, #1
				xSwitchRequired = pdTRUE;
 800526c:	2b00      	cmp	r3, #0
}
 800526e:	bf0c      	ite	eq
 8005270:	4620      	moveq	r0, r4
 8005272:	2001      	movne	r0, #1
 8005274:	b003      	add	sp, #12
 8005276:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 800527a:	4a16      	ldr	r2, [pc, #88]	@ (80052d4 <xTaskIncrementTick.part.0+0x13c>)
 800527c:	6818      	ldr	r0, [r3, #0]
 800527e:	6811      	ldr	r1, [r2, #0]
 8005280:	6019      	str	r1, [r3, #0]
 8005282:	4915      	ldr	r1, [pc, #84]	@ (80052d8 <xTaskIncrementTick.part.0+0x140>)
 8005284:	6010      	str	r0, [r2, #0]
 8005286:	680a      	ldr	r2, [r1, #0]
 8005288:	3201      	adds	r2, #1
 800528a:	600a      	str	r2, [r1, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800528c:	681a      	ldr	r2, [r3, #0]
 800528e:	6812      	ldr	r2, [r2, #0]
 8005290:	b93a      	cbnz	r2, 80052a2 <xTaskIncrementTick.part.0+0x10a>
		xNextTaskUnblockTime = portMAX_DELAY;
 8005292:	4b0c      	ldr	r3, [pc, #48]	@ (80052c4 <xTaskIncrementTick.part.0+0x12c>)
 8005294:	9301      	str	r3, [sp, #4]
 8005296:	461a      	mov	r2, r3
 8005298:	f04f 33ff 	mov.w	r3, #4294967295
 800529c:	6013      	str	r3, [r2, #0]
 800529e:	4613      	mov	r3, r2
 80052a0:	e785      	b.n	80051ae <xTaskIncrementTick.part.0+0x16>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052a2:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80052a4:	4a07      	ldr	r2, [pc, #28]	@ (80052c4 <xTaskIncrementTick.part.0+0x12c>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052a6:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80052a8:	9201      	str	r2, [sp, #4]
 80052aa:	68db      	ldr	r3, [r3, #12]
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	6013      	str	r3, [r2, #0]
 80052b0:	4613      	mov	r3, r2
}
 80052b2:	e77c      	b.n	80051ae <xTaskIncrementTick.part.0+0x16>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80052b4:	9a01      	ldr	r2, [sp, #4]
 80052b6:	f04f 33ff 	mov.w	r3, #4294967295
 80052ba:	6013      	str	r3, [r2, #0]
					break;
 80052bc:	e7c9      	b.n	8005252 <xTaskIncrementTick.part.0+0xba>
 80052be:	bf00      	nop
 80052c0:	20004870 	.word	0x20004870
 80052c4:	20004854 	.word	0x20004854
 80052c8:	200048bc 	.word	0x200048bc
 80052cc:	2000486c 	.word	0x2000486c
 80052d0:	20004860 	.word	0x20004860
 80052d4:	200048b8 	.word	0x200048b8
 80052d8:	2000485c 	.word	0x2000485c
 80052dc:	200048e8 	.word	0x200048e8
 80052e0:	20004974 	.word	0x20004974

080052e4 <xTaskResumeAll.part.0>:
BaseType_t xTaskResumeAll( void )
 80052e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		--uxSchedulerSuspended;
 80052e8:	4d48      	ldr	r5, [pc, #288]	@ (800540c <xTaskResumeAll.part.0+0x128>)
BaseType_t xTaskResumeAll( void )
 80052ea:	b083      	sub	sp, #12
	taskENTER_CRITICAL();
 80052ec:	f7ff fcea 	bl	8004cc4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80052f0:	682b      	ldr	r3, [r5, #0]
 80052f2:	3b01      	subs	r3, #1
 80052f4:	602b      	str	r3, [r5, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80052f6:	682b      	ldr	r3, [r5, #0]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d16e      	bne.n	80053da <xTaskResumeAll.part.0+0xf6>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80052fc:	4b44      	ldr	r3, [pc, #272]	@ (8005410 <xTaskResumeAll.part.0+0x12c>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d06a      	beq.n	80053da <xTaskResumeAll.part.0+0xf6>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005304:	f8df a120 	ldr.w	sl, [pc, #288]	@ 8005428 <xTaskResumeAll.part.0+0x144>
 8005308:	f8da 2000 	ldr.w	r2, [sl]
 800530c:	2a00      	cmp	r2, #0
 800530e:	d079      	beq.n	8005404 <xTaskResumeAll.part.0+0x120>
 8005310:	4b40      	ldr	r3, [pc, #256]	@ (8005414 <xTaskResumeAll.part.0+0x130>)
 8005312:	4e41      	ldr	r6, [pc, #260]	@ (8005418 <xTaskResumeAll.part.0+0x134>)
 8005314:	f8df 9114 	ldr.w	r9, [pc, #276]	@ 800542c <xTaskResumeAll.part.0+0x148>
 8005318:	f8df 8114 	ldr.w	r8, [pc, #276]	@ 8005430 <xTaskResumeAll.part.0+0x14c>
 800531c:	9301      	str	r3, [sp, #4]
					prvAddTaskToReadyList( pxTCB );
 800531e:	2701      	movs	r7, #1
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005320:	f8da 200c 	ldr.w	r2, [sl, #12]
 8005324:	f8d2 b00c 	ldr.w	fp, [r2, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005328:	f10b 0404 	add.w	r4, fp, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800532c:	f10b 0018 	add.w	r0, fp, #24
 8005330:	f7ff fc50 	bl	8004bd4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005334:	4620      	mov	r0, r4
 8005336:	f7ff fc4d 	bl	8004bd4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800533a:	f8db 002c 	ldr.w	r0, [fp, #44]	@ 0x2c
 800533e:	6831      	ldr	r1, [r6, #0]
 8005340:	fa07 f200 	lsl.w	r2, r7, r0
 8005344:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005348:	430a      	orrs	r2, r1
 800534a:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 800534e:	4621      	mov	r1, r4
 8005350:	6032      	str	r2, [r6, #0]
 8005352:	f7ff fc19 	bl	8004b88 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005356:	f8d8 2000 	ldr.w	r2, [r8]
 800535a:	f8db 102c 	ldr.w	r1, [fp, #44]	@ 0x2c
 800535e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005360:	4291      	cmp	r1, r2
 8005362:	d341      	bcc.n	80053e8 <xTaskResumeAll.part.0+0x104>
						xYieldPending = pdTRUE;
 8005364:	9b01      	ldr	r3, [sp, #4]
 8005366:	601f      	str	r7, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005368:	f8da 2000 	ldr.w	r2, [sl]
 800536c:	2a00      	cmp	r2, #0
 800536e:	d1d7      	bne.n	8005320 <xTaskResumeAll.part.0+0x3c>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005370:	4b2a      	ldr	r3, [pc, #168]	@ (800541c <xTaskResumeAll.part.0+0x138>)
 8005372:	681a      	ldr	r2, [r3, #0]
 8005374:	6812      	ldr	r2, [r2, #0]
 8005376:	2a00      	cmp	r2, #0
 8005378:	d03f      	beq.n	80053fa <xTaskResumeAll.part.0+0x116>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800537a:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800537c:	4b28      	ldr	r3, [pc, #160]	@ (8005420 <xTaskResumeAll.part.0+0x13c>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800537e:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005380:	68d2      	ldr	r2, [r2, #12]
 8005382:	6852      	ldr	r2, [r2, #4]
 8005384:	601a      	str	r2, [r3, #0]
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005386:	4e27      	ldr	r6, [pc, #156]	@ (8005424 <xTaskResumeAll.part.0+0x140>)
 8005388:	6834      	ldr	r4, [r6, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 800538a:	b194      	cbz	r4, 80053b2 <xTaskResumeAll.part.0+0xce>
								xYieldPending = pdTRUE;
 800538c:	2701      	movs	r7, #1
 800538e:	e006      	b.n	800539e <xTaskResumeAll.part.0+0xba>
 8005390:	f7ff ff02 	bl	8005198 <xTaskIncrementTick.part.0>
							if( xTaskIncrementTick() != pdFALSE )
 8005394:	b108      	cbz	r0, 800539a <xTaskResumeAll.part.0+0xb6>
								xYieldPending = pdTRUE;
 8005396:	9b01      	ldr	r3, [sp, #4]
 8005398:	601f      	str	r7, [r3, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800539a:	3c01      	subs	r4, #1
 800539c:	d008      	beq.n	80053b0 <xTaskResumeAll.part.0+0xcc>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800539e:	682b      	ldr	r3, [r5, #0]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d0f5      	beq.n	8005390 <xTaskResumeAll.part.0+0xac>
		++xPendedTicks;
 80053a4:	6833      	ldr	r3, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80053a6:	3c01      	subs	r4, #1
		++xPendedTicks;
 80053a8:	f103 0301 	add.w	r3, r3, #1
 80053ac:	6033      	str	r3, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80053ae:	d1f6      	bne.n	800539e <xTaskResumeAll.part.0+0xba>
						xPendedTicks = 0;
 80053b0:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 80053b2:	9b01      	ldr	r3, [sp, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	b183      	cbz	r3, 80053da <xTaskResumeAll.part.0+0xf6>
					taskYIELD_IF_USING_PREEMPTION();
 80053b8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80053bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053c0:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80053c4:	f3bf 8f4f 	dsb	sy
 80053c8:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 80053cc:	f7ff fc9c 	bl	8004d08 <vPortExitCritical>
						xAlreadyYielded = pdTRUE;
 80053d0:	2401      	movs	r4, #1
}
 80053d2:	4620      	mov	r0, r4
 80053d4:	b003      	add	sp, #12
 80053d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	taskEXIT_CRITICAL();
 80053da:	f7ff fc95 	bl	8004d08 <vPortExitCritical>
BaseType_t xAlreadyYielded = pdFALSE;
 80053de:	2400      	movs	r4, #0
}
 80053e0:	4620      	mov	r0, r4
 80053e2:	b003      	add	sp, #12
 80053e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80053e8:	f8da 2000 	ldr.w	r2, [sl]
 80053ec:	2a00      	cmp	r2, #0
 80053ee:	d197      	bne.n	8005320 <xTaskResumeAll.part.0+0x3c>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80053f0:	4b0a      	ldr	r3, [pc, #40]	@ (800541c <xTaskResumeAll.part.0+0x138>)
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	6812      	ldr	r2, [r2, #0]
 80053f6:	2a00      	cmp	r2, #0
 80053f8:	d1bf      	bne.n	800537a <xTaskResumeAll.part.0+0x96>
		xNextTaskUnblockTime = portMAX_DELAY;
 80053fa:	4b09      	ldr	r3, [pc, #36]	@ (8005420 <xTaskResumeAll.part.0+0x13c>)
 80053fc:	f04f 32ff 	mov.w	r2, #4294967295
 8005400:	601a      	str	r2, [r3, #0]
 8005402:	e7c0      	b.n	8005386 <xTaskResumeAll.part.0+0xa2>
 8005404:	4b03      	ldr	r3, [pc, #12]	@ (8005414 <xTaskResumeAll.part.0+0x130>)
 8005406:	9301      	str	r3, [sp, #4]
 8005408:	e7bd      	b.n	8005386 <xTaskResumeAll.part.0+0xa2>
 800540a:	bf00      	nop
 800540c:	20004850 	.word	0x20004850
 8005410:	20004874 	.word	0x20004874
 8005414:	20004860 	.word	0x20004860
 8005418:	2000486c 	.word	0x2000486c
 800541c:	200048bc 	.word	0x200048bc
 8005420:	20004854 	.word	0x20004854
 8005424:	20004864 	.word	0x20004864
 8005428:	200048a4 	.word	0x200048a4
 800542c:	200048e8 	.word	0x200048e8
 8005430:	20004974 	.word	0x20004974

08005434 <xTaskCreateStatic>:
	{
 8005434:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005438:	b084      	sub	sp, #16
 800543a:	e9dd 540b 	ldrd	r5, r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 800543e:	b1c5      	cbz	r5, 8005472 <xTaskCreateStatic+0x3e>
		configASSERT( pxTaskBuffer != NULL );
 8005440:	b174      	cbz	r4, 8005460 <xTaskCreateStatic+0x2c>
 8005442:	4606      	mov	r6, r0
			volatile size_t xSize = sizeof( StaticTask_t );
 8005444:	20a0      	movs	r0, #160	@ 0xa0
 8005446:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005448:	9803      	ldr	r0, [sp, #12]
 800544a:	28a0      	cmp	r0, #160	@ 0xa0
 800544c:	d01a      	beq.n	8005484 <xTaskCreateStatic+0x50>
 800544e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005452:	f383 8811 	msr	BASEPRI, r3
 8005456:	f3bf 8f6f 	isb	sy
 800545a:	f3bf 8f4f 	dsb	sy
 800545e:	e7fe      	b.n	800545e <xTaskCreateStatic+0x2a>
 8005460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005464:	f383 8811 	msr	BASEPRI, r3
 8005468:	f3bf 8f6f 	isb	sy
 800546c:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 8005470:	e7fe      	b.n	8005470 <xTaskCreateStatic+0x3c>
 8005472:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005476:	f383 8811 	msr	BASEPRI, r3
 800547a:	f3bf 8f6f 	isb	sy
 800547e:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 8005482:	e7fe      	b.n	8005482 <xTaskCreateStatic+0x4e>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005484:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8005488:	3a01      	subs	r2, #1
 800548a:	eb05 0282 	add.w	r2, r5, r2, lsl #2
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800548e:	6325      	str	r5, [r4, #48]	@ 0x30
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005490:	f022 0507 	bic.w	r5, r2, #7
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005494:	2202      	movs	r2, #2
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005496:	9803      	ldr	r0, [sp, #12]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005498:	f884 209d 	strb.w	r2, [r4, #157]	@ 0x9d
	if( pcName != NULL )
 800549c:	2900      	cmp	r1, #0
 800549e:	d073      	beq.n	8005588 <xTaskCreateStatic+0x154>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80054a0:	780a      	ldrb	r2, [r1, #0]
 80054a2:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
			if( pcName[ x ] == ( char ) 0x00 )
 80054a6:	2a00      	cmp	r2, #0
 80054a8:	d036      	beq.n	8005518 <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80054aa:	784a      	ldrb	r2, [r1, #1]
 80054ac:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
			if( pcName[ x ] == ( char ) 0x00 )
 80054b0:	b392      	cbz	r2, 8005518 <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80054b2:	788a      	ldrb	r2, [r1, #2]
 80054b4:	f884 2036 	strb.w	r2, [r4, #54]	@ 0x36
			if( pcName[ x ] == ( char ) 0x00 )
 80054b8:	b372      	cbz	r2, 8005518 <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80054ba:	78ca      	ldrb	r2, [r1, #3]
 80054bc:	f884 2037 	strb.w	r2, [r4, #55]	@ 0x37
			if( pcName[ x ] == ( char ) 0x00 )
 80054c0:	b352      	cbz	r2, 8005518 <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80054c2:	790a      	ldrb	r2, [r1, #4]
 80054c4:	f884 2038 	strb.w	r2, [r4, #56]	@ 0x38
			if( pcName[ x ] == ( char ) 0x00 )
 80054c8:	b332      	cbz	r2, 8005518 <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80054ca:	794a      	ldrb	r2, [r1, #5]
 80054cc:	f884 2039 	strb.w	r2, [r4, #57]	@ 0x39
			if( pcName[ x ] == ( char ) 0x00 )
 80054d0:	b312      	cbz	r2, 8005518 <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80054d2:	798a      	ldrb	r2, [r1, #6]
 80054d4:	f884 203a 	strb.w	r2, [r4, #58]	@ 0x3a
			if( pcName[ x ] == ( char ) 0x00 )
 80054d8:	b1f2      	cbz	r2, 8005518 <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80054da:	79ca      	ldrb	r2, [r1, #7]
 80054dc:	f884 203b 	strb.w	r2, [r4, #59]	@ 0x3b
			if( pcName[ x ] == ( char ) 0x00 )
 80054e0:	b1d2      	cbz	r2, 8005518 <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80054e2:	7a0a      	ldrb	r2, [r1, #8]
 80054e4:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
			if( pcName[ x ] == ( char ) 0x00 )
 80054e8:	b1b2      	cbz	r2, 8005518 <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80054ea:	7a4a      	ldrb	r2, [r1, #9]
 80054ec:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
			if( pcName[ x ] == ( char ) 0x00 )
 80054f0:	b192      	cbz	r2, 8005518 <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80054f2:	7a8a      	ldrb	r2, [r1, #10]
 80054f4:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
			if( pcName[ x ] == ( char ) 0x00 )
 80054f8:	b172      	cbz	r2, 8005518 <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80054fa:	7aca      	ldrb	r2, [r1, #11]
 80054fc:	f884 203f 	strb.w	r2, [r4, #63]	@ 0x3f
			if( pcName[ x ] == ( char ) 0x00 )
 8005500:	b152      	cbz	r2, 8005518 <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005502:	7b0a      	ldrb	r2, [r1, #12]
 8005504:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
			if( pcName[ x ] == ( char ) 0x00 )
 8005508:	b132      	cbz	r2, 8005518 <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800550a:	7b4a      	ldrb	r2, [r1, #13]
 800550c:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
			if( pcName[ x ] == ( char ) 0x00 )
 8005510:	b112      	cbz	r2, 8005518 <xTaskCreateStatic+0xe4>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005512:	7b8a      	ldrb	r2, [r1, #14]
 8005514:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005518:	2200      	movs	r2, #0
 800551a:	f884 2043 	strb.w	r2, [r4, #67]	@ 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800551e:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8005520:	9301      	str	r3, [sp, #4]
 8005522:	2f06      	cmp	r7, #6
 8005524:	bf28      	it	cs
 8005526:	2706      	movcs	r7, #6
		pxNewTCB->uxMutexesHeld = 0;
 8005528:	f04f 0800 	mov.w	r8, #0
	pxNewTCB->uxPriority = uxPriority;
 800552c:	62e7      	str	r7, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 800552e:	6467      	str	r7, [r4, #68]	@ 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005530:	1d20      	adds	r0, r4, #4
		pxNewTCB->uxMutexesHeld = 0;
 8005532:	f8c4 8048 	str.w	r8, [r4, #72]	@ 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005536:	f7ff fb23 	bl	8004b80 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800553a:	f104 0018 	add.w	r0, r4, #24
 800553e:	f7ff fb1f 	bl	8004b80 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005542:	f1c7 0707 	rsb	r7, r7, #7
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005546:	224c      	movs	r2, #76	@ 0x4c
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005548:	61a7      	str	r7, [r4, #24]
		pxNewTCB->ulNotifiedValue = 0;
 800554a:	f8c4 8098 	str.w	r8, [r4, #152]	@ 0x98
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800554e:	4641      	mov	r1, r8
 8005550:	18a0      	adds	r0, r4, r2
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005552:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005554:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005556:	f884 809c 	strb.w	r8, [r4, #156]	@ 0x9c
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800555a:	f002 f811 	bl	8007580 <memset>
 800555e:	4f0c      	ldr	r7, [pc, #48]	@ (8005590 <xTaskCreateStatic+0x15c>)
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005560:	9b01      	ldr	r3, [sp, #4]
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005562:	6527      	str	r7, [r4, #80]	@ 0x50
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005564:	461a      	mov	r2, r3
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005566:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800556a:	37d0      	adds	r7, #208	@ 0xd0
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800556c:	4631      	mov	r1, r6
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800556e:	6563      	str	r3, [r4, #84]	@ 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005570:	4628      	mov	r0, r5
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005572:	65a7      	str	r7, [r4, #88]	@ 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005574:	f7ff fb80 	bl	8004c78 <pxPortInitialiseStack>
 8005578:	6020      	str	r0, [r4, #0]
			prvAddNewTaskToReadyList( pxNewTCB );
 800557a:	4620      	mov	r0, r4
 800557c:	f7ff fcee 	bl	8004f5c <prvAddNewTaskToReadyList>
	}
 8005580:	4620      	mov	r0, r4
 8005582:	b004      	add	sp, #16
 8005584:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005588:	f884 1034 	strb.w	r1, [r4, #52]	@ 0x34
 800558c:	e7c7      	b.n	800551e <xTaskCreateStatic+0xea>
 800558e:	bf00      	nop
 8005590:	200049c4 	.word	0x200049c4

08005594 <xTaskCreate>:
	{
 8005594:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005598:	0095      	lsls	r5, r2, #2
	{
 800559a:	4680      	mov	r8, r0
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800559c:	4628      	mov	r0, r5
	{
 800559e:	460e      	mov	r6, r1
 80055a0:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80055a2:	f7ff f9c5 	bl	8004930 <pvPortMalloc>
			if( pxStack != NULL )
 80055a6:	2800      	cmp	r0, #0
 80055a8:	f000 8086 	beq.w	80056b8 <xTaskCreate+0x124>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80055ac:	4607      	mov	r7, r0
 80055ae:	20a0      	movs	r0, #160	@ 0xa0
 80055b0:	f7ff f9be 	bl	8004930 <pvPortMalloc>
				if( pxNewTCB != NULL )
 80055b4:	4604      	mov	r4, r0
 80055b6:	2800      	cmp	r0, #0
 80055b8:	d07b      	beq.n	80056b2 <xTaskCreate+0x11e>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80055ba:	3d04      	subs	r5, #4
 80055bc:	443d      	add	r5, r7
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80055be:	2300      	movs	r3, #0
					pxNewTCB->pxStack = pxStack;
 80055c0:	6307      	str	r7, [r0, #48]	@ 0x30
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80055c2:	f025 0507 	bic.w	r5, r5, #7
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80055c6:	f880 309d 	strb.w	r3, [r0, #157]	@ 0x9d
	if( pcName != NULL )
 80055ca:	2e00      	cmp	r6, #0
 80055cc:	d078      	beq.n	80056c0 <xTaskCreate+0x12c>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80055ce:	7833      	ldrb	r3, [r6, #0]
 80055d0:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
			if( pcName[ x ] == ( char ) 0x00 )
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d036      	beq.n	8005646 <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80055d8:	7873      	ldrb	r3, [r6, #1]
 80055da:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35
			if( pcName[ x ] == ( char ) 0x00 )
 80055de:	b393      	cbz	r3, 8005646 <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80055e0:	78b3      	ldrb	r3, [r6, #2]
 80055e2:	f880 3036 	strb.w	r3, [r0, #54]	@ 0x36
			if( pcName[ x ] == ( char ) 0x00 )
 80055e6:	b373      	cbz	r3, 8005646 <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80055e8:	78f3      	ldrb	r3, [r6, #3]
 80055ea:	f880 3037 	strb.w	r3, [r0, #55]	@ 0x37
			if( pcName[ x ] == ( char ) 0x00 )
 80055ee:	b353      	cbz	r3, 8005646 <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80055f0:	7933      	ldrb	r3, [r6, #4]
 80055f2:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
			if( pcName[ x ] == ( char ) 0x00 )
 80055f6:	b333      	cbz	r3, 8005646 <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80055f8:	7973      	ldrb	r3, [r6, #5]
 80055fa:	f880 3039 	strb.w	r3, [r0, #57]	@ 0x39
			if( pcName[ x ] == ( char ) 0x00 )
 80055fe:	b313      	cbz	r3, 8005646 <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005600:	79b3      	ldrb	r3, [r6, #6]
 8005602:	f880 303a 	strb.w	r3, [r0, #58]	@ 0x3a
			if( pcName[ x ] == ( char ) 0x00 )
 8005606:	b1f3      	cbz	r3, 8005646 <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005608:	79f3      	ldrb	r3, [r6, #7]
 800560a:	f880 303b 	strb.w	r3, [r0, #59]	@ 0x3b
			if( pcName[ x ] == ( char ) 0x00 )
 800560e:	b1d3      	cbz	r3, 8005646 <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005610:	7a33      	ldrb	r3, [r6, #8]
 8005612:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
			if( pcName[ x ] == ( char ) 0x00 )
 8005616:	b1b3      	cbz	r3, 8005646 <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005618:	7a73      	ldrb	r3, [r6, #9]
 800561a:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
			if( pcName[ x ] == ( char ) 0x00 )
 800561e:	b193      	cbz	r3, 8005646 <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005620:	7ab3      	ldrb	r3, [r6, #10]
 8005622:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
			if( pcName[ x ] == ( char ) 0x00 )
 8005626:	b173      	cbz	r3, 8005646 <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005628:	7af3      	ldrb	r3, [r6, #11]
 800562a:	f880 303f 	strb.w	r3, [r0, #63]	@ 0x3f
			if( pcName[ x ] == ( char ) 0x00 )
 800562e:	b153      	cbz	r3, 8005646 <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005630:	7b33      	ldrb	r3, [r6, #12]
 8005632:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
			if( pcName[ x ] == ( char ) 0x00 )
 8005636:	b133      	cbz	r3, 8005646 <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005638:	7b73      	ldrb	r3, [r6, #13]
 800563a:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
			if( pcName[ x ] == ( char ) 0x00 )
 800563e:	b113      	cbz	r3, 8005646 <xTaskCreate+0xb2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005640:	7bb3      	ldrb	r3, [r6, #14]
 8005642:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005646:	2300      	movs	r3, #0
 8005648:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800564c:	9e08      	ldr	r6, [sp, #32]
 800564e:	2e06      	cmp	r6, #6
 8005650:	bf28      	it	cs
 8005652:	2606      	movcs	r6, #6
		pxNewTCB->uxMutexesHeld = 0;
 8005654:	2700      	movs	r7, #0
	pxNewTCB->uxPriority = uxPriority;
 8005656:	62e6      	str	r6, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8005658:	6466      	str	r6, [r4, #68]	@ 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800565a:	1d20      	adds	r0, r4, #4
		pxNewTCB->uxMutexesHeld = 0;
 800565c:	64a7      	str	r7, [r4, #72]	@ 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800565e:	f7ff fa8f 	bl	8004b80 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005662:	f104 0018 	add.w	r0, r4, #24
 8005666:	f7ff fa8b 	bl	8004b80 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800566a:	f1c6 0607 	rsb	r6, r6, #7
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800566e:	224c      	movs	r2, #76	@ 0x4c
		pxNewTCB->ulNotifiedValue = 0;
 8005670:	f8c4 7098 	str.w	r7, [r4, #152]	@ 0x98
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005674:	4639      	mov	r1, r7
 8005676:	18a0      	adds	r0, r4, r2
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005678:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800567a:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800567c:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800567e:	f884 709c 	strb.w	r7, [r4, #156]	@ 0x9c
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005682:	f001 ff7d 	bl	8007580 <memset>
 8005686:	4b10      	ldr	r3, [pc, #64]	@ (80056c8 <xTaskCreate+0x134>)
 8005688:	6523      	str	r3, [r4, #80]	@ 0x50
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800568a:	4628      	mov	r0, r5
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800568c:	f103 0568 	add.w	r5, r3, #104	@ 0x68
 8005690:	33d0      	adds	r3, #208	@ 0xd0
 8005692:	65a3      	str	r3, [r4, #88]	@ 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005694:	464a      	mov	r2, r9
 8005696:	4641      	mov	r1, r8
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005698:	6565      	str	r5, [r4, #84]	@ 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800569a:	f7ff faed 	bl	8004c78 <pxPortInitialiseStack>
	if( pxCreatedTask != NULL )
 800569e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80056a0:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 80056a2:	b103      	cbz	r3, 80056a6 <xTaskCreate+0x112>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80056a4:	601c      	str	r4, [r3, #0]
			prvAddNewTaskToReadyList( pxNewTCB );
 80056a6:	4620      	mov	r0, r4
 80056a8:	f7ff fc58 	bl	8004f5c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80056ac:	2001      	movs	r0, #1
	}
 80056ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 80056b2:	4638      	mov	r0, r7
 80056b4:	f7ff f9f4 	bl	8004aa0 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80056b8:	f04f 30ff 	mov.w	r0, #4294967295
	}
 80056bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80056c0:	f880 6034 	strb.w	r6, [r0, #52]	@ 0x34
 80056c4:	e7c2      	b.n	800564c <xTaskCreate+0xb8>
 80056c6:	bf00      	nop
 80056c8:	200049c4 	.word	0x200049c4

080056cc <vTaskDelay>:
	{
 80056cc:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80056ce:	b950      	cbnz	r0, 80056e6 <vTaskDelay+0x1a>
			portYIELD_WITHIN_API();
 80056d0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80056d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80056d8:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80056dc:	f3bf 8f4f 	dsb	sy
 80056e0:	f3bf 8f6f 	isb	sy
	}
 80056e4:	bd10      	pop	{r4, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 80056e6:	4c10      	ldr	r4, [pc, #64]	@ (8005728 <vTaskDelay+0x5c>)
 80056e8:	6821      	ldr	r1, [r4, #0]
 80056ea:	b141      	cbz	r1, 80056fe <vTaskDelay+0x32>
 80056ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056f0:	f383 8811 	msr	BASEPRI, r3
 80056f4:	f3bf 8f6f 	isb	sy
 80056f8:	f3bf 8f4f 	dsb	sy
 80056fc:	e7fe      	b.n	80056fc <vTaskDelay+0x30>
	++uxSchedulerSuspended;
 80056fe:	6823      	ldr	r3, [r4, #0]
 8005700:	3301      	adds	r3, #1
 8005702:	6023      	str	r3, [r4, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005704:	f7ff fcb2 	bl	800506c <prvAddCurrentTaskToDelayedList>
	configASSERT( uxSchedulerSuspended );
 8005708:	6823      	ldr	r3, [r4, #0]
 800570a:	b943      	cbnz	r3, 800571e <vTaskDelay+0x52>
 800570c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005710:	f383 8811 	msr	BASEPRI, r3
 8005714:	f3bf 8f6f 	isb	sy
 8005718:	f3bf 8f4f 	dsb	sy
 800571c:	e7fe      	b.n	800571c <vTaskDelay+0x50>
 800571e:	f7ff fde1 	bl	80052e4 <xTaskResumeAll.part.0>
		if( xAlreadyYielded == pdFALSE )
 8005722:	2800      	cmp	r0, #0
 8005724:	d0d4      	beq.n	80056d0 <vTaskDelay+0x4>
	}
 8005726:	bd10      	pop	{r4, pc}
 8005728:	20004850 	.word	0x20004850

0800572c <uxTaskPriorityGet>:
	{
 800572c:	b510      	push	{r4, lr}
 800572e:	4604      	mov	r4, r0
		taskENTER_CRITICAL();
 8005730:	f7ff fac8 	bl	8004cc4 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTask );
 8005734:	b124      	cbz	r4, 8005740 <uxTaskPriorityGet+0x14>
			uxReturn = pxTCB->uxPriority;
 8005736:	6ae4      	ldr	r4, [r4, #44]	@ 0x2c
		taskEXIT_CRITICAL();
 8005738:	f7ff fae6 	bl	8004d08 <vPortExitCritical>
	}
 800573c:	4620      	mov	r0, r4
 800573e:	bd10      	pop	{r4, pc}
			pxTCB = prvGetTCBFromHandle( xTask );
 8005740:	4b03      	ldr	r3, [pc, #12]	@ (8005750 <uxTaskPriorityGet+0x24>)
 8005742:	681c      	ldr	r4, [r3, #0]
			uxReturn = pxTCB->uxPriority;
 8005744:	6ae4      	ldr	r4, [r4, #44]	@ 0x2c
		taskEXIT_CRITICAL();
 8005746:	f7ff fadf 	bl	8004d08 <vPortExitCritical>
	}
 800574a:	4620      	mov	r0, r4
 800574c:	bd10      	pop	{r4, pc}
 800574e:	bf00      	nop
 8005750:	20004974 	.word	0x20004974

08005754 <uxTaskPriorityGetFromISR>:
	{
 8005754:	b510      	push	{r4, lr}
 8005756:	4604      	mov	r4, r0
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005758:	f7ff fbd2 	bl	8004f00 <vPortValidateInterruptPriority>
	__asm volatile
 800575c:	f3ef 8311 	mrs	r3, BASEPRI
 8005760:	f04f 0250 	mov.w	r2, #80	@ 0x50
 8005764:	f382 8811 	msr	BASEPRI, r2
 8005768:	f3bf 8f6f 	isb	sy
 800576c:	f3bf 8f4f 	dsb	sy
			pxTCB = prvGetTCBFromHandle( xTask );
 8005770:	b11c      	cbz	r4, 800577a <uxTaskPriorityGetFromISR+0x26>
			uxReturn = pxTCB->uxPriority;
 8005772:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
	__asm volatile
 8005774:	f383 8811 	msr	BASEPRI, r3
	}
 8005778:	bd10      	pop	{r4, pc}
			pxTCB = prvGetTCBFromHandle( xTask );
 800577a:	4a03      	ldr	r2, [pc, #12]	@ (8005788 <uxTaskPriorityGetFromISR+0x34>)
 800577c:	6814      	ldr	r4, [r2, #0]
			uxReturn = pxTCB->uxPriority;
 800577e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8005780:	f383 8811 	msr	BASEPRI, r3
	}
 8005784:	bd10      	pop	{r4, pc}
 8005786:	bf00      	nop
 8005788:	20004974 	.word	0x20004974

0800578c <vTaskStartScheduler>:
{
 800578c:	b570      	push	{r4, r5, r6, lr}
 800578e:	b084      	sub	sp, #16
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005790:	aa02      	add	r2, sp, #8
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005792:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005794:	a901      	add	r1, sp, #4
 8005796:	4668      	mov	r0, sp
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005798:	e9cd 4400 	strd	r4, r4, [sp]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800579c:	f7fa ffa6 	bl	80006ec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80057a0:	e9dd 3201 	ldrd	r3, r2, [sp, #4]
 80057a4:	9d00      	ldr	r5, [sp, #0]
		configASSERT( puxStackBuffer != NULL );
 80057a6:	b1bb      	cbz	r3, 80057d8 <vTaskStartScheduler+0x4c>
		configASSERT( pxTaskBuffer != NULL );
 80057a8:	b16d      	cbz	r5, 80057c6 <vTaskStartScheduler+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 80057aa:	21a0      	movs	r1, #160	@ 0xa0
 80057ac:	9103      	str	r1, [sp, #12]
			configASSERT( xSize == sizeof( TCB_t ) );
 80057ae:	9903      	ldr	r1, [sp, #12]
 80057b0:	29a0      	cmp	r1, #160	@ 0xa0
 80057b2:	d01a      	beq.n	80057ea <vTaskStartScheduler+0x5e>
	__asm volatile
 80057b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057b8:	f383 8811 	msr	BASEPRI, r3
 80057bc:	f3bf 8f6f 	isb	sy
 80057c0:	f3bf 8f4f 	dsb	sy
 80057c4:	e7fe      	b.n	80057c4 <vTaskStartScheduler+0x38>
 80057c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057ca:	f383 8811 	msr	BASEPRI, r3
 80057ce:	f3bf 8f6f 	isb	sy
 80057d2:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 80057d6:	e7fe      	b.n	80057d6 <vTaskStartScheduler+0x4a>
 80057d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057dc:	f383 8811 	msr	BASEPRI, r3
 80057e0:	f3bf 8f6f 	isb	sy
 80057e4:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 80057e8:	e7fe      	b.n	80057e8 <vTaskStartScheduler+0x5c>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80057ea:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 80057ee:	3a01      	subs	r2, #1
 80057f0:	eb03 0282 	add.w	r2, r3, r2, lsl #2
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80057f4:	2102      	movs	r1, #2
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80057f6:	632b      	str	r3, [r5, #48]	@ 0x30
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80057f8:	4b26      	ldr	r3, [pc, #152]	@ (8005894 <vTaskStartScheduler+0x108>)
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80057fa:	f885 109d 	strb.w	r1, [r5, #157]	@ 0x9d
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80057fe:	1d28      	adds	r0, r5, #4
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005800:	636b      	str	r3, [r5, #52]	@ 0x34
		pxNewTCB->uxMutexesHeld = 0;
 8005802:	e9c5 4411 	strd	r4, r4, [r5, #68]	@ 0x44
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005806:	f885 4038 	strb.w	r4, [r5, #56]	@ 0x38
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800580a:	f885 4043 	strb.w	r4, [r5, #67]	@ 0x43
	pxNewTCB->uxPriority = uxPriority;
 800580e:	62ec      	str	r4, [r5, #44]	@ 0x2c
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005810:	f022 0607 	bic.w	r6, r2, #7
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005814:	9b03      	ldr	r3, [sp, #12]
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005816:	f7ff f9b3 	bl	8004b80 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800581a:	f105 0018 	add.w	r0, r5, #24
 800581e:	f7ff f9af 	bl	8004b80 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005822:	2307      	movs	r3, #7
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005824:	224c      	movs	r2, #76	@ 0x4c
		pxNewTCB->ulNotifiedValue = 0;
 8005826:	f8c5 4098 	str.w	r4, [r5, #152]	@ 0x98
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800582a:	4621      	mov	r1, r4
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800582c:	61ab      	str	r3, [r5, #24]
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800582e:	18a8      	adds	r0, r5, r2
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005830:	612d      	str	r5, [r5, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005832:	626d      	str	r5, [r5, #36]	@ 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005834:	f885 409c 	strb.w	r4, [r5, #156]	@ 0x9c
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005838:	f001 fea2 	bl	8007580 <memset>
 800583c:	4b16      	ldr	r3, [pc, #88]	@ (8005898 <vTaskStartScheduler+0x10c>)
 800583e:	652b      	str	r3, [r5, #80]	@ 0x50
 8005840:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005844:	33d0      	adds	r3, #208	@ 0xd0
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005846:	4915      	ldr	r1, [pc, #84]	@ (800589c <vTaskStartScheduler+0x110>)
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005848:	656a      	str	r2, [r5, #84]	@ 0x54
 800584a:	65ab      	str	r3, [r5, #88]	@ 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800584c:	4622      	mov	r2, r4
 800584e:	4630      	mov	r0, r6
 8005850:	f7ff fa12 	bl	8004c78 <pxPortInitialiseStack>
 8005854:	6028      	str	r0, [r5, #0]
			prvAddNewTaskToReadyList( pxNewTCB );
 8005856:	4628      	mov	r0, r5
 8005858:	f7ff fb80 	bl	8004f5c <prvAddNewTaskToReadyList>
 800585c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005860:	f383 8811 	msr	BASEPRI, r3
 8005864:	f3bf 8f6f 	isb	sy
 8005868:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 800586c:	4a0c      	ldr	r2, [pc, #48]	@ (80058a0 <vTaskStartScheduler+0x114>)
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800586e:	4b0d      	ldr	r3, [pc, #52]	@ (80058a4 <vTaskStartScheduler+0x118>)
 8005870:	490d      	ldr	r1, [pc, #52]	@ (80058a8 <vTaskStartScheduler+0x11c>)
 8005872:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 8005874:	f04f 30ff 	mov.w	r0, #4294967295
 8005878:	6010      	str	r0, [r2, #0]
		xSchedulerRunning = pdTRUE;
 800587a:	4a0c      	ldr	r2, [pc, #48]	@ (80058ac <vTaskStartScheduler+0x120>)
 800587c:	2001      	movs	r0, #1
 800587e:	6010      	str	r0, [r2, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005880:	4a0b      	ldr	r2, [pc, #44]	@ (80058b0 <vTaskStartScheduler+0x124>)
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005882:	334c      	adds	r3, #76	@ 0x4c
 8005884:	600b      	str	r3, [r1, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005886:	6014      	str	r4, [r2, #0]
}
 8005888:	b004      	add	sp, #16
 800588a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		if( xPortStartScheduler() != pdFALSE )
 800588e:	f7ff ba97 	b.w	8004dc0 <xPortStartScheduler>
 8005892:	bf00      	nop
 8005894:	454c4449 	.word	0x454c4449
 8005898:	200049c4 	.word	0x200049c4
 800589c:	080050f9 	.word	0x080050f9
 80058a0:	20004854 	.word	0x20004854
 80058a4:	20004974 	.word	0x20004974
 80058a8:	20000584 	.word	0x20000584
 80058ac:	20004868 	.word	0x20004868
 80058b0:	20004870 	.word	0x20004870

080058b4 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80058b4:	4a02      	ldr	r2, [pc, #8]	@ (80058c0 <vTaskSuspendAll+0xc>)
 80058b6:	6813      	ldr	r3, [r2, #0]
 80058b8:	3301      	adds	r3, #1
 80058ba:	6013      	str	r3, [r2, #0]
}
 80058bc:	4770      	bx	lr
 80058be:	bf00      	nop
 80058c0:	20004850 	.word	0x20004850

080058c4 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 80058c4:	4b06      	ldr	r3, [pc, #24]	@ (80058e0 <xTaskResumeAll+0x1c>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	b943      	cbnz	r3, 80058dc <xTaskResumeAll+0x18>
 80058ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ce:	f383 8811 	msr	BASEPRI, r3
 80058d2:	f3bf 8f6f 	isb	sy
 80058d6:	f3bf 8f4f 	dsb	sy
 80058da:	e7fe      	b.n	80058da <xTaskResumeAll+0x16>
 80058dc:	f7ff bd02 	b.w	80052e4 <xTaskResumeAll.part.0>
 80058e0:	20004850 	.word	0x20004850

080058e4 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80058e4:	4b05      	ldr	r3, [pc, #20]	@ (80058fc <xTaskIncrementTick+0x18>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	b90b      	cbnz	r3, 80058ee <xTaskIncrementTick+0xa>
 80058ea:	f7ff bc55 	b.w	8005198 <xTaskIncrementTick.part.0>
		++xPendedTicks;
 80058ee:	4a04      	ldr	r2, [pc, #16]	@ (8005900 <xTaskIncrementTick+0x1c>)
 80058f0:	6813      	ldr	r3, [r2, #0]
 80058f2:	3301      	adds	r3, #1
}
 80058f4:	2000      	movs	r0, #0
		++xPendedTicks;
 80058f6:	6013      	str	r3, [r2, #0]
}
 80058f8:	4770      	bx	lr
 80058fa:	bf00      	nop
 80058fc:	20004850 	.word	0x20004850
 8005900:	20004864 	.word	0x20004864

08005904 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005904:	4b18      	ldr	r3, [pc, #96]	@ (8005968 <vTaskSwitchContext+0x64>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	b11b      	cbz	r3, 8005912 <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 800590a:	4b18      	ldr	r3, [pc, #96]	@ (800596c <vTaskSwitchContext+0x68>)
 800590c:	2201      	movs	r2, #1
 800590e:	601a      	str	r2, [r3, #0]
 8005910:	4770      	bx	lr
		xYieldPending = pdFALSE;
 8005912:	4916      	ldr	r1, [pc, #88]	@ (800596c <vTaskSwitchContext+0x68>)
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005914:	4a16      	ldr	r2, [pc, #88]	@ (8005970 <vTaskSwitchContext+0x6c>)
		xYieldPending = pdFALSE;
 8005916:	600b      	str	r3, [r1, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005918:	6813      	ldr	r3, [r2, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800591a:	fab3 f383 	clz	r3, r3
 800591e:	b2db      	uxtb	r3, r3
 8005920:	f1c3 031f 	rsb	r3, r3, #31
 8005924:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005928:	4912      	ldr	r1, [pc, #72]	@ (8005974 <vTaskSwitchContext+0x70>)
 800592a:	009a      	lsls	r2, r3, #2
 800592c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8005930:	5888      	ldr	r0, [r1, r2]
 8005932:	b940      	cbnz	r0, 8005946 <vTaskSwitchContext+0x42>
	__asm volatile
 8005934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005938:	f383 8811 	msr	BASEPRI, r3
 800593c:	f3bf 8f6f 	isb	sy
 8005940:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 8005944:	e7fe      	b.n	8005944 <vTaskSwitchContext+0x40>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005946:	6858      	ldr	r0, [r3, #4]
 8005948:	3208      	adds	r2, #8
 800594a:	6840      	ldr	r0, [r0, #4]
 800594c:	6058      	str	r0, [r3, #4]
 800594e:	440a      	add	r2, r1
 8005950:	4290      	cmp	r0, r2
 8005952:	bf04      	itt	eq
 8005954:	6840      	ldreq	r0, [r0, #4]
 8005956:	6058      	streq	r0, [r3, #4]
 8005958:	4b07      	ldr	r3, [pc, #28]	@ (8005978 <vTaskSwitchContext+0x74>)
 800595a:	68c2      	ldr	r2, [r0, #12]
 800595c:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a06      	ldr	r2, [pc, #24]	@ (800597c <vTaskSwitchContext+0x78>)
 8005962:	334c      	adds	r3, #76	@ 0x4c
 8005964:	6013      	str	r3, [r2, #0]
}
 8005966:	4770      	bx	lr
 8005968:	20004850 	.word	0x20004850
 800596c:	20004860 	.word	0x20004860
 8005970:	2000486c 	.word	0x2000486c
 8005974:	200048e8 	.word	0x200048e8
 8005978:	20004974 	.word	0x20004974
 800597c:	20000584 	.word	0x20000584

08005980 <VBS_GetAvBusVoltage_V>:
  */
__weak uint16_t VBS_GetAvBusVoltage_V( BusVoltageSensor_Handle_t * pHandle )
{
  uint32_t temp;

  temp = ( uint32_t )( pHandle->AvBusVoltage_d );
 8005980:	88c3      	ldrh	r3, [r0, #6]
  temp *= pHandle->ConversionFactor;
 8005982:	8840      	ldrh	r0, [r0, #2]
 8005984:	fb03 f000 	mul.w	r0, r3, r0
  temp /= 65536u;

  return ( ( uint16_t )temp );
}
 8005988:	0c00      	lsrs	r0, r0, #16
 800598a:	4770      	bx	lr

0800598c <Circle_Limitation>:
  * @param  pHandle pointer on the related component instance
  * @param  Vqd Voltage in qd reference frame
  * @retval qd_t Limited Vqd vector
  */
__weak qd_t Circle_Limitation( CircleLimitation_Handle_t * pHandle, qd_t Vqd )
{
 800598c:	140b      	asrs	r3, r1, #16
            ( int32_t )( Vqd.d ) * Vqd.d;

  uw_temp = ( uint32_t ) sw_temp;

  /* uw_temp min value 0, max value 32767*32767 */
  if ( uw_temp > ( uint32_t )( pHandle->MaxModule ) * pHandle->MaxModule )
 800598e:	8802      	ldrh	r2, [r0, #0]
 8005990:	b209      	sxth	r1, r1
            ( int32_t )( Vqd.d ) * Vqd.d;
 8005992:	fb03 fc03 	mul.w	ip, r3, r3
  sw_temp = ( int32_t )( Vqd.q ) * Vqd.q +
 8005996:	fb01 cc01 	mla	ip, r1, r1, ip
  if ( uw_temp > ( uint32_t )( pHandle->MaxModule ) * pHandle->MaxModule )
 800599a:	fb02 f202 	mul.w	r2, r2, r2
 800599e:	4594      	cmp	ip, r2
{
 80059a0:	b084      	sub	sp, #16
  if ( uw_temp > ( uint32_t )( pHandle->MaxModule ) * pHandle->MaxModule )
 80059a2:	d919      	bls.n	80059d8 <Circle_Limitation+0x4c>
  {

    uw_temp /= ( uint32_t )( 16777216 );

    /* wtemp min value pHandle->Start_index, max value 127 */
    uw_temp -= pHandle->Start_index;
 80059a4:	f890 20b2 	ldrb.w	r2, [r0, #178]	@ 0xb2
 80059a8:	ebc2 621c 	rsb	r2, r2, ip, lsr #24

    /* uw_temp min value 0, max value 127 - pHandle->Start_index */
    table_element = pHandle->Circle_limit_table[( uint8_t )uw_temp];
 80059ac:	b2d2      	uxtb	r2, r2
 80059ae:	eb00 0042 	add.w	r0, r0, r2, lsl #1

    sw_temp = Vqd.q * ( int32_t )table_element;
 80059b2:	8882      	ldrh	r2, [r0, #4]
 80059b4:	fb02 f101 	mul.w	r1, r2, r1
    local_vqd.q = ( int16_t )( sw_temp / 32768 );
 80059b8:	2900      	cmp	r1, #0

    sw_temp = Vqd.d * ( int32_t )( table_element );
 80059ba:	fb02 f303 	mul.w	r3, r2, r3
    local_vqd.q = ( int16_t )( sw_temp / 32768 );
 80059be:	bfbc      	itt	lt
 80059c0:	f501 41ff 	addlt.w	r1, r1, #32640	@ 0x7f80
 80059c4:	317f      	addlt	r1, #127	@ 0x7f
    local_vqd.d = ( int16_t )( sw_temp / 32768 );
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	bfbc      	itt	lt
 80059ca:	f503 43ff 	addlt.w	r3, r3, #32640	@ 0x7f80
 80059ce:	337f      	addlt	r3, #127	@ 0x7f
    local_vqd.q = ( int16_t )( sw_temp / 32768 );
 80059d0:	f341 31cf 	sbfx	r1, r1, #15, #16
    local_vqd.d = ( int16_t )( sw_temp / 32768 );
 80059d4:	f343 33cf 	sbfx	r3, r3, #15, #16
  }

  return ( local_vqd );
 80059d8:	b289      	uxth	r1, r1
 80059da:	2000      	movs	r0, #0
 80059dc:	f361 000f 	bfi	r0, r1, #0, #16
 80059e0:	b29b      	uxth	r3, r3
 80059e2:	f363 401f 	bfi	r0, r3, #16, #16
}
 80059e6:	b004      	add	sp, #16
 80059e8:	4770      	bx	lr
 80059ea:	bf00      	nop

080059ec <FCP_Init>:
 * @{
 */

__weak void FCP_Init( FCP_Handle_t * pHandle )
{
  pHandle->RxTimeoutCountdown = 0;
 80059ec:	2300      	movs	r3, #0
 80059ee:	8243      	strh	r3, [r0, #18]

  pHandle->TxFrame.Code = 0x0;
 80059f0:	8283      	strh	r3, [r0, #20]
  pHandle->TxFrame.Size = 0;
  pHandle->TxFrame.FrameCRC = 0;
 80059f2:	f8c0 3096 	str.w	r3, [r0, #150]	@ 0x96
  pHandle->TxFrameState = FCP_TRANSFER_IDLE;
  pHandle->TxFrameLevel = 0;

  pHandle->RxFrame.Code = 0x0;
  pHandle->RxFrame.Size = 0;
 80059f6:	f880 309a 	strb.w	r3, [r0, #154]	@ 0x9a
  pHandle->RxFrame.FrameCRC = 0;
 80059fa:	f8a0 311b 	strh.w	r3, [r0, #283]	@ 0x11b
  pHandle->RxFrameState = FCP_TRANSFER_IDLE;
  pHandle->RxFrameLevel = 0;
 80059fe:	f880 311d 	strb.w	r3, [r0, #285]	@ 0x11d
}
 8005a02:	4770      	bx	lr

08005a04 <FCP_SetClient>:
                    struct MCP_Handle_s * pClient,
                    FCP_SentFrameCallback_t pSentFrameCb,
                    FCP_ReceivedFrameCallback_t pReceviedFrameCb,
                    FCP_RxTimeoutCallback_t pRxTimeoutCb )
{
  if ( MC_NULL != pHandle )
 8005a04:	b120      	cbz	r0, 8005a10 <FCP_SetClient+0xc>
  {
    pHandle->ClientEntity = pClient;
    pHandle->ClientFrameSentCallback = pSentFrameCb;
 8005a06:	e9c0 1200 	strd	r1, r2, [r0]
    pHandle->ClientFrameReceivedCallback = pReceviedFrameCb;
 8005a0a:	6083      	str	r3, [r0, #8]
    pHandle->ClientRxTimeoutCallback = pRxTimeoutCb;
 8005a0c:	9b00      	ldr	r3, [sp, #0]
 8005a0e:	60c3      	str	r3, [r0, #12]
  }
}
 8005a10:	4770      	bx	lr
 8005a12:	bf00      	nop

08005a14 <FCP_CalcCRC>:
{
  uint8_t nCRC = 0;
  uint16_t nSum = 0;
  uint8_t idx;

  if( MC_NULL != pFrame )
 8005a14:	b178      	cbz	r0, 8005a36 <FCP_CalcCRC+0x22>
  {
    nSum += pFrame->Code;
    nSum += pFrame->Size;
 8005a16:	7841      	ldrb	r1, [r0, #1]
    nSum += pFrame->Code;
 8005a18:	7803      	ldrb	r3, [r0, #0]
    nSum += pFrame->Size;
 8005a1a:	440b      	add	r3, r1

    for ( idx = 0; idx < pFrame->Size; idx++ )
 8005a1c:	b139      	cbz	r1, 8005a2e <FCP_CalcCRC+0x1a>
 8005a1e:	3001      	adds	r0, #1
 8005a20:	4401      	add	r1, r0
    {
      nSum += pFrame->Buffer[idx];
 8005a22:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8005a26:	4413      	add	r3, r2
    for ( idx = 0; idx < pFrame->Size; idx++ )
 8005a28:	4281      	cmp	r1, r0
      nSum += pFrame->Buffer[idx];
 8005a2a:	b29b      	uxth	r3, r3
    for ( idx = 0; idx < pFrame->Size; idx++ )
 8005a2c:	d1f9      	bne.n	8005a22 <FCP_CalcCRC+0xe>
    }

    nCRC = (uint8_t)(nSum & 0xFF) ; // Low Byte of nSum
    nCRC += (uint8_t) (nSum >> 8) ; // High Byte of nSum
 8005a2e:	eb03 2313 	add.w	r3, r3, r3, lsr #8
 8005a32:	f003 00ff 	and.w	r0, r3, #255	@ 0xff
  }

  return nCRC ;
}
 8005a36:	4770      	bx	lr

08005a38 <HALL_Init>:
__weak void HALL_Init( HALL_Handle_t * pHandle )
{
  TIM_TypeDef * TIMx = pHandle->TIMx;

  uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit *
                                     pHandle->_Super.bElToMecRatio;
 8005a38:	7843      	ldrb	r3, [r0, #1]
  uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit *
 8005a3a:	f8b0 c016 	ldrh.w	ip, [r0, #22]

  /* Adjustment factor: maximum measurable speed is x time greater than the
  maximum reliable speed */
  hMaxReliableElSpeedUnit *= 2u;

  pHandle->OvfFreq = ( uint16_t )( pHandle->TIMClockFreq / 65536u );
 8005a3e:	6a82      	ldr	r2, [r0, #40]	@ 0x28
{
 8005a40:	b570      	push	{r4, r5, r6, lr}
  hMaxReliableElSpeedUnit *= 2u;
 8005a42:	f8b0 e014 	ldrh.w	lr, [r0, #20]
  uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit *
 8005a46:	fb1c fc03 	smulbb	ip, ip, r3
  hMaxReliableElSpeedUnit *= 2u;
 8005a4a:	fb1e fe03 	smulbb	lr, lr, r3
  uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit *
 8005a4e:	fa1f fc8c 	uxth.w	ip, ip
  hMaxReliableElSpeedUnit *= 2u;
 8005a52:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
  pHandle->OvfFreq = ( uint16_t )( pHandle->TIMClockFreq / 65536u );
 8005a56:	0c11      	lsrs	r1, r2, #16

  /* SW Init */
  if ( hMinReliableElSpeedUnit == 0u )
 8005a58:	f1bc 0f03 	cmp.w	ip, #3
  TIM_TypeDef * TIMx = pHandle->TIMx;
 8005a5c:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
  pHandle->OvfFreq = ( uint16_t )( pHandle->TIMClockFreq / 65536u );
 8005a5e:	f8a0 10c2 	strh.w	r1, [r0, #194]	@ 0xc2
  hMaxReliableElSpeedUnit *= 2u;
 8005a62:	fa1f fe8e 	uxth.w	lr, lr
  if ( hMinReliableElSpeedUnit == 0u )
 8005a66:	d969      	bls.n	8005b3c <HALL_Init+0x104>
  else
  {
    /* Set accordingly the min reliable speed */
    /* 1000 comes from mS 
    * 6 comes from the fact that sensors are toggling each 60 deg = 360/6 deg */
    pHandle->HallTimeout = 1000*SPEED_UNIT / ( 6u * hMinReliableElSpeedUnit );
 8005a68:	ea4f 0c9c 	mov.w	ip, ip, lsr #2
 8005a6c:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 8005a70:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8005a74:	f242 7410 	movw	r4, #10000	@ 0x2710
 8005a78:	fbb4 f4fc 	udiv	r4, r4, ip
 8005a7c:	b2a5      	uxth	r5, r4
  }

  /* Compute the prescaler to the closet value of the TimeOut (in mS )*/
  pHandle->HALLMaxRatio = ( pHandle->HallTimeout * pHandle->OvfFreq ) / 1000 ;
 8005a7e:	fb04 f101 	mul.w	r1, r4, r1
 8005a82:	4c30      	ldr	r4, [pc, #192]	@ (8005b44 <HALL_Init+0x10c>)
 8005a84:	f8a0 50c0 	strh.w	r5, [r0, #192]	@ 0xc0
 8005a88:	fba4 4101 	umull	r4, r1, r4, r1
  /* Align MaxPeriod to a multiple of Overflow.*/
  pHandle->MaxPeriod = ( pHandle->HALLMaxRatio ) * 65536uL;

  pHandle->SatSpeed = hMaxReliableElSpeedUnit;

  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 8005a8c:	4c2e      	ldr	r4, [pc, #184]	@ (8005b48 <HALL_Init+0x110>)
                              / ( pHandle->_Super.hMeasurementFrequency ) ) * ( pHandle->_Super.DPPConvFactor);
 8005a8e:	8b45      	ldrh	r5, [r0, #26]
  pHandle->SatSpeed = hMaxReliableElSpeedUnit;
 8005a90:	f8a0 e0b0 	strh.w	lr, [r0, #176]	@ 0xb0
  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 8005a94:	fba4 4202 	umull	r4, r2, r4, r2
                              / ( pHandle->_Super.hMeasurementFrequency ) ) * ( pHandle->_Super.DPPConvFactor);
 8005a98:	69c4      	ldr	r4, [r0, #28]
  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 8005a9a:	0892      	lsrs	r2, r2, #2
  pHandle->HALLMaxRatio = ( pHandle->HallTimeout * pHandle->OvfFreq ) / 1000 ;
 8005a9c:	0989      	lsrs	r1, r1, #6

  pHandle->MinPeriod = ( ( SPEED_UNIT * ( pHandle->TIMClockFreq /6uL) ) 
 8005a9e:	eb02 0c82 	add.w	ip, r2, r2, lsl #2
                              / ( pHandle->_Super.hMeasurementFrequency ) ) * ( pHandle->_Super.DPPConvFactor);
 8005aa2:	fbb2 f2f5 	udiv	r2, r2, r5
 8005aa6:	fb04 f202 	mul.w	r2, r4, r2
  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 8005aaa:	f8c0 20b4 	str.w	r2, [r0, #180]	@ 0xb4
  pHandle->MaxPeriod = ( pHandle->HALLMaxRatio ) * 65536uL;
 8005aae:	040e      	lsls	r6, r1, #16
  pHandle->MinPeriod = ( ( SPEED_UNIT * ( pHandle->TIMClockFreq /6uL) ) 
 8005ab0:	ea4f 024c 	mov.w	r2, ip, lsl #1
                       / hMaxReliableElSpeedUnit);
 8005ab4:	fbb2 f2fe 	udiv	r2, r2, lr
  pHandle->MinPeriod = ( ( SPEED_UNIT * ( pHandle->TIMClockFreq /6uL) ) 
 8005ab8:	f8c0 20bc 	str.w	r2, [r0, #188]	@ 0xbc

  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8005abc:	f890 20c6 	ldrb.w	r2, [r0, #198]	@ 0xc6
  pHandle->MaxPeriod = ( pHandle->HALLMaxRatio ) * 65536uL;
 8005ac0:	f8c0 60b8 	str.w	r6, [r0, #184]	@ 0xb8
                                   pHandle->SpeedSamplingFreqHz ) - 1u;
 8005ac4:	8c84      	ldrh	r4, [r0, #36]	@ 0x24
  pHandle->HALLMaxRatio = ( pHandle->HallTimeout * pHandle->OvfFreq ) / 1000 ;
 8005ac6:	f8a0 10ae 	strh.w	r1, [r0, #174]	@ 0xae
  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8005aca:	fb05 f202 	mul.w	r2, r5, r2
 8005ace:	fbb2 f2f4 	udiv	r2, r2, r4
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8005ad2:	699c      	ldr	r4, [r3, #24]
                                   pHandle->SpeedSamplingFreqHz ) - 1u;
 8005ad4:	3a01      	subs	r2, #1
  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8005ad6:	f8a0 20c4 	strh.w	r2, [r0, #196]	@ 0xc4

  /* Reset speed reliability */
  pHandle->SensorIsReliable = true;

  /* Set IC filter for Channel 1 (ICF1) */
  LL_TIM_IC_SetFilter(TIMx, LL_TIM_CHANNEL_CH1, ( uint32_t )(pHandle->ICx_Filter) << 20);
 8005ada:	f890 2048 	ldrb.w	r2, [r0, #72]	@ 0x48
 8005ade:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  pHandle->MaxPeriod = ( pHandle->HALLMaxRatio ) * 65536uL;
 8005ae2:	b289      	uxth	r1, r1
  pHandle->SensorIsReliable = true;
 8005ae4:	2401      	movs	r4, #1
 8005ae6:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4
 8005aea:	f880 4049 	strb.w	r4, [r0, #73]	@ 0x49
 8005aee:	619a      	str	r2, [r3, #24]
  WRITE_REG(TIMx->PSC, Prescaler);
 8005af0:	6299      	str	r1, [r3, #40]	@ 0x28
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8005af2:	695a      	ldr	r2, [r3, #20]
  LL_TIM_SetPrescaler ( TIMx, pHandle->HALLMaxRatio );
  LL_TIM_GenerateEvent_UPDATE ( TIMx );


  /* Clear the TIMx's pending flags */
  WRITE_REG (TIMx->SR, 0);
 8005af4:	2100      	movs	r1, #0
 8005af6:	4322      	orrs	r2, r4
 8005af8:	615a      	str	r2, [r3, #20]
 8005afa:	6119      	str	r1, [r3, #16]
  MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource);
 8005afc:	681a      	ldr	r2, [r3, #0]
 8005afe:	f042 0204 	orr.w	r2, r2, #4
 8005b02:	601a      	str	r2, [r3, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8005b04:	68da      	ldr	r2, [r3, #12]
 8005b06:	f042 0202 	orr.w	r2, r2, #2
 8005b0a:	60da      	str	r2, [r3, #12]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8005b0c:	68da      	ldr	r2, [r3, #12]
 8005b0e:	4322      	orrs	r2, r4
 8005b10:	60da      	str	r2, [r3, #12]
  WRITE_REG(TIMx->CNT, Counter);
 8005b12:	6259      	str	r1, [r3, #36]	@ 0x24
  SET_BIT(TIMx->CCER, Channels);
 8005b14:	6a1a      	ldr	r2, [r3, #32]
 8005b16:	4322      	orrs	r2, r4
 8005b18:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8005b1a:	681a      	ldr	r2, [r3, #0]
 8005b1c:	4322      	orrs	r2, r4
 8005b1e:	601a      	str	r2, [r3, #0]
  LL_TIM_CC_EnableChannel  ( TIMx, LL_TIM_CHANNEL_CH1 );
  LL_TIM_EnableCounter ( TIMx );


  /* Erase speed buffer */
  bSpeedBufferSize = pHandle->SpeedBufferSize;
 8005b20:	f890 2026 	ldrb.w	r2, [r0, #38]	@ 0x26

  for ( bIndex = 0u; bIndex < bSpeedBufferSize; bIndex++ )
 8005b24:	b14a      	cbz	r2, 8005b3a <HALL_Init+0x102>
 8005b26:	f100 034c 	add.w	r3, r0, #76	@ 0x4c
  {
    pHandle->SensorPeriod[bIndex]  = pHandle->MaxPeriod;
 8005b2a:	f8d0 10b8 	ldr.w	r1, [r0, #184]	@ 0xb8
 8005b2e:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8005b32:	f843 1f04 	str.w	r1, [r3, #4]!
  for ( bIndex = 0u; bIndex < bSpeedBufferSize; bIndex++ )
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d1fb      	bne.n	8005b32 <HALL_Init+0xfa>
  }
}
 8005b3a:	bd70      	pop	{r4, r5, r6, pc}
 8005b3c:	2496      	movs	r4, #150	@ 0x96
    pHandle->HallTimeout = 150u;
 8005b3e:	4625      	mov	r5, r4
 8005b40:	e79d      	b.n	8005a7e <HALL_Init+0x46>
 8005b42:	bf00      	nop
 8005b44:	10624dd3 	.word	0x10624dd3
 8005b48:	aaaaaaab 	.word	0xaaaaaaab

08005b4c <HALL_Clear>:
* @param  pHandle: handler of the current instance of the hall_speed_pos_fdbk component*
* @retval none
*/
__weak void HALL_Clear( HALL_Handle_t * pHandle )
{
  TIM_TypeDef * TIMx = pHandle->TIMx;
 8005b4c:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8005b4e:	68d1      	ldr	r1, [r2, #12]
 8005b50:	f021 0102 	bic.w	r1, r1, #2

  /* Mask interrupts to insure a clean intialization */
  LL_TIM_DisableIT_CC1 ( TIMx );

  pHandle->RatioDec = false;
 8005b54:	2300      	movs	r3, #0
{
 8005b56:	b4f0      	push	{r4, r5, r6, r7}

  /* Clear speed error counter */
  pHandle->_Super.bSpeedErrorNumber = 0;
  
  /* Re-initialize partly the timer */
  LL_TIM_SetPrescaler ( TIMx, pHandle->HALLMaxRatio );
 8005b58:	f8b0 40ae 	ldrh.w	r4, [r0, #174]	@ 0xae
 8005b5c:	60d1      	str	r1, [r2, #12]
  pHandle->SensorIsReliable = true;
 8005b5e:	2101      	movs	r1, #1
  pHandle->RatioDec = false;
 8005b60:	f880 304a 	strb.w	r3, [r0, #74]	@ 0x4a
  pHandle->Direction = POSITIVE;
 8005b64:	f880 10a2 	strb.w	r1, [r0, #162]	@ 0xa2
  pHandle->RatioInc = false;
 8005b68:	f880 304b 	strb.w	r3, [r0, #75]	@ 0x4b
  pHandle->SpeedFIFOIdx = 0u;
 8005b6c:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98
  pHandle->FirstCapt = 0u;
 8005b70:	f880 304c 	strb.w	r3, [r0, #76]	@ 0x4c
  pHandle->_Super.bSpeedErrorNumber = 0;
 8005b74:	7003      	strb	r3, [r0, #0]
  pHandle->BufferFilled = 0u;
 8005b76:	f880 304d 	strb.w	r3, [r0, #77]	@ 0x4d
  pHandle->SensorIsReliable = true;
 8005b7a:	f880 1049 	strb.w	r1, [r0, #73]	@ 0x49
  pHandle->OVFCounter = 0u;
 8005b7e:	f880 304e 	strb.w	r3, [r0, #78]	@ 0x4e
  pHandle->_Super.hMecAccelUnitP = 0;
 8005b82:	8243      	strh	r3, [r0, #18]
  pHandle->CompSpeed = 0;
 8005b84:	f8a0 30ac 	strh.w	r3, [r0, #172]	@ 0xac
  WRITE_REG(TIMx->PSC, Prescaler);
 8005b88:	6294      	str	r4, [r2, #40]	@ 0x28
  WRITE_REG(TIMx->CNT, Counter);
 8005b8a:	6253      	str	r3, [r2, #36]	@ 0x24
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8005b8c:	6813      	ldr	r3, [r2, #0]
{

  if ( pHandle->SensorPlacement == DEGREES_120 )
  {
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 8005b8e:	6b86      	ldr	r6, [r0, #56]	@ 0x38
 8005b90:	430b      	orrs	r3, r1
 8005b92:	6013      	str	r3, [r2, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8005b94:	68d3      	ldr	r3, [r2, #12]
 8005b96:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8005b98:	f043 0302 	orr.w	r3, r3, #2
 8005b9c:	60d3      	str	r3, [r2, #12]
  if ( pHandle->SensorPlacement == DEGREES_120 )
 8005b9e:	f890 7020 	ldrb.w	r7, [r0, #32]
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 8005ba2:	e9d0 5310 	ldrd	r5, r3, [r0, #64]	@ 0x40
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8005ba6:	e9d0 420c 	ldrd	r4, r2, [r0, #48]	@ 0x30
  if ( pHandle->SensorPlacement == DEGREES_120 )
 8005baa:	b9ef      	cbnz	r7, 8005be8 <HALL_Clear+0x9c>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8005bac:	692d      	ldr	r5, [r5, #16]
 8005bae:	43ab      	bics	r3, r5
 8005bb0:	6933      	ldr	r3, [r6, #16]
 8005bb2:	6924      	ldr	r4, [r4, #16]
 8005bb4:	bf0c      	ite	eq
 8005bb6:	2501      	moveq	r5, #1
 8005bb8:	2500      	movne	r5, #0
 8005bba:	ea31 0303 	bics.w	r3, r1, r3
 8005bbe:	bf0c      	ite	eq
 8005bc0:	2301      	moveq	r3, #1
 8005bc2:	2300      	movne	r3, #0
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 8005bc4:	005b      	lsls	r3, r3, #1
 8005bc6:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
 8005bca:	ea32 0404 	bics.w	r4, r2, r4
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8005bce:	bf08      	it	eq
 8005bd0:	f043 0301 	orreq.w	r3, r3, #1
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
                          | LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
  }

  switch ( pHandle->HallState )
 8005bd4:	1e5a      	subs	r2, r3, #1
 8005bd6:	f880 30a6 	strb.w	r3, [r0, #166]	@ 0xa6
 8005bda:	2a05      	cmp	r2, #5
 8005bdc:	d858      	bhi.n	8005c90 <HALL_Clear+0x144>
 8005bde:	e8df f002 	tbb	[pc, r2]
 8005be2:	2f25      	.short	0x2f25
 8005be4:	1b4d4339 	.word	0x1b4d4339
 8005be8:	6936      	ldr	r6, [r6, #16]
 8005bea:	692d      	ldr	r5, [r5, #16]
 8005bec:	43ab      	bics	r3, r5
 8005bee:	6923      	ldr	r3, [r4, #16]
 8005bf0:	bf0c      	ite	eq
 8005bf2:	2401      	moveq	r4, #1
 8005bf4:	2400      	movne	r4, #0
 8005bf6:	ea32 0303 	bics.w	r3, r2, r3
 8005bfa:	bf0c      	ite	eq
 8005bfc:	2301      	moveq	r3, #1
 8005bfe:	2300      	movne	r3, #0
 8005c00:	ea31 0606 	bics.w	r6, r1, r6
 8005c04:	bf0c      	ite	eq
 8005c06:	2201      	moveq	r2, #1
 8005c08:	2200      	movne	r2, #0
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 8005c0a:	0092      	lsls	r2, r2, #2
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8005c0c:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 8005c10:	f082 0204 	eor.w	r2, r2, #4
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8005c14:	4313      	orrs	r3, r2
 8005c16:	e7dd      	b.n	8005bd4 <HALL_Clear+0x88>
    case STATE_2:
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT -
                                              S16_60_PHASE_SHIFT / 2 );
      break;
    case STATE_6:
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT -
 8005c18:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8005c1a:	f5a3 537f 	sub.w	r3, r3, #16320	@ 0x3fc0
 8005c1e:	3b3f      	subs	r3, #63	@ 0x3f
 8005c20:	b21b      	sxth	r3, r3
 8005c22:	8083      	strh	r3, [r0, #4]
}
 8005c24:	bcf0      	pop	{r4, r5, r6, r7}
      pHandle->SensorIsReliable = false;
      break;
  }

  /* Initialize the measured angle */
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8005c26:	f8a0 30aa 	strh.w	r3, [r0, #170]	@ 0xaa
}
 8005c2a:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT +
 8005c2c:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8005c2e:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8005c32:	333f      	adds	r3, #63	@ 0x3f
 8005c34:	b21b      	sxth	r3, r3
}
 8005c36:	bcf0      	pop	{r4, r5, r6, r7}
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT +
 8005c38:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8005c3a:	f8a0 30aa 	strh.w	r3, [r0, #170]	@ 0xaa
}
 8005c3e:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT -
 8005c40:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8005c42:	f5a3 43d5 	sub.w	r3, r3, #27264	@ 0x6a80
 8005c46:	3b2a      	subs	r3, #42	@ 0x2a
 8005c48:	b21b      	sxth	r3, r3
}
 8005c4a:	bcf0      	pop	{r4, r5, r6, r7}
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT -
 8005c4c:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8005c4e:	f8a0 30aa 	strh.w	r3, [r0, #170]	@ 0xaa
}
 8005c52:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 8005c54:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8005c56:	f503 43d5 	add.w	r3, r3, #27264	@ 0x6a80
 8005c5a:	332a      	adds	r3, #42	@ 0x2a
 8005c5c:	b21b      	sxth	r3, r3
}
 8005c5e:	bcf0      	pop	{r4, r5, r6, r7}
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 8005c60:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8005c62:	f8a0 30aa 	strh.w	r3, [r0, #170]	@ 0xaa
}
 8005c66:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT / 2 );
 8005c68:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8005c6a:	f5a3 53aa 	sub.w	r3, r3, #5440	@ 0x1540
 8005c6e:	3b15      	subs	r3, #21
 8005c70:	b21b      	sxth	r3, r3
}
 8005c72:	bcf0      	pop	{r4, r5, r6, r7}
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT / 2 );
 8005c74:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8005c76:	f8a0 30aa 	strh.w	r3, [r0, #170]	@ 0xaa
}
 8005c7a:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT / 2 );
 8005c7c:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8005c7e:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 8005c82:	3315      	adds	r3, #21
 8005c84:	b21b      	sxth	r3, r3
}
 8005c86:	bcf0      	pop	{r4, r5, r6, r7}
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT / 2 );
 8005c88:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8005c8a:	f8a0 30aa 	strh.w	r3, [r0, #170]	@ 0xaa
}
 8005c8e:	4770      	bx	lr
      pHandle->SensorIsReliable = false;
 8005c90:	2200      	movs	r2, #0
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8005c92:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
      pHandle->SensorIsReliable = false;
 8005c96:	f880 2049 	strb.w	r2, [r0, #73]	@ 0x49
      break;
 8005c9a:	e7c3      	b.n	8005c24 <HALL_Clear+0xd8>

08005c9c <HALL_CalcElAngle>:
  if ( pHandle->_Super.hElSpeedDpp != HALL_MAX_PSEUDO_SPEED )
 8005c9c:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
 8005ca0:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8005ca4:	428a      	cmp	r2, r1
{
 8005ca6:	4603      	mov	r3, r0
    pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8005ca8:	8880      	ldrh	r0, [r0, #4]
  if ( pHandle->_Super.hElSpeedDpp != HALL_MAX_PSEUDO_SPEED )
 8005caa:	d00e      	beq.n	8005cca <HALL_CalcElAngle+0x2e>
    pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 8005cac:	f8b3 c0aa 	ldrh.w	ip, [r3, #170]	@ 0xaa
    pHandle->PrevRotorFreq = pHandle->_Super.hElSpeedDpp;
 8005cb0:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
    pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 8005cb4:	b291      	uxth	r1, r2
    pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8005cb6:	4408      	add	r0, r1
    pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 8005cb8:	4461      	add	r1, ip
    pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8005cba:	f8b3 c0ac 	ldrh.w	ip, [r3, #172]	@ 0xac
    pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 8005cbe:	f8a3 10aa 	strh.w	r1, [r3, #170]	@ 0xaa
    pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 8005cc2:	4460      	add	r0, ip
 8005cc4:	b200      	sxth	r0, r0
    pHandle->PrevRotorFreq = pHandle->_Super.hElSpeedDpp;
 8005cc6:	8098      	strh	r0, [r3, #4]
}
 8005cc8:	4770      	bx	lr
    pHandle->_Super.hElAngle += pHandle->PrevRotorFreq;
 8005cca:	f8b3 20a0 	ldrh.w	r2, [r3, #160]	@ 0xa0
 8005cce:	4410      	add	r0, r2
 8005cd0:	b200      	sxth	r0, r0
 8005cd2:	8098      	strh	r0, [r3, #4]
}
 8005cd4:	4770      	bx	lr
 8005cd6:	bf00      	nop

08005cd8 <HALL_CalcAvrgMecSpeedUnit>:
{
 8005cd8:	b538      	push	{r3, r4, r5, lr}
 8005cda:	4604      	mov	r4, r0
  if ( pHandle->SensorIsReliable )
 8005cdc:	f890 0049 	ldrb.w	r0, [r0, #73]	@ 0x49
  TIM_TypeDef * TIMx = pHandle->TIMx;
 8005ce0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
{
 8005ce2:	460d      	mov	r5, r1
  if ( pHandle->SensorIsReliable )
 8005ce4:	b180      	cbz	r0, 8005d08 <HALL_CalcAvrgMecSpeedUnit+0x30>
  return (uint32_t)(READ_REG(TIMx->PSC));
 8005ce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    if ( LL_TIM_GetPrescaler ( TIMx ) >= pHandle->HALLMaxRatio )
 8005ce8:	f8b4 20ae 	ldrh.w	r2, [r4, #174]	@ 0xae
 8005cec:	429a      	cmp	r2, r3
 8005cee:	d812      	bhi.n	8005d16 <HALL_CalcAvrgMecSpeedUnit+0x3e>
      pHandle->_Super.hElSpeedDpp = 0;
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	81e3      	strh	r3, [r4, #14]
            pHandle->CompSpeed = 0;
 8005cf4:	2300      	movs	r3, #0
      *hMecSpeedUnit = 0;
 8005cf6:	802b      	strh	r3, [r5, #0]
    bReliability = SPD_IsMecSpeedReliable( &pHandle->_Super, hMecSpeedUnit );
 8005cf8:	4629      	mov	r1, r5
 8005cfa:	4620      	mov	r0, r4
 8005cfc:	f001 f81a 	bl	8006d34 <SPD_IsMecSpeedReliable>
  pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8005d00:	f9b5 3000 	ldrsh.w	r3, [r5]
 8005d04:	81a3      	strh	r3, [r4, #12]
}
 8005d06:	bd38      	pop	{r3, r4, r5, pc}
    pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8005d08:	78e3      	ldrb	r3, [r4, #3]
 8005d0a:	7023      	strb	r3, [r4, #0]
    *hMecSpeedUnit = 0;
 8005d0c:	4603      	mov	r3, r0
    pHandle->_Super.hElSpeedDpp = 0;
 8005d0e:	81e0      	strh	r0, [r4, #14]
    *hMecSpeedUnit = 0;
 8005d10:	8008      	strh	r0, [r1, #0]
  pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8005d12:	81a3      	strh	r3, [r4, #12]
}
 8005d14:	bd38      	pop	{r3, r4, r5, pc}
      pHandle->_Super.hElSpeedDpp =  pHandle->AvrElSpeedDpp;
 8005d16:	f9b4 20a4 	ldrsh.w	r2, [r4, #164]	@ 0xa4
 8005d1a:	81e2      	strh	r2, [r4, #14]
      if (  pHandle->AvrElSpeedDpp == 0 )
 8005d1c:	2a00      	cmp	r2, #0
 8005d1e:	d0e9      	beq.n	8005cf4 <HALL_CalcAvrgMecSpeedUnit+0x1c>
        if (  pHandle->AvrElSpeedDpp != HALL_MAX_PSEUDO_SPEED )
 8005d20:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d01f      	beq.n	8005d68 <HALL_CalcAvrgMecSpeedUnit+0x90>
          if (pHandle->HallMtpa == true)
 8005d28:	f894 30c7 	ldrb.w	r3, [r4, #199]	@ 0xc7
 8005d2c:	b9d3      	cbnz	r3, 8005d64 <HALL_CalcAvrgMecSpeedUnit+0x8c>
            pHandle->DeltaAngle = pHandle->MeasuredElAngle - pHandle->_Super.hElAngle;
 8005d2e:	88a3      	ldrh	r3, [r4, #4]
 8005d30:	f8b4 10aa 	ldrh.w	r1, [r4, #170]	@ 0xaa
 8005d34:	1ac9      	subs	r1, r1, r3
 8005d36:	b209      	sxth	r1, r1
              ( int32_t )( pHandle->PWMNbrPSamplingFreq ) );
 8005d38:	f8b4 30c4 	ldrh.w	r3, [r4, #196]	@ 0xc4
            pHandle->DeltaAngle = pHandle->MeasuredElAngle - pHandle->_Super.hElAngle;
 8005d3c:	f8a4 10a8 	strh.w	r1, [r4, #168]	@ 0xa8
            pHandle->CompSpeed = ( int16_t )
 8005d40:	fb91 f1f3 	sdiv	r1, r1, r3
                                        ( int32_t )pHandle->_Super.hMeasurementFrequency * (int32_t) SPEED_UNIT ) /
 8005d44:	8b63      	ldrh	r3, [r4, #26]
 8005d46:	f8a4 10ac 	strh.w	r1, [r4, #172]	@ 0xac
          *hMecSpeedUnit = ( int16_t )( (  pHandle->AvrElSpeedDpp * 
 8005d4a:	fb02 f303 	mul.w	r3, r2, r3
                                        (( int32_t ) pHandle->_Super.DPPConvFactor * ( int32_t )pHandle->_Super.bElToMecRatio ) );
 8005d4e:	69e1      	ldr	r1, [r4, #28]
 8005d50:	7862      	ldrb	r2, [r4, #1]
                                        ( int32_t )pHandle->_Super.hMeasurementFrequency * (int32_t) SPEED_UNIT ) /
 8005d52:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005d56:	005b      	lsls	r3, r3, #1
                                        (( int32_t ) pHandle->_Super.DPPConvFactor * ( int32_t )pHandle->_Super.bElToMecRatio ) );
 8005d58:	fb01 f202 	mul.w	r2, r1, r2
                                        ( int32_t )pHandle->_Super.hMeasurementFrequency * (int32_t) SPEED_UNIT ) /
 8005d5c:	fb93 f3f2 	sdiv	r3, r3, r2
          *hMecSpeedUnit = ( int16_t )( (  pHandle->AvrElSpeedDpp * 
 8005d60:	b21b      	sxth	r3, r3
 8005d62:	e7c8      	b.n	8005cf6 <HALL_CalcAvrgMecSpeedUnit+0x1e>
            pHandle->CompSpeed = 0;
 8005d64:	2100      	movs	r1, #0
 8005d66:	e7ed      	b.n	8005d44 <HALL_CalcAvrgMecSpeedUnit+0x6c>
          *hMecSpeedUnit = ( int16_t )pHandle->SatSpeed;
 8005d68:	f9b4 30b0 	ldrsh.w	r3, [r4, #176]	@ 0xb0
 8005d6c:	e7c3      	b.n	8005cf6 <HALL_CalcAvrgMecSpeedUnit+0x1e>
 8005d6e:	bf00      	nop

08005d70 <HALL_TIMx_CC_IRQHandler>:
  if ( pHandle->SensorIsReliable )
 8005d70:	f890 3049 	ldrb.w	r3, [r0, #73]	@ 0x49
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d049      	beq.n	8005e0c <HALL_TIMx_CC_IRQHandler+0x9c>
{
 8005d78:	b5f0      	push	{r4, r5, r6, r7, lr}
    if ( pHandle->SensorPlacement == DEGREES_120 )
 8005d7a:	f890 c020 	ldrb.w	ip, [r0, #32]
    bPrevHallState = pHandle->HallState;
 8005d7e:	f890 20a6 	ldrb.w	r2, [r0, #166]	@ 0xa6
    PrevDirection = pHandle->Direction;
 8005d82:	f990 10a2 	ldrsb.w	r1, [r0, #162]	@ 0xa2
                            | (LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1)
 8005d86:	e9d0 740e 	ldrd	r7, r4, [r0, #56]	@ 0x38
      pHandle->HallState  =(uint8_t) ((LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2)
 8005d8a:	e9d0 6310 	ldrd	r6, r3, [r0, #64]	@ 0x40
                            | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin ) );
 8005d8e:	e9d0 e50c 	ldrd	lr, r5, [r0, #48]	@ 0x30
    if ( pHandle->SensorPlacement == DEGREES_120 )
 8005d92:	f1bc 0f00 	cmp.w	ip, #0
 8005d96:	d023      	beq.n	8005de0 <HALL_TIMx_CC_IRQHandler+0x70>
 8005d98:	693f      	ldr	r7, [r7, #16]
 8005d9a:	6936      	ldr	r6, [r6, #16]
 8005d9c:	43b3      	bics	r3, r6
 8005d9e:	f8de 3010 	ldr.w	r3, [lr, #16]
 8005da2:	bf0c      	ite	eq
 8005da4:	2601      	moveq	r6, #1
 8005da6:	2600      	movne	r6, #0
 8005da8:	ea35 0303 	bics.w	r3, r5, r3
 8005dac:	bf0c      	ite	eq
 8005dae:	2301      	moveq	r3, #1
 8005db0:	2300      	movne	r3, #0
 8005db2:	ea34 0707 	bics.w	r7, r4, r7
 8005db6:	bf0c      	ite	eq
 8005db8:	2401      	moveq	r4, #1
 8005dba:	2400      	movne	r4, #0
      pHandle->HallState  = (uint8_t) ((( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2)
 8005dbc:	00a4      	lsls	r4, r4, #2
 8005dbe:	ea43 0346 	orr.w	r3, r3, r6, lsl #1
 8005dc2:	f084 0404 	eor.w	r4, r4, #4
 8005dc6:	4323      	orrs	r3, r4
 8005dc8:	f880 30a6 	strb.w	r3, [r0, #166]	@ 0xa6
    switch ( pHandle->HallState )
 8005dcc:	3b01      	subs	r3, #1
  TIM_TypeDef * TIMx = pHandle->TIMx;
 8005dce:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
    switch ( pHandle->HallState )
 8005dd0:	2b05      	cmp	r3, #5
 8005dd2:	f200 8154 	bhi.w	800607e <HALL_TIMx_CC_IRQHandler+0x30e>
 8005dd6:	e8df f003 	tbb	[pc, r3]
 8005dda:	5f6e      	.short	0x5f6e
 8005ddc:	1b354450 	.word	0x1b354450
 8005de0:	6936      	ldr	r6, [r6, #16]
 8005de2:	43b3      	bics	r3, r6
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	f8de 6010 	ldr.w	r6, [lr, #16]
 8005dea:	bf0c      	ite	eq
 8005dec:	2701      	moveq	r7, #1
 8005dee:	2700      	movne	r7, #0
 8005df0:	ea34 0303 	bics.w	r3, r4, r3
 8005df4:	bf0c      	ite	eq
 8005df6:	2301      	moveq	r3, #1
 8005df8:	2300      	movne	r3, #0
                            | (LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1)
 8005dfa:	005b      	lsls	r3, r3, #1
 8005dfc:	ea35 0606 	bics.w	r6, r5, r6
 8005e00:	ea43 0387 	orr.w	r3, r3, r7, lsl #2
      pHandle->HallState  =(uint8_t) ((LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2)
 8005e04:	bf08      	it	eq
 8005e06:	f043 0301 	orreq.w	r3, r3, #1
 8005e0a:	e7dd      	b.n	8005dc8 <HALL_TIMx_CC_IRQHandler+0x58>
}
 8005e0c:	2000      	movs	r0, #0
 8005e0e:	4770      	bx	lr
        if ( bPrevHallState == STATE_2 )
 8005e10:	2a02      	cmp	r2, #2
 8005e12:	d07a      	beq.n	8005f0a <HALL_TIMx_CC_IRQHandler+0x19a>
        else if ( bPrevHallState == STATE_4 )
 8005e14:	2a04      	cmp	r2, #4
 8005e16:	f000 8098 	beq.w	8005f4a <HALL_TIMx_CC_IRQHandler+0x1da>
    if (pHandle->Direction != PrevDirection)
 8005e1a:	460a      	mov	r2, r1
    if (pHandle->HallMtpa == true)
 8005e1c:	f890 30c7 	ldrb.w	r3, [r0, #199]	@ 0xc7
 8005e20:	b113      	cbz	r3, 8005e28 <HALL_TIMx_CC_IRQHandler+0xb8>
      pHandle->_Super.hElAngle = pHandle->MeasuredElAngle;
 8005e22:	f8b0 30aa 	ldrh.w	r3, [r0, #170]	@ 0xaa
 8005e26:	8083      	strh	r3, [r0, #4]
    if ( pHandle->FirstCapt == 0u )
 8005e28:	f890 304c 	ldrb.w	r3, [r0, #76]	@ 0x4c
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	f040 8097 	bne.w	8005f60 <HALL_TIMx_CC_IRQHandler+0x1f0>
      pHandle->FirstCapt++;
 8005e32:	f890 304c 	ldrb.w	r3, [r0, #76]	@ 0x4c
 8005e36:	3301      	adds	r3, #1
 8005e38:	b2db      	uxtb	r3, r3
 8005e3a:	f880 304c 	strb.w	r3, [r0, #76]	@ 0x4c
  return (uint32_t)(READ_REG(TIMx->CCR1));
 8005e3e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
}
 8005e40:	2000      	movs	r0, #0
 8005e42:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ( bPrevHallState == STATE_4 )
 8005e44:	2a04      	cmp	r2, #4
 8005e46:	d069      	beq.n	8005f1c <HALL_TIMx_CC_IRQHandler+0x1ac>
        else if ( bPrevHallState == STATE_1 )
 8005e48:	2a01      	cmp	r2, #1
 8005e4a:	d1e6      	bne.n	8005e1a <HALL_TIMx_CC_IRQHandler+0xaa>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT );
 8005e4c:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8005e4e:	f503 532a 	add.w	r3, r3, #10880	@ 0x2a80
          pHandle->Direction = NEGATIVE;
 8005e52:	22ff      	movs	r2, #255	@ 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT );
 8005e54:	332a      	adds	r3, #42	@ 0x2a
          pHandle->Direction = NEGATIVE;
 8005e56:	f880 20a2 	strb.w	r2, [r0, #162]	@ 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT );
 8005e5a:	b21b      	sxth	r3, r3
 8005e5c:	f04f 32ff 	mov.w	r2, #4294967295
 8005e60:	e040      	b.n	8005ee4 <HALL_TIMx_CC_IRQHandler+0x174>
        if ( bPrevHallState == STATE_6 )
 8005e62:	2a06      	cmp	r2, #6
 8005e64:	d068      	beq.n	8005f38 <HALL_TIMx_CC_IRQHandler+0x1c8>
        else if ( bPrevHallState == STATE_5 )
 8005e66:	2a05      	cmp	r2, #5
 8005e68:	d1d7      	bne.n	8005e1a <HALL_TIMx_CC_IRQHandler+0xaa>
          pHandle->Direction = NEGATIVE;
 8005e6a:	22ff      	movs	r2, #255	@ 0xff
 8005e6c:	f880 20a2 	strb.w	r2, [r0, #162]	@ 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift );
 8005e70:	f9b0 3022 	ldrsh.w	r3, [r0, #34]	@ 0x22
 8005e74:	f04f 32ff 	mov.w	r2, #4294967295
 8005e78:	e034      	b.n	8005ee4 <HALL_TIMx_CC_IRQHandler+0x174>
        if ( bPrevHallState == STATE_1 )
 8005e7a:	2a01      	cmp	r2, #1
 8005e7c:	d054      	beq.n	8005f28 <HALL_TIMx_CC_IRQHandler+0x1b8>
        else if ( bPrevHallState == STATE_2 )
 8005e7e:	2a02      	cmp	r2, #2
 8005e80:	d1cb      	bne.n	8005e1a <HALL_TIMx_CC_IRQHandler+0xaa>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 8005e82:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8005e84:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
          pHandle->Direction = NEGATIVE;
 8005e88:	22ff      	movs	r2, #255	@ 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 8005e8a:	337f      	adds	r3, #127	@ 0x7f
          pHandle->Direction = NEGATIVE;
 8005e8c:	f880 20a2 	strb.w	r2, [r0, #162]	@ 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 8005e90:	b21b      	sxth	r3, r3
 8005e92:	f04f 32ff 	mov.w	r2, #4294967295
 8005e96:	e025      	b.n	8005ee4 <HALL_TIMx_CC_IRQHandler+0x174>
        if ( bPrevHallState == STATE_3 )
 8005e98:	2a03      	cmp	r2, #3
 8005e9a:	d02d      	beq.n	8005ef8 <HALL_TIMx_CC_IRQHandler+0x188>
        else if ( bPrevHallState == STATE_6 )
 8005e9c:	2a06      	cmp	r2, #6
 8005e9e:	d1bc      	bne.n	8005e1a <HALL_TIMx_CC_IRQHandler+0xaa>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 8005ea0:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8005ea2:	f5a3 43aa 	sub.w	r3, r3, #21760	@ 0x5500
          pHandle->Direction = NEGATIVE;
 8005ea6:	22ff      	movs	r2, #255	@ 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 8005ea8:	3b55      	subs	r3, #85	@ 0x55
          pHandle->Direction = NEGATIVE;
 8005eaa:	f880 20a2 	strb.w	r2, [r0, #162]	@ 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 8005eae:	b21b      	sxth	r3, r3
 8005eb0:	f04f 32ff 	mov.w	r2, #4294967295
 8005eb4:	e016      	b.n	8005ee4 <HALL_TIMx_CC_IRQHandler+0x174>
        if ( bPrevHallState == STATE_5 )
 8005eb6:	2a05      	cmp	r2, #5
 8005eb8:	d00c      	beq.n	8005ed4 <HALL_TIMx_CC_IRQHandler+0x164>
        else if ( bPrevHallState == STATE_3 )
 8005eba:	2a03      	cmp	r2, #3
 8005ebc:	d1ad      	bne.n	8005e1a <HALL_TIMx_CC_IRQHandler+0xaa>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 8005ebe:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8005ec0:	f503 43aa 	add.w	r3, r3, #21760	@ 0x5500
          pHandle->Direction = NEGATIVE;
 8005ec4:	22ff      	movs	r2, #255	@ 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 8005ec6:	3355      	adds	r3, #85	@ 0x55
          pHandle->Direction = NEGATIVE;
 8005ec8:	f880 20a2 	strb.w	r2, [r0, #162]	@ 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 8005ecc:	b21b      	sxth	r3, r3
 8005ece:	f04f 32ff 	mov.w	r2, #4294967295
 8005ed2:	e007      	b.n	8005ee4 <HALL_TIMx_CC_IRQHandler+0x174>
          pHandle->MeasuredElAngle = pHandle->PhaseShift + S16_60_PHASE_SHIFT;
 8005ed4:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8005ed6:	f503 532a 	add.w	r3, r3, #10880	@ 0x2a80
          pHandle->Direction = POSITIVE;
 8005eda:	2201      	movs	r2, #1
          pHandle->MeasuredElAngle = pHandle->PhaseShift + S16_60_PHASE_SHIFT;
 8005edc:	332a      	adds	r3, #42	@ 0x2a
          pHandle->Direction = POSITIVE;
 8005ede:	f880 20a2 	strb.w	r2, [r0, #162]	@ 0xa2
          pHandle->MeasuredElAngle = pHandle->PhaseShift + S16_60_PHASE_SHIFT;
 8005ee2:	b21b      	sxth	r3, r3
    if (pHandle->Direction != PrevDirection)
 8005ee4:	428a      	cmp	r2, r1
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 8005ee6:	f8a0 30aa 	strh.w	r3, [r0, #170]	@ 0xaa
    if (pHandle->Direction != PrevDirection)
 8005eea:	d096      	beq.n	8005e1a <HALL_TIMx_CC_IRQHandler+0xaa>
      pHandle->BufferFilled = 0 ;
 8005eec:	2300      	movs	r3, #0
 8005eee:	f880 304d 	strb.w	r3, [r0, #77]	@ 0x4d
      pHandle->SpeedFIFOIdx = 0;
 8005ef2:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98
 8005ef6:	e791      	b.n	8005e1c <HALL_TIMx_CC_IRQHandler+0xac>
                                                  + S16_60_PHASE_SHIFT );
 8005ef8:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8005efa:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
          pHandle->Direction = POSITIVE;
 8005efe:	2201      	movs	r2, #1
                                                  + S16_60_PHASE_SHIFT );
 8005f00:	337f      	adds	r3, #127	@ 0x7f
          pHandle->Direction = POSITIVE;
 8005f02:	f880 20a2 	strb.w	r2, [r0, #162]	@ 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT
 8005f06:	b21b      	sxth	r3, r3
 8005f08:	e7ec      	b.n	8005ee4 <HALL_TIMx_CC_IRQHandler+0x174>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 8005f0a:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8005f0c:	f5a3 43aa 	sub.w	r3, r3, #21760	@ 0x5500
          pHandle->Direction = POSITIVE;
 8005f10:	2201      	movs	r2, #1
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 8005f12:	3b55      	subs	r3, #85	@ 0x55
          pHandle->Direction = POSITIVE;
 8005f14:	f880 20a2 	strb.w	r2, [r0, #162]	@ 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 8005f18:	b21b      	sxth	r3, r3
 8005f1a:	e7e3      	b.n	8005ee4 <HALL_TIMx_CC_IRQHandler+0x174>
          pHandle->Direction = POSITIVE;
 8005f1c:	2201      	movs	r2, #1
          pHandle->MeasuredElAngle = pHandle->PhaseShift;
 8005f1e:	f9b0 3022 	ldrsh.w	r3, [r0, #34]	@ 0x22
          pHandle->Direction = POSITIVE;
 8005f22:	f880 20a2 	strb.w	r2, [r0, #162]	@ 0xa2
          pHandle->MeasuredElAngle = pHandle->PhaseShift;
 8005f26:	e7dd      	b.n	8005ee4 <HALL_TIMx_CC_IRQHandler+0x174>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 8005f28:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
          pHandle->Direction = POSITIVE;
 8005f2a:	f880 20a2 	strb.w	r2, [r0, #162]	@ 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 8005f2e:	f503 43aa 	add.w	r3, r3, #21760	@ 0x5500
 8005f32:	3355      	adds	r3, #85	@ 0x55
 8005f34:	b21b      	sxth	r3, r3
 8005f36:	e7d5      	b.n	8005ee4 <HALL_TIMx_CC_IRQHandler+0x174>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8005f38:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8005f3a:	f5a3 532a 	sub.w	r3, r3, #10880	@ 0x2a80
          pHandle->Direction = POSITIVE;
 8005f3e:	2201      	movs	r2, #1
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8005f40:	3b2a      	subs	r3, #42	@ 0x2a
          pHandle->Direction = POSITIVE;
 8005f42:	f880 20a2 	strb.w	r2, [r0, #162]	@ 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8005f46:	b21b      	sxth	r3, r3
 8005f48:	e7cc      	b.n	8005ee4 <HALL_TIMx_CC_IRQHandler+0x174>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8005f4a:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8005f4c:	f5a3 532a 	sub.w	r3, r3, #10880	@ 0x2a80
          pHandle->Direction = NEGATIVE;
 8005f50:	22ff      	movs	r2, #255	@ 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8005f52:	3b2a      	subs	r3, #42	@ 0x2a
          pHandle->Direction = NEGATIVE;
 8005f54:	f880 20a2 	strb.w	r2, [r0, #162]	@ 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8005f58:	b21b      	sxth	r3, r3
 8005f5a:	f04f 32ff 	mov.w	r2, #4294967295
 8005f5e:	e7c1      	b.n	8005ee4 <HALL_TIMx_CC_IRQHandler+0x174>
      if ( pHandle->BufferFilled < pHandle->SpeedBufferSize )
 8005f60:	f890 304d 	ldrb.w	r3, [r0, #77]	@ 0x4d
 8005f64:	f890 5026 	ldrb.w	r5, [r0, #38]	@ 0x26
 8005f68:	42ab      	cmp	r3, r5
 8005f6a:	d205      	bcs.n	8005f78 <HALL_TIMx_CC_IRQHandler+0x208>
        pHandle->BufferFilled++;
 8005f6c:	f890 304d 	ldrb.w	r3, [r0, #77]	@ 0x4d
 8005f70:	3301      	adds	r3, #1
 8005f72:	b2db      	uxtb	r3, r3
 8005f74:	f880 304d 	strb.w	r3, [r0, #77]	@ 0x4d
 8005f78:	6b66      	ldr	r6, [r4, #52]	@ 0x34
  return (uint32_t)(READ_REG(TIMx->PSC));
 8005f7a:	6aa7      	ldr	r7, [r4, #40]	@ 0x28
      wCaptBuf += ( uint32_t )pHandle->OVFCounter * 0x10000uL;
 8005f7c:	f890 304e 	ldrb.w	r3, [r0, #78]	@ 0x4e
      if ( pHandle->OVFCounter != 0u )
 8005f80:	f890 104e 	ldrb.w	r1, [r0, #78]	@ 0x4e
      wCaptBuf += ( uint32_t )pHandle->OVFCounter * 0x10000uL;
 8005f84:	041b      	lsls	r3, r3, #16
      hPrscBuf =  LL_TIM_GetPrescaler ( TIMx );
 8005f86:	b2bf      	uxth	r7, r7
      wCaptBuf += ( uint32_t )pHandle->OVFCounter * 0x10000uL;
 8005f88:	fa13 f386 	uxtah	r3, r3, r6
      if ( pHandle->OVFCounter != 0u )
 8005f8c:	f001 0cff 	and.w	ip, r1, #255	@ 0xff
 8005f90:	2900      	cmp	r1, #0
 8005f92:	d044      	beq.n	800601e <HALL_TIMx_CC_IRQHandler+0x2ae>
        if ( pHandle->RatioInc )
 8005f94:	f890 104b 	ldrb.w	r1, [r0, #75]	@ 0x4b
 8005f98:	2900      	cmp	r1, #0
 8005f9a:	d04a      	beq.n	8006032 <HALL_TIMx_CC_IRQHandler+0x2c2>
          pHandle->RatioInc = false;  /* Previous capture caused overflow */
 8005f9c:	2100      	movs	r1, #0
 8005f9e:	f880 104b 	strb.w	r1, [r0, #75]	@ 0x4b
        hAux = hPrscBuf + 1u;
 8005fa2:	1c79      	adds	r1, r7, #1
        wCaptBuf *= hAux;
 8005fa4:	b289      	uxth	r1, r1
 8005fa6:	fb01 f303 	mul.w	r3, r1, r3
        if ( wCaptBuf < pHandle->MinPeriod )
 8005faa:	f8d0 10bc 	ldr.w	r1, [r0, #188]	@ 0xbc
 8005fae:	4299      	cmp	r1, r3
 8005fb0:	d830      	bhi.n	8006014 <HALL_TIMx_CC_IRQHandler+0x2a4>
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8005fb2:	f890 1098 	ldrb.w	r1, [r0, #152]	@ 0x98
          if ( wCaptBuf >= pHandle->MaxPeriod )
 8005fb6:	f8d0 60b8 	ldr.w	r6, [r0, #184]	@ 0xb8
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8005fba:	f8d0 409c 	ldr.w	r4, [r0, #156]	@ 0x9c
 8005fbe:	eb00 0c81 	add.w	ip, r0, r1, lsl #2
          if ( wCaptBuf >= pHandle->MaxPeriod )
 8005fc2:	429e      	cmp	r6, r3
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8005fc4:	f8dc 7050 	ldr.w	r7, [ip, #80]	@ 0x50
            pHandle->SensorPeriod[pHandle->SpeedFIFOIdx] *= pHandle->Direction;
 8005fc8:	bf88      	it	hi
 8005fca:	fb02 f603 	mulhi.w	r6, r2, r3
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8005fce:	eba4 0407 	sub.w	r4, r4, r7
          pHandle->SpeedFIFOIdx++;
 8005fd2:	f101 0101 	add.w	r1, r1, #1
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8005fd6:	f8c0 409c 	str.w	r4, [r0, #156]	@ 0x9c
            pHandle->SensorPeriod[pHandle->SpeedFIFOIdx] = pHandle->MaxPeriod*pHandle->Direction; 
 8005fda:	bf94      	ite	ls
 8005fdc:	4356      	mulls	r6, r2
            pHandle->ElPeriodSum += pHandle->SensorPeriod[pHandle->SpeedFIFOIdx];
 8005fde:	19a4      	addhi	r4, r4, r6
          pHandle->SpeedFIFOIdx++;
 8005fe0:	b2c9      	uxtb	r1, r1
            pHandle->ElPeriodSum += pHandle->SensorPeriod[pHandle->SpeedFIFOIdx];
 8005fe2:	bf88      	it	hi
 8005fe4:	f8c0 409c 	strhi.w	r4, [r0, #156]	@ 0x9c
 8005fe8:	f8cc 6050 	str.w	r6, [ip, #80]	@ 0x50
            pHandle->SpeedFIFOIdx = 0u;
 8005fec:	428d      	cmp	r5, r1
 8005fee:	bf08      	it	eq
 8005ff0:	2100      	moveq	r1, #0
 8005ff2:	f880 1098 	strb.w	r1, [r0, #152]	@ 0x98
          if ( pHandle->SensorIsReliable) 
 8005ff6:	f890 1049 	ldrb.w	r1, [r0, #73]	@ 0x49
 8005ffa:	b331      	cbz	r1, 800604a <HALL_TIMx_CC_IRQHandler+0x2da>
            if ( pHandle->BufferFilled < pHandle->SpeedBufferSize )
 8005ffc:	f890 404d 	ldrb.w	r4, [r0, #77]	@ 0x4d
              pHandle->AvrElSpeedDpp = ( int16_t ) (( pHandle->PseudoFreqConv / wCaptBuf )*pHandle->Direction);
 8006000:	f8d0 10b4 	ldr.w	r1, [r0, #180]	@ 0xb4
            if ( pHandle->BufferFilled < pHandle->SpeedBufferSize )
 8006004:	42a5      	cmp	r5, r4
 8006006:	d931      	bls.n	800606c <HALL_TIMx_CC_IRQHandler+0x2fc>
              pHandle->AvrElSpeedDpp = ( int16_t ) (( pHandle->PseudoFreqConv / wCaptBuf )*pHandle->Direction);
 8006008:	fbb1 f1f3 	udiv	r1, r1, r3
 800600c:	fb11 f102 	smulbb	r1, r1, r2
 8006010:	f8a0 10a4 	strh.w	r1, [r0, #164]	@ 0xa4
      pHandle->OVFCounter = 0u;
 8006014:	2300      	movs	r3, #0
 8006016:	f880 304e 	strb.w	r3, [r0, #78]	@ 0x4e
}
 800601a:	2000      	movs	r0, #0
 800601c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ( pHandle->RatioDec ) /* and don't decrease it again */
 800601e:	f890 104a 	ldrb.w	r1, [r0, #74]	@ 0x4a
 8006022:	b1a9      	cbz	r1, 8006050 <HALL_TIMx_CC_IRQHandler+0x2e0>
          hAux = hPrscBuf + 2u;
 8006024:	1cb9      	adds	r1, r7, #2
          wCaptBuf *= hAux;
 8006026:	b289      	uxth	r1, r1
          pHandle->RatioDec = false;
 8006028:	f880 c04a 	strb.w	ip, [r0, #74]	@ 0x4a
          wCaptBuf *= hAux;
 800602c:	fb01 f303 	mul.w	r3, r1, r3
          pHandle->RatioDec = false;
 8006030:	e7bb      	b.n	8005faa <HALL_TIMx_CC_IRQHandler+0x23a>
 8006032:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
          if ( LL_TIM_GetPrescaler ( TIMx ) < pHandle->HALLMaxRatio ) /* Avoid OVF w/ very low freq */
 8006034:	f8b0 60ae 	ldrh.w	r6, [r0, #174]	@ 0xae
 8006038:	428e      	cmp	r6, r1
 800603a:	d9b2      	bls.n	8005fa2 <HALL_TIMx_CC_IRQHandler+0x232>
 800603c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
            LL_TIM_SetPrescaler ( TIMx, LL_TIM_GetPrescaler ( TIMx ) + 1 ); /* To avoid OVF during speed decrease */
 800603e:	3101      	adds	r1, #1
  WRITE_REG(TIMx->PSC, Prescaler);
 8006040:	62a1      	str	r1, [r4, #40]	@ 0x28
            pHandle->RatioInc = true;   /* new prsc value updated at next capture only */
 8006042:	2101      	movs	r1, #1
 8006044:	f880 104b 	strb.w	r1, [r0, #75]	@ 0x4b
 8006048:	e7ab      	b.n	8005fa2 <HALL_TIMx_CC_IRQHandler+0x232>
            pHandle->AvrElSpeedDpp = 0;
 800604a:	f8a0 10a4 	strh.w	r1, [r0, #164]	@ 0xa4
 800604e:	e7e1      	b.n	8006014 <HALL_TIMx_CC_IRQHandler+0x2a4>
          if ( hHighSpeedCapture < LOW_RES_THRESHOLD ) /* If capture range correct */
 8006050:	b2b6      	uxth	r6, r6
 8006052:	f5b6 4faa 	cmp.w	r6, #21760	@ 0x5500
 8006056:	d2a4      	bcs.n	8005fa2 <HALL_TIMx_CC_IRQHandler+0x232>
  return (uint32_t)(READ_REG(TIMx->PSC));
 8006058:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
            if ( LL_TIM_GetPrescaler ( TIMx ) > 0u ) /* or prescaler cannot be further reduced */
 800605a:	2900      	cmp	r1, #0
 800605c:	d0a1      	beq.n	8005fa2 <HALL_TIMx_CC_IRQHandler+0x232>
 800605e:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
              LL_TIM_SetPrescaler ( TIMx, LL_TIM_GetPrescaler ( TIMx ) - 1 ); /* Increase accuracy by decreasing prsc */
 8006060:	3901      	subs	r1, #1
  WRITE_REG(TIMx->PSC, Prescaler);
 8006062:	62a1      	str	r1, [r4, #40]	@ 0x28
              pHandle->RatioDec = true;
 8006064:	2101      	movs	r1, #1
 8006066:	f880 104a 	strb.w	r1, [r0, #74]	@ 0x4a
 800606a:	e79a      	b.n	8005fa2 <HALL_TIMx_CC_IRQHandler+0x232>
              pHandle->AvrElSpeedDpp = ( int16_t )((int32_t) pHandle->PseudoFreqConv / ( pHandle->ElPeriodSum / pHandle->SpeedBufferSize )); /* Average value */
 800606c:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8006070:	fb93 f3f5 	sdiv	r3, r3, r5
 8006074:	fb91 f1f3 	sdiv	r1, r1, r3
 8006078:	f8a0 10a4 	strh.w	r1, [r0, #164]	@ 0xa4
 800607c:	e7ca      	b.n	8006014 <HALL_TIMx_CC_IRQHandler+0x2a4>
        pHandle->SensorIsReliable = false;
 800607e:	2300      	movs	r3, #0
 8006080:	f880 3049 	strb.w	r3, [r0, #73]	@ 0x49
        break;
 8006084:	e6c9      	b.n	8005e1a <HALL_TIMx_CC_IRQHandler+0xaa>
 8006086:	bf00      	nop

08006088 <HALL_TIMx_UP_IRQHandler>:
  if ( pHandle->SensorIsReliable )
 8006088:	f890 3049 	ldrb.w	r3, [r0, #73]	@ 0x49
  TIM_TypeDef * TIMx = pHandle->TIMx;
 800608c:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
  if ( pHandle->SensorIsReliable )
 800608e:	b1db      	cbz	r3, 80060c8 <HALL_TIMx_UP_IRQHandler+0x40>
{
 8006090:	b4f0      	push	{r4, r5, r6, r7}
    pHandle->OVFCounter++;
 8006092:	f890 204e 	ldrb.w	r2, [r0, #78]	@ 0x4e
    hMaxTimerOverflow = ( uint16_t )( ( ( uint32_t )pHandle->HallTimeout * pHandle->OvfFreq )
 8006096:	f8b0 30c0 	ldrh.w	r3, [r0, #192]	@ 0xc0
    pHandle->OVFCounter++;
 800609a:	3201      	adds	r2, #1
 800609c:	b2d2      	uxtb	r2, r2
 800609e:	f880 204e 	strb.w	r2, [r0, #78]	@ 0x4e
    hMaxTimerOverflow = ( uint16_t )( ( ( uint32_t )pHandle->HallTimeout * pHandle->OvfFreq )
 80060a2:	f8b0 20c2 	ldrh.w	r2, [r0, #194]	@ 0xc2
  return (uint32_t)(READ_REG(TIMx->PSC));
 80060a6:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
    if ( pHandle->OVFCounter >= hMaxTimerOverflow )
 80060a8:	f890 104e 	ldrb.w	r1, [r0, #78]	@ 0x4e
    hMaxTimerOverflow = ( uint16_t )( ( ( uint32_t )pHandle->HallTimeout * pHandle->OvfFreq )
 80060ac:	fb02 f303 	mul.w	r3, r2, r3
                                      / ( ( LL_TIM_GetPrescaler ( TIMx ) + 1 ) * 1000u ) );
 80060b0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80060b4:	fb04 2202 	mla	r2, r4, r2, r2
 80060b8:	fbb3 f3f2 	udiv	r3, r3, r2
    if ( pHandle->OVFCounter >= hMaxTimerOverflow )
 80060bc:	b29b      	uxth	r3, r3
 80060be:	4299      	cmp	r1, r3
 80060c0:	d204      	bcs.n	80060cc <HALL_TIMx_UP_IRQHandler+0x44>
}
 80060c2:	2000      	movs	r0, #0
 80060c4:	bcf0      	pop	{r4, r5, r6, r7}
 80060c6:	4770      	bx	lr
 80060c8:	2000      	movs	r0, #0
 80060ca:	4770      	bx	lr
  if ( pHandle->SensorPlacement == DEGREES_120 )
 80060cc:	f890 7020 	ldrb.w	r7, [r0, #32]
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 80060d0:	6c05      	ldr	r5, [r0, #64]	@ 0x40
      pHandle->_Super.hElSpeedDpp = 0;
 80060d2:	2300      	movs	r3, #0
 80060d4:	81c3      	strh	r3, [r0, #14]
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 80060d6:	e9d0 620e 	ldrd	r6, r2, [r0, #56]	@ 0x38
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 80060da:	e9d0 410c 	ldrd	r4, r1, [r0, #48]	@ 0x30
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 80060de:	6c43      	ldr	r3, [r0, #68]	@ 0x44
  if ( pHandle->SensorPlacement == DEGREES_120 )
 80060e0:	b9ef      	cbnz	r7, 800611e <HALL_TIMx_UP_IRQHandler+0x96>
 80060e2:	692d      	ldr	r5, [r5, #16]
 80060e4:	43ab      	bics	r3, r5
 80060e6:	6933      	ldr	r3, [r6, #16]
 80060e8:	6924      	ldr	r4, [r4, #16]
 80060ea:	bf0c      	ite	eq
 80060ec:	2501      	moveq	r5, #1
 80060ee:	2500      	movne	r5, #0
 80060f0:	ea32 0303 	bics.w	r3, r2, r3
 80060f4:	bf0c      	ite	eq
 80060f6:	2301      	moveq	r3, #1
 80060f8:	2300      	movne	r3, #0
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 80060fa:	005b      	lsls	r3, r3, #1
 80060fc:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
 8006100:	ea31 0404 	bics.w	r4, r1, r4
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8006104:	bf08      	it	eq
 8006106:	f043 0301 	orreq.w	r3, r3, #1
  switch ( pHandle->HallState )
 800610a:	1e5a      	subs	r2, r3, #1
 800610c:	f880 30a6 	strb.w	r3, [r0, #166]	@ 0xa6
 8006110:	2a05      	cmp	r2, #5
 8006112:	d867      	bhi.n	80061e4 <HALL_TIMx_UP_IRQHandler+0x15c>
 8006114:	e8df f002 	tbb	[pc, r2]
 8006118:	4a51585f 	.word	0x4a51585f
 800611c:	1b43      	.short	0x1b43
 800611e:	6936      	ldr	r6, [r6, #16]
 8006120:	692d      	ldr	r5, [r5, #16]
 8006122:	43ab      	bics	r3, r5
 8006124:	6923      	ldr	r3, [r4, #16]
 8006126:	bf0c      	ite	eq
 8006128:	2401      	moveq	r4, #1
 800612a:	2400      	movne	r4, #0
 800612c:	ea31 0303 	bics.w	r3, r1, r3
 8006130:	bf0c      	ite	eq
 8006132:	2301      	moveq	r3, #1
 8006134:	2300      	movne	r3, #0
 8006136:	ea32 0606 	bics.w	r6, r2, r6
 800613a:	bf0c      	ite	eq
 800613c:	2201      	moveq	r2, #1
 800613e:	2200      	movne	r2, #0
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 8006140:	0092      	lsls	r2, r2, #2
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8006142:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 8006146:	f082 0204 	eor.w	r2, r2, #4
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 800614a:	4313      	orrs	r3, r2
 800614c:	e7dd      	b.n	800610a <HALL_TIMx_UP_IRQHandler+0x82>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT -
 800614e:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8006150:	f5a3 537f 	sub.w	r3, r3, #16320	@ 0x3fc0
 8006154:	3b3f      	subs	r3, #63	@ 0x3f
 8006156:	b21b      	sxth	r3, r3
 8006158:	8083      	strh	r3, [r0, #4]
      for ( bIndex = 0u; bIndex < pHandle->SpeedBufferSize; bIndex++ )
 800615a:	f890 4026 	ldrb.w	r4, [r0, #38]	@ 0x26
      pHandle->ElPeriodSum =pHandle->MaxPeriod * pHandle->SpeedBufferSize;
 800615e:	f8d0 20b8 	ldr.w	r2, [r0, #184]	@ 0xb8
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8006162:	f8a0 30aa 	strh.w	r3, [r0, #170]	@ 0xaa
      pHandle->OVFCounter = 0u;
 8006166:	2100      	movs	r1, #0
 8006168:	f880 104e 	strb.w	r1, [r0, #78]	@ 0x4e
      pHandle->FirstCapt = 0u;
 800616c:	f880 104c 	strb.w	r1, [r0, #76]	@ 0x4c
      for ( bIndex = 0u; bIndex < pHandle->SpeedBufferSize; bIndex++ )
 8006170:	b14c      	cbz	r4, 8006186 <HALL_TIMx_UP_IRQHandler+0xfe>
 8006172:	f100 034c 	add.w	r3, r0, #76	@ 0x4c
 8006176:	eb03 0184 	add.w	r1, r3, r4, lsl #2
        pHandle->SensorPeriod[bIndex]  = pHandle->MaxPeriod;
 800617a:	f843 2f04 	str.w	r2, [r3, #4]!
      for ( bIndex = 0u; bIndex < pHandle->SpeedBufferSize; bIndex++ )
 800617e:	4299      	cmp	r1, r3
 8006180:	d1fb      	bne.n	800617a <HALL_TIMx_UP_IRQHandler+0xf2>
      pHandle->ElPeriodSum =pHandle->MaxPeriod * pHandle->SpeedBufferSize;
 8006182:	fb02 f404 	mul.w	r4, r2, r4
      pHandle->BufferFilled = 0 ;
 8006186:	2300      	movs	r3, #0
 8006188:	f880 304d 	strb.w	r3, [r0, #77]	@ 0x4d
      pHandle->SpeedFIFOIdx = 0;
 800618c:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98
      pHandle->ElPeriodSum =pHandle->MaxPeriod * pHandle->SpeedBufferSize;
 8006190:	f8c0 409c 	str.w	r4, [r0, #156]	@ 0x9c
      pHandle->AvrElSpeedDpp = 0;
 8006194:	f8a0 30a4 	strh.w	r3, [r0, #164]	@ 0xa4
}
 8006198:	bcf0      	pop	{r4, r5, r6, r7}
 800619a:	2000      	movs	r0, #0
 800619c:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT / 2 );
 800619e:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 80061a0:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 80061a4:	3315      	adds	r3, #21
 80061a6:	b21b      	sxth	r3, r3
 80061a8:	8083      	strh	r3, [r0, #4]
      break;
 80061aa:	e7d6      	b.n	800615a <HALL_TIMx_UP_IRQHandler+0xd2>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT / 2 );
 80061ac:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 80061ae:	f5a3 53aa 	sub.w	r3, r3, #5440	@ 0x1540
 80061b2:	3b15      	subs	r3, #21
 80061b4:	b21b      	sxth	r3, r3
 80061b6:	8083      	strh	r3, [r0, #4]
      break;
 80061b8:	e7cf      	b.n	800615a <HALL_TIMx_UP_IRQHandler+0xd2>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 80061ba:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 80061bc:	f503 43d5 	add.w	r3, r3, #27264	@ 0x6a80
 80061c0:	332a      	adds	r3, #42	@ 0x2a
 80061c2:	b21b      	sxth	r3, r3
 80061c4:	8083      	strh	r3, [r0, #4]
      break;
 80061c6:	e7c8      	b.n	800615a <HALL_TIMx_UP_IRQHandler+0xd2>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT -
 80061c8:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 80061ca:	f5a3 43d5 	sub.w	r3, r3, #27264	@ 0x6a80
 80061ce:	3b2a      	subs	r3, #42	@ 0x2a
 80061d0:	b21b      	sxth	r3, r3
 80061d2:	8083      	strh	r3, [r0, #4]
      break;
 80061d4:	e7c1      	b.n	800615a <HALL_TIMx_UP_IRQHandler+0xd2>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT +
 80061d6:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 80061d8:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 80061dc:	333f      	adds	r3, #63	@ 0x3f
 80061de:	b21b      	sxth	r3, r3
 80061e0:	8083      	strh	r3, [r0, #4]
      break;
 80061e2:	e7ba      	b.n	800615a <HALL_TIMx_UP_IRQHandler+0xd2>
      pHandle->SensorIsReliable = false;
 80061e4:	2200      	movs	r2, #0
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 80061e6:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
      pHandle->SensorIsReliable = false;
 80061ea:	f880 2049 	strb.w	r2, [r0, #73]	@ 0x49
      break;
 80061ee:	e7b4      	b.n	800615a <HALL_TIMx_UP_IRQHandler+0xd2>

080061f0 <ICS_GetPhaseCurrents>:
__weak void ICS_GetPhaseCurrents( PWMC_Handle_t * pHdl, ab_t * pStator_Currents )
{
  int32_t aux;
  uint16_t reg;
  PWMC_ICS_Handle_t * pHandle = ( PWMC_ICS_Handle_t * ) pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80061f0:	6f03      	ldr	r3, [r0, #112]	@ 0x70
 80061f2:	68da      	ldr	r2, [r3, #12]
  CLEAR_BIT(TIMx->CCER, Channels);
 80061f4:	6a13      	ldr	r3, [r2, #32]
{
 80061f6:	b510      	push	{r4, lr}
 80061f8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000

  /* disable ADC trigger */
  LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);

  /* Ia = (hPhaseAOffset)-(PHASE_A_ADC_CHANNEL vale)  */
  reg = ( uint16_t )( ( ADC1->JDR1 ) << 1 );
 80061fc:	4c1d      	ldr	r4, [pc, #116]	@ (8006274 <ICS_GetPhaseCurrents+0x84>)
 80061fe:	6213      	str	r3, [r2, #32]
 8006200:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
  aux = ( int32_t )( reg ) - ( int32_t )( pHandle->PhaseAOffset );
 8006202:	6dc4      	ldr	r4, [r0, #92]	@ 0x5c

  /* Saturation of Ia */
  if ( aux < -INT16_MAX )
 8006204:	4a1c      	ldr	r2, [pc, #112]	@ (8006278 <ICS_GetPhaseCurrents+0x88>)
  reg = ( uint16_t )( ( ADC1->JDR1 ) << 1 );
 8006206:	005b      	lsls	r3, r3, #1
  aux = ( int32_t )( reg ) - ( int32_t )( pHandle->PhaseAOffset );
 8006208:	b29b      	uxth	r3, r3
 800620a:	1b1b      	subs	r3, r3, r4
  if ( aux < -INT16_MAX )
 800620c:	4293      	cmp	r3, r2
 800620e:	db06      	blt.n	800621e <ICS_GetPhaseCurrents+0x2e>
  {
    pStator_Currents->a = -INT16_MAX;
  }
  else  if ( aux > INT16_MAX )
 8006210:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006214:	db2a      	blt.n	800626c <ICS_GetPhaseCurrents+0x7c>
 8006216:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800621a:	469e      	mov	lr, r3
 800621c:	e002      	b.n	8006224 <ICS_GetPhaseCurrents+0x34>
 800621e:	f248 0301 	movw	r3, #32769	@ 0x8001
 8006222:	4696      	mov	lr, r2
  {
    pStator_Currents->a = ( int16_t )aux;
  }

  /* Ib = (hPhaseBOffset)-(PHASE_B_ADC_CHANNEL value) */
  reg = ( uint16_t )( ( ADC2->JDR1 ) << 1 );
 8006224:	4a15      	ldr	r2, [pc, #84]	@ (800627c <ICS_GetPhaseCurrents+0x8c>)
  aux = ( int32_t )( reg ) - ( int32_t )( pHandle->PhaseBOffset );
 8006226:	6e04      	ldr	r4, [r0, #96]	@ 0x60
  reg = ( uint16_t )( ( ADC2->JDR1 ) << 1 );
 8006228:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
    pStator_Currents->a = -INT16_MAX;
 800622a:	f8a1 e000 	strh.w	lr, [r1]
  reg = ( uint16_t )( ( ADC2->JDR1 ) << 1 );
 800622e:	0052      	lsls	r2, r2, #1
  aux = ( int32_t )( reg ) - ( int32_t )( pHandle->PhaseBOffset );
 8006230:	b292      	uxth	r2, r2
 8006232:	1b12      	subs	r2, r2, r4

  /* Saturation of Ib */
  if ( aux < -INT16_MAX )
 8006234:	4c10      	ldr	r4, [pc, #64]	@ (8006278 <ICS_GetPhaseCurrents+0x88>)
 8006236:	42a2      	cmp	r2, r4
 8006238:	db06      	blt.n	8006248 <ICS_GetPhaseCurrents+0x58>
  {
    pStator_Currents->b = -INT16_MAX;
  }
  else  if ( aux > INT16_MAX )
 800623a:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 800623e:	db11      	blt.n	8006264 <ICS_GetPhaseCurrents+0x74>
 8006240:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8006244:	4694      	mov	ip, r2
 8006246:	e002      	b.n	800624e <ICS_GetPhaseCurrents+0x5e>
 8006248:	46a4      	mov	ip, r4
 800624a:	f248 0201 	movw	r2, #32769	@ 0x8001
    pStator_Currents->b = ( int16_t )aux;
  }

  pHandle->_Super.Ia = pStator_Currents->a;
  pHandle->_Super.Ib = pStator_Currents->b;
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 800624e:	4413      	add	r3, r2
 8006250:	425b      	negs	r3, r3
    pStator_Currents->b = -INT16_MAX;
 8006252:	f8a1 c002 	strh.w	ip, [r1, #2]
  pHandle->_Super.Ia = pStator_Currents->a;
 8006256:	f8a0 e048 	strh.w	lr, [r0, #72]	@ 0x48
  pHandle->_Super.Ib = pStator_Currents->b;
 800625a:	f8a0 c04a 	strh.w	ip, [r0, #74]	@ 0x4a
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 800625e:	f8a0 304c 	strh.w	r3, [r0, #76]	@ 0x4c

}
 8006262:	bd10      	pop	{r4, pc}
    pStator_Currents->b = ( int16_t )aux;
 8006264:	fa0f fc82 	sxth.w	ip, r2
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 8006268:	b292      	uxth	r2, r2
 800626a:	e7f0      	b.n	800624e <ICS_GetPhaseCurrents+0x5e>
    pStator_Currents->a = ( int16_t )aux;
 800626c:	fa0f fe83 	sxth.w	lr, r3
  pHandle->_Super.Ic = -pStator_Currents->a - pStator_Currents->b;
 8006270:	b29b      	uxth	r3, r3
 8006272:	e7d7      	b.n	8006224 <ICS_GetPhaseCurrents+0x34>
 8006274:	40012000 	.word	0x40012000
 8006278:	ffff8001 	.word	0xffff8001
 800627c:	40012100 	.word	0x40012100

08006280 <ICS_HFCurrentsCalibration>:
* @retval Always returns {0,0} in ab_t format
*/
__weak void ICS_HFCurrentsCalibration( PWMC_Handle_t * pHdl, ab_t * pStator_Currents )
{
  PWMC_ICS_Handle_t * pHandle = ( PWMC_ICS_Handle_t * ) pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006280:	6f03      	ldr	r3, [r0, #112]	@ 0x70
 8006282:	68da      	ldr	r2, [r3, #12]
 8006284:	6a13      	ldr	r3, [r2, #32]
 8006286:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800628a:	6213      	str	r3, [r2, #32]

  /* disable ADC trigger */
  LL_TIM_CC_DisableChannel( TIMx, LL_TIM_CHANNEL_CH4 );

  if ( pHandle->PolarizationCounter < NB_CONVERSIONS )
 800628c:	f890 3066 	ldrb.w	r3, [r0, #102]	@ 0x66
 8006290:	2b0f      	cmp	r3, #15
 8006292:	d815      	bhi.n	80062c0 <ICS_HFCurrentsCalibration+0x40>
  {
    pHandle->PhaseAOffset += ADC1->JDR1;
 8006294:	4a0c      	ldr	r2, [pc, #48]	@ (80062c8 <ICS_HFCurrentsCalibration+0x48>)
 8006296:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
{
 8006298:	b410      	push	{r4}
    pHandle->PhaseAOffset += ADC1->JDR1;
 800629a:	6bd4      	ldr	r4, [r2, #60]	@ 0x3c
 800629c:	4423      	add	r3, r4
 800629e:	65c3      	str	r3, [r0, #92]	@ 0x5c
    pHandle->PhaseBOffset += ADC2->JDR1;
 80062a0:	f8d2 413c 	ldr.w	r4, [r2, #316]	@ 0x13c
    pHandle->PolarizationCounter++;
 80062a4:	f890 3066 	ldrb.w	r3, [r0, #102]	@ 0x66
    pHandle->PhaseBOffset += ADC2->JDR1;
 80062a8:	6e02      	ldr	r2, [r0, #96]	@ 0x60
    pHandle->PolarizationCounter++;
 80062aa:	3301      	adds	r3, #1
 80062ac:	b2db      	uxtb	r3, r3
    pHandle->PhaseBOffset += ADC2->JDR1;
 80062ae:	4422      	add	r2, r4
    pHandle->PolarizationCounter++;
 80062b0:	f880 3066 	strb.w	r3, [r0, #102]	@ 0x66
  }

  /* during offset calibration no current is flowing in the phases */
  pStator_Currents->a = 0;
 80062b4:	2300      	movs	r3, #0
    pHandle->PhaseBOffset += ADC2->JDR1;
 80062b6:	6602      	str	r2, [r0, #96]	@ 0x60
  pStator_Currents->b = 0;
}
 80062b8:	f85d 4b04 	ldr.w	r4, [sp], #4
  pStator_Currents->a = 0;
 80062bc:	600b      	str	r3, [r1, #0]
}
 80062be:	4770      	bx	lr
  pStator_Currents->a = 0;
 80062c0:	2300      	movs	r3, #0
 80062c2:	600b      	str	r3, [r1, #0]
 80062c4:	4770      	bx	lr
 80062c6:	bf00      	nop
 80062c8:	40012000 	.word	0x40012000

080062cc <ICS_Init>:
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80062cc:	6f01      	ldr	r1, [r0, #112]	@ 0x70
 80062ce:	68cb      	ldr	r3, [r1, #12]
{
 80062d0:	b410      	push	{r4}
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 80062d2:	681a      	ldr	r2, [r3, #0]
 80062d4:	f022 0201 	bic.w	r2, r2, #1
 80062d8:	601a      	str	r2, [r3, #0]
    if ( ( pHandle->pParams_str->EmergencyStop ) != DISABLE )
 80062da:	f891 202c 	ldrb.w	r2, [r1, #44]	@ 0x2c
 80062de:	b132      	cbz	r2, 80062ee <ICS_Init+0x22>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 80062e0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80062e4:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 80062e6:	68da      	ldr	r2, [r3, #12]
 80062e8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80062ec:	60da      	str	r2, [r3, #12]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80062ee:	695a      	ldr	r2, [r3, #20]
 80062f0:	f042 0201 	orr.w	r2, r2, #1
 80062f4:	615a      	str	r2, [r3, #20]
    if ( pHandle->pParams_str->FreqRatio == 2u )
 80062f6:	790a      	ldrb	r2, [r1, #4]
 80062f8:	2a02      	cmp	r2, #2
 80062fa:	d030      	beq.n	800635e <ICS_Init+0x92>
      if ( pHandle->pParams_str->InstanceNbr == 1u )
 80062fc:	780a      	ldrb	r2, [r1, #0]
 80062fe:	2a01      	cmp	r2, #1
 8006300:	d030      	beq.n	8006364 <ICS_Init+0x98>
  SET_BIT(TIMx->CCER, Channels);
 8006302:	6a1a      	ldr	r2, [r3, #32]
    if ( pHandle->pParams_str->TIMx == TIM1 )
 8006304:	4922      	ldr	r1, [pc, #136]	@ (8006390 <ICS_Init+0xc4>)
 8006306:	f442 62aa 	orr.w	r2, r2, #1360	@ 0x550
 800630a:	f042 0205 	orr.w	r2, r2, #5
 800630e:	428b      	cmp	r3, r1
 8006310:	621a      	str	r2, [r3, #32]
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 8006312:	4a20      	ldr	r2, [pc, #128]	@ (8006394 <ICS_Init+0xc8>)
 8006314:	d02b      	beq.n	800636e <ICS_Init+0xa2>
 8006316:	68d3      	ldr	r3, [r2, #12]
 8006318:	f043 0302 	orr.w	r3, r3, #2
 800631c:	f44f 11f0 	mov.w	r1, #1966080	@ 0x1e0000
 8006320:	60d3      	str	r3, [r2, #12]
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 8006322:	4b1d      	ldr	r3, [pc, #116]	@ (8006398 <ICS_Init+0xcc>)
      pHandle->ADCTriggerSet = LL_ADC_INJ_TRIG_EXT_TIM1_CH4;
 8006324:	6681      	str	r1, [r0, #104]	@ 0x68
 8006326:	689a      	ldr	r2, [r3, #8]
 8006328:	491c      	ldr	r1, [pc, #112]	@ (800639c <ICS_Init+0xd0>)
 800632a:	f042 0201 	orr.w	r2, r2, #1
 800632e:	609a      	str	r2, [r3, #8]
 8006330:	688a      	ldr	r2, [r1, #8]
 8006332:	f042 0201 	orr.w	r2, r2, #1
 8006336:	608a      	str	r2, [r1, #8]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8006338:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 800633a:	f06f 0404 	mvn.w	r4, #4
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800633e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8006342:	62da      	str	r2, [r3, #44]	@ 0x2c
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
 8006344:	601c      	str	r4, [r3, #0]
  SET_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
 8006346:	685a      	ldr	r2, [r3, #4]
}
 8006348:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->OverCurrentFlag = false;
 800634c:	2100      	movs	r1, #0
 800634e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006352:	605a      	str	r2, [r3, #4]
 8006354:	f880 106c 	strb.w	r1, [r0, #108]	@ 0x6c
    pHandle->_Super.DTTest = 0u;
 8006358:	f8a0 104e 	strh.w	r1, [r0, #78]	@ 0x4e
}
 800635c:	4770      	bx	lr
      if ( pHandle->pParams_str->IsHigherFreqTim == HIGHER_FREQ )
 800635e:	794a      	ldrb	r2, [r1, #5]
 8006360:	2a01      	cmp	r2, #1
 8006362:	d00b      	beq.n	800637c <ICS_Init+0xb0>
        LL_TIM_SetCounter( TIMx, ( uint32_t )( pHandle->Half_PWMPeriod ) - 1u );
 8006364:	f8b0 2064 	ldrh.w	r2, [r0, #100]	@ 0x64
 8006368:	3a01      	subs	r2, #1
  WRITE_REG(TIMx->CNT, Counter);
 800636a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800636c:	e7c9      	b.n	8006302 <ICS_Init+0x36>
 800636e:	68d3      	ldr	r3, [r2, #12]
 8006370:	f043 0301 	orr.w	r3, r3, #1
 8006374:	f44f 1180 	mov.w	r1, #1048576	@ 0x100000
 8006378:	60d3      	str	r3, [r2, #12]
      pHandle->ADCTriggerSet = LL_ADC_INJ_TRIG_EXT_TIM1_CH4;
 800637a:	e7d2      	b.n	8006322 <ICS_Init+0x56>
        if ( pHandle->pParams_str->RepetitionCounter == 3u )
 800637c:	7a09      	ldrb	r1, [r1, #8]
 800637e:	2903      	cmp	r1, #3
 8006380:	d1f0      	bne.n	8006364 <ICS_Init+0x98>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8006382:	631a      	str	r2, [r3, #48]	@ 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8006384:	695a      	ldr	r2, [r3, #20]
 8006386:	f042 0201 	orr.w	r2, r2, #1
 800638a:	615a      	str	r2, [r3, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800638c:	6319      	str	r1, [r3, #48]	@ 0x30
}
 800638e:	e7e9      	b.n	8006364 <ICS_Init+0x98>
 8006390:	40010000 	.word	0x40010000
 8006394:	e0042000 	.word	0xe0042000
 8006398:	40012000 	.word	0x40012000
 800639c:	40012100 	.word	0x40012100

080063a0 <ICS_TurnOnLowSides>:
  * @param pHdl ICS F4xx PWM Current Feedback Handle
  */
__weak void ICS_TurnOnLowSides( PWMC_Handle_t * pHdl )
{
  PWMC_ICS_Handle_t * pHandle = ( PWMC_ICS_Handle_t * ) pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80063a0:	6f01      	ldr	r1, [r0, #112]	@ 0x70

  pHandle->_Super.TurnOnLowSidesAction = true;
 80063a2:	f04f 0c01 	mov.w	ip, #1
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80063a6:	68ca      	ldr	r2, [r1, #12]
  pHandle->_Super.TurnOnLowSidesAction = true;
 80063a8:	f880 c042 	strb.w	ip, [r0, #66]	@ 0x42
  WRITE_REG(TIMx->CCR1, CompareValue);
 80063ac:	2300      	movs	r3, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80063ae:	f06f 0001 	mvn.w	r0, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 80063b2:	6353      	str	r3, [r2, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80063b4:	6393      	str	r3, [r2, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80063b6:	63d3      	str	r3, [r2, #60]	@ 0x3c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80063b8:	6110      	str	r0, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80063ba:	6913      	ldr	r3, [r2, #16]
 80063bc:	07db      	lsls	r3, r3, #31
 80063be:	d5fc      	bpl.n	80063ba <ICS_TurnOnLowSides+0x1a>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80063c0:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 80063c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80063c6:	6453      	str	r3, [r2, #68]	@ 0x44
  LL_TIM_ClearFlag_UPDATE( TIMx );
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == RESET ) ;

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs( TIMx );
  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 80063c8:	7c0b      	ldrb	r3, [r1, #16]
 80063ca:	2b02      	cmp	r3, #2
 80063cc:	d000      	beq.n	80063d0 <ICS_TurnOnLowSides+0x30>
 80063ce:	4770      	bx	lr
  {
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 80063d0:	694a      	ldr	r2, [r1, #20]
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 80063d2:	69c8      	ldr	r0, [r1, #28]
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 80063d4:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
{
 80063d6:	b410      	push	{r4}
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 80063d8:	698c      	ldr	r4, [r1, #24]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, PinMask);
 80063da:	6194      	str	r4, [r2, #24]
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 80063dc:	6a0c      	ldr	r4, [r1, #32]
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 80063de:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 80063e0:	6184      	str	r4, [r0, #24]
  }
}
 80063e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80063e6:	619a      	str	r2, [r3, #24]
 80063e8:	4770      	bx	lr
 80063ea:	bf00      	nop

080063ec <ICS_SwitchOnPWM>:
* @param pHdl ICS F4xx PWM Current Feedback Handle
*/
__weak void ICS_SwitchOnPWM( PWMC_Handle_t * pHdl )
{
  PWMC_ICS_Handle_t * pHandle = ( PWMC_ICS_Handle_t * ) pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80063ec:	6f01      	ldr	r1, [r0, #112]	@ 0x70

  pHandle->_Super.TurnOnLowSidesAction = false;

  /* Set all duty to 50% */
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
 80063ee:	f8b0 2064 	ldrh.w	r2, [r0, #100]	@ 0x64
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80063f2:	68cb      	ldr	r3, [r1, #12]
  pHandle->_Super.TurnOnLowSidesAction = false;
 80063f4:	f04f 0c00 	mov.w	ip, #0
{
 80063f8:	b5f0      	push	{r4, r5, r6, r7, lr}
  pHandle->_Super.TurnOnLowSidesAction = false;
 80063fa:	f880 c042 	strb.w	ip, [r0, #66]	@ 0x42
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
 80063fe:	0850      	lsrs	r0, r2, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006400:	6358      	str	r0, [r3, #52]	@ 0x34
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t)(pHandle->Half_PWMPeriod  >> 1));
  LL_TIM_OC_SetCompareCH4(TIMx, (uint32_t)(pHandle->Half_PWMPeriod - 5u));
 8006402:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR2, CompareValue);
 8006404:	6398      	str	r0, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8006406:	63d8      	str	r0, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006408:	f06f 0001 	mvn.w	r0, #1
  WRITE_REG(TIMx->CCR4, CompareValue);
 800640c:	641a      	str	r2, [r3, #64]	@ 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800640e:	6118      	str	r0, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8006410:	691a      	ldr	r2, [r3, #16]
 8006412:	07d2      	lsls	r2, r2, #31
 8006414:	d5fc      	bpl.n	8006410 <ICS_SwitchOnPWM+0x24>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8006416:	f06f 0201 	mvn.w	r2, #1
 800641a:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800641c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800641e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006422:	645a      	str	r2, [r3, #68]	@ 0x44
  LL_TIM_ClearFlag_UPDATE( TIMx );

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs( TIMx );

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8006424:	7c0a      	ldrb	r2, [r1, #16]
 8006426:	2a02      	cmp	r2, #2
 8006428:	d007      	beq.n	800643a <ICS_SwitchOnPWM+0x4e>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800642a:	f06f 0201 	mvn.w	r2, #1
 800642e:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8006430:	68da      	ldr	r2, [r3, #12]
 8006432:	f042 0201 	orr.w	r2, r2, #1
 8006436:	60da      	str	r2, [r3, #12]
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );
  /* Enable Update IRQ */
  LL_TIM_EnableIT_UPDATE( TIMx );

}
 8006438:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
 800643a:	6a1d      	ldr	r5, [r3, #32]
 800643c:	f240 5c55 	movw	ip, #1365	@ 0x555
 8006440:	ea3c 0c05 	bics.w	ip, ip, r5
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8006444:	e9d1 e405 	ldrd	lr, r4, [r1, #20]
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8006448:	e9d1 7007 	ldrd	r7, r0, [r1, #28]
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 800644c:	e9d1 6209 	ldrd	r6, r2, [r1, #36]	@ 0x24
 8006450:	d007      	beq.n	8006462 <ICS_SwitchOnPWM+0x76>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8006452:	0424      	lsls	r4, r4, #16
 8006454:	0400      	lsls	r0, r0, #16
 8006456:	0412      	lsls	r2, r2, #16
 8006458:	f8ce 4018 	str.w	r4, [lr, #24]
 800645c:	61b8      	str	r0, [r7, #24]
 800645e:	61b2      	str	r2, [r6, #24]
}
 8006460:	e7e3      	b.n	800642a <ICS_SwitchOnPWM+0x3e>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8006462:	f8ce 4018 	str.w	r4, [lr, #24]
 8006466:	61b8      	str	r0, [r7, #24]
 8006468:	61b2      	str	r2, [r6, #24]
}
 800646a:	e7de      	b.n	800642a <ICS_SwitchOnPWM+0x3e>

0800646c <ICS_SwitchOffPWM>:
* @param pHdl ICS F4xx PWM Current Feedback Handle
*/
__weak void ICS_SwitchOffPWM( PWMC_Handle_t * pHdl )
{
  PWMC_ICS_Handle_t * pHandle = ( PWMC_ICS_Handle_t * ) pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800646c:	6f03      	ldr	r3, [r0, #112]	@ 0x70
 800646e:	68da      	ldr	r2, [r3, #12]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 8006470:	68d1      	ldr	r1, [r2, #12]
 8006472:	f021 0101 	bic.w	r1, r1, #1
 8006476:	60d1      	str	r1, [r2, #12]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8006478:	6c51      	ldr	r1, [r2, #68]	@ 0x44

  /* Disable UPDATE ISR */
  LL_TIM_DisableIT_UPDATE( TIMx );

  pHandle->_Super.TurnOnLowSidesAction = false;
 800647a:	f04f 0c00 	mov.w	ip, #0
 800647e:	f421 4100 	bic.w	r1, r1, #32768	@ 0x8000
 8006482:	f880 c042 	strb.w	ip, [r0, #66]	@ 0x42
 8006486:	6451      	str	r1, [r2, #68]	@ 0x44

  /* Main PWM Output Disable */
  LL_TIM_DisableAllOutputs(TIMx);

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8006488:	7c19      	ldrb	r1, [r3, #16]
 800648a:	2902      	cmp	r1, #2
 800648c:	d009      	beq.n	80064a2 <ICS_SwitchOffPWM+0x36>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800648e:	f06f 0301 	mvn.w	r3, #1
 8006492:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8006494:	6913      	ldr	r3, [r2, #16]
 8006496:	07db      	lsls	r3, r3, #31
 8006498:	d5fc      	bpl.n	8006494 <ICS_SwitchOffPWM+0x28>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800649a:	f06f 0301 	mvn.w	r3, #1
 800649e:	6113      	str	r3, [r2, #16]
 80064a0:	4770      	bx	lr
{
 80064a2:	b430      	push	{r4, r5}
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80064a4:	699c      	ldr	r4, [r3, #24]
  {
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 80064a6:	695d      	ldr	r5, [r3, #20]
 80064a8:	6a18      	ldr	r0, [r3, #32]
 80064aa:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80064ac:	0424      	lsls	r4, r4, #16
 80064ae:	61ac      	str	r4, [r5, #24]
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 80064b0:	69dd      	ldr	r5, [r3, #28]
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 80064b2:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80064b4:	0400      	lsls	r0, r0, #16
 80064b6:	0409      	lsls	r1, r1, #16
 80064b8:	f06f 0301 	mvn.w	r3, #1
 80064bc:	61a8      	str	r0, [r5, #24]
 80064be:	61a1      	str	r1, [r4, #24]
 80064c0:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80064c2:	6913      	ldr	r3, [r2, #16]
 80064c4:	07d9      	lsls	r1, r3, #31
 80064c6:	d5fc      	bpl.n	80064c2 <ICS_SwitchOffPWM+0x56>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80064c8:	f06f 0301 	mvn.w	r3, #1
  {}
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );

  return;
}
 80064cc:	bc30      	pop	{r4, r5}
 80064ce:	6113      	str	r3, [r2, #16]
 80064d0:	4770      	bx	lr
 80064d2:	bf00      	nop

080064d4 <ICS_CurrentReadingCalibration>:
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80064d4:	6f02      	ldr	r2, [r0, #112]	@ 0x70
{
 80064d6:	b538      	push	{r3, r4, r5, lr}
  pHandle->PhaseAOffset = 0u;
 80064d8:	2300      	movs	r3, #0
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80064da:	68d4      	ldr	r4, [r2, #12]
  pHandle->PolarizationCounter = 0u;
 80064dc:	f880 3066 	strb.w	r3, [r0, #102]	@ 0x66
  pHandle->PhaseAOffset = 0u;
 80064e0:	e9c0 3317 	strd	r3, r3, [r0, #92]	@ 0x5c
  CLEAR_BIT(TIMx->CCER, Channels);
 80064e4:	6a23      	ldr	r3, [r4, #32]
  pHandle->_Super.pFctGetPhaseCurrents = &ICS_HFCurrentsCalibration;
 80064e6:	4a21      	ldr	r2, [pc, #132]	@ (800656c <ICS_CurrentReadingCalibration+0x98>)
 80064e8:	f423 63aa 	bic.w	r3, r3, #1360	@ 0x550
{
 80064ec:	4605      	mov	r5, r0
 80064ee:	f023 0305 	bic.w	r3, r3, #5
 80064f2:	6223      	str	r3, [r4, #32]
  pHandle->_Super.pFctGetPhaseCurrents = &ICS_HFCurrentsCalibration;
 80064f4:	6042      	str	r2, [r0, #4]
  ICS_SwitchOnPWM( &pHandle->_Super );
 80064f6:	f7ff ff79 	bl	80063ec <ICS_SwitchOnPWM>
  						  pHandle->pParams_str->RepetitionCounter,
 80064fa:	6f2a      	ldr	r2, [r5, #112]	@ 0x70
  waitForPolarizationEnd( TIMx,
 80064fc:	f105 0366 	add.w	r3, r5, #102	@ 0x66
 8006500:	7a12      	ldrb	r2, [r2, #8]
 8006502:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8006506:	4620      	mov	r0, r4
 8006508:	f000 fa04 	bl	8006914 <waitForPolarizationEnd>
  ICS_SwitchOffPWM( &pHandle->_Super );
 800650c:	4628      	mov	r0, r5
 800650e:	f7ff ffad 	bl	800646c <ICS_SwitchOffPWM>
  pHandle->PhaseBOffset >>= 3;
 8006512:	e9d5 2317 	ldrd	r2, r3, [r5, #92]	@ 0x5c
  pHandle->PhaseAOffset >>= 3;
 8006516:	08d2      	lsrs	r2, r2, #3
  pHandle->PhaseBOffset >>= 3;
 8006518:	08db      	lsrs	r3, r3, #3
 800651a:	e9c5 2317 	strd	r2, r3, [r5, #92]	@ 0x5c
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800651e:	69a2      	ldr	r2, [r4, #24]
  LL_TIM_OC_SetCompareCH1( TIMx, pHandle->Half_PWMPeriod );
 8006520:	f8b5 3064 	ldrh.w	r3, [r5, #100]	@ 0x64
 8006524:	f022 0208 	bic.w	r2, r2, #8
 8006528:	61a2      	str	r2, [r4, #24]
 800652a:	69a2      	ldr	r2, [r4, #24]
 800652c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006530:	61a2      	str	r2, [r4, #24]
 8006532:	69e2      	ldr	r2, [r4, #28]
 8006534:	f022 0208 	bic.w	r2, r2, #8
 8006538:	61e2      	str	r2, [r4, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800653a:	6363      	str	r3, [r4, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800653c:	63a3      	str	r3, [r4, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800653e:	63e3      	str	r3, [r4, #60]	@ 0x3c
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8006540:	69a3      	ldr	r3, [r4, #24]
  pHandle->_Super.pFctGetPhaseCurrents = &ICS_GetPhaseCurrents;
 8006542:	4a0b      	ldr	r2, [pc, #44]	@ (8006570 <ICS_CurrentReadingCalibration+0x9c>)
 8006544:	f043 0308 	orr.w	r3, r3, #8
 8006548:	61a3      	str	r3, [r4, #24]
 800654a:	69a3      	ldr	r3, [r4, #24]
 800654c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006550:	61a3      	str	r3, [r4, #24]
 8006552:	69e3      	ldr	r3, [r4, #28]
 8006554:	f043 0308 	orr.w	r3, r3, #8
 8006558:	61e3      	str	r3, [r4, #28]
  SET_BIT(TIMx->CCER, Channels);
 800655a:	6a23      	ldr	r3, [r4, #32]
 800655c:	f443 63aa 	orr.w	r3, r3, #1360	@ 0x550
 8006560:	f043 0305 	orr.w	r3, r3, #5
 8006564:	6223      	str	r3, [r4, #32]
 8006566:	606a      	str	r2, [r5, #4]
}
 8006568:	bd38      	pop	{r3, r4, r5, pc}
 800656a:	bf00      	nop
 800656c:	08006281 	.word	0x08006281
 8006570:	080061f1 	.word	0x080061f1

08006574 <ICS_WriteTIMRegisters>:
*/
__weak uint16_t ICS_WriteTIMRegisters( PWMC_Handle_t * pHdl )
{
  uint16_t aux;
  PWMC_ICS_Handle_t * pHandle = ( PWMC_ICS_Handle_t * ) pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006574:	6f03      	ldr	r3, [r0, #112]	@ 0x70

  LL_TIM_OC_SetCompareCH1( TIMx, pHandle->_Super.CntPhA );
  LL_TIM_OC_SetCompareCH2( TIMx, pHandle->_Super.CntPhB );
 8006576:	8e81      	ldrh	r1, [r0, #52]	@ 0x34
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8006578:	68db      	ldr	r3, [r3, #12]
  LL_TIM_OC_SetCompareCH3( TIMx, pHandle->_Super.CntPhC );
 800657a:	8ec2      	ldrh	r2, [r0, #54]	@ 0x36
{
 800657c:	b410      	push	{r4}
  LL_TIM_OC_SetCompareCH1( TIMx, pHandle->_Super.CntPhA );
 800657e:	8e44      	ldrh	r4, [r0, #50]	@ 0x32
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006580:	635c      	str	r4, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8006582:	6399      	str	r1, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8006584:	63da      	str	r2, [r3, #60]	@ 0x3c
  return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
 8006586:	6a18      	ldr	r0, [r3, #32]
  else
  {
    aux = MC_NO_ERROR;
  }
  return aux;
}
 8006588:	f85d 4b04 	ldr.w	r4, [sp], #4
 800658c:	f3c0 3000 	ubfx	r0, r0, #12, #1
 8006590:	4770      	bx	lr
 8006592:	bf00      	nop

08006594 <ICS_TIMx_UP_IRQHandler>:
__weak void * ICS_TIMx_UP_IRQHandler( PWMC_ICS_Handle_t * pHandle )
{
  uint32_t adcinjflags;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;

  adcinjflags = ( ADC1->SR ) & ADC_SR_MASK;
 8006594:	4922      	ldr	r1, [pc, #136]	@ (8006620 <ICS_TIMx_UP_IRQHandler+0x8c>)
 8006596:	680b      	ldr	r3, [r1, #0]
{
 8006598:	b470      	push	{r4, r5, r6}
  adcinjflags = ( ADC1->SR ) & ADC_SR_MASK;
 800659a:	f003 030c 	and.w	r3, r3, #12
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800659e:	6f04      	ldr	r4, [r0, #112]	@ 0x70

  if ( adcinjflags == CONV_STARTED )
 80065a0:	2b08      	cmp	r3, #8
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80065a2:	68e2      	ldr	r2, [r4, #12]
  if ( adcinjflags == CONV_STARTED )
 80065a4:	d026      	beq.n	80065f4 <ICS_TIMx_UP_IRQHandler+0x60>
    {
      adcinjflags = ( ADC1-> SR ) & ADC_SR_MASK;
    }
    while ( adcinjflags != CONV_FINISHED );
  }
  else if ( adcinjflags == FLAGS_CLEARED )
 80065a6:	b94b      	cbnz	r3, 80065bc <ICS_TIMx_UP_IRQHandler+0x28>
  {
    while ( ( TIMx->CNT ) < ( pHandle->pParams_str->Tw ) )
 80065a8:	8861      	ldrh	r1, [r4, #2]
 80065aa:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 80065ac:	428b      	cmp	r3, r1
 80065ae:	d3fc      	bcc.n	80065aa <ICS_TIMx_UP_IRQHandler+0x16>
    {}
    adcinjflags = ( ADC1-> SR ) & ADC_SR_MASK;
 80065b0:	491b      	ldr	r1, [pc, #108]	@ (8006620 <ICS_TIMx_UP_IRQHandler+0x8c>)
 80065b2:	680b      	ldr	r3, [r1, #0]
 80065b4:	f003 030c 	and.w	r3, r3, #12

    if ( adcinjflags == CONV_STARTED )
 80065b8:	2b08      	cmp	r3, #8
 80065ba:	d026      	beq.n	800660a <ICS_TIMx_UP_IRQHandler+0x76>
  MODIFY_REG(ADCx->CR2, ADC_CR2_JEXTSEL, (TriggerSource & ADC_CR2_JEXTSEL));
 80065bc:	4e18      	ldr	r6, [pc, #96]	@ (8006620 <ICS_TIMx_UP_IRQHandler+0x8c>)
 80065be:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 80065c0:	68b3      	ldr	r3, [r6, #8]
 80065c2:	4d18      	ldr	r5, [pc, #96]	@ (8006624 <ICS_TIMx_UP_IRQHandler+0x90>)
 80065c4:	f401 2170 	and.w	r1, r1, #983040	@ 0xf0000
 80065c8:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 80065cc:	430b      	orrs	r3, r1
 80065ce:	60b3      	str	r3, [r6, #8]
 80065d0:	68ab      	ldr	r3, [r5, #8]
 80065d2:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 80065d6:	430b      	orrs	r3, r1
 80065d8:	60ab      	str	r3, [r5, #8]
  /* It re-initilize AD converter in run time when using dual MC */
  LL_ADC_INJ_SetTriggerSource(ADC1, pHandle->ADCTriggerSet);
  LL_ADC_INJ_SetTriggerSource(ADC2, pHandle->ADCTriggerSet);

  /* Change channels keeping equal to 1 element the sequencer lenght */
  ADC1->JSQR = ( uint32_t )( pHandle->pParams_str->IaChannel ) << 15;
 80065da:	79a3      	ldrb	r3, [r4, #6]
 80065dc:	03db      	lsls	r3, r3, #15
 80065de:	63b3      	str	r3, [r6, #56]	@ 0x38
  ADC2->JSQR = ( uint32_t )( pHandle->pParams_str->IbChannel ) << 15;
 80065e0:	79e3      	ldrb	r3, [r4, #7]
 80065e2:	03db      	lsls	r3, r3, #15
 80065e4:	63ab      	str	r3, [r5, #56]	@ 0x38
  SET_BIT(TIMx->CCER, Channels);
 80065e6:	6a13      	ldr	r3, [r2, #32]
 80065e8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000

  LL_TIM_CC_EnableChannel( TIMx, LL_TIM_CHANNEL_CH4 );

  return &( pHandle->_Super.Motor );
}
 80065ec:	3046      	adds	r0, #70	@ 0x46
 80065ee:	bc70      	pop	{r4, r5, r6}
 80065f0:	6213      	str	r3, [r2, #32]
 80065f2:	4770      	bx	lr
      adcinjflags = ( ADC1-> SR ) & ADC_SR_MASK;
 80065f4:	680b      	ldr	r3, [r1, #0]
 80065f6:	f003 030c 	and.w	r3, r3, #12
    while ( adcinjflags != CONV_FINISHED );
 80065fa:	2b0c      	cmp	r3, #12
 80065fc:	d0de      	beq.n	80065bc <ICS_TIMx_UP_IRQHandler+0x28>
      adcinjflags = ( ADC1-> SR ) & ADC_SR_MASK;
 80065fe:	680b      	ldr	r3, [r1, #0]
 8006600:	f003 030c 	and.w	r3, r3, #12
    while ( adcinjflags != CONV_FINISHED );
 8006604:	2b0c      	cmp	r3, #12
 8006606:	d1f5      	bne.n	80065f4 <ICS_TIMx_UP_IRQHandler+0x60>
 8006608:	e7d8      	b.n	80065bc <ICS_TIMx_UP_IRQHandler+0x28>
        adcinjflags = ( ADC1-> SR ) & ADC_SR_MASK;
 800660a:	680b      	ldr	r3, [r1, #0]
 800660c:	f003 030c 	and.w	r3, r3, #12
      while ( adcinjflags != CONV_FINISHED );
 8006610:	2b0c      	cmp	r3, #12
 8006612:	d0d3      	beq.n	80065bc <ICS_TIMx_UP_IRQHandler+0x28>
        adcinjflags = ( ADC1-> SR ) & ADC_SR_MASK;
 8006614:	680b      	ldr	r3, [r1, #0]
 8006616:	f003 030c 	and.w	r3, r3, #12
      while ( adcinjflags != CONV_FINISHED );
 800661a:	2b0c      	cmp	r3, #12
 800661c:	d1f5      	bne.n	800660a <ICS_TIMx_UP_IRQHandler+0x76>
 800661e:	e7cd      	b.n	80065bc <ICS_TIMx_UP_IRQHandler+0x28>
 8006620:	40012000 	.word	0x40012000
 8006624:	40012100 	.word	0x40012100

08006628 <ICS_BRK_IRQHandler>:
 * @retval none
 */
__weak void * ICS_BRK_IRQHandler( PWMC_ICS_Handle_t * pHandle )
{

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8006628:	6f03      	ldr	r3, [r0, #112]	@ 0x70
 800662a:	7c1a      	ldrb	r2, [r3, #16]
 800662c:	2a02      	cmp	r2, #2
 800662e:	d004      	beq.n	800663a <ICS_BRK_IRQHandler+0x12>
  {
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
  }
  pHandle->OverCurrentFlag = true;
 8006630:	2301      	movs	r3, #1
 8006632:	f880 306c 	strb.w	r3, [r0, #108]	@ 0x6c

  return &( pHandle->_Super.Motor );
}
 8006636:	3046      	adds	r0, #70	@ 0x46
 8006638:	4770      	bx	lr
{
 800663a:	b430      	push	{r4, r5}
 800663c:	699c      	ldr	r4, [r3, #24]
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 800663e:	695d      	ldr	r5, [r3, #20]
 8006640:	6a19      	ldr	r1, [r3, #32]
 8006642:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006644:	0424      	lsls	r4, r4, #16
 8006646:	61ac      	str	r4, [r5, #24]
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8006648:	69dd      	ldr	r5, [r3, #28]
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 800664a:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800664c:	0409      	lsls	r1, r1, #16
 800664e:	0412      	lsls	r2, r2, #16
  pHandle->OverCurrentFlag = true;
 8006650:	2301      	movs	r3, #1
 8006652:	61a9      	str	r1, [r5, #24]
}
 8006654:	3046      	adds	r0, #70	@ 0x46
 8006656:	61a2      	str	r2, [r4, #24]
  pHandle->OverCurrentFlag = true;
 8006658:	f880 3026 	strb.w	r3, [r0, #38]	@ 0x26
}
 800665c:	bc30      	pop	{r4, r5}
 800665e:	4770      	bx	lr

08006660 <ICS_IsOverCurrentOccurred>:
__weak uint16_t ICS_IsOverCurrentOccurred( PWMC_Handle_t * pHdl )
{
  PWMC_ICS_Handle_t * pHandle = ( PWMC_ICS_Handle_t * ) pHdl;
  uint16_t retval = MC_NO_FAULTS;

  if ( pHandle->OverCurrentFlag == true )
 8006660:	f890 306c 	ldrb.w	r3, [r0, #108]	@ 0x6c
 8006664:	b90b      	cbnz	r3, 800666a <ICS_IsOverCurrentOccurred+0xa>
  uint16_t retval = MC_NO_FAULTS;
 8006666:	4618      	mov	r0, r3
  {
    retval = MC_BREAK_IN;
    pHandle->OverCurrentFlag = false;
  }
  return retval;
}
 8006668:	4770      	bx	lr
    pHandle->OverCurrentFlag = false;
 800666a:	2300      	movs	r3, #0
 800666c:	f880 306c 	strb.w	r3, [r0, #108]	@ 0x6c
    retval = MC_BREAK_IN;
 8006670:	2040      	movs	r0, #64	@ 0x40
 8006672:	4770      	bx	lr

08006674 <MPM_Clear>:
  *         measurement buffer and initialize the index.
  * @param power handle.
  * @retval none.
  */
__weak void MPM_Clear( MotorPowMeas_Handle_t * pHandle )
{
 8006674:	b510      	push	{r4, lr}
  uint16_t i;
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
  {
    pHandle->hMeasBuffer[i] = 0;
 8006676:	f44f 7280 	mov.w	r2, #256	@ 0x100
{
 800667a:	4604      	mov	r4, r0
    pHandle->hMeasBuffer[i] = 0;
 800667c:	2100      	movs	r1, #0
 800667e:	f000 ff7f 	bl	8007580 <memset>
  }
  pHandle->hNextMeasBufferIndex = 0u;
 8006682:	2300      	movs	r3, #0
 8006684:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
  pHandle->hLastMeasBufferIndex = 0u;

}
 8006688:	bd10      	pop	{r4, pc}
 800668a:	bf00      	nop

0800668c <MPM_CalcElMotorPower>:
{
  uint16_t i;
  int32_t wAux = 0;

  /* Store the measured values in the buffer.*/
  pHandle->hMeasBuffer[pHandle->hNextMeasBufferIndex] = CurrentMotorPower;
 800668c:	f8b0 c100 	ldrh.w	ip, [r0, #256]	@ 0x100
  pHandle->hLastMeasBufferIndex = pHandle->hNextMeasBufferIndex;
  pHandle->hNextMeasBufferIndex++;
 8006690:	f10c 0201 	add.w	r2, ip, #1
 8006694:	b292      	uxth	r2, r2
{
 8006696:	b510      	push	{r4, lr}
  if ( pHandle->hNextMeasBufferIndex >= MPM_BUFFER_LENGHT )
  {
    pHandle->hNextMeasBufferIndex = 0u;
 8006698:	2a80      	cmp	r2, #128	@ 0x80
{
 800669a:	4604      	mov	r4, r0
    pHandle->hNextMeasBufferIndex = 0u;
 800669c:	bf28      	it	cs
 800669e:	2200      	movcs	r2, #0
  pHandle->hMeasBuffer[pHandle->hNextMeasBufferIndex] = CurrentMotorPower;
 80066a0:	f824 101c 	strh.w	r1, [r4, ip, lsl #1]
{
 80066a4:	4608      	mov	r0, r1
 80066a6:	f8a4 2100 	strh.w	r2, [r4, #256]	@ 0x100
 80066aa:	1ea3      	subs	r3, r4, #2
  pHandle->hLastMeasBufferIndex = pHandle->hNextMeasBufferIndex;
 80066ac:	f8a4 c102 	strh.w	ip, [r4, #258]	@ 0x102
  }
  /* Compute the average measured motor power */
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
 80066b0:	f104 0efe 	add.w	lr, r4, #254	@ 0xfe
  int32_t wAux = 0;
 80066b4:	2200      	movs	r2, #0
  {
    wAux += ( int32_t )( pHandle->hMeasBuffer[i] );
 80066b6:	f933 cf02 	ldrsh.w	ip, [r3, #2]!
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
 80066ba:	459e      	cmp	lr, r3
    wAux += ( int32_t )( pHandle->hMeasBuffer[i] );
 80066bc:	4462      	add	r2, ip
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
 80066be:	d1fa      	bne.n	80066b6 <MPM_CalcElMotorPower+0x2a>
  }
  wAux /= ( int32_t )MPM_BUFFER_LENGHT;
 80066c0:	2a00      	cmp	r2, #0
 80066c2:	bfb8      	it	lt
 80066c4:	327f      	addlt	r2, #127	@ 0x7f
 80066c6:	11d2      	asrs	r2, r2, #7
  pHandle->hAvrgElMotorPowerW = ( int16_t )( wAux );
 80066c8:	f8a4 2104 	strh.w	r2, [r4, #260]	@ 0x104
  /* Return the last measured motor power */
  return CurrentMotorPower;
}
 80066cc:	bd10      	pop	{r4, pc}
 80066ce:	bf00      	nop

080066d0 <MPM_GetAvrgElMotorPowerW>:
  * @retval int16_t The average measured motor power expressed in watt.
  */
__weak int16_t MPM_GetAvrgElMotorPowerW( MotorPowMeas_Handle_t * pHandle )
{
  return ( pHandle->hAvrgElMotorPowerW );
}
 80066d0:	f9b0 0104 	ldrsh.w	r0, [r0, #260]	@ 0x104
 80066d4:	4770      	bx	lr
 80066d6:	bf00      	nop

080066d8 <NTC_SetFaultState>:
  */
__weak uint16_t NTC_SetFaultState( NTC_Handle_t * pHandle )
{
  uint16_t hFault;

  if ( pHandle->hAvTemp_d > pHandle->hOverTempThreshold )
 80066d8:	8a03      	ldrh	r3, [r0, #16]
 80066da:	8b42      	ldrh	r2, [r0, #26]
 80066dc:	429a      	cmp	r2, r3
 80066de:	d306      	bcc.n	80066ee <NTC_SetFaultState+0x16>
  {
    hFault = MC_OVER_TEMP;
  }
  else if ( pHandle->hAvTemp_d < pHandle->hOverTempDeactThreshold )
 80066e0:	8b82      	ldrh	r2, [r0, #28]
 80066e2:	429a      	cmp	r2, r3
 80066e4:	d901      	bls.n	80066ea <NTC_SetFaultState+0x12>
  {
    hFault = MC_NO_ERROR;
 80066e6:	2000      	movs	r0, #0
  else
  {
    hFault = pHandle->hFaultState;
  }
  return hFault;
}
 80066e8:	4770      	bx	lr
    hFault = pHandle->hFaultState;
 80066ea:	8ac0      	ldrh	r0, [r0, #22]
 80066ec:	4770      	bx	lr
    hFault = MC_OVER_TEMP;
 80066ee:	2008      	movs	r0, #8
 80066f0:	4770      	bx	lr
 80066f2:	bf00      	nop

080066f4 <NTC_Clear>:
 *
 *  @p pHandle : Pointer on Handle structure of TemperatureSensor component
 */
__weak void NTC_Clear( NTC_Handle_t * pHandle )
{
  pHandle->hAvTemp_d = 0u;
 80066f4:	2300      	movs	r3, #0
 80066f6:	8203      	strh	r3, [r0, #16]
}
 80066f8:	4770      	bx	lr
 80066fa:	bf00      	nop

080066fc <NTC_Init>:
{
 80066fc:	b510      	push	{r4, lr}
  if ( pHandle->bSensorType == REAL_SENSOR )
 80066fe:	7803      	ldrb	r3, [r0, #0]
{
 8006700:	4604      	mov	r4, r0
  if ( pHandle->bSensorType == REAL_SENSOR )
 8006702:	b123      	cbz	r3, 800670e <NTC_Init+0x12>
    pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 8006704:	8a43      	ldrh	r3, [r0, #18]
 8006706:	8203      	strh	r3, [r0, #16]
    pHandle->hFaultState = MC_NO_ERROR;
 8006708:	2200      	movs	r2, #0
 800670a:	82c2      	strh	r2, [r0, #22]
}
 800670c:	bd10      	pop	{r4, pc}
    pHandle->convHandle = RCM_RegisterRegConv(&pHandle->TempRegConv);
 800670e:	3004      	adds	r0, #4
 8006710:	f7fb fb0c 	bl	8001d2c <RCM_RegisterRegConv>
 8006714:	f884 0026 	strb.w	r0, [r4, #38]	@ 0x26
    NTC_Clear( pHandle );
 8006718:	4620      	mov	r0, r4
 800671a:	f7ff ffeb 	bl	80066f4 <NTC_Clear>
}
 800671e:	bd10      	pop	{r4, pc}

08006720 <NTC_CalcAvTemp>:
  *  @p pHandle : Pointer on Handle structure of TemperatureSensor component
  *
  *  @r Fault status : Error reported in case of an over temperature detection
  */
__weak uint16_t NTC_CalcAvTemp( NTC_Handle_t * pHandle )
{
 8006720:	b510      	push	{r4, lr}
  uint32_t wtemp;
  uint16_t hAux;

  if ( pHandle->bSensorType == REAL_SENSOR )
 8006722:	7803      	ldrb	r3, [r0, #0]
{
 8006724:	4604      	mov	r4, r0
  if ( pHandle->bSensorType == REAL_SENSOR )
 8006726:	b113      	cbz	r3, 800672e <NTC_CalcAvTemp+0xe>
 8006728:	2000      	movs	r0, #0
      wtemp /= ( uint32_t )( pHandle->hLowPassFilterBW );

      pHandle->hAvTemp_d = ( uint16_t ) wtemp;
    }

    pHandle->hFaultState = NTC_SetFaultState( pHandle );
 800672a:	82e0      	strh	r0, [r4, #22]
  {
    pHandle->hFaultState = MC_NO_ERROR;
  }

  return ( pHandle->hFaultState );
}
 800672c:	bd10      	pop	{r4, pc}
    hAux = RCM_ExecRegularConv(pHandle->convHandle);
 800672e:	f890 0026 	ldrb.w	r0, [r0, #38]	@ 0x26
 8006732:	f7fb fbd5 	bl	8001ee0 <RCM_ExecRegularConv>
    if ( hAux != 0xFFFFu )
 8006736:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800673a:	4298      	cmp	r0, r3
 800673c:	d007      	beq.n	800674e <NTC_CalcAvTemp+0x2e>
      wtemp =  ( uint32_t )( pHandle->hLowPassFilterBW ) - 1u;
 800673e:	8b23      	ldrh	r3, [r4, #24]
      wtemp *= ( uint32_t ) ( pHandle->hAvTemp_d );
 8006740:	8a22      	ldrh	r2, [r4, #16]
      wtemp =  ( uint32_t )( pHandle->hLowPassFilterBW ) - 1u;
 8006742:	1e59      	subs	r1, r3, #1
      wtemp += hAux;
 8006744:	fb01 0002 	mla	r0, r1, r2, r0
      wtemp /= ( uint32_t )( pHandle->hLowPassFilterBW );
 8006748:	fbb0 f0f3 	udiv	r0, r0, r3
      pHandle->hAvTemp_d = ( uint16_t ) wtemp;
 800674c:	8220      	strh	r0, [r4, #16]
    pHandle->hFaultState = NTC_SetFaultState( pHandle );
 800674e:	4620      	mov	r0, r4
 8006750:	f7ff ffc2 	bl	80066d8 <NTC_SetFaultState>
 8006754:	82e0      	strh	r0, [r4, #22]
}
 8006756:	bd10      	pop	{r4, pc}

08006758 <NTC_GetAvTemp_C>:
  */
__weak int16_t NTC_GetAvTemp_C( NTC_Handle_t * pHandle )
{
  int32_t wTemp;

  if ( pHandle->bSensorType == REAL_SENSOR )
 8006758:	7803      	ldrb	r3, [r0, #0]
 800675a:	b983      	cbnz	r3, 800677e <NTC_GetAvTemp_C+0x26>
  {
    wTemp = ( int32_t )( pHandle->hAvTemp_d );
 800675c:	8a02      	ldrh	r2, [r0, #16]
    wTemp -= ( int32_t )( pHandle->wV0 );
 800675e:	6a01      	ldr	r1, [r0, #32]
    wTemp *= pHandle->hSensitivity;
 8006760:	f9b0 301e 	ldrsh.w	r3, [r0, #30]
    wTemp = wTemp / 65536 + ( int32_t )( pHandle->hT0 );
 8006764:	8c80      	ldrh	r0, [r0, #36]	@ 0x24
    wTemp -= ( int32_t )( pHandle->wV0 );
 8006766:	1a52      	subs	r2, r2, r1
    wTemp *= pHandle->hSensitivity;
 8006768:	fb02 f303 	mul.w	r3, r2, r3
    wTemp = wTemp / 65536 + ( int32_t )( pHandle->hT0 );
 800676c:	2b00      	cmp	r3, #0
 800676e:	bfbc      	itt	lt
 8006770:	f503 437f 	addlt.w	r3, r3, #65280	@ 0xff00
 8006774:	33ff      	addlt	r3, #255	@ 0xff
 8006776:	eb00 4023 	add.w	r0, r0, r3, asr #16
  else
  {
    wTemp = pHandle->hExpectedTemp_C;
  }
  return ( ( int16_t )wTemp );
}
 800677a:	b200      	sxth	r0, r0
 800677c:	4770      	bx	lr
    wTemp = pHandle->hExpectedTemp_C;
 800677e:	8a80      	ldrh	r0, [r0, #20]
}
 8006780:	b200      	sxth	r0, r0
 8006782:	4770      	bx	lr

08006784 <PID_HandleInit>:
__weak void PID_HandleInit( PID_Handle_t * pHandle )
{
  pHandle->hKpGain =  pHandle->hDefKpGain;
  pHandle->hKiGain =  pHandle->hDefKiGain;
  pHandle->hKdGain =  pHandle->hDefKdGain;
  pHandle->wIntegralTerm = 0x00000000UL;
 8006784:	2300      	movs	r3, #0
  pHandle->hKpGain =  pHandle->hDefKpGain;
 8006786:	6801      	ldr	r1, [r0, #0]
  pHandle->hKdGain =  pHandle->hDefKdGain;
 8006788:	8c02      	ldrh	r2, [r0, #32]
  pHandle->hKpGain =  pHandle->hDefKpGain;
 800678a:	6041      	str	r1, [r0, #4]
  pHandle->hKdGain =  pHandle->hDefKdGain;
 800678c:	8442      	strh	r2, [r0, #34]	@ 0x22
  pHandle->wIntegralTerm = 0x00000000UL;
 800678e:	6083      	str	r3, [r0, #8]
  pHandle->wPrevProcessVarError = 0x00000000UL;
 8006790:	6283      	str	r3, [r0, #40]	@ 0x28
}
 8006792:	4770      	bx	lr

08006794 <PID_SetKP>:
 * @param  hKpGain: new Kp gain
 * @retval None
 */
__weak void PID_SetKP( PID_Handle_t * pHandle, int16_t hKpGain )
{
  pHandle->hKpGain = hKpGain;
 8006794:	8081      	strh	r1, [r0, #4]
}
 8006796:	4770      	bx	lr

08006798 <PID_SetKI>:
 * @param  hKiGain: new Ki gain
 * @retval None
 */
__weak void PID_SetKI( PID_Handle_t * pHandle, int16_t hKiGain )
{
  pHandle->hKiGain = hKiGain;
 8006798:	80c1      	strh	r1, [r0, #6]
}
 800679a:	4770      	bx	lr

0800679c <PID_GetKP>:
 * @retval Kp gain
 */
__weak int16_t PID_GetKP( PID_Handle_t * pHandle )
{
  return ( pHandle->hKpGain );
}
 800679c:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 80067a0:	4770      	bx	lr
 80067a2:	bf00      	nop

080067a4 <PID_GetKI>:
 * @retval Ki gain
 */
__weak int16_t PID_GetKI( PID_Handle_t * pHandle )
{
  return ( pHandle->hKiGain );
}
 80067a4:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 80067a8:	4770      	bx	lr
 80067aa:	bf00      	nop

080067ac <PID_SetIntegralTerm>:
 * @param  wIntegralTermValue: new integral term value
 * @retval None
 */
__weak void PID_SetIntegralTerm( PID_Handle_t * pHandle, int32_t wIntegralTermValue )
{
  pHandle->wIntegralTerm = wIntegralTermValue;
 80067ac:	6081      	str	r1, [r0, #8]

  return;
}
 80067ae:	4770      	bx	lr

080067b0 <PID_GetKPDivisor>:
 * @retval Kp gain divisor
 */
__weak uint16_t PID_GetKPDivisor( PID_Handle_t * pHandle )
{
  return ( pHandle->hKpDivisor );
}
 80067b0:	8b00      	ldrh	r0, [r0, #24]
 80067b2:	4770      	bx	lr

080067b4 <PID_GetKIDivisor>:
 * @retval Ki gain divisor
 */
__weak uint16_t PID_GetKIDivisor( PID_Handle_t * pHandle )
{
  return ( pHandle->hKiDivisor );
}
 80067b4:	8b40      	ldrh	r0, [r0, #26]
 80067b6:	4770      	bx	lr

080067b8 <PID_SetKD>:
 * @param  hKdGain: new Kd gain
 * @retval None
 */
__weak void PID_SetKD( PID_Handle_t * pHandle, int16_t hKdGain )
{
  pHandle->hKdGain = hKdGain;
 80067b8:	8441      	strh	r1, [r0, #34]	@ 0x22
}
 80067ba:	4770      	bx	lr

080067bc <PID_GetKD>:
 * @retval Kd gain
 */
__weak int16_t PID_GetKD( PID_Handle_t * pHandle )
{
  return pHandle->hKdGain;
}
 80067bc:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	@ 0x22
 80067c0:	4770      	bx	lr
 80067c2:	bf00      	nop

080067c4 <PI_Controller>:
  int32_t wDischarge = 0;
  int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
  int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;

  /* Proportional term computation*/
  wProportional_Term = pHandle->hKpGain * wProcessVarError;
 80067c4:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
{
 80067c8:	4603      	mov	r3, r0
 80067ca:	b530      	push	{r4, r5, lr}

  /* Integral term computation */
  if ( pHandle->hKiGain == 0 )
 80067cc:	f9b0 4006 	ldrsh.w	r4, [r0, #6]
  int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 80067d0:	f9b3 c016 	ldrsh.w	ip, [r3, #22]
  int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 80067d4:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
  wProportional_Term = pHandle->hKpGain * wProcessVarError;
 80067d8:	fb01 f202 	mul.w	r2, r1, r2
  if ( pHandle->hKiGain == 0 )
 80067dc:	b17c      	cbz	r4, 80067fe <PI_Controller+0x3a>
  {
    pHandle->wIntegralTerm = 0;
  }
  else
  {
    wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 80067de:	fb04 f101 	mul.w	r1, r4, r1
          wIntegral_sum_temp = -INT32_MAX;
        }
      }
    }

    if ( wIntegral_sum_temp > pHandle->wUpperIntegralLimit )
 80067e2:	e9d3 5402 	ldrd	r5, r4, [r3, #8]
    if ( wIntegral_sum_temp < 0 )
 80067e6:	eb15 0e01 	adds.w	lr, r5, r1
 80067ea:	d41d      	bmi.n	8006828 <PI_Controller+0x64>
          wIntegral_sum_temp = -INT32_MAX;
 80067ec:	420d      	tst	r5, r1
 80067ee:	4914      	ldr	r1, [pc, #80]	@ (8006840 <PI_Controller+0x7c>)
 80067f0:	bf48      	it	mi
 80067f2:	468e      	movmi	lr, r1
    if ( wIntegral_sum_temp > pHandle->wUpperIntegralLimit )
 80067f4:	45a6      	cmp	lr, r4
 80067f6:	dc02      	bgt.n	80067fe <PI_Controller+0x3a>
    {
      pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
    }
    else if ( wIntegral_sum_temp < pHandle->wLowerIntegralLimit )
 80067f8:	691c      	ldr	r4, [r3, #16]
 80067fa:	4574      	cmp	r4, lr
 80067fc:	dd1d      	ble.n	800683a <PI_Controller+0x76>
#else
  /* WARNING: the below instruction is not MISRA compliant, user should verify
             that Cortex-M3 assembly instruction ASR (arithmetic shift right)
             is used by the compiler to perform the shifts (instead of LSR
             logical shift right)*/
  wOutput_32 = ( wProportional_Term >> pHandle->hKpDivisorPOW2 ) + ( pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2 );
 80067fe:	8b99      	ldrh	r1, [r3, #28]
 8006800:	410a      	asrs	r2, r1
 8006802:	8bd9      	ldrh	r1, [r3, #30]
 8006804:	fa44 f101 	asr.w	r1, r4, r1
 8006808:	440a      	add	r2, r1
#endif

  if ( wOutput_32 > hUpperOutputLimit )
 800680a:	4290      	cmp	r0, r2
 800680c:	da03      	bge.n	8006816 <PI_Controller+0x52>
  {

    wDischarge = hUpperOutputLimit - wOutput_32;
 800680e:	1a82      	subs	r2, r0, r2
    wDischarge = hLowerOutputLimit - wOutput_32;
    wOutput_32 = hLowerOutputLimit;
  }
  else { /* Nothing to do here */ }

  pHandle->wIntegralTerm += wDischarge;
 8006810:	4414      	add	r4, r2
 8006812:	609c      	str	r4, [r3, #8]

  return ( ( int16_t )( wOutput_32 ) );
}
 8006814:	bd30      	pop	{r4, r5, pc}
  else if ( wOutput_32 < hLowerOutputLimit )
 8006816:	4594      	cmp	ip, r2
    wDischarge = hLowerOutputLimit - wOutput_32;
 8006818:	bfc5      	ittet	gt
 800681a:	ebac 0202 	subgt.w	r2, ip, r2
  pHandle->wIntegralTerm += wDischarge;
 800681e:	18a4      	addgt	r4, r4, r2
  return ( ( int16_t )( wOutput_32 ) );
 8006820:	b210      	sxthle	r0, r2
    wOutput_32 = hLowerOutputLimit;
 8006822:	4660      	movgt	r0, ip
  pHandle->wIntegralTerm += wDischarge;
 8006824:	609c      	str	r4, [r3, #8]
}
 8006826:	bd30      	pop	{r4, r5, pc}
      if ( pHandle->wIntegralTerm > 0 )
 8006828:	2d00      	cmp	r5, #0
 800682a:	dde3      	ble.n	80067f4 <PI_Controller+0x30>
        if ( wIntegral_Term > 0 )
 800682c:	2900      	cmp	r1, #0
 800682e:	dde1      	ble.n	80067f4 <PI_Controller+0x30>
    if ( wIntegral_sum_temp > pHandle->wUpperIntegralLimit )
 8006830:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006834:	428c      	cmp	r4, r1
 8006836:	d1e2      	bne.n	80067fe <PI_Controller+0x3a>
 8006838:	46a6      	mov	lr, r4
      pHandle->wIntegralTerm = wIntegral_sum_temp;
 800683a:	4674      	mov	r4, lr
 800683c:	e7df      	b.n	80067fe <PI_Controller+0x3a>
 800683e:	bf00      	nop
 8006840:	80000001 	.word	0x80000001

08006844 <PQD_CalcElMotorPower>:
  */
__weak void PQD_CalcElMotorPower( PQD_MotorPowMeas_Handle_t * pHandle )
{

  int32_t wAux, wAux2, wAux3;
  qd_t Iqd = pHandle->pFOCVars->Iqd;
 8006844:	f8d0 210c 	ldr.w	r2, [r0, #268]	@ 0x10c
{
 8006848:	b570      	push	{r4, r5, r6, lr}
  qd_t Vqd = pHandle->pFOCVars->Vqd;
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
         ( ( int32_t )Iqd.d * ( int32_t )Vqd.d );
 800684a:	89d1      	ldrh	r1, [r2, #14]
 800684c:	8b14      	ldrh	r4, [r2, #24]
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
 800684e:	8993      	ldrh	r3, [r2, #12]
{
 8006850:	4605      	mov	r5, r0
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
 8006852:	8ad0      	ldrh	r0, [r2, #22]
  wAux /= 65536;

  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 8006854:	f8d5 6108 	ldr.w	r6, [r5, #264]	@ 0x108
         ( ( int32_t )Iqd.d * ( int32_t )Vqd.d );
 8006858:	fb11 f204 	smulbb	r2, r1, r4
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
 800685c:	fb13 2400 	smlabb	r4, r3, r0, r2
  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 8006860:	f8d5 0110 	ldr.w	r0, [r5, #272]	@ 0x110
 8006864:	f7ff f88c 	bl	8005980 <VBS_GetAvBusVoltage_V>
  wAux /= 65536;
 8006868:	1e23      	subs	r3, r4, #0
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 800686a:	490f      	ldr	r1, [pc, #60]	@ (80068a8 <PQD_CalcElMotorPower+0x64>)
  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 800686c:	fb06 f000 	mul.w	r0, r6, r0
  wAux /= 65536;
 8006870:	bfb8      	it	lt
 8006872:	f503 437f 	addlt.w	r3, r3, #65280	@ 0xff00
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 8006876:	ea4f 72e0 	mov.w	r2, r0, asr #31
  wAux /= 65536;
 800687a:	bfb8      	it	lt
 800687c:	33ff      	addlt	r3, #255	@ 0xff
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 800687e:	fb81 1000 	smull	r1, r0, r1, r0
 8006882:	ebc2 12a0 	rsb	r2, r2, r0, asr #6
  wAux /= 65536;
 8006886:	141b      	asrs	r3, r3, #16

  wAux3 = wAux * wAux2;
 8006888:	fb02 f303 	mul.w	r3, r2, r3
  wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
  wAux3 /= 10;
  wAux3 /= 65536;
 800688c:	4907      	ldr	r1, [pc, #28]	@ (80068ac <PQD_CalcElMotorPower+0x68>)
  wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
 800688e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8006892:	005b      	lsls	r3, r3, #1
  wAux3 /= 65536;
 8006894:	fb81 2103 	smull	r2, r1, r1, r3
 8006898:	17db      	asrs	r3, r3, #31

  MPM_CalcElMotorPower( &pHandle->_super, wAux3 );
 800689a:	4628      	mov	r0, r5
 800689c:	ebc3 41a1 	rsb	r1, r3, r1, asr #18

}
 80068a0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  MPM_CalcElMotorPower( &pHandle->_super, wAux3 );
 80068a4:	f7ff bef2 	b.w	800668c <MPM_CalcElMotorPower>
 80068a8:	1b4e81b5 	.word	0x1b4e81b5
 80068ac:	66666667 	.word	0x66666667

080068b0 <startTimers>:
  *         (*) value not defined in all devices.
  * @retval State of Periphs (1 or 0).
*/
__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
{
  return (READ_BIT(RCC->APB1ENR, Periphs) == Periphs);
 80068b0:	4b17      	ldr	r3, [pc, #92]	@ (8006910 <startTimers+0x60>)
 80068b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
{
  uint32_t isTIM2ClockOn;
  uint32_t trigOut;

  isTIM2ClockOn = LL_APB1_GRP1_IsEnabledClock ( LL_APB1_GRP1_PERIPH_TIM2 );
  if ( isTIM2ClockOn == 0 )
 80068b4:	07d2      	lsls	r2, r2, #31
 80068b6:	d415      	bmi.n	80068e4 <startTimers+0x34>
  SET_BIT(RCC->APB1ENR, Periphs);
 80068b8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80068ba:	f042 0201 	orr.w	r2, r2, #1
 80068be:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80068c0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
{
 80068c2:	b082      	sub	sp, #8
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80068c4:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80068c8:	f002 0201 	and.w	r2, r2, #1
 80068cc:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 80068ce:	9a01      	ldr	r2, [sp, #4]
 80068d0:	694a      	ldr	r2, [r1, #20]
 80068d2:	f042 0201 	orr.w	r2, r2, #1
 80068d6:	614a      	str	r2, [r1, #20]
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB1ENR, Periphs);
 80068d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80068da:	f022 0201 	bic.w	r2, r2, #1
 80068de:	641a      	str	r2, [r3, #64]	@ 0x40
    trigOut = LL_TIM_ReadReg( TIM2, CR2 ) & TIM_CR2_MMS;
    LL_TIM_SetTriggerOutput( TIM2, LL_TIM_TRGO_UPDATE );
    LL_TIM_GenerateEvent_UPDATE ( TIM2 );
    LL_TIM_SetTriggerOutput( TIM2, trigOut );
  }
}
 80068e0:	b002      	add	sp, #8
 80068e2:	4770      	bx	lr
    trigOut = LL_TIM_ReadReg( TIM2, CR2 ) & TIM_CR2_MMS;
 80068e4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80068e8:	685a      	ldr	r2, [r3, #4]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80068ea:	6859      	ldr	r1, [r3, #4]
 80068ec:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 80068f0:	f041 0120 	orr.w	r1, r1, #32
 80068f4:	6059      	str	r1, [r3, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80068f6:	6959      	ldr	r1, [r3, #20]
 80068f8:	f041 0101 	orr.w	r1, r1, #1
 80068fc:	6159      	str	r1, [r3, #20]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80068fe:	6859      	ldr	r1, [r3, #4]
 8006900:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8006904:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 8006908:	430a      	orrs	r2, r1
 800690a:	605a      	str	r2, [r3, #4]
 800690c:	4770      	bx	lr
 800690e:	bf00      	nop
 8006910:	40023800 	.word	0x40023800

08006914 <waitForPolarizationEnd>:
 *         repCnt: repetition counter value
 *         cnt: polarization counter value
 * @retval none
 */
__weak void waitForPolarizationEnd( TIM_TypeDef*  TIMx, uint16_t  *SWerror, uint8_t repCnt, volatile uint8_t *cnt )
{
 8006914:	b570      	push	{r4, r5, r6, lr}
  counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CMS));
 8006916:	6804      	ldr	r4, [r0, #0]
  if (counter_mode == 0U)
 8006918:	f014 0460 	ands.w	r4, r4, #96	@ 0x60
  uint16_t hCalibrationPeriodCounter;
  uint16_t hMaxPeriodsNumber;

  if ( (LL_TIM_GetCounterMode(TIMx) & LL_TIM_COUNTERMODE_CENTER_UP_DOWN) == LL_TIM_COUNTERMODE_CENTER_UP_DOWN)
  {
    hMaxPeriodsNumber=(2*NB_CONVERSIONS)*(((uint16_t)repCnt+1u));
 800691c:	f102 0201 	add.w	r2, r2, #1
 8006920:	d11b      	bne.n	800695a <waitForPolarizationEnd+0x46>
    counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
 8006922:	6804      	ldr	r4, [r0, #0]
  }
  else
  {
	hMaxPeriodsNumber=(2*NB_CONVERSIONS)*(((uint16_t)repCnt+1u)>>1);
 8006924:	0852      	lsrs	r2, r2, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8006926:	f06f 0602 	mvn.w	r6, #2
 800692a:	0155      	lsls	r5, r2, #5
 800692c:	6106      	str	r6, [r0, #16]
  }

  /* Wait for NB_CONVERSIONS to be executed */
  LL_TIM_ClearFlag_CC1(TIMx);
  hCalibrationPeriodCounter = 0u;
 800692e:	2200      	movs	r2, #0
  while (*cnt < NB_CONVERSIONS)
 8006930:	f893 c000 	ldrb.w	ip, [r3]
 8006934:	f1bc 0f0f 	cmp.w	ip, #15
  {
    if (LL_TIM_IsActiveFlag_CC1(TIMx))
    {
      LL_TIM_ClearFlag_CC1(TIMx);
      hCalibrationPeriodCounter++;
 8006938:	f102 0e01 	add.w	lr, r2, #1
  while (*cnt < NB_CONVERSIONS)
 800693c:	d80c      	bhi.n	8006958 <waitForPolarizationEnd+0x44>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 800693e:	6904      	ldr	r4, [r0, #16]
 8006940:	07a4      	lsls	r4, r4, #30
 8006942:	d5f5      	bpl.n	8006930 <waitForPolarizationEnd+0x1c>
      hCalibrationPeriodCounter++;
 8006944:	fa1f f28e 	uxth.w	r2, lr
      if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 8006948:	4295      	cmp	r5, r2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 800694a:	6106      	str	r6, [r0, #16]
 800694c:	d8f0      	bhi.n	8006930 <waitForPolarizationEnd+0x1c>
      {
        if (*cnt < NB_CONVERSIONS)
 800694e:	781c      	ldrb	r4, [r3, #0]
 8006950:	2c0f      	cmp	r4, #15
 8006952:	d8ed      	bhi.n	8006930 <waitForPolarizationEnd+0x1c>
        {
          *SWerror = 1u;
 8006954:	2301      	movs	r3, #1
 8006956:	800b      	strh	r3, [r1, #0]
          break;
        }
      }
    }
  }
}
 8006958:	bd70      	pop	{r4, r5, r6, pc}
  if ( (LL_TIM_GetCounterMode(TIMx) & LL_TIM_COUNTERMODE_CENTER_UP_DOWN) == LL_TIM_COUNTERMODE_CENTER_UP_DOWN)
 800695a:	2c60      	cmp	r4, #96	@ 0x60
 800695c:	d0e3      	beq.n	8006926 <waitForPolarizationEnd+0x12>
 800695e:	e7e1      	b.n	8006924 <waitForPolarizationEnd+0x10>

08006960 <PWMC_GetPhaseCurrents>:
  * @param  pStator_Currents Pointer to the structure that will receive motor current
  *         of phase A and B in ElectricalValue format.
*/
__weak void PWMC_GetPhaseCurrents( PWMC_Handle_t * pHandle, ab_t * Iab )
{
  pHandle->pFctGetPhaseCurrents( pHandle, Iab );
 8006960:	6843      	ldr	r3, [r0, #4]
 8006962:	4718      	bx	r3

08006964 <PWMC_SetPhaseVoltage>:
  *
  * @retval Returns #MC_NO_ERROR if no error occurred or #MC_FOC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage( PWMC_Handle_t * pHandle, alphabeta_t Valfa_beta )
{
 8006964:	b530      	push	{r4, r5, lr}
  int32_t wX, wY, wZ, wUAlpha, wUBeta, wTimePhA, wTimePhB, wTimePhC;

  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8006966:	f8b0 4050 	ldrh.w	r4, [r0, #80]	@ 0x50
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 800696a:	8e02      	ldrh	r2, [r0, #48]	@ 0x30
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 800696c:	ea4f 4c21 	mov.w	ip, r1, asr #16
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 8006970:	b20b      	sxth	r3, r1
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8006972:	fb04 fc0c 	mul.w	ip, r4, ip
 8006976:	ebcc 7ccc 	rsb	ip, ip, ip, lsl #31
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 800697a:	fb02 f303 	mul.w	r3, r2, r3

  wX = wUBeta;
  wY = ( wUBeta + wUAlpha ) / 2;
 800697e:	eb03 024c 	add.w	r2, r3, ip, lsl #1
  wZ = ( wUBeta - wUAlpha ) / 2;
 8006982:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
  wY = ( wUBeta + wUAlpha ) / 2;
 8006986:	eb02 71d2 	add.w	r1, r2, r2, lsr #31
  wZ = ( wUBeta - wUAlpha ) / 2;
 800698a:	eb03 7ed3 	add.w	lr, r3, r3, lsr #31

  /* Sector calculation from wX, wY, wZ */
  if ( wY < 0 )
 800698e:	1c55      	adds	r5, r2, #1
{
 8006990:	b083      	sub	sp, #12
  {
    if ( wZ < 0 )
    {
      pHandle->Sector = SECTOR_5;
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8006992:	ea4f 0494 	mov.w	r4, r4, lsr #2
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8006996:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
  wY = ( wUBeta + wUAlpha ) / 2;
 800699a:	ea4f 0161 	mov.w	r1, r1, asr #1
  wZ = ( wUBeta - wUAlpha ) / 2;
 800699e:	ea4f 0e6e 	mov.w	lr, lr, asr #1
  if ( wY < 0 )
 80069a2:	db7a      	blt.n	8006a9a <PWMC_SetPhaseVoltage+0x136>
        pHandle->highDuty = wTimePhA;
      }
  }
  else /* wY > 0 */
  {
    if ( wZ >= 0 )
 80069a4:	1c5d      	adds	r5, r3, #1
 80069a6:	db57      	blt.n	8006a58 <PWMC_SetPhaseVoltage+0xf4>
    {
      pHandle->Sector = SECTOR_2;
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 80069a8:	ebb1 010e 	subs.w	r1, r1, lr
 80069ac:	bf44      	itt	mi
 80069ae:	f501 317f 	addmi.w	r1, r1, #261120	@ 0x3fc00
 80069b2:	f201 31ff 	addwmi	r1, r1, #1023	@ 0x3ff
      wTimePhB = wTimePhA + wZ / 131072;
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	bfbc      	itt	lt
 80069ba:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
 80069be:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
      wTimePhC = wTimePhA - wY / 131072;
 80069c2:	2a00      	cmp	r2, #0
 80069c4:	bfb8      	it	lt
 80069c6:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 80069ca:	eb04 41a1 	add.w	r1, r4, r1, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 80069ce:	bfb8      	it	lt
 80069d0:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
      wTimePhB = wTimePhA + wZ / 131072;
 80069d4:	eb01 43a3 	add.w	r3, r1, r3, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 80069d8:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
      pHandle->lowDuty = wTimePhB;
 80069dc:	fa1f fe83 	uxth.w	lr, r3
      pHandle->midDuty = wTimePhA;
 80069e0:	fa1f fc81 	uxth.w	ip, r1
      pHandle->highDuty = wTimePhC;
 80069e4:	b294      	uxth	r4, r2
 80069e6:	2501      	movs	r5, #1
        pHandle->highDuty = wTimePhA;
 80069e8:	f8a0 4040 	strh.w	r4, [r0, #64]	@ 0x40

  pHandle->CntPhA = (uint16_t)(MAX(wTimePhA,0));
  pHandle->CntPhB = (uint16_t)(MAX(wTimePhB,0));
  pHandle->CntPhC = (uint16_t)(MAX(wTimePhC,0));
  
  if ( pHandle->DTTest == 1u )
 80069ec:	f8b0 404e 	ldrh.w	r4, [r0, #78]	@ 0x4e
        pHandle->Sector = SECTOR_4;
 80069f0:	f880 503a 	strb.w	r5, [r0, #58]	@ 0x3a
  pHandle->CntPhA = (uint16_t)(MAX(wTimePhA,0));
 80069f4:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
  pHandle->CntPhB = (uint16_t)(MAX(wTimePhB,0));
 80069f8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  pHandle->CntPhC = (uint16_t)(MAX(wTimePhC,0));
 80069fc:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8006a00:	b289      	uxth	r1, r1
 8006a02:	b29b      	uxth	r3, r3
 8006a04:	b292      	uxth	r2, r2
  if ( pHandle->DTTest == 1u )
 8006a06:	2c01      	cmp	r4, #1
        pHandle->lowDuty = wTimePhC;
 8006a08:	f8a0 e03c 	strh.w	lr, [r0, #60]	@ 0x3c
        pHandle->midDuty = wTimePhB;
 8006a0c:	f8a0 c03e 	strh.w	ip, [r0, #62]	@ 0x3e
  pHandle->CntPhA = (uint16_t)(MAX(wTimePhA,0));
 8006a10:	8641      	strh	r1, [r0, #50]	@ 0x32
  pHandle->CntPhB = (uint16_t)(MAX(wTimePhB,0));
 8006a12:	8683      	strh	r3, [r0, #52]	@ 0x34
  pHandle->CntPhC = (uint16_t)(MAX(wTimePhC,0));
 8006a14:	86c2      	strh	r2, [r0, #54]	@ 0x36
  if ( pHandle->DTTest == 1u )
 8006a16:	d11a      	bne.n	8006a4e <PWMC_SetPhaseVoltage+0xea>
  {
    /* Dead time compensation */
    if ( pHandle->Ia > 0 )
 8006a18:	f9b0 5048 	ldrsh.w	r5, [r0, #72]	@ 0x48
    {
      pHandle->CntPhA += pHandle->DTCompCnt;
 8006a1c:	f8b0 4054 	ldrh.w	r4, [r0, #84]	@ 0x54
    if ( pHandle->Ia > 0 )
 8006a20:	2d00      	cmp	r5, #0
      pHandle->CntPhA += pHandle->DTCompCnt;
 8006a22:	bfcc      	ite	gt
 8006a24:	1909      	addgt	r1, r1, r4
    }
    else
    {
      pHandle->CntPhA -= pHandle->DTCompCnt;
 8006a26:	1b09      	suble	r1, r1, r4
 8006a28:	b289      	uxth	r1, r1
 8006a2a:	8641      	strh	r1, [r0, #50]	@ 0x32
    }

    if ( pHandle->Ib > 0 )
 8006a2c:	f9b0 104a 	ldrsh.w	r1, [r0, #74]	@ 0x4a
 8006a30:	2900      	cmp	r1, #0
    else
    {
      pHandle->CntPhB -= pHandle->DTCompCnt;
    }

    if ( pHandle->Ic > 0 )
 8006a32:	f9b0 104c 	ldrsh.w	r1, [r0, #76]	@ 0x4c
      pHandle->CntPhB += pHandle->DTCompCnt;
 8006a36:	bfcc      	ite	gt
 8006a38:	191b      	addgt	r3, r3, r4
      pHandle->CntPhB -= pHandle->DTCompCnt;
 8006a3a:	1b1b      	suble	r3, r3, r4
    if ( pHandle->Ic > 0 )
 8006a3c:	2900      	cmp	r1, #0
      pHandle->CntPhB -= pHandle->DTCompCnt;
 8006a3e:	b29b      	uxth	r3, r3
    {
      pHandle->CntPhC += pHandle->DTCompCnt;
 8006a40:	bfcc      	ite	gt
 8006a42:	18a4      	addgt	r4, r4, r2
    }
    else
    {
      pHandle->CntPhC -= pHandle->DTCompCnt;
 8006a44:	1b12      	suble	r2, r2, r4
 8006a46:	8683      	strh	r3, [r0, #52]	@ 0x34
      pHandle->CntPhC += pHandle->DTCompCnt;
 8006a48:	bfcc      	ite	gt
 8006a4a:	86c4      	strhgt	r4, [r0, #54]	@ 0x36
      pHandle->CntPhC -= pHandle->DTCompCnt;
 8006a4c:	86c2      	strhle	r2, [r0, #54]	@ 0x36
    }
  }

  return ( pHandle->pFctSetADCSampPointSectX( pHandle ) );
 8006a4e:	6983      	ldr	r3, [r0, #24]
}
 8006a50:	b003      	add	sp, #12
 8006a52:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  return ( pHandle->pFctSetADCSampPointSectX( pHandle ) );
 8006a56:	4718      	bx	r3
      if ( wX <= 0 )
 8006a58:	f1bc 0f00 	cmp.w	ip, #0
 8006a5c:	dd3d      	ble.n	8006ada <PWMC_SetPhaseVoltage+0x176>
        wTimePhB = wTimePhA + wZ / 131072;
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	bfb8      	it	lt
 8006a62:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8006a66:	ebac 0e0e 	sub.w	lr, ip, lr
        wTimePhB = wTimePhA + wZ / 131072;
 8006a6a:	bfb8      	it	lt
 8006a6c:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
        wTimePhC = wTimePhB - wX / 131072;
 8006a70:	f1bc 0200 	subs.w	r2, ip, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8006a74:	eb04 41ae 	add.w	r1, r4, lr, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 8006a78:	bfb8      	it	lt
 8006a7a:	f502 32ff 	addlt.w	r2, r2, #130560	@ 0x1fe00
        wTimePhB = wTimePhA + wZ / 131072;
 8006a7e:	eb01 43a3 	add.w	r3, r1, r3, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 8006a82:	bfb8      	it	lt
 8006a84:	f202 12ff 	addwlt	r2, r2, #511	@ 0x1ff
 8006a88:	eba3 4262 	sub.w	r2, r3, r2, asr #17
        pHandle->lowDuty = wTimePhA;
 8006a8c:	fa1f fe81 	uxth.w	lr, r1
        pHandle->midDuty = wTimePhB;
 8006a90:	fa1f fc83 	uxth.w	ip, r3
        pHandle->highDuty = wTimePhC;
 8006a94:	b294      	uxth	r4, r2
 8006a96:	2500      	movs	r5, #0
 8006a98:	e7a6      	b.n	80069e8 <PWMC_SetPhaseVoltage+0x84>
    if ( wZ < 0 )
 8006a9a:	1c5d      	adds	r5, r3, #1
 8006a9c:	db5d      	blt.n	8006b5a <PWMC_SetPhaseVoltage+0x1f6>
      if ( wX <= 0 )
 8006a9e:	f1bc 0f00 	cmp.w	ip, #0
 8006aa2:	dd38      	ble.n	8006b16 <PWMC_SetPhaseVoltage+0x1b2>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8006aa4:	ebb1 010c 	subs.w	r1, r1, ip
 8006aa8:	bf44      	itt	mi
 8006aaa:	f501 317f 	addmi.w	r1, r1, #261120	@ 0x3fc00
 8006aae:	f201 31ff 	addwmi	r1, r1, #1023	@ 0x3ff
        wTimePhC = wTimePhA - wY / 131072;
 8006ab2:	2a00      	cmp	r2, #0
 8006ab4:	bfb8      	it	lt
 8006ab6:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8006aba:	eb04 41a1 	add.w	r1, r4, r1, asr #18
        wTimePhC = wTimePhA - wY / 131072;
 8006abe:	bfb8      	it	lt
 8006ac0:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
 8006ac4:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
        wTimePhB = wTimePhC + wX / 131072;
 8006ac8:	eb02 436c 	add.w	r3, r2, ip, asr #17
        pHandle->lowDuty = wTimePhB;
 8006acc:	fa1f fe83 	uxth.w	lr, r3
        pHandle->midDuty = wTimePhC;
 8006ad0:	fa1f fc82 	uxth.w	ip, r2
        pHandle->highDuty = wTimePhA;
 8006ad4:	b28c      	uxth	r4, r1
 8006ad6:	2502      	movs	r5, #2
 8006ad8:	e786      	b.n	80069e8 <PWMC_SetPhaseVoltage+0x84>
        wTimePhC = wTimePhA - wY / 131072;
 8006ada:	2a00      	cmp	r2, #0
 8006adc:	bfb8      	it	lt
 8006ade:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8006ae2:	eba1 010c 	sub.w	r1, r1, ip
        wTimePhC = wTimePhA - wY / 131072;
 8006ae6:	bfb8      	it	lt
 8006ae8:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
        wTimePhB = wTimePhC + wX / 131072;
 8006aec:	f1bc 0300 	subs.w	r3, ip, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8006af0:	eb04 41a1 	add.w	r1, r4, r1, asr #18
        wTimePhB = wTimePhC + wX / 131072;
 8006af4:	bfb8      	it	lt
 8006af6:	f503 33ff 	addlt.w	r3, r3, #130560	@ 0x1fe00
        wTimePhC = wTimePhA - wY / 131072;
 8006afa:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
        wTimePhB = wTimePhC + wX / 131072;
 8006afe:	bfb8      	it	lt
 8006b00:	f203 13ff 	addwlt	r3, r3, #511	@ 0x1ff
 8006b04:	eb02 4363 	add.w	r3, r2, r3, asr #17
        pHandle->lowDuty = wTimePhA;
 8006b08:	fa1f fe81 	uxth.w	lr, r1
        pHandle->midDuty = wTimePhC;
 8006b0c:	fa1f fc82 	uxth.w	ip, r2
        pHandle->highDuty = wTimePhB;
 8006b10:	b29c      	uxth	r4, r3
 8006b12:	2505      	movs	r5, #5
 8006b14:	e768      	b.n	80069e8 <PWMC_SetPhaseVoltage+0x84>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8006b16:	ebbc 0e0e 	subs.w	lr, ip, lr
 8006b1a:	bf44      	itt	mi
 8006b1c:	f50e 3e7f 	addmi.w	lr, lr, #261120	@ 0x3fc00
 8006b20:	f20e 3eff 	addwmi	lr, lr, #1023	@ 0x3ff
        wTimePhB = wTimePhA + wZ / 131072;
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	bfbc      	itt	lt
 8006b28:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
 8006b2c:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
        wTimePhC = wTimePhB - wX / 131072;
 8006b30:	f1bc 0200 	subs.w	r2, ip, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8006b34:	eb04 41ae 	add.w	r1, r4, lr, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 8006b38:	bfb8      	it	lt
 8006b3a:	f502 32ff 	addlt.w	r2, r2, #130560	@ 0x1fe00
        wTimePhB = wTimePhA + wZ / 131072;
 8006b3e:	eb01 43a3 	add.w	r3, r1, r3, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 8006b42:	bfb8      	it	lt
 8006b44:	f202 12ff 	addwlt	r2, r2, #511	@ 0x1ff
 8006b48:	eba3 4262 	sub.w	r2, r3, r2, asr #17
        pHandle->lowDuty = wTimePhC;
 8006b4c:	fa1f fe82 	uxth.w	lr, r2
        pHandle->midDuty = wTimePhB;
 8006b50:	fa1f fc83 	uxth.w	ip, r3
        pHandle->highDuty = wTimePhA;
 8006b54:	b28c      	uxth	r4, r1
 8006b56:	2503      	movs	r5, #3
 8006b58:	e746      	b.n	80069e8 <PWMC_SetPhaseVoltage+0x84>
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8006b5a:	ebb1 010e 	subs.w	r1, r1, lr
 8006b5e:	bf44      	itt	mi
 8006b60:	f501 317f 	addmi.w	r1, r1, #261120	@ 0x3fc00
 8006b64:	f201 31ff 	addwmi	r1, r1, #1023	@ 0x3ff
      wTimePhB = wTimePhA + wZ / 131072;
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	bfbc      	itt	lt
 8006b6c:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
 8006b70:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
      wTimePhC = wTimePhA - wY / 131072;
 8006b74:	2a00      	cmp	r2, #0
 8006b76:	bfb8      	it	lt
 8006b78:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8006b7c:	eb04 41a1 	add.w	r1, r4, r1, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 8006b80:	bfb8      	it	lt
 8006b82:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
      wTimePhB = wTimePhA + wZ / 131072;
 8006b86:	eb01 43a3 	add.w	r3, r1, r3, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 8006b8a:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
      pHandle->lowDuty = wTimePhC;
 8006b8e:	fa1f fe82 	uxth.w	lr, r2
      pHandle->midDuty = wTimePhA;
 8006b92:	fa1f fc81 	uxth.w	ip, r1
      pHandle->highDuty = wTimePhB;
 8006b96:	b29c      	uxth	r4, r3
 8006b98:	2504      	movs	r5, #4
 8006b9a:	e725      	b.n	80069e8 <PWMC_SetPhaseVoltage+0x84>

08006b9c <PWMC_SwitchOffPWM>:
  * @brief  Switches PWM generation off, inactivating the outputs.
  * @param  pHandle Handle on the target instance of the PWMC component
  */
__weak void PWMC_SwitchOffPWM( PWMC_Handle_t * pHandle )
{
  pHandle->pFctSwitchOffPwm( pHandle );
 8006b9c:	6883      	ldr	r3, [r0, #8]
 8006b9e:	4718      	bx	r3

08006ba0 <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, false if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr( PWMC_Handle_t * pHandle, CRCAction_t action )
{
 8006ba0:	b510      	push	{r4, lr}
 8006ba2:	4604      	mov	r4, r0
  bool retVal = false;
  if ( action == CRC_START )
 8006ba4:	b179      	cbz	r1, 8006bc6 <PWMC_CurrentReadingCalibr+0x26>
    {
      pHandle->pFctCurrReadingCalib( pHandle );
      retVal = true;
    }
  }
  else if ( action == CRC_EXEC )
 8006ba6:	2901      	cmp	r1, #1
 8006ba8:	d001      	beq.n	8006bae <PWMC_CurrentReadingCalibr+0xe>
  bool retVal = false;
 8006baa:	2000      	movs	r0, #0
  }
  else
  {
  }
  return retVal;
}
 8006bac:	bd10      	pop	{r4, pc}
    if ( pHandle->OffCalibrWaitTimeCounter > 0u )
 8006bae:	f8b0 3044 	ldrh.w	r3, [r0, #68]	@ 0x44
 8006bb2:	b19b      	cbz	r3, 8006bdc <PWMC_CurrentReadingCalibr+0x3c>
      pHandle->OffCalibrWaitTimeCounter--;
 8006bb4:	3b01      	subs	r3, #1
 8006bb6:	b29b      	uxth	r3, r3
 8006bb8:	f8a0 3044 	strh.w	r3, [r0, #68]	@ 0x44
      if ( pHandle->OffCalibrWaitTimeCounter == 0u )
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d1f4      	bne.n	8006baa <PWMC_CurrentReadingCalibr+0xa>
        pHandle->pFctCurrReadingCalib( pHandle );
 8006bc0:	6903      	ldr	r3, [r0, #16]
 8006bc2:	4798      	blx	r3
        retVal = true;
 8006bc4:	e00a      	b.n	8006bdc <PWMC_CurrentReadingCalibr+0x3c>
    PWMC_SwitchOffPWM( pHandle );
 8006bc6:	f7ff ffe9 	bl	8006b9c <PWMC_SwitchOffPWM>
    pHandle->OffCalibrWaitTimeCounter = pHandle->OffCalibrWaitTicks;
 8006bca:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
 8006bce:	f8a4 3044 	strh.w	r3, [r4, #68]	@ 0x44
    if ( pHandle->OffCalibrWaitTicks == 0u )
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d1e9      	bne.n	8006baa <PWMC_CurrentReadingCalibr+0xa>
      pHandle->pFctCurrReadingCalib( pHandle );
 8006bd6:	6923      	ldr	r3, [r4, #16]
 8006bd8:	4620      	mov	r0, r4
 8006bda:	4798      	blx	r3
      retVal = true;
 8006bdc:	2001      	movs	r0, #1
}
 8006bde:	bd10      	pop	{r4, pc}

08006be0 <PWMC_CheckOverCurrent>:
/** @brief Returns #MC_BREAK_IN if an over current condition was detected on the power stage
 *         controlled by the PWMC component pointed by  @p pHandle, since the last call to this function;
 *         returns #MC_NO_FAULTS otherwise. */
__weak uint16_t PWMC_CheckOverCurrent( PWMC_Handle_t * pHandle )
{
  return pHandle->pFctIsOverCurrentOccurred( pHandle );
 8006be0:	69c3      	ldr	r3, [r0, #28]
 8006be2:	4718      	bx	r3

08006be4 <RVBS_Clear>:
__weak void RVBS_Clear( RDivider_Handle_t * pHandle )
{
  uint16_t aux;
  uint16_t index;

  aux = ( pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold ) / 2u;
 8006be4:	f8b0 c01a 	ldrh.w	ip, [r0, #26]
 8006be8:	8b82      	ldrh	r2, [r0, #28]
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 8006bea:	8b03      	ldrh	r3, [r0, #24]
  aux = ( pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold ) / 2u;
 8006bec:	4494      	add	ip, r2
 8006bee:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
{
 8006bf2:	b430      	push	{r4, r5}
 8006bf4:	2500      	movs	r5, #0
 8006bf6:	f36c 050f 	bfi	r5, ip, #0, #16
 8006bfa:	f36c 451f 	bfi	r5, ip, #16, #16
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 8006bfe:	b14b      	cbz	r3, 8006c14 <RVBS_Clear+0x30>
  {
    pHandle->aBuffer[index] = aux;
 8006c00:	6a04      	ldr	r4, [r0, #32]
 8006c02:	2300      	movs	r3, #0
 8006c04:	b29a      	uxth	r2, r3
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 8006c06:	3301      	adds	r3, #1
    pHandle->aBuffer[index] = aux;
 8006c08:	f824 c012 	strh.w	ip, [r4, r2, lsl #1]
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 8006c0c:	8b01      	ldrh	r1, [r0, #24]
 8006c0e:	b29a      	uxth	r2, r3
 8006c10:	4291      	cmp	r1, r2
 8006c12:	d8f7      	bhi.n	8006c04 <RVBS_Clear+0x20>
  }
  pHandle->_Super.LatestConv = aux;
  pHandle->_Super.AvBusVoltage_d = aux;
  pHandle->index = 0;
 8006c14:	2300      	movs	r3, #0
  pHandle->_Super.LatestConv = aux;
 8006c16:	6045      	str	r5, [r0, #4]
  pHandle->index = 0;
 8006c18:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
}
 8006c1c:	bc30      	pop	{r4, r5}
 8006c1e:	4770      	bx	lr

08006c20 <RVBS_Init>:
{
 8006c20:	b510      	push	{r4, lr}
 8006c22:	4604      	mov	r4, r0
  pHandle->convHandle = RCM_RegisterRegConv(&pHandle->VbusRegConv);
 8006c24:	300c      	adds	r0, #12
 8006c26:	f7fb f881 	bl	8001d2c <RCM_RegisterRegConv>
 8006c2a:	f884 0026 	strb.w	r0, [r4, #38]	@ 0x26
  RVBS_Clear( pHandle );
 8006c2e:	4620      	mov	r0, r4
 8006c30:	f7ff ffd8 	bl	8006be4 <RVBS_Clear>
}
 8006c34:	bd10      	pop	{r4, pc}
 8006c36:	bf00      	nop

08006c38 <RVBS_CheckFaultState>:
  */
__weak uint16_t RVBS_CheckFaultState( RDivider_Handle_t * pHandle )
{
  uint16_t fault;

  if ( pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold )
 8006c38:	88c3      	ldrh	r3, [r0, #6]
 8006c3a:	8b42      	ldrh	r2, [r0, #26]
 8006c3c:	429a      	cmp	r2, r3
 8006c3e:	d306      	bcc.n	8006c4e <RVBS_CheckFaultState+0x16>
  {
    fault = MC_OVER_VOLT;
  }
  else if ( pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold )
 8006c40:	8b80      	ldrh	r0, [r0, #28]
 8006c42:	4298      	cmp	r0, r3
 8006c44:	bf94      	ite	ls
 8006c46:	2000      	movls	r0, #0
 8006c48:	2001      	movhi	r0, #1
 8006c4a:	0080      	lsls	r0, r0, #2
 8006c4c:	4770      	bx	lr
    fault = MC_OVER_VOLT;
 8006c4e:	2002      	movs	r0, #2
  else
  {
    fault = MC_NO_ERROR;
  }
  return fault;
}
 8006c50:	4770      	bx	lr
 8006c52:	bf00      	nop

08006c54 <RVBS_CalcAvVbus>:
{
 8006c54:	b570      	push	{r4, r5, r6, lr}
 8006c56:	4604      	mov	r4, r0
  hAux = RCM_ExecRegularConv(pHandle->convHandle);
 8006c58:	f890 0026 	ldrb.w	r0, [r0, #38]	@ 0x26
 8006c5c:	f7fb f940 	bl	8001ee0 <RCM_ExecRegularConv>
  if ( hAux != 0xFFFF )
 8006c60:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006c64:	4298      	cmp	r0, r3
 8006c66:	d01e      	beq.n	8006ca6 <RVBS_CalcAvVbus+0x52>
    pHandle->aBuffer[pHandle->index] = hAux;
 8006c68:	6a26      	ldr	r6, [r4, #32]
 8006c6a:	f894 c025 	ldrb.w	ip, [r4, #37]	@ 0x25
 8006c6e:	f826 001c 	strh.w	r0, [r6, ip, lsl #1]
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 8006c72:	8b25      	ldrh	r5, [r4, #24]
 8006c74:	b1e5      	cbz	r5, 8006cb0 <RVBS_CalcAvVbus+0x5c>
 8006c76:	2300      	movs	r3, #0
    wtemp = 0;
 8006c78:	461a      	mov	r2, r3
      wtemp += pHandle->aBuffer[i];
 8006c7a:	f836 1013 	ldrh.w	r1, [r6, r3, lsl #1]
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 8006c7e:	3301      	adds	r3, #1
 8006c80:	b2db      	uxtb	r3, r3
 8006c82:	42ab      	cmp	r3, r5
      wtemp += pHandle->aBuffer[i];
 8006c84:	440a      	add	r2, r1
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 8006c86:	d3f8      	bcc.n	8006c7a <RVBS_CalcAvVbus+0x26>
    wtemp /= pHandle->LowPassFilterBW;
 8006c88:	fbb2 f2f5 	udiv	r2, r2, r5
    if ( pHandle->index < pHandle->LowPassFilterBW - 1 )
 8006c8c:	1e6b      	subs	r3, r5, #1
 8006c8e:	459c      	cmp	ip, r3
      pHandle->index++;
 8006c90:	bfb4      	ite	lt
 8006c92:	f10c 0c01 	addlt.w	ip, ip, #1
      pHandle->index = 0;
 8006c96:	2300      	movge	r3, #0
    pHandle->_Super.LatestConv = hAux;
 8006c98:	80a0      	strh	r0, [r4, #4]
    pHandle->_Super.AvBusVoltage_d = ( uint16_t )wtemp;
 8006c9a:	80e2      	strh	r2, [r4, #6]
      pHandle->index++;
 8006c9c:	bfb4      	ite	lt
 8006c9e:	f884 c025 	strblt.w	ip, [r4, #37]	@ 0x25
      pHandle->index = 0;
 8006ca2:	f884 3025 	strbge.w	r3, [r4, #37]	@ 0x25
  pHandle->_Super.FaultState = RVBS_CheckFaultState( pHandle );
 8006ca6:	4620      	mov	r0, r4
 8006ca8:	f7ff ffc6 	bl	8006c38 <RVBS_CheckFaultState>
 8006cac:	8120      	strh	r0, [r4, #8]
}
 8006cae:	bd70      	pop	{r4, r5, r6, pc}
    wtemp /= pHandle->LowPassFilterBW;
 8006cb0:	deff      	udf	#255	@ 0xff
 8006cb2:	bf00      	nop

08006cb4 <REMNG_Init>:
  * @retval none.
  */
void REMNG_Init( RampExtMngr_Handle_t * pHandle )
{
  pHandle->Ext = 0;
  pHandle->TargetFinal = 0;
 8006cb4:	2300      	movs	r3, #0
  pHandle->RampRemainingStep = 0u;
  pHandle->IncDecAmount = 0;
  pHandle->ScalingFactor = 1u;
 8006cb6:	2201      	movs	r2, #1
  pHandle->TargetFinal = 0;
 8006cb8:	e9c0 3301 	strd	r3, r3, [r0, #4]
  pHandle->IncDecAmount = 0;
 8006cbc:	e9c0 3303 	strd	r3, r3, [r0, #12]
  pHandle->ScalingFactor = 1u;
 8006cc0:	6142      	str	r2, [r0, #20]

#ifdef FASTDIV
  FD_Init( & ( pHandle->fd ) );
#endif

}
 8006cc2:	4770      	bx	lr

08006cc4 <RUC_SetPhaseDurationms>:
  *         This parameter must be set in millisecond.
  *  @retval none
  */
__weak void RUC_SetPhaseDurationms( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase, uint16_t hDurationms )
{
  pHandle->ParamsData[bPhase].hDurationms = hDurationms;
 8006cc4:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8006cc8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8006ccc:	8182      	strh	r2, [r0, #12]
}
 8006cce:	4770      	bx	lr

08006cd0 <RUC_SetPhaseFinalMecSpeedUnit>:
  *  @retval none
  */
__weak void RUC_SetPhaseFinalMecSpeedUnit( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase,
                                    int16_t hFinalMecSpeedUnit )
{
  pHandle->ParamsData[bPhase].hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 8006cd0:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8006cd4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8006cd8:	81c2      	strh	r2, [r0, #14]
}
 8006cda:	4770      	bx	lr

08006cdc <RUC_SetPhaseFinalTorque>:
  * @param  hFinalTorque: new targetted motor torque.
  *  @retval none
  */
__weak void RUC_SetPhaseFinalTorque( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase, int16_t hFinalTorque )
{
  pHandle->ParamsData[bPhase].hFinalTorque = hFinalTorque;
 8006cdc:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8006ce0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8006ce4:	8202      	strh	r2, [r0, #16]
}
 8006ce6:	4770      	bx	lr

08006ce8 <RUC_GetPhaseDurationms>:
  *         This parameter must be a number between 0 and 6.
  *  @retval Returns duration used in selected phase.
  */
__weak uint16_t RUC_GetPhaseDurationms( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase )
{
  return ( ( uint16_t )pHandle->ParamsData[bPhase].hDurationms );
 8006ce8:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8006cec:	eb00 0081 	add.w	r0, r0, r1, lsl #2
}
 8006cf0:	8980      	ldrh	r0, [r0, #12]
 8006cf2:	4770      	bx	lr

08006cf4 <RUC_GetPhaseFinalMecSpeedUnit>:
  *         This parameter must be a number between 0 and 6.
  *  @retval Returns targetted rotor speed set in selected phase.
  */
__weak int16_t RUC_GetPhaseFinalMecSpeedUnit( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase )
{
  return ( ( int16_t )pHandle->ParamsData[bPhase].hFinalMecSpeedUnit );
 8006cf4:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8006cf8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
}
 8006cfc:	f9b0 000e 	ldrsh.w	r0, [r0, #14]
 8006d00:	4770      	bx	lr
 8006d02:	bf00      	nop

08006d04 <RUC_GetPhaseFinalTorque>:
  *         This parameter must be a number between 0 and 6.
  *  @retval Returns targetted motor torque set in selected phase.
  */
__weak int16_t RUC_GetPhaseFinalTorque( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase )
{
  return ( ( int16_t )pHandle->ParamsData[bPhase].hFinalTorque );
 8006d04:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8006d08:	eb00 0081 	add.w	r0, r0, r1, lsl #2
}
 8006d0c:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 8006d10:	4770      	bx	lr
 8006d12:	bf00      	nop

08006d14 <RUC_GetNumberOfPhases>:
  *  @retval Returns number of phases relative to the programmed revup.
  */
__weak uint8_t RUC_GetNumberOfPhases( RevUpCtrl_Handle_t * pHandle )
{
  return ( ( uint8_t )pHandle->bPhaseNbr );
}
 8006d14:	f890 0048 	ldrb.w	r0, [r0, #72]	@ 0x48
 8006d18:	4770      	bx	lr
 8006d1a:	bf00      	nop

08006d1c <SPD_GetElAngle>:
  * @retval int16_t rotor electrical angle (s16degrees)
  */
__weak int16_t SPD_GetElAngle( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->hElAngle );
}
 8006d1c:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8006d20:	4770      	bx	lr
 8006d22:	bf00      	nop

08006d24 <SPD_GetAvrgMecSpeedUnit>:
  * @param  pHandle: handler of the current instance of the SpeednPosFdbk component
  */
__weak int16_t SPD_GetAvrgMecSpeedUnit( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->hAvrMecSpeedUnit );
}
 8006d24:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8006d28:	4770      	bx	lr
 8006d2a:	bf00      	nop

08006d2c <SPD_GetInstElSpeedDpp>:
  * @retval int16_t rotor instantaneous electrical speed (Dpp)
  */
__weak int16_t SPD_GetInstElSpeedDpp( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->InstantaneousElSpeedDpp );
}
 8006d2c:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 8006d30:	4770      	bx	lr
 8006d32:	bf00      	nop

08006d34 <SPD_IsMecSpeedReliable>:
  int16_t hAux;

  bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

  /* Compute absoulte value of mechanical speed */
  if ( *pMecSpeedUnit < 0 )
 8006d34:	f9b1 c000 	ldrsh.w	ip, [r1]
{
 8006d38:	4603      	mov	r3, r0
 8006d3a:	b510      	push	{r4, lr}
  {
    hAux = -( *pMecSpeedUnit );
 8006d3c:	fa1f f18c 	uxth.w	r1, ip
  if ( *pMecSpeedUnit < 0 )
 8006d40:	f1bc 0f00 	cmp.w	ip, #0
    hAux = -( *pMecSpeedUnit );
 8006d44:	bfb8      	it	lt
 8006d46:	4249      	neglt	r1, r1
  if ( hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit )
  {
    SpeedError = true;
  }

  if ( hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit )
 8006d48:	f8b3 e016 	ldrh.w	lr, [r3, #22]
  uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 8006d4c:	78c0      	ldrb	r0, [r0, #3]
  bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 8006d4e:	781a      	ldrb	r2, [r3, #0]
  if ( hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit )
 8006d50:	8a9c      	ldrh	r4, [r3, #20]
  {
    SpeedError = true;
  }

  /* Compute absoulte value of mechanical acceleration */
  if ( pHandle->hMecAccelUnitP < 0 )
 8006d52:	f9b3 c012 	ldrsh.w	ip, [r3, #18]
    hAux = -( *pMecSpeedUnit );
 8006d56:	bfb8      	it	lt
 8006d58:	b289      	uxthlt	r1, r1
  if ( hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit )
 8006d5a:	458e      	cmp	lr, r1
 8006d5c:	d816      	bhi.n	8006d8c <SPD_IsMecSpeedReliable+0x58>
  {
    hAux = -( pHandle->hMecAccelUnitP );
 8006d5e:	fa1f fe8c 	uxth.w	lr, ip
  if ( pHandle->hMecAccelUnitP < 0 )
 8006d62:	f1bc 0f00 	cmp.w	ip, #0
    hAux = -( pHandle->hMecAccelUnitP );
 8006d66:	bfb8      	it	lt
 8006d68:	f1ce 0e00 	rsblt	lr, lr, #0
  else
  {
    hAbsMecAccelUnitP = ( uint16_t )( pHandle->hMecAccelUnitP );
  }

  if ( hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP )
 8006d6c:	f8b3 c018 	ldrh.w	ip, [r3, #24]
    hAux = -( pHandle->hMecAccelUnitP );
 8006d70:	bfb8      	it	lt
 8006d72:	fa1f fe8e 	uxthlt.w	lr, lr
  if ( hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP )
 8006d76:	45f4      	cmp	ip, lr
 8006d78:	d308      	bcc.n	8006d8c <SPD_IsMecSpeedReliable+0x58>
  {
    SpeedError = true;
  }

  if ( SpeedError == true )
 8006d7a:	428c      	cmp	r4, r1
 8006d7c:	d306      	bcc.n	8006d8c <SPD_IsMecSpeedReliable+0x58>
      bSpeedErrorNumber++;
    }
  }
  else
  {
    if ( bSpeedErrorNumber < bMaximumSpeedErrorsNumber )
 8006d7e:	4290      	cmp	r0, r2
 8006d80:	d809      	bhi.n	8006d96 <SPD_IsMecSpeedReliable+0x62>
    {
      bSpeedErrorNumber = 0u;
    }
  }

  if ( bSpeedErrorNumber == bMaximumSpeedErrorsNumber )
 8006d82:	1a10      	subs	r0, r2, r0
  {
    SpeedSensorReliability = false;
  }

  pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8006d84:	701a      	strb	r2, [r3, #0]
  if ( bSpeedErrorNumber == bMaximumSpeedErrorsNumber )
 8006d86:	bf18      	it	ne
 8006d88:	2001      	movne	r0, #1

  return ( SpeedSensorReliability );
}
 8006d8a:	bd10      	pop	{r4, pc}
    if ( bSpeedErrorNumber < bMaximumSpeedErrorsNumber )
 8006d8c:	4290      	cmp	r0, r2
 8006d8e:	d9f8      	bls.n	8006d82 <SPD_IsMecSpeedReliable+0x4e>
      bSpeedErrorNumber++;
 8006d90:	3201      	adds	r2, #1
 8006d92:	b2d2      	uxtb	r2, r2
 8006d94:	e7f5      	b.n	8006d82 <SPD_IsMecSpeedReliable+0x4e>
      bSpeedErrorNumber = 0u;
 8006d96:	2200      	movs	r2, #0
  pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8006d98:	701a      	strb	r2, [r3, #0]
  bool SpeedSensorReliability = true;
 8006d9a:	2001      	movs	r0, #1
}
 8006d9c:	bd10      	pop	{r4, pc}
 8006d9e:	bf00      	nop

08006da0 <SPD_GetS16Speed>:
  * @retval int16_t The average mechanical rotor speed expressed in "S16Speed".
  */
__weak int16_t SPD_GetS16Speed( SpeednPosFdbk_Handle_t * pHandle )
{
  int32_t wAux = ( int32_t ) pHandle->hAvrMecSpeedUnit;
  wAux *= INT16_MAX;
 8006da0:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
  wAux /= ( int16_t ) pHandle->hMaxReliableMecSpeedUnit;
 8006da4:	f9b0 2014 	ldrsh.w	r2, [r0, #20]
  wAux *= INT16_MAX;
 8006da8:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
  wAux /= ( int16_t ) pHandle->hMaxReliableMecSpeedUnit;
 8006dac:	fb93 f0f2 	sdiv	r0, r3, r2
  return ( int16_t )wAux;
}
 8006db0:	b200      	sxth	r0, r0
 8006db2:	4770      	bx	lr

08006db4 <STC_Init>:
{

  pHandle->PISpeed = pPI;
  pHandle->SPD = SPD_Handle;
  pHandle->Mode = pHandle->ModeDefault;
  pHandle->SpeedRefUnitExt = ( int32_t )pHandle->MecSpeedRefUnitDefault * 65536;
 8006db4:	f9b0 c02c 	ldrsh.w	ip, [r0, #44]	@ 0x2c
  pHandle->PISpeed = pPI;
 8006db8:	6101      	str	r1, [r0, #16]
  pHandle->TorqueRef = ( int32_t )pHandle->TorqueRefDefault * 65536;
 8006dba:	f9b0 102e 	ldrsh.w	r1, [r0, #46]	@ 0x2e
  pHandle->SPD = SPD_Handle;
 8006dbe:	6142      	str	r2, [r0, #20]
{
 8006dc0:	b410      	push	{r4}
  pHandle->Mode = pHandle->ModeDefault;
 8006dc2:	f890 402a 	ldrb.w	r4, [r0, #42]	@ 0x2a
 8006dc6:	7004      	strb	r4, [r0, #0]
  pHandle->TargetFinal = 0;
 8006dc8:	2300      	movs	r3, #0
  pHandle->SpeedRefUnitExt = ( int32_t )pHandle->MecSpeedRefUnitDefault * 65536;
 8006dca:	ea4f 440c 	mov.w	r4, ip, lsl #16
  pHandle->TorqueRef = ( int32_t )pHandle->TorqueRefDefault * 65536;
 8006dce:	0409      	lsls	r1, r1, #16
 8006dd0:	e9c0 4101 	strd	r4, r1, [r0, #4]
  pHandle->TargetFinal = 0;
 8006dd4:	8043      	strh	r3, [r0, #2]
  pHandle->RampRemainingStep = 0u;
  pHandle->IncDecAmount = 0;
}
 8006dd6:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->RampRemainingStep = 0u;
 8006dda:	60c3      	str	r3, [r0, #12]
  pHandle->IncDecAmount = 0;
 8006ddc:	6183      	str	r3, [r0, #24]
}
 8006dde:	4770      	bx	lr

08006de0 <STC_GetSpeedSensor>:
  * @retval SpeednPosFdbk_Handle_t speed sensor utilized by the FOC.
  */
__weak SpeednPosFdbk_Handle_t * STC_GetSpeedSensor( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( pHandle->SPD );
}
 8006de0:	6940      	ldr	r0, [r0, #20]
 8006de2:	4770      	bx	lr

08006de4 <STC_Clear>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none.
  */
__weak void STC_Clear( SpeednTorqCtrl_Handle_t * pHandle )
{
  if ( pHandle->Mode == STC_SPEED_MODE )
 8006de4:	7803      	ldrb	r3, [r0, #0]
 8006de6:	2b01      	cmp	r3, #1
 8006de8:	d000      	beq.n	8006dec <STC_Clear+0x8>
  {
    PID_SetIntegralTerm( pHandle->PISpeed, 0 );
  }
}
 8006dea:	4770      	bx	lr
    PID_SetIntegralTerm( pHandle->PISpeed, 0 );
 8006dec:	6900      	ldr	r0, [r0, #16]
 8006dee:	2100      	movs	r1, #0
 8006df0:	f7ff bcdc 	b.w	80067ac <PID_SetIntegralTerm>

08006df4 <STC_GetMecSpeedRefUnit>:
  * @retval int16_t current mechanical rotor speed reference expressed in tenths
  *         of HZ.
  */
__weak int16_t STC_GetMecSpeedRefUnit( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( ( int16_t )( pHandle->SpeedRefUnitExt / 65536 ) );
 8006df4:	6840      	ldr	r0, [r0, #4]
 8006df6:	2800      	cmp	r0, #0
 8006df8:	bfbc      	itt	lt
 8006dfa:	f500 407f 	addlt.w	r0, r0, #65280	@ 0xff00
 8006dfe:	30ff      	addlt	r0, #255	@ 0xff
}
 8006e00:	1400      	asrs	r0, r0, #16
 8006e02:	4770      	bx	lr

08006e04 <STC_GetTorqueRef>:
  * @retval int16_t current motor torque reference. This value represents
  *         actually the Iq current expressed in digit.
  */
__weak int16_t STC_GetTorqueRef( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( ( int16_t )( pHandle->TorqueRef / 65536 ) );
 8006e04:	6880      	ldr	r0, [r0, #8]
 8006e06:	2800      	cmp	r0, #0
 8006e08:	bfbc      	itt	lt
 8006e0a:	f500 407f 	addlt.w	r0, r0, #65280	@ 0xff00
 8006e0e:	30ff      	addlt	r0, #255	@ 0xff
}
 8006e10:	1400      	asrs	r0, r0, #16
 8006e12:	4770      	bx	lr

08006e14 <STC_SetControlMode>:
  * @retval none
  */
__weak void STC_SetControlMode( SpeednTorqCtrl_Handle_t * pHandle, STC_Modality_t bMode )
{
  pHandle->Mode = bMode;
  pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 8006e14:	2300      	movs	r3, #0
  pHandle->Mode = bMode;
 8006e16:	7001      	strb	r1, [r0, #0]
  pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 8006e18:	60c3      	str	r3, [r0, #12]
}
 8006e1a:	4770      	bx	lr

08006e1c <STC_ExecRamp>:
  *         application torque or below min application speed depending on
  *         current modality of TSC) in this case the command is ignored and the
  *         previous ramp is not interrupted, otherwise it returns true.
  */
__weak bool STC_ExecRamp( SpeednTorqCtrl_Handle_t * pHandle, int16_t hTargetFinal, uint32_t hDurationms )
{
 8006e1c:	b570      	push	{r4, r5, r6, lr}
  uint32_t wAux;
  int32_t wAux1;
  int16_t hCurrentReference;

  /* Check if the hTargetFinal is out of the bound of application. */
  if ( pHandle->Mode == STC_TORQUE_MODE )
 8006e1e:	7803      	ldrb	r3, [r0, #0]
{
 8006e20:	4604      	mov	r4, r0
 8006e22:	460d      	mov	r5, r1
 8006e24:	4616      	mov	r6, r2
  if ( pHandle->Mode == STC_TORQUE_MODE )
 8006e26:	b31b      	cbz	r3, 8006e70 <STC_ExecRamp+0x54>
    }
#endif
  }
  else
  {
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 8006e28:	6840      	ldr	r0, [r0, #4]

#ifdef CHECK_BOUNDARY
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 8006e2a:	8be3      	ldrh	r3, [r4, #30]
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 8006e2c:	2800      	cmp	r0, #0
 8006e2e:	bfbc      	itt	lt
 8006e30:	f500 407f 	addlt.w	r0, r0, #65280	@ 0xff00
 8006e34:	30ff      	addlt	r0, #255	@ 0xff
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 8006e36:	4299      	cmp	r1, r3
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 8006e38:	ea4f 4020 	mov.w	r0, r0, asr #16
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 8006e3c:	dd01      	ble.n	8006e42 <STC_ExecRamp+0x26>
 8006e3e:	2000      	movs	r0, #0
      pHandle->IncDecAmount = wAux1;
    }
  }

  return AllowedRange;
}
 8006e40:	bd70      	pop	{r4, r5, r6, pc}
    else if ( hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit )
 8006e42:	f9b4 3024 	ldrsh.w	r3, [r4, #36]	@ 0x24
 8006e46:	428b      	cmp	r3, r1
 8006e48:	dcf9      	bgt.n	8006e3e <STC_ExecRamp+0x22>
    else if ( ( int32_t )hTargetFinal < ( int32_t )pHandle->MinAppPositiveMecSpeedUnit )
 8006e4a:	8c23      	ldrh	r3, [r4, #32]
 8006e4c:	4299      	cmp	r1, r3
 8006e4e:	da03      	bge.n	8006e58 <STC_ExecRamp+0x3c>
      if ( hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit )
 8006e50:	f9b4 3022 	ldrsh.w	r3, [r4, #34]	@ 0x22
 8006e54:	428b      	cmp	r3, r1
 8006e56:	dbf2      	blt.n	8006e3e <STC_ExecRamp+0x22>
    if ( hDurationms == 0u )
 8006e58:	b9a6      	cbnz	r6, 8006e84 <STC_ExecRamp+0x68>
      if ( pHandle->Mode == STC_SPEED_MODE )
 8006e5a:	7823      	ldrb	r3, [r4, #0]
        pHandle->SpeedRefUnitExt = ( int32_t )hTargetFinal * 65536;
 8006e5c:	042d      	lsls	r5, r5, #16
      if ( pHandle->Mode == STC_SPEED_MODE )
 8006e5e:	2b01      	cmp	r3, #1
        pHandle->SpeedRefUnitExt = ( int32_t )hTargetFinal * 65536;
 8006e60:	bf0c      	ite	eq
 8006e62:	6065      	streq	r5, [r4, #4]
        pHandle->TorqueRef = ( int32_t )hTargetFinal * 65536;
 8006e64:	60a5      	strne	r5, [r4, #8]
      pHandle->IncDecAmount = 0;
 8006e66:	2000      	movs	r0, #0
      pHandle->IncDecAmount = wAux1;
 8006e68:	61a0      	str	r0, [r4, #24]
      pHandle->RampRemainingStep++;
 8006e6a:	60e6      	str	r6, [r4, #12]
      pHandle->IncDecAmount = wAux1;
 8006e6c:	2001      	movs	r0, #1
}
 8006e6e:	bd70      	pop	{r4, r5, r6, pc}
    hCurrentReference = STC_GetTorqueRef( pHandle );
 8006e70:	f7ff ffc8 	bl	8006e04 <STC_GetTorqueRef>
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxPositiveTorque )
 8006e74:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 8006e76:	42ab      	cmp	r3, r5
 8006e78:	dbe1      	blt.n	8006e3e <STC_ExecRamp+0x22>
    if ( ( int32_t )hTargetFinal < ( int32_t )pHandle->MinNegativeTorque )
 8006e7a:	f9b4 3028 	ldrsh.w	r3, [r4, #40]	@ 0x28
 8006e7e:	42ab      	cmp	r3, r5
 8006e80:	dcdd      	bgt.n	8006e3e <STC_ExecRamp+0x22>
 8006e82:	e7e9      	b.n	8006e58 <STC_ExecRamp+0x3c>
      wAux = ( uint32_t )hDurationms * ( uint32_t )pHandle->STCFrequencyHz;
 8006e84:	8ba3      	ldrh	r3, [r4, #28]
      wAux /= 1000u;
 8006e86:	4a06      	ldr	r2, [pc, #24]	@ (8006ea0 <STC_ExecRamp+0x84>)
      pHandle->TargetFinal = hTargetFinal;
 8006e88:	8065      	strh	r5, [r4, #2]
      wAux = ( uint32_t )hDurationms * ( uint32_t )pHandle->STCFrequencyHz;
 8006e8a:	fb06 f303 	mul.w	r3, r6, r3
      wAux /= 1000u;
 8006e8e:	fba2 2303 	umull	r2, r3, r2, r3
      wAux1 = ( ( int32_t )hTargetFinal - ( int32_t )hCurrentReference ) * 65536;
 8006e92:	1a28      	subs	r0, r5, r0
      wAux /= 1000u;
 8006e94:	099b      	lsrs	r3, r3, #6
      pHandle->RampRemainingStep++;
 8006e96:	1c5e      	adds	r6, r3, #1
      wAux1 = ( ( int32_t )hTargetFinal - ( int32_t )hCurrentReference ) * 65536;
 8006e98:	0400      	lsls	r0, r0, #16
      wAux1 /= ( int32_t )pHandle->RampRemainingStep;
 8006e9a:	fb90 f0f6 	sdiv	r0, r0, r6
      pHandle->IncDecAmount = wAux1;
 8006e9e:	e7e3      	b.n	8006e68 <STC_ExecRamp+0x4c>
 8006ea0:	10624dd3 	.word	0x10624dd3

08006ea4 <STC_StopRamp>:
  * @retval none
  */
__weak void STC_StopRamp( SpeednTorqCtrl_Handle_t * pHandle )
{

  pHandle->RampRemainingStep = 0u;
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	60c3      	str	r3, [r0, #12]
  pHandle->IncDecAmount = 0;
 8006ea8:	6183      	str	r3, [r0, #24]
}
 8006eaa:	4770      	bx	lr

08006eac <STC_CalcTorqueReference>:
  *         To convert current expressed in Amps to current expressed in digit
  *         is possible to use the formula:
  *         Current(digit) = [Current(Amp) * 65536 * Rshunt * Aop]  /  Vdd micro
  */
__weak int16_t STC_CalcTorqueReference( SpeednTorqCtrl_Handle_t * pHandle )
{
 8006eac:	b570      	push	{r4, r5, r6, lr}
  int16_t hTorqueReference = 0;
  int16_t hMeasuredSpeed;
  int16_t hTargetSpeed;
  int16_t hError;

  if ( pHandle->Mode == STC_TORQUE_MODE )
 8006eae:	7802      	ldrb	r2, [r0, #0]
    wCurrentReference = pHandle->SpeedRefUnitExt;
  }

  /* Update the speed reference or the torque reference according to the mode
     and terminates the ramp if needed. */
  if ( pHandle->RampRemainingStep > 1u )
 8006eb0:	68c3      	ldr	r3, [r0, #12]
{
 8006eb2:	4604      	mov	r4, r0
  if ( pHandle->Mode == STC_TORQUE_MODE )
 8006eb4:	b96a      	cbnz	r2, 8006ed2 <STC_CalcTorqueReference+0x26>
  if ( pHandle->RampRemainingStep > 1u )
 8006eb6:	2b01      	cmp	r3, #1
    wCurrentReference = pHandle->TorqueRef;
 8006eb8:	6886      	ldr	r6, [r0, #8]
  if ( pHandle->RampRemainingStep > 1u )
 8006eba:	d923      	bls.n	8006f04 <STC_CalcTorqueReference+0x58>
  {
    /* Increment/decrement the reference value. */
    wCurrentReference += pHandle->IncDecAmount;
 8006ebc:	6982      	ldr	r2, [r0, #24]
 8006ebe:	4416      	add	r6, r2

    /* Decrement the number of remaining steps */
    pHandle->RampRemainingStep--;
 8006ec0:	3b01      	subs	r3, #1
  if ( pHandle->Mode == STC_SPEED_MODE )
  {
    /* Run the speed control loop */

    /* Compute speed error */
    hTargetSpeed = ( int16_t )( wCurrentReference / 65536 );
 8006ec2:	2e00      	cmp	r6, #0
    pHandle->RampRemainingStep--;
 8006ec4:	60c3      	str	r3, [r0, #12]
    hTargetSpeed = ( int16_t )( wCurrentReference / 65536 );
 8006ec6:	4630      	mov	r0, r6
 8006ec8:	db20      	blt.n	8006f0c <STC_CalcTorqueReference+0x60>
    pHandle->TorqueRef = ( int32_t )hTorqueReference * 65536;
  }
  else
  {
    pHandle->TorqueRef = wCurrentReference;
    hTorqueReference = ( int16_t )( wCurrentReference / 65536 );
 8006eca:	1405      	asrs	r5, r0, #16
 8006ecc:	b228      	sxth	r0, r5
    pHandle->TorqueRef = ( int32_t )hTorqueReference * 65536;
 8006ece:	60a6      	str	r6, [r4, #8]
  }

  return hTorqueReference;
}
 8006ed0:	bd70      	pop	{r4, r5, r6, pc}
  if ( pHandle->RampRemainingStep > 1u )
 8006ed2:	2b01      	cmp	r3, #1
    wCurrentReference = pHandle->SpeedRefUnitExt;
 8006ed4:	6846      	ldr	r6, [r0, #4]
  if ( pHandle->RampRemainingStep > 1u )
 8006ed6:	d91d      	bls.n	8006f14 <STC_CalcTorqueReference+0x68>
    wCurrentReference += pHandle->IncDecAmount;
 8006ed8:	6981      	ldr	r1, [r0, #24]
 8006eda:	440e      	add	r6, r1
    pHandle->RampRemainingStep--;
 8006edc:	3b01      	subs	r3, #1
    hTargetSpeed = ( int16_t )( wCurrentReference / 65536 );
 8006ede:	2e00      	cmp	r6, #0
    pHandle->RampRemainingStep--;
 8006ee0:	60c3      	str	r3, [r0, #12]
    hTargetSpeed = ( int16_t )( wCurrentReference / 65536 );
 8006ee2:	4630      	mov	r0, r6
 8006ee4:	db1a      	blt.n	8006f1c <STC_CalcTorqueReference+0x70>
 8006ee6:	1405      	asrs	r5, r0, #16
  if ( pHandle->Mode == STC_SPEED_MODE )
 8006ee8:	2a01      	cmp	r2, #1
 8006eea:	d1ef      	bne.n	8006ecc <STC_CalcTorqueReference+0x20>
    hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit( pHandle->SPD );
 8006eec:	6960      	ldr	r0, [r4, #20]
 8006eee:	f7ff ff19 	bl	8006d24 <SPD_GetAvrgMecSpeedUnit>
    hError = hTargetSpeed - hMeasuredSpeed;
 8006ef2:	1a29      	subs	r1, r5, r0
    hTorqueReference = PI_Controller( pHandle->PISpeed, ( int32_t )hError );
 8006ef4:	b209      	sxth	r1, r1
 8006ef6:	6920      	ldr	r0, [r4, #16]
 8006ef8:	f7ff fc64 	bl	80067c4 <PI_Controller>
    pHandle->SpeedRefUnitExt = wCurrentReference;
 8006efc:	6066      	str	r6, [r4, #4]
    pHandle->TorqueRef = ( int32_t )hTorqueReference * 65536;
 8006efe:	0406      	lsls	r6, r0, #16
 8006f00:	60a6      	str	r6, [r4, #8]
}
 8006f02:	bd70      	pop	{r4, r5, r6, pc}
  else if ( pHandle->RampRemainingStep == 1u )
 8006f04:	d014      	beq.n	8006f30 <STC_CalcTorqueReference+0x84>
    hTorqueReference = ( int16_t )( wCurrentReference / 65536 );
 8006f06:	2e00      	cmp	r6, #0
 8006f08:	4630      	mov	r0, r6
 8006f0a:	dade      	bge.n	8006eca <STC_CalcTorqueReference+0x1e>
 8006f0c:	f506 407f 	add.w	r0, r6, #65280	@ 0xff00
 8006f10:	30ff      	adds	r0, #255	@ 0xff
 8006f12:	e7da      	b.n	8006eca <STC_CalcTorqueReference+0x1e>
  else if ( pHandle->RampRemainingStep == 1u )
 8006f14:	d006      	beq.n	8006f24 <STC_CalcTorqueReference+0x78>
    hTargetSpeed = ( int16_t )( wCurrentReference / 65536 );
 8006f16:	2e00      	cmp	r6, #0
 8006f18:	4630      	mov	r0, r6
 8006f1a:	dae4      	bge.n	8006ee6 <STC_CalcTorqueReference+0x3a>
 8006f1c:	f506 407f 	add.w	r0, r6, #65280	@ 0xff00
 8006f20:	30ff      	adds	r0, #255	@ 0xff
 8006f22:	e7e0      	b.n	8006ee6 <STC_CalcTorqueReference+0x3a>
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
 8006f24:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
    pHandle->RampRemainingStep = 0u;
 8006f28:	2300      	movs	r3, #0
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
 8006f2a:	042e      	lsls	r6, r5, #16
    pHandle->RampRemainingStep = 0u;
 8006f2c:	60c3      	str	r3, [r0, #12]
 8006f2e:	e7db      	b.n	8006ee8 <STC_CalcTorqueReference+0x3c>
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
 8006f30:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
    pHandle->RampRemainingStep = 0u;
 8006f34:	60c2      	str	r2, [r0, #12]
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
 8006f36:	042e      	lsls	r6, r5, #16
  if ( pHandle->Mode == STC_SPEED_MODE )
 8006f38:	e7c8      	b.n	8006ecc <STC_CalcTorqueReference+0x20>
 8006f3a:	bf00      	nop

08006f3c <STC_GetMecSpeedRefUnitDefault>:
  *         expressed in tenths of HZ.
  */
__weak int16_t STC_GetMecSpeedRefUnitDefault( SpeednTorqCtrl_Handle_t * pHandle )
{
  return pHandle->MecSpeedRefUnitDefault;
}
 8006f3c:	f9b0 002c 	ldrsh.w	r0, [r0, #44]	@ 0x2c
 8006f40:	4770      	bx	lr
 8006f42:	bf00      	nop

08006f44 <STC_GetMaxAppPositiveMecSpeedUnit>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  */
__weak uint16_t STC_GetMaxAppPositiveMecSpeedUnit( SpeednTorqCtrl_Handle_t * pHandle )
{
  return pHandle->MaxAppPositiveMecSpeedUnit;
}
 8006f44:	8bc0      	ldrh	r0, [r0, #30]
 8006f46:	4770      	bx	lr

08006f48 <STC_GetMinAppNegativeMecSpeedUnit>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  */
__weak int16_t STC_GetMinAppNegativeMecSpeedUnit( SpeednTorqCtrl_Handle_t * pHandle )
{
  return pHandle->MinAppNegativeMecSpeedUnit;
}
 8006f48:	f9b0 0024 	ldrsh.w	r0, [r0, #36]	@ 0x24
 8006f4c:	4770      	bx	lr
 8006f4e:	bf00      	nop

08006f50 <STC_GetDefaultIqdref>:
  * @retval default values of Iqdref.
  */
__weak qd_t STC_GetDefaultIqdref( SpeednTorqCtrl_Handle_t * pHandle )
{
  qd_t IqdRefDefault;
  IqdRefDefault.q = pHandle->TorqueRefDefault;
 8006f50:	f8d0 302e 	ldr.w	r3, [r0, #46]	@ 0x2e
  IqdRefDefault.d = pHandle->IdrefDefault;
  return IqdRefDefault;
 8006f54:	2200      	movs	r2, #0
 8006f56:	b299      	uxth	r1, r3
 8006f58:	f361 020f 	bfi	r2, r1, #0, #16
 8006f5c:	0c1b      	lsrs	r3, r3, #16
 8006f5e:	f363 421f 	bfi	r2, r3, #16, #16
{
 8006f62:	b082      	sub	sp, #8
}
 8006f64:	4610      	mov	r0, r2
 8006f66:	b002      	add	sp, #8
 8006f68:	4770      	bx	lr
 8006f6a:	bf00      	nop

08006f6c <STC_ForceSpeedReferenceToCurrentSpeed>:
  *         at the START_RUN state to initialize the speed reference.
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed( SpeednTorqCtrl_Handle_t * pHandle )
{
 8006f6c:	b510      	push	{r4, lr}
 8006f6e:	4604      	mov	r4, r0
  pHandle->SpeedRefUnitExt = ( int32_t )SPD_GetAvrgMecSpeedUnit( pHandle->SPD ) * ( int32_t )65536;
 8006f70:	6940      	ldr	r0, [r0, #20]
 8006f72:	f7ff fed7 	bl	8006d24 <SPD_GetAvrgMecSpeedUnit>
 8006f76:	0400      	lsls	r0, r0, #16
 8006f78:	6060      	str	r0, [r4, #4]
}
 8006f7a:	bd10      	pop	{r4, pc}

08006f7c <STM_Init>:
  * @retval none.
  */
__weak void STM_Init( STM_Handle_t * pHandle )
{

  pHandle->bState = IDLE;
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	7003      	strb	r3, [r0, #0]
  pHandle->hFaultNow = MC_NO_FAULTS;
 8006f80:	f8c0 3002 	str.w	r3, [r0, #2]
  pHandle->hFaultOccurred = MC_NO_FAULTS;
}
 8006f84:	4770      	bx	lr
 8006f86:	bf00      	nop

08006f88 <STM_FaultProcessing>:
  * @param hResetErrors Bit field reporting faults to be cleared
  * @retval State_t New state machine state after fault processing
  */
__weak State_t STM_FaultProcessing( STM_Handle_t * pHandle, uint16_t hSetErrors, uint16_t
                             hResetErrors )
{
 8006f88:	b500      	push	{lr}
  State_t LocalState =  pHandle->bState;

  /* Set current errors */
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 8006f8a:	8843      	ldrh	r3, [r0, #2]
  pHandle->hFaultOccurred |= hSetErrors;
 8006f8c:	f8b0 e004 	ldrh.w	lr, [r0, #4]
{
 8006f90:	4684      	mov	ip, r0
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 8006f92:	430b      	orrs	r3, r1
  State_t LocalState =  pHandle->bState;
 8006f94:	7800      	ldrb	r0, [r0, #0]
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 8006f96:	ea23 0202 	bic.w	r2, r3, r2
  pHandle->hFaultOccurred |= hSetErrors;
 8006f9a:	ea41 010e 	orr.w	r1, r1, lr
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 8006f9e:	b292      	uxth	r2, r2

  if ( LocalState == FAULT_NOW )
 8006fa0:	280a      	cmp	r0, #10
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 8006fa2:	f8ac 2002 	strh.w	r2, [ip, #2]
  pHandle->hFaultOccurred |= hSetErrors;
 8006fa6:	f8ac 1004 	strh.w	r1, [ip, #4]
  if ( LocalState == FAULT_NOW )
 8006faa:	d008      	beq.n	8006fbe <STM_FaultProcessing+0x36>
      LocalState = FAULT_OVER;
    }
  }
  else
  {
    if ( pHandle->hFaultNow != MC_NO_FAULTS )
 8006fac:	b90a      	cbnz	r2, 8006fb2 <STM_FaultProcessing+0x2a>
      LocalState = FAULT_NOW;
    }
  }

  return ( LocalState );
}
 8006fae:	f85d fb04 	ldr.w	pc, [sp], #4
      pHandle->bState = FAULT_NOW;
 8006fb2:	230a      	movs	r3, #10
 8006fb4:	f88c 3000 	strb.w	r3, [ip]
      LocalState = FAULT_NOW;
 8006fb8:	200a      	movs	r0, #10
}
 8006fba:	f85d fb04 	ldr.w	pc, [sp], #4
    if ( pHandle->hFaultNow == MC_NO_FAULTS )
 8006fbe:	2a00      	cmp	r2, #0
 8006fc0:	d1fa      	bne.n	8006fb8 <STM_FaultProcessing+0x30>
      pHandle->bState = FAULT_OVER;
 8006fc2:	200b      	movs	r0, #11
 8006fc4:	f88c 0000 	strb.w	r0, [ip]
}
 8006fc8:	f85d fb04 	ldr.w	pc, [sp], #4

08006fcc <STM_NextState>:
{
 8006fcc:	b508      	push	{r3, lr}
  switch ( bCurrentState )
 8006fce:	7803      	ldrb	r3, [r0, #0]
 8006fd0:	2b14      	cmp	r3, #20
 8006fd2:	d820      	bhi.n	8007016 <STM_NextState+0x4a>
 8006fd4:	e8df f003 	tbb	[pc, r3]
 8006fd8:	530d2930 	.word	0x530d2930
 8006fdc:	260d6547 	.word	0x260d6547
 8006fe0:	1f1f421d 	.word	0x1f1f421d
 8006fe4:	3a3d0b19 	.word	0x3a3d0b19
 8006fe8:	61506937 	.word	0x61506937
 8006fec:	5e          	.byte	0x5e
 8006fed:	00          	.byte	0x00
      if ( ( bState == ALIGN_OFFSET_CALIB ) || ( bState == ANY_STOP ) )
 8006fee:	290e      	cmp	r1, #14
 8006ff0:	d00c      	beq.n	800700c <STM_NextState+0x40>
      if ( bState == ANY_STOP )
 8006ff2:	2907      	cmp	r1, #7
 8006ff4:	d00a      	beq.n	800700c <STM_NextState+0x40>
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8006ff6:	f001 01fd 	and.w	r1, r1, #253	@ 0xfd
 8006ffa:	2901      	cmp	r1, #1
 8006ffc:	d003      	beq.n	8007006 <STM_NextState+0x3a>
      STM_FaultProcessing( pHandle, MC_SW_ERROR, 0u );
 8006ffe:	2200      	movs	r2, #0
 8007000:	2180      	movs	r1, #128	@ 0x80
 8007002:	f7ff ffc1 	bl	8006f88 <STM_FaultProcessing>
 8007006:	2000      	movs	r0, #0
}
 8007008:	bd08      	pop	{r3, pc}
      if ( bState == IDLE )
 800700a:	b921      	cbnz	r1, 8007016 <STM_NextState+0x4a>
    pHandle->bState = bNewState;
 800700c:	7001      	strb	r1, [r0, #0]
 800700e:	2001      	movs	r0, #1
}
 8007010:	bd08      	pop	{r3, pc}
      if ( bState == STOP_IDLE )
 8007012:	2909      	cmp	r1, #9
 8007014:	d0fa      	beq.n	800700c <STM_NextState+0x40>
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8007016:	f001 03fd 	and.w	r3, r1, #253	@ 0xfd
 800701a:	2b01      	cmp	r3, #1
 800701c:	d0f3      	beq.n	8007006 <STM_NextState+0x3a>
 800701e:	2907      	cmp	r1, #7
 8007020:	d0f1      	beq.n	8007006 <STM_NextState+0x3a>
 8007022:	e7ec      	b.n	8006ffe <STM_NextState+0x32>
      if ( bState == STOP )
 8007024:	2908      	cmp	r1, #8
 8007026:	d1f6      	bne.n	8007016 <STM_NextState+0x4a>
 8007028:	e7f0      	b.n	800700c <STM_NextState+0x40>
      if ( ( bState == ANY_STOP ) || ( bState == ALIGN_CHARGE_BOOT_CAP )
 800702a:	2907      	cmp	r1, #7
 800702c:	d0ee      	beq.n	800700c <STM_NextState+0x40>
 800702e:	f1a1 030d 	sub.w	r3, r1, #13
 8007032:	2b01      	cmp	r3, #1
 8007034:	d8df      	bhi.n	8006ff6 <STM_NextState+0x2a>
 8007036:	e7e9      	b.n	800700c <STM_NextState+0x40>
      if ( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8007038:	f001 03fd 	and.w	r3, r1, #253	@ 0xfd
 800703c:	2b01      	cmp	r3, #1
 800703e:	d0e5      	beq.n	800700c <STM_NextState+0x40>
           || ( bState == ICLWAIT ) )
 8007040:	290c      	cmp	r1, #12
 8007042:	d1ec      	bne.n	800701e <STM_NextState+0x52>
 8007044:	e7e2      	b.n	800700c <STM_NextState+0x40>
      if ( ( bState == OFFSET_CALIB ) || ( bState == ANY_STOP ) )
 8007046:	2911      	cmp	r1, #17
 8007048:	d1d3      	bne.n	8006ff2 <STM_NextState+0x26>
 800704a:	e7df      	b.n	800700c <STM_NextState+0x40>
      if ( ( bState == ALIGNMENT ) || ( bState == ANY_STOP ) )
 800704c:	2902      	cmp	r1, #2
 800704e:	d1d0      	bne.n	8006ff2 <STM_NextState+0x26>
 8007050:	e7dc      	b.n	800700c <STM_NextState+0x40>
      if ( ( bState == ALIGN_CLEAR ) || ( bState == ANY_STOP ) )
 8007052:	f001 03f7 	and.w	r3, r1, #247	@ 0xf7
 8007056:	2b07      	cmp	r3, #7
 8007058:	d1cd      	bne.n	8006ff6 <STM_NextState+0x2a>
 800705a:	e7d7      	b.n	800700c <STM_NextState+0x40>
      if ( ( bState == IDLE ) || ( bState == ICLWAIT ) )
 800705c:	2900      	cmp	r1, #0
 800705e:	d0d5      	beq.n	800700c <STM_NextState+0x40>
 8007060:	290c      	cmp	r1, #12
 8007062:	d1d8      	bne.n	8007016 <STM_NextState+0x4a>
 8007064:	e7d2      	b.n	800700c <STM_NextState+0x40>
      if ( ( bState == SWITCH_OVER ) || ( bState == ANY_STOP ) || (bState == START_RUN) )
 8007066:	2913      	cmp	r1, #19
 8007068:	d0d0      	beq.n	800700c <STM_NextState+0x40>
 800706a:	f001 03fd 	and.w	r3, r1, #253	@ 0xfd
 800706e:	2b05      	cmp	r3, #5
 8007070:	d0cc      	beq.n	800700c <STM_NextState+0x40>
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8007072:	2b01      	cmp	r3, #1
 8007074:	d1c3      	bne.n	8006ffe <STM_NextState+0x32>
 8007076:	e7c6      	b.n	8007006 <STM_NextState+0x3a>
      if ( ( bState == START ) || ( bState == ANY_STOP ) )
 8007078:	2904      	cmp	r1, #4
 800707a:	d1ba      	bne.n	8006ff2 <STM_NextState+0x26>
 800707c:	e7c6      	b.n	800700c <STM_NextState+0x40>
      if ( ( bState == ANY_STOP ) || ( bState == CHARGE_BOOT_CAP ) ||
 800707e:	2907      	cmp	r1, #7
 8007080:	d0c4      	beq.n	800700c <STM_NextState+0x40>
 8007082:	2911      	cmp	r1, #17
 8007084:	d8bb      	bhi.n	8006ffe <STM_NextState+0x32>
 8007086:	4b0c      	ldr	r3, [pc, #48]	@ (80070b8 <STM_NextState+0xec>)
 8007088:	40cb      	lsrs	r3, r1
 800708a:	07da      	lsls	r2, r3, #31
 800708c:	d4be      	bmi.n	800700c <STM_NextState+0x40>
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 800708e:	2903      	cmp	r1, #3
 8007090:	d0b9      	beq.n	8007006 <STM_NextState+0x3a>
 8007092:	e7b4      	b.n	8006ffe <STM_NextState+0x32>
      if ( ( bState == CLEAR ) || ( bState == ANY_STOP ) )
 8007094:	2912      	cmp	r1, #18
 8007096:	d1ac      	bne.n	8006ff2 <STM_NextState+0x26>
 8007098:	e7b8      	b.n	800700c <STM_NextState+0x40>
      if ( ( bState == START ) || ( bState == ANY_STOP ) || (bState == START_RUN) )
 800709a:	1f0b      	subs	r3, r1, #4
 800709c:	2b01      	cmp	r3, #1
 800709e:	d8a8      	bhi.n	8006ff2 <STM_NextState+0x26>
 80070a0:	e7b4      	b.n	800700c <STM_NextState+0x40>
      if ( ( bState == RUN ) || ( bState == ANY_STOP ) )
 80070a2:	1f8b      	subs	r3, r1, #6
 80070a4:	2b01      	cmp	r3, #1
 80070a6:	d8a6      	bhi.n	8006ff6 <STM_NextState+0x2a>
 80070a8:	e7b0      	b.n	800700c <STM_NextState+0x40>
      if ( ( bState == CLEAR ) || ( bState == ANY_STOP ) || ( bState == WAIT_STOP_MOTOR ) )
 80070aa:	2914      	cmp	r1, #20
 80070ac:	d8a3      	bhi.n	8006ff6 <STM_NextState+0x2a>
 80070ae:	4b03      	ldr	r3, [pc, #12]	@ (80070bc <STM_NextState+0xf0>)
 80070b0:	410b      	asrs	r3, r1
 80070b2:	07db      	lsls	r3, r3, #31
 80070b4:	d5aa      	bpl.n	800700c <STM_NextState+0x40>
 80070b6:	e79e      	b.n	8006ff6 <STM_NextState+0x2a>
 80070b8:	00030012 	.word	0x00030012
 80070bc:	ffebff7f 	.word	0xffebff7f

080070c0 <STM_GetState>:
  * @retval State_t Current state machine state
  */
__weak State_t STM_GetState( STM_Handle_t * pHandle )
{
  return ( pHandle->bState );
}
 80070c0:	7800      	ldrb	r0, [r0, #0]
 80070c2:	4770      	bx	lr

080070c4 <STM_FaultAcknowledged>:
  */
__weak bool STM_FaultAcknowledged( STM_Handle_t * pHandle )
{
  bool bToBeReturned = false;

  if ( pHandle->bState == FAULT_OVER )
 80070c4:	7803      	ldrb	r3, [r0, #0]
 80070c6:	2b0b      	cmp	r3, #11
 80070c8:	d001      	beq.n	80070ce <STM_FaultAcknowledged+0xa>
  bool bToBeReturned = false;
 80070ca:	2000      	movs	r0, #0
    pHandle->hFaultOccurred = MC_NO_FAULTS;
    bToBeReturned = true;
  }

  return ( bToBeReturned );
}
 80070cc:	4770      	bx	lr
    pHandle->bState = STOP_IDLE;
 80070ce:	2209      	movs	r2, #9
    pHandle->hFaultOccurred = MC_NO_FAULTS;
 80070d0:	2300      	movs	r3, #0
    pHandle->bState = STOP_IDLE;
 80070d2:	7002      	strb	r2, [r0, #0]
    pHandle->hFaultOccurred = MC_NO_FAULTS;
 80070d4:	8083      	strh	r3, [r0, #4]
    bToBeReturned = true;
 80070d6:	2001      	movs	r0, #1
 80070d8:	4770      	bx	lr
 80070da:	bf00      	nop

080070dc <STM_GetFaultState>:
  */
__weak uint32_t STM_GetFaultState( STM_Handle_t * pHandle )
{
  uint32_t LocalFaultState;

  LocalFaultState = ( uint32_t )( pHandle->hFaultOccurred );
 80070dc:	8883      	ldrh	r3, [r0, #4]
  LocalFaultState |= ( uint32_t )( pHandle->hFaultNow ) << 16;
 80070de:	8840      	ldrh	r0, [r0, #2]

  return LocalFaultState;
}
 80070e0:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80070e4:	4770      	bx	lr
 80070e6:	bf00      	nop

080070e8 <UFCP_Init>:

__weak void UFCP_Init( UFCP_Handle_t * pHandle )
{

  /* Initialize generic component part */
  FCP_Init( & pHandle->_Super );
 80070e8:	f7fe bc80 	b.w	80059ec <FCP_Init>

080070ec <UFCP_TX_IRQ_Handler>:
 */
__weak void UFCP_TX_IRQ_Handler( UFCP_Handle_t * pHandle )
{
  FCP_Handle_t * pBaseHandle = & pHandle->_Super;

  if ( FCP_TRANSFER_IDLE != pBaseHandle->TxFrameState )
 80070ec:	f890 3097 	ldrb.w	r3, [r0, #151]	@ 0x97
 80070f0:	b17b      	cbz	r3, 8007112 <UFCP_TX_IRQ_Handler+0x26>
  {
    uint16_t tx_data;

    switch ( pBaseHandle->TxFrameLevel )
 80070f2:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
          tx_data = (uint16_t) pBaseHandle->TxFrame.FrameCRC;
        }
    } /* end of switch ( pBaseHandle->TxFrameLevel ) */

    /* Send the data byte */
    LL_USART_TransmitData8(pHandle->USARTx, tx_data);
 80070f6:	f8d0 1120 	ldr.w	r1, [r0, #288]	@ 0x120
 80070fa:	4602      	mov	r2, r0
    switch ( pBaseHandle->TxFrameLevel )
 80070fc:	b183      	cbz	r3, 8007120 <UFCP_TX_IRQ_Handler+0x34>
 80070fe:	2b01      	cmp	r3, #1
 8007100:	d008      	beq.n	8007114 <UFCP_TX_IRQ_Handler+0x28>
        if ( pBaseHandle->TxFrameLevel < pBaseHandle->TxFrame.Size + FCP_HEADER_SIZE )
 8007102:	7d40      	ldrb	r0, [r0, #21]
 8007104:	3001      	adds	r0, #1
 8007106:	4283      	cmp	r3, r0
 8007108:	dc10      	bgt.n	800712c <UFCP_TX_IRQ_Handler+0x40>
          tx_data = (uint16_t) pBaseHandle->TxFrame.Buffer[ pBaseHandle->TxFrameLevel - FCP_HEADER_SIZE ];
 800710a:	18d0      	adds	r0, r2, r3
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->DR = Value;
 800710c:	7d00      	ldrb	r0, [r0, #20]
 800710e:	6048      	str	r0, [r1, #4]

    if ( pBaseHandle->TxFrameLevel < pBaseHandle->TxFrame.Size + FCP_HEADER_SIZE )
 8007110:	e002      	b.n	8007118 <UFCP_TX_IRQ_Handler+0x2c>
 8007112:	4770      	bx	lr
 8007114:	7d40      	ldrb	r0, [r0, #21]
 8007116:	6048      	str	r0, [r1, #4]
    {
      pBaseHandle->TxFrameLevel++;
 8007118:	3301      	adds	r3, #1
 800711a:	f882 3098 	strb.w	r3, [r2, #152]	@ 0x98
 800711e:	4770      	bx	lr
 8007120:	7d00      	ldrb	r0, [r0, #20]
 8007122:	6048      	str	r0, [r1, #4]
 8007124:	3301      	adds	r3, #1
 8007126:	f882 3098 	strb.w	r3, [r2, #152]	@ 0x98
 800712a:	4770      	bx	lr
{
 800712c:	b410      	push	{r4}
 800712e:	f892 3096 	ldrb.w	r3, [r2, #150]	@ 0x96
 8007132:	604b      	str	r3, [r1, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8007134:	310c      	adds	r1, #12
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007136:	e851 3f00 	ldrex	r3, [r1]
 800713a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800713e:	e841 3400 	strex	r4, r3, [r1]
 8007142:	2c00      	cmp	r4, #0
 8007144:	d1f7      	bne.n	8007136 <UFCP_TX_IRQ_Handler+0x4a>
    }
    else
    {
      LL_USART_DisableIT_TXE(pHandle->USARTx);
      pBaseHandle->TxFrameState = FCP_TRANSFER_IDLE;
 8007146:	f882 4097 	strb.w	r4, [r2, #151]	@ 0x97

      pBaseHandle->ClientFrameSentCallback( pBaseHandle->ClientEntity );
 800714a:	e9d2 0300 	ldrd	r0, r3, [r2]
    }

  } /* end of if ( FCP_TRANSFER_IDLE != pBaseHandle->TxFrameState ) */
}
 800714e:	f85d 4b04 	ldr.w	r4, [sp], #4
      pBaseHandle->ClientFrameSentCallback( pBaseHandle->ClientEntity );
 8007152:	4718      	bx	r3

08007154 <UFCP_Receive>:

__weak uint8_t UFCP_Receive( FCP_Handle_t * pHandle )
{
  uint8_t ret_val;

  if ( FCP_TRANSFER_IDLE == pHandle->RxFrameState )
 8007154:	f890 311c 	ldrb.w	r3, [r0, #284]	@ 0x11c
 8007158:	b97b      	cbnz	r3, 800717a <UFCP_Receive+0x26>
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 800715a:	f8d0 2120 	ldr.w	r2, [r0, #288]	@ 0x120
  {
    UFCP_Handle_t * pActualHandle = (UFCP_Handle_t *) pHandle;

    pHandle->RxFrameLevel = 0;
    pHandle->RxFrameState = FCP_TRANSFER_ONGOING;
 800715e:	2301      	movs	r3, #1
 8007160:	f8a0 311c 	strh.w	r3, [r0, #284]	@ 0x11c
 8007164:	320c      	adds	r2, #12
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007166:	e852 3f00 	ldrex	r3, [r2]
 800716a:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800716e:	e842 3100 	strex	r1, r3, [r2]
 8007172:	2900      	cmp	r1, #0
 8007174:	d1f7      	bne.n	8007166 <UFCP_Receive+0x12>

    LL_USART_EnableIT_RXNE(pActualHandle->USARTx);
    ret_val = FCP_STATUS_WAITING_TRANSFER;
 8007176:	2002      	movs	r0, #2
 8007178:	4770      	bx	lr
  }
  else
  {
    ret_val = FCP_STATUS_TRANSFER_ONGOING;
 800717a:	2001      	movs	r0, #1
  }

  return ret_val;
}
 800717c:	4770      	bx	lr
 800717e:	bf00      	nop

08007180 <UFCP_Send>:

__weak uint8_t UFCP_Send( FCP_Handle_t * pHandle, uint8_t code, uint8_t *buffer, uint8_t size)
{
 8007180:	b570      	push	{r4, r5, r6, lr}
 8007182:	4604      	mov	r4, r0
  uint8_t ret_val;

  if ( FCP_TRANSFER_IDLE == pHandle->TxFrameState )
 8007184:	f890 0097 	ldrb.w	r0, [r0, #151]	@ 0x97
 8007188:	bb88      	cbnz	r0, 80071ee <UFCP_Send+0x6e>
    UFCP_Handle_t * pActualHandle = (UFCP_Handle_t *) pHandle;
    uint8_t *dest = pHandle->TxFrame.Buffer;

    pHandle->TxFrame.Code = code;
    pHandle->TxFrame.Size = size;
    while ( size-- ) *dest++ = *buffer++;
 800718a:	1e58      	subs	r0, r3, #1
    pHandle->TxFrame.Code = code;
 800718c:	7521      	strb	r1, [r4, #20]
    pHandle->TxFrame.Size = size;
 800718e:	7563      	strb	r3, [r4, #21]
    while ( size-- ) *dest++ = *buffer++;
 8007190:	b2c0      	uxtb	r0, r0
 8007192:	b19b      	cbz	r3, 80071bc <UFCP_Send+0x3c>
 8007194:	2805      	cmp	r0, #5
 8007196:	d94e      	bls.n	8007236 <UFCP_Send+0xb6>
 8007198:	f104 0616 	add.w	r6, r4, #22
 800719c:	1c51      	adds	r1, r2, #1
 800719e:	1a75      	subs	r5, r6, r1
 80071a0:	2d02      	cmp	r5, #2
 80071a2:	d826      	bhi.n	80071f2 <UFCP_Send+0x72>
 80071a4:	3001      	adds	r0, #1
 80071a6:	f104 0315 	add.w	r3, r4, #21
 80071aa:	4402      	add	r2, r0
 80071ac:	e000      	b.n	80071b0 <UFCP_Send+0x30>
 80071ae:	3101      	adds	r1, #1
 80071b0:	f811 0c01 	ldrb.w	r0, [r1, #-1]
 80071b4:	f803 0f01 	strb.w	r0, [r3, #1]!
 80071b8:	428a      	cmp	r2, r1
 80071ba:	d1f8      	bne.n	80071ae <UFCP_Send+0x2e>
    pHandle->TxFrame.FrameCRC = FCP_CalcCRC( & pHandle->TxFrame );
 80071bc:	f104 0014 	add.w	r0, r4, #20
 80071c0:	f7fe fc28 	bl	8005a14 <FCP_CalcCRC>
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 80071c4:	f8d4 2120 	ldr.w	r2, [r4, #288]	@ 0x120
 80071c8:	f884 0096 	strb.w	r0, [r4, #150]	@ 0x96

    pHandle->TxFrameLevel = 0;
 80071cc:	2100      	movs	r1, #0
    pHandle->TxFrameState = FCP_TRANSFER_ONGOING;
 80071ce:	2301      	movs	r3, #1
    pHandle->TxFrameLevel = 0;
 80071d0:	f884 1098 	strb.w	r1, [r4, #152]	@ 0x98
    pHandle->TxFrameState = FCP_TRANSFER_ONGOING;
 80071d4:	f884 3097 	strb.w	r3, [r4, #151]	@ 0x97
 80071d8:	320c      	adds	r2, #12
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071da:	e852 3f00 	ldrex	r3, [r2]
 80071de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071e2:	e842 3100 	strex	r1, r3, [r2]
 80071e6:	2900      	cmp	r1, #0
 80071e8:	d1f7      	bne.n	80071da <UFCP_Send+0x5a>
 80071ea:	2002      	movs	r0, #2
  {
    ret_val = FCP_STATUS_TRANSFER_ONGOING;
  }

  return ret_val;
}
 80071ec:	bd70      	pop	{r4, r5, r6, pc}
    ret_val = FCP_STATUS_TRANSFER_ONGOING;
 80071ee:	2001      	movs	r0, #1
}
 80071f0:	bd70      	pop	{r4, r5, r6, pc}
 80071f2:	089d      	lsrs	r5, r3, #2
 80071f4:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 80071f8:	4611      	mov	r1, r2
 80071fa:	46b4      	mov	ip, r6
    while ( size-- ) *dest++ = *buffer++;
 80071fc:	f851 eb04 	ldr.w	lr, [r1], #4
 8007200:	f84c eb04 	str.w	lr, [ip], #4
 8007204:	42a9      	cmp	r1, r5
 8007206:	d1f9      	bne.n	80071fc <UFCP_Send+0x7c>
 8007208:	f003 01fc 	and.w	r1, r3, #252	@ 0xfc
 800720c:	1a40      	subs	r0, r0, r1
 800720e:	079b      	lsls	r3, r3, #30
 8007210:	b2c0      	uxtb	r0, r0
 8007212:	eb02 0c01 	add.w	ip, r2, r1
 8007216:	eb06 0501 	add.w	r5, r6, r1
 800721a:	d0cf      	beq.n	80071bc <UFCP_Send+0x3c>
 800721c:	5c53      	ldrb	r3, [r2, r1]
 800721e:	5473      	strb	r3, [r6, r1]
 8007220:	2800      	cmp	r0, #0
 8007222:	d0cb      	beq.n	80071bc <UFCP_Send+0x3c>
 8007224:	f89c 3001 	ldrb.w	r3, [ip, #1]
 8007228:	706b      	strb	r3, [r5, #1]
 800722a:	2801      	cmp	r0, #1
 800722c:	d0c6      	beq.n	80071bc <UFCP_Send+0x3c>
 800722e:	f89c 3002 	ldrb.w	r3, [ip, #2]
 8007232:	70ab      	strb	r3, [r5, #2]
 8007234:	e7c2      	b.n	80071bc <UFCP_Send+0x3c>
 8007236:	1c51      	adds	r1, r2, #1
 8007238:	e7b4      	b.n	80071a4 <UFCP_Send+0x24>
 800723a:	bf00      	nop

0800723c <UFCP_RX_IRQ_Handler>:
  if ( FCP_TRANSFER_IDLE != pBaseHandle->RxFrameState )
 800723c:	f890 311c 	ldrb.w	r3, [r0, #284]	@ 0x11c
 8007240:	b90b      	cbnz	r3, 8007246 <UFCP_RX_IRQ_Handler+0xa>
  void * ret_val = (void *) & UFCP_Usart_Timeout_none;
 8007242:	482e      	ldr	r0, [pc, #184]	@ (80072fc <UFCP_RX_IRQ_Handler+0xc0>)
}
 8007244:	4770      	bx	lr
{
 8007246:	b530      	push	{r4, r5, lr}
    switch ( pBaseHandle->RxFrameLevel )
 8007248:	f890 311d 	ldrb.w	r3, [r0, #285]	@ 0x11d
{
 800724c:	b083      	sub	sp, #12
 800724e:	4604      	mov	r4, r0
    uint8_t rx_byte = (uint8_t) rx_data;
 8007250:	fa5f fc81 	uxtb.w	ip, r1
    switch ( pBaseHandle->RxFrameLevel )
 8007254:	b39b      	cbz	r3, 80072be <UFCP_RX_IRQ_Handler+0x82>
 8007256:	2b01      	cmp	r3, #1
 8007258:	d03b      	beq.n	80072d2 <UFCP_RX_IRQ_Handler+0x96>
        if ( pBaseHandle->RxFrameLevel < pBaseHandle->RxFrame.Size + FCP_HEADER_SIZE )
 800725a:	f890 209a 	ldrb.w	r2, [r0, #154]	@ 0x9a
 800725e:	3201      	adds	r2, #1
 8007260:	4293      	cmp	r3, r2
 8007262:	dc08      	bgt.n	8007276 <UFCP_RX_IRQ_Handler+0x3a>
          pBaseHandle->RxFrame.Buffer[pBaseHandle->RxFrameLevel - FCP_HEADER_SIZE] = rx_byte;
 8007264:	18c2      	adds	r2, r0, r3
          pBaseHandle->RxFrameLevel++;
 8007266:	3301      	adds	r3, #1
          pBaseHandle->RxFrame.Buffer[pBaseHandle->RxFrameLevel - FCP_HEADER_SIZE] = rx_byte;
 8007268:	f882 c099 	strb.w	ip, [r2, #153]	@ 0x99
          pBaseHandle->RxFrameLevel++;
 800726c:	f880 311d 	strb.w	r3, [r0, #285]	@ 0x11d
  void * ret_val = (void *) & UFCP_Usart_Timeout_none;
 8007270:	4822      	ldr	r0, [pc, #136]	@ (80072fc <UFCP_RX_IRQ_Handler+0xc0>)
}
 8007272:	b003      	add	sp, #12
 8007274:	bd30      	pop	{r4, r5, pc}
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8007276:	f8d0 2120 	ldr.w	r2, [r0, #288]	@ 0x120
          pBaseHandle->RxFrame.FrameCRC = rx_byte;
 800727a:	f880 c11b 	strb.w	ip, [r0, #283]	@ 0x11b
          pBaseHandle->RxTimeoutCountdown = 0;
 800727e:	2300      	movs	r3, #0
 8007280:	8243      	strh	r3, [r0, #18]
 8007282:	320c      	adds	r2, #12
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007284:	e852 3f00 	ldrex	r3, [r2]
 8007288:	f023 0320 	bic.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800728c:	e842 3100 	strex	r1, r3, [r2]
 8007290:	2900      	cmp	r1, #0
 8007292:	d1f7      	bne.n	8007284 <UFCP_RX_IRQ_Handler+0x48>
          pBaseHandle->RxFrameState = FCP_TRANSFER_IDLE;
 8007294:	f884 111c 	strb.w	r1, [r4, #284]	@ 0x11c
          if ( FCP_CalcCRC( & pBaseHandle->RxFrame ) == pBaseHandle->RxFrame.FrameCRC )
 8007298:	f104 0099 	add.w	r0, r4, #153	@ 0x99
 800729c:	f7fe fbba 	bl	8005a14 <FCP_CalcCRC>
 80072a0:	f894 311b 	ldrb.w	r3, [r4, #283]	@ 0x11b
 80072a4:	4283      	cmp	r3, r0
 80072a6:	d11d      	bne.n	80072e4 <UFCP_RX_IRQ_Handler+0xa8>
            pBaseHandle->ClientFrameReceivedCallback( pBaseHandle->ClientEntity,
 80072a8:	68a5      	ldr	r5, [r4, #8]
 80072aa:	f894 309a 	ldrb.w	r3, [r4, #154]	@ 0x9a
 80072ae:	f894 1099 	ldrb.w	r1, [r4, #153]	@ 0x99
 80072b2:	6820      	ldr	r0, [r4, #0]
 80072b4:	f104 029b 	add.w	r2, r4, #155	@ 0x9b
 80072b8:	47a8      	blx	r5
          ret_val = (void *) & UFCP_Usart_Timeout_stop;
 80072ba:	4811      	ldr	r0, [pc, #68]	@ (8007300 <UFCP_RX_IRQ_Handler+0xc4>)
  return ret_val;
 80072bc:	e7d9      	b.n	8007272 <UFCP_RX_IRQ_Handler+0x36>
        pBaseHandle->RxTimeoutCountdown = pBaseHandle->RxTimeout;
 80072be:	8a02      	ldrh	r2, [r0, #16]
        ret_val = (void *) & UFCP_Usart_Timeout_start;
 80072c0:	4810      	ldr	r0, [pc, #64]	@ (8007304 <UFCP_RX_IRQ_Handler+0xc8>)
        pBaseHandle->RxFrame.Code = rx_byte;
 80072c2:	f884 c099 	strb.w	ip, [r4, #153]	@ 0x99
        pBaseHandle->RxFrameLevel++;
 80072c6:	2301      	movs	r3, #1
        pBaseHandle->RxTimeoutCountdown = pBaseHandle->RxTimeout;
 80072c8:	8262      	strh	r2, [r4, #18]
        pBaseHandle->RxFrameLevel++;
 80072ca:	f884 311d 	strb.w	r3, [r4, #285]	@ 0x11d
}
 80072ce:	b003      	add	sp, #12
 80072d0:	bd30      	pop	{r4, r5, pc}
        if ( pBaseHandle->RxFrame.Size >= FCP_MAX_PAYLOAD_SIZE)
 80072d2:	060b      	lsls	r3, r1, #24
        pBaseHandle->RxFrameLevel++;
 80072d4:	bf54      	ite	pl
 80072d6:	2302      	movpl	r3, #2
          pBaseHandle->RxFrameLevel =0 ;
 80072d8:	2300      	movmi	r3, #0
        pBaseHandle->RxFrame.Size = rx_byte;
 80072da:	f880 c09a 	strb.w	ip, [r0, #154]	@ 0x9a
          pBaseHandle->RxFrameLevel =0 ;
 80072de:	f880 311d 	strb.w	r3, [r0, #285]	@ 0x11d
 80072e2:	e7c5      	b.n	8007270 <UFCP_RX_IRQ_Handler+0x34>
            error_code = FCP_MSG_RX_BAD_CRC;
 80072e4:	250a      	movs	r5, #10
            (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 80072e6:	2301      	movs	r3, #1
 80072e8:	f10d 0207 	add.w	r2, sp, #7
 80072ec:	21ff      	movs	r1, #255	@ 0xff
 80072ee:	4620      	mov	r0, r4
            error_code = FCP_MSG_RX_BAD_CRC;
 80072f0:	f88d 5007 	strb.w	r5, [sp, #7]
            (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 80072f4:	f7ff ff44 	bl	8007180 <UFCP_Send>
 80072f8:	e7df      	b.n	80072ba <UFCP_RX_IRQ_Handler+0x7e>
 80072fa:	bf00      	nop
 80072fc:	08007a2c 	.word	0x08007a2c
 8007300:	08007a28 	.word	0x08007a28
 8007304:	08007a2a 	.word	0x08007a2a

08007308 <UFCP_OVR_IRQ_Handler>:
{
 8007308:	b500      	push	{lr}
 800730a:	b083      	sub	sp, #12
  error_code = UFCP_MSG_OVERRUN;
 800730c:	f04f 0c08 	mov.w	ip, #8
  (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 8007310:	2301      	movs	r3, #1
 8007312:	f10d 0207 	add.w	r2, sp, #7
 8007316:	21ff      	movs	r1, #255	@ 0xff
  error_code = UFCP_MSG_OVERRUN;
 8007318:	f88d c007 	strb.w	ip, [sp, #7]
  (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 800731c:	f7ff ff30 	bl	8007180 <UFCP_Send>
}
 8007320:	b003      	add	sp, #12
 8007322:	f85d fb04 	ldr.w	pc, [sp], #4
 8007326:	bf00      	nop

08007328 <UFCP_AbortReceive>:

__weak void UFCP_AbortReceive( FCP_Handle_t * pHandle )
{
  pHandle->RxFrameState = FCP_TRANSFER_IDLE;
 8007328:	2300      	movs	r3, #0
 800732a:	f880 311c 	strb.w	r3, [r0, #284]	@ 0x11c
}
 800732e:	4770      	bx	lr

08007330 <GPIO_Init>:
#include "stm32f4xx_hal.h"
#include "main.h"

GPIO_InitTypeDef GPIO_InitStruct = {0};
void GPIO_Init(void)
{
 8007330:	b570      	push	{r4, r5, r6, lr}
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007332:	2400      	movs	r4, #0
{
 8007334:	b08a      	sub	sp, #40	@ 0x28
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007336:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800733a:	e9cd 4406 	strd	r4, r4, [sp, #24]

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 800733e:	4b28      	ldr	r3, [pc, #160]	@ (80073e0 <GPIO_Init+0xb0>)
 8007340:	9400      	str	r4, [sp, #0]
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007342:	9408      	str	r4, [sp, #32]
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 8007344:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
	  __HAL_RCC_GPIOC_CLK_ENABLE();
	  __HAL_RCC_GPIOA_CLK_ENABLE();
	  __HAL_RCC_GPIOB_CLK_ENABLE();

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(DASHBOARD_GPIO_Port, DASHBOARD_Pin, GPIO_PIN_RESET);
 8007346:	4d27      	ldr	r5, [pc, #156]	@ (80073e4 <GPIO_Init+0xb4>)

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOB, FAULT_Pin|TAIL_LIGHT_Pin|TAIL_LIGHT_2_Pin, GPIO_PIN_RESET);
 8007348:	4e27      	ldr	r6, [pc, #156]	@ (80073e8 <GPIO_Init+0xb8>)
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 800734a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800734e:	631a      	str	r2, [r3, #48]	@ 0x30
 8007350:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007352:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8007356:	9200      	str	r2, [sp, #0]
 8007358:	9a00      	ldr	r2, [sp, #0]
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 800735a:	9401      	str	r4, [sp, #4]
 800735c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800735e:	f042 0204 	orr.w	r2, r2, #4
 8007362:	631a      	str	r2, [r3, #48]	@ 0x30
 8007364:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007366:	f002 0204 	and.w	r2, r2, #4
 800736a:	9201      	str	r2, [sp, #4]
 800736c:	9a01      	ldr	r2, [sp, #4]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 800736e:	9402      	str	r4, [sp, #8]
 8007370:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007372:	f042 0201 	orr.w	r2, r2, #1
 8007376:	631a      	str	r2, [r3, #48]	@ 0x30
 8007378:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800737a:	f002 0201 	and.w	r2, r2, #1
 800737e:	9202      	str	r2, [sp, #8]
 8007380:	9a02      	ldr	r2, [sp, #8]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007382:	9403      	str	r4, [sp, #12]
 8007384:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007386:	f042 0202 	orr.w	r2, r2, #2
 800738a:	631a      	str	r2, [r3, #48]	@ 0x30
 800738c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800738e:	f003 0302 	and.w	r3, r3, #2
 8007392:	9303      	str	r3, [sp, #12]
	  HAL_GPIO_WritePin(DASHBOARD_GPIO_Port, DASHBOARD_Pin, GPIO_PIN_RESET);
 8007394:	4622      	mov	r2, r4
 8007396:	4628      	mov	r0, r5
 8007398:	2120      	movs	r1, #32
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 800739a:	9b03      	ldr	r3, [sp, #12]
	  HAL_GPIO_WritePin(DASHBOARD_GPIO_Port, DASHBOARD_Pin, GPIO_PIN_RESET);
 800739c:	f7fc f880 	bl	80034a0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, FAULT_Pin|TAIL_LIGHT_Pin|TAIL_LIGHT_2_Pin, GPIO_PIN_RESET);
 80073a0:	4622      	mov	r2, r4
 80073a2:	4630      	mov	r0, r6
 80073a4:	f240 4106 	movw	r1, #1030	@ 0x406
 80073a8:	f7fc f87a 	bl	80034a0 <HAL_GPIO_WritePin>

	  /*Configure GPIO pin : DASHBOARD_Pin */
	  GPIO_InitStruct.Pin = DASHBOARD_Pin;
 80073ac:	2400      	movs	r4, #0
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	  HAL_GPIO_Init(DASHBOARD_GPIO_Port, &GPIO_InitStruct);
 80073ae:	4628      	mov	r0, r5
	  GPIO_InitStruct.Pin = DASHBOARD_Pin;
 80073b0:	2220      	movs	r2, #32
 80073b2:	2301      	movs	r3, #1
 80073b4:	2500      	movs	r5, #0
	  HAL_GPIO_Init(DASHBOARD_GPIO_Port, &GPIO_InitStruct);
 80073b6:	a904      	add	r1, sp, #16
	  GPIO_InitStruct.Pin = DASHBOARD_Pin;
 80073b8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80073bc:	e9cd 4506 	strd	r4, r5, [sp, #24]
	  HAL_GPIO_Init(DASHBOARD_GPIO_Port, &GPIO_InitStruct);
 80073c0:	f7fb ff5e 	bl	8003280 <HAL_GPIO_Init>

	  /*Configure GPIO pins : FAULT_Pin TAIL_LIGHT_Pin TAIL_LIGHT_2_Pin */
	  GPIO_InitStruct.Pin = FAULT_Pin|TAIL_LIGHT_Pin|TAIL_LIGHT_2_Pin;
 80073c4:	f240 4206 	movw	r2, #1030	@ 0x406
 80073c8:	2301      	movs	r3, #1
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80073ca:	a904      	add	r1, sp, #16
 80073cc:	4630      	mov	r0, r6
	  GPIO_InitStruct.Pin = FAULT_Pin|TAIL_LIGHT_Pin|TAIL_LIGHT_2_Pin;
 80073ce:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80073d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80073d6:	f7fb ff53 	bl	8003280 <HAL_GPIO_Init>

}
 80073da:	b00a      	add	sp, #40	@ 0x28
 80073dc:	bd70      	pop	{r4, r5, r6, pc}
 80073de:	bf00      	nop
 80073e0:	40023800 	.word	0x40023800
 80073e4:	40020000 	.word	0x40020000
 80073e8:	40020400 	.word	0x40020400

080073ec <tail_light_flash>:
{
	HAL_GPIO_WritePin(GPIOB,FAULT_Pin,GPIO_PIN_RESET);
}

void tail_light_flash()
{
 80073ec:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOB,TAIL_LIGHT_Pin,GPIO_PIN_SET);
 80073ee:	4c09      	ldr	r4, [pc, #36]	@ (8007414 <tail_light_flash+0x28>)
 80073f0:	2201      	movs	r2, #1
 80073f2:	2104      	movs	r1, #4
 80073f4:	4620      	mov	r0, r4
 80073f6:	f7fc f853 	bl	80034a0 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 80073fa:	20c8      	movs	r0, #200	@ 0xc8
 80073fc:	f7fb fc82 	bl	8002d04 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB,TAIL_LIGHT_Pin,GPIO_PIN_RESET);
 8007400:	4620      	mov	r0, r4
 8007402:	2200      	movs	r2, #0
 8007404:	2104      	movs	r1, #4
 8007406:	f7fc f84b 	bl	80034a0 <HAL_GPIO_WritePin>
	HAL_Delay(200);
}
 800740a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_Delay(200);
 800740e:	20c8      	movs	r0, #200	@ 0xc8
 8007410:	f7fb bc78 	b.w	8002d04 <HAL_Delay>
 8007414:	40020400 	.word	0x40020400

08007418 <tail_light_turnoff>:

void tail_light_turnoff()
{
	HAL_GPIO_WritePin(GPIOB,TAIL_LIGHT_Pin,GPIO_PIN_RESET);
 8007418:	4802      	ldr	r0, [pc, #8]	@ (8007424 <tail_light_turnoff+0xc>)
 800741a:	2200      	movs	r2, #0
 800741c:	2104      	movs	r1, #4
 800741e:	f7fc b83f 	b.w	80034a0 <HAL_GPIO_WritePin>
 8007422:	bf00      	nop
 8007424:	40020400 	.word	0x40020400

08007428 <SystemClock>:
#include "UDHAL_SYSCLK.h"
#include "stm32f4xx_hal.h"
#include "main.h"

void SystemClock()
{
 8007428:	b510      	push	{r4, lr}
	 RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800742a:	2300      	movs	r3, #0
{
 800742c:	b096      	sub	sp, #88	@ 0x58
	 RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800742e:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
 8007432:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
	 RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007436:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800743a:	e9cd 3305 	strd	r3, r3, [sp, #20]

	  /** Configure the main internal regulator output voltage
	  */
	  __HAL_RCC_PWR_CLK_ENABLE();
 800743e:	492c      	ldr	r1, [pc, #176]	@ (80074f0 <SystemClock+0xc8>)
 8007440:	9301      	str	r3, [sp, #4]
	 RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007442:	9307      	str	r3, [sp, #28]
	  __HAL_RCC_PWR_CLK_ENABLE();
 8007444:	6c08      	ldr	r0, [r1, #64]	@ 0x40
	  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007446:	4a2b      	ldr	r2, [pc, #172]	@ (80074f4 <SystemClock+0xcc>)
	  __HAL_RCC_PWR_CLK_ENABLE();
 8007448:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 800744c:	6408      	str	r0, [r1, #64]	@ 0x40
 800744e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007450:	f001 5180 	and.w	r1, r1, #268435456	@ 0x10000000
 8007454:	9101      	str	r1, [sp, #4]
 8007456:	9901      	ldr	r1, [sp, #4]
	  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007458:	9302      	str	r3, [sp, #8]
 800745a:	6813      	ldr	r3, [r2, #0]
 800745c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007460:	6013      	str	r3, [r2, #0]

	  /** Initializes the RCC Oscillators according to the specified parameters
	  * in the RCC_OscInitTypeDef structure.
	  */
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8007462:	ed9f 7b1f 	vldr	d7, [pc, #124]	@ 80074e0 <SystemClock+0xb8>
	  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007466:	6813      	ldr	r3, [r2, #0]
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8007468:	ed8d 7b08 	vstr	d7, [sp, #32]
	  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800746c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
	  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
	  RCC_OscInitStruct.PLL.PLLM = 8;
	  RCC_OscInitStruct.PLL.PLLN = 180;
	  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007470:	ed9f 7b1d 	vldr	d7, [pc, #116]	@ 80074e8 <SystemClock+0xc0>
	  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007474:	9302      	str	r3, [sp, #8]
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007476:	2102      	movs	r1, #2
	  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007478:	9802      	ldr	r0, [sp, #8]
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800747a:	910e      	str	r1, [sp, #56]	@ 0x38
	  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800747c:	f44f 0480 	mov.w	r4, #4194304	@ 0x400000
	  RCC_OscInitStruct.PLL.PLLM = 8;
 8007480:	2208      	movs	r2, #8
	  RCC_OscInitStruct.PLL.PLLN = 180;
 8007482:	23b4      	movs	r3, #180	@ 0xb4
	  RCC_OscInitStruct.PLL.PLLQ = 2;
	  RCC_OscInitStruct.PLL.PLLR = 2;
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007484:	a808      	add	r0, sp, #32
	  RCC_OscInitStruct.PLL.PLLM = 8;
 8007486:	e9cd 420f 	strd	r4, r2, [sp, #60]	@ 0x3c
	  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800748a:	ed8d 7b12 	vstr	d7, [sp, #72]	@ 0x48
	  RCC_OscInitStruct.PLL.PLLR = 2;
 800748e:	9114      	str	r1, [sp, #80]	@ 0x50
	  RCC_OscInitStruct.PLL.PLLN = 180;
 8007490:	9311      	str	r3, [sp, #68]	@ 0x44
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007492:	f7fc f96b 	bl	800376c <HAL_RCC_OscConfig>
 8007496:	b9a8      	cbnz	r0, 80074c4 <SystemClock+0x9c>
	    Error_Handler();
	  }

	  /** Activate the Over-Drive mode
	  */
	  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8007498:	f7fc f806 	bl	80034a8 <HAL_PWREx_EnableOverDrive>
 800749c:	b9c0      	cbnz	r0, 80074d0 <SystemClock+0xa8>
	    Error_Handler();
	  }

	  /** Initializes the CPU, AHB and APB buses clocks
	  */
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800749e:	210f      	movs	r1, #15
	                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80074a0:	2302      	movs	r3, #2
 80074a2:	e9cd 1303 	strd	r1, r3, [sp, #12]
	  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80074a6:	2400      	movs	r4, #0
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80074a8:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
	  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80074ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000

	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80074b0:	a803      	add	r0, sp, #12
 80074b2:	2105      	movs	r1, #5
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80074b4:	e9cd 4205 	strd	r4, r2, [sp, #20]
	  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80074b8:	9307      	str	r3, [sp, #28]
	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80074ba:	f7fc f831 	bl	8003520 <HAL_RCC_ClockConfig>
 80074be:	b950      	cbnz	r0, 80074d6 <SystemClock+0xae>
	  {
	    Error_Handler();
	  }
}
 80074c0:	b016      	add	sp, #88	@ 0x58
 80074c2:	bd10      	pop	{r4, pc}
	    Error_Handler();
 80074c4:	f7f9 fae4 	bl	8000a90 <Error_Handler>
	  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80074c8:	f7fb ffee 	bl	80034a8 <HAL_PWREx_EnableOverDrive>
 80074cc:	2800      	cmp	r0, #0
 80074ce:	d0e6      	beq.n	800749e <SystemClock+0x76>
	    Error_Handler();
 80074d0:	f7f9 fade 	bl	8000a90 <Error_Handler>
 80074d4:	e7e3      	b.n	800749e <SystemClock+0x76>
	    Error_Handler();
 80074d6:	f7f9 fadb 	bl	8000a90 <Error_Handler>
}
 80074da:	b016      	add	sp, #88	@ 0x58
 80074dc:	bd10      	pop	{r4, pc}
 80074de:	bf00      	nop
 80074e0:	00000001 	.word	0x00000001
 80074e4:	00010000 	.word	0x00010000
 80074e8:	00000002 	.word	0x00000002
 80074ec:	00000002 	.word	0x00000002
 80074f0:	40023800 	.word	0x40023800
 80074f4:	40007000 	.word	0x40007000

080074f8 <UDHAL_TIMEOUT_Stop>:

}

static void UDHAL_TIMEOUT_Stop()
{
	osTimerStop(protocolTimeoutHandle);
 80074f8:	4b01      	ldr	r3, [pc, #4]	@ (8007500 <UDHAL_TIMEOUT_Stop+0x8>)
 80074fa:	6818      	ldr	r0, [r3, #0]
 80074fc:	f7fd ba16 	b.w	800492c <osTimerStop>
 8007500:	20004978 	.word	0x20004978

08007504 <UDHAL_TIMEOUT_Start>:
	osTimerStart(protocolTimeoutHandle,RECEIVE_TIMEOUT_PERIOD);
 8007504:	4b02      	ldr	r3, [pc, #8]	@ (8007510 <UDHAL_TIMEOUT_Start+0xc>)
 8007506:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800750a:	6818      	ldr	r0, [r3, #0]
 800750c:	f7fd ba0c 	b.w	8004928 <osTimerStart>
 8007510:	20004978 	.word	0x20004978

08007514 <UDHAL_TIMEOUT_OVClockFxn>:
}

void UDHAL_TIMEOUT_OVClockFxn(void const *argument)
{
	timeOutHandler();
 8007514:	f7f9 b85a 	b.w	80005cc <timeOutHandler>

08007518 <UDHAL_TIMEOUT_init>:
{
 8007518:	b500      	push	{lr}
	STM32MCP_registerTimer(&timeoutHandle);
 800751a:	4808      	ldr	r0, [pc, #32]	@ (800753c <UDHAL_TIMEOUT_init+0x24>)
{
 800751c:	b083      	sub	sp, #12
	STM32MCP_registerTimer(&timeoutHandle);
 800751e:	f7f9 f849 	bl	80005b4 <STM32MCP_registerTimer>
	osTimerDef(timeout,UDHAL_TIMEOUT_OVClockFxn);
 8007522:	4b07      	ldr	r3, [pc, #28]	@ (8007540 <UDHAL_TIMEOUT_init+0x28>)
 8007524:	2200      	movs	r2, #0
	protocolTimeoutHandle = osTimerCreate(osTimer(timeout),osTimerPeriodic,NULL);
 8007526:	2101      	movs	r1, #1
 8007528:	4668      	mov	r0, sp
	osTimerDef(timeout,UDHAL_TIMEOUT_OVClockFxn);
 800752a:	e9cd 3200 	strd	r3, r2, [sp]
	protocolTimeoutHandle = osTimerCreate(osTimer(timeout),osTimerPeriodic,NULL);
 800752e:	f7fd f9f9 	bl	8004924 <osTimerCreate>
 8007532:	4b04      	ldr	r3, [pc, #16]	@ (8007544 <UDHAL_TIMEOUT_init+0x2c>)
 8007534:	6018      	str	r0, [r3, #0]
}
 8007536:	b003      	add	sp, #12
 8007538:	f85d fb04 	ldr.w	pc, [sp], #4
 800753c:	2000057c 	.word	0x2000057c
 8007540:	08007515 	.word	0x08007515
 8007544:	20004978 	.word	0x20004978

08007548 <UART_Init>:

UART_HandleTypeDef huart1;
uint8_t UART_OFF = 0x00;

void UART_Init()
{
 8007548:	b510      	push	{r4, lr}
	  huart1.Instance = USART1;
 800754a:	480b      	ldr	r0, [pc, #44]	@ (8007578 <UART_Init+0x30>)
 800754c:	4c0b      	ldr	r4, [pc, #44]	@ (800757c <UART_Init+0x34>)
	  huart1.Init.BaudRate = 115200;
	  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800754e:	2300      	movs	r3, #0
	  huart1.Init.BaudRate = 115200;
 8007550:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
	  huart1.Init.StopBits = UART_STOPBITS_1;
	  huart1.Init.Parity = UART_PARITY_NONE;
	  huart1.Init.Mode = UART_MODE_TX_RX;
 8007554:	220c      	movs	r2, #12
	  huart1.Init.BaudRate = 115200;
 8007556:	e9c0 4100 	strd	r4, r1, [r0]
	  huart1.Init.StopBits = UART_STOPBITS_1;
 800755a:	e9c0 3302 	strd	r3, r3, [r0, #8]
	  huart1.Init.Mode = UART_MODE_TX_RX;
 800755e:	e9c0 3204 	strd	r3, r2, [r0, #16]
	  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
	  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8007562:	e9c0 3306 	strd	r3, r3, [r0, #24]
	  if (HAL_UART_Init(&huart1) != HAL_OK)
 8007566:	f7fd f903 	bl	8004770 <HAL_UART_Init>
 800756a:	b900      	cbnz	r0, 800756e <UART_Init+0x26>
	  {
	    Error_Handler();
	  }
}
 800756c:	bd10      	pop	{r4, pc}
 800756e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	    Error_Handler();
 8007572:	f7f9 ba8d 	b.w	8000a90 <Error_Handler>
 8007576:	bf00      	nop
 8007578:	20004980 	.word	0x20004980
 800757c:	40011000 	.word	0x40011000

08007580 <memset>:
 8007580:	4402      	add	r2, r0
 8007582:	4603      	mov	r3, r0
 8007584:	4293      	cmp	r3, r2
 8007586:	d100      	bne.n	800758a <memset+0xa>
 8007588:	4770      	bx	lr
 800758a:	f803 1b01 	strb.w	r1, [r3], #1
 800758e:	e7f9      	b.n	8007584 <memset+0x4>

08007590 <_reclaim_reent>:
 8007590:	4b29      	ldr	r3, [pc, #164]	@ (8007638 <_reclaim_reent+0xa8>)
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	4283      	cmp	r3, r0
 8007596:	b570      	push	{r4, r5, r6, lr}
 8007598:	4604      	mov	r4, r0
 800759a:	d04b      	beq.n	8007634 <_reclaim_reent+0xa4>
 800759c:	69c3      	ldr	r3, [r0, #28]
 800759e:	b1ab      	cbz	r3, 80075cc <_reclaim_reent+0x3c>
 80075a0:	68db      	ldr	r3, [r3, #12]
 80075a2:	b16b      	cbz	r3, 80075c0 <_reclaim_reent+0x30>
 80075a4:	2500      	movs	r5, #0
 80075a6:	69e3      	ldr	r3, [r4, #28]
 80075a8:	68db      	ldr	r3, [r3, #12]
 80075aa:	5959      	ldr	r1, [r3, r5]
 80075ac:	2900      	cmp	r1, #0
 80075ae:	d13b      	bne.n	8007628 <_reclaim_reent+0x98>
 80075b0:	3504      	adds	r5, #4
 80075b2:	2d80      	cmp	r5, #128	@ 0x80
 80075b4:	d1f7      	bne.n	80075a6 <_reclaim_reent+0x16>
 80075b6:	69e3      	ldr	r3, [r4, #28]
 80075b8:	4620      	mov	r0, r4
 80075ba:	68d9      	ldr	r1, [r3, #12]
 80075bc:	f000 f864 	bl	8007688 <_free_r>
 80075c0:	69e3      	ldr	r3, [r4, #28]
 80075c2:	6819      	ldr	r1, [r3, #0]
 80075c4:	b111      	cbz	r1, 80075cc <_reclaim_reent+0x3c>
 80075c6:	4620      	mov	r0, r4
 80075c8:	f000 f85e 	bl	8007688 <_free_r>
 80075cc:	6961      	ldr	r1, [r4, #20]
 80075ce:	b111      	cbz	r1, 80075d6 <_reclaim_reent+0x46>
 80075d0:	4620      	mov	r0, r4
 80075d2:	f000 f859 	bl	8007688 <_free_r>
 80075d6:	69e1      	ldr	r1, [r4, #28]
 80075d8:	b111      	cbz	r1, 80075e0 <_reclaim_reent+0x50>
 80075da:	4620      	mov	r0, r4
 80075dc:	f000 f854 	bl	8007688 <_free_r>
 80075e0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80075e2:	b111      	cbz	r1, 80075ea <_reclaim_reent+0x5a>
 80075e4:	4620      	mov	r0, r4
 80075e6:	f000 f84f 	bl	8007688 <_free_r>
 80075ea:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80075ec:	b111      	cbz	r1, 80075f4 <_reclaim_reent+0x64>
 80075ee:	4620      	mov	r0, r4
 80075f0:	f000 f84a 	bl	8007688 <_free_r>
 80075f4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80075f6:	b111      	cbz	r1, 80075fe <_reclaim_reent+0x6e>
 80075f8:	4620      	mov	r0, r4
 80075fa:	f000 f845 	bl	8007688 <_free_r>
 80075fe:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007600:	b111      	cbz	r1, 8007608 <_reclaim_reent+0x78>
 8007602:	4620      	mov	r0, r4
 8007604:	f000 f840 	bl	8007688 <_free_r>
 8007608:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800760a:	b111      	cbz	r1, 8007612 <_reclaim_reent+0x82>
 800760c:	4620      	mov	r0, r4
 800760e:	f000 f83b 	bl	8007688 <_free_r>
 8007612:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007614:	b111      	cbz	r1, 800761c <_reclaim_reent+0x8c>
 8007616:	4620      	mov	r0, r4
 8007618:	f000 f836 	bl	8007688 <_free_r>
 800761c:	6a23      	ldr	r3, [r4, #32]
 800761e:	b14b      	cbz	r3, 8007634 <_reclaim_reent+0xa4>
 8007620:	4620      	mov	r0, r4
 8007622:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007626:	4718      	bx	r3
 8007628:	680e      	ldr	r6, [r1, #0]
 800762a:	4620      	mov	r0, r4
 800762c:	f000 f82c 	bl	8007688 <_free_r>
 8007630:	4631      	mov	r1, r6
 8007632:	e7bb      	b.n	80075ac <_reclaim_reent+0x1c>
 8007634:	bd70      	pop	{r4, r5, r6, pc}
 8007636:	bf00      	nop
 8007638:	20000584 	.word	0x20000584

0800763c <__libc_init_array>:
 800763c:	b570      	push	{r4, r5, r6, lr}
 800763e:	4d0d      	ldr	r5, [pc, #52]	@ (8007674 <__libc_init_array+0x38>)
 8007640:	4c0d      	ldr	r4, [pc, #52]	@ (8007678 <__libc_init_array+0x3c>)
 8007642:	1b64      	subs	r4, r4, r5
 8007644:	10a4      	asrs	r4, r4, #2
 8007646:	2600      	movs	r6, #0
 8007648:	42a6      	cmp	r6, r4
 800764a:	d109      	bne.n	8007660 <__libc_init_array+0x24>
 800764c:	4d0b      	ldr	r5, [pc, #44]	@ (800767c <__libc_init_array+0x40>)
 800764e:	4c0c      	ldr	r4, [pc, #48]	@ (8007680 <__libc_init_array+0x44>)
 8007650:	f000 f870 	bl	8007734 <_init>
 8007654:	1b64      	subs	r4, r4, r5
 8007656:	10a4      	asrs	r4, r4, #2
 8007658:	2600      	movs	r6, #0
 800765a:	42a6      	cmp	r6, r4
 800765c:	d105      	bne.n	800766a <__libc_init_array+0x2e>
 800765e:	bd70      	pop	{r4, r5, r6, pc}
 8007660:	f855 3b04 	ldr.w	r3, [r5], #4
 8007664:	4798      	blx	r3
 8007666:	3601      	adds	r6, #1
 8007668:	e7ee      	b.n	8007648 <__libc_init_array+0xc>
 800766a:	f855 3b04 	ldr.w	r3, [r5], #4
 800766e:	4798      	blx	r3
 8007670:	3601      	adds	r6, #1
 8007672:	e7f2      	b.n	800765a <__libc_init_array+0x1e>
 8007674:	08007a38 	.word	0x08007a38
 8007678:	08007a38 	.word	0x08007a38
 800767c:	08007a38 	.word	0x08007a38
 8007680:	08007a3c 	.word	0x08007a3c

08007684 <__retarget_lock_acquire_recursive>:
 8007684:	4770      	bx	lr

08007686 <__retarget_lock_release_recursive>:
 8007686:	4770      	bx	lr

08007688 <_free_r>:
 8007688:	b538      	push	{r3, r4, r5, lr}
 800768a:	4605      	mov	r5, r0
 800768c:	2900      	cmp	r1, #0
 800768e:	d041      	beq.n	8007714 <_free_r+0x8c>
 8007690:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007694:	1f0c      	subs	r4, r1, #4
 8007696:	2b00      	cmp	r3, #0
 8007698:	bfb8      	it	lt
 800769a:	18e4      	addlt	r4, r4, r3
 800769c:	f000 f83e 	bl	800771c <__malloc_lock>
 80076a0:	4a1d      	ldr	r2, [pc, #116]	@ (8007718 <_free_r+0x90>)
 80076a2:	6813      	ldr	r3, [r2, #0]
 80076a4:	b933      	cbnz	r3, 80076b4 <_free_r+0x2c>
 80076a6:	6063      	str	r3, [r4, #4]
 80076a8:	6014      	str	r4, [r2, #0]
 80076aa:	4628      	mov	r0, r5
 80076ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80076b0:	f000 b83a 	b.w	8007728 <__malloc_unlock>
 80076b4:	42a3      	cmp	r3, r4
 80076b6:	d908      	bls.n	80076ca <_free_r+0x42>
 80076b8:	6820      	ldr	r0, [r4, #0]
 80076ba:	1821      	adds	r1, r4, r0
 80076bc:	428b      	cmp	r3, r1
 80076be:	bf01      	itttt	eq
 80076c0:	6819      	ldreq	r1, [r3, #0]
 80076c2:	685b      	ldreq	r3, [r3, #4]
 80076c4:	1809      	addeq	r1, r1, r0
 80076c6:	6021      	streq	r1, [r4, #0]
 80076c8:	e7ed      	b.n	80076a6 <_free_r+0x1e>
 80076ca:	461a      	mov	r2, r3
 80076cc:	685b      	ldr	r3, [r3, #4]
 80076ce:	b10b      	cbz	r3, 80076d4 <_free_r+0x4c>
 80076d0:	42a3      	cmp	r3, r4
 80076d2:	d9fa      	bls.n	80076ca <_free_r+0x42>
 80076d4:	6811      	ldr	r1, [r2, #0]
 80076d6:	1850      	adds	r0, r2, r1
 80076d8:	42a0      	cmp	r0, r4
 80076da:	d10b      	bne.n	80076f4 <_free_r+0x6c>
 80076dc:	6820      	ldr	r0, [r4, #0]
 80076de:	4401      	add	r1, r0
 80076e0:	1850      	adds	r0, r2, r1
 80076e2:	4283      	cmp	r3, r0
 80076e4:	6011      	str	r1, [r2, #0]
 80076e6:	d1e0      	bne.n	80076aa <_free_r+0x22>
 80076e8:	6818      	ldr	r0, [r3, #0]
 80076ea:	685b      	ldr	r3, [r3, #4]
 80076ec:	6053      	str	r3, [r2, #4]
 80076ee:	4408      	add	r0, r1
 80076f0:	6010      	str	r0, [r2, #0]
 80076f2:	e7da      	b.n	80076aa <_free_r+0x22>
 80076f4:	d902      	bls.n	80076fc <_free_r+0x74>
 80076f6:	230c      	movs	r3, #12
 80076f8:	602b      	str	r3, [r5, #0]
 80076fa:	e7d6      	b.n	80076aa <_free_r+0x22>
 80076fc:	6820      	ldr	r0, [r4, #0]
 80076fe:	1821      	adds	r1, r4, r0
 8007700:	428b      	cmp	r3, r1
 8007702:	bf04      	itt	eq
 8007704:	6819      	ldreq	r1, [r3, #0]
 8007706:	685b      	ldreq	r3, [r3, #4]
 8007708:	6063      	str	r3, [r4, #4]
 800770a:	bf04      	itt	eq
 800770c:	1809      	addeq	r1, r1, r0
 800770e:	6021      	streq	r1, [r4, #0]
 8007710:	6054      	str	r4, [r2, #4]
 8007712:	e7ca      	b.n	80076aa <_free_r+0x22>
 8007714:	bd38      	pop	{r3, r4, r5, pc}
 8007716:	bf00      	nop
 8007718:	20004b00 	.word	0x20004b00

0800771c <__malloc_lock>:
 800771c:	4801      	ldr	r0, [pc, #4]	@ (8007724 <__malloc_lock+0x8>)
 800771e:	f7ff bfb1 	b.w	8007684 <__retarget_lock_acquire_recursive>
 8007722:	bf00      	nop
 8007724:	20004afc 	.word	0x20004afc

08007728 <__malloc_unlock>:
 8007728:	4801      	ldr	r0, [pc, #4]	@ (8007730 <__malloc_unlock+0x8>)
 800772a:	f7ff bfac 	b.w	8007686 <__retarget_lock_release_recursive>
 800772e:	bf00      	nop
 8007730:	20004afc 	.word	0x20004afc

08007734 <_init>:
 8007734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007736:	bf00      	nop
 8007738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800773a:	bc08      	pop	{r3}
 800773c:	469e      	mov	lr, r3
 800773e:	4770      	bx	lr

08007740 <_fini>:
 8007740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007742:	bf00      	nop
 8007744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007746:	bc08      	pop	{r3}
 8007748:	469e      	mov	lr, r3
 800774a:	4770      	bx	lr
