

================================================================
== Vitis HLS Report for 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_33_1'
================================================================
* Date:           Tue Apr  5 21:50:55 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        PII-2022-Grazzani-Rogora-Zaffiretti
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.348 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|        ?|  30.000 ns|         ?|    3|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_33_1  |        1|        ?|         1|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     406|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      36|    -|
|Register         |        -|    -|      98|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      98|     442|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+-----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+-----+------------+------------+
    |add_ln33_fu_91_p2   |         +|   0|  0|   38|          31|           1|
    |sub_ln33_fu_112_p2  |         -|   0|  0|   39|           6|          32|
    |and_ln33_fu_134_p2  |       and|   0|  0|   64|          64|          64|
    |icmp_ln33_fu_86_p2  |      icmp|   0|  0|   17|          31|          31|
    |shl_ln33_fu_122_p2  |       shl|   0|  0|  182|           8|          64|
    |ap_enable_pp0       |       xor|   0|  0|    2|           1|           2|
    |xor_ln33_fu_128_p2  |       xor|   0|  0|   64|          64|           2|
    +--------------------+----------+----+---+-----+------------+------------+
    |Total               |          |   0|  0|  406|         205|         196|
    +--------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_50                  |   9|          2|   31|         62|
    |x_assign_3_fu_46         |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   97|        194|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_50                  |  31|   0|   31|          0|
    |x_assign_3_fu_46         |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  98|   0|   98|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  crypto_aead_decrypt.1_Pipeline_VITIS_LOOP_33_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  crypto_aead_decrypt.1_Pipeline_VITIS_LOOP_33_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  crypto_aead_decrypt.1_Pipeline_VITIS_LOOP_33_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  crypto_aead_decrypt.1_Pipeline_VITIS_LOOP_33_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  crypto_aead_decrypt.1_Pipeline_VITIS_LOOP_33_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  crypto_aead_decrypt.1_Pipeline_VITIS_LOOP_33_1|  return value|
|x_assign_1             |   in|   64|     ap_none|                                      x_assign_1|        scalar|
|trunc_ln28_5           |   in|   31|     ap_none|                                    trunc_ln28_5|        scalar|
|x_assign_3_out         |  out|   64|      ap_vld|                                  x_assign_3_out|       pointer|
|x_assign_3_out_ap_vld  |  out|    1|      ap_vld|                                  x_assign_3_out|       pointer|
+-----------------------+-----+-----+------------+------------------------------------------------+--------------+

