spice
* simulating "IMtech_VAC_03" sensor chip

.options debug

.options numdgt 5
.options reltol=1e-4
.parameter piv=0.0001
.parameter ppv=0.02

*.options noincmode
*.options nobypass

*=================================
*.include sensor_chip.ckt
*
* a sensor chip (IMtech_VAC_03)
* this file is part of gnucap-adms
* Copyright (c) 2013 Lars Hedrich, Felix Salfelder
* License: GPLv3+
*

.verilog
include "opvm.core.gc"
include vbgvm.core.gc
include ldovm.core.gc
spice

.SUBCKT ic9 VRo IA1+ IA2+ gnd IA1z IA1o IA1- IA2o IA2- out

Rdummy IA1z out 0.001

x2 vbg2 bvbg vdd gnd vbg102b
x1 vbg2 VRo vrs vdd gnd ldo101b

VDD vdd gnd 5.0
VSS gnd vss 2.0
Xop1 IA1o IA1+ IA1- vdd vss op103b
Xop2 IA2o IA2+ IA2- vdd vss op103b
.ends ic9


.verilog
include sensorvm.core.gc
spice
***


VSSEXT 0 1 0.0
Vpin v_pin 0 pulse iv=piv pv=ppv rise=20m
Xsensor1 0 IA2+ VRo IA1+ 0 v_pin DRUCKSENSOR
Xdruck VRo IA1+ IA2+ 0 IA1o IA1o IA1- IA2o iA2- output ic9
R4 1 iA2- 10k
R3 iA2- IA2o 1k
R2 IA2o IA1- 1k
R5 iA2- IA1- 50k
R6 1 IA1o 150k
R1 IA1- IA1o 10k

*=================================
.list

.print dc
+ v(v_pin)
+ v(nodes)
+ dxm(0) gmin(0) damp(0)

.dc Vpin 10e-9 10e-9 0 trace=v > sensor_net_debug.out

.dc Vpin 1e-8 1000 * 1.3 > sensor_net_dc.out

.print tran v(v_pin) v(output) gmin(0) damp(0) control(0)
+ v(ia1+) v(ia1-)
+ T(Xsensor1.DR2) v(Xsensor1.DR2.t1)
* + v(nodes)


.options reltol=1e-4
.store tran v(output)

*.tr 0.000005 80m trace=alltime
.tr 0 80m 10m trace=n > sensor_chip_tr.out echo

.measure vout at(probe="v(output)" x=40m)
.mstat
.status notime

.end
