<html><body>
<pre>
 
cpldfit:  version K.31                              Xilinx Inc.
                                  Fitter Report
Design Name: Contador                            Date: 10-25-2017,  2:02PM
Device Used: XC9572XL-5-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
8  /72  ( 11%) 19  /360  (  5%) 14 /216 (  6%)   4  /72  (  6%) 5  /34  ( 15%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           5/18        7/54       14/90       1/ 9
FB2           2/18        6/54        4/90       1/ 9
FB3           1/18        1/54        1/90       1/ 9
FB4           0/18        0/54        0/90       0/ 7
             -----       -----       -----      -----    
              8/72       14/216      19/360      3/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'Clock' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    1           1    |  I/O              :     4      28
Output        :    3           3    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total      5           5

** Power Data **

There are 8 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - The signal(s) 'JK_2/Q_aux' are in combinational feedback loops.
   These signals may cause hazards/glitches. Apply the NOREDUCE parameter to the
   hazard reduction circuitry.
   Timing analysis of paths involving this node may be inaccurate or incomplete.
WARNING:Cpld - The signal(s) 'JK_0/Q_aux' are in combinational feedback loops.
   These signals may cause hazards/glitches. Apply the NOREDUCE parameter to the
   hazard reduction circuitry.
   Timing analysis of paths involving this node may be inaccurate or incomplete.
*************************  Summary of Mapped Logic  ************************

** 3 Outputs **

Signal                      Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                        Pts   Inps          No.  Type    Use     Mode Rate State
Salida<2>                   3     4     FB1_2   1    I/O     O       STD  FAST RESET
Salida<0>                   2     4     FB2_2   35   I/O     O       STD  FAST RESET
Salida<1>                   1     1     FB3_2   11   I/O     O       STD  FAST RESET

** 5 Buried Nodes **

Signal                      Total Total Loc     Pwr  Reg Init
Name                        Pts   Inps          Mode State
JK_0/Q_aux                  2     4     FB1_15  STD  
JK_2/Q_aux                  3     4     FB1_16  STD  
JK_1/Q_aux/JK_1/Q_aux_SETF  3     4     FB1_17  STD  
JK_1/Q_aux/JK_1/Q_aux_RSTF  3     4     FB1_18  STD  
JK_1/Q_aux                  2     2     FB2_18  STD  RESET

** 2 Inputs **

Signal                      Loc     Pin  Pin     Pin     
Name                                No.  Type    Use     
Clock                       FB1_9   5~   GCK/I/O GCK
A_D                         FB2_6   37   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               7/47
Number of signals used by logic mapping into function block:  7
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
Salida<2>             3       0     0   2     FB1_2   1     I/O     O
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   2     I/O     
(unused)              0       0     0   5     FB1_6   3     I/O     
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   4     I/O     
(unused)              0       0     0   5     FB1_9   5     GCK/I/O GCK
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  6     GCK/I/O 
(unused)              0       0     0   5     FB1_12        (b)     
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  7     GCK/I/O 
JK_0/Q_aux            2       0     0   3     FB1_15  8     I/O     (b)
JK_2/Q_aux            3       0     0   2     FB1_16        (b)     (b)
JK_1/Q_aux/JK_1/Q_aux_SETF
                      3       0     0   2     FB1_17  9     I/O     (b)
JK_1/Q_aux/JK_1/Q_aux_RSTF
                      3       0     0   2     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_D                4: JK_2/Q_aux         6: Salida<1> 
  2: JK_0/Q_aux         5: Salida<0>          7: Salida<2> 
  3: JK_1/Q_aux       

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Salida<2>            X..XXX.................................. 4
JK_0/Q_aux           XX...XX................................. 4
JK_2/Q_aux           X..XXX.................................. 4
JK_1/Q_aux/JK_1/Q_aux_SETF 
                     X.X.X.X................................. 4
JK_1/Q_aux/JK_1/Q_aux_RSTF 
                     X.X.X.X................................. 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               6/48
Number of signals used by logic mapping into function block:  6
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
Salida<0>             2       0     0   3     FB2_2   35    I/O     O
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     
(unused)              0       0     0   5     FB2_6   37    I/O     I
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   38    I/O     
(unused)              0       0     0   5     FB2_9   39    GSR/I/O 
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  40    GTS/I/O 
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  42    GTS/I/O 
(unused)              0       0     0   5     FB2_15  43    I/O     
(unused)              0       0     0   5     FB2_16        (b)     
(unused)              0       0     0   5     FB2_17  44    I/O     
JK_1/Q_aux            2       0     0   3     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A_D                3: JK_1/Q_aux/JK_1/Q_aux_RSTF   5: Salida<1> 
  2: JK_0/Q_aux         4: JK_1/Q_aux/JK_1/Q_aux_SETF   6: Salida<2> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Salida<0>            XX..XX.................................. 4
JK_1/Q_aux           ..XX.................................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               1/53
Number of signals used by logic mapping into function block:  1
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
Salida<1>             1       0     0   4     FB3_2   11    I/O     O
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   12    I/O     
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   13    I/O     
(unused)              0       0     0   5     FB3_9   14    I/O     
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  18    I/O     
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  19    I/O     
(unused)              0       0     0   5     FB3_15  20    I/O     
(unused)              0       0     0   5     FB3_16  24    I/O     
(unused)              0       0     0   5     FB3_17  22    I/O     
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: JK_1/Q_aux       

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Salida<1>            X....................................... 1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   25    I/O     
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   26    I/O     
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   27    I/O     
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  28    I/O     
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  29    I/O     
(unused)              0       0     0   5     FB4_15  33    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  34    I/O     
(unused)              0       0     0   5     FB4_18        (b)     
*******************************  Equations  ********************************

********** Mapped Logic **********


JK_0/Q_aux <= ((Salida(2) AND Salida(1) AND NOT JK_0/Q_aux AND NOT A_D)
	OR (NOT Salida(2) AND NOT Salida(1) AND NOT JK_0/Q_aux AND A_D));

FDCPE_JK_1/Q_aux: FDCPE port map (JK_1/Q_aux,'0','0',JK_1/Q_aux/JK_1/Q_aux_RSTF,JK_1/Q_aux/JK_1/Q_aux_SETF);


JK_1/Q_aux/JK_1/Q_aux_RSTF <= ((Salida(2) AND JK_1/Q_aux AND NOT A_D)
	OR (NOT Salida(2) AND NOT Salida(0) AND A_D)
	OR (NOT Salida(2) AND JK_1/Q_aux AND A_D));


JK_1/Q_aux/JK_1/Q_aux_SETF <= ((Salida(2) AND Salida(0) AND A_D)
	OR (Salida(2) AND NOT JK_1/Q_aux AND NOT A_D)
	OR (Salida(0) AND NOT JK_1/Q_aux AND A_D));


JK_2/Q_aux <= ((Salida(1) AND NOT JK_2/Q_aux)
	OR (Salida(0) AND NOT JK_2/Q_aux AND A_D)
	OR (NOT Salida(0) AND NOT JK_2/Q_aux AND NOT A_D));

FDCPE_Salida0: FDCPE port map (Salida(0),Salida_D(0),Clock,'0','0');
Salida_D(0) <= ((Salida(2) AND Salida(1) AND NOT JK_0/Q_aux AND NOT A_D)
	OR (NOT Salida(2) AND NOT Salida(1) AND NOT JK_0/Q_aux AND A_D));

FDCPE_Salida1: FDCPE port map (Salida(1),JK_1/Q_aux,Clock,'0','0');

FDCPE_Salida2: FDCPE port map (Salida(2),Salida_D(2),Clock,'0','0');
Salida_D(2) <= ((Salida(1) AND NOT JK_2/Q_aux)
	OR (Salida(0) AND NOT JK_2/Q_aux AND A_D)
	OR (NOT Salida(0) AND NOT JK_2/Q_aux AND NOT A_D));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-5-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9572XL-5-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 Salida<2>                        23 GND                           
  2 KPR                              24 KPR                           
  3 KPR                              25 KPR                           
  4 KPR                              26 KPR                           
  5 Clock                            27 KPR                           
  6 KPR                              28 KPR                           
  7 KPR                              29 KPR                           
  8 KPR                              30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 Salida<1>                        33 KPR                           
 12 KPR                              34 KPR                           
 13 KPR                              35 Salida<0>                     
 14 KPR                              36 KPR                           
 15 TDI                              37 A_D                           
 16 TMS                              38 KPR                           
 17 TCK                              39 KPR                           
 18 KPR                              40 KPR                           
 19 KPR                              41 VCC                           
 20 KPR                              42 KPR                           
 21 VCC                              43 KPR                           
 22 KPR                              44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-5-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
