{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572670469961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572670469966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 01 21:54:29 2019 " "Processing started: Fri Nov 01 21:54:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572670469966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572670469966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divider -c divider " "Command: quartus_map --read_settings_files=on --write_settings_files=off divider -c divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572670469966 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572670470294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572670470294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftlne.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftlne.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftlne " "Found entity 1: shiftlne" {  } { { "shiftlne.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw4/shiftlne.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572670478382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572670478382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downcount.sv 1 1 " "Found 1 design units, including 1 entities, in source file downcount.sv" { { "Info" "ISGN_ENTITY_NAME" "1 downcount " "Found entity 1: downcount" {  } { { "downcount.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw4/downcount.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572670478383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572670478383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdff.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxdff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxdff " "Found entity 1: muxdff" {  } { { "muxdff.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw4/muxdff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572670478384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572670478384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regne.sv 1 1 " "Found 1 design units, including 1 entities, in source file regne.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regne " "Found entity 1: regne" {  } { { "regne.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw4/regne.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572670478385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572670478385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y divider.sv(10) " "Verilog HDL Declaration information at divider.sv(10): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "divider.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw4/divider.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572670478387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.sv 2 2 " "Found 2 design units, including 2 entities, in source file divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw4/divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572670478387 ""} { "Info" "ISGN_ENTITY_NAME" "2 divider_testbench " "Found entity 2: divider_testbench" {  } { { "divider.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw4/divider.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572670478387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572670478387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_modified.sv 2 2 " "Found 2 design units, including 2 entities, in source file divider_modified.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider_modified " "Found entity 1: divider_modified" {  } { { "divider_modified.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw4/divider_modified.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572670478389 ""} { "Info" "ISGN_ENTITY_NAME" "2 divider_modified_testbench " "Found entity 2: divider_modified_testbench" {  } { { "divider_modified.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw4/divider_modified.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572670478389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572670478389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft " "Found entity 1: shiftLeft" {  } { { "shiftLeft.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw4/shiftLeft.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572670478390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572670478390 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divider " "Elaborating entity \"divider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572670478414 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 divider.sv(83) " "Verilog HDL assignment warning at divider.sv(83): truncated value with size 32 to match size of target (9)" {  } { { "divider.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw4/divider.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572670478416 "|divider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 divider.sv(87) " "Verilog HDL assignment warning at divider.sv(87): truncated value with size 32 to match size of target (8)" {  } { { "divider.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw4/divider.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572670478416 "|divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regne regne:RegB " "Elaborating entity \"regne\" for hierarchy \"regne:RegB\"" {  } { { "divider.sv" "RegB" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw4/divider.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572670478438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftlne shiftlne:ShiftR " "Elaborating entity \"shiftlne\" for hierarchy \"shiftlne:ShiftR\"" {  } { { "divider.sv" "ShiftR" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw4/divider.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572670478439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxdff muxdff:FF_R0 " "Elaborating entity \"muxdff\" for hierarchy \"muxdff:FF_R0\"" {  } { { "divider.sv" "FF_R0" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw4/divider.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572670478441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downcount downcount:Counter " "Elaborating entity \"downcount\" for hierarchy \"downcount:Counter\"" {  } { { "divider.sv" "Counter" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw4/divider.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572670478442 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 downcount.sv(11) " "Verilog HDL assignment warning at downcount.sv(11): truncated value with size 32 to match size of target (3)" {  } { { "downcount.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw4/downcount.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572670478443 "|divider|downcount:Counter"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1572670478793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572670478868 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw4/output_files/divider.map.smsg " "Generated suppressed messages file C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw4/output_files/divider.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572670479027 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572670479172 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572670479172 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572670479242 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572670479242 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572670479242 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572670479242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572670479275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 01 21:54:39 2019 " "Processing ended: Fri Nov 01 21:54:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572670479275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572670479275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572670479275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572670479275 ""}
