{
  "title": "GitHub Verilog Languages Daily Trending",
  "description": "Daily Trending of Verilog Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Wed, 02 Oct 2024 13:26:51 GMT",
  "items": [
    {
      "title": "analogdevicesinc/hdl",
      "url": "https://github.com/analogdevicesinc/hdl",
      "description": "HDL libraries and projects",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,495",
      "forks": "1,508",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/2684236?s=40&v=4",
          "name": "rkutty",
          "url": "https://github.com/rkutty"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/5145146?s=40&v=4",
          "name": "acostina",
          "url": "https://github.com/acostina"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6555884?s=40&v=4",
          "name": "ronagyl",
          "url": "https://github.com/ronagyl"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/32593?s=40&v=4",
          "name": "larsclausen",
          "url": "https://github.com/larsclausen"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/13637582?s=40&v=4",
          "name": "AndreiGrozav",
          "url": "https://github.com/AndreiGrozav"
        }
      ]
    },
    {
      "title": "alexforencich/verilog-ethernet",
      "url": "https://github.com/alexforencich/verilog-ethernet",
      "description": "Verilog Ethernet components for FPGA implementation",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "2,234",
      "forks": "688",
      "addStars": "4",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/508807?s=40&v=4",
          "name": "alexforencich",
          "url": "https://github.com/alexforencich"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/48435475?s=40&v=4",
          "name": "lomotos10",
          "url": "https://github.com/lomotos10"
        }
      ]
    },
    {
      "title": "SI-RISCV/e200_opensource",
      "url": "https://github.com/SI-RISCV/e200_opensource",
      "description": "Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "2,612",
      "forks": "1,009",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/26473536?s=40&v=4",
          "name": "zhenbohu",
          "url": "https://github.com/zhenbohu"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/30426085?s=40&v=4",
          "name": "SI-RISCV",
          "url": "https://github.com/SI-RISCV"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/27196665?s=40&v=4",
          "name": "dzj1995",
          "url": "https://github.com/dzj1995"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/9566476?s=40&v=4",
          "name": "myron2009",
          "url": "https://github.com/myron2009"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/27195024?s=40&v=4",
          "name": "dengtianchuan",
          "url": "https://github.com/dengtianchuan"
        }
      ]
    },
    {
      "title": "YosysHQ/picorv32",
      "url": "https://github.com/YosysHQ/picorv32",
      "description": "PicoRV32 - A Size-Optimized RISC-V CPU",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "3,078",
      "forks": "749",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/619764?s=40&v=4",
          "name": "cliffordwolf",
          "url": "https://github.com/cliffordwolf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/70348?s=40&v=4",
          "name": "wallclimber21",
          "url": "https://github.com/wallclimber21"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2194902?s=40&v=4",
          "name": "olofk",
          "url": "https://github.com/olofk"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/3416?s=40&v=4",
          "name": "thoughtpolice",
          "url": "https://github.com/thoughtpolice"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1768286?s=40&v=4",
          "name": "ldoolitt",
          "url": "https://github.com/ldoolitt"
        }
      ]
    },
    {
      "title": "The-OpenROAD-Project/OpenROAD",
      "url": "https://github.com/The-OpenROAD-Project/OpenROAD",
      "description": "OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,528",
      "forks": "533",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/761514?s=40&v=4",
          "name": "maliberty",
          "url": "https://github.com/maliberty"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/43450810?s=40&v=4",
          "name": "eder-matheus",
          "url": "https://github.com/eder-matheus"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/34749589?s=40&v=4",
          "name": "jjcherry56",
          "url": "https://github.com/jjcherry56"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/46405338?s=40&v=4",
          "name": "gadfort",
          "url": "https://github.com/gadfort"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/56893454?s=40&v=4",
          "name": "osamahammad21",
          "url": "https://github.com/osamahammad21"
        }
      ]
    },
    {
      "title": "chipsalliance/synlig",
      "url": "https://github.com/chipsalliance/synlig",
      "description": "SystemVerilog support for Yosys",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "160",
      "forks": "21",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/11210823?s=40&v=4",
          "name": "kamilrakoczy",
          "url": "https://github.com/kamilrakoczy"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/4888536?s=40&v=4",
          "name": "mglb",
          "url": "https://github.com/mglb"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/54976862?s=40&v=4",
          "name": "rkapuscik",
          "url": "https://github.com/rkapuscik"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/8438531?s=40&v=4",
          "name": "tgorochowik",
          "url": "https://github.com/tgorochowik"
        }
      ]
    },
    {
      "title": "sheldonucr/ucr-eecs168-lab",
      "url": "https://github.com/sheldonucr/ucr-eecs168-lab",
      "description": "The lab schedules for EECS168 at UC Riverside",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "474",
      "forks": "32",
      "addStars": "2",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/16601970?s=40&v=4",
          "name": "craje92",
          "url": "https://github.com/craje92"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/33165412?s=40&v=4",
          "name": "hzhou012",
          "url": "https://github.com/hzhou012"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/22084012?s=40&v=4",
          "name": "hzhouplus",
          "url": "https://github.com/hzhouplus"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/22083843?s=40&v=4",
          "name": "psythefirst",
          "url": "https://github.com/psythefirst"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/49456654?s=40&v=4",
          "name": "jinweizhang001",
          "url": "https://github.com/jinweizhang001"
        }
      ]
    }
  ]
}