{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 482,
    "design__inferred_latch__count": 0,
    "design__instance__count": 1196,
    "design__instance__area": 14689.1,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 15,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 21,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.000461542047560215,
    "power__switching__total": 0.00021435874805320054,
    "power__leakage__total": 9.977856763043746e-09,
    "power__total": 0.0006759107345715165,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.078082,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.078082,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.34472,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 4.590945,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.34472,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 4.590945,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 202,
    "design__max_fanout_violation__count": 21,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": 0.141576,
    "clock__skew__worst_setup": 0.051878,
    "timing__hold__ws": 0.119907,
    "timing__setup__ws": -1.037868,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": -5.126879,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": -1.037868,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.119907,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 21,
    "timing__setup_r2r__ws": -1.037868,
    "timing__setup_r2r_vio__count": 21,
    "design__die__bbox": "0.0 0.0 161.0 111.52",
    "design__core__bbox": "2.76 2.72 158.24 108.8",
    "design__io": 45,
    "design__die__area": 17954.7,
    "design__core__area": 16493.3,
    "design__instance__count__stdcell": 1195,
    "design__instance__area__stdcell": 9263.88,
    "design__instance__count__macros": 1,
    "design__instance__area__macros": 5425.2,
    "design__instance__utilization": 0.890608,
    "design__instance__utilization__stdcell": 0.836988,
    "design__power_grid_violation__count__net:VPWR": 90,
    "design__power_grid_violation__count__net:VGND": 90,
    "design__power_grid_violation__count": 180,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 28990,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 108,
    "antenna__violating__nets": 2,
    "antenna__violating__pins": 2,
    "route__antenna_violation__count": 2,
    "route__net": 885,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 2670,
    "route__wirelength__iter:1": 36561,
    "route__drc_errors__iter:2": 1610,
    "route__wirelength__iter:2": 36094,
    "route__drc_errors__iter:3": 1214,
    "route__wirelength__iter:3": 35802,
    "route__drc_errors__iter:4": 755,
    "route__wirelength__iter:4": 35834,
    "route__drc_errors__iter:5": 605,
    "route__wirelength__iter:5": 35858,
    "route__drc_errors__iter:6": 543,
    "route__wirelength__iter:6": 35865,
    "route__drc_errors__iter:7": 524,
    "route__wirelength__iter:7": 35889,
    "route__drc_errors__iter:8": 487,
    "route__wirelength__iter:8": 35853,
    "route__drc_errors__iter:9": 348,
    "route__wirelength__iter:9": 35834,
    "route__drc_errors__iter:10": 148,
    "route__wirelength__iter:10": 35733,
    "route__drc_errors__iter:11": 97,
    "route__wirelength__iter:11": 35751,
    "route__drc_errors__iter:12": 86,
    "route__wirelength__iter:12": 35758,
    "route__drc_errors__iter:13": 82,
    "route__wirelength__iter:13": 35760,
    "route__drc_errors__iter:14": 82,
    "route__wirelength__iter:14": 35760,
    "route__drc_errors__iter:15": 82,
    "route__wirelength__iter:15": 35760,
    "route__drc_errors__iter:16": 81,
    "route__wirelength__iter:16": 35773,
    "route__drc_errors__iter:17": 81,
    "route__wirelength__iter:17": 35773,
    "route__drc_errors__iter:18": 81,
    "route__wirelength__iter:18": 35773,
    "route__drc_errors__iter:19": 66,
    "route__wirelength__iter:19": 35793,
    "route__drc_errors__iter:20": 44,
    "route__wirelength__iter:20": 35807,
    "route__drc_errors__iter:21": 44,
    "route__wirelength__iter:21": 35807,
    "route__drc_errors__iter:22": 42,
    "route__wirelength__iter:22": 35818,
    "route__drc_errors__iter:23": 37,
    "route__wirelength__iter:23": 35832,
    "route__drc_errors__iter:24": 37,
    "route__wirelength__iter:24": 35832,
    "route__drc_errors__iter:25": 37,
    "route__wirelength__iter:25": 35832,
    "route__drc_errors__iter:26": 37,
    "route__wirelength__iter:26": 35832,
    "route__drc_errors__iter:27": 37,
    "route__wirelength__iter:27": 35832,
    "route__drc_errors__iter:28": 15,
    "route__wirelength__iter:28": 35828,
    "route__drc_errors__iter:29": 14,
    "route__wirelength__iter:29": 35828,
    "route__drc_errors__iter:30": 14,
    "route__wirelength__iter:30": 35828,
    "route__drc_errors__iter:31": 14,
    "route__wirelength__iter:31": 35828,
    "route__drc_errors__iter:32": 14,
    "route__wirelength__iter:32": 35828,
    "route__drc_errors__iter:33": 14,
    "route__wirelength__iter:33": 35828,
    "route__drc_errors__iter:34": 14,
    "route__wirelength__iter:34": 35828,
    "route__drc_errors__iter:35": 14,
    "route__wirelength__iter:35": 35828,
    "route__drc_errors__iter:36": 14,
    "route__wirelength__iter:36": 35828,
    "route__drc_errors__iter:37": 14,
    "route__wirelength__iter:37": 35828,
    "route__drc_errors__iter:38": 14,
    "route__wirelength__iter:38": 35828,
    "route__drc_errors__iter:39": 14,
    "route__wirelength__iter:39": 35828,
    "route__drc_errors__iter:40": 9,
    "route__wirelength__iter:40": 35975,
    "route__drc_errors__iter:41": 9,
    "route__wirelength__iter:41": 35975,
    "route__drc_errors__iter:42": 9,
    "route__wirelength__iter:42": 35975,
    "route__drc_errors__iter:43": 9,
    "route__wirelength__iter:43": 35975,
    "route__drc_errors__iter:44": 9,
    "route__wirelength__iter:44": 35975,
    "route__drc_errors__iter:45": 9,
    "route__wirelength__iter:45": 35975,
    "route__drc_errors__iter:46": 5,
    "route__wirelength__iter:46": 35973,
    "route__drc_errors__iter:47": 1,
    "route__wirelength__iter:47": 36098,
    "route__drc_errors__iter:48": 1,
    "route__wirelength__iter:48": 36098,
    "route__drc_errors__iter:49": 0,
    "route__wirelength__iter:49": 36115,
    "route__drc_errors": 0,
    "route__wirelength": 36115,
    "route__vias": 8189,
    "route__vias__singlecut": 8189,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 7,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 532.55,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 19,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 166,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 21,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.121514,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.121514,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.945165,
    "timing__setup__ws__corner:nom_ss_100C_1v60": -0.785333,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": -2.930902,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": -0.785333,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.945165,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 7,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -0.785333,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 7,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 19,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 21,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.059195,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.059195,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.123864,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.168886,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.123864,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 6.545782,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 19,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 12,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 21,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.069825,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.069825,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.339007,
    "timing__setup__ws__corner:min_tt_025C_1v80": 4.745889,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.339007,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 4.745889,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 19,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 135,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 21,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.111713,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.111713,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.920087,
    "timing__setup__ws__corner:min_ss_100C_1v60": -0.542288,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": -1.456689,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": -0.542288,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.920087,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 4,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -0.542288,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 4,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 19,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 21,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.051878,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.051878,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.119907,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 5.208095,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.119907,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 6.658185,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 19,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 17,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 21,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.094385,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.094385,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.351687,
    "timing__setup__ws__corner:max_tt_025C_1v80": 4.413368,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.351687,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 4.413368,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 19,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 202,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 21,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.141576,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.141576,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.956471,
    "timing__setup__ws__corner:max_ss_100C_1v60": -1.037868,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": -5.126879,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": -1.037868,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.956471,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 10,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -1.037868,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 10,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 19,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 4,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 21,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.073406,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.073406,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.128827,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 5.144022,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.128827,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 6.423456,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 19,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 19,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.7998,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 2.86844e-05,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000196131,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000246767,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 3.49755e-05,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000246767,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 2.87e-05,
    "ir__drop__worst": 0.000196,
    "magic__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}