// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/09/2020 18:00:15"

// 
// Device: Altera EP2C70F896C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	A_REG,
	RUN,
	AUTO,
	CLK,
	DATA_MEM_OUT,
	INST_MEM_OUT,
	ABC,
	ALU_OUT,
	B_REG,
	counterchk,
	inst_mem_addr,
	RF_A_READ_PORT,
	RF_B_READ_PORT,
	RF_W_ADDR,
	RF_W_DATA);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
output 	[7:0] A_REG;
input 	RUN;
input 	AUTO;
input 	CLK;
input 	[15:0] DATA_MEM_OUT;
input 	[15:0] INST_MEM_OUT;
output 	[15:0] ABC;
output 	[7:0] ALU_OUT;
output 	[7:0] B_REG;
output 	[3:0] counterchk;
output 	[9:0] inst_mem_addr;
output 	[7:0] RF_A_READ_PORT;
output 	[7:0] RF_B_READ_PORT;
output 	[2:0] RF_W_ADDR;
output 	[7:0] RF_W_DATA;

// Design Ports Information
// A_REG[7]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A_REG[6]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A_REG[5]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A_REG[4]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A_REG[3]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A_REG[2]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A_REG[1]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A_REG[0]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST_MEM_OUT[15]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[14]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[13]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[12]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[11]	=>  Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[10]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[9]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[8]	=>  Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[7]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[6]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[5]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[4]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[3]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[2]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[1]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[0]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ABC[15]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[14]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[13]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[12]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[11]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[10]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[9]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[8]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[7]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[5]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[4]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[3]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[2]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[1]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[0]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OUT[7]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OUT[6]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OUT[5]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OUT[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OUT[3]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OUT[2]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OUT[1]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OUT[0]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// B_REG[7]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// B_REG[6]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// B_REG[5]	=>  Location: PIN_F28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// B_REG[4]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// B_REG[3]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// B_REG[2]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// B_REG[1]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// B_REG[0]	=>  Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counterchk[3]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counterchk[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counterchk[1]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counterchk[0]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst_mem_addr[9]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst_mem_addr[8]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst_mem_addr[7]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst_mem_addr[6]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst_mem_addr[5]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst_mem_addr[4]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst_mem_addr[3]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst_mem_addr[2]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst_mem_addr[1]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst_mem_addr[0]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_A_READ_PORT[7]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_A_READ_PORT[6]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_A_READ_PORT[5]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_A_READ_PORT[4]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_A_READ_PORT[3]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_A_READ_PORT[2]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_A_READ_PORT[1]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_A_READ_PORT[0]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_B_READ_PORT[7]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_B_READ_PORT[6]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_B_READ_PORT[5]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_B_READ_PORT[4]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_B_READ_PORT[3]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_B_READ_PORT[2]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_B_READ_PORT[1]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_B_READ_PORT[0]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_ADDR[2]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_ADDR[1]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_ADDR[0]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_DATA[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_DATA[6]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_DATA[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_DATA[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_DATA[3]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_DATA[2]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_DATA[1]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_DATA[0]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_OUT[15]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[7]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[14]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[6]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[13]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[5]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[12]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[4]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[11]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[3]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[10]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[2]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[9]	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[1]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[8]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[0]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK	=>  Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUTO	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RUN	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst|ALU|neg_a[1]~2_combout ;
wire \inst|ALU|neg_a[2]~4_combout ;
wire \inst|ALU|neg_a[4]~8_combout ;
wire \inst|ALU|neg_b[1]~2_combout ;
wire \inst|ALU|neg_b[4]~8_combout ;
wire \inst3|Add0~2_combout ;
wire \inst3|Add0~9_combout ;
wire \inst3|Add0~45_combout ;
wire \inst3|Add0~51_combout ;
wire \inst3|Add0~54_combout ;
wire \inst3|Add0~57_combout ;
wire \inst3|Add0~60_combout ;
wire \inst3|Add0~63_combout ;
wire \inst3|Add0~66_combout ;
wire \inst3|Add0~69_combout ;
wire \inst3|Add0~76 ;
wire \inst3|Add0~79 ;
wire \inst3|Add0~78_combout ;
wire \inst3|Add0~82 ;
wire \inst3|Add0~81_combout ;
wire \inst3|Add0~84 ;
wire \inst3|Add0~83_combout ;
wire \inst3|Add0~86 ;
wire \inst3|Add0~85_combout ;
wire \inst3|Add0~88 ;
wire \inst3|Add0~87_combout ;
wire \inst3|Add0~89_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \inst|RF|Read_DataB[7]~2_combout ;
wire \inst|RF|Read_DataA[7]~2_combout ;
wire \inst|RF|Read_DataA[6]~7_combout ;
wire \inst|RF|Read_DataA[6]~8_combout ;
wire \inst|RF|Read_DataA[5]~12_combout ;
wire \inst|RF|Read_DataA[3]~22_combout ;
wire \inst|RF|Read_DataA[3]~23_combout ;
wire \inst|RF|Read_DataA[1]~30_combout ;
wire \inst|RF|Read_DataA[1]~31_combout ;
wire \inst|RF|Read_DataA[1]~32_combout ;
wire \inst|RF|Read_DataB[4]~12_combout ;
wire \inst|RF|Read_DataB[3]~17_combout ;
wire \inst|RF|Read_DataB[3]~18_combout ;
wire \inst|MUX_B|Mux4~0_combout ;
wire \inst|MUX_B|Mux4~1_combout ;
wire \inst|RF|Read_DataB[2]~23_combout ;
wire \inst|RF|Read_DataB[2]~24_combout ;
wire \inst|RF|Read_DataB[1]~25_combout ;
wire \inst|RF|Read_DataB[1]~26_combout ;
wire \inst|RF|Read_DataB[1]~27_combout ;
wire \inst|RF|Read_DataB[0]~31_combout ;
wire \inst|MUX_B|Mux7~0_combout ;
wire \inst|MULT_SEL_A|Output[5]~19_combout ;
wire \inst|MULT_SEL_A|Output[4]~24_combout ;
wire \inst|MULT_SEL_A|Output[3]~31_combout ;
wire \inst|MULT_SEL_A|Output[2]~37_combout ;
wire \inst|MULT_SEL_A|Output[1]~43_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ;
wire \inst|RF|reg4~1_combout ;
wire \inst|RF|reg0~1_combout ;
wire \inst3|Add0~47_combout ;
wire \inst3|Add0~53_combout ;
wire \inst3|Add0~56_combout ;
wire \inst3|Equal2~3_combout ;
wire \inst3|Add0~59_combout ;
wire \inst3|Add0~80_combout ;
wire \inst3|Equal2~7_combout ;
wire \inst3|Add0~91_combout ;
wire \inst3|Add0~92_combout ;
wire \inst3|Add0~93_combout ;
wire \inst3|Equal2~8_combout ;
wire \inst3|Mux35~0_combout ;
wire \inst|RF|reg3~3_combout ;
wire \inst|RF|reg4~3_combout ;
wire \inst|RF|reg7~4_combout ;
wire \inst|RF|reg2~5_combout ;
wire \inst|RF|reg3~6_combout ;
wire \inst|RF|reg4~6_combout ;
wire \inst|RF|reg0~6_combout ;
wire \inst|RF|reg6~6_combout ;
wire \inst|RF|reg1~7_combout ;
wire \inst|RF|reg2~7_combout ;
wire \inst|RF|reg0~7_combout ;
wire \inst|RF|reg5~8_combout ;
wire \inst|RF|reg1~8_combout ;
wire \inst|RF|reg7~8_combout ;
wire \inst|RF|reg4~8_combout ;
wire \inst|RF|reg0~8_combout ;
wire \inst|RF|reg5~9_combout ;
wire \inst|ALU|Mux0~0_combout ;
wire \inst|ALU|Mux0~1_combout ;
wire \inst|ALU|Mux0~2_combout ;
wire \inst|ALU|Mux0~3_combout ;
wire \inst|ALU|Mux0~4_combout ;
wire \inst|ALU|Mux3~0_combout ;
wire \inst|ALU|Mux3~1_combout ;
wire \inst|ALU|Mux3~2_combout ;
wire \inst|ALU|Mux5~1_combout ;
wire \inst|ALU|Mux6~0_combout ;
wire \inst|ALU|Mux6~1_combout ;
wire \inst|ALU|Mux6~2_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~8_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \inst3|Equal2~10_combout ;
wire \inst3|Add0~94_combout ;
wire \inst3|Add0~95_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~15_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~21_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~24_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~26_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~27_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~28_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~29_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \AUTO~combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ;
wire \CLK~combout ;
wire \inst2|CLK~0_combout ;
wire \RUN~combout ;
wire \inst2|CLK~combout ;
wire \inst2|CLK~clkctrl_outclk ;
wire \inst3|RST~feeder_combout ;
wire \inst3|RST~regout ;
wire \altera_reserved_tck~combout ;
wire \altera_reserved_tdi~combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \inst|REG_PC|Address[0]~10_combout ;
wire \inst|REG_PC|Address[0]~11 ;
wire \inst|REG_PC|Address[1]~12_combout ;
wire \inst|REG_PC|Address[1]~13 ;
wire \inst|REG_PC|Address[2]~14_combout ;
wire \inst|REG_PC|Address[2]~15 ;
wire \inst|REG_PC|Address[3]~16_combout ;
wire \inst|REG_PC|Address[3]~17 ;
wire \inst|REG_PC|Address[4]~18_combout ;
wire \inst|REG_PC|Address[4]~19 ;
wire \inst|REG_PC|Address[5]~20_combout ;
wire \inst|REG_PC|Address[5]~21 ;
wire \inst|REG_PC|Address[6]~22_combout ;
wire \inst|REG_PC|Address[6]~23 ;
wire \inst|REG_PC|Address[7]~24_combout ;
wire \inst|REG_PC|Address[7]~25 ;
wire \inst|REG_PC|Address[8]~26_combout ;
wire \inst|REG_PC|Address[8]~27 ;
wire \inst|REG_PC|Address[9]~28_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \~GND~combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \inst|inst7|Q~3_combout ;
wire \inst3|PC_EN~0_combout ;
wire \inst3|PC_EN~regout ;
wire \inst|inst7|Q[1]~1_combout ;
wire \inst|inst7|Q~0_combout ;
wire \inst|inst7|Q~2_combout ;
wire \inst3|Mux35~2_combout ;
wire \inst3|Mux31~0_combout ;
wire \inst3|OAP[0]~0_combout ;
wire \inst3|Mux81~0_combout ;
wire \inst3|Add0~8_combout ;
wire \inst3|Add0~71_combout ;
wire \inst3|Add0~68_combout ;
wire \inst3|Add0~62_combout ;
wire \inst3|Add0~1 ;
wire \inst3|Add0~3 ;
wire \inst3|Add0~4_combout ;
wire \inst3|Add0~6_combout ;
wire \inst3|Add0~5 ;
wire \inst3|Add0~10 ;
wire \inst3|Add0~13 ;
wire \inst3|Add0~15_combout ;
wire \inst3|Add0~17_combout ;
wire \inst3|Add0~16 ;
wire \inst3|Add0~18_combout ;
wire \inst3|Add0~20_combout ;
wire \inst3|Add0~19 ;
wire \inst3|Add0~22 ;
wire \inst3|Add0~25 ;
wire \inst3|Add0~28 ;
wire \inst3|Add0~30_combout ;
wire \inst3|Add0~32_combout ;
wire \inst3|Add0~31 ;
wire \inst3|Add0~33_combout ;
wire \inst3|Add0~35_combout ;
wire \inst3|Add0~34 ;
wire \inst3|Add0~36_combout ;
wire \inst3|Add0~38_combout ;
wire \inst3|Add0~37 ;
wire \inst3|Add0~39_combout ;
wire \inst3|Add0~41_combout ;
wire \inst3|Add0~40 ;
wire \inst3|Add0~42_combout ;
wire \inst3|Add0~44_combout ;
wire \inst3|Add0~43 ;
wire \inst3|Add0~46 ;
wire \inst3|Add0~48_combout ;
wire \inst3|Add0~50_combout ;
wire \inst3|Add0~49 ;
wire \inst3|Add0~52 ;
wire \inst3|Add0~55 ;
wire \inst3|Add0~58 ;
wire \inst3|Add0~61 ;
wire \inst3|Add0~64 ;
wire \inst3|Add0~67 ;
wire \inst3|Add0~70 ;
wire \inst3|Add0~72_combout ;
wire \inst3|Add0~74_combout ;
wire \inst3|Add0~73 ;
wire \inst3|Add0~75_combout ;
wire \inst3|Add0~77_combout ;
wire \inst3|Equal2~6_combout ;
wire \inst3|Add0~65_combout ;
wire \inst3|Equal2~5_combout ;
wire \inst3|Add0~24_combout ;
wire \inst3|Add0~26_combout ;
wire \inst3|Add0~27_combout ;
wire \inst3|Add0~29_combout ;
wire \inst3|Add0~21_combout ;
wire \inst3|Add0~23_combout ;
wire \inst3|Equal2~1_combout ;
wire \inst3|Equal2~2_combout ;
wire \inst3|Add0~12_combout ;
wire \inst3|Add0~14_combout ;
wire \inst3|Equal2~0_combout ;
wire \inst3|Equal2~4_combout ;
wire \inst3|Equal2~9_combout ;
wire \inst3|Add0~0_combout ;
wire \inst3|Add0~7_combout ;
wire \inst3|Equal4~0_combout ;
wire \inst3|Selector2~0_combout ;
wire \inst3|RF_EN~regout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \inst|inst7|Q~6_combout ;
wire \inst|RF|reg2[2]~0_combout ;
wire \inst|RF|reg2~9_combout ;
wire \inst|RF|reg2[2]~2_combout ;
wire \inst|inst7|Q~7_combout ;
wire \inst|RF|reg3[3]~0_combout ;
wire \inst|RF|reg3~9_combout ;
wire \inst|RF|reg3[3]~2_combout ;
wire \inst|inst7|Q~12_combout ;
wire \inst|RF|Read_DataB[0]~32_combout ;
wire \inst|RF|reg7[3]~0_combout ;
wire \inst|RF|reg7~9_combout ;
wire \inst|RF|reg7[3]~2_combout ;
wire \inst|RF|reg4[6]~0_combout ;
wire \inst|RF|reg4~9_combout ;
wire \inst|RF|reg4[6]~2_combout ;
wire \inst|RF|reg6~9_combout ;
wire \inst|RF|reg6[3]~2_combout ;
wire \inst|RF|Read_DataB[0]~29_combout ;
wire \inst|inst7|Q~13_combout ;
wire \inst|RF|Read_DataB[0]~30_combout ;
wire \inst3|Mux35~1_combout ;
wire \inst|MUX_B|Mux7~1_combout ;
wire \inst|inst7|Q~4_combout ;
wire \inst3|Mux48~0_combout ;
wire \inst3|WideNor0~0_combout ;
wire \inst3|OAP[0]~1_combout ;
wire \inst3|Mux47~0_combout ;
wire \inst3|Mux47~1_combout ;
wire \inst3|Mux47~2_combout ;
wire \inst|ALU|Mux15~0_combout ;
wire \inst|ALU|Mux15~1_combout ;
wire \inst|REG_A|Q~8_combout ;
wire \inst3|Mux39~0_combout ;
wire \inst3|Mux39~1_combout ;
wire \inst3|LDA~regout ;
wire \inst|REG_A|Q[6]~1_combout ;
wire \inst|RF|Read_DataB[0]~39_combout ;
wire \inst|inst7|Q~16_combout ;
wire \inst|ALU|temp~0_combout ;
wire \inst|ALU|Mux1~0_combout ;
wire \inst|ALU|Mux1~0clkctrl_outclk ;
wire \inst3|Mux49~0_combout ;
wire \inst|inst7|Q~11_combout ;
wire \inst|MUX_B|Mux6~0_combout ;
wire \inst|RF|reg3~8_combout ;
wire \inst|RF|reg2~8_combout ;
wire \inst|RF|Read_DataB[1]~28_combout ;
wire \inst|MUX_B|Mux6~1_combout ;
wire \inst|MULT_SEL_A|Output[1]~42_combout ;
wire \inst|RF|Read_DataB[1]~35_combout ;
wire \inst|MULT_SEL_A|Output[1]~41_combout ;
wire \inst|MULT_SEL_A|Output[4]~25_combout ;
wire \inst|MULT_SEL_A|Output[1]~44_combout ;
wire \inst|RF|reg6~8_combout ;
wire \inst|inst7|Q~9_combout ;
wire \inst|RF|Read_DataA[1]~33_combout ;
wire \inst|inst7|Q~10_combout ;
wire \inst|RF|Read_DataA[1]~34_combout ;
wire \inst|MULT_SEL_A|Output[1]~40_combout ;
wire \inst|REG_A|Q~7_combout ;
wire \inst|inst7|Q~14_combout ;
wire \inst|RF|reg4~7_combout ;
wire \inst|RF|reg6~7_combout ;
wire \inst|RF|Read_DataB[2]~21_combout ;
wire \inst|RF|reg7~7_combout ;
wire \inst|RF|Read_DataB[2]~22_combout ;
wire \inst|RF|Read_DataB[2]~34_combout ;
wire \inst|MULT_SEL_A|Output[2]~35_combout ;
wire \inst|MUX_B|Mux5~0_combout ;
wire \inst|MUX_B|Mux5~1_combout ;
wire \inst|ALU|neg_b[0]~1_cout ;
wire \inst|ALU|neg_b[1]~3 ;
wire \inst|ALU|neg_b[2]~4_combout ;
wire \inst|MULT_SEL_A|Output[2]~36_combout ;
wire \inst|MULT_SEL_A|Output[2]~38_combout ;
wire \inst|REG_A|Q~6_combout ;
wire \inst|RF|reg1[3]~0_combout ;
wire \inst|RF|reg1~6_combout ;
wire \inst|RF|reg1[3]~2_combout ;
wire \inst|inst7|Q~8_combout ;
wire \inst|RF|Read_DataA[3]~20_combout ;
wire \inst|RF|reg7~6_combout ;
wire \inst|RF|reg5[6]~0_combout ;
wire \inst|RF|reg5~6_combout ;
wire \inst|RF|reg5[6]~2_combout ;
wire \inst|RF|Read_DataA[3]~21_combout ;
wire \inst|RF|Read_DataA[3]~24_combout ;
wire \inst|MULT_SEL_A|Output[3]~28_combout ;
wire \inst|REG_A|Q~5_combout ;
wire \inst|RF|reg3~5_combout ;
wire \inst|RF|reg0[0]~0_combout ;
wire \inst|RF|reg0~5_combout ;
wire \inst|RF|reg0[0]~2_combout ;
wire \inst|RF|reg1~5_combout ;
wire \inst|RF|Read_DataB[4]~14_combout ;
wire \inst|RF|Read_DataB[4]~15_combout ;
wire \inst|RF|reg7~5_combout ;
wire \inst|RF|reg5~5_combout ;
wire \inst|RF|Read_DataB[4]~13_combout ;
wire \inst|RF|Read_DataB[4]~16_combout ;
wire \inst|MUX_B|Mux3~0_combout ;
wire \inst|RF|reg4~5_combout ;
wire \inst|RF|Read_DataA[4]~17_combout ;
wire \inst|RF|reg6~5_combout ;
wire \inst|RF|Read_DataA[4]~18_combout ;
wire \inst|RF|Read_DataA[4]~15_combout ;
wire \inst|RF|Read_DataA[4]~16_combout ;
wire \inst|RF|Read_DataA[4]~19_combout ;
wire \inst|MULT_SEL_A|Output[4]~21_combout ;
wire \inst|ALU|Mux5~0_combout ;
wire \inst|ALU|Mux5~2_combout ;
wire \inst|RF|reg0~9_combout ;
wire \inst|RF|Read_DataA[0]~37_combout ;
wire \inst|RF|Read_DataA[0]~38_combout ;
wire \inst|RF|reg1~9_combout ;
wire \inst|RF|Read_DataA[0]~35_combout ;
wire \inst|RF|Read_DataA[0]~36_combout ;
wire \inst|RF|Read_DataA[0]~39_combout ;
wire \inst|ALU|neg_a[0]~1_cout ;
wire \inst|ALU|neg_a[1]~3 ;
wire \inst|ALU|neg_a[2]~5 ;
wire \inst|ALU|neg_a[3]~6_combout ;
wire \inst|ALU|Mux4~1_combout ;
wire \inst|ALU|neg_b[2]~5 ;
wire \inst|ALU|neg_b[3]~6_combout ;
wire \inst|ALU|Mux4~0_combout ;
wire \inst|ALU|Mux4~2_combout ;
wire \inst|MULT_SEL_A|Output[4]~23_combout ;
wire \inst|MULT_SEL_A|Output[4]~22_combout ;
wire \inst|MULT_SEL_A|Output[4]~26_combout ;
wire \inst|REG_A|Q~4_combout ;
wire \inst|RF|reg2~4_combout ;
wire \inst|RF|reg0~4_combout ;
wire \inst|RF|Read_DataB[5]~10_combout ;
wire \inst|RF|Read_DataB[5]~11_combout ;
wire \inst|MUX_B|Mux2~0_combout ;
wire \inst|RF|reg3~4_combout ;
wire \inst|RF|reg1~4_combout ;
wire \inst|RF|Read_DataA[5]~10_combout ;
wire \inst|RF|reg5~4_combout ;
wire \inst|RF|Read_DataA[5]~11_combout ;
wire \inst|RF|reg6~4_combout ;
wire \inst|RF|Read_DataA[5]~13_combout ;
wire \inst|RF|Read_DataA[5]~14_combout ;
wire \inst|MULT_SEL_A|Output[5]~16_combout ;
wire \inst|REG_A|Q~3_combout ;
wire \inst|RF|reg1~3_combout ;
wire \inst|RF|Read_DataA[6]~5_combout ;
wire \inst|RF|reg5~3_combout ;
wire \inst|RF|Read_DataA[6]~6_combout ;
wire \inst|RF|Read_DataA[6]~9_combout ;
wire \inst|RF|reg6~3_combout ;
wire \inst|RF|Read_DataB[6]~4_combout ;
wire \inst|RF|reg7~3_combout ;
wire \inst|RF|Read_DataB[6]~5_combout ;
wire \inst|RF|reg2~3_combout ;
wire \inst|RF|reg0~3_combout ;
wire \inst|RF|Read_DataB[6]~6_combout ;
wire \inst|RF|Read_DataB[6]~7_combout ;
wire \inst|MUX_B|Mux1~0_combout ;
wire \inst|MULT_SEL_A|Output[6]~11_combout ;
wire \inst|REG_A|Q~2_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~7_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \inst|inst7|Q~5_combout ;
wire \inst|RF|reg6[3]~0_combout ;
wire \inst|RF|reg6~1_combout ;
wire \inst|RF|reg2~1_combout ;
wire \inst|RF|Read_DataA[7]~3_combout ;
wire \inst|RF|reg5~1_combout ;
wire \inst|RF|reg1~1_combout ;
wire \inst|RF|reg3~1_combout ;
wire \inst|RF|Read_DataA[7]~0_combout ;
wire \inst|RF|Read_DataA[7]~1_combout ;
wire \inst|RF|Read_DataA[7]~4_combout ;
wire \inst|RF|Read_DataB[7]~3_combout ;
wire \inst|RF|Read_DataB[7]~0_combout ;
wire \inst|RF|reg7~1_combout ;
wire \inst|RF|Read_DataB[7]~1_combout ;
wire \inst|MUX_B|Mux0~0_combout ;
wire \inst|MULT_SEL_A|Output[7]~6_combout ;
wire \inst|ALU|neg_b[3]~7 ;
wire \inst|ALU|neg_b[4]~9 ;
wire \inst|ALU|neg_b[5]~11 ;
wire \inst|ALU|neg_b[6]~13 ;
wire \inst|ALU|neg_b[7]~14_combout ;
wire \inst|MULT_SEL_A|Output[7]~7_combout ;
wire \inst|ALU|neg_a[3]~7 ;
wire \inst|ALU|neg_a[4]~9 ;
wire \inst|ALU|neg_a[5]~11 ;
wire \inst|ALU|neg_a[6]~13 ;
wire \inst|ALU|neg_a[7]~14_combout ;
wire \inst|MULT_SEL_A|Output[7]~8_combout ;
wire \inst|MULT_SEL_A|Output[7]~9_combout ;
wire \inst|MULT_SEL_A|Output[7]~46_combout ;
wire \inst|REG_A|Q~0_combout ;
wire \inst|inst7|Q~15_combout ;
wire \inst|MULT_SEL_A|Output[7]~10_combout ;
wire \inst|MULT_SEL_A|Output[6]~14_combout ;
wire \inst|ALU|neg_b[6]~12_combout ;
wire \inst|ALU|Mux2~0_combout ;
wire \inst|ALU|neg_a[5]~10_combout ;
wire \inst|ALU|Mux2~1_combout ;
wire \inst|ALU|Mux2~2_combout ;
wire \inst|MULT_SEL_A|Output[6]~12_combout ;
wire \inst|ALU|neg_a[6]~12_combout ;
wire \inst|MULT_SEL_A|Output[6]~13_combout ;
wire \inst|MULT_SEL_A|Output[6]~47_combout ;
wire \inst|MULT_SEL_A|Output[6]~15_combout ;
wire \inst|ALU|neg_b[5]~10_combout ;
wire \inst|MULT_SEL_A|Output[5]~17_combout ;
wire \inst|MULT_SEL_A|Output[5]~18_combout ;
wire \inst|MULT_SEL_A|Output[5]~48_combout ;
wire \inst|MULT_SEL_A|Output[5]~20_combout ;
wire \inst|MULT_SEL_A|Output[4]~27_combout ;
wire \inst|MULT_SEL_A|Output[3]~30_combout ;
wire \inst|RF|Read_DataB[3]~19_combout ;
wire \inst|RF|reg2~6_combout ;
wire \inst|RF|Read_DataB[3]~20_combout ;
wire \inst|RF|Read_DataB[3]~33_combout ;
wire \inst|MULT_SEL_A|Output[3]~29_combout ;
wire \inst|MULT_SEL_A|Output[3]~32_combout ;
wire \inst|MULT_SEL_A|Output[3]~33_combout ;
wire \inst|MULT_SEL_A|Output[2]~34_combout ;
wire \inst|MULT_SEL_A|Output[2]~39_combout ;
wire \inst|MULT_SEL_A|Output[1]~45_combout ;
wire \inst|ALU|Mux15~2_combout ;
wire \inst3|Add0~11_combout ;
wire \inst3|counterchk[3]~feeder_combout ;
wire \inst|RF|reg3~7_combout ;
wire \inst|RF|Read_DataA[2]~25_combout ;
wire \inst|RF|reg5~7_combout ;
wire \inst|RF|Read_DataA[2]~26_combout ;
wire \inst|RF|Read_DataA[2]~27_combout ;
wire \inst|RF|Read_DataA[2]~28_combout ;
wire \inst|RF|Read_DataA[2]~29_combout ;
wire \inst|RF|Read_DataB[7]~36_combout ;
wire \inst|RF|Read_DataB[6]~37_combout ;
wire \inst|RF|reg4~4_combout ;
wire \inst|RF|Read_DataB[5]~8_combout ;
wire \inst|RF|Read_DataB[5]~9_combout ;
wire \inst|RF|Read_DataB[5]~38_combout ;
wire \altera_reserved_tms~combout ;
wire \altera_internal_jtag~TDO ;
wire [7:0] \inst|REG_A|Q ;
wire [3:0] \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [4:0] \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [7:0] \inst|ALU|carry ;
wire [9:0] \inst|REG_PC|Address ;
wire [15:0] \inst|inst7|Q ;
wire [15:0] \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [15:0] \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [4:0] \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [15:0] \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [9:0] \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [4:0] \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [3:0] \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [7:0] \inst|RF|reg7 ;
wire [7:0] \inst|RF|reg6 ;
wire [7:0] \inst|RF|reg5 ;
wire [7:0] \inst|RF|reg4 ;
wire [7:0] \inst|RF|reg3 ;
wire [7:0] \inst|RF|reg2 ;
wire [7:0] \inst|RF|reg1 ;
wire [7:0] \inst|RF|reg0 ;
wire [15:0] \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [15:0] \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [4:0] \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [15:0] \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [9:0] \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [31:0] \inst3|fetch ;
wire [3:0] \inst3|counterchk ;
wire [31:0] \inst3|available ;
wire [2:0] \inst3|OAP ;
wire [31:0] \inst3|Count ;
wire [1:0] \inst3|B_SEL ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [6:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;

wire [3:0] \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [3:0] \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [3:0] \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [3:0] \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [3:0] \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [3:0] \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [3:0] \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [3:0] \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [3:0] \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [3:0] \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [3:0] \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [3:0] \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [3:0] \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [3:0] \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [3:0] \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [3:0] \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;

assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [2];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [3];

assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [2];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [3];

assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [2];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [3];

assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [2];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [3];

assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [2];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [3];

assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [2];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [3];

assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3];

assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3];

assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3];

assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3];

assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [2];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [3];

assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [2];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [3];

assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [2];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [3];

assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [2];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [3];

assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [2];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [3];

assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [2];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [3];

// Location: LCCOMB_X49_Y48_N12
cycloneii_lcell_comb \inst|ALU|neg_a[1]~2 (
// Equation(s):
// \inst|ALU|neg_a[1]~2_combout  = (\inst|RF|Read_DataA[1]~34_combout  & ((\inst|ALU|neg_a[0]~1_cout ) # (GND))) # (!\inst|RF|Read_DataA[1]~34_combout  & (!\inst|ALU|neg_a[0]~1_cout ))
// \inst|ALU|neg_a[1]~3  = CARRY((\inst|RF|Read_DataA[1]~34_combout ) # (!\inst|ALU|neg_a[0]~1_cout ))

	.dataa(\inst|RF|Read_DataA[1]~34_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|ALU|neg_a[0]~1_cout ),
	.combout(\inst|ALU|neg_a[1]~2_combout ),
	.cout(\inst|ALU|neg_a[1]~3 ));
// synopsys translate_off
defparam \inst|ALU|neg_a[1]~2 .lut_mask = 16'hA5AF;
defparam \inst|ALU|neg_a[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N14
cycloneii_lcell_comb \inst|ALU|neg_a[2]~4 (
// Equation(s):
// \inst|ALU|neg_a[2]~4_combout  = (\inst|RF|Read_DataA[2]~29_combout  & (!\inst|ALU|neg_a[1]~3  & VCC)) # (!\inst|RF|Read_DataA[2]~29_combout  & (\inst|ALU|neg_a[1]~3  $ (GND)))
// \inst|ALU|neg_a[2]~5  = CARRY((!\inst|RF|Read_DataA[2]~29_combout  & !\inst|ALU|neg_a[1]~3 ))

	.dataa(\inst|RF|Read_DataA[2]~29_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|ALU|neg_a[1]~3 ),
	.combout(\inst|ALU|neg_a[2]~4_combout ),
	.cout(\inst|ALU|neg_a[2]~5 ));
// synopsys translate_off
defparam \inst|ALU|neg_a[2]~4 .lut_mask = 16'h5A05;
defparam \inst|ALU|neg_a[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N18
cycloneii_lcell_comb \inst|ALU|neg_a[4]~8 (
// Equation(s):
// \inst|ALU|neg_a[4]~8_combout  = (\inst|RF|Read_DataA[4]~19_combout  & (!\inst|ALU|neg_a[3]~7  & VCC)) # (!\inst|RF|Read_DataA[4]~19_combout  & (\inst|ALU|neg_a[3]~7  $ (GND)))
// \inst|ALU|neg_a[4]~9  = CARRY((!\inst|RF|Read_DataA[4]~19_combout  & !\inst|ALU|neg_a[3]~7 ))

	.dataa(\inst|RF|Read_DataA[4]~19_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|ALU|neg_a[3]~7 ),
	.combout(\inst|ALU|neg_a[4]~8_combout ),
	.cout(\inst|ALU|neg_a[4]~9 ));
// synopsys translate_off
defparam \inst|ALU|neg_a[4]~8 .lut_mask = 16'h5A05;
defparam \inst|ALU|neg_a[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N8
cycloneii_lcell_comb \inst|ALU|neg_b[1]~2 (
// Equation(s):
// \inst|ALU|neg_b[1]~2_combout  = (\inst|MUX_B|Mux6~1_combout  & ((\inst|ALU|neg_b[0]~1_cout ) # (GND))) # (!\inst|MUX_B|Mux6~1_combout  & (!\inst|ALU|neg_b[0]~1_cout ))
// \inst|ALU|neg_b[1]~3  = CARRY((\inst|MUX_B|Mux6~1_combout ) # (!\inst|ALU|neg_b[0]~1_cout ))

	.dataa(\inst|MUX_B|Mux6~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|ALU|neg_b[0]~1_cout ),
	.combout(\inst|ALU|neg_b[1]~2_combout ),
	.cout(\inst|ALU|neg_b[1]~3 ));
// synopsys translate_off
defparam \inst|ALU|neg_b[1]~2 .lut_mask = 16'hA5AF;
defparam \inst|ALU|neg_b[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N14
cycloneii_lcell_comb \inst|ALU|neg_b[4]~8 (
// Equation(s):
// \inst|ALU|neg_b[4]~8_combout  = (\inst|MUX_B|Mux3~0_combout  & (!\inst|ALU|neg_b[3]~7  & VCC)) # (!\inst|MUX_B|Mux3~0_combout  & (\inst|ALU|neg_b[3]~7  $ (GND)))
// \inst|ALU|neg_b[4]~9  = CARRY((!\inst|MUX_B|Mux3~0_combout  & !\inst|ALU|neg_b[3]~7 ))

	.dataa(\inst|MUX_B|Mux3~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|ALU|neg_b[3]~7 ),
	.combout(\inst|ALU|neg_b[4]~8_combout ),
	.cout(\inst|ALU|neg_b[4]~9 ));
// synopsys translate_off
defparam \inst|ALU|neg_b[4]~8 .lut_mask = 16'h5A05;
defparam \inst|ALU|neg_b[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X55_Y45
cycloneii_ram_block \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\inst2|CLK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc}),
	.portaaddr({\inst|REG_PC|Address [9],\inst|REG_PC|Address [8],\inst|REG_PC|Address [7],\inst|REG_PC|Address [6],\inst|REG_PC|Address [5],\inst|REG_PC|Address [4],\inst|REG_PC|Address [3],\inst|REG_PC|Address [2],\inst|REG_PC|Address [1],\inst|REG_PC|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "instructions.mif";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|altsyncram_s0a2:altsyncram1|ALTSYNCRAM";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 10;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_in_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 4;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 1023;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 1024;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 16;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_write_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 10;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_byte_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 4;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 1023;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 1024;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 16;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M4K";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .safe_write = "err_on_2clk";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000121;
// synopsys translate_on

// Location: M4K_X55_Y44
cycloneii_ram_block \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\inst2|CLK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc}),
	.portaaddr({\inst|REG_PC|Address [9],\inst|REG_PC|Address [8],\inst|REG_PC|Address [7],\inst|REG_PC|Address [6],\inst|REG_PC|Address [5],\inst|REG_PC|Address [4],\inst|REG_PC|Address [3],\inst|REG_PC|Address [2],\inst|REG_PC|Address [1],\inst|REG_PC|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "instructions.mif";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|altsyncram_s0a2:altsyncram1|ALTSYNCRAM";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 10;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_in_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 4;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 1023;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 1024;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 16;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_write_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 10;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_byte_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 4;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 1023;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 1024;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 16;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M4K";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .safe_write = "err_on_2clk";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BF8CC;
// synopsys translate_on

// Location: M4K_X55_Y43
cycloneii_ram_block \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\inst2|CLK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc}),
	.portaaddr({\inst|REG_PC|Address [9],\inst|REG_PC|Address [8],\inst|REG_PC|Address [7],\inst|REG_PC|Address [6],\inst|REG_PC|Address [5],\inst|REG_PC|Address [4],\inst|REG_PC|Address [3],\inst|REG_PC|Address [2],\inst|REG_PC|Address [1],\inst|REG_PC|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "instructions.mif";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|altsyncram_s0a2:altsyncram1|ALTSYNCRAM";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 10;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_in_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 4;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 1023;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 1024;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_write_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 10;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_byte_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 4;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 1023;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 1024;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M4K";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .safe_write = "err_on_2clk";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000090413;
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N2
cycloneii_lcell_comb \inst3|Add0~2 (
// Equation(s):
// \inst3|Add0~2_combout  = (\inst3|Add0~1  & (((!\inst3|available [0])) # (!\inst3|Count [1]))) # (!\inst3|Add0~1  & (((\inst3|Count [1] & \inst3|available [0])) # (GND)))
// \inst3|Add0~3  = CARRY(((!\inst3|Add0~1 ) # (!\inst3|available [0])) # (!\inst3|Count [1]))

	.dataa(\inst3|Count [1]),
	.datab(\inst3|available [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~1 ),
	.combout(\inst3|Add0~2_combout ),
	.cout(\inst3|Add0~3 ));
// synopsys translate_off
defparam \inst3|Add0~2 .lut_mask = 16'h787F;
defparam \inst3|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N6
cycloneii_lcell_comb \inst3|Add0~9 (
// Equation(s):
// \inst3|Add0~9_combout  = (\inst3|Add0~5  & (((!\inst3|available [0])) # (!\inst3|Count [3]))) # (!\inst3|Add0~5  & (((\inst3|Count [3] & \inst3|available [0])) # (GND)))
// \inst3|Add0~10  = CARRY(((!\inst3|Add0~5 ) # (!\inst3|available [0])) # (!\inst3|Count [3]))

	.dataa(\inst3|Count [3]),
	.datab(\inst3|available [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~5 ),
	.combout(\inst3|Add0~9_combout ),
	.cout(\inst3|Add0~10 ));
// synopsys translate_off
defparam \inst3|Add0~9 .lut_mask = 16'h787F;
defparam \inst3|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N30
cycloneii_lcell_comb \inst3|Add0~45 (
// Equation(s):
// \inst3|Add0~45_combout  = (\inst3|Add0~43  & (((!\inst3|available [0])) # (!\inst3|Count [15]))) # (!\inst3|Add0~43  & (((\inst3|Count [15] & \inst3|available [0])) # (GND)))
// \inst3|Add0~46  = CARRY(((!\inst3|Add0~43 ) # (!\inst3|available [0])) # (!\inst3|Count [15]))

	.dataa(\inst3|Count [15]),
	.datab(\inst3|available [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~43 ),
	.combout(\inst3|Add0~45_combout ),
	.cout(\inst3|Add0~46 ));
// synopsys translate_off
defparam \inst3|Add0~45 .lut_mask = 16'h787F;
defparam \inst3|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N2
cycloneii_lcell_comb \inst3|Add0~51 (
// Equation(s):
// \inst3|Add0~51_combout  = (\inst3|Add0~49  & (((!\inst3|available [0])) # (!\inst3|Count [17]))) # (!\inst3|Add0~49  & (((\inst3|Count [17] & \inst3|available [0])) # (GND)))
// \inst3|Add0~52  = CARRY(((!\inst3|Add0~49 ) # (!\inst3|available [0])) # (!\inst3|Count [17]))

	.dataa(\inst3|Count [17]),
	.datab(\inst3|available [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~49 ),
	.combout(\inst3|Add0~51_combout ),
	.cout(\inst3|Add0~52 ));
// synopsys translate_off
defparam \inst3|Add0~51 .lut_mask = 16'h787F;
defparam \inst3|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N4
cycloneii_lcell_comb \inst3|Add0~54 (
// Equation(s):
// \inst3|Add0~54_combout  = (\inst3|Add0~52  & (\inst3|Count [18] & (\inst3|available [0] & VCC))) # (!\inst3|Add0~52  & ((((\inst3|Count [18] & \inst3|available [0])))))
// \inst3|Add0~55  = CARRY((\inst3|Count [18] & (\inst3|available [0] & !\inst3|Add0~52 )))

	.dataa(\inst3|Count [18]),
	.datab(\inst3|available [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~52 ),
	.combout(\inst3|Add0~54_combout ),
	.cout(\inst3|Add0~55 ));
// synopsys translate_off
defparam \inst3|Add0~54 .lut_mask = 16'h8708;
defparam \inst3|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N6
cycloneii_lcell_comb \inst3|Add0~57 (
// Equation(s):
// \inst3|Add0~57_combout  = (\inst3|Add0~55  & (((!\inst3|available [0])) # (!\inst3|Count [19]))) # (!\inst3|Add0~55  & (((\inst3|Count [19] & \inst3|available [0])) # (GND)))
// \inst3|Add0~58  = CARRY(((!\inst3|Add0~55 ) # (!\inst3|available [0])) # (!\inst3|Count [19]))

	.dataa(\inst3|Count [19]),
	.datab(\inst3|available [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~55 ),
	.combout(\inst3|Add0~57_combout ),
	.cout(\inst3|Add0~58 ));
// synopsys translate_off
defparam \inst3|Add0~57 .lut_mask = 16'h787F;
defparam \inst3|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N8
cycloneii_lcell_comb \inst3|Add0~60 (
// Equation(s):
// \inst3|Add0~60_combout  = (\inst3|Add0~58  & (\inst3|available [0] & (\inst3|Count [20] & VCC))) # (!\inst3|Add0~58  & ((((\inst3|available [0] & \inst3|Count [20])))))
// \inst3|Add0~61  = CARRY((\inst3|available [0] & (\inst3|Count [20] & !\inst3|Add0~58 )))

	.dataa(\inst3|available [0]),
	.datab(\inst3|Count [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~58 ),
	.combout(\inst3|Add0~60_combout ),
	.cout(\inst3|Add0~61 ));
// synopsys translate_off
defparam \inst3|Add0~60 .lut_mask = 16'h8708;
defparam \inst3|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N10
cycloneii_lcell_comb \inst3|Add0~63 (
// Equation(s):
// \inst3|Add0~63_combout  = (\inst3|Add0~61  & (((!\inst3|available [0])) # (!\inst3|Count [21]))) # (!\inst3|Add0~61  & (((\inst3|Count [21] & \inst3|available [0])) # (GND)))
// \inst3|Add0~64  = CARRY(((!\inst3|Add0~61 ) # (!\inst3|available [0])) # (!\inst3|Count [21]))

	.dataa(\inst3|Count [21]),
	.datab(\inst3|available [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~61 ),
	.combout(\inst3|Add0~63_combout ),
	.cout(\inst3|Add0~64 ));
// synopsys translate_off
defparam \inst3|Add0~63 .lut_mask = 16'h787F;
defparam \inst3|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N12
cycloneii_lcell_comb \inst3|Add0~66 (
// Equation(s):
// \inst3|Add0~66_combout  = (\inst3|Add0~64  & (\inst3|available [0] & (\inst3|Count [22] & VCC))) # (!\inst3|Add0~64  & ((((\inst3|available [0] & \inst3|Count [22])))))
// \inst3|Add0~67  = CARRY((\inst3|available [0] & (\inst3|Count [22] & !\inst3|Add0~64 )))

	.dataa(\inst3|available [0]),
	.datab(\inst3|Count [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~64 ),
	.combout(\inst3|Add0~66_combout ),
	.cout(\inst3|Add0~67 ));
// synopsys translate_off
defparam \inst3|Add0~66 .lut_mask = 16'h8708;
defparam \inst3|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N14
cycloneii_lcell_comb \inst3|Add0~69 (
// Equation(s):
// \inst3|Add0~69_combout  = (\inst3|Add0~67  & (((!\inst3|available [0])) # (!\inst3|Count [23]))) # (!\inst3|Add0~67  & (((\inst3|Count [23] & \inst3|available [0])) # (GND)))
// \inst3|Add0~70  = CARRY(((!\inst3|Add0~67 ) # (!\inst3|available [0])) # (!\inst3|Count [23]))

	.dataa(\inst3|Count [23]),
	.datab(\inst3|available [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~67 ),
	.combout(\inst3|Add0~69_combout ),
	.cout(\inst3|Add0~70 ));
// synopsys translate_off
defparam \inst3|Add0~69 .lut_mask = 16'h787F;
defparam \inst3|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N18
cycloneii_lcell_comb \inst3|Add0~75 (
// Equation(s):
// \inst3|Add0~75_combout  = (\inst3|Add0~73  & (((!\inst3|available [0])) # (!\inst3|Count [25]))) # (!\inst3|Add0~73  & (((\inst3|Count [25] & \inst3|available [0])) # (GND)))
// \inst3|Add0~76  = CARRY(((!\inst3|Add0~73 ) # (!\inst3|available [0])) # (!\inst3|Count [25]))

	.dataa(\inst3|Count [25]),
	.datab(\inst3|available [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~73 ),
	.combout(\inst3|Add0~75_combout ),
	.cout(\inst3|Add0~76 ));
// synopsys translate_off
defparam \inst3|Add0~75 .lut_mask = 16'h787F;
defparam \inst3|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N20
cycloneii_lcell_comb \inst3|Add0~78 (
// Equation(s):
// \inst3|Add0~78_combout  = (\inst3|Add0~76  & (\inst3|available [0] & (\inst3|Count [26] & VCC))) # (!\inst3|Add0~76  & ((((\inst3|available [0] & \inst3|Count [26])))))
// \inst3|Add0~79  = CARRY((\inst3|available [0] & (\inst3|Count [26] & !\inst3|Add0~76 )))

	.dataa(\inst3|available [0]),
	.datab(\inst3|Count [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~76 ),
	.combout(\inst3|Add0~78_combout ),
	.cout(\inst3|Add0~79 ));
// synopsys translate_off
defparam \inst3|Add0~78 .lut_mask = 16'h8708;
defparam \inst3|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N22
cycloneii_lcell_comb \inst3|Add0~81 (
// Equation(s):
// \inst3|Add0~81_combout  = (\inst3|Add0~79  & (((!\inst3|Count [27])) # (!\inst3|available [0]))) # (!\inst3|Add0~79  & (((\inst3|available [0] & \inst3|Count [27])) # (GND)))
// \inst3|Add0~82  = CARRY(((!\inst3|Add0~79 ) # (!\inst3|Count [27])) # (!\inst3|available [0]))

	.dataa(\inst3|available [0]),
	.datab(\inst3|Count [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~79 ),
	.combout(\inst3|Add0~81_combout ),
	.cout(\inst3|Add0~82 ));
// synopsys translate_off
defparam \inst3|Add0~81 .lut_mask = 16'h787F;
defparam \inst3|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N24
cycloneii_lcell_comb \inst3|Add0~83 (
// Equation(s):
// \inst3|Add0~83_combout  = (\inst3|Add0~82  & (\inst3|available [0] & (\inst3|Count [28] & VCC))) # (!\inst3|Add0~82  & ((((\inst3|available [0] & \inst3|Count [28])))))
// \inst3|Add0~84  = CARRY((\inst3|available [0] & (\inst3|Count [28] & !\inst3|Add0~82 )))

	.dataa(\inst3|available [0]),
	.datab(\inst3|Count [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~82 ),
	.combout(\inst3|Add0~83_combout ),
	.cout(\inst3|Add0~84 ));
// synopsys translate_off
defparam \inst3|Add0~83 .lut_mask = 16'h8708;
defparam \inst3|Add0~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N26
cycloneii_lcell_comb \inst3|Add0~85 (
// Equation(s):
// \inst3|Add0~85_combout  = (\inst3|Add0~84  & (((!\inst3|Count [29])) # (!\inst3|available [0]))) # (!\inst3|Add0~84  & (((\inst3|available [0] & \inst3|Count [29])) # (GND)))
// \inst3|Add0~86  = CARRY(((!\inst3|Add0~84 ) # (!\inst3|Count [29])) # (!\inst3|available [0]))

	.dataa(\inst3|available [0]),
	.datab(\inst3|Count [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~84 ),
	.combout(\inst3|Add0~85_combout ),
	.cout(\inst3|Add0~86 ));
// synopsys translate_off
defparam \inst3|Add0~85 .lut_mask = 16'h787F;
defparam \inst3|Add0~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N28
cycloneii_lcell_comb \inst3|Add0~87 (
// Equation(s):
// \inst3|Add0~87_combout  = (\inst3|Add0~86  & (\inst3|Count [30] & (\inst3|available [0] & VCC))) # (!\inst3|Add0~86  & ((((\inst3|Count [30] & \inst3|available [0])))))
// \inst3|Add0~88  = CARRY((\inst3|Count [30] & (\inst3|available [0] & !\inst3|Add0~86 )))

	.dataa(\inst3|Count [30]),
	.datab(\inst3|available [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~86 ),
	.combout(\inst3|Add0~87_combout ),
	.cout(\inst3|Add0~88 ));
// synopsys translate_off
defparam \inst3|Add0~87 .lut_mask = 16'h8708;
defparam \inst3|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N30
cycloneii_lcell_comb \inst3|Add0~89 (
// Equation(s):
// \inst3|Add0~89_combout  = \inst3|Add0~88  $ (((\inst3|available [0] & \inst3|Count [31])))

	.dataa(\inst3|available [0]),
	.datab(\inst3|Count [31]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~88 ),
	.combout(\inst3|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~89 .lut_mask = 16'h7878;
defparam \inst3|Add0~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X52_Y38_N9
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]));

// Location: LCFF_X52_Y38_N7
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]));

// Location: LCFF_X52_Y38_N5
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]));

// Location: LCFF_X52_Y38_N3
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]));

// Location: LCFF_X52_Y38_N11
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]));

// Location: M4K_X55_Y38
cycloneii_ram_block \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\inst2|CLK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\inst|REG_A|Q [7],\inst|REG_A|Q [6],\inst|REG_A|Q [5],\inst|REG_A|Q [4],\inst|REG_A|Q [3],\inst|REG_A|Q [2],\inst|REG_A|Q [1],\inst|REG_A|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ALTSYNCRAM";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 10;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_in_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 4;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 1023;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 1024;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_write_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 10;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_byte_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 4;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 1023;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 1024;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M4K";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N2
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h33CC;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N4
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N6
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .lut_mask = 16'hA50A;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N8
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .lut_mask = 16'h3C3F;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N10
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hF00F;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N20
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h33CC;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N24
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hA50A;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N6
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h5A5F;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X55_Y37
cycloneii_ram_block \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\inst2|CLK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\inst|REG_A|Q [7],\inst|REG_A|Q [6],\inst|REG_A|Q [5],\inst|REG_A|Q [4],\inst|REG_A|Q [3],\inst|REG_A|Q [2],\inst|REG_A|Q [1],\inst|REG_A|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ALTSYNCRAM";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 10;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_in_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 4;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 1023;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 1024;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 16;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_write_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 10;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_byte_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 4;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 1023;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 1024;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 16;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M4K";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y40
cycloneii_ram_block \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\inst2|CLK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\inst|REG_A|Q [7],\inst|REG_A|Q [6],\inst|REG_A|Q [5],\inst|REG_A|Q [4],\inst|REG_A|Q [3],\inst|REG_A|Q [2],\inst|REG_A|Q [1],\inst|REG_A|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ALTSYNCRAM";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 10;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_in_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 4;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 1023;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 1024;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 16;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_write_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 10;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_byte_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 4;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 1023;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 1024;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 16;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M4K";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X51_Y43_N17
cycloneii_lcell_ff \inst|RF|reg4[7] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg4~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg4[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg4 [7]));

// Location: LCFF_X52_Y44_N1
cycloneii_lcell_ff \inst|RF|reg0[7] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg0~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg0[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg0 [7]));

// Location: LCCOMB_X51_Y45_N12
cycloneii_lcell_comb \inst|RF|Read_DataB[7]~2 (
// Equation(s):
// \inst|RF|Read_DataB[7]~2_combout  = (\inst|inst7|Q [3] & ((\inst|RF|reg1 [7]) # ((\inst|inst7|Q [4])))) # (!\inst|inst7|Q [3] & (((\inst|RF|reg0 [7] & !\inst|inst7|Q [4]))))

	.dataa(\inst|inst7|Q [3]),
	.datab(\inst|RF|reg1 [7]),
	.datac(\inst|RF|reg0 [7]),
	.datad(\inst|inst7|Q [4]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[7]~2 .lut_mask = 16'hAAD8;
defparam \inst|RF|Read_DataB[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N20
cycloneii_lcell_comb \inst|RF|Read_DataA[7]~2 (
// Equation(s):
// \inst|RF|Read_DataA[7]~2_combout  = (\inst|inst7|Q [7] & (((\inst|inst7|Q [8])))) # (!\inst|inst7|Q [7] & ((\inst|inst7|Q [8] & ((\inst|RF|reg4 [7]))) # (!\inst|inst7|Q [8] & (\inst|RF|reg0 [7]))))

	.dataa(\inst|RF|reg0 [7]),
	.datab(\inst|inst7|Q [7]),
	.datac(\inst|inst7|Q [8]),
	.datad(\inst|RF|reg4 [7]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[7]~2 .lut_mask = 16'hF2C2;
defparam \inst|RF|Read_DataA[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y44_N27
cycloneii_lcell_ff \inst|RF|reg3[6] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg3~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg3[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg3 [6]));

// Location: LCFF_X51_Y43_N29
cycloneii_lcell_ff \inst|RF|reg4[6] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg4~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg4[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg4 [6]));

// Location: LCCOMB_X50_Y44_N18
cycloneii_lcell_comb \inst|RF|Read_DataA[6]~7 (
// Equation(s):
// \inst|RF|Read_DataA[6]~7_combout  = (\inst|inst7|Q [7] & (((\inst|inst7|Q [8])))) # (!\inst|inst7|Q [7] & ((\inst|inst7|Q [8] & ((\inst|RF|reg4 [6]))) # (!\inst|inst7|Q [8] & (\inst|RF|reg0 [6]))))

	.dataa(\inst|RF|reg0 [6]),
	.datab(\inst|inst7|Q [7]),
	.datac(\inst|RF|reg4 [6]),
	.datad(\inst|inst7|Q [8]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[6]~7 .lut_mask = 16'hFC22;
defparam \inst|RF|Read_DataA[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N28
cycloneii_lcell_comb \inst|RF|Read_DataA[6]~8 (
// Equation(s):
// \inst|RF|Read_DataA[6]~8_combout  = (\inst|RF|Read_DataA[6]~7_combout  & ((\inst|RF|reg6 [6]) # ((!\inst|inst7|Q [7])))) # (!\inst|RF|Read_DataA[6]~7_combout  & (((\inst|RF|reg2 [6] & \inst|inst7|Q [7]))))

	.dataa(\inst|RF|reg6 [6]),
	.datab(\inst|RF|Read_DataA[6]~7_combout ),
	.datac(\inst|RF|reg2 [6]),
	.datad(\inst|inst7|Q [7]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[6]~8 .lut_mask = 16'hB8CC;
defparam \inst|RF|Read_DataA[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y45_N9
cycloneii_lcell_ff \inst|RF|reg7[5] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg7~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg7[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg7 [5]));

// Location: LCCOMB_X51_Y45_N6
cycloneii_lcell_comb \inst|RF|Read_DataA[5]~12 (
// Equation(s):
// \inst|RF|Read_DataA[5]~12_combout  = (\inst|inst7|Q [7] & (((\inst|inst7|Q [8])))) # (!\inst|inst7|Q [7] & ((\inst|inst7|Q [8] & ((\inst|RF|reg4 [5]))) # (!\inst|inst7|Q [8] & (\inst|RF|reg0 [5]))))

	.dataa(\inst|inst7|Q [7]),
	.datab(\inst|RF|reg0 [5]),
	.datac(\inst|inst7|Q [8]),
	.datad(\inst|RF|reg4 [5]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[5]~12 .lut_mask = 16'hF4A4;
defparam \inst|RF|Read_DataA[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y44_N15
cycloneii_lcell_ff \inst|RF|reg2[4] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg2~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg2[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg2 [4]));

// Location: LCFF_X51_Y44_N25
cycloneii_lcell_ff \inst|RF|reg3[3] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg3~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg3[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg3 [3]));

// Location: LCFF_X51_Y43_N1
cycloneii_lcell_ff \inst|RF|reg4[3] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg4~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg4[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg4 [3]));

// Location: LCFF_X52_Y44_N27
cycloneii_lcell_ff \inst|RF|reg0[3] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg0[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg0 [3]));

// Location: LCCOMB_X51_Y44_N30
cycloneii_lcell_comb \inst|RF|Read_DataA[3]~22 (
// Equation(s):
// \inst|RF|Read_DataA[3]~22_combout  = (\inst|inst7|Q [7] & (((\inst|inst7|Q [8])))) # (!\inst|inst7|Q [7] & ((\inst|inst7|Q [8] & (\inst|RF|reg4 [3])) # (!\inst|inst7|Q [8] & ((\inst|RF|reg0 [3])))))

	.dataa(\inst|inst7|Q [7]),
	.datab(\inst|RF|reg4 [3]),
	.datac(\inst|RF|reg0 [3]),
	.datad(\inst|inst7|Q [8]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[3]~22 .lut_mask = 16'hEE50;
defparam \inst|RF|Read_DataA[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y45_N9
cycloneii_lcell_ff \inst|RF|reg6[3] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg6~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg6[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg6 [3]));

// Location: LCCOMB_X51_Y44_N16
cycloneii_lcell_comb \inst|RF|Read_DataA[3]~23 (
// Equation(s):
// \inst|RF|Read_DataA[3]~23_combout  = (\inst|inst7|Q [7] & ((\inst|RF|Read_DataA[3]~22_combout  & (\inst|RF|reg6 [3])) # (!\inst|RF|Read_DataA[3]~22_combout  & ((\inst|RF|reg2 [3]))))) # (!\inst|inst7|Q [7] & (((\inst|RF|Read_DataA[3]~22_combout ))))

	.dataa(\inst|RF|reg6 [3]),
	.datab(\inst|RF|reg2 [3]),
	.datac(\inst|inst7|Q [7]),
	.datad(\inst|RF|Read_DataA[3]~22_combout ),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[3]~23 .lut_mask = 16'hAFC0;
defparam \inst|RF|Read_DataA[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y44_N31
cycloneii_lcell_ff \inst|RF|reg1[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg1~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg1[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg1 [2]));

// Location: LCFF_X51_Y46_N23
cycloneii_lcell_ff \inst|RF|reg2[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg2~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg2[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg2 [2]));

// Location: LCFF_X52_Y44_N5
cycloneii_lcell_ff \inst|RF|reg0[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg0~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg0[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg0 [2]));

// Location: LCFF_X52_Y45_N5
cycloneii_lcell_ff \inst|RF|reg5[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg5~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg5[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg5 [1]));

// Location: LCFF_X51_Y43_N21
cycloneii_lcell_ff \inst|RF|reg1[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg1~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg1[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg1 [1]));

// Location: LCCOMB_X52_Y46_N24
cycloneii_lcell_comb \inst|RF|Read_DataA[1]~30 (
// Equation(s):
// \inst|RF|Read_DataA[1]~30_combout  = (\inst|inst7|Q [7] & ((\inst|RF|reg3 [1]) # ((\inst|inst7|Q [8])))) # (!\inst|inst7|Q [7] & (((\inst|RF|reg1 [1] & !\inst|inst7|Q [8]))))

	.dataa(\inst|inst7|Q [7]),
	.datab(\inst|RF|reg3 [1]),
	.datac(\inst|RF|reg1 [1]),
	.datad(\inst|inst7|Q [8]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[1]~30 .lut_mask = 16'hAAD8;
defparam \inst|RF|Read_DataA[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y45_N3
cycloneii_lcell_ff \inst|RF|reg7[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg7~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg7[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg7 [1]));

// Location: LCCOMB_X52_Y46_N10
cycloneii_lcell_comb \inst|RF|Read_DataA[1]~31 (
// Equation(s):
// \inst|RF|Read_DataA[1]~31_combout  = (\inst|RF|Read_DataA[1]~30_combout  & (((\inst|RF|reg7 [1]) # (!\inst|inst7|Q [8])))) # (!\inst|RF|Read_DataA[1]~30_combout  & (\inst|RF|reg5 [1] & ((\inst|inst7|Q [8]))))

	.dataa(\inst|RF|reg5 [1]),
	.datab(\inst|RF|reg7 [1]),
	.datac(\inst|RF|Read_DataA[1]~30_combout ),
	.datad(\inst|inst7|Q [8]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[1]~31 .lut_mask = 16'hCAF0;
defparam \inst|RF|Read_DataA[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y43_N31
cycloneii_lcell_ff \inst|RF|reg4[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg4~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg4[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg4 [1]));

// Location: LCFF_X52_Y44_N23
cycloneii_lcell_ff \inst|RF|reg0[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg0~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg0[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg0 [1]));

// Location: LCCOMB_X52_Y46_N12
cycloneii_lcell_comb \inst|RF|Read_DataA[1]~32 (
// Equation(s):
// \inst|RF|Read_DataA[1]~32_combout  = (\inst|inst7|Q [8] & (((\inst|inst7|Q [7]) # (\inst|RF|reg4 [1])))) # (!\inst|inst7|Q [8] & (\inst|RF|reg0 [1] & (!\inst|inst7|Q [7])))

	.dataa(\inst|inst7|Q [8]),
	.datab(\inst|RF|reg0 [1]),
	.datac(\inst|inst7|Q [7]),
	.datad(\inst|RF|reg4 [1]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[1]~32 .lut_mask = 16'hAEA4;
defparam \inst|RF|Read_DataA[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y45_N7
cycloneii_lcell_ff \inst|RF|reg5[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg5~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg5[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg5 [0]));

// Location: LCCOMB_X53_Y44_N24
cycloneii_lcell_comb \inst|RF|Read_DataB[4]~12 (
// Equation(s):
// \inst|RF|Read_DataB[4]~12_combout  = (\inst|inst7|Q [4] & (((\inst|inst7|Q [3]) # (\inst|RF|reg6 [4])))) # (!\inst|inst7|Q [4] & (\inst|RF|reg4 [4] & (!\inst|inst7|Q [3])))

	.dataa(\inst|inst7|Q [4]),
	.datab(\inst|RF|reg4 [4]),
	.datac(\inst|inst7|Q [3]),
	.datad(\inst|RF|reg6 [4]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[4]~12 .lut_mask = 16'hAEA4;
defparam \inst|RF|Read_DataB[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N18
cycloneii_lcell_comb \inst|RF|Read_DataB[3]~17 (
// Equation(s):
// \inst|RF|Read_DataB[3]~17_combout  = (\inst|inst7|Q [4] & ((\inst|RF|reg6 [3]) # ((\inst|inst7|Q [3])))) # (!\inst|inst7|Q [4] & (((\inst|RF|reg4 [3] & !\inst|inst7|Q [3]))))

	.dataa(\inst|RF|reg6 [3]),
	.datab(\inst|RF|reg4 [3]),
	.datac(\inst|inst7|Q [4]),
	.datad(\inst|inst7|Q [3]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[3]~17 .lut_mask = 16'hF0AC;
defparam \inst|RF|Read_DataB[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N12
cycloneii_lcell_comb \inst|RF|Read_DataB[3]~18 (
// Equation(s):
// \inst|RF|Read_DataB[3]~18_combout  = (\inst|RF|Read_DataB[3]~17_combout  & (((\inst|RF|reg7 [3]) # (!\inst|inst7|Q [3])))) # (!\inst|RF|Read_DataB[3]~17_combout  & (\inst|RF|reg5 [3] & ((\inst|inst7|Q [3]))))

	.dataa(\inst|RF|reg5 [3]),
	.datab(\inst|RF|Read_DataB[3]~17_combout ),
	.datac(\inst|RF|reg7 [3]),
	.datad(\inst|inst7|Q [3]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[3]~18 .lut_mask = 16'hE2CC;
defparam \inst|RF|Read_DataB[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N16
cycloneii_lcell_comb \inst|MUX_B|Mux4~0 (
// Equation(s):
// \inst|MUX_B|Mux4~0_combout  = (\inst3|B_SEL [0] & (\inst|inst7|Q [3])) # (!\inst3|B_SEL [0] & ((\inst|inst7|Q [5])))

	.dataa(\inst|inst7|Q [3]),
	.datab(\inst|inst7|Q [5]),
	.datac(vcc),
	.datad(\inst3|B_SEL [0]),
	.cin(gnd),
	.combout(\inst|MUX_B|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MUX_B|Mux4~0 .lut_mask = 16'hAACC;
defparam \inst|MUX_B|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N26
cycloneii_lcell_comb \inst|MUX_B|Mux4~1 (
// Equation(s):
// \inst|MUX_B|Mux4~1_combout  = (\inst3|B_SEL [0] & (((\inst|MUX_B|Mux4~0_combout )))) # (!\inst3|B_SEL [0] & ((\inst|MUX_B|Mux4~0_combout  & ((\inst|RF|Read_DataB[3]~18_combout ))) # (!\inst|MUX_B|Mux4~0_combout  & (\inst|RF|Read_DataB[3]~20_combout ))))

	.dataa(\inst|RF|Read_DataB[3]~20_combout ),
	.datab(\inst3|B_SEL [0]),
	.datac(\inst|MUX_B|Mux4~0_combout ),
	.datad(\inst|RF|Read_DataB[3]~18_combout ),
	.cin(gnd),
	.combout(\inst|MUX_B|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MUX_B|Mux4~1 .lut_mask = 16'hF2C2;
defparam \inst|MUX_B|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N2
cycloneii_lcell_comb \inst|RF|Read_DataB[2]~23 (
// Equation(s):
// \inst|RF|Read_DataB[2]~23_combout  = (\inst|inst7|Q [4] & (((\inst|inst7|Q [3])))) # (!\inst|inst7|Q [4] & ((\inst|inst7|Q [3] & ((\inst|RF|reg1 [2]))) # (!\inst|inst7|Q [3] & (\inst|RF|reg0 [2]))))

	.dataa(\inst|RF|reg0 [2]),
	.datab(\inst|RF|reg1 [2]),
	.datac(\inst|inst7|Q [4]),
	.datad(\inst|inst7|Q [3]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[2]~23 .lut_mask = 16'hFC0A;
defparam \inst|RF|Read_DataB[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N12
cycloneii_lcell_comb \inst|RF|Read_DataB[2]~24 (
// Equation(s):
// \inst|RF|Read_DataB[2]~24_combout  = (\inst|RF|Read_DataB[2]~23_combout  & (((\inst|RF|reg3 [2]) # (!\inst|inst7|Q [4])))) # (!\inst|RF|Read_DataB[2]~23_combout  & (\inst|RF|reg2 [2] & (\inst|inst7|Q [4])))

	.dataa(\inst|RF|reg2 [2]),
	.datab(\inst|RF|Read_DataB[2]~23_combout ),
	.datac(\inst|inst7|Q [4]),
	.datad(\inst|RF|reg3 [2]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[2]~24 .lut_mask = 16'hEC2C;
defparam \inst|RF|Read_DataB[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N18
cycloneii_lcell_comb \inst|RF|Read_DataB[1]~25 (
// Equation(s):
// \inst|RF|Read_DataB[1]~25_combout  = (\inst|inst7|Q [4] & (((\inst|RF|reg6 [1]) # (\inst|inst7|Q [3])))) # (!\inst|inst7|Q [4] & (\inst|RF|reg4 [1] & ((!\inst|inst7|Q [3]))))

	.dataa(\inst|inst7|Q [4]),
	.datab(\inst|RF|reg4 [1]),
	.datac(\inst|RF|reg6 [1]),
	.datad(\inst|inst7|Q [3]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[1]~25 .lut_mask = 16'hAAE4;
defparam \inst|RF|Read_DataB[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N20
cycloneii_lcell_comb \inst|RF|Read_DataB[1]~26 (
// Equation(s):
// \inst|RF|Read_DataB[1]~26_combout  = (\inst|RF|Read_DataB[1]~25_combout  & (((\inst|RF|reg7 [1]) # (!\inst|inst7|Q [3])))) # (!\inst|RF|Read_DataB[1]~25_combout  & (\inst|RF|reg5 [1] & ((\inst|inst7|Q [3]))))

	.dataa(\inst|RF|reg5 [1]),
	.datab(\inst|RF|Read_DataB[1]~25_combout ),
	.datac(\inst|RF|reg7 [1]),
	.datad(\inst|inst7|Q [3]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[1]~26 .lut_mask = 16'hE2CC;
defparam \inst|RF|Read_DataB[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N6
cycloneii_lcell_comb \inst|RF|Read_DataB[1]~27 (
// Equation(s):
// \inst|RF|Read_DataB[1]~27_combout  = (\inst|inst7|Q [4] & (((\inst|inst7|Q [3])))) # (!\inst|inst7|Q [4] & ((\inst|inst7|Q [3] & ((\inst|RF|reg1 [1]))) # (!\inst|inst7|Q [3] & (\inst|RF|reg0 [1]))))

	.dataa(\inst|inst7|Q [4]),
	.datab(\inst|RF|reg0 [1]),
	.datac(\inst|RF|reg1 [1]),
	.datad(\inst|inst7|Q [3]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[1]~27 .lut_mask = 16'hFA44;
defparam \inst|RF|Read_DataB[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N10
cycloneii_lcell_comb \inst|RF|Read_DataB[0]~31 (
// Equation(s):
// \inst|RF|Read_DataB[0]~31_combout  = (\inst|inst7|Q [3] & (((\inst|RF|reg1 [0]) # (\inst|inst7|Q [4])))) # (!\inst|inst7|Q [3] & (\inst|RF|reg0 [0] & ((!\inst|inst7|Q [4]))))

	.dataa(\inst|inst7|Q [3]),
	.datab(\inst|RF|reg0 [0]),
	.datac(\inst|RF|reg1 [0]),
	.datad(\inst|inst7|Q [4]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[0]~31 .lut_mask = 16'hAAE4;
defparam \inst|RF|Read_DataB[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N20
cycloneii_lcell_comb \inst|MUX_B|Mux7~0 (
// Equation(s):
// \inst|MUX_B|Mux7~0_combout  = (\inst3|B_SEL [0] & (\inst|inst7|Q [0])) # (!\inst3|B_SEL [0] & ((\inst|inst7|Q [5])))

	.dataa(vcc),
	.datab(\inst|inst7|Q [0]),
	.datac(\inst|inst7|Q [5]),
	.datad(\inst3|B_SEL [0]),
	.cin(gnd),
	.combout(\inst|MUX_B|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MUX_B|Mux7~0 .lut_mask = 16'hCCF0;
defparam \inst|MUX_B|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N6
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[5]~19 (
// Equation(s):
// \inst|MULT_SEL_A|Output[5]~19_combout  = (\inst3|OAP [0] & ((\inst|RF|Read_DataA[5]~14_combout ) # ((\inst|MUX_B|Mux2~0_combout  & \inst3|OAP [1])))) # (!\inst3|OAP [0] & (\inst|MUX_B|Mux2~0_combout  $ (((!\inst3|OAP [1] & 
// \inst|RF|Read_DataA[5]~14_combout )))))

	.dataa(\inst3|OAP [0]),
	.datab(\inst|MUX_B|Mux2~0_combout ),
	.datac(\inst3|OAP [1]),
	.datad(\inst|RF|Read_DataA[5]~14_combout ),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[5]~19 .lut_mask = 16'hEBC4;
defparam \inst|MULT_SEL_A|Output[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N30
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[4]~24 (
// Equation(s):
// \inst|MULT_SEL_A|Output[4]~24_combout  = (\inst3|OAP [1] & ((\inst3|OAP [0] & (\inst|RF|Read_DataA[4]~19_combout )) # (!\inst3|OAP [0] & ((\inst|ALU|neg_a[4]~8_combout ))))) # (!\inst3|OAP [1] & (\inst|RF|Read_DataA[4]~19_combout ))

	.dataa(\inst|RF|Read_DataA[4]~19_combout ),
	.datab(\inst3|OAP [1]),
	.datac(\inst3|OAP [0]),
	.datad(\inst|ALU|neg_a[4]~8_combout ),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[4]~24 .lut_mask = 16'hAEA2;
defparam \inst|MULT_SEL_A|Output[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N10
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[3]~31 (
// Equation(s):
// \inst|MULT_SEL_A|Output[3]~31_combout  = (\inst3|OAP [0] & (\inst|RF|Read_DataA[3]~24_combout )) # (!\inst3|OAP [0] & ((\inst3|OAP [1] & ((\inst|ALU|neg_a[3]~6_combout ))) # (!\inst3|OAP [1] & (\inst|RF|Read_DataA[3]~24_combout ))))

	.dataa(\inst3|OAP [0]),
	.datab(\inst|RF|Read_DataA[3]~24_combout ),
	.datac(\inst|ALU|neg_a[3]~6_combout ),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[3]~31 .lut_mask = 16'hD8CC;
defparam \inst|MULT_SEL_A|Output[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N8
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[2]~37 (
// Equation(s):
// \inst|MULT_SEL_A|Output[2]~37_combout  = (\inst3|OAP [0] & (\inst|RF|Read_DataA[2]~29_combout )) # (!\inst3|OAP [0] & ((\inst3|OAP [1] & ((\inst|ALU|neg_a[2]~4_combout ))) # (!\inst3|OAP [1] & (\inst|RF|Read_DataA[2]~29_combout ))))

	.dataa(\inst|RF|Read_DataA[2]~29_combout ),
	.datab(\inst|ALU|neg_a[2]~4_combout ),
	.datac(\inst3|OAP [0]),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[2]~37 .lut_mask = 16'hACAA;
defparam \inst|MULT_SEL_A|Output[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N6
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[1]~43 (
// Equation(s):
// \inst|MULT_SEL_A|Output[1]~43_combout  = (\inst3|OAP [0] & (((\inst|RF|Read_DataA[1]~34_combout )))) # (!\inst3|OAP [0] & ((\inst3|OAP [1] & (\inst|ALU|neg_a[1]~2_combout )) # (!\inst3|OAP [1] & ((\inst|RF|Read_DataA[1]~34_combout )))))

	.dataa(\inst|ALU|neg_a[1]~2_combout ),
	.datab(\inst3|OAP [0]),
	.datac(\inst|RF|Read_DataA[1]~34_combout ),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[1]~43 .lut_mask = 16'hE2F0;
defparam \inst|MULT_SEL_A|Output[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y38_N17
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]));

// Location: LCFF_X54_Y39_N17
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ));

// Location: LCFF_X52_Y37_N13
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]));

// Location: LCFF_X52_Y37_N15
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]));

// Location: LCCOMB_X51_Y43_N16
cycloneii_lcell_comb \inst|RF|reg4~1 (
// Equation(s):
// \inst|RF|reg4~1_combout  = (\inst|REG_A|Q [7] & !\inst|RF|reg4[6]~0_combout )

	.dataa(vcc),
	.datab(\inst|REG_A|Q [7]),
	.datac(\inst|RF|reg4[6]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg4~1 .lut_mask = 16'h0C0C;
defparam \inst|RF|reg4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N0
cycloneii_lcell_comb \inst|RF|reg0~1 (
// Equation(s):
// \inst|RF|reg0~1_combout  = (\inst|REG_A|Q [7] & !\inst|RF|reg0[0]~0_combout )

	.dataa(vcc),
	.datab(\inst|REG_A|Q [7]),
	.datac(vcc),
	.datad(\inst|RF|reg0[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg0~1 .lut_mask = 16'h00CC;
defparam \inst|RF|reg0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y48_N3
cycloneii_lcell_ff \inst3|Count[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|Add0~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [1]));

// Location: LCFF_X52_Y48_N1
cycloneii_lcell_ff \inst3|Count[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|Add0~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [0]));

// Location: LCFF_X51_Y48_N9
cycloneii_lcell_ff \inst3|Count[3] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [3]));

// Location: LCFF_X51_Y48_N19
cycloneii_lcell_ff \inst3|Count[4] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [4]));

// Location: LCFF_X51_Y48_N11
cycloneii_lcell_ff \inst3|Count[7] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [7]));

// Location: LCFF_X51_Y48_N29
cycloneii_lcell_ff \inst3|Count[8] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [8]));

// Location: LCFF_X51_Y48_N15
cycloneii_lcell_ff \inst3|Count[9] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [9]));

// Location: LCFF_X51_Y48_N13
cycloneii_lcell_ff \inst3|Count[15] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [15]));

// Location: LCCOMB_X51_Y48_N12
cycloneii_lcell_comb \inst3|Add0~47 (
// Equation(s):
// \inst3|Add0~47_combout  = (\inst3|Add0~45_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(vcc),
	.datab(\inst3|Add0~45_combout ),
	.datac(\inst3|fetch [0]),
	.datad(\inst3|available [0]),
	.cin(gnd),
	.combout(\inst3|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~47 .lut_mask = 16'hCC0C;
defparam \inst3|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y48_N17
cycloneii_lcell_ff \inst3|Count[17] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [17]));

// Location: LCCOMB_X51_Y48_N16
cycloneii_lcell_comb \inst3|Add0~53 (
// Equation(s):
// \inst3|Add0~53_combout  = (\inst3|Add0~51_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(vcc),
	.datab(\inst3|Add0~51_combout ),
	.datac(\inst3|fetch [0]),
	.datad(\inst3|available [0]),
	.cin(gnd),
	.combout(\inst3|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~53 .lut_mask = 16'hCC0C;
defparam \inst3|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y48_N27
cycloneii_lcell_ff \inst3|Count[18] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [18]));

// Location: LCCOMB_X51_Y48_N26
cycloneii_lcell_comb \inst3|Add0~56 (
// Equation(s):
// \inst3|Add0~56_combout  = (\inst3|Add0~54_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(\inst3|Add0~54_combout ),
	.datab(\inst3|fetch [0]),
	.datac(vcc),
	.datad(\inst3|available [0]),
	.cin(gnd),
	.combout(\inst3|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~56 .lut_mask = 16'hAA22;
defparam \inst3|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N20
cycloneii_lcell_comb \inst3|Equal2~3 (
// Equation(s):
// \inst3|Equal2~3_combout  = (!\inst3|Add0~47_combout  & (!\inst3|Add0~56_combout  & (!\inst3|Add0~53_combout  & !\inst3|Add0~50_combout )))

	.dataa(\inst3|Add0~47_combout ),
	.datab(\inst3|Add0~56_combout ),
	.datac(\inst3|Add0~53_combout ),
	.datad(\inst3|Add0~50_combout ),
	.cin(gnd),
	.combout(\inst3|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal2~3 .lut_mask = 16'h0001;
defparam \inst3|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y47_N1
cycloneii_lcell_ff \inst3|Count[19] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [19]));

// Location: LCCOMB_X53_Y47_N0
cycloneii_lcell_comb \inst3|Add0~59 (
// Equation(s):
// \inst3|Add0~59_combout  = (\inst3|Add0~57_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(vcc),
	.datab(\inst3|Add0~57_combout ),
	.datac(\inst3|available [0]),
	.datad(\inst3|fetch [0]),
	.cin(gnd),
	.combout(\inst3|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~59 .lut_mask = 16'hC0CC;
defparam \inst3|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y47_N29
cycloneii_lcell_ff \inst3|Count[21] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [21]));

// Location: LCFF_X53_Y47_N27
cycloneii_lcell_ff \inst3|Count[23] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~71_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [23]));

// Location: LCFF_X53_Y47_N21
cycloneii_lcell_ff \inst3|Count[24] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~74_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [24]));

// Location: LCFF_X53_Y47_N7
cycloneii_lcell_ff \inst3|Count[25] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [25]));

// Location: LCFF_X53_Y48_N23
cycloneii_lcell_ff \inst3|Count[26] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~80_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [26]));

// Location: LCCOMB_X53_Y48_N22
cycloneii_lcell_comb \inst3|Add0~80 (
// Equation(s):
// \inst3|Add0~80_combout  = (\inst3|Add0~78_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(\inst3|fetch [0]),
	.datab(vcc),
	.datac(\inst3|Add0~78_combout ),
	.datad(\inst3|available [0]),
	.cin(gnd),
	.combout(\inst3|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~80 .lut_mask = 16'hF050;
defparam \inst3|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y47_N11
cycloneii_lcell_ff \inst3|Count[27] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~94_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [27]));

// Location: LCFF_X53_Y45_N29
cycloneii_lcell_ff \inst3|Count[28] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~95_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [28]));

// Location: LCCOMB_X53_Y47_N12
cycloneii_lcell_comb \inst3|Equal2~7 (
// Equation(s):
// \inst3|Equal2~7_combout  = (\inst3|fetch [0] & (((!\inst3|Add0~83_combout  & !\inst3|Add0~81_combout )) # (!\inst3|available [0]))) # (!\inst3|fetch [0] & (!\inst3|Add0~83_combout  & ((!\inst3|Add0~81_combout ))))

	.dataa(\inst3|fetch [0]),
	.datab(\inst3|Add0~83_combout ),
	.datac(\inst3|available [0]),
	.datad(\inst3|Add0~81_combout ),
	.cin(gnd),
	.combout(\inst3|Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal2~7 .lut_mask = 16'h0A3B;
defparam \inst3|Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y47_N23
cycloneii_lcell_ff \inst3|Count[31] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~91_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [31]));

// Location: LCFF_X53_Y47_N25
cycloneii_lcell_ff \inst3|Count[30] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~93_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [30]));

// Location: LCFF_X53_Y47_N3
cycloneii_lcell_ff \inst3|Count[29] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~92_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [29]));

// Location: LCCOMB_X53_Y47_N22
cycloneii_lcell_comb \inst3|Add0~91 (
// Equation(s):
// \inst3|Add0~91_combout  = (\inst3|Add0~89_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(\inst3|Add0~89_combout ),
	.datab(vcc),
	.datac(\inst3|available [0]),
	.datad(\inst3|fetch [0]),
	.cin(gnd),
	.combout(\inst3|Add0~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~91 .lut_mask = 16'hA0AA;
defparam \inst3|Add0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N2
cycloneii_lcell_comb \inst3|Add0~92 (
// Equation(s):
// \inst3|Add0~92_combout  = (\inst3|Add0~85_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(vcc),
	.datab(\inst3|Add0~85_combout ),
	.datac(\inst3|available [0]),
	.datad(\inst3|fetch [0]),
	.cin(gnd),
	.combout(\inst3|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~92 .lut_mask = 16'hC0CC;
defparam \inst3|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N24
cycloneii_lcell_comb \inst3|Add0~93 (
// Equation(s):
// \inst3|Add0~93_combout  = (\inst3|Add0~87_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(vcc),
	.datab(\inst3|Add0~87_combout ),
	.datac(\inst3|available [0]),
	.datad(\inst3|fetch [0]),
	.cin(gnd),
	.combout(\inst3|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~93 .lut_mask = 16'hC0CC;
defparam \inst3|Add0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N4
cycloneii_lcell_comb \inst3|Equal2~8 (
// Equation(s):
// \inst3|Equal2~8_combout  = (\inst3|Equal2~7_combout  & (!\inst3|Add0~92_combout  & (!\inst3|Add0~93_combout  & !\inst3|Add0~91_combout )))

	.dataa(\inst3|Equal2~7_combout ),
	.datab(\inst3|Add0~92_combout ),
	.datac(\inst3|Add0~93_combout ),
	.datad(\inst3|Add0~91_combout ),
	.cin(gnd),
	.combout(\inst3|Equal2~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal2~8 .lut_mask = 16'h0002;
defparam \inst3|Equal2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N24
cycloneii_lcell_comb \inst3|Mux35~0 (
// Equation(s):
// \inst3|Mux35~0_combout  = (\inst3|WideNor0~0_combout  & (\inst3|B_SEL [0] & ((!\inst|inst7|Q [13]) # (!\inst|inst7|Q [12])))) # (!\inst3|WideNor0~0_combout  & (\inst|inst7|Q [12] $ ((\inst|inst7|Q [13]))))

	.dataa(\inst|inst7|Q [12]),
	.datab(\inst3|WideNor0~0_combout ),
	.datac(\inst|inst7|Q [13]),
	.datad(\inst3|B_SEL [0]),
	.cin(gnd),
	.combout(\inst3|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux35~0 .lut_mask = 16'h5E12;
defparam \inst3|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N26
cycloneii_lcell_comb \inst|RF|reg3~3 (
// Equation(s):
// \inst|RF|reg3~3_combout  = (\inst|REG_A|Q [6] & !\inst|RF|reg3[3]~0_combout )

	.dataa(vcc),
	.datab(\inst|REG_A|Q [6]),
	.datac(vcc),
	.datad(\inst|RF|reg3[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg3~3 .lut_mask = 16'h00CC;
defparam \inst|RF|reg3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N28
cycloneii_lcell_comb \inst|RF|reg4~3 (
// Equation(s):
// \inst|RF|reg4~3_combout  = (!\inst|RF|reg4[6]~0_combout  & \inst|REG_A|Q [6])

	.dataa(vcc),
	.datab(\inst|RF|reg4[6]~0_combout ),
	.datac(\inst|REG_A|Q [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg4~3 .lut_mask = 16'h3030;
defparam \inst|RF|reg4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N8
cycloneii_lcell_comb \inst|RF|reg7~4 (
// Equation(s):
// \inst|RF|reg7~4_combout  = (!\inst|RF|reg7[3]~0_combout  & \inst|REG_A|Q [5])

	.dataa(vcc),
	.datab(\inst|RF|reg7[3]~0_combout ),
	.datac(vcc),
	.datad(\inst|REG_A|Q [5]),
	.cin(gnd),
	.combout(\inst|RF|reg7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg7~4 .lut_mask = 16'h3300;
defparam \inst|RF|reg7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N14
cycloneii_lcell_comb \inst|RF|reg2~5 (
// Equation(s):
// \inst|RF|reg2~5_combout  = (!\inst|RF|reg2[2]~0_combout  & \inst|REG_A|Q [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|RF|reg2[2]~0_combout ),
	.datad(\inst|REG_A|Q [4]),
	.cin(gnd),
	.combout(\inst|RF|reg2~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg2~5 .lut_mask = 16'h0F00;
defparam \inst|RF|reg2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N24
cycloneii_lcell_comb \inst|RF|reg3~6 (
// Equation(s):
// \inst|RF|reg3~6_combout  = (\inst|REG_A|Q [3] & !\inst|RF|reg3[3]~0_combout )

	.dataa(vcc),
	.datab(\inst|REG_A|Q [3]),
	.datac(vcc),
	.datad(\inst|RF|reg3[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg3~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg3~6 .lut_mask = 16'h00CC;
defparam \inst|RF|reg3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N0
cycloneii_lcell_comb \inst|RF|reg4~6 (
// Equation(s):
// \inst|RF|reg4~6_combout  = (!\inst|RF|reg4[6]~0_combout  & \inst|REG_A|Q [3])

	.dataa(vcc),
	.datab(\inst|RF|reg4[6]~0_combout ),
	.datac(\inst|REG_A|Q [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg4~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg4~6 .lut_mask = 16'h3030;
defparam \inst|RF|reg4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N26
cycloneii_lcell_comb \inst|RF|reg0~6 (
// Equation(s):
// \inst|RF|reg0~6_combout  = (\inst|REG_A|Q [3] & !\inst|RF|reg0[0]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [3]),
	.datad(\inst|RF|reg0[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg0~6 .lut_mask = 16'h00F0;
defparam \inst|RF|reg0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N8
cycloneii_lcell_comb \inst|RF|reg6~6 (
// Equation(s):
// \inst|RF|reg6~6_combout  = (\inst|REG_A|Q [3] & !\inst|RF|reg6[3]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [3]),
	.datad(\inst|RF|reg6[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg6~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg6~6 .lut_mask = 16'h00F0;
defparam \inst|RF|reg6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N30
cycloneii_lcell_comb \inst|RF|reg1~7 (
// Equation(s):
// \inst|RF|reg1~7_combout  = (\inst|REG_A|Q [2] & !\inst|RF|reg1[3]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [2]),
	.datad(\inst|RF|reg1[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg1~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg1~7 .lut_mask = 16'h00F0;
defparam \inst|RF|reg1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N22
cycloneii_lcell_comb \inst|RF|reg2~7 (
// Equation(s):
// \inst|RF|reg2~7_combout  = (!\inst|RF|reg2[2]~0_combout  & \inst|REG_A|Q [2])

	.dataa(vcc),
	.datab(\inst|RF|reg2[2]~0_combout ),
	.datac(\inst|REG_A|Q [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg2~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg2~7 .lut_mask = 16'h3030;
defparam \inst|RF|reg2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N4
cycloneii_lcell_comb \inst|RF|reg0~7 (
// Equation(s):
// \inst|RF|reg0~7_combout  = (\inst|REG_A|Q [2] & !\inst|RF|reg0[0]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [2]),
	.datad(\inst|RF|reg0[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg0~7 .lut_mask = 16'h00F0;
defparam \inst|RF|reg0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N4
cycloneii_lcell_comb \inst|RF|reg5~8 (
// Equation(s):
// \inst|RF|reg5~8_combout  = (\inst|REG_A|Q [1] & !\inst|RF|reg5[6]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [1]),
	.datad(\inst|RF|reg5[6]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg5~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg5~8 .lut_mask = 16'h00F0;
defparam \inst|RF|reg5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N20
cycloneii_lcell_comb \inst|RF|reg1~8 (
// Equation(s):
// \inst|RF|reg1~8_combout  = (\inst|REG_A|Q [1] & !\inst|RF|reg1[3]~0_combout )

	.dataa(vcc),
	.datab(\inst|REG_A|Q [1]),
	.datac(vcc),
	.datad(\inst|RF|reg1[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg1~8 .lut_mask = 16'h00CC;
defparam \inst|RF|reg1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N2
cycloneii_lcell_comb \inst|RF|reg7~8 (
// Equation(s):
// \inst|RF|reg7~8_combout  = (\inst|REG_A|Q [1] & !\inst|RF|reg7[3]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [1]),
	.datad(\inst|RF|reg7[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg7~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg7~8 .lut_mask = 16'h00F0;
defparam \inst|RF|reg7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N30
cycloneii_lcell_comb \inst|RF|reg4~8 (
// Equation(s):
// \inst|RF|reg4~8_combout  = (\inst|REG_A|Q [1] & !\inst|RF|reg4[6]~0_combout )

	.dataa(vcc),
	.datab(\inst|REG_A|Q [1]),
	.datac(\inst|RF|reg4[6]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg4~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg4~8 .lut_mask = 16'h0C0C;
defparam \inst|RF|reg4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N22
cycloneii_lcell_comb \inst|RF|reg0~8 (
// Equation(s):
// \inst|RF|reg0~8_combout  = (\inst|REG_A|Q [1] & !\inst|RF|reg0[0]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [1]),
	.datad(\inst|RF|reg0[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg0~8 .lut_mask = 16'h00F0;
defparam \inst|RF|reg0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N6
cycloneii_lcell_comb \inst|RF|reg5~9 (
// Equation(s):
// \inst|RF|reg5~9_combout  = (\inst|REG_A|Q [0] & !\inst|RF|reg5[6]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [0]),
	.datad(\inst|RF|reg5[6]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg5~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg5~9 .lut_mask = 16'h00F0;
defparam \inst|RF|reg5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N12
cycloneii_lcell_comb \inst|ALU|Mux0~0 (
// Equation(s):
// \inst|ALU|Mux0~0_combout  = (\inst3|OAP [1] & (((\inst|MUX_B|Mux1~0_combout )))) # (!\inst3|OAP [1] & ((\inst3|OAP [0] & (\inst|ALU|neg_b[6]~12_combout )) # (!\inst3|OAP [0] & ((\inst|MUX_B|Mux1~0_combout )))))

	.dataa(\inst3|OAP [1]),
	.datab(\inst|ALU|neg_b[6]~12_combout ),
	.datac(\inst|MUX_B|Mux1~0_combout ),
	.datad(\inst3|OAP [0]),
	.cin(gnd),
	.combout(\inst|ALU|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux0~0 .lut_mask = 16'hE4F0;
defparam \inst|ALU|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N6
cycloneii_lcell_comb \inst|ALU|Mux0~1 (
// Equation(s):
// \inst|ALU|Mux0~1_combout  = (\inst|inst7|Q [6] & ((\inst|RF|Read_DataA[6]~6_combout ))) # (!\inst|inst7|Q [6] & (\inst|RF|Read_DataA[6]~8_combout ))

	.dataa(\inst|RF|Read_DataA[6]~8_combout ),
	.datab(vcc),
	.datac(\inst|RF|Read_DataA[6]~6_combout ),
	.datad(\inst|inst7|Q [6]),
	.cin(gnd),
	.combout(\inst|ALU|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux0~1 .lut_mask = 16'hF0AA;
defparam \inst|ALU|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N24
cycloneii_lcell_comb \inst|ALU|Mux0~2 (
// Equation(s):
// \inst|ALU|Mux0~2_combout  = (\inst|ALU|carry [5] & ((\inst|RF|Read_DataA[6]~9_combout ))) # (!\inst|ALU|carry [5] & (\inst|ALU|Mux0~1_combout ))

	.dataa(\inst|ALU|Mux0~1_combout ),
	.datab(\inst|ALU|carry [5]),
	.datac(\inst|RF|Read_DataA[6]~9_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|ALU|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux0~2 .lut_mask = 16'hE2E2;
defparam \inst|ALU|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N26
cycloneii_lcell_comb \inst|ALU|Mux0~3 (
// Equation(s):
// \inst|ALU|Mux0~3_combout  = (\inst3|OAP [1] & ((\inst|ALU|neg_a[6]~12_combout ))) # (!\inst3|OAP [1] & (\inst|ALU|Mux0~2_combout ))

	.dataa(vcc),
	.datab(\inst|ALU|Mux0~2_combout ),
	.datac(\inst|ALU|neg_a[6]~12_combout ),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux0~3 .lut_mask = 16'hF0CC;
defparam \inst|ALU|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N20
cycloneii_lcell_comb \inst|ALU|Mux0~4 (
// Equation(s):
// \inst|ALU|Mux0~4_combout  = (\inst|ALU|Mux0~0_combout  & ((\inst|ALU|Mux0~3_combout ) # (\inst|ALU|carry [5]))) # (!\inst|ALU|Mux0~0_combout  & (\inst|ALU|Mux0~3_combout  & \inst|ALU|carry [5]))

	.dataa(\inst|ALU|Mux0~0_combout ),
	.datab(\inst|ALU|Mux0~3_combout ),
	.datac(\inst|ALU|carry [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|ALU|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux0~4 .lut_mask = 16'hE8E8;
defparam \inst|ALU|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N4
cycloneii_lcell_comb \inst|ALU|Mux3~0 (
// Equation(s):
// \inst|ALU|Mux3~0_combout  = (\inst3|OAP [1] & (((\inst|MUX_B|Mux3~0_combout )))) # (!\inst3|OAP [1] & ((\inst3|OAP [0] & (\inst|ALU|neg_b[4]~8_combout )) # (!\inst3|OAP [0] & ((\inst|MUX_B|Mux3~0_combout )))))

	.dataa(\inst|ALU|neg_b[4]~8_combout ),
	.datab(\inst|MUX_B|Mux3~0_combout ),
	.datac(\inst3|OAP [1]),
	.datad(\inst3|OAP [0]),
	.cin(gnd),
	.combout(\inst|ALU|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux3~0 .lut_mask = 16'hCACC;
defparam \inst|ALU|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N26
cycloneii_lcell_comb \inst|ALU|Mux3~1 (
// Equation(s):
// \inst|ALU|Mux3~1_combout  = (\inst3|OAP [1] & ((\inst|ALU|neg_a[4]~8_combout ))) # (!\inst3|OAP [1] & (\inst|RF|Read_DataA[4]~19_combout ))

	.dataa(\inst|RF|Read_DataA[4]~19_combout ),
	.datab(\inst|ALU|neg_a[4]~8_combout ),
	.datac(vcc),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux3~1 .lut_mask = 16'hCCAA;
defparam \inst|ALU|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N6
cycloneii_lcell_comb \inst|ALU|Mux3~2 (
// Equation(s):
// \inst|ALU|Mux3~2_combout  = (\inst|ALU|carry [3] & ((\inst|ALU|Mux3~0_combout ) # (\inst|ALU|Mux3~1_combout ))) # (!\inst|ALU|carry [3] & (\inst|ALU|Mux3~0_combout  & \inst|ALU|Mux3~1_combout ))

	.dataa(vcc),
	.datab(\inst|ALU|carry [3]),
	.datac(\inst|ALU|Mux3~0_combout ),
	.datad(\inst|ALU|Mux3~1_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux3~2 .lut_mask = 16'hFCC0;
defparam \inst|ALU|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N28
cycloneii_lcell_comb \inst|ALU|Mux5~1 (
// Equation(s):
// \inst|ALU|Mux5~1_combout  = (\inst3|OAP [1] & ((\inst|ALU|neg_a[2]~4_combout ))) # (!\inst3|OAP [1] & (\inst|RF|Read_DataA[2]~29_combout ))

	.dataa(\inst|RF|Read_DataA[2]~29_combout ),
	.datab(vcc),
	.datac(\inst|ALU|neg_a[2]~4_combout ),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux5~1 .lut_mask = 16'hF0AA;
defparam \inst|ALU|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N12
cycloneii_lcell_comb \inst|ALU|Mux6~0 (
// Equation(s):
// \inst|ALU|Mux6~0_combout  = (\inst3|OAP [0] & ((\inst3|OAP [1] & ((\inst|MUX_B|Mux6~1_combout ))) # (!\inst3|OAP [1] & (\inst|ALU|neg_b[1]~2_combout )))) # (!\inst3|OAP [0] & (((\inst|MUX_B|Mux6~1_combout ))))

	.dataa(\inst|ALU|neg_b[1]~2_combout ),
	.datab(\inst3|OAP [0]),
	.datac(\inst3|OAP [1]),
	.datad(\inst|MUX_B|Mux6~1_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux6~0 .lut_mask = 16'hFB08;
defparam \inst|ALU|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N14
cycloneii_lcell_comb \inst|ALU|Mux6~1 (
// Equation(s):
// \inst|ALU|Mux6~1_combout  = (\inst3|OAP [1] & (\inst|ALU|neg_a[1]~2_combout )) # (!\inst3|OAP [1] & ((\inst|RF|Read_DataA[1]~34_combout )))

	.dataa(\inst|ALU|neg_a[1]~2_combout ),
	.datab(\inst|RF|Read_DataA[1]~34_combout ),
	.datac(\inst3|OAP [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|ALU|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux6~1 .lut_mask = 16'hACAC;
defparam \inst|ALU|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N16
cycloneii_lcell_comb \inst|ALU|Mux6~2 (
// Equation(s):
// \inst|ALU|Mux6~2_combout  = (\inst|ALU|carry [0] & ((\inst|ALU|Mux6~1_combout ) # (\inst|ALU|Mux6~0_combout ))) # (!\inst|ALU|carry [0] & (\inst|ALU|Mux6~1_combout  & \inst|ALU|Mux6~0_combout ))

	.dataa(vcc),
	.datab(\inst|ALU|carry [0]),
	.datac(\inst|ALU|Mux6~1_combout ),
	.datad(\inst|ALU|Mux6~0_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux6~2 .lut_mask = 16'hFCC0;
defparam \inst|ALU|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y38_N19
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]));

// Location: LCCOMB_X51_Y38_N12
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(vcc),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h00A0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N6
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h0055;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N8
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(vcc),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'hA5A0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N2
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'hF0AC;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N28
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'hE6C4;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N0
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hA0A0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N16
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h0D08;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N28
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~8 .lut_mask = 16'h1EF0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y39_N13
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]));

// Location: LCCOMB_X54_Y39_N16
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hD8D8;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hA0A0;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N6
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'hA4CC;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y38_N13
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]));

// Location: LCCOMB_X53_Y48_N2
cycloneii_lcell_comb \inst3|Equal2~10 (
// Equation(s):
// \inst3|Equal2~10_combout  = (\inst3|Add0~2_combout  & (!\inst3|Add0~4_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0]))))

	.dataa(\inst3|Add0~2_combout ),
	.datab(\inst3|fetch [0]),
	.datac(\inst3|Add0~4_combout ),
	.datad(\inst3|available [0]),
	.cin(gnd),
	.combout(\inst3|Equal2~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal2~10 .lut_mask = 16'h0A02;
defparam \inst3|Equal2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N10
cycloneii_lcell_comb \inst3|Add0~94 (
// Equation(s):
// \inst3|Add0~94_combout  = (\inst3|Add0~81_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(vcc),
	.datab(\inst3|Add0~81_combout ),
	.datac(\inst3|available [0]),
	.datad(\inst3|fetch [0]),
	.cin(gnd),
	.combout(\inst3|Add0~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~94 .lut_mask = 16'hC0CC;
defparam \inst3|Add0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N28
cycloneii_lcell_comb \inst3|Add0~95 (
// Equation(s):
// \inst3|Add0~95_combout  = (\inst3|Add0~83_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(\inst3|fetch [0]),
	.datab(vcc),
	.datac(\inst3|Add0~83_combout ),
	.datad(\inst3|available [0]),
	.cin(gnd),
	.combout(\inst3|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~95 .lut_mask = 16'hF050;
defparam \inst3|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y38_N23
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]));

// Location: LCCOMB_X51_Y38_N0
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h4445;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N10
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h0ACC;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N18
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h0C0A;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N22
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~15 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~15 .lut_mask = 16'hFFFD;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N24
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16 .lut_mask = 16'hD2F0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N12
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'hF222;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .lut_mask = 16'hAA00;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 .lut_mask = 16'h5410;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N20
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'hFF30;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y38_N27
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]));

// Location: LCCOMB_X51_Y38_N30
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'hE2C0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N24
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h3C62;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N22
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .lut_mask = 16'h0C06;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N20
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .lut_mask = 16'h4022;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N30
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .lut_mask = 16'h88B8;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N16
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~15_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 .lut_mask = 16'hB3A0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N26
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 .lut_mask = 16'h5F00;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y32_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]));

// Location: LCFF_X53_Y32_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]));

// Location: LCFF_X53_Y32_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]));

// Location: LCFF_X53_Y32_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]));

// Location: LCFF_X53_Y32_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]));

// Location: LCFF_X53_Y32_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]));

// Location: LCCOMB_X51_Y32_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~29_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~21_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y32_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]));

// Location: LCFF_X50_Y35_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]));

// Location: LCFF_X50_Y35_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]));

// Location: LCFF_X50_Y35_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]));

// Location: LCFF_X50_Y35_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]));

// Location: LCFF_X51_Y37_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]));

// Location: LCCOMB_X53_Y32_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 .lut_mask = 16'h55AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 .lut_mask = 16'h5AAF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 .lut_mask = 16'h5A5A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~21_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y32_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]));

// Location: LCCOMB_X50_Y35_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h5A5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X50_Y35_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]));

// Location: LCCOMB_X50_Y35_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hC30C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~21_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~27_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y32_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~feeder_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]));

// Location: LCCOMB_X50_Y35_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~21_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~24_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~23_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hF5E4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y35_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]));

// Location: LCCOMB_X51_Y35_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y35_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ));

// Location: LCCOMB_X51_Y35_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'hD0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h000E;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 .lut_mask = 16'h0008;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y35_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout ));

// Location: LCFF_X53_Y35_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout ));

// Location: LCFF_X54_Y36_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout ));

// Location: LCCOMB_X50_Y36_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y32_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]));

// Location: LCCOMB_X53_Y32_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~21 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~21 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h33FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hCCC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 .lut_mask = 16'h2020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10 (
	.dataa(\~GND~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout ),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10 .lut_mask = 16'hFCF8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 16'h0015;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 16'h8802;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y35_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]));

// Location: LCCOMB_X51_Y35_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'hF4F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 .lut_mask = 16'hA1A8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 .lut_mask = 16'hB8B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 .lut_mask = 16'hF3C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y36_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ));

// Location: LCCOMB_X53_Y32_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12 .lut_mask = 16'hECA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y32_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]));

// Location: LCCOMB_X52_Y35_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 .lut_mask = 16'h1000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3 .lut_mask = 16'h00CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y32_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]));

// Location: LCCOMB_X52_Y36_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'hC800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15 .lut_mask = 16'hFFFD;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y35_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]));

// Location: LCCOMB_X50_Y35_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'hAA30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y32_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]));

// Location: LCFF_X52_Y32_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]));

// Location: LCCOMB_X50_Y35_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'hF0F1;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y35_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]));

// Location: LCCOMB_X51_Y35_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'hAEAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y32_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]));

// Location: LCFF_X52_Y32_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]));

// Location: LCCOMB_X52_Y32_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~22 .lut_mask = 16'h8CD3;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~22_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~23 .lut_mask = 16'h08AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = 16'hFEF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .lut_mask = 16'hF2F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y32_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]));

// Location: LCCOMB_X51_Y35_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 .lut_mask = 16'hFAEA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19 .lut_mask = 16'h888F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 .lut_mask = 16'hF444;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 .lut_mask = 16'hCCEC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 .lut_mask = 16'h7070;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~24 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~24 .lut_mask = 16'h0040;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 .lut_mask = 16'h7442;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 .lut_mask = 16'h4140;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~26 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~26 .lut_mask = 16'hE4BD;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~27 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~26_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~27 .lut_mask = 16'h444E;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~28 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~28 .lut_mask = 16'h4D14;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~29 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~28_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~29 .lut_mask = 16'h84C8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AUTO~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AUTO~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUTO));
// synopsys translate_off
defparam \AUTO~I .input_async_reset = "none";
defparam \AUTO~I .input_power_up = "low";
defparam \AUTO~I .input_register_mode = "none";
defparam \AUTO~I .input_sync_reset = "none";
defparam \AUTO~I .oe_async_reset = "none";
defparam \AUTO~I .oe_power_up = "low";
defparam \AUTO~I .oe_register_mode = "none";
defparam \AUTO~I .oe_sync_reset = "none";
defparam \AUTO~I .operation_mode = "input";
defparam \AUTO~I .output_async_reset = "none";
defparam \AUTO~I .output_power_up = "low";
defparam \AUTO~I .output_register_mode = "none";
defparam \AUTO~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N14
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N0
cycloneii_lcell_comb \inst2|CLK~0 (
// Equation(s):
// \inst2|CLK~0_combout  = (!\AUTO~combout  & \CLK~combout )

	.dataa(\AUTO~combout ),
	.datab(vcc),
	.datac(\CLK~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|CLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|CLK~0 .lut_mask = 16'h5050;
defparam \inst2|CLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RUN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RUN~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RUN));
// synopsys translate_off
defparam \RUN~I .input_async_reset = "none";
defparam \RUN~I .input_power_up = "low";
defparam \RUN~I .input_register_mode = "none";
defparam \RUN~I .input_sync_reset = "none";
defparam \RUN~I .oe_async_reset = "none";
defparam \RUN~I .oe_power_up = "low";
defparam \RUN~I .oe_register_mode = "none";
defparam \RUN~I .oe_sync_reset = "none";
defparam \RUN~I .operation_mode = "input";
defparam \RUN~I .output_async_reset = "none";
defparam \RUN~I .output_power_up = "low";
defparam \RUN~I .output_register_mode = "none";
defparam \RUN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N10
cycloneii_lcell_comb \inst2|CLK (
// Equation(s):
// \inst2|CLK~combout  = (\RUN~combout  & (\inst2|CLK~0_combout )) # (!\RUN~combout  & ((\inst2|CLK~combout )))

	.dataa(vcc),
	.datab(\inst2|CLK~0_combout ),
	.datac(\RUN~combout ),
	.datad(\inst2|CLK~combout ),
	.cin(gnd),
	.combout(\inst2|CLK~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|CLK .lut_mask = 16'hCFC0;
defparam \inst2|CLK .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneii_clkctrl \inst2|CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst2|CLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst2|CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \inst2|CLK~clkctrl .clock_type = "global clock";
defparam \inst2|CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N16
cycloneii_lcell_comb \inst3|RST~feeder (
// Equation(s):
// \inst3|RST~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|RST~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|RST~feeder .lut_mask = 16'hFFFF;
defparam \inst3|RST~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y45_N17
cycloneii_lcell_ff \inst3|RST (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|RST~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|RST~regout ));

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tck~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tck~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tck));
// synopsys translate_off
defparam \altera_reserved_tck~I .input_async_reset = "none";
defparam \altera_reserved_tck~I .input_power_up = "low";
defparam \altera_reserved_tck~I .input_register_mode = "none";
defparam \altera_reserved_tck~I .input_sync_reset = "none";
defparam \altera_reserved_tck~I .oe_async_reset = "none";
defparam \altera_reserved_tck~I .oe_power_up = "low";
defparam \altera_reserved_tck~I .oe_register_mode = "none";
defparam \altera_reserved_tck~I .oe_sync_reset = "none";
defparam \altera_reserved_tck~I .operation_mode = "input";
defparam \altera_reserved_tck~I .output_async_reset = "none";
defparam \altera_reserved_tck~I .output_power_up = "low";
defparam \altera_reserved_tck~I .output_register_mode = "none";
defparam \altera_reserved_tck~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tdi~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tdi~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdi));
// synopsys translate_off
defparam \altera_reserved_tdi~I .input_async_reset = "none";
defparam \altera_reserved_tdi~I .input_power_up = "low";
defparam \altera_reserved_tdi~I .input_register_mode = "none";
defparam \altera_reserved_tdi~I .input_sync_reset = "none";
defparam \altera_reserved_tdi~I .oe_async_reset = "none";
defparam \altera_reserved_tdi~I .oe_power_up = "low";
defparam \altera_reserved_tdi~I .oe_register_mode = "none";
defparam \altera_reserved_tdi~I .oe_sync_reset = "none";
defparam \altera_reserved_tdi~I .operation_mode = "input";
defparam \altera_reserved_tdi~I .output_async_reset = "none";
defparam \altera_reserved_tdi~I .output_power_up = "low";
defparam \altera_reserved_tdi~I .output_register_mode = "none";
defparam \altera_reserved_tdi~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 .lut_mask = 16'h33CC;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .lut_mask = 16'h3C3F;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 .lut_mask = 16'hC30C;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 .lut_mask = 16'h3C3F;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 .lut_mask = 16'hC30C;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 .lut_mask = 16'h3C3F;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 .lut_mask = 16'hC30C;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 .lut_mask = 16'h5A5F;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 .lut_mask = 16'hA50A;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 .lut_mask = 16'h5A5A;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: JTAG_X1_Y26_N0
cycloneii_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~combout ),
	.tck(\altera_reserved_tck~combout ),
	.tdi(\altera_reserved_tdi~combout ),
	.ntrst(gnd),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X51_Y36_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y36_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]));

// Location: LCCOMB_X51_Y36_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h3030;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y36_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]));

// Location: LCCOMB_X51_Y36_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFAFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y36_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]));

// Location: LCCOMB_X51_Y36_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y36_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]));

// Location: LCCOMB_X51_Y36_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFFFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y36_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]));

// Location: LCCOMB_X51_Y36_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hCCC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y36_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]));

// Location: LCCOMB_X51_Y36_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hCCC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y36_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]));

// Location: LCCOMB_X52_Y36_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hCC88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y36_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]));

// Location: LCCOMB_X52_Y36_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y36_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]));

// Location: LCCOMB_X52_Y36_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y36_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]));

// Location: LCCOMB_X52_Y36_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hCCC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y36_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]));

// Location: LCCOMB_X51_Y36_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hCCC8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y36_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]));

// Location: LCCOMB_X51_Y36_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y36_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]));

// Location: LCCOMB_X52_Y36_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y36_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]));

// Location: LCCOMB_X52_Y37_N18
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFFFD;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y36_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]));

// Location: LCCOMB_X52_Y36_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11 .lut_mask = 16'hB8F8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y35_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]));

// Location: LCCOMB_X53_Y37_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .lut_mask = 16'h0005;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .lut_mask = 16'hD850;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y36_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]));

// Location: LCCOMB_X52_Y36_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y36_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ));

// Location: CLKCTRL_G12
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 .lut_mask = 16'h3000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y35_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]));

// Location: LCCOMB_X53_Y36_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 .lut_mask = 16'h1333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 .lut_mask = 16'h0070;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y36_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout ));

// Location: LCCOMB_X54_Y36_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 .lut_mask = 16'h0F3C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 .lut_mask = 16'h2000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12 .lut_mask = 16'hAE00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y36_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout ));

// Location: LCCOMB_X54_Y38_N20
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFAFA;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneii_clkctrl \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl .clock_type = "global clock";
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 .lut_mask = 16'hEEEF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 .lut_mask = 16'h0073;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y37_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]));

// Location: LCCOMB_X51_Y37_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y37_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]));

// Location: LCCOMB_X51_Y36_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y36_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]));

// Location: CLKCTRL_G8
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X50_Y36_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]));

// Location: LCCOMB_X50_Y36_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y36_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ));

// Location: LCCOMB_X51_Y36_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'h5888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'hFEF8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y36_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ));

// Location: LCCOMB_X54_Y43_N2
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 .lut_mask = 16'h33CC;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 .lut_mask = 16'h00CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hEEEF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h003B;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y36_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ));

// Location: LCCOMB_X54_Y39_N4
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h2000;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N22
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5 .lut_mask = 16'hAE00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y35_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ));

// Location: LCCOMB_X53_Y35_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 .lut_mask = 16'h1333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 .lut_mask = 16'h0070;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y35_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout ));

// Location: LCCOMB_X53_Y35_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 .lut_mask = 16'hF3C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y35_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ));

// Location: LCCOMB_X54_Y38_N2
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h5050;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N24
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .lut_mask = 16'hA800;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N8
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h4C50;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y35_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout ));

// Location: LCCOMB_X53_Y35_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 .lut_mask = 16'hF3C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y35_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ));

// Location: CLKCTRL_G10
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X53_Y39_N9
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]));

// Location: LCCOMB_X53_Y39_N0
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(vcc),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'hA0FF;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N6
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(vcc),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 .lut_mask = 16'h005F;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N30
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hF222;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y39_N31
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]));

// Location: LCCOMB_X53_Y39_N26
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h3C3F;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N10
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'hB3A0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y39_N11
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]));

// Location: LCCOMB_X53_Y39_N28
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hA5A5;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N16
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hB3A0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y39_N17
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]));

// Location: LCCOMB_X53_Y39_N18
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h0800;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N6
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 .lut_mask = 16'hF8F0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N0
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~12_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 .lut_mask = 16'hFF40;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y43_N3
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.sdata(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]));

// Location: LCCOMB_X54_Y43_N4
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .lut_mask = 16'h3C3F;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X54_Y43_N5
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.sdata(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]));

// Location: LCCOMB_X54_Y43_N6
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 .lut_mask = 16'hC30C;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N8
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 .lut_mask = 16'h3C3F;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N10
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 .lut_mask = 16'hC30C;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N12
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 .lut_mask = 16'h3C3F;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N14
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 .lut_mask = 16'hC30C;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N16
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 .lut_mask = 16'h5A5F;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N18
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 .lut_mask = 16'hA50A;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N20
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 .lut_mask = 16'h5A5A;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X54_Y43_N21
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]));

// Location: LCFF_X54_Y43_N19
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ),
	.sdata(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]));

// Location: LCFF_X54_Y43_N17
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ),
	.sdata(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]));

// Location: LCFF_X54_Y43_N15
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ),
	.sdata(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]));

// Location: LCFF_X54_Y43_N13
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ),
	.sdata(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]));

// Location: LCFF_X54_Y43_N11
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ),
	.sdata(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]));

// Location: LCFF_X54_Y43_N9
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.sdata(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]));

// Location: LCFF_X54_Y43_N7
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ),
	.sdata(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]));

// Location: LCCOMB_X54_Y39_N28
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N18
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFF0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneii_clkctrl \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl .clock_type = "global clock";
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N12
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h2000;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y39_N29
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]));

// Location: LCCOMB_X53_Y37_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y37_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]));

// Location: LCCOMB_X54_Y36_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y36_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ));

// Location: LCCOMB_X54_Y37_N24
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h4000;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y37_N19
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]));

// Location: LCFF_X54_Y39_N27
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]));

// Location: LCCOMB_X53_Y37_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(vcc),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y37_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]));

// Location: LCCOMB_X53_Y37_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h0808;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7 .lut_mask = 16'h50D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y37_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]));

// Location: LCCOMB_X53_Y37_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6 .lut_mask = 16'hF3E2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17 .lut_mask = 16'hE040;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N22
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y39_N23
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]));

// Location: LCCOMB_X53_Y37_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15 .lut_mask = 16'hA0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16 .lut_mask = 16'hFCB8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y37_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]));

// Location: LCCOMB_X53_Y35_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 .lut_mask = 16'hB8B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y35_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ));

// Location: LCCOMB_X54_Y35_N0
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hCCFC;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y35_N1
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ));

// Location: LCCOMB_X54_Y38_N16
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout ),
	.datab(vcc),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hFF50;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y38_N17
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ));

// Location: LCCOMB_X53_Y37_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datac(vcc),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y37_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]));

// Location: LCCOMB_X54_Y36_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 .lut_mask = 16'hB8B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y36_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout ));

// Location: LCCOMB_X54_Y36_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y36_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ));

// Location: CLKCTRL_G11
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h4000;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y36_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout ));

// Location: LCCOMB_X54_Y36_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y36_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ));

// Location: LCCOMB_X54_Y37_N0
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~12 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~12 .lut_mask = 16'hFF80;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y36_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout ));

// Location: LCCOMB_X54_Y36_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y36_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ));

// Location: LCCOMB_X54_Y38_N18
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h5500;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N22
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .lut_mask = 16'hC800;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h55AA;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h5A5F;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N4
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N22
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 .lut_mask = 16'h5410;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X57_Y38_N23
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]));

// Location: LCCOMB_X57_Y38_N8
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hF00F;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6 .lut_mask = 16'h4450;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y38_N27
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]));

// Location: LCCOMB_X57_Y38_N24
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 .lut_mask = 16'h5410;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y38_N25
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]));

// Location: LCCOMB_X57_Y38_N28
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h2000;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~12_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13 .lut_mask = 16'hDCCC;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y37_N21
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]));

// Location: LCFF_X54_Y37_N19
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ),
	.sdata(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]));

// Location: LCFF_X54_Y37_N17
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ),
	.sdata(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]));

// Location: LCFF_X54_Y37_N15
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ),
	.sdata(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]));

// Location: LCFF_X54_Y37_N13
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ),
	.sdata(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]));

// Location: LCFF_X54_Y37_N11
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ),
	.sdata(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]));

// Location: LCFF_X54_Y37_N9
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.sdata(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]));

// Location: LCFF_X54_Y37_N7
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ),
	.sdata(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]));

// Location: LCFF_X54_Y37_N5
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.sdata(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]));

// Location: LCFF_X54_Y37_N3
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.sdata(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]));

// Location: LCCOMB_X52_Y37_N16
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y37_N17
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]));

// Location: LCFF_X54_Y39_N9
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.aclr(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]));

// Location: LCCOMB_X53_Y37_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datac(vcc),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y37_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]));

// Location: LCCOMB_X51_Y35_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .lut_mask = 16'hC000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8 .lut_mask = 16'h0040;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .lut_mask = 16'hDAF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y35_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]));

// Location: LCCOMB_X53_Y35_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 .lut_mask = 16'hB8B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y35_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout ));

// Location: LCCOMB_X53_Y35_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y35_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ));

// Location: LCCOMB_X54_Y39_N30
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hFF80;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N0
cycloneii_lcell_comb \inst|REG_PC|Address[0]~10 (
// Equation(s):
// \inst|REG_PC|Address[0]~10_combout  = (\inst3|PC_EN~regout  & (\inst|REG_PC|Address [0] $ (VCC))) # (!\inst3|PC_EN~regout  & (\inst|REG_PC|Address [0] & VCC))
// \inst|REG_PC|Address[0]~11  = CARRY((\inst3|PC_EN~regout  & \inst|REG_PC|Address [0]))

	.dataa(\inst3|PC_EN~regout ),
	.datab(\inst|REG_PC|Address [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|REG_PC|Address[0]~10_combout ),
	.cout(\inst|REG_PC|Address[0]~11 ));
// synopsys translate_off
defparam \inst|REG_PC|Address[0]~10 .lut_mask = 16'h6688;
defparam \inst|REG_PC|Address[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y46_N1
cycloneii_lcell_ff \inst|REG_PC|Address[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_PC|Address[0]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst3|RST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_PC|Address [0]));

// Location: LCCOMB_X56_Y46_N2
cycloneii_lcell_comb \inst|REG_PC|Address[1]~12 (
// Equation(s):
// \inst|REG_PC|Address[1]~12_combout  = (\inst|REG_PC|Address [1] & (!\inst|REG_PC|Address[0]~11 )) # (!\inst|REG_PC|Address [1] & ((\inst|REG_PC|Address[0]~11 ) # (GND)))
// \inst|REG_PC|Address[1]~13  = CARRY((!\inst|REG_PC|Address[0]~11 ) # (!\inst|REG_PC|Address [1]))

	.dataa(vcc),
	.datab(\inst|REG_PC|Address [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|REG_PC|Address[0]~11 ),
	.combout(\inst|REG_PC|Address[1]~12_combout ),
	.cout(\inst|REG_PC|Address[1]~13 ));
// synopsys translate_off
defparam \inst|REG_PC|Address[1]~12 .lut_mask = 16'h3C3F;
defparam \inst|REG_PC|Address[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X56_Y46_N3
cycloneii_lcell_ff \inst|REG_PC|Address[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_PC|Address[1]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst3|RST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_PC|Address [1]));

// Location: LCCOMB_X56_Y46_N4
cycloneii_lcell_comb \inst|REG_PC|Address[2]~14 (
// Equation(s):
// \inst|REG_PC|Address[2]~14_combout  = (\inst|REG_PC|Address [2] & (\inst|REG_PC|Address[1]~13  $ (GND))) # (!\inst|REG_PC|Address [2] & (!\inst|REG_PC|Address[1]~13  & VCC))
// \inst|REG_PC|Address[2]~15  = CARRY((\inst|REG_PC|Address [2] & !\inst|REG_PC|Address[1]~13 ))

	.dataa(vcc),
	.datab(\inst|REG_PC|Address [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|REG_PC|Address[1]~13 ),
	.combout(\inst|REG_PC|Address[2]~14_combout ),
	.cout(\inst|REG_PC|Address[2]~15 ));
// synopsys translate_off
defparam \inst|REG_PC|Address[2]~14 .lut_mask = 16'hC30C;
defparam \inst|REG_PC|Address[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X56_Y46_N5
cycloneii_lcell_ff \inst|REG_PC|Address[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_PC|Address[2]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst3|RST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_PC|Address [2]));

// Location: LCCOMB_X56_Y46_N6
cycloneii_lcell_comb \inst|REG_PC|Address[3]~16 (
// Equation(s):
// \inst|REG_PC|Address[3]~16_combout  = (\inst|REG_PC|Address [3] & (!\inst|REG_PC|Address[2]~15 )) # (!\inst|REG_PC|Address [3] & ((\inst|REG_PC|Address[2]~15 ) # (GND)))
// \inst|REG_PC|Address[3]~17  = CARRY((!\inst|REG_PC|Address[2]~15 ) # (!\inst|REG_PC|Address [3]))

	.dataa(\inst|REG_PC|Address [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|REG_PC|Address[2]~15 ),
	.combout(\inst|REG_PC|Address[3]~16_combout ),
	.cout(\inst|REG_PC|Address[3]~17 ));
// synopsys translate_off
defparam \inst|REG_PC|Address[3]~16 .lut_mask = 16'h5A5F;
defparam \inst|REG_PC|Address[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X56_Y46_N7
cycloneii_lcell_ff \inst|REG_PC|Address[3] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_PC|Address[3]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst3|RST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_PC|Address [3]));

// Location: LCCOMB_X56_Y46_N8
cycloneii_lcell_comb \inst|REG_PC|Address[4]~18 (
// Equation(s):
// \inst|REG_PC|Address[4]~18_combout  = (\inst|REG_PC|Address [4] & (\inst|REG_PC|Address[3]~17  $ (GND))) # (!\inst|REG_PC|Address [4] & (!\inst|REG_PC|Address[3]~17  & VCC))
// \inst|REG_PC|Address[4]~19  = CARRY((\inst|REG_PC|Address [4] & !\inst|REG_PC|Address[3]~17 ))

	.dataa(vcc),
	.datab(\inst|REG_PC|Address [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|REG_PC|Address[3]~17 ),
	.combout(\inst|REG_PC|Address[4]~18_combout ),
	.cout(\inst|REG_PC|Address[4]~19 ));
// synopsys translate_off
defparam \inst|REG_PC|Address[4]~18 .lut_mask = 16'hC30C;
defparam \inst|REG_PC|Address[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X56_Y46_N9
cycloneii_lcell_ff \inst|REG_PC|Address[4] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_PC|Address[4]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst3|RST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_PC|Address [4]));

// Location: LCCOMB_X56_Y46_N10
cycloneii_lcell_comb \inst|REG_PC|Address[5]~20 (
// Equation(s):
// \inst|REG_PC|Address[5]~20_combout  = (\inst|REG_PC|Address [5] & (!\inst|REG_PC|Address[4]~19 )) # (!\inst|REG_PC|Address [5] & ((\inst|REG_PC|Address[4]~19 ) # (GND)))
// \inst|REG_PC|Address[5]~21  = CARRY((!\inst|REG_PC|Address[4]~19 ) # (!\inst|REG_PC|Address [5]))

	.dataa(\inst|REG_PC|Address [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|REG_PC|Address[4]~19 ),
	.combout(\inst|REG_PC|Address[5]~20_combout ),
	.cout(\inst|REG_PC|Address[5]~21 ));
// synopsys translate_off
defparam \inst|REG_PC|Address[5]~20 .lut_mask = 16'h5A5F;
defparam \inst|REG_PC|Address[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X56_Y46_N11
cycloneii_lcell_ff \inst|REG_PC|Address[5] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_PC|Address[5]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst3|RST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_PC|Address [5]));

// Location: LCCOMB_X56_Y46_N12
cycloneii_lcell_comb \inst|REG_PC|Address[6]~22 (
// Equation(s):
// \inst|REG_PC|Address[6]~22_combout  = (\inst|REG_PC|Address [6] & (\inst|REG_PC|Address[5]~21  $ (GND))) # (!\inst|REG_PC|Address [6] & (!\inst|REG_PC|Address[5]~21  & VCC))
// \inst|REG_PC|Address[6]~23  = CARRY((\inst|REG_PC|Address [6] & !\inst|REG_PC|Address[5]~21 ))

	.dataa(\inst|REG_PC|Address [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|REG_PC|Address[5]~21 ),
	.combout(\inst|REG_PC|Address[6]~22_combout ),
	.cout(\inst|REG_PC|Address[6]~23 ));
// synopsys translate_off
defparam \inst|REG_PC|Address[6]~22 .lut_mask = 16'hA50A;
defparam \inst|REG_PC|Address[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X56_Y46_N13
cycloneii_lcell_ff \inst|REG_PC|Address[6] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_PC|Address[6]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst3|RST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_PC|Address [6]));

// Location: LCCOMB_X56_Y46_N14
cycloneii_lcell_comb \inst|REG_PC|Address[7]~24 (
// Equation(s):
// \inst|REG_PC|Address[7]~24_combout  = (\inst|REG_PC|Address [7] & (!\inst|REG_PC|Address[6]~23 )) # (!\inst|REG_PC|Address [7] & ((\inst|REG_PC|Address[6]~23 ) # (GND)))
// \inst|REG_PC|Address[7]~25  = CARRY((!\inst|REG_PC|Address[6]~23 ) # (!\inst|REG_PC|Address [7]))

	.dataa(vcc),
	.datab(\inst|REG_PC|Address [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|REG_PC|Address[6]~23 ),
	.combout(\inst|REG_PC|Address[7]~24_combout ),
	.cout(\inst|REG_PC|Address[7]~25 ));
// synopsys translate_off
defparam \inst|REG_PC|Address[7]~24 .lut_mask = 16'h3C3F;
defparam \inst|REG_PC|Address[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X56_Y46_N15
cycloneii_lcell_ff \inst|REG_PC|Address[7] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_PC|Address[7]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst3|RST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_PC|Address [7]));

// Location: LCCOMB_X56_Y46_N16
cycloneii_lcell_comb \inst|REG_PC|Address[8]~26 (
// Equation(s):
// \inst|REG_PC|Address[8]~26_combout  = (\inst|REG_PC|Address [8] & (\inst|REG_PC|Address[7]~25  $ (GND))) # (!\inst|REG_PC|Address [8] & (!\inst|REG_PC|Address[7]~25  & VCC))
// \inst|REG_PC|Address[8]~27  = CARRY((\inst|REG_PC|Address [8] & !\inst|REG_PC|Address[7]~25 ))

	.dataa(\inst|REG_PC|Address [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|REG_PC|Address[7]~25 ),
	.combout(\inst|REG_PC|Address[8]~26_combout ),
	.cout(\inst|REG_PC|Address[8]~27 ));
// synopsys translate_off
defparam \inst|REG_PC|Address[8]~26 .lut_mask = 16'hA50A;
defparam \inst|REG_PC|Address[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X56_Y46_N17
cycloneii_lcell_ff \inst|REG_PC|Address[8] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_PC|Address[8]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst3|RST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_PC|Address [8]));

// Location: LCCOMB_X56_Y46_N18
cycloneii_lcell_comb \inst|REG_PC|Address[9]~28 (
// Equation(s):
// \inst|REG_PC|Address[9]~28_combout  = \inst|REG_PC|Address[8]~27  $ (\inst|REG_PC|Address [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|REG_PC|Address [9]),
	.cin(\inst|REG_PC|Address[8]~27 ),
	.combout(\inst|REG_PC|Address[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|REG_PC|Address[9]~28 .lut_mask = 16'h0FF0;
defparam \inst|REG_PC|Address[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X56_Y46_N19
cycloneii_lcell_ff \inst|REG_PC|Address[9] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_PC|Address[9]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst3|RST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_PC|Address [9]));

// Location: LCCOMB_X54_Y44_N12
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datab(vcc),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hFA0A;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N4
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(vcc),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1 .lut_mask = 16'hFFCC;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y44_N13
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]));

// Location: LCCOMB_X54_Y44_N30
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datab(vcc),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hFA0A;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y44_N31
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]));

// Location: LCCOMB_X54_Y44_N8
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hFC0C;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y44_N9
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]));

// Location: LCCOMB_X54_Y44_N2
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hACAC;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y44_N3
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]));

// Location: LCCOMB_X54_Y44_N4
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hF3C0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y44_N5
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]));

// Location: LCCOMB_X54_Y44_N6
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hFC0C;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y44_N7
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]));

// Location: LCCOMB_X54_Y44_N18
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datab(vcc),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hFA0A;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y44_N19
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]));

// Location: LCCOMB_X54_Y44_N24
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hFC0C;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y44_N25
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]));

// Location: LCCOMB_X54_Y39_N18
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hFE02;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N8
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hAFA0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h4000;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N24
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N28
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hACAC;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y44_N29
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]));

// Location: LCCOMB_X54_Y44_N14
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hFC0C;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y44_N15
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]));

// Location: LCCOMB_X54_Y44_N0
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hFC0C;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y44_N1
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]));

// Location: LCCOMB_X54_Y44_N26
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hF3C0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y44_N27
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]));

// Location: LCCOMB_X54_Y46_N20
cycloneii_lcell_comb \inst|inst7|Q~3 (
// Equation(s):
// \inst|inst7|Q~3_combout  = (\inst3|RST~regout  & \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [13])

	.dataa(vcc),
	.datab(\inst3|RST~regout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst7|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~3 .lut_mask = 16'hC0C0;
defparam \inst|inst7|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N12
cycloneii_lcell_comb \inst3|PC_EN~0 (
// Equation(s):
// \inst3|PC_EN~0_combout  = !\inst3|fetch [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst3|fetch [0]),
	.cin(gnd),
	.combout(\inst3|PC_EN~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|PC_EN~0 .lut_mask = 16'h00FF;
defparam \inst3|PC_EN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y46_N13
cycloneii_lcell_ff \inst3|PC_EN (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|PC_EN~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|PC_EN~regout ));

// Location: LCCOMB_X54_Y46_N22
cycloneii_lcell_comb \inst|inst7|Q[1]~1 (
// Equation(s):
// \inst|inst7|Q[1]~1_combout  = (\inst3|PC_EN~regout ) # (!\inst3|RST~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|RST~regout ),
	.datad(\inst3|PC_EN~regout ),
	.cin(gnd),
	.combout(\inst|inst7|Q[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q[1]~1 .lut_mask = 16'hFF0F;
defparam \inst|inst7|Q[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y46_N21
cycloneii_lcell_ff \inst|inst7|Q[13] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [13]));

// Location: LCCOMB_X54_Y46_N16
cycloneii_lcell_comb \inst|inst7|Q~0 (
// Equation(s):
// \inst|inst7|Q~0_combout  = (\inst3|RST~regout  & \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [15])

	.dataa(vcc),
	.datab(\inst3|RST~regout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst7|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~0 .lut_mask = 16'hC0C0;
defparam \inst|inst7|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y46_N17
cycloneii_lcell_ff \inst|inst7|Q[15] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [15]));

// Location: LCCOMB_X54_Y46_N2
cycloneii_lcell_comb \inst|inst7|Q~2 (
// Equation(s):
// \inst|inst7|Q~2_combout  = (\inst3|RST~regout  & \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [14])

	.dataa(vcc),
	.datab(\inst3|RST~regout ),
	.datac(vcc),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.cin(gnd),
	.combout(\inst|inst7|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~2 .lut_mask = 16'hCC00;
defparam \inst|inst7|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y46_N3
cycloneii_lcell_ff \inst|inst7|Q[14] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [14]));

// Location: LCCOMB_X54_Y48_N18
cycloneii_lcell_comb \inst3|Mux35~2 (
// Equation(s):
// \inst3|Mux35~2_combout  = (!\inst|inst7|Q [15] & (!\inst|inst7|Q [14] & ((!\inst|inst7|Q [13]) # (!\inst|inst7|Q [12]))))

	.dataa(\inst|inst7|Q [12]),
	.datab(\inst|inst7|Q [13]),
	.datac(\inst|inst7|Q [15]),
	.datad(\inst|inst7|Q [14]),
	.cin(gnd),
	.combout(\inst3|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux35~2 .lut_mask = 16'h0007;
defparam \inst3|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N26
cycloneii_lcell_comb \inst3|Mux31~0 (
// Equation(s):
// \inst3|Mux31~0_combout  = (\inst3|Equal4~0_combout ) # (!\inst3|Mux35~2_combout )

	.dataa(\inst3|Equal4~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst3|Mux35~2_combout ),
	.cin(gnd),
	.combout(\inst3|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux31~0 .lut_mask = 16'hAAFF;
defparam \inst3|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y48_N27
cycloneii_lcell_ff \inst3|fetch[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Mux31~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|fetch [0]));

// Location: LCCOMB_X54_Y48_N20
cycloneii_lcell_comb \inst3|OAP[0]~0 (
// Equation(s):
// \inst3|OAP[0]~0_combout  = (!\inst|inst7|Q [15] & (!\inst|inst7|Q [14] & ((!\inst|inst7|Q [13]) # (!\inst|inst7|Q [12]))))

	.dataa(\inst|inst7|Q [12]),
	.datab(\inst|inst7|Q [13]),
	.datac(\inst|inst7|Q [15]),
	.datad(\inst|inst7|Q [14]),
	.cin(gnd),
	.combout(\inst3|OAP[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|OAP[0]~0 .lut_mask = 16'h0007;
defparam \inst3|OAP[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N16
cycloneii_lcell_comb \inst3|Mux81~0 (
// Equation(s):
// \inst3|Mux81~0_combout  = (\inst3|fetch [0] & (\inst3|available [0] & ((\inst3|Equal4~0_combout ) # (!\inst3|OAP[0]~0_combout )))) # (!\inst3|fetch [0] & (((\inst3|Equal4~0_combout )) # (!\inst3|OAP[0]~0_combout )))

	.dataa(\inst3|fetch [0]),
	.datab(\inst3|OAP[0]~0_combout ),
	.datac(\inst3|available [0]),
	.datad(\inst3|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst3|Mux81~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux81~0 .lut_mask = 16'hF531;
defparam \inst3|Mux81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y48_N17
cycloneii_lcell_ff \inst3|available[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Mux81~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|available [0]));

// Location: LCCOMB_X53_Y48_N10
cycloneii_lcell_comb \inst3|Add0~8 (
// Equation(s):
// \inst3|Add0~8_combout  = (\inst3|Add0~2_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(\inst3|Add0~2_combout ),
	.datab(vcc),
	.datac(\inst3|fetch [0]),
	.datad(\inst3|available [0]),
	.cin(gnd),
	.combout(\inst3|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~8 .lut_mask = 16'hAA0A;
defparam \inst3|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N26
cycloneii_lcell_comb \inst3|Add0~71 (
// Equation(s):
// \inst3|Add0~71_combout  = (\inst3|Add0~69_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(\inst3|Add0~69_combout ),
	.datab(vcc),
	.datac(\inst3|available [0]),
	.datad(\inst3|fetch [0]),
	.cin(gnd),
	.combout(\inst3|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~71 .lut_mask = 16'hA0AA;
defparam \inst3|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N14
cycloneii_lcell_comb \inst3|Add0~68 (
// Equation(s):
// \inst3|Add0~68_combout  = (\inst3|Add0~66_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(\inst3|Add0~66_combout ),
	.datab(vcc),
	.datac(\inst3|available [0]),
	.datad(\inst3|fetch [0]),
	.cin(gnd),
	.combout(\inst3|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~68 .lut_mask = 16'hA0AA;
defparam \inst3|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y47_N15
cycloneii_lcell_ff \inst3|Count[22] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [22]));

// Location: LCCOMB_X53_Y47_N18
cycloneii_lcell_comb \inst3|Add0~62 (
// Equation(s):
// \inst3|Add0~62_combout  = (\inst3|Add0~60_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(\inst3|Add0~60_combout ),
	.datab(vcc),
	.datac(\inst3|available [0]),
	.datad(\inst3|fetch [0]),
	.cin(gnd),
	.combout(\inst3|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~62 .lut_mask = 16'hA0AA;
defparam \inst3|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y47_N19
cycloneii_lcell_ff \inst3|Count[20] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [20]));

// Location: LCCOMB_X52_Y48_N0
cycloneii_lcell_comb \inst3|Add0~0 (
// Equation(s):
// \inst3|Add0~0_combout  = (((\inst3|Count [0] & \inst3|available [0])))
// \inst3|Add0~1  = CARRY((\inst3|Count [0] & \inst3|available [0]))

	.dataa(\inst3|Count [0]),
	.datab(\inst3|available [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Add0~0_combout ),
	.cout(\inst3|Add0~1 ));
// synopsys translate_off
defparam \inst3|Add0~0 .lut_mask = 16'h7788;
defparam \inst3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N4
cycloneii_lcell_comb \inst3|Add0~4 (
// Equation(s):
// \inst3|Add0~4_combout  = (\inst3|Add0~3  & (\inst3|available [0] & (\inst3|Count [2] & VCC))) # (!\inst3|Add0~3  & ((((\inst3|available [0] & \inst3|Count [2])))))
// \inst3|Add0~5  = CARRY((\inst3|available [0] & (\inst3|Count [2] & !\inst3|Add0~3 )))

	.dataa(\inst3|available [0]),
	.datab(\inst3|Count [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~3 ),
	.combout(\inst3|Add0~4_combout ),
	.cout(\inst3|Add0~5 ));
// synopsys translate_off
defparam \inst3|Add0~4 .lut_mask = 16'h8708;
defparam \inst3|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N8
cycloneii_lcell_comb \inst3|Add0~6 (
// Equation(s):
// \inst3|Add0~6_combout  = (\inst3|Add0~4_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(\inst3|fetch [0]),
	.datab(vcc),
	.datac(\inst3|Add0~4_combout ),
	.datad(\inst3|available [0]),
	.cin(gnd),
	.combout(\inst3|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~6 .lut_mask = 16'hF050;
defparam \inst3|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y48_N5
cycloneii_lcell_ff \inst3|Count[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|Add0~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [2]));

// Location: LCCOMB_X52_Y48_N8
cycloneii_lcell_comb \inst3|Add0~12 (
// Equation(s):
// \inst3|Add0~12_combout  = (\inst3|Add0~10  & (\inst3|Count [4] & (\inst3|available [0] & VCC))) # (!\inst3|Add0~10  & ((((\inst3|Count [4] & \inst3|available [0])))))
// \inst3|Add0~13  = CARRY((\inst3|Count [4] & (\inst3|available [0] & !\inst3|Add0~10 )))

	.dataa(\inst3|Count [4]),
	.datab(\inst3|available [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~10 ),
	.combout(\inst3|Add0~12_combout ),
	.cout(\inst3|Add0~13 ));
// synopsys translate_off
defparam \inst3|Add0~12 .lut_mask = 16'h8708;
defparam \inst3|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N10
cycloneii_lcell_comb \inst3|Add0~15 (
// Equation(s):
// \inst3|Add0~15_combout  = (\inst3|Add0~13  & (((!\inst3|Count [5])) # (!\inst3|available [0]))) # (!\inst3|Add0~13  & (((\inst3|available [0] & \inst3|Count [5])) # (GND)))
// \inst3|Add0~16  = CARRY(((!\inst3|Add0~13 ) # (!\inst3|Count [5])) # (!\inst3|available [0]))

	.dataa(\inst3|available [0]),
	.datab(\inst3|Count [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~13 ),
	.combout(\inst3|Add0~15_combout ),
	.cout(\inst3|Add0~16 ));
// synopsys translate_off
defparam \inst3|Add0~15 .lut_mask = 16'h787F;
defparam \inst3|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N4
cycloneii_lcell_comb \inst3|Add0~17 (
// Equation(s):
// \inst3|Add0~17_combout  = (\inst3|Add0~15_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(vcc),
	.datab(\inst3|fetch [0]),
	.datac(\inst3|Add0~15_combout ),
	.datad(\inst3|available [0]),
	.cin(gnd),
	.combout(\inst3|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~17 .lut_mask = 16'hF030;
defparam \inst3|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y48_N5
cycloneii_lcell_ff \inst3|Count[5] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [5]));

// Location: LCCOMB_X52_Y48_N12
cycloneii_lcell_comb \inst3|Add0~18 (
// Equation(s):
// \inst3|Add0~18_combout  = (\inst3|Add0~16  & (\inst3|available [0] & (\inst3|Count [6] & VCC))) # (!\inst3|Add0~16  & ((((\inst3|available [0] & \inst3|Count [6])))))
// \inst3|Add0~19  = CARRY((\inst3|available [0] & (\inst3|Count [6] & !\inst3|Add0~16 )))

	.dataa(\inst3|available [0]),
	.datab(\inst3|Count [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~16 ),
	.combout(\inst3|Add0~18_combout ),
	.cout(\inst3|Add0~19 ));
// synopsys translate_off
defparam \inst3|Add0~18 .lut_mask = 16'h8708;
defparam \inst3|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N22
cycloneii_lcell_comb \inst3|Add0~20 (
// Equation(s):
// \inst3|Add0~20_combout  = (\inst3|Add0~18_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(vcc),
	.datab(\inst3|fetch [0]),
	.datac(\inst3|Add0~18_combout ),
	.datad(\inst3|available [0]),
	.cin(gnd),
	.combout(\inst3|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~20 .lut_mask = 16'hF030;
defparam \inst3|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y48_N23
cycloneii_lcell_ff \inst3|Count[6] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [6]));

// Location: LCCOMB_X52_Y48_N14
cycloneii_lcell_comb \inst3|Add0~21 (
// Equation(s):
// \inst3|Add0~21_combout  = (\inst3|Add0~19  & (((!\inst3|available [0])) # (!\inst3|Count [7]))) # (!\inst3|Add0~19  & (((\inst3|Count [7] & \inst3|available [0])) # (GND)))
// \inst3|Add0~22  = CARRY(((!\inst3|Add0~19 ) # (!\inst3|available [0])) # (!\inst3|Count [7]))

	.dataa(\inst3|Count [7]),
	.datab(\inst3|available [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~19 ),
	.combout(\inst3|Add0~21_combout ),
	.cout(\inst3|Add0~22 ));
// synopsys translate_off
defparam \inst3|Add0~21 .lut_mask = 16'h787F;
defparam \inst3|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N16
cycloneii_lcell_comb \inst3|Add0~24 (
// Equation(s):
// \inst3|Add0~24_combout  = (\inst3|Add0~22  & (\inst3|Count [8] & (\inst3|available [0] & VCC))) # (!\inst3|Add0~22  & ((((\inst3|Count [8] & \inst3|available [0])))))
// \inst3|Add0~25  = CARRY((\inst3|Count [8] & (\inst3|available [0] & !\inst3|Add0~22 )))

	.dataa(\inst3|Count [8]),
	.datab(\inst3|available [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~22 ),
	.combout(\inst3|Add0~24_combout ),
	.cout(\inst3|Add0~25 ));
// synopsys translate_off
defparam \inst3|Add0~24 .lut_mask = 16'h8708;
defparam \inst3|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N18
cycloneii_lcell_comb \inst3|Add0~27 (
// Equation(s):
// \inst3|Add0~27_combout  = (\inst3|Add0~25  & (((!\inst3|available [0])) # (!\inst3|Count [9]))) # (!\inst3|Add0~25  & (((\inst3|Count [9] & \inst3|available [0])) # (GND)))
// \inst3|Add0~28  = CARRY(((!\inst3|Add0~25 ) # (!\inst3|available [0])) # (!\inst3|Count [9]))

	.dataa(\inst3|Count [9]),
	.datab(\inst3|available [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~25 ),
	.combout(\inst3|Add0~27_combout ),
	.cout(\inst3|Add0~28 ));
// synopsys translate_off
defparam \inst3|Add0~27 .lut_mask = 16'h787F;
defparam \inst3|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N20
cycloneii_lcell_comb \inst3|Add0~30 (
// Equation(s):
// \inst3|Add0~30_combout  = (\inst3|Add0~28  & (\inst3|available [0] & (\inst3|Count [10] & VCC))) # (!\inst3|Add0~28  & ((((\inst3|available [0] & \inst3|Count [10])))))
// \inst3|Add0~31  = CARRY((\inst3|available [0] & (\inst3|Count [10] & !\inst3|Add0~28 )))

	.dataa(\inst3|available [0]),
	.datab(\inst3|Count [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~28 ),
	.combout(\inst3|Add0~30_combout ),
	.cout(\inst3|Add0~31 ));
// synopsys translate_off
defparam \inst3|Add0~30 .lut_mask = 16'h8708;
defparam \inst3|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N24
cycloneii_lcell_comb \inst3|Add0~32 (
// Equation(s):
// \inst3|Add0~32_combout  = (\inst3|Add0~30_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(vcc),
	.datab(\inst3|fetch [0]),
	.datac(\inst3|Add0~30_combout ),
	.datad(\inst3|available [0]),
	.cin(gnd),
	.combout(\inst3|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~32 .lut_mask = 16'hF030;
defparam \inst3|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y48_N25
cycloneii_lcell_ff \inst3|Count[10] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [10]));

// Location: LCCOMB_X52_Y48_N22
cycloneii_lcell_comb \inst3|Add0~33 (
// Equation(s):
// \inst3|Add0~33_combout  = (\inst3|Add0~31  & (((!\inst3|Count [11])) # (!\inst3|available [0]))) # (!\inst3|Add0~31  & (((\inst3|available [0] & \inst3|Count [11])) # (GND)))
// \inst3|Add0~34  = CARRY(((!\inst3|Add0~31 ) # (!\inst3|Count [11])) # (!\inst3|available [0]))

	.dataa(\inst3|available [0]),
	.datab(\inst3|Count [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~31 ),
	.combout(\inst3|Add0~33_combout ),
	.cout(\inst3|Add0~34 ));
// synopsys translate_off
defparam \inst3|Add0~33 .lut_mask = 16'h787F;
defparam \inst3|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N4
cycloneii_lcell_comb \inst3|Add0~35 (
// Equation(s):
// \inst3|Add0~35_combout  = (\inst3|Add0~33_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(vcc),
	.datab(\inst3|Add0~33_combout ),
	.datac(\inst3|fetch [0]),
	.datad(\inst3|available [0]),
	.cin(gnd),
	.combout(\inst3|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~35 .lut_mask = 16'hCC0C;
defparam \inst3|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y48_N5
cycloneii_lcell_ff \inst3|Count[11] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [11]));

// Location: LCCOMB_X52_Y48_N24
cycloneii_lcell_comb \inst3|Add0~36 (
// Equation(s):
// \inst3|Add0~36_combout  = (\inst3|Add0~34  & (\inst3|available [0] & (\inst3|Count [12] & VCC))) # (!\inst3|Add0~34  & ((((\inst3|available [0] & \inst3|Count [12])))))
// \inst3|Add0~37  = CARRY((\inst3|available [0] & (\inst3|Count [12] & !\inst3|Add0~34 )))

	.dataa(\inst3|available [0]),
	.datab(\inst3|Count [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~34 ),
	.combout(\inst3|Add0~36_combout ),
	.cout(\inst3|Add0~37 ));
// synopsys translate_off
defparam \inst3|Add0~36 .lut_mask = 16'h8708;
defparam \inst3|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N14
cycloneii_lcell_comb \inst3|Add0~38 (
// Equation(s):
// \inst3|Add0~38_combout  = (\inst3|Add0~36_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(vcc),
	.datab(\inst3|Add0~36_combout ),
	.datac(\inst3|fetch [0]),
	.datad(\inst3|available [0]),
	.cin(gnd),
	.combout(\inst3|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~38 .lut_mask = 16'hCC0C;
defparam \inst3|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y48_N15
cycloneii_lcell_ff \inst3|Count[12] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [12]));

// Location: LCCOMB_X52_Y48_N26
cycloneii_lcell_comb \inst3|Add0~39 (
// Equation(s):
// \inst3|Add0~39_combout  = (\inst3|Add0~37  & (((!\inst3|Count [13])) # (!\inst3|available [0]))) # (!\inst3|Add0~37  & (((\inst3|available [0] & \inst3|Count [13])) # (GND)))
// \inst3|Add0~40  = CARRY(((!\inst3|Add0~37 ) # (!\inst3|Count [13])) # (!\inst3|available [0]))

	.dataa(\inst3|available [0]),
	.datab(\inst3|Count [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~37 ),
	.combout(\inst3|Add0~39_combout ),
	.cout(\inst3|Add0~40 ));
// synopsys translate_off
defparam \inst3|Add0~39 .lut_mask = 16'h787F;
defparam \inst3|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N0
cycloneii_lcell_comb \inst3|Add0~41 (
// Equation(s):
// \inst3|Add0~41_combout  = (\inst3|Add0~39_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(vcc),
	.datab(\inst3|Add0~39_combout ),
	.datac(\inst3|fetch [0]),
	.datad(\inst3|available [0]),
	.cin(gnd),
	.combout(\inst3|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~41 .lut_mask = 16'hCC0C;
defparam \inst3|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y48_N1
cycloneii_lcell_ff \inst3|Count[13] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [13]));

// Location: LCCOMB_X52_Y48_N28
cycloneii_lcell_comb \inst3|Add0~42 (
// Equation(s):
// \inst3|Add0~42_combout  = (\inst3|Add0~40  & (\inst3|available [0] & (\inst3|Count [14] & VCC))) # (!\inst3|Add0~40  & ((((\inst3|available [0] & \inst3|Count [14])))))
// \inst3|Add0~43  = CARRY((\inst3|available [0] & (\inst3|Count [14] & !\inst3|Add0~40 )))

	.dataa(\inst3|available [0]),
	.datab(\inst3|Count [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~40 ),
	.combout(\inst3|Add0~42_combout ),
	.cout(\inst3|Add0~43 ));
// synopsys translate_off
defparam \inst3|Add0~42 .lut_mask = 16'h8708;
defparam \inst3|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N18
cycloneii_lcell_comb \inst3|Add0~44 (
// Equation(s):
// \inst3|Add0~44_combout  = (\inst3|Add0~42_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(vcc),
	.datab(\inst3|Add0~42_combout ),
	.datac(\inst3|fetch [0]),
	.datad(\inst3|available [0]),
	.cin(gnd),
	.combout(\inst3|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~44 .lut_mask = 16'hCC0C;
defparam \inst3|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y48_N19
cycloneii_lcell_ff \inst3|Count[14] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [14]));

// Location: LCCOMB_X52_Y47_N0
cycloneii_lcell_comb \inst3|Add0~48 (
// Equation(s):
// \inst3|Add0~48_combout  = (\inst3|Add0~46  & (\inst3|available [0] & (\inst3|Count [16] & VCC))) # (!\inst3|Add0~46  & ((((\inst3|available [0] & \inst3|Count [16])))))
// \inst3|Add0~49  = CARRY((\inst3|available [0] & (\inst3|Count [16] & !\inst3|Add0~46 )))

	.dataa(\inst3|available [0]),
	.datab(\inst3|Count [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~46 ),
	.combout(\inst3|Add0~48_combout ),
	.cout(\inst3|Add0~49 ));
// synopsys translate_off
defparam \inst3|Add0~48 .lut_mask = 16'h8708;
defparam \inst3|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N6
cycloneii_lcell_comb \inst3|Add0~50 (
// Equation(s):
// \inst3|Add0~50_combout  = (\inst3|Add0~48_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(vcc),
	.datab(\inst3|Add0~48_combout ),
	.datac(\inst3|fetch [0]),
	.datad(\inst3|available [0]),
	.cin(gnd),
	.combout(\inst3|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~50 .lut_mask = 16'hCC0C;
defparam \inst3|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y48_N7
cycloneii_lcell_ff \inst3|Count[16] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [16]));

// Location: LCCOMB_X52_Y47_N16
cycloneii_lcell_comb \inst3|Add0~72 (
// Equation(s):
// \inst3|Add0~72_combout  = (\inst3|Add0~70  & (\inst3|Count [24] & (\inst3|available [0] & VCC))) # (!\inst3|Add0~70  & ((((\inst3|Count [24] & \inst3|available [0])))))
// \inst3|Add0~73  = CARRY((\inst3|Count [24] & (\inst3|available [0] & !\inst3|Add0~70 )))

	.dataa(\inst3|Count [24]),
	.datab(\inst3|available [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst3|Add0~70 ),
	.combout(\inst3|Add0~72_combout ),
	.cout(\inst3|Add0~73 ));
// synopsys translate_off
defparam \inst3|Add0~72 .lut_mask = 16'h8708;
defparam \inst3|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N20
cycloneii_lcell_comb \inst3|Add0~74 (
// Equation(s):
// \inst3|Add0~74_combout  = (\inst3|Add0~72_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(vcc),
	.datab(\inst3|Add0~72_combout ),
	.datac(\inst3|available [0]),
	.datad(\inst3|fetch [0]),
	.cin(gnd),
	.combout(\inst3|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~74 .lut_mask = 16'hC0CC;
defparam \inst3|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N6
cycloneii_lcell_comb \inst3|Add0~77 (
// Equation(s):
// \inst3|Add0~77_combout  = (\inst3|Add0~75_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(vcc),
	.datab(\inst3|Add0~75_combout ),
	.datac(\inst3|available [0]),
	.datad(\inst3|fetch [0]),
	.cin(gnd),
	.combout(\inst3|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~77 .lut_mask = 16'hC0CC;
defparam \inst3|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N8
cycloneii_lcell_comb \inst3|Equal2~6 (
// Equation(s):
// \inst3|Equal2~6_combout  = (!\inst3|Add0~80_combout  & (!\inst3|Add0~71_combout  & (!\inst3|Add0~74_combout  & !\inst3|Add0~77_combout )))

	.dataa(\inst3|Add0~80_combout ),
	.datab(\inst3|Add0~71_combout ),
	.datac(\inst3|Add0~74_combout ),
	.datad(\inst3|Add0~77_combout ),
	.cin(gnd),
	.combout(\inst3|Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal2~6 .lut_mask = 16'h0001;
defparam \inst3|Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N28
cycloneii_lcell_comb \inst3|Add0~65 (
// Equation(s):
// \inst3|Add0~65_combout  = (\inst3|Add0~63_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(\inst3|Add0~63_combout ),
	.datab(vcc),
	.datac(\inst3|available [0]),
	.datad(\inst3|fetch [0]),
	.cin(gnd),
	.combout(\inst3|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~65 .lut_mask = 16'hA0AA;
defparam \inst3|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N16
cycloneii_lcell_comb \inst3|Equal2~5 (
// Equation(s):
// \inst3|Equal2~5_combout  = (!\inst3|Add0~59_combout  & (!\inst3|Add0~62_combout  & (!\inst3|Add0~68_combout  & !\inst3|Add0~65_combout )))

	.dataa(\inst3|Add0~59_combout ),
	.datab(\inst3|Add0~62_combout ),
	.datac(\inst3|Add0~68_combout ),
	.datad(\inst3|Add0~65_combout ),
	.cin(gnd),
	.combout(\inst3|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal2~5 .lut_mask = 16'h0001;
defparam \inst3|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N28
cycloneii_lcell_comb \inst3|Add0~26 (
// Equation(s):
// \inst3|Add0~26_combout  = (\inst3|Add0~24_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(vcc),
	.datab(\inst3|fetch [0]),
	.datac(\inst3|Add0~24_combout ),
	.datad(\inst3|available [0]),
	.cin(gnd),
	.combout(\inst3|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~26 .lut_mask = 16'hF030;
defparam \inst3|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N14
cycloneii_lcell_comb \inst3|Add0~29 (
// Equation(s):
// \inst3|Add0~29_combout  = (\inst3|Add0~27_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(vcc),
	.datab(\inst3|Add0~27_combout ),
	.datac(\inst3|fetch [0]),
	.datad(\inst3|available [0]),
	.cin(gnd),
	.combout(\inst3|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~29 .lut_mask = 16'hCC0C;
defparam \inst3|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N10
cycloneii_lcell_comb \inst3|Add0~23 (
// Equation(s):
// \inst3|Add0~23_combout  = (\inst3|Add0~21_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(vcc),
	.datab(\inst3|fetch [0]),
	.datac(\inst3|Add0~21_combout ),
	.datad(\inst3|available [0]),
	.cin(gnd),
	.combout(\inst3|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~23 .lut_mask = 16'hF030;
defparam \inst3|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N2
cycloneii_lcell_comb \inst3|Equal2~1 (
// Equation(s):
// \inst3|Equal2~1_combout  = (!\inst3|Add0~32_combout  & (!\inst3|Add0~26_combout  & (!\inst3|Add0~29_combout  & !\inst3|Add0~23_combout )))

	.dataa(\inst3|Add0~32_combout ),
	.datab(\inst3|Add0~26_combout ),
	.datac(\inst3|Add0~29_combout ),
	.datad(\inst3|Add0~23_combout ),
	.cin(gnd),
	.combout(\inst3|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal2~1 .lut_mask = 16'h0001;
defparam \inst3|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N20
cycloneii_lcell_comb \inst3|Equal2~2 (
// Equation(s):
// \inst3|Equal2~2_combout  = (!\inst3|Add0~35_combout  & (!\inst3|Add0~41_combout  & (!\inst3|Add0~38_combout  & !\inst3|Add0~44_combout )))

	.dataa(\inst3|Add0~35_combout ),
	.datab(\inst3|Add0~41_combout ),
	.datac(\inst3|Add0~38_combout ),
	.datad(\inst3|Add0~44_combout ),
	.cin(gnd),
	.combout(\inst3|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal2~2 .lut_mask = 16'h0001;
defparam \inst3|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N18
cycloneii_lcell_comb \inst3|Add0~14 (
// Equation(s):
// \inst3|Add0~14_combout  = (\inst3|Add0~12_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(vcc),
	.datab(\inst3|fetch [0]),
	.datac(\inst3|Add0~12_combout ),
	.datad(\inst3|available [0]),
	.cin(gnd),
	.combout(\inst3|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~14 .lut_mask = 16'hF030;
defparam \inst3|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N0
cycloneii_lcell_comb \inst3|Equal2~0 (
// Equation(s):
// \inst3|Equal2~0_combout  = (!\inst3|Add0~11_combout  & (!\inst3|Add0~14_combout  & (!\inst3|Add0~17_combout  & !\inst3|Add0~20_combout )))

	.dataa(\inst3|Add0~11_combout ),
	.datab(\inst3|Add0~14_combout ),
	.datac(\inst3|Add0~17_combout ),
	.datad(\inst3|Add0~20_combout ),
	.cin(gnd),
	.combout(\inst3|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal2~0 .lut_mask = 16'h0001;
defparam \inst3|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N30
cycloneii_lcell_comb \inst3|Equal2~4 (
// Equation(s):
// \inst3|Equal2~4_combout  = (\inst3|Equal2~3_combout  & (\inst3|Equal2~1_combout  & (\inst3|Equal2~2_combout  & \inst3|Equal2~0_combout )))

	.dataa(\inst3|Equal2~3_combout ),
	.datab(\inst3|Equal2~1_combout ),
	.datac(\inst3|Equal2~2_combout ),
	.datad(\inst3|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst3|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal2~4 .lut_mask = 16'h8000;
defparam \inst3|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N30
cycloneii_lcell_comb \inst3|Equal2~9 (
// Equation(s):
// \inst3|Equal2~9_combout  = (\inst3|Equal2~8_combout  & (\inst3|Equal2~6_combout  & (\inst3|Equal2~5_combout  & \inst3|Equal2~4_combout )))

	.dataa(\inst3|Equal2~8_combout ),
	.datab(\inst3|Equal2~6_combout ),
	.datac(\inst3|Equal2~5_combout ),
	.datad(\inst3|Equal2~4_combout ),
	.cin(gnd),
	.combout(\inst3|Equal2~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal2~9 .lut_mask = 16'h8000;
defparam \inst3|Equal2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N28
cycloneii_lcell_comb \inst3|Add0~7 (
// Equation(s):
// \inst3|Add0~7_combout  = (\inst3|Add0~0_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(\inst3|fetch [0]),
	.datab(vcc),
	.datac(\inst3|Add0~0_combout ),
	.datad(\inst3|available [0]),
	.cin(gnd),
	.combout(\inst3|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~7 .lut_mask = 16'hF050;
defparam \inst3|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N12
cycloneii_lcell_comb \inst3|Equal4~0 (
// Equation(s):
// \inst3|Equal4~0_combout  = ((\inst3|Add0~8_combout ) # ((\inst3|Add0~7_combout ) # (!\inst3|Equal2~9_combout ))) # (!\inst3|Add0~6_combout )

	.dataa(\inst3|Add0~6_combout ),
	.datab(\inst3|Add0~8_combout ),
	.datac(\inst3|Equal2~9_combout ),
	.datad(\inst3|Add0~7_combout ),
	.cin(gnd),
	.combout(\inst3|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal4~0 .lut_mask = 16'hFFDF;
defparam \inst3|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N6
cycloneii_lcell_comb \inst3|Selector2~0 (
// Equation(s):
// \inst3|Selector2~0_combout  = ((\inst3|WideNor0~0_combout  & \inst3|RF_EN~regout )) # (!\inst3|Equal4~0_combout )

	.dataa(\inst3|WideNor0~0_combout ),
	.datab(vcc),
	.datac(\inst3|RF_EN~regout ),
	.datad(\inst3|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst3|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector2~0 .lut_mask = 16'hA0FF;
defparam \inst3|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y48_N7
cycloneii_lcell_ff \inst3|RF_EN (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|OAP[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|RF_EN~regout ));

// Location: M4K_X55_Y46
cycloneii_ram_block \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\inst2|CLK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc}),
	.portaaddr({\inst|REG_PC|Address [9],\inst|REG_PC|Address [8],\inst|REG_PC|Address [7],\inst|REG_PC|Address [6],\inst|REG_PC|Address [5],\inst|REG_PC|Address [4],\inst|REG_PC|Address [3],\inst|REG_PC|Address [2],\inst|REG_PC|Address [1],\inst|REG_PC|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "instructions.mif";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_9ma1:auto_generated|altsyncram_s0a2:altsyncram1|ALTSYNCRAM";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 10;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_in_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 4;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 1023;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 1024;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 16;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_write_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 10;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_byte_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 4;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 1023;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 1024;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 16;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M4K";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .safe_write = "err_on_2clk";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013DFF;
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N20
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hFC0C;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y44_N21
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]));

// Location: LCCOMB_X54_Y44_N22
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hE2E2;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y44_N23
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]));

// Location: LCCOMB_X54_Y44_N16
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hFC0C;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y44_N17
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]));

// Location: LCCOMB_X54_Y44_N10
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datab(vcc),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hFA0A;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y44_N11
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]));

// Location: LCCOMB_X54_Y46_N26
cycloneii_lcell_comb \inst|inst7|Q~6 (
// Equation(s):
// \inst|inst7|Q~6_combout  = (\inst3|RST~regout  & \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [10])

	.dataa(vcc),
	.datab(\inst3|RST~regout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst7|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~6 .lut_mask = 16'hC0C0;
defparam \inst|inst7|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y46_N27
cycloneii_lcell_ff \inst|inst7|Q[10] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [10]));

// Location: LCCOMB_X52_Y45_N18
cycloneii_lcell_comb \inst|RF|reg2[2]~0 (
// Equation(s):
// \inst|RF|reg2[2]~0_combout  = (\inst|inst7|Q [9]) # ((\inst|inst7|Q [11]) # ((!\inst|inst7|Q [10]) # (!\inst3|RF_EN~regout )))

	.dataa(\inst|inst7|Q [9]),
	.datab(\inst|inst7|Q [11]),
	.datac(\inst3|RF_EN~regout ),
	.datad(\inst|inst7|Q [10]),
	.cin(gnd),
	.combout(\inst|RF|reg2[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg2[2]~0 .lut_mask = 16'hEFFF;
defparam \inst|RF|reg2[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N30
cycloneii_lcell_comb \inst|RF|reg2~9 (
// Equation(s):
// \inst|RF|reg2~9_combout  = (\inst|REG_A|Q [0] & !\inst|RF|reg2[2]~0_combout )

	.dataa(vcc),
	.datab(\inst|REG_A|Q [0]),
	.datac(\inst|RF|reg2[2]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg2~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg2~9 .lut_mask = 16'h0C0C;
defparam \inst|RF|reg2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N6
cycloneii_lcell_comb \inst|RF|reg2[2]~2 (
// Equation(s):
// \inst|RF|reg2[2]~2_combout  = (!\inst3|RST~regout ) # (!\inst|RF|reg2[2]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|RF|reg2[2]~0_combout ),
	.datad(\inst3|RST~regout ),
	.cin(gnd),
	.combout(\inst|RF|reg2[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg2[2]~2 .lut_mask = 16'h0FFF;
defparam \inst|RF|reg2[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y46_N31
cycloneii_lcell_ff \inst|RF|reg2[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg2~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg2[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg2 [0]));

// Location: LCCOMB_X54_Y46_N4
cycloneii_lcell_comb \inst|inst7|Q~7 (
// Equation(s):
// \inst|inst7|Q~7_combout  = (\inst3|RST~regout  & \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|RST~regout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.cin(gnd),
	.combout(\inst|inst7|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~7 .lut_mask = 16'hF000;
defparam \inst|inst7|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y46_N5
cycloneii_lcell_ff \inst|inst7|Q[9] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [9]));

// Location: LCCOMB_X51_Y44_N28
cycloneii_lcell_comb \inst|RF|reg3[3]~0 (
// Equation(s):
// \inst|RF|reg3[3]~0_combout  = (((\inst|inst7|Q [11]) # (!\inst|inst7|Q [9])) # (!\inst|inst7|Q [10])) # (!\inst3|RF_EN~regout )

	.dataa(\inst3|RF_EN~regout ),
	.datab(\inst|inst7|Q [10]),
	.datac(\inst|inst7|Q [9]),
	.datad(\inst|inst7|Q [11]),
	.cin(gnd),
	.combout(\inst|RF|reg3[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg3[3]~0 .lut_mask = 16'hFF7F;
defparam \inst|RF|reg3[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N22
cycloneii_lcell_comb \inst|RF|reg3~9 (
// Equation(s):
// \inst|RF|reg3~9_combout  = (\inst|REG_A|Q [0] & !\inst|RF|reg3[3]~0_combout )

	.dataa(\inst|REG_A|Q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|RF|reg3[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg3~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg3~9 .lut_mask = 16'h00AA;
defparam \inst|RF|reg3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N14
cycloneii_lcell_comb \inst|RF|reg3[3]~2 (
// Equation(s):
// \inst|RF|reg3[3]~2_combout  = (!\inst3|RST~regout ) # (!\inst|RF|reg3[3]~0_combout )

	.dataa(vcc),
	.datab(\inst|RF|reg3[3]~0_combout ),
	.datac(vcc),
	.datad(\inst3|RST~regout ),
	.cin(gnd),
	.combout(\inst|RF|reg3[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg3[3]~2 .lut_mask = 16'h33FF;
defparam \inst|RF|reg3[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y44_N23
cycloneii_lcell_ff \inst|RF|reg3[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg3~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg3[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg3 [0]));

// Location: LCCOMB_X53_Y44_N10
cycloneii_lcell_comb \inst|inst7|Q~12 (
// Equation(s):
// \inst|inst7|Q~12_combout  = (\inst3|RST~regout  & \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|RST~regout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.cin(gnd),
	.combout(\inst|inst7|Q~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~12 .lut_mask = 16'hF000;
defparam \inst|inst7|Q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y44_N11
cycloneii_lcell_ff \inst|inst7|Q[4] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [4]));

// Location: LCCOMB_X51_Y46_N28
cycloneii_lcell_comb \inst|RF|Read_DataB[0]~32 (
// Equation(s):
// \inst|RF|Read_DataB[0]~32_combout  = (\inst|RF|Read_DataB[0]~31_combout  & (((\inst|RF|reg3 [0]) # (!\inst|inst7|Q [4])))) # (!\inst|RF|Read_DataB[0]~31_combout  & (\inst|RF|reg2 [0] & ((\inst|inst7|Q [4]))))

	.dataa(\inst|RF|Read_DataB[0]~31_combout ),
	.datab(\inst|RF|reg2 [0]),
	.datac(\inst|RF|reg3 [0]),
	.datad(\inst|inst7|Q [4]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[0]~32 .lut_mask = 16'hE4AA;
defparam \inst|RF|Read_DataB[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N16
cycloneii_lcell_comb \inst|RF|reg7[3]~0 (
// Equation(s):
// \inst|RF|reg7[3]~0_combout  = (((!\inst|inst7|Q [10]) # (!\inst3|RF_EN~regout )) # (!\inst|inst7|Q [11])) # (!\inst|inst7|Q [9])

	.dataa(\inst|inst7|Q [9]),
	.datab(\inst|inst7|Q [11]),
	.datac(\inst3|RF_EN~regout ),
	.datad(\inst|inst7|Q [10]),
	.cin(gnd),
	.combout(\inst|RF|reg7[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg7[3]~0 .lut_mask = 16'h7FFF;
defparam \inst|RF|reg7[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N28
cycloneii_lcell_comb \inst|RF|reg7~9 (
// Equation(s):
// \inst|RF|reg7~9_combout  = (\inst|REG_A|Q [0] & !\inst|RF|reg7[3]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [0]),
	.datad(\inst|RF|reg7[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg7~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg7~9 .lut_mask = 16'h00F0;
defparam \inst|RF|reg7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N30
cycloneii_lcell_comb \inst|RF|reg7[3]~2 (
// Equation(s):
// \inst|RF|reg7[3]~2_combout  = (!\inst3|RST~regout ) # (!\inst|RF|reg7[3]~0_combout )

	.dataa(vcc),
	.datab(\inst|RF|reg7[3]~0_combout ),
	.datac(vcc),
	.datad(\inst3|RST~regout ),
	.cin(gnd),
	.combout(\inst|RF|reg7[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg7[3]~2 .lut_mask = 16'h33FF;
defparam \inst|RF|reg7[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y45_N29
cycloneii_lcell_ff \inst|RF|reg7[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg7~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg7[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg7 [0]));

// Location: LCCOMB_X52_Y45_N30
cycloneii_lcell_comb \inst|RF|reg4[6]~0 (
// Equation(s):
// \inst|RF|reg4[6]~0_combout  = (\inst|inst7|Q [9]) # (((\inst|inst7|Q [10]) # (!\inst3|RF_EN~regout )) # (!\inst|inst7|Q [11]))

	.dataa(\inst|inst7|Q [9]),
	.datab(\inst|inst7|Q [11]),
	.datac(\inst3|RF_EN~regout ),
	.datad(\inst|inst7|Q [10]),
	.cin(gnd),
	.combout(\inst|RF|reg4[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg4[6]~0 .lut_mask = 16'hFFBF;
defparam \inst|RF|reg4[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N2
cycloneii_lcell_comb \inst|RF|reg4~9 (
// Equation(s):
// \inst|RF|reg4~9_combout  = (!\inst|RF|reg4[6]~0_combout  & \inst|REG_A|Q [0])

	.dataa(vcc),
	.datab(\inst|RF|reg4[6]~0_combout ),
	.datac(\inst|REG_A|Q [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg4~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg4~9 .lut_mask = 16'h3030;
defparam \inst|RF|reg4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N4
cycloneii_lcell_comb \inst|RF|reg4[6]~2 (
// Equation(s):
// \inst|RF|reg4[6]~2_combout  = (!\inst3|RST~regout ) # (!\inst|RF|reg4[6]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|RF|reg4[6]~0_combout ),
	.datad(\inst3|RST~regout ),
	.cin(gnd),
	.combout(\inst|RF|reg4[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg4[6]~2 .lut_mask = 16'h0FFF;
defparam \inst|RF|reg4[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y43_N3
cycloneii_lcell_ff \inst|RF|reg4[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg4~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg4[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg4 [0]));

// Location: LCCOMB_X53_Y45_N6
cycloneii_lcell_comb \inst|RF|reg6~9 (
// Equation(s):
// \inst|RF|reg6~9_combout  = (\inst|REG_A|Q [0] & !\inst|RF|reg6[3]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [0]),
	.datad(\inst|RF|reg6[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg6~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg6~9 .lut_mask = 16'h00F0;
defparam \inst|RF|reg6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N26
cycloneii_lcell_comb \inst|RF|reg6[3]~2 (
// Equation(s):
// \inst|RF|reg6[3]~2_combout  = (!\inst3|RST~regout ) # (!\inst|RF|reg6[3]~0_combout )

	.dataa(\inst|RF|reg6[3]~0_combout ),
	.datab(vcc),
	.datac(\inst3|RST~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg6[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg6[3]~2 .lut_mask = 16'h5F5F;
defparam \inst|RF|reg6[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y45_N7
cycloneii_lcell_ff \inst|RF|reg6[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg6~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg6[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg6 [0]));

// Location: LCCOMB_X51_Y46_N14
cycloneii_lcell_comb \inst|RF|Read_DataB[0]~29 (
// Equation(s):
// \inst|RF|Read_DataB[0]~29_combout  = (\inst|inst7|Q [3] & (\inst|inst7|Q [4])) # (!\inst|inst7|Q [3] & ((\inst|inst7|Q [4] & ((\inst|RF|reg6 [0]))) # (!\inst|inst7|Q [4] & (\inst|RF|reg4 [0]))))

	.dataa(\inst|inst7|Q [3]),
	.datab(\inst|inst7|Q [4]),
	.datac(\inst|RF|reg4 [0]),
	.datad(\inst|RF|reg6 [0]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[0]~29 .lut_mask = 16'hDC98;
defparam \inst|RF|Read_DataB[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N4
cycloneii_lcell_comb \inst|inst7|Q~13 (
// Equation(s):
// \inst|inst7|Q~13_combout  = (\inst3|RST~regout  & \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|RST~regout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\inst|inst7|Q~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~13 .lut_mask = 16'hF000;
defparam \inst|inst7|Q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y44_N5
cycloneii_lcell_ff \inst|inst7|Q[3] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [3]));

// Location: LCCOMB_X51_Y46_N24
cycloneii_lcell_comb \inst|RF|Read_DataB[0]~30 (
// Equation(s):
// \inst|RF|Read_DataB[0]~30_combout  = (\inst|RF|Read_DataB[0]~29_combout  & (((\inst|RF|reg7 [0]) # (!\inst|inst7|Q [3])))) # (!\inst|RF|Read_DataB[0]~29_combout  & (\inst|RF|reg5 [0] & ((\inst|inst7|Q [3]))))

	.dataa(\inst|RF|reg5 [0]),
	.datab(\inst|RF|reg7 [0]),
	.datac(\inst|RF|Read_DataB[0]~29_combout ),
	.datad(\inst|inst7|Q [3]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[0]~30 .lut_mask = 16'hCAF0;
defparam \inst|RF|Read_DataB[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N0
cycloneii_lcell_comb \inst3|Mux35~1 (
// Equation(s):
// \inst3|Mux35~1_combout  = (\inst3|Mux35~0_combout  & (!\inst|inst7|Q [14] & !\inst|inst7|Q [15]))

	.dataa(\inst3|Mux35~0_combout ),
	.datab(\inst|inst7|Q [14]),
	.datac(\inst|inst7|Q [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux35~1 .lut_mask = 16'h0202;
defparam \inst3|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y48_N1
cycloneii_lcell_ff \inst3|B_SEL[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Mux35~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|Mux35~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|B_SEL [0]));

// Location: LCCOMB_X51_Y49_N22
cycloneii_lcell_comb \inst|MUX_B|Mux7~1 (
// Equation(s):
// \inst|MUX_B|Mux7~1_combout  = (\inst|MUX_B|Mux7~0_combout  & (((\inst|RF|Read_DataB[0]~30_combout ) # (\inst3|B_SEL [0])))) # (!\inst|MUX_B|Mux7~0_combout  & (\inst|RF|Read_DataB[0]~32_combout  & ((!\inst3|B_SEL [0]))))

	.dataa(\inst|MUX_B|Mux7~0_combout ),
	.datab(\inst|RF|Read_DataB[0]~32_combout ),
	.datac(\inst|RF|Read_DataB[0]~30_combout ),
	.datad(\inst3|B_SEL [0]),
	.cin(gnd),
	.combout(\inst|MUX_B|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MUX_B|Mux7~1 .lut_mask = 16'hAAE4;
defparam \inst|MUX_B|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N6
cycloneii_lcell_comb \inst|inst7|Q~4 (
// Equation(s):
// \inst|inst7|Q~4_combout  = (\inst3|RST~regout  & \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|RST~regout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.cin(gnd),
	.combout(\inst|inst7|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~4 .lut_mask = 16'hF000;
defparam \inst|inst7|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y46_N7
cycloneii_lcell_ff \inst|inst7|Q[12] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [12]));

// Location: LCCOMB_X51_Y49_N0
cycloneii_lcell_comb \inst3|Mux48~0 (
// Equation(s):
// \inst3|Mux48~0_combout  = (\inst|inst7|Q [1] & (!\inst|inst7|Q [12] & !\inst|inst7|Q [13]))

	.dataa(\inst|inst7|Q [1]),
	.datab(\inst|inst7|Q [12]),
	.datac(\inst|inst7|Q [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux48~0 .lut_mask = 16'h0202;
defparam \inst3|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N24
cycloneii_lcell_comb \inst3|WideNor0~0 (
// Equation(s):
// \inst3|WideNor0~0_combout  = ((\inst3|Add0~6_combout  & ((\inst3|Add0~8_combout ) # (\inst3|Add0~7_combout ))) # (!\inst3|Add0~6_combout  & (!\inst3|Add0~8_combout ))) # (!\inst3|Equal2~9_combout )

	.dataa(\inst3|Add0~6_combout ),
	.datab(\inst3|Add0~8_combout ),
	.datac(\inst3|Equal2~9_combout ),
	.datad(\inst3|Add0~7_combout ),
	.cin(gnd),
	.combout(\inst3|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|WideNor0~0 .lut_mask = 16'hBF9F;
defparam \inst3|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N30
cycloneii_lcell_comb \inst3|OAP[0]~1 (
// Equation(s):
// \inst3|OAP[0]~1_combout  = (\inst3|OAP[0]~0_combout  & !\inst3|WideNor0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|OAP[0]~0_combout ),
	.datad(\inst3|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\inst3|OAP[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|OAP[0]~1 .lut_mask = 16'h00F0;
defparam \inst3|OAP[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y49_N1
cycloneii_lcell_ff \inst3|OAP[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Mux48~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|OAP[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|OAP [1]));

// Location: LCCOMB_X54_Y48_N8
cycloneii_lcell_comb \inst3|Mux47~0 (
// Equation(s):
// \inst3|Mux47~0_combout  = (!\inst|inst7|Q [15] & (!\inst|inst7|Q [14] & ((\inst|inst7|Q [2]) # (\inst|inst7|Q [13]))))

	.dataa(\inst|inst7|Q [2]),
	.datab(\inst|inst7|Q [13]),
	.datac(\inst|inst7|Q [15]),
	.datad(\inst|inst7|Q [14]),
	.cin(gnd),
	.combout(\inst3|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux47~0 .lut_mask = 16'h000E;
defparam \inst3|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N2
cycloneii_lcell_comb \inst3|Mux47~1 (
// Equation(s):
// \inst3|Mux47~1_combout  = (!\inst|inst7|Q [12] & \inst3|Mux47~0_combout )

	.dataa(\inst|inst7|Q [12]),
	.datab(vcc),
	.datac(\inst3|Mux47~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux47~1 .lut_mask = 16'h5050;
defparam \inst3|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N10
cycloneii_lcell_comb \inst3|Mux47~2 (
// Equation(s):
// \inst3|Mux47~2_combout  = (\inst3|WideNor0~0_combout  & (\inst3|OAP[0]~0_combout  & (\inst3|OAP [2]))) # (!\inst3|WideNor0~0_combout  & (((\inst3|Mux47~1_combout ))))

	.dataa(\inst3|OAP[0]~0_combout ),
	.datab(\inst3|WideNor0~0_combout ),
	.datac(\inst3|OAP [2]),
	.datad(\inst3|Mux47~1_combout ),
	.cin(gnd),
	.combout(\inst3|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux47~2 .lut_mask = 16'hB380;
defparam \inst3|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y48_N11
cycloneii_lcell_ff \inst3|OAP[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Mux47~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|Mux35~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|OAP [2]));

// Location: LCCOMB_X50_Y49_N30
cycloneii_lcell_comb \inst|ALU|Mux15~0 (
// Equation(s):
// \inst|ALU|Mux15~0_combout  = (\inst|RF|Read_DataA[0]~39_combout  & ((\inst|MUX_B|Mux7~1_combout  & (\inst3|OAP [1])) # (!\inst|MUX_B|Mux7~1_combout  & ((!\inst3|OAP [2]))))) # (!\inst|RF|Read_DataA[0]~39_combout  & (\inst|MUX_B|Mux7~1_combout  $ 
// (((\inst3|OAP [1] & \inst3|OAP [2])))))

	.dataa(\inst|RF|Read_DataA[0]~39_combout ),
	.datab(\inst|MUX_B|Mux7~1_combout ),
	.datac(\inst3|OAP [1]),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|ALU|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux15~0 .lut_mask = 16'h94E6;
defparam \inst|ALU|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N0
cycloneii_lcell_comb \inst|ALU|Mux15~1 (
// Equation(s):
// \inst|ALU|Mux15~1_combout  = (\inst|RF|Read_DataA[0]~39_combout  & (\inst|MUX_B|Mux7~1_combout  $ (((\inst3|OAP [1]) # (!\inst3|OAP [2]))))) # (!\inst|RF|Read_DataA[0]~39_combout  & (\inst|MUX_B|Mux7~1_combout  & ((\inst3|OAP [1]) # (!\inst3|OAP [2]))))

	.dataa(\inst|RF|Read_DataA[0]~39_combout ),
	.datab(\inst|MUX_B|Mux7~1_combout ),
	.datac(\inst3|OAP [1]),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|ALU|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux15~1 .lut_mask = 16'h6866;
defparam \inst|ALU|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N26
cycloneii_lcell_comb \inst|REG_A|Q~8 (
// Equation(s):
// \inst|REG_A|Q~8_combout  = (\inst3|RST~regout  & ((\inst3|OAP [0] & (\inst|ALU|Mux15~0_combout )) # (!\inst3|OAP [0] & ((\inst|ALU|Mux15~1_combout )))))

	.dataa(\inst3|OAP [0]),
	.datab(\inst|ALU|Mux15~0_combout ),
	.datac(\inst3|RST~regout ),
	.datad(\inst|ALU|Mux15~1_combout ),
	.cin(gnd),
	.combout(\inst|REG_A|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|REG_A|Q~8 .lut_mask = 16'hD080;
defparam \inst|REG_A|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N4
cycloneii_lcell_comb \inst3|Mux39~0 (
// Equation(s):
// \inst3|Mux39~0_combout  = (\inst3|Equal2~10_combout  & ((\inst3|Add0~7_combout ) # ((\inst|inst7|Q [13]) # (!\inst|inst7|Q [12]))))

	.dataa(\inst3|Equal2~10_combout ),
	.datab(\inst3|Add0~7_combout ),
	.datac(\inst|inst7|Q [13]),
	.datad(\inst|inst7|Q [12]),
	.cin(gnd),
	.combout(\inst3|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux39~0 .lut_mask = 16'hA8AA;
defparam \inst3|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N28
cycloneii_lcell_comb \inst3|Mux39~1 (
// Equation(s):
// \inst3|Mux39~1_combout  = (\inst3|Equal2~9_combout  & ((\inst3|Mux39~0_combout ) # ((\inst3|LDA~regout  & \inst3|WideNor0~0_combout )))) # (!\inst3|Equal2~9_combout  & (((\inst3|LDA~regout  & \inst3|WideNor0~0_combout ))))

	.dataa(\inst3|Equal2~9_combout ),
	.datab(\inst3|Mux39~0_combout ),
	.datac(\inst3|LDA~regout ),
	.datad(\inst3|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\inst3|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux39~1 .lut_mask = 16'hF888;
defparam \inst3|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y48_N29
cycloneii_lcell_ff \inst3|LDA (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Mux39~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|OAP[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|LDA~regout ));

// Location: LCCOMB_X54_Y48_N6
cycloneii_lcell_comb \inst|REG_A|Q[6]~1 (
// Equation(s):
// \inst|REG_A|Q[6]~1_combout  = (\inst3|LDA~regout ) # (!\inst3|RST~regout )

	.dataa(vcc),
	.datab(\inst3|RST~regout ),
	.datac(vcc),
	.datad(\inst3|LDA~regout ),
	.cin(gnd),
	.combout(\inst|REG_A|Q[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|REG_A|Q[6]~1 .lut_mask = 16'hFF33;
defparam \inst|REG_A|Q[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y49_N27
cycloneii_lcell_ff \inst|REG_A|Q[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_A|Q~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|REG_A|Q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_A|Q [0]));

// Location: LCCOMB_X51_Y49_N18
cycloneii_lcell_comb \inst|RF|Read_DataB[0]~39 (
// Equation(s):
// \inst|RF|Read_DataB[0]~39_combout  = (\inst|inst7|Q [5] & ((\inst|RF|Read_DataB[0]~30_combout ))) # (!\inst|inst7|Q [5] & (\inst|RF|Read_DataB[0]~32_combout ))

	.dataa(\inst|inst7|Q [5]),
	.datab(\inst|RF|Read_DataB[0]~32_combout ),
	.datac(\inst|RF|Read_DataB[0]~30_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[0]~39 .lut_mask = 16'hE4E4;
defparam \inst|RF|Read_DataB[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N0
cycloneii_lcell_comb \inst|inst7|Q~16 (
// Equation(s):
// \inst|inst7|Q~16_combout  = (\inst3|RST~regout  & \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|RST~regout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst|inst7|Q~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~16 .lut_mask = 16'hF000;
defparam \inst|inst7|Q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y46_N1
cycloneii_lcell_ff \inst|inst7|Q[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [0]));

// Location: LCCOMB_X51_Y49_N2
cycloneii_lcell_comb \inst|ALU|temp~0 (
// Equation(s):
// \inst|ALU|temp~0_combout  = (\inst|RF|Read_DataA[0]~39_combout  & ((\inst3|B_SEL [0] & ((\inst|inst7|Q [0]))) # (!\inst3|B_SEL [0] & (\inst|RF|Read_DataB[0]~39_combout ))))

	.dataa(\inst|RF|Read_DataA[0]~39_combout ),
	.datab(\inst|RF|Read_DataB[0]~39_combout ),
	.datac(\inst|inst7|Q [0]),
	.datad(\inst3|B_SEL [0]),
	.cin(gnd),
	.combout(\inst|ALU|temp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|temp~0 .lut_mask = 16'hA088;
defparam \inst|ALU|temp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N28
cycloneii_lcell_comb \inst|ALU|Mux1~0 (
// Equation(s):
// \inst|ALU|Mux1~0_combout  = (\inst3|OAP [2]) # ((\inst3|OAP [0] & \inst3|OAP [1]))

	.dataa(\inst3|OAP [0]),
	.datab(vcc),
	.datac(\inst3|OAP [1]),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|ALU|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux1~0 .lut_mask = 16'hFFA0;
defparam \inst|ALU|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneii_clkctrl \inst|ALU|Mux1~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst|ALU|Mux1~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|ALU|Mux1~0clkctrl_outclk ));
// synopsys translate_off
defparam \inst|ALU|Mux1~0clkctrl .clock_type = "global clock";
defparam \inst|ALU|Mux1~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N30
cycloneii_lcell_comb \inst|ALU|carry[0] (
// Equation(s):
// \inst|ALU|carry [0] = (GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & ((\inst|ALU|carry [0]))) # (!GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & (\inst|ALU|temp~0_combout ))

	.dataa(vcc),
	.datab(\inst|ALU|temp~0_combout ),
	.datac(\inst|ALU|Mux1~0clkctrl_outclk ),
	.datad(\inst|ALU|carry [0]),
	.cin(gnd),
	.combout(\inst|ALU|carry [0]),
	.cout());
// synopsys translate_off
defparam \inst|ALU|carry[0] .lut_mask = 16'hFC0C;
defparam \inst|ALU|carry[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N10
cycloneii_lcell_comb \inst3|Mux49~0 (
// Equation(s):
// \inst3|Mux49~0_combout  = (!\inst|inst7|Q [13] & (!\inst|inst7|Q [12] & \inst|inst7|Q [0]))

	.dataa(\inst|inst7|Q [13]),
	.datab(\inst|inst7|Q [12]),
	.datac(\inst|inst7|Q [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux49~0 .lut_mask = 16'h1010;
defparam \inst3|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y49_N11
cycloneii_lcell_ff \inst3|OAP[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Mux49~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|OAP[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|OAP [0]));

// Location: LCCOMB_X54_Y46_N18
cycloneii_lcell_comb \inst|inst7|Q~11 (
// Equation(s):
// \inst|inst7|Q~11_combout  = (\inst3|RST~regout  & \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [5])

	.dataa(vcc),
	.datab(\inst3|RST~regout ),
	.datac(vcc),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.cin(gnd),
	.combout(\inst|inst7|Q~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~11 .lut_mask = 16'hCC00;
defparam \inst|inst7|Q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y46_N19
cycloneii_lcell_ff \inst|inst7|Q[5] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [5]));

// Location: LCCOMB_X52_Y46_N2
cycloneii_lcell_comb \inst|MUX_B|Mux6~0 (
// Equation(s):
// \inst|MUX_B|Mux6~0_combout  = (\inst3|B_SEL [0] & (\inst|inst7|Q [1])) # (!\inst3|B_SEL [0] & ((\inst|inst7|Q [5])))

	.dataa(\inst|inst7|Q [1]),
	.datab(\inst|inst7|Q [5]),
	.datac(vcc),
	.datad(\inst3|B_SEL [0]),
	.cin(gnd),
	.combout(\inst|MUX_B|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MUX_B|Mux6~0 .lut_mask = 16'hAACC;
defparam \inst|MUX_B|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N20
cycloneii_lcell_comb \inst|RF|reg3~8 (
// Equation(s):
// \inst|RF|reg3~8_combout  = (\inst|REG_A|Q [1] & !\inst|RF|reg3[3]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [1]),
	.datad(\inst|RF|reg3[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg3~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg3~8 .lut_mask = 16'h00F0;
defparam \inst|RF|reg3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y44_N21
cycloneii_lcell_ff \inst|RF|reg3[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg3~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg3[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg3 [1]));

// Location: LCCOMB_X51_Y46_N16
cycloneii_lcell_comb \inst|RF|reg2~8 (
// Equation(s):
// \inst|RF|reg2~8_combout  = (\inst|REG_A|Q [1] & !\inst|RF|reg2[2]~0_combout )

	.dataa(vcc),
	.datab(\inst|REG_A|Q [1]),
	.datac(\inst|RF|reg2[2]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg2~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg2~8 .lut_mask = 16'h0C0C;
defparam \inst|RF|reg2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y46_N17
cycloneii_lcell_ff \inst|RF|reg2[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg2~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg2[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg2 [1]));

// Location: LCCOMB_X52_Y46_N16
cycloneii_lcell_comb \inst|RF|Read_DataB[1]~28 (
// Equation(s):
// \inst|RF|Read_DataB[1]~28_combout  = (\inst|RF|Read_DataB[1]~27_combout  & ((\inst|RF|reg3 [1]) # ((!\inst|inst7|Q [4])))) # (!\inst|RF|Read_DataB[1]~27_combout  & (((\inst|inst7|Q [4] & \inst|RF|reg2 [1]))))

	.dataa(\inst|RF|Read_DataB[1]~27_combout ),
	.datab(\inst|RF|reg3 [1]),
	.datac(\inst|inst7|Q [4]),
	.datad(\inst|RF|reg2 [1]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[1]~28 .lut_mask = 16'hDA8A;
defparam \inst|RF|Read_DataB[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N4
cycloneii_lcell_comb \inst|MUX_B|Mux6~1 (
// Equation(s):
// \inst|MUX_B|Mux6~1_combout  = (\inst|MUX_B|Mux6~0_combout  & ((\inst|RF|Read_DataB[1]~26_combout ) # ((\inst3|B_SEL [0])))) # (!\inst|MUX_B|Mux6~0_combout  & (((\inst|RF|Read_DataB[1]~28_combout  & !\inst3|B_SEL [0]))))

	.dataa(\inst|RF|Read_DataB[1]~26_combout ),
	.datab(\inst|MUX_B|Mux6~0_combout ),
	.datac(\inst|RF|Read_DataB[1]~28_combout ),
	.datad(\inst3|B_SEL [0]),
	.cin(gnd),
	.combout(\inst|MUX_B|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MUX_B|Mux6~1 .lut_mask = 16'hCCB8;
defparam \inst|MUX_B|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N28
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[1]~42 (
// Equation(s):
// \inst|MULT_SEL_A|Output[1]~42_combout  = \inst|ALU|carry [0] $ (((\inst3|OAP [0] & (\inst|ALU|neg_b[1]~2_combout )) # (!\inst3|OAP [0] & ((\inst|MUX_B|Mux6~1_combout )))))

	.dataa(\inst|ALU|neg_b[1]~2_combout ),
	.datab(\inst|ALU|carry [0]),
	.datac(\inst3|OAP [0]),
	.datad(\inst|MUX_B|Mux6~1_combout ),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[1]~42 .lut_mask = 16'h636C;
defparam \inst|MULT_SEL_A|Output[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N22
cycloneii_lcell_comb \inst|RF|Read_DataB[1]~35 (
// Equation(s):
// \inst|RF|Read_DataB[1]~35_combout  = (\inst|inst7|Q [5] & (\inst|RF|Read_DataB[1]~26_combout )) # (!\inst|inst7|Q [5] & ((\inst|RF|Read_DataB[1]~28_combout )))

	.dataa(\inst|RF|Read_DataB[1]~26_combout ),
	.datab(vcc),
	.datac(\inst|RF|Read_DataB[1]~28_combout ),
	.datad(\inst|inst7|Q [5]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[1]~35 .lut_mask = 16'hAAF0;
defparam \inst|RF|Read_DataB[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N8
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[1]~41 (
// Equation(s):
// \inst|MULT_SEL_A|Output[1]~41_combout  = (\inst3|B_SEL [0] & (\inst|inst7|Q [1])) # (!\inst3|B_SEL [0] & ((\inst|RF|Read_DataB[1]~35_combout )))

	.dataa(\inst|inst7|Q [1]),
	.datab(\inst|RF|Read_DataB[1]~35_combout ),
	.datac(vcc),
	.datad(\inst3|B_SEL [0]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[1]~41 .lut_mask = 16'hAACC;
defparam \inst|MULT_SEL_A|Output[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N8
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[4]~25 (
// Equation(s):
// \inst|MULT_SEL_A|Output[4]~25_combout  = (\inst3|OAP [0] & \inst3|OAP [1])

	.dataa(vcc),
	.datab(\inst3|OAP [0]),
	.datac(\inst3|OAP [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[4]~25 .lut_mask = 16'hC0C0;
defparam \inst|MULT_SEL_A|Output[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N24
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[1]~44 (
// Equation(s):
// \inst|MULT_SEL_A|Output[1]~44_combout  = (\inst|MULT_SEL_A|Output[4]~25_combout  & ((\inst|MULT_SEL_A|Output[1]~43_combout ) # ((\inst|MULT_SEL_A|Output[1]~41_combout )))) # (!\inst|MULT_SEL_A|Output[4]~25_combout  & (\inst|MULT_SEL_A|Output[1]~43_combout 
//  $ ((\inst|MULT_SEL_A|Output[1]~42_combout ))))

	.dataa(\inst|MULT_SEL_A|Output[1]~43_combout ),
	.datab(\inst|MULT_SEL_A|Output[1]~42_combout ),
	.datac(\inst|MULT_SEL_A|Output[1]~41_combout ),
	.datad(\inst|MULT_SEL_A|Output[4]~25_combout ),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[1]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[1]~44 .lut_mask = 16'hFA66;
defparam \inst|MULT_SEL_A|Output[1]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N20
cycloneii_lcell_comb \inst|RF|reg6~8 (
// Equation(s):
// \inst|RF|reg6~8_combout  = (\inst|REG_A|Q [1] & !\inst|RF|reg6[3]~0_combout )

	.dataa(\inst|REG_A|Q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|RF|reg6[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg6~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg6~8 .lut_mask = 16'h00AA;
defparam \inst|RF|reg6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y45_N21
cycloneii_lcell_ff \inst|RF|reg6[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg6~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg6[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg6 [1]));

// Location: LCCOMB_X54_Y46_N24
cycloneii_lcell_comb \inst|inst7|Q~9 (
// Equation(s):
// \inst|inst7|Q~9_combout  = (\inst3|RST~regout  & \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|RST~regout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.cin(gnd),
	.combout(\inst|inst7|Q~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~9 .lut_mask = 16'hF000;
defparam \inst|inst7|Q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y46_N25
cycloneii_lcell_ff \inst|inst7|Q[7] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [7]));

// Location: LCCOMB_X52_Y46_N30
cycloneii_lcell_comb \inst|RF|Read_DataA[1]~33 (
// Equation(s):
// \inst|RF|Read_DataA[1]~33_combout  = (\inst|RF|Read_DataA[1]~32_combout  & ((\inst|RF|reg6 [1]) # ((!\inst|inst7|Q [7])))) # (!\inst|RF|Read_DataA[1]~32_combout  & (((\inst|inst7|Q [7] & \inst|RF|reg2 [1]))))

	.dataa(\inst|RF|Read_DataA[1]~32_combout ),
	.datab(\inst|RF|reg6 [1]),
	.datac(\inst|inst7|Q [7]),
	.datad(\inst|RF|reg2 [1]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[1]~33 .lut_mask = 16'hDA8A;
defparam \inst|RF|Read_DataA[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N8
cycloneii_lcell_comb \inst|inst7|Q~10 (
// Equation(s):
// \inst|inst7|Q~10_combout  = (\inst3|RST~regout  & \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|RST~regout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.cin(gnd),
	.combout(\inst|inst7|Q~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~10 .lut_mask = 16'hF000;
defparam \inst|inst7|Q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y44_N9
cycloneii_lcell_ff \inst|inst7|Q[6] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [6]));

// Location: LCCOMB_X52_Y46_N0
cycloneii_lcell_comb \inst|RF|Read_DataA[1]~34 (
// Equation(s):
// \inst|RF|Read_DataA[1]~34_combout  = (\inst|inst7|Q [6] & (\inst|RF|Read_DataA[1]~31_combout )) # (!\inst|inst7|Q [6] & ((\inst|RF|Read_DataA[1]~33_combout )))

	.dataa(\inst|RF|Read_DataA[1]~31_combout ),
	.datab(\inst|RF|Read_DataA[1]~33_combout ),
	.datac(\inst|inst7|Q [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[1]~34 .lut_mask = 16'hACAC;
defparam \inst|RF|Read_DataA[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N26
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[1]~40 (
// Equation(s):
// \inst|MULT_SEL_A|Output[1]~40_combout  = (\inst3|OAP [1] & (\inst3|OAP [0] $ (\inst|RF|Read_DataA[1]~34_combout  $ (\inst|MUX_B|Mux6~1_combout )))) # (!\inst3|OAP [1] & (\inst|MUX_B|Mux6~1_combout  & (\inst3|OAP [0] $ (\inst|RF|Read_DataA[1]~34_combout 
// ))))

	.dataa(\inst3|OAP [1]),
	.datab(\inst3|OAP [0]),
	.datac(\inst|RF|Read_DataA[1]~34_combout ),
	.datad(\inst|MUX_B|Mux6~1_combout ),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[1]~40 .lut_mask = 16'h9628;
defparam \inst|MULT_SEL_A|Output[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N24
cycloneii_lcell_comb \inst|REG_A|Q~7 (
// Equation(s):
// \inst|REG_A|Q~7_combout  = (\inst3|RST~regout  & ((\inst3|OAP [2] & ((\inst|MULT_SEL_A|Output[1]~40_combout ))) # (!\inst3|OAP [2] & (\inst|MULT_SEL_A|Output[1]~44_combout ))))

	.dataa(\inst3|RST~regout ),
	.datab(\inst|MULT_SEL_A|Output[1]~44_combout ),
	.datac(\inst|MULT_SEL_A|Output[1]~40_combout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|REG_A|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|REG_A|Q~7 .lut_mask = 16'hA088;
defparam \inst|REG_A|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y49_N25
cycloneii_lcell_ff \inst|REG_A|Q[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_A|Q~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|REG_A|Q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_A|Q [1]));

// Location: LCCOMB_X54_Y46_N28
cycloneii_lcell_comb \inst|inst7|Q~14 (
// Equation(s):
// \inst|inst7|Q~14_combout  = (\inst3|RST~regout  & \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [2])

	.dataa(vcc),
	.datab(\inst3|RST~regout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst7|Q~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~14 .lut_mask = 16'hC0C0;
defparam \inst|inst7|Q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y46_N29
cycloneii_lcell_ff \inst|inst7|Q[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [2]));

// Location: LCCOMB_X51_Y43_N10
cycloneii_lcell_comb \inst|RF|reg4~7 (
// Equation(s):
// \inst|RF|reg4~7_combout  = (\inst|REG_A|Q [2] & !\inst|RF|reg4[6]~0_combout )

	.dataa(vcc),
	.datab(\inst|REG_A|Q [2]),
	.datac(\inst|RF|reg4[6]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg4~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg4~7 .lut_mask = 16'h0C0C;
defparam \inst|RF|reg4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y43_N11
cycloneii_lcell_ff \inst|RF|reg4[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg4~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg4[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg4 [2]));

// Location: LCCOMB_X53_Y45_N2
cycloneii_lcell_comb \inst|RF|reg6~7 (
// Equation(s):
// \inst|RF|reg6~7_combout  = (\inst|REG_A|Q [2] & !\inst|RF|reg6[3]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [2]),
	.datad(\inst|RF|reg6[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg6~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg6~7 .lut_mask = 16'h00F0;
defparam \inst|RF|reg6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y45_N3
cycloneii_lcell_ff \inst|RF|reg6[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg6~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg6[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg6 [2]));

// Location: LCCOMB_X50_Y44_N14
cycloneii_lcell_comb \inst|RF|Read_DataB[2]~21 (
// Equation(s):
// \inst|RF|Read_DataB[2]~21_combout  = (\inst|inst7|Q [3] & (\inst|inst7|Q [4])) # (!\inst|inst7|Q [3] & ((\inst|inst7|Q [4] & ((\inst|RF|reg6 [2]))) # (!\inst|inst7|Q [4] & (\inst|RF|reg4 [2]))))

	.dataa(\inst|inst7|Q [3]),
	.datab(\inst|inst7|Q [4]),
	.datac(\inst|RF|reg4 [2]),
	.datad(\inst|RF|reg6 [2]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[2]~21 .lut_mask = 16'hDC98;
defparam \inst|RF|Read_DataB[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N16
cycloneii_lcell_comb \inst|RF|reg7~7 (
// Equation(s):
// \inst|RF|reg7~7_combout  = (\inst|REG_A|Q [2] & !\inst|RF|reg7[3]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [2]),
	.datad(\inst|RF|reg7[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg7~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg7~7 .lut_mask = 16'h00F0;
defparam \inst|RF|reg7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y45_N17
cycloneii_lcell_ff \inst|RF|reg7[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg7~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg7[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg7 [2]));

// Location: LCCOMB_X50_Y44_N24
cycloneii_lcell_comb \inst|RF|Read_DataB[2]~22 (
// Equation(s):
// \inst|RF|Read_DataB[2]~22_combout  = (\inst|RF|Read_DataB[2]~21_combout  & (((\inst|RF|reg7 [2]) # (!\inst|inst7|Q [3])))) # (!\inst|RF|Read_DataB[2]~21_combout  & (\inst|RF|reg5 [2] & ((\inst|inst7|Q [3]))))

	.dataa(\inst|RF|reg5 [2]),
	.datab(\inst|RF|Read_DataB[2]~21_combout ),
	.datac(\inst|RF|reg7 [2]),
	.datad(\inst|inst7|Q [3]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[2]~22 .lut_mask = 16'hE2CC;
defparam \inst|RF|Read_DataB[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N6
cycloneii_lcell_comb \inst|RF|Read_DataB[2]~34 (
// Equation(s):
// \inst|RF|Read_DataB[2]~34_combout  = (\inst|inst7|Q [5] & ((\inst|RF|Read_DataB[2]~22_combout ))) # (!\inst|inst7|Q [5] & (\inst|RF|Read_DataB[2]~24_combout ))

	.dataa(\inst|RF|Read_DataB[2]~24_combout ),
	.datab(\inst|inst7|Q [5]),
	.datac(\inst|RF|Read_DataB[2]~22_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[2]~34 .lut_mask = 16'hE2E2;
defparam \inst|RF|Read_DataB[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N30
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[2]~35 (
// Equation(s):
// \inst|MULT_SEL_A|Output[2]~35_combout  = (\inst3|B_SEL [0] & (\inst|inst7|Q [2])) # (!\inst3|B_SEL [0] & ((\inst|RF|Read_DataB[2]~34_combout )))

	.dataa(vcc),
	.datab(\inst|inst7|Q [2]),
	.datac(\inst3|B_SEL [0]),
	.datad(\inst|RF|Read_DataB[2]~34_combout ),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[2]~35 .lut_mask = 16'hCFC0;
defparam \inst|MULT_SEL_A|Output[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N22
cycloneii_lcell_comb \inst|MUX_B|Mux5~0 (
// Equation(s):
// \inst|MUX_B|Mux5~0_combout  = (\inst3|B_SEL [0] & ((\inst|inst7|Q [2]))) # (!\inst3|B_SEL [0] & (\inst|inst7|Q [5]))

	.dataa(\inst|inst7|Q [5]),
	.datab(\inst|inst7|Q [2]),
	.datac(\inst3|B_SEL [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|MUX_B|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MUX_B|Mux5~0 .lut_mask = 16'hCACA;
defparam \inst|MUX_B|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N0
cycloneii_lcell_comb \inst|MUX_B|Mux5~1 (
// Equation(s):
// \inst|MUX_B|Mux5~1_combout  = (\inst3|B_SEL [0] & (((\inst|MUX_B|Mux5~0_combout )))) # (!\inst3|B_SEL [0] & ((\inst|MUX_B|Mux5~0_combout  & ((\inst|RF|Read_DataB[2]~22_combout ))) # (!\inst|MUX_B|Mux5~0_combout  & (\inst|RF|Read_DataB[2]~24_combout ))))

	.dataa(\inst|RF|Read_DataB[2]~24_combout ),
	.datab(\inst|RF|Read_DataB[2]~22_combout ),
	.datac(\inst3|B_SEL [0]),
	.datad(\inst|MUX_B|Mux5~0_combout ),
	.cin(gnd),
	.combout(\inst|MUX_B|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MUX_B|Mux5~1 .lut_mask = 16'hFC0A;
defparam \inst|MUX_B|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N6
cycloneii_lcell_comb \inst|ALU|neg_b[0]~1 (
// Equation(s):
// \inst|ALU|neg_b[0]~1_cout  = CARRY(!\inst|MUX_B|Mux7~1_combout )

	.dataa(vcc),
	.datab(\inst|MUX_B|Mux7~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|ALU|neg_b[0]~1_cout ));
// synopsys translate_off
defparam \inst|ALU|neg_b[0]~1 .lut_mask = 16'h0033;
defparam \inst|ALU|neg_b[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N10
cycloneii_lcell_comb \inst|ALU|neg_b[2]~4 (
// Equation(s):
// \inst|ALU|neg_b[2]~4_combout  = (\inst|MUX_B|Mux5~1_combout  & (!\inst|ALU|neg_b[1]~3  & VCC)) # (!\inst|MUX_B|Mux5~1_combout  & (\inst|ALU|neg_b[1]~3  $ (GND)))
// \inst|ALU|neg_b[2]~5  = CARRY((!\inst|MUX_B|Mux5~1_combout  & !\inst|ALU|neg_b[1]~3 ))

	.dataa(vcc),
	.datab(\inst|MUX_B|Mux5~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|ALU|neg_b[1]~3 ),
	.combout(\inst|ALU|neg_b[2]~4_combout ),
	.cout(\inst|ALU|neg_b[2]~5 ));
// synopsys translate_off
defparam \inst|ALU|neg_b[2]~4 .lut_mask = 16'h3C03;
defparam \inst|ALU|neg_b[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N2
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[2]~36 (
// Equation(s):
// \inst|MULT_SEL_A|Output[2]~36_combout  = \inst|ALU|carry [1] $ (((\inst3|OAP [0] & ((\inst|ALU|neg_b[2]~4_combout ))) # (!\inst3|OAP [0] & (\inst|MUX_B|Mux5~1_combout ))))

	.dataa(\inst|ALU|carry [1]),
	.datab(\inst|MUX_B|Mux5~1_combout ),
	.datac(\inst3|OAP [0]),
	.datad(\inst|ALU|neg_b[2]~4_combout ),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[2]~36 .lut_mask = 16'h56A6;
defparam \inst|MULT_SEL_A|Output[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N8
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[2]~38 (
// Equation(s):
// \inst|MULT_SEL_A|Output[2]~38_combout  = (\inst|MULT_SEL_A|Output[4]~25_combout  & ((\inst|MULT_SEL_A|Output[2]~37_combout ) # ((\inst|MULT_SEL_A|Output[2]~35_combout )))) # (!\inst|MULT_SEL_A|Output[4]~25_combout  & (\inst|MULT_SEL_A|Output[2]~37_combout 
//  $ (((\inst|MULT_SEL_A|Output[2]~36_combout )))))

	.dataa(\inst|MULT_SEL_A|Output[2]~37_combout ),
	.datab(\inst|MULT_SEL_A|Output[2]~35_combout ),
	.datac(\inst|MULT_SEL_A|Output[4]~25_combout ),
	.datad(\inst|MULT_SEL_A|Output[2]~36_combout ),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[2]~38 .lut_mask = 16'hE5EA;
defparam \inst|MULT_SEL_A|Output[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N2
cycloneii_lcell_comb \inst|REG_A|Q~6 (
// Equation(s):
// \inst|REG_A|Q~6_combout  = (\inst3|RST~regout  & ((\inst3|OAP [2] & (\inst|MULT_SEL_A|Output[2]~34_combout )) # (!\inst3|OAP [2] & ((\inst|MULT_SEL_A|Output[2]~38_combout )))))

	.dataa(\inst|MULT_SEL_A|Output[2]~34_combout ),
	.datab(\inst|MULT_SEL_A|Output[2]~38_combout ),
	.datac(\inst3|RST~regout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|REG_A|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|REG_A|Q~6 .lut_mask = 16'hA0C0;
defparam \inst|REG_A|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y48_N3
cycloneii_lcell_ff \inst|REG_A|Q[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_A|Q~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|REG_A|Q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_A|Q [2]));

// Location: LCCOMB_X52_Y45_N20
cycloneii_lcell_comb \inst|RF|reg1[3]~0 (
// Equation(s):
// \inst|RF|reg1[3]~0_combout  = ((\inst|inst7|Q [11]) # ((\inst|inst7|Q [10]) # (!\inst3|RF_EN~regout ))) # (!\inst|inst7|Q [9])

	.dataa(\inst|inst7|Q [9]),
	.datab(\inst|inst7|Q [11]),
	.datac(\inst3|RF_EN~regout ),
	.datad(\inst|inst7|Q [10]),
	.cin(gnd),
	.combout(\inst|RF|reg1[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg1[3]~0 .lut_mask = 16'hFFDF;
defparam \inst|RF|reg1[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N22
cycloneii_lcell_comb \inst|RF|reg1~6 (
// Equation(s):
// \inst|RF|reg1~6_combout  = (\inst|REG_A|Q [3] & !\inst|RF|reg1[3]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [3]),
	.datad(\inst|RF|reg1[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg1~6 .lut_mask = 16'h00F0;
defparam \inst|RF|reg1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N6
cycloneii_lcell_comb \inst|RF|reg1[3]~2 (
// Equation(s):
// \inst|RF|reg1[3]~2_combout  = (!\inst3|RST~regout ) # (!\inst|RF|reg1[3]~0_combout )

	.dataa(vcc),
	.datab(\inst|RF|reg1[3]~0_combout ),
	.datac(vcc),
	.datad(\inst3|RST~regout ),
	.cin(gnd),
	.combout(\inst|RF|reg1[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg1[3]~2 .lut_mask = 16'h33FF;
defparam \inst|RF|reg1[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y43_N23
cycloneii_lcell_ff \inst|RF|reg1[3] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg1~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg1[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg1 [3]));

// Location: LCCOMB_X54_Y46_N14
cycloneii_lcell_comb \inst|inst7|Q~8 (
// Equation(s):
// \inst|inst7|Q~8_combout  = (\inst3|RST~regout  & \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|RST~regout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.cin(gnd),
	.combout(\inst|inst7|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~8 .lut_mask = 16'hF000;
defparam \inst|inst7|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y46_N15
cycloneii_lcell_ff \inst|inst7|Q[8] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [8]));

// Location: LCCOMB_X51_Y44_N10
cycloneii_lcell_comb \inst|RF|Read_DataA[3]~20 (
// Equation(s):
// \inst|RF|Read_DataA[3]~20_combout  = (\inst|inst7|Q [7] & ((\inst|RF|reg3 [3]) # ((\inst|inst7|Q [8])))) # (!\inst|inst7|Q [7] & (((\inst|RF|reg1 [3] & !\inst|inst7|Q [8]))))

	.dataa(\inst|RF|reg3 [3]),
	.datab(\inst|RF|reg1 [3]),
	.datac(\inst|inst7|Q [7]),
	.datad(\inst|inst7|Q [8]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[3]~20 .lut_mask = 16'hF0AC;
defparam \inst|RF|Read_DataA[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N4
cycloneii_lcell_comb \inst|RF|reg7~6 (
// Equation(s):
// \inst|RF|reg7~6_combout  = (\inst|REG_A|Q [3] & !\inst|RF|reg7[3]~0_combout )

	.dataa(vcc),
	.datab(\inst|REG_A|Q [3]),
	.datac(vcc),
	.datad(\inst|RF|reg7[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg7~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg7~6 .lut_mask = 16'h00CC;
defparam \inst|RF|reg7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y45_N5
cycloneii_lcell_ff \inst|RF|reg7[3] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg7~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg7[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg7 [3]));

// Location: LCCOMB_X52_Y45_N0
cycloneii_lcell_comb \inst|RF|reg5[6]~0 (
// Equation(s):
// \inst|RF|reg5[6]~0_combout  = (((\inst|inst7|Q [10]) # (!\inst3|RF_EN~regout )) # (!\inst|inst7|Q [11])) # (!\inst|inst7|Q [9])

	.dataa(\inst|inst7|Q [9]),
	.datab(\inst|inst7|Q [11]),
	.datac(\inst3|RF_EN~regout ),
	.datad(\inst|inst7|Q [10]),
	.cin(gnd),
	.combout(\inst|RF|reg5[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg5[6]~0 .lut_mask = 16'hFF7F;
defparam \inst|RF|reg5[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N8
cycloneii_lcell_comb \inst|RF|reg5~6 (
// Equation(s):
// \inst|RF|reg5~6_combout  = (\inst|REG_A|Q [3] & !\inst|RF|reg5[6]~0_combout )

	.dataa(vcc),
	.datab(\inst|REG_A|Q [3]),
	.datac(vcc),
	.datad(\inst|RF|reg5[6]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg5~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg5~6 .lut_mask = 16'h00CC;
defparam \inst|RF|reg5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N2
cycloneii_lcell_comb \inst|RF|reg5[6]~2 (
// Equation(s):
// \inst|RF|reg5[6]~2_combout  = (!\inst|RF|reg5[6]~0_combout ) # (!\inst3|RST~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|RST~regout ),
	.datad(\inst|RF|reg5[6]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg5[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg5[6]~2 .lut_mask = 16'h0FFF;
defparam \inst|RF|reg5[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y45_N9
cycloneii_lcell_ff \inst|RF|reg5[3] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg5~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg5[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg5 [3]));

// Location: LCCOMB_X50_Y45_N22
cycloneii_lcell_comb \inst|RF|Read_DataA[3]~21 (
// Equation(s):
// \inst|RF|Read_DataA[3]~21_combout  = (\inst|inst7|Q [8] & ((\inst|RF|Read_DataA[3]~20_combout  & (\inst|RF|reg7 [3])) # (!\inst|RF|Read_DataA[3]~20_combout  & ((\inst|RF|reg5 [3]))))) # (!\inst|inst7|Q [8] & (\inst|RF|Read_DataA[3]~20_combout ))

	.dataa(\inst|inst7|Q [8]),
	.datab(\inst|RF|Read_DataA[3]~20_combout ),
	.datac(\inst|RF|reg7 [3]),
	.datad(\inst|RF|reg5 [3]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[3]~21 .lut_mask = 16'hE6C4;
defparam \inst|RF|Read_DataA[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N18
cycloneii_lcell_comb \inst|RF|Read_DataA[3]~24 (
// Equation(s):
// \inst|RF|Read_DataA[3]~24_combout  = (\inst|inst7|Q [6] & ((\inst|RF|Read_DataA[3]~21_combout ))) # (!\inst|inst7|Q [6] & (\inst|RF|Read_DataA[3]~23_combout ))

	.dataa(\inst|RF|Read_DataA[3]~23_combout ),
	.datab(\inst|RF|Read_DataA[3]~21_combout ),
	.datac(\inst|inst7|Q [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[3]~24 .lut_mask = 16'hCACA;
defparam \inst|RF|Read_DataA[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N12
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[3]~28 (
// Equation(s):
// \inst|MULT_SEL_A|Output[3]~28_combout  = (\inst|MUX_B|Mux4~1_combout  & (\inst|RF|Read_DataA[3]~24_combout  $ (\inst3|OAP [0] $ (\inst3|OAP [1])))) # (!\inst|MUX_B|Mux4~1_combout  & (\inst3|OAP [1] & (\inst|RF|Read_DataA[3]~24_combout  $ (\inst3|OAP 
// [0]))))

	.dataa(\inst|MUX_B|Mux4~1_combout ),
	.datab(\inst|RF|Read_DataA[3]~24_combout ),
	.datac(\inst3|OAP [0]),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[3]~28 .lut_mask = 16'h9628;
defparam \inst|MULT_SEL_A|Output[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N22
cycloneii_lcell_comb \inst|REG_A|Q~5 (
// Equation(s):
// \inst|REG_A|Q~5_combout  = (\inst3|RST~regout  & ((\inst3|OAP [2] & ((\inst|MULT_SEL_A|Output[3]~28_combout ))) # (!\inst3|OAP [2] & (\inst|MULT_SEL_A|Output[3]~32_combout ))))

	.dataa(\inst|MULT_SEL_A|Output[3]~32_combout ),
	.datab(\inst|MULT_SEL_A|Output[3]~28_combout ),
	.datac(\inst3|RST~regout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|REG_A|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|REG_A|Q~5 .lut_mask = 16'hC0A0;
defparam \inst|REG_A|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y49_N23
cycloneii_lcell_ff \inst|REG_A|Q[3] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_A|Q~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|REG_A|Q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_A|Q [3]));

// Location: LCCOMB_X51_Y44_N6
cycloneii_lcell_comb \inst|RF|reg3~5 (
// Equation(s):
// \inst|RF|reg3~5_combout  = (\inst|REG_A|Q [4] & !\inst|RF|reg3[3]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [4]),
	.datad(\inst|RF|reg3[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg3~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg3~5 .lut_mask = 16'h00F0;
defparam \inst|RF|reg3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y44_N7
cycloneii_lcell_ff \inst|RF|reg3[4] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg3~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg3[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg3 [4]));

// Location: LCCOMB_X52_Y45_N22
cycloneii_lcell_comb \inst|RF|reg0[0]~0 (
// Equation(s):
// \inst|RF|reg0[0]~0_combout  = (\inst|inst7|Q [9]) # ((\inst|inst7|Q [11]) # ((\inst|inst7|Q [10]) # (!\inst3|RF_EN~regout )))

	.dataa(\inst|inst7|Q [9]),
	.datab(\inst|inst7|Q [11]),
	.datac(\inst3|RF_EN~regout ),
	.datad(\inst|inst7|Q [10]),
	.cin(gnd),
	.combout(\inst|RF|reg0[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg0[0]~0 .lut_mask = 16'hFFEF;
defparam \inst|RF|reg0[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N16
cycloneii_lcell_comb \inst|RF|reg0~5 (
// Equation(s):
// \inst|RF|reg0~5_combout  = (\inst|REG_A|Q [4] & !\inst|RF|reg0[0]~0_combout )

	.dataa(vcc),
	.datab(\inst|REG_A|Q [4]),
	.datac(vcc),
	.datad(\inst|RF|reg0[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg0~5 .lut_mask = 16'h00CC;
defparam \inst|RF|reg0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N6
cycloneii_lcell_comb \inst|RF|reg0[0]~2 (
// Equation(s):
// \inst|RF|reg0[0]~2_combout  = (!\inst3|RST~regout ) # (!\inst|RF|reg0[0]~0_combout )

	.dataa(\inst|RF|reg0[0]~0_combout ),
	.datab(vcc),
	.datac(\inst3|RST~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg0[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg0[0]~2 .lut_mask = 16'h5F5F;
defparam \inst|RF|reg0[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y44_N17
cycloneii_lcell_ff \inst|RF|reg0[4] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg0~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg0[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg0 [4]));

// Location: LCCOMB_X51_Y43_N18
cycloneii_lcell_comb \inst|RF|reg1~5 (
// Equation(s):
// \inst|RF|reg1~5_combout  = (\inst|REG_A|Q [4] & !\inst|RF|reg1[3]~0_combout )

	.dataa(vcc),
	.datab(\inst|REG_A|Q [4]),
	.datac(vcc),
	.datad(\inst|RF|reg1[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg1~5 .lut_mask = 16'h00CC;
defparam \inst|RF|reg1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y43_N19
cycloneii_lcell_ff \inst|RF|reg1[4] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg1~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg1[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg1 [4]));

// Location: LCCOMB_X53_Y44_N20
cycloneii_lcell_comb \inst|RF|Read_DataB[4]~14 (
// Equation(s):
// \inst|RF|Read_DataB[4]~14_combout  = (\inst|inst7|Q [4] & (((\inst|inst7|Q [3])))) # (!\inst|inst7|Q [4] & ((\inst|inst7|Q [3] & ((\inst|RF|reg1 [4]))) # (!\inst|inst7|Q [3] & (\inst|RF|reg0 [4]))))

	.dataa(\inst|inst7|Q [4]),
	.datab(\inst|RF|reg0 [4]),
	.datac(\inst|RF|reg1 [4]),
	.datad(\inst|inst7|Q [3]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[4]~14 .lut_mask = 16'hFA44;
defparam \inst|RF|Read_DataB[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N30
cycloneii_lcell_comb \inst|RF|Read_DataB[4]~15 (
// Equation(s):
// \inst|RF|Read_DataB[4]~15_combout  = (\inst|RF|Read_DataB[4]~14_combout  & (((\inst|RF|reg3 [4]) # (!\inst|inst7|Q [4])))) # (!\inst|RF|Read_DataB[4]~14_combout  & (\inst|RF|reg2 [4] & ((\inst|inst7|Q [4]))))

	.dataa(\inst|RF|reg2 [4]),
	.datab(\inst|RF|reg3 [4]),
	.datac(\inst|RF|Read_DataB[4]~14_combout ),
	.datad(\inst|inst7|Q [4]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[4]~15 .lut_mask = 16'hCAF0;
defparam \inst|RF|Read_DataB[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N10
cycloneii_lcell_comb \inst|RF|reg7~5 (
// Equation(s):
// \inst|RF|reg7~5_combout  = (\inst|REG_A|Q [4] & !\inst|RF|reg7[3]~0_combout )

	.dataa(vcc),
	.datab(\inst|REG_A|Q [4]),
	.datac(vcc),
	.datad(\inst|RF|reg7[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg7~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg7~5 .lut_mask = 16'h00CC;
defparam \inst|RF|reg7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y45_N11
cycloneii_lcell_ff \inst|RF|reg7[4] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg7~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg7[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg7 [4]));

// Location: LCCOMB_X52_Y45_N14
cycloneii_lcell_comb \inst|RF|reg5~5 (
// Equation(s):
// \inst|RF|reg5~5_combout  = (\inst|REG_A|Q [4] & !\inst|RF|reg5[6]~0_combout )

	.dataa(vcc),
	.datab(\inst|REG_A|Q [4]),
	.datac(vcc),
	.datad(\inst|RF|reg5[6]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg5~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg5~5 .lut_mask = 16'h00CC;
defparam \inst|RF|reg5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y45_N15
cycloneii_lcell_ff \inst|RF|reg5[4] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg5~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg5[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg5 [4]));

// Location: LCCOMB_X53_Y44_N26
cycloneii_lcell_comb \inst|RF|Read_DataB[4]~13 (
// Equation(s):
// \inst|RF|Read_DataB[4]~13_combout  = (\inst|RF|Read_DataB[4]~12_combout  & ((\inst|RF|reg7 [4]) # ((!\inst|inst7|Q [3])))) # (!\inst|RF|Read_DataB[4]~12_combout  & (((\inst|RF|reg5 [4] & \inst|inst7|Q [3]))))

	.dataa(\inst|RF|Read_DataB[4]~12_combout ),
	.datab(\inst|RF|reg7 [4]),
	.datac(\inst|RF|reg5 [4]),
	.datad(\inst|inst7|Q [3]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[4]~13 .lut_mask = 16'hD8AA;
defparam \inst|RF|Read_DataB[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N0
cycloneii_lcell_comb \inst|RF|Read_DataB[4]~16 (
// Equation(s):
// \inst|RF|Read_DataB[4]~16_combout  = (\inst|inst7|Q [5] & ((\inst|RF|Read_DataB[4]~13_combout ))) # (!\inst|inst7|Q [5] & (\inst|RF|Read_DataB[4]~15_combout ))

	.dataa(vcc),
	.datab(\inst|RF|Read_DataB[4]~15_combout ),
	.datac(\inst|inst7|Q [5]),
	.datad(\inst|RF|Read_DataB[4]~13_combout ),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[4]~16 .lut_mask = 16'hFC0C;
defparam \inst|RF|Read_DataB[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N28
cycloneii_lcell_comb \inst|MUX_B|Mux3~0 (
// Equation(s):
// \inst|MUX_B|Mux3~0_combout  = (\inst3|B_SEL [0] & (\inst|inst7|Q [4])) # (!\inst3|B_SEL [0] & ((\inst|RF|Read_DataB[4]~16_combout )))

	.dataa(\inst|inst7|Q [4]),
	.datab(\inst|RF|Read_DataB[4]~16_combout ),
	.datac(\inst3|B_SEL [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|MUX_B|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MUX_B|Mux3~0 .lut_mask = 16'hACAC;
defparam \inst|MUX_B|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N12
cycloneii_lcell_comb \inst|RF|reg4~5 (
// Equation(s):
// \inst|RF|reg4~5_combout  = (\inst|REG_A|Q [4] & !\inst|RF|reg4[6]~0_combout )

	.dataa(vcc),
	.datab(\inst|REG_A|Q [4]),
	.datac(\inst|RF|reg4[6]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg4~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg4~5 .lut_mask = 16'h0C0C;
defparam \inst|RF|reg4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y43_N13
cycloneii_lcell_ff \inst|RF|reg4[4] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg4~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg4[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg4 [4]));

// Location: LCCOMB_X53_Y44_N18
cycloneii_lcell_comb \inst|RF|Read_DataA[4]~17 (
// Equation(s):
// \inst|RF|Read_DataA[4]~17_combout  = (\inst|inst7|Q [8] & (((\inst|inst7|Q [7]) # (\inst|RF|reg4 [4])))) # (!\inst|inst7|Q [8] & (\inst|RF|reg0 [4] & (!\inst|inst7|Q [7])))

	.dataa(\inst|inst7|Q [8]),
	.datab(\inst|RF|reg0 [4]),
	.datac(\inst|inst7|Q [7]),
	.datad(\inst|RF|reg4 [4]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[4]~17 .lut_mask = 16'hAEA4;
defparam \inst|RF|Read_DataA[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N22
cycloneii_lcell_comb \inst|RF|reg6~5 (
// Equation(s):
// \inst|RF|reg6~5_combout  = (\inst|REG_A|Q [4] & !\inst|RF|reg6[3]~0_combout )

	.dataa(vcc),
	.datab(\inst|REG_A|Q [4]),
	.datac(vcc),
	.datad(\inst|RF|reg6[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg6~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg6~5 .lut_mask = 16'h00CC;
defparam \inst|RF|reg6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y45_N23
cycloneii_lcell_ff \inst|RF|reg6[4] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg6~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg6[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg6 [4]));

// Location: LCCOMB_X53_Y44_N28
cycloneii_lcell_comb \inst|RF|Read_DataA[4]~18 (
// Equation(s):
// \inst|RF|Read_DataA[4]~18_combout  = (\inst|RF|Read_DataA[4]~17_combout  & (((\inst|RF|reg6 [4]) # (!\inst|inst7|Q [7])))) # (!\inst|RF|Read_DataA[4]~17_combout  & (\inst|RF|reg2 [4] & (\inst|inst7|Q [7])))

	.dataa(\inst|RF|reg2 [4]),
	.datab(\inst|RF|Read_DataA[4]~17_combout ),
	.datac(\inst|inst7|Q [7]),
	.datad(\inst|RF|reg6 [4]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[4]~18 .lut_mask = 16'hEC2C;
defparam \inst|RF|Read_DataA[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N22
cycloneii_lcell_comb \inst|RF|Read_DataA[4]~15 (
// Equation(s):
// \inst|RF|Read_DataA[4]~15_combout  = (\inst|inst7|Q [8] & (((\inst|inst7|Q [7])))) # (!\inst|inst7|Q [8] & ((\inst|inst7|Q [7] & (\inst|RF|reg3 [4])) # (!\inst|inst7|Q [7] & ((\inst|RF|reg1 [4])))))

	.dataa(\inst|inst7|Q [8]),
	.datab(\inst|RF|reg3 [4]),
	.datac(\inst|inst7|Q [7]),
	.datad(\inst|RF|reg1 [4]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[4]~15 .lut_mask = 16'hE5E0;
defparam \inst|RF|Read_DataA[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N16
cycloneii_lcell_comb \inst|RF|Read_DataA[4]~16 (
// Equation(s):
// \inst|RF|Read_DataA[4]~16_combout  = (\inst|inst7|Q [8] & ((\inst|RF|Read_DataA[4]~15_combout  & (\inst|RF|reg7 [4])) # (!\inst|RF|Read_DataA[4]~15_combout  & ((\inst|RF|reg5 [4]))))) # (!\inst|inst7|Q [8] & (((\inst|RF|Read_DataA[4]~15_combout ))))

	.dataa(\inst|inst7|Q [8]),
	.datab(\inst|RF|reg7 [4]),
	.datac(\inst|RF|reg5 [4]),
	.datad(\inst|RF|Read_DataA[4]~15_combout ),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[4]~16 .lut_mask = 16'hDDA0;
defparam \inst|RF|Read_DataA[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N6
cycloneii_lcell_comb \inst|RF|Read_DataA[4]~19 (
// Equation(s):
// \inst|RF|Read_DataA[4]~19_combout  = (\inst|inst7|Q [6] & ((\inst|RF|Read_DataA[4]~16_combout ))) # (!\inst|inst7|Q [6] & (\inst|RF|Read_DataA[4]~18_combout ))

	.dataa(vcc),
	.datab(\inst|RF|Read_DataA[4]~18_combout ),
	.datac(\inst|RF|Read_DataA[4]~16_combout ),
	.datad(\inst|inst7|Q [6]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[4]~19 .lut_mask = 16'hF0CC;
defparam \inst|RF|Read_DataA[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N18
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[4]~21 (
// Equation(s):
// \inst|MULT_SEL_A|Output[4]~21_combout  = (\inst3|OAP [1] & (\inst|MUX_B|Mux3~0_combout  $ (\inst|RF|Read_DataA[4]~19_combout  $ (\inst3|OAP [0])))) # (!\inst3|OAP [1] & (\inst|MUX_B|Mux3~0_combout  & (\inst|RF|Read_DataA[4]~19_combout  $ (\inst3|OAP 
// [0]))))

	.dataa(\inst3|OAP [1]),
	.datab(\inst|MUX_B|Mux3~0_combout ),
	.datac(\inst|RF|Read_DataA[4]~19_combout ),
	.datad(\inst3|OAP [0]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[4]~21 .lut_mask = 16'h8668;
defparam \inst|MULT_SEL_A|Output[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N4
cycloneii_lcell_comb \inst|ALU|carry[1] (
// Equation(s):
// \inst|ALU|carry [1] = (GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & ((\inst|ALU|carry [1]))) # (!GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & (\inst|ALU|Mux6~2_combout ))

	.dataa(\inst|ALU|Mux6~2_combout ),
	.datab(vcc),
	.datac(\inst|ALU|carry [1]),
	.datad(\inst|ALU|Mux1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|ALU|carry [1]),
	.cout());
// synopsys translate_off
defparam \inst|ALU|carry[1] .lut_mask = 16'hF0AA;
defparam \inst|ALU|carry[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N0
cycloneii_lcell_comb \inst|ALU|Mux5~0 (
// Equation(s):
// \inst|ALU|Mux5~0_combout  = (\inst3|OAP [1] & (((\inst|MUX_B|Mux5~1_combout )))) # (!\inst3|OAP [1] & ((\inst3|OAP [0] & (\inst|ALU|neg_b[2]~4_combout )) # (!\inst3|OAP [0] & ((\inst|MUX_B|Mux5~1_combout )))))

	.dataa(\inst|ALU|neg_b[2]~4_combout ),
	.datab(\inst3|OAP [1]),
	.datac(\inst3|OAP [0]),
	.datad(\inst|MUX_B|Mux5~1_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux5~0 .lut_mask = 16'hEF20;
defparam \inst|ALU|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N26
cycloneii_lcell_comb \inst|ALU|Mux5~2 (
// Equation(s):
// \inst|ALU|Mux5~2_combout  = (\inst|ALU|Mux5~1_combout  & ((\inst|ALU|carry [1]) # (\inst|ALU|Mux5~0_combout ))) # (!\inst|ALU|Mux5~1_combout  & (\inst|ALU|carry [1] & \inst|ALU|Mux5~0_combout ))

	.dataa(\inst|ALU|Mux5~1_combout ),
	.datab(vcc),
	.datac(\inst|ALU|carry [1]),
	.datad(\inst|ALU|Mux5~0_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux5~2 .lut_mask = 16'hFAA0;
defparam \inst|ALU|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N30
cycloneii_lcell_comb \inst|ALU|carry[2] (
// Equation(s):
// \inst|ALU|carry [2] = (GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & ((\inst|ALU|carry [2]))) # (!GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & (\inst|ALU|Mux5~2_combout ))

	.dataa(\inst|ALU|Mux1~0clkctrl_outclk ),
	.datab(\inst|ALU|Mux5~2_combout ),
	.datac(vcc),
	.datad(\inst|ALU|carry [2]),
	.cin(gnd),
	.combout(\inst|ALU|carry [2]),
	.cout());
// synopsys translate_off
defparam \inst|ALU|carry[2] .lut_mask = 16'hEE44;
defparam \inst|ALU|carry[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N24
cycloneii_lcell_comb \inst|RF|reg0~9 (
// Equation(s):
// \inst|RF|reg0~9_combout  = (\inst|REG_A|Q [0] & !\inst|RF|reg0[0]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [0]),
	.datad(\inst|RF|reg0[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg0~9 .lut_mask = 16'h00F0;
defparam \inst|RF|reg0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y44_N25
cycloneii_lcell_ff \inst|RF|reg0[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg0~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg0[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg0 [0]));

// Location: LCCOMB_X51_Y46_N8
cycloneii_lcell_comb \inst|RF|Read_DataA[0]~37 (
// Equation(s):
// \inst|RF|Read_DataA[0]~37_combout  = (\inst|inst7|Q [7] & (\inst|inst7|Q [8])) # (!\inst|inst7|Q [7] & ((\inst|inst7|Q [8] & ((\inst|RF|reg4 [0]))) # (!\inst|inst7|Q [8] & (\inst|RF|reg0 [0]))))

	.dataa(\inst|inst7|Q [7]),
	.datab(\inst|inst7|Q [8]),
	.datac(\inst|RF|reg0 [0]),
	.datad(\inst|RF|reg4 [0]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[0]~37 .lut_mask = 16'hDC98;
defparam \inst|RF|Read_DataA[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N26
cycloneii_lcell_comb \inst|RF|Read_DataA[0]~38 (
// Equation(s):
// \inst|RF|Read_DataA[0]~38_combout  = (\inst|RF|Read_DataA[0]~37_combout  & ((\inst|RF|reg6 [0]) # ((!\inst|inst7|Q [7])))) # (!\inst|RF|Read_DataA[0]~37_combout  & (((\inst|inst7|Q [7] & \inst|RF|reg2 [0]))))

	.dataa(\inst|RF|reg6 [0]),
	.datab(\inst|RF|Read_DataA[0]~37_combout ),
	.datac(\inst|inst7|Q [7]),
	.datad(\inst|RF|reg2 [0]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[0]~38 .lut_mask = 16'hBC8C;
defparam \inst|RF|Read_DataA[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N24
cycloneii_lcell_comb \inst|RF|reg1~9 (
// Equation(s):
// \inst|RF|reg1~9_combout  = (\inst|REG_A|Q [0] & !\inst|RF|reg1[3]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [0]),
	.datad(\inst|RF|reg1[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg1~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg1~9 .lut_mask = 16'h00F0;
defparam \inst|RF|reg1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y43_N25
cycloneii_lcell_ff \inst|RF|reg1[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg1~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg1[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg1 [0]));

// Location: LCCOMB_X51_Y46_N2
cycloneii_lcell_comb \inst|RF|Read_DataA[0]~35 (
// Equation(s):
// \inst|RF|Read_DataA[0]~35_combout  = (\inst|inst7|Q [7] & ((\inst|RF|reg3 [0]) # ((\inst|inst7|Q [8])))) # (!\inst|inst7|Q [7] & (((!\inst|inst7|Q [8] & \inst|RF|reg1 [0]))))

	.dataa(\inst|inst7|Q [7]),
	.datab(\inst|RF|reg3 [0]),
	.datac(\inst|inst7|Q [8]),
	.datad(\inst|RF|reg1 [0]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[0]~35 .lut_mask = 16'hADA8;
defparam \inst|RF|Read_DataA[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N20
cycloneii_lcell_comb \inst|RF|Read_DataA[0]~36 (
// Equation(s):
// \inst|RF|Read_DataA[0]~36_combout  = (\inst|RF|Read_DataA[0]~35_combout  & (((\inst|RF|reg7 [0]) # (!\inst|inst7|Q [8])))) # (!\inst|RF|Read_DataA[0]~35_combout  & (\inst|RF|reg5 [0] & (\inst|inst7|Q [8])))

	.dataa(\inst|RF|reg5 [0]),
	.datab(\inst|RF|Read_DataA[0]~35_combout ),
	.datac(\inst|inst7|Q [8]),
	.datad(\inst|RF|reg7 [0]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[0]~36 .lut_mask = 16'hEC2C;
defparam \inst|RF|Read_DataA[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N4
cycloneii_lcell_comb \inst|RF|Read_DataA[0]~39 (
// Equation(s):
// \inst|RF|Read_DataA[0]~39_combout  = (\inst|inst7|Q [6] & ((\inst|RF|Read_DataA[0]~36_combout ))) # (!\inst|inst7|Q [6] & (\inst|RF|Read_DataA[0]~38_combout ))

	.dataa(vcc),
	.datab(\inst|RF|Read_DataA[0]~38_combout ),
	.datac(\inst|RF|Read_DataA[0]~36_combout ),
	.datad(\inst|inst7|Q [6]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[0]~39 .lut_mask = 16'hF0CC;
defparam \inst|RF|Read_DataA[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N10
cycloneii_lcell_comb \inst|ALU|neg_a[0]~1 (
// Equation(s):
// \inst|ALU|neg_a[0]~1_cout  = CARRY(!\inst|RF|Read_DataA[0]~39_combout )

	.dataa(vcc),
	.datab(\inst|RF|Read_DataA[0]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|ALU|neg_a[0]~1_cout ));
// synopsys translate_off
defparam \inst|ALU|neg_a[0]~1 .lut_mask = 16'h0033;
defparam \inst|ALU|neg_a[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N16
cycloneii_lcell_comb \inst|ALU|neg_a[3]~6 (
// Equation(s):
// \inst|ALU|neg_a[3]~6_combout  = (\inst|RF|Read_DataA[3]~24_combout  & ((\inst|ALU|neg_a[2]~5 ) # (GND))) # (!\inst|RF|Read_DataA[3]~24_combout  & (!\inst|ALU|neg_a[2]~5 ))
// \inst|ALU|neg_a[3]~7  = CARRY((\inst|RF|Read_DataA[3]~24_combout ) # (!\inst|ALU|neg_a[2]~5 ))

	.dataa(vcc),
	.datab(\inst|RF|Read_DataA[3]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|ALU|neg_a[2]~5 ),
	.combout(\inst|ALU|neg_a[3]~6_combout ),
	.cout(\inst|ALU|neg_a[3]~7 ));
// synopsys translate_off
defparam \inst|ALU|neg_a[3]~6 .lut_mask = 16'hC3CF;
defparam \inst|ALU|neg_a[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N20
cycloneii_lcell_comb \inst|ALU|Mux4~1 (
// Equation(s):
// \inst|ALU|Mux4~1_combout  = (\inst3|OAP [1] & ((\inst|ALU|neg_a[3]~6_combout ))) # (!\inst3|OAP [1] & (\inst|RF|Read_DataA[3]~24_combout ))

	.dataa(vcc),
	.datab(\inst|RF|Read_DataA[3]~24_combout ),
	.datac(\inst|ALU|neg_a[3]~6_combout ),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux4~1 .lut_mask = 16'hF0CC;
defparam \inst|ALU|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N12
cycloneii_lcell_comb \inst|ALU|neg_b[3]~6 (
// Equation(s):
// \inst|ALU|neg_b[3]~6_combout  = (\inst|MUX_B|Mux4~1_combout  & ((\inst|ALU|neg_b[2]~5 ) # (GND))) # (!\inst|MUX_B|Mux4~1_combout  & (!\inst|ALU|neg_b[2]~5 ))
// \inst|ALU|neg_b[3]~7  = CARRY((\inst|MUX_B|Mux4~1_combout ) # (!\inst|ALU|neg_b[2]~5 ))

	.dataa(\inst|MUX_B|Mux4~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|ALU|neg_b[2]~5 ),
	.combout(\inst|ALU|neg_b[3]~6_combout ),
	.cout(\inst|ALU|neg_b[3]~7 ));
// synopsys translate_off
defparam \inst|ALU|neg_b[3]~6 .lut_mask = 16'hA5AF;
defparam \inst|ALU|neg_b[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N28
cycloneii_lcell_comb \inst|ALU|Mux4~0 (
// Equation(s):
// \inst|ALU|Mux4~0_combout  = (\inst3|OAP [1] & (\inst|MUX_B|Mux4~1_combout )) # (!\inst3|OAP [1] & ((\inst3|OAP [0] & ((\inst|ALU|neg_b[3]~6_combout ))) # (!\inst3|OAP [0] & (\inst|MUX_B|Mux4~1_combout ))))

	.dataa(\inst|MUX_B|Mux4~1_combout ),
	.datab(\inst3|OAP [1]),
	.datac(\inst3|OAP [0]),
	.datad(\inst|ALU|neg_b[3]~6_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux4~0 .lut_mask = 16'hBA8A;
defparam \inst|ALU|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N22
cycloneii_lcell_comb \inst|ALU|Mux4~2 (
// Equation(s):
// \inst|ALU|Mux4~2_combout  = (\inst|ALU|carry [2] & ((\inst|ALU|Mux4~1_combout ) # (\inst|ALU|Mux4~0_combout ))) # (!\inst|ALU|carry [2] & (\inst|ALU|Mux4~1_combout  & \inst|ALU|Mux4~0_combout ))

	.dataa(vcc),
	.datab(\inst|ALU|carry [2]),
	.datac(\inst|ALU|Mux4~1_combout ),
	.datad(\inst|ALU|Mux4~0_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux4~2 .lut_mask = 16'hFCC0;
defparam \inst|ALU|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N4
cycloneii_lcell_comb \inst|ALU|carry[3] (
// Equation(s):
// \inst|ALU|carry [3] = (GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & ((\inst|ALU|carry [3]))) # (!GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & (\inst|ALU|Mux4~2_combout ))

	.dataa(vcc),
	.datab(\inst|ALU|Mux4~2_combout ),
	.datac(\inst|ALU|carry [3]),
	.datad(\inst|ALU|Mux1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|ALU|carry [3]),
	.cout());
// synopsys translate_off
defparam \inst|ALU|carry[3] .lut_mask = 16'hF0CC;
defparam \inst|ALU|carry[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N14
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[4]~23 (
// Equation(s):
// \inst|MULT_SEL_A|Output[4]~23_combout  = \inst|ALU|carry [3] $ (((\inst3|OAP [0] & (\inst|ALU|neg_b[4]~8_combout )) # (!\inst3|OAP [0] & ((\inst|MUX_B|Mux3~0_combout )))))

	.dataa(\inst|ALU|neg_b[4]~8_combout ),
	.datab(\inst|MUX_B|Mux3~0_combout ),
	.datac(\inst|ALU|carry [3]),
	.datad(\inst3|OAP [0]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[4]~23 .lut_mask = 16'h5A3C;
defparam \inst|MULT_SEL_A|Output[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N12
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[4]~22 (
// Equation(s):
// \inst|MULT_SEL_A|Output[4]~22_combout  = (\inst3|B_SEL [0] & (\inst|inst7|Q [4])) # (!\inst3|B_SEL [0] & ((\inst|RF|Read_DataB[4]~16_combout )))

	.dataa(\inst|inst7|Q [4]),
	.datab(\inst|RF|Read_DataB[4]~16_combout ),
	.datac(\inst3|B_SEL [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[4]~22 .lut_mask = 16'hACAC;
defparam \inst|MULT_SEL_A|Output[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N24
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[4]~26 (
// Equation(s):
// \inst|MULT_SEL_A|Output[4]~26_combout  = (\inst|MULT_SEL_A|Output[4]~25_combout  & ((\inst|MULT_SEL_A|Output[4]~24_combout ) # ((\inst|MULT_SEL_A|Output[4]~22_combout )))) # (!\inst|MULT_SEL_A|Output[4]~25_combout  & (\inst|MULT_SEL_A|Output[4]~24_combout 
//  $ ((\inst|MULT_SEL_A|Output[4]~23_combout ))))

	.dataa(\inst|MULT_SEL_A|Output[4]~24_combout ),
	.datab(\inst|MULT_SEL_A|Output[4]~23_combout ),
	.datac(\inst|MULT_SEL_A|Output[4]~25_combout ),
	.datad(\inst|MULT_SEL_A|Output[4]~22_combout ),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[4]~26 .lut_mask = 16'hF6A6;
defparam \inst|MULT_SEL_A|Output[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N16
cycloneii_lcell_comb \inst|REG_A|Q~4 (
// Equation(s):
// \inst|REG_A|Q~4_combout  = (\inst3|RST~regout  & ((\inst3|OAP [2] & (\inst|MULT_SEL_A|Output[4]~21_combout )) # (!\inst3|OAP [2] & ((\inst|MULT_SEL_A|Output[4]~26_combout )))))

	.dataa(\inst3|RST~regout ),
	.datab(\inst|MULT_SEL_A|Output[4]~21_combout ),
	.datac(\inst|MULT_SEL_A|Output[4]~26_combout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|REG_A|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|REG_A|Q~4 .lut_mask = 16'h88A0;
defparam \inst|REG_A|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y48_N17
cycloneii_lcell_ff \inst|REG_A|Q[4] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_A|Q~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|REG_A|Q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_A|Q [4]));

// Location: LCCOMB_X51_Y46_N12
cycloneii_lcell_comb \inst|RF|reg2~4 (
// Equation(s):
// \inst|RF|reg2~4_combout  = (\inst|REG_A|Q [5] & !\inst|RF|reg2[2]~0_combout )

	.dataa(\inst|REG_A|Q [5]),
	.datab(vcc),
	.datac(\inst|RF|reg2[2]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg2~4 .lut_mask = 16'h0A0A;
defparam \inst|RF|reg2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y46_N13
cycloneii_lcell_ff \inst|RF|reg2[5] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg2~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg2[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg2 [5]));

// Location: LCCOMB_X52_Y44_N28
cycloneii_lcell_comb \inst|RF|reg0~4 (
// Equation(s):
// \inst|RF|reg0~4_combout  = (\inst|REG_A|Q [5] & !\inst|RF|reg0[0]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [5]),
	.datad(\inst|RF|reg0[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg0~4 .lut_mask = 16'h00F0;
defparam \inst|RF|reg0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y44_N29
cycloneii_lcell_ff \inst|RF|reg0[5] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg0[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg0 [5]));

// Location: LCCOMB_X52_Y44_N2
cycloneii_lcell_comb \inst|RF|Read_DataB[5]~10 (
// Equation(s):
// \inst|RF|Read_DataB[5]~10_combout  = (\inst|inst7|Q [4] & (((\inst|inst7|Q [3])))) # (!\inst|inst7|Q [4] & ((\inst|inst7|Q [3] & (\inst|RF|reg1 [5])) # (!\inst|inst7|Q [3] & ((\inst|RF|reg0 [5])))))

	.dataa(\inst|RF|reg1 [5]),
	.datab(\inst|RF|reg0 [5]),
	.datac(\inst|inst7|Q [4]),
	.datad(\inst|inst7|Q [3]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[5]~10 .lut_mask = 16'hFA0C;
defparam \inst|RF|Read_DataB[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N12
cycloneii_lcell_comb \inst|RF|Read_DataB[5]~11 (
// Equation(s):
// \inst|RF|Read_DataB[5]~11_combout  = (\inst|inst7|Q [4] & ((\inst|RF|Read_DataB[5]~10_combout  & (\inst|RF|reg3 [5])) # (!\inst|RF|Read_DataB[5]~10_combout  & ((\inst|RF|reg2 [5]))))) # (!\inst|inst7|Q [4] & (((\inst|RF|Read_DataB[5]~10_combout ))))

	.dataa(\inst|RF|reg3 [5]),
	.datab(\inst|RF|reg2 [5]),
	.datac(\inst|inst7|Q [4]),
	.datad(\inst|RF|Read_DataB[5]~10_combout ),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[5]~11 .lut_mask = 16'hAFC0;
defparam \inst|RF|Read_DataB[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N30
cycloneii_lcell_comb \inst|MUX_B|Mux2~0 (
// Equation(s):
// \inst|MUX_B|Mux2~0_combout  = (\inst|inst7|Q [5] & ((\inst|RF|Read_DataB[5]~9_combout ) # ((\inst3|B_SEL [0])))) # (!\inst|inst7|Q [5] & (((\inst|RF|Read_DataB[5]~11_combout  & !\inst3|B_SEL [0]))))

	.dataa(\inst|RF|Read_DataB[5]~9_combout ),
	.datab(\inst|inst7|Q [5]),
	.datac(\inst|RF|Read_DataB[5]~11_combout ),
	.datad(\inst3|B_SEL [0]),
	.cin(gnd),
	.combout(\inst|MUX_B|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MUX_B|Mux2~0 .lut_mask = 16'hCCB8;
defparam \inst|MUX_B|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N12
cycloneii_lcell_comb \inst|RF|reg3~4 (
// Equation(s):
// \inst|RF|reg3~4_combout  = (\inst|REG_A|Q [5] & !\inst|RF|reg3[3]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [5]),
	.datad(\inst|RF|reg3[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg3~4 .lut_mask = 16'h00F0;
defparam \inst|RF|reg3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y44_N13
cycloneii_lcell_ff \inst|RF|reg3[5] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg3~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg3[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg3 [5]));

// Location: LCCOMB_X51_Y43_N14
cycloneii_lcell_comb \inst|RF|reg1~4 (
// Equation(s):
// \inst|RF|reg1~4_combout  = (\inst|REG_A|Q [5] & !\inst|RF|reg1[3]~0_combout )

	.dataa(\inst|REG_A|Q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|RF|reg1[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg1~4 .lut_mask = 16'h00AA;
defparam \inst|RF|reg1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y43_N15
cycloneii_lcell_ff \inst|RF|reg1[5] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg1~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg1[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg1 [5]));

// Location: LCCOMB_X51_Y45_N26
cycloneii_lcell_comb \inst|RF|Read_DataA[5]~10 (
// Equation(s):
// \inst|RF|Read_DataA[5]~10_combout  = (\inst|inst7|Q [7] & ((\inst|RF|reg3 [5]) # ((\inst|inst7|Q [8])))) # (!\inst|inst7|Q [7] & (((!\inst|inst7|Q [8] & \inst|RF|reg1 [5]))))

	.dataa(\inst|inst7|Q [7]),
	.datab(\inst|RF|reg3 [5]),
	.datac(\inst|inst7|Q [8]),
	.datad(\inst|RF|reg1 [5]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[5]~10 .lut_mask = 16'hADA8;
defparam \inst|RF|Read_DataA[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N28
cycloneii_lcell_comb \inst|RF|reg5~4 (
// Equation(s):
// \inst|RF|reg5~4_combout  = (\inst|REG_A|Q [5] & !\inst|RF|reg5[6]~0_combout )

	.dataa(\inst|REG_A|Q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|RF|reg5[6]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg5~4 .lut_mask = 16'h00AA;
defparam \inst|RF|reg5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y45_N29
cycloneii_lcell_ff \inst|RF|reg5[5] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg5~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg5[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg5 [5]));

// Location: LCCOMB_X51_Y45_N28
cycloneii_lcell_comb \inst|RF|Read_DataA[5]~11 (
// Equation(s):
// \inst|RF|Read_DataA[5]~11_combout  = (\inst|RF|Read_DataA[5]~10_combout  & ((\inst|RF|reg7 [5]) # ((!\inst|inst7|Q [8])))) # (!\inst|RF|Read_DataA[5]~10_combout  & (((\inst|inst7|Q [8] & \inst|RF|reg5 [5]))))

	.dataa(\inst|RF|reg7 [5]),
	.datab(\inst|RF|Read_DataA[5]~10_combout ),
	.datac(\inst|inst7|Q [8]),
	.datad(\inst|RF|reg5 [5]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[5]~11 .lut_mask = 16'hBC8C;
defparam \inst|RF|Read_DataA[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N4
cycloneii_lcell_comb \inst|RF|reg6~4 (
// Equation(s):
// \inst|RF|reg6~4_combout  = (\inst|REG_A|Q [5] & !\inst|RF|reg6[3]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [5]),
	.datad(\inst|RF|reg6[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg6~4 .lut_mask = 16'h00F0;
defparam \inst|RF|reg6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y45_N5
cycloneii_lcell_ff \inst|RF|reg6[5] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg6~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg6[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg6 [5]));

// Location: LCCOMB_X51_Y45_N8
cycloneii_lcell_comb \inst|RF|Read_DataA[5]~13 (
// Equation(s):
// \inst|RF|Read_DataA[5]~13_combout  = (\inst|RF|Read_DataA[5]~12_combout  & (((\inst|RF|reg6 [5]) # (!\inst|inst7|Q [7])))) # (!\inst|RF|Read_DataA[5]~12_combout  & (\inst|RF|reg2 [5] & ((\inst|inst7|Q [7]))))

	.dataa(\inst|RF|Read_DataA[5]~12_combout ),
	.datab(\inst|RF|reg2 [5]),
	.datac(\inst|RF|reg6 [5]),
	.datad(\inst|inst7|Q [7]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[5]~13 .lut_mask = 16'hE4AA;
defparam \inst|RF|Read_DataA[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N2
cycloneii_lcell_comb \inst|RF|Read_DataA[5]~14 (
// Equation(s):
// \inst|RF|Read_DataA[5]~14_combout  = (\inst|inst7|Q [6] & (\inst|RF|Read_DataA[5]~11_combout )) # (!\inst|inst7|Q [6] & ((\inst|RF|Read_DataA[5]~13_combout )))

	.dataa(vcc),
	.datab(\inst|RF|Read_DataA[5]~11_combout ),
	.datac(\inst|inst7|Q [6]),
	.datad(\inst|RF|Read_DataA[5]~13_combout ),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[5]~14 .lut_mask = 16'hCFC0;
defparam \inst|RF|Read_DataA[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N24
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[5]~16 (
// Equation(s):
// \inst|MULT_SEL_A|Output[5]~16_combout  = (\inst|MUX_B|Mux2~0_combout  & (\inst3|OAP [0] $ (\inst3|OAP [1] $ (\inst|RF|Read_DataA[5]~14_combout )))) # (!\inst|MUX_B|Mux2~0_combout  & (\inst3|OAP [1] & (\inst3|OAP [0] $ (\inst|RF|Read_DataA[5]~14_combout 
// ))))

	.dataa(\inst3|OAP [0]),
	.datab(\inst|MUX_B|Mux2~0_combout ),
	.datac(\inst3|OAP [1]),
	.datad(\inst|RF|Read_DataA[5]~14_combout ),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[5]~16 .lut_mask = 16'h9468;
defparam \inst|MULT_SEL_A|Output[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N12
cycloneii_lcell_comb \inst|REG_A|Q~3 (
// Equation(s):
// \inst|REG_A|Q~3_combout  = (\inst3|RST~regout  & ((\inst3|OAP [2] & ((\inst|MULT_SEL_A|Output[5]~16_combout ))) # (!\inst3|OAP [2] & (\inst|MULT_SEL_A|Output[5]~48_combout ))))

	.dataa(\inst|MULT_SEL_A|Output[5]~48_combout ),
	.datab(\inst|MULT_SEL_A|Output[5]~16_combout ),
	.datac(\inst3|RST~regout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|REG_A|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|REG_A|Q~3 .lut_mask = 16'hC0A0;
defparam \inst|REG_A|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y49_N13
cycloneii_lcell_ff \inst|REG_A|Q[5] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_A|Q~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|REG_A|Q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_A|Q [5]));

// Location: LCCOMB_X50_Y44_N0
cycloneii_lcell_comb \inst|RF|reg1~3 (
// Equation(s):
// \inst|RF|reg1~3_combout  = (\inst|REG_A|Q [6] & !\inst|RF|reg1[3]~0_combout )

	.dataa(vcc),
	.datab(\inst|REG_A|Q [6]),
	.datac(vcc),
	.datad(\inst|RF|reg1[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg1~3 .lut_mask = 16'h00CC;
defparam \inst|RF|reg1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y44_N1
cycloneii_lcell_ff \inst|RF|reg1[6] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg1~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg1[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg1 [6]));

// Location: LCCOMB_X50_Y45_N26
cycloneii_lcell_comb \inst|RF|Read_DataA[6]~5 (
// Equation(s):
// \inst|RF|Read_DataA[6]~5_combout  = (\inst|inst7|Q [7] & ((\inst|RF|reg3 [6]) # ((\inst|inst7|Q [8])))) # (!\inst|inst7|Q [7] & (((!\inst|inst7|Q [8] & \inst|RF|reg1 [6]))))

	.dataa(\inst|RF|reg3 [6]),
	.datab(\inst|inst7|Q [7]),
	.datac(\inst|inst7|Q [8]),
	.datad(\inst|RF|reg1 [6]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[6]~5 .lut_mask = 16'hCBC8;
defparam \inst|RF|Read_DataA[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N26
cycloneii_lcell_comb \inst|RF|reg5~3 (
// Equation(s):
// \inst|RF|reg5~3_combout  = (\inst|REG_A|Q [6] & !\inst|RF|reg5[6]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [6]),
	.datad(\inst|RF|reg5[6]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg5~3 .lut_mask = 16'h00F0;
defparam \inst|RF|reg5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y45_N27
cycloneii_lcell_ff \inst|RF|reg5[6] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg5~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg5[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg5 [6]));

// Location: LCCOMB_X50_Y45_N6
cycloneii_lcell_comb \inst|RF|Read_DataA[6]~6 (
// Equation(s):
// \inst|RF|Read_DataA[6]~6_combout  = (\inst|RF|Read_DataA[6]~5_combout  & ((\inst|RF|reg7 [6]) # ((!\inst|inst7|Q [8])))) # (!\inst|RF|Read_DataA[6]~5_combout  & (((\inst|inst7|Q [8] & \inst|RF|reg5 [6]))))

	.dataa(\inst|RF|reg7 [6]),
	.datab(\inst|RF|Read_DataA[6]~5_combout ),
	.datac(\inst|inst7|Q [8]),
	.datad(\inst|RF|reg5 [6]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[6]~6 .lut_mask = 16'hBC8C;
defparam \inst|RF|Read_DataA[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N8
cycloneii_lcell_comb \inst|RF|Read_DataA[6]~9 (
// Equation(s):
// \inst|RF|Read_DataA[6]~9_combout  = (\inst|inst7|Q [6] & ((\inst|RF|Read_DataA[6]~6_combout ))) # (!\inst|inst7|Q [6] & (\inst|RF|Read_DataA[6]~8_combout ))

	.dataa(\inst|RF|Read_DataA[6]~8_combout ),
	.datab(vcc),
	.datac(\inst|RF|Read_DataA[6]~6_combout ),
	.datad(\inst|inst7|Q [6]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[6]~9 .lut_mask = 16'hF0AA;
defparam \inst|RF|Read_DataA[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N10
cycloneii_lcell_comb \inst|RF|reg6~3 (
// Equation(s):
// \inst|RF|reg6~3_combout  = (\inst|REG_A|Q [6] & !\inst|RF|reg6[3]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [6]),
	.datad(\inst|RF|reg6[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg6~3 .lut_mask = 16'h00F0;
defparam \inst|RF|reg6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y45_N11
cycloneii_lcell_ff \inst|RF|reg6[6] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg6~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg6[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg6 [6]));

// Location: LCCOMB_X50_Y45_N14
cycloneii_lcell_comb \inst|RF|Read_DataB[6]~4 (
// Equation(s):
// \inst|RF|Read_DataB[6]~4_combout  = (\inst|inst7|Q [3] & (((\inst|inst7|Q [4])))) # (!\inst|inst7|Q [3] & ((\inst|inst7|Q [4] & ((\inst|RF|reg6 [6]))) # (!\inst|inst7|Q [4] & (\inst|RF|reg4 [6]))))

	.dataa(\inst|RF|reg4 [6]),
	.datab(\inst|inst7|Q [3]),
	.datac(\inst|inst7|Q [4]),
	.datad(\inst|RF|reg6 [6]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[6]~4 .lut_mask = 16'hF2C2;
defparam \inst|RF|Read_DataB[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N20
cycloneii_lcell_comb \inst|RF|reg7~3 (
// Equation(s):
// \inst|RF|reg7~3_combout  = (\inst|REG_A|Q [6] & !\inst|RF|reg7[3]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [6]),
	.datad(\inst|RF|reg7[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg7~3 .lut_mask = 16'h00F0;
defparam \inst|RF|reg7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y45_N21
cycloneii_lcell_ff \inst|RF|reg7[6] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg7~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg7[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg7 [6]));

// Location: LCCOMB_X50_Y45_N24
cycloneii_lcell_comb \inst|RF|Read_DataB[6]~5 (
// Equation(s):
// \inst|RF|Read_DataB[6]~5_combout  = (\inst|RF|Read_DataB[6]~4_combout  & (((\inst|RF|reg7 [6]) # (!\inst|inst7|Q [3])))) # (!\inst|RF|Read_DataB[6]~4_combout  & (\inst|RF|reg5 [6] & ((\inst|inst7|Q [3]))))

	.dataa(\inst|RF|reg5 [6]),
	.datab(\inst|RF|Read_DataB[6]~4_combout ),
	.datac(\inst|RF|reg7 [6]),
	.datad(\inst|inst7|Q [3]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[6]~5 .lut_mask = 16'hE2CC;
defparam \inst|RF|Read_DataB[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N18
cycloneii_lcell_comb \inst|RF|reg2~3 (
// Equation(s):
// \inst|RF|reg2~3_combout  = (\inst|REG_A|Q [6] & !\inst|RF|reg2[2]~0_combout )

	.dataa(vcc),
	.datab(\inst|REG_A|Q [6]),
	.datac(\inst|RF|reg2[2]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg2~3 .lut_mask = 16'h0C0C;
defparam \inst|RF|reg2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y46_N19
cycloneii_lcell_ff \inst|RF|reg2[6] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg2~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg2[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg2 [6]));

// Location: LCCOMB_X52_Y44_N18
cycloneii_lcell_comb \inst|RF|reg0~3 (
// Equation(s):
// \inst|RF|reg0~3_combout  = (\inst|REG_A|Q [6] & !\inst|RF|reg0[0]~0_combout )

	.dataa(vcc),
	.datab(\inst|REG_A|Q [6]),
	.datac(vcc),
	.datad(\inst|RF|reg0[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg0~3 .lut_mask = 16'h00CC;
defparam \inst|RF|reg0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y44_N19
cycloneii_lcell_ff \inst|RF|reg0[6] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg0~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg0[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg0 [6]));

// Location: LCCOMB_X50_Y44_N26
cycloneii_lcell_comb \inst|RF|Read_DataB[6]~6 (
// Equation(s):
// \inst|RF|Read_DataB[6]~6_combout  = (\inst|inst7|Q [3] & (((\inst|inst7|Q [4]) # (\inst|RF|reg1 [6])))) # (!\inst|inst7|Q [3] & (\inst|RF|reg0 [6] & (!\inst|inst7|Q [4])))

	.dataa(\inst|inst7|Q [3]),
	.datab(\inst|RF|reg0 [6]),
	.datac(\inst|inst7|Q [4]),
	.datad(\inst|RF|reg1 [6]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[6]~6 .lut_mask = 16'hAEA4;
defparam \inst|RF|Read_DataB[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N20
cycloneii_lcell_comb \inst|RF|Read_DataB[6]~7 (
// Equation(s):
// \inst|RF|Read_DataB[6]~7_combout  = (\inst|inst7|Q [4] & ((\inst|RF|Read_DataB[6]~6_combout  & (\inst|RF|reg3 [6])) # (!\inst|RF|Read_DataB[6]~6_combout  & ((\inst|RF|reg2 [6]))))) # (!\inst|inst7|Q [4] & (((\inst|RF|Read_DataB[6]~6_combout ))))

	.dataa(\inst|RF|reg3 [6]),
	.datab(\inst|inst7|Q [4]),
	.datac(\inst|RF|reg2 [6]),
	.datad(\inst|RF|Read_DataB[6]~6_combout ),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[6]~7 .lut_mask = 16'hBBC0;
defparam \inst|RF|Read_DataB[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N4
cycloneii_lcell_comb \inst|MUX_B|Mux1~0 (
// Equation(s):
// \inst|MUX_B|Mux1~0_combout  = (\inst|inst7|Q [5] & ((\inst|RF|Read_DataB[6]~5_combout ) # ((\inst3|B_SEL [0])))) # (!\inst|inst7|Q [5] & (((\inst|RF|Read_DataB[6]~7_combout  & !\inst3|B_SEL [0]))))

	.dataa(\inst|inst7|Q [5]),
	.datab(\inst|RF|Read_DataB[6]~5_combout ),
	.datac(\inst|RF|Read_DataB[6]~7_combout ),
	.datad(\inst3|B_SEL [0]),
	.cin(gnd),
	.combout(\inst|MUX_B|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MUX_B|Mux1~0 .lut_mask = 16'hAAD8;
defparam \inst|MUX_B|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N28
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[6]~11 (
// Equation(s):
// \inst|MULT_SEL_A|Output[6]~11_combout  = (\inst3|OAP [1] & (\inst|RF|Read_DataA[6]~9_combout  $ (\inst|MUX_B|Mux1~0_combout  $ (\inst3|OAP [0])))) # (!\inst3|OAP [1] & (\inst|MUX_B|Mux1~0_combout  & (\inst|RF|Read_DataA[6]~9_combout  $ (\inst3|OAP [0]))))

	.dataa(\inst3|OAP [1]),
	.datab(\inst|RF|Read_DataA[6]~9_combout ),
	.datac(\inst|MUX_B|Mux1~0_combout ),
	.datad(\inst3|OAP [0]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[6]~11 .lut_mask = 16'h9268;
defparam \inst|MULT_SEL_A|Output[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N18
cycloneii_lcell_comb \inst|REG_A|Q~2 (
// Equation(s):
// \inst|REG_A|Q~2_combout  = (\inst3|RST~regout  & ((\inst3|OAP [2] & ((\inst|MULT_SEL_A|Output[6]~11_combout ))) # (!\inst3|OAP [2] & (\inst|MULT_SEL_A|Output[6]~47_combout ))))

	.dataa(\inst|MULT_SEL_A|Output[6]~47_combout ),
	.datab(\inst|MULT_SEL_A|Output[6]~11_combout ),
	.datac(\inst3|RST~regout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|REG_A|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|REG_A|Q~2 .lut_mask = 16'hC0A0;
defparam \inst|REG_A|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y49_N19
cycloneii_lcell_ff \inst|REG_A|Q[6] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_A|Q~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|REG_A|Q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_A|Q [6]));

// Location: M4K_X55_Y39
cycloneii_ram_block \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\inst2|CLK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\inst|REG_A|Q [7],\inst|REG_A|Q [6],\inst|REG_A|Q [5],\inst|REG_A|Q [4],\inst|REG_A|Q [3],\inst|REG_A|Q [2],\inst|REG_A|Q [1],\inst|REG_A|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ALTSYNCRAM";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 10;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_in_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 4;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 1023;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 1024;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 16;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_write_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 10;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_byte_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 4;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 1023;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 1024;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 16;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M4K";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7 .lut_mask = 16'h08D8;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y38_N11
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]));

// Location: LCCOMB_X57_Y38_N30
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hF8F0;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(vcc),
	.datac(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hF0AA;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(vcc),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1 .lut_mask = 16'hFFCC;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y38_N31
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]));

// Location: LCCOMB_X56_Y38_N4
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datac(vcc),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hAACC;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y38_N5
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]));

// Location: LCCOMB_X56_Y38_N26
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hCCF0;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y38_N27
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]));

// Location: LCCOMB_X56_Y38_N8
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hF0CC;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y38_N9
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]));

// Location: LCCOMB_X56_Y38_N14
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hCCF0;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y38_N15
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]));

// Location: LCCOMB_X56_Y38_N28
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hF0CC;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y38_N29
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]));

// Location: LCCOMB_X56_Y38_N10
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hCCF0;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y38_N11
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]));

// Location: LCCOMB_X56_Y38_N0
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datab(vcc),
	.datac(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hF0AA;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y38_N1
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]));

// Location: LCCOMB_X56_Y38_N22
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datab(vcc),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hAAF0;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y38_N23
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]));

// Location: LCCOMB_X56_Y38_N20
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hF0CC;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y38_N21
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]));

// Location: LCCOMB_X56_Y38_N18
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hCCF0;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y38_N19
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]));

// Location: LCCOMB_X56_Y38_N16
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datac(vcc),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hAACC;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y38_N17
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]));

// Location: LCCOMB_X56_Y38_N6
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datab(vcc),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hAAF0;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y38_N7
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]));

// Location: LCCOMB_X56_Y38_N12
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datab(vcc),
	.datac(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hF0AA;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y38_N13
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]));

// Location: LCCOMB_X56_Y38_N2
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datab(vcc),
	.datac(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hF0AA;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y38_N3
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]));

// Location: LCCOMB_X56_Y38_N24
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hFC0C;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y38_N25
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]));

// Location: LCCOMB_X54_Y38_N12
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(vcc),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hAAF0;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y38_N13
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ));

// Location: LCCOMB_X54_Y38_N14
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hCDC8;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N12
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h55AA;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N14
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N16
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hC30C;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N26
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12 .lut_mask = 16'h9AAA;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y38_N17
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]));

// Location: LCCOMB_X53_Y38_N18
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h3C3F;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y38_N19
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]));

// Location: LCFF_X53_Y38_N13
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]));

// Location: LCCOMB_X53_Y38_N30
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11 .lut_mask = 16'hFFFD;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N18
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 .lut_mask = 16'h88F8;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y38_N15
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]));

// Location: LCCOMB_X53_Y38_N20
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hA5A5;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y38_N21
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]));

// Location: LCCOMB_X53_Y38_N10
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(vcc),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h0011;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N22
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .lut_mask = 16'hBEAA;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N8
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h0400;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N24
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(vcc),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h5A5A;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N26
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'hCE0A;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N2
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'hD000;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N0
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(vcc),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h0500;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N4
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'hFFEC;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N28
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(vcc),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'hCC00;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .lut_mask = 16'h0400;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .lut_mask = 16'h5540;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~7 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~7 .lut_mask = 16'h56AA;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y38_N29
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]));

// Location: LCCOMB_X54_Y38_N0
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h5410;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y38_N1
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]));

// Location: LCCOMB_X54_Y38_N30
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h5404;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y38_N31
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]));

// Location: LCCOMB_X54_Y38_N10
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h5404;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y38_N11
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]));

// Location: LCCOMB_X54_Y38_N8
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datab(vcc),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hFA50;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 .lut_mask = 16'hEA40;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h00F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y36_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]));

// Location: LCCOMB_X52_Y36_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFFAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y36_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]));

// Location: LCCOMB_X52_Y36_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h5500;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y36_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]));

// Location: LCCOMB_X52_Y36_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y36_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]));

// Location: LCCOMB_X52_Y35_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'hAA30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'h0004;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hEAC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 .lut_mask = 16'h0045;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y35_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ));

// Location: LCCOMB_X52_Y35_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y36_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]));

// Location: LCCOMB_X50_Y36_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y36_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]));

// Location: LCCOMB_X50_Y36_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y36_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]));

// Location: LCFF_X50_Y36_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]));

// Location: LCCOMB_X50_Y36_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y36_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]));

// Location: LCCOMB_X50_Y36_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y36_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]));

// Location: LCFF_X50_Y36_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]));

// Location: LCCOMB_X50_Y36_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y36_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]));

// Location: LCCOMB_X50_Y36_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y36_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]));

// Location: LCCOMB_X50_Y36_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h0020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y36_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ));

// Location: LCCOMB_X54_Y39_N2
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h2000;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N8
cycloneii_lcell_comb \inst|inst7|Q~5 (
// Equation(s):
// \inst|inst7|Q~5_combout  = (\inst3|RST~regout  & \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|RST~regout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.cin(gnd),
	.combout(\inst|inst7|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~5 .lut_mask = 16'hF000;
defparam \inst|inst7|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y46_N9
cycloneii_lcell_ff \inst|inst7|Q[11] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [11]));

// Location: LCCOMB_X52_Y45_N12
cycloneii_lcell_comb \inst|RF|reg6[3]~0 (
// Equation(s):
// \inst|RF|reg6[3]~0_combout  = (\inst|inst7|Q [9]) # (((!\inst|inst7|Q [10]) # (!\inst3|RF_EN~regout )) # (!\inst|inst7|Q [11]))

	.dataa(\inst|inst7|Q [9]),
	.datab(\inst|inst7|Q [11]),
	.datac(\inst3|RF_EN~regout ),
	.datad(\inst|inst7|Q [10]),
	.cin(gnd),
	.combout(\inst|RF|reg6[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg6[3]~0 .lut_mask = 16'hBFFF;
defparam \inst|RF|reg6[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N24
cycloneii_lcell_comb \inst|RF|reg6~1 (
// Equation(s):
// \inst|RF|reg6~1_combout  = (\inst|REG_A|Q [7] & !\inst|RF|reg6[3]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [7]),
	.datad(\inst|RF|reg6[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg6~1 .lut_mask = 16'h00F0;
defparam \inst|RF|reg6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y45_N25
cycloneii_lcell_ff \inst|RF|reg6[7] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg6~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg6[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg6 [7]));

// Location: LCCOMB_X51_Y46_N0
cycloneii_lcell_comb \inst|RF|reg2~1 (
// Equation(s):
// \inst|RF|reg2~1_combout  = (\inst|REG_A|Q [7] & !\inst|RF|reg2[2]~0_combout )

	.dataa(\inst|REG_A|Q [7]),
	.datab(vcc),
	.datac(\inst|RF|reg2[2]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg2~1 .lut_mask = 16'h0A0A;
defparam \inst|RF|reg2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y46_N1
cycloneii_lcell_ff \inst|RF|reg2[7] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg2~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg2[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg2 [7]));

// Location: LCCOMB_X51_Y45_N30
cycloneii_lcell_comb \inst|RF|Read_DataA[7]~3 (
// Equation(s):
// \inst|RF|Read_DataA[7]~3_combout  = (\inst|RF|Read_DataA[7]~2_combout  & ((\inst|RF|reg6 [7]) # ((!\inst|inst7|Q [7])))) # (!\inst|RF|Read_DataA[7]~2_combout  & (((\inst|RF|reg2 [7] & \inst|inst7|Q [7]))))

	.dataa(\inst|RF|Read_DataA[7]~2_combout ),
	.datab(\inst|RF|reg6 [7]),
	.datac(\inst|RF|reg2 [7]),
	.datad(\inst|inst7|Q [7]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[7]~3 .lut_mask = 16'hD8AA;
defparam \inst|RF|Read_DataA[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N24
cycloneii_lcell_comb \inst|RF|reg5~1 (
// Equation(s):
// \inst|RF|reg5~1_combout  = (\inst|REG_A|Q [7] & !\inst|RF|reg5[6]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [7]),
	.datad(\inst|RF|reg5[6]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg5~1 .lut_mask = 16'h00F0;
defparam \inst|RF|reg5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y45_N25
cycloneii_lcell_ff \inst|RF|reg5[7] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg5~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg5[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg5 [7]));

// Location: LCCOMB_X51_Y43_N26
cycloneii_lcell_comb \inst|RF|reg1~1 (
// Equation(s):
// \inst|RF|reg1~1_combout  = (\inst|REG_A|Q [7] & !\inst|RF|reg1[3]~0_combout )

	.dataa(vcc),
	.datab(\inst|REG_A|Q [7]),
	.datac(vcc),
	.datad(\inst|RF|reg1[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg1~1 .lut_mask = 16'h00CC;
defparam \inst|RF|reg1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y43_N27
cycloneii_lcell_ff \inst|RF|reg1[7] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg1[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg1 [7]));

// Location: LCCOMB_X51_Y44_N0
cycloneii_lcell_comb \inst|RF|reg3~1 (
// Equation(s):
// \inst|RF|reg3~1_combout  = (\inst|REG_A|Q [7] & !\inst|RF|reg3[3]~0_combout )

	.dataa(vcc),
	.datab(\inst|REG_A|Q [7]),
	.datac(vcc),
	.datad(\inst|RF|reg3[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg3~1 .lut_mask = 16'h00CC;
defparam \inst|RF|reg3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y44_N1
cycloneii_lcell_ff \inst|RF|reg3[7] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg3~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg3[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg3 [7]));

// Location: LCCOMB_X51_Y45_N24
cycloneii_lcell_comb \inst|RF|Read_DataA[7]~0 (
// Equation(s):
// \inst|RF|Read_DataA[7]~0_combout  = (\inst|inst7|Q [7] & (((\inst|inst7|Q [8]) # (\inst|RF|reg3 [7])))) # (!\inst|inst7|Q [7] & (\inst|RF|reg1 [7] & (!\inst|inst7|Q [8])))

	.dataa(\inst|inst7|Q [7]),
	.datab(\inst|RF|reg1 [7]),
	.datac(\inst|inst7|Q [8]),
	.datad(\inst|RF|reg3 [7]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[7]~0 .lut_mask = 16'hAEA4;
defparam \inst|RF|Read_DataA[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N18
cycloneii_lcell_comb \inst|RF|Read_DataA[7]~1 (
// Equation(s):
// \inst|RF|Read_DataA[7]~1_combout  = (\inst|inst7|Q [8] & ((\inst|RF|Read_DataA[7]~0_combout  & (\inst|RF|reg7 [7])) # (!\inst|RF|Read_DataA[7]~0_combout  & ((\inst|RF|reg5 [7]))))) # (!\inst|inst7|Q [8] & (((\inst|RF|Read_DataA[7]~0_combout ))))

	.dataa(\inst|RF|reg7 [7]),
	.datab(\inst|RF|reg5 [7]),
	.datac(\inst|inst7|Q [8]),
	.datad(\inst|RF|Read_DataA[7]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[7]~1 .lut_mask = 16'hAFC0;
defparam \inst|RF|Read_DataA[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N16
cycloneii_lcell_comb \inst|RF|Read_DataA[7]~4 (
// Equation(s):
// \inst|RF|Read_DataA[7]~4_combout  = (\inst|inst7|Q [6] & ((\inst|RF|Read_DataA[7]~1_combout ))) # (!\inst|inst7|Q [6] & (\inst|RF|Read_DataA[7]~3_combout ))

	.dataa(vcc),
	.datab(\inst|RF|Read_DataA[7]~3_combout ),
	.datac(\inst|inst7|Q [6]),
	.datad(\inst|RF|Read_DataA[7]~1_combout ),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[7]~4 .lut_mask = 16'hFC0C;
defparam \inst|RF|Read_DataA[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N22
cycloneii_lcell_comb \inst|RF|Read_DataB[7]~3 (
// Equation(s):
// \inst|RF|Read_DataB[7]~3_combout  = (\inst|RF|Read_DataB[7]~2_combout  & (((\inst|RF|reg3 [7]) # (!\inst|inst7|Q [4])))) # (!\inst|RF|Read_DataB[7]~2_combout  & (\inst|RF|reg2 [7] & (\inst|inst7|Q [4])))

	.dataa(\inst|RF|Read_DataB[7]~2_combout ),
	.datab(\inst|RF|reg2 [7]),
	.datac(\inst|inst7|Q [4]),
	.datad(\inst|RF|reg3 [7]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[7]~3 .lut_mask = 16'hEA4A;
defparam \inst|RF|Read_DataB[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N0
cycloneii_lcell_comb \inst|RF|Read_DataB[7]~0 (
// Equation(s):
// \inst|RF|Read_DataB[7]~0_combout  = (\inst|inst7|Q [4] & (((\inst|inst7|Q [3]) # (\inst|RF|reg6 [7])))) # (!\inst|inst7|Q [4] & (\inst|RF|reg4 [7] & (!\inst|inst7|Q [3])))

	.dataa(\inst|RF|reg4 [7]),
	.datab(\inst|inst7|Q [4]),
	.datac(\inst|inst7|Q [3]),
	.datad(\inst|RF|reg6 [7]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[7]~0 .lut_mask = 16'hCEC2;
defparam \inst|RF|Read_DataB[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N0
cycloneii_lcell_comb \inst|RF|reg7~1 (
// Equation(s):
// \inst|RF|reg7~1_combout  = (\inst|REG_A|Q [7] & !\inst|RF|reg7[3]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [7]),
	.datad(\inst|RF|reg7[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg7~1 .lut_mask = 16'h00F0;
defparam \inst|RF|reg7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y45_N1
cycloneii_lcell_ff \inst|RF|reg7[7] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg7~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg7[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg7 [7]));

// Location: LCCOMB_X51_Y45_N10
cycloneii_lcell_comb \inst|RF|Read_DataB[7]~1 (
// Equation(s):
// \inst|RF|Read_DataB[7]~1_combout  = (\inst|inst7|Q [3] & ((\inst|RF|Read_DataB[7]~0_combout  & (\inst|RF|reg7 [7])) # (!\inst|RF|Read_DataB[7]~0_combout  & ((\inst|RF|reg5 [7]))))) # (!\inst|inst7|Q [3] & (\inst|RF|Read_DataB[7]~0_combout ))

	.dataa(\inst|inst7|Q [3]),
	.datab(\inst|RF|Read_DataB[7]~0_combout ),
	.datac(\inst|RF|reg7 [7]),
	.datad(\inst|RF|reg5 [7]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[7]~1 .lut_mask = 16'hE6C4;
defparam \inst|RF|Read_DataB[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N0
cycloneii_lcell_comb \inst|MUX_B|Mux0~0 (
// Equation(s):
// \inst|MUX_B|Mux0~0_combout  = (\inst|inst7|Q [5] & (((\inst|RF|Read_DataB[7]~1_combout ) # (\inst3|B_SEL [0])))) # (!\inst|inst7|Q [5] & (\inst|RF|Read_DataB[7]~3_combout  & ((!\inst3|B_SEL [0]))))

	.dataa(\inst|inst7|Q [5]),
	.datab(\inst|RF|Read_DataB[7]~3_combout ),
	.datac(\inst|RF|Read_DataB[7]~1_combout ),
	.datad(\inst3|B_SEL [0]),
	.cin(gnd),
	.combout(\inst|MUX_B|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MUX_B|Mux0~0 .lut_mask = 16'hAAE4;
defparam \inst|MUX_B|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N0
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[7]~6 (
// Equation(s):
// \inst|MULT_SEL_A|Output[7]~6_combout  = (\inst|MUX_B|Mux0~0_combout  & (\inst3|OAP [0] $ (\inst|RF|Read_DataA[7]~4_combout  $ (\inst3|OAP [1])))) # (!\inst|MUX_B|Mux0~0_combout  & (\inst3|OAP [1] & (\inst3|OAP [0] $ (\inst|RF|Read_DataA[7]~4_combout ))))

	.dataa(\inst3|OAP [0]),
	.datab(\inst|RF|Read_DataA[7]~4_combout ),
	.datac(\inst|MUX_B|Mux0~0_combout ),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[7]~6 .lut_mask = 16'h9660;
defparam \inst|MULT_SEL_A|Output[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N0
cycloneii_lcell_comb \inst|ALU|carry[6] (
// Equation(s):
// \inst|ALU|carry [6] = (GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & ((\inst|ALU|carry [6]))) # (!GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & (\inst|ALU|Mux0~4_combout ))

	.dataa(\inst|ALU|Mux0~4_combout ),
	.datab(vcc),
	.datac(\inst|ALU|Mux1~0clkctrl_outclk ),
	.datad(\inst|ALU|carry [6]),
	.cin(gnd),
	.combout(\inst|ALU|carry [6]),
	.cout());
// synopsys translate_off
defparam \inst|ALU|carry[6] .lut_mask = 16'hFA0A;
defparam \inst|ALU|carry[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N16
cycloneii_lcell_comb \inst|ALU|neg_b[5]~10 (
// Equation(s):
// \inst|ALU|neg_b[5]~10_combout  = (\inst|MUX_B|Mux2~0_combout  & ((\inst|ALU|neg_b[4]~9 ) # (GND))) # (!\inst|MUX_B|Mux2~0_combout  & (!\inst|ALU|neg_b[4]~9 ))
// \inst|ALU|neg_b[5]~11  = CARRY((\inst|MUX_B|Mux2~0_combout ) # (!\inst|ALU|neg_b[4]~9 ))

	.dataa(vcc),
	.datab(\inst|MUX_B|Mux2~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|ALU|neg_b[4]~9 ),
	.combout(\inst|ALU|neg_b[5]~10_combout ),
	.cout(\inst|ALU|neg_b[5]~11 ));
// synopsys translate_off
defparam \inst|ALU|neg_b[5]~10 .lut_mask = 16'hC3CF;
defparam \inst|ALU|neg_b[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N18
cycloneii_lcell_comb \inst|ALU|neg_b[6]~12 (
// Equation(s):
// \inst|ALU|neg_b[6]~12_combout  = (\inst|MUX_B|Mux1~0_combout  & (!\inst|ALU|neg_b[5]~11  & VCC)) # (!\inst|MUX_B|Mux1~0_combout  & (\inst|ALU|neg_b[5]~11  $ (GND)))
// \inst|ALU|neg_b[6]~13  = CARRY((!\inst|MUX_B|Mux1~0_combout  & !\inst|ALU|neg_b[5]~11 ))

	.dataa(\inst|MUX_B|Mux1~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|ALU|neg_b[5]~11 ),
	.combout(\inst|ALU|neg_b[6]~12_combout ),
	.cout(\inst|ALU|neg_b[6]~13 ));
// synopsys translate_off
defparam \inst|ALU|neg_b[6]~12 .lut_mask = 16'h5A05;
defparam \inst|ALU|neg_b[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N20
cycloneii_lcell_comb \inst|ALU|neg_b[7]~14 (
// Equation(s):
// \inst|ALU|neg_b[7]~14_combout  = \inst|MUX_B|Mux0~0_combout  $ (!\inst|ALU|neg_b[6]~13 )

	.dataa(vcc),
	.datab(\inst|MUX_B|Mux0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|ALU|neg_b[6]~13 ),
	.combout(\inst|ALU|neg_b[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|neg_b[7]~14 .lut_mask = 16'hC3C3;
defparam \inst|ALU|neg_b[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N10
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[7]~7 (
// Equation(s):
// \inst|MULT_SEL_A|Output[7]~7_combout  = \inst|ALU|carry [6] $ (((\inst|ALU|neg_b[7]~14_combout  & \inst3|OAP [0])))

	.dataa(vcc),
	.datab(\inst|ALU|carry [6]),
	.datac(\inst|ALU|neg_b[7]~14_combout ),
	.datad(\inst3|OAP [0]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[7]~7 .lut_mask = 16'h3CCC;
defparam \inst|MULT_SEL_A|Output[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N20
cycloneii_lcell_comb \inst|ALU|neg_a[5]~10 (
// Equation(s):
// \inst|ALU|neg_a[5]~10_combout  = (\inst|RF|Read_DataA[5]~14_combout  & ((\inst|ALU|neg_a[4]~9 ) # (GND))) # (!\inst|RF|Read_DataA[5]~14_combout  & (!\inst|ALU|neg_a[4]~9 ))
// \inst|ALU|neg_a[5]~11  = CARRY((\inst|RF|Read_DataA[5]~14_combout ) # (!\inst|ALU|neg_a[4]~9 ))

	.dataa(\inst|RF|Read_DataA[5]~14_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|ALU|neg_a[4]~9 ),
	.combout(\inst|ALU|neg_a[5]~10_combout ),
	.cout(\inst|ALU|neg_a[5]~11 ));
// synopsys translate_off
defparam \inst|ALU|neg_a[5]~10 .lut_mask = 16'hA5AF;
defparam \inst|ALU|neg_a[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N22
cycloneii_lcell_comb \inst|ALU|neg_a[6]~12 (
// Equation(s):
// \inst|ALU|neg_a[6]~12_combout  = (\inst|RF|Read_DataA[6]~9_combout  & (!\inst|ALU|neg_a[5]~11  & VCC)) # (!\inst|RF|Read_DataA[6]~9_combout  & (\inst|ALU|neg_a[5]~11  $ (GND)))
// \inst|ALU|neg_a[6]~13  = CARRY((!\inst|RF|Read_DataA[6]~9_combout  & !\inst|ALU|neg_a[5]~11 ))

	.dataa(\inst|RF|Read_DataA[6]~9_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|ALU|neg_a[5]~11 ),
	.combout(\inst|ALU|neg_a[6]~12_combout ),
	.cout(\inst|ALU|neg_a[6]~13 ));
// synopsys translate_off
defparam \inst|ALU|neg_a[6]~12 .lut_mask = 16'h5A05;
defparam \inst|ALU|neg_a[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N24
cycloneii_lcell_comb \inst|ALU|neg_a[7]~14 (
// Equation(s):
// \inst|ALU|neg_a[7]~14_combout  = \inst|ALU|neg_a[6]~13  $ (!\inst|RF|Read_DataA[7]~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|RF|Read_DataA[7]~4_combout ),
	.cin(\inst|ALU|neg_a[6]~13 ),
	.combout(\inst|ALU|neg_a[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|neg_a[7]~14 .lut_mask = 16'hF00F;
defparam \inst|ALU|neg_a[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N2
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[7]~8 (
// Equation(s):
// \inst|MULT_SEL_A|Output[7]~8_combout  = \inst|MULT_SEL_A|Output[7]~7_combout  $ (((\inst|ALU|neg_a[7]~14_combout  & \inst3|OAP [1])))

	.dataa(vcc),
	.datab(\inst|MULT_SEL_A|Output[7]~7_combout ),
	.datac(\inst|ALU|neg_a[7]~14_combout ),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[7]~8 .lut_mask = 16'h3CCC;
defparam \inst|MULT_SEL_A|Output[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N4
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[7]~9 (
// Equation(s):
// \inst|MULT_SEL_A|Output[7]~9_combout  = (\inst3|OAP [0] & ((\inst|RF|Read_DataA[7]~4_combout ) # ((\inst|MUX_B|Mux0~0_combout  & \inst3|OAP [1])))) # (!\inst3|OAP [0] & (\inst|MUX_B|Mux0~0_combout  $ (((\inst|RF|Read_DataA[7]~4_combout  & !\inst3|OAP 
// [1])))))

	.dataa(\inst3|OAP [0]),
	.datab(\inst|RF|Read_DataA[7]~4_combout ),
	.datac(\inst|MUX_B|Mux0~0_combout ),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[7]~9 .lut_mask = 16'hF89C;
defparam \inst|MULT_SEL_A|Output[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N6
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[7]~46 (
// Equation(s):
// \inst|MULT_SEL_A|Output[7]~46_combout  = \inst|MULT_SEL_A|Output[7]~9_combout  $ (((\inst|MULT_SEL_A|Output[7]~8_combout  & ((!\inst3|OAP [1]) # (!\inst3|OAP [0])))))

	.dataa(\inst3|OAP [0]),
	.datab(\inst|MULT_SEL_A|Output[7]~8_combout ),
	.datac(\inst|MULT_SEL_A|Output[7]~9_combout ),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[7]~46 .lut_mask = 16'hB43C;
defparam \inst|MULT_SEL_A|Output[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N8
cycloneii_lcell_comb \inst|REG_A|Q~0 (
// Equation(s):
// \inst|REG_A|Q~0_combout  = (\inst3|RST~regout  & ((\inst3|OAP [2] & (\inst|MULT_SEL_A|Output[7]~6_combout )) # (!\inst3|OAP [2] & ((\inst|MULT_SEL_A|Output[7]~46_combout )))))

	.dataa(\inst3|RST~regout ),
	.datab(\inst|MULT_SEL_A|Output[7]~6_combout ),
	.datac(\inst|MULT_SEL_A|Output[7]~46_combout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|REG_A|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|REG_A|Q~0 .lut_mask = 16'h88A0;
defparam \inst|REG_A|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y49_N9
cycloneii_lcell_ff \inst|REG_A|Q[7] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_A|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|REG_A|Q[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_A|Q [7]));

// Location: LCCOMB_X54_Y46_N30
cycloneii_lcell_comb \inst|inst7|Q~15 (
// Equation(s):
// \inst|inst7|Q~15_combout  = (\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [1] & \inst3|RST~regout )

	.dataa(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(vcc),
	.datac(\inst3|RST~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst7|Q~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~15 .lut_mask = 16'hA0A0;
defparam \inst|inst7|Q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y46_N31
cycloneii_lcell_ff \inst|inst7|Q[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [1]));

// Location: LCCOMB_X50_Y49_N20
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[7]~10 (
// Equation(s):
// \inst|MULT_SEL_A|Output[7]~10_combout  = (\inst3|OAP [2] & (\inst|MULT_SEL_A|Output[7]~6_combout )) # (!\inst3|OAP [2] & ((\inst|MULT_SEL_A|Output[7]~46_combout )))

	.dataa(vcc),
	.datab(\inst|MULT_SEL_A|Output[7]~6_combout ),
	.datac(\inst|MULT_SEL_A|Output[7]~46_combout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[7]~10 .lut_mask = 16'hCCF0;
defparam \inst|MULT_SEL_A|Output[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N18
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[6]~14 (
// Equation(s):
// \inst|MULT_SEL_A|Output[6]~14_combout  = (\inst3|OAP [1] & ((\inst|MUX_B|Mux1~0_combout ) # ((\inst|RF|Read_DataA[6]~9_combout  & \inst3|OAP [0])))) # (!\inst3|OAP [1] & (\inst|RF|Read_DataA[6]~9_combout  $ (((\inst|MUX_B|Mux1~0_combout  & !\inst3|OAP 
// [0])))))

	.dataa(\inst3|OAP [1]),
	.datab(\inst|RF|Read_DataA[6]~9_combout ),
	.datac(\inst|MUX_B|Mux1~0_combout ),
	.datad(\inst3|OAP [0]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[6]~14 .lut_mask = 16'hECB4;
defparam \inst|MULT_SEL_A|Output[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N0
cycloneii_lcell_comb \inst|ALU|carry[4] (
// Equation(s):
// \inst|ALU|carry [4] = (GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & ((\inst|ALU|carry [4]))) # (!GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & (\inst|ALU|Mux3~2_combout ))

	.dataa(\inst|ALU|Mux3~2_combout ),
	.datab(vcc),
	.datac(\inst|ALU|Mux1~0clkctrl_outclk ),
	.datad(\inst|ALU|carry [4]),
	.cin(gnd),
	.combout(\inst|ALU|carry [4]),
	.cout());
// synopsys translate_off
defparam \inst|ALU|carry[4] .lut_mask = 16'hFA0A;
defparam \inst|ALU|carry[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N8
cycloneii_lcell_comb \inst|ALU|Mux2~0 (
// Equation(s):
// \inst|ALU|Mux2~0_combout  = (\inst3|OAP [1] & (((\inst|MUX_B|Mux2~0_combout )))) # (!\inst3|OAP [1] & ((\inst3|OAP [0] & (\inst|ALU|neg_b[5]~10_combout )) # (!\inst3|OAP [0] & ((\inst|MUX_B|Mux2~0_combout )))))

	.dataa(\inst|ALU|neg_b[5]~10_combout ),
	.datab(\inst|MUX_B|Mux2~0_combout ),
	.datac(\inst3|OAP [1]),
	.datad(\inst3|OAP [0]),
	.cin(gnd),
	.combout(\inst|ALU|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux2~0 .lut_mask = 16'hCACC;
defparam \inst|ALU|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N2
cycloneii_lcell_comb \inst|ALU|Mux2~1 (
// Equation(s):
// \inst|ALU|Mux2~1_combout  = (\inst3|OAP [1] & (\inst|ALU|neg_a[5]~10_combout )) # (!\inst3|OAP [1] & ((\inst|RF|Read_DataA[5]~14_combout )))

	.dataa(vcc),
	.datab(\inst|ALU|neg_a[5]~10_combout ),
	.datac(\inst3|OAP [1]),
	.datad(\inst|RF|Read_DataA[5]~14_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux2~1 .lut_mask = 16'hCFC0;
defparam \inst|ALU|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N12
cycloneii_lcell_comb \inst|ALU|Mux2~2 (
// Equation(s):
// \inst|ALU|Mux2~2_combout  = (\inst|ALU|carry [4] & ((\inst|ALU|Mux2~0_combout ) # (\inst|ALU|Mux2~1_combout ))) # (!\inst|ALU|carry [4] & (\inst|ALU|Mux2~0_combout  & \inst|ALU|Mux2~1_combout ))

	.dataa(vcc),
	.datab(\inst|ALU|carry [4]),
	.datac(\inst|ALU|Mux2~0_combout ),
	.datad(\inst|ALU|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux2~2 .lut_mask = 16'hFCC0;
defparam \inst|ALU|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N2
cycloneii_lcell_comb \inst|ALU|carry[5] (
// Equation(s):
// \inst|ALU|carry [5] = (GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & ((\inst|ALU|carry [5]))) # (!GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & (\inst|ALU|Mux2~2_combout ))

	.dataa(vcc),
	.datab(\inst|ALU|Mux2~2_combout ),
	.datac(\inst|ALU|Mux1~0clkctrl_outclk ),
	.datad(\inst|ALU|carry [5]),
	.cin(gnd),
	.combout(\inst|ALU|carry [5]),
	.cout());
// synopsys translate_off
defparam \inst|ALU|carry[5] .lut_mask = 16'hFC0C;
defparam \inst|ALU|carry[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N22
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[6]~12 (
// Equation(s):
// \inst|MULT_SEL_A|Output[6]~12_combout  = \inst|ALU|carry [5] $ (((\inst|ALU|neg_b[6]~12_combout  & \inst3|OAP [0])))

	.dataa(vcc),
	.datab(\inst|ALU|neg_b[6]~12_combout ),
	.datac(\inst|ALU|carry [5]),
	.datad(\inst3|OAP [0]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[6]~12 .lut_mask = 16'h3CF0;
defparam \inst|MULT_SEL_A|Output[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N16
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[6]~13 (
// Equation(s):
// \inst|MULT_SEL_A|Output[6]~13_combout  = \inst|MULT_SEL_A|Output[6]~12_combout  $ (((\inst|ALU|neg_a[6]~12_combout  & \inst3|OAP [1])))

	.dataa(vcc),
	.datab(\inst|MULT_SEL_A|Output[6]~12_combout ),
	.datac(\inst|ALU|neg_a[6]~12_combout ),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[6]~13 .lut_mask = 16'h3CCC;
defparam \inst|MULT_SEL_A|Output[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N30
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[6]~47 (
// Equation(s):
// \inst|MULT_SEL_A|Output[6]~47_combout  = \inst|MULT_SEL_A|Output[6]~14_combout  $ (((\inst|MULT_SEL_A|Output[6]~13_combout  & ((!\inst3|OAP [0]) # (!\inst3|OAP [1])))))

	.dataa(\inst3|OAP [1]),
	.datab(\inst|MULT_SEL_A|Output[6]~14_combout ),
	.datac(\inst|MULT_SEL_A|Output[6]~13_combout ),
	.datad(\inst3|OAP [0]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[6]~47 .lut_mask = 16'h9C3C;
defparam \inst|MULT_SEL_A|Output[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N6
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[6]~15 (
// Equation(s):
// \inst|MULT_SEL_A|Output[6]~15_combout  = (\inst3|OAP [2] & ((\inst|MULT_SEL_A|Output[6]~11_combout ))) # (!\inst3|OAP [2] & (\inst|MULT_SEL_A|Output[6]~47_combout ))

	.dataa(vcc),
	.datab(\inst|MULT_SEL_A|Output[6]~47_combout ),
	.datac(\inst|MULT_SEL_A|Output[6]~11_combout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[6]~15 .lut_mask = 16'hF0CC;
defparam \inst|MULT_SEL_A|Output[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N26
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[5]~17 (
// Equation(s):
// \inst|MULT_SEL_A|Output[5]~17_combout  = \inst|ALU|carry [4] $ (((\inst|ALU|neg_b[5]~10_combout  & \inst3|OAP [0])))

	.dataa(vcc),
	.datab(\inst|ALU|carry [4]),
	.datac(\inst|ALU|neg_b[5]~10_combout ),
	.datad(\inst3|OAP [0]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[5]~17 .lut_mask = 16'h3CCC;
defparam \inst|MULT_SEL_A|Output[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N28
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[5]~18 (
// Equation(s):
// \inst|MULT_SEL_A|Output[5]~18_combout  = \inst|MULT_SEL_A|Output[5]~17_combout  $ (((\inst|ALU|neg_a[5]~10_combout  & \inst3|OAP [1])))

	.dataa(vcc),
	.datab(\inst|ALU|neg_a[5]~10_combout ),
	.datac(\inst3|OAP [1]),
	.datad(\inst|MULT_SEL_A|Output[5]~17_combout ),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[5]~18 .lut_mask = 16'h3FC0;
defparam \inst|MULT_SEL_A|Output[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N14
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[5]~48 (
// Equation(s):
// \inst|MULT_SEL_A|Output[5]~48_combout  = \inst|MULT_SEL_A|Output[5]~19_combout  $ (((\inst|MULT_SEL_A|Output[5]~18_combout  & ((!\inst3|OAP [0]) # (!\inst3|OAP [1])))))

	.dataa(\inst|MULT_SEL_A|Output[5]~19_combout ),
	.datab(\inst|MULT_SEL_A|Output[5]~18_combout ),
	.datac(\inst3|OAP [1]),
	.datad(\inst3|OAP [0]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[5]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[5]~48 .lut_mask = 16'hA666;
defparam \inst|MULT_SEL_A|Output[5]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N16
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[5]~20 (
// Equation(s):
// \inst|MULT_SEL_A|Output[5]~20_combout  = (\inst3|OAP [2] & ((\inst|MULT_SEL_A|Output[5]~16_combout ))) # (!\inst3|OAP [2] & (\inst|MULT_SEL_A|Output[5]~48_combout ))

	.dataa(\inst|MULT_SEL_A|Output[5]~48_combout ),
	.datab(\inst|MULT_SEL_A|Output[5]~16_combout ),
	.datac(vcc),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[5]~20 .lut_mask = 16'hCCAA;
defparam \inst|MULT_SEL_A|Output[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N26
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[4]~27 (
// Equation(s):
// \inst|MULT_SEL_A|Output[4]~27_combout  = (\inst3|OAP [2] & (\inst|MULT_SEL_A|Output[4]~21_combout )) # (!\inst3|OAP [2] & ((\inst|MULT_SEL_A|Output[4]~26_combout )))

	.dataa(vcc),
	.datab(\inst|MULT_SEL_A|Output[4]~21_combout ),
	.datac(\inst|MULT_SEL_A|Output[4]~26_combout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[4]~27 .lut_mask = 16'hCCF0;
defparam \inst|MULT_SEL_A|Output[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N24
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[3]~30 (
// Equation(s):
// \inst|MULT_SEL_A|Output[3]~30_combout  = \inst|ALU|carry [2] $ (((\inst3|OAP [0] & ((\inst|ALU|neg_b[3]~6_combout ))) # (!\inst3|OAP [0] & (\inst|MUX_B|Mux4~1_combout ))))

	.dataa(\inst|MUX_B|Mux4~1_combout ),
	.datab(\inst|ALU|carry [2]),
	.datac(\inst3|OAP [0]),
	.datad(\inst|ALU|neg_b[3]~6_combout ),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[3]~30 .lut_mask = 16'h36C6;
defparam \inst|MULT_SEL_A|Output[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N8
cycloneii_lcell_comb \inst|RF|Read_DataB[3]~19 (
// Equation(s):
// \inst|RF|Read_DataB[3]~19_combout  = (\inst|inst7|Q [3] & (((\inst|RF|reg1 [3]) # (\inst|inst7|Q [4])))) # (!\inst|inst7|Q [3] & (\inst|RF|reg0 [3] & ((!\inst|inst7|Q [4]))))

	.dataa(\inst|RF|reg0 [3]),
	.datab(\inst|inst7|Q [3]),
	.datac(\inst|RF|reg1 [3]),
	.datad(\inst|inst7|Q [4]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[3]~19 .lut_mask = 16'hCCE2;
defparam \inst|RF|Read_DataB[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N4
cycloneii_lcell_comb \inst|RF|reg2~6 (
// Equation(s):
// \inst|RF|reg2~6_combout  = (\inst|REG_A|Q [3] & !\inst|RF|reg2[2]~0_combout )

	.dataa(vcc),
	.datab(\inst|REG_A|Q [3]),
	.datac(\inst|RF|reg2[2]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg2~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg2~6 .lut_mask = 16'h0C0C;
defparam \inst|RF|reg2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y44_N5
cycloneii_lcell_ff \inst|RF|reg2[3] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg2~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg2[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg2 [3]));

// Location: LCCOMB_X51_Y44_N2
cycloneii_lcell_comb \inst|RF|Read_DataB[3]~20 (
// Equation(s):
// \inst|RF|Read_DataB[3]~20_combout  = (\inst|RF|Read_DataB[3]~19_combout  & ((\inst|RF|reg3 [3]) # ((!\inst|inst7|Q [4])))) # (!\inst|RF|Read_DataB[3]~19_combout  & (((\inst|RF|reg2 [3] & \inst|inst7|Q [4]))))

	.dataa(\inst|RF|reg3 [3]),
	.datab(\inst|RF|Read_DataB[3]~19_combout ),
	.datac(\inst|RF|reg2 [3]),
	.datad(\inst|inst7|Q [4]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[3]~20 .lut_mask = 16'hB8CC;
defparam \inst|RF|Read_DataB[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N22
cycloneii_lcell_comb \inst|RF|Read_DataB[3]~33 (
// Equation(s):
// \inst|RF|Read_DataB[3]~33_combout  = (\inst|inst7|Q [5] & (\inst|RF|Read_DataB[3]~18_combout )) # (!\inst|inst7|Q [5] & ((\inst|RF|Read_DataB[3]~20_combout )))

	.dataa(\inst|RF|Read_DataB[3]~18_combout ),
	.datab(\inst|inst7|Q [5]),
	.datac(vcc),
	.datad(\inst|RF|Read_DataB[3]~20_combout ),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[3]~33 .lut_mask = 16'hBB88;
defparam \inst|RF|Read_DataB[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N8
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[3]~29 (
// Equation(s):
// \inst|MULT_SEL_A|Output[3]~29_combout  = (\inst3|B_SEL [0] & (\inst|inst7|Q [3])) # (!\inst3|B_SEL [0] & ((\inst|RF|Read_DataB[3]~33_combout )))

	.dataa(\inst|inst7|Q [3]),
	.datab(\inst|RF|Read_DataB[3]~33_combout ),
	.datac(vcc),
	.datad(\inst3|B_SEL [0]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[3]~29 .lut_mask = 16'hAACC;
defparam \inst|MULT_SEL_A|Output[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N28
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[3]~32 (
// Equation(s):
// \inst|MULT_SEL_A|Output[3]~32_combout  = (\inst|MULT_SEL_A|Output[4]~25_combout  & ((\inst|MULT_SEL_A|Output[3]~31_combout ) # ((\inst|MULT_SEL_A|Output[3]~29_combout )))) # (!\inst|MULT_SEL_A|Output[4]~25_combout  & (\inst|MULT_SEL_A|Output[3]~31_combout 
//  $ ((\inst|MULT_SEL_A|Output[3]~30_combout ))))

	.dataa(\inst|MULT_SEL_A|Output[3]~31_combout ),
	.datab(\inst|MULT_SEL_A|Output[3]~30_combout ),
	.datac(\inst|MULT_SEL_A|Output[3]~29_combout ),
	.datad(\inst|MULT_SEL_A|Output[4]~25_combout ),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[3]~32 .lut_mask = 16'hFA66;
defparam \inst|MULT_SEL_A|Output[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N2
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[3]~33 (
// Equation(s):
// \inst|MULT_SEL_A|Output[3]~33_combout  = (\inst3|OAP [2] & ((\inst|MULT_SEL_A|Output[3]~28_combout ))) # (!\inst3|OAP [2] & (\inst|MULT_SEL_A|Output[3]~32_combout ))

	.dataa(\inst|MULT_SEL_A|Output[3]~32_combout ),
	.datab(vcc),
	.datac(\inst|MULT_SEL_A|Output[3]~28_combout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[3]~33 .lut_mask = 16'hF0AA;
defparam \inst|MULT_SEL_A|Output[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N20
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[2]~34 (
// Equation(s):
// \inst|MULT_SEL_A|Output[2]~34_combout  = (\inst|MUX_B|Mux5~1_combout  & (\inst|RF|Read_DataA[2]~29_combout  $ (\inst3|OAP [1] $ (\inst3|OAP [0])))) # (!\inst|MUX_B|Mux5~1_combout  & (\inst3|OAP [1] & (\inst|RF|Read_DataA[2]~29_combout  $ (\inst3|OAP 
// [0]))))

	.dataa(\inst|RF|Read_DataA[2]~29_combout ),
	.datab(\inst|MUX_B|Mux5~1_combout ),
	.datac(\inst3|OAP [1]),
	.datad(\inst3|OAP [0]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[2]~34 .lut_mask = 16'h9468;
defparam \inst|MULT_SEL_A|Output[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N10
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[2]~39 (
// Equation(s):
// \inst|MULT_SEL_A|Output[2]~39_combout  = (\inst3|OAP [2] & (\inst|MULT_SEL_A|Output[2]~34_combout )) # (!\inst3|OAP [2] & ((\inst|MULT_SEL_A|Output[2]~38_combout )))

	.dataa(\inst|MULT_SEL_A|Output[2]~34_combout ),
	.datab(vcc),
	.datac(\inst|MULT_SEL_A|Output[2]~38_combout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[2]~39 .lut_mask = 16'hAAF0;
defparam \inst|MULT_SEL_A|Output[2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N4
cycloneii_lcell_comb \inst|MULT_SEL_A|Output[1]~45 (
// Equation(s):
// \inst|MULT_SEL_A|Output[1]~45_combout  = (\inst3|OAP [2] & ((\inst|MULT_SEL_A|Output[1]~40_combout ))) # (!\inst3|OAP [2] & (\inst|MULT_SEL_A|Output[1]~44_combout ))

	.dataa(vcc),
	.datab(\inst|MULT_SEL_A|Output[1]~44_combout ),
	.datac(\inst|MULT_SEL_A|Output[1]~40_combout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|MULT_SEL_A|Output[1]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MULT_SEL_A|Output[1]~45 .lut_mask = 16'hF0CC;
defparam \inst|MULT_SEL_A|Output[1]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N10
cycloneii_lcell_comb \inst|ALU|Mux15~2 (
// Equation(s):
// \inst|ALU|Mux15~2_combout  = (\inst3|OAP [0] & ((\inst|ALU|Mux15~0_combout ))) # (!\inst3|OAP [0] & (\inst|ALU|Mux15~1_combout ))

	.dataa(\inst3|OAP [0]),
	.datab(\inst|ALU|Mux15~1_combout ),
	.datac(vcc),
	.datad(\inst|ALU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux15~2 .lut_mask = 16'hEE44;
defparam \inst|ALU|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N8
cycloneii_lcell_comb \inst3|Add0~11 (
// Equation(s):
// \inst3|Add0~11_combout  = (\inst3|Add0~9_combout  & ((\inst3|available [0]) # (!\inst3|fetch [0])))

	.dataa(\inst3|Add0~9_combout ),
	.datab(\inst3|fetch [0]),
	.datac(vcc),
	.datad(\inst3|available [0]),
	.cin(gnd),
	.combout(\inst3|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~11 .lut_mask = 16'hAA22;
defparam \inst3|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N10
cycloneii_lcell_comb \inst3|counterchk[3]~feeder (
// Equation(s):
// \inst3|counterchk[3]~feeder_combout  = \inst3|Add0~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst3|Add0~11_combout ),
	.cin(gnd),
	.combout(\inst3|counterchk[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|counterchk[3]~feeder .lut_mask = 16'hFF00;
defparam \inst3|counterchk[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y46_N11
cycloneii_lcell_ff \inst3|counterchk[3] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|counterchk[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|counterchk [3]));

// Location: LCFF_X53_Y48_N9
cycloneii_lcell_ff \inst3|counterchk[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|counterchk [2]));

// Location: LCFF_X53_Y48_N11
cycloneii_lcell_ff \inst3|counterchk[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|counterchk [1]));

// Location: LCFF_X53_Y48_N29
cycloneii_lcell_ff \inst3|counterchk[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Add0~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|counterchk [0]));

// Location: LCCOMB_X51_Y44_N18
cycloneii_lcell_comb \inst|RF|reg3~7 (
// Equation(s):
// \inst|RF|reg3~7_combout  = (\inst|REG_A|Q [2] & !\inst|RF|reg3[3]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [2]),
	.datad(\inst|RF|reg3[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg3~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg3~7 .lut_mask = 16'h00F0;
defparam \inst|RF|reg3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y44_N19
cycloneii_lcell_ff \inst|RF|reg3[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg3~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg3[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg3 [2]));

// Location: LCCOMB_X50_Y44_N8
cycloneii_lcell_comb \inst|RF|Read_DataA[2]~25 (
// Equation(s):
// \inst|RF|Read_DataA[2]~25_combout  = (\inst|inst7|Q [7] & (((\inst|RF|reg3 [2]) # (\inst|inst7|Q [8])))) # (!\inst|inst7|Q [7] & (\inst|RF|reg1 [2] & ((!\inst|inst7|Q [8]))))

	.dataa(\inst|RF|reg1 [2]),
	.datab(\inst|inst7|Q [7]),
	.datac(\inst|RF|reg3 [2]),
	.datad(\inst|inst7|Q [8]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[2]~25 .lut_mask = 16'hCCE2;
defparam \inst|RF|Read_DataA[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N10
cycloneii_lcell_comb \inst|RF|reg5~7 (
// Equation(s):
// \inst|RF|reg5~7_combout  = (\inst|REG_A|Q [2] & !\inst|RF|reg5[6]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|REG_A|Q [2]),
	.datad(\inst|RF|reg5[6]~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg5~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg5~7 .lut_mask = 16'h00F0;
defparam \inst|RF|reg5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y45_N11
cycloneii_lcell_ff \inst|RF|reg5[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg5~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg5[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg5 [2]));

// Location: LCCOMB_X50_Y44_N10
cycloneii_lcell_comb \inst|RF|Read_DataA[2]~26 (
// Equation(s):
// \inst|RF|Read_DataA[2]~26_combout  = (\inst|RF|Read_DataA[2]~25_combout  & ((\inst|RF|reg7 [2]) # ((!\inst|inst7|Q [8])))) # (!\inst|RF|Read_DataA[2]~25_combout  & (((\inst|RF|reg5 [2] & \inst|inst7|Q [8]))))

	.dataa(\inst|RF|reg7 [2]),
	.datab(\inst|RF|Read_DataA[2]~25_combout ),
	.datac(\inst|RF|reg5 [2]),
	.datad(\inst|inst7|Q [8]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[2]~26 .lut_mask = 16'hB8CC;
defparam \inst|RF|Read_DataA[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N4
cycloneii_lcell_comb \inst|RF|Read_DataA[2]~27 (
// Equation(s):
// \inst|RF|Read_DataA[2]~27_combout  = (\inst|inst7|Q [7] & (((\inst|inst7|Q [8])))) # (!\inst|inst7|Q [7] & ((\inst|inst7|Q [8] & ((\inst|RF|reg4 [2]))) # (!\inst|inst7|Q [8] & (\inst|RF|reg0 [2]))))

	.dataa(\inst|RF|reg0 [2]),
	.datab(\inst|inst7|Q [7]),
	.datac(\inst|RF|reg4 [2]),
	.datad(\inst|inst7|Q [8]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[2]~27 .lut_mask = 16'hFC22;
defparam \inst|RF|Read_DataA[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N22
cycloneii_lcell_comb \inst|RF|Read_DataA[2]~28 (
// Equation(s):
// \inst|RF|Read_DataA[2]~28_combout  = (\inst|RF|Read_DataA[2]~27_combout  & (((\inst|RF|reg6 [2]) # (!\inst|inst7|Q [7])))) # (!\inst|RF|Read_DataA[2]~27_combout  & (\inst|RF|reg2 [2] & ((\inst|inst7|Q [7]))))

	.dataa(\inst|RF|reg2 [2]),
	.datab(\inst|RF|reg6 [2]),
	.datac(\inst|RF|Read_DataA[2]~27_combout ),
	.datad(\inst|inst7|Q [7]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[2]~28 .lut_mask = 16'hCAF0;
defparam \inst|RF|Read_DataA[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N16
cycloneii_lcell_comb \inst|RF|Read_DataA[2]~29 (
// Equation(s):
// \inst|RF|Read_DataA[2]~29_combout  = (\inst|inst7|Q [6] & (\inst|RF|Read_DataA[2]~26_combout )) # (!\inst|inst7|Q [6] & ((\inst|RF|Read_DataA[2]~28_combout )))

	.dataa(\inst|RF|Read_DataA[2]~26_combout ),
	.datab(\inst|RF|Read_DataA[2]~28_combout ),
	.datac(\inst|inst7|Q [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[2]~29 .lut_mask = 16'hACAC;
defparam \inst|RF|Read_DataA[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N6
cycloneii_lcell_comb \inst|RF|Read_DataB[7]~36 (
// Equation(s):
// \inst|RF|Read_DataB[7]~36_combout  = (\inst|inst7|Q [5] & ((\inst|RF|Read_DataB[7]~1_combout ))) # (!\inst|inst7|Q [5] & (\inst|RF|Read_DataB[7]~3_combout ))

	.dataa(vcc),
	.datab(\inst|RF|Read_DataB[7]~3_combout ),
	.datac(\inst|RF|Read_DataB[7]~1_combout ),
	.datad(\inst|inst7|Q [5]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[7]~36 .lut_mask = 16'hF0CC;
defparam \inst|RF|Read_DataB[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N24
cycloneii_lcell_comb \inst|RF|Read_DataB[6]~37 (
// Equation(s):
// \inst|RF|Read_DataB[6]~37_combout  = (\inst|inst7|Q [5] & (\inst|RF|Read_DataB[6]~5_combout )) # (!\inst|inst7|Q [5] & ((\inst|RF|Read_DataB[6]~7_combout )))

	.dataa(vcc),
	.datab(\inst|RF|Read_DataB[6]~5_combout ),
	.datac(\inst|RF|Read_DataB[6]~7_combout ),
	.datad(\inst|inst7|Q [5]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[6]~37 .lut_mask = 16'hCCF0;
defparam \inst|RF|Read_DataB[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N8
cycloneii_lcell_comb \inst|RF|reg4~4 (
// Equation(s):
// \inst|RF|reg4~4_combout  = (\inst|REG_A|Q [5] & !\inst|RF|reg4[6]~0_combout )

	.dataa(\inst|REG_A|Q [5]),
	.datab(vcc),
	.datac(\inst|RF|reg4[6]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg4~4 .lut_mask = 16'h0A0A;
defparam \inst|RF|reg4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y43_N9
cycloneii_lcell_ff \inst|RF|reg4[5] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg4~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg4[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg4 [5]));

// Location: LCCOMB_X51_Y45_N4
cycloneii_lcell_comb \inst|RF|Read_DataB[5]~8 (
// Equation(s):
// \inst|RF|Read_DataB[5]~8_combout  = (\inst|inst7|Q [4] & ((\inst|RF|reg6 [5]) # ((\inst|inst7|Q [3])))) # (!\inst|inst7|Q [4] & (((!\inst|inst7|Q [3] & \inst|RF|reg4 [5]))))

	.dataa(\inst|inst7|Q [4]),
	.datab(\inst|RF|reg6 [5]),
	.datac(\inst|inst7|Q [3]),
	.datad(\inst|RF|reg4 [5]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[5]~8 .lut_mask = 16'hADA8;
defparam \inst|RF|Read_DataB[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N14
cycloneii_lcell_comb \inst|RF|Read_DataB[5]~9 (
// Equation(s):
// \inst|RF|Read_DataB[5]~9_combout  = (\inst|RF|Read_DataB[5]~8_combout  & ((\inst|RF|reg7 [5]) # ((!\inst|inst7|Q [3])))) # (!\inst|RF|Read_DataB[5]~8_combout  & (((\inst|inst7|Q [3] & \inst|RF|reg5 [5]))))

	.dataa(\inst|RF|reg7 [5]),
	.datab(\inst|RF|Read_DataB[5]~8_combout ),
	.datac(\inst|inst7|Q [3]),
	.datad(\inst|RF|reg5 [5]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[5]~9 .lut_mask = 16'hBC8C;
defparam \inst|RF|Read_DataB[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N2
cycloneii_lcell_comb \inst|RF|Read_DataB[5]~38 (
// Equation(s):
// \inst|RF|Read_DataB[5]~38_combout  = (\inst|inst7|Q [5] & (\inst|RF|Read_DataB[5]~9_combout )) # (!\inst|inst7|Q [5] & ((\inst|RF|Read_DataB[5]~11_combout )))

	.dataa(\inst|RF|Read_DataB[5]~9_combout ),
	.datab(vcc),
	.datac(\inst|RF|Read_DataB[5]~11_combout ),
	.datad(\inst|inst7|Q [5]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[5]~38 .lut_mask = 16'hAAF0;
defparam \inst|RF|Read_DataB[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tms~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tms~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tms));
// synopsys translate_off
defparam \altera_reserved_tms~I .input_async_reset = "none";
defparam \altera_reserved_tms~I .input_power_up = "low";
defparam \altera_reserved_tms~I .input_register_mode = "none";
defparam \altera_reserved_tms~I .input_sync_reset = "none";
defparam \altera_reserved_tms~I .oe_async_reset = "none";
defparam \altera_reserved_tms~I .oe_power_up = "low";
defparam \altera_reserved_tms~I .oe_register_mode = "none";
defparam \altera_reserved_tms~I .oe_sync_reset = "none";
defparam \altera_reserved_tms~I .operation_mode = "input";
defparam \altera_reserved_tms~I .output_async_reset = "none";
defparam \altera_reserved_tms~I .output_power_up = "low";
defparam \altera_reserved_tms~I .output_register_mode = "none";
defparam \altera_reserved_tms~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneii_lcell_comb \auto_hub|~GND (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A_REG[7]~I (
	.datain(\inst|REG_A|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_REG[7]));
// synopsys translate_off
defparam \A_REG[7]~I .input_async_reset = "none";
defparam \A_REG[7]~I .input_power_up = "low";
defparam \A_REG[7]~I .input_register_mode = "none";
defparam \A_REG[7]~I .input_sync_reset = "none";
defparam \A_REG[7]~I .oe_async_reset = "none";
defparam \A_REG[7]~I .oe_power_up = "low";
defparam \A_REG[7]~I .oe_register_mode = "none";
defparam \A_REG[7]~I .oe_sync_reset = "none";
defparam \A_REG[7]~I .operation_mode = "output";
defparam \A_REG[7]~I .output_async_reset = "none";
defparam \A_REG[7]~I .output_power_up = "low";
defparam \A_REG[7]~I .output_register_mode = "none";
defparam \A_REG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A_REG[6]~I (
	.datain(\inst|REG_A|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_REG[6]));
// synopsys translate_off
defparam \A_REG[6]~I .input_async_reset = "none";
defparam \A_REG[6]~I .input_power_up = "low";
defparam \A_REG[6]~I .input_register_mode = "none";
defparam \A_REG[6]~I .input_sync_reset = "none";
defparam \A_REG[6]~I .oe_async_reset = "none";
defparam \A_REG[6]~I .oe_power_up = "low";
defparam \A_REG[6]~I .oe_register_mode = "none";
defparam \A_REG[6]~I .oe_sync_reset = "none";
defparam \A_REG[6]~I .operation_mode = "output";
defparam \A_REG[6]~I .output_async_reset = "none";
defparam \A_REG[6]~I .output_power_up = "low";
defparam \A_REG[6]~I .output_register_mode = "none";
defparam \A_REG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A_REG[5]~I (
	.datain(\inst|REG_A|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_REG[5]));
// synopsys translate_off
defparam \A_REG[5]~I .input_async_reset = "none";
defparam \A_REG[5]~I .input_power_up = "low";
defparam \A_REG[5]~I .input_register_mode = "none";
defparam \A_REG[5]~I .input_sync_reset = "none";
defparam \A_REG[5]~I .oe_async_reset = "none";
defparam \A_REG[5]~I .oe_power_up = "low";
defparam \A_REG[5]~I .oe_register_mode = "none";
defparam \A_REG[5]~I .oe_sync_reset = "none";
defparam \A_REG[5]~I .operation_mode = "output";
defparam \A_REG[5]~I .output_async_reset = "none";
defparam \A_REG[5]~I .output_power_up = "low";
defparam \A_REG[5]~I .output_register_mode = "none";
defparam \A_REG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A_REG[4]~I (
	.datain(\inst|REG_A|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_REG[4]));
// synopsys translate_off
defparam \A_REG[4]~I .input_async_reset = "none";
defparam \A_REG[4]~I .input_power_up = "low";
defparam \A_REG[4]~I .input_register_mode = "none";
defparam \A_REG[4]~I .input_sync_reset = "none";
defparam \A_REG[4]~I .oe_async_reset = "none";
defparam \A_REG[4]~I .oe_power_up = "low";
defparam \A_REG[4]~I .oe_register_mode = "none";
defparam \A_REG[4]~I .oe_sync_reset = "none";
defparam \A_REG[4]~I .operation_mode = "output";
defparam \A_REG[4]~I .output_async_reset = "none";
defparam \A_REG[4]~I .output_power_up = "low";
defparam \A_REG[4]~I .output_register_mode = "none";
defparam \A_REG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A_REG[3]~I (
	.datain(\inst|REG_A|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_REG[3]));
// synopsys translate_off
defparam \A_REG[3]~I .input_async_reset = "none";
defparam \A_REG[3]~I .input_power_up = "low";
defparam \A_REG[3]~I .input_register_mode = "none";
defparam \A_REG[3]~I .input_sync_reset = "none";
defparam \A_REG[3]~I .oe_async_reset = "none";
defparam \A_REG[3]~I .oe_power_up = "low";
defparam \A_REG[3]~I .oe_register_mode = "none";
defparam \A_REG[3]~I .oe_sync_reset = "none";
defparam \A_REG[3]~I .operation_mode = "output";
defparam \A_REG[3]~I .output_async_reset = "none";
defparam \A_REG[3]~I .output_power_up = "low";
defparam \A_REG[3]~I .output_register_mode = "none";
defparam \A_REG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A_REG[2]~I (
	.datain(\inst|REG_A|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_REG[2]));
// synopsys translate_off
defparam \A_REG[2]~I .input_async_reset = "none";
defparam \A_REG[2]~I .input_power_up = "low";
defparam \A_REG[2]~I .input_register_mode = "none";
defparam \A_REG[2]~I .input_sync_reset = "none";
defparam \A_REG[2]~I .oe_async_reset = "none";
defparam \A_REG[2]~I .oe_power_up = "low";
defparam \A_REG[2]~I .oe_register_mode = "none";
defparam \A_REG[2]~I .oe_sync_reset = "none";
defparam \A_REG[2]~I .operation_mode = "output";
defparam \A_REG[2]~I .output_async_reset = "none";
defparam \A_REG[2]~I .output_power_up = "low";
defparam \A_REG[2]~I .output_register_mode = "none";
defparam \A_REG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A_REG[1]~I (
	.datain(\inst|REG_A|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_REG[1]));
// synopsys translate_off
defparam \A_REG[1]~I .input_async_reset = "none";
defparam \A_REG[1]~I .input_power_up = "low";
defparam \A_REG[1]~I .input_register_mode = "none";
defparam \A_REG[1]~I .input_sync_reset = "none";
defparam \A_REG[1]~I .oe_async_reset = "none";
defparam \A_REG[1]~I .oe_power_up = "low";
defparam \A_REG[1]~I .oe_register_mode = "none";
defparam \A_REG[1]~I .oe_sync_reset = "none";
defparam \A_REG[1]~I .operation_mode = "output";
defparam \A_REG[1]~I .output_async_reset = "none";
defparam \A_REG[1]~I .output_power_up = "low";
defparam \A_REG[1]~I .output_register_mode = "none";
defparam \A_REG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A_REG[0]~I (
	.datain(\inst|REG_A|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_REG[0]));
// synopsys translate_off
defparam \A_REG[0]~I .input_async_reset = "none";
defparam \A_REG[0]~I .input_power_up = "low";
defparam \A_REG[0]~I .input_register_mode = "none";
defparam \A_REG[0]~I .input_sync_reset = "none";
defparam \A_REG[0]~I .oe_async_reset = "none";
defparam \A_REG[0]~I .oe_power_up = "low";
defparam \A_REG[0]~I .oe_register_mode = "none";
defparam \A_REG[0]~I .oe_sync_reset = "none";
defparam \A_REG[0]~I .operation_mode = "output";
defparam \A_REG[0]~I .output_async_reset = "none";
defparam \A_REG[0]~I .output_power_up = "low";
defparam \A_REG[0]~I .output_register_mode = "none";
defparam \A_REG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[15]));
// synopsys translate_off
defparam \INST_MEM_OUT[15]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[15]~I .input_power_up = "low";
defparam \INST_MEM_OUT[15]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[15]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[15]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[15]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[15]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[15]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[15]~I .operation_mode = "input";
defparam \INST_MEM_OUT[15]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[15]~I .output_power_up = "low";
defparam \INST_MEM_OUT[15]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[14]));
// synopsys translate_off
defparam \INST_MEM_OUT[14]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[14]~I .input_power_up = "low";
defparam \INST_MEM_OUT[14]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[14]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[14]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[14]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[14]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[14]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[14]~I .operation_mode = "input";
defparam \INST_MEM_OUT[14]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[14]~I .output_power_up = "low";
defparam \INST_MEM_OUT[14]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[13]));
// synopsys translate_off
defparam \INST_MEM_OUT[13]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[13]~I .input_power_up = "low";
defparam \INST_MEM_OUT[13]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[13]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[13]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[13]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[13]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[13]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[13]~I .operation_mode = "input";
defparam \INST_MEM_OUT[13]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[13]~I .output_power_up = "low";
defparam \INST_MEM_OUT[13]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[12]));
// synopsys translate_off
defparam \INST_MEM_OUT[12]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[12]~I .input_power_up = "low";
defparam \INST_MEM_OUT[12]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[12]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[12]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[12]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[12]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[12]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[12]~I .operation_mode = "input";
defparam \INST_MEM_OUT[12]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[12]~I .output_power_up = "low";
defparam \INST_MEM_OUT[12]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[11]));
// synopsys translate_off
defparam \INST_MEM_OUT[11]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[11]~I .input_power_up = "low";
defparam \INST_MEM_OUT[11]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[11]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[11]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[11]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[11]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[11]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[11]~I .operation_mode = "input";
defparam \INST_MEM_OUT[11]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[11]~I .output_power_up = "low";
defparam \INST_MEM_OUT[11]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[10]));
// synopsys translate_off
defparam \INST_MEM_OUT[10]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[10]~I .input_power_up = "low";
defparam \INST_MEM_OUT[10]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[10]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[10]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[10]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[10]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[10]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[10]~I .operation_mode = "input";
defparam \INST_MEM_OUT[10]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[10]~I .output_power_up = "low";
defparam \INST_MEM_OUT[10]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[9]));
// synopsys translate_off
defparam \INST_MEM_OUT[9]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[9]~I .input_power_up = "low";
defparam \INST_MEM_OUT[9]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[9]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[9]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[9]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[9]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[9]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[9]~I .operation_mode = "input";
defparam \INST_MEM_OUT[9]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[9]~I .output_power_up = "low";
defparam \INST_MEM_OUT[9]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[8]));
// synopsys translate_off
defparam \INST_MEM_OUT[8]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[8]~I .input_power_up = "low";
defparam \INST_MEM_OUT[8]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[8]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[8]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[8]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[8]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[8]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[8]~I .operation_mode = "input";
defparam \INST_MEM_OUT[8]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[8]~I .output_power_up = "low";
defparam \INST_MEM_OUT[8]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[7]));
// synopsys translate_off
defparam \INST_MEM_OUT[7]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[7]~I .input_power_up = "low";
defparam \INST_MEM_OUT[7]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[7]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[7]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[7]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[7]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[7]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[7]~I .operation_mode = "input";
defparam \INST_MEM_OUT[7]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[7]~I .output_power_up = "low";
defparam \INST_MEM_OUT[7]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[6]));
// synopsys translate_off
defparam \INST_MEM_OUT[6]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[6]~I .input_power_up = "low";
defparam \INST_MEM_OUT[6]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[6]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[6]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[6]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[6]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[6]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[6]~I .operation_mode = "input";
defparam \INST_MEM_OUT[6]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[6]~I .output_power_up = "low";
defparam \INST_MEM_OUT[6]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[5]));
// synopsys translate_off
defparam \INST_MEM_OUT[5]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[5]~I .input_power_up = "low";
defparam \INST_MEM_OUT[5]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[5]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[5]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[5]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[5]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[5]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[5]~I .operation_mode = "input";
defparam \INST_MEM_OUT[5]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[5]~I .output_power_up = "low";
defparam \INST_MEM_OUT[5]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[4]));
// synopsys translate_off
defparam \INST_MEM_OUT[4]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[4]~I .input_power_up = "low";
defparam \INST_MEM_OUT[4]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[4]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[4]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[4]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[4]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[4]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[4]~I .operation_mode = "input";
defparam \INST_MEM_OUT[4]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[4]~I .output_power_up = "low";
defparam \INST_MEM_OUT[4]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[3]));
// synopsys translate_off
defparam \INST_MEM_OUT[3]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[3]~I .input_power_up = "low";
defparam \INST_MEM_OUT[3]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[3]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[3]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[3]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[3]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[3]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[3]~I .operation_mode = "input";
defparam \INST_MEM_OUT[3]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[3]~I .output_power_up = "low";
defparam \INST_MEM_OUT[3]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[2]));
// synopsys translate_off
defparam \INST_MEM_OUT[2]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[2]~I .input_power_up = "low";
defparam \INST_MEM_OUT[2]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[2]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[2]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[2]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[2]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[2]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[2]~I .operation_mode = "input";
defparam \INST_MEM_OUT[2]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[2]~I .output_power_up = "low";
defparam \INST_MEM_OUT[2]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[1]));
// synopsys translate_off
defparam \INST_MEM_OUT[1]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[1]~I .input_power_up = "low";
defparam \INST_MEM_OUT[1]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[1]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[1]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[1]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[1]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[1]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[1]~I .operation_mode = "input";
defparam \INST_MEM_OUT[1]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[1]~I .output_power_up = "low";
defparam \INST_MEM_OUT[1]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[0]));
// synopsys translate_off
defparam \INST_MEM_OUT[0]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[0]~I .input_power_up = "low";
defparam \INST_MEM_OUT[0]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[0]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[0]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[0]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[0]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[0]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[0]~I .operation_mode = "input";
defparam \INST_MEM_OUT[0]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[0]~I .output_power_up = "low";
defparam \INST_MEM_OUT[0]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[15]~I (
	.datain(\inst|inst7|Q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[15]));
// synopsys translate_off
defparam \ABC[15]~I .input_async_reset = "none";
defparam \ABC[15]~I .input_power_up = "low";
defparam \ABC[15]~I .input_register_mode = "none";
defparam \ABC[15]~I .input_sync_reset = "none";
defparam \ABC[15]~I .oe_async_reset = "none";
defparam \ABC[15]~I .oe_power_up = "low";
defparam \ABC[15]~I .oe_register_mode = "none";
defparam \ABC[15]~I .oe_sync_reset = "none";
defparam \ABC[15]~I .operation_mode = "output";
defparam \ABC[15]~I .output_async_reset = "none";
defparam \ABC[15]~I .output_power_up = "low";
defparam \ABC[15]~I .output_register_mode = "none";
defparam \ABC[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[14]~I (
	.datain(\inst|inst7|Q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[14]));
// synopsys translate_off
defparam \ABC[14]~I .input_async_reset = "none";
defparam \ABC[14]~I .input_power_up = "low";
defparam \ABC[14]~I .input_register_mode = "none";
defparam \ABC[14]~I .input_sync_reset = "none";
defparam \ABC[14]~I .oe_async_reset = "none";
defparam \ABC[14]~I .oe_power_up = "low";
defparam \ABC[14]~I .oe_register_mode = "none";
defparam \ABC[14]~I .oe_sync_reset = "none";
defparam \ABC[14]~I .operation_mode = "output";
defparam \ABC[14]~I .output_async_reset = "none";
defparam \ABC[14]~I .output_power_up = "low";
defparam \ABC[14]~I .output_register_mode = "none";
defparam \ABC[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[13]~I (
	.datain(\inst|inst7|Q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[13]));
// synopsys translate_off
defparam \ABC[13]~I .input_async_reset = "none";
defparam \ABC[13]~I .input_power_up = "low";
defparam \ABC[13]~I .input_register_mode = "none";
defparam \ABC[13]~I .input_sync_reset = "none";
defparam \ABC[13]~I .oe_async_reset = "none";
defparam \ABC[13]~I .oe_power_up = "low";
defparam \ABC[13]~I .oe_register_mode = "none";
defparam \ABC[13]~I .oe_sync_reset = "none";
defparam \ABC[13]~I .operation_mode = "output";
defparam \ABC[13]~I .output_async_reset = "none";
defparam \ABC[13]~I .output_power_up = "low";
defparam \ABC[13]~I .output_register_mode = "none";
defparam \ABC[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[12]~I (
	.datain(\inst|inst7|Q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[12]));
// synopsys translate_off
defparam \ABC[12]~I .input_async_reset = "none";
defparam \ABC[12]~I .input_power_up = "low";
defparam \ABC[12]~I .input_register_mode = "none";
defparam \ABC[12]~I .input_sync_reset = "none";
defparam \ABC[12]~I .oe_async_reset = "none";
defparam \ABC[12]~I .oe_power_up = "low";
defparam \ABC[12]~I .oe_register_mode = "none";
defparam \ABC[12]~I .oe_sync_reset = "none";
defparam \ABC[12]~I .operation_mode = "output";
defparam \ABC[12]~I .output_async_reset = "none";
defparam \ABC[12]~I .output_power_up = "low";
defparam \ABC[12]~I .output_register_mode = "none";
defparam \ABC[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[11]~I (
	.datain(\inst|inst7|Q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[11]));
// synopsys translate_off
defparam \ABC[11]~I .input_async_reset = "none";
defparam \ABC[11]~I .input_power_up = "low";
defparam \ABC[11]~I .input_register_mode = "none";
defparam \ABC[11]~I .input_sync_reset = "none";
defparam \ABC[11]~I .oe_async_reset = "none";
defparam \ABC[11]~I .oe_power_up = "low";
defparam \ABC[11]~I .oe_register_mode = "none";
defparam \ABC[11]~I .oe_sync_reset = "none";
defparam \ABC[11]~I .operation_mode = "output";
defparam \ABC[11]~I .output_async_reset = "none";
defparam \ABC[11]~I .output_power_up = "low";
defparam \ABC[11]~I .output_register_mode = "none";
defparam \ABC[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[10]~I (
	.datain(\inst|inst7|Q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[10]));
// synopsys translate_off
defparam \ABC[10]~I .input_async_reset = "none";
defparam \ABC[10]~I .input_power_up = "low";
defparam \ABC[10]~I .input_register_mode = "none";
defparam \ABC[10]~I .input_sync_reset = "none";
defparam \ABC[10]~I .oe_async_reset = "none";
defparam \ABC[10]~I .oe_power_up = "low";
defparam \ABC[10]~I .oe_register_mode = "none";
defparam \ABC[10]~I .oe_sync_reset = "none";
defparam \ABC[10]~I .operation_mode = "output";
defparam \ABC[10]~I .output_async_reset = "none";
defparam \ABC[10]~I .output_power_up = "low";
defparam \ABC[10]~I .output_register_mode = "none";
defparam \ABC[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[9]~I (
	.datain(\inst|inst7|Q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[9]));
// synopsys translate_off
defparam \ABC[9]~I .input_async_reset = "none";
defparam \ABC[9]~I .input_power_up = "low";
defparam \ABC[9]~I .input_register_mode = "none";
defparam \ABC[9]~I .input_sync_reset = "none";
defparam \ABC[9]~I .oe_async_reset = "none";
defparam \ABC[9]~I .oe_power_up = "low";
defparam \ABC[9]~I .oe_register_mode = "none";
defparam \ABC[9]~I .oe_sync_reset = "none";
defparam \ABC[9]~I .operation_mode = "output";
defparam \ABC[9]~I .output_async_reset = "none";
defparam \ABC[9]~I .output_power_up = "low";
defparam \ABC[9]~I .output_register_mode = "none";
defparam \ABC[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[8]~I (
	.datain(\inst|inst7|Q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[8]));
// synopsys translate_off
defparam \ABC[8]~I .input_async_reset = "none";
defparam \ABC[8]~I .input_power_up = "low";
defparam \ABC[8]~I .input_register_mode = "none";
defparam \ABC[8]~I .input_sync_reset = "none";
defparam \ABC[8]~I .oe_async_reset = "none";
defparam \ABC[8]~I .oe_power_up = "low";
defparam \ABC[8]~I .oe_register_mode = "none";
defparam \ABC[8]~I .oe_sync_reset = "none";
defparam \ABC[8]~I .operation_mode = "output";
defparam \ABC[8]~I .output_async_reset = "none";
defparam \ABC[8]~I .output_power_up = "low";
defparam \ABC[8]~I .output_register_mode = "none";
defparam \ABC[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[7]~I (
	.datain(\inst|inst7|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[7]));
// synopsys translate_off
defparam \ABC[7]~I .input_async_reset = "none";
defparam \ABC[7]~I .input_power_up = "low";
defparam \ABC[7]~I .input_register_mode = "none";
defparam \ABC[7]~I .input_sync_reset = "none";
defparam \ABC[7]~I .oe_async_reset = "none";
defparam \ABC[7]~I .oe_power_up = "low";
defparam \ABC[7]~I .oe_register_mode = "none";
defparam \ABC[7]~I .oe_sync_reset = "none";
defparam \ABC[7]~I .operation_mode = "output";
defparam \ABC[7]~I .output_async_reset = "none";
defparam \ABC[7]~I .output_power_up = "low";
defparam \ABC[7]~I .output_register_mode = "none";
defparam \ABC[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[6]~I (
	.datain(\inst|inst7|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[6]));
// synopsys translate_off
defparam \ABC[6]~I .input_async_reset = "none";
defparam \ABC[6]~I .input_power_up = "low";
defparam \ABC[6]~I .input_register_mode = "none";
defparam \ABC[6]~I .input_sync_reset = "none";
defparam \ABC[6]~I .oe_async_reset = "none";
defparam \ABC[6]~I .oe_power_up = "low";
defparam \ABC[6]~I .oe_register_mode = "none";
defparam \ABC[6]~I .oe_sync_reset = "none";
defparam \ABC[6]~I .operation_mode = "output";
defparam \ABC[6]~I .output_async_reset = "none";
defparam \ABC[6]~I .output_power_up = "low";
defparam \ABC[6]~I .output_register_mode = "none";
defparam \ABC[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[5]~I (
	.datain(\inst|inst7|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[5]));
// synopsys translate_off
defparam \ABC[5]~I .input_async_reset = "none";
defparam \ABC[5]~I .input_power_up = "low";
defparam \ABC[5]~I .input_register_mode = "none";
defparam \ABC[5]~I .input_sync_reset = "none";
defparam \ABC[5]~I .oe_async_reset = "none";
defparam \ABC[5]~I .oe_power_up = "low";
defparam \ABC[5]~I .oe_register_mode = "none";
defparam \ABC[5]~I .oe_sync_reset = "none";
defparam \ABC[5]~I .operation_mode = "output";
defparam \ABC[5]~I .output_async_reset = "none";
defparam \ABC[5]~I .output_power_up = "low";
defparam \ABC[5]~I .output_register_mode = "none";
defparam \ABC[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[4]~I (
	.datain(\inst|inst7|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[4]));
// synopsys translate_off
defparam \ABC[4]~I .input_async_reset = "none";
defparam \ABC[4]~I .input_power_up = "low";
defparam \ABC[4]~I .input_register_mode = "none";
defparam \ABC[4]~I .input_sync_reset = "none";
defparam \ABC[4]~I .oe_async_reset = "none";
defparam \ABC[4]~I .oe_power_up = "low";
defparam \ABC[4]~I .oe_register_mode = "none";
defparam \ABC[4]~I .oe_sync_reset = "none";
defparam \ABC[4]~I .operation_mode = "output";
defparam \ABC[4]~I .output_async_reset = "none";
defparam \ABC[4]~I .output_power_up = "low";
defparam \ABC[4]~I .output_register_mode = "none";
defparam \ABC[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[3]~I (
	.datain(\inst|inst7|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[3]));
// synopsys translate_off
defparam \ABC[3]~I .input_async_reset = "none";
defparam \ABC[3]~I .input_power_up = "low";
defparam \ABC[3]~I .input_register_mode = "none";
defparam \ABC[3]~I .input_sync_reset = "none";
defparam \ABC[3]~I .oe_async_reset = "none";
defparam \ABC[3]~I .oe_power_up = "low";
defparam \ABC[3]~I .oe_register_mode = "none";
defparam \ABC[3]~I .oe_sync_reset = "none";
defparam \ABC[3]~I .operation_mode = "output";
defparam \ABC[3]~I .output_async_reset = "none";
defparam \ABC[3]~I .output_power_up = "low";
defparam \ABC[3]~I .output_register_mode = "none";
defparam \ABC[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[2]~I (
	.datain(\inst|inst7|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[2]));
// synopsys translate_off
defparam \ABC[2]~I .input_async_reset = "none";
defparam \ABC[2]~I .input_power_up = "low";
defparam \ABC[2]~I .input_register_mode = "none";
defparam \ABC[2]~I .input_sync_reset = "none";
defparam \ABC[2]~I .oe_async_reset = "none";
defparam \ABC[2]~I .oe_power_up = "low";
defparam \ABC[2]~I .oe_register_mode = "none";
defparam \ABC[2]~I .oe_sync_reset = "none";
defparam \ABC[2]~I .operation_mode = "output";
defparam \ABC[2]~I .output_async_reset = "none";
defparam \ABC[2]~I .output_power_up = "low";
defparam \ABC[2]~I .output_register_mode = "none";
defparam \ABC[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[1]~I (
	.datain(\inst|inst7|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[1]));
// synopsys translate_off
defparam \ABC[1]~I .input_async_reset = "none";
defparam \ABC[1]~I .input_power_up = "low";
defparam \ABC[1]~I .input_register_mode = "none";
defparam \ABC[1]~I .input_sync_reset = "none";
defparam \ABC[1]~I .oe_async_reset = "none";
defparam \ABC[1]~I .oe_power_up = "low";
defparam \ABC[1]~I .oe_register_mode = "none";
defparam \ABC[1]~I .oe_sync_reset = "none";
defparam \ABC[1]~I .operation_mode = "output";
defparam \ABC[1]~I .output_async_reset = "none";
defparam \ABC[1]~I .output_power_up = "low";
defparam \ABC[1]~I .output_register_mode = "none";
defparam \ABC[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[0]~I (
	.datain(\inst|inst7|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[0]));
// synopsys translate_off
defparam \ABC[0]~I .input_async_reset = "none";
defparam \ABC[0]~I .input_power_up = "low";
defparam \ABC[0]~I .input_register_mode = "none";
defparam \ABC[0]~I .input_sync_reset = "none";
defparam \ABC[0]~I .oe_async_reset = "none";
defparam \ABC[0]~I .oe_power_up = "low";
defparam \ABC[0]~I .oe_register_mode = "none";
defparam \ABC[0]~I .oe_sync_reset = "none";
defparam \ABC[0]~I .operation_mode = "output";
defparam \ABC[0]~I .output_async_reset = "none";
defparam \ABC[0]~I .output_power_up = "low";
defparam \ABC[0]~I .output_register_mode = "none";
defparam \ABC[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OUT[7]~I (
	.datain(\inst|MULT_SEL_A|Output[7]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OUT[7]));
// synopsys translate_off
defparam \ALU_OUT[7]~I .input_async_reset = "none";
defparam \ALU_OUT[7]~I .input_power_up = "low";
defparam \ALU_OUT[7]~I .input_register_mode = "none";
defparam \ALU_OUT[7]~I .input_sync_reset = "none";
defparam \ALU_OUT[7]~I .oe_async_reset = "none";
defparam \ALU_OUT[7]~I .oe_power_up = "low";
defparam \ALU_OUT[7]~I .oe_register_mode = "none";
defparam \ALU_OUT[7]~I .oe_sync_reset = "none";
defparam \ALU_OUT[7]~I .operation_mode = "output";
defparam \ALU_OUT[7]~I .output_async_reset = "none";
defparam \ALU_OUT[7]~I .output_power_up = "low";
defparam \ALU_OUT[7]~I .output_register_mode = "none";
defparam \ALU_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OUT[6]~I (
	.datain(\inst|MULT_SEL_A|Output[6]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OUT[6]));
// synopsys translate_off
defparam \ALU_OUT[6]~I .input_async_reset = "none";
defparam \ALU_OUT[6]~I .input_power_up = "low";
defparam \ALU_OUT[6]~I .input_register_mode = "none";
defparam \ALU_OUT[6]~I .input_sync_reset = "none";
defparam \ALU_OUT[6]~I .oe_async_reset = "none";
defparam \ALU_OUT[6]~I .oe_power_up = "low";
defparam \ALU_OUT[6]~I .oe_register_mode = "none";
defparam \ALU_OUT[6]~I .oe_sync_reset = "none";
defparam \ALU_OUT[6]~I .operation_mode = "output";
defparam \ALU_OUT[6]~I .output_async_reset = "none";
defparam \ALU_OUT[6]~I .output_power_up = "low";
defparam \ALU_OUT[6]~I .output_register_mode = "none";
defparam \ALU_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OUT[5]~I (
	.datain(\inst|MULT_SEL_A|Output[5]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OUT[5]));
// synopsys translate_off
defparam \ALU_OUT[5]~I .input_async_reset = "none";
defparam \ALU_OUT[5]~I .input_power_up = "low";
defparam \ALU_OUT[5]~I .input_register_mode = "none";
defparam \ALU_OUT[5]~I .input_sync_reset = "none";
defparam \ALU_OUT[5]~I .oe_async_reset = "none";
defparam \ALU_OUT[5]~I .oe_power_up = "low";
defparam \ALU_OUT[5]~I .oe_register_mode = "none";
defparam \ALU_OUT[5]~I .oe_sync_reset = "none";
defparam \ALU_OUT[5]~I .operation_mode = "output";
defparam \ALU_OUT[5]~I .output_async_reset = "none";
defparam \ALU_OUT[5]~I .output_power_up = "low";
defparam \ALU_OUT[5]~I .output_register_mode = "none";
defparam \ALU_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OUT[4]~I (
	.datain(\inst|MULT_SEL_A|Output[4]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OUT[4]));
// synopsys translate_off
defparam \ALU_OUT[4]~I .input_async_reset = "none";
defparam \ALU_OUT[4]~I .input_power_up = "low";
defparam \ALU_OUT[4]~I .input_register_mode = "none";
defparam \ALU_OUT[4]~I .input_sync_reset = "none";
defparam \ALU_OUT[4]~I .oe_async_reset = "none";
defparam \ALU_OUT[4]~I .oe_power_up = "low";
defparam \ALU_OUT[4]~I .oe_register_mode = "none";
defparam \ALU_OUT[4]~I .oe_sync_reset = "none";
defparam \ALU_OUT[4]~I .operation_mode = "output";
defparam \ALU_OUT[4]~I .output_async_reset = "none";
defparam \ALU_OUT[4]~I .output_power_up = "low";
defparam \ALU_OUT[4]~I .output_register_mode = "none";
defparam \ALU_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OUT[3]~I (
	.datain(\inst|MULT_SEL_A|Output[3]~33_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OUT[3]));
// synopsys translate_off
defparam \ALU_OUT[3]~I .input_async_reset = "none";
defparam \ALU_OUT[3]~I .input_power_up = "low";
defparam \ALU_OUT[3]~I .input_register_mode = "none";
defparam \ALU_OUT[3]~I .input_sync_reset = "none";
defparam \ALU_OUT[3]~I .oe_async_reset = "none";
defparam \ALU_OUT[3]~I .oe_power_up = "low";
defparam \ALU_OUT[3]~I .oe_register_mode = "none";
defparam \ALU_OUT[3]~I .oe_sync_reset = "none";
defparam \ALU_OUT[3]~I .operation_mode = "output";
defparam \ALU_OUT[3]~I .output_async_reset = "none";
defparam \ALU_OUT[3]~I .output_power_up = "low";
defparam \ALU_OUT[3]~I .output_register_mode = "none";
defparam \ALU_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OUT[2]~I (
	.datain(\inst|MULT_SEL_A|Output[2]~39_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OUT[2]));
// synopsys translate_off
defparam \ALU_OUT[2]~I .input_async_reset = "none";
defparam \ALU_OUT[2]~I .input_power_up = "low";
defparam \ALU_OUT[2]~I .input_register_mode = "none";
defparam \ALU_OUT[2]~I .input_sync_reset = "none";
defparam \ALU_OUT[2]~I .oe_async_reset = "none";
defparam \ALU_OUT[2]~I .oe_power_up = "low";
defparam \ALU_OUT[2]~I .oe_register_mode = "none";
defparam \ALU_OUT[2]~I .oe_sync_reset = "none";
defparam \ALU_OUT[2]~I .operation_mode = "output";
defparam \ALU_OUT[2]~I .output_async_reset = "none";
defparam \ALU_OUT[2]~I .output_power_up = "low";
defparam \ALU_OUT[2]~I .output_register_mode = "none";
defparam \ALU_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OUT[1]~I (
	.datain(\inst|MULT_SEL_A|Output[1]~45_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OUT[1]));
// synopsys translate_off
defparam \ALU_OUT[1]~I .input_async_reset = "none";
defparam \ALU_OUT[1]~I .input_power_up = "low";
defparam \ALU_OUT[1]~I .input_register_mode = "none";
defparam \ALU_OUT[1]~I .input_sync_reset = "none";
defparam \ALU_OUT[1]~I .oe_async_reset = "none";
defparam \ALU_OUT[1]~I .oe_power_up = "low";
defparam \ALU_OUT[1]~I .oe_register_mode = "none";
defparam \ALU_OUT[1]~I .oe_sync_reset = "none";
defparam \ALU_OUT[1]~I .operation_mode = "output";
defparam \ALU_OUT[1]~I .output_async_reset = "none";
defparam \ALU_OUT[1]~I .output_power_up = "low";
defparam \ALU_OUT[1]~I .output_register_mode = "none";
defparam \ALU_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OUT[0]~I (
	.datain(\inst|ALU|Mux15~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OUT[0]));
// synopsys translate_off
defparam \ALU_OUT[0]~I .input_async_reset = "none";
defparam \ALU_OUT[0]~I .input_power_up = "low";
defparam \ALU_OUT[0]~I .input_register_mode = "none";
defparam \ALU_OUT[0]~I .input_sync_reset = "none";
defparam \ALU_OUT[0]~I .oe_async_reset = "none";
defparam \ALU_OUT[0]~I .oe_power_up = "low";
defparam \ALU_OUT[0]~I .oe_register_mode = "none";
defparam \ALU_OUT[0]~I .oe_sync_reset = "none";
defparam \ALU_OUT[0]~I .operation_mode = "output";
defparam \ALU_OUT[0]~I .output_async_reset = "none";
defparam \ALU_OUT[0]~I .output_power_up = "low";
defparam \ALU_OUT[0]~I .output_register_mode = "none";
defparam \ALU_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \B_REG[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_REG[7]));
// synopsys translate_off
defparam \B_REG[7]~I .input_async_reset = "none";
defparam \B_REG[7]~I .input_power_up = "low";
defparam \B_REG[7]~I .input_register_mode = "none";
defparam \B_REG[7]~I .input_sync_reset = "none";
defparam \B_REG[7]~I .oe_async_reset = "none";
defparam \B_REG[7]~I .oe_power_up = "low";
defparam \B_REG[7]~I .oe_register_mode = "none";
defparam \B_REG[7]~I .oe_sync_reset = "none";
defparam \B_REG[7]~I .operation_mode = "output";
defparam \B_REG[7]~I .output_async_reset = "none";
defparam \B_REG[7]~I .output_power_up = "low";
defparam \B_REG[7]~I .output_register_mode = "none";
defparam \B_REG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \B_REG[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_REG[6]));
// synopsys translate_off
defparam \B_REG[6]~I .input_async_reset = "none";
defparam \B_REG[6]~I .input_power_up = "low";
defparam \B_REG[6]~I .input_register_mode = "none";
defparam \B_REG[6]~I .input_sync_reset = "none";
defparam \B_REG[6]~I .oe_async_reset = "none";
defparam \B_REG[6]~I .oe_power_up = "low";
defparam \B_REG[6]~I .oe_register_mode = "none";
defparam \B_REG[6]~I .oe_sync_reset = "none";
defparam \B_REG[6]~I .operation_mode = "output";
defparam \B_REG[6]~I .output_async_reset = "none";
defparam \B_REG[6]~I .output_power_up = "low";
defparam \B_REG[6]~I .output_register_mode = "none";
defparam \B_REG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \B_REG[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_REG[5]));
// synopsys translate_off
defparam \B_REG[5]~I .input_async_reset = "none";
defparam \B_REG[5]~I .input_power_up = "low";
defparam \B_REG[5]~I .input_register_mode = "none";
defparam \B_REG[5]~I .input_sync_reset = "none";
defparam \B_REG[5]~I .oe_async_reset = "none";
defparam \B_REG[5]~I .oe_power_up = "low";
defparam \B_REG[5]~I .oe_register_mode = "none";
defparam \B_REG[5]~I .oe_sync_reset = "none";
defparam \B_REG[5]~I .operation_mode = "output";
defparam \B_REG[5]~I .output_async_reset = "none";
defparam \B_REG[5]~I .output_power_up = "low";
defparam \B_REG[5]~I .output_register_mode = "none";
defparam \B_REG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \B_REG[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_REG[4]));
// synopsys translate_off
defparam \B_REG[4]~I .input_async_reset = "none";
defparam \B_REG[4]~I .input_power_up = "low";
defparam \B_REG[4]~I .input_register_mode = "none";
defparam \B_REG[4]~I .input_sync_reset = "none";
defparam \B_REG[4]~I .oe_async_reset = "none";
defparam \B_REG[4]~I .oe_power_up = "low";
defparam \B_REG[4]~I .oe_register_mode = "none";
defparam \B_REG[4]~I .oe_sync_reset = "none";
defparam \B_REG[4]~I .operation_mode = "output";
defparam \B_REG[4]~I .output_async_reset = "none";
defparam \B_REG[4]~I .output_power_up = "low";
defparam \B_REG[4]~I .output_register_mode = "none";
defparam \B_REG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \B_REG[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_REG[3]));
// synopsys translate_off
defparam \B_REG[3]~I .input_async_reset = "none";
defparam \B_REG[3]~I .input_power_up = "low";
defparam \B_REG[3]~I .input_register_mode = "none";
defparam \B_REG[3]~I .input_sync_reset = "none";
defparam \B_REG[3]~I .oe_async_reset = "none";
defparam \B_REG[3]~I .oe_power_up = "low";
defparam \B_REG[3]~I .oe_register_mode = "none";
defparam \B_REG[3]~I .oe_sync_reset = "none";
defparam \B_REG[3]~I .operation_mode = "output";
defparam \B_REG[3]~I .output_async_reset = "none";
defparam \B_REG[3]~I .output_power_up = "low";
defparam \B_REG[3]~I .output_register_mode = "none";
defparam \B_REG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \B_REG[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_REG[2]));
// synopsys translate_off
defparam \B_REG[2]~I .input_async_reset = "none";
defparam \B_REG[2]~I .input_power_up = "low";
defparam \B_REG[2]~I .input_register_mode = "none";
defparam \B_REG[2]~I .input_sync_reset = "none";
defparam \B_REG[2]~I .oe_async_reset = "none";
defparam \B_REG[2]~I .oe_power_up = "low";
defparam \B_REG[2]~I .oe_register_mode = "none";
defparam \B_REG[2]~I .oe_sync_reset = "none";
defparam \B_REG[2]~I .operation_mode = "output";
defparam \B_REG[2]~I .output_async_reset = "none";
defparam \B_REG[2]~I .output_power_up = "low";
defparam \B_REG[2]~I .output_register_mode = "none";
defparam \B_REG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \B_REG[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_REG[1]));
// synopsys translate_off
defparam \B_REG[1]~I .input_async_reset = "none";
defparam \B_REG[1]~I .input_power_up = "low";
defparam \B_REG[1]~I .input_register_mode = "none";
defparam \B_REG[1]~I .input_sync_reset = "none";
defparam \B_REG[1]~I .oe_async_reset = "none";
defparam \B_REG[1]~I .oe_power_up = "low";
defparam \B_REG[1]~I .oe_register_mode = "none";
defparam \B_REG[1]~I .oe_sync_reset = "none";
defparam \B_REG[1]~I .operation_mode = "output";
defparam \B_REG[1]~I .output_async_reset = "none";
defparam \B_REG[1]~I .output_power_up = "low";
defparam \B_REG[1]~I .output_register_mode = "none";
defparam \B_REG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \B_REG[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_REG[0]));
// synopsys translate_off
defparam \B_REG[0]~I .input_async_reset = "none";
defparam \B_REG[0]~I .input_power_up = "low";
defparam \B_REG[0]~I .input_register_mode = "none";
defparam \B_REG[0]~I .input_sync_reset = "none";
defparam \B_REG[0]~I .oe_async_reset = "none";
defparam \B_REG[0]~I .oe_power_up = "low";
defparam \B_REG[0]~I .oe_register_mode = "none";
defparam \B_REG[0]~I .oe_sync_reset = "none";
defparam \B_REG[0]~I .operation_mode = "output";
defparam \B_REG[0]~I .output_async_reset = "none";
defparam \B_REG[0]~I .output_power_up = "low";
defparam \B_REG[0]~I .output_register_mode = "none";
defparam \B_REG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counterchk[3]~I (
	.datain(\inst3|counterchk [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counterchk[3]));
// synopsys translate_off
defparam \counterchk[3]~I .input_async_reset = "none";
defparam \counterchk[3]~I .input_power_up = "low";
defparam \counterchk[3]~I .input_register_mode = "none";
defparam \counterchk[3]~I .input_sync_reset = "none";
defparam \counterchk[3]~I .oe_async_reset = "none";
defparam \counterchk[3]~I .oe_power_up = "low";
defparam \counterchk[3]~I .oe_register_mode = "none";
defparam \counterchk[3]~I .oe_sync_reset = "none";
defparam \counterchk[3]~I .operation_mode = "output";
defparam \counterchk[3]~I .output_async_reset = "none";
defparam \counterchk[3]~I .output_power_up = "low";
defparam \counterchk[3]~I .output_register_mode = "none";
defparam \counterchk[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counterchk[2]~I (
	.datain(\inst3|counterchk [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counterchk[2]));
// synopsys translate_off
defparam \counterchk[2]~I .input_async_reset = "none";
defparam \counterchk[2]~I .input_power_up = "low";
defparam \counterchk[2]~I .input_register_mode = "none";
defparam \counterchk[2]~I .input_sync_reset = "none";
defparam \counterchk[2]~I .oe_async_reset = "none";
defparam \counterchk[2]~I .oe_power_up = "low";
defparam \counterchk[2]~I .oe_register_mode = "none";
defparam \counterchk[2]~I .oe_sync_reset = "none";
defparam \counterchk[2]~I .operation_mode = "output";
defparam \counterchk[2]~I .output_async_reset = "none";
defparam \counterchk[2]~I .output_power_up = "low";
defparam \counterchk[2]~I .output_register_mode = "none";
defparam \counterchk[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counterchk[1]~I (
	.datain(\inst3|counterchk [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counterchk[1]));
// synopsys translate_off
defparam \counterchk[1]~I .input_async_reset = "none";
defparam \counterchk[1]~I .input_power_up = "low";
defparam \counterchk[1]~I .input_register_mode = "none";
defparam \counterchk[1]~I .input_sync_reset = "none";
defparam \counterchk[1]~I .oe_async_reset = "none";
defparam \counterchk[1]~I .oe_power_up = "low";
defparam \counterchk[1]~I .oe_register_mode = "none";
defparam \counterchk[1]~I .oe_sync_reset = "none";
defparam \counterchk[1]~I .operation_mode = "output";
defparam \counterchk[1]~I .output_async_reset = "none";
defparam \counterchk[1]~I .output_power_up = "low";
defparam \counterchk[1]~I .output_register_mode = "none";
defparam \counterchk[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counterchk[0]~I (
	.datain(\inst3|counterchk [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counterchk[0]));
// synopsys translate_off
defparam \counterchk[0]~I .input_async_reset = "none";
defparam \counterchk[0]~I .input_power_up = "low";
defparam \counterchk[0]~I .input_register_mode = "none";
defparam \counterchk[0]~I .input_sync_reset = "none";
defparam \counterchk[0]~I .oe_async_reset = "none";
defparam \counterchk[0]~I .oe_power_up = "low";
defparam \counterchk[0]~I .oe_register_mode = "none";
defparam \counterchk[0]~I .oe_sync_reset = "none";
defparam \counterchk[0]~I .operation_mode = "output";
defparam \counterchk[0]~I .output_async_reset = "none";
defparam \counterchk[0]~I .output_power_up = "low";
defparam \counterchk[0]~I .output_register_mode = "none";
defparam \counterchk[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst_mem_addr[9]~I (
	.datain(\inst|REG_PC|Address [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst_mem_addr[9]));
// synopsys translate_off
defparam \inst_mem_addr[9]~I .input_async_reset = "none";
defparam \inst_mem_addr[9]~I .input_power_up = "low";
defparam \inst_mem_addr[9]~I .input_register_mode = "none";
defparam \inst_mem_addr[9]~I .input_sync_reset = "none";
defparam \inst_mem_addr[9]~I .oe_async_reset = "none";
defparam \inst_mem_addr[9]~I .oe_power_up = "low";
defparam \inst_mem_addr[9]~I .oe_register_mode = "none";
defparam \inst_mem_addr[9]~I .oe_sync_reset = "none";
defparam \inst_mem_addr[9]~I .operation_mode = "output";
defparam \inst_mem_addr[9]~I .output_async_reset = "none";
defparam \inst_mem_addr[9]~I .output_power_up = "low";
defparam \inst_mem_addr[9]~I .output_register_mode = "none";
defparam \inst_mem_addr[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst_mem_addr[8]~I (
	.datain(\inst|REG_PC|Address [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst_mem_addr[8]));
// synopsys translate_off
defparam \inst_mem_addr[8]~I .input_async_reset = "none";
defparam \inst_mem_addr[8]~I .input_power_up = "low";
defparam \inst_mem_addr[8]~I .input_register_mode = "none";
defparam \inst_mem_addr[8]~I .input_sync_reset = "none";
defparam \inst_mem_addr[8]~I .oe_async_reset = "none";
defparam \inst_mem_addr[8]~I .oe_power_up = "low";
defparam \inst_mem_addr[8]~I .oe_register_mode = "none";
defparam \inst_mem_addr[8]~I .oe_sync_reset = "none";
defparam \inst_mem_addr[8]~I .operation_mode = "output";
defparam \inst_mem_addr[8]~I .output_async_reset = "none";
defparam \inst_mem_addr[8]~I .output_power_up = "low";
defparam \inst_mem_addr[8]~I .output_register_mode = "none";
defparam \inst_mem_addr[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst_mem_addr[7]~I (
	.datain(\inst|REG_PC|Address [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst_mem_addr[7]));
// synopsys translate_off
defparam \inst_mem_addr[7]~I .input_async_reset = "none";
defparam \inst_mem_addr[7]~I .input_power_up = "low";
defparam \inst_mem_addr[7]~I .input_register_mode = "none";
defparam \inst_mem_addr[7]~I .input_sync_reset = "none";
defparam \inst_mem_addr[7]~I .oe_async_reset = "none";
defparam \inst_mem_addr[7]~I .oe_power_up = "low";
defparam \inst_mem_addr[7]~I .oe_register_mode = "none";
defparam \inst_mem_addr[7]~I .oe_sync_reset = "none";
defparam \inst_mem_addr[7]~I .operation_mode = "output";
defparam \inst_mem_addr[7]~I .output_async_reset = "none";
defparam \inst_mem_addr[7]~I .output_power_up = "low";
defparam \inst_mem_addr[7]~I .output_register_mode = "none";
defparam \inst_mem_addr[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst_mem_addr[6]~I (
	.datain(\inst|REG_PC|Address [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst_mem_addr[6]));
// synopsys translate_off
defparam \inst_mem_addr[6]~I .input_async_reset = "none";
defparam \inst_mem_addr[6]~I .input_power_up = "low";
defparam \inst_mem_addr[6]~I .input_register_mode = "none";
defparam \inst_mem_addr[6]~I .input_sync_reset = "none";
defparam \inst_mem_addr[6]~I .oe_async_reset = "none";
defparam \inst_mem_addr[6]~I .oe_power_up = "low";
defparam \inst_mem_addr[6]~I .oe_register_mode = "none";
defparam \inst_mem_addr[6]~I .oe_sync_reset = "none";
defparam \inst_mem_addr[6]~I .operation_mode = "output";
defparam \inst_mem_addr[6]~I .output_async_reset = "none";
defparam \inst_mem_addr[6]~I .output_power_up = "low";
defparam \inst_mem_addr[6]~I .output_register_mode = "none";
defparam \inst_mem_addr[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst_mem_addr[5]~I (
	.datain(\inst|REG_PC|Address [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst_mem_addr[5]));
// synopsys translate_off
defparam \inst_mem_addr[5]~I .input_async_reset = "none";
defparam \inst_mem_addr[5]~I .input_power_up = "low";
defparam \inst_mem_addr[5]~I .input_register_mode = "none";
defparam \inst_mem_addr[5]~I .input_sync_reset = "none";
defparam \inst_mem_addr[5]~I .oe_async_reset = "none";
defparam \inst_mem_addr[5]~I .oe_power_up = "low";
defparam \inst_mem_addr[5]~I .oe_register_mode = "none";
defparam \inst_mem_addr[5]~I .oe_sync_reset = "none";
defparam \inst_mem_addr[5]~I .operation_mode = "output";
defparam \inst_mem_addr[5]~I .output_async_reset = "none";
defparam \inst_mem_addr[5]~I .output_power_up = "low";
defparam \inst_mem_addr[5]~I .output_register_mode = "none";
defparam \inst_mem_addr[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst_mem_addr[4]~I (
	.datain(\inst|REG_PC|Address [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst_mem_addr[4]));
// synopsys translate_off
defparam \inst_mem_addr[4]~I .input_async_reset = "none";
defparam \inst_mem_addr[4]~I .input_power_up = "low";
defparam \inst_mem_addr[4]~I .input_register_mode = "none";
defparam \inst_mem_addr[4]~I .input_sync_reset = "none";
defparam \inst_mem_addr[4]~I .oe_async_reset = "none";
defparam \inst_mem_addr[4]~I .oe_power_up = "low";
defparam \inst_mem_addr[4]~I .oe_register_mode = "none";
defparam \inst_mem_addr[4]~I .oe_sync_reset = "none";
defparam \inst_mem_addr[4]~I .operation_mode = "output";
defparam \inst_mem_addr[4]~I .output_async_reset = "none";
defparam \inst_mem_addr[4]~I .output_power_up = "low";
defparam \inst_mem_addr[4]~I .output_register_mode = "none";
defparam \inst_mem_addr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst_mem_addr[3]~I (
	.datain(\inst|REG_PC|Address [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst_mem_addr[3]));
// synopsys translate_off
defparam \inst_mem_addr[3]~I .input_async_reset = "none";
defparam \inst_mem_addr[3]~I .input_power_up = "low";
defparam \inst_mem_addr[3]~I .input_register_mode = "none";
defparam \inst_mem_addr[3]~I .input_sync_reset = "none";
defparam \inst_mem_addr[3]~I .oe_async_reset = "none";
defparam \inst_mem_addr[3]~I .oe_power_up = "low";
defparam \inst_mem_addr[3]~I .oe_register_mode = "none";
defparam \inst_mem_addr[3]~I .oe_sync_reset = "none";
defparam \inst_mem_addr[3]~I .operation_mode = "output";
defparam \inst_mem_addr[3]~I .output_async_reset = "none";
defparam \inst_mem_addr[3]~I .output_power_up = "low";
defparam \inst_mem_addr[3]~I .output_register_mode = "none";
defparam \inst_mem_addr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst_mem_addr[2]~I (
	.datain(\inst|REG_PC|Address [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst_mem_addr[2]));
// synopsys translate_off
defparam \inst_mem_addr[2]~I .input_async_reset = "none";
defparam \inst_mem_addr[2]~I .input_power_up = "low";
defparam \inst_mem_addr[2]~I .input_register_mode = "none";
defparam \inst_mem_addr[2]~I .input_sync_reset = "none";
defparam \inst_mem_addr[2]~I .oe_async_reset = "none";
defparam \inst_mem_addr[2]~I .oe_power_up = "low";
defparam \inst_mem_addr[2]~I .oe_register_mode = "none";
defparam \inst_mem_addr[2]~I .oe_sync_reset = "none";
defparam \inst_mem_addr[2]~I .operation_mode = "output";
defparam \inst_mem_addr[2]~I .output_async_reset = "none";
defparam \inst_mem_addr[2]~I .output_power_up = "low";
defparam \inst_mem_addr[2]~I .output_register_mode = "none";
defparam \inst_mem_addr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst_mem_addr[1]~I (
	.datain(\inst|REG_PC|Address [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst_mem_addr[1]));
// synopsys translate_off
defparam \inst_mem_addr[1]~I .input_async_reset = "none";
defparam \inst_mem_addr[1]~I .input_power_up = "low";
defparam \inst_mem_addr[1]~I .input_register_mode = "none";
defparam \inst_mem_addr[1]~I .input_sync_reset = "none";
defparam \inst_mem_addr[1]~I .oe_async_reset = "none";
defparam \inst_mem_addr[1]~I .oe_power_up = "low";
defparam \inst_mem_addr[1]~I .oe_register_mode = "none";
defparam \inst_mem_addr[1]~I .oe_sync_reset = "none";
defparam \inst_mem_addr[1]~I .operation_mode = "output";
defparam \inst_mem_addr[1]~I .output_async_reset = "none";
defparam \inst_mem_addr[1]~I .output_power_up = "low";
defparam \inst_mem_addr[1]~I .output_register_mode = "none";
defparam \inst_mem_addr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst_mem_addr[0]~I (
	.datain(\inst|REG_PC|Address [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst_mem_addr[0]));
// synopsys translate_off
defparam \inst_mem_addr[0]~I .input_async_reset = "none";
defparam \inst_mem_addr[0]~I .input_power_up = "low";
defparam \inst_mem_addr[0]~I .input_register_mode = "none";
defparam \inst_mem_addr[0]~I .input_sync_reset = "none";
defparam \inst_mem_addr[0]~I .oe_async_reset = "none";
defparam \inst_mem_addr[0]~I .oe_power_up = "low";
defparam \inst_mem_addr[0]~I .oe_register_mode = "none";
defparam \inst_mem_addr[0]~I .oe_sync_reset = "none";
defparam \inst_mem_addr[0]~I .operation_mode = "output";
defparam \inst_mem_addr[0]~I .output_async_reset = "none";
defparam \inst_mem_addr[0]~I .output_power_up = "low";
defparam \inst_mem_addr[0]~I .output_register_mode = "none";
defparam \inst_mem_addr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_A_READ_PORT[7]~I (
	.datain(\inst|RF|Read_DataA[7]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_A_READ_PORT[7]));
// synopsys translate_off
defparam \RF_A_READ_PORT[7]~I .input_async_reset = "none";
defparam \RF_A_READ_PORT[7]~I .input_power_up = "low";
defparam \RF_A_READ_PORT[7]~I .input_register_mode = "none";
defparam \RF_A_READ_PORT[7]~I .input_sync_reset = "none";
defparam \RF_A_READ_PORT[7]~I .oe_async_reset = "none";
defparam \RF_A_READ_PORT[7]~I .oe_power_up = "low";
defparam \RF_A_READ_PORT[7]~I .oe_register_mode = "none";
defparam \RF_A_READ_PORT[7]~I .oe_sync_reset = "none";
defparam \RF_A_READ_PORT[7]~I .operation_mode = "output";
defparam \RF_A_READ_PORT[7]~I .output_async_reset = "none";
defparam \RF_A_READ_PORT[7]~I .output_power_up = "low";
defparam \RF_A_READ_PORT[7]~I .output_register_mode = "none";
defparam \RF_A_READ_PORT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_A_READ_PORT[6]~I (
	.datain(\inst|RF|Read_DataA[6]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_A_READ_PORT[6]));
// synopsys translate_off
defparam \RF_A_READ_PORT[6]~I .input_async_reset = "none";
defparam \RF_A_READ_PORT[6]~I .input_power_up = "low";
defparam \RF_A_READ_PORT[6]~I .input_register_mode = "none";
defparam \RF_A_READ_PORT[6]~I .input_sync_reset = "none";
defparam \RF_A_READ_PORT[6]~I .oe_async_reset = "none";
defparam \RF_A_READ_PORT[6]~I .oe_power_up = "low";
defparam \RF_A_READ_PORT[6]~I .oe_register_mode = "none";
defparam \RF_A_READ_PORT[6]~I .oe_sync_reset = "none";
defparam \RF_A_READ_PORT[6]~I .operation_mode = "output";
defparam \RF_A_READ_PORT[6]~I .output_async_reset = "none";
defparam \RF_A_READ_PORT[6]~I .output_power_up = "low";
defparam \RF_A_READ_PORT[6]~I .output_register_mode = "none";
defparam \RF_A_READ_PORT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_A_READ_PORT[5]~I (
	.datain(\inst|RF|Read_DataA[5]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_A_READ_PORT[5]));
// synopsys translate_off
defparam \RF_A_READ_PORT[5]~I .input_async_reset = "none";
defparam \RF_A_READ_PORT[5]~I .input_power_up = "low";
defparam \RF_A_READ_PORT[5]~I .input_register_mode = "none";
defparam \RF_A_READ_PORT[5]~I .input_sync_reset = "none";
defparam \RF_A_READ_PORT[5]~I .oe_async_reset = "none";
defparam \RF_A_READ_PORT[5]~I .oe_power_up = "low";
defparam \RF_A_READ_PORT[5]~I .oe_register_mode = "none";
defparam \RF_A_READ_PORT[5]~I .oe_sync_reset = "none";
defparam \RF_A_READ_PORT[5]~I .operation_mode = "output";
defparam \RF_A_READ_PORT[5]~I .output_async_reset = "none";
defparam \RF_A_READ_PORT[5]~I .output_power_up = "low";
defparam \RF_A_READ_PORT[5]~I .output_register_mode = "none";
defparam \RF_A_READ_PORT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_A_READ_PORT[4]~I (
	.datain(\inst|RF|Read_DataA[4]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_A_READ_PORT[4]));
// synopsys translate_off
defparam \RF_A_READ_PORT[4]~I .input_async_reset = "none";
defparam \RF_A_READ_PORT[4]~I .input_power_up = "low";
defparam \RF_A_READ_PORT[4]~I .input_register_mode = "none";
defparam \RF_A_READ_PORT[4]~I .input_sync_reset = "none";
defparam \RF_A_READ_PORT[4]~I .oe_async_reset = "none";
defparam \RF_A_READ_PORT[4]~I .oe_power_up = "low";
defparam \RF_A_READ_PORT[4]~I .oe_register_mode = "none";
defparam \RF_A_READ_PORT[4]~I .oe_sync_reset = "none";
defparam \RF_A_READ_PORT[4]~I .operation_mode = "output";
defparam \RF_A_READ_PORT[4]~I .output_async_reset = "none";
defparam \RF_A_READ_PORT[4]~I .output_power_up = "low";
defparam \RF_A_READ_PORT[4]~I .output_register_mode = "none";
defparam \RF_A_READ_PORT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_A_READ_PORT[3]~I (
	.datain(\inst|RF|Read_DataA[3]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_A_READ_PORT[3]));
// synopsys translate_off
defparam \RF_A_READ_PORT[3]~I .input_async_reset = "none";
defparam \RF_A_READ_PORT[3]~I .input_power_up = "low";
defparam \RF_A_READ_PORT[3]~I .input_register_mode = "none";
defparam \RF_A_READ_PORT[3]~I .input_sync_reset = "none";
defparam \RF_A_READ_PORT[3]~I .oe_async_reset = "none";
defparam \RF_A_READ_PORT[3]~I .oe_power_up = "low";
defparam \RF_A_READ_PORT[3]~I .oe_register_mode = "none";
defparam \RF_A_READ_PORT[3]~I .oe_sync_reset = "none";
defparam \RF_A_READ_PORT[3]~I .operation_mode = "output";
defparam \RF_A_READ_PORT[3]~I .output_async_reset = "none";
defparam \RF_A_READ_PORT[3]~I .output_power_up = "low";
defparam \RF_A_READ_PORT[3]~I .output_register_mode = "none";
defparam \RF_A_READ_PORT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_A_READ_PORT[2]~I (
	.datain(\inst|RF|Read_DataA[2]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_A_READ_PORT[2]));
// synopsys translate_off
defparam \RF_A_READ_PORT[2]~I .input_async_reset = "none";
defparam \RF_A_READ_PORT[2]~I .input_power_up = "low";
defparam \RF_A_READ_PORT[2]~I .input_register_mode = "none";
defparam \RF_A_READ_PORT[2]~I .input_sync_reset = "none";
defparam \RF_A_READ_PORT[2]~I .oe_async_reset = "none";
defparam \RF_A_READ_PORT[2]~I .oe_power_up = "low";
defparam \RF_A_READ_PORT[2]~I .oe_register_mode = "none";
defparam \RF_A_READ_PORT[2]~I .oe_sync_reset = "none";
defparam \RF_A_READ_PORT[2]~I .operation_mode = "output";
defparam \RF_A_READ_PORT[2]~I .output_async_reset = "none";
defparam \RF_A_READ_PORT[2]~I .output_power_up = "low";
defparam \RF_A_READ_PORT[2]~I .output_register_mode = "none";
defparam \RF_A_READ_PORT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_A_READ_PORT[1]~I (
	.datain(\inst|RF|Read_DataA[1]~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_A_READ_PORT[1]));
// synopsys translate_off
defparam \RF_A_READ_PORT[1]~I .input_async_reset = "none";
defparam \RF_A_READ_PORT[1]~I .input_power_up = "low";
defparam \RF_A_READ_PORT[1]~I .input_register_mode = "none";
defparam \RF_A_READ_PORT[1]~I .input_sync_reset = "none";
defparam \RF_A_READ_PORT[1]~I .oe_async_reset = "none";
defparam \RF_A_READ_PORT[1]~I .oe_power_up = "low";
defparam \RF_A_READ_PORT[1]~I .oe_register_mode = "none";
defparam \RF_A_READ_PORT[1]~I .oe_sync_reset = "none";
defparam \RF_A_READ_PORT[1]~I .operation_mode = "output";
defparam \RF_A_READ_PORT[1]~I .output_async_reset = "none";
defparam \RF_A_READ_PORT[1]~I .output_power_up = "low";
defparam \RF_A_READ_PORT[1]~I .output_register_mode = "none";
defparam \RF_A_READ_PORT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_A_READ_PORT[0]~I (
	.datain(\inst|RF|Read_DataA[0]~39_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_A_READ_PORT[0]));
// synopsys translate_off
defparam \RF_A_READ_PORT[0]~I .input_async_reset = "none";
defparam \RF_A_READ_PORT[0]~I .input_power_up = "low";
defparam \RF_A_READ_PORT[0]~I .input_register_mode = "none";
defparam \RF_A_READ_PORT[0]~I .input_sync_reset = "none";
defparam \RF_A_READ_PORT[0]~I .oe_async_reset = "none";
defparam \RF_A_READ_PORT[0]~I .oe_power_up = "low";
defparam \RF_A_READ_PORT[0]~I .oe_register_mode = "none";
defparam \RF_A_READ_PORT[0]~I .oe_sync_reset = "none";
defparam \RF_A_READ_PORT[0]~I .operation_mode = "output";
defparam \RF_A_READ_PORT[0]~I .output_async_reset = "none";
defparam \RF_A_READ_PORT[0]~I .output_power_up = "low";
defparam \RF_A_READ_PORT[0]~I .output_register_mode = "none";
defparam \RF_A_READ_PORT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_B_READ_PORT[7]~I (
	.datain(\inst|RF|Read_DataB[7]~36_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_B_READ_PORT[7]));
// synopsys translate_off
defparam \RF_B_READ_PORT[7]~I .input_async_reset = "none";
defparam \RF_B_READ_PORT[7]~I .input_power_up = "low";
defparam \RF_B_READ_PORT[7]~I .input_register_mode = "none";
defparam \RF_B_READ_PORT[7]~I .input_sync_reset = "none";
defparam \RF_B_READ_PORT[7]~I .oe_async_reset = "none";
defparam \RF_B_READ_PORT[7]~I .oe_power_up = "low";
defparam \RF_B_READ_PORT[7]~I .oe_register_mode = "none";
defparam \RF_B_READ_PORT[7]~I .oe_sync_reset = "none";
defparam \RF_B_READ_PORT[7]~I .operation_mode = "output";
defparam \RF_B_READ_PORT[7]~I .output_async_reset = "none";
defparam \RF_B_READ_PORT[7]~I .output_power_up = "low";
defparam \RF_B_READ_PORT[7]~I .output_register_mode = "none";
defparam \RF_B_READ_PORT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_B_READ_PORT[6]~I (
	.datain(\inst|RF|Read_DataB[6]~37_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_B_READ_PORT[6]));
// synopsys translate_off
defparam \RF_B_READ_PORT[6]~I .input_async_reset = "none";
defparam \RF_B_READ_PORT[6]~I .input_power_up = "low";
defparam \RF_B_READ_PORT[6]~I .input_register_mode = "none";
defparam \RF_B_READ_PORT[6]~I .input_sync_reset = "none";
defparam \RF_B_READ_PORT[6]~I .oe_async_reset = "none";
defparam \RF_B_READ_PORT[6]~I .oe_power_up = "low";
defparam \RF_B_READ_PORT[6]~I .oe_register_mode = "none";
defparam \RF_B_READ_PORT[6]~I .oe_sync_reset = "none";
defparam \RF_B_READ_PORT[6]~I .operation_mode = "output";
defparam \RF_B_READ_PORT[6]~I .output_async_reset = "none";
defparam \RF_B_READ_PORT[6]~I .output_power_up = "low";
defparam \RF_B_READ_PORT[6]~I .output_register_mode = "none";
defparam \RF_B_READ_PORT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_B_READ_PORT[5]~I (
	.datain(\inst|RF|Read_DataB[5]~38_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_B_READ_PORT[5]));
// synopsys translate_off
defparam \RF_B_READ_PORT[5]~I .input_async_reset = "none";
defparam \RF_B_READ_PORT[5]~I .input_power_up = "low";
defparam \RF_B_READ_PORT[5]~I .input_register_mode = "none";
defparam \RF_B_READ_PORT[5]~I .input_sync_reset = "none";
defparam \RF_B_READ_PORT[5]~I .oe_async_reset = "none";
defparam \RF_B_READ_PORT[5]~I .oe_power_up = "low";
defparam \RF_B_READ_PORT[5]~I .oe_register_mode = "none";
defparam \RF_B_READ_PORT[5]~I .oe_sync_reset = "none";
defparam \RF_B_READ_PORT[5]~I .operation_mode = "output";
defparam \RF_B_READ_PORT[5]~I .output_async_reset = "none";
defparam \RF_B_READ_PORT[5]~I .output_power_up = "low";
defparam \RF_B_READ_PORT[5]~I .output_register_mode = "none";
defparam \RF_B_READ_PORT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_B_READ_PORT[4]~I (
	.datain(\inst|RF|Read_DataB[4]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_B_READ_PORT[4]));
// synopsys translate_off
defparam \RF_B_READ_PORT[4]~I .input_async_reset = "none";
defparam \RF_B_READ_PORT[4]~I .input_power_up = "low";
defparam \RF_B_READ_PORT[4]~I .input_register_mode = "none";
defparam \RF_B_READ_PORT[4]~I .input_sync_reset = "none";
defparam \RF_B_READ_PORT[4]~I .oe_async_reset = "none";
defparam \RF_B_READ_PORT[4]~I .oe_power_up = "low";
defparam \RF_B_READ_PORT[4]~I .oe_register_mode = "none";
defparam \RF_B_READ_PORT[4]~I .oe_sync_reset = "none";
defparam \RF_B_READ_PORT[4]~I .operation_mode = "output";
defparam \RF_B_READ_PORT[4]~I .output_async_reset = "none";
defparam \RF_B_READ_PORT[4]~I .output_power_up = "low";
defparam \RF_B_READ_PORT[4]~I .output_register_mode = "none";
defparam \RF_B_READ_PORT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_B_READ_PORT[3]~I (
	.datain(\inst|RF|Read_DataB[3]~33_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_B_READ_PORT[3]));
// synopsys translate_off
defparam \RF_B_READ_PORT[3]~I .input_async_reset = "none";
defparam \RF_B_READ_PORT[3]~I .input_power_up = "low";
defparam \RF_B_READ_PORT[3]~I .input_register_mode = "none";
defparam \RF_B_READ_PORT[3]~I .input_sync_reset = "none";
defparam \RF_B_READ_PORT[3]~I .oe_async_reset = "none";
defparam \RF_B_READ_PORT[3]~I .oe_power_up = "low";
defparam \RF_B_READ_PORT[3]~I .oe_register_mode = "none";
defparam \RF_B_READ_PORT[3]~I .oe_sync_reset = "none";
defparam \RF_B_READ_PORT[3]~I .operation_mode = "output";
defparam \RF_B_READ_PORT[3]~I .output_async_reset = "none";
defparam \RF_B_READ_PORT[3]~I .output_power_up = "low";
defparam \RF_B_READ_PORT[3]~I .output_register_mode = "none";
defparam \RF_B_READ_PORT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_B_READ_PORT[2]~I (
	.datain(\inst|RF|Read_DataB[2]~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_B_READ_PORT[2]));
// synopsys translate_off
defparam \RF_B_READ_PORT[2]~I .input_async_reset = "none";
defparam \RF_B_READ_PORT[2]~I .input_power_up = "low";
defparam \RF_B_READ_PORT[2]~I .input_register_mode = "none";
defparam \RF_B_READ_PORT[2]~I .input_sync_reset = "none";
defparam \RF_B_READ_PORT[2]~I .oe_async_reset = "none";
defparam \RF_B_READ_PORT[2]~I .oe_power_up = "low";
defparam \RF_B_READ_PORT[2]~I .oe_register_mode = "none";
defparam \RF_B_READ_PORT[2]~I .oe_sync_reset = "none";
defparam \RF_B_READ_PORT[2]~I .operation_mode = "output";
defparam \RF_B_READ_PORT[2]~I .output_async_reset = "none";
defparam \RF_B_READ_PORT[2]~I .output_power_up = "low";
defparam \RF_B_READ_PORT[2]~I .output_register_mode = "none";
defparam \RF_B_READ_PORT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_B_READ_PORT[1]~I (
	.datain(\inst|RF|Read_DataB[1]~35_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_B_READ_PORT[1]));
// synopsys translate_off
defparam \RF_B_READ_PORT[1]~I .input_async_reset = "none";
defparam \RF_B_READ_PORT[1]~I .input_power_up = "low";
defparam \RF_B_READ_PORT[1]~I .input_register_mode = "none";
defparam \RF_B_READ_PORT[1]~I .input_sync_reset = "none";
defparam \RF_B_READ_PORT[1]~I .oe_async_reset = "none";
defparam \RF_B_READ_PORT[1]~I .oe_power_up = "low";
defparam \RF_B_READ_PORT[1]~I .oe_register_mode = "none";
defparam \RF_B_READ_PORT[1]~I .oe_sync_reset = "none";
defparam \RF_B_READ_PORT[1]~I .operation_mode = "output";
defparam \RF_B_READ_PORT[1]~I .output_async_reset = "none";
defparam \RF_B_READ_PORT[1]~I .output_power_up = "low";
defparam \RF_B_READ_PORT[1]~I .output_register_mode = "none";
defparam \RF_B_READ_PORT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_B_READ_PORT[0]~I (
	.datain(\inst|RF|Read_DataB[0]~39_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_B_READ_PORT[0]));
// synopsys translate_off
defparam \RF_B_READ_PORT[0]~I .input_async_reset = "none";
defparam \RF_B_READ_PORT[0]~I .input_power_up = "low";
defparam \RF_B_READ_PORT[0]~I .input_register_mode = "none";
defparam \RF_B_READ_PORT[0]~I .input_sync_reset = "none";
defparam \RF_B_READ_PORT[0]~I .oe_async_reset = "none";
defparam \RF_B_READ_PORT[0]~I .oe_power_up = "low";
defparam \RF_B_READ_PORT[0]~I .oe_register_mode = "none";
defparam \RF_B_READ_PORT[0]~I .oe_sync_reset = "none";
defparam \RF_B_READ_PORT[0]~I .operation_mode = "output";
defparam \RF_B_READ_PORT[0]~I .output_async_reset = "none";
defparam \RF_B_READ_PORT[0]~I .output_power_up = "low";
defparam \RF_B_READ_PORT[0]~I .output_register_mode = "none";
defparam \RF_B_READ_PORT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_ADDR[2]~I (
	.datain(\inst|inst7|Q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_ADDR[2]));
// synopsys translate_off
defparam \RF_W_ADDR[2]~I .input_async_reset = "none";
defparam \RF_W_ADDR[2]~I .input_power_up = "low";
defparam \RF_W_ADDR[2]~I .input_register_mode = "none";
defparam \RF_W_ADDR[2]~I .input_sync_reset = "none";
defparam \RF_W_ADDR[2]~I .oe_async_reset = "none";
defparam \RF_W_ADDR[2]~I .oe_power_up = "low";
defparam \RF_W_ADDR[2]~I .oe_register_mode = "none";
defparam \RF_W_ADDR[2]~I .oe_sync_reset = "none";
defparam \RF_W_ADDR[2]~I .operation_mode = "output";
defparam \RF_W_ADDR[2]~I .output_async_reset = "none";
defparam \RF_W_ADDR[2]~I .output_power_up = "low";
defparam \RF_W_ADDR[2]~I .output_register_mode = "none";
defparam \RF_W_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_ADDR[1]~I (
	.datain(\inst|inst7|Q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_ADDR[1]));
// synopsys translate_off
defparam \RF_W_ADDR[1]~I .input_async_reset = "none";
defparam \RF_W_ADDR[1]~I .input_power_up = "low";
defparam \RF_W_ADDR[1]~I .input_register_mode = "none";
defparam \RF_W_ADDR[1]~I .input_sync_reset = "none";
defparam \RF_W_ADDR[1]~I .oe_async_reset = "none";
defparam \RF_W_ADDR[1]~I .oe_power_up = "low";
defparam \RF_W_ADDR[1]~I .oe_register_mode = "none";
defparam \RF_W_ADDR[1]~I .oe_sync_reset = "none";
defparam \RF_W_ADDR[1]~I .operation_mode = "output";
defparam \RF_W_ADDR[1]~I .output_async_reset = "none";
defparam \RF_W_ADDR[1]~I .output_power_up = "low";
defparam \RF_W_ADDR[1]~I .output_register_mode = "none";
defparam \RF_W_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_ADDR[0]~I (
	.datain(\inst|inst7|Q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_ADDR[0]));
// synopsys translate_off
defparam \RF_W_ADDR[0]~I .input_async_reset = "none";
defparam \RF_W_ADDR[0]~I .input_power_up = "low";
defparam \RF_W_ADDR[0]~I .input_register_mode = "none";
defparam \RF_W_ADDR[0]~I .input_sync_reset = "none";
defparam \RF_W_ADDR[0]~I .oe_async_reset = "none";
defparam \RF_W_ADDR[0]~I .oe_power_up = "low";
defparam \RF_W_ADDR[0]~I .oe_register_mode = "none";
defparam \RF_W_ADDR[0]~I .oe_sync_reset = "none";
defparam \RF_W_ADDR[0]~I .operation_mode = "output";
defparam \RF_W_ADDR[0]~I .output_async_reset = "none";
defparam \RF_W_ADDR[0]~I .output_power_up = "low";
defparam \RF_W_ADDR[0]~I .output_register_mode = "none";
defparam \RF_W_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_DATA[7]~I (
	.datain(\inst|REG_A|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_DATA[7]));
// synopsys translate_off
defparam \RF_W_DATA[7]~I .input_async_reset = "none";
defparam \RF_W_DATA[7]~I .input_power_up = "low";
defparam \RF_W_DATA[7]~I .input_register_mode = "none";
defparam \RF_W_DATA[7]~I .input_sync_reset = "none";
defparam \RF_W_DATA[7]~I .oe_async_reset = "none";
defparam \RF_W_DATA[7]~I .oe_power_up = "low";
defparam \RF_W_DATA[7]~I .oe_register_mode = "none";
defparam \RF_W_DATA[7]~I .oe_sync_reset = "none";
defparam \RF_W_DATA[7]~I .operation_mode = "output";
defparam \RF_W_DATA[7]~I .output_async_reset = "none";
defparam \RF_W_DATA[7]~I .output_power_up = "low";
defparam \RF_W_DATA[7]~I .output_register_mode = "none";
defparam \RF_W_DATA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_DATA[6]~I (
	.datain(\inst|REG_A|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_DATA[6]));
// synopsys translate_off
defparam \RF_W_DATA[6]~I .input_async_reset = "none";
defparam \RF_W_DATA[6]~I .input_power_up = "low";
defparam \RF_W_DATA[6]~I .input_register_mode = "none";
defparam \RF_W_DATA[6]~I .input_sync_reset = "none";
defparam \RF_W_DATA[6]~I .oe_async_reset = "none";
defparam \RF_W_DATA[6]~I .oe_power_up = "low";
defparam \RF_W_DATA[6]~I .oe_register_mode = "none";
defparam \RF_W_DATA[6]~I .oe_sync_reset = "none";
defparam \RF_W_DATA[6]~I .operation_mode = "output";
defparam \RF_W_DATA[6]~I .output_async_reset = "none";
defparam \RF_W_DATA[6]~I .output_power_up = "low";
defparam \RF_W_DATA[6]~I .output_register_mode = "none";
defparam \RF_W_DATA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_DATA[5]~I (
	.datain(\inst|REG_A|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_DATA[5]));
// synopsys translate_off
defparam \RF_W_DATA[5]~I .input_async_reset = "none";
defparam \RF_W_DATA[5]~I .input_power_up = "low";
defparam \RF_W_DATA[5]~I .input_register_mode = "none";
defparam \RF_W_DATA[5]~I .input_sync_reset = "none";
defparam \RF_W_DATA[5]~I .oe_async_reset = "none";
defparam \RF_W_DATA[5]~I .oe_power_up = "low";
defparam \RF_W_DATA[5]~I .oe_register_mode = "none";
defparam \RF_W_DATA[5]~I .oe_sync_reset = "none";
defparam \RF_W_DATA[5]~I .operation_mode = "output";
defparam \RF_W_DATA[5]~I .output_async_reset = "none";
defparam \RF_W_DATA[5]~I .output_power_up = "low";
defparam \RF_W_DATA[5]~I .output_register_mode = "none";
defparam \RF_W_DATA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_DATA[4]~I (
	.datain(\inst|REG_A|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_DATA[4]));
// synopsys translate_off
defparam \RF_W_DATA[4]~I .input_async_reset = "none";
defparam \RF_W_DATA[4]~I .input_power_up = "low";
defparam \RF_W_DATA[4]~I .input_register_mode = "none";
defparam \RF_W_DATA[4]~I .input_sync_reset = "none";
defparam \RF_W_DATA[4]~I .oe_async_reset = "none";
defparam \RF_W_DATA[4]~I .oe_power_up = "low";
defparam \RF_W_DATA[4]~I .oe_register_mode = "none";
defparam \RF_W_DATA[4]~I .oe_sync_reset = "none";
defparam \RF_W_DATA[4]~I .operation_mode = "output";
defparam \RF_W_DATA[4]~I .output_async_reset = "none";
defparam \RF_W_DATA[4]~I .output_power_up = "low";
defparam \RF_W_DATA[4]~I .output_register_mode = "none";
defparam \RF_W_DATA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_DATA[3]~I (
	.datain(\inst|REG_A|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_DATA[3]));
// synopsys translate_off
defparam \RF_W_DATA[3]~I .input_async_reset = "none";
defparam \RF_W_DATA[3]~I .input_power_up = "low";
defparam \RF_W_DATA[3]~I .input_register_mode = "none";
defparam \RF_W_DATA[3]~I .input_sync_reset = "none";
defparam \RF_W_DATA[3]~I .oe_async_reset = "none";
defparam \RF_W_DATA[3]~I .oe_power_up = "low";
defparam \RF_W_DATA[3]~I .oe_register_mode = "none";
defparam \RF_W_DATA[3]~I .oe_sync_reset = "none";
defparam \RF_W_DATA[3]~I .operation_mode = "output";
defparam \RF_W_DATA[3]~I .output_async_reset = "none";
defparam \RF_W_DATA[3]~I .output_power_up = "low";
defparam \RF_W_DATA[3]~I .output_register_mode = "none";
defparam \RF_W_DATA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_DATA[2]~I (
	.datain(\inst|REG_A|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_DATA[2]));
// synopsys translate_off
defparam \RF_W_DATA[2]~I .input_async_reset = "none";
defparam \RF_W_DATA[2]~I .input_power_up = "low";
defparam \RF_W_DATA[2]~I .input_register_mode = "none";
defparam \RF_W_DATA[2]~I .input_sync_reset = "none";
defparam \RF_W_DATA[2]~I .oe_async_reset = "none";
defparam \RF_W_DATA[2]~I .oe_power_up = "low";
defparam \RF_W_DATA[2]~I .oe_register_mode = "none";
defparam \RF_W_DATA[2]~I .oe_sync_reset = "none";
defparam \RF_W_DATA[2]~I .operation_mode = "output";
defparam \RF_W_DATA[2]~I .output_async_reset = "none";
defparam \RF_W_DATA[2]~I .output_power_up = "low";
defparam \RF_W_DATA[2]~I .output_register_mode = "none";
defparam \RF_W_DATA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_DATA[1]~I (
	.datain(\inst|REG_A|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_DATA[1]));
// synopsys translate_off
defparam \RF_W_DATA[1]~I .input_async_reset = "none";
defparam \RF_W_DATA[1]~I .input_power_up = "low";
defparam \RF_W_DATA[1]~I .input_register_mode = "none";
defparam \RF_W_DATA[1]~I .input_sync_reset = "none";
defparam \RF_W_DATA[1]~I .oe_async_reset = "none";
defparam \RF_W_DATA[1]~I .oe_power_up = "low";
defparam \RF_W_DATA[1]~I .oe_register_mode = "none";
defparam \RF_W_DATA[1]~I .oe_sync_reset = "none";
defparam \RF_W_DATA[1]~I .operation_mode = "output";
defparam \RF_W_DATA[1]~I .output_async_reset = "none";
defparam \RF_W_DATA[1]~I .output_power_up = "low";
defparam \RF_W_DATA[1]~I .output_register_mode = "none";
defparam \RF_W_DATA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_DATA[0]~I (
	.datain(\inst|REG_A|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_DATA[0]));
// synopsys translate_off
defparam \RF_W_DATA[0]~I .input_async_reset = "none";
defparam \RF_W_DATA[0]~I .input_power_up = "low";
defparam \RF_W_DATA[0]~I .input_register_mode = "none";
defparam \RF_W_DATA[0]~I .input_sync_reset = "none";
defparam \RF_W_DATA[0]~I .oe_async_reset = "none";
defparam \RF_W_DATA[0]~I .oe_power_up = "low";
defparam \RF_W_DATA[0]~I .oe_register_mode = "none";
defparam \RF_W_DATA[0]~I .oe_sync_reset = "none";
defparam \RF_W_DATA[0]~I .operation_mode = "output";
defparam \RF_W_DATA[0]~I .output_async_reset = "none";
defparam \RF_W_DATA[0]~I .output_power_up = "low";
defparam \RF_W_DATA[0]~I .output_register_mode = "none";
defparam \RF_W_DATA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[15]));
// synopsys translate_off
defparam \DATA_MEM_OUT[15]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[15]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[15]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[15]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[15]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[15]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[15]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[15]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[15]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[15]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[15]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[15]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[7]));
// synopsys translate_off
defparam \DATA_MEM_OUT[7]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[7]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[7]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[7]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[7]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[7]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[7]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[7]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[7]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[7]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[7]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[7]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[14]));
// synopsys translate_off
defparam \DATA_MEM_OUT[14]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[14]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[14]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[14]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[14]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[14]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[14]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[14]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[14]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[14]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[14]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[14]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[6]));
// synopsys translate_off
defparam \DATA_MEM_OUT[6]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[6]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[6]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[6]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[6]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[6]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[6]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[6]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[6]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[6]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[6]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[6]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[13]));
// synopsys translate_off
defparam \DATA_MEM_OUT[13]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[13]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[13]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[13]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[13]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[13]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[13]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[13]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[13]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[13]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[13]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[13]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[5]));
// synopsys translate_off
defparam \DATA_MEM_OUT[5]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[5]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[5]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[5]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[5]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[5]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[5]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[5]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[5]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[5]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[5]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[5]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[12]));
// synopsys translate_off
defparam \DATA_MEM_OUT[12]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[12]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[12]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[12]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[12]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[12]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[12]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[12]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[12]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[12]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[12]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[12]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[4]));
// synopsys translate_off
defparam \DATA_MEM_OUT[4]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[4]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[4]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[4]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[4]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[4]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[4]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[4]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[4]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[4]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[4]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[4]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[11]));
// synopsys translate_off
defparam \DATA_MEM_OUT[11]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[11]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[11]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[11]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[11]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[11]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[11]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[11]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[11]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[11]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[11]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[11]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[3]));
// synopsys translate_off
defparam \DATA_MEM_OUT[3]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[3]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[3]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[3]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[3]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[3]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[3]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[3]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[3]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[3]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[3]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[3]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[10]));
// synopsys translate_off
defparam \DATA_MEM_OUT[10]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[10]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[10]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[10]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[10]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[10]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[10]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[10]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[10]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[10]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[10]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[10]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[2]));
// synopsys translate_off
defparam \DATA_MEM_OUT[2]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[2]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[2]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[2]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[2]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[2]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[2]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[2]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[2]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[2]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[2]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[2]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[9]));
// synopsys translate_off
defparam \DATA_MEM_OUT[9]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[9]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[9]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[9]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[9]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[9]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[9]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[9]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[9]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[9]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[9]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[9]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[1]));
// synopsys translate_off
defparam \DATA_MEM_OUT[1]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[1]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[1]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[1]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[1]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[1]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[1]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[1]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[1]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[1]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[1]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[1]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[8]));
// synopsys translate_off
defparam \DATA_MEM_OUT[8]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[8]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[8]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[8]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[8]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[8]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[8]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[8]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[8]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[8]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[8]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[8]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[0]));
// synopsys translate_off
defparam \DATA_MEM_OUT[0]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[0]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[0]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[0]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[0]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[0]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[0]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[0]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[0]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[0]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[0]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[0]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \altera_reserved_tdo~I (
	.datain(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdo));
// synopsys translate_off
defparam \altera_reserved_tdo~I .input_async_reset = "none";
defparam \altera_reserved_tdo~I .input_power_up = "low";
defparam \altera_reserved_tdo~I .input_register_mode = "none";
defparam \altera_reserved_tdo~I .input_sync_reset = "none";
defparam \altera_reserved_tdo~I .oe_async_reset = "none";
defparam \altera_reserved_tdo~I .oe_power_up = "low";
defparam \altera_reserved_tdo~I .oe_register_mode = "none";
defparam \altera_reserved_tdo~I .oe_sync_reset = "none";
defparam \altera_reserved_tdo~I .operation_mode = "output";
defparam \altera_reserved_tdo~I .output_async_reset = "none";
defparam \altera_reserved_tdo~I .output_power_up = "low";
defparam \altera_reserved_tdo~I .output_register_mode = "none";
defparam \altera_reserved_tdo~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
