// Seed: 2790099284
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output supply1 id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  assign module_1.id_4 = 0;
  output wire id_2;
  output wire id_1;
  logic id_19;
  ;
  assign id_15 = -1 - id_9;
  logic id_20 = -1 * id_8;
  initial @(negedge (id_18 !== id_17));
  localparam id_21 = 1;
endmodule
module module_1 #(
    parameter id_7 = 32'd25
) (
    input wire id_0
    , id_19,
    input wire id_1,
    output uwire id_2,
    output wire id_3,
    input supply1 id_4,
    input wor id_5,
    output tri0 id_6,
    input tri _id_7,
    input supply1 id_8,
    input uwire id_9,
    input tri id_10,
    output uwire id_11,
    output wand id_12,
    output wand id_13,
    input tri0 id_14,
    input tri id_15,
    input wor id_16,
    input tri id_17
);
  wire [id_7 : -1] id_20;
  wire id_21;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_19,
      id_20,
      id_19,
      id_20,
      id_20,
      id_21,
      id_21,
      id_19,
      id_21,
      id_19,
      id_21,
      id_21,
      id_20,
      id_21
  );
  assign id_6 = -1'b0;
  wire id_22;
endmodule
