{
  "module_name": "phy_lp.h",
  "hash_id": "dd898690c44daa0dc505504e94008f314709a70a6cf3d97e953a8a4c38ca2608",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/broadcom/b43/phy_lp.h",
  "human_readable_source": " \n#ifndef LINUX_B43_PHY_LP_H_\n#define LINUX_B43_PHY_LP_H_\n\n \n\n\n \n#define B43_LPPHY_B_VERSION\t\t\tB43_PHY_CCK(0x00)  \n#define B43_LPPHY_B_BBCONFIG\t\t\tB43_PHY_CCK(0x01)  \n#define B43_LPPHY_B_RX_STAT0\t\t\tB43_PHY_CCK(0x04)  \n#define B43_LPPHY_B_RX_STAT1\t\t\tB43_PHY_CCK(0x05)  \n#define B43_LPPHY_B_CRS_THRESH\t\t\tB43_PHY_CCK(0x06)  \n#define B43_LPPHY_B_TXERROR\t\t\tB43_PHY_CCK(0x07)  \n#define B43_LPPHY_B_CHANNEL\t\t\tB43_PHY_CCK(0x08)  \n#define B43_LPPHY_B_WORKAROUND\t\t\tB43_PHY_CCK(0x09)  \n#define B43_LPPHY_B_TEST\t\t\tB43_PHY_CCK(0x0A)  \n#define B43_LPPHY_B_FOURWIRE_ADDR\t\tB43_PHY_CCK(0x0B)  \n#define B43_LPPHY_B_FOURWIRE_DATA_HI\t\tB43_PHY_CCK(0x0C)  \n#define B43_LPPHY_B_FOURWIRE_DATA_LO\t\tB43_PHY_CCK(0x0D)  \n#define B43_LPPHY_B_BIST_STAT\t\t\tB43_PHY_CCK(0x0E)  \n#define B43_LPPHY_PA_RAMP_TX_TO\t\t\tB43_PHY_CCK(0x10)  \n#define B43_LPPHY_RF_SYNTH_DC_TIMER\t\tB43_PHY_CCK(0x11)  \n#define B43_LPPHY_PA_RAMP_TX_TIME_IN\t\tB43_PHY_CCK(0x12)  \n#define B43_LPPHY_RX_FILTER_TIME_IN\t\tB43_PHY_CCK(0x13)  \n#define B43_LPPHY_PLL_COEFF_S\t\t\tB43_PHY_CCK(0x18)  \n#define B43_LPPHY_PLL_OUT\t\t\tB43_PHY_CCK(0x19)  \n#define B43_LPPHY_RSSI_THRES\t\t\tB43_PHY_CCK(0x20)  \n#define B43_LPPHY_IQ_THRES_HH\t\t\tB43_PHY_CCK(0x21)  \n#define B43_LPPHY_IQ_THRES_H\t\t\tB43_PHY_CCK(0x22)  \n#define B43_LPPHY_IQ_THRES_L\t\t\tB43_PHY_CCK(0x23)  \n#define B43_LPPHY_IQ_THRES_LL\t\t\tB43_PHY_CCK(0x24)  \n#define B43_LPPHY_AGC_GAIN\t\t\tB43_PHY_CCK(0x25)  \n#define B43_LPPHY_LNA_GAIN_RANGE\t\tB43_PHY_CCK(0x26)  \n#define B43_LPPHY_JSSI\t\t\t\tB43_PHY_CCK(0x27)  \n#define B43_LPPHY_TSSI_CTL\t\t\tB43_PHY_CCK(0x28)  \n#define B43_LPPHY_TSSI\t\t\t\tB43_PHY_CCK(0x29)  \n#define B43_LPPHY_TR_LOSS\t\t\tB43_PHY_CCK(0x2A)  \n#define B43_LPPHY_LO_LEAKAGE\t\t\tB43_PHY_CCK(0x2B)  \n#define B43_LPPHY_LO_RSSIACC\t\t\tB43_PHY_CCK(0x2C)  \n#define B43_LPPHY_LO_IQ_MAG_ACC\t\t\tB43_PHY_CCK(0x2D)  \n#define B43_LPPHY_TX_DCOFFSET1\t\t\tB43_PHY_CCK(0x2E)  \n#define B43_LPPHY_TX_DCOFFSET2\t\t\tB43_PHY_CCK(0x2F)  \n#define B43_LPPHY_SYNCPEAKCNT\t\t\tB43_PHY_CCK(0x30)  \n#define B43_LPPHY_SYNCFREQ\t\t\tB43_PHY_CCK(0x31)  \n#define B43_LPPHY_SYNCDIVERSITYCTL\t\tB43_PHY_CCK(0x32)  \n#define B43_LPPHY_PEAKENERGYL\t\t\tB43_PHY_CCK(0x33)  \n#define B43_LPPHY_PEAKENERGYH\t\t\tB43_PHY_CCK(0x34)  \n#define B43_LPPHY_SYNCCTL\t\t\tB43_PHY_CCK(0x35)  \n#define B43_LPPHY_DSSSSTEP\t\t\tB43_PHY_CCK(0x38)  \n#define B43_LPPHY_DSSSWARMUP\t\t\tB43_PHY_CCK(0x39)  \n#define B43_LPPHY_DSSSSIGPOW\t\t\tB43_PHY_CCK(0x3D)  \n#define B43_LPPHY_SFDDETECTBLOCKTIME\t\tB43_PHY_CCK(0x40)  \n#define B43_LPPHY_SFDTO\t\t\t\tB43_PHY_CCK(0x41)  \n#define B43_LPPHY_SFDCTL\t\t\tB43_PHY_CCK(0x42)  \n#define B43_LPPHY_RXDBG\t\t\t\tB43_PHY_CCK(0x43)  \n#define B43_LPPHY_RX_DELAYCOMP\t\t\tB43_PHY_CCK(0x44)  \n#define B43_LPPHY_CRSDROPOUTTO\t\t\tB43_PHY_CCK(0x45)  \n#define B43_LPPHY_PSEUDOSHORTTO\t\t\tB43_PHY_CCK(0x46)  \n#define B43_LPPHY_PR3931\t\t\tB43_PHY_CCK(0x47)  \n#define B43_LPPHY_DSSSCOEFF1\t\t\tB43_PHY_CCK(0x48)  \n#define B43_LPPHY_DSSSCOEFF2\t\t\tB43_PHY_CCK(0x49)  \n#define B43_LPPHY_CCKCOEFF1\t\t\tB43_PHY_CCK(0x4A)  \n#define B43_LPPHY_CCKCOEFF2\t\t\tB43_PHY_CCK(0x4B)  \n#define B43_LPPHY_TRCORR\t\t\tB43_PHY_CCK(0x4C)  \n#define B43_LPPHY_ANGLESCALE\t\t\tB43_PHY_CCK(0x4D)  \n#define B43_LPPHY_OPTIONALMODES2\t\tB43_PHY_CCK(0x4F)  \n#define B43_LPPHY_CCKLMSSTEPSIZE\t\tB43_PHY_CCK(0x50)  \n#define B43_LPPHY_DFEBYPASS\t\t\tB43_PHY_CCK(0x51)  \n#define B43_LPPHY_CCKSTARTDELAYLONG\t\tB43_PHY_CCK(0x52)  \n#define B43_LPPHY_CCKSTARTDELAYSHORT\t\tB43_PHY_CCK(0x53)  \n#define B43_LPPHY_PPROCCHDELAY\t\t\tB43_PHY_CCK(0x54)  \n#define B43_LPPHY_PPROCONOFF\t\t\tB43_PHY_CCK(0x55)  \n#define B43_LPPHY_LNAGAINTWOBIT10\t\tB43_PHY_CCK(0x5B)  \n#define B43_LPPHY_LNAGAINTWOBIT32\t\tB43_PHY_CCK(0x5C)  \n#define B43_LPPHY_OPTIONALMODES\t\t\tB43_PHY_CCK(0x5D)  \n#define B43_LPPHY_B_RX_STAT2\t\t\tB43_PHY_CCK(0x5E)  \n#define B43_LPPHY_B_RX_STAT3\t\t\tB43_PHY_CCK(0x5F)  \n#define B43_LPPHY_PWDNDACDELAY\t\t\tB43_PHY_CCK(0x63)  \n#define B43_LPPHY_FINEDIGIGAIN_CTL\t\tB43_PHY_CCK(0x67)  \n#define B43_LPPHY_LG2GAINTBLLNA8\t\tB43_PHY_CCK(0x68)  \n#define B43_LPPHY_LG2GAINTBLLNA28\t\tB43_PHY_CCK(0x69)  \n#define B43_LPPHY_GAINTBLLNATRSW\t\tB43_PHY_CCK(0x6A)  \n#define B43_LPPHY_PEAKENERGY\t\t\tB43_PHY_CCK(0x6B)  \n#define B43_LPPHY_LG2INITGAIN\t\t\tB43_PHY_CCK(0x6C)  \n#define B43_LPPHY_BLANKCOUNTLNAPGA\t\tB43_PHY_CCK(0x6D)  \n#define B43_LPPHY_LNAGAINTWOBIT54\t\tB43_PHY_CCK(0x6E)  \n#define B43_LPPHY_LNAGAINTWOBIT76\t\tB43_PHY_CCK(0x6F)  \n#define B43_LPPHY_JSSICTL\t\t\tB43_PHY_CCK(0x70)  \n#define B43_LPPHY_LG2GAINTBLLNA44\t\tB43_PHY_CCK(0x71)  \n#define B43_LPPHY_LG2GAINTBLLNA62\t\tB43_PHY_CCK(0x72)  \n\n \n#define B43_LPPHY_VERSION\t\t\tB43_PHY_OFDM(0x00)  \n#define B43_LPPHY_BBCONFIG\t\t\tB43_PHY_OFDM(0x01)  \n#define B43_LPPHY_RX_STAT0\t\t\tB43_PHY_OFDM(0x04)  \n#define B43_LPPHY_RX_STAT1\t\t\tB43_PHY_OFDM(0x05)  \n#define B43_LPPHY_TX_ERROR\t\t\tB43_PHY_OFDM(0x07)  \n#define B43_LPPHY_CHANNEL\t\t\tB43_PHY_OFDM(0x08)  \n#define B43_LPPHY_WORKAROUND\t\t\tB43_PHY_OFDM(0x09)  \n#define B43_LPPHY_FOURWIRE_ADDR\t\t\tB43_PHY_OFDM(0x0B)  \n#define B43_LPPHY_FOURWIREDATAHI\t\tB43_PHY_OFDM(0x0C)  \n#define B43_LPPHY_FOURWIREDATALO\t\tB43_PHY_OFDM(0x0D)  \n#define B43_LPPHY_BISTSTAT0\t\t\tB43_PHY_OFDM(0x0E)  \n#define B43_LPPHY_BISTSTAT1\t\t\tB43_PHY_OFDM(0x0F)  \n#define B43_LPPHY_CRSGAIN_CTL\t\t\tB43_PHY_OFDM(0x10)  \n#define B43_LPPHY_OFDMPWR_THRESH0\t\tB43_PHY_OFDM(0x11)  \n#define B43_LPPHY_OFDMPWR_THRESH1\t\tB43_PHY_OFDM(0x12)  \n#define B43_LPPHY_OFDMPWR_THRESH2\t\tB43_PHY_OFDM(0x13)  \n#define B43_LPPHY_DSSSPWR_THRESH0\t\tB43_PHY_OFDM(0x14)  \n#define B43_LPPHY_DSSSPWR_THRESH1\t\tB43_PHY_OFDM(0x15)  \n#define B43_LPPHY_MINPWR_LEVEL\t\t\tB43_PHY_OFDM(0x16)  \n#define B43_LPPHY_OFDMSYNCTHRESH0\t\tB43_PHY_OFDM(0x17)  \n#define B43_LPPHY_OFDMSYNCTHRESH1\t\tB43_PHY_OFDM(0x18)  \n#define B43_LPPHY_FINEFREQEST\t\t\tB43_PHY_OFDM(0x19)  \n#define B43_LPPHY_IDLEAFTERPKTRXTO\t\tB43_PHY_OFDM(0x1A)  \n#define B43_LPPHY_LTRN_CTL\t\t\tB43_PHY_OFDM(0x1B)  \n#define B43_LPPHY_DCOFFSETTRANSIENT\t\tB43_PHY_OFDM(0x1C)  \n#define B43_LPPHY_PREAMBLEINTO\t\t\tB43_PHY_OFDM(0x1D)  \n#define B43_LPPHY_PREAMBLECONFIRMTO\t\tB43_PHY_OFDM(0x1E)  \n#define B43_LPPHY_CLIPTHRESH\t\t\tB43_PHY_OFDM(0x1F)  \n#define B43_LPPHY_CLIPCTRTHRESH\t\t\tB43_PHY_OFDM(0x20)  \n#define B43_LPPHY_OFDMSYNCTIMER_CTL\t\tB43_PHY_OFDM(0x21)  \n#define B43_LPPHY_WAITFORPHYSELTO\t\tB43_PHY_OFDM(0x22)  \n#define B43_LPPHY_HIGAINDB\t\t\tB43_PHY_OFDM(0x23)  \n#define B43_LPPHY_LOWGAINDB\t\t\tB43_PHY_OFDM(0x24)  \n#define B43_LPPHY_VERYLOWGAINDB\t\t\tB43_PHY_OFDM(0x25)  \n#define B43_LPPHY_GAINMISMATCH\t\t\tB43_PHY_OFDM(0x26)  \n#define B43_LPPHY_GAINDIRECTMISMATCH\t\tB43_PHY_OFDM(0x27)  \n#define B43_LPPHY_PWR_THRESH0\t\t\tB43_PHY_OFDM(0x28)  \n#define B43_LPPHY_PWR_THRESH1\t\t\tB43_PHY_OFDM(0x29)  \n#define B43_LPPHY_DETECTOR_DELAY_ADJUST\t\tB43_PHY_OFDM(0x2A)  \n#define B43_LPPHY_REDUCED_DETECTOR_DELAY\tB43_PHY_OFDM(0x2B)  \n#define B43_LPPHY_DATA_TO\t\t\tB43_PHY_OFDM(0x2C)  \n#define B43_LPPHY_CORRELATOR_DIS_DELAY\t\tB43_PHY_OFDM(0x2D)  \n#define B43_LPPHY_DIVERSITY_GAINBACK\t\tB43_PHY_OFDM(0x2E)  \n#define B43_LPPHY_DSSS_CONFIRM_CNT\t\tB43_PHY_OFDM(0x2F)  \n#define B43_LPPHY_DC_BLANK_INT\t\t\tB43_PHY_OFDM(0x30)  \n#define B43_LPPHY_GAIN_MISMATCH_LIMIT\t\tB43_PHY_OFDM(0x31)  \n#define B43_LPPHY_CRS_ED_THRESH\t\t\tB43_PHY_OFDM(0x32)  \n#define B43_LPPHY_PHASE_SHIFT_CTL\t\tB43_PHY_OFDM(0x33)  \n#define B43_LPPHY_INPUT_PWRDB\t\t\tB43_PHY_OFDM(0x34)  \n#define B43_LPPHY_OFDM_SYNC_CTL\t\t\tB43_PHY_OFDM(0x35)  \n#define B43_LPPHY_AFE_ADC_CTL_0\t\t\tB43_PHY_OFDM(0x36)  \n#define B43_LPPHY_AFE_ADC_CTL_1\t\t\tB43_PHY_OFDM(0x37)  \n#define B43_LPPHY_AFE_ADC_CTL_2\t\t\tB43_PHY_OFDM(0x38)  \n#define B43_LPPHY_AFE_DAC_CTL\t\t\tB43_PHY_OFDM(0x39)  \n#define B43_LPPHY_AFE_CTL\t\t\tB43_PHY_OFDM(0x3A)  \n#define B43_LPPHY_AFE_CTL_OVR\t\t\tB43_PHY_OFDM(0x3B)  \n#define B43_LPPHY_AFE_CTL_OVRVAL\t\tB43_PHY_OFDM(0x3C)  \n#define B43_LPPHY_AFE_RSSI_CTL_0\t\tB43_PHY_OFDM(0x3D)  \n#define B43_LPPHY_AFE_RSSI_CTL_1\t\tB43_PHY_OFDM(0x3E)  \n#define B43_LPPHY_AFE_RSSI_SEL\t\t\tB43_PHY_OFDM(0x3F)  \n#define B43_LPPHY_RADAR_THRESH\t\t\tB43_PHY_OFDM(0x40)  \n#define B43_LPPHY_RADAR_BLANK_INT\t\tB43_PHY_OFDM(0x41)  \n#define B43_LPPHY_RADAR_MIN_FM_INT\t\tB43_PHY_OFDM(0x42)  \n#define B43_LPPHY_RADAR_GAIN_TO\t\t\tB43_PHY_OFDM(0x43)  \n#define B43_LPPHY_RADAR_PULSE_TO\t\tB43_PHY_OFDM(0x44)  \n#define B43_LPPHY_RADAR_DETECT_FM_CTL\t\tB43_PHY_OFDM(0x45)  \n#define B43_LPPHY_RADAR_DETECT_EN\t\tB43_PHY_OFDM(0x46)  \n#define B43_LPPHY_RADAR_RD_DATA_REG\t\tB43_PHY_OFDM(0x47)  \n#define B43_LPPHY_LP_PHY_CTL\t\t\tB43_PHY_OFDM(0x48)  \n#define B43_LPPHY_CLASSIFIER_CTL\t\tB43_PHY_OFDM(0x49)  \n#define B43_LPPHY_RESET_CTL\t\t\tB43_PHY_OFDM(0x4A)  \n#define B43_LPPHY_CLKEN_CTL\t\t\tB43_PHY_OFDM(0x4B)  \n#define B43_LPPHY_RF_OVERRIDE_0\t\t\tB43_PHY_OFDM(0x4C)  \n#define B43_LPPHY_RF_OVERRIDE_VAL_0\t\tB43_PHY_OFDM(0x4D)  \n#define B43_LPPHY_TR_LOOKUP_1\t\t\tB43_PHY_OFDM(0x4E)  \n#define B43_LPPHY_TR_LOOKUP_2\t\t\tB43_PHY_OFDM(0x4F)  \n#define B43_LPPHY_RSSISELLOOKUP1\t\tB43_PHY_OFDM(0x50)  \n#define B43_LPPHY_IQLO_CAL_CMD\t\t\tB43_PHY_OFDM(0x51)  \n#define B43_LPPHY_IQLO_CAL_CMD_N_NUM\t\tB43_PHY_OFDM(0x52)  \n#define B43_LPPHY_IQLO_CAL_CMD_G_CTL\t\tB43_PHY_OFDM(0x53)  \n#define B43_LPPHY_MACINT_DBG_REGISTER\t\tB43_PHY_OFDM(0x54)  \n#define B43_LPPHY_TABLE_ADDR\t\t\tB43_PHY_OFDM(0x55)  \n#define B43_LPPHY_TABLEDATALO\t\t\tB43_PHY_OFDM(0x56)  \n#define B43_LPPHY_TABLEDATAHI\t\t\tB43_PHY_OFDM(0x57)  \n#define B43_LPPHY_PHY_CRS_ENABLE_ADDR\t\tB43_PHY_OFDM(0x58)  \n#define B43_LPPHY_IDLETIME_CTL\t\t\tB43_PHY_OFDM(0x59)  \n#define B43_LPPHY_IDLETIME_CRS_ON_LO\t\tB43_PHY_OFDM(0x5A)  \n#define B43_LPPHY_IDLETIME_CRS_ON_HI\t\tB43_PHY_OFDM(0x5B)  \n#define B43_LPPHY_IDLETIME_MEAS_TIME_LO\t\tB43_PHY_OFDM(0x5C)  \n#define B43_LPPHY_IDLETIME_MEAS_TIME_HI\t\tB43_PHY_OFDM(0x5D)  \n#define B43_LPPHY_RESET_LEN_OFDM_TX_ADDR\tB43_PHY_OFDM(0x5E)  \n#define B43_LPPHY_RESET_LEN_OFDM_RX_ADDR\tB43_PHY_OFDM(0x5F)  \n#define B43_LPPHY_REG_CRS_ENABLE\t\tB43_PHY_OFDM(0x60)  \n#define B43_LPPHY_PLCP_TMT_STR0_CTR_MIN\t\tB43_PHY_OFDM(0x61)  \n#define B43_LPPHY_PKT_FSM_RESET_LEN_VAL\t\tB43_PHY_OFDM(0x62)  \n#define B43_LPPHY_READSYM2RESET_CTL\t\tB43_PHY_OFDM(0x63)  \n#define B43_LPPHY_DC_FILTER_DELAY1\t\tB43_PHY_OFDM(0x64)  \n#define B43_LPPHY_PACKET_RX_ACTIVE_TO\t\tB43_PHY_OFDM(0x65)  \n#define B43_LPPHY_ED_TOVAL\t\t\tB43_PHY_OFDM(0x66)  \n#define B43_LPPHY_HOLD_CRS_ON_VAL\t\tB43_PHY_OFDM(0x67)  \n#define B43_LPPHY_OFDM_TX_PHY_CRS_DELAY_VAL\tB43_PHY_OFDM(0x69)  \n#define B43_LPPHY_CCK_TX_PHY_CRS_DELAY_VAL\tB43_PHY_OFDM(0x6A)  \n#define B43_LPPHY_ED_ON_CONFIRM_TIMER_VAL\tB43_PHY_OFDM(0x6B)  \n#define B43_LPPHY_ED_OFFSET_CONFIRM_TIMER_VAL\tB43_PHY_OFDM(0x6C)  \n#define B43_LPPHY_PHY_CRS_OFFSET_TIMER_VAL\tB43_PHY_OFDM(0x6D)  \n#define B43_LPPHY_ADC_COMPENSATION_CTL\t\tB43_PHY_OFDM(0x70)  \n#define B43_LPPHY_LOG2_RBPSK_ADDR\t\tB43_PHY_OFDM(0x71)  \n#define B43_LPPHY_LOG2_RQPSK_ADDR\t\tB43_PHY_OFDM(0x72)  \n#define B43_LPPHY_LOG2_R16QAM_ADDR\t\tB43_PHY_OFDM(0x73)  \n#define B43_LPPHY_LOG2_R64QAM_ADDR\t\tB43_PHY_OFDM(0x74)  \n#define B43_LPPHY_OFFSET_BPSK_ADDR\t\tB43_PHY_OFDM(0x75)  \n#define B43_LPPHY_OFFSET_QPSK_ADDR\t\tB43_PHY_OFDM(0x76)  \n#define B43_LPPHY_OFFSET_16QAM_ADDR\t\tB43_PHY_OFDM(0x77)  \n#define B43_LPPHY_OFFSET_64QAM_ADDR\t\tB43_PHY_OFDM(0x78)  \n#define B43_LPPHY_ALPHA1\t\t\tB43_PHY_OFDM(0x79)  \n#define B43_LPPHY_ALPHA2\t\t\tB43_PHY_OFDM(0x7A)  \n#define B43_LPPHY_BETA1\t\t\t\tB43_PHY_OFDM(0x7B)  \n#define B43_LPPHY_BETA2\t\t\t\tB43_PHY_OFDM(0x7C)  \n#define B43_LPPHY_LOOP_NUM_ADDR\t\t\tB43_PHY_OFDM(0x7D)  \n#define B43_LPPHY_STR_COLLMAX_SMPL_ADDR\t\tB43_PHY_OFDM(0x7E)  \n#define B43_LPPHY_MAX_SMPL_COARSE_FINE_ADDR\tB43_PHY_OFDM(0x7F)  \n#define B43_LPPHY_MAX_SMPL_COARSE_STR0CTR_ADDR\tB43_PHY_OFDM(0x80)  \n#define B43_LPPHY_IQ_ENABLE_WAIT_TIME_ADDR\tB43_PHY_OFDM(0x81)  \n#define B43_LPPHY_IQ_NUM_SMPLS_ADDR\t\tB43_PHY_OFDM(0x82)  \n#define B43_LPPHY_IQ_ACC_HI_ADDR\t\tB43_PHY_OFDM(0x83)  \n#define B43_LPPHY_IQ_ACC_LO_ADDR\t\tB43_PHY_OFDM(0x84)  \n#define B43_LPPHY_IQ_I_PWR_ACC_HI_ADDR\t\tB43_PHY_OFDM(0x85)  \n#define B43_LPPHY_IQ_I_PWR_ACC_LO_ADDR\t\tB43_PHY_OFDM(0x86)  \n#define B43_LPPHY_IQ_Q_PWR_ACC_HI_ADDR\t\tB43_PHY_OFDM(0x87)  \n#define B43_LPPHY_IQ_Q_PWR_ACC_LO_ADDR\t\tB43_PHY_OFDM(0x88)  \n#define B43_LPPHY_MAXNUMSTEPS\t\t\tB43_PHY_OFDM(0x89)  \n#define B43_LPPHY_ROTORPHASE_ADDR\t\tB43_PHY_OFDM(0x8A)  \n#define B43_LPPHY_ADVANCEDRETARDROTOR_ADDR\tB43_PHY_OFDM(0x8B)  \n#define B43_LPPHY_RSSIADCDELAY_CTL_ADDR\t\tB43_PHY_OFDM(0x8D)  \n#define B43_LPPHY_TSSISTAT_ADDR\t\t\tB43_PHY_OFDM(0x8E)  \n#define B43_LPPHY_TEMPSENSESTAT_ADDR\t\tB43_PHY_OFDM(0x8F)  \n#define B43_LPPHY_TEMPSENSE_CTL_ADDR\t\tB43_PHY_OFDM(0x90)  \n#define B43_LPPHY_WRSSISTAT_ADDR\t\tB43_PHY_OFDM(0x91)  \n#define B43_LPPHY_MUFACTORADDR\t\t\tB43_PHY_OFDM(0x92)  \n#define B43_LPPHY_SCRAMSTATE_ADDR\t\tB43_PHY_OFDM(0x93)  \n#define B43_LPPHY_TXHOLDOFFADDR\t\t\tB43_PHY_OFDM(0x94)  \n#define B43_LPPHY_PKTGAINVAL_ADDR\t\tB43_PHY_OFDM(0x95)  \n#define B43_LPPHY_COARSEESTIM_ADDR\t\tB43_PHY_OFDM(0x96)  \n#define B43_LPPHY_STATE_TRANSITION_ADDR\t\tB43_PHY_OFDM(0x97)  \n#define B43_LPPHY_TRN_OFFSET_ADDR\t\tB43_PHY_OFDM(0x98)  \n#define B43_LPPHY_NUM_ROTOR_ADDR\t\tB43_PHY_OFDM(0x99)  \n#define B43_LPPHY_VITERBI_OFFSET_ADDR\t\tB43_PHY_OFDM(0x9A)  \n#define B43_LPPHY_SMPL_COLLECT_WAIT_ADDR\tB43_PHY_OFDM(0x9B)  \n#define B43_LPPHY_A_PHY_CTL_ADDR\t\tB43_PHY_OFDM(0x9C)  \n#define B43_LPPHY_NUM_PASS_THROUGH_ADDR\t\tB43_PHY_OFDM(0x9D)  \n#define B43_LPPHY_RX_COMP_COEFF_S\t\tB43_PHY_OFDM(0x9E)  \n#define B43_LPPHY_CPAROTATEVAL\t\t\tB43_PHY_OFDM(0x9F)  \n#define B43_LPPHY_SMPL_PLAY_COUNT\t\tB43_PHY_OFDM(0xA0)  \n#define B43_LPPHY_SMPL_PLAY_BUFFER_CTL\t\tB43_PHY_OFDM(0xA1)  \n#define B43_LPPHY_FOURWIRE_CTL\t\t\tB43_PHY_OFDM(0xA2)  \n#define B43_LPPHY_CPA_TAILCOUNT_VAL\t\tB43_PHY_OFDM(0xA3)  \n#define B43_LPPHY_TX_PWR_CTL_CMD\t\tB43_PHY_OFDM(0xA4)  \n#define  B43_LPPHY_TX_PWR_CTL_CMD_MODE\t\t0xE000  \n#define   B43_LPPHY_TX_PWR_CTL_CMD_MODE_OFF\t0x0000  \n#define   B43_LPPHY_TX_PWR_CTL_CMD_MODE_SW\t0x8000  \n#define   B43_LPPHY_TX_PWR_CTL_CMD_MODE_HW\t0xE000  \n#define B43_LPPHY_TX_PWR_CTL_NNUM\t\tB43_PHY_OFDM(0xA5)  \n#define B43_LPPHY_TX_PWR_CTL_IDLETSSI\t\tB43_PHY_OFDM(0xA6)  \n#define B43_LPPHY_TX_PWR_CTL_TARGETPWR\t\tB43_PHY_OFDM(0xA7)  \n#define B43_LPPHY_TX_PWR_CTL_DELTAPWR_LIMIT\tB43_PHY_OFDM(0xA8)  \n#define B43_LPPHY_TX_PWR_CTL_BASEINDEX\t\tB43_PHY_OFDM(0xA9)  \n#define B43_LPPHY_TX_PWR_CTL_PWR_INDEX\t\tB43_PHY_OFDM(0xAA)  \n#define B43_LPPHY_TX_PWR_CTL_STAT\t\tB43_PHY_OFDM(0xAB)  \n#define B43_LPPHY_LP_RF_SIGNAL_LUT\t\tB43_PHY_OFDM(0xAC)  \n#define B43_LPPHY_RX_RADIO_CTL_FILTER_STATE\tB43_PHY_OFDM(0xAD)  \n#define B43_LPPHY_RX_RADIO_CTL\t\t\tB43_PHY_OFDM(0xAE)  \n#define B43_LPPHY_NRSSI_STAT_ADDR\t\tB43_PHY_OFDM(0xAF)  \n#define B43_LPPHY_RF_OVERRIDE_2\t\t\tB43_PHY_OFDM(0xB0)  \n#define B43_LPPHY_RF_OVERRIDE_2_VAL\t\tB43_PHY_OFDM(0xB1)  \n#define B43_LPPHY_PS_CTL_OVERRIDE_VAL0\t\tB43_PHY_OFDM(0xB2)  \n#define B43_LPPHY_PS_CTL_OVERRIDE_VAL1\t\tB43_PHY_OFDM(0xB3)  \n#define B43_LPPHY_PS_CTL_OVERRIDE_VAL2\t\tB43_PHY_OFDM(0xB4)  \n#define B43_LPPHY_TX_GAIN_CTL_OVERRIDE_VAL\tB43_PHY_OFDM(0xB5)  \n#define B43_LPPHY_RX_GAIN_CTL_OVERRIDE_VAL\tB43_PHY_OFDM(0xB6)  \n#define B43_LPPHY_AFE_DDFS\t\t\tB43_PHY_OFDM(0xB7)  \n#define B43_LPPHY_AFE_DDFS_POINTER_INIT\t\tB43_PHY_OFDM(0xB8)  \n#define B43_LPPHY_AFE_DDFS_INCR_INIT\t\tB43_PHY_OFDM(0xB9)  \n#define B43_LPPHY_MRCNOISEREDUCTION\t\tB43_PHY_OFDM(0xBA)  \n#define B43_LPPHY_TR_LOOKUP_3\t\t\tB43_PHY_OFDM(0xBB)  \n#define B43_LPPHY_TR_LOOKUP_4\t\t\tB43_PHY_OFDM(0xBC)  \n#define B43_LPPHY_RADAR_FIFO_STAT\t\tB43_PHY_OFDM(0xBD)  \n#define B43_LPPHY_GPIO_OUTEN\t\t\tB43_PHY_OFDM(0xBE)  \n#define B43_LPPHY_GPIO_SELECT\t\t\tB43_PHY_OFDM(0xBF)  \n#define B43_LPPHY_GPIO_OUT\t\t\tB43_PHY_OFDM(0xC0)  \n#define B43_LPPHY_4C3\t\t\t\tB43_PHY_OFDM(0xC3)  \n#define B43_LPPHY_4C4\t\t\t\tB43_PHY_OFDM(0xC4)  \n#define B43_LPPHY_4C5\t\t\t\tB43_PHY_OFDM(0xC5)  \n#define B43_LPPHY_TR_LOOKUP_5\t\t\tB43_PHY_OFDM(0xC7)  \n#define B43_LPPHY_TR_LOOKUP_6\t\t\tB43_PHY_OFDM(0xC8)  \n#define B43_LPPHY_TR_LOOKUP_7\t\t\tB43_PHY_OFDM(0xC9)  \n#define B43_LPPHY_TR_LOOKUP_8\t\t\tB43_PHY_OFDM(0xCA)  \n#define B43_LPPHY_RF_PWR_OVERRIDE\t\tB43_PHY_OFDM(0xD3)  \n\n\n\n \n#define B43_LP_RADIO(radio_reg)\t\t\t(radio_reg)\n#define B43_LP_NORTH(radio_reg)\t\t\tB43_LP_RADIO(radio_reg)\n#define B43_LP_SOUTH(radio_reg)\t\t\tB43_LP_RADIO((radio_reg) | 0x4000)\n\n\n \n#define B2062_N_COMM1\t\t\t\tB43_LP_NORTH(0x000)  \n#define B2062_N_COMM2\t\t\t\tB43_LP_NORTH(0x002)  \n#define B2062_N_COMM3\t\t\t\tB43_LP_NORTH(0x003)  \n#define B2062_N_COMM4\t\t\t\tB43_LP_NORTH(0x004)  \n#define B2062_N_COMM5\t\t\t\tB43_LP_NORTH(0x005)  \n#define B2062_N_COMM6\t\t\t\tB43_LP_NORTH(0x006)  \n#define B2062_N_COMM7\t\t\t\tB43_LP_NORTH(0x007)  \n#define B2062_N_COMM8\t\t\t\tB43_LP_NORTH(0x008)  \n#define B2062_N_COMM9\t\t\t\tB43_LP_NORTH(0x009)  \n#define B2062_N_COMM10\t\t\t\tB43_LP_NORTH(0x00A)  \n#define B2062_N_COMM11\t\t\t\tB43_LP_NORTH(0x00B)  \n#define B2062_N_COMM12\t\t\t\tB43_LP_NORTH(0x00C)  \n#define B2062_N_COMM13\t\t\t\tB43_LP_NORTH(0x00D)  \n#define B2062_N_COMM14\t\t\t\tB43_LP_NORTH(0x00E)  \n#define B2062_N_COMM15\t\t\t\tB43_LP_NORTH(0x00F)  \n#define B2062_N_PDN_CTL0\t\t\tB43_LP_NORTH(0x010)  \n#define B2062_N_PDN_CTL1\t\t\tB43_LP_NORTH(0x011)  \n#define B2062_N_PDN_CTL2\t\t\tB43_LP_NORTH(0x012)  \n#define B2062_N_PDN_CTL3\t\t\tB43_LP_NORTH(0x013)  \n#define B2062_N_PDN_CTL4\t\t\tB43_LP_NORTH(0x014)  \n#define B2062_N_GEN_CTL0\t\t\tB43_LP_NORTH(0x015)  \n#define B2062_N_IQ_CALIB\t\t\tB43_LP_NORTH(0x016)  \n#define B2062_N_LGENC\t\t\t\tB43_LP_NORTH(0x017)  \n#define B2062_N_LGENA_LPF\t\t\tB43_LP_NORTH(0x018)  \n#define B2062_N_LGENA_BIAS0\t\t\tB43_LP_NORTH(0x019)  \n#define B2062_N_LGNEA_BIAS1\t\t\tB43_LP_NORTH(0x01A)  \n#define B2062_N_LGENA_CTL0\t\t\tB43_LP_NORTH(0x01B)  \n#define B2062_N_LGENA_CTL1\t\t\tB43_LP_NORTH(0x01C)  \n#define B2062_N_LGENA_CTL2\t\t\tB43_LP_NORTH(0x01D)  \n#define B2062_N_LGENA_TUNE0\t\t\tB43_LP_NORTH(0x01E)  \n#define B2062_N_LGENA_TUNE1\t\t\tB43_LP_NORTH(0x01F)  \n#define B2062_N_LGENA_TUNE2\t\t\tB43_LP_NORTH(0x020)  \n#define B2062_N_LGENA_TUNE3\t\t\tB43_LP_NORTH(0x021)  \n#define B2062_N_LGENA_CTL3\t\t\tB43_LP_NORTH(0x022)  \n#define B2062_N_LGENA_CTL4\t\t\tB43_LP_NORTH(0x023)  \n#define B2062_N_LGENA_CTL5\t\t\tB43_LP_NORTH(0x024)  \n#define B2062_N_LGENA_CTL6\t\t\tB43_LP_NORTH(0x025)  \n#define B2062_N_LGENA_CTL7\t\t\tB43_LP_NORTH(0x026)  \n#define B2062_N_RXA_CTL0\t\t\tB43_LP_NORTH(0x027)  \n#define B2062_N_RXA_CTL1\t\t\tB43_LP_NORTH(0x028)  \n#define B2062_N_RXA_CTL2\t\t\tB43_LP_NORTH(0x029)  \n#define B2062_N_RXA_CTL3\t\t\tB43_LP_NORTH(0x02A)  \n#define B2062_N_RXA_CTL4\t\t\tB43_LP_NORTH(0x02B)  \n#define B2062_N_RXA_CTL5\t\t\tB43_LP_NORTH(0x02C)  \n#define B2062_N_RXA_CTL6\t\t\tB43_LP_NORTH(0x02D)  \n#define B2062_N_RXA_CTL7\t\t\tB43_LP_NORTH(0x02E)  \n#define B2062_N_RXBB_CTL0\t\t\tB43_LP_NORTH(0x02F)  \n#define B2062_N_RXBB_CTL1\t\t\tB43_LP_NORTH(0x030)  \n#define B2062_N_RXBB_CTL2\t\t\tB43_LP_NORTH(0x031)  \n#define B2062_N_RXBB_GAIN0\t\t\tB43_LP_NORTH(0x032)  \n#define B2062_N_RXBB_GAIN1\t\t\tB43_LP_NORTH(0x033)  \n#define B2062_N_RXBB_GAIN2\t\t\tB43_LP_NORTH(0x034)  \n#define B2062_N_RXBB_GAIN3\t\t\tB43_LP_NORTH(0x035)  \n#define B2062_N_RXBB_RSSI0\t\t\tB43_LP_NORTH(0x036)  \n#define B2062_N_RXBB_RSSI1\t\t\tB43_LP_NORTH(0x037)  \n#define B2062_N_RXBB_CALIB0\t\t\tB43_LP_NORTH(0x038)  \n#define B2062_N_RXBB_CALIB1\t\t\tB43_LP_NORTH(0x039)  \n#define B2062_N_RXBB_CALIB2\t\t\tB43_LP_NORTH(0x03A)  \n#define B2062_N_RXBB_BIAS0\t\t\tB43_LP_NORTH(0x03B)  \n#define B2062_N_RXBB_BIAS1\t\t\tB43_LP_NORTH(0x03C)  \n#define B2062_N_RXBB_BIAS2\t\t\tB43_LP_NORTH(0x03D)  \n#define B2062_N_RXBB_BIAS3\t\t\tB43_LP_NORTH(0x03E)  \n#define B2062_N_RXBB_BIAS4\t\t\tB43_LP_NORTH(0x03F)  \n#define B2062_N_RXBB_BIAS5\t\t\tB43_LP_NORTH(0x040)  \n#define B2062_N_RXBB_RSSI2\t\t\tB43_LP_NORTH(0x041)  \n#define B2062_N_RXBB_RSSI3\t\t\tB43_LP_NORTH(0x042)  \n#define B2062_N_RXBB_RSSI4\t\t\tB43_LP_NORTH(0x043)  \n#define B2062_N_RXBB_RSSI5\t\t\tB43_LP_NORTH(0x044)  \n#define B2062_N_TX_CTL0\t\t\t\tB43_LP_NORTH(0x045)  \n#define B2062_N_TX_CTL1\t\t\t\tB43_LP_NORTH(0x046)  \n#define B2062_N_TX_CTL2\t\t\t\tB43_LP_NORTH(0x047)  \n#define B2062_N_TX_CTL3\t\t\t\tB43_LP_NORTH(0x048)  \n#define B2062_N_TX_CTL4\t\t\t\tB43_LP_NORTH(0x049)  \n#define B2062_N_TX_CTL5\t\t\t\tB43_LP_NORTH(0x04A)  \n#define B2062_N_TX_CTL6\t\t\t\tB43_LP_NORTH(0x04B)  \n#define B2062_N_TX_CTL7\t\t\t\tB43_LP_NORTH(0x04C)  \n#define B2062_N_TX_CTL8\t\t\t\tB43_LP_NORTH(0x04D)  \n#define B2062_N_TX_CTL9\t\t\t\tB43_LP_NORTH(0x04E)  \n#define B2062_N_TX_CTL_A\t\t\tB43_LP_NORTH(0x04F)  \n#define B2062_N_TX_GC2G\t\t\t\tB43_LP_NORTH(0x050)  \n#define B2062_N_TX_GC5G\t\t\t\tB43_LP_NORTH(0x051)  \n#define B2062_N_TX_TUNE\t\t\t\tB43_LP_NORTH(0x052)  \n#define B2062_N_TX_PAD\t\t\t\tB43_LP_NORTH(0x053)  \n#define B2062_N_TX_PGA\t\t\t\tB43_LP_NORTH(0x054)  \n#define B2062_N_TX_PADAUX\t\t\tB43_LP_NORTH(0x055)  \n#define B2062_N_TX_PGAAUX\t\t\tB43_LP_NORTH(0x056)  \n#define B2062_N_TSSI_CTL0\t\t\tB43_LP_NORTH(0x057)  \n#define B2062_N_TSSI_CTL1\t\t\tB43_LP_NORTH(0x058)  \n#define B2062_N_TSSI_CTL2\t\t\tB43_LP_NORTH(0x059)  \n#define B2062_N_IQ_CALIB_CTL0\t\t\tB43_LP_NORTH(0x05A)  \n#define B2062_N_IQ_CALIB_CTL1\t\t\tB43_LP_NORTH(0x05B)  \n#define B2062_N_IQ_CALIB_CTL2\t\t\tB43_LP_NORTH(0x05C)  \n#define B2062_N_CALIB_TS\t\t\tB43_LP_NORTH(0x05D)  \n#define B2062_N_CALIB_CTL0\t\t\tB43_LP_NORTH(0x05E)  \n#define B2062_N_CALIB_CTL1\t\t\tB43_LP_NORTH(0x05F)  \n#define B2062_N_CALIB_CTL2\t\t\tB43_LP_NORTH(0x060)  \n#define B2062_N_CALIB_CTL3\t\t\tB43_LP_NORTH(0x061)  \n#define B2062_N_CALIB_CTL4\t\t\tB43_LP_NORTH(0x062)  \n#define B2062_N_CALIB_DBG0\t\t\tB43_LP_NORTH(0x063)  \n#define B2062_N_CALIB_DBG1\t\t\tB43_LP_NORTH(0x064)  \n#define B2062_N_CALIB_DBG2\t\t\tB43_LP_NORTH(0x065)  \n#define B2062_N_CALIB_DBG3\t\t\tB43_LP_NORTH(0x066)  \n#define B2062_N_PSENSE_CTL0\t\t\tB43_LP_NORTH(0x069)  \n#define B2062_N_PSENSE_CTL1\t\t\tB43_LP_NORTH(0x06A)  \n#define B2062_N_PSENSE_CTL2\t\t\tB43_LP_NORTH(0x06B)  \n#define B2062_N_TEST_BUF0\t\t\tB43_LP_NORTH(0x06C)  \n\n \n#define B2062_S_COMM1\t\t\t\tB43_LP_SOUTH(0x000)  \n#define B2062_S_RADIO_ID_CODE\t\t\tB43_LP_SOUTH(0x001)  \n#define B2062_S_COMM2\t\t\t\tB43_LP_SOUTH(0x002)  \n#define B2062_S_COMM3\t\t\t\tB43_LP_SOUTH(0x003)  \n#define B2062_S_COMM4\t\t\t\tB43_LP_SOUTH(0x004)  \n#define B2062_S_COMM5\t\t\t\tB43_LP_SOUTH(0x005)  \n#define B2062_S_COMM6\t\t\t\tB43_LP_SOUTH(0x006)  \n#define B2062_S_COMM7\t\t\t\tB43_LP_SOUTH(0x007)  \n#define B2062_S_COMM8\t\t\t\tB43_LP_SOUTH(0x008)  \n#define B2062_S_COMM9\t\t\t\tB43_LP_SOUTH(0x009)  \n#define B2062_S_COMM10\t\t\t\tB43_LP_SOUTH(0x00A)  \n#define B2062_S_COMM11\t\t\t\tB43_LP_SOUTH(0x00B)  \n#define B2062_S_COMM12\t\t\t\tB43_LP_SOUTH(0x00C)  \n#define B2062_S_COMM13\t\t\t\tB43_LP_SOUTH(0x00D)  \n#define B2062_S_COMM14\t\t\t\tB43_LP_SOUTH(0x00E)  \n#define B2062_S_COMM15\t\t\t\tB43_LP_SOUTH(0x00F)  \n#define B2062_S_PDS_CTL0\t\t\tB43_LP_SOUTH(0x010)  \n#define B2062_S_PDS_CTL1\t\t\tB43_LP_SOUTH(0x011)  \n#define B2062_S_PDS_CTL2\t\t\tB43_LP_SOUTH(0x012)  \n#define B2062_S_PDS_CTL3\t\t\tB43_LP_SOUTH(0x013)  \n#define B2062_S_BG_CTL0\t\t\t\tB43_LP_SOUTH(0x014)  \n#define B2062_S_BG_CTL1\t\t\t\tB43_LP_SOUTH(0x015)  \n#define B2062_S_BG_CTL2\t\t\t\tB43_LP_SOUTH(0x016)  \n#define B2062_S_LGENG_CTL0\t\t\tB43_LP_SOUTH(0x017)  \n#define B2062_S_LGENG_CTL1\t\t\tB43_LP_SOUTH(0x018)  \n#define B2062_S_LGENG_CTL2\t\t\tB43_LP_SOUTH(0x019)  \n#define B2062_S_LGENG_CTL3\t\t\tB43_LP_SOUTH(0x01A)  \n#define B2062_S_LGENG_CTL4\t\t\tB43_LP_SOUTH(0x01B)  \n#define B2062_S_LGENG_CTL5\t\t\tB43_LP_SOUTH(0x01C)  \n#define B2062_S_LGENG_CTL6\t\t\tB43_LP_SOUTH(0x01D)  \n#define B2062_S_LGENG_CTL7\t\t\tB43_LP_SOUTH(0x01E)  \n#define B2062_S_LGENG_CTL8\t\t\tB43_LP_SOUTH(0x01F)  \n#define B2062_S_LGENG_CTL9\t\t\tB43_LP_SOUTH(0x020)  \n#define B2062_S_LGENG_CTL10\t\t\tB43_LP_SOUTH(0x021)  \n#define B2062_S_LGENG_CTL11\t\t\tB43_LP_SOUTH(0x022)  \n#define B2062_S_REFPLL_CTL0\t\t\tB43_LP_SOUTH(0x023)  \n#define B2062_S_REFPLL_CTL1\t\t\tB43_LP_SOUTH(0x024)  \n#define B2062_S_REFPLL_CTL2\t\t\tB43_LP_SOUTH(0x025)  \n#define B2062_S_REFPLL_CTL3\t\t\tB43_LP_SOUTH(0x026)  \n#define B2062_S_REFPLL_CTL4\t\t\tB43_LP_SOUTH(0x027)  \n#define B2062_S_REFPLL_CTL5\t\t\tB43_LP_SOUTH(0x028)  \n#define B2062_S_REFPLL_CTL6\t\t\tB43_LP_SOUTH(0x029)  \n#define B2062_S_REFPLL_CTL7\t\t\tB43_LP_SOUTH(0x02A)  \n#define B2062_S_REFPLL_CTL8\t\t\tB43_LP_SOUTH(0x02B)  \n#define B2062_S_REFPLL_CTL9\t\t\tB43_LP_SOUTH(0x02C)  \n#define B2062_S_REFPLL_CTL10\t\t\tB43_LP_SOUTH(0x02D)  \n#define B2062_S_REFPLL_CTL11\t\t\tB43_LP_SOUTH(0x02E)  \n#define B2062_S_REFPLL_CTL12\t\t\tB43_LP_SOUTH(0x02F)  \n#define B2062_S_REFPLL_CTL13\t\t\tB43_LP_SOUTH(0x030)  \n#define B2062_S_REFPLL_CTL14\t\t\tB43_LP_SOUTH(0x031)  \n#define B2062_S_REFPLL_CTL15\t\t\tB43_LP_SOUTH(0x032)  \n#define B2062_S_REFPLL_CTL16\t\t\tB43_LP_SOUTH(0x033)  \n#define B2062_S_RFPLL_CTL0\t\t\tB43_LP_SOUTH(0x034)  \n#define B2062_S_RFPLL_CTL1\t\t\tB43_LP_SOUTH(0x035)  \n#define B2062_S_RFPLL_CTL2\t\t\tB43_LP_SOUTH(0x036)  \n#define B2062_S_RFPLL_CTL3\t\t\tB43_LP_SOUTH(0x037)  \n#define B2062_S_RFPLL_CTL4\t\t\tB43_LP_SOUTH(0x038)  \n#define B2062_S_RFPLL_CTL5\t\t\tB43_LP_SOUTH(0x039)  \n#define B2062_S_RFPLL_CTL6\t\t\tB43_LP_SOUTH(0x03A)  \n#define B2062_S_RFPLL_CTL7\t\t\tB43_LP_SOUTH(0x03B)  \n#define B2062_S_RFPLL_CTL8\t\t\tB43_LP_SOUTH(0x03C)  \n#define B2062_S_RFPLL_CTL9\t\t\tB43_LP_SOUTH(0x03D)  \n#define B2062_S_RFPLL_CTL10\t\t\tB43_LP_SOUTH(0x03E)  \n#define B2062_S_RFPLL_CTL11\t\t\tB43_LP_SOUTH(0x03F)  \n#define B2062_S_RFPLL_CTL12\t\t\tB43_LP_SOUTH(0x040)  \n#define B2062_S_RFPLL_CTL13\t\t\tB43_LP_SOUTH(0x041)  \n#define B2062_S_RFPLL_CTL14\t\t\tB43_LP_SOUTH(0x042)  \n#define B2062_S_RFPLL_CTL15\t\t\tB43_LP_SOUTH(0x043)  \n#define B2062_S_RFPLL_CTL16\t\t\tB43_LP_SOUTH(0x044)  \n#define B2062_S_RFPLL_CTL17\t\t\tB43_LP_SOUTH(0x045)  \n#define B2062_S_RFPLL_CTL18\t\t\tB43_LP_SOUTH(0x046)  \n#define B2062_S_RFPLL_CTL19\t\t\tB43_LP_SOUTH(0x047)  \n#define B2062_S_RFPLL_CTL20\t\t\tB43_LP_SOUTH(0x048)  \n#define B2062_S_RFPLL_CTL21\t\t\tB43_LP_SOUTH(0x049)  \n#define B2062_S_RFPLL_CTL22\t\t\tB43_LP_SOUTH(0x04A)  \n#define B2062_S_RFPLL_CTL23\t\t\tB43_LP_SOUTH(0x04B)  \n#define B2062_S_RFPLL_CTL24\t\t\tB43_LP_SOUTH(0x04C)  \n#define B2062_S_RFPLL_CTL25\t\t\tB43_LP_SOUTH(0x04D)  \n#define B2062_S_RFPLL_CTL26\t\t\tB43_LP_SOUTH(0x04E)  \n#define B2062_S_RFPLL_CTL27\t\t\tB43_LP_SOUTH(0x04F)  \n#define B2062_S_RFPLL_CTL28\t\t\tB43_LP_SOUTH(0x050)  \n#define B2062_S_RFPLL_CTL29\t\t\tB43_LP_SOUTH(0x051)  \n#define B2062_S_RFPLL_CTL30\t\t\tB43_LP_SOUTH(0x052)  \n#define B2062_S_RFPLL_CTL31\t\t\tB43_LP_SOUTH(0x053)  \n#define B2062_S_RFPLL_CTL32\t\t\tB43_LP_SOUTH(0x054)  \n#define B2062_S_RFPLL_CTL33\t\t\tB43_LP_SOUTH(0x055)  \n#define B2062_S_RFPLL_CTL34\t\t\tB43_LP_SOUTH(0x056)  \n#define B2062_S_RXG_CNT0\t\t\tB43_LP_SOUTH(0x057)  \n#define B2062_S_RXG_CNT1\t\t\tB43_LP_SOUTH(0x058)  \n#define B2062_S_RXG_CNT2\t\t\tB43_LP_SOUTH(0x059)  \n#define B2062_S_RXG_CNT3\t\t\tB43_LP_SOUTH(0x05A)  \n#define B2062_S_RXG_CNT4\t\t\tB43_LP_SOUTH(0x05B)  \n#define B2062_S_RXG_CNT5\t\t\tB43_LP_SOUTH(0x05C)  \n#define B2062_S_RXG_CNT6\t\t\tB43_LP_SOUTH(0x05D)  \n#define B2062_S_RXG_CNT7\t\t\tB43_LP_SOUTH(0x05E)  \n#define B2062_S_RXG_CNT8\t\t\tB43_LP_SOUTH(0x05F)  \n#define B2062_S_RXG_CNT9\t\t\tB43_LP_SOUTH(0x060)  \n#define B2062_S_RXG_CNT10\t\t\tB43_LP_SOUTH(0x061)  \n#define B2062_S_RXG_CNT11\t\t\tB43_LP_SOUTH(0x062)  \n#define B2062_S_RXG_CNT12\t\t\tB43_LP_SOUTH(0x063)  \n#define B2062_S_RXG_CNT13\t\t\tB43_LP_SOUTH(0x064)  \n#define B2062_S_RXG_CNT14\t\t\tB43_LP_SOUTH(0x065)  \n#define B2062_S_RXG_CNT15\t\t\tB43_LP_SOUTH(0x066)  \n#define B2062_S_RXG_CNT16\t\t\tB43_LP_SOUTH(0x067)  \n#define B2062_S_RXG_CNT17\t\t\tB43_LP_SOUTH(0x068)  \n\n\n\n \n#define B2063_RADIO_ID_CODE\t\t\tB43_LP_RADIO(0x001)  \n#define B2063_COMM1\t\t\t\tB43_LP_RADIO(0x000)  \n#define B2063_COMM2\t\t\t\tB43_LP_RADIO(0x002)  \n#define B2063_COMM3\t\t\t\tB43_LP_RADIO(0x003)  \n#define B2063_COMM4\t\t\t\tB43_LP_RADIO(0x004)  \n#define B2063_COMM5\t\t\t\tB43_LP_RADIO(0x005)  \n#define B2063_COMM6\t\t\t\tB43_LP_RADIO(0x006)  \n#define B2063_COMM7\t\t\t\tB43_LP_RADIO(0x007)  \n#define B2063_COMM8\t\t\t\tB43_LP_RADIO(0x008)  \n#define B2063_COMM9\t\t\t\tB43_LP_RADIO(0x009)  \n#define B2063_COMM10\t\t\t\tB43_LP_RADIO(0x00A)  \n#define B2063_COMM11\t\t\t\tB43_LP_RADIO(0x00B)  \n#define B2063_COMM12\t\t\t\tB43_LP_RADIO(0x00C)  \n#define B2063_COMM13\t\t\t\tB43_LP_RADIO(0x00D)  \n#define B2063_COMM14\t\t\t\tB43_LP_RADIO(0x00E)  \n#define B2063_COMM15\t\t\t\tB43_LP_RADIO(0x00F)  \n#define B2063_COMM16\t\t\t\tB43_LP_RADIO(0x010)  \n#define B2063_COMM17\t\t\t\tB43_LP_RADIO(0x011)  \n#define B2063_COMM18\t\t\t\tB43_LP_RADIO(0x012)  \n#define B2063_COMM19\t\t\t\tB43_LP_RADIO(0x013)  \n#define B2063_COMM20\t\t\t\tB43_LP_RADIO(0x014)  \n#define B2063_COMM21\t\t\t\tB43_LP_RADIO(0x015)  \n#define B2063_COMM22\t\t\t\tB43_LP_RADIO(0x016)  \n#define B2063_COMM23\t\t\t\tB43_LP_RADIO(0x017)  \n#define B2063_COMM24\t\t\t\tB43_LP_RADIO(0x018)  \n#define B2063_PWR_SWITCH_CTL\t\t\tB43_LP_RADIO(0x019)  \n#define B2063_PLL_SP1\t\t\t\tB43_LP_RADIO(0x01A)  \n#define B2063_PLL_SP2\t\t\t\tB43_LP_RADIO(0x01B)  \n#define B2063_LOGEN_SP1\t\t\t\tB43_LP_RADIO(0x01C)  \n#define B2063_LOGEN_SP2\t\t\t\tB43_LP_RADIO(0x01D)  \n#define B2063_LOGEN_SP3\t\t\t\tB43_LP_RADIO(0x01E)  \n#define B2063_LOGEN_SP4\t\t\t\tB43_LP_RADIO(0x01F)  \n#define B2063_LOGEN_SP5\t\t\t\tB43_LP_RADIO(0x020)  \n#define B2063_G_RX_SP1\t\t\t\tB43_LP_RADIO(0x021)  \n#define B2063_G_RX_SP2\t\t\t\tB43_LP_RADIO(0x022)  \n#define B2063_G_RX_SP3\t\t\t\tB43_LP_RADIO(0x023)  \n#define B2063_G_RX_SP4\t\t\t\tB43_LP_RADIO(0x024)  \n#define B2063_G_RX_SP5\t\t\t\tB43_LP_RADIO(0x025)  \n#define B2063_G_RX_SP6\t\t\t\tB43_LP_RADIO(0x026)  \n#define B2063_G_RX_SP7\t\t\t\tB43_LP_RADIO(0x027)  \n#define B2063_G_RX_SP8\t\t\t\tB43_LP_RADIO(0x028)  \n#define B2063_G_RX_SP9\t\t\t\tB43_LP_RADIO(0x029)  \n#define B2063_G_RX_SP10\t\t\t\tB43_LP_RADIO(0x02A)  \n#define B2063_G_RX_SP11\t\t\t\tB43_LP_RADIO(0x02B)  \n#define B2063_A_RX_SP1\t\t\t\tB43_LP_RADIO(0x02C)  \n#define B2063_A_RX_SP2\t\t\t\tB43_LP_RADIO(0x02D)  \n#define B2063_A_RX_SP3\t\t\t\tB43_LP_RADIO(0x02E)  \n#define B2063_A_RX_SP4\t\t\t\tB43_LP_RADIO(0x02F)  \n#define B2063_A_RX_SP5\t\t\t\tB43_LP_RADIO(0x030)  \n#define B2063_A_RX_SP6\t\t\t\tB43_LP_RADIO(0x031)  \n#define B2063_A_RX_SP7\t\t\t\tB43_LP_RADIO(0x032)  \n#define B2063_RX_BB_SP1\t\t\t\tB43_LP_RADIO(0x033)  \n#define B2063_RX_BB_SP2\t\t\t\tB43_LP_RADIO(0x034)  \n#define B2063_RX_BB_SP3\t\t\t\tB43_LP_RADIO(0x035)  \n#define B2063_RX_BB_SP4\t\t\t\tB43_LP_RADIO(0x036)  \n#define B2063_RX_BB_SP5\t\t\t\tB43_LP_RADIO(0x037)  \n#define B2063_RX_BB_SP6\t\t\t\tB43_LP_RADIO(0x038)  \n#define B2063_RX_BB_SP7\t\t\t\tB43_LP_RADIO(0x039)  \n#define B2063_RX_BB_SP8\t\t\t\tB43_LP_RADIO(0x03A)  \n#define B2063_TX_RF_SP1\t\t\t\tB43_LP_RADIO(0x03B)  \n#define B2063_TX_RF_SP2\t\t\t\tB43_LP_RADIO(0x03C)  \n#define B2063_TX_RF_SP3\t\t\t\tB43_LP_RADIO(0x03D)  \n#define B2063_TX_RF_SP4\t\t\t\tB43_LP_RADIO(0x03E)  \n#define B2063_TX_RF_SP5\t\t\t\tB43_LP_RADIO(0x03F)  \n#define B2063_TX_RF_SP6\t\t\t\tB43_LP_RADIO(0x040)  \n#define B2063_TX_RF_SP7\t\t\t\tB43_LP_RADIO(0x041)  \n#define B2063_TX_RF_SP8\t\t\t\tB43_LP_RADIO(0x042)  \n#define B2063_TX_RF_SP9\t\t\t\tB43_LP_RADIO(0x043)  \n#define B2063_TX_RF_SP10\t\t\tB43_LP_RADIO(0x044)  \n#define B2063_TX_RF_SP11\t\t\tB43_LP_RADIO(0x045)  \n#define B2063_TX_RF_SP12\t\t\tB43_LP_RADIO(0x046)  \n#define B2063_TX_RF_SP13\t\t\tB43_LP_RADIO(0x047)  \n#define B2063_TX_RF_SP14\t\t\tB43_LP_RADIO(0x048)  \n#define B2063_TX_RF_SP15\t\t\tB43_LP_RADIO(0x049)  \n#define B2063_TX_RF_SP16\t\t\tB43_LP_RADIO(0x04A)  \n#define B2063_TX_RF_SP17\t\t\tB43_LP_RADIO(0x04B)  \n#define B2063_PA_SP1\t\t\t\tB43_LP_RADIO(0x04C)  \n#define B2063_PA_SP2\t\t\t\tB43_LP_RADIO(0x04D)  \n#define B2063_PA_SP3\t\t\t\tB43_LP_RADIO(0x04E)  \n#define B2063_PA_SP4\t\t\t\tB43_LP_RADIO(0x04F)  \n#define B2063_PA_SP5\t\t\t\tB43_LP_RADIO(0x050)  \n#define B2063_PA_SP6\t\t\t\tB43_LP_RADIO(0x051)  \n#define B2063_PA_SP7\t\t\t\tB43_LP_RADIO(0x052)  \n#define B2063_TX_BB_SP1\t\t\t\tB43_LP_RADIO(0x053)  \n#define B2063_TX_BB_SP2\t\t\t\tB43_LP_RADIO(0x054)  \n#define B2063_TX_BB_SP3\t\t\t\tB43_LP_RADIO(0x055)  \n#define B2063_REG_SP1\t\t\t\tB43_LP_RADIO(0x056)  \n#define B2063_BANDGAP_CTL1\t\t\tB43_LP_RADIO(0x057)  \n#define B2063_BANDGAP_CTL2\t\t\tB43_LP_RADIO(0x058)  \n#define B2063_LPO_CTL1\t\t\t\tB43_LP_RADIO(0x059)  \n#define B2063_RC_CALIB_CTL1\t\t\tB43_LP_RADIO(0x05A)  \n#define B2063_RC_CALIB_CTL2\t\t\tB43_LP_RADIO(0x05B)  \n#define B2063_RC_CALIB_CTL3\t\t\tB43_LP_RADIO(0x05C)  \n#define B2063_RC_CALIB_CTL4\t\t\tB43_LP_RADIO(0x05D)  \n#define B2063_RC_CALIB_CTL5\t\t\tB43_LP_RADIO(0x05E)  \n#define B2063_RC_CALIB_CTL6\t\t\tB43_LP_RADIO(0x05F)  \n#define B2063_RC_CALIB_CTL7\t\t\tB43_LP_RADIO(0x060)  \n#define B2063_RC_CALIB_CTL8\t\t\tB43_LP_RADIO(0x061)  \n#define B2063_RC_CALIB_CTL9\t\t\tB43_LP_RADIO(0x062)  \n#define B2063_RC_CALIB_CTL10\t\t\tB43_LP_RADIO(0x063)  \n#define B2063_PLL_JTAG_CALNRST\t\t\tB43_LP_RADIO(0x064)  \n#define B2063_PLL_JTAG_IN_PLL1\t\t\tB43_LP_RADIO(0x065)  \n#define B2063_PLL_JTAG_IN_PLL2\t\t\tB43_LP_RADIO(0x066)  \n#define B2063_PLL_JTAG_PLL_CP1\t\t\tB43_LP_RADIO(0x067)  \n#define B2063_PLL_JTAG_PLL_CP2\t\t\tB43_LP_RADIO(0x068)  \n#define B2063_PLL_JTAG_PLL_CP3\t\t\tB43_LP_RADIO(0x069)  \n#define B2063_PLL_JTAG_PLL_CP4\t\t\tB43_LP_RADIO(0x06A)  \n#define B2063_PLL_JTAG_PLL_CTL1\t\t\tB43_LP_RADIO(0x06B)  \n#define B2063_PLL_JTAG_PLL_LF1\t\t\tB43_LP_RADIO(0x06C)  \n#define B2063_PLL_JTAG_PLL_LF2\t\t\tB43_LP_RADIO(0x06D)  \n#define B2063_PLL_JTAG_PLL_LF3\t\t\tB43_LP_RADIO(0x06E)  \n#define B2063_PLL_JTAG_PLL_LF4\t\t\tB43_LP_RADIO(0x06F)  \n#define B2063_PLL_JTAG_PLL_SG1\t\t\tB43_LP_RADIO(0x070)  \n#define B2063_PLL_JTAG_PLL_SG2\t\t\tB43_LP_RADIO(0x071)  \n#define B2063_PLL_JTAG_PLL_SG3\t\t\tB43_LP_RADIO(0x072)  \n#define B2063_PLL_JTAG_PLL_SG4\t\t\tB43_LP_RADIO(0x073)  \n#define B2063_PLL_JTAG_PLL_SG5\t\t\tB43_LP_RADIO(0x074)  \n#define B2063_PLL_JTAG_PLL_VCO1\t\t\tB43_LP_RADIO(0x075)  \n#define B2063_PLL_JTAG_PLL_VCO2\t\t\tB43_LP_RADIO(0x076)  \n#define B2063_PLL_JTAG_PLL_VCO_CALIB1\t\tB43_LP_RADIO(0x077)  \n#define B2063_PLL_JTAG_PLL_VCO_CALIB2\t\tB43_LP_RADIO(0x078)  \n#define B2063_PLL_JTAG_PLL_VCO_CALIB3\t\tB43_LP_RADIO(0x079)  \n#define B2063_PLL_JTAG_PLL_VCO_CALIB4\t\tB43_LP_RADIO(0x07A)  \n#define B2063_PLL_JTAG_PLL_VCO_CALIB5\t\tB43_LP_RADIO(0x07B)  \n#define B2063_PLL_JTAG_PLL_VCO_CALIB6\t\tB43_LP_RADIO(0x07C)  \n#define B2063_PLL_JTAG_PLL_VCO_CALIB7\t\tB43_LP_RADIO(0x07D)  \n#define B2063_PLL_JTAG_PLL_VCO_CALIB8\t\tB43_LP_RADIO(0x07E)  \n#define B2063_PLL_JTAG_PLL_VCO_CALIB9\t\tB43_LP_RADIO(0x07F)  \n#define B2063_PLL_JTAG_PLL_VCO_CALIB10\t\tB43_LP_RADIO(0x080)  \n#define B2063_PLL_JTAG_PLL_XTAL_12\t\tB43_LP_RADIO(0x081)  \n#define B2063_PLL_JTAG_PLL_XTAL3\t\tB43_LP_RADIO(0x082)  \n#define B2063_LOGEN_ACL1\t\t\tB43_LP_RADIO(0x083)  \n#define B2063_LOGEN_ACL2\t\t\tB43_LP_RADIO(0x084)  \n#define B2063_LOGEN_ACL3\t\t\tB43_LP_RADIO(0x085)  \n#define B2063_LOGEN_ACL4\t\t\tB43_LP_RADIO(0x086)  \n#define B2063_LOGEN_ACL5\t\t\tB43_LP_RADIO(0x087)  \n#define B2063_LO_CALIB_INPUTS\t\t\tB43_LP_RADIO(0x088)  \n#define B2063_LO_CALIB_CTL1\t\t\tB43_LP_RADIO(0x089)  \n#define B2063_LO_CALIB_CTL2\t\t\tB43_LP_RADIO(0x08A)  \n#define B2063_LO_CALIB_CTL3\t\t\tB43_LP_RADIO(0x08B)  \n#define B2063_LO_CALIB_WAITCNT\t\t\tB43_LP_RADIO(0x08C)  \n#define B2063_LO_CALIB_OVR1\t\t\tB43_LP_RADIO(0x08D)  \n#define B2063_LO_CALIB_OVR2\t\t\tB43_LP_RADIO(0x08E)  \n#define B2063_LO_CALIB_OVAL1\t\t\tB43_LP_RADIO(0x08F)  \n#define B2063_LO_CALIB_OVAL2\t\t\tB43_LP_RADIO(0x090)  \n#define B2063_LO_CALIB_OVAL3\t\t\tB43_LP_RADIO(0x091)  \n#define B2063_LO_CALIB_OVAL4\t\t\tB43_LP_RADIO(0x092)  \n#define B2063_LO_CALIB_OVAL5\t\t\tB43_LP_RADIO(0x093)  \n#define B2063_LO_CALIB_OVAL6\t\t\tB43_LP_RADIO(0x094)  \n#define B2063_LO_CALIB_OVAL7\t\t\tB43_LP_RADIO(0x095)  \n#define B2063_LO_CALIB_CALVLD1\t\t\tB43_LP_RADIO(0x096)  \n#define B2063_LO_CALIB_CALVLD2\t\t\tB43_LP_RADIO(0x097)  \n#define B2063_LO_CALIB_CVAL1\t\t\tB43_LP_RADIO(0x098)  \n#define B2063_LO_CALIB_CVAL2\t\t\tB43_LP_RADIO(0x099)  \n#define B2063_LO_CALIB_CVAL3\t\t\tB43_LP_RADIO(0x09A)  \n#define B2063_LO_CALIB_CVAL4\t\t\tB43_LP_RADIO(0x09B)  \n#define B2063_LO_CALIB_CVAL5\t\t\tB43_LP_RADIO(0x09C)  \n#define B2063_LO_CALIB_CVAL6\t\t\tB43_LP_RADIO(0x09D)  \n#define B2063_LO_CALIB_CVAL7\t\t\tB43_LP_RADIO(0x09E)  \n#define B2063_LOGEN_CALIB_EN\t\t\tB43_LP_RADIO(0x09F)  \n#define B2063_LOGEN_PEAKDET1\t\t\tB43_LP_RADIO(0x0A0)  \n#define B2063_LOGEN_RCCR1\t\t\tB43_LP_RADIO(0x0A1)  \n#define B2063_LOGEN_VCOBUF1\t\t\tB43_LP_RADIO(0x0A2)  \n#define B2063_LOGEN_MIXER1\t\t\tB43_LP_RADIO(0x0A3)  \n#define B2063_LOGEN_MIXER2\t\t\tB43_LP_RADIO(0x0A4)  \n#define B2063_LOGEN_BUF1\t\t\tB43_LP_RADIO(0x0A5)  \n#define B2063_LOGEN_BUF2\t\t\tB43_LP_RADIO(0x0A6)  \n#define B2063_LOGEN_DIV1\t\t\tB43_LP_RADIO(0x0A7)  \n#define B2063_LOGEN_DIV2\t\t\tB43_LP_RADIO(0x0A8)  \n#define B2063_LOGEN_DIV3\t\t\tB43_LP_RADIO(0x0A9)  \n#define B2063_LOGEN_CBUFRX1\t\t\tB43_LP_RADIO(0x0AA)  \n#define B2063_LOGEN_CBUFRX2\t\t\tB43_LP_RADIO(0x0AB)  \n#define B2063_LOGEN_CBUFTX1\t\t\tB43_LP_RADIO(0x0AC)  \n#define B2063_LOGEN_CBUFTX2\t\t\tB43_LP_RADIO(0x0AD)  \n#define B2063_LOGEN_IDAC1\t\t\tB43_LP_RADIO(0x0AE)  \n#define B2063_LOGEN_SPARE1\t\t\tB43_LP_RADIO(0x0AF)  \n#define B2063_LOGEN_SPARE2\t\t\tB43_LP_RADIO(0x0B0)  \n#define B2063_LOGEN_SPARE3\t\t\tB43_LP_RADIO(0x0B1)  \n#define B2063_G_RX_1ST1\t\t\t\tB43_LP_RADIO(0x0B2)  \n#define B2063_G_RX_1ST2\t\t\t\tB43_LP_RADIO(0x0B3)  \n#define B2063_G_RX_1ST3\t\t\t\tB43_LP_RADIO(0x0B4)  \n#define B2063_G_RX_2ND1\t\t\t\tB43_LP_RADIO(0x0B5)  \n#define B2063_G_RX_2ND2\t\t\t\tB43_LP_RADIO(0x0B6)  \n#define B2063_G_RX_2ND3\t\t\t\tB43_LP_RADIO(0x0B7)  \n#define B2063_G_RX_2ND4\t\t\t\tB43_LP_RADIO(0x0B8)  \n#define B2063_G_RX_2ND5\t\t\t\tB43_LP_RADIO(0x0B9)  \n#define B2063_G_RX_2ND6\t\t\t\tB43_LP_RADIO(0x0BA)  \n#define B2063_G_RX_2ND7\t\t\t\tB43_LP_RADIO(0x0BB)  \n#define B2063_G_RX_2ND8\t\t\t\tB43_LP_RADIO(0x0BC)  \n#define B2063_G_RX_PS1\t\t\t\tB43_LP_RADIO(0x0BD)  \n#define B2063_G_RX_PS2\t\t\t\tB43_LP_RADIO(0x0BE)  \n#define B2063_G_RX_PS3\t\t\t\tB43_LP_RADIO(0x0BF)  \n#define B2063_G_RX_PS4\t\t\t\tB43_LP_RADIO(0x0C0)  \n#define B2063_G_RX_PS5\t\t\t\tB43_LP_RADIO(0x0C1)  \n#define B2063_G_RX_MIX1\t\t\t\tB43_LP_RADIO(0x0C2)  \n#define B2063_G_RX_MIX2\t\t\t\tB43_LP_RADIO(0x0C3)  \n#define B2063_G_RX_MIX3\t\t\t\tB43_LP_RADIO(0x0C4)  \n#define B2063_G_RX_MIX4\t\t\t\tB43_LP_RADIO(0x0C5)  \n#define B2063_G_RX_MIX5\t\t\t\tB43_LP_RADIO(0x0C6)  \n#define B2063_G_RX_MIX6\t\t\t\tB43_LP_RADIO(0x0C7)  \n#define B2063_G_RX_MIX7\t\t\t\tB43_LP_RADIO(0x0C8)  \n#define B2063_G_RX_MIX8\t\t\t\tB43_LP_RADIO(0x0C9)  \n#define B2063_G_RX_PDET1\t\t\tB43_LP_RADIO(0x0CA)  \n#define B2063_G_RX_SPARES1\t\t\tB43_LP_RADIO(0x0CB)  \n#define B2063_G_RX_SPARES2\t\t\tB43_LP_RADIO(0x0CC)  \n#define B2063_G_RX_SPARES3\t\t\tB43_LP_RADIO(0x0CD)  \n#define B2063_A_RX_1ST1\t\t\t\tB43_LP_RADIO(0x0CE)  \n#define B2063_A_RX_1ST2\t\t\t\tB43_LP_RADIO(0x0CF)  \n#define B2063_A_RX_1ST3\t\t\t\tB43_LP_RADIO(0x0D0)  \n#define B2063_A_RX_1ST4\t\t\t\tB43_LP_RADIO(0x0D1)  \n#define B2063_A_RX_1ST5\t\t\t\tB43_LP_RADIO(0x0D2)  \n#define B2063_A_RX_2ND1\t\t\t\tB43_LP_RADIO(0x0D3)  \n#define B2063_A_RX_2ND2\t\t\t\tB43_LP_RADIO(0x0D4)  \n#define B2063_A_RX_2ND3\t\t\t\tB43_LP_RADIO(0x0D5)  \n#define B2063_A_RX_2ND4\t\t\t\tB43_LP_RADIO(0x0D6)  \n#define B2063_A_RX_2ND5\t\t\t\tB43_LP_RADIO(0x0D7)  \n#define B2063_A_RX_2ND6\t\t\t\tB43_LP_RADIO(0x0D8)  \n#define B2063_A_RX_2ND7\t\t\t\tB43_LP_RADIO(0x0D9)  \n#define B2063_A_RX_PS1\t\t\t\tB43_LP_RADIO(0x0DA)  \n#define B2063_A_RX_PS2\t\t\t\tB43_LP_RADIO(0x0DB)  \n#define B2063_A_RX_PS3\t\t\t\tB43_LP_RADIO(0x0DC)  \n#define B2063_A_RX_PS4\t\t\t\tB43_LP_RADIO(0x0DD)  \n#define B2063_A_RX_PS5\t\t\t\tB43_LP_RADIO(0x0DE)  \n#define B2063_A_RX_PS6\t\t\t\tB43_LP_RADIO(0x0DF)  \n#define B2063_A_RX_MIX1\t\t\t\tB43_LP_RADIO(0x0E0)  \n#define B2063_A_RX_MIX2\t\t\t\tB43_LP_RADIO(0x0E1)  \n#define B2063_A_RX_MIX3\t\t\t\tB43_LP_RADIO(0x0E2)  \n#define B2063_A_RX_MIX4\t\t\t\tB43_LP_RADIO(0x0E3)  \n#define B2063_A_RX_MIX5\t\t\t\tB43_LP_RADIO(0x0E4)  \n#define B2063_A_RX_MIX6\t\t\t\tB43_LP_RADIO(0x0E5)  \n#define B2063_A_RX_MIX7\t\t\t\tB43_LP_RADIO(0x0E6)  \n#define B2063_A_RX_MIX8\t\t\t\tB43_LP_RADIO(0x0E7)  \n#define B2063_A_RX_PWRDET1\t\t\tB43_LP_RADIO(0x0E8)  \n#define B2063_A_RX_SPARE1\t\t\tB43_LP_RADIO(0x0E9)  \n#define B2063_A_RX_SPARE2\t\t\tB43_LP_RADIO(0x0EA)  \n#define B2063_A_RX_SPARE3\t\t\tB43_LP_RADIO(0x0EB)  \n#define B2063_RX_TIA_CTL1\t\t\tB43_LP_RADIO(0x0EC)  \n#define B2063_RX_TIA_CTL2\t\t\tB43_LP_RADIO(0x0ED)  \n#define B2063_RX_TIA_CTL3\t\t\tB43_LP_RADIO(0x0EE)  \n#define B2063_RX_TIA_CTL4\t\t\tB43_LP_RADIO(0x0EF)  \n#define B2063_RX_TIA_CTL5\t\t\tB43_LP_RADIO(0x0F0)  \n#define B2063_RX_TIA_CTL6\t\t\tB43_LP_RADIO(0x0F1)  \n#define B2063_RX_BB_CTL1\t\t\tB43_LP_RADIO(0x0F2)  \n#define B2063_RX_BB_CTL2\t\t\tB43_LP_RADIO(0x0F3)  \n#define B2063_RX_BB_CTL3\t\t\tB43_LP_RADIO(0x0F4)  \n#define B2063_RX_BB_CTL4\t\t\tB43_LP_RADIO(0x0F5)  \n#define B2063_RX_BB_CTL5\t\t\tB43_LP_RADIO(0x0F6)  \n#define B2063_RX_BB_CTL6\t\t\tB43_LP_RADIO(0x0F7)  \n#define B2063_RX_BB_CTL7\t\t\tB43_LP_RADIO(0x0F8)  \n#define B2063_RX_BB_CTL8\t\t\tB43_LP_RADIO(0x0F9)  \n#define B2063_RX_BB_CTL9\t\t\tB43_LP_RADIO(0x0FA)  \n#define B2063_TX_RF_CTL1\t\t\tB43_LP_RADIO(0x0FB)  \n#define B2063_TX_RF_IDAC_LO_RF_I\t\tB43_LP_RADIO(0x0FC)  \n#define B2063_TX_RF_IDAC_LO_RF_Q\t\tB43_LP_RADIO(0x0FD)  \n#define B2063_TX_RF_IDAC_LO_BB_I\t\tB43_LP_RADIO(0x0FE)  \n#define B2063_TX_RF_IDAC_LO_BB_Q\t\tB43_LP_RADIO(0x0FF)  \n#define B2063_TX_RF_CTL2\t\t\tB43_LP_RADIO(0x100)  \n#define B2063_TX_RF_CTL3\t\t\tB43_LP_RADIO(0x101)  \n#define B2063_TX_RF_CTL4\t\t\tB43_LP_RADIO(0x102)  \n#define B2063_TX_RF_CTL5\t\t\tB43_LP_RADIO(0x103)  \n#define B2063_TX_RF_CTL6\t\t\tB43_LP_RADIO(0x104)  \n#define B2063_TX_RF_CTL7\t\t\tB43_LP_RADIO(0x105)  \n#define B2063_TX_RF_CTL8\t\t\tB43_LP_RADIO(0x106)  \n#define B2063_TX_RF_CTL9\t\t\tB43_LP_RADIO(0x107)  \n#define B2063_TX_RF_CTL10\t\t\tB43_LP_RADIO(0x108)  \n#define B2063_TX_RF_CTL14\t\t\tB43_LP_RADIO(0x109)  \n#define B2063_TX_RF_CTL15\t\t\tB43_LP_RADIO(0x10A)  \n#define B2063_PA_CTL1\t\t\t\tB43_LP_RADIO(0x10B)  \n#define B2063_PA_CTL2\t\t\t\tB43_LP_RADIO(0x10C)  \n#define B2063_PA_CTL3\t\t\t\tB43_LP_RADIO(0x10D)  \n#define B2063_PA_CTL4\t\t\t\tB43_LP_RADIO(0x10E)  \n#define B2063_PA_CTL5\t\t\t\tB43_LP_RADIO(0x10F)  \n#define B2063_PA_CTL6\t\t\t\tB43_LP_RADIO(0x110)  \n#define B2063_PA_CTL7\t\t\t\tB43_LP_RADIO(0x111)  \n#define B2063_PA_CTL8\t\t\t\tB43_LP_RADIO(0x112)  \n#define B2063_PA_CTL9\t\t\t\tB43_LP_RADIO(0x113)  \n#define B2063_PA_CTL10\t\t\t\tB43_LP_RADIO(0x114)  \n#define B2063_PA_CTL11\t\t\t\tB43_LP_RADIO(0x115)  \n#define B2063_PA_CTL12\t\t\t\tB43_LP_RADIO(0x116)  \n#define B2063_PA_CTL13\t\t\t\tB43_LP_RADIO(0x117)  \n#define B2063_TX_BB_CTL1\t\t\tB43_LP_RADIO(0x118)  \n#define B2063_TX_BB_CTL2\t\t\tB43_LP_RADIO(0x119)  \n#define B2063_TX_BB_CTL3\t\t\tB43_LP_RADIO(0x11A)  \n#define B2063_TX_BB_CTL4\t\t\tB43_LP_RADIO(0x11B)  \n#define B2063_GPIO_CTL1\t\t\t\tB43_LP_RADIO(0x11C)  \n#define B2063_VREG_CTL1\t\t\t\tB43_LP_RADIO(0x11D)  \n#define B2063_AMUX_CTL1\t\t\t\tB43_LP_RADIO(0x11E)  \n#define B2063_IQ_CALIB_GVAR\t\t\tB43_LP_RADIO(0x11F)  \n#define B2063_IQ_CALIB_CTL1\t\t\tB43_LP_RADIO(0x120)  \n#define B2063_IQ_CALIB_CTL2\t\t\tB43_LP_RADIO(0x121)  \n#define B2063_TEMPSENSE_CTL1\t\t\tB43_LP_RADIO(0x122)  \n#define B2063_TEMPSENSE_CTL2\t\t\tB43_LP_RADIO(0x123)  \n#define B2063_TX_RX_LOOPBACK1\t\t\tB43_LP_RADIO(0x124)  \n#define B2063_TX_RX_LOOPBACK2\t\t\tB43_LP_RADIO(0x125)  \n#define B2063_EXT_TSSI_CTL1\t\t\tB43_LP_RADIO(0x126)  \n#define B2063_EXT_TSSI_CTL2\t\t\tB43_LP_RADIO(0x127)  \n#define B2063_AFE_CTL\t\t\t\tB43_LP_RADIO(0x128)  \n\n\n\nenum b43_lpphy_txpctl_mode {\n\tB43_LPPHY_TXPCTL_UNKNOWN = 0,\n\tB43_LPPHY_TXPCTL_OFF,\t \n\tB43_LPPHY_TXPCTL_SW,\t \n\tB43_LPPHY_TXPCTL_HW,\t \n};\n\nstruct b43_phy_lp {\n\t \n\tenum b43_lpphy_txpctl_mode txpctl_mode;\n\n\t \n\tu8 tx_isolation_med_band;\n\t \n\tu8 tx_isolation_low_band;\n\t \n\tu8 tx_isolation_hi_band;\n\n\t \n\tu16 max_tx_pwr_med_band;\n\t \n\tu16 max_tx_pwr_low_band;\n\t \n\tu16 max_tx_pwr_hi_band;\n\n\t \n\t \n\tu16 tx_max_rate[15];\n\tu16 tx_max_ratel[15];\n\tu16 tx_max_rateh[15];\n\n\t \n\ts16 txpa[3], txpal[3], txpah[3];\n\n\t \n\tu8 rx_pwr_offset;\n\n\t \n\tu16 tssi_tx_count;\n\t \n\tu16 tssi_idx;  \n\t \n\tu16 tssi_npt;  \n\n\t \n\tu16 tgt_tx_freq;  \n\n\t \n\ts8 tx_pwr_idx_over;  \n\n\t \n\tu8 rssi_vf;\n\t \n\tu8 rssi_vc;\n\t \n\tu8 rssi_gs;\n\n\t \n\tu8 rc_cap;\n\t \n\tu8 bx_arch;\n\n\t \n\tu8 full_calib_chan;\n\n\t \n\tbool tx_iqloc_best_coeffs_valid;\n\tu8 tx_iqloc_best_coeffs[11];\n\n\t \n\tu16 dig_flt_state[9];\n\n\tbool crs_usr_disable, crs_sys_disable;\n\n\tunsigned int pdiv;\n\n\t \n\tu8 channel;\n\n\t \n\tint antenna;\n\n\t \n\tint tx_tone_freq;\n};\n\nenum tssi_mux_mode {\n\tTSSI_MUX_PREPA,\n\tTSSI_MUX_POSTPA,\n\tTSSI_MUX_EXT,\n};\n\nstruct b43_phy_operations;\nextern const struct b43_phy_operations b43_phyops_lp;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}