Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/alex/workspace/projects/r13/bel_projects/modules/pll/arria10/dmtd_pll10/dmtd_pll10.qsys --synthesis=VERILOG --output-directory=/home/alex/workspace/projects/r13/bel_projects/modules/pll/arria10/dmtd_pll10/dmtd_pll10 --family="Arria 10" --part=10AS066N3F40E2SG
Progress: Loading dmtd_pll10/dmtd_pll10.qsys
Progress: Reading input file
Progress: Adding iopll_0 [altera_iopll 16.0]
Progress: Parameterizing module iopll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: dmtd_pll10.iopll_0: Able to implement PLL with user settings
Info: dmtd_pll10: "Transforming system: dmtd_pll10"
Info: dmtd_pll10: Running transform generation_view_transform
Info: dmtd_pll10: Running transform generation_view_transform took 0.000s
Info: iopll_0: Running transform generation_view_transform
Info: iopll_0: Running transform generation_view_transform took 0.001s
Info: dmtd_pll10: Running transform merlin_avalon_transform
Info: dmtd_pll10: Running transform merlin_avalon_transform took 0.210s
Info: dmtd_pll10: "Naming system components in system: dmtd_pll10"
Info: dmtd_pll10: "Processing generation queue"
Info: dmtd_pll10: "Generating: dmtd_pll10"
Info: dmtd_pll10: "Generating: dmtd_pll10_altera_iopll_160_fd67bvy"
Info: dmtd_pll10: Done "dmtd_pll10" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
