Welcome to the C S 429 System Emulator

Author: [1m[31mReference Implementation[0m
Run begun at Thu Apr 20 14:03:33 2023



Pipeline state at end of cycle 0:
F: EOR   [PC, insn_bits] = [0040010C,  CA010021], seq_succ_PC: 0x400110, pred_PC: 0x400110, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 1:
F: ADD   [PC, insn_bits] = [00400110,  910003E1], seq_succ_PC: 0x400114, pred_PC: 0x400114, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 2:
F: MOVZ  [PC, insn_bits] = [00400114,  D2800207], seq_succ_PC: 0x400118, pred_PC: 0x400118, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFFF8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 3:
F: SUBS  [PC, insn_bits] = [00400118,  EB070021], seq_succ_PC: 0x40011C, pred_PC: 0x40011C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFFF8, 0x7FFFFFFF8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 4:
F: EOR   [PC, insn_bits] = [0040011C,  CA020042], seq_succ_PC: 0x400120, pred_PC: 0x400120, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFFF8, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFFF8, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 5:
F: MOVZ  [PC, insn_bits] = [00400120,  D2800367], seq_succ_PC: 0x400124, pred_PC: 0x400124, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFFE8, 0x7FFFFFFF8, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFFF8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffff8



Pipeline state at end of cycle 6:
F: ADDS  [PC, insn_bits] = [00400124,  AB070042], seq_succ_PC: 0x400128, pred_PC: 0x400128, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1B], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFFE8, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 7:
F: EOR   [PC, insn_bits] = [00400128,  CA030063], seq_succ_PC: 0x40012C, pred_PC: 0x40012C, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x1B, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1B, 0x0, 0x0, 0x1B, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFFE8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffe8



Pipeline state at end of cycle 8:
F: ADD   [PC, insn_bits] = [0040012C,  91000463], seq_succ_PC: 0x400130, pred_PC: 0x400130, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x1B, 0x0, 0x1B, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1B, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 9:
F: MOVZ  [PC, insn_bits] = [00400130,  D2800207], seq_succ_PC: 0x400134, pred_PC: 0x400134, status: AOK
D: ADD   [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x1B, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x1B, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1b



Pipeline state at end of cycle 10:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X2, 0x1B, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1b



Pipeline state at end of cycle 11:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x1, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x1, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X3, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 12:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFE6, 0x1, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0x1, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 13:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFE6, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 14:
F: STUR  [PC, insn_bits] = [00400154,  F8000023], seq_succ_PC: 0x400140, pred_PC: 0x400140, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xFFFFFFFFFFFFFFE6, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xffffffffffffffe6



Pipeline state at end of cycle 15:
F: ADD   [PC, insn_bits] = [00400140,  91000463], seq_succ_PC: 0x400144, pred_PC: 0x400144, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFFE8, 0x1, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 16:
F: SUBS  [PC, insn_bits] = [00400144,  EB070021], seq_succ_PC: 0x400148, pred_PC: 0x400148, status: AOK
D: ADD   [val_a, val_b, imm] = [0x1, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFE8, 0x7FFFFFFE8, 0x1, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 17:
F: B     [PC, insn_bits] = [00400148,  17FFFFFB], seq_succ_PC: 0x40014C, pred_PC: 0x400134, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFFE8, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x2, 0x1, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFFE8, 0x1, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 18:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x3FFFFFB], alu_op: PASS_A_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFFD8, 0x7FFFFFFE8, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x2, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X3, 0x7FFFFFFE8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffffe8



Pipeline state at end of cycle 19:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x2, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3FFFFFB, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFFD8, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0x2, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2



Pipeline state at end of cycle 20:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFE7, 0x2, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFFD8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffd8



Pipeline state at end of cycle 21:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFE7, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 22:
F: STUR  [PC, insn_bits] = [00400154,  F8000023], seq_succ_PC: 0x400140, pred_PC: 0x400140, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xFFFFFFFFFFFFFFE7, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xffffffffffffffe7



Pipeline state at end of cycle 23:
F: ADD   [PC, insn_bits] = [00400140,  91000463], seq_succ_PC: 0x400144, pred_PC: 0x400144, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFFD8, 0x2, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 24:
F: SUBS  [PC, insn_bits] = [00400144,  EB070021], seq_succ_PC: 0x400148, pred_PC: 0x400148, status: AOK
D: ADD   [val_a, val_b, imm] = [0x2, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFD8, 0x7FFFFFFD8, 0x2, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 25:
F: B     [PC, insn_bits] = [00400148,  17FFFFFB], seq_succ_PC: 0x40014C, pred_PC: 0x400134, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFFD8, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x3, 0x2, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFFD8, 0x2, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 26:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x3FFFFFB], alu_op: PASS_A_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFFC8, 0x7FFFFFFD8, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x3, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X3, 0x7FFFFFFD8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffffd8



Pipeline state at end of cycle 27:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x3, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3FFFFFB, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFFC8, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0x3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 28:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFE8, 0x3, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFFC8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffc8



Pipeline state at end of cycle 29:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFE8, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 30:
F: STUR  [PC, insn_bits] = [00400154,  F8000023], seq_succ_PC: 0x400140, pred_PC: 0x400140, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xFFFFFFFFFFFFFFE8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xffffffffffffffe8



Pipeline state at end of cycle 31:
F: ADD   [PC, insn_bits] = [00400140,  91000463], seq_succ_PC: 0x400144, pred_PC: 0x400144, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFFC8, 0x3, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 32:
F: SUBS  [PC, insn_bits] = [00400144,  EB070021], seq_succ_PC: 0x400148, pred_PC: 0x400148, status: AOK
D: ADD   [val_a, val_b, imm] = [0x3, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFC8, 0x7FFFFFFC8, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 33:
F: B     [PC, insn_bits] = [00400148,  17FFFFFB], seq_succ_PC: 0x40014C, pred_PC: 0x400134, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFFC8, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x4, 0x3, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFFC8, 0x3, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 34:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x3FFFFFB], alu_op: PASS_A_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFFB8, 0x7FFFFFFC8, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x4, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X3, 0x7FFFFFFC8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffffc8



Pipeline state at end of cycle 35:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x4, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3FFFFFB, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFFB8, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0x4, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x4



Pipeline state at end of cycle 36:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFE9, 0x4, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFFB8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffb8



Pipeline state at end of cycle 37:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFE9, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 38:
F: STUR  [PC, insn_bits] = [00400154,  F8000023], seq_succ_PC: 0x400140, pred_PC: 0x400140, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xFFFFFFFFFFFFFFE9, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xffffffffffffffe9



Pipeline state at end of cycle 39:
F: ADD   [PC, insn_bits] = [00400140,  91000463], seq_succ_PC: 0x400144, pred_PC: 0x400144, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFFB8, 0x4, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 40:
F: SUBS  [PC, insn_bits] = [00400144,  EB070021], seq_succ_PC: 0x400148, pred_PC: 0x400148, status: AOK
D: ADD   [val_a, val_b, imm] = [0x4, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFB8, 0x7FFFFFFB8, 0x4, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 41:
F: B     [PC, insn_bits] = [00400148,  17FFFFFB], seq_succ_PC: 0x40014C, pred_PC: 0x400134, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFFB8, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x5, 0x4, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFFB8, 0x4, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 42:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x3FFFFFB], alu_op: PASS_A_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFFA8, 0x7FFFFFFB8, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x5, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X3, 0x7FFFFFFB8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffffb8



Pipeline state at end of cycle 43:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x5, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3FFFFFB, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFFA8, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0x5, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x5



Pipeline state at end of cycle 44:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFEA, 0x5, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFFA8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffa8



Pipeline state at end of cycle 45:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFEA, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 46:
F: STUR  [PC, insn_bits] = [00400154,  F8000023], seq_succ_PC: 0x400140, pred_PC: 0x400140, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xFFFFFFFFFFFFFFEA, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xffffffffffffffea



Pipeline state at end of cycle 47:
F: ADD   [PC, insn_bits] = [00400140,  91000463], seq_succ_PC: 0x400144, pred_PC: 0x400144, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFFA8, 0x5, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 48:
F: SUBS  [PC, insn_bits] = [00400144,  EB070021], seq_succ_PC: 0x400148, pred_PC: 0x400148, status: AOK
D: ADD   [val_a, val_b, imm] = [0x5, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFA8, 0x7FFFFFFA8, 0x5, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 49:
F: B     [PC, insn_bits] = [00400148,  17FFFFFB], seq_succ_PC: 0x40014C, pred_PC: 0x400134, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFFA8, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x6, 0x5, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFFA8, 0x5, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 50:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x3FFFFFB], alu_op: PASS_A_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFF98, 0x7FFFFFFA8, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x6, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X3, 0x7FFFFFFA8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffffa8



Pipeline state at end of cycle 51:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x6, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3FFFFFB, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFF98, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0x6, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x6



Pipeline state at end of cycle 52:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFEB, 0x6, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFF98, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff98



Pipeline state at end of cycle 53:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFEB, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 54:
F: STUR  [PC, insn_bits] = [00400154,  F8000023], seq_succ_PC: 0x400140, pred_PC: 0x400140, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xFFFFFFFFFFFFFFEB, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xffffffffffffffeb



Pipeline state at end of cycle 55:
F: ADD   [PC, insn_bits] = [00400140,  91000463], seq_succ_PC: 0x400144, pred_PC: 0x400144, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF98, 0x6, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 56:
F: SUBS  [PC, insn_bits] = [00400144,  EB070021], seq_succ_PC: 0x400148, pred_PC: 0x400148, status: AOK
D: ADD   [val_a, val_b, imm] = [0x6, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF98, 0x7FFFFFF98, 0x6, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 57:
F: B     [PC, insn_bits] = [00400148,  17FFFFFB], seq_succ_PC: 0x40014C, pred_PC: 0x400134, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFF98, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7, 0x6, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF98, 0x6, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 58:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x3FFFFFB], alu_op: PASS_A_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFF88, 0x7FFFFFF98, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x7, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X3, 0x7FFFFFF98, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff98



Pipeline state at end of cycle 59:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3FFFFFB, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFF88, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0x7, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7



Pipeline state at end of cycle 60:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFEC, 0x7, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFF88, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff88



Pipeline state at end of cycle 61:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFEC, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 62:
F: STUR  [PC, insn_bits] = [00400154,  F8000023], seq_succ_PC: 0x400140, pred_PC: 0x400140, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xFFFFFFFFFFFFFFEC, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xffffffffffffffec



Pipeline state at end of cycle 63:
F: ADD   [PC, insn_bits] = [00400140,  91000463], seq_succ_PC: 0x400144, pred_PC: 0x400144, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF88, 0x7, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 64:
F: SUBS  [PC, insn_bits] = [00400144,  EB070021], seq_succ_PC: 0x400148, pred_PC: 0x400148, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF88, 0x7FFFFFF88, 0x7, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 65:
F: B     [PC, insn_bits] = [00400148,  17FFFFFB], seq_succ_PC: 0x40014C, pred_PC: 0x400134, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFF88, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x8, 0x7, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF88, 0x7, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 66:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x3FFFFFB], alu_op: PASS_A_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFF78, 0x7FFFFFF88, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x8, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X3, 0x7FFFFFF88, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff88



Pipeline state at end of cycle 67:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x8, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3FFFFFB, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFF78, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0x8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8



Pipeline state at end of cycle 68:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFED, 0x8, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFF78, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff78



Pipeline state at end of cycle 69:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFED, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 70:
F: STUR  [PC, insn_bits] = [00400154,  F8000023], seq_succ_PC: 0x400140, pred_PC: 0x400140, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xFFFFFFFFFFFFFFED, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xffffffffffffffed



Pipeline state at end of cycle 71:
F: ADD   [PC, insn_bits] = [00400140,  91000463], seq_succ_PC: 0x400144, pred_PC: 0x400144, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF78, 0x8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 72:
F: SUBS  [PC, insn_bits] = [00400144,  EB070021], seq_succ_PC: 0x400148, pred_PC: 0x400148, status: AOK
D: ADD   [val_a, val_b, imm] = [0x8, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF78, 0x7FFFFFF78, 0x8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 73:
F: B     [PC, insn_bits] = [00400148,  17FFFFFB], seq_succ_PC: 0x40014C, pred_PC: 0x400134, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFF78, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x9, 0x8, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF78, 0x8, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 74:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x3FFFFFB], alu_op: PASS_A_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFF68, 0x7FFFFFF78, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x9, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X3, 0x7FFFFFF78, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff78



Pipeline state at end of cycle 75:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x9, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3FFFFFB, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFF68, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0x9, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x9



Pipeline state at end of cycle 76:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFEE, 0x9, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFF68, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff68



Pipeline state at end of cycle 77:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFEE, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 78:
F: STUR  [PC, insn_bits] = [00400154,  F8000023], seq_succ_PC: 0x400140, pred_PC: 0x400140, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xFFFFFFFFFFFFFFEE, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xffffffffffffffee



Pipeline state at end of cycle 79:
F: ADD   [PC, insn_bits] = [00400140,  91000463], seq_succ_PC: 0x400144, pred_PC: 0x400144, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF68, 0x9, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 80:
F: SUBS  [PC, insn_bits] = [00400144,  EB070021], seq_succ_PC: 0x400148, pred_PC: 0x400148, status: AOK
D: ADD   [val_a, val_b, imm] = [0x9, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF68, 0x7FFFFFF68, 0x9, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 81:
F: B     [PC, insn_bits] = [00400148,  17FFFFFB], seq_succ_PC: 0x40014C, pred_PC: 0x400134, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFF68, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0xA, 0x9, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF68, 0x9, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 82:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x3FFFFFB], alu_op: PASS_A_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFF58, 0x7FFFFFF68, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0xA, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X3, 0x7FFFFFF68, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff68



Pipeline state at end of cycle 83:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xA, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3FFFFFB, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFF58, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0xA, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xa



Pipeline state at end of cycle 84:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFEF, 0xA, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFF58, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff58



Pipeline state at end of cycle 85:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFEF, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 86:
F: STUR  [PC, insn_bits] = [00400154,  F8000023], seq_succ_PC: 0x400140, pred_PC: 0x400140, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xFFFFFFFFFFFFFFEF, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xffffffffffffffef



Pipeline state at end of cycle 87:
F: ADD   [PC, insn_bits] = [00400140,  91000463], seq_succ_PC: 0x400144, pred_PC: 0x400144, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF58, 0xA, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 88:
F: SUBS  [PC, insn_bits] = [00400144,  EB070021], seq_succ_PC: 0x400148, pred_PC: 0x400148, status: AOK
D: ADD   [val_a, val_b, imm] = [0xA, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF58, 0x7FFFFFF58, 0xA, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 89:
F: B     [PC, insn_bits] = [00400148,  17FFFFFB], seq_succ_PC: 0x40014C, pred_PC: 0x400134, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFF58, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0xB, 0xA, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF58, 0xA, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 90:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x3FFFFFB], alu_op: PASS_A_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFF48, 0x7FFFFFF58, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0xB, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X3, 0x7FFFFFF58, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff58



Pipeline state at end of cycle 91:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xB, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3FFFFFB, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFF48, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0xB, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xb



Pipeline state at end of cycle 92:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFF0, 0xB, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFF48, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff48



Pipeline state at end of cycle 93:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFF0, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 94:
F: STUR  [PC, insn_bits] = [00400154,  F8000023], seq_succ_PC: 0x400140, pred_PC: 0x400140, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xFFFFFFFFFFFFFFF0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xfffffffffffffff0



Pipeline state at end of cycle 95:
F: ADD   [PC, insn_bits] = [00400140,  91000463], seq_succ_PC: 0x400144, pred_PC: 0x400144, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF48, 0xB, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 96:
F: SUBS  [PC, insn_bits] = [00400144,  EB070021], seq_succ_PC: 0x400148, pred_PC: 0x400148, status: AOK
D: ADD   [val_a, val_b, imm] = [0xB, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF48, 0x7FFFFFF48, 0xB, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 97:
F: B     [PC, insn_bits] = [00400148,  17FFFFFB], seq_succ_PC: 0x40014C, pred_PC: 0x400134, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFF48, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0xC, 0xB, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF48, 0xB, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 98:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x3FFFFFB], alu_op: PASS_A_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFF38, 0x7FFFFFF48, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0xC, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X3, 0x7FFFFFF48, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff48



Pipeline state at end of cycle 99:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xC, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3FFFFFB, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFF38, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0xC, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xc



Pipeline state at end of cycle 100:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFF1, 0xC, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFF38, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff38



Pipeline state at end of cycle 101:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFF1, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 102:
F: STUR  [PC, insn_bits] = [00400154,  F8000023], seq_succ_PC: 0x400140, pred_PC: 0x400140, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xFFFFFFFFFFFFFFF1, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xfffffffffffffff1



Pipeline state at end of cycle 103:
F: ADD   [PC, insn_bits] = [00400140,  91000463], seq_succ_PC: 0x400144, pred_PC: 0x400144, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF38, 0xC, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 104:
F: SUBS  [PC, insn_bits] = [00400144,  EB070021], seq_succ_PC: 0x400148, pred_PC: 0x400148, status: AOK
D: ADD   [val_a, val_b, imm] = [0xC, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF38, 0x7FFFFFF38, 0xC, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 105:
F: B     [PC, insn_bits] = [00400148,  17FFFFFB], seq_succ_PC: 0x40014C, pred_PC: 0x400134, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFF38, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0xD, 0xC, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF38, 0xC, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 106:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x3FFFFFB], alu_op: PASS_A_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFF28, 0x7FFFFFF38, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0xD, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X3, 0x7FFFFFF38, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff38



Pipeline state at end of cycle 107:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xD, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3FFFFFB, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFF28, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0xD, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xd



Pipeline state at end of cycle 108:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFF2, 0xD, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFF28, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff28



Pipeline state at end of cycle 109:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFF2, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 110:
F: STUR  [PC, insn_bits] = [00400154,  F8000023], seq_succ_PC: 0x400140, pred_PC: 0x400140, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xFFFFFFFFFFFFFFF2, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xfffffffffffffff2



Pipeline state at end of cycle 111:
F: ADD   [PC, insn_bits] = [00400140,  91000463], seq_succ_PC: 0x400144, pred_PC: 0x400144, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF28, 0xD, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 112:
F: SUBS  [PC, insn_bits] = [00400144,  EB070021], seq_succ_PC: 0x400148, pred_PC: 0x400148, status: AOK
D: ADD   [val_a, val_b, imm] = [0xD, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF28, 0x7FFFFFF28, 0xD, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 113:
F: B     [PC, insn_bits] = [00400148,  17FFFFFB], seq_succ_PC: 0x40014C, pred_PC: 0x400134, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFF28, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0xE, 0xD, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF28, 0xD, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 114:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x3FFFFFB], alu_op: PASS_A_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFF18, 0x7FFFFFF28, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0xE, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X3, 0x7FFFFFF28, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff28



Pipeline state at end of cycle 115:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xE, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3FFFFFB, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFF18, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0xE, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xe



Pipeline state at end of cycle 116:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFF3, 0xE, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFF18, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff18



Pipeline state at end of cycle 117:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFF3, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 118:
F: STUR  [PC, insn_bits] = [00400154,  F8000023], seq_succ_PC: 0x400140, pred_PC: 0x400140, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xFFFFFFFFFFFFFFF3, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xfffffffffffffff3



Pipeline state at end of cycle 119:
F: ADD   [PC, insn_bits] = [00400140,  91000463], seq_succ_PC: 0x400144, pred_PC: 0x400144, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF18, 0xE, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 120:
F: SUBS  [PC, insn_bits] = [00400144,  EB070021], seq_succ_PC: 0x400148, pred_PC: 0x400148, status: AOK
D: ADD   [val_a, val_b, imm] = [0xE, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF18, 0x7FFFFFF18, 0xE, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 121:
F: B     [PC, insn_bits] = [00400148,  17FFFFFB], seq_succ_PC: 0x40014C, pred_PC: 0x400134, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFF18, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0xF, 0xE, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF18, 0xE, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 122:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x3FFFFFB], alu_op: PASS_A_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFF08, 0x7FFFFFF18, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0xF, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X3, 0x7FFFFFF18, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff18



Pipeline state at end of cycle 123:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xF, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3FFFFFB, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFF08, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0xF, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xf



Pipeline state at end of cycle 124:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFF4, 0xF, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFF08, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff08



Pipeline state at end of cycle 125:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFF4, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 126:
F: STUR  [PC, insn_bits] = [00400154,  F8000023], seq_succ_PC: 0x400140, pred_PC: 0x400140, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xFFFFFFFFFFFFFFF4, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xfffffffffffffff4



Pipeline state at end of cycle 127:
F: ADD   [PC, insn_bits] = [00400140,  91000463], seq_succ_PC: 0x400144, pred_PC: 0x400144, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFF08, 0xF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 128:
F: SUBS  [PC, insn_bits] = [00400144,  EB070021], seq_succ_PC: 0x400148, pred_PC: 0x400148, status: AOK
D: ADD   [val_a, val_b, imm] = [0xF, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF08, 0x7FFFFFF08, 0xF, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 129:
F: B     [PC, insn_bits] = [00400148,  17FFFFFB], seq_succ_PC: 0x40014C, pred_PC: 0x400134, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFF08, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x10, 0xF, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFF08, 0xF, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 130:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x3FFFFFB], alu_op: PASS_A_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFF08, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x10, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X3, 0x7FFFFFF08, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7ffffff08



Pipeline state at end of cycle 131:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x10, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3FFFFFB, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0x10, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 132:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFF5, 0x10, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFEF8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 133:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFF5, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 134:
F: STUR  [PC, insn_bits] = [00400154,  F8000023], seq_succ_PC: 0x400140, pred_PC: 0x400140, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xFFFFFFFFFFFFFFF5, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xfffffffffffffff5



Pipeline state at end of cycle 135:
F: ADD   [PC, insn_bits] = [00400140,  91000463], seq_succ_PC: 0x400144, pred_PC: 0x400144, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFEF8, 0x10, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 136:
F: SUBS  [PC, insn_bits] = [00400144,  EB070021], seq_succ_PC: 0x400148, pred_PC: 0x400148, status: AOK
D: ADD   [val_a, val_b, imm] = [0x10, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x10, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 137:
F: B     [PC, insn_bits] = [00400148,  17FFFFFB], seq_succ_PC: 0x40014C, pred_PC: 0x400134, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFEF8, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x11, 0x10, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 138:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x3FFFFFB], alu_op: PASS_A_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFEE8, 0x7FFFFFEF8, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x11, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X3, 0x7FFFFFEF8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffef8



Pipeline state at end of cycle 139:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x11, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3FFFFFB, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFEE8, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0x11, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x11



Pipeline state at end of cycle 140:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFF6, 0x11, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFEE8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffee8



Pipeline state at end of cycle 141:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFF6, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 142:
F: STUR  [PC, insn_bits] = [00400154,  F8000023], seq_succ_PC: 0x400140, pred_PC: 0x400140, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xFFFFFFFFFFFFFFF6, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xfffffffffffffff6



Pipeline state at end of cycle 143:
F: ADD   [PC, insn_bits] = [00400140,  91000463], seq_succ_PC: 0x400144, pred_PC: 0x400144, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFEE8, 0x11, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 144:
F: SUBS  [PC, insn_bits] = [00400144,  EB070021], seq_succ_PC: 0x400148, pred_PC: 0x400148, status: AOK
D: ADD   [val_a, val_b, imm] = [0x11, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFEE8, 0x7FFFFFEE8, 0x11, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 145:
F: B     [PC, insn_bits] = [00400148,  17FFFFFB], seq_succ_PC: 0x40014C, pred_PC: 0x400134, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFEE8, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x12, 0x11, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFEE8, 0x11, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 146:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x3FFFFFB], alu_op: PASS_A_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFED8, 0x7FFFFFEE8, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x12, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X3, 0x7FFFFFEE8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffee8



Pipeline state at end of cycle 147:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x12, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3FFFFFB, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFED8, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0x12, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x12



Pipeline state at end of cycle 148:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFF7, 0x12, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFED8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffed8



Pipeline state at end of cycle 149:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFF7, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 150:
F: STUR  [PC, insn_bits] = [00400154,  F8000023], seq_succ_PC: 0x400140, pred_PC: 0x400140, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xFFFFFFFFFFFFFFF7, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xfffffffffffffff7



Pipeline state at end of cycle 151:
F: ADD   [PC, insn_bits] = [00400140,  91000463], seq_succ_PC: 0x400144, pred_PC: 0x400144, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFED8, 0x12, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 152:
F: SUBS  [PC, insn_bits] = [00400144,  EB070021], seq_succ_PC: 0x400148, pred_PC: 0x400148, status: AOK
D: ADD   [val_a, val_b, imm] = [0x12, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFED8, 0x7FFFFFED8, 0x12, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 153:
F: B     [PC, insn_bits] = [00400148,  17FFFFFB], seq_succ_PC: 0x40014C, pred_PC: 0x400134, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFED8, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x13, 0x12, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFED8, 0x12, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 154:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x3FFFFFB], alu_op: PASS_A_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFEC8, 0x7FFFFFED8, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x13, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X3, 0x7FFFFFED8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffed8



Pipeline state at end of cycle 155:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x13, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3FFFFFB, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFEC8, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0x13, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x13



Pipeline state at end of cycle 156:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFF8, 0x13, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFEC8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffec8



Pipeline state at end of cycle 157:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFF8, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 158:
F: STUR  [PC, insn_bits] = [00400154,  F8000023], seq_succ_PC: 0x400140, pred_PC: 0x400140, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xFFFFFFFFFFFFFFF8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xfffffffffffffff8



Pipeline state at end of cycle 159:
F: ADD   [PC, insn_bits] = [00400140,  91000463], seq_succ_PC: 0x400144, pred_PC: 0x400144, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFEC8, 0x13, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 160:
F: SUBS  [PC, insn_bits] = [00400144,  EB070021], seq_succ_PC: 0x400148, pred_PC: 0x400148, status: AOK
D: ADD   [val_a, val_b, imm] = [0x13, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFEC8, 0x7FFFFFEC8, 0x13, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 161:
F: B     [PC, insn_bits] = [00400148,  17FFFFFB], seq_succ_PC: 0x40014C, pred_PC: 0x400134, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFEC8, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x14, 0x13, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFEC8, 0x13, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 162:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x3FFFFFB], alu_op: PASS_A_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFEB8, 0x7FFFFFEC8, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x14, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X3, 0x7FFFFFEC8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffec8



Pipeline state at end of cycle 163:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x14, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3FFFFFB, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFEB8, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0x14, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x14



Pipeline state at end of cycle 164:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFF9, 0x14, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFEB8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffeb8



Pipeline state at end of cycle 165:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFF9, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 166:
F: STUR  [PC, insn_bits] = [00400154,  F8000023], seq_succ_PC: 0x400140, pred_PC: 0x400140, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xFFFFFFFFFFFFFFF9, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xfffffffffffffff9



Pipeline state at end of cycle 167:
F: ADD   [PC, insn_bits] = [00400140,  91000463], seq_succ_PC: 0x400144, pred_PC: 0x400144, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFEB8, 0x14, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 168:
F: SUBS  [PC, insn_bits] = [00400144,  EB070021], seq_succ_PC: 0x400148, pred_PC: 0x400148, status: AOK
D: ADD   [val_a, val_b, imm] = [0x14, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFEB8, 0x7FFFFFEB8, 0x14, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 169:
F: B     [PC, insn_bits] = [00400148,  17FFFFFB], seq_succ_PC: 0x40014C, pred_PC: 0x400134, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFEB8, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x15, 0x14, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFEB8, 0x14, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 170:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x3FFFFFB], alu_op: PASS_A_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFEA8, 0x7FFFFFEB8, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x15, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X3, 0x7FFFFFEB8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffeb8



Pipeline state at end of cycle 171:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x15, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3FFFFFB, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFEA8, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0x15, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x15



Pipeline state at end of cycle 172:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFFA, 0x15, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFEA8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffea8



Pipeline state at end of cycle 173:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFFA, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 174:
F: STUR  [PC, insn_bits] = [00400154,  F8000023], seq_succ_PC: 0x400140, pred_PC: 0x400140, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xFFFFFFFFFFFFFFFA, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xfffffffffffffffa



Pipeline state at end of cycle 175:
F: ADD   [PC, insn_bits] = [00400140,  91000463], seq_succ_PC: 0x400144, pred_PC: 0x400144, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFEA8, 0x15, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 176:
F: SUBS  [PC, insn_bits] = [00400144,  EB070021], seq_succ_PC: 0x400148, pred_PC: 0x400148, status: AOK
D: ADD   [val_a, val_b, imm] = [0x15, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFEA8, 0x7FFFFFEA8, 0x15, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 177:
F: B     [PC, insn_bits] = [00400148,  17FFFFFB], seq_succ_PC: 0x40014C, pred_PC: 0x400134, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFEA8, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x16, 0x15, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFEA8, 0x15, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 178:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x3FFFFFB], alu_op: PASS_A_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFE98, 0x7FFFFFEA8, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x16, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X3, 0x7FFFFFEA8, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffea8



Pipeline state at end of cycle 179:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x16, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3FFFFFB, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFE98, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0x16, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x16



Pipeline state at end of cycle 180:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFFB, 0x16, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFE98, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffe98



Pipeline state at end of cycle 181:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFFB, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 182:
F: STUR  [PC, insn_bits] = [00400154,  F8000023], seq_succ_PC: 0x400140, pred_PC: 0x400140, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xFFFFFFFFFFFFFFFB, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xfffffffffffffffb



Pipeline state at end of cycle 183:
F: ADD   [PC, insn_bits] = [00400140,  91000463], seq_succ_PC: 0x400144, pred_PC: 0x400144, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFE98, 0x16, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 184:
F: SUBS  [PC, insn_bits] = [00400144,  EB070021], seq_succ_PC: 0x400148, pred_PC: 0x400148, status: AOK
D: ADD   [val_a, val_b, imm] = [0x16, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFE98, 0x7FFFFFE98, 0x16, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 185:
F: B     [PC, insn_bits] = [00400148,  17FFFFFB], seq_succ_PC: 0x40014C, pred_PC: 0x400134, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFE98, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x17, 0x16, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFE98, 0x16, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 186:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x3FFFFFB], alu_op: PASS_A_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFE88, 0x7FFFFFE98, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x17, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X3, 0x7FFFFFE98, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffe98



Pipeline state at end of cycle 187:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x17, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3FFFFFB, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFE88, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0x17, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x17



Pipeline state at end of cycle 188:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFFC, 0x17, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFE88, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffe88



Pipeline state at end of cycle 189:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFFC, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 190:
F: STUR  [PC, insn_bits] = [00400154,  F8000023], seq_succ_PC: 0x400140, pred_PC: 0x400140, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xFFFFFFFFFFFFFFFC, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xfffffffffffffffc



Pipeline state at end of cycle 191:
F: ADD   [PC, insn_bits] = [00400140,  91000463], seq_succ_PC: 0x400144, pred_PC: 0x400144, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFE88, 0x17, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 192:
F: SUBS  [PC, insn_bits] = [00400144,  EB070021], seq_succ_PC: 0x400148, pred_PC: 0x400148, status: AOK
D: ADD   [val_a, val_b, imm] = [0x17, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFE88, 0x7FFFFFE88, 0x17, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 193:
F: B     [PC, insn_bits] = [00400148,  17FFFFFB], seq_succ_PC: 0x40014C, pred_PC: 0x400134, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFE88, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x18, 0x17, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFE88, 0x17, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 194:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x3FFFFFB], alu_op: PASS_A_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFE78, 0x7FFFFFE88, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x18, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X3, 0x7FFFFFE88, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffe88



Pipeline state at end of cycle 195:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x18, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3FFFFFB, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFE78, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0x18, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x18



Pipeline state at end of cycle 196:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFFD, 0x18, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFE78, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffe78



Pipeline state at end of cycle 197:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFFD, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 198:
F: STUR  [PC, insn_bits] = [00400154,  F8000023], seq_succ_PC: 0x400140, pred_PC: 0x400140, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xFFFFFFFFFFFFFFFD, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xfffffffffffffffd



Pipeline state at end of cycle 199:
F: ADD   [PC, insn_bits] = [00400140,  91000463], seq_succ_PC: 0x400144, pred_PC: 0x400144, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFE78, 0x18, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 200:
F: SUBS  [PC, insn_bits] = [00400144,  EB070021], seq_succ_PC: 0x400148, pred_PC: 0x400148, status: AOK
D: ADD   [val_a, val_b, imm] = [0x18, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFE78, 0x7FFFFFE78, 0x18, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 201:
F: B     [PC, insn_bits] = [00400148,  17FFFFFB], seq_succ_PC: 0x40014C, pred_PC: 0x400134, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFE78, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x19, 0x18, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFE78, 0x18, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 202:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x3FFFFFB], alu_op: PASS_A_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFE68, 0x7FFFFFE78, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x19, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X3, 0x7FFFFFE78, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffe78



Pipeline state at end of cycle 203:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x19, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3FFFFFB, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFE68, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0x19, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x19



Pipeline state at end of cycle 204:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFFE, 0x19, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFE68, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffe68



Pipeline state at end of cycle 205:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFFE, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 206:
F: STUR  [PC, insn_bits] = [00400154,  F8000023], seq_succ_PC: 0x400140, pred_PC: 0x400140, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xFFFFFFFFFFFFFFFE, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xfffffffffffffffe



Pipeline state at end of cycle 207:
F: ADD   [PC, insn_bits] = [00400140,  91000463], seq_succ_PC: 0x400144, pred_PC: 0x400144, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFE68, 0x19, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 208:
F: SUBS  [PC, insn_bits] = [00400144,  EB070021], seq_succ_PC: 0x400148, pred_PC: 0x400148, status: AOK
D: ADD   [val_a, val_b, imm] = [0x19, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFE68, 0x7FFFFFE68, 0x19, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 209:
F: B     [PC, insn_bits] = [00400148,  17FFFFFB], seq_succ_PC: 0x40014C, pred_PC: 0x400134, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFE68, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x1A, 0x19, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFE68, 0x19, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 210:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x3FFFFFB], alu_op: PASS_A_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFE58, 0x7FFFFFE68, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x1A, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X3, 0x7FFFFFE68, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffe68



Pipeline state at end of cycle 211:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x1A, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3FFFFFB, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFE58, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0x1A, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1a



Pipeline state at end of cycle 212:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFFF, 0x1A, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFE58, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffe58



Pipeline state at end of cycle 213:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFFF, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 214:
F: STUR  [PC, insn_bits] = [00400154,  F8000023], seq_succ_PC: 0x400140, pred_PC: 0x400140, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xFFFFFFFFFFFFFFFF, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xffffffffffffffff



Pipeline state at end of cycle 215:
F: ADD   [PC, insn_bits] = [00400140,  91000463], seq_succ_PC: 0x400144, pred_PC: 0x400144, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFE58, 0x1A, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 216:
F: SUBS  [PC, insn_bits] = [00400144,  EB070021], seq_succ_PC: 0x400148, pred_PC: 0x400148, status: AOK
D: ADD   [val_a, val_b, imm] = [0x1A, 0x0, 0x1], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFE58, 0x7FFFFFE58, 0x1A, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 217:
F: B     [PC, insn_bits] = [00400148,  17FFFFFB], seq_succ_PC: 0x40014C, pred_PC: 0x400134, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFE58, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x1B, 0x1A, 0x0, 0x1, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFE58, 0x1A, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 218:
F: SUBS  [PC, insn_bits] = [00400134,  EB020064], seq_succ_PC: 0x400138, pred_PC: 0x400138, status: AOK
D: B     [val_a, val_b, imm] = [0x0, 0x0, 0x3FFFFFB], alu_op: PASS_A_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFE48, 0x7FFFFFE58, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: ADD   [val_ex, val_b, val_mem] = [0x1B, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X3, 0x7FFFFFE58, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffe58



Pipeline state at end of cycle 219:
F: B.cond [PC, insn_bits] = [00400138,  540000A0], seq_succ_PC: 0x40013C, pred_PC: 0x40014C, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x1B, 0x1B, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B     [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x3FFFFFB, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFE48, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X3, 0x1B, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1b



Pipeline state at end of cycle 220:
F: EOR   [PC, insn_bits] = [0040014C,  CA000000], seq_succ_PC: 0x400150, pred_PC: 0x400150, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x0, 0x1B, 0x1B, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: B     [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X1, 0x7FFFFFE48, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffe48



Pipeline state at end of cycle 221:
F: EOR   [PC, insn_bits] = [00400150,  CA020042], seq_succ_PC: 0x400154, pred_PC: 0x400154, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x0, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B     [dst, val_ex, val_mem] = [X1, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 222:
F: EOR   [PC, insn_bits] = [00400154,  CA030063], seq_succ_PC: 0x400158, pred_PC: 0x400158, status: AOK
D: EOR   [val_a, val_b, imm] = [0x1B, 0x1B, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 223:
F: MOVZ  [PC, insn_bits] = [00400158,  D2800347], seq_succ_PC: 0x40015C, pred_PC: 0x40015C, status: AOK
D: EOR   [val_a, val_b, imm] = [0x1B, 0x1B, 0x0], alu_op: EOR_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x1B, 0x1B, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 224:
F: ADDS  [PC, insn_bits] = [0040015C,  AB070063], seq_succ_PC: 0x400160, pred_PC: 0x400160, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1A], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x1B, 0x1B, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 225:
F: EOR   [PC, insn_bits] = [00400160,  CA0500A5], seq_succ_PC: 0x400164, pred_PC: 0x400164, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x1A, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1A, 0x0, 0x0, 0x1A, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x1B, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 226:
F: ADDS  [PC, insn_bits] = [00400164,  AB0100A5], seq_succ_PC: 0x400168, pred_PC: 0x400168, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x1A, 0x0, 0x1A, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1A, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X3, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 227:
F: EOR   [PC, insn_bits] = [00400168,  CA0600C6], seq_succ_PC: 0x40016C, pred_PC: 0x40016C, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x7FFFFFE48, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x1A, 0x1A, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x1A, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1a



Pipeline state at end of cycle 228:
F: MOVZ  [PC, insn_bits] = [0040016C,  D2800207], seq_succ_PC: 0x400170, pred_PC: 0x400170, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X6, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x7FFFFFE48, 0x0, 0x7FFFFFE48, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X3, 0x1A, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1a



Pipeline state at end of cycle 229:
F: SUBS  [PC, insn_bits] = [00400170,  EB0700A5], seq_succ_PC: 0x400174, pred_PC: 0x400174, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x7FFFFFE48, 0x7FFFFFE48, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X5, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 230:
F: STUR  [PC, insn_bits] = [00400174,  F80000BE], seq_succ_PC: 0x400178, pred_PC: 0x400178, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFE48, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFE48, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffe48



Pipeline state at end of cycle 231:
F: BL    [PC, insn_bits] = [00400178,  94000007], seq_succ_PC: 0x40017C, pred_PC: 0x400194, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFE38, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFE38, 0x7FFFFFE48, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X6, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 232:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x40017C, 0x0, 0x7], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFE38, 0x7FFFFFE38, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFE38, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 233:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x40017C, 0x40017C, 0x0, 0x7, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFE38, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFE38, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffe38



Pipeline state at end of cycle 234:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFE38, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x40017C, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFE38, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffe38



Pipeline state at end of cycle 235:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFE28, 0x40017C, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFE28, 0x7FFFFFE38, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x40017C, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x40017c



Pipeline state at end of cycle 236:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFE28, 0x7FFFFFE28, 0x40017C, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFE28, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 237:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x1A, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFE28, 0x40017C, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFE28, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffe28



Pipeline state at end of cycle 238:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x1A, 0x1A, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFE28, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffe28



Pipeline state at end of cycle 239:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFE28, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x1A, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 240:
F: ADD   [PC, insn_bits] = [004001D0,  91004021], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0x1A, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1a



Pipeline state at end of cycle 241:
F: LDUR  [PC, insn_bits] = [004001B0,  F8400022], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFE48, 0x0, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 242:
F: ADDS  [PC, insn_bits] = [004001B4,  AB020000], seq_succ_PC: 0x4001B8, pred_PC: 0x4001B8, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFE58, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFE58, 0x7FFFFFE48, 0x0, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 243:
F: EOR   [PC, insn_bits] = [004001B8,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x7FFFFFE58, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFE58, 0x7FFFFFE58, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFE58, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X30, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 244:
F: EOR   [PC, insn_bits] = [004001BC,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x0, 0x1A, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFE58, 0x0, 0x1A], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFE58, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffe58



Pipeline state at end of cycle 245:
F: MOVZ  [PC, insn_bits] = [004001BC,  D2800029], seq_succ_PC: 0x4001C0, pred_PC: 0x4001C0, status: AOK
D: EOR   [val_a, val_b, imm] = [0x1A, 0x1A, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x1A, 0x0, 0x1A, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x1A], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X2, 0x7FFFFFE58, 0x1A], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x1a



Pipeline state at end of cycle 246:
F: SUBS  [PC, insn_bits] = [004001C0,  EB090063], seq_succ_PC: 0x4001C4, pred_PC: 0x4001C4, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x1A, 0x1A, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x1A, 0x1A, 0x1A], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x1A], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 247:
F: BL    [PC, insn_bits] = [004001C4,  97FFFFF4], seq_succ_PC: 0x4001C8, pred_PC: 0x400194, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x1A, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x1A, 0x1A], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x1A, 0x1A], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1a



Pipeline state at end of cycle 248:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x4001C8, 0x0, 0x3FFFFF4], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0x19, 0x1A, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x1A], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0x1A], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 249:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x3FFFFF4, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x19, 0x1, 0x1A], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0x1, 0x1A], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 250:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFE28, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x1A], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X3, 0x19, 0x1A], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x19



Pipeline state at end of cycle 251:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFE18, 0x4001C8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFE18, 0x7FFFFFE28, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x1A], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x4001C8, 0x1A], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x4001c8



Pipeline state at end of cycle 252:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFE18, 0x7FFFFFE18, 0x4001C8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFE18, 0x10, 0x1A], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0x1A], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 253:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x19, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFE18, 0x4001C8, 0x1A], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFE18, 0x1A], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffe18



Pipeline state at end of cycle 254:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x19, 0x19, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0x1A], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFE18, 0x1A], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffe18



Pipeline state at end of cycle 255:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFE18, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x19, 0x0, 0x1A], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0x1A], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 256:
F: ADD   [PC, insn_bits] = [004001D0,  91004021], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x1A], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0x19, 0x1A], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x19



Pipeline state at end of cycle 257:
F: LDUR  [PC, insn_bits] = [004001B0,  F8400022], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFE58, 0x1A, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x1A], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x1A], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 258:
F: ADDS  [PC, insn_bits] = [004001B4,  AB020000], seq_succ_PC: 0x4001B8, pred_PC: 0x4001B8, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFE68, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFE68, 0x7FFFFFE58, 0x1A, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x1A], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x1A], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 259:
F: EOR   [PC, insn_bits] = [004001B8,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x1A, 0x7FFFFFE68, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFE68, 0x7FFFFFE68, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFE68, 0x1A, 0x1A], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X30, 0x0, 0x1A], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 260:
F: EOR   [PC, insn_bits] = [004001BC,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x1A, 0x19, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFE68, 0x0, 0x19], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFE68, 0x1A], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffe68



Pipeline state at end of cycle 261:
F: MOVZ  [PC, insn_bits] = [004001BC,  D2800029], seq_succ_PC: 0x4001C0, pred_PC: 0x4001C0, status: AOK
D: EOR   [val_a, val_b, imm] = [0x19, 0x19, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x33, 0x1A, 0x19, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x19], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X2, 0x7FFFFFE68, 0x19], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x19



Pipeline state at end of cycle 262:
F: SUBS  [PC, insn_bits] = [004001C0,  EB090063], seq_succ_PC: 0x4001C4, pred_PC: 0x4001C4, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x19, 0x19, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x33, 0x19, 0x19], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x19], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 263:
F: BL    [PC, insn_bits] = [004001C4,  97FFFFF4], seq_succ_PC: 0x4001C8, pred_PC: 0x400194, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x19, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x19, 0x19], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x33, 0x19], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x33



Pipeline state at end of cycle 264:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x4001C8, 0x0, 0x3FFFFF4], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0x18, 0x19, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x19], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0x19], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 265:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x3FFFFF4, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x18, 0x1, 0x19], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0x1, 0x19], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 266:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFE18, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x19], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X3, 0x18, 0x19], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x18



Pipeline state at end of cycle 267:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFE08, 0x4001C8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFE08, 0x7FFFFFE18, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x19], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x4001C8, 0x19], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x4001c8



Pipeline state at end of cycle 268:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFE08, 0x7FFFFFE08, 0x4001C8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFE08, 0x10, 0x19], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0x19], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 269:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x18, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFE08, 0x4001C8, 0x19], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFE08, 0x19], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffe08



Pipeline state at end of cycle 270:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x18, 0x18, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0x19], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFE08, 0x19], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffe08



Pipeline state at end of cycle 271:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFE08, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x18, 0x0, 0x19], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0x19], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 272:
F: ADD   [PC, insn_bits] = [004001D0,  91004021], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x19], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0x18, 0x19], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x18



Pipeline state at end of cycle 273:
F: LDUR  [PC, insn_bits] = [004001B0,  F8400022], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFE68, 0x33, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x19], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x19], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 274:
F: ADDS  [PC, insn_bits] = [004001B4,  AB020000], seq_succ_PC: 0x4001B8, pred_PC: 0x4001B8, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFE78, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFE78, 0x7FFFFFE68, 0x33, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x19], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x19], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 275:
F: EOR   [PC, insn_bits] = [004001B8,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x33, 0x7FFFFFE78, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFE78, 0x7FFFFFE78, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFE78, 0x33, 0x19], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X30, 0x0, 0x19], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 276:
F: EOR   [PC, insn_bits] = [004001BC,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x33, 0x18, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFE78, 0x0, 0x18], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFE78, 0x19], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffe78



Pipeline state at end of cycle 277:
F: MOVZ  [PC, insn_bits] = [004001BC,  D2800029], seq_succ_PC: 0x4001C0, pred_PC: 0x4001C0, status: AOK
D: EOR   [val_a, val_b, imm] = [0x18, 0x18, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x4B, 0x33, 0x18, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x18], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X2, 0x7FFFFFE78, 0x18], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x18



Pipeline state at end of cycle 278:
F: SUBS  [PC, insn_bits] = [004001C0,  EB090063], seq_succ_PC: 0x4001C4, pred_PC: 0x4001C4, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x18, 0x18, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x4B, 0x18, 0x18], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x18], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 279:
F: BL    [PC, insn_bits] = [004001C4,  97FFFFF4], seq_succ_PC: 0x4001C8, pred_PC: 0x400194, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x18, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x18, 0x18], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x4B, 0x18], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x4b



Pipeline state at end of cycle 280:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x4001C8, 0x0, 0x3FFFFF4], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0x17, 0x18, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x18], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0x18], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 281:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x3FFFFF4, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x17, 0x1, 0x18], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0x1, 0x18], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 282:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFE08, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x18], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X3, 0x17, 0x18], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x17



Pipeline state at end of cycle 283:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFDF8, 0x4001C8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFDF8, 0x7FFFFFE08, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x18], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x4001C8, 0x18], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x4001c8



Pipeline state at end of cycle 284:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFDF8, 0x7FFFFFDF8, 0x4001C8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFDF8, 0x10, 0x18], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0x18], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 285:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x17, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFDF8, 0x4001C8, 0x18], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFDF8, 0x18], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffdf8



Pipeline state at end of cycle 286:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x17, 0x17, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0x18], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFDF8, 0x18], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffdf8



Pipeline state at end of cycle 287:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFDF8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x17, 0x0, 0x18], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0x18], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 288:
F: ADD   [PC, insn_bits] = [004001D0,  91004021], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x18], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0x17, 0x18], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x17



Pipeline state at end of cycle 289:
F: LDUR  [PC, insn_bits] = [004001B0,  F8400022], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFE78, 0x4B, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x18], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x18], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 290:
F: ADDS  [PC, insn_bits] = [004001B4,  AB020000], seq_succ_PC: 0x4001B8, pred_PC: 0x4001B8, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFE88, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFE88, 0x7FFFFFE78, 0x4B, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x18], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x18], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 291:
F: EOR   [PC, insn_bits] = [004001B8,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x4B, 0x7FFFFFE88, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFE88, 0x7FFFFFE88, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFE88, 0x4B, 0x18], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X30, 0x0, 0x18], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 292:
F: EOR   [PC, insn_bits] = [004001BC,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x4B, 0x17, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFE88, 0x0, 0x17], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFE88, 0x18], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffe88



Pipeline state at end of cycle 293:
F: MOVZ  [PC, insn_bits] = [004001BC,  D2800029], seq_succ_PC: 0x4001C0, pred_PC: 0x4001C0, status: AOK
D: EOR   [val_a, val_b, imm] = [0x17, 0x17, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x62, 0x4B, 0x17, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x17], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X2, 0x7FFFFFE88, 0x17], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x17



Pipeline state at end of cycle 294:
F: SUBS  [PC, insn_bits] = [004001C0,  EB090063], seq_succ_PC: 0x4001C4, pred_PC: 0x4001C4, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x17, 0x17, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x62, 0x17, 0x17], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x17], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 295:
F: BL    [PC, insn_bits] = [004001C4,  97FFFFF4], seq_succ_PC: 0x4001C8, pred_PC: 0x400194, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x17, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x17, 0x17], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x62, 0x17], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x62



Pipeline state at end of cycle 296:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x4001C8, 0x0, 0x3FFFFF4], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0x16, 0x17, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x17], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0x17], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 297:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x3FFFFF4, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x16, 0x1, 0x17], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0x1, 0x17], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 298:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFDF8, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x17], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X3, 0x16, 0x17], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x16



Pipeline state at end of cycle 299:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFDE8, 0x4001C8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFDE8, 0x7FFFFFDF8, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x17], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x4001C8, 0x17], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x4001c8



Pipeline state at end of cycle 300:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFDE8, 0x7FFFFFDE8, 0x4001C8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFDE8, 0x10, 0x17], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0x17], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 301:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x16, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFDE8, 0x4001C8, 0x17], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFDE8, 0x17], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffde8



Pipeline state at end of cycle 302:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x16, 0x16, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0x17], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFDE8, 0x17], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffde8



Pipeline state at end of cycle 303:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFDE8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x16, 0x0, 0x17], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0x17], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 304:
F: ADD   [PC, insn_bits] = [004001D0,  91004021], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x17], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0x16, 0x17], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x16



Pipeline state at end of cycle 305:
F: LDUR  [PC, insn_bits] = [004001B0,  F8400022], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFE88, 0x62, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x17], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x17], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 306:
F: ADDS  [PC, insn_bits] = [004001B4,  AB020000], seq_succ_PC: 0x4001B8, pred_PC: 0x4001B8, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFE98, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFE98, 0x7FFFFFE88, 0x62, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x17], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x17], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 307:
F: EOR   [PC, insn_bits] = [004001B8,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x62, 0x7FFFFFE98, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFE98, 0x7FFFFFE98, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFE98, 0x62, 0x17], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X30, 0x0, 0x17], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 308:
F: EOR   [PC, insn_bits] = [004001BC,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x62, 0x16, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFE98, 0x0, 0x16], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFE98, 0x17], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffe98



Pipeline state at end of cycle 309:
F: MOVZ  [PC, insn_bits] = [004001BC,  D2800029], seq_succ_PC: 0x4001C0, pred_PC: 0x4001C0, status: AOK
D: EOR   [val_a, val_b, imm] = [0x16, 0x16, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x78, 0x62, 0x16, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x16], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X2, 0x7FFFFFE98, 0x16], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x16



Pipeline state at end of cycle 310:
F: SUBS  [PC, insn_bits] = [004001C0,  EB090063], seq_succ_PC: 0x4001C4, pred_PC: 0x4001C4, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x16, 0x16, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x78, 0x16, 0x16], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x16], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 311:
F: BL    [PC, insn_bits] = [004001C4,  97FFFFF4], seq_succ_PC: 0x4001C8, pred_PC: 0x400194, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x16, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x16, 0x16], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x78, 0x16], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x78



Pipeline state at end of cycle 312:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x4001C8, 0x0, 0x3FFFFF4], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0x15, 0x16, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x16], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0x16], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 313:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x3FFFFF4, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x15, 0x1, 0x16], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0x1, 0x16], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 314:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFDE8, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x16], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X3, 0x15, 0x16], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x15



Pipeline state at end of cycle 315:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFDD8, 0x4001C8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFDD8, 0x7FFFFFDE8, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x16], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x4001C8, 0x16], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x4001c8



Pipeline state at end of cycle 316:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFDD8, 0x7FFFFFDD8, 0x4001C8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFDD8, 0x10, 0x16], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0x16], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 317:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x15, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFDD8, 0x4001C8, 0x16], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFDD8, 0x16], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffdd8



Pipeline state at end of cycle 318:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x15, 0x15, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0x16], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFDD8, 0x16], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffdd8



Pipeline state at end of cycle 319:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFDD8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x15, 0x0, 0x16], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0x16], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 320:
F: ADD   [PC, insn_bits] = [004001D0,  91004021], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x16], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0x15, 0x16], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x15



Pipeline state at end of cycle 321:
F: LDUR  [PC, insn_bits] = [004001B0,  F8400022], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFE98, 0x78, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x16], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x16], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 322:
F: ADDS  [PC, insn_bits] = [004001B4,  AB020000], seq_succ_PC: 0x4001B8, pred_PC: 0x4001B8, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFEA8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEA8, 0x7FFFFFE98, 0x78, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x16], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x16], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 323:
F: EOR   [PC, insn_bits] = [004001B8,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x78, 0x7FFFFFEA8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFEA8, 0x7FFFFFEA8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEA8, 0x78, 0x16], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X30, 0x0, 0x16], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 324:
F: EOR   [PC, insn_bits] = [004001BC,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x78, 0x15, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFEA8, 0x0, 0x15], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFEA8, 0x16], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffea8



Pipeline state at end of cycle 325:
F: MOVZ  [PC, insn_bits] = [004001BC,  D2800029], seq_succ_PC: 0x4001C0, pred_PC: 0x4001C0, status: AOK
D: EOR   [val_a, val_b, imm] = [0x15, 0x15, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x8D, 0x78, 0x15, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x15], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X2, 0x7FFFFFEA8, 0x15], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x15



Pipeline state at end of cycle 326:
F: SUBS  [PC, insn_bits] = [004001C0,  EB090063], seq_succ_PC: 0x4001C4, pred_PC: 0x4001C4, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x15, 0x15, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x8D, 0x15, 0x15], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x15], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 327:
F: BL    [PC, insn_bits] = [004001C4,  97FFFFF4], seq_succ_PC: 0x4001C8, pred_PC: 0x400194, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x15, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x15, 0x15], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x8D, 0x15], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8d



Pipeline state at end of cycle 328:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x4001C8, 0x0, 0x3FFFFF4], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0x14, 0x15, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x15], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0x15], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 329:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x3FFFFF4, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x14, 0x1, 0x15], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0x1, 0x15], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 330:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFDD8, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x15], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X3, 0x14, 0x15], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x14



Pipeline state at end of cycle 331:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFDC8, 0x4001C8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFDC8, 0x7FFFFFDD8, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x15], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x4001C8, 0x15], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x4001c8



Pipeline state at end of cycle 332:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFDC8, 0x7FFFFFDC8, 0x4001C8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFDC8, 0x10, 0x15], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0x15], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 333:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x14, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFDC8, 0x4001C8, 0x15], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFDC8, 0x15], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffdc8



Pipeline state at end of cycle 334:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x14, 0x14, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0x15], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFDC8, 0x15], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffdc8



Pipeline state at end of cycle 335:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFDC8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x14, 0x0, 0x15], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0x15], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 336:
F: ADD   [PC, insn_bits] = [004001D0,  91004021], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x15], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0x14, 0x15], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x14



Pipeline state at end of cycle 337:
F: LDUR  [PC, insn_bits] = [004001B0,  F8400022], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEA8, 0x8D, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x15], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x15], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 338:
F: ADDS  [PC, insn_bits] = [004001B4,  AB020000], seq_succ_PC: 0x4001B8, pred_PC: 0x4001B8, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFEB8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEB8, 0x7FFFFFEA8, 0x8D, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x15], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x15], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 339:
F: EOR   [PC, insn_bits] = [004001B8,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8D, 0x7FFFFFEB8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFEB8, 0x7FFFFFEB8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEB8, 0x8D, 0x15], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X30, 0x0, 0x15], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 340:
F: EOR   [PC, insn_bits] = [004001BC,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x8D, 0x14, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFEB8, 0x0, 0x14], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFEB8, 0x15], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffeb8



Pipeline state at end of cycle 341:
F: MOVZ  [PC, insn_bits] = [004001BC,  D2800029], seq_succ_PC: 0x4001C0, pred_PC: 0x4001C0, status: AOK
D: EOR   [val_a, val_b, imm] = [0x14, 0x14, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xA1, 0x8D, 0x14, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x14], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X2, 0x7FFFFFEB8, 0x14], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x14



Pipeline state at end of cycle 342:
F: SUBS  [PC, insn_bits] = [004001C0,  EB090063], seq_succ_PC: 0x4001C4, pred_PC: 0x4001C4, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x14, 0x14, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0xA1, 0x14, 0x14], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x14], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 343:
F: BL    [PC, insn_bits] = [004001C4,  97FFFFF4], seq_succ_PC: 0x4001C8, pred_PC: 0x400194, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x14, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x14, 0x14], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0xA1, 0x14], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xa1



Pipeline state at end of cycle 344:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x4001C8, 0x0, 0x3FFFFF4], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0x13, 0x14, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x14], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0x14], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 345:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x3FFFFF4, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x13, 0x1, 0x14], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0x1, 0x14], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 346:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFDC8, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x14], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X3, 0x13, 0x14], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x13



Pipeline state at end of cycle 347:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFDB8, 0x4001C8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFDB8, 0x7FFFFFDC8, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x14], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x4001C8, 0x14], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x4001c8



Pipeline state at end of cycle 348:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFDB8, 0x7FFFFFDB8, 0x4001C8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFDB8, 0x10, 0x14], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0x14], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 349:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x13, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFDB8, 0x4001C8, 0x14], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFDB8, 0x14], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffdb8



Pipeline state at end of cycle 350:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x13, 0x13, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0x14], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFDB8, 0x14], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffdb8



Pipeline state at end of cycle 351:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFDB8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x13, 0x0, 0x14], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0x14], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 352:
F: ADD   [PC, insn_bits] = [004001D0,  91004021], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x14], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0x13, 0x14], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x13



Pipeline state at end of cycle 353:
F: LDUR  [PC, insn_bits] = [004001B0,  F8400022], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEB8, 0xA1, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x14], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x14], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 354:
F: ADDS  [PC, insn_bits] = [004001B4,  AB020000], seq_succ_PC: 0x4001B8, pred_PC: 0x4001B8, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFEC8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEC8, 0x7FFFFFEB8, 0xA1, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x14], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x14], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 355:
F: EOR   [PC, insn_bits] = [004001B8,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0xA1, 0x7FFFFFEC8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFEC8, 0x7FFFFFEC8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEC8, 0xA1, 0x14], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X30, 0x0, 0x14], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 356:
F: EOR   [PC, insn_bits] = [004001BC,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0xA1, 0x13, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFEC8, 0x0, 0x13], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFEC8, 0x14], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffec8



Pipeline state at end of cycle 357:
F: MOVZ  [PC, insn_bits] = [004001BC,  D2800029], seq_succ_PC: 0x4001C0, pred_PC: 0x4001C0, status: AOK
D: EOR   [val_a, val_b, imm] = [0x13, 0x13, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xB4, 0xA1, 0x13, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x13], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X2, 0x7FFFFFEC8, 0x13], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x13



Pipeline state at end of cycle 358:
F: SUBS  [PC, insn_bits] = [004001C0,  EB090063], seq_succ_PC: 0x4001C4, pred_PC: 0x4001C4, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x13, 0x13, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0xB4, 0x13, 0x13], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x13], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 359:
F: BL    [PC, insn_bits] = [004001C4,  97FFFFF4], seq_succ_PC: 0x4001C8, pred_PC: 0x400194, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x13, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x13, 0x13], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0xB4, 0x13], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xb4



Pipeline state at end of cycle 360:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x4001C8, 0x0, 0x3FFFFF4], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0x12, 0x13, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x13], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0x13], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 361:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x3FFFFF4, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x12, 0x1, 0x13], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0x1, 0x13], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 362:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFDB8, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x13], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X3, 0x12, 0x13], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x12



Pipeline state at end of cycle 363:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFDA8, 0x4001C8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFDA8, 0x7FFFFFDB8, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x13], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x4001C8, 0x13], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x4001c8



Pipeline state at end of cycle 364:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFDA8, 0x7FFFFFDA8, 0x4001C8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFDA8, 0x10, 0x13], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0x13], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 365:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x12, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFDA8, 0x4001C8, 0x13], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFDA8, 0x13], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffda8



Pipeline state at end of cycle 366:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x12, 0x12, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0x13], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFDA8, 0x13], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffda8



Pipeline state at end of cycle 367:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFDA8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x12, 0x0, 0x13], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0x13], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 368:
F: ADD   [PC, insn_bits] = [004001D0,  91004021], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x13], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0x12, 0x13], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x12



Pipeline state at end of cycle 369:
F: LDUR  [PC, insn_bits] = [004001B0,  F8400022], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEC8, 0xB4, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x13], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x13], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 370:
F: ADDS  [PC, insn_bits] = [004001B4,  AB020000], seq_succ_PC: 0x4001B8, pred_PC: 0x4001B8, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFED8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFED8, 0x7FFFFFEC8, 0xB4, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x13], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x13], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 371:
F: EOR   [PC, insn_bits] = [004001B8,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0xB4, 0x7FFFFFED8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFED8, 0x7FFFFFED8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFED8, 0xB4, 0x13], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X30, 0x0, 0x13], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 372:
F: EOR   [PC, insn_bits] = [004001BC,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0xB4, 0x12, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFED8, 0x0, 0x12], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFED8, 0x13], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffed8



Pipeline state at end of cycle 373:
F: MOVZ  [PC, insn_bits] = [004001BC,  D2800029], seq_succ_PC: 0x4001C0, pred_PC: 0x4001C0, status: AOK
D: EOR   [val_a, val_b, imm] = [0x12, 0x12, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xC6, 0xB4, 0x12, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x12], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X2, 0x7FFFFFED8, 0x12], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x12



Pipeline state at end of cycle 374:
F: SUBS  [PC, insn_bits] = [004001C0,  EB090063], seq_succ_PC: 0x4001C4, pred_PC: 0x4001C4, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x12, 0x12, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0xC6, 0x12, 0x12], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x12], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 375:
F: BL    [PC, insn_bits] = [004001C4,  97FFFFF4], seq_succ_PC: 0x4001C8, pred_PC: 0x400194, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x12, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x12, 0x12], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0xC6, 0x12], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xc6



Pipeline state at end of cycle 376:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x4001C8, 0x0, 0x3FFFFF4], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0x11, 0x12, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x12], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0x12], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 377:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x3FFFFF4, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x11, 0x1, 0x12], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0x1, 0x12], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 378:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFDA8, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x12], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X3, 0x11, 0x12], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x11



Pipeline state at end of cycle 379:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFD98, 0x4001C8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFD98, 0x7FFFFFDA8, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x12], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x4001C8, 0x12], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x4001c8



Pipeline state at end of cycle 380:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFD98, 0x7FFFFFD98, 0x4001C8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFD98, 0x10, 0x12], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0x12], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 381:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x11, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFD98, 0x4001C8, 0x12], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFD98, 0x12], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffd98



Pipeline state at end of cycle 382:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x11, 0x11, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0x12], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFD98, 0x12], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffd98



Pipeline state at end of cycle 383:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFD98, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x11, 0x0, 0x12], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0x12], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 384:
F: ADD   [PC, insn_bits] = [004001D0,  91004021], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x12], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0x11, 0x12], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x11



Pipeline state at end of cycle 385:
F: LDUR  [PC, insn_bits] = [004001B0,  F8400022], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFED8, 0xC6, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x12], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x12], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 386:
F: ADDS  [PC, insn_bits] = [004001B4,  AB020000], seq_succ_PC: 0x4001B8, pred_PC: 0x4001B8, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFEE8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEE8, 0x7FFFFFED8, 0xC6, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x12], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x12], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 387:
F: EOR   [PC, insn_bits] = [004001B8,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0xC6, 0x7FFFFFEE8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFEE8, 0x7FFFFFEE8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEE8, 0xC6, 0x12], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X30, 0x0, 0x12], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 388:
F: EOR   [PC, insn_bits] = [004001BC,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0xC6, 0x11, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFEE8, 0x0, 0x11], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFEE8, 0x12], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffee8



Pipeline state at end of cycle 389:
F: MOVZ  [PC, insn_bits] = [004001BC,  D2800029], seq_succ_PC: 0x4001C0, pred_PC: 0x4001C0, status: AOK
D: EOR   [val_a, val_b, imm] = [0x11, 0x11, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xD7, 0xC6, 0x11, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x11], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X2, 0x7FFFFFEE8, 0x11], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x11



Pipeline state at end of cycle 390:
F: SUBS  [PC, insn_bits] = [004001C0,  EB090063], seq_succ_PC: 0x4001C4, pred_PC: 0x4001C4, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x11, 0x11, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0xD7, 0x11, 0x11], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x11], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 391:
F: BL    [PC, insn_bits] = [004001C4,  97FFFFF4], seq_succ_PC: 0x4001C8, pred_PC: 0x400194, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x11, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x11, 0x11], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0xD7, 0x11], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xd7



Pipeline state at end of cycle 392:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x4001C8, 0x0, 0x3FFFFF4], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0x10, 0x11, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x11], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0x11], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 393:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x3FFFFF4, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x10, 0x1, 0x11], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0x1, 0x11], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 394:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFD98, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x11], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X3, 0x10, 0x11], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 395:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFD88, 0x4001C8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFD88, 0x7FFFFFD98, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x11], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x4001C8, 0x11], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x4001c8



Pipeline state at end of cycle 396:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFD88, 0x7FFFFFD88, 0x4001C8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFD88, 0x10, 0x11], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0x11], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 397:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x10, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFD88, 0x4001C8, 0x11], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFD88, 0x11], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffd88



Pipeline state at end of cycle 398:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x10, 0x10, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0x11], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFD88, 0x11], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffd88



Pipeline state at end of cycle 399:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFD88, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x11], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0x11], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 400:
F: ADD   [PC, insn_bits] = [004001D0,  91004021], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x11], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0x10, 0x11], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 401:
F: LDUR  [PC, insn_bits] = [004001B0,  F8400022], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEE8, 0xD7, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x11], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x11], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 402:
F: ADDS  [PC, insn_bits] = [004001B4,  AB020000], seq_succ_PC: 0x4001B8, pred_PC: 0x4001B8, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFEF8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEE8, 0xD7, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x11], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x11], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 403:
F: EOR   [PC, insn_bits] = [004001B8,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0xD7, 0x7FFFFFEF8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFEF8, 0x7FFFFFEF8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0xD7, 0x11], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X30, 0x0, 0x11], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 404:
F: EOR   [PC, insn_bits] = [004001BC,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0xD7, 0x10, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFEF8, 0x0, 0x10], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFEF8, 0x11], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffef8



Pipeline state at end of cycle 405:
F: MOVZ  [PC, insn_bits] = [004001BC,  D2800029], seq_succ_PC: 0x4001C0, pred_PC: 0x4001C0, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xE7, 0xD7, 0x10, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x10], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X2, 0x7FFFFFEF8, 0x10], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x10



Pipeline state at end of cycle 406:
F: SUBS  [PC, insn_bits] = [004001C0,  EB090063], seq_succ_PC: 0x4001C4, pred_PC: 0x4001C4, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0xE7, 0x10, 0x10], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x10], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 407:
F: BL    [PC, insn_bits] = [004001C4,  97FFFFF4], seq_succ_PC: 0x4001C8, pred_PC: 0x400194, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x10, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0x10], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0xE7, 0x10], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xe7



Pipeline state at end of cycle 408:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x4001C8, 0x0, 0x3FFFFF4], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0xF, 0x10, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x10], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0x10], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 409:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x3FFFFF4, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xF, 0x1, 0x10], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0x1, 0x10], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 410:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFD88, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x10], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X3, 0xF, 0x10], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xf



Pipeline state at end of cycle 411:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFD78, 0x4001C8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFD78, 0x7FFFFFD88, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x10], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x4001C8, 0x10], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x4001c8



Pipeline state at end of cycle 412:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFD78, 0x7FFFFFD78, 0x4001C8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFD78, 0x10, 0x10], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0x10], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 413:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xF, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFD78, 0x4001C8, 0x10], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFD78, 0x10], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffd78



Pipeline state at end of cycle 414:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xF, 0xF, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0x10], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFD78, 0x10], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffd78



Pipeline state at end of cycle 415:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFD78, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xF, 0x0, 0x10], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0x10], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 416:
F: ADD   [PC, insn_bits] = [004001D0,  91004021], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x10], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xF, 0x10], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xf



Pipeline state at end of cycle 417:
F: LDUR  [PC, insn_bits] = [004001B0,  F8400022], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFEF8, 0xE7, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x10], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x10], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 418:
F: ADDS  [PC, insn_bits] = [004001B4,  AB020000], seq_succ_PC: 0x4001B8, pred_PC: 0x4001B8, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF08, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF08, 0x7FFFFFEF8, 0xE7, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x10], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x10], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 419:
F: EOR   [PC, insn_bits] = [004001B8,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0xE7, 0x7FFFFFF08, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF08, 0x7FFFFFF08, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF08, 0xE7, 0x10], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X30, 0x0, 0x10], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 420:
F: EOR   [PC, insn_bits] = [004001BC,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0xE7, 0xF, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF08, 0x0, 0xF], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFF08, 0x10], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff08



Pipeline state at end of cycle 421:
F: MOVZ  [PC, insn_bits] = [004001BC,  D2800029], seq_succ_PC: 0x4001C0, pred_PC: 0x4001C0, status: AOK
D: EOR   [val_a, val_b, imm] = [0xF, 0xF, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0xF6, 0xE7, 0xF, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xF], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X2, 0x7FFFFFF08, 0xF], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xf



Pipeline state at end of cycle 422:
F: SUBS  [PC, insn_bits] = [004001C0,  EB090063], seq_succ_PC: 0x4001C4, pred_PC: 0x4001C4, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0xF, 0xF, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0xF6, 0xF, 0xF], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xF], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 423:
F: BL    [PC, insn_bits] = [004001C4,  97FFFFF4], seq_succ_PC: 0x4001C8, pred_PC: 0x400194, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xF, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0xF, 0xF], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0xF6, 0xF], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xf6



Pipeline state at end of cycle 424:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x4001C8, 0x0, 0x3FFFFF4], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0xE, 0xF, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0xF], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0xF], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 425:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x3FFFFF4, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xE, 0x1, 0xF], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0x1, 0xF], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 426:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFD78, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0xF], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X3, 0xE, 0xF], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xe



Pipeline state at end of cycle 427:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFD68, 0x4001C8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFD68, 0x7FFFFFD78, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0xF], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x4001C8, 0xF], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x4001c8



Pipeline state at end of cycle 428:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFD68, 0x7FFFFFD68, 0x4001C8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFD68, 0x10, 0xF], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0xF], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 429:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xE, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFD68, 0x4001C8, 0xF], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFD68, 0xF], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffd68



Pipeline state at end of cycle 430:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xE, 0xE, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0xF], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFD68, 0xF], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffd68



Pipeline state at end of cycle 431:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFD68, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xE, 0x0, 0xF], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0xF], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 432:
F: ADD   [PC, insn_bits] = [004001D0,  91004021], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xF], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xE, 0xF], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xe



Pipeline state at end of cycle 433:
F: LDUR  [PC, insn_bits] = [004001B0,  F8400022], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF08, 0xF6, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xF], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0xF], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 434:
F: ADDS  [PC, insn_bits] = [004001B4,  AB020000], seq_succ_PC: 0x4001B8, pred_PC: 0x4001B8, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF18, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF18, 0x7FFFFFF08, 0xF6, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xF], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xF], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 435:
F: EOR   [PC, insn_bits] = [004001B8,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0xF6, 0x7FFFFFF18, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF18, 0x7FFFFFF18, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF18, 0xF6, 0xF], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X30, 0x0, 0xF], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 436:
F: EOR   [PC, insn_bits] = [004001BC,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0xF6, 0xE, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF18, 0x0, 0xE], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFF18, 0xF], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff18



Pipeline state at end of cycle 437:
F: MOVZ  [PC, insn_bits] = [004001BC,  D2800029], seq_succ_PC: 0x4001C0, pred_PC: 0x4001C0, status: AOK
D: EOR   [val_a, val_b, imm] = [0xE, 0xE, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x104, 0xF6, 0xE, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xE], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X2, 0x7FFFFFF18, 0xE], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xe



Pipeline state at end of cycle 438:
F: SUBS  [PC, insn_bits] = [004001C0,  EB090063], seq_succ_PC: 0x4001C4, pred_PC: 0x4001C4, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0xE, 0xE, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x104, 0xE, 0xE], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xE], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 439:
F: BL    [PC, insn_bits] = [004001C4,  97FFFFF4], seq_succ_PC: 0x4001C8, pred_PC: 0x400194, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xE, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0xE, 0xE], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x104, 0xE], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x104



Pipeline state at end of cycle 440:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x4001C8, 0x0, 0x3FFFFF4], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0xD, 0xE, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0xE], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0xE], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 441:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x3FFFFF4, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xD, 0x1, 0xE], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0x1, 0xE], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 442:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFD68, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0xE], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X3, 0xD, 0xE], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xd



Pipeline state at end of cycle 443:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFD58, 0x4001C8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFD58, 0x7FFFFFD68, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0xE], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x4001C8, 0xE], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x4001c8



Pipeline state at end of cycle 444:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFD58, 0x7FFFFFD58, 0x4001C8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFD58, 0x10, 0xE], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0xE], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 445:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xD, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFD58, 0x4001C8, 0xE], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFD58, 0xE], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffd58



Pipeline state at end of cycle 446:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xD, 0xD, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0xE], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFD58, 0xE], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffd58



Pipeline state at end of cycle 447:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFD58, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xD, 0x0, 0xE], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0xE], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 448:
F: ADD   [PC, insn_bits] = [004001D0,  91004021], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xE], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xD, 0xE], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xd



Pipeline state at end of cycle 449:
F: LDUR  [PC, insn_bits] = [004001B0,  F8400022], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF18, 0x104, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xE], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0xE], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 450:
F: ADDS  [PC, insn_bits] = [004001B4,  AB020000], seq_succ_PC: 0x4001B8, pred_PC: 0x4001B8, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF28, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF28, 0x7FFFFFF18, 0x104, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xE], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xE], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 451:
F: EOR   [PC, insn_bits] = [004001B8,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x104, 0x7FFFFFF28, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF28, 0x7FFFFFF28, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF28, 0x104, 0xE], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X30, 0x0, 0xE], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 452:
F: EOR   [PC, insn_bits] = [004001BC,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x104, 0xD, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF28, 0x0, 0xD], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFF28, 0xE], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff28



Pipeline state at end of cycle 453:
F: MOVZ  [PC, insn_bits] = [004001BC,  D2800029], seq_succ_PC: 0x4001C0, pred_PC: 0x4001C0, status: AOK
D: EOR   [val_a, val_b, imm] = [0xD, 0xD, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x111, 0x104, 0xD, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xD], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X2, 0x7FFFFFF28, 0xD], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xd



Pipeline state at end of cycle 454:
F: SUBS  [PC, insn_bits] = [004001C0,  EB090063], seq_succ_PC: 0x4001C4, pred_PC: 0x4001C4, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0xD, 0xD, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x111, 0xD, 0xD], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xD], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 455:
F: BL    [PC, insn_bits] = [004001C4,  97FFFFF4], seq_succ_PC: 0x4001C8, pred_PC: 0x400194, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xD, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0xD, 0xD], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x111, 0xD], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x111



Pipeline state at end of cycle 456:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x4001C8, 0x0, 0x3FFFFF4], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0xC, 0xD, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0xD], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0xD], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 457:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x3FFFFF4, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xC, 0x1, 0xD], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0x1, 0xD], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 458:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFD58, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0xD], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X3, 0xC, 0xD], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xc



Pipeline state at end of cycle 459:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFD48, 0x4001C8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFD48, 0x7FFFFFD58, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0xD], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x4001C8, 0xD], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x4001c8



Pipeline state at end of cycle 460:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFD48, 0x7FFFFFD48, 0x4001C8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFD48, 0x10, 0xD], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0xD], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 461:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xC, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFD48, 0x4001C8, 0xD], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFD48, 0xD], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffd48



Pipeline state at end of cycle 462:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xC, 0xC, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0xD], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFD48, 0xD], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffd48



Pipeline state at end of cycle 463:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFD48, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xC, 0x0, 0xD], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0xD], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 464:
F: ADD   [PC, insn_bits] = [004001D0,  91004021], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xD], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xC, 0xD], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xc



Pipeline state at end of cycle 465:
F: LDUR  [PC, insn_bits] = [004001B0,  F8400022], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF28, 0x111, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xD], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0xD], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 466:
F: ADDS  [PC, insn_bits] = [004001B4,  AB020000], seq_succ_PC: 0x4001B8, pred_PC: 0x4001B8, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF38, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF38, 0x7FFFFFF28, 0x111, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xD], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xD], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 467:
F: EOR   [PC, insn_bits] = [004001B8,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x111, 0x7FFFFFF38, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF38, 0x7FFFFFF38, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF38, 0x111, 0xD], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X30, 0x0, 0xD], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 468:
F: EOR   [PC, insn_bits] = [004001BC,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x111, 0xC, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF38, 0x0, 0xC], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFF38, 0xD], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff38



Pipeline state at end of cycle 469:
F: MOVZ  [PC, insn_bits] = [004001BC,  D2800029], seq_succ_PC: 0x4001C0, pred_PC: 0x4001C0, status: AOK
D: EOR   [val_a, val_b, imm] = [0xC, 0xC, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x11D, 0x111, 0xC, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xC], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X2, 0x7FFFFFF38, 0xC], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xc



Pipeline state at end of cycle 470:
F: SUBS  [PC, insn_bits] = [004001C0,  EB090063], seq_succ_PC: 0x4001C4, pred_PC: 0x4001C4, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0xC, 0xC, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x11D, 0xC, 0xC], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xC], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 471:
F: BL    [PC, insn_bits] = [004001C4,  97FFFFF4], seq_succ_PC: 0x4001C8, pred_PC: 0x400194, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xC, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0xC, 0xC], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x11D, 0xC], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x11d



Pipeline state at end of cycle 472:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x4001C8, 0x0, 0x3FFFFF4], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0xB, 0xC, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0xC], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0xC], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 473:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x3FFFFF4, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xB, 0x1, 0xC], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0x1, 0xC], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 474:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFD48, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0xC], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X3, 0xB, 0xC], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xb



Pipeline state at end of cycle 475:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFD38, 0x4001C8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFD38, 0x7FFFFFD48, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0xC], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x4001C8, 0xC], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x4001c8



Pipeline state at end of cycle 476:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFD38, 0x7FFFFFD38, 0x4001C8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFD38, 0x10, 0xC], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0xC], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 477:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xB, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFD38, 0x4001C8, 0xC], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFD38, 0xC], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffd38



Pipeline state at end of cycle 478:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xB, 0xB, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0xC], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFD38, 0xC], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffd38



Pipeline state at end of cycle 479:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFD38, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xB, 0x0, 0xC], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0xC], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 480:
F: ADD   [PC, insn_bits] = [004001D0,  91004021], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xC], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xB, 0xC], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xb



Pipeline state at end of cycle 481:
F: LDUR  [PC, insn_bits] = [004001B0,  F8400022], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF38, 0x11D, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xC], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0xC], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 482:
F: ADDS  [PC, insn_bits] = [004001B4,  AB020000], seq_succ_PC: 0x4001B8, pred_PC: 0x4001B8, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF48, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF48, 0x7FFFFFF38, 0x11D, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xC], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xC], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 483:
F: EOR   [PC, insn_bits] = [004001B8,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x11D, 0x7FFFFFF48, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF48, 0x7FFFFFF48, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF48, 0x11D, 0xC], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X30, 0x0, 0xC], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 484:
F: EOR   [PC, insn_bits] = [004001BC,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x11D, 0xB, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF48, 0x0, 0xB], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFF48, 0xC], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff48



Pipeline state at end of cycle 485:
F: MOVZ  [PC, insn_bits] = [004001BC,  D2800029], seq_succ_PC: 0x4001C0, pred_PC: 0x4001C0, status: AOK
D: EOR   [val_a, val_b, imm] = [0xB, 0xB, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x128, 0x11D, 0xB, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xB], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X2, 0x7FFFFFF48, 0xB], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xb



Pipeline state at end of cycle 486:
F: SUBS  [PC, insn_bits] = [004001C0,  EB090063], seq_succ_PC: 0x4001C4, pred_PC: 0x4001C4, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0xB, 0xB, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x128, 0xB, 0xB], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xB], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 487:
F: BL    [PC, insn_bits] = [004001C4,  97FFFFF4], seq_succ_PC: 0x4001C8, pred_PC: 0x400194, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xB, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0xB, 0xB], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x128, 0xB], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x128



Pipeline state at end of cycle 488:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x4001C8, 0x0, 0x3FFFFF4], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0xA, 0xB, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0xB], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0xB], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 489:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x3FFFFF4, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xA, 0x1, 0xB], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0x1, 0xB], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 490:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFD38, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0xB], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X3, 0xA, 0xB], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xa



Pipeline state at end of cycle 491:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFD28, 0x4001C8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFD28, 0x7FFFFFD38, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0xB], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x4001C8, 0xB], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x4001c8



Pipeline state at end of cycle 492:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFD28, 0x7FFFFFD28, 0x4001C8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFD28, 0x10, 0xB], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0xB], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 493:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xA, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFD28, 0x4001C8, 0xB], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFD28, 0xB], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffd28



Pipeline state at end of cycle 494:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xA, 0xA, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0xB], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFD28, 0xB], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffd28



Pipeline state at end of cycle 495:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFD28, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xA, 0x0, 0xB], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0xB], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 496:
F: ADD   [PC, insn_bits] = [004001D0,  91004021], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xB], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0xA, 0xB], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xa



Pipeline state at end of cycle 497:
F: LDUR  [PC, insn_bits] = [004001B0,  F8400022], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF48, 0x128, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xB], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0xB], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 498:
F: ADDS  [PC, insn_bits] = [004001B4,  AB020000], seq_succ_PC: 0x4001B8, pred_PC: 0x4001B8, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF58, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF58, 0x7FFFFFF48, 0x128, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xB], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xB], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 499:
F: EOR   [PC, insn_bits] = [004001B8,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x128, 0x7FFFFFF58, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF58, 0x7FFFFFF58, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF58, 0x128, 0xB], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X30, 0x0, 0xB], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 500:
F: EOR   [PC, insn_bits] = [004001BC,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x128, 0xA, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF58, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFF58, 0xB], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff58



Pipeline state at end of cycle 501:
F: MOVZ  [PC, insn_bits] = [004001BC,  D2800029], seq_succ_PC: 0x4001C0, pred_PC: 0x4001C0, status: AOK
D: EOR   [val_a, val_b, imm] = [0xA, 0xA, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x132, 0x128, 0xA, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X2, 0x7FFFFFF58, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0xa



Pipeline state at end of cycle 502:
F: SUBS  [PC, insn_bits] = [004001C0,  EB090063], seq_succ_PC: 0x4001C4, pred_PC: 0x4001C4, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0xA, 0xA, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x132, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 503:
F: BL    [PC, insn_bits] = [004001C4,  97FFFFF4], seq_succ_PC: 0x4001C8, pred_PC: 0x400194, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xA, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0xA, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x132, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x132



Pipeline state at end of cycle 504:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x4001C8, 0x0, 0x3FFFFF4], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0x9, 0xA, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 505:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x3FFFFF4, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x9, 0x1, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0x1, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 506:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFD28, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X3, 0x9, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x9



Pipeline state at end of cycle 507:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFD18, 0x4001C8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFD18, 0x7FFFFFD28, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x4001C8, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x4001c8



Pipeline state at end of cycle 508:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFD18, 0x7FFFFFD18, 0x4001C8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFD18, 0x10, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 509:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x9, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFD18, 0x4001C8, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFD18, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffd18



Pipeline state at end of cycle 510:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x9, 0x9, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFD18, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffd18



Pipeline state at end of cycle 511:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFD18, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x9, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 512:
F: ADD   [PC, insn_bits] = [004001D0,  91004021], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0x9, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x9



Pipeline state at end of cycle 513:
F: LDUR  [PC, insn_bits] = [004001B0,  F8400022], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF58, 0x132, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 514:
F: ADDS  [PC, insn_bits] = [004001B4,  AB020000], seq_succ_PC: 0x4001B8, pred_PC: 0x4001B8, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF68, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF68, 0x7FFFFFF58, 0x132, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0xA], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 515:
F: EOR   [PC, insn_bits] = [004001B8,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x132, 0x7FFFFFF68, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF68, 0x7FFFFFF68, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF68, 0x132, 0xA], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X30, 0x0, 0xA], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 516:
F: EOR   [PC, insn_bits] = [004001BC,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x132, 0x9, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF68, 0x0, 0x9], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFF68, 0xA], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff68



Pipeline state at end of cycle 517:
F: MOVZ  [PC, insn_bits] = [004001BC,  D2800029], seq_succ_PC: 0x4001C0, pred_PC: 0x4001C0, status: AOK
D: EOR   [val_a, val_b, imm] = [0x9, 0x9, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x13B, 0x132, 0x9, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x9], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X2, 0x7FFFFFF68, 0x9], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x9



Pipeline state at end of cycle 518:
F: SUBS  [PC, insn_bits] = [004001C0,  EB090063], seq_succ_PC: 0x4001C4, pred_PC: 0x4001C4, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x9, 0x9, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x13B, 0x9, 0x9], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x9], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 519:
F: BL    [PC, insn_bits] = [004001C4,  97FFFFF4], seq_succ_PC: 0x4001C8, pred_PC: 0x400194, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x9, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x9, 0x9], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x13B, 0x9], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x13b



Pipeline state at end of cycle 520:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x4001C8, 0x0, 0x3FFFFF4], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0x8, 0x9, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x9], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0x9], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 521:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x3FFFFF4, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x8, 0x1, 0x9], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0x1, 0x9], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 522:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFD18, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x9], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X3, 0x8, 0x9], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8



Pipeline state at end of cycle 523:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFD08, 0x4001C8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFD08, 0x7FFFFFD18, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x9], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x4001C8, 0x9], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x4001c8



Pipeline state at end of cycle 524:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFD08, 0x7FFFFFD08, 0x4001C8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFD08, 0x10, 0x9], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0x9], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 525:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x8, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFD08, 0x4001C8, 0x9], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFD08, 0x9], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffd08



Pipeline state at end of cycle 526:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x8, 0x8, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0x9], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFD08, 0x9], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffd08



Pipeline state at end of cycle 527:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFD08, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x8, 0x0, 0x9], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0x9], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 528:
F: ADD   [PC, insn_bits] = [004001D0,  91004021], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x9], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0x8, 0x9], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x8



Pipeline state at end of cycle 529:
F: LDUR  [PC, insn_bits] = [004001B0,  F8400022], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF68, 0x13B, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x9], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x9], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 530:
F: ADDS  [PC, insn_bits] = [004001B4,  AB020000], seq_succ_PC: 0x4001B8, pred_PC: 0x4001B8, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF78, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF78, 0x7FFFFFF68, 0x13B, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x9], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x9], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 531:
F: EOR   [PC, insn_bits] = [004001B8,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x13B, 0x7FFFFFF78, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF78, 0x7FFFFFF78, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF78, 0x13B, 0x9], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X30, 0x0, 0x9], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 532:
F: EOR   [PC, insn_bits] = [004001BC,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x13B, 0x8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF78, 0x0, 0x8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFF78, 0x9], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff78



Pipeline state at end of cycle 533:
F: MOVZ  [PC, insn_bits] = [004001BC,  D2800029], seq_succ_PC: 0x4001C0, pred_PC: 0x4001C0, status: AOK
D: EOR   [val_a, val_b, imm] = [0x8, 0x8, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x143, 0x13B, 0x8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X2, 0x7FFFFFF78, 0x8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x8



Pipeline state at end of cycle 534:
F: SUBS  [PC, insn_bits] = [004001C0,  EB090063], seq_succ_PC: 0x4001C4, pred_PC: 0x4001C4, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x8, 0x8, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x143, 0x8, 0x8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 535:
F: BL    [PC, insn_bits] = [004001C4,  97FFFFF4], seq_succ_PC: 0x4001C8, pred_PC: 0x400194, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x8, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x8, 0x8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x143, 0x8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x143



Pipeline state at end of cycle 536:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x4001C8, 0x0, 0x3FFFFF4], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7, 0x8, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0x8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 537:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x3FFFFF4, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7, 0x1, 0x8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0x1, 0x8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 538:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFD08, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X3, 0x7, 0x8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7



Pipeline state at end of cycle 539:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFCF8, 0x4001C8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFCF8, 0x7FFFFFD08, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x4001C8, 0x8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x4001c8



Pipeline state at end of cycle 540:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFCF8, 0x7FFFFFCF8, 0x4001C8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFCF8, 0x10, 0x8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0x8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 541:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFCF8, 0x4001C8, 0x8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFCF8, 0x8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffcf8



Pipeline state at end of cycle 542:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7, 0x7, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0x8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFCF8, 0x8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffcf8



Pipeline state at end of cycle 543:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFCF8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7, 0x0, 0x8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0x8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 544:
F: ADD   [PC, insn_bits] = [004001D0,  91004021], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0x7, 0x8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7



Pipeline state at end of cycle 545:
F: LDUR  [PC, insn_bits] = [004001B0,  F8400022], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF78, 0x143, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 546:
F: ADDS  [PC, insn_bits] = [004001B4,  AB020000], seq_succ_PC: 0x4001B8, pred_PC: 0x4001B8, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF88, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF88, 0x7FFFFFF78, 0x143, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 547:
F: EOR   [PC, insn_bits] = [004001B8,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x143, 0x7FFFFFF88, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF88, 0x7FFFFFF88, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF88, 0x143, 0x8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X30, 0x0, 0x8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 548:
F: EOR   [PC, insn_bits] = [004001BC,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x143, 0x7, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF88, 0x0, 0x7], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFF88, 0x8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff88



Pipeline state at end of cycle 549:
F: MOVZ  [PC, insn_bits] = [004001BC,  D2800029], seq_succ_PC: 0x4001C0, pred_PC: 0x4001C0, status: AOK
D: EOR   [val_a, val_b, imm] = [0x7, 0x7, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x14A, 0x143, 0x7, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x7], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X2, 0x7FFFFFF88, 0x7], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x7



Pipeline state at end of cycle 550:
F: SUBS  [PC, insn_bits] = [004001C0,  EB090063], seq_succ_PC: 0x4001C4, pred_PC: 0x4001C4, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x7, 0x7, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x14A, 0x7, 0x7], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x7], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 551:
F: BL    [PC, insn_bits] = [004001C4,  97FFFFF4], seq_succ_PC: 0x4001C8, pred_PC: 0x400194, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x7, 0x7], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x14A, 0x7], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x14a



Pipeline state at end of cycle 552:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x4001C8, 0x0, 0x3FFFFF4], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0x6, 0x7, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x7], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0x7], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 553:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x3FFFFF4, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x6, 0x1, 0x7], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0x1, 0x7], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 554:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFCF8, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x7], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X3, 0x6, 0x7], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x6



Pipeline state at end of cycle 555:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFCE8, 0x4001C8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFCE8, 0x7FFFFFCF8, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x7], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x4001C8, 0x7], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x4001c8



Pipeline state at end of cycle 556:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFCE8, 0x7FFFFFCE8, 0x4001C8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFCE8, 0x10, 0x7], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0x7], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 557:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x6, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFCE8, 0x4001C8, 0x7], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFCE8, 0x7], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffce8



Pipeline state at end of cycle 558:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x6, 0x6, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0x7], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFCE8, 0x7], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffce8



Pipeline state at end of cycle 559:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFCE8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x6, 0x0, 0x7], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0x7], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 560:
F: ADD   [PC, insn_bits] = [004001D0,  91004021], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x7], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0x6, 0x7], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x6



Pipeline state at end of cycle 561:
F: LDUR  [PC, insn_bits] = [004001B0,  F8400022], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF88, 0x14A, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x7], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x7], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 562:
F: ADDS  [PC, insn_bits] = [004001B4,  AB020000], seq_succ_PC: 0x4001B8, pred_PC: 0x4001B8, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFF98, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFF98, 0x7FFFFFF88, 0x14A, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x7], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x7], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 563:
F: EOR   [PC, insn_bits] = [004001B8,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x14A, 0x7FFFFFF98, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFF98, 0x7FFFFFF98, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFF98, 0x14A, 0x7], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X30, 0x0, 0x7], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 564:
F: EOR   [PC, insn_bits] = [004001BC,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x14A, 0x6, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFF98, 0x0, 0x6], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFF98, 0x7], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffff98



Pipeline state at end of cycle 565:
F: MOVZ  [PC, insn_bits] = [004001BC,  D2800029], seq_succ_PC: 0x4001C0, pred_PC: 0x4001C0, status: AOK
D: EOR   [val_a, val_b, imm] = [0x6, 0x6, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x150, 0x14A, 0x6, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x6], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X2, 0x7FFFFFF98, 0x6], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x6



Pipeline state at end of cycle 566:
F: SUBS  [PC, insn_bits] = [004001C0,  EB090063], seq_succ_PC: 0x4001C4, pred_PC: 0x4001C4, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x6, 0x6, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x150, 0x6, 0x6], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x6], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 567:
F: BL    [PC, insn_bits] = [004001C4,  97FFFFF4], seq_succ_PC: 0x4001C8, pred_PC: 0x400194, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x6, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x6, 0x6], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x150, 0x6], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x150



Pipeline state at end of cycle 568:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x4001C8, 0x0, 0x3FFFFF4], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0x5, 0x6, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x6], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0x6], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 569:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x3FFFFF4, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x5, 0x1, 0x6], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0x1, 0x6], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 570:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFCE8, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x6], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X3, 0x5, 0x6], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x5



Pipeline state at end of cycle 571:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFCD8, 0x4001C8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFCD8, 0x7FFFFFCE8, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x6], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x4001C8, 0x6], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x4001c8



Pipeline state at end of cycle 572:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFCD8, 0x7FFFFFCD8, 0x4001C8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFCD8, 0x10, 0x6], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0x6], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 573:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x5, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFCD8, 0x4001C8, 0x6], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFCD8, 0x6], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffcd8



Pipeline state at end of cycle 574:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x5, 0x5, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0x6], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFCD8, 0x6], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffcd8



Pipeline state at end of cycle 575:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFCD8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x5, 0x0, 0x6], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0x6], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 576:
F: ADD   [PC, insn_bits] = [004001D0,  91004021], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x6], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0x5, 0x6], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x5



Pipeline state at end of cycle 577:
F: LDUR  [PC, insn_bits] = [004001B0,  F8400022], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFF98, 0x150, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x6], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x6], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 578:
F: ADDS  [PC, insn_bits] = [004001B4,  AB020000], seq_succ_PC: 0x4001B8, pred_PC: 0x4001B8, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFFA8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFFA8, 0x7FFFFFF98, 0x150, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x6], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x6], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 579:
F: EOR   [PC, insn_bits] = [004001B8,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x150, 0x7FFFFFFA8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFA8, 0x7FFFFFFA8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFFA8, 0x150, 0x6], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X30, 0x0, 0x6], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 580:
F: EOR   [PC, insn_bits] = [004001BC,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x150, 0x5, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFA8, 0x0, 0x5], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFFA8, 0x6], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffa8



Pipeline state at end of cycle 581:
F: MOVZ  [PC, insn_bits] = [004001BC,  D2800029], seq_succ_PC: 0x4001C0, pred_PC: 0x4001C0, status: AOK
D: EOR   [val_a, val_b, imm] = [0x5, 0x5, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x155, 0x150, 0x5, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x5], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X2, 0x7FFFFFFA8, 0x5], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x5



Pipeline state at end of cycle 582:
F: SUBS  [PC, insn_bits] = [004001C0,  EB090063], seq_succ_PC: 0x4001C4, pred_PC: 0x4001C4, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x5, 0x5, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x155, 0x5, 0x5], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x5], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 583:
F: BL    [PC, insn_bits] = [004001C4,  97FFFFF4], seq_succ_PC: 0x4001C8, pred_PC: 0x400194, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x5, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x5, 0x5], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x155, 0x5], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x155



Pipeline state at end of cycle 584:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x4001C8, 0x0, 0x3FFFFF4], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0x4, 0x5, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x5], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0x5], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 585:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x3FFFFF4, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x4, 0x1, 0x5], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0x1, 0x5], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 586:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFCD8, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x5], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X3, 0x4, 0x5], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x4



Pipeline state at end of cycle 587:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFCC8, 0x4001C8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFCC8, 0x7FFFFFCD8, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x5], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x4001C8, 0x5], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x4001c8



Pipeline state at end of cycle 588:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFCC8, 0x7FFFFFCC8, 0x4001C8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFCC8, 0x10, 0x5], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0x5], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 589:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x4, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFCC8, 0x4001C8, 0x5], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFCC8, 0x5], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffcc8



Pipeline state at end of cycle 590:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x4, 0x4, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0x5], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFCC8, 0x5], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffcc8



Pipeline state at end of cycle 591:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFCC8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x4, 0x0, 0x5], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0x5], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 592:
F: ADD   [PC, insn_bits] = [004001D0,  91004021], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x5], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0x4, 0x5], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x4



Pipeline state at end of cycle 593:
F: LDUR  [PC, insn_bits] = [004001B0,  F8400022], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFFA8, 0x155, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x5], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x5], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 594:
F: ADDS  [PC, insn_bits] = [004001B4,  AB020000], seq_succ_PC: 0x4001B8, pred_PC: 0x4001B8, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFFB8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFFB8, 0x7FFFFFFA8, 0x155, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x5], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x5], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 595:
F: EOR   [PC, insn_bits] = [004001B8,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x155, 0x7FFFFFFB8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFB8, 0x7FFFFFFB8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFFB8, 0x155, 0x5], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X30, 0x0, 0x5], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 596:
F: EOR   [PC, insn_bits] = [004001BC,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x155, 0x4, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFB8, 0x0, 0x4], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFFB8, 0x5], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffb8



Pipeline state at end of cycle 597:
F: MOVZ  [PC, insn_bits] = [004001BC,  D2800029], seq_succ_PC: 0x4001C0, pred_PC: 0x4001C0, status: AOK
D: EOR   [val_a, val_b, imm] = [0x4, 0x4, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x159, 0x155, 0x4, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X2, 0x7FFFFFFB8, 0x4], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4



Pipeline state at end of cycle 598:
F: SUBS  [PC, insn_bits] = [004001C0,  EB090063], seq_succ_PC: 0x4001C4, pred_PC: 0x4001C4, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x4, 0x4, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x159, 0x4, 0x4], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x4], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 599:
F: BL    [PC, insn_bits] = [004001C4,  97FFFFF4], seq_succ_PC: 0x4001C8, pred_PC: 0x400194, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x4, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x4, 0x4], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x159, 0x4], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x159



Pipeline state at end of cycle 600:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x4001C8, 0x0, 0x3FFFFF4], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0x3, 0x4, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x4], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0x4], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 601:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x3FFFFF4, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x3, 0x1, 0x4], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0x1, 0x4], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 602:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFCC8, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X3, 0x3, 0x4], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 603:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFCB8, 0x4001C8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFCB8, 0x7FFFFFCC8, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x4], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x4001C8, 0x4], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x4001c8



Pipeline state at end of cycle 604:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFCB8, 0x7FFFFFCB8, 0x4001C8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFCB8, 0x10, 0x4], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0x4], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 605:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x3, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFCB8, 0x4001C8, 0x4], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFCB8, 0x4], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffcb8



Pipeline state at end of cycle 606:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x3, 0x3, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0x4], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFCB8, 0x4], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffcb8



Pipeline state at end of cycle 607:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFCB8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x3, 0x0, 0x4], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0x4], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 608:
F: ADD   [PC, insn_bits] = [004001D0,  91004021], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0x3, 0x4], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x3



Pipeline state at end of cycle 609:
F: LDUR  [PC, insn_bits] = [004001B0,  F8400022], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFFB8, 0x159, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x4], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 610:
F: ADDS  [PC, insn_bits] = [004001B4,  AB020000], seq_succ_PC: 0x4001B8, pred_PC: 0x4001B8, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFFC8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFFC8, 0x7FFFFFFB8, 0x159, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x4], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 611:
F: EOR   [PC, insn_bits] = [004001B8,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x159, 0x7FFFFFFC8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFC8, 0x7FFFFFFC8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFFC8, 0x159, 0x4], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X30, 0x0, 0x4], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 612:
F: EOR   [PC, insn_bits] = [004001BC,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x159, 0x3, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFC8, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFFC8, 0x4], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffc8



Pipeline state at end of cycle 613:
F: MOVZ  [PC, insn_bits] = [004001BC,  D2800029], seq_succ_PC: 0x4001C0, pred_PC: 0x4001C0, status: AOK
D: EOR   [val_a, val_b, imm] = [0x3, 0x3, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x15C, 0x159, 0x3, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X2, 0x7FFFFFFC8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x3



Pipeline state at end of cycle 614:
F: SUBS  [PC, insn_bits] = [004001C0,  EB090063], seq_succ_PC: 0x4001C4, pred_PC: 0x4001C4, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x3, 0x3, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x15C, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 615:
F: BL    [PC, insn_bits] = [004001C4,  97FFFFF4], seq_succ_PC: 0x4001C8, pred_PC: 0x400194, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x3, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x3, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x15C, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x15c



Pipeline state at end of cycle 616:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x4001C8, 0x0, 0x3FFFFF4], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0x2, 0x3, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 617:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x3FFFFF4, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x2, 0x1, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0x1, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 618:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFCB8, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X3, 0x2, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2



Pipeline state at end of cycle 619:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFCA8, 0x4001C8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFCA8, 0x7FFFFFCB8, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x4001C8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x4001c8



Pipeline state at end of cycle 620:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFCA8, 0x7FFFFFCA8, 0x4001C8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFCA8, 0x10, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 621:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x2, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFCA8, 0x4001C8, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFCA8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffca8



Pipeline state at end of cycle 622:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x2, 0x2, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFCA8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffca8



Pipeline state at end of cycle 623:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFCA8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x2, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 624:
F: ADD   [PC, insn_bits] = [004001D0,  91004021], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0x2, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x2



Pipeline state at end of cycle 625:
F: LDUR  [PC, insn_bits] = [004001B0,  F8400022], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFFC8, 0x15C, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 626:
F: ADDS  [PC, insn_bits] = [004001B4,  AB020000], seq_succ_PC: 0x4001B8, pred_PC: 0x4001B8, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFFD8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFFD8, 0x7FFFFFFC8, 0x15C, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x3], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 627:
F: EOR   [PC, insn_bits] = [004001B8,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x15C, 0x7FFFFFFD8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFD8, 0x7FFFFFFD8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFFD8, 0x15C, 0x3], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X30, 0x0, 0x3], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 628:
F: EOR   [PC, insn_bits] = [004001BC,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x15C, 0x2, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFD8, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFFD8, 0x3], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffd8



Pipeline state at end of cycle 629:
F: MOVZ  [PC, insn_bits] = [004001BC,  D2800029], seq_succ_PC: 0x4001C0, pred_PC: 0x4001C0, status: AOK
D: EOR   [val_a, val_b, imm] = [0x2, 0x2, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x15E, 0x15C, 0x2, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X2, 0x7FFFFFFD8, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x2



Pipeline state at end of cycle 630:
F: SUBS  [PC, insn_bits] = [004001C0,  EB090063], seq_succ_PC: 0x4001C4, pred_PC: 0x4001C4, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x2, 0x2, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x15E, 0x2, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 631:
F: BL    [PC, insn_bits] = [004001C4,  97FFFFF4], seq_succ_PC: 0x4001C8, pred_PC: 0x400194, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x2, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x2, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x15E, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x15e



Pipeline state at end of cycle 632:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x4001C8, 0x0, 0x3FFFFF4], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0x1, 0x2, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 633:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x3FFFFF4, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x1, 0x1, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0x1, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 634:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFCA8, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X3, 0x1, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 635:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFC98, 0x4001C8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFC98, 0x7FFFFFCA8, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x4001C8, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x4001c8



Pipeline state at end of cycle 636:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFC98, 0x7FFFFFC98, 0x4001C8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFC98, 0x10, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 637:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x1, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFC98, 0x4001C8, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFC98, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffc98



Pipeline state at end of cycle 638:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x1, 0x1, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFC98, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffc98



Pipeline state at end of cycle 639:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFC98, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 640:
F: ADD   [PC, insn_bits] = [004001D0,  91004021], seq_succ_PC: 0x4001B0, pred_PC: 0x4001B0, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0x1, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 641:
F: LDUR  [PC, insn_bits] = [004001B0,  F8400022], seq_succ_PC: 0x4001B4, pred_PC: 0x4001B4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFFD8, 0x15E, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X1, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 642:
F: ADDS  [PC, insn_bits] = [004001B4,  AB020000], seq_succ_PC: 0x4001B8, pred_PC: 0x4001B8, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFFE8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFFE8, 0x7FFFFFFD8, 0x15E, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x2], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 643:
F: EOR   [PC, insn_bits] = [004001B8,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x15E, 0x7FFFFFFE8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFFE8, 0x7FFFFFFE8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFFE8, 0x15E, 0x2], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X30, 0x0, 0x2], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 644:
F: EOR   [PC, insn_bits] = [004001BC,  CA020042], seq_succ_PC: 0x4001BC, pred_PC: 0x4001BC, status: AOK
D: ADDS  [val_a, val_b, imm] = [0x15E, 0x1, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: BUB
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFFE8, 0x0, 0x1], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: ADD   [dst, val_ex, val_mem] = [X1, 0x7FFFFFFE8, 0x2], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7ffffffe8



Pipeline state at end of cycle 645:
F: MOVZ  [PC, insn_bits] = [004001BC,  D2800029], seq_succ_PC: 0x4001C0, pred_PC: 0x4001C0, status: AOK
D: EOR   [val_a, val_b, imm] = [0x1, 0x1, 0x0], alu_op: EOR_OP, cond: EQ, dst: X2, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADDS  [val_ex, a, b, imm, hw] = [0x15F, 0x15E, 0x1, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x1], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X2, 0x7FFFFFFE8, 0x1], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x1



Pipeline state at end of cycle 646:
F: SUBS  [PC, insn_bits] = [004001C0,  EB090063], seq_succ_PC: 0x4001C4, pred_PC: 0x4001C4, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x1], alu_op: MOV_OP, cond: EQ, dst: X9, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x1, 0x1, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADDS  [val_ex, val_b, val_mem] = [0x15F, 0x1, 0x1], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x1], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 647:
F: BL    [PC, insn_bits] = [004001C4,  97FFFFF4], seq_succ_PC: 0x4001C8, pred_PC: 0x400194, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x1, 0x1, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X3, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x1, 0x0, 0x0, 0x1, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x1, 0x1], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADDS  [dst, val_ex, val_mem] = [X0, 0x15F, 0x1], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x15f



Pipeline state at end of cycle 648:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: BL    [val_a, val_b, imm] = [0x4001C8, 0x0, 0x3FFFFF4], alu_op: PASS_A_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true]
X: SUBS  [val_ex, a, b, imm, hw] = [0x0, 0x1, 0x1, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x1, 0x0, 0x1], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X2, 0x0, 0x1], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 649:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: MOVZ  [val_a, val_b, imm] = [0x0, 0x0, 0x10], alu_op: MOV_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: BL    [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x3FFFFF4, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x0, 0x1, 0x1], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X9, 0x1, 0x1], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x1



Pipeline state at end of cycle 650:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x7FFFFFC98, 0x10, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: MOVZ  [val_ex, a, b, imm, hw] = [0x10, 0x0, 0x0, 0x10, 0x0], alu_op: MOV_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: BL    [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x1], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X3, 0x0, 0x1], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 651:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0x7FFFFFC88, 0x4001C8, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x7FFFFFC88, 0x7FFFFFC98, 0x10, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: MOVZ  [val_ex, val_b, val_mem] = [0x10, 0x0, 0x1], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: BL    [dst, val_ex, val_mem] = [X30, 0x4001C8, 0x1], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [true , false, true], W_wval: 0x4001c8



Pipeline state at end of cycle 652:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x10, 0x10, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0x7FFFFFC88, 0x7FFFFFC88, 0x4001C8, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x7FFFFFC88, 0x10, 0x1], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: MOVZ  [dst, val_ex, val_mem] = [X7, 0x10, 0x1], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x10



Pipeline state at end of cycle 653:
F: B.cond [PC, insn_bits] = [004001A8,  54000100], seq_succ_PC: 0x4001AC, pred_PC: 0x4001C8, status: AOK
D: SUBS  [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x10, 0x10, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: false
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: STUR  [val_ex, val_b, val_mem] = [0x7FFFFFC88, 0x4001C8, 0x1], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: SUBS  [dst, val_ex, val_mem] = [X5, 0x7FFFFFC88, 0x1], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffc88



Pipeline state at end of cycle 654:
F: LDUR  [PC, insn_bits] = [004001C8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: B.cond [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X4, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x10, 0x1], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFC88, 0x1], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x7fffffc88



Pipeline state at end of cycle 655:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFC88, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: B.cond [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0x0, 0x0, 0x1], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X7, 0x0, 0x1], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 656:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFC88, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFC88, 0x7FFFFFC88, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: B.cond [val_ex, val_b, val_mem] = [0x0, 0x0, 0x1], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: SUBS  [dst, val_ex, val_mem] = [X4, 0x0, 0x1], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0



Pipeline state at end of cycle 657:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x4001C8, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFC98, 0x7FFFFFC88, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFC88, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: B.cond [dst, val_ex, val_mem] = [X4, 0x0, 0x1], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 658:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFC98, 0x15F, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFC88, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4001c8



Pipeline state at end of cycle 659:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFC98, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFC98, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffc98



Pipeline state at end of cycle 660:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFC98, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFC98, 0x7FFFFFC98, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4001C8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x4001C8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x4001c8



Pipeline state at end of cycle 661:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x4001C8, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFCA8, 0x7FFFFFC98, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFC98, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x4001C8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 662:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFCA8, 0x15F, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFC98, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4001c8



Pipeline state at end of cycle 663:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFCA8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFCA8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffca8



Pipeline state at end of cycle 664:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFCA8, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFCA8, 0x7FFFFFCA8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4001C8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x4001C8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x4001c8



Pipeline state at end of cycle 665:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x4001C8, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFCB8, 0x7FFFFFCA8, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFCA8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x4001C8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 666:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFCB8, 0x15F, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFCA8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4001c8



Pipeline state at end of cycle 667:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFCB8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFCB8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffcb8



Pipeline state at end of cycle 668:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFCB8, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFCB8, 0x7FFFFFCB8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4001C8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x4001C8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x4001c8



Pipeline state at end of cycle 669:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x4001C8, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFCC8, 0x7FFFFFCB8, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFCB8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x4001C8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 670:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFCC8, 0x15F, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFCB8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4001c8



Pipeline state at end of cycle 671:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFCC8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFCC8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffcc8



Pipeline state at end of cycle 672:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFCC8, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFCC8, 0x7FFFFFCC8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4001C8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x4001C8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x4001c8



Pipeline state at end of cycle 673:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x4001C8, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFCD8, 0x7FFFFFCC8, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFCC8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x4001C8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 674:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFCD8, 0x15F, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFCC8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4001c8



Pipeline state at end of cycle 675:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFCD8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFCD8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffcd8



Pipeline state at end of cycle 676:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFCD8, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFCD8, 0x7FFFFFCD8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4001C8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x4001C8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x4001c8



Pipeline state at end of cycle 677:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x4001C8, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFCE8, 0x7FFFFFCD8, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFCD8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x4001C8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 678:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFCE8, 0x15F, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFCD8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4001c8



Pipeline state at end of cycle 679:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFCE8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFCE8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffce8



Pipeline state at end of cycle 680:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFCE8, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFCE8, 0x7FFFFFCE8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4001C8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x4001C8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x4001c8



Pipeline state at end of cycle 681:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x4001C8, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFCF8, 0x7FFFFFCE8, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFCE8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x4001C8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 682:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFCF8, 0x15F, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFCE8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4001c8



Pipeline state at end of cycle 683:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFCF8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFCF8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffcf8



Pipeline state at end of cycle 684:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFCF8, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFCF8, 0x7FFFFFCF8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4001C8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x4001C8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x4001c8



Pipeline state at end of cycle 685:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x4001C8, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFD08, 0x7FFFFFCF8, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFCF8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x4001C8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 686:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFD08, 0x15F, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFCF8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4001c8



Pipeline state at end of cycle 687:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFD08, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFD08, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffd08



Pipeline state at end of cycle 688:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFD08, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFD08, 0x7FFFFFD08, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4001C8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x4001C8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x4001c8



Pipeline state at end of cycle 689:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x4001C8, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFD18, 0x7FFFFFD08, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFD08, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x4001C8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 690:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFD18, 0x15F, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFD08, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4001c8



Pipeline state at end of cycle 691:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFD18, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFD18, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffd18



Pipeline state at end of cycle 692:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFD18, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFD18, 0x7FFFFFD18, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4001C8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x4001C8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x4001c8



Pipeline state at end of cycle 693:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x4001C8, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFD28, 0x7FFFFFD18, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFD18, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x4001C8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 694:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFD28, 0x15F, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFD18, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4001c8



Pipeline state at end of cycle 695:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFD28, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFD28, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffd28



Pipeline state at end of cycle 696:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFD28, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFD28, 0x7FFFFFD28, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4001C8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x4001C8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x4001c8



Pipeline state at end of cycle 697:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x4001C8, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFD38, 0x7FFFFFD28, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFD28, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x4001C8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 698:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFD38, 0x15F, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFD28, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4001c8



Pipeline state at end of cycle 699:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFD38, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFD38, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffd38



Pipeline state at end of cycle 700:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFD38, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFD38, 0x7FFFFFD38, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4001C8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x4001C8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x4001c8



Pipeline state at end of cycle 701:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x4001C8, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFD48, 0x7FFFFFD38, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFD38, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x4001C8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 702:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFD48, 0x15F, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFD38, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4001c8



Pipeline state at end of cycle 703:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFD48, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFD48, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffd48



Pipeline state at end of cycle 704:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFD48, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFD48, 0x7FFFFFD48, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4001C8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x4001C8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x4001c8



Pipeline state at end of cycle 705:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x4001C8, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFD58, 0x7FFFFFD48, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFD48, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x4001C8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 706:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFD58, 0x15F, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFD48, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4001c8



Pipeline state at end of cycle 707:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFD58, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFD58, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffd58



Pipeline state at end of cycle 708:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFD58, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFD58, 0x7FFFFFD58, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4001C8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x4001C8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x4001c8



Pipeline state at end of cycle 709:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x4001C8, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFD68, 0x7FFFFFD58, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFD58, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x4001C8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 710:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFD68, 0x15F, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFD58, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4001c8



Pipeline state at end of cycle 711:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFD68, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFD68, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffd68



Pipeline state at end of cycle 712:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFD68, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFD68, 0x7FFFFFD68, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4001C8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x4001C8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x4001c8



Pipeline state at end of cycle 713:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x4001C8, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFD78, 0x7FFFFFD68, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFD68, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x4001C8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 714:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFD78, 0x15F, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFD68, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4001c8



Pipeline state at end of cycle 715:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFD78, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFD78, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffd78



Pipeline state at end of cycle 716:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFD78, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFD78, 0x7FFFFFD78, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4001C8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x4001C8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x4001c8



Pipeline state at end of cycle 717:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x4001C8, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFD88, 0x7FFFFFD78, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFD78, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x4001C8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 718:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFD88, 0x15F, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFD78, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4001c8



Pipeline state at end of cycle 719:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFD88, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFD88, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffd88



Pipeline state at end of cycle 720:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFD88, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFD88, 0x7FFFFFD88, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4001C8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x4001C8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x4001c8



Pipeline state at end of cycle 721:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x4001C8, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFD98, 0x7FFFFFD88, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFD88, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x4001C8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 722:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFD98, 0x15F, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFD88, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4001c8



Pipeline state at end of cycle 723:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFD98, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFD98, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffd98



Pipeline state at end of cycle 724:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFD98, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFD98, 0x7FFFFFD98, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4001C8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x4001C8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x4001c8



Pipeline state at end of cycle 725:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x4001C8, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFDA8, 0x7FFFFFD98, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFD98, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x4001C8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 726:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFDA8, 0x15F, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFD98, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4001c8



Pipeline state at end of cycle 727:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFDA8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFDA8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffda8



Pipeline state at end of cycle 728:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFDA8, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFDA8, 0x7FFFFFDA8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4001C8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x4001C8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x4001c8



Pipeline state at end of cycle 729:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x4001C8, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFDB8, 0x7FFFFFDA8, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFDA8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x4001C8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 730:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFDB8, 0x15F, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFDA8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4001c8



Pipeline state at end of cycle 731:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFDB8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFDB8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffdb8



Pipeline state at end of cycle 732:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFDB8, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFDB8, 0x7FFFFFDB8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4001C8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x4001C8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x4001c8



Pipeline state at end of cycle 733:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x4001C8, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFDC8, 0x7FFFFFDB8, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFDB8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x4001C8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 734:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFDC8, 0x15F, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFDB8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4001c8



Pipeline state at end of cycle 735:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFDC8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFDC8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffdc8



Pipeline state at end of cycle 736:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFDC8, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFDC8, 0x7FFFFFDC8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4001C8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x4001C8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x4001c8



Pipeline state at end of cycle 737:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x4001C8, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFDD8, 0x7FFFFFDC8, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFDC8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x4001C8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 738:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFDD8, 0x15F, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFDC8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4001c8



Pipeline state at end of cycle 739:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFDD8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFDD8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffdd8



Pipeline state at end of cycle 740:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFDD8, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFDD8, 0x7FFFFFDD8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4001C8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x4001C8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x4001c8



Pipeline state at end of cycle 741:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x4001C8, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFDE8, 0x7FFFFFDD8, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFDD8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x4001C8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 742:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFDE8, 0x15F, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFDD8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4001c8



Pipeline state at end of cycle 743:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFDE8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFDE8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffde8



Pipeline state at end of cycle 744:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFDE8, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFDE8, 0x7FFFFFDE8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4001C8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x4001C8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x4001c8



Pipeline state at end of cycle 745:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x4001C8, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFDF8, 0x7FFFFFDE8, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFDE8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x4001C8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 746:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFDF8, 0x15F, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFDE8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4001c8



Pipeline state at end of cycle 747:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFDF8, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFDF8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffdf8



Pipeline state at end of cycle 748:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFDF8, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFDF8, 0x7FFFFFDF8, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4001C8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x4001C8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x4001c8



Pipeline state at end of cycle 749:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x4001C8, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFE08, 0x7FFFFFDF8, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFDF8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x4001C8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 750:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFE08, 0x15F, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFDF8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4001c8



Pipeline state at end of cycle 751:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFE08, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFE08, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffe08



Pipeline state at end of cycle 752:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFE08, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFE08, 0x7FFFFFE08, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4001C8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x4001C8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x4001c8



Pipeline state at end of cycle 753:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x4001C8, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFE18, 0x7FFFFFE08, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFE08, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x4001C8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 754:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFE18, 0x15F, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFE08, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4001c8



Pipeline state at end of cycle 755:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFE18, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFE18, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffe18



Pipeline state at end of cycle 756:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFE18, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFE18, 0x7FFFFFE18, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4001C8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x4001C8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x4001c8



Pipeline state at end of cycle 757:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x4001C8, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFE28, 0x7FFFFFE18, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFE18, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x4001C8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 758:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x4001CC, pred_PC: 0x4001CC, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x4001C8, 0x4001C8, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFE28, 0x15F, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFE18, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x4001c8



Pipeline state at end of cycle 759:
F: ADD   [PC, insn_bits] = [004001CC,  910040A5], seq_succ_PC: 0x4001D0, pred_PC: 0x4001D0, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFE28, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x4001C8, 0x0, 0x4001C8], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFE28, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffe28



Pipeline state at end of cycle 760:
F: RET   [PC, insn_bits] = [004001D0,  D65F03C0], seq_succ_PC: 0x4001D4, pred_PC: 0x4001D4, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFE28, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFE28, 0x7FFFFFE28, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x4001C8], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x4001C8, 0x4001C8], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x4001c8



Pipeline state at end of cycle 761:
F: NOP   [PC, insn_bits] = [004001D4,  D503201F], seq_succ_PC: 0x4001D8, pred_PC: 0x4001D8, status: AOK
D: RET   [val_a, val_b, imm] = [0x40017C, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFE38, 0x7FFFFFE28, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFE28, 0x0, 0x40017C], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x4001C8], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 762:
F: LDUR  [PC, insn_bits] = [004001D8,  F84000BE], seq_succ_PC: 0x400180, pred_PC: 0x400180, status: AOK
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X5, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x40017C, 0x40017C, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFE38, 0x15F, 0x40017C], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFE28, 0x40017C], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x40017c



Pipeline state at end of cycle 763:
F: ADD   [PC, insn_bits] = [00400180,  910040A5], seq_succ_PC: 0x400184, pred_PC: 0x400184, status: AOK
D: LDUR  [val_a, val_b, imm] = [0x7FFFFFE38, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [true , false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x40017C, 0x0, 0x40017C], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFE38, 0x40017C], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffe38



Pipeline state at end of cycle 764:
F: EOR   [PC, insn_bits] = [00400184,  CA0500A5], seq_succ_PC: 0x400188, pred_PC: 0x400188, status: AOK
D: ADD   [val_a, val_b, imm] = [0x7FFFFFE38, 0x15F, 0x10], alu_op: PLUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: LDUR  [val_ex, a, b, imm, hw] = [0x7FFFFFE38, 0x7FFFFFE38, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x40017C], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X5, 0x40017C, 0x40017C], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x40017c



Pipeline state at end of cycle 765:
F: MVN   [PC, insn_bits] = [00400188,  AA2503E5], seq_succ_PC: 0x40018C, pred_PC: 0x40018C, status: AOK
D: EOR   [val_a, val_b, imm] = [0x7FFFFFE48, 0x7FFFFFE48, 0x0], alu_op: EOR_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: ADD   [val_ex, a, b, imm, hw] = [0x7FFFFFE48, 0x7FFFFFE38, 0x15F, 0x10, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: LDUR  [val_ex, val_b, val_mem] = [0x7FFFFFE38, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [true , false]
W: NOP   [dst, val_ex, val_mem] = [X5, 0x0, 0x40017C], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 766:
F: STUR  [PC, insn_bits] = [0040018C,  F80000A0], seq_succ_PC: 0x400190, pred_PC: 0x400190, status: AOK
D: MVN   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: NEG_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: EOR   [val_ex, a, b, imm, hw] = [0x0, 0x7FFFFFE48, 0x7FFFFFE48, 0x0, 0x0], alu_op: EOR_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: ADD   [val_ex, val_b, val_mem] = [0x7FFFFFE48, 0x15F, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: LDUR  [dst, val_ex, val_mem] = [X30, 0x7FFFFFE38, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, true , true], W_wval: 0x0



Pipeline state at end of cycle 767:
F: RET   [PC, insn_bits] = [00400190,  D65F03C0], seq_succ_PC: 0x400194, pred_PC: 0x400194, status: AOK
D: STUR  [val_a, val_b, imm] = [0xFFFFFFFFFFFFFFFF, 0x15F, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: MVN   [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFFF, 0x0, 0x0, 0x0, 0x0], alu_op: NEG_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , false]
M: EOR   [val_ex, val_b, val_mem] = [0x0, 0x7FFFFFE48, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: ADD   [dst, val_ex, val_mem] = [X5, 0x7FFFFFE48, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x7fffffe48



Pipeline state at end of cycle 768:
F: MOVZ  [PC, insn_bits] = [00400194,  D2800207], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: AOK
D: RET   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: STUR  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFFF, 0xFFFFFFFFFFFFFFFF, 0x15F, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: MVN   [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFFF, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: EOR   [dst, val_ex, val_mem] = [X5, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0x0


351 0x0000000000015f

Pipeline state at end of cycle 769:
F: HLT   [PC, insn_bits] = [00400198,  D4400000], seq_succ_PC: 0x400198, pred_PC: 0x400198, status: HLT
D: NOP   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X0, status: BUB
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: RET   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: STUR  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFFF, 0x15F, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, true]
W: MVN   [dst, val_ex, val_mem] = [X5, 0xFFFFFFFFFFFFFFFF, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true], W_wval: 0xffffffffffffffff



Pipeline state at end of cycle 770:
F: SUBS  [PC, insn_bits] = [00400198,  EB0700A5], seq_succ_PC: 0x40019C, pred_PC: 0x40019C, status: AOK
D: HLT   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: PASS_A_OP, cond: EQ, dst: X32, status: HLT
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: NOP   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: BUB
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: RET   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: STUR  [dst, val_ex, val_mem] = [X0, 0xFFFFFFFFFFFFFFFF, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0xffffffffffffffff



Pipeline state at end of cycle 771:
F: STUR  [PC, insn_bits] = [0040019C,  F80000BE], seq_succ_PC: 0x4001A0, pred_PC: 0x4001A0, status: AOK
D: SUBS  [val_a, val_b, imm] = [0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: MINUS_OP, cond: EQ, dst: X5, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , true]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: HLT   [val_ex, a, b, imm, hw] = [0x0, 0x0, 0x0, 0x0, 0x0], alu_op: PASS_A_OP, status: HLT
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: NOP   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: BUB
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: RET   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: AOK
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 772:
F: EOR   [PC, insn_bits] = [004001A0,  CA0700E7], seq_succ_PC: 0x4001A4, pred_PC: 0x4001A4, status: AOK
D: STUR  [val_a, val_b, imm] = [0xFFFFFFFFFFFFFFFF, 0x0, 0x0], alu_op: PLUS_OP, cond: EQ, dst: X30, status: AOK
	 X_sigs: [valb_sel, set_CC] = [false, false]
	 M_sigs: [dmem_read, dmem_write] = [false, true]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false]
X: SUBS  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFFF, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0, 0x0], alu_op: MINUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [true , true]
M: HLT   [val_ex, val_b, val_mem] = [0x0, 0x0, 0x0], status: HLT
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: NOP   [dst, val_ex, val_mem] = [X0, 0x0, 0x0], status: BUB
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0



Pipeline state at end of cycle 773:
F: SUBS  [PC, insn_bits] = [004001A4,  EB070064], seq_succ_PC: 0x4001A8, pred_PC: 0x4001A8, status: AOK
D: EOR   [val_a, val_b, imm] = [0x0, 0x0, 0x0], alu_op: EOR_OP, cond: EQ, dst: X7, status: AOK
	 X_sigs: [valb_sel, set_CC] = [true , false]
	 M_sigs: [dmem_read, dmem_write] = [false, false]
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, true]
X: STUR  [val_ex, a, b, imm, hw] = [0xFFFFFFFFFFFFFFFF, 0xFFFFFFFFFFFFFFFF, 0x0, 0x0, 0x0], alu_op: PLUS_OP, status: AOK
	 X_condval: true
	 X_sigs: [valb_sel, set_CC] = [false, false]
M: SUBS  [val_ex, val_b, val_mem] = [0xFFFFFFFFFFFFFFFF, 0x0, 0x0], status: AOK
	 M_sigs: [dmem_read, dmem_write] = [false, false]
W: HLT   [dst, val_ex, val_mem] = [X32, 0x0, 0x0], status: HLT
	 W_sigs: [dst_sel, wval_sel, w_enable] = [false, false, false], W_wval: 0x0


Run ended at Thu Apr 20 14:03:33 2023

[1mGoodbye!

[0m