Release 6.1.03i - xst G.26
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.64 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.64 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: dasl2p.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
  6) Low Level Synthesis
  7) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : dasl2p.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : dasl2p
Output Format                      : NGC
Target Device                      : xc9500xl

---- Source Options
Top Module Name                    : dasl2p
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : YES
RTL Output                         : Yes
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain

---- Other Options
lso                                : dasl2p.lso
verilog2001                        : YES
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/WORK/CPLD-DASL2P-VR/dasl2p.vhd in Library work.
Entity <dasl2p> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <dasl2p> (Architecture <behavioral>).
Entity <dasl2p> analyzed. Unit <dasl2p> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dasl2p>.
    Related source file is D:/WORK/CPLD-DASL2P-VR/dasl2p.vhd.
    Found 2-bit tristate buffer for signal <DSP_D>.
    Found 1-bit register for signal <CIN>.
    Found 1-bit register for signal <CCLK>.
    Found 2-bit register for signal <CCSn>.
    Found 2-bit tristate buffer for signal <BCLK>.
    Found 2-bit tristate buffer for signal <FSa>.
    Found 2-bit tristate buffer for signal <FSb>.
    Found 2-bit tristate buffer for signal <FSc>.
    Found 2-bit register for signal <DX>.
    Found 2-bit tristate buffer for signal <DCLK>.
    Found 2-bit tristate buffer for signal <LEDG>.
    Found 2-bit register for signal <LEDY>.
    Found 4-bit comparator greatequal for signal <$n0037> created at line 117.
    Found 4-bit comparator lessequal for signal <$n0038> created at line 117.
    Found 11-bit up counter for signal <CNT>.
    Found 1-bit register for signal <FS>.
    Found 2-bit register for signal <i_DR>.
    Found 2-bit register for signal <i_LEDG>.
    Found 2-bit register for signal <M_Sn>.
    Found 21 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Tristate(s).
Unit <dasl2p> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 15
  1-bit register                   : 15
# Counters                         : 1
  11-bit up counter                : 1
# Multiplexers                     : 21
  2-to-1 multiplexer               : 21
# Tristates                        : 13
  1-bit tristate buffer            : 12
  2-bit tristate buffer            : 1
# Comparators                      : 2
  4-bit comparator greatequal      : 1
  4-bit comparator lessequal       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <dasl2p> ...
  implementation constraint: INIT=s	 : CCSn_0
  implementation constraint: INIT=r	 : CNT_7
  implementation constraint: INIT=r	 : CNT_6
  implementation constraint: INIT=r	 : CNT_5
  implementation constraint: INIT=r	 : CIN
  implementation constraint: INIT=r	 : CCLK
  implementation constraint: INIT=s	 : CCSn_1
  implementation constraint: INIT=r	 : CNT_8
  implementation constraint: INIT=r	 : CNT_10
  implementation constraint: INIT=r	 : CNT_9
  implementation constraint: INIT=r	 : CNT_0
  implementation constraint: INIT=r	 : CNT_1
  implementation constraint: INIT=r	 : CNT_2
  implementation constraint: INIT=r	 : CNT_3
  implementation constraint: INIT=r	 : CNT_4

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : dasl2p.ngr
Top Level Output File Name         : dasl2p
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : YES
Target Technology                  : xc9500xl
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 52

Macro Statistics :
# Registers                        : 14
#      1-bit register              : 14
# Tristates                        : 13
#      1-bit tristate buffer       : 12
#      2-bit tristate buffer       : 1
# Comparators                      : 2
#      4-bit comparator greatequal : 1
#      4-bit comparator lessequal  : 1
# Xors                             : 10
#      1-bit xor2                  : 10

Cell Usage :
# BELS                             : 210
#      AND2                        : 92
#      AND3                        : 6
#      AND4                        : 1
#      GND                         : 1
#      INV                         : 66
#      OR2                         : 33
#      VCC                         : 1
#      XOR2                        : 10
# FlipFlops/Latches                : 26
#      FD                          : 12
#      FDC                         : 12
#      FDP                         : 2
# IO Buffers                       : 52
#      IBUF                        : 15
#      IOBUFE                      : 8
#      OBUF                        : 23
#      OBUFE                       : 6
=========================================================================
CPU : 1.05 / 1.83 s | Elapsed : 1.00 / 2.00 s
 
--> 

Total memory usage is 50020 kilobytes


