Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Aug  6 09:51:51 2024
| Host         : nothon-Swift-SF314-57 running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_design_wrapper_timing_summary_routed.rpt -pb main_design_wrapper_timing_summary_routed.pb -rpx main_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : main_design_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-8   Critical Warning  No common period between related clocks         2           
LUTAR-1    Warning           LUT drives async reset alert                    7           
TIMING-16  Warning           Large setup violation                           19          
TIMING-18  Warning           Missing input or output delay                   25          
TIMING-20  Warning           Non-clocked latch                               1           
LATCH-1    Advisory          Existing latches in the design                  1           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF               10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (59)
5. checking no_input_delay (11)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (59)
-------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 58 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 4 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.317     -385.406                    999                20632        0.036        0.000                      0                20632        1.370        0.000                       0                  7474  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk_fpga_0                          {0.000 2.500}        5.000           200.000         
clk_fpga_1                          {0.000 7.000}        14.000          71.429          
lvds_clk_0                          {0.000 1.736}        3.472           288.018         
  lvds_selectio_data_0_clk_div_out  {0.000 13.888}       27.776          36.002          
lvds_clk_1                          {0.000 1.736}        3.472           288.018         
  lvds_selectio_data_1_clk_div_out  {0.000 13.888}       27.776          36.002          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               -1.022     -306.022                    927                19967        0.036        0.000                      0                19967        1.370        0.000                       0                  7317  
clk_fpga_1                                                                                                                                                                           12.408        0.000                       0                     1  
lvds_clk_0                                                                                                                                                                            2.001        0.000                       0                    12  
  lvds_selectio_data_0_clk_div_out       22.914        0.000                      0                  119        0.206        0.000                      0                  119       13.388        0.000                       0                    66  
lvds_clk_1                                                                                                                                                                            2.001        0.000                       0                    12  
  lvds_selectio_data_1_clk_div_out       23.047        0.000                      0                  119        0.182        0.000                      0                  119       13.388        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                        lvds_selectio_data_0_clk_div_out       -2.285      -10.898                      5                    5        0.391        0.000                      0                    5  
clk_fpga_0                        lvds_selectio_data_1_clk_div_out       -2.317      -10.826                      5                    5        0.367        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_fpga_0                        clk_fpga_0                             -0.630       -6.644                     32                  387        0.410        0.000                      0                  387  
**async_default**                 clk_fpga_0                        lvds_selectio_data_0_clk_div_out       -1.720      -25.346                     15                   15        0.203        0.000                      0                   15  
**async_default**                 clk_fpga_0                        lvds_selectio_data_1_clk_div_out       -1.740      -25.671                     15                   15        0.162        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)        clk_fpga_1                  
(none)                      clk_fpga_0    
(none)                      lvds_clk_0    
(none)                      lvds_clk_1    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          927  Failing Endpoints,  Worst Slack       -1.022ns,  Total Violation     -306.022ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.022ns  (required time - arrival time)
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 1.716ns (30.703%)  route 3.873ns (69.297%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 7.303 - 5.000 ) 
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.534     2.613    main_design_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     3.594 r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           1.004     4.598    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X19Y49         LUT3 (Prop_lut3_I1_O)        0.105     4.703 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.370     5.074    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y48         LUT5 (Prop_lut5_I2_O)        0.105     5.179 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.112     5.290    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X17Y48         LUT6 (Prop_lut6_I5_O)        0.105     5.395 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.239     5.634    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X19Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.739 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.364     6.103    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X19Y47         LUT3 (Prop_lut3_I1_O)        0.105     6.208 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.431     6.638    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X21Y47         LUT5 (Prop_lut5_I0_O)        0.105     6.743 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=10, routed)          0.722     7.465    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X27Y50         LUT6 (Prop_lut6_I1_O)        0.105     7.570 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          0.632     8.202    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X26Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.321     7.303    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X26Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/C
                         clock pessimism              0.097     7.400    
                         clock uncertainty           -0.083     7.317    
    SLICE_X26Y47         FDRE (Setup_fdre_C_CE)      -0.136     7.181    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]
  -------------------------------------------------------------------
                         required time                          7.181    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                 -1.022    

Slack (VIOLATED) :        -1.022ns  (required time - arrival time)
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 1.716ns (30.703%)  route 3.873ns (69.297%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 7.303 - 5.000 ) 
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.534     2.613    main_design_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     3.594 r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           1.004     4.598    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X19Y49         LUT3 (Prop_lut3_I1_O)        0.105     4.703 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.370     5.074    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y48         LUT5 (Prop_lut5_I2_O)        0.105     5.179 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.112     5.290    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X17Y48         LUT6 (Prop_lut6_I5_O)        0.105     5.395 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.239     5.634    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X19Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.739 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.364     6.103    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X19Y47         LUT3 (Prop_lut3_I1_O)        0.105     6.208 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.431     6.638    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X21Y47         LUT5 (Prop_lut5_I0_O)        0.105     6.743 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=10, routed)          0.722     7.465    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X27Y50         LUT6 (Prop_lut6_I1_O)        0.105     7.570 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          0.632     8.202    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X26Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.321     7.303    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X26Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/C
                         clock pessimism              0.097     7.400    
                         clock uncertainty           -0.083     7.317    
    SLICE_X26Y47         FDRE (Setup_fdre_C_CE)      -0.136     7.181    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]
  -------------------------------------------------------------------
                         required time                          7.181    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                 -1.022    

Slack (VIOLATED) :        -1.022ns  (required time - arrival time)
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 1.716ns (30.703%)  route 3.873ns (69.297%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 7.303 - 5.000 ) 
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.534     2.613    main_design_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     3.594 r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           1.004     4.598    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X19Y49         LUT3 (Prop_lut3_I1_O)        0.105     4.703 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.370     5.074    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y48         LUT5 (Prop_lut5_I2_O)        0.105     5.179 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.112     5.290    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X17Y48         LUT6 (Prop_lut6_I5_O)        0.105     5.395 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.239     5.634    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X19Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.739 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.364     6.103    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X19Y47         LUT3 (Prop_lut3_I1_O)        0.105     6.208 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.431     6.638    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X21Y47         LUT5 (Prop_lut5_I0_O)        0.105     6.743 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=10, routed)          0.722     7.465    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X27Y50         LUT6 (Prop_lut6_I1_O)        0.105     7.570 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          0.632     8.202    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X26Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.321     7.303    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X26Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
                         clock pessimism              0.097     7.400    
                         clock uncertainty           -0.083     7.317    
    SLICE_X26Y47         FDRE (Setup_fdre_C_CE)      -0.136     7.181    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]
  -------------------------------------------------------------------
                         required time                          7.181    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                 -1.022    

Slack (VIOLATED) :        -1.022ns  (required time - arrival time)
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 1.716ns (30.703%)  route 3.873ns (69.297%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 7.303 - 5.000 ) 
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.534     2.613    main_design_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     3.594 r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           1.004     4.598    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X19Y49         LUT3 (Prop_lut3_I1_O)        0.105     4.703 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.370     5.074    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y48         LUT5 (Prop_lut5_I2_O)        0.105     5.179 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.112     5.290    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X17Y48         LUT6 (Prop_lut6_I5_O)        0.105     5.395 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.239     5.634    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X19Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.739 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.364     6.103    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X19Y47         LUT3 (Prop_lut3_I1_O)        0.105     6.208 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.431     6.638    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X21Y47         LUT5 (Prop_lut5_I0_O)        0.105     6.743 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=10, routed)          0.722     7.465    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X27Y50         LUT6 (Prop_lut6_I1_O)        0.105     7.570 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          0.632     8.202    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X26Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.321     7.303    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X26Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                         clock pessimism              0.097     7.400    
                         clock uncertainty           -0.083     7.317    
    SLICE_X26Y47         FDRE (Setup_fdre_C_CE)      -0.136     7.181    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]
  -------------------------------------------------------------------
                         required time                          7.181    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                 -1.022    

Slack (VIOLATED) :        -1.022ns  (required time - arrival time)
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 1.716ns (30.703%)  route 3.873ns (69.297%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 7.303 - 5.000 ) 
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.534     2.613    main_design_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     3.594 r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           1.004     4.598    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X19Y49         LUT3 (Prop_lut3_I1_O)        0.105     4.703 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.370     5.074    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y48         LUT5 (Prop_lut5_I2_O)        0.105     5.179 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.112     5.290    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X17Y48         LUT6 (Prop_lut6_I5_O)        0.105     5.395 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.239     5.634    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X19Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.739 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.364     6.103    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X19Y47         LUT3 (Prop_lut3_I1_O)        0.105     6.208 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.431     6.638    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X21Y47         LUT5 (Prop_lut5_I0_O)        0.105     6.743 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=10, routed)          0.722     7.465    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X27Y50         LUT6 (Prop_lut6_I1_O)        0.105     7.570 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          0.632     8.202    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X26Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.321     7.303    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X26Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                         clock pessimism              0.097     7.400    
                         clock uncertainty           -0.083     7.317    
    SLICE_X26Y47         FDRE (Setup_fdre_C_CE)      -0.136     7.181    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]
  -------------------------------------------------------------------
                         required time                          7.181    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                 -1.022    

Slack (VIOLATED) :        -1.022ns  (required time - arrival time)
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 1.716ns (30.703%)  route 3.873ns (69.297%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 7.303 - 5.000 ) 
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.534     2.613    main_design_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     3.594 r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           1.004     4.598    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X19Y49         LUT3 (Prop_lut3_I1_O)        0.105     4.703 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.370     5.074    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y48         LUT5 (Prop_lut5_I2_O)        0.105     5.179 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.112     5.290    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X17Y48         LUT6 (Prop_lut6_I5_O)        0.105     5.395 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.239     5.634    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X19Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.739 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.364     6.103    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X19Y47         LUT3 (Prop_lut3_I1_O)        0.105     6.208 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.431     6.638    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X21Y47         LUT5 (Prop_lut5_I0_O)        0.105     6.743 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=10, routed)          0.722     7.465    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X27Y50         LUT6 (Prop_lut6_I1_O)        0.105     7.570 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          0.632     8.202    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X26Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.321     7.303    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X26Y47         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C
                         clock pessimism              0.097     7.400    
                         clock uncertainty           -0.083     7.317    
    SLICE_X26Y47         FDRE (Setup_fdre_C_CE)      -0.136     7.181    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]
  -------------------------------------------------------------------
                         required time                          7.181    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                 -1.022    

Slack (VIOLATED) :        -1.011ns  (required time - arrival time)
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 1.716ns (30.759%)  route 3.863ns (69.241%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 7.303 - 5.000 ) 
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.534     2.613    main_design_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     3.594 r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           1.004     4.598    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X19Y49         LUT3 (Prop_lut3_I1_O)        0.105     4.703 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.370     5.074    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y48         LUT5 (Prop_lut5_I2_O)        0.105     5.179 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.112     5.290    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X17Y48         LUT6 (Prop_lut6_I5_O)        0.105     5.395 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.239     5.634    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X19Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.739 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.364     6.103    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X19Y47         LUT3 (Prop_lut3_I1_O)        0.105     6.208 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.431     6.638    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X21Y47         LUT5 (Prop_lut5_I0_O)        0.105     6.743 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=10, routed)          0.722     7.465    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X27Y50         LUT6 (Prop_lut6_I1_O)        0.105     7.570 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          0.622     8.192    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X26Y46         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.321     7.303    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X26Y46         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism              0.097     7.400    
                         clock uncertainty           -0.083     7.317    
    SLICE_X26Y46         FDRE (Setup_fdre_C_CE)      -0.136     7.181    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                          7.181    
                         arrival time                          -8.192    
  -------------------------------------------------------------------
                         slack                                 -1.011    

Slack (VIOLATED) :        -1.011ns  (required time - arrival time)
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 1.716ns (30.759%)  route 3.863ns (69.241%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 7.303 - 5.000 ) 
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.534     2.613    main_design_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     3.594 r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           1.004     4.598    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X19Y49         LUT3 (Prop_lut3_I1_O)        0.105     4.703 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.370     5.074    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y48         LUT5 (Prop_lut5_I2_O)        0.105     5.179 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.112     5.290    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X17Y48         LUT6 (Prop_lut6_I5_O)        0.105     5.395 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.239     5.634    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X19Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.739 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.364     6.103    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X19Y47         LUT3 (Prop_lut3_I1_O)        0.105     6.208 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.431     6.638    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X21Y47         LUT5 (Prop_lut5_I0_O)        0.105     6.743 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=10, routed)          0.722     7.465    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X27Y50         LUT6 (Prop_lut6_I1_O)        0.105     7.570 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          0.622     8.192    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X26Y46         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.321     7.303    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X26Y46         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism              0.097     7.400    
                         clock uncertainty           -0.083     7.317    
    SLICE_X26Y46         FDRE (Setup_fdre_C_CE)      -0.136     7.181    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                          7.181    
                         arrival time                          -8.192    
  -------------------------------------------------------------------
                         slack                                 -1.011    

Slack (VIOLATED) :        -1.011ns  (required time - arrival time)
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 1.716ns (30.759%)  route 3.863ns (69.241%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 7.303 - 5.000 ) 
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.534     2.613    main_design_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     3.594 r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           1.004     4.598    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X19Y49         LUT3 (Prop_lut3_I1_O)        0.105     4.703 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.370     5.074    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y48         LUT5 (Prop_lut5_I2_O)        0.105     5.179 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.112     5.290    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X17Y48         LUT6 (Prop_lut6_I5_O)        0.105     5.395 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.239     5.634    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X19Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.739 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.364     6.103    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X19Y47         LUT3 (Prop_lut3_I1_O)        0.105     6.208 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.431     6.638    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X21Y47         LUT5 (Prop_lut5_I0_O)        0.105     6.743 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=10, routed)          0.722     7.465    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X27Y50         LUT6 (Prop_lut6_I1_O)        0.105     7.570 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          0.622     8.192    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X26Y46         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.321     7.303    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X26Y46         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                         clock pessimism              0.097     7.400    
                         clock uncertainty           -0.083     7.317    
    SLICE_X26Y46         FDRE (Setup_fdre_C_CE)      -0.136     7.181    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                          7.181    
                         arrival time                          -8.192    
  -------------------------------------------------------------------
                         slack                                 -1.011    

Slack (VIOLATED) :        -0.959ns  (required time - arrival time)
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 1.716ns (31.067%)  route 3.808ns (68.933%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 7.300 - 5.000 ) 
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.534     2.613    main_design_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     3.594 r  main_design_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           1.004     4.598    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X19Y49         LUT3 (Prop_lut3_I1_O)        0.105     4.703 r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.370     5.074    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X17Y48         LUT5 (Prop_lut5_I2_O)        0.105     5.179 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.112     5.290    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]
    SLICE_X17Y48         LUT6 (Prop_lut6_I5_O)        0.105     5.395 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.239     5.634    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0__0
    SLICE_X19Y48         LUT2 (Prop_lut2_I1_O)        0.105     5.739 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=10, routed)          0.364     6.103    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X19Y47         LUT3 (Prop_lut3_I1_O)        0.105     6.208 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=6, routed)           0.431     6.638    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X21Y47         LUT5 (Prop_lut5_I0_O)        0.105     6.743 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=10, routed)          0.722     7.465    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X27Y50         LUT6 (Prop_lut6_I1_O)        0.105     7.570 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[63]_i_1/O
                         net (fo=60, routed)          0.566     8.137    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X30Y49         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     5.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.983 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.318     7.300    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X30Y49         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/C
                         clock pessimism              0.097     7.397    
                         clock uncertainty           -0.083     7.314    
    SLICE_X30Y49         FDRE (Setup_fdre_C_CE)      -0.136     7.178    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]
  -------------------------------------------------------------------
                         required time                          7.178    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                 -0.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.251ns (63.466%)  route 0.144ns (36.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.592     0.928    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X26Y49         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.148     1.076 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/Q
                         net (fo=1, routed)           0.144     1.220    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_axi_awqos[1]
    SLICE_X27Y50         LUT3 (Prop_lut3_I2_O)        0.103     1.323 r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i[61]_i_1/O
                         net (fo=1, routed)           0.000     1.323    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_mesg_mux[61]
    SLICE_X27Y50         FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.844     1.210    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X27Y50         FDRE                                         r  main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[61]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.107     1.287    main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.413%)  route 0.178ns (54.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.578     0.914    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X58Y50         FDRE                                         r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDRE (Prop_fdre_C_Q)         0.148     1.062 r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/Q
                         net (fo=1, routed)           0.178     1.239    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]
    SLICE_X58Y49         FDRE                                         r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.853     1.219    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X58Y49         FDRE                                         r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X58Y49         FDRE (Hold_fdre_C_D)        -0.001     1.188    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.249ns (58.179%)  route 0.179ns (41.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.543     0.879    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X50Y70         FDRE                                         r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.148     1.027 r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]/Q
                         net (fo=1, routed)           0.179     1.206    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_dout[31]
    SLICE_X49Y69         LUT3 (Prop_lut3_I2_O)        0.101     1.307 r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc[31]_i_2/O
                         net (fo=1, routed)           0.000     1.307    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_dout_int[31]
    SLICE_X49Y69         FDRE                                         r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.814     1.180    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X49Y69         FDRE                                         r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[31]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y69         FDRE (Hold_fdre_C_D)         0.107     1.252    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/ftch_error_addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.319%)  route 0.224ns (51.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.546     0.882    main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/m_axi_sg_aclk
    SLICE_X46Y72         FDRE                                         r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/ftch_error_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  main_design_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/ftch_error_addr_reg[24]/Q
                         net (fo=2, routed)           0.224     1.269    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_2[18]
    SLICE_X50Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.314 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1__0/O
                         net (fo=1, routed)           0.000     1.314    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/p_1_in[18]
    SLICE_X50Y73         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.805     1.171    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X50Y73         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X50Y73         FDRE (Hold_fdre_C_D)         0.121     1.257    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.272ns (63.364%)  route 0.157ns (36.636%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.557     0.893    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X50Y40         FDRE                                         r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[7]/Q
                         net (fo=3, routed)           0.157     1.214    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg_n_0_[7]
    SLICE_X49Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.322 r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.322    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_im2[7]
    SLICE_X49Y39         FDRE                                         r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.827     1.193    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X49Y39         FDRE                                         r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[7]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X49Y39         FDRE (Hold_fdre_C_D)         0.105     1.263    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.841%)  route 0.121ns (46.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.555     0.891    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X43Y59         FDRE                                         r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[7]/Q
                         net (fo=2, routed)           0.121     1.152    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[9]
    SLICE_X42Y60         SRL16E                                       r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.822     1.188    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y60         SRL16E                                       r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/CLK
                         clock pessimism             -0.282     0.906    
    SLICE_X42Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.089    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.660%)  route 0.152ns (54.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.577     0.913    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X31Y50         FDCE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.128     1.041 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=90, routed)          0.152     1.193    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/ADDRD2
    SLICE_X30Y50         RAMD32                                       r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.845     1.211    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/WCLK
    SLICE_X30Y50         RAMD32                                       r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y50         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.127    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.660%)  route 0.152ns (54.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.577     0.913    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X31Y50         FDCE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.128     1.041 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=90, routed)          0.152     1.193    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/ADDRD2
    SLICE_X30Y50         RAMD32                                       r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.845     1.211    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/WCLK
    SLICE_X30Y50         RAMD32                                       r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMA_D1/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y50         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.127    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.660%)  route 0.152ns (54.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.577     0.913    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X31Y50         FDCE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.128     1.041 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=90, routed)          0.152     1.193    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/ADDRD2
    SLICE_X30Y50         RAMD32                                       r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.845     1.211    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/WCLK
    SLICE_X30Y50         RAMD32                                       r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMB/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y50         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.127    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMB
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.660%)  route 0.152ns (54.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.577     0.913    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X31Y50         FDCE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.128     1.041 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=90, routed)          0.152     1.193    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/ADDRD2
    SLICE_X30Y50         RAMD32                                       r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.845     1.211    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/WCLK
    SLICE_X30Y50         RAMD32                                       r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMB_D1/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y50         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.127    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X2Y6   main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X2Y6   main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X1Y8   main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X1Y8   main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB18_X1Y14  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB18_X1Y14  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB18_X1Y15  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB18_X1Y15  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X1Y9   main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X1Y9   main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X58Y48  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X58Y48  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X58Y48  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X58Y48  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X58Y48  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X58Y48  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X58Y48  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X58Y48  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X58Y48  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X58Y48  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X58Y48  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X58Y48  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X58Y48  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X58Y48  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X58Y48  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X58Y48  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X58Y48  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X58Y48  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X58Y48  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X58Y48  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.592         14.000      12.408     BUFGCTRL_X0Y17  main_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  lvds_clk_0
  To Clock:  lvds_clk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_clk_0
Waveform(ns):       { 0.000 1.736 }
Period(ns):         3.472
Sources:            { lvds_clk_0_p[0] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y142  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y142  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y138  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y138  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y134  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y134  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y130  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y130  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y126  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y126  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  lvds_selectio_data_0_clk_div_out
  To Clock:  lvds_selectio_data_0_clk_div_out

Setup :            0  Failing Endpoints,  Worst Slack       22.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.914ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 0.848ns (18.474%)  route 3.742ns (81.526%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 30.338 - 27.776 ) 
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.311    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.106 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.678     2.784    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.317 r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          2.190     5.506    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[5]
    SLICE_X111Y120       LUT3 (Prop_lut3_I0_O)        0.105     5.611 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.557     6.168    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5_n_0
    SLICE_X111Y120       LUT6 (Prop_lut6_I2_O)        0.105     6.273 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.479     6.753    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I1_O)        0.105     6.858 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.516     7.374    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X109Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    H16                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812    28.588 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.003    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.729 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609    30.338    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X109Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/C
                         clock pessimism              0.153    30.491    
                         clock uncertainty           -0.035    30.455    
    SLICE_X109Y123       FDCE (Setup_fdce_C_CE)      -0.168    30.287    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]
  -------------------------------------------------------------------
                         required time                         30.287    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                 22.914    

Slack (MET) :             22.914ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 0.848ns (18.474%)  route 3.742ns (81.526%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 30.338 - 27.776 ) 
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.311    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.106 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.678     2.784    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.317 r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          2.190     5.506    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[5]
    SLICE_X111Y120       LUT3 (Prop_lut3_I0_O)        0.105     5.611 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.557     6.168    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5_n_0
    SLICE_X111Y120       LUT6 (Prop_lut6_I2_O)        0.105     6.273 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.479     6.753    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I1_O)        0.105     6.858 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.516     7.374    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X109Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    H16                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812    28.588 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.003    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.729 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609    30.338    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X109Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/C
                         clock pessimism              0.153    30.491    
                         clock uncertainty           -0.035    30.455    
    SLICE_X109Y123       FDCE (Setup_fdce_C_CE)      -0.168    30.287    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]
  -------------------------------------------------------------------
                         required time                         30.287    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                 22.914    

Slack (MET) :             22.914ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 0.848ns (18.474%)  route 3.742ns (81.526%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 30.338 - 27.776 ) 
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.311    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.106 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.678     2.784    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.317 r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          2.190     5.506    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[5]
    SLICE_X111Y120       LUT3 (Prop_lut3_I0_O)        0.105     5.611 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.557     6.168    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5_n_0
    SLICE_X111Y120       LUT6 (Prop_lut6_I2_O)        0.105     6.273 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.479     6.753    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I1_O)        0.105     6.858 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.516     7.374    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X109Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    H16                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812    28.588 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.003    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.729 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609    30.338    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X109Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/C
                         clock pessimism              0.153    30.491    
                         clock uncertainty           -0.035    30.455    
    SLICE_X109Y123       FDCE (Setup_fdce_C_CE)      -0.168    30.287    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]
  -------------------------------------------------------------------
                         required time                         30.287    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                 22.914    

Slack (MET) :             22.942ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.848ns (18.462%)  route 3.745ns (81.538%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 30.338 - 27.776 ) 
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.311    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.106 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.678     2.784    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.317 r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          2.190     5.506    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[5]
    SLICE_X111Y120       LUT3 (Prop_lut3_I0_O)        0.105     5.611 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.557     6.168    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5_n_0
    SLICE_X111Y120       LUT6 (Prop_lut6_I2_O)        0.105     6.273 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.479     6.753    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I1_O)        0.105     6.858 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.519     7.377    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X112Y123       FDPE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    H16                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812    28.588 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.003    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.729 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609    30.338    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y123       FDPE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/C
                         clock pessimism              0.153    30.491    
                         clock uncertainty           -0.035    30.455    
    SLICE_X112Y123       FDPE (Setup_fdpe_C_CE)      -0.136    30.319    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]
  -------------------------------------------------------------------
                         required time                         30.319    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                 22.942    

Slack (MET) :             22.942ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.848ns (18.462%)  route 3.745ns (81.538%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 30.338 - 27.776 ) 
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.311    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.106 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.678     2.784    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.317 r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          2.190     5.506    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[5]
    SLICE_X111Y120       LUT3 (Prop_lut3_I0_O)        0.105     5.611 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.557     6.168    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5_n_0
    SLICE_X111Y120       LUT6 (Prop_lut6_I2_O)        0.105     6.273 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.479     6.753    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I1_O)        0.105     6.858 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.519     7.377    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X112Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    H16                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812    28.588 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.003    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.729 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609    30.338    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism              0.153    30.491    
                         clock uncertainty           -0.035    30.455    
    SLICE_X112Y123       FDCE (Setup_fdce_C_CE)      -0.136    30.319    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                         30.319    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                 22.942    

Slack (MET) :             22.942ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.848ns (18.462%)  route 3.745ns (81.538%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 30.338 - 27.776 ) 
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.311    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.106 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.678     2.784    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.317 r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          2.190     5.506    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[5]
    SLICE_X111Y120       LUT3 (Prop_lut3_I0_O)        0.105     5.611 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.557     6.168    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5_n_0
    SLICE_X111Y120       LUT6 (Prop_lut6_I2_O)        0.105     6.273 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.479     6.753    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I1_O)        0.105     6.858 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.519     7.377    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X112Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    H16                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812    28.588 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.003    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.729 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609    30.338    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.153    30.491    
                         clock uncertainty           -0.035    30.455    
    SLICE_X112Y123       FDCE (Setup_fdce_C_CE)      -0.136    30.319    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                         30.319    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                 22.942    

Slack (MET) :             22.942ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.848ns (18.462%)  route 3.745ns (81.538%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 30.338 - 27.776 ) 
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.311    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.106 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.678     2.784    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.317 r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          2.190     5.506    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[5]
    SLICE_X111Y120       LUT3 (Prop_lut3_I0_O)        0.105     5.611 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.557     6.168    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5_n_0
    SLICE_X111Y120       LUT6 (Prop_lut6_I2_O)        0.105     6.273 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.479     6.753    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I1_O)        0.105     6.858 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.519     7.377    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X112Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    H16                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812    28.588 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.003    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.729 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609    30.338    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.153    30.491    
                         clock uncertainty           -0.035    30.455    
    SLICE_X112Y123       FDCE (Setup_fdce_C_CE)      -0.136    30.319    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                         30.319    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                 22.942    

Slack (MET) :             22.942ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.848ns (18.462%)  route 3.745ns (81.538%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 30.338 - 27.776 ) 
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.311    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.106 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.678     2.784    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.317 r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          2.190     5.506    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[5]
    SLICE_X111Y120       LUT3 (Prop_lut3_I0_O)        0.105     5.611 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.557     6.168    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5_n_0
    SLICE_X111Y120       LUT6 (Prop_lut6_I2_O)        0.105     6.273 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.479     6.753    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I1_O)        0.105     6.858 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.519     7.377    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X112Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    H16                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812    28.588 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.003    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.729 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609    30.338    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism              0.153    30.491    
                         clock uncertainty           -0.035    30.455    
    SLICE_X112Y123       FDCE (Setup_fdce_C_CE)      -0.136    30.319    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                         30.319    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                 22.942    

Slack (MET) :             22.942ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.848ns (18.462%)  route 3.745ns (81.538%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 30.338 - 27.776 ) 
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.311    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.106 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.678     2.784    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.317 r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          2.190     5.506    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[5]
    SLICE_X111Y120       LUT3 (Prop_lut3_I0_O)        0.105     5.611 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.557     6.168    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5_n_0
    SLICE_X111Y120       LUT6 (Prop_lut6_I2_O)        0.105     6.273 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.479     6.753    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I1_O)        0.105     6.858 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.519     7.377    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X112Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    H16                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812    28.588 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.003    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.729 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609    30.338    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism              0.153    30.491    
                         clock uncertainty           -0.035    30.455    
    SLICE_X112Y123       FDCE (Setup_fdce_C_CE)      -0.136    30.319    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                         30.319    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                 22.942    

Slack (MET) :             23.019ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.743ns (16.568%)  route 3.741ns (83.432%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 30.338 - 27.776 ) 
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.311    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.106 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.678     2.784    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.317 f  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          2.190     5.506    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[5]
    SLICE_X111Y120       LUT3 (Prop_lut3_I0_O)        0.105     5.611 r  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.660     6.271    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5_n_0
    SLICE_X111Y119       LUT6 (Prop_lut6_I2_O)        0.105     6.376 r  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_1/O
                         net (fo=4, routed)           0.892     7.268    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_1_n_0
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    H16                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812    28.588 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.003    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.729 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609    30.338    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/C
                         clock pessimism              0.153    30.491    
                         clock uncertainty           -0.035    30.455    
    SLICE_X113Y123       FDCE (Setup_fdce_C_CE)      -0.168    30.287    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]
  -------------------------------------------------------------------
                         required time                         30.287    
                         arrival time                          -7.268    
  -------------------------------------------------------------------
                         slack                                 23.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.246ns (75.334%)  route 0.081ns (24.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.554    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.286     1.111    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X104Y108       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y108       FDRE (Prop_fdre_C_Q)         0.148     1.259 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/Q
                         net (fo=5, routed)           0.081     1.339    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[4]
    SLICE_X104Y108       LUT6 (Prop_lut6_I4_O)        0.098     1.437 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.437    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X104Y108       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.324     1.449    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X104Y108       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.339     1.111    
    SLICE_X104Y108       FDRE (Hold_fdre_C_D)         0.121     1.232    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.100%)  route 0.146ns (50.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.554    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.286     1.111    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X105Y109       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109       FDRE (Prop_fdre_C_Q)         0.141     1.252 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=7, routed)           0.146     1.398    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X104Y109       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.324     1.449    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X104Y109       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism             -0.326     1.124    
    SLICE_X104Y109       FDRE (Hold_fdre_C_D)         0.063     1.187    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.208ns (58.422%)  route 0.148ns (41.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.554    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.286     1.111    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X102Y112       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y112       FDRE (Prop_fdre_C_Q)         0.164     1.275 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/Q
                         net (fo=4, routed)           0.148     1.423    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[8]
    SLICE_X102Y112       LUT5 (Prop_lut5_I3_O)        0.044     1.467 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.467    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[9]
    SLICE_X102Y112       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.322     1.447    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X102Y112       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/C
                         clock pessimism             -0.337     1.111    
    SLICE_X102Y112       FDRE (Hold_fdre_C_D)         0.131     1.242    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.539%)  route 0.148ns (41.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.554    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.286     1.111    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X102Y112       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y112       FDRE (Prop_fdre_C_Q)         0.164     1.275 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/Q
                         net (fo=4, routed)           0.148     1.423    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[8]
    SLICE_X102Y112       LUT4 (Prop_lut4_I3_O)        0.045     1.468 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.468    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[8]
    SLICE_X102Y112       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.322     1.447    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X102Y112       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                         clock pessimism             -0.337     1.111    
    SLICE_X102Y112       FDRE (Hold_fdre_C_D)         0.121     1.232    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.226ns (67.277%)  route 0.110ns (32.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.554    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.286     1.111    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X105Y109       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109       FDRE (Prop_fdre_C_Q)         0.128     1.239 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/Q
                         net (fo=4, routed)           0.110     1.349    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[9]
    SLICE_X105Y109       LUT6 (Prop_lut6_I4_O)        0.098     1.447 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.447    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[10]
    SLICE_X105Y109       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.324     1.449    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X105Y109       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                         clock pessimism             -0.339     1.111    
    SLICE_X105Y109       FDRE (Hold_fdre_C_D)         0.092     1.203    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.183ns (50.766%)  route 0.177ns (49.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.554    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.286     1.111    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X105Y109       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109       FDRE (Prop_fdre_C_Q)         0.141     1.252 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=7, routed)           0.177     1.429    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X105Y109       LUT3 (Prop_lut3_I1_O)        0.042     1.471 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.471    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[7]
    SLICE_X105Y109       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.324     1.449    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X105Y109       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism             -0.339     1.111    
    SLICE_X105Y109       FDRE (Hold_fdre_C_D)         0.107     1.218    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.184ns (50.622%)  route 0.179ns (49.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.554    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.286     1.111    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X105Y109       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109       FDRE (Prop_fdre_C_Q)         0.141     1.252 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=7, routed)           0.179     1.431    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X105Y109       LUT5 (Prop_lut5_I2_O)        0.043     1.474 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.474    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[9]
    SLICE_X105Y109       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.324     1.449    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X105Y109       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism             -0.339     1.111    
    SLICE_X105Y109       FDRE (Hold_fdre_C_D)         0.107     1.218    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.554    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.286     1.111    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X102Y112       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y112       FDRE (Prop_fdre_C_Q)         0.164     1.275 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.184     1.459    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X102Y112       LUT3 (Prop_lut3_I1_O)        0.043     1.502 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.502    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[2]
    SLICE_X102Y112       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.322     1.447    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X102Y112       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.337     1.111    
    SLICE_X102Y112       FDRE (Hold_fdre_C_D)         0.131     1.242    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.554    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.286     1.111    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X102Y112       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y112       FDRE (Prop_fdre_C_Q)         0.164     1.275 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.184     1.459    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X102Y112       LUT5 (Prop_lut5_I2_O)        0.043     1.502 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.502    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[4]
    SLICE_X102Y112       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.322     1.447    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X102Y112       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.337     1.111    
    SLICE_X102Y112       FDRE (Hold_fdre_C_D)         0.131     1.242    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.712%)  route 0.186ns (47.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.554    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.825 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.286     1.111    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X104Y109       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y109       FDRE (Prop_fdre_C_Q)         0.164     1.275 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.186     1.460    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X104Y109       LUT3 (Prop_lut3_I1_O)        0.043     1.503 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.503    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[2]
    SLICE_X104Y109       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.324     1.449    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X104Y109       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.339     1.111    
    SLICE_X104Y109       FDRE (Hold_fdre_C_D)         0.131     1.242    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_selectio_data_0_clk_div_out
Waveform(ns):       { 0.000 13.888 }
Period(ns):         27.776
Sources:            { main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y142   main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y138   main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y134   main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y130   main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y126   main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/CLKDIV
Min Period        n/a     FDSE/C            n/a            1.000         27.776      26.776     SLICE_X105Y108  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Min Period        n/a     FDSE/C            n/a            1.000         27.776      26.776     SLICE_X105Y108  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         27.776      26.776     SLICE_X105Y111  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         27.776      26.776     SLICE_X105Y111  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Min Period        n/a     FDRE/C            n/a            1.000         27.776      26.776     SLICE_X105Y110  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Slow    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X105Y108  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Fast    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X105Y108  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X105Y108  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Fast    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X105Y108  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X105Y111  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X105Y111  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X105Y111  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X105Y111  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X105Y110  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X105Y110  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Slow    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X105Y108  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Fast    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X105Y108  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X105Y108  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Fast    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X105Y108  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X105Y111  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X105Y111  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X105Y111  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X105Y111  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X105Y110  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X105Y110  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_clk_1
  To Clock:  lvds_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_clk_1
Waveform(ns):       { 0.000 1.736 }
Period(ns):         3.472
Sources:            { lvds_clk_1_p[0] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y118  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y118  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y114  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y114  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y110  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y110  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y106  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y106  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y102  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y102  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  lvds_selectio_data_1_clk_div_out
  To Clock:  lvds_selectio_data_1_clk_div_out

Setup :            0  Failing Endpoints,  Worst Slack       23.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.047ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 1.027ns (22.206%)  route 3.598ns (77.794%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 30.365 - 27.776 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.678     2.808    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y106        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     3.341 f  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/Q8
                         net (fo=16, routed)          1.349     4.690    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[3]
    SLICE_X112Y118       LUT2 (Prop_lut2_I1_O)        0.125     4.815 r  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_4/O
                         net (fo=2, routed)           0.483     5.298    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_4_n_0
    SLICE_X112Y119       LUT6 (Prop_lut6_I2_O)        0.264     5.562 r  main_design_i/noip_lvds_stream_1/U0/fifo_din[63]_i_3/O
                         net (fo=4, routed)           1.111     6.672    main_design_i/noip_lvds_stream_1/U0/fifo_din[63]_i_3_n_0
    SLICE_X111Y124       LUT6 (Prop_lut6_I2_O)        0.105     6.777 r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_i_1/O
                         net (fo=1, routed)           0.656     7.433    main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_i_1_n_0
    SLICE_X112Y121       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611    30.365    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X112Y121       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/C
                         clock pessimism              0.153    30.517    
                         clock uncertainty           -0.035    30.482    
    SLICE_X112Y121       FDCE (Setup_fdce_C_D)       -0.002    30.480    main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                         30.480    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                 23.047    

Slack (MET) :             23.225ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 1.037ns (24.249%)  route 3.239ns (75.751%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 30.365 - 27.776 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.678     2.808    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y106        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     3.341 f  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/Q8
                         net (fo=16, routed)          1.349     4.690    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[3]
    SLICE_X112Y118       LUT2 (Prop_lut2_I1_O)        0.125     4.815 r  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_4/O
                         net (fo=2, routed)           0.483     5.298    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_4_n_0
    SLICE_X112Y119       LUT6 (Prop_lut6_I2_O)        0.264     5.562 r  main_design_i/noip_lvds_stream_1/U0/fifo_din[63]_i_3/O
                         net (fo=4, routed)           0.922     6.484    main_design_i/noip_lvds_stream_1/U0/fifo_din[63]_i_3_n_0
    SLICE_X111Y124       LUT4 (Prop_lut4_I1_O)        0.115     6.599 r  main_design_i/noip_lvds_stream_1/U0/pixel_polarity[0]_i_1/O
                         net (fo=1, routed)           0.486     7.085    main_design_i/noip_lvds_stream_1/U0/pixel_polarity[0]_i_1_n_0
    SLICE_X112Y121       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611    30.365    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X112Y121       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/C
                         clock pessimism              0.153    30.517    
                         clock uncertainty           -0.035    30.482    
    SLICE_X112Y121       FDCE (Setup_fdce_C_D)       -0.172    30.310    main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]
  -------------------------------------------------------------------
                         required time                         30.310    
                         arrival time                          -7.085    
  -------------------------------------------------------------------
                         slack                                 23.225    

Slack (MET) :             23.644ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.848ns (21.786%)  route 3.044ns (78.214%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 30.365 - 27.776 ) 
    Source Clock Delay      (SCD):    2.809ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.679     2.809    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y102        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     3.342 f  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/Q8
                         net (fo=14, routed)          1.164     4.507    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[4]
    SLICE_X112Y118       LUT3 (Prop_lut3_I1_O)        0.105     4.612 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.334     4.945    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5_n_0
    SLICE_X112Y117       LUT6 (Prop_lut6_I2_O)        0.105     5.050 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.825     5.875    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X111Y118       LUT6 (Prop_lut6_I1_O)        0.105     5.980 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.722     6.702    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611    30.365    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism              0.153    30.517    
                         clock uncertainty           -0.035    30.482    
    SLICE_X112Y122       FDCE (Setup_fdce_C_CE)      -0.136    30.346    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                         30.346    
                         arrival time                          -6.702    
  -------------------------------------------------------------------
                         slack                                 23.644    

Slack (MET) :             23.755ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.848ns (22.614%)  route 2.902ns (77.386%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 30.365 - 27.776 ) 
    Source Clock Delay      (SCD):    2.809ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.679     2.809    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y102        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     3.342 f  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/Q8
                         net (fo=14, routed)          1.164     4.507    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[4]
    SLICE_X112Y118       LUT3 (Prop_lut3_I1_O)        0.105     4.612 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.334     4.945    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5_n_0
    SLICE_X112Y117       LUT6 (Prop_lut6_I2_O)        0.105     5.050 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.825     5.875    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X111Y118       LUT6 (Prop_lut6_I1_O)        0.105     5.980 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.579     6.559    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X113Y122       FDPE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611    30.365    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDPE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/C
                         clock pessimism              0.153    30.517    
                         clock uncertainty           -0.035    30.482    
    SLICE_X113Y122       FDPE (Setup_fdpe_C_CE)      -0.168    30.314    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]
  -------------------------------------------------------------------
                         required time                         30.314    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                 23.755    

Slack (MET) :             23.755ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.848ns (22.614%)  route 2.902ns (77.386%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 30.365 - 27.776 ) 
    Source Clock Delay      (SCD):    2.809ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.679     2.809    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y102        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     3.342 f  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/Q8
                         net (fo=14, routed)          1.164     4.507    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[4]
    SLICE_X112Y118       LUT3 (Prop_lut3_I1_O)        0.105     4.612 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.334     4.945    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5_n_0
    SLICE_X112Y117       LUT6 (Prop_lut6_I2_O)        0.105     5.050 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.825     5.875    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X111Y118       LUT6 (Prop_lut6_I1_O)        0.105     5.980 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.579     6.559    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611    30.365    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism              0.153    30.517    
                         clock uncertainty           -0.035    30.482    
    SLICE_X113Y122       FDCE (Setup_fdce_C_CE)      -0.168    30.314    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                         30.314    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                 23.755    

Slack (MET) :             23.755ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.848ns (22.614%)  route 2.902ns (77.386%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 30.365 - 27.776 ) 
    Source Clock Delay      (SCD):    2.809ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.679     2.809    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y102        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     3.342 f  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/Q8
                         net (fo=14, routed)          1.164     4.507    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[4]
    SLICE_X112Y118       LUT3 (Prop_lut3_I1_O)        0.105     4.612 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.334     4.945    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5_n_0
    SLICE_X112Y117       LUT6 (Prop_lut6_I2_O)        0.105     5.050 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.825     5.875    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X111Y118       LUT6 (Prop_lut6_I1_O)        0.105     5.980 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.579     6.559    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611    30.365    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.153    30.517    
                         clock uncertainty           -0.035    30.482    
    SLICE_X113Y122       FDCE (Setup_fdce_C_CE)      -0.168    30.314    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                         30.314    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                 23.755    

Slack (MET) :             23.755ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.848ns (22.614%)  route 2.902ns (77.386%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 30.365 - 27.776 ) 
    Source Clock Delay      (SCD):    2.809ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.679     2.809    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y102        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     3.342 f  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/Q8
                         net (fo=14, routed)          1.164     4.507    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[4]
    SLICE_X112Y118       LUT3 (Prop_lut3_I1_O)        0.105     4.612 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.334     4.945    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5_n_0
    SLICE_X112Y117       LUT6 (Prop_lut6_I2_O)        0.105     5.050 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.825     5.875    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X111Y118       LUT6 (Prop_lut6_I1_O)        0.105     5.980 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.579     6.559    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611    30.365    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.153    30.517    
                         clock uncertainty           -0.035    30.482    
    SLICE_X113Y122       FDCE (Setup_fdce_C_CE)      -0.168    30.314    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                         30.314    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                 23.755    

Slack (MET) :             23.755ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.848ns (22.614%)  route 2.902ns (77.386%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 30.365 - 27.776 ) 
    Source Clock Delay      (SCD):    2.809ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.679     2.809    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y102        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     3.342 f  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/Q8
                         net (fo=14, routed)          1.164     4.507    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[4]
    SLICE_X112Y118       LUT3 (Prop_lut3_I1_O)        0.105     4.612 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.334     4.945    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5_n_0
    SLICE_X112Y117       LUT6 (Prop_lut6_I2_O)        0.105     5.050 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.825     5.875    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X111Y118       LUT6 (Prop_lut6_I1_O)        0.105     5.980 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.579     6.559    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611    30.365    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/C
                         clock pessimism              0.153    30.517    
                         clock uncertainty           -0.035    30.482    
    SLICE_X113Y122       FDCE (Setup_fdce_C_CE)      -0.168    30.314    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]
  -------------------------------------------------------------------
                         required time                         30.314    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                 23.755    

Slack (MET) :             23.755ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.848ns (22.614%)  route 2.902ns (77.386%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 30.365 - 27.776 ) 
    Source Clock Delay      (SCD):    2.809ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.679     2.809    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y102        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     3.342 f  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/Q8
                         net (fo=14, routed)          1.164     4.507    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[4]
    SLICE_X112Y118       LUT3 (Prop_lut3_I1_O)        0.105     4.612 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.334     4.945    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5_n_0
    SLICE_X112Y117       LUT6 (Prop_lut6_I2_O)        0.105     5.050 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.825     5.875    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X111Y118       LUT6 (Prop_lut6_I1_O)        0.105     5.980 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.579     6.559    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611    30.365    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism              0.153    30.517    
                         clock uncertainty           -0.035    30.482    
    SLICE_X113Y122       FDCE (Setup_fdce_C_CE)      -0.168    30.314    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                         30.314    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                 23.755    

Slack (MET) :             23.755ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.848ns (22.614%)  route 2.902ns (77.386%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 30.365 - 27.776 ) 
    Source Clock Delay      (SCD):    2.809ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.679     2.809    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y102        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.533     3.342 f  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/Q8
                         net (fo=14, routed)          1.164     4.507    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[4]
    SLICE_X112Y118       LUT3 (Prop_lut3_I1_O)        0.105     4.612 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.334     4.945    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5_n_0
    SLICE_X112Y117       LUT6 (Prop_lut6_I2_O)        0.105     5.050 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.825     5.875    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X111Y118       LUT6 (Prop_lut6_I1_O)        0.105     5.980 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.579     6.559    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611    30.365    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/C
                         clock pessimism              0.153    30.517    
                         clock uncertainty           -0.035    30.482    
    SLICE_X113Y122       FDCE (Setup_fdce_C_CE)      -0.168    30.314    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]
  -------------------------------------------------------------------
                         required time                         30.314    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                 23.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.659%)  route 0.073ns (36.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.253     1.102    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDCE (Prop_fdce_C_Q)         0.128     1.230 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/Q
                         net (fo=2, routed)           0.073     1.303    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[3]
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism             -0.322     1.115    
    SLICE_X112Y122       FDCE (Hold_fdce_C_D)         0.006     1.121    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.019%)  route 0.120ns (45.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.253     1.102    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDCE (Prop_fdce_C_Q)         0.141     1.243 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/Q
                         net (fo=3, routed)           0.120     1.363    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[1]
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism             -0.335     1.102    
    SLICE_X113Y122       FDCE (Hold_fdce_C_D)         0.078     1.180    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.471%)  route 0.150ns (51.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.262     1.111    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X113Y107       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.141     1.252 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/Q
                         net (fo=4, routed)           0.150     1.402    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[8]
    SLICE_X112Y107       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.299     1.449    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X112Y107       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
                         clock pessimism             -0.325     1.124    
    SLICE_X112Y107       FDRE (Hold_fdre_C_D)         0.087     1.211    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.020%)  route 0.068ns (22.980%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.253     1.102    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDCE (Prop_fdce_C_Q)         0.128     1.230 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/Q
                         net (fo=2, routed)           0.068     1.298    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[8]
    SLICE_X113Y122       LUT2 (Prop_lut2_I1_O)        0.099     1.397 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.397    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[1]_i_1_n_0
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism             -0.335     1.102    
    SLICE_X113Y122       FDCE (Hold_fdce_C_D)         0.092     1.194    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.438%)  route 0.150ns (51.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.262     1.111    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X110Y108       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y108       FDRE (Prop_fdre_C_Q)         0.141     1.252 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/Q
                         net (fo=5, routed)           0.150     1.402    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[8]
    SLICE_X110Y107       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.299     1.449    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X110Y107       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism             -0.322     1.127    
    SLICE_X110Y107       FDRE (Hold_fdre_C_D)         0.072     1.199    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.853%)  route 0.148ns (51.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.263     1.112    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X110Y105       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.141     1.253 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.148     1.401    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X111Y105       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.300     1.450    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X111Y105       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.325     1.125    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.066     1.191    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.590%)  route 0.117ns (45.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.253     1.102    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDCE (Prop_fdce_C_Q)         0.141     1.243 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/Q
                         net (fo=2, routed)           0.117     1.361    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[5]
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism             -0.335     1.102    
    SLICE_X113Y122       FDCE (Hold_fdce_C_D)         0.047     1.149    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.189ns (51.216%)  route 0.180ns (48.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.263     1.112    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X113Y106       FDSE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y106       FDSE (Prop_fdse_C_Q)         0.141     1.253 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.180     1.433    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X112Y105       LUT3 (Prop_lut3_I0_O)        0.048     1.481 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.481    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[2]
    SLICE_X112Y105       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.300     1.450    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X112Y105       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.322     1.128    
    SLICE_X112Y105       FDRE (Hold_fdre_C_D)         0.131     1.259    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.189ns (50.666%)  route 0.184ns (49.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.263     1.112    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X113Y106       FDSE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y106       FDSE (Prop_fdse_C_Q)         0.141     1.253 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.184     1.437    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X112Y105       LUT5 (Prop_lut5_I1_O)        0.048     1.485 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.485    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[4]
    SLICE_X112Y105       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.300     1.450    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X112Y105       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.322     1.128    
    SLICE_X112Y105       FDRE (Hold_fdre_C_D)         0.131     1.259    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.816%)  route 0.180ns (49.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.263     1.112    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X113Y106       FDSE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y106       FDSE (Prop_fdse_C_Q)         0.141     1.253 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.180     1.433    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X112Y105       LUT2 (Prop_lut2_I0_O)        0.045     1.478 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.478    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[1]
    SLICE_X112Y105       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.300     1.450    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X112Y105       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.322     1.128    
    SLICE_X112Y105       FDRE (Hold_fdre_C_D)         0.120     1.248    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_selectio_data_1_clk_div_out
Waveform(ns):       { 0.000 13.888 }
Period(ns):         27.776
Sources:            { main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y118   main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y114   main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y110   main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y106   main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y102   main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKDIV
Min Period        n/a     FDSE/C            n/a            1.000         27.776      26.776     SLICE_X111Y108  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Min Period        n/a     FDSE/C            n/a            1.000         27.776      26.776     SLICE_X111Y108  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         27.776      26.776     SLICE_X111Y107  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         27.776      26.776     SLICE_X111Y107  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Min Period        n/a     FDRE/C            n/a            1.000         27.776      26.776     SLICE_X110Y107  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Slow    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y108  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Fast    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y108  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y108  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Fast    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y108  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X111Y107  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X111Y107  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X111Y107  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X111Y107  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X110Y107  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X110Y107  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Slow    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y108  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Fast    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y108  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y108  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Fast    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y108  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X111Y107  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X111Y107  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X111Y107  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X111Y107  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X110Y107  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X110Y107  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  lvds_selectio_data_0_clk_div_out

Setup :            5  Failing Endpoints,  Worst Slack       -2.285ns,  Total Violation      -10.898ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.285ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.704ns  (logic 0.484ns (28.410%)  route 1.220ns (71.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 4807.814 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.287  4808.473    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.578 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.932  4809.511    main_design_i/lvds_selectio_data_0/inst/io_reset
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.614  4807.814    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.814    
                         clock uncertainty           -0.083  4807.731    
    ILOGIC_X1Y138        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.226    main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.226    
                         arrival time                       -4809.511    
  -------------------------------------------------------------------
                         slack                                 -2.285    

Slack (VIOLATED) :        -2.280ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.702ns  (logic 0.484ns (28.441%)  route 1.218ns (71.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 4807.818 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.287  4808.473    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.578 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.930  4809.509    main_design_i/lvds_selectio_data_0/inst/io_reset
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.617  4807.818    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.818    
                         clock uncertainty           -0.083  4807.735    
    ILOGIC_X1Y142        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.229    main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.229    
                         arrival time                       -4809.509    
  -------------------------------------------------------------------
                         slack                                 -2.280    

Slack (VIOLATED) :        -2.156ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.572ns  (logic 0.484ns (30.793%)  route 1.088ns (69.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 4807.812 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.287  4808.473    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.578 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.801  4809.379    main_design_i/lvds_selectio_data_0/inst/io_reset
    ILOGIC_X1Y134        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611  4807.812    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y134        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.812    
                         clock uncertainty           -0.083  4807.729    
    ILOGIC_X1Y134        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.223    main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.223    
                         arrival time                       -4809.379    
  -------------------------------------------------------------------
                         slack                                 -2.156    

Slack (VIOLATED) :        -2.128ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.536ns  (logic 0.484ns (31.512%)  route 1.052ns (68.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.556ns = ( 4807.804 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.287  4808.473    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.578 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.765  4809.343    main_design_i/lvds_selectio_data_0/inst/io_reset
    ILOGIC_X1Y126        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.603  4807.804    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y126        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.804    
                         clock uncertainty           -0.083  4807.721    
    ILOGIC_X1Y126        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.215    main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.215    
                         arrival time                       -4809.343    
  -------------------------------------------------------------------
                         slack                                 -2.128    

Slack (VIOLATED) :        -2.048ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.460ns  (logic 0.484ns (33.144%)  route 0.976ns (66.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 4807.809 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.287  4808.473    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.578 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.689  4809.267    main_design_i/lvds_selectio_data_0/inst/io_reset
    ILOGIC_X1Y130        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608  4807.809    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y130        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.809    
                         clock uncertainty           -0.083  4807.726    
    ILOGIC_X1Y130        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.220    main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.220    
                         arrival time                       -4809.268    
  -------------------------------------------------------------------
                         slack                                 -2.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.194%)  route 0.552ns (74.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.412ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.155     1.338    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.383 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.397     1.780    main_design_i/lvds_selectio_data_0/inst/io_reset
    ILOGIC_X1Y130        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.412    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y130        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.412    
                         clock uncertainty            0.083     1.495    
    ILOGIC_X1Y130        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.389    main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.642%)  route 0.569ns (75.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.155     1.338    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.383 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.414     1.797    main_design_i/lvds_selectio_data_0/inst/io_reset
    ILOGIC_X1Y134        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.291     1.416    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y134        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.416    
                         clock uncertainty            0.083     1.499    
    ILOGIC_X1Y134        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.393    main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.576%)  route 0.603ns (76.424%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.407ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.155     1.338    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.383 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.448     1.831    main_design_i/lvds_selectio_data_0/inst/io_reset
    ILOGIC_X1Y126        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.282     1.407    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y126        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.407    
                         clock uncertainty            0.083     1.490    
    ILOGIC_X1Y126        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.384    main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.206%)  route 0.652ns (77.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.155     1.338    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.383 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.496     1.880    main_design_i/lvds_selectio_data_0/inst/io_reset
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.295     1.420    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.420    
                         clock uncertainty            0.083     1.503    
    ILOGIC_X1Y138        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.397    main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.186ns (22.018%)  route 0.659ns (77.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.155     1.338    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.383 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.503     1.887    main_design_i/lvds_selectio_data_0/inst/io_reset
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.296     1.421    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.421    
                         clock uncertainty            0.083     1.504    
    ILOGIC_X1Y142        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.398    main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.488    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  lvds_selectio_data_1_clk_div_out

Setup :            5  Failing Endpoints,  Worst Slack       -2.317ns,  Total Violation      -10.826ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.317ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.763ns  (logic 0.484ns (27.449%)  route 1.279ns (72.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.595ns = ( 4807.842 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.287  4808.473    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.578 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.992  4809.570    main_design_i/lvds_selectio_data_1/inst/io_reset
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.617  4807.842    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.842    
                         clock uncertainty           -0.083  4807.759    
    ILOGIC_X1Y102        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.253    main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.253    
                         arrival time                       -4809.570    
  -------------------------------------------------------------------
                         slack                                 -2.317    

Slack (VIOLATED) :        -2.241ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.687ns  (logic 0.484ns (28.696%)  route 1.203ns (71.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.595ns = ( 4807.842 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.287  4808.473    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.578 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.915  4809.494    main_design_i/lvds_selectio_data_1/inst/io_reset
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.617  4807.842    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.842    
                         clock uncertainty           -0.083  4807.759    
    ILOGIC_X1Y106        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.253    main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.253    
                         arrival time                       -4809.494    
  -------------------------------------------------------------------
                         slack                                 -2.241    

Slack (VIOLATED) :        -2.110ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.554ns  (logic 0.484ns (31.149%)  route 1.070ns (68.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.593ns = ( 4807.840 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.287  4808.473    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.578 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.783  4809.361    main_design_i/lvds_selectio_data_1/inst/io_reset
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.615  4807.840    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.840    
                         clock uncertainty           -0.083  4807.757    
    ILOGIC_X1Y110        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.251    main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.251    
                         arrival time                       -4809.361    
  -------------------------------------------------------------------
                         slack                                 -2.110    

Slack (VIOLATED) :        -2.101ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.542ns  (logic 0.484ns (31.378%)  route 1.058ns (68.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.590ns = ( 4807.837 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.287  4808.473    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.578 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.771  4809.350    main_design_i/lvds_selectio_data_1/inst/io_reset
    ILOGIC_X1Y114        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.612  4807.837    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y114        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.837    
                         clock uncertainty           -0.083  4807.754    
    ILOGIC_X1Y114        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.248    main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.249    
                         arrival time                       -4809.350    
  -------------------------------------------------------------------
                         slack                                 -2.101    

Slack (VIOLATED) :        -2.057ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.495ns  (logic 0.484ns (32.373%)  route 1.011ns (67.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 4807.834 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.287  4808.473    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.578 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.724  4809.302    main_design_i/lvds_selectio_data_1/inst/io_reset
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.834    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.834    
                         clock uncertainty           -0.083  4807.751    
    ILOGIC_X1Y118        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.245    main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.245    
                         arrival time                       -4809.302    
  -------------------------------------------------------------------
                         slack                                 -2.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.906%)  route 0.561ns (75.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.155     1.338    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.383 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.406     1.789    main_design_i/lvds_selectio_data_1/inst/io_reset
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.295     1.445    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.445    
                         clock uncertainty            0.083     1.528    
    ILOGIC_X1Y110        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.422    main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.765%)  route 0.565ns (75.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.155     1.338    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.383 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.410     1.793    main_design_i/lvds_selectio_data_1/inst/io_reset
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.288     1.438    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.438    
                         clock uncertainty            0.083     1.521    
    ILOGIC_X1Y118        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.415    main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.078%)  route 0.586ns (75.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.155     1.338    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.383 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.431     1.814    main_design_i/lvds_selectio_data_1/inst/io_reset
    ILOGIC_X1Y114        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.292     1.442    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y114        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.442    
                         clock uncertainty            0.083     1.525    
    ILOGIC_X1Y114        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.419    main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.186ns (22.420%)  route 0.644ns (77.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.155     1.338    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.383 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.488     1.872    main_design_i/lvds_selectio_data_1/inst/io_reset
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.297     1.447    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.447    
                         clock uncertainty            0.083     1.530    
    ILOGIC_X1Y106        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.424    main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.186ns (21.130%)  route 0.694ns (78.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.155     1.338    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.383 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0/O
                         net (fo=12, routed)          0.539     1.922    main_design_i/lvds_selectio_data_1/inst/io_reset
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.298     1.448    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.448    
                         clock uncertainty            0.083     1.531    
    ILOGIC_X1Y102        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.425    main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.497    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           32  Failing Endpoints,  Worst Slack       -0.630ns,  Total Violation       -6.644ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.630ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.484ns (21.062%)  route 1.814ns (78.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.277ns = ( 4.777 - 2.500 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379     3.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.455     3.641    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X107Y117       LUT1 (Prop_lut1_I0_O)        0.105     3.746 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.359     5.105    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X87Y99         FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.294     4.777    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X87Y99         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.109     4.885    
                         clock uncertainty           -0.083     4.802    
    SLICE_X87Y99         FDCE (Recov_fdce_C_CLR)     -0.327     4.475    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]
  -------------------------------------------------------------------
                         required time                          4.475    
                         arrival time                          -5.105    
  -------------------------------------------------------------------
                         slack                                 -0.630    

Slack (VIOLATED) :        -0.386ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.484ns (20.966%)  route 1.824ns (79.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 4.931 - 2.500 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379     3.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.455     3.641    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X107Y117       LUT1 (Prop_lut1_I0_O)        0.105     3.746 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.369     5.115    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X84Y101        FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.449     4.931    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X84Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.208     5.139    
                         clock uncertainty           -0.083     5.056    
    SLICE_X84Y101        FDCE (Recov_fdce_C_CLR)     -0.327     4.729    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]
  -------------------------------------------------------------------
                         required time                          4.729    
                         arrival time                          -5.115    
  -------------------------------------------------------------------
                         slack                                 -0.386    

Slack (VIOLATED) :        -0.383ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.484ns (21.000%)  route 1.821ns (79.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 4.931 - 2.500 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379     3.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.455     3.641    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X107Y117       LUT1 (Prop_lut1_I0_O)        0.105     3.746 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.366     5.112    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X85Y101        FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.449     4.931    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X85Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.208     5.139    
                         clock uncertainty           -0.083     5.056    
    SLICE_X85Y101        FDCE (Recov_fdce_C_CLR)     -0.327     4.729    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]
  -------------------------------------------------------------------
                         required time                          4.729    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                 -0.383    

Slack (VIOLATED) :        -0.383ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.484ns (21.000%)  route 1.821ns (79.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 4.931 - 2.500 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379     3.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.455     3.641    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X107Y117       LUT1 (Prop_lut1_I0_O)        0.105     3.746 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.366     5.112    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X85Y101        FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.449     4.931    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X85Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.208     5.139    
                         clock uncertainty           -0.083     5.056    
    SLICE_X85Y101        FDCE (Recov_fdce_C_CLR)     -0.327     4.729    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]
  -------------------------------------------------------------------
                         required time                          4.729    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                 -0.383    

Slack (VIOLATED) :        -0.383ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.484ns (21.000%)  route 1.821ns (79.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 4.931 - 2.500 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379     3.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.455     3.641    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X107Y117       LUT1 (Prop_lut1_I0_O)        0.105     3.746 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.366     5.112    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X85Y101        FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.449     4.931    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X85Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.208     5.139    
                         clock uncertainty           -0.083     5.056    
    SLICE_X85Y101        FDCE (Recov_fdce_C_CLR)     -0.327     4.729    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]
  -------------------------------------------------------------------
                         required time                          4.729    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                 -0.383    

Slack (VIOLATED) :        -0.383ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.484ns (21.000%)  route 1.821ns (79.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 4.931 - 2.500 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379     3.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.455     3.641    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X107Y117       LUT1 (Prop_lut1_I0_O)        0.105     3.746 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.366     5.112    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X85Y101        FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.449     4.931    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X85Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.208     5.139    
                         clock uncertainty           -0.083     5.056    
    SLICE_X85Y101        FDCE (Recov_fdce_C_CLR)     -0.327     4.729    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                          4.729    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                 -0.383    

Slack (VIOLATED) :        -0.382ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.484ns (21.008%)  route 1.820ns (78.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 4.931 - 2.500 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379     3.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.455     3.641    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X107Y117       LUT1 (Prop_lut1_I0_O)        0.105     3.746 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.365     5.111    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X88Y101        FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.449     4.931    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X88Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.208     5.139    
                         clock uncertainty           -0.083     5.056    
    SLICE_X88Y101        FDCE (Recov_fdce_C_CLR)     -0.327     4.729    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]
  -------------------------------------------------------------------
                         required time                          4.729    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                 -0.382    

Slack (VIOLATED) :        -0.358ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.484ns (21.237%)  route 1.795ns (78.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 4.930 - 2.500 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379     3.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.455     3.641    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X107Y117       LUT1 (Prop_lut1_I0_O)        0.105     3.746 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.340     5.086    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X81Y100        FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.448     4.930    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X81Y100        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.208     5.138    
                         clock uncertainty           -0.083     5.055    
    SLICE_X81Y100        FDCE (Recov_fdce_C_CLR)     -0.327     4.728    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]
  -------------------------------------------------------------------
                         required time                          4.728    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                 -0.358    

Slack (VIOLATED) :        -0.333ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.484ns (21.458%)  route 1.772ns (78.542%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 4.931 - 2.500 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379     3.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.455     3.641    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X107Y117       LUT1 (Prop_lut1_I0_O)        0.105     3.746 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.316     5.063    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X85Y102        FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.449     4.931    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X85Y102        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.208     5.139    
                         clock uncertainty           -0.083     5.056    
    SLICE_X85Y102        FDCE (Recov_fdce_C_CLR)     -0.327     4.729    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                          4.729    
                         arrival time                          -5.063    
  -------------------------------------------------------------------
                         slack                                 -0.333    

Slack (VIOLATED) :        -0.333ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.484ns (21.458%)  route 1.772ns (78.542%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 4.931 - 2.500 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379     3.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.455     3.641    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X107Y117       LUT1 (Prop_lut1_I0_O)        0.105     3.746 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=282, routed)         1.316     5.063    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X85Y102        FDCE                                         f  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.449     4.931    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X85Y102        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.208     5.139    
                         clock uncertainty           -0.083     5.056    
    SLICE_X85Y102        FDCE (Recov_fdce_C_CLR)     -0.327     4.729    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                          4.729    
                         arrival time                          -5.063    
  -------------------------------------------------------------------
                         slack                                 -0.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.377%)  route 0.129ns (46.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.581     0.917    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y29         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDPE (Prop_fdpe_C_Q)         0.148     1.065 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.129     1.194    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X31Y30         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.848     1.214    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X31Y30         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.282     0.932    
    SLICE_X31Y30         FDPE (Remov_fdpe_C_PRE)     -0.148     0.784    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.377%)  route 0.129ns (46.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.581     0.917    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y29         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDPE (Prop_fdpe_C_Q)         0.148     1.065 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.129     1.194    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X31Y30         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.848     1.214    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X31Y30         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.282     0.932    
    SLICE_X31Y30         FDPE (Remov_fdpe_C_PRE)     -0.148     0.784    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.377%)  route 0.129ns (46.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.581     0.917    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y29         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDPE (Prop_fdpe_C_Q)         0.148     1.065 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.129     1.194    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X31Y30         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.848     1.214    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X31Y30         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.282     0.932    
    SLICE_X31Y30         FDPE (Remov_fdpe_C_PRE)     -0.148     0.784    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.675%)  route 0.169ns (53.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.561     0.897    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y42         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDPE (Prop_fdpe_C_Q)         0.148     1.045 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.169     1.214    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X39Y48         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.830     1.196    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X39Y48         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.281     0.915    
    SLICE_X39Y48         FDPE (Remov_fdpe_C_PRE)     -0.148     0.767    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.675%)  route 0.169ns (53.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.561     0.897    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y42         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDPE (Prop_fdpe_C_Q)         0.148     1.045 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.169     1.214    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X39Y48         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.830     1.196    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X39Y48         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.281     0.915    
    SLICE_X39Y48         FDPE (Remov_fdpe_C_PRE)     -0.148     0.767    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.675%)  route 0.169ns (53.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.561     0.897    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y42         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDPE (Prop_fdpe_C_Q)         0.148     1.045 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.169     1.214    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X39Y48         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.830     1.196    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X39Y48         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.281     0.915    
    SLICE_X39Y48         FDPE (Remov_fdpe_C_PRE)     -0.148     0.767    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.034%)  route 0.259ns (66.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.557     0.893    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y33         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDPE (Prop_fdpe_C_Q)         0.128     1.021 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.259     1.280    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X42Y35         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.824     1.190    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X42Y35         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.263     0.927    
    SLICE_X42Y35         FDPE (Remov_fdpe_C_PRE)     -0.125     0.802    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.034%)  route 0.259ns (66.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.557     0.893    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y33         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDPE (Prop_fdpe_C_Q)         0.128     1.021 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.259     1.280    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X42Y35         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.824     1.190    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X42Y35         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.263     0.927    
    SLICE_X42Y35         FDPE (Remov_fdpe_C_PRE)     -0.125     0.802    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.034%)  route 0.259ns (66.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.557     0.893    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y33         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDPE (Prop_fdpe_C_Q)         0.128     1.021 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.259     1.280    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X42Y35         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.824     1.190    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X42Y35         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.263     0.927    
    SLICE_X42Y35         FDPE (Remov_fdpe_C_PRE)     -0.125     0.802    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.273%)  route 0.225ns (63.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.561     0.897    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y40         FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDPE (Prop_fdpe_C_Q)         0.128     1.025 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.225     1.249    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X37Y42         FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.828     1.194    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X37Y42         FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.281     0.913    
    SLICE_X37Y42         FDPE (Remov_fdpe_C_PRE)     -0.149     0.764    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.486    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  lvds_selectio_data_0_clk_div_out

Setup :           15  Failing Endpoints,  Worst Slack       -1.720ns,  Total Violation      -25.346ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.720ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.308ns  (logic 0.484ns (37.001%)  route 0.824ns (62.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 4807.810 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.525  4808.711    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X111Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.816 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.299  4809.115    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X109Y123       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.810    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X109Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/C
                         clock pessimism              0.000  4807.810    
                         clock uncertainty           -0.083  4807.727    
    SLICE_X109Y123       FDCE (Recov_fdce_C_CLR)     -0.331  4807.396    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]
  -------------------------------------------------------------------
                         required time                       4807.396    
                         arrival time                       -4809.115    
  -------------------------------------------------------------------
                         slack                                 -1.720    

Slack (VIOLATED) :        -1.720ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.308ns  (logic 0.484ns (37.001%)  route 0.824ns (62.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 4807.810 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.525  4808.711    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X111Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.816 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.299  4809.115    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X109Y123       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.810    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X109Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/C
                         clock pessimism              0.000  4807.810    
                         clock uncertainty           -0.083  4807.727    
    SLICE_X109Y123       FDCE (Recov_fdce_C_CLR)     -0.331  4807.396    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]
  -------------------------------------------------------------------
                         required time                       4807.396    
                         arrival time                       -4809.115    
  -------------------------------------------------------------------
                         slack                                 -1.720    

Slack (VIOLATED) :        -1.720ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.308ns  (logic 0.484ns (37.001%)  route 0.824ns (62.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 4807.810 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.525  4808.711    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X111Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.816 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.299  4809.115    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X109Y123       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.810    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X109Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/C
                         clock pessimism              0.000  4807.810    
                         clock uncertainty           -0.083  4807.727    
    SLICE_X109Y123       FDCE (Recov_fdce_C_CLR)     -0.331  4807.396    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]
  -------------------------------------------------------------------
                         required time                       4807.396    
                         arrival time                       -4809.115    
  -------------------------------------------------------------------
                         slack                                 -1.720    

Slack (VIOLATED) :        -1.716ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.306ns  (logic 0.484ns (37.055%)  route 0.822ns (62.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 4807.812 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.525  4808.711    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X111Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.816 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.297  4809.113    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X110Y122       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611  4807.812    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X110Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/C
                         clock pessimism              0.000  4807.812    
                         clock uncertainty           -0.083  4807.729    
    SLICE_X110Y122       FDCE (Recov_fdce_C_CLR)     -0.331  4807.397    main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                       4807.397    
                         arrival time                       -4809.113    
  -------------------------------------------------------------------
                         slack                                 -1.716    

Slack (VIOLATED) :        -1.716ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.306ns  (logic 0.484ns (37.055%)  route 0.822ns (62.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 4807.812 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.525  4808.711    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X111Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.816 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.297  4809.113    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X110Y122       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611  4807.812    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X110Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/C
                         clock pessimism              0.000  4807.812    
                         clock uncertainty           -0.083  4807.729    
    SLICE_X110Y122       FDCE (Recov_fdce_C_CLR)     -0.331  4807.397    main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]
  -------------------------------------------------------------------
                         required time                       4807.397    
                         arrival time                       -4809.113    
  -------------------------------------------------------------------
                         slack                                 -1.716    

Slack (VIOLATED) :        -1.712ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.302ns  (logic 0.484ns (37.161%)  route 0.818ns (62.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 4807.812 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.525  4808.711    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X111Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.816 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.293  4809.109    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X111Y122       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611  4807.812    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X111Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/C
                         clock pessimism              0.000  4807.812    
                         clock uncertainty           -0.083  4807.729    
    SLICE_X111Y122       FDCE (Recov_fdce_C_CLR)     -0.331  4807.397    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]
  -------------------------------------------------------------------
                         required time                       4807.397    
                         arrival time                       -4809.110    
  -------------------------------------------------------------------
                         slack                                 -1.712    

Slack (VIOLATED) :        -1.709ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.297ns  (logic 0.484ns (37.304%)  route 0.813ns (62.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 4807.810 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.525  4808.711    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X111Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.816 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.288  4809.104    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y123       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.810    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/C
                         clock pessimism              0.000  4807.810    
                         clock uncertainty           -0.083  4807.727    
    SLICE_X113Y123       FDCE (Recov_fdce_C_CLR)     -0.331  4807.396    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]
  -------------------------------------------------------------------
                         required time                       4807.396    
                         arrival time                       -4809.104    
  -------------------------------------------------------------------
                         slack                                 -1.709    

Slack (VIOLATED) :        -1.709ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.297ns  (logic 0.484ns (37.304%)  route 0.813ns (62.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 4807.810 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.525  4808.711    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X111Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.816 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.288  4809.104    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y123       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.810    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                         clock pessimism              0.000  4807.810    
                         clock uncertainty           -0.083  4807.727    
    SLICE_X113Y123       FDCE (Recov_fdce_C_CLR)     -0.331  4807.396    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]
  -------------------------------------------------------------------
                         required time                       4807.396    
                         arrival time                       -4809.104    
  -------------------------------------------------------------------
                         slack                                 -1.709    

Slack (VIOLATED) :        -1.709ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.297ns  (logic 0.484ns (37.304%)  route 0.813ns (62.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 4807.810 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.525  4808.711    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X111Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.816 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.288  4809.104    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y123       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.810    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/C
                         clock pessimism              0.000  4807.810    
                         clock uncertainty           -0.083  4807.727    
    SLICE_X113Y123       FDCE (Recov_fdce_C_CLR)     -0.331  4807.396    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]
  -------------------------------------------------------------------
                         required time                       4807.396    
                         arrival time                       -4809.104    
  -------------------------------------------------------------------
                         slack                                 -1.709    

Slack (VIOLATED) :        -1.670ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/PRE
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.297ns  (logic 0.484ns (37.304%)  route 0.813ns (62.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 4807.810 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.525  4808.711    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X111Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.816 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.288  4809.104    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X112Y123       FDPE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    H16                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812  4806.060 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.475    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.201 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.810    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y123       FDPE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/C
                         clock pessimism              0.000  4807.810    
                         clock uncertainty           -0.083  4807.727    
    SLICE_X112Y123       FDPE (Recov_fdpe_C_PRE)     -0.292  4807.435    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]
  -------------------------------------------------------------------
                         required time                       4807.435    
                         arrival time                       -4809.104    
  -------------------------------------------------------------------
                         slack                                 -1.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.663%)  route 0.401ns (68.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.270     1.453    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X111Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.498 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.131     1.629    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X112Y123       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.285     1.410    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism              0.000     1.410    
                         clock uncertainty            0.083     1.493    
    SLICE_X112Y123       FDCE (Remov_fdce_C_CLR)     -0.067     1.426    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.663%)  route 0.401ns (68.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.270     1.453    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X111Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.498 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.131     1.629    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X112Y123       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.285     1.410    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.000     1.410    
                         clock uncertainty            0.083     1.493    
    SLICE_X112Y123       FDCE (Remov_fdce_C_CLR)     -0.067     1.426    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.663%)  route 0.401ns (68.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.270     1.453    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X111Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.498 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.131     1.629    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X112Y123       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.285     1.410    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.000     1.410    
                         clock uncertainty            0.083     1.493    
    SLICE_X112Y123       FDCE (Remov_fdce_C_CLR)     -0.067     1.426    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.663%)  route 0.401ns (68.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.270     1.453    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X111Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.498 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.131     1.629    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X112Y123       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.285     1.410    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism              0.000     1.410    
                         clock uncertainty            0.083     1.493    
    SLICE_X112Y123       FDCE (Remov_fdce_C_CLR)     -0.067     1.426    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.663%)  route 0.401ns (68.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.270     1.453    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X111Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.498 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.131     1.629    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X112Y123       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.285     1.410    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism              0.000     1.410    
                         clock uncertainty            0.083     1.493    
    SLICE_X112Y123       FDCE (Remov_fdce_C_CLR)     -0.067     1.426    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/PRE
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.663%)  route 0.401ns (68.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.270     1.453    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X111Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.498 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.131     1.629    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X112Y123       FDPE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.285     1.410    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y123       FDPE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/C
                         clock pessimism              0.000     1.410    
                         clock uncertainty            0.083     1.493    
    SLICE_X112Y123       FDPE (Remov_fdpe_C_PRE)     -0.071     1.422    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.663%)  route 0.401ns (68.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.270     1.453    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X111Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.498 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.131     1.629    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y123       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.285     1.410    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/C
                         clock pessimism              0.000     1.410    
                         clock uncertainty            0.083     1.493    
    SLICE_X113Y123       FDCE (Remov_fdce_C_CLR)     -0.092     1.401    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.663%)  route 0.401ns (68.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.270     1.453    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X111Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.498 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.131     1.629    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y123       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.285     1.410    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                         clock pessimism              0.000     1.410    
                         clock uncertainty            0.083     1.493    
    SLICE_X113Y123       FDCE (Remov_fdce_C_CLR)     -0.092     1.401    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.663%)  route 0.401ns (68.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.270     1.453    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X111Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.498 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.131     1.629    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y123       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.285     1.410    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/C
                         clock pessimism              0.000     1.410    
                         clock uncertainty            0.083     1.493    
    SLICE_X113Y123       FDCE (Remov_fdce_C_CLR)     -0.092     1.401    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.081%)  route 0.412ns (68.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.412ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.270     1.453    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X111Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.498 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.142     1.640    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X111Y122       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.693    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.125 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.412    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X111Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/C
                         clock pessimism              0.000     1.412    
                         clock uncertainty            0.083     1.495    
    SLICE_X111Y122       FDCE (Remov_fdce_C_CLR)     -0.092     1.403    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  lvds_selectio_data_1_clk_div_out

Setup :           15  Failing Endpoints,  Worst Slack       -1.740ns,  Total Violation      -25.671ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.740ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.353ns  (logic 0.484ns (35.784%)  route 0.869ns (64.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 4807.834 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.443  4808.629    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.734 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.425  4809.160    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X110Y123       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.834    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X110Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/C
                         clock pessimism              0.000  4807.834    
                         clock uncertainty           -0.083  4807.751    
    SLICE_X110Y123       FDCE (Recov_fdce_C_CLR)     -0.331  4807.420    main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]
  -------------------------------------------------------------------
                         required time                       4807.420    
                         arrival time                       -4809.160    
  -------------------------------------------------------------------
                         slack                                 -1.740    

Slack (VIOLATED) :        -1.740ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.353ns  (logic 0.484ns (35.784%)  route 0.869ns (64.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 4807.834 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.443  4808.629    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.734 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.425  4809.160    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X110Y123       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.834    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X110Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/C
                         clock pessimism              0.000  4807.834    
                         clock uncertainty           -0.083  4807.751    
    SLICE_X110Y123       FDCE (Recov_fdce_C_CLR)     -0.331  4807.420    main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]
  -------------------------------------------------------------------
                         required time                       4807.420    
                         arrival time                       -4809.160    
  -------------------------------------------------------------------
                         slack                                 -1.740    

Slack (VIOLATED) :        -1.740ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.353ns  (logic 0.484ns (35.784%)  route 0.869ns (64.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 4807.834 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.443  4808.629    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.734 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.425  4809.160    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X110Y123       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.834    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X110Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]/C
                         clock pessimism              0.000  4807.834    
                         clock uncertainty           -0.083  4807.751    
    SLICE_X110Y123       FDCE (Recov_fdce_C_CLR)     -0.331  4807.420    main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]
  -------------------------------------------------------------------
                         required time                       4807.420    
                         arrival time                       -4809.160    
  -------------------------------------------------------------------
                         slack                                 -1.740    

Slack (VIOLATED) :        -1.740ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.353ns  (logic 0.484ns (35.784%)  route 0.869ns (64.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 4807.834 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.443  4808.629    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.734 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.425  4809.160    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X110Y123       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.834    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X110Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/C
                         clock pessimism              0.000  4807.834    
                         clock uncertainty           -0.083  4807.751    
    SLICE_X110Y123       FDCE (Recov_fdce_C_CLR)     -0.331  4807.420    main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]
  -------------------------------------------------------------------
                         required time                       4807.420    
                         arrival time                       -4809.160    
  -------------------------------------------------------------------
                         slack                                 -1.740    

Slack (VIOLATED) :        -1.721ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.336ns  (logic 0.484ns (36.234%)  route 0.852ns (63.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 4807.836 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.443  4808.629    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.734 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.408  4809.143    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y122       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611  4807.836    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism              0.000  4807.836    
                         clock uncertainty           -0.083  4807.753    
    SLICE_X113Y122       FDCE (Recov_fdce_C_CLR)     -0.331  4807.422    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                       4807.422    
                         arrival time                       -4809.143    
  -------------------------------------------------------------------
                         slack                                 -1.721    

Slack (VIOLATED) :        -1.721ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.336ns  (logic 0.484ns (36.234%)  route 0.852ns (63.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 4807.836 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.443  4808.629    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.734 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.408  4809.143    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y122       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611  4807.836    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.000  4807.836    
                         clock uncertainty           -0.083  4807.753    
    SLICE_X113Y122       FDCE (Recov_fdce_C_CLR)     -0.331  4807.422    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                       4807.422    
                         arrival time                       -4809.143    
  -------------------------------------------------------------------
                         slack                                 -1.721    

Slack (VIOLATED) :        -1.721ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.336ns  (logic 0.484ns (36.234%)  route 0.852ns (63.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 4807.836 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.443  4808.629    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.734 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.408  4809.143    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y122       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611  4807.836    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.000  4807.836    
                         clock uncertainty           -0.083  4807.753    
    SLICE_X113Y122       FDCE (Recov_fdce_C_CLR)     -0.331  4807.422    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                       4807.422    
                         arrival time                       -4809.143    
  -------------------------------------------------------------------
                         slack                                 -1.721    

Slack (VIOLATED) :        -1.721ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.336ns  (logic 0.484ns (36.234%)  route 0.852ns (63.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 4807.836 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.443  4808.629    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.734 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.408  4809.143    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y122       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611  4807.836    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/C
                         clock pessimism              0.000  4807.836    
                         clock uncertainty           -0.083  4807.753    
    SLICE_X113Y122       FDCE (Recov_fdce_C_CLR)     -0.331  4807.422    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]
  -------------------------------------------------------------------
                         required time                       4807.422    
                         arrival time                       -4809.143    
  -------------------------------------------------------------------
                         slack                                 -1.721    

Slack (VIOLATED) :        -1.721ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.336ns  (logic 0.484ns (36.234%)  route 0.852ns (63.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 4807.836 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.443  4808.629    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.734 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.408  4809.143    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y122       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611  4807.836    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism              0.000  4807.836    
                         clock uncertainty           -0.083  4807.753    
    SLICE_X113Y122       FDCE (Recov_fdce_C_CLR)     -0.331  4807.422    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                       4807.422    
                         arrival time                       -4809.143    
  -------------------------------------------------------------------
                         slack                                 -1.721    

Slack (VIOLATED) :        -1.721ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.247ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.000ns)
  Data Path Delay:        1.336ns  (logic 0.484ns (36.234%)  route 0.852ns (63.766%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.589ns = ( 4807.836 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.807ns = ( 4807.807 - 4805.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.000  4805.000 r  
    PS7_X0Y0             PS7                          0.000  4805.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4805.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728  4807.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379  4808.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.443  4808.629    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.105  4808.734 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.408  4809.143    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y122       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611  4807.836    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/C
                         clock pessimism              0.000  4807.836    
                         clock uncertainty           -0.083  4807.753    
    SLICE_X113Y122       FDCE (Recov_fdce_C_CLR)     -0.331  4807.422    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]
  -------------------------------------------------------------------
                         required time                       4807.422    
                         arrival time                       -4809.143    
  -------------------------------------------------------------------
                         slack                                 -1.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.473%)  route 0.387ns (67.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.213     1.396    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.441 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.173     1.615    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X112Y122       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism              0.000     1.437    
                         clock uncertainty            0.083     1.520    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067     1.453    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.626%)  route 0.402ns (68.374%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.213     1.396    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.441 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.189     1.630    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X112Y121       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.288     1.438    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X112Y121       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/C
                         clock pessimism              0.000     1.438    
                         clock uncertainty            0.083     1.521    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067     1.454    main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.626%)  route 0.402ns (68.374%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.213     1.396    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.441 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.189     1.630    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X112Y121       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.288     1.438    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X112Y121       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/C
                         clock pessimism              0.000     1.438    
                         clock uncertainty            0.083     1.521    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067     1.454    main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.473%)  route 0.387ns (67.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.213     1.396    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.441 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.173     1.615    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y122       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism              0.000     1.437    
                         clock uncertainty            0.083     1.520    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092     1.428    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.473%)  route 0.387ns (67.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.213     1.396    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.441 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.173     1.615    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y122       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.000     1.437    
                         clock uncertainty            0.083     1.520    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092     1.428    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.473%)  route 0.387ns (67.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.213     1.396    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.441 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.173     1.615    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y122       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.000     1.437    
                         clock uncertainty            0.083     1.520    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092     1.428    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.473%)  route 0.387ns (67.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.213     1.396    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.441 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.173     1.615    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y122       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/C
                         clock pessimism              0.000     1.437    
                         clock uncertainty            0.083     1.520    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092     1.428    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.473%)  route 0.387ns (67.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.213     1.396    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.441 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.173     1.615    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y122       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism              0.000     1.437    
                         clock uncertainty            0.083     1.520    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092     1.428    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.473%)  route 0.387ns (67.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.213     1.396    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.441 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.173     1.615    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y122       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/C
                         clock pessimism              0.000     1.437    
                         clock uncertainty            0.083     1.520    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092     1.428    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.473%)  route 0.387ns (67.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.213     1.396    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.441 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.173     1.615    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y122       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/C
                         clock pessimism              0.000     1.437    
                         clock uncertainty            0.083     1.520    
    SLICE_X113Y122       FDCE (Remov_fdce_C_CLR)     -0.092     1.428    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.187    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.398ns  (logic 0.105ns (4.379%)  route 2.293ns (95.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.293     2.293    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X100Y115       LUT1 (Prop_lut1_I0_O)        0.105     2.398 r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.398    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X100Y115       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.497     2.479    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X100Y115       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.045ns (3.528%)  route 1.231ns (96.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.231     1.231    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X100Y115       LUT1 (Prop_lut1_I0_O)        0.045     1.276 r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.276    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X100Y115       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.958     1.324    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X100Y115       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.523ns  (logic 0.484ns (8.763%)  route 5.039ns (91.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379     3.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          4.637     7.823    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X30Y29         LUT1 (Prop_lut1_I0_O)        0.105     7.928 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.402     8.330    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X30Y29         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.308     2.290    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y29         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.523ns  (logic 0.484ns (8.763%)  route 5.039ns (91.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379     3.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          4.637     7.823    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X30Y29         LUT1 (Prop_lut1_I0_O)        0.105     7.928 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.402     8.330    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X30Y29         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.308     2.290    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y29         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.863ns  (logic 0.379ns (7.794%)  route 4.484ns (92.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379     3.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          4.484     7.670    main_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X44Y100        FDRE                                         r  main_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.389     2.371    main_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X44Y100        FDRE                                         r  main_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.517ns  (logic 0.484ns (10.715%)  route 4.033ns (89.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379     3.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          3.510     6.696    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.105     6.801 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.523     7.324    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X38Y42         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.254     2.236    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y42         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.517ns  (logic 0.484ns (10.715%)  route 4.033ns (89.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379     3.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          3.510     6.696    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.105     6.801 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.523     7.324    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X38Y42         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.254     2.236    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y42         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.457ns  (logic 0.484ns (10.860%)  route 3.973ns (89.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379     3.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          3.568     6.754    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X47Y33         LUT1 (Prop_lut1_I0_O)        0.105     6.859 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.405     7.264    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X44Y33         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.246     2.228    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y33         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.457ns  (logic 0.484ns (10.860%)  route 3.973ns (89.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379     3.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          3.568     6.754    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X47Y33         LUT1 (Prop_lut1_I0_O)        0.105     6.859 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.405     7.264    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X44Y33         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.246     2.228    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y33         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.328ns  (logic 0.484ns (11.184%)  route 3.844ns (88.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379     3.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.301     3.487    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.105     3.592 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=290, routed)         3.543     7.135    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X35Y62         FDPE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.233     2.216    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y62         FDPE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.328ns  (logic 0.484ns (11.184%)  route 3.844ns (88.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379     3.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.301     3.487    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.105     3.592 f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=290, routed)         3.543     7.135    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X35Y62         FDPE                                         f  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.233     2.216    main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y62         FDPE                                         r  main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.309ns  (logic 0.505ns (11.719%)  route 3.804ns (88.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.728     2.807    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.379     3.186 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          3.510     6.696    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.126     6.822 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.294     7.116    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X37Y40         FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.253     2.235    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y40         FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.543     0.879    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X51Y79         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.128     1.007 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]/Q
                         net (fo=1, routed)           0.107     1.113    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[12]
    SLICE_X51Y80         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.810     1.176    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X51Y80         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.545     0.881    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X51Y81         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.128     1.009 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]/Q
                         net (fo=1, routed)           0.107     1.115    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[16]
    SLICE_X51Y82         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.812     1.178    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X51Y82         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.547     0.883    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X49Y80         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.128     1.011 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]/Q
                         net (fo=1, routed)           0.107     1.117    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[28]
    SLICE_X49Y81         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.815     1.181    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X49Y81         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.548     0.884    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X53Y84         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]/Q
                         net (fo=1, routed)           0.107     1.118    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[20]
    SLICE_X53Y85         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.815     1.181    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X53Y85         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.548     0.884    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X51Y85         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]/Q
                         net (fo=1, routed)           0.107     1.118    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[22]
    SLICE_X51Y86         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.815     1.181    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X51Y86         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.550     0.886    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X47Y82         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]/Q
                         net (fo=1, routed)           0.107     1.120    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[29]
    SLICE_X47Y83         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.817     1.183    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X47Y83         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.551     0.887    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X41Y83         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]/Q
                         net (fo=1, routed)           0.107     1.121    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[11]
    SLICE_X41Y84         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.818     1.184    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X41Y84         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.551     0.887    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X49Y84         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]/Q
                         net (fo=1, routed)           0.107     1.121    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[25]
    SLICE_X49Y85         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.819     1.185    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X49Y85         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.899%)  route 0.114ns (47.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.544     0.880    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X52Y80         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.128     1.008 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]/Q
                         net (fo=1, routed)           0.114     1.122    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[17]
    SLICE_X52Y81         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.811     1.177    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X52Y81         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.552     0.888    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X47Y84         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/Q
                         net (fo=1, routed)           0.107     1.122    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[31]
    SLICE_X47Y85         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.819     1.185    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X47Y85         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.074ns  (logic 3.800ns (62.551%)  route 2.275ns (37.449%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y73        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          2.275     2.744    hdmi_data_OBUF[0]
    T16                  OBUF (Prop_obuf_I_O)         3.331     6.074 r  hdmi_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.074    hdmi_data[0]
    T16                                                               r  hdmi_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.017ns  (logic 3.788ns (62.949%)  route 2.230ns (37.051%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y73        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          2.230     2.699    hdmi_data_OBUF[15]
    Y19                  OBUF (Prop_obuf_I_O)         3.319     6.017 r  hdmi_data_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.017    hdmi_data[15]
    Y19                                                               r  hdmi_data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.981ns  (logic 3.817ns (63.824%)  route 2.164ns (36.176%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y73        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          2.164     2.633    hdmi_data_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         3.348     5.981 r  hdmi_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.981    hdmi_data[1]
    U17                                                               r  hdmi_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.916ns  (logic 3.794ns (64.136%)  route 2.122ns (35.864%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y73        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          2.122     2.591    hdmi_data_OBUF[14]
    Y18                  OBUF (Prop_obuf_I_O)         3.325     5.916 r  hdmi_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.916    hdmi_data[14]
    Y18                                                               r  hdmi_data[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.891ns  (logic 3.847ns (65.307%)  route 2.044ns (34.693%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y73        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          2.044     2.513    hdmi_data_OBUF[2]
    V15                  OBUF (Prop_obuf_I_O)         3.378     5.891 r  hdmi_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.891    hdmi_data[2]
    V15                                                               r  hdmi_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.803ns  (logic 3.798ns (65.451%)  route 2.005ns (34.549%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y73        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          2.005     2.474    hdmi_data_OBUF[13]
    W20                  OBUF (Prop_obuf_I_O)         3.329     5.803 r  hdmi_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.803    hdmi_data[13]
    W20                                                               r  hdmi_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.772ns  (logic 3.848ns (66.667%)  route 1.924ns (33.333%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y73        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.924     2.393    hdmi_data_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         3.379     5.772 r  hdmi_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.772    hdmi_data[3]
    W15                                                               r  hdmi_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.680ns  (logic 3.792ns (66.761%)  route 1.888ns (33.239%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y73        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.888     2.357    hdmi_data_OBUF[12]
    V20                  OBUF (Prop_obuf_I_O)         3.323     5.680 r  hdmi_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.680    hdmi_data[12]
    V20                                                               r  hdmi_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.526ns  (logic 3.755ns (67.949%)  route 1.771ns (32.051%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y73        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.771     2.240    hdmi_data_OBUF[11]
    U20                  OBUF (Prop_obuf_I_O)         3.286     5.526 r  hdmi_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.526    hdmi_data[11]
    U20                                                               r  hdmi_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.452ns  (logic 3.768ns (69.109%)  route 1.684ns (30.891%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y73        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.684     2.153    hdmi_data_OBUF[4]
    U18                  OBUF (Prop_obuf_I_O)         3.299     5.452 r  hdmi_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.452    hdmi_data[4]
    U18                                                               r  hdmi_data[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.728ns  (logic 1.373ns (79.482%)  route 0.355ns (20.518%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y73        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.355     0.518    hdmi_data_OBUF[8]
    N20                  OBUF (Prop_obuf_I_O)         1.210     1.728 r  hdmi_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.728    hdmi_data[8]
    N20                                                               r  hdmi_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.395ns (80.594%)  route 0.336ns (19.406%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y73        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.336     0.499    hdmi_data_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         1.232     1.731 r  hdmi_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.731    hdmi_data[7]
    P19                                                               r  hdmi_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.735ns  (logic 1.380ns (79.560%)  route 0.355ns (20.440%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y73        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.355     0.518    hdmi_data_OBUF[6]
    N18                  OBUF (Prop_obuf_I_O)         1.217     1.735 r  hdmi_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.735    hdmi_data[6]
    N18                                                               r  hdmi_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.382ns (76.883%)  route 0.415ns (23.117%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y73        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.415     0.578    hdmi_data_OBUF[9]
    P20                  OBUF (Prop_obuf_I_O)         1.219     1.797 r  hdmi_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.797    hdmi_data[9]
    P20                                                               r  hdmi_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.422ns (76.232%)  route 0.443ns (23.768%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y73        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.443     0.606    hdmi_data_OBUF[5]
    U19                  OBUF (Prop_obuf_I_O)         1.259     1.865 r  hdmi_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.865    hdmi_data[5]
    U19                                                               r  hdmi_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.879ns  (logic 1.403ns (74.661%)  route 0.476ns (25.339%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y73        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.476     0.639    hdmi_data_OBUF[10]
    T20                  OBUF (Prop_obuf_I_O)         1.240     1.879 r  hdmi_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.879    hdmi_data[10]
    T20                                                               r  hdmi_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.923ns  (logic 1.417ns (73.679%)  route 0.506ns (26.321%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y73        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.506     0.669    hdmi_data_OBUF[4]
    U18                  OBUF (Prop_obuf_I_O)         1.254     1.923 r  hdmi_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.923    hdmi_data[4]
    U18                                                               r  hdmi_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 1.404ns (72.329%)  route 0.537ns (27.671%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y73        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.537     0.700    hdmi_data_OBUF[11]
    U20                  OBUF (Prop_obuf_I_O)         1.241     1.941 r  hdmi_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.941    hdmi_data[11]
    U20                                                               r  hdmi_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.441ns (70.671%)  route 0.598ns (29.329%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y73        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.598     0.761    hdmi_data_OBUF[12]
    V20                  OBUF (Prop_obuf_I_O)         1.278     2.039 r  hdmi_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.039    hdmi_data[12]
    V20                                                               r  hdmi_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.447ns (68.712%)  route 0.659ns (31.288%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y73        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.659     0.822    hdmi_data_OBUF[13]
    W20                  OBUF (Prop_obuf_I_O)         1.284     2.105 r  hdmi_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.105    hdmi_data[13]
    W20                                                               r  hdmi_data[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            noip_clk_pll[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.198ns  (logic 3.797ns (41.284%)  route 5.401ns (58.716%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.444     2.523    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X64Y93         FDCE                                         r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDCE (Prop_fdce_C_Q)         0.379     2.902 r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/Q
                         net (fo=2, routed)           0.709     3.611    main_design_i/noip_ctrl_0/U0/pll_clk_en_reg_n_0_[0]
    SLICE_X64Y85         LUT2 (Prop_lut2_I0_O)        0.105     3.716 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[0]_INST_0/O
                         net (fo=1, routed)           4.692     8.408    noip_clk_pll_OBUF[0]
    Y7                   OBUF (Prop_obuf_I_O)         3.313    11.721 r  noip_clk_pll_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.721    noip_clk_pll[0]
    Y7                                                                r  noip_clk_pll[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            noip_sck1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.861ns  (logic 3.557ns (40.143%)  route 5.304ns (59.857%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     3.494    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.579 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.993     5.572    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X89Y99         LUT2 (Prop_lut2_I0_O)        0.105     5.677 f  main_design_i/noip_ctrl_0/U0/sck_INST_0/O
                         net (fo=2, routed)           2.317     7.994    noip_sck1_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.367    11.361 f  noip_sck1_OBUF_inst/O
                         net (fo=0)                   0.000    11.361    noip_sck1
    Y17                                                               f  noip_sck1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/mosi_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            noip_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.771ns  (logic 3.725ns (42.469%)  route 5.046ns (57.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.445     2.524    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X64Y97         FDCE                                         r  main_design_i/noip_ctrl_0/U0/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDCE (Prop_fdce_C_Q)         0.379     2.903 r  main_design_i/noip_ctrl_0/U0/mosi_reg/Q
                         net (fo=3, routed)           5.046     7.949    noip_mosi_OBUF
    Y9                   OBUF (Prop_obuf_I_O)         3.346    11.295 r  noip_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    11.295    noip_mosi
    Y9                                                                r  noip_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vdd18_toggle[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.750ns  (logic 3.800ns (43.432%)  route 4.950ns (56.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.445     2.524    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X66Y94         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDCE (Prop_fdce_C_Q)         0.433     2.957 r  main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[0]/Q
                         net (fo=2, routed)           4.950     7.907    vdd18_toggle_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.367    11.274 r  vdd18_toggle_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.274    vdd18_toggle[0]
    V8                                                                r  vdd18_toggle[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vddpix_toggle[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.674ns  (logic 3.747ns (43.193%)  route 4.928ns (56.807%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.444     2.523    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X65Y93         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDCE (Prop_fdce_C_Q)         0.379     2.902 r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/Q
                         net (fo=2, routed)           4.928     7.830    vddpix_toggle_OBUF[0]
    W8                   OBUF (Prop_obuf_I_O)         3.368    11.197 r  vddpix_toggle_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.197    vddpix_toggle[0]
    W8                                                                r  vddpix_toggle[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sw_enable_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.602ns  (logic 3.678ns (42.756%)  route 4.924ns (57.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.444     2.523    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X64Y93         FDPE                                         r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDPE (Prop_fdpe_C_Q)         0.379     2.902 r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/Q
                         net (fo=2, routed)           4.924     7.826    sw_enable_n_OBUF[0]
    Y6                   OBUF (Prop_obuf_I_O)         3.299    11.125 r  sw_enable_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.125    sw_enable_n[0]
    Y6                                                                r  sw_enable_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            noip_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.575ns  (logic 3.561ns (41.523%)  route 5.014ns (58.477%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     3.494    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.579 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.993     5.572    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X89Y99         LUT2 (Prop_lut2_I0_O)        0.105     5.677 f  main_design_i/noip_ctrl_0/U0/sck_INST_0/O
                         net (fo=2, routed)           2.027     7.704    noip_sck_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.371    11.075 f  noip_sck_OBUF_inst/O
                         net (fo=0)                   0.000    11.075    noip_sck
    V13                                                               f  noip_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            noip_rst_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.532ns  (logic 3.684ns (43.181%)  route 4.848ns (56.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.444     2.523    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X65Y93         FDCE                                         r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDCE (Prop_fdce_C_Q)         0.379     2.902 r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/Q
                         net (fo=2, routed)           4.848     7.750    noip_rst_n_OBUF[0]
    T9                   OBUF (Prop_obuf_I_O)         3.305    11.055 r  noip_rst_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.055    noip_rst_n[0]
    T9                                                                r  noip_rst_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            noip_clk_pll[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.703ns  (logic 4.151ns (53.892%)  route 3.552ns (46.108%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.444     2.523    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X64Y93         FDCE                                         r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDCE (Prop_fdce_C_Q)         0.348     2.871 r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/Q
                         net (fo=2, routed)           0.968     3.839    main_design_i/noip_ctrl_0/U0/pll_clk_en_reg_n_0_[1]
    SLICE_X64Y85         LUT2 (Prop_lut2_I0_O)        0.256     4.095 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[1]_INST_0/O
                         net (fo=1, routed)           2.584     6.679    noip_clk_pll_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         3.547    10.226 r  noip_clk_pll_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.226    noip_clk_pll[1]
    U15                                                               r  noip_clk_pll[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_pclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.993ns  (logic 3.359ns (48.030%)  route 3.634ns (51.970%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     3.494    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.579 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        2.640     6.219    hdmi_pclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.274     9.493 f  hdmi_pclk_OBUF_inst/O
                         net (fo=0)                   0.000     9.493    hdmi_pclk
    R17                                                               f  hdmi_pclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_design_i/hdmi_ctrl_0/U0/red_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.941ns  (logic 0.141ns (14.992%)  route 0.800ns (85.008%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.706     1.042    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y123       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.141     1.183 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.800     1.983    main_design_i/hdmi_ctrl_0/U0/s00_axis_aresetn
    SLICE_X113Y73        LDCE                                         r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_pclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.255ns (53.364%)  route 1.097ns (46.636%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.787     1.123    hdmi_pclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.229     2.352 r  hdmi_pclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.352    hdmi_pclk
    R17                                                               r  hdmi_pclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            noip_ss[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.439ns (64.165%)  route 0.804ns (35.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.584     0.920    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X81Y97         FDPE                                         r  main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.061 r  main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/Q
                         net (fo=2, routed)           0.804     1.864    noip_ss_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.298     3.163 r  noip_ss_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.163    noip_ss[0]
    T10                                                               r  noip_ss[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            noip_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.211ns  (logic 1.396ns (43.475%)  route 1.815ns (56.525%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.805     1.141    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X89Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.186 r  main_design_i/noip_ctrl_0/U0/sck_INST_0/O
                         net (fo=2, routed)           0.700     1.886    noip_sck_OBUF
    V13                  OBUF (Prop_obuf_I_O)         1.325     3.211 r  noip_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.211    noip_sck
    V13                                                               r  noip_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            noip_ss[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.426ns  (logic 1.465ns (60.379%)  route 0.961ns (39.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.583     0.919    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X81Y94         FDPE                                         r  main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDPE (Prop_fdpe_C_Q)         0.141     1.060 r  main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/Q
                         net (fo=2, routed)           0.961     2.021    noip_ss_OBUF[1]
    Y16                  OBUF (Prop_obuf_I_O)         1.324     3.345 r  noip_ss_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.345    noip_ss[1]
    Y16                                                               r  noip_ss[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            noip_sck1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.349ns  (logic 1.393ns (41.580%)  route 1.957ns (58.420%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.805     1.141    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X89Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.186 r  main_design_i/noip_ctrl_0/U0/sck_INST_0/O
                         net (fo=2, routed)           0.842     2.028    noip_sck1_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.322     3.349 r  noip_sck1_OBUF_inst/O
                         net (fo=0)                   0.000     3.349    noip_sck1
    Y17                                                               r  noip_sck1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sw_enable_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.399ns (56.275%)  route 1.087ns (43.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.579     0.915    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X67Y93         FDPE                                         r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.056 r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/Q
                         net (fo=2, routed)           1.087     2.143    sw_enable_n_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.401 r  sw_enable_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.401    sw_enable_n[1]
    P14                                                               r  sw_enable_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vdd33_toggle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vdd33_toggle[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 1.460ns (58.522%)  route 1.035ns (41.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.579     0.915    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X67Y93         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vdd33_toggle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDCE (Prop_fdce_C_Q)         0.141     1.056 r  main_design_i/noip_ctrl_0/U0/vdd33_toggle_reg[0]/Q
                         net (fo=2, routed)           1.035     2.091    vdd33_toggle_OBUF[0]
    T12                  OBUF (Prop_obuf_I_O)         1.319     3.410 r  vdd33_toggle_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.410    vdd33_toggle[0]
    T12                                                               r  vdd33_toggle[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vdd18_toggle[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.552ns  (logic 1.527ns (59.851%)  route 1.025ns (40.149%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.579     0.915    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X66Y94         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDCE (Prop_fdce_C_Q)         0.148     1.063 r  main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[1]/Q
                         net (fo=2, routed)           1.025     2.087    vdd18_toggle_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         1.379     3.467 r  vdd18_toggle_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.467    vdd18_toggle[1]
    U12                                                               r  vdd18_toggle[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/mosi_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            noip_mosi1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.552ns  (logic 1.420ns (55.620%)  route 1.133ns (44.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.580     0.916    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X64Y97         FDCE                                         r  main_design_i/noip_ctrl_0/U0/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDCE (Prop_fdce_C_Q)         0.141     1.057 r  main_design_i/noip_ctrl_0/U0/mosi_reg/Q
                         net (fo=3, routed)           1.133     2.189    noip_mosi1_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.279     3.468 r  noip_mosi1_OBUF_inst/O
                         net (fo=0)                   0.000     3.468    noip_mosi1
    T15                                                               r  noip_mosi1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.114ns  (logic 3.418ns (33.799%)  route 6.695ns (66.201%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      7.000     7.000 f  
    PS7_X0Y0             PS7                          0.000     7.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           2.003     9.003    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X64Y85         LUT2 (Prop_lut2_I1_O)        0.105     9.108 f  main_design_i/noip_ctrl_0/U0/clk_pll_out[0]_INST_0/O
                         net (fo=1, routed)           4.692    13.800    noip_clk_pll_OBUF[0]
    Y7                   OBUF (Prop_obuf_I_O)         3.313    17.114 f  noip_clk_pll_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.114    noip_clk_pll[0]
    Y7                                                                f  noip_clk_pll[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.249ns  (logic 3.662ns (44.394%)  route 4.587ns (55.606%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      7.000     7.000 f  
    PS7_X0Y0             PS7                          0.000     7.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           2.003     9.003    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X64Y85         LUT2 (Prop_lut2_I1_O)        0.115     9.118 f  main_design_i/noip_ctrl_0/U0/clk_pll_out[1]_INST_0/O
                         net (fo=1, routed)           2.584    11.702    noip_clk_pll_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         3.547    15.249 f  noip_clk_pll_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.249    noip_clk_pll[1]
    U15                                                               f  noip_clk_pll[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            clk_test_port
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.222ns  (logic 3.413ns (47.266%)  route 3.808ns (52.734%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      7.000     7.000 f  
    PS7_X0Y0             PS7                          0.000     7.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.994     7.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.079 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           2.814    10.893    clk_test_port_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.328    14.222 f  clk_test_port_OBUF_inst/O
                         net (fo=0)                   0.000    14.222    clk_test_port
    M15                                                               f  clk_test_port (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            clk_test_port
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.309ns (52.567%)  route 1.181ns (47.433%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.871     1.207    clk_test_port_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.283     2.490 r  clk_test_port_OBUF_inst/O
                         net (fo=0)                   0.000     2.490    clk_test_port
    M15                                                               r  clk_test_port (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.239ns  (logic 1.445ns (44.617%)  route 1.794ns (55.383%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.719     0.719    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X64Y85         LUT2 (Prop_lut2_I1_O)        0.044     0.763 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[1]_INST_0/O
                         net (fo=1, routed)           1.075     1.838    noip_clk_pll_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         1.401     3.239 r  noip_clk_pll_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.239    noip_clk_pll[1]
    U15                                                               r  noip_clk_pll[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.208ns  (logic 1.313ns (31.204%)  route 2.895ns (68.796%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=3, routed)           0.719     0.719    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X64Y85         LUT2 (Prop_lut2_I1_O)        0.045     0.764 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[0]_INST_0/O
                         net (fo=1, routed)           2.176     2.940    noip_clk_pll_OBUF[0]
    Y7                   OBUF (Prop_obuf_I_O)         1.268     4.208 r  noip_clk_pll_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.208    noip_clk_pll[0]
    Y7                                                                r  noip_clk_pll[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.216ns  (logic 1.565ns (37.112%)  route 2.651ns (62.888%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 4.931 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.651     4.111    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X85Y102        LUT6 (Prop_lut6_I0_O)        0.105     4.216 r  main_design_i/noip_ctrl_0/U0/read_spi_data[10]_i_1/O
                         net (fo=1, routed)           0.000     4.216    main_design_i/noip_ctrl_0/U0/read_spi_data[10]_i_1_n_0
    SLICE_X85Y102        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.449     4.931    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X85Y102        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.114ns  (logic 1.565ns (38.032%)  route 2.549ns (61.968%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 4.931 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.549     4.009    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X84Y101        LUT6 (Prop_lut6_I0_O)        0.105     4.114 r  main_design_i/noip_ctrl_0/U0/read_spi_data[3]_i_1/O
                         net (fo=1, routed)           0.000     4.114    main_design_i/noip_ctrl_0/U0/read_spi_data[3]_i_1_n_0
    SLICE_X84Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.449     4.931    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X84Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.114ns  (logic 1.565ns (38.032%)  route 2.549ns (61.968%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 4.931 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.549     4.009    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X85Y101        LUT6 (Prop_lut6_I0_O)        0.105     4.114 r  main_design_i/noip_ctrl_0/U0/read_spi_data[5]_i_1/O
                         net (fo=1, routed)           0.000     4.114    main_design_i/noip_ctrl_0/U0/read_spi_data[5]_i_1_n_0
    SLICE_X85Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.449     4.931    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X85Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.114ns  (logic 1.565ns (38.032%)  route 2.549ns (61.968%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 4.931 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.549     4.009    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X85Y101        LUT6 (Prop_lut6_I0_O)        0.105     4.114 r  main_design_i/noip_ctrl_0/U0/read_spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     4.114    main_design_i/noip_ctrl_0/U0/read_spi_data[7]_i_1_n_0
    SLICE_X85Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.449     4.931    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X85Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.107ns  (logic 1.565ns (38.100%)  route 2.542ns (61.900%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 4.931 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.542     4.002    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X86Y101        LUT6 (Prop_lut6_I0_O)        0.105     4.107 r  main_design_i/noip_ctrl_0/U0/read_spi_data[12]_i_1/O
                         net (fo=1, routed)           0.000     4.107    main_design_i/noip_ctrl_0/U0/read_spi_data[12]_i_1_n_0
    SLICE_X86Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.449     4.931    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X86Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.083ns  (logic 1.565ns (38.316%)  route 2.519ns (61.684%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 4.931 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.519     3.978    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X85Y102        LUT6 (Prop_lut6_I0_O)        0.105     4.083 r  main_design_i/noip_ctrl_0/U0/read_spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     4.083    main_design_i/noip_ctrl_0/U0/read_spi_data[9]_i_1_n_0
    SLICE_X85Y102        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.449     4.931    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X85Y102        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.966ns  (logic 1.565ns (39.451%)  route 2.401ns (60.549%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 4.931 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.401     3.861    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X85Y101        LUT6 (Prop_lut6_I0_O)        0.105     3.966 r  main_design_i/noip_ctrl_0/U0/read_spi_data[13]_i_1/O
                         net (fo=1, routed)           0.000     3.966    main_design_i/noip_ctrl_0/U0/read_spi_data[13]_i_1_n_0
    SLICE_X85Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.449     4.931    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X85Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.963ns  (logic 1.565ns (39.479%)  route 2.399ns (60.521%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 4.931 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.399     3.858    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X85Y100        LUT6 (Prop_lut6_I0_O)        0.105     3.963 r  main_design_i/noip_ctrl_0/U0/read_spi_data[1]_i_1/O
                         net (fo=1, routed)           0.000     3.963    main_design_i/noip_ctrl_0/U0/read_spi_data[1]_i_1_n_0
    SLICE_X85Y100        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.449     4.931    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X85Y100        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.906ns  (logic 1.565ns (40.055%)  route 2.341ns (59.945%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 4.931 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.341     3.801    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X86Y100        LUT6 (Prop_lut6_I0_O)        0.105     3.906 r  main_design_i/noip_ctrl_0/U0/read_spi_data[15]_i_1/O
                         net (fo=1, routed)           0.000     3.906    main_design_i/noip_ctrl_0/U0/read_spi_data[15]_i_1_n_0
    SLICE_X86Y100        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.449     4.931    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X86Y100        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.872ns  (logic 1.565ns (40.407%)  route 2.307ns (59.593%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 4.931 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.307     3.767    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X88Y101        LUT6 (Prop_lut6_I0_O)        0.105     3.872 r  main_design_i/noip_ctrl_0/U0/read_spi_data[11]_i_1/O
                         net (fo=1, routed)           0.000     3.872    main_design_i/noip_ctrl_0/U0/read_spi_data[11]_i_1_n_0
    SLICE_X88Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     3.405    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.482 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        1.449     4.931    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X88Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.418ns  (logic 0.341ns (24.053%)  route 1.077ns (75.947%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 3.720 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.077     1.373    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X87Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.418 r  main_design_i/noip_ctrl_0/U0/read_spi_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.418    main_design_i/noip_ctrl_0/U0/read_spi_data[0]_i_1_n_0
    SLICE_X87Y99         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.866 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.854     3.720    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X87Y99         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.437ns  (logic 0.341ns (23.727%)  route 1.096ns (76.273%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 3.805 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.096     1.392    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X85Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.437 r  main_design_i/noip_ctrl_0/U0/read_spi_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.437    main_design_i/noip_ctrl_0/U0/read_spi_data[4]_i_1_n_0
    SLICE_X85Y100        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.866 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.939     3.805    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X85Y100        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.451ns  (logic 0.341ns (23.497%)  route 1.110ns (76.503%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 3.805 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.110     1.406    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X81Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.451 r  main_design_i/noip_ctrl_0/U0/read_spi_data[14]_i_1/O
                         net (fo=1, routed)           0.000     1.451    main_design_i/noip_ctrl_0/U0/read_spi_data[14]_i_1_n_0
    SLICE_X81Y100        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.866 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.939     3.805    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X81Y100        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.465ns  (logic 0.341ns (23.281%)  route 1.124ns (76.719%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 3.805 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.124     1.420    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X85Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.465 r  main_design_i/noip_ctrl_0/U0/read_spi_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.465    main_design_i/noip_ctrl_0/U0/read_spi_data[2]_i_1_n_0
    SLICE_X85Y100        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.866 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.939     3.805    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X85Y100        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.520ns  (logic 0.341ns (22.438%)  route 1.179ns (77.562%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 3.805 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.179     1.475    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X85Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.520 r  main_design_i/noip_ctrl_0/U0/read_spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     1.520    main_design_i/noip_ctrl_0/U0/read_spi_data[8]_i_1_n_0
    SLICE_X85Y100        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.866 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.939     3.805    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X85Y100        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.341ns (21.866%)  route 1.218ns (78.134%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 3.805 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.218     1.514    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X85Y101        LUT6 (Prop_lut6_I0_O)        0.045     1.559 r  main_design_i/noip_ctrl_0/U0/read_spi_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.559    main_design_i/noip_ctrl_0/U0/read_spi_data[6]_i_1_n_0
    SLICE_X85Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.866 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.939     3.805    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X85Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.341ns (21.506%)  route 1.244ns (78.494%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 3.806 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.244     1.540    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X88Y101        LUT6 (Prop_lut6_I0_O)        0.045     1.585 r  main_design_i/noip_ctrl_0/U0/read_spi_data[11]_i_1/O
                         net (fo=1, routed)           0.000     1.585    main_design_i/noip_ctrl_0/U0/read_spi_data[11]_i_1_n_0
    SLICE_X88Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.866 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.940     3.806    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X88Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.586ns  (logic 0.341ns (21.492%)  route 1.245ns (78.508%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 3.806 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.245     1.541    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X86Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.586 r  main_design_i/noip_ctrl_0/U0/read_spi_data[15]_i_1/O
                         net (fo=1, routed)           0.000     1.586    main_design_i/noip_ctrl_0/U0/read_spi_data[15]_i_1_n_0
    SLICE_X86Y100        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.866 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.940     3.806    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X86Y100        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.604ns  (logic 0.341ns (21.263%)  route 1.263ns (78.737%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 3.805 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.263     1.559    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X85Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.604 r  main_design_i/noip_ctrl_0/U0/read_spi_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.604    main_design_i/noip_ctrl_0/U0/read_spi_data[1]_i_1_n_0
    SLICE_X85Y100        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.866 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.939     3.805    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X85Y100        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.636ns  (logic 0.341ns (20.837%)  route 1.295ns (79.163%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 3.805 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          1.295     1.591    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X85Y101        LUT6 (Prop_lut6_I0_O)        0.045     1.636 r  main_design_i/noip_ctrl_0/U0/read_spi_data[13]_i_1/O
                         net (fo=1, routed)           0.000     1.636    main_design_i/noip_ctrl_0/U0/read_spi_data[13]_i_1_n_0
    SLICE_X85Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     2.837    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.866 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7320, routed)        0.939     3.805    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X85Y101        FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  lvds_clk_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_dout2_0_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.960ns  (logic 0.960ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  lvds_dout2_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_n[2]
    M17                  IBUFDS (Prop_ibufds_IB_O)    0.960     0.960 r  main_design_i/lvds_selectio_data_0/inst/pins[2].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.960    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_2
    ILOGIC_X1Y134        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812     0.812 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.153    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.224     2.377 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.240     2.617    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y134        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout3_0_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.913ns  (logic 0.913ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 f  lvds_dout3_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_n[3]
    K19                  IBUFDS (Prop_ibufds_IB_O)    0.913     0.913 r  main_design_i/lvds_selectio_data_0/inst/pins[3].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.913    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_3
    ILOGIC_X1Y130        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812     0.812 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.153    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.224     2.377 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.237     2.614    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y130        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.878ns  (logic 0.878ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_n[4]
    K17                  IBUFDS (Prop_ibufds_IB_O)    0.878     0.878 r  main_design_i/lvds_selectio_data_0/inst/pins[4].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.878    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_4
    ILOGIC_X1Y126        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812     0.812 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.153    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.224     2.377 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.231     2.608    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y126        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout0_0_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.866ns  (logic 0.866ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  lvds_dout0_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_n[0]
    D19                  IBUFDS (Prop_ibufds_IB_O)    0.866     0.866 r  main_design_i/lvds_selectio_data_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.866    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_0
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812     0.812 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.153    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.224     2.377 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.246     2.623    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout1_0_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.854ns  (logic 0.854ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 f  lvds_dout1_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_n[1]
    F16                  IBUFDS (Prop_ibufds_IB_O)    0.854     0.854 r  main_design_i/lvds_selectio_data_0/inst/pins[1].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.854    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_1
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.812     0.812 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.153    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.224     2.377 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.244     2.621    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_dout1_0_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.348ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  lvds_dout1_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_p[1]
    F16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  main_design_i/lvds_selectio_data_0/inst/pins[1].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.348    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_1
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.662    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.517     1.179 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.108     1.287    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout0_0_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.360ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  lvds_dout0_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_p[0]
    D19                  IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  main_design_i/lvds_selectio_data_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.360    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_0
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.662    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.517     1.179 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.110     1.289    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.372ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_p[4]
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_0/inst/pins[4].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.372    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_4
    ILOGIC_X1Y126        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.662    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.517     1.179 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.098     1.277    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y126        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.407ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_p[3]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/pins[3].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.407    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_3
    ILOGIC_X1Y130        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.662    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.517     1.179 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.103     1.282    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y130        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout2_0_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.453ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  lvds_dout2_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_p[2]
    M17                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  main_design_i/lvds_selectio_data_0/inst/pins[2].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.453    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_2
    ILOGIC_X1Y134        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.662    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.517     1.179 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.105     1.284    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y134        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  lvds_clk_1

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_dout2_1_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.973ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 f  lvds_dout2_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_n[2]
    K14                  IBUFDS (Prop_ibufds_IB_O)    0.973     0.973 r  main_design_i/lvds_selectio_data_1/inst/pins[2].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.973    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_2
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.178    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.224     2.402 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.245     2.646    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout3_1_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.944ns  (logic 0.944ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 f  lvds_dout3_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_n[3]
    L14                  IBUFDS (Prop_ibufds_IB_O)    0.944     0.944 r  main_design_i/lvds_selectio_data_1/inst/pins[3].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.944    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_3
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.178    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.224     2.402 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.246     2.647    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.876ns  (logic 0.876ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_n[4]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/pins[4].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.876    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_4
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.178    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.224     2.402 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.248     2.649    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout0_1_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.861ns  (logic 0.861ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  lvds_dout0_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_n[0]
    G17                  IBUFDS (Prop_ibufds_IB_O)    0.861     0.861 r  main_design_i/lvds_selectio_data_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.861    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_0
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.178    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.224     2.402 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.239     2.640    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout1_1_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.855ns  (logic 0.855ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G20                                               0.000     0.000 f  lvds_dout1_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_n[1]
    G19                  IBUFDS (Prop_ibufds_IB_O)    0.855     0.855 r  main_design_i/lvds_selectio_data_1/inst/pins[1].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.855    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_1
    ILOGIC_X1Y114        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.178    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.224     2.402 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.244     2.645    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y114        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_dout1_1_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.349ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 r  lvds_dout1_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_p[1]
    G19                  IBUFDS (Prop_ibufds_I_O)     0.349     0.349 r  main_design_i/lvds_selectio_data_1/inst/pins[1].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.349    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_1
    ILOGIC_X1Y114        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.687    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.517     1.204 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.108     1.312    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y114        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout0_1_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.355ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  lvds_dout0_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_p[0]
    G17                  IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  main_design_i/lvds_selectio_data_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.355    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_0
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.687    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.517     1.204 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.105     1.309    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_sync_1_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.370ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  lvds_sync_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_p[4]
    K16                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  main_design_i/lvds_selectio_data_1/inst/pins[4].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.370    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_4
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.687    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.517     1.204 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.112     1.316    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout3_1_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.437ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  lvds_dout3_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_p[3]
    L14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  main_design_i/lvds_selectio_data_1/inst/pins[3].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.437    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_3
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.687    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.517     1.204 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.110     1.314    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout2_1_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.465ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  lvds_dout2_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_p[2]
    K14                  IBUFDS (Prop_ibufds_I_O)     0.465     0.465 r  main_design_i/lvds_selectio_data_1/inst/pins[2].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.465    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_2
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.687    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.517     1.204 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.109     1.313    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLK





