Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  4 15:12:22 2024
| Host         : Nacnano-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   162 |
|    Minimum number of control sets                        |   162 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   284 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   162 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |   131 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |           10 |
| No           | No                    | Yes                    |              37 |           19 |
| No           | Yes                   | No                     |             110 |           28 |
| Yes          | No                    | No                     |             921 |          463 |
| Yes          | No                    | Yes                    |              10 |            4 |
| Yes          | Yes                   | No                     |              14 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+--------------------------------------+------------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |             Enable Signal            |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+--------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  data_out_reg[7]_i_2_n_0 | uart2/receiver/data_out[2]           |                                          |                1 |              1 |         1.00 |
|  data_out_reg[7]_i_2_n_0 | uart2/receiver/data_out[7]           |                                          |                1 |              1 |         1.00 |
|  data_out_reg[7]_i_2_n_0 | uart2/receiver/data_out[5]           |                                          |                1 |              1 |         1.00 |
|  data_out_reg[7]_i_2_n_0 | uart2/receiver/data_out[0]           |                                          |                1 |              1 |         1.00 |
|  data_out_reg[7]_i_2_n_0 | uart2/receiver/data_out[3]           |                                          |                1 |              1 |         1.00 |
|  data_out_reg[7]_i_2_n_0 | uart2/receiver/data_out[1]           |                                          |                1 |              1 |         1.00 |
|  data_out_reg[7]_i_2_n_0 | uart2/receiver/data_out[6]           |                                          |                1 |              1 |         1.00 |
|  data_out_reg[7]_i_2_n_0 | uart2/receiver/data_out[4]           |                                          |                1 |              1 |         1.00 |
|  data_out_reg[7]_i_2_n_0 | uart2/transmitter/bit_out_i_2__0_n_0 | uart2/transmitter/bit_out0               |                1 |              1 |         1.00 |
|  baud_BUFG               | uart1/receiver/data_out[6]           |                                          |                1 |              1 |         1.00 |
|  baud_BUFG               | uart1/receiver/data_out[5]           |                                          |                1 |              1 |         1.00 |
|  baud_BUFG               | uart1/receiver/data_out[0]           |                                          |                1 |              1 |         1.00 |
|  baud_BUFG               | uart1/receiver/data_out[1]           |                                          |                1 |              1 |         1.00 |
|  baud_BUFG               | uart1/receiver/data_out[3]           |                                          |                1 |              1 |         1.00 |
|  baud_BUFG               | uart1/receiver/data_out[4]           |                                          |                1 |              1 |         1.00 |
|  baud_BUFG               | uart1/receiver/data_out[7]           |                                          |                1 |              1 |         1.00 |
|  baud_BUFG               | uart1/receiver/data_out[2]           |                                          |                1 |              1 |         1.00 |
|  baud_BUFG               | uart1/transmitter/bit_out_i_2_n_0    | uart1/transmitter/bit_out0               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG           |                                      |                                          |                2 |              2 |         1.00 |
|  received1_BUFG          | at/mem[102][6]_i_1_n_0               |                                          |                5 |              7 |         1.40 |
|  received1_BUFG          | at/mem[11][6]_i_1_n_0                |                                          |                2 |              7 |         3.50 |
|  received1_BUFG          | at/mem[24][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[10][6]_i_1_n_0                |                                          |                2 |              7 |         3.50 |
|  received1_BUFG          | at/mem[119][6]_i_1_n_0               |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[121][6]_i_1_n_0               |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[106][6]_i_1_n_0               |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[122][6]_i_1_n_0               |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[19][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[104][6]_i_1_n_0               |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[15][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[17][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[25][6]_i_1_n_0                |                                          |                7 |              7 |         1.00 |
|  received1_BUFG          | at/mem[16][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[18][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[110][6]_i_1_n_0               |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[114][6]_i_1_n_0               |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[116][6]_i_1_n_0               |                                          |                5 |              7 |         1.40 |
|  received1_BUFG          | at/mem[112][6]_i_1_n_0               |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[108][6]_i_1_n_0               |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[120][6]_i_1_n_0               |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[126][6]_i_1_n_0               |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[14][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[20][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[124][6]_i_1_n_0               |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[21][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[118][6]_i_1_n_0               |                                          |                5 |              7 |         1.40 |
|  received1_BUFG          | at/mem[105][6]_i_1_n_0               |                                          |                2 |              7 |         3.50 |
|  received1_BUFG          | at/mem[117][6]_i_1_n_0               |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[22][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[23][6]_i_1_n_0                |                                          |                5 |              7 |         1.40 |
|  received1_BUFG          | at/mem[12][6]_i_1_n_0                |                                          |                2 |              7 |         3.50 |
|  received1_BUFG          | at/mem[103][6]_i_1_n_0               |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[49][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[33][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[52][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[57][6]_i_1_n_0                |                                          |                2 |              7 |         3.50 |
|  received1_BUFG          | at/mem[5][6]_i_1_n_0                 |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[64][6]_i_1_n_0                |                                          |                5 |              7 |         1.40 |
|  received1_BUFG          | at/mem[37][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[68][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[34][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[44][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[51][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[65][6]_i_1_n_0                |                                          |                5 |              7 |         1.40 |
|  received1_BUFG          | at/mem[67][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[6][6]_i_1_n_0                 |                                          |                2 |              7 |         3.50 |
|  received1_BUFG          | at/mem[38][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[70][6]_i_1_n_0                |                                          |                5 |              7 |         1.40 |
|  received1_BUFG          | at/mem[71][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[72][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[73][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[29][6]_i_1_n_0                |                                          |                5 |              7 |         1.40 |
|  received1_BUFG          | at/mem[26][6]_i_1_n_0                |                                          |                5 |              7 |         1.40 |
|  received1_BUFG          | at/mem[69][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[74][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[35][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[43][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[41][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[36][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[39][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[46][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[55][6]_i_1_n_0                |                                          |                2 |              7 |         3.50 |
|  received1_BUFG          | at/mem[40][6]_i_1_n_0                |                                          |                2 |              7 |         3.50 |
|  received1_BUFG          | at/mem[56][6]_i_1_n_0                |                                          |                5 |              7 |         1.40 |
|  received1_BUFG          | at/mem[59][6]_i_1_n_0                |                                          |                2 |              7 |         3.50 |
|  received1_BUFG          | at/mem[31][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[60][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[28][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[32][6]_i_1_n_0                |                                          |                6 |              7 |         1.17 |
|  received1_BUFG          | at/mem[45][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[61][6]_i_1_n_0                |                                          |                2 |              7 |         3.50 |
|  received1_BUFG          | at/mem[3][6]_i_1_n_0                 |                                          |                2 |              7 |         3.50 |
|  received1_BUFG          | at/mem[2][6]_i_1_n_0                 |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[50][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[53][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[4][6]_i_1_n_0                 |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[42][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[54][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[47][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[62][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[58][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[63][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[66][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[27][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[30][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[48][6]_i_1_n_0                |                                          |                2 |              7 |         3.50 |
|  received1_BUFG          | at/mem[93][6]_i_1_n_0                |                                          |                5 |              7 |         1.40 |
|  received1_BUFG          | at/mem[84][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[97][6]_i_1_n_0                |                                          |                5 |              7 |         1.40 |
|  received1_BUFG          | at/mem[9][6]_i_1_n_0                 |                                          |                2 |              7 |         3.50 |
|  received1_BUFG          | at/mem[7][6]_i_1_n_0                 |                                          |                2 |              7 |         3.50 |
|  received1_BUFG          | at/mem[8][6]_i_1_n_0                 |                                          |                2 |              7 |         3.50 |
|  received1_BUFG          | at/mem[91][6]_i_1_n_0                |                                          |                5 |              7 |         1.40 |
|  received1_BUFG          | at/mem[96][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[76][6]_i_1_n_0                |                                          |                5 |              7 |         1.40 |
|  received1_BUFG          | at/mem[81][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[75][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[77][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[78][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[92][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[98][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[99][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[82][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[94][6]_i_1_n_0                |                                          |                2 |              7 |         3.50 |
|  received1_BUFG          | at/mem[90][6]_i_1_n_0                |                                          |                2 |              7 |         3.50 |
|  received1_BUFG          | at/mem[86][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[88][6]_i_1_n_0                |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[87][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[95][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[79][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[89][6]_i_1_n_0                |                                          |                5 |              7 |         1.40 |
|  received1_BUFG          | at/mem[80][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[85][6]_i_1_n_0                |                                          |                4 |              7 |         1.75 |
|  data_out_reg[7]_i_2_n_0 |                                      |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          |                                      | uart1/receiver/SS[0]                     |                2 |              7 |         3.50 |
|  received1_BUFG          | at/mem[83][6]_i_1_n_0                |                                          |                5 |              7 |         1.40 |
|  received1_BUFG          |                                      | uart1/receiver/SR[0]                     |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem                               |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[113][6]_i_1_n_0               |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[109][6]_i_1_n_0               |                                          |                2 |              7 |         3.50 |
|  baud_BUFG               |                                      |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[123][6]_i_1_n_0               |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[101][6]_i_1_n_0               |                                          |                5 |              7 |         1.40 |
|  received1_BUFG          | at/mem[125][6]_i_1_n_0               |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[111][6]_i_1_n_0               |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[115][6]_i_1_n_0               |                                          |                3 |              7 |         2.33 |
|  received1_BUFG          | at/mem[13][6]_i_1_n_0                |                                          |                2 |              7 |         3.50 |
|  received1_BUFG          | at/mem[1][6]_i_1_n_0                 |                                          |                5 |              7 |         1.40 |
|  received1_BUFG          | at/mem[107][6]_i_1_n_0               |                                          |                4 |              7 |         1.75 |
|  received1_BUFG          | at/mem[100][6]_i_1_n_0               |                                          |                4 |              7 |         1.75 |
|  data_out_reg[7]_i_2_n_0 |                                      | uart2/receiver/count[7]_i_1__1_n_0       |                1 |              8 |         8.00 |
|  data_out_reg[7]_i_2_n_0 |                                      | uart2/transmitter/count[7]_i_1__2_n_0    |                2 |              8 |         4.00 |
|  data_out_reg[7]_i_2_n_0 | uart2/transmitter/temp[7]_i_1__0_n_0 |                                          |                3 |              8 |         2.67 |
|  baud_BUFG               |                                      | uart1/transmitter/count[7]_i_1__0_n_0    |                1 |              8 |         8.00 |
|  baud_BUFG               |                                      | uart1/receiver/count[7]_i_1_n_0          |                2 |              8 |         4.00 |
|  baud_BUFG               | uart1/transmitter/temp[7]_i_1_n_0    |                                          |                2 |              8 |         4.00 |
|  w_p_tick_BUFG           |                                      | reset_IBUF                               |                6 |             10 |         1.67 |
|  w_p_tick_BUFG           | vga/v_count_next_0                   | reset_IBUF                               |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | w_p_tick_BUFG                        | vga/r_25MHz_reg[0]_0                     |                7 |             12 |         1.71 |
|  clk_IBUF_BUFG           |                                      | reset_IBUF                               |               13 |             27 |         2.08 |
|  clk_IBUF_BUFG           |                                      | uart1/baudrate_gen/clear                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG           |                                      | uart2/baudrate_gen/counter[0]_i_1__0_n_0 |                8 |             32 |         4.00 |
+--------------------------+--------------------------------------+------------------------------------------+------------------+----------------+--------------+


