Analysis & Synthesis report for shiboqi
Thu Jul 04 16:25:19 2013
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for control:m4|ram:u0|altsyncram:altsyncram_component|altsyncram_v8a1:auto_generated
 16. Source assignments for control:m4|rom1:u1|altsyncram:altsyncram_component|altsyncram_ts61:auto_generated
 17. Source assignments for control:m4|rom2:u2|altsyncram:altsyncram_component|altsyncram_br61:auto_generated
 18. Source assignments for control:m4|rom3:u3|altsyncram:altsyncram_component|altsyncram_s171:auto_generated
 19. Source assignments for control:m4|rom4:u4|altsyncram:altsyncram_component|altsyncram_8r61:auto_generated
 20. Source assignments for control:m4|rom5:u5|altsyncram:altsyncram_component|altsyncram_rg61:auto_generated
 21. Source assignments for control:m4|rom6:u6|altsyncram:altsyncram_component|altsyncram_cr61:auto_generated
 22. Source assignments for control:m4|rom7:u7|altsyncram:altsyncram_component|altsyncram_jt61:auto_generated
 23. Source assignments for control:m4|fifo:u8|dcfifo:dcfifo_component
 24. Source assignments for control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated
 25. Source assignments for control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p
 26. Source assignments for control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_hgc:wrptr_g1p
 27. Source assignments for control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp
 28. Source assignments for control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram
 29. Source assignments for control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11
 30. Source assignments for control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|dffpipe_ngh:rdaclr
 31. Source assignments for control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp
 32. Source assignments for control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14
 33. Source assignments for control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp
 34. Source assignments for control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17
 35. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body
 36. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst
 37. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated
 38. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1
 39. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter
 40. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter
 41. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter
 42. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter
 43. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr
 44. Source assignments for sld_hub:auto_hub
 45. Source assignments for sld_hub:auto_hub|sld_rom_sr:hub_info_reg
 46. Parameter Settings for User Entity Instance: ads828:m1|pll:a1|altpll:altpll_component
 47. Parameter Settings for User Entity Instance: control:m4|pll:a2|altpll:altpll_component
 48. Parameter Settings for User Entity Instance: control:m4|ram:u0|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: control:m4|rom1:u1|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: control:m4|rom2:u2|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: control:m4|rom3:u3|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: control:m4|rom4:u4|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: control:m4|rom5:u5|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: control:m4|rom6:u6|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: control:m4|rom7:u7|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: control:m4|fifo:u8|dcfifo:dcfifo_component
 57. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 58. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 59. Parameter Settings for Inferred Entity Instance: control:m4|lpm_mult:Mult0
 60. Parameter Settings for Inferred Entity Instance: control:m4|lpm_divide:Div0
 61. Parameter Settings for Inferred Entity Instance: control:m4|lpm_mult:Mult1
 62. Parameter Settings for Inferred Entity Instance: control:m4|lpm_divide:Div1
 63. Parameter Settings for Inferred Entity Instance: fuzhi:m6|lpm_mult:Mult0
 64. Parameter Settings for Inferred Entity Instance: fuzhi:m6|lpm_divide:Div0
 65. Parameter Settings for Inferred Entity Instance: fuzhi:m6|lpm_divide:Div1
 66. Parameter Settings for Inferred Entity Instance: fuzhi:m6|lpm_divide:Div3
 67. Parameter Settings for Inferred Entity Instance: fuzhi:m6|lpm_divide:Div2
 68. altpll Parameter Settings by Entity Instance
 69. altsyncram Parameter Settings by Entity Instance
 70. dcfifo Parameter Settings by Entity Instance
 71. lpm_mult Parameter Settings by Entity Instance
 72. Port Connectivity Checks: "control:m4|pll:a2"
 73. Port Connectivity Checks: "ads828:m1|pll:a1"
 74. SignalTap II Logic Analyzer Settings
 75. Connections to In-System Debugging Instance "auto_signaltap_0"
 76. Analysis & Synthesis Messages
 77. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 04 16:25:18 2013         ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name                      ; shiboqi                                       ;
; Top-level Entity Name              ; shiboqi                                       ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 5,536                                         ;
;     Total combinational functions  ; 4,765                                         ;
;     Dedicated logic registers      ; 1,498                                         ;
; Total registers                    ; 1498                                          ;
; Total pins                         ; 32                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 294,656                                       ;
; Embedded Multiplier 9-bit elements ; 4                                             ;
; Total PLLs                         ; 2                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F484C8       ;                    ;
; Top-level entity name                                                      ; shiboqi            ; shiboqi            ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                  ;
+------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+
; File Name with User-Entered Path                                 ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                              ;
+------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+
; shu.mif                                                          ; yes             ; User Memory Initialization File        ; C:/Users/Administrator/Desktop/重新示波器/shu.mif                         ;
; shiboqi.v                                                        ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/重新示波器/shiboqi.v                       ;
; anjian.v                                                         ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/重新示波器/anjian.v                        ;
; vga1.v                                                           ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/重新示波器/vga1.v                          ;
; control.v                                                        ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/重新示波器/control.v                       ;
; ads828.v                                                         ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/重新示波器/ads828.v                        ;
; ram.v                                                            ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/重新示波器/ram.v                           ;
; rom1.mif                                                         ; yes             ; User Memory Initialization File        ; C:/Users/Administrator/Desktop/重新示波器/rom1.mif                        ;
; rom1.v                                                           ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/重新示波器/rom1.v                          ;
; rom2.v                                                           ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/重新示波器/rom2.v                          ;
; pinfu.mif                                                        ; yes             ; User Memory Initialization File        ; C:/Users/Administrator/Desktop/重新示波器/pinfu.mif                       ;
; rom3.v                                                           ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/重新示波器/rom3.v                          ;
; rom5.v                                                           ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/重新示波器/rom5.v                          ;
; rom4.v                                                           ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/重新示波器/rom4.v                          ;
; pin.mif                                                          ; yes             ; User Memory Initialization File        ; C:/Users/Administrator/Desktop/重新示波器/pin.mif                         ;
; rom6.v                                                           ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/重新示波器/rom6.v                          ;
; HZMV.mif                                                         ; yes             ; User Memory Initialization File        ; C:/Users/Administrator/Desktop/重新示波器/HZMV.mif                        ;
; rom7.v                                                           ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/重新示波器/rom7.v                          ;
; pinlv.v                                                          ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/重新示波器/pinlv.v                         ;
; fuzhi.v                                                          ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/重新示波器/fuzhi.v                         ;
; div.mif                                                          ; yes             ; User Memory Initialization File        ; C:/Users/Administrator/Desktop/重新示波器/div.mif                         ;
; pll.v                                                            ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/重新示波器/pll.v                           ;
; fifo.v                                                           ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/重新示波器/fifo.v                          ;
; altpll.tdf                                                       ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altpll.tdf                   ;
; altsyncram.tdf                                                   ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf               ;
; db/altsyncram_v8a1.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/altsyncram_v8a1.tdf          ;
; db/altsyncram_ts61.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/altsyncram_ts61.tdf          ;
; db/altsyncram_br61.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/altsyncram_br61.tdf          ;
; db/altsyncram_s171.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/altsyncram_s171.tdf          ;
; db/altsyncram_8r61.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/altsyncram_8r61.tdf          ;
; db/altsyncram_rg61.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/altsyncram_rg61.tdf          ;
; fu.mif                                                           ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrator/Desktop/重新示波器/fu.mif                          ;
; db/altsyncram_cr61.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/altsyncram_cr61.tdf          ;
; db/altsyncram_jt61.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/altsyncram_jt61.tdf          ;
; dcfifo.tdf                                                       ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/dcfifo.tdf                   ;
; db/dcfifo_79m1.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/dcfifo_79m1.tdf              ;
; db/a_graycounter_q96.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/a_graycounter_q96.tdf        ;
; db/a_graycounter_hgc.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/a_graycounter_hgc.tdf        ;
; db/a_graycounter_ggc.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/a_graycounter_ggc.tdf        ;
; db/altsyncram_fr61.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/altsyncram_fr61.tdf          ;
; db/altsyncram_r1f1.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/altsyncram_r1f1.tdf          ;
; db/dffpipe_ngh.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/dffpipe_ngh.tdf              ;
; db/alt_synch_pipe_tdb.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/alt_synch_pipe_tdb.tdf       ;
; db/dffpipe_re9.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/dffpipe_re9.tdf              ;
; db/alt_synch_pipe_1e8.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/alt_synch_pipe_1e8.tdf       ;
; db/dffpipe_se9.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/dffpipe_se9.tdf              ;
; db/cmpr_736.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/cmpr_736.tdf                 ;
; sld_signaltap.vhd                                                ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd            ;
; sld_ela_control.vhd                                              ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_ela_control.vhd          ;
; lpm_shiftreg.tdf                                                 ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;
; sld_mbpmg.vhd                                                    ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;
; sld_ela_trigger_flow_mgr.vhd                                     ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;
; sld_buffer_manager.vhd                                           ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;
; db/altsyncram_pss3.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/altsyncram_pss3.tdf          ;
; db/altsyncram_8hq1.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/altsyncram_8hq1.tdf          ;
; altdpram.tdf                                                     ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altdpram.tdf                 ;
; lpm_mux.tdf                                                      ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf                  ;
; db/mux_boc.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/mux_boc.tdf                  ;
; lpm_decode.tdf                                                   ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_decode.tdf               ;
; db/decode_rqf.tdf                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/decode_rqf.tdf               ;
; lpm_counter.tdf                                                  ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf              ;
; db/cntr_5ci.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/cntr_5ci.tdf                 ;
; db/cmpr_acc.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/cmpr_acc.tdf                 ;
; db/cntr_45j.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/cntr_45j.tdf                 ;
; db/cntr_0ci.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/cntr_0ci.tdf                 ;
; db/cmpr_9cc.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/cmpr_9cc.tdf                 ;
; db/cntr_gui.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/cntr_gui.tdf                 ;
; db/cmpr_5cc.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/cmpr_5cc.tdf                 ;
; sld_rom_sr.vhd                                                   ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;
; sld_hub.vhd                                                      ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd                  ;
; lpm_mult.tdf                                                     ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf                 ;
; multcore.tdf                                                     ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/multcore.tdf                 ;
; mpar_add.tdf                                                     ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/mpar_add.tdf                 ;
; lpm_add_sub.tdf                                                  ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf              ;
; db/add_sub_oah.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/add_sub_oah.tdf              ;
; db/add_sub_3ch.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/add_sub_3ch.tdf              ;
; altshift.tdf                                                     ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altshift.tdf                 ;
; lpm_divide.tdf                                                   ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/lpm_divide.tdf               ;
; db/lpm_divide_fem.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/lpm_divide_fem.tdf           ;
; db/sign_div_unsign_plh.tdf                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/sign_div_unsign_plh.tdf      ;
; db/alt_u_div_i2f.tdf                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/alt_u_div_i2f.tdf            ;
; db/add_sub_lkc.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/add_sub_lkc.tdf              ;
; db/add_sub_mkc.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/add_sub_mkc.tdf              ;
; db/lpm_divide_hem.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/lpm_divide_hem.tdf           ;
; db/sign_div_unsign_rlh.tdf                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/sign_div_unsign_rlh.tdf      ;
; db/alt_u_div_k2f.tdf                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/alt_u_div_k2f.tdf            ;
; db/mult_pat.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/mult_pat.tdf                 ;
; db/lpm_divide_dem.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/lpm_divide_dem.tdf           ;
; db/sign_div_unsign_nlh.tdf                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/sign_div_unsign_nlh.tdf      ;
; db/alt_u_div_g2f.tdf                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/alt_u_div_g2f.tdf            ;
; db/lpm_divide_cem.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/lpm_divide_cem.tdf           ;
; db/sign_div_unsign_mlh.tdf                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/sign_div_unsign_mlh.tdf      ;
; db/alt_u_div_e2f.tdf                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/alt_u_div_e2f.tdf            ;
; C:/Users/Administrator/Desktop/重新示波器/db/altsyncram_79a1.tdf ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/altsyncram_79a1.tdf          ;
; C:/Users/Administrator/Desktop/重新示波器/db/decode_1oa.tdf      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/decode_1oa.tdf               ;
; C:/Users/Administrator/Desktop/重新示波器/db/mux_qjb.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/mux_qjb.tdf                  ;
; C:/Users/Administrator/Desktop/重新示波器/db/altsyncram_3ss3.tdf ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/altsyncram_3ss3.tdf          ;
; C:/Users/Administrator/Desktop/重新示波器/db/altsyncram_igq1.tdf ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/altsyncram_igq1.tdf          ;
; C:/Users/Administrator/Desktop/重新示波器/db/mux_9oc.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/mux_9oc.tdf                  ;
; C:/Users/Administrator/Desktop/重新示波器/db/cntr_qbi.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/cntr_qbi.tdf                 ;
; C:/Users/Administrator/Desktop/重新示波器/db/cntr_u4j.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/cntr_u4j.tdf                 ;
; C:/Users/Administrator/Desktop/重新示波器/db/cntr_sbi.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/重新示波器/db/cntr_sbi.tdf                 ;
+------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 5,536  ;
;                                             ;        ;
; Total combinational functions               ; 4765   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 2981   ;
;     -- 3 input functions                    ; 795    ;
;     -- <=2 input functions                  ; 989    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 4004   ;
;     -- arithmetic mode                      ; 761    ;
;                                             ;        ;
; Total registers                             ; 1498   ;
;     -- Dedicated logic registers            ; 1498   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 32     ;
; Total memory bits                           ; 294656 ;
; Embedded Multiplier 9-bit elements          ; 4      ;
; Total PLLs                                  ; 2      ;
; Maximum fan-out node                        ; clk    ;
; Maximum fan-out                             ; 2278   ;
; Total fan-out                               ; 30349  ;
; Average fan-out                             ; 3.98   ;
+---------------------------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                    ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |shiboqi                                                                                             ; 4765 (3)          ; 1498 (0)     ; 294656      ; 4            ; 0       ; 2         ; 32   ; 0            ; |shiboqi                                                                                                                                                                                                                                                                                               ; work         ;
;    |ads828:m1|                                                                                       ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|ads828:m1                                                                                                                                                                                                                                                                                     ;              ;
;       |pll:a1|                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|ads828:m1|pll:a1                                                                                                                                                                                                                                                                              ;              ;
;          |altpll:altpll_component|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|ads828:m1|pll:a1|altpll:altpll_component                                                                                                                                                                                                                                                      ;              ;
;    |anjian:m3|                                                                                       ; 43 (43)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|anjian:m3                                                                                                                                                                                                                                                                                     ;              ;
;    |control:m4|                                                                                      ; 2873 (2504)       ; 275 (169)    ; 93952       ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4                                                                                                                                                                                                                                                                                    ;              ;
;       |fifo:u8|                                                                                      ; 65 (0)            ; 106 (0)      ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|fifo:u8                                                                                                                                                                                                                                                                            ;              ;
;          |dcfifo:dcfifo_component|                                                                   ; 65 (0)            ; 106 (0)      ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|fifo:u8|dcfifo:dcfifo_component                                                                                                                                                                                                                                                    ;              ;
;             |dcfifo_79m1:auto_generated|                                                             ; 65 (3)            ; 106 (25)     ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated                                                                                                                                                                                                                         ;              ;
;                |a_graycounter_ggc:wrptr_gp|                                                          ; 23 (23)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp                                                                                                                                                                                              ;              ;
;                |a_graycounter_q96:rdptr_g1p|                                                         ; 23 (23)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p                                                                                                                                                                                             ;              ;
;                |alt_synch_pipe_1e8:ws_dgrp|                                                          ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp                                                                                                                                                                                              ;              ;
;                   |dffpipe_se9:dffpipe17|                                                            ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17                                                                                                                                                                        ;              ;
;                |alt_synch_pipe_tdb:rs_dgwp|                                                          ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp                                                                                                                                                                                              ;              ;
;                   |dffpipe_re9:dffpipe14|                                                            ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14                                                                                                                                                                        ;              ;
;                |altsyncram_fr61:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram                                                                                                                                                                                                ;              ;
;                   |altsyncram_r1f1:altsyncram11|                                                     ; 0 (0)             ; 0 (0)        ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11                                                                                                                                                                   ;              ;
;                |cmpr_736:rdempty_eq_comp|                                                            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|cmpr_736:rdempty_eq_comp                                                                                                                                                                                                ;              ;
;                |cmpr_736:wrfull_eq_comp|                                                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|cmpr_736:wrfull_eq_comp                                                                                                                                                                                                 ;              ;
;                |dffpipe_ngh:rdaclr|                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|dffpipe_ngh:rdaclr                                                                                                                                                                                                      ;              ;
;       |lpm_divide:Div0|                                                                              ; 130 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|lpm_divide:Div0                                                                                                                                                                                                                                                                    ;              ;
;          |lpm_divide_fem:auto_generated|                                                             ; 130 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|lpm_divide:Div0|lpm_divide_fem:auto_generated                                                                                                                                                                                                                                      ;              ;
;             |sign_div_unsign_plh:divider|                                                            ; 130 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                          ;              ;
;                |alt_u_div_i2f:divider|                                                               ; 130 (130)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_i2f:divider                                                                                                                                                                                    ;              ;
;       |lpm_divide:Div1|                                                                              ; 117 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|lpm_divide:Div1                                                                                                                                                                                                                                                                    ;              ;
;          |lpm_divide_hem:auto_generated|                                                             ; 117 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|lpm_divide:Div1|lpm_divide_hem:auto_generated                                                                                                                                                                                                                                      ;              ;
;             |sign_div_unsign_rlh:divider|                                                            ; 117 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                          ;              ;
;                |alt_u_div_k2f:divider|                                                               ; 117 (117)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_k2f:divider                                                                                                                                                                                    ;              ;
;       |lpm_mult:Mult0|                                                                               ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|lpm_mult:Mult0                                                                                                                                                                                                                                                                     ;              ;
;          |multcore:mult_core|                                                                        ; 26 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                  ;              ;
;             |mpar_add:padder|                                                                        ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                  ;              ;
;                |lpm_add_sub:adder[0]|                                                                ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                             ;              ;
;                   |add_sub_oah:auto_generated|                                                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_oah:auto_generated                                                                                                                                                                                  ;              ;
;                |mpar_add:sub_par_add|                                                                ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                             ;              ;
;                   |lpm_add_sub:adder[0]|                                                             ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                        ;              ;
;                      |add_sub_3ch:auto_generated|                                                    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_3ch:auto_generated                                                                                                                                                             ;              ;
;       |lpm_mult:Mult1|                                                                               ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|lpm_mult:Mult1                                                                                                                                                                                                                                                                     ;              ;
;          |multcore:mult_core|                                                                        ; 31 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                                  ;              ;
;             |mpar_add:padder|                                                                        ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                  ;              ;
;                |lpm_add_sub:adder[0]|                                                                ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                             ;              ;
;                   |add_sub_oah:auto_generated|                                                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_oah:auto_generated                                                                                                                                                                                  ;              ;
;                |mpar_add:sub_par_add|                                                                ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                             ;              ;
;                   |lpm_add_sub:adder[0]|                                                             ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                        ;              ;
;                      |add_sub_3ch:auto_generated|                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_3ch:auto_generated                                                                                                                                                             ;              ;
;       |pll:a2|                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|pll:a2                                                                                                                                                                                                                                                                             ;              ;
;          |altpll:altpll_component|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|pll:a2|altpll:altpll_component                                                                                                                                                                                                                                                     ;              ;
;       |ram:u0|                                                                                       ; 0 (0)             ; 0 (0)        ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|ram:u0                                                                                                                                                                                                                                                                             ;              ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|ram:u0|altsyncram:altsyncram_component                                                                                                                                                                                                                                             ;              ;
;             |altsyncram_v8a1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|ram:u0|altsyncram:altsyncram_component|altsyncram_v8a1:auto_generated                                                                                                                                                                                                              ;              ;
;       |rom1:u1|                                                                                      ; 0 (0)             ; 0 (0)        ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|rom1:u1                                                                                                                                                                                                                                                                            ;              ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|rom1:u1|altsyncram:altsyncram_component                                                                                                                                                                                                                                            ;              ;
;             |altsyncram_ts61:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|rom1:u1|altsyncram:altsyncram_component|altsyncram_ts61:auto_generated                                                                                                                                                                                                             ;              ;
;       |rom2:u2|                                                                                      ; 0 (0)             ; 0 (0)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|rom2:u2                                                                                                                                                                                                                                                                            ;              ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|rom2:u2|altsyncram:altsyncram_component                                                                                                                                                                                                                                            ;              ;
;             |altsyncram_br61:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|rom2:u2|altsyncram:altsyncram_component|altsyncram_br61:auto_generated                                                                                                                                                                                                             ;              ;
;       |rom3:u3|                                                                                      ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|rom3:u3                                                                                                                                                                                                                                                                            ;              ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|rom3:u3|altsyncram:altsyncram_component                                                                                                                                                                                                                                            ;              ;
;             |altsyncram_s171:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|rom3:u3|altsyncram:altsyncram_component|altsyncram_s171:auto_generated                                                                                                                                                                                                             ;              ;
;       |rom4:u4|                                                                                      ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|rom4:u4                                                                                                                                                                                                                                                                            ;              ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|rom4:u4|altsyncram:altsyncram_component                                                                                                                                                                                                                                            ;              ;
;             |altsyncram_8r61:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|rom4:u4|altsyncram:altsyncram_component|altsyncram_8r61:auto_generated                                                                                                                                                                                                             ;              ;
;       |rom5:u5|                                                                                      ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|rom5:u5                                                                                                                                                                                                                                                                            ;              ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|rom5:u5|altsyncram:altsyncram_component                                                                                                                                                                                                                                            ;              ;
;             |altsyncram_rg61:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|rom5:u5|altsyncram:altsyncram_component|altsyncram_rg61:auto_generated                                                                                                                                                                                                             ;              ;
;       |rom6:u6|                                                                                      ; 0 (0)             ; 0 (0)        ; 6912        ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|rom6:u6                                                                                                                                                                                                                                                                            ;              ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 6912        ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|rom6:u6|altsyncram:altsyncram_component                                                                                                                                                                                                                                            ;              ;
;             |altsyncram_cr61:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 6912        ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|rom6:u6|altsyncram:altsyncram_component|altsyncram_cr61:auto_generated                                                                                                                                                                                                             ;              ;
;       |rom7:u7|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|rom7:u7                                                                                                                                                                                                                                                                            ;              ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|rom7:u7|altsyncram:altsyncram_component                                                                                                                                                                                                                                            ;              ;
;             |altsyncram_jt61:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|control:m4|rom7:u7|altsyncram:altsyncram_component|altsyncram_jt61:auto_generated                                                                                                                                                                                                             ;              ;
;    |fuzhi:m6|                                                                                        ; 817 (222)         ; 79 (79)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |shiboqi|fuzhi:m6                                                                                                                                                                                                                                                                                      ;              ;
;       |lpm_divide:Div0|                                                                              ; 283 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|fuzhi:m6|lpm_divide:Div0                                                                                                                                                                                                                                                                      ;              ;
;          |lpm_divide_dem:auto_generated|                                                             ; 283 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated                                                                                                                                                                                                                                        ;              ;
;             |sign_div_unsign_nlh:divider|                                                            ; 283 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                            ;              ;
;                |alt_u_div_g2f:divider|                                                               ; 283 (283)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|fuzhi:m6|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider                                                                                                                                                                                      ;              ;
;       |lpm_divide:Div1|                                                                              ; 89 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|fuzhi:m6|lpm_divide:Div1                                                                                                                                                                                                                                                                      ;              ;
;          |lpm_divide_cem:auto_generated|                                                             ; 89 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|fuzhi:m6|lpm_divide:Div1|lpm_divide_cem:auto_generated                                                                                                                                                                                                                                        ;              ;
;             |sign_div_unsign_mlh:divider|                                                            ; 89 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|fuzhi:m6|lpm_divide:Div1|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                            ;              ;
;                |alt_u_div_e2f:divider|                                                               ; 89 (89)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|fuzhi:m6|lpm_divide:Div1|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider                                                                                                                                                                                      ;              ;
;       |lpm_divide:Div2|                                                                              ; 126 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|fuzhi:m6|lpm_divide:Div2                                                                                                                                                                                                                                                                      ;              ;
;          |lpm_divide_dem:auto_generated|                                                             ; 126 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|fuzhi:m6|lpm_divide:Div2|lpm_divide_dem:auto_generated                                                                                                                                                                                                                                        ;              ;
;             |sign_div_unsign_nlh:divider|                                                            ; 126 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|fuzhi:m6|lpm_divide:Div2|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                            ;              ;
;                |alt_u_div_g2f:divider|                                                               ; 126 (126)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|fuzhi:m6|lpm_divide:Div2|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider                                                                                                                                                                                      ;              ;
;       |lpm_divide:Div3|                                                                              ; 83 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|fuzhi:m6|lpm_divide:Div3                                                                                                                                                                                                                                                                      ;              ;
;          |lpm_divide_cem:auto_generated|                                                             ; 83 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|fuzhi:m6|lpm_divide:Div3|lpm_divide_cem:auto_generated                                                                                                                                                                                                                                        ;              ;
;             |sign_div_unsign_mlh:divider|                                                            ; 83 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|fuzhi:m6|lpm_divide:Div3|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                            ;              ;
;                |alt_u_div_e2f:divider|                                                               ; 83 (83)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|fuzhi:m6|lpm_divide:Div3|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider                                                                                                                                                                                      ;              ;
;       |lpm_mult:Mult0|                                                                               ; 14 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |shiboqi|fuzhi:m6|lpm_mult:Mult0                                                                                                                                                                                                                                                                       ;              ;
;          |mult_pat:auto_generated|                                                                   ; 14 (14)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |shiboqi|fuzhi:m6|lpm_mult:Mult0|mult_pat:auto_generated                                                                                                                                                                                                                                               ;              ;
;    |pinlv:m5|                                                                                        ; 399 (399)         ; 101 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|pinlv:m5                                                                                                                                                                                                                                                                                      ;              ;
;    |sld_hub:auto_hub|                                                                                ; 103 (64)          ; 73 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_hub:auto_hub                                                                                                                                                                                                                                                                              ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                      ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                    ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 436 (1)           ; 896 (0)      ; 200704      ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 435 (20)          ; 896 (330)    ; 200704      ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 27 (0)            ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ;              ;
;             |lpm_mux:mux|                                                                            ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                |mux_boc:auto_generated|                                                              ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_boc:auto_generated                                                                                                                        ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 200704      ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;             |altsyncram_pss3:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 200704      ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated                                                                                                                                           ;              ;
;                |altsyncram_8hq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 200704      ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1                                                                                                               ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 93 (93)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;          |sld_ela_control:ela_control|                                                               ; 117 (1)           ; 261 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 98 (0)            ; 245 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 147 (147)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 98 (0)            ; 98 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 18 (18)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 142 (13)          ; 123 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                |cntr_5ci:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_5ci:auto_generated                                                       ;              ;
;             |lpm_counter:read_pointer_counter|                                                       ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                |cntr_45j:auto_generated|                                                             ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_45j:auto_generated                                                                                ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                |cntr_0ci:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_0ci:auto_generated                                                                      ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 49 (49)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
;    |vga1:m2|                                                                                         ; 91 (91)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |shiboqi|vga1:m2                                                                                                                                                                                                                                                                                       ;              ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------------------+
; Name                                                                                                                                                                                       ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------------------+
; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11|ALTSYNCRAM                                                     ; AUTO ; True Dual Port ; 2048         ; 10           ; 2048         ; 10           ; 20480  ; None                    ;
; control:m4|ram:u0|altsyncram:altsyncram_component|altsyncram_v8a1:auto_generated|ALTSYNCRAM                                                                                                ; AUTO ; Single Port    ; 2048         ; 10           ; --           ; --           ; 20480  ; None                    ;
; control:m4|rom1:u1|altsyncram:altsyncram_component|altsyncram_ts61:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM            ; 64           ; 320          ; --           ; --           ; 20480  ; rom1.mif                ;
; control:m4|rom2:u2|altsyncram:altsyncram_component|altsyncram_br61:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM            ; 16           ; 160          ; --           ; --           ; 2560   ; shu.mif                 ;
; control:m4|rom3:u3|altsyncram:altsyncram_component|altsyncram_s171:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM            ; 32           ; 160          ; --           ; --           ; 5120   ; pinfu.mif               ;
; control:m4|rom4:u4|altsyncram:altsyncram_component|altsyncram_8r61:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM            ; 32           ; 288          ; --           ; --           ; 9216   ; div.mif                 ;
; control:m4|rom5:u5|altsyncram:altsyncram_component|altsyncram_rg61:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM            ; 64           ; 120          ; --           ; --           ; 7680   ; ../../重新示波器/fu.mif ;
; control:m4|rom6:u6|altsyncram:altsyncram_component|altsyncram_cr61:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM            ; 48           ; 144          ; --           ; --           ; 6912   ; pin.mif                 ;
; control:m4|rom7:u7|altsyncram:altsyncram_component|altsyncram_jt61:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; ROM            ; 16           ; 64           ; --           ; --           ; 1024   ; HZMV.mif                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 49           ; 4096         ; 49           ; 200704 ; None                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|dffpipe_ngh:rdaclr|dffe13a[0] ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                    ; Reason for Removal                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fuzhi:m6|f1_r[2..3]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; fuzhi:m6|f4_r[0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; pinlv:m5|p7_r[0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; control:m4|addr5[0..3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; control:m4|addr6[0..3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; control:m4|count[0..1,3..4,7..15]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; control:m4|shu[0]                                                                                                                                ; Merged with control:m4|shu[9]                                                                                                                                ;
; control:m4|shu[1,3]                                                                                                                              ; Merged with control:m4|shu[5]                                                                                                                                ;
; control:m4|shu[2]                                                                                                                                ; Merged with control:m4|shu[4]                                                                                                                                ;
; control:m4|count[6]                                                                                                                              ; Merged with control:m4|addr6[5]                                                                                                                              ;
; control:m4|count[5]                                                                                                                              ; Merged with control:m4|addr6[4]                                                                                                                              ;
; control:m4|countt[0]                                                                                                                             ; Merged with pinlv:m5|cnt[0]                                                                                                                                  ;
; control:m4|countt[1]                                                                                                                             ; Merged with pinlv:m5|cnt[1]                                                                                                                                  ;
; control:m4|countt[2]                                                                                                                             ; Merged with pinlv:m5|cnt[2]                                                                                                                                  ;
; control:m4|countt[3]                                                                                                                             ; Merged with pinlv:m5|cnt[3]                                                                                                                                  ;
; control:m4|countt[4]                                                                                                                             ; Merged with pinlv:m5|cnt[4]                                                                                                                                  ;
; control:m4|countt[5]                                                                                                                             ; Merged with pinlv:m5|cnt[5]                                                                                                                                  ;
; Total Number of Removed Registers = 37                                                                                                           ;                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[11]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; Total Number of Removed Registers = 25                                                                                                           ;                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1498  ;
; Number of registers using Synchronous Clear  ; 94    ;
; Number of registers using Synchronous Load   ; 56    ;
; Number of registers using Asynchronous Clear ; 742   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 608   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; control:m4|hengyi[2]                                                                                                                    ; 2       ;
; control:m4|hengyi[4]                                                                                                                    ; 2       ;
; control:m4|hengyi[5]                                                                                                                    ; 2       ;
; control:m4|hengyi[6]                                                                                                                    ; 2       ;
; control:m4|hengyi[7]                                                                                                                    ; 2       ;
; control:m4|hengyi[8]                                                                                                                    ; 2       ;
; vga1:m2|hsync_r                                                                                                                         ; 2       ;
; vga1:m2|vsync_r                                                                                                                         ; 2       ;
; control:m4|shu[5]                                                                                                                       ; 4       ;
; control:m4|shu[4]                                                                                                                       ; 3       ;
; control:m4|shu[7]                                                                                                                       ; 2       ;
; control:m4|shu[6]                                                                                                                       ; 2       ;
; control:m4|shu[8]                                                                                                                       ; 2       ;
; anjian:m3|sw_r[0]                                                                                                                       ; 6       ;
; anjian:m3|sw1[0]                                                                                                                        ; 7       ;
; control:m4|cf_1                                                                                                                         ; 2       ;
; control:m4|cf_2                                                                                                                         ; 1       ;
; control:m4|wen                                                                                                                          ; 22      ;
; anjian:m3|key[0]                                                                                                                        ; 2       ;
; anjian:m3|key[1]                                                                                                                        ; 2       ;
; anjian:m3|key_r[0]                                                                                                                      ; 1       ;
; anjian:m3|key_r[1]                                                                                                                      ; 1       ;
; anjian:m3|key[2]                                                                                                                        ; 2       ;
; anjian:m3|key[3]                                                                                                                        ; 2       ;
; anjian:m3|key_r[2]                                                                                                                      ; 1       ;
; anjian:m3|key_r[3]                                                                                                                      ; 1       ;
; anjian:m3|key[4]                                                                                                                        ; 2       ;
; anjian:m3|key[5]                                                                                                                        ; 2       ;
; anjian:m3|key_r[4]                                                                                                                      ; 1       ;
; anjian:m3|key_r[5]                                                                                                                      ; 1       ;
; anjian:m3|key[6]                                                                                                                        ; 2       ;
; anjian:m3|key[7]                                                                                                                        ; 2       ;
; anjian:m3|key_r[6]                                                                                                                      ; 1       ;
; anjian:m3|key_r[7]                                                                                                                      ; 1       ;
; anjian:m3|sw_r[1]                                                                                                                       ; 3       ;
; anjian:m3|sw1[1]                                                                                                                        ; 4       ;
; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity9a0                          ; 1       ;
; control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p|sub_parity6a0                         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_hub:auto_hub|tdo                                                                                                                    ; 2       ;
; Total number of inverted registers = 52                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |shiboqi|control:m4|romaddr2[1]                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |shiboqi|control:m4|romaddr2[3]                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |shiboqi|control:m4|romaddr7[1]                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |shiboqi|control:m4|romaddr7[3]                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |shiboqi|control:m4|romaddr4[1]                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |shiboqi|control:m4|romaddr4[3]                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |shiboqi|control:m4|romaddr3[0]                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |shiboqi|control:m4|romaddr3[3]                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |shiboqi|control:m4|rgb[0]                                                                                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |shiboqi|control:m4|wave[12]                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |shiboqi|control:m4|wave[0]                                                                                                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |shiboqi|control:m4|wave[3]                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |shiboqi|fuzhi:m6|datamax[8]                                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |shiboqi|control:m4|addr6[5]                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |shiboqi|control:m4|pin[0]                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |shiboqi|control:m4|hengyi[1]                                                                                                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |shiboqi|fuzhi:m6|datamin[0]                                                                                                          ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |shiboqi|control:m4|wr_addr[4]                                                                                                        ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |shiboqi|fuzhi:m6|fuzhi_r[6]                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |shiboqi|control:m4|rden                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |shiboqi|control:m4|hengyi[6]                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |shiboqi|control:m4|rgb                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |shiboqi|control:m4|Mux4                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |shiboqi|control:m4|Mux8                                                                                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |shiboqi|control:m4|Mux4                                                                                                              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |shiboqi|control:m4|Mux8                                                                                                              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |shiboqi|control:m4|Mux2                                                                                                              ;
; 32:1               ; 6 bits    ; 126 LEs       ; 126 LEs              ; 0 LEs                  ; No         ; |shiboqi|control:m4|Mux4                                                                                                              ;
; 64:1               ; 2 bits    ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |shiboqi|control:m4|Mux2                                                                                                              ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |shiboqi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for control:m4|ram:u0|altsyncram:altsyncram_component|altsyncram_v8a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for control:m4|rom1:u1|altsyncram:altsyncram_component|altsyncram_ts61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for control:m4|rom2:u2|altsyncram:altsyncram_component|altsyncram_br61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for control:m4|rom3:u3|altsyncram:altsyncram_component|altsyncram_s171:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for control:m4|rom4:u4|altsyncram:altsyncram_component|altsyncram_8r61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for control:m4|rom5:u5|altsyncram:altsyncram_component|altsyncram_rg61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for control:m4|rom6:u6|altsyncram:altsyncram_component|altsyncram_cr61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for control:m4|rom7:u7|altsyncram:altsyncram_component|altsyncram_jt61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for control:m4|fifo:u8|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------+
; Assignment                      ; Value ; From ; To               ;
+---------------------------------+-------+------+------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                ;
+---------------------------------+-------+------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                               ; From            ; To                        ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                 ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                 ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                                ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                 ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                  ; rdptr_g         ; ws_dgrp|dffpipe17|dffe18a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe17|dffe18a*          ; -               ; -                         ;
; CUT                             ; ON                                                                                  ; delayed_wrptr_g ; rs_dgwp|dffpipe14|dffe15a ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe14|dffe15a*  ; -               ; -                         ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_hgc:wrptr_g1p ;
+---------------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                            ;
+---------------------------+-------+------+-------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                             ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter5a0                                                                    ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity6                                                                       ;
+---------------------------+-------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp ;
+---------------------------+-------+------+------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                           ;
+---------------------------+-------+------+------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                            ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity9a0                                                                ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity8                                                                      ;
+---------------------------+-------+------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                       ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                              ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                              ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                              ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp ;
+---------------------------+-------+------+------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                           ;
+---------------------------+-------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                            ;
+---------------------------+-------+------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                               ;
+-----------------------+-------+------+----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                ;
+-----------------------+-------+------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                          ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment         ; Value ; From ; To                                                                                                 ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[6]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[5]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[4]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[3]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[2]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[1]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[0]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[7]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[8]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[9]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[10]                                                                            ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[11]                                                                            ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[12]                                                                            ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pss3:auto_generated|altsyncram_8hq1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                          ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                                           ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                 ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                  ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                           ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                            ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                        ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                         ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr ;
+----------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                          ;
+----------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+----------------------+-------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:auto_hub               ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+-----------------------------------------------------------------+
; Source assignments for sld_hub:auto_hub|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+---------------------------+
; Assignment           ; Value ; From ; To                        ;
+----------------------+-------+------+---------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                         ;
+----------------------+-------+------+---------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ads828:m1|pll:a1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK2              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK0_MULTIPLY_BY              ; 4                 ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:m4|pll:a2|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------+
; Parameter Name                ; Value             ; Type                               ;
+-------------------------------+-------------------+------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                            ;
; PLL_TYPE                      ; AUTO              ; Untyped                            ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                            ;
; COMPENSATE_CLOCK              ; CLK2              ; Untyped                            ;
; SCAN_CHAIN                    ; LONG              ; Untyped                            ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                            ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                            ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                            ;
; LOCK_HIGH                     ; 1                 ; Untyped                            ;
; LOCK_LOW                      ; 1                 ; Untyped                            ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                            ;
; SKIP_VCO                      ; OFF               ; Untyped                            ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                            ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                            ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                            ;
; BANDWIDTH                     ; 0                 ; Untyped                            ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                            ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                            ;
; DOWN_SPREAD                   ; 0                 ; Untyped                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                            ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                     ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK0_MULTIPLY_BY              ; 4                 ; Signed Integer                     ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                     ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                     ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                     ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                            ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                            ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                            ;
; DPA_DIVIDER                   ; 0                 ; Untyped                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                            ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                            ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                            ;
; VCO_MIN                       ; 0                 ; Untyped                            ;
; VCO_MAX                       ; 0                 ; Untyped                            ;
; VCO_CENTER                    ; 0                 ; Untyped                            ;
; PFD_MIN                       ; 0                 ; Untyped                            ;
; PFD_MAX                       ; 0                 ; Untyped                            ;
; M_INITIAL                     ; 0                 ; Untyped                            ;
; M                             ; 0                 ; Untyped                            ;
; N                             ; 1                 ; Untyped                            ;
; M2                            ; 1                 ; Untyped                            ;
; N2                            ; 1                 ; Untyped                            ;
; SS                            ; 1                 ; Untyped                            ;
; C0_HIGH                       ; 0                 ; Untyped                            ;
; C1_HIGH                       ; 0                 ; Untyped                            ;
; C2_HIGH                       ; 0                 ; Untyped                            ;
; C3_HIGH                       ; 0                 ; Untyped                            ;
; C4_HIGH                       ; 0                 ; Untyped                            ;
; C5_HIGH                       ; 0                 ; Untyped                            ;
; C6_HIGH                       ; 0                 ; Untyped                            ;
; C7_HIGH                       ; 0                 ; Untyped                            ;
; C8_HIGH                       ; 0                 ; Untyped                            ;
; C9_HIGH                       ; 0                 ; Untyped                            ;
; C0_LOW                        ; 0                 ; Untyped                            ;
; C1_LOW                        ; 0                 ; Untyped                            ;
; C2_LOW                        ; 0                 ; Untyped                            ;
; C3_LOW                        ; 0                 ; Untyped                            ;
; C4_LOW                        ; 0                 ; Untyped                            ;
; C5_LOW                        ; 0                 ; Untyped                            ;
; C6_LOW                        ; 0                 ; Untyped                            ;
; C7_LOW                        ; 0                 ; Untyped                            ;
; C8_LOW                        ; 0                 ; Untyped                            ;
; C9_LOW                        ; 0                 ; Untyped                            ;
; C0_INITIAL                    ; 0                 ; Untyped                            ;
; C1_INITIAL                    ; 0                 ; Untyped                            ;
; C2_INITIAL                    ; 0                 ; Untyped                            ;
; C3_INITIAL                    ; 0                 ; Untyped                            ;
; C4_INITIAL                    ; 0                 ; Untyped                            ;
; C5_INITIAL                    ; 0                 ; Untyped                            ;
; C6_INITIAL                    ; 0                 ; Untyped                            ;
; C7_INITIAL                    ; 0                 ; Untyped                            ;
; C8_INITIAL                    ; 0                 ; Untyped                            ;
; C9_INITIAL                    ; 0                 ; Untyped                            ;
; C0_MODE                       ; BYPASS            ; Untyped                            ;
; C1_MODE                       ; BYPASS            ; Untyped                            ;
; C2_MODE                       ; BYPASS            ; Untyped                            ;
; C3_MODE                       ; BYPASS            ; Untyped                            ;
; C4_MODE                       ; BYPASS            ; Untyped                            ;
; C5_MODE                       ; BYPASS            ; Untyped                            ;
; C6_MODE                       ; BYPASS            ; Untyped                            ;
; C7_MODE                       ; BYPASS            ; Untyped                            ;
; C8_MODE                       ; BYPASS            ; Untyped                            ;
; C9_MODE                       ; BYPASS            ; Untyped                            ;
; C0_PH                         ; 0                 ; Untyped                            ;
; C1_PH                         ; 0                 ; Untyped                            ;
; C2_PH                         ; 0                 ; Untyped                            ;
; C3_PH                         ; 0                 ; Untyped                            ;
; C4_PH                         ; 0                 ; Untyped                            ;
; C5_PH                         ; 0                 ; Untyped                            ;
; C6_PH                         ; 0                 ; Untyped                            ;
; C7_PH                         ; 0                 ; Untyped                            ;
; C8_PH                         ; 0                 ; Untyped                            ;
; C9_PH                         ; 0                 ; Untyped                            ;
; L0_HIGH                       ; 1                 ; Untyped                            ;
; L1_HIGH                       ; 1                 ; Untyped                            ;
; G0_HIGH                       ; 1                 ; Untyped                            ;
; G1_HIGH                       ; 1                 ; Untyped                            ;
; G2_HIGH                       ; 1                 ; Untyped                            ;
; G3_HIGH                       ; 1                 ; Untyped                            ;
; E0_HIGH                       ; 1                 ; Untyped                            ;
; E1_HIGH                       ; 1                 ; Untyped                            ;
; E2_HIGH                       ; 1                 ; Untyped                            ;
; E3_HIGH                       ; 1                 ; Untyped                            ;
; L0_LOW                        ; 1                 ; Untyped                            ;
; L1_LOW                        ; 1                 ; Untyped                            ;
; G0_LOW                        ; 1                 ; Untyped                            ;
; G1_LOW                        ; 1                 ; Untyped                            ;
; G2_LOW                        ; 1                 ; Untyped                            ;
; G3_LOW                        ; 1                 ; Untyped                            ;
; E0_LOW                        ; 1                 ; Untyped                            ;
; E1_LOW                        ; 1                 ; Untyped                            ;
; E2_LOW                        ; 1                 ; Untyped                            ;
; E3_LOW                        ; 1                 ; Untyped                            ;
; L0_INITIAL                    ; 1                 ; Untyped                            ;
; L1_INITIAL                    ; 1                 ; Untyped                            ;
; G0_INITIAL                    ; 1                 ; Untyped                            ;
; G1_INITIAL                    ; 1                 ; Untyped                            ;
; G2_INITIAL                    ; 1                 ; Untyped                            ;
; G3_INITIAL                    ; 1                 ; Untyped                            ;
; E0_INITIAL                    ; 1                 ; Untyped                            ;
; E1_INITIAL                    ; 1                 ; Untyped                            ;
; E2_INITIAL                    ; 1                 ; Untyped                            ;
; E3_INITIAL                    ; 1                 ; Untyped                            ;
; L0_MODE                       ; BYPASS            ; Untyped                            ;
; L1_MODE                       ; BYPASS            ; Untyped                            ;
; G0_MODE                       ; BYPASS            ; Untyped                            ;
; G1_MODE                       ; BYPASS            ; Untyped                            ;
; G2_MODE                       ; BYPASS            ; Untyped                            ;
; G3_MODE                       ; BYPASS            ; Untyped                            ;
; E0_MODE                       ; BYPASS            ; Untyped                            ;
; E1_MODE                       ; BYPASS            ; Untyped                            ;
; E2_MODE                       ; BYPASS            ; Untyped                            ;
; E3_MODE                       ; BYPASS            ; Untyped                            ;
; L0_PH                         ; 0                 ; Untyped                            ;
; L1_PH                         ; 0                 ; Untyped                            ;
; G0_PH                         ; 0                 ; Untyped                            ;
; G1_PH                         ; 0                 ; Untyped                            ;
; G2_PH                         ; 0                 ; Untyped                            ;
; G3_PH                         ; 0                 ; Untyped                            ;
; E0_PH                         ; 0                 ; Untyped                            ;
; E1_PH                         ; 0                 ; Untyped                            ;
; E2_PH                         ; 0                 ; Untyped                            ;
; E3_PH                         ; 0                 ; Untyped                            ;
; M_PH                          ; 0                 ; Untyped                            ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                            ;
; CLK0_COUNTER                  ; G0                ; Untyped                            ;
; CLK1_COUNTER                  ; G0                ; Untyped                            ;
; CLK2_COUNTER                  ; G0                ; Untyped                            ;
; CLK3_COUNTER                  ; G0                ; Untyped                            ;
; CLK4_COUNTER                  ; G0                ; Untyped                            ;
; CLK5_COUNTER                  ; G0                ; Untyped                            ;
; CLK6_COUNTER                  ; E0                ; Untyped                            ;
; CLK7_COUNTER                  ; E1                ; Untyped                            ;
; CLK8_COUNTER                  ; E2                ; Untyped                            ;
; CLK9_COUNTER                  ; E3                ; Untyped                            ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                            ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                            ;
; M_TIME_DELAY                  ; 0                 ; Untyped                            ;
; N_TIME_DELAY                  ; 0                 ; Untyped                            ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                            ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                            ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                            ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                            ;
; ENABLE0_COUNTER               ; L0                ; Untyped                            ;
; ENABLE1_COUNTER               ; L0                ; Untyped                            ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                            ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                            ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                            ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                            ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                            ;
; VCO_POST_SCALE                ; 0                 ; Untyped                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                            ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                            ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                            ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                            ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                            ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                            ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                            ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                            ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                            ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                            ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                            ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                            ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                            ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                            ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                     ;
+-------------------------------+-------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:m4|ram:u0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                            ;
; WIDTH_A                            ; 10                   ; Signed Integer                     ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_v8a1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:m4|rom1:u1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 320                  ; Signed Integer                      ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                      ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; rom1.mif             ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_ts61      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:m4|rom2:u2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 160                  ; Signed Integer                      ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                      ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; shu.mif              ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_br61      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:m4|rom3:u3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 160                  ; Signed Integer                      ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                      ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; pinfu.mif            ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_s171      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:m4|rom4:u4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 288                  ; Signed Integer                      ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                      ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; div.mif              ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_8r61      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:m4|rom5:u5|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+----------------------------------+
; Parameter Name                     ; Value                   ; Type                             ;
+------------------------------------+-------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                          ;
; OPERATION_MODE                     ; ROM                     ; Untyped                          ;
; WIDTH_A                            ; 120                     ; Signed Integer                   ;
; WIDTHAD_A                          ; 6                       ; Signed Integer                   ;
; NUMWORDS_A                         ; 64                      ; Signed Integer                   ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                          ;
; WIDTH_B                            ; 1                       ; Untyped                          ;
; WIDTHAD_B                          ; 1                       ; Untyped                          ;
; NUMWORDS_B                         ; 1                       ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                          ;
; BYTE_SIZE                          ; 8                       ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                          ;
; INIT_FILE                          ; ../../重新示波器/fu.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone II              ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_rg61         ; Untyped                          ;
+------------------------------------+-------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:m4|rom6:u6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 144                  ; Signed Integer                      ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                      ;
; NUMWORDS_A                         ; 48                   ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; pin.mif              ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_cr61      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:m4|rom7:u7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 64                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                      ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; HZMV.mif             ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_jt61      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:m4|fifo:u8|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------+
; Parameter Name          ; Value       ; Type                                            ;
+-------------------------+-------------+-------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                         ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                  ;
; LPM_WIDTH               ; 10          ; Signed Integer                                  ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                  ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                         ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                         ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                         ;
; USE_EAB                 ; ON          ; Untyped                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                         ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                         ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                         ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                  ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                         ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                         ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                         ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                         ;
; CBXI_PARAMETER          ; dcfifo_79m1 ; Untyped                                         ;
+-------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                  ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                         ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                     ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 49                                                                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 49                                                                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                            ; Signed Integer ;
; sld_node_crc_hiword                             ; 47993                                                                                                                                                                         ; Untyped        ;
; sld_node_crc_loword                             ; 35977                                                                                                                                                                         ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                             ; Signed Integer ;
; sld_sample_depth                                ; 4096                                                                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                          ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                          ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                             ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 173                                                                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                             ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub             ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone II                       ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 8                                ; Untyped         ;
; node_info                ; 00110000000000000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:m4|lpm_mult:Mult0        ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10         ; Untyped             ;
; LPM_WIDTHB                                     ; 4          ; Untyped             ;
; LPM_WIDTHP                                     ; 14         ; Untyped             ;
; LPM_WIDTHR                                     ; 14         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:m4|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_fem ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:m4|lpm_mult:Mult1        ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11         ; Untyped             ;
; LPM_WIDTHB                                     ; 4          ; Untyped             ;
; LPM_WIDTHP                                     ; 15         ; Untyped             ;
; LPM_WIDTHR                                     ; 15         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:m4|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_hem ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fuzhi:m6|lpm_mult:Mult0          ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32         ; Untyped             ;
; LPM_WIDTHB                                     ; 5          ; Untyped             ;
; LPM_WIDTHP                                     ; 37         ; Untyped             ;
; LPM_WIDTHR                                     ; 37         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_pat   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fuzhi:m6|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                         ;
; LPM_WIDTHD             ; 3              ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_dem ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fuzhi:m6|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                         ;
; LPM_WIDTHD             ; 2              ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_cem ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fuzhi:m6|lpm_divide:Div3 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                         ;
; LPM_WIDTHD             ; 2              ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_cem ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fuzhi:m6|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                         ;
; LPM_WIDTHD             ; 3              ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_dem ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 2                                         ;
; Entity Instance               ; ads828:m1|pll:a1|altpll:altpll_component  ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
; Entity Instance               ; control:m4|pll:a2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 8                                                  ;
; Entity Instance                           ; control:m4|ram:u0|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                        ;
;     -- WIDTH_A                            ; 10                                                 ;
;     -- NUMWORDS_A                         ; 2048                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                             ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; control:m4|rom1:u1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 320                                                ;
;     -- NUMWORDS_A                         ; 64                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                             ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; control:m4|rom2:u2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 160                                                ;
;     -- NUMWORDS_A                         ; 16                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                             ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; control:m4|rom3:u3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 160                                                ;
;     -- NUMWORDS_A                         ; 32                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                             ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; control:m4|rom4:u4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 288                                                ;
;     -- NUMWORDS_A                         ; 32                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                             ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; control:m4|rom5:u5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 120                                                ;
;     -- NUMWORDS_A                         ; 64                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                             ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; control:m4|rom6:u6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 144                                                ;
;     -- NUMWORDS_A                         ; 48                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                             ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; control:m4|rom7:u7|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 64                                                 ;
;     -- NUMWORDS_A                         ; 16                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                             ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+-------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                            ;
+----------------------------+--------------------------------------------+
; Name                       ; Value                                      ;
+----------------------------+--------------------------------------------+
; Number of entity instances ; 1                                          ;
; Entity Instance            ; control:m4|fifo:u8|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                 ;
;     -- LPM_WIDTH           ; 10                                         ;
;     -- LPM_NUMWORDS        ; 2048                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                        ;
;     -- USE_EAB             ; ON                                         ;
+----------------------------+--------------------------------------------+


+-------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                    ;
+---------------------------------------+---------------------------+
; Name                                  ; Value                     ;
+---------------------------------------+---------------------------+
; Number of entity instances            ; 3                         ;
; Entity Instance                       ; control:m4|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                        ;
;     -- LPM_WIDTHB                     ; 4                         ;
;     -- LPM_WIDTHP                     ; 14                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                        ;
;     -- INPUT_B_IS_CONSTANT            ; YES                       ;
;     -- USE_EAB                        ; OFF                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                        ;
; Entity Instance                       ; control:m4|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 11                        ;
;     -- LPM_WIDTHB                     ; 4                         ;
;     -- LPM_WIDTHP                     ; 15                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                        ;
;     -- INPUT_B_IS_CONSTANT            ; YES                       ;
;     -- USE_EAB                        ; OFF                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                        ;
; Entity Instance                       ; fuzhi:m6|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 32                        ;
;     -- LPM_WIDTHB                     ; 5                         ;
;     -- LPM_WIDTHP                     ; 37                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                        ;
;     -- INPUT_B_IS_CONSTANT            ; YES                       ;
;     -- USE_EAB                        ; OFF                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                        ;
+---------------------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:m4|pll:a2"                                                                                       ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c2   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ads828:m1|pll:a1"                                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c0   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                           ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 49                  ; 49               ; 4096         ; 1        ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                ;
+-----------------------+---------------+-----------+----------------+-------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                  ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection   ; Details                                                                                                                                                        ;
+-----------------------+---------------+-----------+----------------+-------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk                 ; N/A                                                                                                                                                            ;
; control:m4|boxing[0]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[0]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[10] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[10] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[11] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[11] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[12] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[12] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[13] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[13] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[14] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[14] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[15] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[15] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[16] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[16] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[1]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[1]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[2]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[2]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[3]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[3]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[4]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[4]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[5]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[5]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[6]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[6]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[7]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[7]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[8]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[8]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[9]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|boxing[9]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi2[0]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi2[0]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi2[10] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi2[10] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi2[1]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi2[1]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi2[2]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi2[2]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi2[3]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi2[3]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi2[4]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi2[4]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi2[5]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi2[5]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi2[6]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi2[6]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi2[7]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi2[7]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi2[8]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi2[8]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi2[9]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi2[9]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi[0]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi[0]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi[1]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi[1]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi[2]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi[2]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi[3]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi[3]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi[4]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi[4]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi[5]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi[5]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi[6]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi[6]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi[7]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi[7]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi[8]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi[8]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi[9]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|shuyi[9]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; control:m4|y_pos[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga1:m2|y_pos[0]~0  ; N/A                                                                                                                                                            ;
; control:m4|y_pos[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga1:m2|y_pos[0]~0  ; N/A                                                                                                                                                            ;
; control:m4|y_pos[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga1:m2|y_pos[10]~1 ; N/A                                                                                                                                                            ;
; control:m4|y_pos[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga1:m2|y_pos[10]~1 ; N/A                                                                                                                                                            ;
; control:m4|y_pos[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga1:m2|y_pos[1]~2  ; N/A                                                                                                                                                            ;
; control:m4|y_pos[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga1:m2|y_pos[1]~2  ; N/A                                                                                                                                                            ;
; control:m4|y_pos[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga1:m2|y_pos[2]~3  ; N/A                                                                                                                                                            ;
; control:m4|y_pos[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga1:m2|y_pos[2]~3  ; N/A                                                                                                                                                            ;
; control:m4|y_pos[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga1:m2|y_pos[3]~4  ; N/A                                                                                                                                                            ;
; control:m4|y_pos[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga1:m2|y_pos[3]~4  ; N/A                                                                                                                                                            ;
; control:m4|y_pos[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga1:m2|y_pos[4]~5  ; N/A                                                                                                                                                            ;
; control:m4|y_pos[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga1:m2|y_pos[4]~5  ; N/A                                                                                                                                                            ;
; control:m4|y_pos[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga1:m2|y_pos[5]~6  ; N/A                                                                                                                                                            ;
; control:m4|y_pos[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga1:m2|y_pos[5]~6  ; N/A                                                                                                                                                            ;
; control:m4|y_pos[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga1:m2|y_pos[6]~7  ; N/A                                                                                                                                                            ;
; control:m4|y_pos[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga1:m2|y_pos[6]~7  ; N/A                                                                                                                                                            ;
; control:m4|y_pos[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga1:m2|y_pos[7]~8  ; N/A                                                                                                                                                            ;
; control:m4|y_pos[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga1:m2|y_pos[7]~8  ; N/A                                                                                                                                                            ;
; control:m4|y_pos[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga1:m2|y_pos[8]~9  ; N/A                                                                                                                                                            ;
; control:m4|y_pos[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga1:m2|y_pos[8]~9  ; N/A                                                                                                                                                            ;
; control:m4|y_pos[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga1:m2|y_pos[9]~10 ; N/A                                                                                                                                                            ;
; control:m4|y_pos[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga1:m2|y_pos[9]~10 ; N/A                                                                                                                                                            ;
+-----------------------+---------------+-----------+----------------+-------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Jul 04 16:24:36 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off shiboqi -c shiboqi
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 1 entities, in source file shiboqi.v
    Info: Found entity 1: shiboqi
Info: Found 1 design units, including 1 entities, in source file anjian.v
    Info: Found entity 1: anjian
Info: Found 1 design units, including 1 entities, in source file vga1.v
    Info: Found entity 1: vga1
Info: Found 1 design units, including 1 entities, in source file control.v
    Info: Found entity 1: control
Info: Found 1 design units, including 1 entities, in source file ads828.v
    Info: Found entity 1: ads828
Info: Found 1 design units, including 1 entities, in source file ram.v
    Info: Found entity 1: ram
Info: Found 1 design units, including 1 entities, in source file rom1.v
    Info: Found entity 1: rom1
Info: Found 1 design units, including 1 entities, in source file rom2.v
    Info: Found entity 1: rom2
Info: Found 1 design units, including 1 entities, in source file rom3.v
    Info: Found entity 1: rom3
Info: Found 1 design units, including 1 entities, in source file rom5.v
    Info: Found entity 1: rom5
Info: Found 1 design units, including 1 entities, in source file rom4.v
    Info: Found entity 1: rom4
Info: Found 1 design units, including 1 entities, in source file rom6.v
    Info: Found entity 1: rom6
Info: Found 1 design units, including 1 entities, in source file rom7.v
    Info: Found entity 1: rom7
Info: Found 1 design units, including 1 entities, in source file pinlv.v
    Info: Found entity 1: pinlv
Info: Found 1 design units, including 1 entities, in source file fuzhi.v
    Info: Found entity 1: fuzhi
Info: Found 1 design units, including 1 entities, in source file pll.v
    Info: Found entity 1: pll
Info: Found 1 design units, including 1 entities, in source file fifo.v
    Info: Found entity 1: fifo
Info: Elaborating entity "shiboqi" for the top level hierarchy
Info: Elaborating entity "ads828" for hierarchy "ads828:m1"
Info: Elaborating entity "pll" for hierarchy "ads828:m1|pll:a1"
Info: Elaborating entity "altpll" for hierarchy "ads828:m1|pll:a1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "ads828:m1|pll:a1|altpll:altpll_component"
Info: Instantiated megafunction "ads828:m1|pll:a1|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "4"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "1"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "1"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK2"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "vga1" for hierarchy "vga1:m2"
Info: Elaborating entity "anjian" for hierarchy "anjian:m3"
Info: Elaborating entity "control" for hierarchy "control:m4"
Warning (10230): Verilog HDL assignment warning at control.v(113): truncated value with size 12 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at control.v(130): truncated value with size 11 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at control.v(137): truncated value with size 11 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at control.v(144): truncated value with size 11 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at control.v(151): truncated value with size 11 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at control.v(158): truncated value with size 11 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at control.v(165): truncated value with size 11 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at control.v(172): truncated value with size 11 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at control.v(179): truncated value with size 11 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at control.v(186): truncated value with size 11 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at control.v(193): truncated value with size 11 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at control.v(212): truncated value with size 11 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at control.v(255): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at control.v(260): truncated value with size 32 to match size of target (17)
Info: Elaborating entity "ram" for hierarchy "control:m4|ram:u0"
Info: Elaborating entity "altsyncram" for hierarchy "control:m4|ram:u0|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "control:m4|ram:u0|altsyncram:altsyncram_component"
Info: Instantiated megafunction "control:m4|ram:u0|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "2048"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "11"
    Info: Parameter "width_a" = "10"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v8a1.tdf
    Info: Found entity 1: altsyncram_v8a1
Info: Elaborating entity "altsyncram_v8a1" for hierarchy "control:m4|ram:u0|altsyncram:altsyncram_component|altsyncram_v8a1:auto_generated"
Info: Elaborating entity "rom1" for hierarchy "control:m4|rom1:u1"
Info: Elaborating entity "altsyncram" for hierarchy "control:m4|rom1:u1|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "control:m4|rom1:u1|altsyncram:altsyncram_component"
Info: Instantiated megafunction "control:m4|rom1:u1|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "rom1.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "64"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "6"
    Info: Parameter "width_a" = "320"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ts61.tdf
    Info: Found entity 1: altsyncram_ts61
Info: Elaborating entity "altsyncram_ts61" for hierarchy "control:m4|rom1:u1|altsyncram:altsyncram_component|altsyncram_ts61:auto_generated"
Info: Elaborating entity "rom2" for hierarchy "control:m4|rom2:u2"
Info: Elaborating entity "altsyncram" for hierarchy "control:m4|rom2:u2|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "control:m4|rom2:u2|altsyncram:altsyncram_component"
Info: Instantiated megafunction "control:m4|rom2:u2|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "shu.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "16"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "4"
    Info: Parameter "width_a" = "160"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_br61.tdf
    Info: Found entity 1: altsyncram_br61
Info: Elaborating entity "altsyncram_br61" for hierarchy "control:m4|rom2:u2|altsyncram:altsyncram_component|altsyncram_br61:auto_generated"
Info: Elaborating entity "rom3" for hierarchy "control:m4|rom3:u3"
Info: Elaborating entity "altsyncram" for hierarchy "control:m4|rom3:u3|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "control:m4|rom3:u3|altsyncram:altsyncram_component"
Info: Instantiated megafunction "control:m4|rom3:u3|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "pinfu.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "width_a" = "160"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_s171.tdf
    Info: Found entity 1: altsyncram_s171
Info: Elaborating entity "altsyncram_s171" for hierarchy "control:m4|rom3:u3|altsyncram:altsyncram_component|altsyncram_s171:auto_generated"
Info: Elaborating entity "rom4" for hierarchy "control:m4|rom4:u4"
Info: Elaborating entity "altsyncram" for hierarchy "control:m4|rom4:u4|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "control:m4|rom4:u4|altsyncram:altsyncram_component"
Info: Instantiated megafunction "control:m4|rom4:u4|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "div.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "width_a" = "288"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8r61.tdf
    Info: Found entity 1: altsyncram_8r61
Info: Elaborating entity "altsyncram_8r61" for hierarchy "control:m4|rom4:u4|altsyncram:altsyncram_component|altsyncram_8r61:auto_generated"
Info: Elaborating entity "rom5" for hierarchy "control:m4|rom5:u5"
Info: Elaborating entity "altsyncram" for hierarchy "control:m4|rom5:u5|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "control:m4|rom5:u5|altsyncram:altsyncram_component"
Info: Instantiated megafunction "control:m4|rom5:u5|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "../../重新示波器/fu.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "64"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "6"
    Info: Parameter "width_a" = "120"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rg61.tdf
    Info: Found entity 1: altsyncram_rg61
Info: Elaborating entity "altsyncram_rg61" for hierarchy "control:m4|rom5:u5|altsyncram:altsyncram_component|altsyncram_rg61:auto_generated"
Info: Elaborating entity "rom6" for hierarchy "control:m4|rom6:u6"
Info: Elaborating entity "altsyncram" for hierarchy "control:m4|rom6:u6|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "control:m4|rom6:u6|altsyncram:altsyncram_component"
Info: Instantiated megafunction "control:m4|rom6:u6|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "pin.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "48"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "6"
    Info: Parameter "width_a" = "144"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cr61.tdf
    Info: Found entity 1: altsyncram_cr61
Info: Elaborating entity "altsyncram_cr61" for hierarchy "control:m4|rom6:u6|altsyncram:altsyncram_component|altsyncram_cr61:auto_generated"
Info: Elaborating entity "rom7" for hierarchy "control:m4|rom7:u7"
Info: Elaborating entity "altsyncram" for hierarchy "control:m4|rom7:u7|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "control:m4|rom7:u7|altsyncram:altsyncram_component"
Info: Instantiated megafunction "control:m4|rom7:u7|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "HZMV.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "16"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "4"
    Info: Parameter "width_a" = "64"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jt61.tdf
    Info: Found entity 1: altsyncram_jt61
Info: Elaborating entity "altsyncram_jt61" for hierarchy "control:m4|rom7:u7|altsyncram:altsyncram_component|altsyncram_jt61:auto_generated"
Info: Elaborating entity "fifo" for hierarchy "control:m4|fifo:u8"
Info: Elaborating entity "dcfifo" for hierarchy "control:m4|fifo:u8|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "control:m4|fifo:u8|dcfifo:dcfifo_component"
Info: Instantiated megafunction "control:m4|fifo:u8|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info: Parameter "lpm_numwords" = "2048"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "10"
    Info: Parameter "lpm_widthu" = "11"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_79m1.tdf
    Info: Found entity 1: dcfifo_79m1
Info: Elaborating entity "dcfifo_79m1" for hierarchy "control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_q96.tdf
    Info: Found entity 1: a_graycounter_q96
Info: Elaborating entity "a_graycounter_q96" for hierarchy "control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_q96:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_hgc.tdf
    Info: Found entity 1: a_graycounter_hgc
Info: Elaborating entity "a_graycounter_hgc" for hierarchy "control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_hgc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ggc.tdf
    Info: Found entity 1: a_graycounter_ggc
Info: Elaborating entity "a_graycounter_ggc" for hierarchy "control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|a_graycounter_ggc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fr61.tdf
    Info: Found entity 1: altsyncram_fr61
Info: Elaborating entity "altsyncram_fr61" for hierarchy "control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r1f1.tdf
    Info: Found entity 1: altsyncram_r1f1
Info: Elaborating entity "altsyncram_r1f1" for hierarchy "control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|altsyncram_fr61:fifo_ram|altsyncram_r1f1:altsyncram11"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf
    Info: Found entity 1: dffpipe_ngh
Info: Elaborating entity "dffpipe_ngh" for hierarchy "control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|dffpipe_ngh:rdaclr"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tdb.tdf
    Info: Found entity 1: alt_synch_pipe_tdb
Info: Elaborating entity "alt_synch_pipe_tdb" for hierarchy "control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info: Found entity 1: dffpipe_re9
Info: Elaborating entity "dffpipe_re9" for hierarchy "control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf
    Info: Found entity 1: alt_synch_pipe_1e8
Info: Elaborating entity "alt_synch_pipe_1e8" for hierarchy "control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info: Found entity 1: dffpipe_se9
Info: Elaborating entity "dffpipe_se9" for hierarchy "control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_736.tdf
    Info: Found entity 1: cmpr_736
Info: Elaborating entity "cmpr_736" for hierarchy "control:m4|fifo:u8|dcfifo:dcfifo_component|dcfifo_79m1:auto_generated|cmpr_736:rdempty_eq_comp"
Info: Elaborating entity "pinlv" for hierarchy "pinlv:m5"
Info: Elaborating entity "fuzhi" for hierarchy "fuzhi:m6"
Warning (10230): Verilog HDL assignment warning at fuzhi.v(31): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at fuzhi.v(33): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at fuzhi.v(35): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at fuzhi.v(39): truncated value with size 32 to match size of target (11)
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pss3.tdf
    Info: Found entity 1: altsyncram_pss3
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8hq1.tdf
    Info: Found entity 1: altsyncram_8hq1
Info: Found 1 design units, including 1 entities, in source file db/mux_boc.tdf
    Info: Found entity 1: mux_boc
Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info: Found entity 1: decode_rqf
Info: Found 1 design units, including 1 entities, in source file db/cntr_5ci.tdf
    Info: Found entity 1: cntr_5ci
Info: Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf
    Info: Found entity 1: cmpr_acc
Info: Found 1 design units, including 1 entities, in source file db/cntr_45j.tdf
    Info: Found entity 1: cntr_45j
Info: Found 1 design units, including 1 entities, in source file db/cntr_0ci.tdf
    Info: Found entity 1: cntr_0ci
Info: Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info: Found entity 1: cmpr_9cc
Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info: Found entity 1: cntr_gui
Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info: Found entity 1: cmpr_5cc
Info: Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info: Inferred 9 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "control:m4|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "control:m4|Div0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "control:m4|Mult1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "control:m4|Div1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "fuzhi:m6|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fuzhi:m6|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fuzhi:m6|Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fuzhi:m6|Div3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fuzhi:m6|Div2"
Info: Elaborated megafunction instantiation "control:m4|lpm_mult:Mult0"
Info: Instantiated megafunction "control:m4|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "10"
    Info: Parameter "LPM_WIDTHB" = "4"
    Info: Parameter "LPM_WIDTHP" = "14"
    Info: Parameter "LPM_WIDTHR" = "14"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Elaborated megafunction instantiation "control:m4|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "control:m4|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "control:m4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "control:m4|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "control:m4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "control:m4|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_oah.tdf
    Info: Found entity 1: add_sub_oah
Info: Elaborated megafunction instantiation "control:m4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "control:m4|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "control:m4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "control:m4|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_3ch.tdf
    Info: Found entity 1: add_sub_3ch
Info: Elaborated megafunction instantiation "control:m4|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "control:m4|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "control:m4|lpm_divide:Div0"
Info: Instantiated megafunction "control:m4|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_fem.tdf
    Info: Found entity 1: lpm_divide_fem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info: Found entity 1: sign_div_unsign_plh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info: Found entity 1: alt_u_div_i2f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborated megafunction instantiation "control:m4|lpm_mult:Mult1"
Info: Instantiated megafunction "control:m4|lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "11"
    Info: Parameter "LPM_WIDTHB" = "4"
    Info: Parameter "LPM_WIDTHP" = "15"
    Info: Parameter "LPM_WIDTHR" = "15"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Elaborated megafunction instantiation "control:m4|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "control:m4|lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "control:m4|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "control:m4|lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "control:m4|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "control:m4|lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "control:m4|lpm_divide:Div1"
Info: Instantiated megafunction "control:m4|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "15"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_hem.tdf
    Info: Found entity 1: lpm_divide_hem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info: Found entity 1: sign_div_unsign_rlh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info: Found entity 1: alt_u_div_k2f
Info: Elaborated megafunction instantiation "fuzhi:m6|lpm_mult:Mult0"
Info: Instantiated megafunction "fuzhi:m6|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "32"
    Info: Parameter "LPM_WIDTHB" = "5"
    Info: Parameter "LPM_WIDTHP" = "37"
    Info: Parameter "LPM_WIDTHR" = "37"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_pat.tdf
    Info: Found entity 1: mult_pat
Info: Elaborated megafunction instantiation "fuzhi:m6|lpm_divide:Div0"
Info: Instantiated megafunction "fuzhi:m6|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "3"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_dem.tdf
    Info: Found entity 1: lpm_divide_dem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info: Found entity 1: sign_div_unsign_nlh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf
    Info: Found entity 1: alt_u_div_g2f
Info: Elaborated megafunction instantiation "fuzhi:m6|lpm_divide:Div1"
Info: Instantiated megafunction "fuzhi:m6|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "2"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_cem.tdf
    Info: Found entity 1: lpm_divide_cem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info: Found entity 1: sign_div_unsign_mlh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_e2f.tdf
    Info: Found entity 1: alt_u_div_e2f
Info: Elaborated megafunction instantiation "fuzhi:m6|lpm_divide:Div3"
Info: Instantiated megafunction "fuzhi:m6|lpm_divide:Div3" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "2"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Elaborated megafunction instantiation "fuzhi:m6|lpm_divide:Div2"
Info: Instantiated megafunction "fuzhi:m6|lpm_divide:Div2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "3"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Ignored 33 buffer(s)
    Info: Ignored 33 SOFT buffer(s)
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Generated suppressed messages file C:/Users/Administrator/Desktop/重新示波器/shiboqi.map.smsg
Critical Warning: Partially connected in-system debug instance "auto_signaltap_0" to 23 of its 99 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 76 missing sources or connections.
Info: Implemented 6940 device resources after synthesis - the final resource count might be different
    Info: Implemented 23 input pins
    Info: Implemented 13 output pins
    Info: Implemented 5572 logic cells
    Info: Implemented 1325 RAM segments
    Info: Implemented 2 PLLs
    Info: Implemented 4 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 302 megabytes
    Info: Processing ended: Thu Jul 04 16:25:19 2013
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:00:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Administrator/Desktop/重新示波器/shiboqi.map.smsg.


