

================================================================
== Vivado HLS Report for 'subconv_3x3_32_strid'
================================================================
* Date:           Sat Dec 15 03:40:50 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  394033|  394033|  394033|  394033|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  394032|  394032|     16418|          -|          -|    24|    no    |
        | + Loop 1.1              |   16416|   16416|      1026|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |    1024|    1024|        64|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |      60|      60|        20|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      18|      18|         6|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     742|    500|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     233|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     975|    628|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |p_Val2_3_fu_543_p2              |     *    |      0|   0|  62|           8|           8|
    |co_4_fu_226_p2                  |     +    |      0|  20|  10|           5|           1|
    |h_4_fu_378_p2                   |     +    |      0|  20|  10|           5|           1|
    |m_4_fu_390_p2                   |     +    |      0|  11|   8|           2|           1|
    |n_4_fu_488_p2                   |     +    |      0|  11|   8|           2|           1|
    |p_Val2_24_fu_773_p2             |     +    |      0|  32|  14|           9|           9|
    |p_Val2_27_fu_569_p2             |     +    |      0|  53|  21|          16|          16|
    |p_Val2_29_fu_603_p2             |     +    |      0|  29|  13|           8|           8|
    |result_V_fu_787_p2              |     +    |      0|  29|  13|           8|           8|
    |tmp_59_fu_427_p2                |     +    |      0|  23|  11|           6|           6|
    |tmp_62_fu_518_p2                |     +    |      0|  23|  11|           6|           6|
    |tmp_72_fu_269_p2                |     +    |      0|  38|  16|          11|          11|
    |tmp_76_fu_309_p2                |     +    |      0|  35|  15|          10|          10|
    |tmp_77_fu_333_p2                |     +    |      0|  35|  15|          10|          10|
    |tmp_79_fu_358_p2                |     +    |      0|  47|  19|          14|          14|
    |tmp_80_fu_471_p2                |     +    |      0|  47|  19|          14|          14|
    |tmp_81_fu_400_p2                |     +    |      0|  32|  14|           9|           9|
    |tmp_84_fu_436_p2                |     +    |      0|  38|  16|          11|          11|
    |tmp_86_fu_461_p2                |     +    |      0|  53|  21|          16|          16|
    |tmp_87_fu_498_p2                |     +    |      0|  32|  14|           9|           9|
    |tmp_88_fu_527_p2                |     +    |      0|  53|  21|          16|          16|
    |w_4_fu_476_p2                   |     +    |      0|  20|  10|           5|           1|
    |tmp_74_fu_287_p2                |     -    |      0|  29|  13|           8|           8|
    |tmp_83_fu_411_p2                |     -    |      0|  32|  14|           9|           9|
    |brmerge40_demorgan_i_fu_708_p2  |    and   |      0|   0|   2|           1|           1|
    |carry_fu_623_p2                 |    and   |      0|   0|   2|           1|           1|
    |overflow_fu_702_p2              |    and   |      0|   0|   2|           1|           1|
    |p_38_i_i_fu_681_p2              |    and   |      0|   0|   2|           1|           1|
    |p_41_i_i_fu_669_p2              |    and   |      0|   0|   2|           1|           1|
    |underflow_4_fu_806_p2           |    and   |      0|   0|   2|           1|           1|
    |underflow_fu_725_p2             |    and   |      0|   0|   2|           1|           1|
    |Range1_all_ones_fu_646_p2       |   icmp   |      0|   0|   1|           2|           2|
    |Range1_all_zeros_fu_651_p2      |   icmp   |      0|   0|   1|           2|           1|
    |exitcond4_fu_220_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond5_fu_315_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond6_fu_364_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond7_fu_384_p2             |   icmp   |      0|   0|   1|           2|           2|
    |exitcond_fu_482_p2              |   icmp   |      0|   0|   1|           2|           2|
    |brmerge9_fu_820_p2              |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i4_fu_692_p2          |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i_i_fu_730_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp4_demorgan_fu_713_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp5_fu_736_p2                  |    or    |      0|   0|   2|           1|           1|
    |underflow_not_fu_740_p2         |    or    |      0|   0|   2|           1|           1|
    |deleted_ones_fu_674_p3          |  select  |      0|   0|   2|           1|           1|
    |deleted_zeros_fu_656_p3         |  select  |      0|   0|   2|           1|           1|
    |output_V_d0                     |  select  |      0|   0|   8|           1|           8|
    |p_Val2_32_mux_fu_745_p3         |  select  |      0|   0|   8|           1|           7|
    |p_Val2_s_36_fu_751_p3           |  select  |      0|   0|   9|           1|           9|
    |p_result_V_fu_832_p3            |  select  |      0|   0|   9|           1|           9|
    |result_V_mux_fu_825_p3          |  select  |      0|   0|   8|           1|           7|
    |sum_V_fu_757_p3                 |  select  |      0|   0|   8|           1|           8|
    |brmerge_i_i_fu_811_p2           |    xor   |      0|   0|   2|           1|           1|
    |isneg_not_fu_815_p2             |    xor   |      0|   0|   2|           1|           2|
    |p_not_i_i_fu_686_p2             |    xor   |      0|   0|   2|           1|           2|
    |tmp2_fu_417_p2                  |    xor   |      0|   0|   3|           2|           3|
    |tmp3_fu_508_p2                  |    xor   |      0|   0|   3|           2|           3|
    |tmp4_fu_719_p2                  |    xor   |      0|   0|   2|           1|           2|
    |tmp_56_fu_801_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_66_fu_617_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_67_fu_663_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_69_fu_697_p2                |    xor   |      0|   0|   2|           1|           2|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |Total                           |          |      0| 742| 500|         273|         309|
    +--------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         14|    1|         14|
    |co_reg_139         |   9|          2|    5|         10|
    |h_reg_150          |   9|          2|    5|         10|
    |m_reg_186          |   9|          2|    2|          4|
    |n_reg_209          |   9|          2|    2|          4|
    |p_Val2_26_reg_197  |   9|          2|    8|         16|
    |p_Val2_s_reg_174   |   9|          2|    8|         16|
    |w_reg_162          |   9|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 128|         28|   36|         84|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  13|   0|   13|          0|
    |bias_V_addr_reg_875            |   5|   0|    5|          0|
    |brmerge40_demorgan_i_reg_1019  |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_1029         |   1|   0|    1|          0|
    |carry_reg_996                  |   1|   0|    1|          0|
    |co_4_reg_855                   |   5|   0|    5|          0|
    |co_reg_139                     |   5|   0|    5|          0|
    |h_reg_150                      |   5|   0|    5|          0|
    |input_V_load_reg_957           |   8|   0|    8|          0|
    |isneg_reg_1039                 |   1|   0|    1|          0|
    |m_4_reg_909                    |   2|   0|    2|          0|
    |m_reg_186                      |   2|   0|    2|          0|
    |n_4_reg_937                    |   2|   0|    2|          0|
    |n_reg_209                      |   2|   0|    2|          0|
    |newsignbit_4_reg_1052          |   1|   0|    1|          0|
    |newsignbit_reg_990             |   1|   0|    1|          0|
    |p_38_i_i_reg_1009              |   1|   0|    1|          0|
    |p_Val2_26_reg_197              |   8|   0|    8|          0|
    |p_Val2_27_reg_972              |  16|   0|   16|          0|
    |p_Val2_29_reg_984              |   8|   0|    8|          0|
    |p_Val2_3_reg_962               |  16|   0|   16|          0|
    |p_Val2_s_reg_174               |   8|   0|    8|          0|
    |result_V_reg_1046              |   8|   0|    8|          0|
    |signbit_reg_977                |   1|   0|    1|          0|
    |tmp_53_reg_896                 |   5|   0|    6|          1|
    |tmp_68_reg_1003                |   2|   0|    2|          0|
    |tmp_69_reg_1014                |   1|   0|    1|          0|
    |tmp_72_reg_860                 |  10|   0|   11|          1|
    |tmp_76_reg_870                 |   9|   0|   10|          1|
    |tmp_79_reg_888                 |  13|   0|   14|          1|
    |tmp_80_reg_924                 |  14|   0|   14|          0|
    |tmp_83_cast_reg_865            |   9|   0|    9|          0|
    |tmp_83_reg_914                 |   9|   0|    9|          0|
    |tmp_86_reg_919                 |  15|   0|   16|          1|
    |tmp_90_reg_967                 |   1|   0|    1|          0|
    |tmp_s_reg_883                  |   5|   0|    6|          1|
    |underflow_reg_1024             |   1|   0|    1|          0|
    |w_4_reg_929                    |   5|   0|    5|          0|
    |w_reg_162                      |   5|   0|    5|          0|
    |weight_V_load_reg_952          |   8|   0|    8|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 233|   0|  239|          6|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_start           |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_done            | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_idle            | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_ready           | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|input_V_address0   | out |   15|  ap_memory |        input_V       |     array    |
|input_V_ce0        | out |    1|  ap_memory |        input_V       |     array    |
|input_V_q0         |  in |    8|  ap_memory |        input_V       |     array    |
|weight_V_address0  | out |    8|  ap_memory |       weight_V       |     array    |
|weight_V_ce0       | out |    1|  ap_memory |       weight_V       |     array    |
|weight_V_q0        |  in |    8|  ap_memory |       weight_V       |     array    |
|bias_V_address0    | out |    5|  ap_memory |        bias_V        |     array    |
|bias_V_ce0         | out |    1|  ap_memory |        bias_V        |     array    |
|bias_V_q0          |  in |    8|  ap_memory |        bias_V        |     array    |
|output_V_address0  | out |   13|  ap_memory |       output_V       |     array    |
|output_V_ce0       | out |    1|  ap_memory |       output_V       |     array    |
|output_V_we0       | out |    1|  ap_memory |       output_V       |     array    |
|output_V_d0        | out |    8|  ap_memory |       output_V       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond5)
	2  / (exitcond5)
4 --> 
	5  / (!exitcond6)
	3  / (exitcond6)
5 --> 
	12  / (exitcond7)
	6  / (!exitcond7)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	6  / true
12 --> 
	13  / true
13 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_14 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:73
:0  br label %.loopexit11


 <State 2>: 3.31ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit11:0  %co = phi i5 [ 0, %0 ], [ %co_4, %.loopexit11.loopexit ]

ST_2: exitcond4 (8)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:73
.loopexit11:1  %exitcond4 = icmp eq i5 %co, -8

ST_2: empty (9)  [1/1] 0.00ns
.loopexit11:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_4 (10)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:73
.loopexit11:3  %co_4 = add i5 %co, 1

ST_2: StgValue_19 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:73
.loopexit11:4  br i1 %exitcond4, label %2, label %.preheader47.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader47.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_cast (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:73
.preheader47.preheader:1  %tmp_cast = zext i5 %co to i8

ST_2: tmp_70 (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:73
.preheader47.preheader:2  %tmp_70 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co, i5 0)

ST_2: p_shl3_cast (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:73
.preheader47.preheader:3  %p_shl3_cast = zext i10 %tmp_70 to i11

ST_2: tmp_71 (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:73
.preheader47.preheader:4  %tmp_71 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl4_cast1 (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader47.preheader:5  %p_shl4_cast1 = zext i6 %tmp_71 to i10

ST_2: p_shl4_cast (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader47.preheader:6  %p_shl4_cast = zext i6 %tmp_71 to i11

ST_2: tmp_72 (20)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader47.preheader:7  %tmp_72 = add i11 %p_shl4_cast, %p_shl3_cast

ST_2: tmp_73 (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:73
.preheader47.preheader:8  %tmp_73 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

ST_2: p_shl2_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader47.preheader:9  %p_shl2_cast = zext i7 %tmp_73 to i8

ST_2: tmp_74 (23)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader47.preheader:10  %tmp_74 = sub i8 %p_shl2_cast, %tmp_cast

ST_2: tmp_83_cast (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader47.preheader:11  %tmp_83_cast = sext i8 %tmp_74 to i9

ST_2: tmp_75 (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:73
.preheader47.preheader:12  %tmp_75 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_2: p_shl_cast (26)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:83
.preheader47.preheader:13  %p_shl_cast = zext i9 %tmp_75 to i10

ST_2: tmp_76 (27)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:83
.preheader47.preheader:14  %tmp_76 = add i10 %p_shl4_cast1, %p_shl_cast

ST_2: bias_V_addr (28)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82
.preheader47.preheader:15  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i64 0, i64 %tmp

ST_2: StgValue_36 (29)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:74
.preheader47.preheader:16  br label %.preheader47

ST_2: StgValue_37 (165)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:89
:0  ret void


 <State 3>: 4.67ns
ST_3: h (31)  [1/1] 0.00ns
.preheader47:0  %h = phi i5 [ %h_4, %1 ], [ 1, %.preheader47.preheader ]

ST_3: exitcond5 (32)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:74
.preheader47:1  %exitcond5 = icmp eq i5 %h, -15

ST_3: empty_32 (33)  [1/1] 0.00ns
.preheader47:2  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_41 (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:74
.preheader47:3  br i1 %exitcond5, label %.loopexit11.loopexit, label %.preheader46.preheader

ST_3: tmp_s (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader46.preheader:0  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h, i1 false)

ST_3: tmp_52_cast (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:83
.preheader46.preheader:1  %tmp_52_cast = zext i5 %h to i10

ST_3: tmp_77 (38)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:83
.preheader46.preheader:2  %tmp_77 = add i10 %tmp_76, %tmp_52_cast

ST_3: p_shl5_cast (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:83
.preheader46.preheader:3  %p_shl5_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_77, i4 0)

ST_3: tmp_78 (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:83
.preheader46.preheader:4  %tmp_78 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_77, i1 false)

ST_3: p_shl6_cast (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:83
.preheader46.preheader:5  %p_shl6_cast = zext i11 %tmp_78 to i14

ST_3: tmp_79 (42)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:83
.preheader46.preheader:6  %tmp_79 = add i14 %p_shl6_cast, %p_shl5_cast

ST_3: StgValue_49 (43)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:75
.preheader46.preheader:7  br label %.preheader46

ST_3: StgValue_50 (163)  [1/1] 0.00ns
.loopexit11.loopexit:0  br label %.loopexit11


 <State 4>: 3.31ns
ST_4: w (45)  [1/1] 0.00ns
.preheader46:0  %w = phi i5 [ %w_4, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: exitcond6 (46)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:75
.preheader46:1  %exitcond6 = icmp eq i5 %w, -15

ST_4: empty_33 (47)  [1/1] 0.00ns
.preheader46:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_54 (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:75
.preheader46:3  br i1 %exitcond6, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: tmp_53 (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %tmp_53 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %w, i1 false)

ST_4: StgValue_56 (51)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:77
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  br label %.loopexit

ST_4: h_4 (160)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:74
:0  %h_4 = add i5 %h, 1

ST_4: StgValue_58 (161)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:74
:1  br label %.preheader47


 <State 5>: 7.03ns
ST_5: p_Val2_s (53)  [1/1] 0.00ns
.loopexit:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %p_Val2_26, %.loopexit.loopexit ]

ST_5: m (54)  [1/1] 0.00ns
.loopexit:1  %m = phi i2 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %m_4, %.loopexit.loopexit ]

ST_5: exitcond7 (55)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:77
.loopexit:2  %exitcond7 = icmp eq i2 %m, -1

ST_5: empty_34 (56)  [1/1] 0.00ns
.loopexit:3  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_4 (57)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:77
.loopexit:4  %m_4 = add i2 %m, 1

ST_5: StgValue_64 (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:77
.loopexit:5  br i1 %exitcond7, label %_ifconv1, label %.preheader.preheader

ST_5: tmp_58_cast (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader.preheader:0  %tmp_58_cast = zext i2 %m to i9

ST_5: tmp_81 (61)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader.preheader:1  %tmp_81 = add i9 %tmp_83_cast, %tmp_58_cast

ST_5: tmp_82 (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node tmp_83)
.preheader.preheader:2  %tmp_82 = shl i9 %tmp_81, 2

ST_5: tmp_83 (63)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:79 (out node of the LUT)
.preheader.preheader:3  %tmp_83 = sub i9 %tmp_82, %tmp_81

ST_5: tmp2 (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node tmp_59)
.preheader.preheader:4  %tmp2 = xor i2 %m, -2

ST_5: tmp2_cast (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node tmp_59)
.preheader.preheader:5  %tmp2_cast = sext i2 %tmp2 to i6

ST_5: tmp_59 (66)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:79 (out node of the LUT)
.preheader.preheader:6  %tmp_59 = add i6 %tmp_s, %tmp2_cast

ST_5: tmp_60_cast (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader.preheader:7  %tmp_60_cast = zext i6 %tmp_59 to i11

ST_5: tmp_84 (68)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader.preheader:8  %tmp_84 = add i11 %tmp_72, %tmp_60_cast

ST_5: p_shl7_cast (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader.preheader:9  %p_shl7_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_84, i5 0)

ST_5: tmp_85 (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader.preheader:10  %tmp_85 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_84, i1 false)

ST_5: p_shl8_cast (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader.preheader:11  %p_shl8_cast = zext i12 %tmp_85 to i16

ST_5: tmp_86 (72)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader.preheader:12  %tmp_86 = add i16 %p_shl8_cast, %p_shl7_cast

ST_5: StgValue_78 (73)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:78
.preheader.preheader:13  br label %.preheader

ST_5: p_Val2_23 (138)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:82
_ifconv1:1  %p_Val2_23 = load i8* %bias_V_addr, align 1

ST_5: tmp_57_cast (152)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:83
_ifconv1:15  %tmp_57_cast = zext i5 %w to i14

ST_5: tmp_80 (153)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:83
_ifconv1:16  %tmp_80 = add i14 %tmp_79, %tmp_57_cast

ST_5: w_4 (157)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:75
_ifconv1:20  %w_4 = add i5 %w, 1


 <State 6>: 7.96ns
ST_6: p_Val2_26 (75)  [1/1] 0.00ns
.preheader:0  %p_Val2_26 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_6: n (76)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_4, %_ifconv ]

ST_6: exitcond (77)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:78
.preheader:2  %exitcond = icmp eq i2 %n, -1

ST_6: empty_35 (78)  [1/1] 0.00ns
.preheader:3  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_4 (79)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:78
.preheader:4  %n_4 = add i2 %n, 1

ST_6: StgValue_88 (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:78
.preheader:5  br i1 %exitcond, label %.loopexit.loopexit, label %_ifconv

ST_6: tmp_61_cast (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:0  %tmp_61_cast = zext i2 %n to i9

ST_6: tmp_87 (83)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:1  %tmp_87 = add i9 %tmp_61_cast, %tmp_83

ST_6: tmp_99_cast (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:2  %tmp_99_cast = zext i9 %tmp_87 to i64

ST_6: weight_V_addr (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:3  %weight_V_addr = getelementptr [216 x i8]* %weight_V, i64 0, i64 %tmp_99_cast

ST_6: tmp3 (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node tmp_62)
_ifconv:4  %tmp3 = xor i2 %n, -2

ST_6: tmp3_cast (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node tmp_62)
_ifconv:5  %tmp3_cast = sext i2 %tmp3 to i6

ST_6: tmp_62 (88)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:79 (out node of the LUT)
_ifconv:6  %tmp_62 = add i6 %tmp3_cast, %tmp_53

ST_6: tmp_63_cast (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:7  %tmp_63_cast = zext i6 %tmp_62 to i16

ST_6: tmp_88 (90)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:8  %tmp_88 = add i16 %tmp_63_cast, %tmp_86

ST_6: tmp_100_cast (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:9  %tmp_100_cast = zext i16 %tmp_88 to i64

ST_6: input_V_addr (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:10  %input_V_addr = getelementptr [27744 x i8]* %input_V, i64 0, i64 %tmp_100_cast

ST_6: weight_V_load (93)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:11  %weight_V_load = load i8* %weight_V_addr, align 1

ST_6: input_V_load (95)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:13  %input_V_load = load i8* %input_V_addr, align 1

ST_6: StgValue_102 (135)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 7>: 3.25ns
ST_7: weight_V_load (93)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:11  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: input_V_load (95)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:13  %input_V_load = load i8* %input_V_addr, align 1


 <State 8>: 6.43ns
ST_8: OP1_V (94)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:12  %OP1_V = sext i8 %weight_V_load to i16

ST_8: OP2_V (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:14  %OP2_V = sext i8 %input_V_load to i16

ST_8: p_Val2_3 (97)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:15  %p_Val2_3 = mul i16 %OP1_V, %OP2_V

ST_8: tmp_90 (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:21  %tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_3, i32 5)


 <State 9>: 6.78ns
ST_9: tmp_64 (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:16  %tmp_64 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_26, i6 0)

ST_9: tmp_84_cast (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:17  %tmp_84_cast = sext i14 %tmp_64 to i16

ST_9: p_Val2_27 (100)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:18  %p_Val2_27 = add i16 %tmp_84_cast, %p_Val2_3

ST_9: signbit (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:19  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_27, i32 15)

ST_9: p_Val2_28 (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:20  %p_Val2_28 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_27, i32 6, i32 13)

ST_9: tmp_65 (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:22  %tmp_65 = zext i1 %tmp_90 to i8

ST_9: tmp_91 (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node carry)
_ifconv:23  %tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_27, i32 13)

ST_9: p_Val2_29 (106)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:24  %p_Val2_29 = add i8 %p_Val2_28, %tmp_65

ST_9: newsignbit (107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:25  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_29, i32 7)

ST_9: tmp_66 (108)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node carry)
_ifconv:26  %tmp_66 = xor i1 %newsignbit, true

ST_9: carry (109)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:79 (out node of the LUT)
_ifconv:27  %carry = and i1 %tmp_91, %tmp_66

ST_9: tmp_68 (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:29  %tmp_68 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_27, i32 14, i32 15)


 <State 10>: 8.28ns
ST_10: tmp_93 (110)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:28  %tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_27, i32 14)

ST_10: Range1_all_ones (112)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:30  %Range1_all_ones = icmp eq i2 %tmp_68, -1

ST_10: Range1_all_zeros (113)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:31  %Range1_all_zeros = icmp eq i2 %tmp_68, 0

ST_10: deleted_zeros (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:32  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_10: tmp_67 (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:33  %tmp_67 = xor i1 %tmp_93, true

ST_10: p_41_i_i (116)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:34  %p_41_i_i = and i1 %signbit, %tmp_67

ST_10: deleted_ones (117)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:35  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_10: p_38_i_i (118)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:36  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_10: p_not_i_i (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:37  %p_not_i_i = xor i1 %deleted_zeros, true

ST_10: brmerge_i_i4 (120)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:38  %brmerge_i_i4 = or i1 %newsignbit, %p_not_i_i

ST_10: tmp_69 (121)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:39  %tmp_69 = xor i1 %signbit, true

ST_10: overflow (122)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:40  %overflow = and i1 %brmerge_i_i4, %tmp_69

ST_10: brmerge40_demorgan_i (123)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:79 (out node of the LUT)
_ifconv:41  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_10: tmp4_demorgan (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node underflow)
_ifconv:42  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_10: tmp4 (125)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node underflow)
_ifconv:43  %tmp4 = xor i1 %tmp4_demorgan, true

ST_10: underflow (126)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:79 (out node of the LUT)
_ifconv:44  %underflow = and i1 %signbit, %tmp4

ST_10: brmerge_i_i_i (127)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:79 (out node of the LUT)
_ifconv:45  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 11>: 4.14ns
ST_11: tmp5 (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node sum_V)
_ifconv:46  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_69

ST_11: underflow_not (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node sum_V)
_ifconv:47  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_11: p_Val2_32_mux (130)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:79 (out node of the LUT)
_ifconv:48  %p_Val2_32_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_29

ST_11: p_Val2_s_36 (131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node sum_V)
_ifconv:49  %p_Val2_s_36 = select i1 %underflow, i8 -128, i8 %p_Val2_29

ST_11: sum_V (132)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:79 (out node of the LUT)
_ifconv:50  %sum_V = select i1 %underflow_not, i8 %p_Val2_32_mux, i8 %p_Val2_s_36

ST_11: StgValue_143 (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:78
_ifconv:51  br label %.preheader


 <State 12>: 4.64ns
ST_12: tmp_54 (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82
_ifconv1:0  %tmp_54 = sext i8 %p_Val2_s to i9

ST_12: p_Val2_23 (138)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:82
_ifconv1:1  %p_Val2_23 = load i8* %bias_V_addr, align 1

ST_12: tmp_55 (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82
_ifconv1:2  %tmp_55 = sext i8 %p_Val2_23 to i9

ST_12: p_Val2_24 (140)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:82
_ifconv1:3  %p_Val2_24 = add i9 %tmp_54, %tmp_55

ST_12: isneg (141)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_24, i32 8)

ST_12: result_V (142)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:82
_ifconv1:5  %result_V = add i8 %p_Val2_s, %p_Val2_23

ST_12: newsignbit_4 (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82
_ifconv1:6  %newsignbit_4 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 13>: 7.39ns
ST_13: tmp_56 (144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_56 = xor i1 %newsignbit_4, true

ST_13: underflow_4 (145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_4 = and i1 %isneg, %tmp_56

ST_13: brmerge_i_i (146)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_4

ST_13: isneg_not (147)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_13: brmerge9 (148)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_4, %isneg_not

ST_13: result_V_mux (149)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_13: p_result_V (150)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:82 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_4, i8 -128, i8 %result_V

ST_13: result_1 (151)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:82 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_13: tmp_91_cast (154)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:83
_ifconv1:17  %tmp_91_cast = zext i14 %tmp_80 to i64

ST_13: output_V_addr (155)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:83
_ifconv1:18  %output_V_addr = getelementptr [7776 x i8]* %output_V, i64 0, i64 %tmp_91_cast

ST_13: StgValue_161 (156)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:83
_ifconv1:19  store i8 %result_1, i8* %output_V_addr, align 1

ST_13: StgValue_162 (158)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:75
_ifconv1:21  br label %.preheader46



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_14          (br               ) [ 01111111111111]
co                   (phi              ) [ 00100000000000]
exitcond4            (icmp             ) [ 00111111111111]
empty                (speclooptripcount) [ 00000000000000]
co_4                 (add              ) [ 01111111111111]
StgValue_19          (br               ) [ 00000000000000]
tmp                  (zext             ) [ 00000000000000]
tmp_cast             (zext             ) [ 00000000000000]
tmp_70               (bitconcatenate   ) [ 00000000000000]
p_shl3_cast          (zext             ) [ 00000000000000]
tmp_71               (bitconcatenate   ) [ 00000000000000]
p_shl4_cast1         (zext             ) [ 00000000000000]
p_shl4_cast          (zext             ) [ 00000000000000]
tmp_72               (add              ) [ 00011111111111]
tmp_73               (bitconcatenate   ) [ 00000000000000]
p_shl2_cast          (zext             ) [ 00000000000000]
tmp_74               (sub              ) [ 00000000000000]
tmp_83_cast          (sext             ) [ 00011111111111]
tmp_75               (bitconcatenate   ) [ 00000000000000]
p_shl_cast           (zext             ) [ 00000000000000]
tmp_76               (add              ) [ 00011111111111]
bias_V_addr          (getelementptr    ) [ 00011111111111]
StgValue_36          (br               ) [ 00111111111111]
StgValue_37          (ret              ) [ 00000000000000]
h                    (phi              ) [ 00011111111111]
exitcond5            (icmp             ) [ 00111111111111]
empty_32             (speclooptripcount) [ 00000000000000]
StgValue_41          (br               ) [ 00000000000000]
tmp_s                (bitconcatenate   ) [ 00001111111111]
tmp_52_cast          (zext             ) [ 00000000000000]
tmp_77               (add              ) [ 00000000000000]
p_shl5_cast          (bitconcatenate   ) [ 00000000000000]
tmp_78               (bitconcatenate   ) [ 00000000000000]
p_shl6_cast          (zext             ) [ 00000000000000]
tmp_79               (add              ) [ 00001111111111]
StgValue_49          (br               ) [ 00111111111111]
StgValue_50          (br               ) [ 01111111111111]
w                    (phi              ) [ 00001111111100]
exitcond6            (icmp             ) [ 00111111111111]
empty_33             (speclooptripcount) [ 00000000000000]
StgValue_54          (br               ) [ 00000000000000]
tmp_53               (bitconcatenate   ) [ 00000111111100]
StgValue_56          (br               ) [ 00111111111111]
h_4                  (add              ) [ 00111111111111]
StgValue_58          (br               ) [ 00111111111111]
p_Val2_s             (phi              ) [ 00000111111110]
m                    (phi              ) [ 00000100000000]
exitcond7            (icmp             ) [ 00111111111111]
empty_34             (speclooptripcount) [ 00000000000000]
m_4                  (add              ) [ 00111111111111]
StgValue_64          (br               ) [ 00000000000000]
tmp_58_cast          (zext             ) [ 00000000000000]
tmp_81               (add              ) [ 00000000000000]
tmp_82               (shl              ) [ 00000000000000]
tmp_83               (sub              ) [ 00000011111100]
tmp2                 (xor              ) [ 00000000000000]
tmp2_cast            (sext             ) [ 00000000000000]
tmp_59               (add              ) [ 00000000000000]
tmp_60_cast          (zext             ) [ 00000000000000]
tmp_84               (add              ) [ 00000000000000]
p_shl7_cast          (bitconcatenate   ) [ 00000000000000]
tmp_85               (bitconcatenate   ) [ 00000000000000]
p_shl8_cast          (zext             ) [ 00000000000000]
tmp_86               (add              ) [ 00000011111100]
StgValue_78          (br               ) [ 00111111111111]
tmp_57_cast          (zext             ) [ 00000000000000]
tmp_80               (add              ) [ 00000000000011]
w_4                  (add              ) [ 00111000000011]
p_Val2_26            (phi              ) [ 00111111110011]
n                    (phi              ) [ 00000010000000]
exitcond             (icmp             ) [ 00111111111111]
empty_35             (speclooptripcount) [ 00000000000000]
n_4                  (add              ) [ 00111111111111]
StgValue_88          (br               ) [ 00000000000000]
tmp_61_cast          (zext             ) [ 00000000000000]
tmp_87               (add              ) [ 00000000000000]
tmp_99_cast          (zext             ) [ 00000000000000]
weight_V_addr        (getelementptr    ) [ 00000001000000]
tmp3                 (xor              ) [ 00000000000000]
tmp3_cast            (sext             ) [ 00000000000000]
tmp_62               (add              ) [ 00000000000000]
tmp_63_cast          (zext             ) [ 00000000000000]
tmp_88               (add              ) [ 00000000000000]
tmp_100_cast         (zext             ) [ 00000000000000]
input_V_addr         (getelementptr    ) [ 00000001000000]
StgValue_102         (br               ) [ 00111111111111]
weight_V_load        (load             ) [ 00000000100000]
input_V_load         (load             ) [ 00000000100000]
OP1_V                (sext             ) [ 00000000000000]
OP2_V                (sext             ) [ 00000000000000]
p_Val2_3             (mul              ) [ 00000000010000]
tmp_90               (bitselect        ) [ 00000000010000]
tmp_64               (bitconcatenate   ) [ 00000000000000]
tmp_84_cast          (sext             ) [ 00000000000000]
p_Val2_27            (add              ) [ 00000000001000]
signbit              (bitselect        ) [ 00000000001000]
p_Val2_28            (partselect       ) [ 00000000000000]
tmp_65               (zext             ) [ 00000000000000]
tmp_91               (bitselect        ) [ 00000000000000]
p_Val2_29            (add              ) [ 00000000001100]
newsignbit           (bitselect        ) [ 00000000001000]
tmp_66               (xor              ) [ 00000000000000]
carry                (and              ) [ 00000000001000]
tmp_68               (partselect       ) [ 00000000001000]
tmp_93               (bitselect        ) [ 00000000000000]
Range1_all_ones      (icmp             ) [ 00000000000000]
Range1_all_zeros     (icmp             ) [ 00000000000000]
deleted_zeros        (select           ) [ 00000000000000]
tmp_67               (xor              ) [ 00000000000000]
p_41_i_i             (and              ) [ 00000000000000]
deleted_ones         (select           ) [ 00000000000000]
p_38_i_i             (and              ) [ 00000000000100]
p_not_i_i            (xor              ) [ 00000000000000]
brmerge_i_i4         (or               ) [ 00000000000000]
tmp_69               (xor              ) [ 00000000000100]
overflow             (and              ) [ 00000000000000]
brmerge40_demorgan_i (and              ) [ 00000000000100]
tmp4_demorgan        (or               ) [ 00000000000000]
tmp4                 (xor              ) [ 00000000000000]
underflow            (and              ) [ 00000000000100]
brmerge_i_i_i        (or               ) [ 00000000000100]
tmp5                 (or               ) [ 00000000000000]
underflow_not        (or               ) [ 00000000000000]
p_Val2_32_mux        (select           ) [ 00000000000000]
p_Val2_s_36          (select           ) [ 00000000000000]
sum_V                (select           ) [ 00111111111111]
StgValue_143         (br               ) [ 00111111111111]
tmp_54               (sext             ) [ 00000000000000]
p_Val2_23            (load             ) [ 00000000000000]
tmp_55               (sext             ) [ 00000000000000]
p_Val2_24            (add              ) [ 00000000000000]
isneg                (bitselect        ) [ 00000000000001]
result_V             (add              ) [ 00000000000001]
newsignbit_4         (bitselect        ) [ 00000000000001]
tmp_56               (xor              ) [ 00000000000000]
underflow_4          (and              ) [ 00000000000000]
brmerge_i_i          (xor              ) [ 00000000000000]
isneg_not            (xor              ) [ 00000000000000]
brmerge9             (or               ) [ 00000000000000]
result_V_mux         (select           ) [ 00000000000000]
p_result_V           (select           ) [ 00000000000000]
result_1             (select           ) [ 00000000000000]
tmp_91_cast          (zext             ) [ 00000000000000]
output_V_addr        (getelementptr    ) [ 00000000000000]
StgValue_161         (store            ) [ 00000000000000]
StgValue_162         (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i11.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="bias_V_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="5" slack="0"/>
<pin id="96" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="3"/>
<pin id="101" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="102" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_23/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="weight_V_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="9" slack="0"/>
<pin id="107" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/6 "/>
</bind>
</comp>

<comp id="110" class="1004" name="input_V_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="16" slack="0"/>
<pin id="114" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/6 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="120" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_V_load/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="15" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="125" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/6 "/>
</bind>
</comp>

<comp id="127" class="1004" name="output_V_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="14" slack="0"/>
<pin id="131" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/13 "/>
</bind>
</comp>

<comp id="134" class="1004" name="StgValue_161_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="13" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_161/13 "/>
</bind>
</comp>

<comp id="139" class="1005" name="co_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="1"/>
<pin id="141" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="co_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="5" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="h_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="1"/>
<pin id="152" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="h_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="1" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="162" class="1005" name="w_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="1"/>
<pin id="164" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="w_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="1" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="174" class="1005" name="p_Val2_s_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="1"/>
<pin id="176" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_Val2_s_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="8" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="186" class="1005" name="m_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="1"/>
<pin id="188" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="m_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="2" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="197" class="1005" name="p_Val2_26_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="1"/>
<pin id="199" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_26 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_Val2_26_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="8" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_26/6 "/>
</bind>
</comp>

<comp id="209" class="1005" name="n_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="1"/>
<pin id="211" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="n_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="2" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="exitcond4_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="0"/>
<pin id="222" dir="0" index="1" bw="5" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="co_4_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_4/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_cast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="0"/>
<pin id="239" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_70_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="0"/>
<pin id="243" dir="0" index="1" bw="5" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_70/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_shl3_cast_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="0"/>
<pin id="251" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_71_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="0" index="1" bw="5" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_71/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_shl4_cast1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="0"/>
<pin id="263" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast1/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_shl4_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="0"/>
<pin id="267" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_72_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="0"/>
<pin id="271" dir="0" index="1" bw="10" slack="0"/>
<pin id="272" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_72/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_73_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="0" index="1" bw="5" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_73/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="p_shl2_cast_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="0"/>
<pin id="285" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_74_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="0" index="1" bw="5" slack="0"/>
<pin id="290" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_74/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_83_cast_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_83_cast/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_75_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="9" slack="0"/>
<pin id="299" dir="0" index="1" bw="5" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_75/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_shl_cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="9" slack="0"/>
<pin id="307" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_76_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="0"/>
<pin id="311" dir="0" index="1" bw="9" slack="0"/>
<pin id="312" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_76/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="exitcond5_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="0" index="1" bw="5" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_s_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="0"/>
<pin id="323" dir="0" index="1" bw="5" slack="0"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_52_cast_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_52_cast/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_77_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="10" slack="1"/>
<pin id="335" dir="0" index="1" bw="5" slack="0"/>
<pin id="336" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_77/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_shl5_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="14" slack="0"/>
<pin id="340" dir="0" index="1" bw="10" slack="0"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_78_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="0"/>
<pin id="348" dir="0" index="1" bw="10" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_78/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_shl6_cast_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="11" slack="0"/>
<pin id="356" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_79_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="11" slack="0"/>
<pin id="360" dir="0" index="1" bw="14" slack="0"/>
<pin id="361" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_79/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="exitcond6_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="0"/>
<pin id="366" dir="0" index="1" bw="5" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_53_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="0" index="1" bw="5" slack="0"/>
<pin id="373" dir="0" index="2" bw="1" slack="0"/>
<pin id="374" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_53/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="h_4_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="1"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_4/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="exitcond7_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="0" index="1" bw="2" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="m_4_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_4/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_58_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="0"/>
<pin id="398" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_58_cast/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_81_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="3"/>
<pin id="402" dir="0" index="1" bw="2" slack="0"/>
<pin id="403" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_81/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_82_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="9" slack="0"/>
<pin id="407" dir="0" index="1" bw="3" slack="0"/>
<pin id="408" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_82/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_83_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="9" slack="0"/>
<pin id="413" dir="0" index="1" bw="9" slack="0"/>
<pin id="414" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_83/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="2" slack="0"/>
<pin id="419" dir="0" index="1" bw="2" slack="0"/>
<pin id="420" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp2_cast_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="2" slack="0"/>
<pin id="425" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_59_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="6" slack="2"/>
<pin id="429" dir="0" index="1" bw="2" slack="0"/>
<pin id="430" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_59/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_60_cast_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="6" slack="0"/>
<pin id="434" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_60_cast/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_84_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="11" slack="3"/>
<pin id="438" dir="0" index="1" bw="6" slack="0"/>
<pin id="439" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_84/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_shl7_cast_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="0"/>
<pin id="443" dir="0" index="1" bw="11" slack="0"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_cast/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_85_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="12" slack="0"/>
<pin id="451" dir="0" index="1" bw="11" slack="0"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_85/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="p_shl8_cast_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="12" slack="0"/>
<pin id="459" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_86_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="12" slack="0"/>
<pin id="463" dir="0" index="1" bw="16" slack="0"/>
<pin id="464" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_86/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_57_cast_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="5" slack="1"/>
<pin id="469" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_57_cast/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_80_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="14" slack="2"/>
<pin id="473" dir="0" index="1" bw="5" slack="0"/>
<pin id="474" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_80/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="w_4_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="5" slack="1"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_4/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="exitcond_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="2" slack="0"/>
<pin id="484" dir="0" index="1" bw="2" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="n_4_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_4/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_61_cast_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="2" slack="0"/>
<pin id="496" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_61_cast/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_87_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="0"/>
<pin id="500" dir="0" index="1" bw="9" slack="1"/>
<pin id="501" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_87/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_99_cast_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="9" slack="0"/>
<pin id="505" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_99_cast/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="2" slack="0"/>
<pin id="510" dir="0" index="1" bw="2" slack="0"/>
<pin id="511" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp3_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="0"/>
<pin id="516" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_62_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="2" slack="0"/>
<pin id="520" dir="0" index="1" bw="6" slack="2"/>
<pin id="521" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_62/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_63_cast_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="6" slack="0"/>
<pin id="525" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63_cast/6 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_88_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="0"/>
<pin id="529" dir="0" index="1" bw="16" slack="1"/>
<pin id="530" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_88/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_100_cast_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="16" slack="0"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_100_cast/6 "/>
</bind>
</comp>

<comp id="537" class="1004" name="OP1_V_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="1"/>
<pin id="539" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="OP2_V_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="1"/>
<pin id="542" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="p_Val2_3_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="0" index="1" bw="8" slack="0"/>
<pin id="546" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_90_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="16" slack="0"/>
<pin id="552" dir="0" index="2" bw="4" slack="0"/>
<pin id="553" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_90/8 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_64_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="14" slack="0"/>
<pin id="559" dir="0" index="1" bw="8" slack="3"/>
<pin id="560" dir="0" index="2" bw="1" slack="0"/>
<pin id="561" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_64/9 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_84_cast_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="14" slack="0"/>
<pin id="567" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_84_cast/9 "/>
</bind>
</comp>

<comp id="569" class="1004" name="p_Val2_27_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="14" slack="0"/>
<pin id="571" dir="0" index="1" bw="16" slack="1"/>
<pin id="572" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_27/9 "/>
</bind>
</comp>

<comp id="574" class="1004" name="signbit_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="16" slack="0"/>
<pin id="577" dir="0" index="2" bw="5" slack="0"/>
<pin id="578" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/9 "/>
</bind>
</comp>

<comp id="582" class="1004" name="p_Val2_28_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="0"/>
<pin id="584" dir="0" index="1" bw="16" slack="0"/>
<pin id="585" dir="0" index="2" bw="4" slack="0"/>
<pin id="586" dir="0" index="3" bw="5" slack="0"/>
<pin id="587" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_28/9 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_65_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="1"/>
<pin id="594" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_65/9 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_91_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="16" slack="0"/>
<pin id="598" dir="0" index="2" bw="5" slack="0"/>
<pin id="599" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_91/9 "/>
</bind>
</comp>

<comp id="603" class="1004" name="p_Val2_29_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_29/9 "/>
</bind>
</comp>

<comp id="609" class="1004" name="newsignbit_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="8" slack="0"/>
<pin id="612" dir="0" index="2" bw="4" slack="0"/>
<pin id="613" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/9 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_66_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_66/9 "/>
</bind>
</comp>

<comp id="623" class="1004" name="carry_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/9 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_68_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="2" slack="0"/>
<pin id="631" dir="0" index="1" bw="16" slack="0"/>
<pin id="632" dir="0" index="2" bw="5" slack="0"/>
<pin id="633" dir="0" index="3" bw="5" slack="0"/>
<pin id="634" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_68/9 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_93_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="16" slack="1"/>
<pin id="642" dir="0" index="2" bw="5" slack="0"/>
<pin id="643" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_93/10 "/>
</bind>
</comp>

<comp id="646" class="1004" name="Range1_all_ones_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="2" slack="1"/>
<pin id="648" dir="0" index="1" bw="2" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/10 "/>
</bind>
</comp>

<comp id="651" class="1004" name="Range1_all_zeros_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="2" slack="1"/>
<pin id="653" dir="0" index="1" bw="2" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/10 "/>
</bind>
</comp>

<comp id="656" class="1004" name="deleted_zeros_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="1"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="0" index="2" bw="1" slack="0"/>
<pin id="660" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/10 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_67_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_67/10 "/>
</bind>
</comp>

<comp id="669" class="1004" name="p_41_i_i_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="1"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/10 "/>
</bind>
</comp>

<comp id="674" class="1004" name="deleted_ones_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="1"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="0" index="2" bw="1" slack="0"/>
<pin id="678" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/10 "/>
</bind>
</comp>

<comp id="681" class="1004" name="p_38_i_i_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="1"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/10 "/>
</bind>
</comp>

<comp id="686" class="1004" name="p_not_i_i_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/10 "/>
</bind>
</comp>

<comp id="692" class="1004" name="brmerge_i_i4_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="1"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i4/10 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_69_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="1"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_69/10 "/>
</bind>
</comp>

<comp id="702" class="1004" name="overflow_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/10 "/>
</bind>
</comp>

<comp id="708" class="1004" name="brmerge40_demorgan_i_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="1"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/10 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp4_demorgan_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4_demorgan/10 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp4_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp4/10 "/>
</bind>
</comp>

<comp id="725" class="1004" name="underflow_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="1"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/10 "/>
</bind>
</comp>

<comp id="730" class="1004" name="brmerge_i_i_i_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/10 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp5_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="1"/>
<pin id="738" dir="0" index="1" bw="1" slack="1"/>
<pin id="739" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/11 "/>
</bind>
</comp>

<comp id="740" class="1004" name="underflow_not_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="1"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/11 "/>
</bind>
</comp>

<comp id="745" class="1004" name="p_Val2_32_mux_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="1"/>
<pin id="747" dir="0" index="1" bw="8" slack="0"/>
<pin id="748" dir="0" index="2" bw="8" slack="2"/>
<pin id="749" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_32_mux/11 "/>
</bind>
</comp>

<comp id="751" class="1004" name="p_Val2_s_36_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="1"/>
<pin id="753" dir="0" index="1" bw="8" slack="0"/>
<pin id="754" dir="0" index="2" bw="8" slack="2"/>
<pin id="755" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_36/11 "/>
</bind>
</comp>

<comp id="757" class="1004" name="sum_V_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="8" slack="0"/>
<pin id="760" dir="0" index="2" bw="8" slack="0"/>
<pin id="761" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_V/11 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_54_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="1"/>
<pin id="767" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_54/12 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_55_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="0"/>
<pin id="771" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_55/12 "/>
</bind>
</comp>

<comp id="773" class="1004" name="p_Val2_24_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="0"/>
<pin id="775" dir="0" index="1" bw="8" slack="0"/>
<pin id="776" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_24/12 "/>
</bind>
</comp>

<comp id="779" class="1004" name="isneg_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="9" slack="0"/>
<pin id="782" dir="0" index="2" bw="5" slack="0"/>
<pin id="783" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/12 "/>
</bind>
</comp>

<comp id="787" class="1004" name="result_V_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="8" slack="1"/>
<pin id="789" dir="0" index="1" bw="8" slack="0"/>
<pin id="790" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/12 "/>
</bind>
</comp>

<comp id="793" class="1004" name="newsignbit_4_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="8" slack="0"/>
<pin id="796" dir="0" index="2" bw="4" slack="0"/>
<pin id="797" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_4/12 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_56_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="1"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_56/13 "/>
</bind>
</comp>

<comp id="806" class="1004" name="underflow_4_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="1"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_4/13 "/>
</bind>
</comp>

<comp id="811" class="1004" name="brmerge_i_i_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="1"/>
<pin id="813" dir="0" index="1" bw="1" slack="1"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i/13 "/>
</bind>
</comp>

<comp id="815" class="1004" name="isneg_not_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="1"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="isneg_not/13 "/>
</bind>
</comp>

<comp id="820" class="1004" name="brmerge9_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="1"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge9/13 "/>
</bind>
</comp>

<comp id="825" class="1004" name="result_V_mux_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="8" slack="0"/>
<pin id="828" dir="0" index="2" bw="8" slack="1"/>
<pin id="829" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_mux/13 "/>
</bind>
</comp>

<comp id="832" class="1004" name="p_result_V_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="8" slack="0"/>
<pin id="835" dir="0" index="2" bw="8" slack="1"/>
<pin id="836" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_result_V/13 "/>
</bind>
</comp>

<comp id="839" class="1004" name="result_1_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="8" slack="0"/>
<pin id="842" dir="0" index="2" bw="8" slack="0"/>
<pin id="843" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/13 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_91_cast_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="14" slack="2"/>
<pin id="850" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_91_cast/13 "/>
</bind>
</comp>

<comp id="855" class="1005" name="co_4_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="5" slack="0"/>
<pin id="857" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="co_4 "/>
</bind>
</comp>

<comp id="860" class="1005" name="tmp_72_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="11" slack="3"/>
<pin id="862" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_72 "/>
</bind>
</comp>

<comp id="865" class="1005" name="tmp_83_cast_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="9" slack="3"/>
<pin id="867" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_83_cast "/>
</bind>
</comp>

<comp id="870" class="1005" name="tmp_76_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="10" slack="1"/>
<pin id="872" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="875" class="1005" name="bias_V_addr_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="5" slack="3"/>
<pin id="877" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="883" class="1005" name="tmp_s_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="6" slack="2"/>
<pin id="885" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="888" class="1005" name="tmp_79_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="14" slack="2"/>
<pin id="890" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_79 "/>
</bind>
</comp>

<comp id="896" class="1005" name="tmp_53_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="6" slack="2"/>
<pin id="898" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="901" class="1005" name="h_4_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="5" slack="1"/>
<pin id="903" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h_4 "/>
</bind>
</comp>

<comp id="909" class="1005" name="m_4_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="2" slack="0"/>
<pin id="911" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_4 "/>
</bind>
</comp>

<comp id="914" class="1005" name="tmp_83_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="9" slack="1"/>
<pin id="916" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_83 "/>
</bind>
</comp>

<comp id="919" class="1005" name="tmp_86_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="16" slack="1"/>
<pin id="921" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_86 "/>
</bind>
</comp>

<comp id="924" class="1005" name="tmp_80_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="14" slack="2"/>
<pin id="926" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="929" class="1005" name="w_4_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="5" slack="1"/>
<pin id="931" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_4 "/>
</bind>
</comp>

<comp id="937" class="1005" name="n_4_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="2" slack="0"/>
<pin id="939" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_4 "/>
</bind>
</comp>

<comp id="942" class="1005" name="weight_V_addr_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="1"/>
<pin id="944" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="947" class="1005" name="input_V_addr_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="15" slack="1"/>
<pin id="949" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="952" class="1005" name="weight_V_load_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="1"/>
<pin id="954" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_load "/>
</bind>
</comp>

<comp id="957" class="1005" name="input_V_load_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="1"/>
<pin id="959" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_V_load "/>
</bind>
</comp>

<comp id="962" class="1005" name="p_Val2_3_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="16" slack="1"/>
<pin id="964" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="967" class="1005" name="tmp_90_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="1"/>
<pin id="969" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_90 "/>
</bind>
</comp>

<comp id="972" class="1005" name="p_Val2_27_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="16" slack="1"/>
<pin id="974" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_27 "/>
</bind>
</comp>

<comp id="977" class="1005" name="signbit_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="1"/>
<pin id="979" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="984" class="1005" name="p_Val2_29_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="8" slack="2"/>
<pin id="986" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_29 "/>
</bind>
</comp>

<comp id="990" class="1005" name="newsignbit_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="1"/>
<pin id="992" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="996" class="1005" name="carry_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="1"/>
<pin id="998" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="1003" class="1005" name="tmp_68_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="2" slack="1"/>
<pin id="1005" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="p_38_i_i_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="1"/>
<pin id="1011" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="1014" class="1005" name="tmp_69_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="1"/>
<pin id="1016" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_69 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="brmerge40_demorgan_i_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="1"/>
<pin id="1021" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i "/>
</bind>
</comp>

<comp id="1024" class="1005" name="underflow_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="1"/>
<pin id="1026" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="1029" class="1005" name="brmerge_i_i_i_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="1"/>
<pin id="1031" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i "/>
</bind>
</comp>

<comp id="1034" class="1005" name="sum_V_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="8" slack="1"/>
<pin id="1036" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="1039" class="1005" name="isneg_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="1"/>
<pin id="1041" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="1046" class="1005" name="result_V_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="8" slack="1"/>
<pin id="1048" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1052" class="1005" name="newsignbit_4_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="1"/>
<pin id="1054" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="103" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="110" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="161"><net_src comp="154" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="177"><net_src comp="42" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="178" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="197" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="207"><net_src comp="174" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="143" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="10" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="143" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="143" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="240"><net_src comp="143" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="18" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="143" pin="4"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="8" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="20" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="143" pin="4"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="22" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="253" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="249" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="24" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="143" pin="4"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="26" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="275" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="237" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="28" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="143" pin="4"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="30" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="308"><net_src comp="297" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="261" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="154" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="34" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="326"><net_src comp="20" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="154" pin="4"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="22" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="332"><net_src comp="154" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="329" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="38" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="333" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="30" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="351"><net_src comp="40" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="333" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="22" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="357"><net_src comp="346" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="338" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="166" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="34" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="20" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="166" pin="4"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="22" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="382"><net_src comp="150" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="16" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="190" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="44" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="190" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="48" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="190" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="396" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="400" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="50" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="400" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="190" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="52" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="423" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="427" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="432" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="54" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="436" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="8" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="454"><net_src comp="56" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="436" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="22" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="460"><net_src comp="449" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="457" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="441" pin="3"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="162" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="467" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="162" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="16" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="213" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="44" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="213" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="48" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="213" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="494" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="498" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="512"><net_src comp="213" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="52" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="514" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="518" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="527" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="547"><net_src comp="537" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="540" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="554"><net_src comp="58" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="543" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="60" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="562"><net_src comp="62" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="197" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="64" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="568"><net_src comp="557" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="565" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="579"><net_src comp="58" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="569" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="66" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="588"><net_src comp="68" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="569" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="70" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="591"><net_src comp="72" pin="0"/><net_sink comp="582" pin=3"/></net>

<net id="600"><net_src comp="58" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="569" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="72" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="607"><net_src comp="582" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="592" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="614"><net_src comp="74" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="603" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="76" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="621"><net_src comp="609" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="78" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="595" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="617" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="635"><net_src comp="80" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="569" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="637"><net_src comp="82" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="638"><net_src comp="66" pin="0"/><net_sink comp="629" pin=3"/></net>

<net id="644"><net_src comp="58" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="82" pin="0"/><net_sink comp="639" pin=2"/></net>

<net id="650"><net_src comp="44" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="655"><net_src comp="26" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="646" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="662"><net_src comp="651" pin="2"/><net_sink comp="656" pin=2"/></net>

<net id="667"><net_src comp="639" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="78" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="663" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="669" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="680"><net_src comp="646" pin="2"/><net_sink comp="674" pin=2"/></net>

<net id="685"><net_src comp="646" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="690"><net_src comp="656" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="78" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="686" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="701"><net_src comp="78" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="706"><net_src comp="692" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="697" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="674" pin="3"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="681" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="708" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="713" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="78" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="719" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="734"><net_src comp="725" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="702" pin="2"/><net_sink comp="730" pin=1"/></net>

<net id="744"><net_src comp="736" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="750"><net_src comp="84" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="756"><net_src comp="86" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="762"><net_src comp="740" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="745" pin="3"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="751" pin="3"/><net_sink comp="757" pin=2"/></net>

<net id="768"><net_src comp="174" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="99" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="777"><net_src comp="765" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="769" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="784"><net_src comp="88" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="773" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="90" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="791"><net_src comp="174" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="99" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="798"><net_src comp="74" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="799"><net_src comp="787" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="800"><net_src comp="76" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="805"><net_src comp="78" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="810"><net_src comp="801" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="819"><net_src comp="78" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="824"><net_src comp="815" pin="2"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="811" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="831"><net_src comp="84" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="837"><net_src comp="806" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="86" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="844"><net_src comp="820" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="845"><net_src comp="825" pin="3"/><net_sink comp="839" pin=1"/></net>

<net id="846"><net_src comp="832" pin="3"/><net_sink comp="839" pin=2"/></net>

<net id="847"><net_src comp="839" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="851"><net_src comp="848" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="858"><net_src comp="226" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="863"><net_src comp="269" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="868"><net_src comp="293" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="873"><net_src comp="309" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="878"><net_src comp="92" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="886"><net_src comp="321" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="891"><net_src comp="358" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="899"><net_src comp="370" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="904"><net_src comp="378" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="912"><net_src comp="390" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="917"><net_src comp="411" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="922"><net_src comp="461" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="927"><net_src comp="471" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="932"><net_src comp="476" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="940"><net_src comp="488" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="945"><net_src comp="103" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="950"><net_src comp="110" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="955"><net_src comp="117" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="960"><net_src comp="122" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="965"><net_src comp="543" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="970"><net_src comp="549" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="975"><net_src comp="569" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="980"><net_src comp="574" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="982"><net_src comp="977" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="983"><net_src comp="977" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="987"><net_src comp="603" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="745" pin=2"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="751" pin=2"/></net>

<net id="993"><net_src comp="609" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="999"><net_src comp="623" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1001"><net_src comp="996" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1002"><net_src comp="996" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="1006"><net_src comp="629" pin="4"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1008"><net_src comp="1003" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="1012"><net_src comp="681" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1017"><net_src comp="697" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1022"><net_src comp="708" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1027"><net_src comp="725" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1032"><net_src comp="730" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1037"><net_src comp="757" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="1042"><net_src comp="779" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1044"><net_src comp="1039" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1045"><net_src comp="1039" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1049"><net_src comp="787" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="825" pin=2"/></net>

<net id="1051"><net_src comp="1046" pin="1"/><net_sink comp="832" pin=2"/></net>

<net id="1055"><net_src comp="793" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1057"><net_src comp="1052" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="1058"><net_src comp="1052" pin="1"/><net_sink comp="820" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_V | {}
	Port: weight_V | {}
	Port: bias_V | {}
	Port: output_V | {13 }
 - Input state : 
	Port: subconv_3x3_32_strid : input_V | {6 7 }
	Port: subconv_3x3_32_strid : weight_V | {6 7 }
	Port: subconv_3x3_32_strid : bias_V | {5 12 }
	Port: subconv_3x3_32_strid : output_V | {}
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		co_4 : 1
		StgValue_19 : 2
		tmp : 1
		tmp_cast : 1
		tmp_70 : 1
		p_shl3_cast : 2
		tmp_71 : 1
		p_shl4_cast1 : 2
		p_shl4_cast : 2
		tmp_72 : 3
		tmp_73 : 1
		p_shl2_cast : 2
		tmp_74 : 3
		tmp_83_cast : 4
		tmp_75 : 1
		p_shl_cast : 2
		tmp_76 : 3
		bias_V_addr : 2
	State 3
		exitcond5 : 1
		StgValue_41 : 2
		tmp_s : 1
		tmp_52_cast : 1
		tmp_77 : 2
		p_shl5_cast : 3
		tmp_78 : 3
		p_shl6_cast : 4
		tmp_79 : 5
	State 4
		exitcond6 : 1
		StgValue_54 : 2
		tmp_53 : 1
	State 5
		exitcond7 : 1
		m_4 : 1
		StgValue_64 : 2
		tmp_58_cast : 1
		tmp_81 : 2
		tmp_82 : 3
		tmp_83 : 3
		tmp2 : 1
		tmp2_cast : 1
		tmp_59 : 2
		tmp_60_cast : 3
		tmp_84 : 4
		p_shl7_cast : 5
		tmp_85 : 5
		p_shl8_cast : 6
		tmp_86 : 7
		tmp_80 : 1
	State 6
		exitcond : 1
		n_4 : 1
		StgValue_88 : 2
		tmp_61_cast : 1
		tmp_87 : 2
		tmp_99_cast : 3
		weight_V_addr : 4
		tmp3 : 1
		tmp3_cast : 1
		tmp_62 : 2
		tmp_63_cast : 3
		tmp_88 : 4
		tmp_100_cast : 5
		input_V_addr : 6
		weight_V_load : 5
		input_V_load : 7
	State 7
	State 8
		p_Val2_3 : 1
		tmp_90 : 2
	State 9
		tmp_84_cast : 1
		p_Val2_27 : 2
		signbit : 3
		p_Val2_28 : 3
		tmp_91 : 3
		p_Val2_29 : 4
		newsignbit : 5
		tmp_66 : 6
		carry : 6
		tmp_68 : 3
	State 10
		deleted_zeros : 1
		tmp_67 : 1
		p_41_i_i : 1
		deleted_ones : 1
		p_38_i_i : 1
		p_not_i_i : 2
		brmerge_i_i4 : 2
		overflow : 2
		brmerge40_demorgan_i : 2
		tmp4_demorgan : 2
		tmp4 : 2
		underflow : 2
		brmerge_i_i_i : 2
	State 11
	State 12
		tmp_55 : 1
		p_Val2_24 : 2
		isneg : 3
		result_V : 1
		newsignbit_4 : 2
	State 13
		result_1 : 1
		output_V_addr : 1
		StgValue_161 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |         co_4_fu_226         |    0    |    20   |    10   |
|          |        tmp_72_fu_269        |    0    |    35   |    15   |
|          |        tmp_76_fu_309        |    0    |    32   |    14   |
|          |        tmp_77_fu_333        |    0    |    35   |    15   |
|          |        tmp_79_fu_358        |    0    |    47   |    19   |
|          |          h_4_fu_378         |    0    |    20   |    10   |
|          |          m_4_fu_390         |    0    |    11   |    8    |
|          |        tmp_81_fu_400        |    0    |    29   |    13   |
|          |        tmp_59_fu_427        |    0    |    23   |    11   |
|          |        tmp_84_fu_436        |    0    |    38   |    16   |
|    add   |        tmp_86_fu_461        |    0    |    53   |    21   |
|          |        tmp_80_fu_471        |    0    |    47   |    19   |
|          |          w_4_fu_476         |    0    |    20   |    10   |
|          |          n_4_fu_488         |    0    |    11   |    8    |
|          |        tmp_87_fu_498        |    0    |    32   |    14   |
|          |        tmp_62_fu_518        |    0    |    23   |    11   |
|          |        tmp_88_fu_527        |    0    |    53   |    21   |
|          |       p_Val2_27_fu_569      |    0    |    53   |    21   |
|          |       p_Val2_29_fu_603      |    0    |    29   |    13   |
|          |       p_Val2_24_fu_773      |    0    |    29   |    13   |
|          |       result_V_fu_787       |    0    |    29   |    13   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |        tmp_74_fu_287        |    0    |    26   |    12   |
|          |        tmp_83_fu_411        |    0    |    32   |    14   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       p_Val2_3_fu_543       |    0    |    0    |    62   |
|----------|-----------------------------|---------|---------|---------|
|          |     deleted_zeros_fu_656    |    0    |    0    |    2    |
|          |     deleted_ones_fu_674     |    0    |    0    |    2    |
|          |     p_Val2_32_mux_fu_745    |    0    |    0    |    8    |
|  select  |      p_Val2_s_36_fu_751     |    0    |    0    |    8    |
|          |         sum_V_fu_757        |    0    |    0    |    8    |
|          |     result_V_mux_fu_825     |    0    |    0    |    8    |
|          |      p_result_V_fu_832      |    0    |    0    |    8    |
|          |       result_1_fu_839       |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp2_fu_417         |    0    |    0    |    2    |
|          |         tmp3_fu_508         |    0    |    0    |    2    |
|          |        tmp_66_fu_617        |    0    |    0    |    2    |
|          |        tmp_67_fu_663        |    0    |    0    |    2    |
|    xor   |       p_not_i_i_fu_686      |    0    |    0    |    2    |
|          |        tmp_69_fu_697        |    0    |    0    |    2    |
|          |         tmp4_fu_719         |    0    |    0    |    2    |
|          |        tmp_56_fu_801        |    0    |    0    |    2    |
|          |      brmerge_i_i_fu_811     |    0    |    0    |    2    |
|          |       isneg_not_fu_815      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_623        |    0    |    0    |    2    |
|          |       p_41_i_i_fu_669       |    0    |    0    |    2    |
|          |       p_38_i_i_fu_681       |    0    |    0    |    2    |
|    and   |       overflow_fu_702       |    0    |    0    |    2    |
|          | brmerge40_demorgan_i_fu_708 |    0    |    0    |    2    |
|          |       underflow_fu_725      |    0    |    0    |    2    |
|          |      underflow_4_fu_806     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |     brmerge_i_i4_fu_692     |    0    |    0    |    2    |
|          |     tmp4_demorgan_fu_713    |    0    |    0    |    2    |
|    or    |     brmerge_i_i_i_fu_730    |    0    |    0    |    2    |
|          |         tmp5_fu_736         |    0    |    0    |    2    |
|          |     underflow_not_fu_740    |    0    |    0    |    2    |
|          |       brmerge9_fu_820       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       exitcond4_fu_220      |    0    |    0    |    2    |
|          |       exitcond5_fu_315      |    0    |    0    |    2    |
|          |       exitcond6_fu_364      |    0    |    0    |    2    |
|   icmp   |       exitcond7_fu_384      |    0    |    0    |    1    |
|          |       exitcond_fu_482       |    0    |    0    |    1    |
|          |    Range1_all_ones_fu_646   |    0    |    0    |    1    |
|          |   Range1_all_zeros_fu_651   |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_232         |    0    |    0    |    0    |
|          |       tmp_cast_fu_237       |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_249     |    0    |    0    |    0    |
|          |     p_shl4_cast1_fu_261     |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_265     |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_283     |    0    |    0    |    0    |
|          |      p_shl_cast_fu_305      |    0    |    0    |    0    |
|          |      tmp_52_cast_fu_329     |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_354     |    0    |    0    |    0    |
|   zext   |      tmp_58_cast_fu_396     |    0    |    0    |    0    |
|          |      tmp_60_cast_fu_432     |    0    |    0    |    0    |
|          |      p_shl8_cast_fu_457     |    0    |    0    |    0    |
|          |      tmp_57_cast_fu_467     |    0    |    0    |    0    |
|          |      tmp_61_cast_fu_494     |    0    |    0    |    0    |
|          |      tmp_99_cast_fu_503     |    0    |    0    |    0    |
|          |      tmp_63_cast_fu_523     |    0    |    0    |    0    |
|          |     tmp_100_cast_fu_532     |    0    |    0    |    0    |
|          |        tmp_65_fu_592        |    0    |    0    |    0    |
|          |      tmp_91_cast_fu_848     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_70_fu_241        |    0    |    0    |    0    |
|          |        tmp_71_fu_253        |    0    |    0    |    0    |
|          |        tmp_73_fu_275        |    0    |    0    |    0    |
|          |        tmp_75_fu_297        |    0    |    0    |    0    |
|          |         tmp_s_fu_321        |    0    |    0    |    0    |
|bitconcatenate|      p_shl5_cast_fu_338     |    0    |    0    |    0    |
|          |        tmp_78_fu_346        |    0    |    0    |    0    |
|          |        tmp_53_fu_370        |    0    |    0    |    0    |
|          |      p_shl7_cast_fu_441     |    0    |    0    |    0    |
|          |        tmp_85_fu_449        |    0    |    0    |    0    |
|          |        tmp_64_fu_557        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_83_cast_fu_293     |    0    |    0    |    0    |
|          |       tmp2_cast_fu_423      |    0    |    0    |    0    |
|          |       tmp3_cast_fu_514      |    0    |    0    |    0    |
|   sext   |         OP1_V_fu_537        |    0    |    0    |    0    |
|          |         OP2_V_fu_540        |    0    |    0    |    0    |
|          |      tmp_84_cast_fu_565     |    0    |    0    |    0    |
|          |        tmp_54_fu_765        |    0    |    0    |    0    |
|          |        tmp_55_fu_769        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    shl   |        tmp_82_fu_405        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_90_fu_549        |    0    |    0    |    0    |
|          |        signbit_fu_574       |    0    |    0    |    0    |
|          |        tmp_91_fu_595        |    0    |    0    |    0    |
| bitselect|      newsignbit_fu_609      |    0    |    0    |    0    |
|          |        tmp_93_fu_639        |    0    |    0    |    0    |
|          |         isneg_fu_779        |    0    |    0    |    0    |
|          |     newsignbit_4_fu_793     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|       p_Val2_28_fu_582      |    0    |    0    |    0    |
|          |        tmp_68_fu_629        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |   727   |   491   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     bias_V_addr_reg_875     |    5   |
|brmerge40_demorgan_i_reg_1019|    1   |
|    brmerge_i_i_i_reg_1029   |    1   |
|        carry_reg_996        |    1   |
|         co_4_reg_855        |    5   |
|          co_reg_139         |    5   |
|         h_4_reg_901         |    5   |
|          h_reg_150          |    5   |
|     input_V_addr_reg_947    |   15   |
|     input_V_load_reg_957    |    8   |
|        isneg_reg_1039       |    1   |
|         m_4_reg_909         |    2   |
|          m_reg_186          |    2   |
|         n_4_reg_937         |    2   |
|          n_reg_209          |    2   |
|    newsignbit_4_reg_1052    |    1   |
|      newsignbit_reg_990     |    1   |
|      p_38_i_i_reg_1009      |    1   |
|      p_Val2_26_reg_197      |    8   |
|      p_Val2_27_reg_972      |   16   |
|      p_Val2_29_reg_984      |    8   |
|       p_Val2_3_reg_962      |   16   |
|       p_Val2_s_reg_174      |    8   |
|      result_V_reg_1046      |    8   |
|       signbit_reg_977       |    1   |
|        sum_V_reg_1034       |    8   |
|        tmp_53_reg_896       |    6   |
|       tmp_68_reg_1003       |    2   |
|       tmp_69_reg_1014       |    1   |
|        tmp_72_reg_860       |   11   |
|        tmp_76_reg_870       |   10   |
|        tmp_79_reg_888       |   14   |
|        tmp_80_reg_924       |   14   |
|     tmp_83_cast_reg_865     |    9   |
|        tmp_83_reg_914       |    9   |
|        tmp_86_reg_919       |   16   |
|        tmp_90_reg_967       |    1   |
|        tmp_s_reg_883        |    6   |
|      underflow_reg_1024     |    1   |
|         w_4_reg_929         |    5   |
|          w_reg_162          |    5   |
|    weight_V_addr_reg_942    |    8   |
|    weight_V_load_reg_952    |    8   |
+-----------------------------+--------+
|            Total            |   262  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_117 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_122 |  p0  |   2  |  15  |   30   ||    9    |
|     h_reg_150     |  p0  |   2  |   5  |   10   ||    9    |
|     w_reg_162     |  p0  |   2  |   5  |   10   ||    9    |
|  p_Val2_s_reg_174 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   82   ||   7.94  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   727  |   491  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   262  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   989  |   536  |
+-----------+--------+--------+--------+--------+
