// Seed: 3206174276
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wor id_15;
  inout wire id_14;
  inout wire id_13;
  inout supply0 id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_23;
  generate
    assign id_15 = -1;
    assign id_12 = ~id_4 && 1'b0 && (id_6);
  endgenerate
  assign id_20 = id_17;
endmodule
module module_0 (
    input uwire id_0,
    input wand id_1,
    output logic id_2,
    input wand id_3,
    input tri1 id_4,
    output tri0 id_5,
    output supply1 id_6,
    input tri id_7,
    input uwire id_8,
    input tri id_9,
    output tri1 id_10,
    input wand id_11,
    input supply1 id_12,
    output tri0 id_13,
    input tri1 module_1,
    input wor id_15,
    output logic id_16,
    output wor id_17,
    input uwire id_18,
    input tri0 id_19,
    input supply0 id_20
    , id_26,
    input wand id_21,
    input wire id_22,
    input supply0 id_23,
    output uwire id_24
);
  always @(-1 or posedge -1)
    if (-1) begin : LABEL_0
      id_2 <= id_18;
    end else id_16 = id_4;
  module_0 modCall_1 (
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26
  );
endmodule
