# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
ALLUSERSPROFILE=C:\ProgramData
APPDATA=C:\Users\flaud\AppData\Roaming
arr.length=0
arr.Ubound=-1
CHARPOP=1
CLion=C:\Program Files\JetBrains\CLion 2024.2.3\bin;
CMAKE_OBJECT_PATH_MAX=4096
CommonProgramFiles=C:\Program Files\Common Files
CommonProgramFiles(x86)=C:\Program Files (x86)\Common Files
CommonProgramW6432=C:\Program Files\Common Files
COMPUTERNAME=JACKZENBOOK
ComSpec=C:\WINDOWS\system32\cmd.exe
DriverData=C:\Windows\System32\Drivers\DriverData
EFC_12896=1
HDI_APPROOT=C:/Xilinx/2024.1/Vitis/2024.1
HDI_PROCESSOR=i686
HOMEDRIVE=C:
HOMEPATH=\Users\flaud
HW_SERVER_DJTG_DISABLE=1
HW_SERVER_FTDIMGR_DISABLE=1
IDE_SKIP_SERVER_LICENSE=1
INT_VARIABLE_NAME=XILINX_PATH
ISL_IOSTREAMS_RSA=C:/Xilinx/2024.1/Vitis/2024.1/tps/isl
JAVA_EXE=C:/Xilinx/2024.1\Vitis\2024.1\tps\win64\jre11.0.16_1\bin\java.exe
JAVA_HOME=C:/Xilinx/2024.1\Vitis\2024.1\tps\win64\jre11.0.16_1
LC_NUMERIC=C
LOCALAPPDATA=C:\Users\flaud\AppData\Local
LOGONSERVER=\\JACKZENBOOK
LOPPER_DTC_FLAGS=-b 0 -@
NOSPLASH=false
NUMBER_OF_PROCESSORS=24
OneDrive=C:\Users\flaud\OneDrive
ORIGINAL_XDG_CURRENT_DESKTOP=undefined
OS=Windows_NT
PATH=C:/Xilinx/2024.1/Vivado/2024.1/tps/win64/binutils-2.26/bin;C:/Xilinx/2024.1/Vitis/2024.1/bin/../gnu/aarch64/nt/aarch64-linux/bin;C:/Xilinx/2024.1/Vitis/2024.1/bin/../gnu/ppc64le/4.9.3/win64/bin;C:/Xilinx/2024.1/Vitis/2024.1/bin/../gnu/aarch32/nt/gcc-arm-linux-gnueabi/bin;C:/Xilinx/2024.1\Vitis_HLS\2024.1/tps/mingw/6.2.0/win64.o/nt/bin;C:/Xilinx/2024.1/Vivado/2024.1\gnuwin\bin;C:/Xilinx/2024.1/Vivado/2024.1\gnu\microblaze\nt\bin;C:/Xilinx/2024.1/Vitis/2024.1/bin;C:/Xilinx/2024.1/Vitis/2024.1/tps/win64/java-cef-95.0.4638.69/bin/lib/win64;C:/Xilinx/2024.1/Vitis/2024.1/tps/win64/javafx-sdk-11.0.2/lib;C:/Xilinx/2024.1/Vitis/2024.1/tps/win64/javafx-sdk-11.0.2/bin;C:/Xilinx/2024.1/Vitis/2024.1/lib/win64.o;C:/Xilinx/2024.1/Vitis/2024.1/tps/win64/jre11.0.16_1/bin/server;C:/Xilinx/2024.1/Vitis/2024.1/tps/win64/jre11.0.16_1/bin;C:\Xilinx\2024.1\Vitis\2024.1\tps\win64\LOPPER~1.0-P\min_sdk\\usr\bin;C:/Xilinx/2024.1\Vitis\2024.1\tps\win64\cmake-3.24.2\bin;C:/Xilinx/2024.1\Vitis\2024.1\gnu\microblaze\nt\bin;C:/Xilinx/2024.1\Vitis\2024.1\gnu\microblaze\linux_toolchain\nt64_le\bin;C:/Xilinx/2024.1\Vitis\2024.1\gnu\aarch32\nt\gcc-arm-linux-gnueabi\bin;C:/Xilinx/2024.1\Vitis\2024.1\gnu\aarch32\nt\gcc-arm-none-eabi\bin;C:/Xilinx/2024.1\Vitis\2024.1\gnu\aarch64\nt\aarch64-linux\bin;C:/Xilinx/2024.1\Vitis\2024.1\gnu\aarch64\nt\aarch64-none\bin;C:/Xilinx/2024.1\Vitis\2024.1\gnu\armr5\nt\gcc-arm-none-eabi\bin;C:/Xilinx/2024.1\Vitis\2024.1\gnuwin\bin;C:/Xilinx/2024.1\Vitis\2024.1\tps\win64\python-3.8.3;C:/Xilinx/2024.1\Vitis\2024.1\tps\win64\libxslt\bin;C:/Xilinx/2024.1/Vivado/2024.1\bin;C:/Xilinx/2024.1/Vitis/2024.1\gnu\arm\nt\bin;C:/Xilinx/2024.1/Vitis/2024.1\gnu\microblaze\linux_toolchain\nt64_be\bin;C:/Xilinx/2024.1/Vitis/2024.1\gnu\riscv\nt\riscv64-unknown-elf\bin;C:/Xilinx/2024.1/Vitis/2024.1\tps\win64\git-2.16.2\bin;C:/Xilinx/2024.1/Vitis/2024.1\win64\tools\clang\bin;C:/Xilinx/2024.1\Vitis_HLS\2024.1\lib\win64.o;C:/Xilinx/2024.1\Vitis_HLS\2024.1\bin;C:/Xilinx/2024.1/Vivado/2024.1  /bin;/bin;C:\Program Files (x86)\Common Files\Oracle\Java\java8path;C:\Program Files (x86)\Common Files\Oracle\Java\javapath;C:\WINDOWS\system32;C:\WINDOWS;C:\WINDOWS\System32\Wbem;C:\WINDOWS\System32\WindowsPowerShell\v1.0\;C:\WINDOWS\System32\OpenSSH\;C:\Program Files\PuTTY\;C:\Program Files\dotnet\;C:\Program Files (x86)\Windows Kits\10\Windows Performance Toolkit\;C:\Program Files\Git\cmd;C:\Users\flaud\AppData\Local\Programs\Python\Launcher\;C:\Users\flaud\AppData\Local\Microsoft\WindowsApps;C:\Users\flaud\AppData\Local\Programs\Microsoft VS Code\bin;C:\Program Files\JetBrains\PyCharm 2024.3\bin;;C:\Program Files\JetBrains\CLion 2024.2.3\bin;C:\Users\flaud\AppData\Local\GitHubDesktop\bin;C:/Xilinx/2024.1/Vitis/2024.1\tps\mingw\6.2.0\win64.o\nt\bin;C:/Xilinx/2024.1/Vitis/2024.1\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
PATHEXT=.COM;.EXE;.BAT;.CMD;.VBS;.VBE;.JS;.JSE;.WSF;.WSH;.MSC
PROCESSOR_ARCHITECTURE=AMD64
PROCESSOR_IDENTIFIER=AMD64 Family 26 Model 36 Stepping 0, AuthenticAMD
PROCESSOR_LEVEL=26
PROCESSOR_REVISION=2400
PRODVERSION_EXE=C:/Xilinx/2024.1/Vitis/2024.1/bin/unwrapped/win64.o/prodversion.exe
ProgramData=C:\ProgramData
ProgramFiles=C:\Program Files
ProgramFiles(x86)=C:\Program Files (x86)
ProgramW6432=C:\Program Files
PROMPT=$P$G
PSModulePath=C:\Program Files\WindowsPowerShell\Modules;C:\WINDOWS\system32\WindowsPowerShell\v1.0\Modules
PUBLIC=C:\Users\Public
PyCharm=C:\Program Files\JetBrains\PyCharm 2024.3\bin;
PYTHONPATH=;C:/Xilinx/2024.1/Vitis/2024.1\cli;C:/Xilinx/2024.1/Vitis/2024.1\cli\python-packages\win64;C:/Xilinx/2024.1/Vitis/2024.1\cli\python-packages\site-packages;C:/Xilinx/2024.1/Vitis/2024.1\cli\proto;C:/Xilinx/2024.1/Vitis/2024.1\scripts\python_pkg;
python_path=;C:/Xilinx/2024.1/Vitis/2024.1\cli;C:/Xilinx/2024.1/Vitis/2024.1\cli\python-packages\win64;C:/Xilinx/2024.1/Vitis/2024.1\cli\python-packages\site-packages;C:/Xilinx/2024.1/Vitis/2024.1\cli\proto;C:/Xilinx/2024.1/Vitis/2024.1\scripts\python_pkg;
RDI_APPROOT=C:/Xilinx/2024.1/Vitis/2024.1
RDI_ARGS= -c --mode hls --config C:\Users\flaud\Documents\GitHub\LiveTelemetry\FPGA\CAN_Decoder_Hardware\CAN_decoder\hls_config.cfg --work_dir CAN_decoder
RDI_ARGS_FUNCTION=RDI_EXEC_DEFAULT
RDI_BASEROOT=C:/Xilinx/2024.1/Vitis
RDI_BINDIR=C:/Xilinx/2024.1/Vitis/2024.1/bin
RDI_BINROOT=C:/Xilinx/2024.1/Vitis/2024.1/bin
RDI_BUILD=yes
RDI_CHECK_PROG=True
RDI_DATADIR=C:/Xilinx/2024.1/SharedData/2024.1/data;C:/Xilinx/2024.1/Vitis/2024.1/data
RDI_INSTALLROOT=C:/Xilinx/2024.1
RDI_INSTALLVER=2024.1
RDI_INSTALLVERSION=2024.1
RDI_JAVACEFROOT=C:/Xilinx/2024.1/Vitis/2024.1/tps/win64/java-cef-95.0.4638.69
RDI_JAVAFXROOT=C:/Xilinx/2024.1/Vitis/2024.1/tps/win64/javafx-sdk-11.0.2
RDI_JAVAROOT=C:/Xilinx/2024.1/Vitis/2024.1/tps/win64/jre11.0.16_1
RDI_JAVA_VERSION=11.0.16_1
RDI_LIBDIR=C:/Xilinx/2024.1/Vitis/2024.1/lib/win64.o
RDI_MINGW_LIB=C:/Xilinx/2024.1/Vitis/2024.1\tps\mingw\6.2.0\win64.o\nt\bin;C:/Xilinx/2024.1/Vitis/2024.1\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
RDI_OPT_EXT=.o
RDI_OS_ARCH=64
RDI_PLATFORM=win64
RDI_PREPEND_PATH=C:/Xilinx/2024.1/Vitis/2024.1/bin
RDI_PROG=C:/Xilinx/2024.1/Vitis/2024.1/bin/unwrapped/win64.o/v++.exe
RDI_PROGNAME=v++.exe
RDI_SESSION_INFO=C:\Xilinx\2024.1\Vitis\2024.1\bin:JACKZENBOOK-Wed12-11-2024_13-37-57.52
RDI_SHARED_DATA=C:/Xilinx/2024.1/SharedData/2024.1/data
RDI_TPS_ROOT=C:/Xilinx/2024.1/Vivado/2024.1/tps/win64
RDI_USE_JDK11=1
RDI_VERBOSE=False
RT_LIBPATH=C:/Xilinx/2024.1/Vitis/2024.1/scripts/rt/data
RT_TCL_PATH=C:/Xilinx/2024.1/Vitis/2024.1/scripts/rt/base_tcl/tcl
SDKROOT=C:\Xilinx\2024.1\Vitis\2024.1\tps\win64\LOPPER~1.0-P\min_sdk\
SESSIONNAME=Console
session_string=C:\Users\flaud\Documents\GitHub\LiveTelemetry\FPGA\CAN_Decoder_Hardware\CAN_decoder:JACKZENBOOK-Wed12-11-2024_16-49-08.56
SHARED_DATA_HOME="C:/Xilinx/2024.1/SharedData/2024.1"
SWIG_LIB=C:\Xilinx\2024.1\Vitis\2024.1\tps\win64\LOPPER~1.0-P\min_sdk\\usr\lib\swig\4.0.2
SYNTH_COMMON=C:/Xilinx/2024.1/Vitis/2024.1/scripts/rt/data
SystemDrive=C:
SystemRoot=C:\WINDOWS
TCL_LIBRARY=C:/Xilinx/2024.1/Vitis/2024.1/tps/tcl/tcl8.6
TCMALLOC_LARGE_ALLOC_REPORT_THRESHOLD=4294967296
TEMP=C:\Users\flaud\AppData\Local\Temp
THEIA_APP_PROJECT_PATH=C:\Xilinx\2024.1\Vitis\2024.1\ide\electron-app\win64\resources\app
THEIA_DEFAULT_PLUGINS=local-dir:C:\Xilinx\2024.1\Vitis\2024.1\ide\electron-app\win64\resources\app\plugins
THEIA_ELECTRON_TOKEN={"value":"441a2b23-9c87-470a-b208-10f43b36ae4e"}
THEIA_ELECTRON_VERSION=15.5.7
THEIA_PLUGINS=local-dir:C:\Users\flaud\.theia\plugins
TMP=C:\Users\flaud\AppData\Local\Temp
USERDOMAIN=JACKZENBOOK
USERDOMAIN_ROAMINGPROFILE=JACKZENBOOK
USERNAME=flaud
USERPROFILE=C:\Users\flaud
VITISNEW=true
VSCODE_API_VERSION=1.53.2
windir=C:\WINDOWS
XILINX_HLS=C:/Xilinx/2024.1\Vitis_HLS\2024.1
XILINX_PLANAHEAD=C:/Xilinx/2024.1/Vitis/2024.1
XILINX_SDK=C:/Xilinx/2024.1/Vitis/2024.1
XILINX_VERSION_DEFAULT=2024.1.2
XILINX_VERSION_VITIS=2024.1.2
XILINX_VITIS=C:/Xilinx/2024.1\Vitis\2024.1
XILINX_VITIS_VERSION=Vitis v2024.1.2 (64-bit)
XILINX_VIVADO=C:/Xilinx/2024.1/Vivado/2024.1
XILINX_VIVADO_HLS=C:/Xilinx/2024.1/Vivado/2024.1
XIL_CHECK_TCL_DEBUG=False
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XVREDIST=C:/Xilinx/2024.1/Vitis/2024.1\tps\win64\xvcredist.exe
_RDI_BINROOT=C:\Xilinx\2024.1\Vitis\2024.1\bin
_RDI_CWD=C:\Users\flaud\Documents\GitHub\LiveTelemetry\FPGA\CAN_Decoder_Hardware\CAN_decoder
_RDI_DONT_SET_XILINX_AS_PATH=True
_RDI_VERSION_PROG=v++
_valid=False
XILINX_CD_CONNECT_ID=62734
XILINX_CD_SESSION=c4406b45-8330-4489-87d8-d4fc475d182f


V++ command line:
------------------------------------------
C:/Xilinx/2024.1/Vitis/2024.1/bin/unwrapped/win64.o/v++.exe -c --mode hls --config C:\Users\flaud\Documents\GitHub\LiveTelemetry\FPGA\CAN_Decoder_Hardware\CAN_decoder\hls_config.cfg --work_dir CAN_decoder 

FINAL PROGRAM OPTIONS
--compile
--config C:\Users\flaud\Documents\GitHub\LiveTelemetry\FPGA\CAN_Decoder_Hardware\CAN_decoder\hls_config.cfg
--hls.clock 10ns
--hls.clock_uncertainty 0.5ns
--hls.flow_target vivado
--hls.package.output.format ip_catalog
--hls.package.output.syn false
--hls.syn.file C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.cpp
--hls.syn.top can_message_decoder
--hls.tb.file testbench.cpp
--hls.tb.file can_message_decoder.cpp
--hls.tb.file C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/testbench.cpp
--mode hls
--part xc7z020clg400-1
--target hw
--work_dir CAN_decoder

PARSED COMMAND LINE OPTIONS
-c 
--mode hls 
--config C:\Users\flaud\Documents\GitHub\LiveTelemetry\FPGA\CAN_Decoder_Hardware\CAN_decoder\hls_config.cfg 
--work_dir CAN_decoder 

PARSED CONFIG FILE (1) OPTIONS
file: C:\Users\flaud\Documents\GitHub\LiveTelemetry\FPGA\CAN_Decoder_Hardware\CAN_decoder\hls_config.cfg
part xc7z020clg400-1 
hls.flow_target vivado 
hls.package.output.format ip_catalog 
hls.package.output.syn false 
hls.clock 10ns 
hls.clock_uncertainty 0.5ns 
hls.syn.top can_message_decoder 
hls.tb.file testbench.cpp 
hls.tb.file can_message_decoder.cpp 
hls.tb.file C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/testbench.cpp 
hls.syn.file C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.cpp 


==========================================
new:  steps log generated by v++ for new launch 
timestamp: 11 Dec 2024 16:49:21
------------------------------------------
V++ internal step: writing a config file for vitis_hls: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/config.cmdline
timestamp: 11 Dec 2024 16:49:21
V++ internal step status: success
------------------------------------------
V++ internal step: running vitis_hls
timestamp: 11 Dec 2024 16:49:21
working dir: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder
cmd: vitis_hls -nolog -run csynth -work_dir C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder -config C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg -cmdlineconfig C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/config.cmdline
V++ internal step status: fail

------------------------------------------
V++ command line :
------------------------------------------
C:/Xilinx/2024.1/Vitis/2024.1/bin/unwrapped/win64.o/v++.exe -c --mode hls --config C:\Users\flaud\Documents\GitHub\LiveTelemetry\FPGA\CAN_Decoder_Hardware\CAN_decoder\hls_config.cfg --work_dir CAN_decoder 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 11 Dec 2024 16:51:05
------------------------------------------
V++ internal step: writing a config file for vitis_hls: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/config.cmdline
timestamp: 11 Dec 2024 16:51:05
V++ internal step status: success
------------------------------------------
V++ internal step: running vitis_hls
timestamp: 11 Dec 2024 16:51:05
working dir: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder
cmd: vitis_hls -nolog -run csynth -work_dir C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder -config C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg -cmdlineconfig C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/config.cmdline
V++ internal step status: fail

------------------------------------------
V++ command line :
------------------------------------------
C:/Xilinx/2024.1/Vitis/2024.1/bin/unwrapped/win64.o/v++.exe -c --mode hls --config C:\Users\flaud\Documents\GitHub\LiveTelemetry\FPGA\CAN_Decoder_Hardware\CAN_decoder\hls_config.cfg --work_dir CAN_decoder 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 11 Dec 2024 16:52:07
------------------------------------------
V++ internal step: writing a config file for vitis_hls: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/config.cmdline
timestamp: 11 Dec 2024 16:52:07
V++ internal step status: success
------------------------------------------
V++ internal step: running vitis_hls
timestamp: 11 Dec 2024 16:52:07
working dir: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder
cmd: vitis_hls -nolog -run csynth -work_dir C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder -config C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg -cmdlineconfig C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/config.cmdline
V++ internal step status: fail

------------------------------------------
VITIS-RUN command line :
------------------------------------------
C:/Xilinx/2024.1/Vitis/2024.1/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config C:\Users\flaud\Documents\GitHub\LiveTelemetry\FPGA\CAN_Decoder_Hardware\CAN_decoder\hls_config.cfg --work_dir CAN_decoder 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 11 Dec 2024 16:54:09
------------------------------------------
VITIS-RUN internal step: writing a config file for vitis_hls: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/config.cmdline
timestamp: 11 Dec 2024 16:54:09
VITIS-RUN internal step status: success
------------------------------------------
VITIS-RUN internal step: running vitis_hls
timestamp: 11 Dec 2024 16:54:09
working dir: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder
cmd: vitis_hls -nolog -run csim -work_dir C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder -config C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg -cmdlineconfig C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/config.cmdline
VITIS-RUN internal step status: fail
