;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -0, <-24
	SLT 200, @62
	SLT 200, @62
	DJN <120, 102
	ADD @610, 1
	SUB @10, 1
	SUB @10, 1
	SPL 500, <2
	MOV 270, 0
	SUB 0, @46
	MOV 270, 0
	SUB -0, 901
	CMP #0, -0
	SPL 0, <46
	SUB #0, -0
	SPL -207, @-120
	SLT 200, @62
	SUB @121, 106
	SUB 270, 0
	CMP 108, -174
	SPL 500, <2
	SPL <127, 106
	MOV -7, <-29
	CMP 100, -104
	SUB @-10, -1
	MOV -7, <-29
	SUB 100, -104
	SUB @-127, 100
	MOV 270, 0
	SUB @121, 106
	SUB #12, @-0
	SPL 500, <2
	SPL <127, 106
	MOV -7, <-29
	SUB #1, <-1
	SUB -207, <-120
	SPL 90, <-2
	SUB @10, 1
	CMP -207, <-120
	SUB -207, <-120
	ADD -0, <-24
	CMP -207, <-120
	MOV -7, <-20
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
