{"vcs1":{"timestamp_begin":1713306403.764874507, "rt":0.90, "ut":0.54, "st":0.29}}
{"vcselab":{"timestamp_begin":1713306404.853478537, "rt":0.90, "ut":0.59, "st":0.27}}
{"link":{"timestamp_begin":1713306405.906023966, "rt":0.47, "ut":0.19, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713306402.762512937}
{"VCS_COMP_START_TIME": 1713306402.762512937}
{"VCS_COMP_END_TIME": 1713306406.554761105}
{"VCS_USER_OPTIONS": "-sverilog lab5/alu.sv lab5/constants.sv lab5/controlpath.sv lab5/datapath.sv lab5/library.sv lab5/memory.sv lab5/regfile.sv lab5/RISC240.sv"}
{"vcs1": {"peak_mem": 338744}}
{"stitch_vcselab": {"peak_mem": 222608}}
