
ubuntu-preinstalled/fallocate:     file format elf32-littlearm


Disassembly of section .init:

00000c88 <.init>:
 c88:	push	{r3, lr}
 c8c:	bl	1a58 <strspn@plt+0xb04>
 c90:	pop	{r3, pc}

Disassembly of section .plt:

00000c94 <raise@plt-0x14>:
 c94:	push	{lr}		; (str lr, [sp, #-4]!)
 c98:	ldr	lr, [pc, #4]	; ca4 <raise@plt-0x4>
 c9c:	add	lr, pc, lr
 ca0:	ldr	pc, [lr, #8]!
 ca4:	andeq	r4, r1, r8, lsr r2

00000ca8 <raise@plt>:
 ca8:	add	ip, pc, #0, 12
 cac:	add	ip, ip, #20, 20	; 0x14000
 cb0:	ldr	pc, [ip, #568]!	; 0x238

00000cb4 <fsync@plt>:
 cb4:	add	ip, pc, #0, 12
 cb8:	add	ip, ip, #20, 20	; 0x14000
 cbc:	ldr	pc, [ip, #560]!	; 0x230

00000cc0 <strcmp@plt>:
 cc0:	add	ip, pc, #0, 12
 cc4:	add	ip, ip, #20, 20	; 0x14000
 cc8:	ldr	pc, [ip, #552]!	; 0x228

00000ccc <__cxa_finalize@plt>:
 ccc:	add	ip, pc, #0, 12
 cd0:	add	ip, ip, #20, 20	; 0x14000
 cd4:	ldr	pc, [ip, #544]!	; 0x220

00000cd8 <strtol@plt>:
 cd8:	add	ip, pc, #0, 12
 cdc:	add	ip, ip, #20, 20	; 0x14000
 ce0:	ldr	pc, [ip, #536]!	; 0x218

00000ce4 <strcspn@plt>:
 ce4:	add	ip, pc, #0, 12
 ce8:	add	ip, ip, #20, 20	; 0x14000
 cec:	ldr	pc, [ip, #528]!	; 0x210

00000cf0 <posix_fadvise64@plt>:
 cf0:	add	ip, pc, #0, 12
 cf4:	add	ip, ip, #20, 20	; 0x14000
 cf8:	ldr	pc, [ip, #520]!	; 0x208

00000cfc <free@plt>:
 cfc:	add	ip, pc, #0, 12
 d00:	add	ip, ip, #20, 20	; 0x14000
 d04:	ldr	pc, [ip, #512]!	; 0x200

00000d08 <ferror@plt>:
 d08:	add	ip, pc, #0, 12
 d0c:	add	ip, ip, #20, 20	; 0x14000
 d10:	ldr	pc, [ip, #504]!	; 0x1f8

00000d14 <strndup@plt>:
 d14:			; <UNDEFINED> instruction: 0xe7fd4778
 d18:	add	ip, pc, #0, 12
 d1c:	add	ip, ip, #20, 20	; 0x14000
 d20:	ldr	pc, [ip, #492]!	; 0x1ec

00000d24 <_exit@plt>:
 d24:	add	ip, pc, #0, 12
 d28:	add	ip, ip, #20, 20	; 0x14000
 d2c:	ldr	pc, [ip, #484]!	; 0x1e4

00000d30 <memcpy@plt>:
 d30:	add	ip, pc, #0, 12
 d34:	add	ip, ip, #20, 20	; 0x14000
 d38:	ldr	pc, [ip, #476]!	; 0x1dc

00000d3c <__strtoull_internal@plt>:
 d3c:	add	ip, pc, #0, 12
 d40:	add	ip, ip, #20, 20	; 0x14000
 d44:	ldr	pc, [ip, #468]!	; 0x1d4

00000d48 <dcgettext@plt>:
 d48:	add	ip, pc, #0, 12
 d4c:	add	ip, ip, #20, 20	; 0x14000
 d50:	ldr	pc, [ip, #460]!	; 0x1cc

00000d54 <strdup@plt>:
 d54:			; <UNDEFINED> instruction: 0xe7fd4778
 d58:	add	ip, pc, #0, 12
 d5c:	add	ip, ip, #20, 20	; 0x14000
 d60:	ldr	pc, [ip, #448]!	; 0x1c0

00000d64 <__stack_chk_fail@plt>:
 d64:	add	ip, pc, #0, 12
 d68:	add	ip, ip, #20, 20	; 0x14000
 d6c:	ldr	pc, [ip, #440]!	; 0x1b8

00000d70 <textdomain@plt>:
 d70:	add	ip, pc, #0, 12
 d74:	add	ip, ip, #20, 20	; 0x14000
 d78:	ldr	pc, [ip, #432]!	; 0x1b0

00000d7c <err@plt>:
 d7c:	add	ip, pc, #0, 12
 d80:	add	ip, ip, #20, 20	; 0x14000
 d84:	ldr	pc, [ip, #424]!	; 0x1a8

00000d88 <__fxstat64@plt>:
 d88:	add	ip, pc, #0, 12
 d8c:	add	ip, ip, #20, 20	; 0x14000
 d90:	ldr	pc, [ip, #416]!	; 0x1a0

00000d94 <lseek64@plt>:
 d94:	add	ip, pc, #0, 12
 d98:	add	ip, ip, #20, 20	; 0x14000
 d9c:	ldr	pc, [ip, #408]!	; 0x198

00000da0 <pread64@plt>:
 da0:	add	ip, pc, #0, 12
 da4:	add	ip, ip, #20, 20	; 0x14000
 da8:	ldr	pc, [ip, #400]!	; 0x190

00000dac <__fpending@plt>:
 dac:	add	ip, pc, #0, 12
 db0:	add	ip, ip, #20, 20	; 0x14000
 db4:	ldr	pc, [ip, #392]!	; 0x188

00000db8 <open64@plt>:
 db8:	add	ip, pc, #0, 12
 dbc:	add	ip, ip, #20, 20	; 0x14000
 dc0:	ldr	pc, [ip, #384]!	; 0x180

00000dc4 <malloc@plt>:
 dc4:	add	ip, pc, #0, 12
 dc8:	add	ip, ip, #20, 20	; 0x14000
 dcc:	ldr	pc, [ip, #376]!	; 0x178

00000dd0 <__libc_start_main@plt>:
 dd0:	add	ip, pc, #0, 12
 dd4:	add	ip, ip, #20, 20	; 0x14000
 dd8:	ldr	pc, [ip, #368]!	; 0x170

00000ddc <__gmon_start__@plt>:
 ddc:	add	ip, pc, #0, 12
 de0:	add	ip, ip, #20, 20	; 0x14000
 de4:	ldr	pc, [ip, #360]!	; 0x168

00000de8 <getopt_long@plt>:
 de8:	add	ip, pc, #0, 12
 dec:	add	ip, ip, #20, 20	; 0x14000
 df0:	ldr	pc, [ip, #352]!	; 0x160

00000df4 <__ctype_b_loc@plt>:
 df4:	add	ip, pc, #0, 12
 df8:	add	ip, ip, #20, 20	; 0x14000
 dfc:	ldr	pc, [ip, #344]!	; 0x158

00000e00 <exit@plt>:
 e00:	add	ip, pc, #0, 12
 e04:	add	ip, ip, #20, 20	; 0x14000
 e08:	ldr	pc, [ip, #336]!	; 0x150

00000e0c <strtoul@plt>:
 e0c:	add	ip, pc, #0, 12
 e10:	add	ip, ip, #20, 20	; 0x14000
 e14:	ldr	pc, [ip, #328]!	; 0x148

00000e18 <strlen@plt>:
 e18:	add	ip, pc, #0, 12
 e1c:	add	ip, ip, #20, 20	; 0x14000
 e20:	ldr	pc, [ip, #320]!	; 0x140

00000e24 <strchr@plt>:
 e24:	add	ip, pc, #0, 12
 e28:	add	ip, ip, #20, 20	; 0x14000
 e2c:	ldr	pc, [ip, #312]!	; 0x138

00000e30 <warnx@plt>:
 e30:	add	ip, pc, #0, 12
 e34:	add	ip, ip, #20, 20	; 0x14000
 e38:	ldr	pc, [ip, #304]!	; 0x130

00000e3c <getpagesize@plt>:
 e3c:	add	ip, pc, #0, 12
 e40:	add	ip, ip, #20, 20	; 0x14000
 e44:	ldr	pc, [ip, #296]!	; 0x128

00000e48 <__errno_location@plt>:
 e48:	add	ip, pc, #0, 12
 e4c:	add	ip, ip, #20, 20	; 0x14000
 e50:	ldr	pc, [ip, #288]!	; 0x120

00000e54 <__cxa_atexit@plt>:
 e54:			; <UNDEFINED> instruction: 0xe7fd4778
 e58:	add	ip, pc, #0, 12
 e5c:	add	ip, ip, #20, 20	; 0x14000
 e60:	ldr	pc, [ip, #276]!	; 0x114

00000e64 <__vasprintf_chk@plt>:
 e64:	add	ip, pc, #0, 12
 e68:	add	ip, ip, #20, 20	; 0x14000
 e6c:	ldr	pc, [ip, #268]!	; 0x10c

00000e70 <fgetc@plt>:
 e70:	add	ip, pc, #0, 12
 e74:	add	ip, ip, #20, 20	; 0x14000
 e78:	ldr	pc, [ip, #260]!	; 0x104

00000e7c <__printf_chk@plt>:
 e7c:	add	ip, pc, #0, 12
 e80:	add	ip, ip, #20, 20	; 0x14000
 e84:	ldr	pc, [ip, #252]!	; 0xfc

00000e88 <strtod@plt>:
 e88:	add	ip, pc, #0, 12
 e8c:	add	ip, ip, #20, 20	; 0x14000
 e90:	ldr	pc, [ip, #244]!	; 0xf4

00000e94 <__fprintf_chk@plt>:
 e94:	add	ip, pc, #0, 12
 e98:	add	ip, ip, #20, 20	; 0x14000
 e9c:	ldr	pc, [ip, #236]!	; 0xec

00000ea0 <fclose@plt>:
 ea0:	add	ip, pc, #0, 12
 ea4:	add	ip, ip, #20, 20	; 0x14000
 ea8:	ldr	pc, [ip, #228]!	; 0xe4

00000eac <posix_fallocate64@plt>:
 eac:	add	ip, pc, #0, 12
 eb0:	add	ip, ip, #20, 20	; 0x14000
 eb4:	ldr	pc, [ip, #220]!	; 0xdc

00000eb8 <setlocale@plt>:
 eb8:	add	ip, pc, #0, 12
 ebc:	add	ip, ip, #20, 20	; 0x14000
 ec0:	ldr	pc, [ip, #212]!	; 0xd4

00000ec4 <fallocate64@plt>:
 ec4:	add	ip, pc, #0, 12
 ec8:	add	ip, ip, #20, 20	; 0x14000
 ecc:	ldr	pc, [ip, #204]!	; 0xcc

00000ed0 <errx@plt>:
 ed0:	add	ip, pc, #0, 12
 ed4:	add	ip, ip, #20, 20	; 0x14000
 ed8:	ldr	pc, [ip, #196]!	; 0xc4

00000edc <warn@plt>:
 edc:	add	ip, pc, #0, 12
 ee0:	add	ip, ip, #20, 20	; 0x14000
 ee4:	ldr	pc, [ip, #188]!	; 0xbc

00000ee8 <fputc@plt>:
 ee8:	add	ip, pc, #0, 12
 eec:	add	ip, ip, #20, 20	; 0x14000
 ef0:	ldr	pc, [ip, #180]!	; 0xb4

00000ef4 <localeconv@plt>:
 ef4:	add	ip, pc, #0, 12
 ef8:	add	ip, ip, #20, 20	; 0x14000
 efc:	ldr	pc, [ip, #172]!	; 0xac

00000f00 <__strtoll_internal@plt>:
 f00:	add	ip, pc, #0, 12
 f04:	add	ip, ip, #20, 20	; 0x14000
 f08:	ldr	pc, [ip, #164]!	; 0xa4

00000f0c <bindtextdomain@plt>:
 f0c:	add	ip, pc, #0, 12
 f10:	add	ip, ip, #20, 20	; 0x14000
 f14:	ldr	pc, [ip, #156]!	; 0x9c

00000f18 <fputs@plt>:
 f18:	add	ip, pc, #0, 12
 f1c:	add	ip, ip, #20, 20	; 0x14000
 f20:	ldr	pc, [ip, #148]!	; 0x94

00000f24 <strncmp@plt>:
 f24:	add	ip, pc, #0, 12
 f28:	add	ip, ip, #20, 20	; 0x14000
 f2c:	ldr	pc, [ip, #140]!	; 0x8c

00000f30 <abort@plt>:
 f30:	add	ip, pc, #0, 12
 f34:	add	ip, ip, #20, 20	; 0x14000
 f38:	ldr	pc, [ip, #132]!	; 0x84

00000f3c <close@plt>:
 f3c:	add	ip, pc, #0, 12
 f40:	add	ip, ip, #20, 20	; 0x14000
 f44:	ldr	pc, [ip, #124]!	; 0x7c

00000f48 <__snprintf_chk@plt>:
 f48:	add	ip, pc, #0, 12
 f4c:	add	ip, ip, #20, 20	; 0x14000
 f50:	ldr	pc, [ip, #116]!	; 0x74

00000f54 <strspn@plt>:
 f54:	add	ip, pc, #0, 12
 f58:	add	ip, ip, #20, 20	; 0x14000
 f5c:	ldr	pc, [ip, #108]!	; 0x6c

Disassembly of section .text:

00000f60 <.text>:
     f60:	svcmi	0x00f0e92d
     f64:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
     f68:	strmi	r8, [r5], -r2, lsl #22
     f6c:	ldmibcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     f70:			; <UNDEFINED> instruction: 0xf8df2006
     f74:			; <UNDEFINED> instruction: 0xf04f3998
     f78:	ldrbtmi	r0, [sl], #-2560	; 0xfffff600
     f7c:	ldmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     f80:			; <UNDEFINED> instruction: 0xf8dfb0bb
     f84:	ldmpl	r3, {r4, r7, r8, fp, lr}^
     f88:	ldrbtmi	sl, [r9], #-3893	; 0xfffff0cb
     f8c:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
     f90:			; <UNDEFINED> instruction: 0xf04f9339
     f94:	movwcs	r0, #768	; 0x300
     f98:			; <UNDEFINED> instruction: 0xf04f607b
     f9c:	movwls	r0, #51968	; 0xcb00
     fa0:	movwls	r9, #58165	; 0xe335
     fa4:	movwls	r6, #16571	; 0x40bb
     fa8:			; <UNDEFINED> instruction: 0xf7ff60fb
     fac:			; <UNDEFINED> instruction: 0xf8dfef86
     fb0:	strtmi	r1, [r0], -r8, ror #18
     fb4:	stmdbhi	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     fb8:			; <UNDEFINED> instruction: 0xf8df4479
     fbc:			; <UNDEFINED> instruction: 0xf7ff9964
     fc0:	strtmi	lr, [r0], -r6, lsr #31
     fc4:	mrc	7, 6, APSR_nzcv, cr4, cr15, {7}
     fc8:	ldmdbeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     fcc:	ldrbtcc	pc, [pc], #79	; fd4 <strspn@plt+0x80>	; <UNPREDICTABLE>
     fd0:	ldrbtmi	r4, [r8], #-1272	; 0xfffffb08
     fd4:			; <UNDEFINED> instruction: 0xf00244f9
     fd8:			; <UNDEFINED> instruction: 0xf8dffb75
     fdc:	ldrbtmi	r3, [fp], #-2380	; 0xfffff6b4
     fe0:			; <UNDEFINED> instruction: 0xf06f9317
     fe4:	stmib	sp, {r0, r8, r9}^
     fe8:			; <UNDEFINED> instruction: 0xf8df3414
     fec:	ldrbtmi	r3, [fp], #-2368	; 0xfffff6c0
     ff0:	strbmi	r9, [r3], -r9, lsl #6
     ff4:	strbmi	r2, [sl], -r0, lsl #8
     ff8:			; <UNDEFINED> instruction: 0x46284631
     ffc:			; <UNDEFINED> instruction: 0xf7ff9400
    1000:	mcrrne	14, 15, lr, r3, cr4
    1004:	rschi	pc, pc, r0
    1008:	stcle	8, cr2, [r2, #-392]!	; 0xfffffe78
    100c:	stmdbmi	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1010:	cmncs	r3, fp, lsr r6
    1014:	addmi	r4, r8, #124, 8	; 0x7c000000
    1018:	strtmi	fp, [r4], r8, lsr #31
    101c:	addmi	sp, r8, #13312	; 0x3400
    1020:	addshi	pc, r4, r0
    1024:	svcne	0x0004f85c
    1028:	svclt	0x00b44288
    102c:	andcs	r2, r1, #0, 4
    1030:	svclt	0x00082900
    1034:	bcs	983c <strspn@plt+0x88e8>
    1038:			; <UNDEFINED> instruction: 0xf854d1f1
    103c:	movwcc	r1, #20288	; 0x4f40
    1040:	svclt	0x00b44288
    1044:	andcs	r2, r1, #0, 4
    1048:	svclt	0x00082900
    104c:	bcs	9854 <strspn@plt+0x8900>
    1050:	ldmdacc	r6, {r0, r5, r6, r7, r8, ip, lr, pc}^
    1054:	vadd.i8	d2, d0, d20
    1058:	ldm	pc, {r1, r3, r5, r6, r7, r9, pc}^	; <UNPREDICTABLE>
    105c:	rsbeq	pc, r1, r0, lsl r0	; <UNPREDICTABLE>
    1060:	rsceq	r0, r8, #232, 4	; 0x8000000e
    1064:	rsceq	r0, r8, #232, 4	; 0x8000000e
    1068:	rsceq	r0, r8, #232, 4	; 0x8000000e
    106c:	rsceq	r0, r8, #232, 4	; 0x8000000e
    1070:	rsceq	r0, r8, #232, 4	; 0x8000000e
    1074:	rsceq	r0, r8, #232, 4	; 0x8000000e
    1078:	adcseq	r0, lr, ip, asr r0
    107c:	rsceq	r0, r8, #232, 4	; 0x8000000e
    1080:	rscseq	r0, sp, #232, 4	; 0x8000000e
    1084:	rsceq	r0, r8, #87	; 0x57
    1088:	subeq	r0, r7, r8, ror #5
    108c:	subeq	r0, r2, r8, ror #5
    1090:	eoreq	r0, pc, r4, lsr r0	; <UNPREDICTABLE>
    1094:	rsceq	r0, r8, #232, 4	; 0x8000000e
    1098:	rsceq	r0, r8, #232, 4	; 0x8000000e
    109c:	eoreq	r0, sl, r8, ror #5
    10a0:	sbceq	r0, r1, r8, ror #5
    10a4:	eoreq	r0, r5, r8, ror #5
    10a8:			; <UNDEFINED> instruction: 0xf0439b04
    10ac:	movwls	r0, #17168	; 0x4310
    10b0:	bls	27af34 <strspn@plt+0x279fe0>
    10b4:	movwcc	r6, #6163	; 0x1813
    10b8:			; <UNDEFINED> instruction: 0xe79a6013
    10bc:			; <UNDEFINED> instruction: 0xf0439b04
    10c0:	movwls	r0, #17155	; 0x4303
    10c4:			; <UNDEFINED> instruction: 0xf8dfe795
    10c8:	ldmdbge	sl, {r2, r3, r5, r6, fp, ip, sp}
    10cc:	ldmpl	r3, {r0, r1, r2, r4, r9, fp, ip, pc}^
    10d0:			; <UNDEFINED> instruction: 0xf0016818
    10d4:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    10d8:	orrhi	pc, pc, #64	; 0x40
    10dc:	blge	6bb858 <strspn@plt+0x6ba904>
    10e0:	blls	13af04 <strspn@plt+0x139fb0>
    10e4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    10e8:	str	r9, [r2, r4, lsl #6]
    10ec:	stmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    10f0:	bls	5eb560 <strspn@plt+0x5ea60c>
    10f4:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    10f8:			; <UNDEFINED> instruction: 0xf8e8f001
    10fc:			; <UNDEFINED> instruction: 0xf0402800
    1100:	ldmib	sp, {r1, r7, r8, r9, pc}^
    1104:	stmib	sp, {r1, r3, r4, sl, ip, sp}^
    1108:			; <UNDEFINED> instruction: 0xe7723414
    110c:			; <UNDEFINED> instruction: 0xf0439b04
    1110:	movwls	r0, #17184	; 0x4320
    1114:	blls	13aed0 <strspn@plt+0x139f7c>
    1118:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    111c:	strb	r9, [r8, -r4, lsl #6]!
    1120:	ldmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1124:	andcs	r2, r0, r5, lsl #4
    1128:			; <UNDEFINED> instruction: 0xf7ff4479
    112c:	ldcls	14, cr14, [r7], {14}
    1130:	stmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1134:	stmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1138:	ldrbtmi	r5, [fp], #-2210	; 0xfffff75e
    113c:			; <UNDEFINED> instruction: 0x46016812
    1140:			; <UNDEFINED> instruction: 0xf7ff2001
    1144:	mulcs	r0, ip, lr
    1148:	mrc	7, 2, APSR_nzcv, cr10, cr15, {7}
    114c:	stmdblt	sl, {r1, r3, r4, fp, sp, lr}
    1150:			; <UNDEFINED> instruction: 0xe7726018
    1154:			; <UNDEFINED> instruction: 0xf43f4290
    1158:			; <UNDEFINED> instruction: 0xf8dfaf70
    115c:	andcs	r3, r5, #232, 14	; 0x3a00000
    1160:	andcs	r9, r0, r7, lsl lr
    1164:	ubfxne	pc, pc, #17, #1
    1168:			; <UNDEFINED> instruction: 0xf8df1f25
    116c:	ldrtcc	r9, [r8], #-2016	; 0xfffff820
    1170:	ldrbtmi	r5, [r9], #-2295	; 0xfffff709
    1174:			; <UNDEFINED> instruction: 0x67d8f8df
    1178:			; <UNDEFINED> instruction: 0xf8d744f9
    117c:			; <UNDEFINED> instruction: 0xf7ff8000
    1180:	ldmdbls	r7, {r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    1184:			; <UNDEFINED> instruction: 0xf8df447e
    1188:	stmiapl	fp, {r2, r4, r5, r7, r8, r9, sl, ip, sp}^
    118c:	ldmdavs	fp, {r0, r8, sp}
    1190:	strbmi	r4, [r0], -r2, lsl #12
    1194:	mrc	7, 3, APSR_nzcv, cr14, cr15, {7}
    1198:	sbfxhi	pc, pc, #17, #25
    119c:			; <UNDEFINED> instruction: 0xf85544f8
    11a0:	orrslt	r0, r8, r4, lsl #30
    11a4:	sbfxcs	pc, pc, #17, #17
    11a8:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
    11ac:			; <UNDEFINED> instruction: 0xf852e004
    11b0:	blcs	10df8 <strspn@plt+0xfea4>
    11b4:	tsthi	r0, #0	; <UNPREDICTABLE>
    11b8:	addmi	r6, r8, #13697024	; 0xd10000
    11bc:	ldmdavs	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    11c0:	tstcs	r1, r2, asr #12
    11c4:	mcr	7, 3, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    11c8:	mvnle	r4, r5, lsr #5
    11cc:	andcs	r6, sl, r9, lsr r8
    11d0:	mcr	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    11d4:			; <UNDEFINED> instruction: 0xf7ff2001
    11d8:	movwcs	lr, #7700	; 0x1e14
    11dc:	str	r9, [r8, -lr, lsl #6]
    11e0:	movwls	r2, #49921	; 0xc301
    11e4:			; <UNDEFINED> instruction: 0xf8dfe705
    11e8:	bls	5cefc0 <strspn@plt+0x5ce06c>
    11ec:	stmdavs	fp, {r0, r4, r6, r7, fp, ip, lr}
    11f0:			; <UNDEFINED> instruction: 0xf00042ab
    11f4:			; <UNDEFINED> instruction: 0xf8df8367
    11f8:			; <UNDEFINED> instruction: 0xf8562768
    11fc:	movwcc	r0, #4131	; 0x1023
    1200:	adcmi	r4, fp, #2046820352	; 0x7a000000
    1204:	subsvs	r6, r0, fp
    1208:	teqhi	r8, #64	; 0x40	; <UNPREDICTABLE>
    120c:			; <UNDEFINED> instruction: 0xf06f9b0e
    1210:	blcs	1a1c <strspn@plt+0xac8>
    1214:	ldmib	sp, {r1, r2, r3, r6, r8, ip, lr, pc}^
    1218:			; <UNDEFINED> instruction: 0xf04f4514
    121c:	addsmi	r3, sp, #-67108861	; 0xfc000003
    1220:	addsmi	fp, r4, #8, 30
    1224:	cmphi	r8, #0	; <UNPREDICTABLE>
    1228:	ldrcc	lr, [r4], #-2525	; 0xfffff623
    122c:			; <UNDEFINED> instruction: 0xf1742b01
    1230:	vsubw.s8	q8, q0, d0
    1234:			; <UNDEFINED> instruction: 0xf1ba8365
    1238:			; <UNDEFINED> instruction: 0xf17b0f00
    123c:	vsubw.s8	q8, q0, d0
    1240:	blls	121f9c <strspn@plt+0x121048>
    1244:	sbcsvc	pc, fp, #1325400064	; 0x4f000000
    1248:	svclt	0x000c2b00
    124c:	tstcs	r2, r2, asr #2
    1250:	ldc	7, cr15, [r2, #1020]!	; 0x3fc
    1254:	cdp	14, 0, cr1, cr8, cr3, {0}
    1258:			; <UNDEFINED> instruction: 0xf2c03a90
    125c:	blls	321e64 <strspn@plt+0x320f10>
    1260:			; <UNDEFINED> instruction: 0xf0002b00
    1264:	ldmib	sp, {r1, r3, r4, r6, r7, r8, pc}^
    1268:			; <UNDEFINED> instruction: 0x46523414
    126c:	strcc	lr, [r0], #-2509	; 0xfffff633
    1270:			; <UNDEFINED> instruction: 0xf7ff465b
    1274:	stmdacs	r0, {r2, r3, r4, r9, sl, fp, sp, lr, pc}
    1278:	rschi	pc, r7, #192, 4
    127c:	beq	fe43cae4 <strspn@plt+0xfe43bb90>
    1280:	ldc	7, cr15, [r8, #-1020]	; 0xfffffc04
    1284:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx4
    1288:			; <UNDEFINED> instruction: 0xf7ff0a90
    128c:			; <UNDEFINED> instruction: 0x4320ee58
    1290:	sbchi	pc, r1, #64	; 0x40
    1294:			; <UNDEFINED> instruction: 0x26ccf8df
    1298:			; <UNDEFINED> instruction: 0x3670f8df
    129c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    12a0:	blls	e5b310 <strspn@plt+0xe5a3bc>
    12a4:			; <UNDEFINED> instruction: 0xf040405a
    12a8:	eorslt	r8, fp, r7, ror #5
    12ac:	blhi	bc5a8 <strspn@plt+0xbb654>
    12b0:	svchi	0x00f0e8bd
    12b4:	ldrmi	lr, [r4, #-2525]	; 0xfffff623
    12b8:	mvnscc	pc, #79	; 0x4f
    12bc:	svclt	0x0008429d
    12c0:			; <UNDEFINED> instruction: 0xf0004294
    12c4:	sfmcs	f0, 1, [r0], {149}	; 0x95
    12c8:	movweq	pc, #373	; 0x175	; <UNPREDICTABLE>
    12cc:	tsthi	r8, #192, 4	; <UNPREDICTABLE>
    12d0:	svceq	0x0000f1ba
    12d4:	movweq	pc, #379	; 0x17b	; <UNPREDICTABLE>
    12d8:	movwhi	pc, #33472	; 0x82c0	; <UNPREDICTABLE>
    12dc:	sbcsvc	pc, fp, #1325400064	; 0x4f000000
    12e0:			; <UNDEFINED> instruction: 0xf7ff2102
    12e4:	cdpne	13, 0, cr14, cr3, cr10, {3}
    12e8:	bcc	fe43cb10 <strspn@plt+0xfe43bbbc>
    12ec:	adcshi	pc, r7, #192, 4
    12f0:	ldrcc	lr, [r4], #-2525	; 0xfffff623
    12f4:	andeq	lr, r4, #339968	; 0x53000
    12f8:	rsbhi	pc, r6, #64	; 0x40
    12fc:	ldc	7, cr15, [lr, #1020]	; 0x3fc
    1300:	bne	fe43cb68 <strspn@plt+0xfe43bc14>
    1304:			; <UNDEFINED> instruction: 0x4603aa1a
    1308:	andseq	r2, fp, #3
    130c:			; <UNDEFINED> instruction: 0xf7ff930f
    1310:			; <UNDEFINED> instruction: 0x4604ed3c
    1314:			; <UNDEFINED> instruction: 0xf0402800
    1318:	stmdbls	r8!, {r3, r6, r7, r9, pc}
    131c:	andls	r4, r0, fp, asr r6
    1320:	mrc	6, 0, r4, cr8, cr2, {2}
    1324:	vmov	s17, r0
    1328:			; <UNDEFINED> instruction: 0xf7ff1a10
    132c:	stmdacs	r0, {r2, r4, r5, r8, sl, fp, sp, lr, pc}
    1330:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    1334:	adchi	pc, ip, #192, 4
    1338:	bcc	43cba0 <strspn@plt+0x43bc4c>
    133c:			; <UNDEFINED> instruction: 0x46201d1c
    1340:	stcl	7, cr15, [r0, #-1020]	; 0xfffffc04
    1344:	ldmdblt	r8!, {r7, r9, sl, lr}
    1348:			; <UNDEFINED> instruction: 0xf8dfb134
    134c:			; <UNDEFINED> instruction: 0x4622161c
    1350:	ldrbtmi	r2, [r9], #-1
    1354:	ldc	7, cr15, [r2, #-1020]	; 0xfffffc04
    1358:			; <UNDEFINED> instruction: 0x0114e9dd
    135c:	movweq	lr, #6736	; 0x1a50
    1360:	svclt	0x000c9319
    1364:	movwcs	r2, #769	; 0x301
    1368:	tstls	r8, #545259520	; 0x20800000
    136c:	andeq	lr, r1, #125952	; 0x1ec00
    1370:	bllt	1cf8034 <strspn@plt+0x1cf70e0>
    1374:	tstls	r6, #1275068416	; 0x4c000000
    1378:	ldrbmi	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    137c:			; <UNDEFINED> instruction: 0xf7ff4640
    1380:	ldrbtmi	lr, [ip], #-3262	; 0xfffff342
    1384:	blcs	1b418 <strspn@plt+0x1a4c4>
    1388:	svcge	0x0078f43f
    138c:	ldrdhi	pc, [ip], #-141	; 0xffffff73
    1390:	svcls	0x00162003
    1394:	ldrtmi	r4, [fp], -r2, asr #12
    1398:	blx	abd3a6 <strspn@plt+0xabc452>
    139c:			; <UNDEFINED> instruction: 0xf8df9e17
    13a0:	andcs	r3, r5, #208, 10	; 0x34000000
    13a4:	strbne	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    13a8:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    13ac:			; <UNDEFINED> instruction: 0x4605681e
    13b0:			; <UNDEFINED> instruction: 0xf7ff2000
    13b4:	strls	lr, [r0, #-3274]	; 0xfffff336
    13b8:	andhi	pc, r8, sp, asr #17
    13bc:	strls	r2, [r3, -r1, lsl #2]
    13c0:	strmi	r6, [r2], -r3, ror #16
    13c4:			; <UNDEFINED> instruction: 0xf7ff4630
    13c8:	strtmi	lr, [r8], -r6, ror #26
    13cc:	ldc	7, cr15, [r6], {255}	; 0xff
    13d0:	mrc	7, 0, lr, cr8, cr4, {2}
    13d4:	movwcs	r9, #2704	; 0xa90
    13d8:	ldrmi	r9, [lr], -pc, lsl #18
    13dc:	strcs	r4, [r0, #-1567]	; 0xfffff9e1
    13e0:			; <UNDEFINED> instruction: 0x460c9313
    13e4:	stmib	sp, {r1, r2, r4, r8, r9, ip, pc}^
    13e8:	stmib	sp, {r2, r3, r8, sl, lr}^
    13ec:			; <UNDEFINED> instruction: 0xf8cd3311
    13f0:			; <UNDEFINED> instruction: 0xf8cdb038
    13f4:	ldrbmi	sl, [r2], -r4, lsr #32
    13f8:	tstcs	r3, fp, asr r6
    13fc:	tstls	r0, r8, asr #12
    1400:	stcl	7, cr15, [r8], {255}	; 0xff
    1404:	svccc	0x00fff1b1
    1408:	svclt	0x00084682
    140c:	svccc	0x00fff1b0
    1410:			; <UNDEFINED> instruction: 0xf000468b
    1414:	blls	6617e8 <strspn@plt+0x660894>
    1418:	ldmib	sp, {r2, r3, r4, r9, sl, fp, ip}^
    141c:	svclt	0x00182314
    1420:	addsmi	r2, r0, #16777216	; 0x1000000
    1424:	movweq	lr, #15217	; 0x3b71
    1428:	movweq	pc, #4100	; 0x1004	; <UNPREDICTABLE>
    142c:	movwcs	fp, #4024	; 0xfb8
    1430:			; <UNDEFINED> instruction: 0xd1a12b00
    1434:	ldrbmi	r2, [r2], -r4, lsl #2
    1438:			; <UNDEFINED> instruction: 0x4648465b
    143c:			; <UNDEFINED> instruction: 0xf7ff9100
    1440:	ldmib	sp, {r1, r3, r5, r7, sl, fp, sp, lr, pc}^
    1444:	stmib	sp, {r2, r4, r8, r9, sp}^
    1448:	ldmib	sp, {r2, r8}^
    144c:	addmi	r0, r2, #4, 2
    1450:	tsteq	r1, r3, ror fp
    1454:	tstlt	ip, r2, lsl #20
    1458:	movwcs	lr, #18893	; 0x49cd
    145c:	strmi	lr, [r4, #-2525]	; 0xfffff623
    1460:	b	16d2d14 <strspn@plt+0x16d1dc0>
    1464:	strle	r0, [r7], #771	; 0x303
    1468:	ldrbmi	r2, [fp], -r2, lsl #2
    146c:			; <UNDEFINED> instruction: 0x46484652
    1470:	strmi	lr, [r0, #-2509]	; 0xfffff633
    1474:			; <UNDEFINED> instruction: 0xf7ff9102
    1478:	strmi	lr, [r2, #3132]!	; 0xc3c
    147c:	movweq	lr, #23419	; 0x5b7b
    1480:			; <UNDEFINED> instruction: 0x4643da79
    1484:	ldrmi	r4, [r9], r8, asr #13
    1488:	b	15b9514 <strspn@plt+0x15b85c0>
    148c:	svclt	0x00080307
    1490:	blge	47bbcc <strspn@plt+0x47ac78>
    1494:	bl	1147974 <strspn@plt+0x1146a20>
    1498:	blls	2430bc <strspn@plt+0x242168>
    149c:	movweq	lr, #15290	; 0x3bba
    14a0:	blls	3a60c0 <strspn@plt+0x3a516c>
    14a4:	movweq	lr, #15211	; 0x3b6b
    14a8:	ldmib	sp, {r0, r1, r2, r8, r9, ip, pc}^
    14ac:	ldmib	sp, {r1, r2, r8}^
    14b0:	addmi	r2, r2, #12, 6	; 0x30000000
    14b4:	blle	1b91ae8 <strspn@plt+0x1b90b94>
    14b8:	beq	13c128 <strspn@plt+0x13b1d4>
    14bc:	strcc	lr, [r4], #-2525	; 0xfffff623
    14c0:	bleq	17c1f4 <strspn@plt+0x17b2a0>
    14c4:	bl	1ed2b34 <strspn@plt+0x1ed1be0>
    14c8:	vsubw.s8	q0, q0, d4
    14cc:	cdp	0, 1, cr8, cr8, cr1, {4}
    14d0:			; <UNDEFINED> instruction: 0x46492a10
    14d4:	stmib	sp, {r6, r9, sl, lr}^
    14d8:			; <UNDEFINED> instruction: 0xf7ffab00
    14dc:	stmdacs	r0, {r1, r5, r6, sl, fp, sp, lr, pc}
    14e0:	rsbsle	sp, r5, r0, asr #22
    14e4:	andne	lr, r4, #3620864	; 0x374000
    14e8:	strmi	r1, [r4], -r5, asr #15
    14ec:	movwls	r1, #43531	; 0xaa0b
    14f0:	movweq	lr, #23394	; 0x5b62
    14f4:	ldmib	sp, {r0, r1, r3, r8, r9, ip, pc}^
    14f8:	ldrbmi	r2, [r2, #-778]	; 0xfffffcf6
    14fc:	movweq	lr, #47987	; 0xbb73
    1500:	blls	137d20 <strspn@plt+0x136dcc>
    1504:	andeq	lr, sl, r3, lsr #23
    1508:	stclle	8, cr2, [r1, #-0]
    150c:	strmi	r1, [r4], -r5, asr #15
    1510:	tsteq	r0, r9, lsl #22
    1514:			; <UNDEFINED> instruction: 0xf04f464a
    1518:			; <UNDEFINED> instruction: 0xf8493301
    151c:	ldrmi	r3, [r3], -r0
    1520:	bleq	13f670 <strspn@plt+0x13e71c>
    1524:	rscsle	r2, sl, r0, lsl #16
    1528:	blcs	7f97c <strspn@plt+0x7ea28>
    152c:	rscsle	r2, fp, r0, lsl #20
    1530:			; <UNDEFINED> instruction: 0xd3aa4299
    1534:	movweq	lr, #31318	; 0x7a56
    1538:	stmib	sp, {r0, r1, r2, r3, r5, r7, ip, lr, pc}^
    153c:	tstcs	r3, r0, lsl #14
    1540:	tstcs	r1, #3620864	; 0x374000
    1544:			; <UNDEFINED> instruction: 0xf0004640
    1548:	blls	5000fc <strspn@plt+0x4ff1a8>
    154c:	tstls	r3, #2539520	; 0x26c000
    1550:			; <UNDEFINED> instruction: 0xf04f9b16
    1554:	bl	11c2d5c <strspn@plt+0x11c1e08>
    1558:	strcs	r0, [r0, -r3, lsl #6]
    155c:	stmib	sp, {r1, r2, r4, r8, r9, ip, pc}^
    1560:			; <UNDEFINED> instruction: 0xe79a6711
    1564:	strbmi	r4, [r1], fp, asr #12
    1568:			; <UNDEFINED> instruction: 0xf7ff4698
    156c:	stmdavs	r3, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}
    1570:			; <UNDEFINED> instruction: 0xf0402b00
    1574:	b	15a1af0 <strspn@plt+0x15a0b9c>
    1578:			; <UNDEFINED> instruction: 0xd12f0307
    157c:	ldrcc	lr, [r4], #-2525	; 0xfffff623
    1580:	bl	1ed2bf0 <strspn@plt+0x1ed1c9c>
    1584:	blls	60219c <strspn@plt+0x601248>
    1588:			; <UNDEFINED> instruction: 0xf043bfb8
    158c:	blcs	2198 <strspn@plt+0x1244>
    1590:	svcge	0x0031f47f
    1594:	blls	27b15c <strspn@plt+0x27a208>
    1598:	bl	feaa79dc <strspn@plt+0xfeaa6a88>
    159c:			; <UNDEFINED> instruction: 0xf0010003
    15a0:	bls	400e84 <strspn@plt+0x3fff30>
    15a4:	blx	a1be <strspn@plt+0x926a>
    15a8:	andcs	pc, r0, #-2147483648	; 0x80000000
    15ac:	stmib	sp, {r6, r9, sl, lr}^
    15b0:	bls	24a1bc <strspn@plt+0x249268>
    15b4:	tstls	r0, lr, lsl #22
    15b8:			; <UNDEFINED> instruction: 0xf7ff9110
    15bc:	bls	27c42c <strspn@plt+0x27b4d8>
    15c0:	blls	3a7a08 <strspn@plt+0x3a6ab4>
    15c4:	andls	r1, r9, #5373952	; 0x520000
    15c8:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    15cc:	ldrb	r9, [r3, -lr, lsl #6]!
    15d0:	strbmi	r4, [r1], fp, asr #12
    15d4:	b	159303c <strspn@plt+0x15920e8>
    15d8:	sbcle	r0, pc, r7, lsl #6
    15dc:	tstcs	r1, #3620864	; 0x374000
    15e0:	strbmi	r2, [r8], -r3, lsl #2
    15e4:	strvs	lr, [r0, -sp, asr #19]
    15e8:	blx	fe6bd5f0 <strspn@plt+0xfe6bc69c>
    15ec:	ldmibne	fp, {r0, r1, r4, r8, r9, fp, ip, pc}
    15f0:	blls	5a6244 <strspn@plt+0x5a52f0>
    15f4:	movweq	lr, #15175	; 0x3b47
    15f8:			; <UNDEFINED> instruction: 0xe7bf9316
    15fc:	stc	7, cr15, [r4], #-1020	; 0xfffffc04
    1600:	blcs	19b614 <strspn@plt+0x19a6c0>
    1604:	mrcge	4, 5, APSR_nzcv, cr8, cr15, {1}
    1608:	beq	fe43ce70 <strspn@plt+0xfe43bf1c>
    160c:			; <UNDEFINED> instruction: 0x465b4652
    1610:	tstls	r0, r4, lsl #2
    1614:	bl	fefbf618 <strspn@plt+0xfefbe6c4>
    1618:	ldmib	sp, {r1, r2, r3, r5, r7, r9, sl, sp, lr, pc}^
    161c:			; <UNDEFINED> instruction: 0x46523414
    1620:	stmib	sp, {r2, r8, fp, ip, pc}^
    1624:	ldrbmi	r3, [fp], -r0, lsl #8
    1628:	blx	1ebd630 <strspn@plt+0x1ebc6dc>
    162c:	ldcls	6, cr14, [r7, #-152]	; 0xffffff68
    1630:	blmi	ff109e4c <strspn@plt+0xff108ef8>
    1634:	ldmibmi	r0, {sp}^
    1638:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    163c:			; <UNDEFINED> instruction: 0xf7ff681c
    1640:	blmi	fefbc458 <strspn@plt+0xfefbb504>
    1644:	stmiapl	fp!, {r0, r8, sp}^
    1648:			; <UNDEFINED> instruction: 0x4602681b
    164c:			; <UNDEFINED> instruction: 0xf7ff4620
    1650:	andcs	lr, r1, r2, lsr #24
    1654:	bl	ff53f658 <strspn@plt+0xff53e704>
    1658:	andcs	r9, r5, #1472	; 0x5c0
    165c:	andcs	r4, r0, r4, asr #23
    1660:	stmiapl	fp!, {r1, r2, r6, r7, r8, fp, lr}^
    1664:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    1668:	bl	1bbf66c <strspn@plt+0x1bbe718>
    166c:			; <UNDEFINED> instruction: 0xf7ff4621
    1670:	stmibmi	r3, {r2, r4, r6, sl, fp, sp, lr, pc}^
    1674:	andcs	r2, r0, r5, lsl #4
    1678:			; <UNDEFINED> instruction: 0xf7ff4479
    167c:	blmi	febfc41c <strspn@plt+0xfebfb4c8>
    1680:	stmiapl	fp!, {r0, r8, sp}^
    1684:			; <UNDEFINED> instruction: 0x4602681b
    1688:			; <UNDEFINED> instruction: 0xf7ff4620
    168c:	strtmi	lr, [r1], -r4, lsl #24
    1690:			; <UNDEFINED> instruction: 0xf7ff200a
    1694:	ldmibmi	fp!, {r1, r3, r5, sl, fp, sp, lr, pc}
    1698:	andcs	r2, r0, r5, lsl #4
    169c:			; <UNDEFINED> instruction: 0xf7ff4479
    16a0:			; <UNDEFINED> instruction: 0x4621eb54
    16a4:	ldc	7, cr15, [r8], #-1020	; 0xfffffc04
    16a8:	andcs	r4, r5, #2998272	; 0x2dc000
    16ac:	ldrbtmi	r2, [r9], #-0
    16b0:	bl	12bf6b4 <strspn@plt+0x12be760>
    16b4:			; <UNDEFINED> instruction: 0xf7ff4621
    16b8:	ldmibmi	r4!, {r4, r5, sl, fp, sp, lr, pc}
    16bc:	andcs	r2, r0, r5, lsl #4
    16c0:			; <UNDEFINED> instruction: 0xf7ff4479
    16c4:	strtmi	lr, [r1], -r2, asr #22
    16c8:	stc	7, cr15, [r6], #-1020	; 0xfffffc04
    16cc:	andcs	r4, r5, #176, 18	; 0x2c0000
    16d0:	ldrbtmi	r2, [r9], #-0
    16d4:	bl	e3f6d8 <strspn@plt+0xe3e784>
    16d8:			; <UNDEFINED> instruction: 0xf7ff4621
    16dc:	stmibmi	sp!, {r1, r2, r3, r4, sl, fp, sp, lr, pc}
    16e0:	andcs	r2, r0, r5, lsl #4
    16e4:			; <UNDEFINED> instruction: 0xf7ff4479
    16e8:			; <UNDEFINED> instruction: 0x4621eb30
    16ec:	ldc	7, cr15, [r4], {255}	; 0xff
    16f0:	andcs	r4, r5, #2768896	; 0x2a4000
    16f4:	ldrbtmi	r2, [r9], #-0
    16f8:	bl	9bf6fc <strspn@plt+0x9be7a8>
    16fc:			; <UNDEFINED> instruction: 0xf7ff4621
    1700:	stmibmi	r6!, {r2, r3, sl, fp, sp, lr, pc}
    1704:	andcs	r2, r0, r5, lsl #4
    1708:			; <UNDEFINED> instruction: 0xf7ff4479
    170c:			; <UNDEFINED> instruction: 0x4621eb1e
    1710:	stc	7, cr15, [r2], {255}	; 0xff
    1714:	andcs	r4, r5, #2654208	; 0x288000
    1718:	ldrbtmi	r2, [r9], #-0
    171c:	bl	53f720 <strspn@plt+0x53e7cc>
    1720:			; <UNDEFINED> instruction: 0xf7ff4621
    1724:	ldmibmi	pc, {r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    1728:	andcs	r2, r0, r5, lsl #4
    172c:			; <UNDEFINED> instruction: 0xf7ff4479
    1730:	strtmi	lr, [r1], -ip, lsl #22
    1734:	bl	ffc3f738 <strspn@plt+0xffc3e7e4>
    1738:	andcs	r4, r5, #2539520	; 0x26c000
    173c:	ldrbtmi	r2, [r9], #-0
    1740:	bl	bf744 <strspn@plt+0xbe7f0>
    1744:			; <UNDEFINED> instruction: 0xf7ff4621
    1748:	ldmibmi	r8, {r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    174c:	andcs	r2, r0, r5, lsl #4
    1750:			; <UNDEFINED> instruction: 0xf7ff4479
    1754:			; <UNDEFINED> instruction: 0x4621eafa
    1758:	bl	ff7bf75c <strspn@plt+0xff7be808>
    175c:	andcs	r4, r5, #148, 18	; 0x250000
    1760:	ldrbtmi	r2, [r9], #-0
    1764:	b	ffc3f768 <strspn@plt+0xffc3e814>
    1768:			; <UNDEFINED> instruction: 0xf7ff4621
    176c:			; <UNDEFINED> instruction: 0x4621ebd6
    1770:			; <UNDEFINED> instruction: 0xf7ff200a
    1774:	stmibmi	pc, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    1778:	andcs	r2, r0, r5, lsl #4
    177c:			; <UNDEFINED> instruction: 0xf7ff4479
    1780:	stmibmi	sp, {r2, r5, r6, r7, r9, fp, sp, lr, pc}
    1784:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1788:	andcs	r4, r0, r3, lsl #12
    178c:			; <UNDEFINED> instruction: 0xf7ff9304
    1790:	stmibmi	sl, {r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    1794:	ldrbtmi	r4, [r9], #-2698	; 0xfffff576
    1798:	stmibmi	sl, {r8, ip, pc}
    179c:	blls	11298c <strspn@plt+0x111a38>
    17a0:	andls	r4, r1, r9, ror r4
    17a4:			; <UNDEFINED> instruction: 0xf7ff2001
    17a8:	stmibmi	r7, {r1, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    17ac:	andcs	r2, r0, r5, lsl #4
    17b0:			; <UNDEFINED> instruction: 0xf7ff4479
    17b4:	bmi	fe17c2e4 <strspn@plt+0xfe17b390>
    17b8:			; <UNDEFINED> instruction: 0x4601447a
    17bc:			; <UNDEFINED> instruction: 0xf7ff2001
    17c0:	andcs	lr, r0, lr, asr fp
    17c4:	bl	73f7c8 <strspn@plt+0x73e874>
    17c8:	movweq	lr, #43795	; 0xab13
    17cc:	blls	566424 <strspn@plt+0x5654d0>
    17d0:	movweq	lr, #47939	; 0xbb43
    17d4:	ldr	r9, [r1, #789]	; 0x315
    17d8:	msreq	CPSR_c, #160, 2	; 0x28
    17dc:			; <UNDEFINED> instruction: 0xf63f2b5d
    17e0:			; <UNDEFINED> instruction: 0x4603acf3
    17e4:	ldmdavs	r8!, {r1, r3, r6, r9, sl, lr}
    17e8:			; <UNDEFINED> instruction: 0xf7ff2101
    17ec:	strbt	lr, [fp], #2900	; 0xb54
    17f0:	strcs	r2, [r0], #-768	; 0xfffffd00
    17f4:	ldrcc	lr, [r4], #-2509	; 0xfffff633
    17f8:			; <UNDEFINED> instruction: 0xf04fe56a
    17fc:			; <UNDEFINED> instruction: 0xf04f3aff
    1800:			; <UNDEFINED> instruction: 0xf7ff3bff
    1804:			; <UNDEFINED> instruction: 0xf04fbbf6
    1808:			; <UNDEFINED> instruction: 0xf04f33ff
    180c:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}^
    1810:			; <UNDEFINED> instruction: 0xf7ff3414
    1814:	stmdbmi	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, pc}^
    1818:	andcs	r2, r0, r5, lsl #4
    181c:			; <UNDEFINED> instruction: 0xf7ff4479
    1820:	blmi	1b3c278 <strspn@plt+0x1b3b324>
    1824:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1828:	andcs	r4, r1, r1, lsl #12
    182c:	b	fe9bf830 <strspn@plt+0xfe9be8dc>
    1830:	andcs	r4, r5, #1720320	; 0x1a4000
    1834:	ldrbtmi	r2, [r9], #-0
    1838:	b	fe1bf83c <strspn@plt+0xfe1be8e8>
    183c:	ldrbtmi	r4, [fp], #-2919	; 0xfffff499
    1840:			; <UNDEFINED> instruction: 0x4601685a
    1844:			; <UNDEFINED> instruction: 0xf7ff2001
    1848:	stmdbmi	r5!, {r1, r3, r4, r7, r9, fp, sp, lr, pc}^
    184c:	andcs	r2, r0, r5, lsl #4
    1850:			; <UNDEFINED> instruction: 0xf7ff4479
    1854:			; <UNDEFINED> instruction: 0x4601ea7a
    1858:			; <UNDEFINED> instruction: 0xf7ff2001
    185c:	stmdbmi	r1!, {r4, r7, r9, fp, sp, lr, pc}^
    1860:	andcs	r2, r0, r5, lsl #4
    1864:			; <UNDEFINED> instruction: 0xf7ff4479
    1868:	blmi	17fc230 <strspn@plt+0x17fb2dc>
    186c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1870:	andcs	r4, r1, r1, lsl #12
    1874:	b	fe0bf878 <strspn@plt+0xfe0be924>
    1878:	b	1d3f87c <strspn@plt+0x1d3e928>
    187c:			; <UNDEFINED> instruction: 0x4620495b
    1880:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1884:	b	183f888 <strspn@plt+0x183e934>
    1888:	andcs	r4, r1, r1, lsl #12
    188c:	bl	83f890 <strspn@plt+0x83e93c>
    1890:	andcs	r4, r5, #1425408	; 0x15c000
    1894:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1898:	b	15bf89c <strspn@plt+0x15be948>
    189c:	ldrbtmi	r4, [fp], #-2901	; 0xfffff4ab
    18a0:			; <UNDEFINED> instruction: 0x4601685a
    18a4:			; <UNDEFINED> instruction: 0xf7ff2001
    18a8:	ldmdbmi	r3, {r1, r3, r5, r6, r9, fp, sp, lr, pc}^
    18ac:	andcs	r2, r0, r5, lsl #4
    18b0:			; <UNDEFINED> instruction: 0xf7ff4479
    18b4:	blmi	147c1e4 <strspn@plt+0x147b290>
    18b8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    18bc:	andcs	r4, r1, r1, lsl #12
    18c0:	b	173f8c4 <strspn@plt+0x173e970>
    18c4:	strtmi	r4, [r0], -lr, asr #18
    18c8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    18cc:	b	f3f8d0 <strspn@plt+0xf3e97c>
    18d0:	andcs	r4, r1, r1, lsl #12
    18d4:	b	fff3f8d8 <strspn@plt+0xfff3e984>
    18d8:	andcs	r4, r5, #1212416	; 0x128000
    18dc:	ldrbtmi	r9, [r9], #-2062	; 0xfffff7f2
    18e0:	b	cbf8e4 <strspn@plt+0xcbe990>
    18e4:	andcs	r4, r1, r1, lsl #12
    18e8:	b	ffcbf8ec <strspn@plt+0xffcbe998>
    18ec:	andcs	r4, r5, #1146880	; 0x118000
    18f0:	andcs	r4, r0, r9, ror r4
    18f4:	b	a3f8f8 <strspn@plt+0xa3e9a4>
    18f8:	andcs	r4, r1, r1, lsl #12
    18fc:	b	ffa3f900 <strspn@plt+0xffa3e9ac>
    1900:	andcs	r4, r5, #1081344	; 0x108000
    1904:			; <UNDEFINED> instruction: 0xe7f44479
    1908:	andeq	r3, r1, lr, asr pc
    190c:	strdeq	r0, [r0], -ip
    1910:	strdeq	r2, [r0], -lr
    1914:			; <UNDEFINED> instruction: 0x000027bc
    1918:	andeq	r2, r0, ip, ror r7
    191c:	andeq	r3, r1, r8, lsr sp
    1920:	andeq	r2, r0, r0, asr #22
    1924:	andeq	r0, r0, r3, lsr #23
    1928:	strdeq	r3, [r1], -sl
    192c:	andeq	r4, r1, lr, lsl r0
    1930:	andeq	r2, r0, r8, asr #25
    1934:	andeq	r0, r0, r0, lsr #2
    1938:	andeq	r2, r0, r8, lsr #19
    193c:	andeq	r0, r0, r8, lsl r1
    1940:	andeq	r2, r0, r2, lsr #19
    1944:	andeq	r0, r0, r4, lsl #2
    1948:	andeq	r2, r0, r2, ror #11
    194c:	andeq	r2, r0, r0, lsl #12
    1950:	andeq	r2, r0, r8, lsr #11
    1954:	andeq	r2, r0, r8, asr #21
    1958:	andeq	r3, r1, lr, asr fp
    195c:	andeq	r0, r0, r0, lsl #2
    1960:	andeq	r3, r1, ip, lsl #28
    1964:	andeq	r3, r1, ip, lsr ip
    1968:	andeq	r2, r0, r2, lsr #17
    196c:	andeq	r3, r1, sl, lsl #25
    1970:	andeq	r0, r0, r0, lsl r1
    1974:	andeq	r2, r0, r6, ror r8
    1978:			; <UNDEFINED> instruction: 0x000024b2
    197c:	andeq	r2, r0, ip, lsl r1
    1980:	andeq	r2, r0, r4, lsl r1
    1984:	andeq	r2, r0, ip, lsl #2
    1988:	andeq	r2, r0, r2, lsr r1
    198c:	andeq	r2, r0, ip, lsr #2
    1990:	andeq	r2, r0, lr, asr #2
    1994:	andeq	r2, r0, r8, ror r1
    1998:	andeq	r2, r0, lr, lsr #3
    199c:	ldrdeq	r2, [r0], -ip
    19a0:	andeq	r2, r0, sl, lsl #4
    19a4:	andeq	r2, r0, r8, lsr r2
    19a8:	andeq	r2, r0, r6, ror #4
    19ac:	muleq	r0, r4, r2
    19b0:	andeq	r2, r0, sl, asr #5
    19b4:	ldrdeq	r2, [r0], -r4
    19b8:	ldrdeq	r2, [r0], -lr
    19bc:	strdeq	r2, [r0], -lr
    19c0:	ldrdeq	r2, [r0], -r8
    19c4:	andeq	r2, r0, r0, ror #5
    19c8:	strdeq	r2, [r0], -r4
    19cc:	andeq	r2, r0, r8, lsl #6
    19d0:	andeq	r2, r0, r4, lsr r4
    19d4:	andeq	r3, r1, r8, ror #15
    19d8:	ldrdeq	r2, [r0], -sl
    19dc:	andeq	r3, r1, lr, asr #15
    19e0:			; <UNDEFINED> instruction: 0x00001ebc
    19e4:	andeq	r2, r0, r8, asr r3
    19e8:	andeq	r3, r1, r0, lsr #15
    19ec:			; <UNDEFINED> instruction: 0x000022ba
    19f0:	andeq	r2, r0, sl, asr #6
    19f4:	andeq	r3, r1, lr, ror #14
    19f8:	andeq	r2, r0, ip, lsl r3
    19fc:	andeq	r3, r1, r4, asr r7
    1a00:	andeq	r2, r0, sl, asr r2
    1a04:	muleq	r0, lr, r2
    1a08:	andeq	r2, r0, ip, lsr #5
    1a0c:	andeq	r2, r0, r8, asr r2
    1a10:	bleq	3db54 <strspn@plt+0x3cc00>
    1a14:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1a18:	strbtmi	fp, [sl], -r2, lsl #24
    1a1c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1a20:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1a24:	ldrmi	sl, [sl], #776	; 0x308
    1a28:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1a2c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1a30:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1a34:			; <UNDEFINED> instruction: 0xf85a4b06
    1a38:	stmdami	r6, {r0, r1, ip, sp}
    1a3c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1a40:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a44:	b	1d3fa48 <strspn@plt+0x1d3eaf4>
    1a48:	muleq	r1, r4, r4
    1a4c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1a50:	andeq	r0, r0, ip, lsl #2
    1a54:	andeq	r0, r0, r4, lsl r1
    1a58:	ldr	r3, [pc, #20]	; 1a74 <strspn@plt+0xb20>
    1a5c:	ldr	r2, [pc, #20]	; 1a78 <strspn@plt+0xb24>
    1a60:	add	r3, pc, r3
    1a64:	ldr	r2, [r3, r2]
    1a68:	cmp	r2, #0
    1a6c:	bxeq	lr
    1a70:	b	ddc <__gmon_start__@plt>
    1a74:	andeq	r3, r1, r4, ror r4
    1a78:	andeq	r0, r0, r8, lsl #2
    1a7c:	blmi	1d3a9c <strspn@plt+0x1d2b48>
    1a80:	bmi	1d2c68 <strspn@plt+0x1d1d14>
    1a84:	addmi	r4, r3, #2063597568	; 0x7b000000
    1a88:	andle	r4, r3, sl, ror r4
    1a8c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1a90:	ldrmi	fp, [r8, -r3, lsl #2]
    1a94:	svclt	0x00004770
    1a98:	andeq	r3, r1, r8, lsl #11
    1a9c:	andeq	r3, r1, r4, lsl #11
    1aa0:	andeq	r3, r1, r0, asr r4
    1aa4:	strdeq	r0, [r0], -r8
    1aa8:	stmdbmi	r9, {r3, fp, lr}
    1aac:	bmi	252c94 <strspn@plt+0x251d40>
    1ab0:	bne	252c9c <strspn@plt+0x251d48>
    1ab4:	svceq	0x00cb447a
    1ab8:			; <UNDEFINED> instruction: 0x01a1eb03
    1abc:	andle	r1, r3, r9, asr #32
    1ac0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1ac4:	ldrmi	fp, [r8, -r3, lsl #2]
    1ac8:	svclt	0x00004770
    1acc:	andeq	r3, r1, ip, asr r5
    1ad0:	andeq	r3, r1, r8, asr r5
    1ad4:	andeq	r3, r1, r4, lsr #8
    1ad8:	andeq	r0, r0, ip, lsl r1
    1adc:	blmi	2aef04 <strspn@plt+0x2adfb0>
    1ae0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1ae4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1ae8:	blmi	27009c <strspn@plt+0x26f148>
    1aec:	ldrdlt	r5, [r3, -r3]!
    1af0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1af4:			; <UNDEFINED> instruction: 0xf7ff6818
    1af8:			; <UNDEFINED> instruction: 0xf7ffe8ea
    1afc:	blmi	1c1a00 <strspn@plt+0x1c0aac>
    1b00:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1b04:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1b08:	andeq	r3, r1, r6, lsr #10
    1b0c:	strdeq	r3, [r1], -r4
    1b10:	strdeq	r0, [r0], -r4
    1b14:	andeq	r3, r1, lr, lsl #10
    1b18:	andeq	r3, r1, r6, lsl #10
    1b1c:	svclt	0x0000e7c4
    1b20:	addlt	fp, r2, r0, ror r5
    1b24:	ldmib	sp, {r1, r2, r3, r9, sl, lr}^
    1b28:	stmib	sp, {r1, r2, r8, sl, lr}^
    1b2c:			; <UNDEFINED> instruction: 0xf7ff4500
    1b30:	stmdacs	r0, {r1, r3, r6, r7, r8, fp, sp, lr, pc}
    1b34:	andlt	sp, r2, r1, lsl #22
    1b38:			; <UNDEFINED> instruction: 0x07f3bd70
    1b3c:			; <UNDEFINED> instruction: 0xf7ffd504
    1b40:	stmdavs	r3, {r2, r7, r8, fp, sp, lr, pc}
    1b44:	andle	r2, r9, pc, asr fp
    1b48:	andcs	r4, r5, #147456	; 0x24000
    1b4c:	ldrbtmi	r2, [r9], #-0
    1b50:	ldm	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b54:	andcs	r4, r1, r1, lsl #12
    1b58:	ldmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b5c:	andcs	r4, r5, #81920	; 0x14000
    1b60:	ldrbtmi	r2, [r9], #-0
    1b64:	ldm	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b68:	andcs	r4, r1, r1, lsl #12
    1b6c:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b70:			; <UNDEFINED> instruction: 0x00001bbe
    1b74:	andeq	r1, r0, sl, ror fp
    1b78:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    1b7c:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    1b80:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1b84:			; <UNDEFINED> instruction: 0xf7ff4620
    1b88:			; <UNDEFINED> instruction: 0x4607e912
    1b8c:			; <UNDEFINED> instruction: 0xf7ff4620
    1b90:			; <UNDEFINED> instruction: 0x4606e8bc
    1b94:			; <UNDEFINED> instruction: 0xf7ff4620
    1b98:	strmi	lr, [r4], -r4, lsl #19
    1b9c:			; <UNDEFINED> instruction: 0xb128bb66
    1ba0:	ldmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ba4:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    1ba8:	tstle	r7, r9, lsl #22
    1bac:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    1bb0:			; <UNDEFINED> instruction: 0x4620681c
    1bb4:	ldm	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bb8:	strtmi	r4, [r0], -r6, lsl #12
    1bbc:	stmia	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bc0:	strtmi	r4, [r0], -r5, lsl #12
    1bc4:	stmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bc8:	bllt	f533e0 <strspn@plt+0xf5248c>
    1bcc:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    1bd0:	ldmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bd4:	blcs	25bbe8 <strspn@plt+0x25ac94>
    1bd8:	ldfltp	f5, [r8, #44]!	; 0x2c
    1bdc:	rscle	r2, r5, r0, lsr #22
    1be0:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    1be4:	andcs	r2, r0, r5, lsl #4
    1be8:			; <UNDEFINED> instruction: 0xf7ff4479
    1bec:			; <UNDEFINED> instruction: 0xf7ffe8ae
    1bf0:	andcs	lr, r1, r6, ror r9
    1bf4:	ldm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bf8:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bfc:	stccs	8, cr6, [r0], {3}
    1c00:	blcs	8363b8 <strspn@plt+0x835464>
    1c04:	andvs	fp, r4, r8, lsl pc
    1c08:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    1c0c:	andcs	r2, r0, r5, lsl #4
    1c10:			; <UNDEFINED> instruction: 0xf7ff4479
    1c14:			; <UNDEFINED> instruction: 0xf7ffe89a
    1c18:	strb	lr, [sl, ip, lsl #18]!
    1c1c:	mvnle	r2, r0, lsl #16
    1c20:	ldmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c24:	blcs	81bc38 <strspn@plt+0x81ace4>
    1c28:	andvs	fp, r4, r8, lsl pc
    1c2c:	svclt	0x0000e7e1
    1c30:	andeq	r3, r1, sl, asr r3
    1c34:	andeq	r0, r0, r0, lsl r1
    1c38:	andeq	r0, r0, r4, lsl #2
    1c3c:	andeq	r1, r0, r8, lsr fp
    1c40:	andeq	r1, r0, r0, lsl fp
    1c44:	andeq	r0, r0, r0
    1c48:	andvs	r2, fp, r0, lsl #6
    1c4c:			; <UNDEFINED> instruction: 0xb328b410
    1c50:	mulmi	r0, r0, r9
    1c54:	tstle	ip, pc, lsr #24
    1c58:	mulcc	r1, r0, r9
    1c5c:	andcc	r4, r1, r4, lsl #12
    1c60:	rscsle	r2, r9, pc, lsr #22
    1c64:	andvs	r2, fp, r1, lsl #6
    1c68:	mulcc	r1, r4, r9
    1c6c:	svclt	0x00182b2f
    1c70:	andle	r2, sl, r0, lsl #22
    1c74:			; <UNDEFINED> instruction: 0xf1c04603
    1c78:	ldmdane	sl, {r1}
    1c7c:			; <UNDEFINED> instruction: 0xf913600a
    1c80:	bcs	d88c <strspn@plt+0xc938>
    1c84:	bcs	bf18ec <strspn@plt+0xbf0998>
    1c88:			; <UNDEFINED> instruction: 0x4620d1f7
    1c8c:	blmi	13fe08 <strspn@plt+0x13eeb4>
    1c90:	stccs	7, cr4, [r0], {112}	; 0x70
    1c94:			; <UNDEFINED> instruction: 0x4604d0f9
    1c98:	strb	r3, [r3, r1]!
    1c9c:	ldrb	r4, [r4, r4, lsl #12]!
    1ca0:			; <UNDEFINED> instruction: 0x460eb570
    1ca4:	mulne	r0, r0, r9
    1ca8:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    1cac:	cmplt	r1, r8, lsl #12
    1cb0:			; <UNDEFINED> instruction: 0x4630295c
    1cb4:			; <UNDEFINED> instruction: 0xf7ffd008
    1cb8:	ldmdblt	r8!, {r1, r2, r4, r5, r7, fp, sp, lr, pc}^
    1cbc:	strpl	r3, [r9, -r1, lsl #8]!
    1cc0:	stmdbcs	r0, {r5, r9, sl, lr}
    1cc4:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    1cc8:			; <UNDEFINED> instruction: 0xf993192b
    1ccc:			; <UNDEFINED> instruction: 0xb12b3001
    1cd0:	strpl	r3, [r9, -r2, lsl #8]!
    1cd4:	stmdbcs	r0, {r5, r9, sl, lr}
    1cd8:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    1cdc:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    1ce0:	mvnsmi	lr, sp, lsr #18
    1ce4:	bmi	8d3544 <strspn@plt+0x8d25f0>
    1ce8:	blmi	8edef8 <strspn@plt+0x8ecfa4>
    1cec:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    1cf0:	strmi	r4, [r8], r4, lsl #12
    1cf4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1cf8:			; <UNDEFINED> instruction: 0xf04f9301
    1cfc:	strls	r0, [r0, -r0, lsl #6]
    1d00:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d04:	tstlt	r4, r7
    1d08:	mulcc	r0, r4, r9
    1d0c:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    1d10:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    1d14:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    1d18:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    1d1c:	ldm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d20:	ldrtmi	r4, [fp], -r5, lsl #12
    1d24:			; <UNDEFINED> instruction: 0x46694632
    1d28:			; <UNDEFINED> instruction: 0xf7ff4620
    1d2c:	stmdavs	fp!, {r3, fp, sp, lr, pc}
    1d30:	blls	30384 <strspn@plt+0x2f430>
    1d34:	rscle	r4, sl, r3, lsr #5
    1d38:			; <UNDEFINED> instruction: 0xf993b11b
    1d3c:	blcs	dd44 <strspn@plt+0xcdf0>
    1d40:	bmi	4364dc <strspn@plt+0x435588>
    1d44:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    1d48:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1d4c:	subsmi	r9, sl, r1, lsl #22
    1d50:	andlt	sp, r2, sp, lsl #2
    1d54:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1d58:	blcs	89458c <strspn@plt+0x893638>
    1d5c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    1d60:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    1d64:	strbmi	r4, [r2], -r3, lsr #12
    1d68:			; <UNDEFINED> instruction: 0xf7ff4479
    1d6c:			; <UNDEFINED> instruction: 0xf7fee808
    1d70:	svclt	0x0000effa
    1d74:	andeq	r3, r1, sl, ror #3
    1d78:	strdeq	r0, [r0], -ip
    1d7c:	andeq	r3, r1, lr, ror #5
    1d80:	andeq	r2, r0, r4, asr #1
    1d84:	muleq	r1, r2, r1
    1d88:	andeq	r3, r1, r8, lsr #5
    1d8c:	andeq	r2, r0, r4, ror r0
    1d90:	addlt	fp, r3, r0, lsl #10
    1d94:	tstls	r0, r7, lsl #24
    1d98:			; <UNDEFINED> instruction: 0xf7ff9001
    1d9c:	ldrbtmi	lr, [ip], #-2134	; 0xfffff7aa
    1da0:	ldmib	sp, {r1, r5, r8, sp}^
    1da4:	andvs	r2, r1, r0, lsl #6
    1da8:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    1dac:			; <UNDEFINED> instruction: 0xf7fe4479
    1db0:	svclt	0x0000efe6
    1db4:	andeq	r3, r1, r6, ror #4
    1db8:	andeq	r2, r0, r0, lsr r0
    1dbc:			; <UNDEFINED> instruction: 0x4604b538
    1dc0:			; <UNDEFINED> instruction: 0xf7ff460d
    1dc4:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1dc8:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    1dcc:	lfmlt	f5, 1, [r8, #-0]
    1dd0:	strtmi	r4, [r0], -r9, lsr #12
    1dd4:			; <UNDEFINED> instruction: 0xffdcf7ff
    1dd8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    1ddc:			; <UNDEFINED> instruction: 0x47706018
    1de0:	andeq	r3, r1, sl, lsr #4
    1de4:	svcmi	0x00f0e92d
    1de8:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    1dec:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    1df0:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1df4:			; <UNDEFINED> instruction: 0xf8df2500
    1df8:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    1dfc:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    1e00:	movwls	r6, #55323	; 0xd81b
    1e04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1e08:	strmi	lr, [r0, #-2505]	; 0xfffff637
    1e0c:	strmi	r9, [r5], -r2, lsl #4
    1e10:	ldmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e14:	stccs	6, cr4, [r0, #-16]
    1e18:	adchi	pc, r9, r0
    1e1c:	mulvs	r0, r5, r9
    1e20:			; <UNDEFINED> instruction: 0xf0002e00
    1e24:			; <UNDEFINED> instruction: 0xf7fe80a4
    1e28:	strtmi	lr, [sl], -r6, ror #31
    1e2c:	strmi	r6, [r2], r1, lsl #16
    1e30:			; <UNDEFINED> instruction: 0xf912e001
    1e34:	rscslt	r6, r3, #1, 30
    1e38:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    1e3c:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    1e40:	mcrcs	1, 1, sp, cr13, cr7, {7}
    1e44:	addshi	pc, r3, r0
    1e48:	bleq	c3e284 <strspn@plt+0xc3d330>
    1e4c:	ldrmi	r4, [sl], -r8, lsr #12
    1e50:	ldrbmi	r6, [r9], -r3, lsr #32
    1e54:			; <UNDEFINED> instruction: 0xf7fe930c
    1e58:	mcrls	15, 0, lr, cr12, cr2, {3}
    1e5c:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    1e60:	smlabteq	r0, sp, r9, lr
    1e64:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    1e68:			; <UNDEFINED> instruction: 0xf0402d00
    1e6c:	mcrcs	0, 0, r8, cr0, cr3, {4}
    1e70:	tsthi	r6, r0	; <UNPREDICTABLE>
    1e74:	mulpl	r0, r6, r9
    1e78:			; <UNDEFINED> instruction: 0xf0002d00
    1e7c:	andcs	r8, r0, #12, 2
    1e80:	cdp	3, 0, cr2, cr8, cr0, {0}
    1e84:			; <UNDEFINED> instruction: 0x4657ba10
    1e88:	andsls	pc, r8, sp, asr #17
    1e8c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1e90:			; <UNDEFINED> instruction: 0x469246b1
    1e94:			; <UNDEFINED> instruction: 0xf999469b
    1e98:	bcs	1a49ea4 <strspn@plt+0x1a48f50>
    1e9c:	addhi	pc, sp, r0
    1ea0:	msreq	CPSR_, r2, lsr #32
    1ea4:			; <UNDEFINED> instruction: 0xf0402942
    1ea8:			; <UNDEFINED> instruction: 0xf99980e9
    1eac:	bcs	9ebc <strspn@plt+0x8f68>
    1eb0:	bicshi	pc, r3, r0
    1eb4:	ldmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1eb8:	subsle	r2, r8, r0, lsl #16
    1ebc:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    1ec0:			; <UNDEFINED> instruction: 0x4630d055
    1ec4:	svc	0x00a8f7fe
    1ec8:	movweq	lr, #47706	; 0xba5a
    1ecc:	cmple	lr, r5, lsl #12
    1ed0:	mulne	r0, r9, r9
    1ed4:	suble	r2, sl, r0, lsl #18
    1ed8:			; <UNDEFINED> instruction: 0x462a4630
    1edc:			; <UNDEFINED> instruction: 0xf7ff4649
    1ee0:	stmdacs	r0, {r1, r5, fp, sp, lr, pc}
    1ee4:			; <UNDEFINED> instruction: 0xf919d143
    1ee8:	strbmi	ip, [sp], #-5
    1eec:	svceq	0x0030f1bc
    1ef0:			; <UNDEFINED> instruction: 0xf108d10a
    1ef4:	bl	fea03f00 <strspn@plt+0xfea02fac>
    1ef8:	bl	142b14 <strspn@plt+0x141bc0>
    1efc:			; <UNDEFINED> instruction: 0xf9150803
    1f00:			; <UNDEFINED> instruction: 0xf1bccf01
    1f04:	rscsle	r0, r8, r0, lsr pc
    1f08:			; <UNDEFINED> instruction: 0xf833683b
    1f0c:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    1f10:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    1f14:	ldrle	r4, [lr, #1705]!	; 0x6a9
    1f18:	strtmi	r2, [r8], -r0, lsl #6
    1f1c:	bne	43d784 <strspn@plt+0x43c830>
    1f20:	eorvs	r4, r3, sl, lsl r6
    1f24:			; <UNDEFINED> instruction: 0xf7fe930c
    1f28:			; <UNDEFINED> instruction: 0xf8ddef0a
    1f2c:	strmi	r9, [r9, #48]!	; 0x30
    1f30:	strmi	r6, [r2], r5, lsr #16
    1f34:			; <UNDEFINED> instruction: 0xf000468b
    1f38:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    1f3c:	adchi	pc, r6, r0
    1f40:	mvnscc	pc, #16, 2
    1f44:			; <UNDEFINED> instruction: 0xf1419304
    1f48:	movwls	r3, #21503	; 0x53ff
    1f4c:	ldrdeq	lr, [r4, -sp]
    1f50:	mvnscc	pc, #79	; 0x4f
    1f54:	andeq	pc, r2, #111	; 0x6f
    1f58:	svclt	0x0008428b
    1f5c:			; <UNDEFINED> instruction: 0xd3274282
    1f60:	svceq	0x0000f1b9
    1f64:			; <UNDEFINED> instruction: 0xf999d003
    1f68:	bcs	9f70 <strspn@plt+0x901c>
    1f6c:	tstcs	r6, #-1073741788	; 0xc0000024
    1f70:	ldreq	pc, [r5, #-111]	; 0xffffff91
    1f74:	bmi	ff49a008 <strspn@plt+0xff4990b4>
    1f78:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    1f7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1f80:	subsmi	r9, sl, sp, lsl #22
    1f84:	orrshi	pc, r6, r0, asr #32
    1f88:	andlt	r4, pc, r8, lsr #12
    1f8c:	blhi	bd288 <strspn@plt+0xbc334>
    1f90:	svchi	0x00f0e8bd
    1f94:			; <UNDEFINED> instruction: 0xf1109b01
    1f98:			; <UNDEFINED> instruction: 0xf04f37ff
    1f9c:			; <UNDEFINED> instruction: 0xf06f31ff
    1fa0:			; <UNDEFINED> instruction: 0xf1430002
    1fa4:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    1fa8:	adcsmi	fp, r8, #8, 30
    1fac:	svcge	0x005ff4bf
    1fb0:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    1fb4:	rsbmi	sp, fp, #913408	; 0xdf000
    1fb8:			; <UNDEFINED> instruction: 0xf999e7dc
    1fbc:			; <UNDEFINED> instruction: 0xf0222002
    1fc0:	bcs	1082848 <strspn@plt+0x10818f4>
    1fc4:	svcge	0x0076f47f
    1fc8:	mulcs	r3, r9, r9
    1fcc:			; <UNDEFINED> instruction: 0xf47f2a00
    1fd0:			; <UNDEFINED> instruction: 0x464eaf71
    1fd4:	orrvs	pc, r0, #1325400064	; 0x4f000000
    1fd8:			; <UNDEFINED> instruction: 0x9018f8dd
    1fdc:	blge	13c718 <strspn@plt+0x13b7c4>
    1fe0:	ldcmi	3, cr9, [r8, #24]!
    1fe4:	mulne	r0, r6, r9
    1fe8:			; <UNDEFINED> instruction: 0x4628447d
    1fec:			; <UNDEFINED> instruction: 0xf7fe9109
    1ff0:	stmdbls	r9, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    1ff4:			; <UNDEFINED> instruction: 0xf0002800
    1ff8:	blne	10e24e4 <strspn@plt+0x10e1590>
    1ffc:			; <UNDEFINED> instruction: 0xf1039309
    2000:			; <UNDEFINED> instruction: 0xf1be0e01
    2004:			; <UNDEFINED> instruction: 0xf0000f00
    2008:	blls	1a2538 <strspn@plt+0x1a15e4>
    200c:	mrscs	r2, (UNDEF: 0)
    2010:	blvc	ff8fc954 <strspn@plt+0xff8fba00>
    2014:	blls	53a84 <strspn@plt+0x52b30>
    2018:			; <UNDEFINED> instruction: 0xf0402b00
    201c:	b	14224e4 <strspn@plt+0x1421590>
    2020:	cmple	r7, r1, lsl #6
    2024:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    2028:	rdfnee	f0, f5, f0
    202c:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    2030:	and	r4, r4, ip, lsr #13
    2034:	movweq	lr, #23124	; 0x5a54
    2038:	ldfccp	f7, [pc], #48	; 2070 <strspn@plt+0x111c>
    203c:	blx	3651e <strspn@plt+0x355ca>
    2040:			; <UNDEFINED> instruction: 0xf1bcf20b
    2044:	blx	29204a <strspn@plt+0x2910f6>
    2048:	blx	fe80a856 <strspn@plt+0xfe809902>
    204c:	strmi	r0, [sl], #-266	; 0xfffffef6
    2050:			; <UNDEFINED> instruction: 0xf0004611
    2054:	strcs	r8, [r0], #-252	; 0xffffff04
    2058:	bcs	b460 <strspn@plt+0xa50c>
    205c:	blx	fe83640e <strspn@plt+0xfe8354ba>
    2060:			; <UNDEFINED> instruction: 0xf04f670a
    2064:	blx	fea8586e <strspn@plt+0xfea8491a>
    2068:	ldrtmi	r2, [lr], -r2, lsl #6
    206c:	bl	10c86cc <strspn@plt+0x10c7778>
    2070:	blcs	2cb0 <strspn@plt+0x1d5c>
    2074:	strcs	sp, [r1], #-222	; 0xffffff22
    2078:	ldrb	r2, [fp, r0, lsl #10]
    207c:			; <UNDEFINED> instruction: 0xf47f2a00
    2080:			; <UNDEFINED> instruction: 0xe7a6af19
    2084:			; <UNDEFINED> instruction: 0xf43f2d00
    2088:			; <UNDEFINED> instruction: 0xe791af72
    208c:	movweq	lr, #47706	; 0xba5a
    2090:	svcge	0x0066f47f
    2094:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    2098:	stmib	r9, {sl, ip, sp}^
    209c:	strb	r3, [sl, -r0, lsl #8]!
    20a0:	strcc	lr, [r0], #-2525	; 0xfffff623
    20a4:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    20a8:	strb	r3, [r4, -r0, lsl #8]!
    20ac:			; <UNDEFINED> instruction: 0x4e0ae9dd
    20b0:	smlabteq	r0, sp, r9, lr
    20b4:	streq	pc, [r1, #-111]!	; 0xffffff91
    20b8:	tstlt	r3, r2, lsl #22
    20bc:			; <UNDEFINED> instruction: 0xf8c39b02
    20c0:	ldmib	sp, {sp, lr, pc}^
    20c4:	strmi	r1, [fp], -r4, lsl #4
    20c8:	svclt	0x00144313
    20cc:	movwcs	r2, #769	; 0x301
    20d0:	svceq	0x0000f1be
    20d4:	movwcs	fp, #3848	; 0xf08
    20d8:			; <UNDEFINED> instruction: 0xf0002b00
    20dc:	blls	2623b0 <strspn@plt+0x26145c>
    20e0:			; <UNDEFINED> instruction: 0xf8cd2001
    20e4:	tstcs	r0, r4, lsr #32
    20e8:	ldfccp	f7, [pc], #12	; 20fc <strspn@plt+0x11a8>
    20ec:	strtmi	r9, [r8], r6, lsl #22
    20f0:	b	13e7100 <strspn@plt+0x13e61ac>
    20f4:	ldrmi	r7, [sl], r3, ror #23
    20f8:	b	153a110 <strspn@plt+0x15391bc>
    20fc:			; <UNDEFINED> instruction: 0xf10c0305
    2100:			; <UNDEFINED> instruction: 0xd11d3cff
    2104:	vqdmulh.s<illegal width 8>	d15, d11, d0
    2108:	svccc	0x00fff1bc
    210c:	andcs	pc, r1, #10240	; 0x2800
    2110:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    2114:	ldrmi	r4, [r1], -sl, lsl #8
    2118:	strcs	sp, [r0], #-18	; 0xffffffee
    211c:	bcs	b524 <strspn@plt+0xa5d0>
    2120:	blx	fe8364d6 <strspn@plt+0xfe835582>
    2124:			; <UNDEFINED> instruction: 0xf04f670a
    2128:	blx	fea85932 <strspn@plt+0xfea849de>
    212c:	ldrtmi	r2, [lr], -r2, lsl #6
    2130:	bl	10c8790 <strspn@plt+0x10c783c>
    2134:	blcs	2d74 <strspn@plt+0x1e20>
    2138:	strcs	sp, [r1], #-223	; 0xffffff21
    213c:	ldrb	r2, [ip, r0, lsl #10]
    2140:	smlabteq	r6, sp, r9, lr
    2144:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    2148:			; <UNDEFINED> instruction: 0xf04f0104
    214c:			; <UNDEFINED> instruction: 0x9c020a0a
    2150:	bleq	3e294 <strspn@plt+0x3d340>
    2154:			; <UNDEFINED> instruction: 0xf8dd2900
    2158:	svclt	0x00088024
    215c:	tstle	r1, #720896	; 0xb0000
    2160:	movweq	lr, #43802	; 0xab1a
    2164:	andeq	lr, fp, #76800	; 0x12c00
    2168:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    216c:	movweq	lr, #43795	; 0xab13
    2170:	andeq	lr, fp, #67584	; 0x10800
    2174:	beq	fcdc8 <strspn@plt+0xfbe74>
    2178:	bleq	bce88 <strspn@plt+0xbbf34>
    217c:	svclt	0x0008458b
    2180:	mvnle	r4, #545259520	; 0x20800000
    2184:	svceq	0x0000f1b8
    2188:	tstcs	r0, r2, lsl r0
    218c:	movweq	lr, #43802	; 0xab1a
    2190:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    2194:	andeq	lr, fp, #76800	; 0x12c00
    2198:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    219c:	movweq	lr, #43795	; 0xab13
    21a0:	andeq	lr, fp, #67584	; 0x10800
    21a4:	beq	fcdf8 <strspn@plt+0xfbea4>
    21a8:	bleq	bceb8 <strspn@plt+0xbbf64>
    21ac:	mvnle	r4, r8, lsl #11
    21b0:	strcs	r2, [r0, -r1, lsl #12]
    21b4:	strmi	lr, [r9, #-2509]	; 0xfffff633
    21b8:	strmi	lr, [r4, #-2525]	; 0xfffff623
    21bc:	andsls	pc, r0, sp, asr #17
    21c0:	strtmi	r4, [r9], -r0, lsr #12
    21c4:	movwcs	r2, #522	; 0x20a
    21c8:			; <UNDEFINED> instruction: 0xf9aef001
    21cc:	strtmi	r4, [r9], -r0, lsr #12
    21d0:	strmi	lr, [r2, #-2509]	; 0xfffff633
    21d4:			; <UNDEFINED> instruction: 0x46994690
    21d8:	movwcs	r2, #522	; 0x20a
    21dc:			; <UNDEFINED> instruction: 0xf9a4f001
    21e0:	bl	11c88b4 <strspn@plt+0x11c7960>
    21e4:	ldmne	fp, {r0, r1, r2, sl, fp}^
    21e8:			; <UNDEFINED> instruction: 0x0c0ceb4c
    21ec:	bl	1308860 <strspn@plt+0x130790c>
    21f0:	ldrtmi	r0, [r2], -r7, lsl #24
    21f4:			; <UNDEFINED> instruction: 0x463b18de
    21f8:	streq	lr, [ip, -ip, asr #22]
    21fc:	strmi	r4, [sp], -r4, lsl #12
    2200:	svceq	0x0000f1b8
    2204:			; <UNDEFINED> instruction: 0x4650d014
    2208:			; <UNDEFINED> instruction: 0xf0014659
    220c:	strbmi	pc, [r2], -sp, lsl #19	; <UNPREDICTABLE>
    2210:			; <UNDEFINED> instruction: 0xf001464b
    2214:	strmi	pc, [fp], -r9, lsl #19
    2218:	ldmib	sp, {r1, r9, sl, lr}^
    221c:			; <UNDEFINED> instruction: 0xf0010106
    2220:	blls	40834 <strspn@plt+0x3f8e0>
    2224:	movwls	r1, #2075	; 0x81b
    2228:	bl	1068e34 <strspn@plt+0x1067ee0>
    222c:	movwls	r0, #4867	; 0x1303
    2230:	movwcs	lr, #10717	; 0x29dd
    2234:	svclt	0x00082b00
    2238:	sbcle	r2, r1, #40960	; 0xa000
    223c:	strmi	lr, [r9, #-2525]	; 0xfffff623
    2240:			; <UNDEFINED> instruction: 0x9010f8dd
    2244:	movwcs	lr, #2525	; 0x9dd
    2248:	movwcs	lr, #2505	; 0x9c9
    224c:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    2250:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    2254:	smlabteq	r0, sp, r9, lr
    2258:	strbmi	lr, [lr], -lr, lsr #14
    225c:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    2260:			; <UNDEFINED> instruction: 0x9018f8dd
    2264:	blge	13c9a0 <strspn@plt+0x13ba4c>
    2268:	ldrt	r9, [sl], r6, lsl #6
    226c:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    2270:			; <UNDEFINED> instruction: 0xf7fe4628
    2274:	stmdacs	r0, {r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    2278:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    227c:	blls	3bc60 <strspn@plt+0x3ad0c>
    2280:	stcls	7, cr2, [r6, #-0]
    2284:	blx	fe893af6 <strspn@plt+0xfe892ba2>
    2288:	ldrmi	r2, [lr], -r5, lsl #6
    228c:	blx	ff8e8e9a <strspn@plt+0xff8e7f46>
    2290:	svccs	0x00006705
    2294:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    2298:	tstcs	r0, r1
    229c:	blls	bbda0 <strspn@plt+0xbae4c>
    22a0:	blcs	13c7c <strspn@plt+0x12d28>
    22a4:	svcge	0x000af47f
    22a8:	strcc	lr, [r0], #-2525	; 0xfffff623
    22ac:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    22b0:	strbt	r3, [r0], -r0, lsl #8
    22b4:	ldcl	7, cr15, [r6, #-1016]	; 0xfffffc08
    22b8:	ldrdeq	r3, [r1], -lr
    22bc:	strdeq	r0, [r0], -ip
    22c0:	andeq	r2, r1, lr, asr pc
    22c4:	andeq	r1, r0, r0, lsl #28
    22c8:	andeq	r1, r0, r6, lsl #23
    22cc:			; <UNDEFINED> instruction: 0xf7ff2200
    22d0:	svclt	0x0000bd89
    22d4:	mvnsmi	lr, sp, lsr #18
    22d8:	strmi	r4, [r7], -r8, lsl #13
    22dc:			; <UNDEFINED> instruction: 0x4605b1d8
    22e0:			; <UNDEFINED> instruction: 0xf7fee007
    22e4:	rsclt	lr, r4, #136, 26	; 0x2200
    22e8:			; <UNDEFINED> instruction: 0xf8336803
    22ec:	ldreq	r3, [fp, #-20]	; 0xffffffec
    22f0:	strtmi	sp, [lr], -r4, lsl #10
    22f4:	blmi	80750 <strspn@plt+0x7f7fc>
    22f8:	mvnsle	r2, r0, lsl #24
    22fc:	svceq	0x0000f1b8
    2300:			; <UNDEFINED> instruction: 0xf8c8d001
    2304:	adcsmi	r6, lr, #0
    2308:			; <UNDEFINED> instruction: 0xf996d908
    230c:	andcs	r3, r1, r0
    2310:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    2314:	strdlt	r8, [r9, -r0]
    2318:	andeq	pc, r0, r8, asr #17
    231c:	ldmfd	sp!, {sp}
    2320:	svclt	0x000081f0
    2324:	mvnsmi	lr, sp, lsr #18
    2328:	strmi	r4, [r7], -r8, lsl #13
    232c:			; <UNDEFINED> instruction: 0x4605b1d8
    2330:			; <UNDEFINED> instruction: 0xf7fee007
    2334:	rsclt	lr, r4, #96, 26	; 0x1800
    2338:			; <UNDEFINED> instruction: 0xf8336803
    233c:	ldrbeq	r3, [fp], #20
    2340:	strtmi	sp, [lr], -r4, lsl #10
    2344:	blmi	807a0 <strspn@plt+0x7f84c>
    2348:	mvnsle	r2, r0, lsl #24
    234c:	svceq	0x0000f1b8
    2350:			; <UNDEFINED> instruction: 0xf8c8d001
    2354:	adcsmi	r6, lr, #0
    2358:			; <UNDEFINED> instruction: 0xf996d908
    235c:	andcs	r3, r1, r0
    2360:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    2364:	strdlt	r8, [r9, -r0]
    2368:	andeq	pc, r0, r8, asr #17
    236c:	ldmfd	sp!, {sp}
    2370:	svclt	0x000081f0
    2374:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    2378:	strdlt	fp, [r2], r0
    237c:	bmi	76cfa0 <strspn@plt+0x76c04c>
    2380:	cfstrsge	mvf4, [sl], {121}	; 0x79
    2384:	blvc	1404d8 <strspn@plt+0x13f584>
    2388:	stmpl	sl, {r1, r2, r9, sl, lr}
    238c:	andls	r6, r1, #1179648	; 0x120000
    2390:	andeq	pc, r0, #79	; 0x4f
    2394:	and	r9, r5, r0, lsl #6
    2398:	ldrtmi	r4, [r0], -r9, lsr #12
    239c:	ldc	7, cr15, [r0], {254}	; 0xfe
    23a0:	cmnlt	r0, r8, lsl #8
    23a4:	stcne	8, cr15, [r8], {84}	; 0x54
    23a8:			; <UNDEFINED> instruction: 0xf854b1b1
    23ac:	strls	r5, [r0], #-3076	; 0xfffff3fc
    23b0:			; <UNDEFINED> instruction: 0x4630b195
    23b4:	stc	7, cr15, [r4], {254}	; 0xfe
    23b8:	mvnle	r2, r0, lsl #16
    23bc:	bmi	38a3c8 <strspn@plt+0x389474>
    23c0:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    23c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    23c8:	subsmi	r9, sl, r1, lsl #22
    23cc:	andlt	sp, r2, sp, lsl #2
    23d0:	ldrhtmi	lr, [r0], #141	; 0x8d
    23d4:	ldrbmi	fp, [r0, -r3]!
    23d8:	ldrtmi	r4, [r3], -r8, lsl #16
    23dc:	ldrtmi	r4, [sl], -r8, lsl #18
    23e0:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    23e4:			; <UNDEFINED> instruction: 0xf7fe6800
    23e8:			; <UNDEFINED> instruction: 0xf7feed74
    23ec:	svclt	0x0000ecbc
    23f0:	andeq	r2, r1, r8, asr fp
    23f4:	strdeq	r0, [r0], -ip
    23f8:	andeq	r2, r1, r6, lsl fp
    23fc:	andeq	r2, r1, r4, lsr #24
    2400:	strdeq	r1, [r0], -sl
    2404:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    2408:	subslt	r4, r4, #16777216	; 0x1000000
    240c:	and	r4, r3, r3, lsl #12
    2410:	mulle	r8, r4, r2
    2414:	andle	r4, r5, fp, lsl #5
    2418:	mulcs	r0, r3, r9
    241c:	movwcc	r4, #5656	; 0x1618
    2420:	mvnsle	r2, r0, lsl #20
    2424:			; <UNDEFINED> instruction: 0xf85d2000
    2428:	ldrbmi	r4, [r0, -r4, lsl #22]!
    242c:	ldrbmi	r4, [r0, -r8, lsl #12]!
    2430:	andcs	fp, sl, #56, 10	; 0xe000000
    2434:	strmi	r4, [sp], -r4, lsl #12
    2438:	stc2l	7, cr15, [r0], {255}	; 0xff
    243c:	svccc	0x0080f5b0
    2440:	addlt	sp, r0, #268435456	; 0x10000000
    2444:			; <UNDEFINED> instruction: 0x4629bd38
    2448:			; <UNDEFINED> instruction: 0xf7ff4620
    244c:	svclt	0x0000fca1
    2450:	andscs	fp, r0, #56, 10	; 0xe000000
    2454:	strmi	r4, [sp], -r4, lsl #12
    2458:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    245c:	svccc	0x0080f5b0
    2460:	addlt	sp, r0, #268435456	; 0x10000000
    2464:			; <UNDEFINED> instruction: 0x4629bd38
    2468:			; <UNDEFINED> instruction: 0xf7ff4620
    246c:	svclt	0x0000fc91
    2470:	strt	r2, [r3], #522	; 0x20a
    2474:	strt	r2, [r1], #528	; 0x210
    2478:	blmi	8d4d08 <strspn@plt+0x8d3db4>
    247c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2480:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2484:	strmi	r2, [r4], -r0, lsl #12
    2488:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    248c:			; <UNDEFINED> instruction: 0xf04f9301
    2490:	strls	r0, [r0], -r0, lsl #6
    2494:	ldcl	7, cr15, [r8], {254}	; 0xfe
    2498:	tstlt	r4, r6
    249c:	mulcc	r0, r4, r9
    24a0:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    24a4:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    24a8:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    24ac:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    24b0:	stc	7, cr15, [lr, #-1016]	; 0xfffffc08
    24b4:	ldrtmi	r4, [r3], -r5, lsl #12
    24b8:	strbtmi	r2, [r9], -sl, lsl #4
    24bc:			; <UNDEFINED> instruction: 0xf7fe4620
    24c0:	stmdavs	fp!, {r5, r8, sl, fp, sp, lr, pc}
    24c4:	blls	30af8 <strspn@plt+0x2fba4>
    24c8:	rscle	r4, sl, r3, lsr #5
    24cc:			; <UNDEFINED> instruction: 0xf993b11b
    24d0:	blcs	e4d8 <strspn@plt+0xd584>
    24d4:	bmi	3f6c70 <strspn@plt+0x3f5d1c>
    24d8:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    24dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    24e0:	subsmi	r9, sl, r1, lsl #22
    24e4:	andlt	sp, r3, ip, lsl #2
    24e8:	bmi	2f1cb0 <strspn@plt+0x2f0d5c>
    24ec:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    24f0:	bicsle	r6, r6, r0, lsl r8
    24f4:	strtmi	r4, [r3], -r9, lsl #18
    24f8:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    24fc:	ldc	7, cr15, [lr], #-1016	; 0xfffffc08
    2500:	ldc	7, cr15, [r0], #-1016	; 0xfffffc08
    2504:	andeq	r2, r1, ip, asr sl
    2508:	strdeq	r0, [r0], -ip
    250c:	andeq	r2, r1, sl, asr fp
    2510:	andeq	r1, r0, r0, lsr r9
    2514:	strdeq	r2, [r1], -lr
    2518:	andeq	r2, r1, r6, lsl fp
    251c:	andeq	r1, r0, r2, ror #17
    2520:			; <UNDEFINED> instruction: 0x4606b5f8
    2524:			; <UNDEFINED> instruction: 0xf7ff460f
    2528:			; <UNDEFINED> instruction: 0xf110ffa7
    252c:			; <UNDEFINED> instruction: 0xf1414400
    2530:	cfstr32cs	mvfx0, [r1, #-0]
    2534:	stccs	15, cr11, [r0], {8}
    2538:	lfmlt	f5, 3, [r8]
    253c:	stc	7, cr15, [r4], {254}	; 0xfe
    2540:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    2544:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    2548:	andvs	r4, r4, sl, lsr r6
    254c:	stmdbmi	r3, {r3, fp, sp, lr}
    2550:			; <UNDEFINED> instruction: 0xf7fe4479
    2554:	svclt	0x0000ec14
    2558:			; <UNDEFINED> instruction: 0x00012abe
    255c:	andeq	r1, r0, ip, lsl #17
    2560:			; <UNDEFINED> instruction: 0x4605b538
    2564:			; <UNDEFINED> instruction: 0xf7ff460c
    2568:			; <UNDEFINED> instruction: 0xf500ffdb
    256c:			; <UNDEFINED> instruction: 0xf5b34300
    2570:	andle	r3, r1, #128, 30	; 0x200
    2574:	lfmlt	f3, 1, [r8, #-0]
    2578:	stcl	7, cr15, [r6], #-1016	; 0xfffffc08
    257c:	strtmi	r4, [r2], -r5, lsl #18
    2580:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    2584:	andvs	r4, r4, fp, lsr #12
    2588:	stmdbmi	r3, {r3, fp, sp, lr}
    258c:			; <UNDEFINED> instruction: 0xf7fe4479
    2590:	svclt	0x0000ebf6
    2594:	andeq	r2, r1, r2, lsl #21
    2598:	andeq	r1, r0, r0, asr r8
    259c:			; <UNDEFINED> instruction: 0xf7ff220a
    25a0:	svclt	0x0000bb9f
    25a4:			; <UNDEFINED> instruction: 0xf7ff2210
    25a8:	svclt	0x0000bb9b
    25ac:	blmi	894e38 <strspn@plt+0x893ee4>
    25b0:	ldrblt	r4, [r0, #1146]!	; 0x47a
    25b4:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    25b8:	strmi	r2, [r4], -r0, lsl #12
    25bc:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    25c0:			; <UNDEFINED> instruction: 0xf04f9301
    25c4:	strls	r0, [r0], -r0, lsl #6
    25c8:	ldc	7, cr15, [lr], #-1016	; 0xfffffc08
    25cc:	tstlt	r4, r6
    25d0:	mulcc	r0, r4, r9
    25d4:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    25d8:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    25dc:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    25e0:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    25e4:	ldcl	7, cr15, [r4], #-1016	; 0xfffffc08
    25e8:	strbtmi	r4, [r9], -r5, lsl #12
    25ec:			; <UNDEFINED> instruction: 0xf7fe4620
    25f0:	stmdavs	fp!, {r2, r3, r6, sl, fp, sp, lr, pc}
    25f4:	blls	30c28 <strspn@plt+0x2fcd4>
    25f8:	rscle	r4, ip, r3, lsr #5
    25fc:			; <UNDEFINED> instruction: 0xf993b11b
    2600:	blcs	e608 <strspn@plt+0xd6b4>
    2604:	bmi	3f6da8 <strspn@plt+0x3f5e54>
    2608:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    260c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2610:	subsmi	r9, sl, r1, lsl #22
    2614:	andlt	sp, r3, ip, lsl #2
    2618:	bmi	2f1de0 <strspn@plt+0x2f0e8c>
    261c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2620:	bicsle	r6, r8, r0, lsl r8
    2624:	strtmi	r4, [r3], -r9, lsl #18
    2628:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    262c:	bl	fe9c062c <strspn@plt+0xfe9bf6d8>
    2630:	bl	fe640630 <strspn@plt+0xfe63f6dc>
    2634:	andeq	r2, r1, r8, lsr #18
    2638:	strdeq	r0, [r0], -ip
    263c:	andeq	r2, r1, r6, lsr #20
    2640:	strdeq	r1, [r0], -ip
    2644:	andeq	r2, r1, lr, asr #17
    2648:	andeq	r2, r1, r6, ror #19
    264c:			; <UNDEFINED> instruction: 0x000017b2
    2650:	blmi	8d4ee0 <strspn@plt+0x8d3f8c>
    2654:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2658:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    265c:	strmi	r2, [r4], -r0, lsl #12
    2660:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2664:			; <UNDEFINED> instruction: 0xf04f9301
    2668:	strls	r0, [r0], -r0, lsl #6
    266c:	bl	ffb4066c <strspn@plt+0xffb3f718>
    2670:	tstlt	r4, r6
    2674:	mulcc	r0, r4, r9
    2678:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    267c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2680:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2684:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2688:	stc	7, cr15, [r2], #-1016	; 0xfffffc08
    268c:	andcs	r4, sl, #5242880	; 0x500000
    2690:	strtmi	r4, [r0], -r9, ror #12
    2694:	bl	840694 <strspn@plt+0x83f740>
    2698:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    269c:	adcmi	r9, r3, #0, 22
    26a0:	tstlt	fp, fp, ror #1
    26a4:	mulcc	r0, r3, r9
    26a8:	mvnle	r2, r0, lsl #22
    26ac:	blmi	314ef0 <strspn@plt+0x313f9c>
    26b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    26b4:	blls	5c724 <strspn@plt+0x5b7d0>
    26b8:	qaddle	r4, sl, ip
    26bc:	ldcllt	0, cr11, [r0, #12]!
    26c0:	blcs	894ef4 <strspn@plt+0x893fa0>
    26c4:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    26c8:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    26cc:	ldrtmi	r4, [sl], -r3, lsr #12
    26d0:			; <UNDEFINED> instruction: 0xf7fe4479
    26d4:			; <UNDEFINED> instruction: 0xf7feeb54
    26d8:	svclt	0x0000eb46
    26dc:	andeq	r2, r1, r4, lsl #17
    26e0:	strdeq	r0, [r0], -ip
    26e4:	andeq	r2, r1, r2, lsl #19
    26e8:	andeq	r1, r0, r8, asr r7
    26ec:	andeq	r2, r1, r8, lsr #16
    26f0:	andeq	r2, r1, r0, asr #18
    26f4:	andeq	r1, r0, ip, lsl #14
    26f8:	blmi	8d4f88 <strspn@plt+0x8d4034>
    26fc:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2700:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2704:	strmi	r2, [r4], -r0, lsl #12
    2708:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    270c:			; <UNDEFINED> instruction: 0xf04f9301
    2710:	strls	r0, [r0], -r0, lsl #6
    2714:	bl	fe640714 <strspn@plt+0xfe63f7c0>
    2718:	tstlt	r4, r6
    271c:	mulcc	r0, r4, r9
    2720:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2724:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2728:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    272c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2730:	bl	ff3c0730 <strspn@plt+0xff3bf7dc>
    2734:	andcs	r4, sl, #5242880	; 0x500000
    2738:	strtmi	r4, [r0], -r9, ror #12
    273c:	bl	19c073c <strspn@plt+0x19bf7e8>
    2740:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    2744:	adcmi	r9, r3, #0, 22
    2748:	tstlt	fp, fp, ror #1
    274c:	mulcc	r0, r3, r9
    2750:	mvnle	r2, r0, lsl #22
    2754:	blmi	314f98 <strspn@plt+0x314044>
    2758:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    275c:	blls	5c7cc <strspn@plt+0x5b878>
    2760:	qaddle	r4, sl, ip
    2764:	ldcllt	0, cr11, [r0, #12]!
    2768:	blcs	894f9c <strspn@plt+0x894048>
    276c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2770:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    2774:	ldrtmi	r4, [sl], -r3, lsr #12
    2778:			; <UNDEFINED> instruction: 0xf7fe4479
    277c:			; <UNDEFINED> instruction: 0xf7feeb00
    2780:	svclt	0x0000eaf2
    2784:	ldrdeq	r2, [r1], -ip
    2788:	strdeq	r0, [r0], -ip
    278c:	ldrdeq	r2, [r1], -sl
    2790:			; <UNDEFINED> instruction: 0x000016b0
    2794:	andeq	r2, r1, r0, lsl #15
    2798:	muleq	r1, r8, r8
    279c:	andeq	r1, r0, r4, ror #12
    27a0:	blmi	655008 <strspn@plt+0x6540b4>
    27a4:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    27a8:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    27ac:	strbtmi	r4, [r9], -ip, lsl #12
    27b0:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    27b4:			; <UNDEFINED> instruction: 0xf04f9303
    27b8:			; <UNDEFINED> instruction: 0xf7ff0300
    27bc:	orrslt	pc, r0, r7, lsl #27
    27c0:	bl	10c07c0 <strspn@plt+0x10bf86c>
    27c4:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    27c8:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    27cc:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    27d0:	strtmi	r4, [r2], -fp, lsr #12
    27d4:			; <UNDEFINED> instruction: 0xf7fe4479
    27d8:	stmdbmi	lr, {r1, r4, r6, r7, r9, fp, sp, lr, pc}
    27dc:	strtmi	r4, [r2], -fp, lsr #12
    27e0:			; <UNDEFINED> instruction: 0xf7fe4479
    27e4:	bmi	33d5c4 <strspn@plt+0x33c670>
    27e8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    27ec:	ldrdeq	lr, [r0, -sp]
    27f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    27f4:	subsmi	r9, sl, r3, lsl #22
    27f8:	andlt	sp, r5, r1, lsl #2
    27fc:			; <UNDEFINED> instruction: 0xf7febd30
    2800:	svclt	0x0000eab2
    2804:	andeq	r2, r1, r4, lsr r7
    2808:	strdeq	r0, [r0], -ip
    280c:	andeq	r2, r1, lr, lsr r8
    2810:	andeq	r1, r0, r8, lsl #12
    2814:	strdeq	r1, [r0], -ip
    2818:	andeq	r2, r1, lr, ror #13
    281c:			; <UNDEFINED> instruction: 0x460cb510
    2820:			; <UNDEFINED> instruction: 0xf7ff4611
    2824:	ldc	14, cr15, [pc, #780]	; 2b38 <strspn@plt+0x1be4>
    2828:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    282c:	vcvt.f64.s32	d7, s0
    2830:	vstr	d21, [r4, #924]	; 0x39c
    2834:	vadd.f32	s14, s0, s0
    2838:	vnmul.f64	d0, d0, d5
    283c:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    2840:	vstr	d0, [r4, #768]	; 0x300
    2844:	vldrlt	s0, [r0, #-4]
    2848:	andeq	r0, r0, r0
    284c:	smlawbmi	lr, r0, r4, r8
    2850:	rsbsmi	pc, r0, #0, 8
    2854:			; <UNDEFINED> instruction: 0xf5b24603
    2858:			; <UNDEFINED> instruction: 0xf1014f80
    285c:	push	{r2, sl, fp}
    2860:	svclt	0x00044ff0
    2864:			; <UNDEFINED> instruction: 0xf04f460a
    2868:			; <UNDEFINED> instruction: 0xf1010a64
    286c:			; <UNDEFINED> instruction: 0xf1010901
    2870:			; <UNDEFINED> instruction: 0xf1010802
    2874:			; <UNDEFINED> instruction: 0xf1010e03
    2878:			; <UNDEFINED> instruction: 0xf1010705
    287c:			; <UNDEFINED> instruction: 0xf1010606
    2880:			; <UNDEFINED> instruction: 0xf1010507
    2884:			; <UNDEFINED> instruction: 0xf1010408
    2888:	svclt	0x00080009
    288c:	blge	2c089c <strspn@plt+0x2bf948>
    2890:			; <UNDEFINED> instruction: 0xf5b2d03f
    2894:	svclt	0x00024f20
    2898:			; <UNDEFINED> instruction: 0xf04f460a
    289c:			; <UNDEFINED> instruction: 0xf8020a6c
    28a0:	eorsle	sl, r6, sl, lsl #22
    28a4:	svcpl	0x0000f5b2
    28a8:	strmi	fp, [sl], -r2, lsl #30
    28ac:	beq	18fe9f0 <strspn@plt+0x18fda9c>
    28b0:	blge	2c08c0 <strspn@plt+0x2bf96c>
    28b4:			; <UNDEFINED> instruction: 0xf5b2d02d
    28b8:	svclt	0x00024fc0
    28bc:			; <UNDEFINED> instruction: 0xf04f460a
    28c0:			; <UNDEFINED> instruction: 0xf8020a62
    28c4:	eorle	sl, r4, sl, lsl #22
    28c8:	svcmi	0x0040f5b2
    28cc:	strmi	fp, [sl], -r2, lsl #30
    28d0:	beq	1cfea14 <strspn@plt+0x1cfdac0>
    28d4:	blge	2c08e4 <strspn@plt+0x2bf990>
    28d8:			; <UNDEFINED> instruction: 0xf5b2d01b
    28dc:	svclt	0x00025f80
    28e0:			; <UNDEFINED> instruction: 0xf04f460a
    28e4:			; <UNDEFINED> instruction: 0xf8020a70
    28e8:	andsle	sl, r2, sl, lsl #22
    28ec:	svcmi	0x0000f5b2
    28f0:	strmi	fp, [sl], -r2, lsl #30
    28f4:	beq	b7ea38 <strspn@plt+0xb7dae4>
    28f8:	blge	2c0908 <strspn@plt+0x2bf9b4>
    28fc:	strmi	sp, [r2], -r9
    2900:	strtmi	r4, [ip], -r0, lsr #12
    2904:			; <UNDEFINED> instruction: 0x463e4635
    2908:	ldrbtmi	r4, [r4], r7, ror #12
    290c:	strbmi	r4, [r8], r6, asr #13
    2910:			; <UNDEFINED> instruction: 0xf4134689
    2914:			; <UNDEFINED> instruction: 0xf0037f80
    2918:	svclt	0x00140a40
    291c:	bleq	1cbea60 <strspn@plt+0x1cbdb0c>
    2920:	bleq	b7ea64 <strspn@plt+0xb7db10>
    2924:	svceq	0x0080f013
    2928:	andlt	pc, r0, r9, lsl #17
    292c:			; <UNDEFINED> instruction: 0xf04fbf14
    2930:			; <UNDEFINED> instruction: 0xf04f0977
    2934:			; <UNDEFINED> instruction: 0xf413092d
    2938:			; <UNDEFINED> instruction: 0xf8886f00
    293c:	eorsle	r9, pc, r0
    2940:	svceq	0x0000f1ba
    2944:			; <UNDEFINED> instruction: 0xf04fbf14
    2948:			; <UNDEFINED> instruction: 0xf04f0873
    294c:			; <UNDEFINED> instruction: 0xf0130853
    2950:			; <UNDEFINED> instruction: 0xf88e0f20
    2954:	svclt	0x00148000
    2958:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    295c:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    2960:	svceq	0x0010f013
    2964:	and	pc, r0, ip, lsl #17
    2968:	stceq	0, cr15, [r8], {3}
    296c:			; <UNDEFINED> instruction: 0xf04fbf14
    2970:			; <UNDEFINED> instruction: 0xf04f0e77
    2974:			; <UNDEFINED> instruction: 0xf4130e2d
    2978:			; <UNDEFINED> instruction: 0xf8876f80
    297c:	eorsle	lr, r1, r0
    2980:	svceq	0x0000f1bc
    2984:			; <UNDEFINED> instruction: 0x2773bf14
    2988:			; <UNDEFINED> instruction: 0xf0132753
    298c:	eorsvc	r0, r7, r4, lsl #30
    2990:	uhadd16cs	fp, r2, r4
    2994:			; <UNDEFINED> instruction: 0xf013262d
    2998:	eorvc	r0, lr, r2, lsl #30
    299c:	streq	pc, [r1, #-3]
    29a0:	uhadd16cs	fp, r7, r4
    29a4:	eorvc	r2, r6, sp, lsr #12
    29a8:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    29ac:	svclt	0x00142d00
    29b0:	cmpcs	r4, #116, 6	; 0xd0000001
    29b4:	movwcs	r7, #3
    29b8:	andsvc	r4, r3, r8, lsl #12
    29bc:	svchi	0x00f0e8bd
    29c0:	svceq	0x0000f1ba
    29c4:			; <UNDEFINED> instruction: 0xf04fbf14
    29c8:			; <UNDEFINED> instruction: 0xf04f0878
    29cc:	ldr	r0, [lr, sp, lsr #16]!
    29d0:	svclt	0x00142d00
    29d4:			; <UNDEFINED> instruction: 0x232d2378
    29d8:	movwcs	r7, #3
    29dc:	andsvc	r4, r3, r8, lsl #12
    29e0:	svchi	0x00f0e8bd
    29e4:	svceq	0x0000f1bc
    29e8:			; <UNDEFINED> instruction: 0x2778bf14
    29ec:	strb	r2, [ip, sp, lsr #14]
    29f0:	svcmi	0x00f0e92d
    29f4:			; <UNDEFINED> instruction: 0xf04fb097
    29f8:	stmib	sp, {r0, sl, fp}^
    29fc:	bmi	1f8b624 <strspn@plt+0x1f8a6d0>
    2a00:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    2a04:			; <UNDEFINED> instruction: 0x078258d3
    2a08:			; <UNDEFINED> instruction: 0xf10dbf54
    2a0c:			; <UNDEFINED> instruction: 0xf10d082c
    2a10:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    2a14:			; <UNDEFINED> instruction: 0xf04f9315
    2a18:	svclt	0x00450300
    2a1c:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2a20:	strbmi	r2, [r6], r0, lsr #6
    2a24:	eorcc	pc, ip, sp, lsl #17
    2a28:			; <UNDEFINED> instruction: 0xf1a3230a
    2a2c:			; <UNDEFINED> instruction: 0xf1c30120
    2a30:	blx	b032b8 <strspn@plt+0xb02364>
    2a34:	blx	33f244 <strspn@plt+0x33e2f0>
    2a38:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    2a3c:	andne	lr, r8, #3620864	; 0x374000
    2a40:	vst1.8	{d15-d16}, [r3], ip
    2a44:	svclt	0x000842aa
    2a48:			; <UNDEFINED> instruction: 0xf0c042a1
    2a4c:	movwcc	r8, #41099	; 0xa08b
    2a50:	mvnle	r2, r6, asr #22
    2a54:			; <UNDEFINED> instruction: 0xf64c223c
    2a58:			; <UNDEFINED> instruction: 0xf6cc45cd
    2a5c:			; <UNDEFINED> instruction: 0xf04f45cc
    2a60:			; <UNDEFINED> instruction: 0xf1a231ff
    2a64:	blx	fe944eee <strspn@plt+0xfe943f9a>
    2a68:	blx	5be78 <strspn@plt+0x5af24>
    2a6c:	blx	81a7c <strspn@plt+0x80b28>
    2a70:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    2a74:			; <UNDEFINED> instruction: 0x0c09ea4c
    2a78:			; <UNDEFINED> instruction: 0xf1c24c61
    2a7c:	svcls	0x00090920
    2a80:			; <UNDEFINED> instruction: 0xf909fa21
    2a84:	b	1313c7c <strspn@plt+0x1312d28>
    2a88:	stmiaeq	sp!, {r0, r3, sl, fp}^
    2a8c:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    2a90:	blx	192cdc <strspn@plt+0x191d88>
    2a94:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    2a98:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    2a9c:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    2aa0:	streq	lr, [r1], #-2598	; 0xfffff5da
    2aa4:			; <UNDEFINED> instruction: 0xf1ba40d6
    2aa8:	svclt	0x000c0f42
    2aac:			; <UNDEFINED> instruction: 0xf0002100
    2ab0:	bcc	802ebc <strspn@plt+0x801f68>
    2ab4:	streq	lr, [r9], -r6, asr #20
    2ab8:	vpmax.s8	d15, d2, d23
    2abc:	andge	pc, r0, lr, lsl #17
    2ac0:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    2ac4:	addhi	pc, r4, r0
    2ac8:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    2acc:			; <UNDEFINED> instruction: 0xf88e2269
    2ad0:	subcs	r2, r2, #1
    2ad4:	andcs	pc, r2, lr, lsl #17
    2ad8:	andvc	r2, sl, r0, lsl #4
    2adc:	andeq	lr, r5, #84, 20	; 0x54000
    2ae0:			; <UNDEFINED> instruction: 0xf1a3d04a
    2ae4:			; <UNDEFINED> instruction: 0xf1c30114
    2ae8:	blx	9047c0 <strspn@plt+0x90386c>
    2aec:	blx	17f2f8 <strspn@plt+0x17e3a4>
    2af0:	blcc	d40714 <strspn@plt+0xd3f7c0>
    2af4:	blx	9537e4 <strspn@plt+0x952890>
    2af8:	blx	97f70c <strspn@plt+0x97e7b8>
    2afc:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    2b00:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    2b04:			; <UNDEFINED> instruction: 0xf04f1d50
    2b08:			; <UNDEFINED> instruction: 0xf1410300
    2b0c:	andcs	r0, sl, #0, 2
    2b10:	stc2	0, cr15, [sl, #-0]
    2b14:	movwcs	r2, #522	; 0x20a
    2b18:	strmi	r4, [fp], r2, lsl #13
    2b1c:	stc2	0, cr15, [r4, #-0]
    2b20:	subsle	r4, r8, r3, lsl r3
    2b24:	movweq	lr, #47706	; 0xba5a
    2b28:			; <UNDEFINED> instruction: 0xf7fed026
    2b2c:	stmdacs	r0, {r2, r5, r6, r7, r8, fp, sp, lr, pc}
    2b30:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    2b34:	subsle	r2, r7, r0, lsl #20
    2b38:	mulcc	r0, r2, r9
    2b3c:	bmi	c70f70 <strspn@plt+0xc7001c>
    2b40:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    2b44:			; <UNDEFINED> instruction: 0x23204d30
    2b48:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    2b4c:	ldrmi	r4, [r9], -r0, lsr #12
    2b50:			; <UNDEFINED> instruction: 0xf8cd2201
    2b54:	stmib	sp, {r3, r4, pc}^
    2b58:	strls	sl, [r1], -r4, lsl #22
    2b5c:			; <UNDEFINED> instruction: 0xf7fe9500
    2b60:			; <UNDEFINED> instruction: 0xe015e9f4
    2b64:	andeq	pc, sl, #-1073741780	; 0xc000002c
    2b68:	svcge	0x0075f47f
    2b6c:	movtcs	r9, #11784	; 0x2e08
    2b70:	andcs	pc, r1, lr, lsl #17
    2b74:	andcc	pc, r0, lr, lsl #17
    2b78:			; <UNDEFINED> instruction: 0xac0d4a24
    2b7c:	stmib	sp, {r5, r8, r9, sp}^
    2b80:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    2b84:	andls	r4, r0, #32, 12	; 0x2000000
    2b88:	andcs	r4, r1, #26214400	; 0x1900000
    2b8c:	ldmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b90:			; <UNDEFINED> instruction: 0xf7fe4620
    2b94:	bmi	7bcf24 <strspn@plt+0x7bbfd0>
    2b98:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    2b9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2ba0:	subsmi	r9, sl, r5, lsl fp
    2ba4:	andslt	sp, r7, r6, lsr #2
    2ba8:	svchi	0x00f0e8bd
    2bac:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    2bb0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2bb4:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    2bb8:			; <UNDEFINED> instruction: 0xf0002264
    2bbc:	stmdbcs	r0, {r0, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    2bc0:	svclt	0x00084682
    2bc4:	strmi	r2, [fp], sl, lsl #16
    2bc8:	strcc	fp, [r1], -r8, lsl #30
    2bcc:	ldrb	sp, [r3, sl, lsr #3]
    2bd0:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    2bd4:	ldrbmi	lr, [r0], -r0, lsl #15
    2bd8:	andcs	r4, sl, #93323264	; 0x5900000
    2bdc:			; <UNDEFINED> instruction: 0xf0002300
    2be0:	strmi	pc, [r2], r3, lsr #25
    2be4:	ldr	r4, [sp, fp, lsl #13]
    2be8:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    2bec:	bmi	2bca98 <strspn@plt+0x2bbb44>
    2bf0:			; <UNDEFINED> instruction: 0xe7a6447a
    2bf4:	ldm	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2bf8:	ldrdeq	r2, [r1], -r6
    2bfc:	strdeq	r0, [r0], -ip
    2c00:	andeq	r1, r0, r0, lsl #7
    2c04:	andeq	r1, r0, r0, asr #5
    2c08:	andeq	r1, r0, r2, asr #5
    2c0c:	muleq	r0, r6, r2
    2c10:	andeq	r2, r1, lr, lsr r3
    2c14:	andeq	r1, r0, r6, lsl r2
    2c18:	andeq	r1, r0, r0, lsl r2
    2c1c:	suble	r2, r5, r0, lsl #16
    2c20:	mvnsmi	lr, #737280	; 0xb4000
    2c24:			; <UNDEFINED> instruction: 0xf9904698
    2c28:	orrlt	r3, r3, #0
    2c2c:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    2c30:	ldrmi	r4, [r7], -r9, lsl #13
    2c34:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    2c38:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    2c3c:	svceq	0x0000f1b8
    2c40:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    2c44:			; <UNDEFINED> instruction: 0x4605bb1c
    2c48:	strtmi	r2, [lr], -ip, lsr #22
    2c4c:	svccs	0x0001f915
    2c50:	bllt	b6cb8 <strspn@plt+0xb5d64>
    2c54:	adcsmi	r4, r0, #48234496	; 0x2e00000
    2c58:	bne	c774c4 <strspn@plt+0xc76570>
    2c5c:	mcrrne	7, 12, r4, r3, cr0
    2c60:			; <UNDEFINED> instruction: 0xf849d015
    2c64:	strcc	r0, [r1], #-36	; 0xffffffdc
    2c68:	mulcc	r0, r6, r9
    2c6c:			; <UNDEFINED> instruction: 0xf995b1bb
    2c70:			; <UNDEFINED> instruction: 0xb1a33000
    2c74:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    2c78:	strtmi	r2, [r8], -ip, lsr #22
    2c7c:			; <UNDEFINED> instruction: 0xf915462e
    2c80:	mvnle	r2, r1, lsl #30
    2c84:	svclt	0x00082a00
    2c88:	adcsmi	r4, r0, #48234496	; 0x2e00000
    2c8c:			; <UNDEFINED> instruction: 0xf04fd3e5
    2c90:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2c94:	adcmi	r8, r7, #248, 6	; 0xe0000003
    2c98:	ldrmi	sp, [r3], -r4, lsl #18
    2c9c:			; <UNDEFINED> instruction: 0x4620e7d4
    2ca0:	mvnshi	lr, #12386304	; 0xbd0000
    2ca4:	andeq	pc, r1, pc, rrx
    2ca8:	mvnshi	lr, #12386304	; 0xbd0000
    2cac:	rscscc	pc, pc, pc, asr #32
    2cb0:	svclt	0x00004770
    2cb4:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    2cb8:			; <UNDEFINED> instruction: 0xf990461c
    2cbc:	blx	fed56cc4 <strspn@plt+0xfed55d70>
    2cc0:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    2cc4:	svclt	0x00082c00
    2cc8:	ldmiblt	r3, {r0, r8, r9, sp}
    2ccc:	addsmi	r6, r6, #2490368	; 0x260000
    2cd0:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    2cd4:	eorvs	fp, r3, r1, lsl pc
    2cd8:	bl	4ece4 <strspn@plt+0x4dd90>
    2cdc:	blne	fe4832fc <strspn@plt+0xfe4823a8>
    2ce0:			; <UNDEFINED> instruction: 0xf7ff9b04
    2ce4:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2ce8:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    2cec:	eorvs	r4, r3, r3, lsl #8
    2cf0:			; <UNDEFINED> instruction: 0xf04fbd70
    2cf4:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    2cf8:	rscscc	pc, pc, pc, asr #32
    2cfc:	svclt	0x00004770
    2d00:	mvnsmi	lr, #737280	; 0xb4000
    2d04:			; <UNDEFINED> instruction: 0xf381fab1
    2d08:	bcs	527c <strspn@plt+0x4328>
    2d0c:	movwcs	fp, #7944	; 0x1f08
    2d10:	svclt	0x00082800
    2d14:	blcs	b920 <strspn@plt+0xa9cc>
    2d18:			; <UNDEFINED> instruction: 0xf990d13d
    2d1c:	strmi	r3, [r0], r0
    2d20:	pkhbtmi	r4, r9, r6, lsl #12
    2d24:	strcs	r4, [r1, -r4, lsl #12]
    2d28:			; <UNDEFINED> instruction: 0x4625b31b
    2d2c:			; <UNDEFINED> instruction: 0xf1042b2c
    2d30:	strbmi	r0, [r0], -r1, lsl #8
    2d34:	mulcs	r0, r4, r9
    2d38:	eorle	r4, r1, r0, lsr #13
    2d3c:	strtmi	fp, [r5], -r2, ror #19
    2d40:	bl	fe9537e8 <strspn@plt+0xfe952894>
    2d44:	eorle	r0, r2, #0, 2
    2d48:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    2d4c:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    2d50:	rsceq	lr, r0, #323584	; 0x4f000
    2d54:	vpmax.u8	d15, d3, d7
    2d58:			; <UNDEFINED> instruction: 0xf819db0c
    2d5c:	movwmi	r1, #45058	; 0xb002
    2d60:	andcc	pc, r2, r9, lsl #16
    2d64:	mulcc	r0, r5, r9
    2d68:			; <UNDEFINED> instruction: 0xf994b11b
    2d6c:	blcs	ed74 <strspn@plt+0xde20>
    2d70:	ldrdcs	sp, [r0], -fp
    2d74:	mvnshi	lr, #12386304	; 0xbd0000
    2d78:	ldrmi	r1, [r3], -ip, ror #24
    2d7c:	ldrb	r4, [r4, r0, lsl #13]
    2d80:	svclt	0x00082a00
    2d84:	adcmi	r4, r8, #38797312	; 0x2500000
    2d88:	smlatbeq	r0, r5, fp, lr
    2d8c:			; <UNDEFINED> instruction: 0xf04fd3dc
    2d90:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2d94:			; <UNDEFINED> instruction: 0xf06f83f8
    2d98:			; <UNDEFINED> instruction: 0xe7eb0015
    2d9c:			; <UNDEFINED> instruction: 0xf381fab1
    2da0:	bcs	5314 <strspn@plt+0x43c0>
    2da4:	movwcs	fp, #7944	; 0x1f08
    2da8:	svclt	0x00082800
    2dac:	bllt	ff0cb9b8 <strspn@plt+0xff0caa64>
    2db0:	mvnsmi	lr, sp, lsr #18
    2db4:			; <UNDEFINED> instruction: 0xf9904606
    2db8:	ldrmi	r3, [r7], -r0
    2dbc:	strmi	r4, [r4], -r8, lsl #13
    2dc0:	strtmi	fp, [r5], -fp, ror #3
    2dc4:			; <UNDEFINED> instruction: 0xf1042b2c
    2dc8:	ldrtmi	r0, [r0], -r1, lsl #8
    2dcc:	mulcs	r0, r4, r9
    2dd0:	andsle	r4, fp, r6, lsr #12
    2dd4:			; <UNDEFINED> instruction: 0x4625b9b2
    2dd8:	bl	fe953880 <strspn@plt+0xfe95292c>
    2ddc:	andsle	r0, ip, #0, 2
    2de0:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    2de4:			; <UNDEFINED> instruction: 0xf8d8db0c
    2de8:	tstmi	r8, #0
    2dec:	andeq	pc, r0, r8, asr #17
    2df0:	mulcc	r0, r5, r9
    2df4:			; <UNDEFINED> instruction: 0xf994b11b
    2df8:	blcs	ee00 <strspn@plt+0xdeac>
    2dfc:	andcs	sp, r0, r1, ror #3
    2e00:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2e04:	ldrmi	r1, [r3], -ip, ror #24
    2e08:	ldrb	r4, [sl, r6, lsl #12]
    2e0c:	svclt	0x00082a00
    2e10:	adcmi	r4, r8, #38797312	; 0x2500000
    2e14:	smlatbeq	r0, r5, fp, lr
    2e18:			; <UNDEFINED> instruction: 0xf04fd3e2
    2e1c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2e20:			; <UNDEFINED> instruction: 0xf06f81f0
    2e24:			; <UNDEFINED> instruction: 0x47700015
    2e28:	mvnsmi	lr, #737280	; 0xb4000
    2e2c:	bmi	f54688 <strspn@plt+0xf53734>
    2e30:	blmi	f546b0 <strspn@plt+0xf5375c>
    2e34:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    2e38:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2e3c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2e40:			; <UNDEFINED> instruction: 0xf04f9303
    2e44:			; <UNDEFINED> instruction: 0xf8cd0300
    2e48:	tstlt	r8, #8
    2e4c:	strmi	r6, [r4], -lr
    2e50:	strmi	r6, [r8], lr, lsr #32
    2e54:	svc	0x00f8f7fd
    2e58:	andls	pc, r0, r0, asr #17
    2e5c:			; <UNDEFINED> instruction: 0xf9944607
    2e60:	blcs	e8ee68 <strspn@plt+0xe8df14>
    2e64:	stmdbge	r2, {r1, r5, ip, lr, pc}
    2e68:	strtmi	r2, [r0], -sl, lsl #4
    2e6c:			; <UNDEFINED> instruction: 0xf7fd9101
    2e70:			; <UNDEFINED> instruction: 0xf8c8ef34
    2e74:	eorvs	r0, r8, r0
    2e78:	bllt	1a1cf60 <strspn@plt+0x1a1c00c>
    2e7c:	blcs	29a8c <strspn@plt+0x28b38>
    2e80:	adcmi	fp, r3, #24, 30	; 0x60
    2e84:			; <UNDEFINED> instruction: 0xf993d028
    2e88:	stmdbls	r1, {sp}
    2e8c:	eorle	r2, r6, sl, lsr sl
    2e90:	eorle	r2, r9, sp, lsr #20
    2e94:	bmi	94ae9c <strspn@plt+0x949f48>
    2e98:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    2e9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2ea0:	subsmi	r9, sl, r3, lsl #22
    2ea4:	andlt	sp, r5, fp, lsr r1
    2ea8:	mvnshi	lr, #12386304	; 0xbd0000
    2eac:	stmdbge	r2, {r0, sl, ip, sp}
    2eb0:	strtmi	r2, [r0], -sl, lsl #4
    2eb4:	svc	0x0010f7fd
    2eb8:	ldmdavs	fp!, {r3, r5, sp, lr}
    2ebc:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    2ec0:			; <UNDEFINED> instruction: 0xf990b150
    2ec4:	blne	eecc <strspn@plt+0xdf78>
    2ec8:			; <UNDEFINED> instruction: 0xf080fab0
    2ecc:	blcs	53d4 <strspn@plt+0x4480>
    2ed0:	andcs	fp, r1, r8, lsl pc
    2ed4:	sbcsle	r2, sp, r0, lsl #16
    2ed8:	rscscc	pc, pc, pc, asr #32
    2edc:			; <UNDEFINED> instruction: 0xf993e7db
    2ee0:	stmdblt	sl, {r0, sp}
    2ee4:	ldrb	r6, [r6, lr, lsr #32]
    2ee8:	andcs	r1, sl, #92, 24	; 0x5c00
    2eec:	eorsvs	r2, fp, r0, lsl #6
    2ef0:	movwls	r4, #9760	; 0x2620
    2ef4:	mrc	7, 7, APSR_nzcv, cr0, cr13, {7}
    2ef8:	ldmdavs	fp!, {r3, r5, sp, lr}
    2efc:	mvnle	r2, r0, lsl #22
    2f00:	blcs	29b10 <strspn@plt+0x28bbc>
    2f04:			; <UNDEFINED> instruction: 0xf993d0e8
    2f08:	blne	6caf10 <strspn@plt+0x6c9fbc>
    2f0c:			; <UNDEFINED> instruction: 0xf383fab3
    2f10:	bcs	5484 <strspn@plt+0x4530>
    2f14:	movwcs	fp, #7960	; 0x1f18
    2f18:	adcsle	r2, fp, r0, lsl #22
    2f1c:			; <UNDEFINED> instruction: 0xf7fde7dc
    2f20:	svclt	0x0000ef22
    2f24:	andeq	r2, r1, r2, lsr #1
    2f28:	strdeq	r0, [r0], -ip
    2f2c:	andeq	r2, r1, lr, lsr r0
    2f30:	mvnsmi	lr, #737280	; 0xb4000
    2f34:	stcmi	14, cr1, [sl], #-12
    2f38:	bmi	aaf154 <strspn@plt+0xaae200>
    2f3c:	movwcs	fp, #7960	; 0x1f18
    2f40:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    2f44:	movwcs	fp, #3848	; 0xf08
    2f48:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    2f4c:			; <UNDEFINED> instruction: 0xf04f9203
    2f50:	blcs	3758 <strspn@plt+0x2804>
    2f54:	svcge	0x0001d03f
    2f58:	strmi	sl, [sp], -r2, lsl #28
    2f5c:	blx	fed7afb0 <strspn@plt+0xfed7a05c>
    2f60:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    2f64:	svclt	0x00082c00
    2f68:	strbmi	r2, [r1, #769]	; 0x301
    2f6c:			; <UNDEFINED> instruction: 0xf043bf18
    2f70:	bllt	8c3b7c <strspn@plt+0x8c2c28>
    2f74:	strtmi	r4, [r9], -sl, asr #12
    2f78:			; <UNDEFINED> instruction: 0xf7fd4620
    2f7c:	ldmiblt	r0!, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    2f80:	andeq	lr, r9, r4, lsl #22
    2f84:	ldrtmi	r4, [r9], -r5, asr #8
    2f88:	mrc2	7, 2, pc, cr14, cr14, {7}
    2f8c:			; <UNDEFINED> instruction: 0x46044631
    2f90:			; <UNDEFINED> instruction: 0xf7fe4628
    2f94:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    2f98:	bl	668fa4 <strspn@plt+0x668050>
    2f9c:	strmi	r0, [r5], -r8, lsl #6
    2fa0:	blcs	76fd4 <strspn@plt+0x76080>
    2fa4:			; <UNDEFINED> instruction: 0xb11cd1db
    2fa8:	mulcc	r0, r4, r9
    2fac:	andle	r2, r4, pc, lsr #22
    2fb0:			; <UNDEFINED> instruction: 0xf995b12d
    2fb4:	blcs	bcefbc <strspn@plt+0xbce068>
    2fb8:	ldrdcs	sp, [r1], -r1
    2fbc:	andcs	lr, r0, r0
    2fc0:	blmi	2157ec <strspn@plt+0x214898>
    2fc4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2fc8:	blls	dd038 <strspn@plt+0xdc0e4>
    2fcc:	qaddle	r4, sl, r4
    2fd0:	pop	{r0, r2, ip, sp, pc}
    2fd4:			; <UNDEFINED> instruction: 0x461883f0
    2fd8:			; <UNDEFINED> instruction: 0xf7fde7f2
    2fdc:	svclt	0x0000eec4
    2fe0:	muleq	r1, r8, pc	; <UNPREDICTABLE>
    2fe4:	strdeq	r0, [r0], -ip
    2fe8:	andeq	r1, r1, r4, lsl pc
    2fec:	mvnsmi	lr, #737280	; 0xb4000
    2ff0:	movweq	lr, #6736	; 0x1a50
    2ff4:	strmi	sp, [ip], -r5, lsr #32
    2ff8:			; <UNDEFINED> instruction: 0x46054616
    2ffc:	cmnlt	r1, #56, 6	; 0xe0000000
    3000:	svc	0x000af7fd
    3004:	addsmi	r4, lr, #201326595	; 0xc000003
    3008:	svclt	0x00884607
    300c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3010:	bl	1b9068 <strspn@plt+0x1b8114>
    3014:			; <UNDEFINED> instruction: 0xf1090900
    3018:			; <UNDEFINED> instruction: 0xf7fd0001
    301c:	pkhtbmi	lr, r0, r4, asr #29
    3020:	strtmi	fp, [r9], -r0, ror #2
    3024:			; <UNDEFINED> instruction: 0xf7fd463a
    3028:	bl	23ea40 <strspn@plt+0x23daec>
    302c:	ldrtmi	r0, [r2], -r7
    3030:			; <UNDEFINED> instruction: 0xf7fd4621
    3034:	movwcs	lr, #3710	; 0xe7e
    3038:	andcc	pc, r9, r8, lsl #16
    303c:	pop	{r6, r9, sl, lr}
    3040:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    3044:	mvnsmi	lr, #12386304	; 0xbd0000
    3048:			; <UNDEFINED> instruction: 0xf7fd4478
    304c:	strtmi	fp, [r0], -r3, lsl #29
    3050:	pop	{r0, r4, r9, sl, lr}
    3054:			; <UNDEFINED> instruction: 0xf7fd43f8
    3058:	pop	{r0, r2, r3, r4, r6, r9, sl, fp, ip, sp, pc}
    305c:			; <UNDEFINED> instruction: 0xf7fd43f8
    3060:	svclt	0x0000be79
    3064:	andeq	r0, r0, r0, asr #14
    3068:			; <UNDEFINED> instruction: 0x460ab538
    306c:	strmi	r4, [ip], -r5, lsl #12
    3070:			; <UNDEFINED> instruction: 0x4608b119
    3074:	mrc	7, 6, APSR_nzcv, cr0, cr13, {7}
    3078:	strtmi	r4, [r1], -r2, lsl #12
    307c:	pop	{r3, r5, r9, sl, lr}
    3080:			; <UNDEFINED> instruction: 0xf7ff4038
    3084:	svclt	0x0000bfb3
    3088:	tstcs	r1, lr, lsl #8
    308c:	addlt	fp, r5, r0, lsl r5
    3090:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3094:			; <UNDEFINED> instruction: 0xf8dfab07
    3098:	strmi	ip, [r4], -r0, rrx
    309c:			; <UNDEFINED> instruction: 0xf85344fe
    30a0:	stmdage	r2, {r2, r8, r9, fp, sp}
    30a4:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    30a8:	ldrdgt	pc, [r0], -ip
    30ac:	andgt	pc, ip, sp, asr #17
    30b0:	stceq	0, cr15, [r0], {79}	; 0x4f
    30b4:			; <UNDEFINED> instruction: 0xf7fd9301
    30b8:	mcrne	14, 0, lr, cr2, cr6, {6}
    30bc:	strcs	fp, [r0], #-4024	; 0xfffff048
    30c0:	strtmi	sp, [r0], -r7, lsl #22
    30c4:			; <UNDEFINED> instruction: 0xf7ff9902
    30c8:			; <UNDEFINED> instruction: 0x4604ff91
    30cc:			; <UNDEFINED> instruction: 0xf7fd9802
    30d0:	bmi	2be930 <strspn@plt+0x2bd9dc>
    30d4:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    30d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    30dc:	subsmi	r9, sl, r3, lsl #22
    30e0:	strtmi	sp, [r0], -r5, lsl #2
    30e4:	pop	{r0, r2, ip, sp, pc}
    30e8:	andlt	r4, r3, r0, lsl r0
    30ec:			; <UNDEFINED> instruction: 0xf7fd4770
    30f0:	svclt	0x0000ee3a
    30f4:	andeq	r1, r1, ip, lsr lr
    30f8:	strdeq	r0, [r0], -ip
    30fc:	andeq	r1, r1, r2, lsl #28
    3100:	mvnsmi	lr, #737280	; 0xb4000
    3104:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    3108:	bmi	d54b74 <strspn@plt+0xd53c20>
    310c:	blmi	d6f320 <strspn@plt+0xd6e3cc>
    3110:			; <UNDEFINED> instruction: 0xf996447a
    3114:	ldmpl	r3, {lr}^
    3118:	movwls	r6, #6171	; 0x181b
    311c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3120:	eorsle	r2, r4, r0, lsl #24
    3124:	strmi	r4, [r8], r5, lsl #12
    3128:			; <UNDEFINED> instruction: 0x46394630
    312c:	svc	0x0012f7fd
    3130:			; <UNDEFINED> instruction: 0x56361834
    3134:	suble	r2, ip, r0, lsl #28
    3138:	svceq	0x0000f1b9
    313c:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    3140:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    3144:	mcr	7, 3, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    3148:	eorsle	r2, r5, r0, lsl #16
    314c:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    3150:	movwcs	r4, #1641	; 0x669
    3154:	andvs	pc, r0, sp, lsl #17
    3158:			; <UNDEFINED> instruction: 0xf88d4648
    315c:			; <UNDEFINED> instruction: 0xf7fe3001
    3160:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    3164:	andeq	pc, r0, r8, asr #17
    3168:	mulcc	r1, r3, r9
    316c:	svclt	0x00181af6
    3170:	blcs	c97c <strspn@plt+0xba28>
    3174:	strcs	fp, [r1], -r8, lsl #30
    3178:	andcc	fp, r2, lr, asr fp
    317c:	strtpl	r1, [r1], -r6, lsr #16
    3180:			; <UNDEFINED> instruction: 0x4638b119
    3184:	mcr	7, 2, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    3188:			; <UNDEFINED> instruction: 0x464cb318
    318c:	bmi	5db24c <strspn@plt+0x5da2f8>
    3190:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    3194:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3198:	subsmi	r9, sl, r1, lsl #22
    319c:			; <UNDEFINED> instruction: 0x4620d11e
    31a0:	pop	{r0, r1, ip, sp, pc}
    31a4:			; <UNDEFINED> instruction: 0x463983f0
    31a8:			; <UNDEFINED> instruction: 0xf7fd4620
    31ac:			; <UNDEFINED> instruction: 0xf8c8ed9c
    31b0:	strtmi	r0, [r0], #-0
    31b4:	strb	r6, [sl, r8, lsr #32]!
    31b8:			; <UNDEFINED> instruction: 0x46204639
    31bc:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    31c0:	andeq	pc, r0, r8, asr #17
    31c4:	strtpl	r1, [r1], -r6, lsr #16
    31c8:			; <UNDEFINED> instruction: 0x4638b131
    31cc:	mcr	7, 1, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    31d0:	eorvs	fp, ip, r0, lsl r9
    31d4:	ldrb	r2, [sl, r0, lsl #8]
    31d8:	ldrb	r6, [r8, lr, lsr #32]
    31dc:	stcl	7, cr15, [r2, #1012]	; 0x3f4
    31e0:	andeq	r1, r1, r8, asr #27
    31e4:	strdeq	r0, [r0], -ip
    31e8:	ldrdeq	r0, [r0], -lr
    31ec:	andeq	r1, r1, r6, asr #26
    31f0:			; <UNDEFINED> instruction: 0x4604b510
    31f4:	stmdacs	sl, {r0, sp, lr, pc}
    31f8:	strtmi	sp, [r0], -r6
    31fc:	mrc	7, 1, APSR_nzcv, cr8, cr13, {7}
    3200:	mvnsle	r1, r3, asr #24
    3204:	ldclt	0, cr2, [r0, #-4]
    3208:	ldclt	0, cr2, [r0, #-0]
    320c:	andeq	r0, r0, r0
    3210:	svclt	0x00081e4a
    3214:			; <UNDEFINED> instruction: 0xf0c04770
    3218:	addmi	r8, r8, #36, 2
    321c:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    3220:			; <UNDEFINED> instruction: 0xf0004211
    3224:	blx	fec23688 <strspn@plt+0xfec22734>
    3228:	blx	fec80030 <strspn@plt+0xfec7f0dc>
    322c:	bl	fe8bfc38 <strspn@plt+0xfe8bece4>
    3230:			; <UNDEFINED> instruction: 0xf1c30303
    3234:	andge	r0, r4, #2080374784	; 0x7c000000
    3238:	movwne	lr, #15106	; 0x3b02
    323c:	andeq	pc, r0, #79	; 0x4f
    3240:	svclt	0x0000469f
    3244:	andhi	pc, r0, pc, lsr #7
    3248:	svcvc	0x00c1ebb0
    324c:	bl	10b2e54 <strspn@plt+0x10b1f00>
    3250:	svclt	0x00280202
    3254:	sbcvc	lr, r1, r0, lsr #23
    3258:	svcvc	0x0081ebb0
    325c:	bl	10b2e64 <strspn@plt+0x10b1f10>
    3260:	svclt	0x00280202
    3264:	addvc	lr, r1, r0, lsr #23
    3268:	svcvc	0x0041ebb0
    326c:	bl	10b2e74 <strspn@plt+0x10b1f20>
    3270:	svclt	0x00280202
    3274:	subvc	lr, r1, r0, lsr #23
    3278:	svcvc	0x0001ebb0
    327c:	bl	10b2e84 <strspn@plt+0x10b1f30>
    3280:	svclt	0x00280202
    3284:	andvc	lr, r1, r0, lsr #23
    3288:	svcvs	0x00c1ebb0
    328c:	bl	10b2e94 <strspn@plt+0x10b1f40>
    3290:	svclt	0x00280202
    3294:	sbcvs	lr, r1, r0, lsr #23
    3298:	svcvs	0x0081ebb0
    329c:	bl	10b2ea4 <strspn@plt+0x10b1f50>
    32a0:	svclt	0x00280202
    32a4:	addvs	lr, r1, r0, lsr #23
    32a8:	svcvs	0x0041ebb0
    32ac:	bl	10b2eb4 <strspn@plt+0x10b1f60>
    32b0:	svclt	0x00280202
    32b4:	subvs	lr, r1, r0, lsr #23
    32b8:	svcvs	0x0001ebb0
    32bc:	bl	10b2ec4 <strspn@plt+0x10b1f70>
    32c0:	svclt	0x00280202
    32c4:	andvs	lr, r1, r0, lsr #23
    32c8:	svcpl	0x00c1ebb0
    32cc:	bl	10b2ed4 <strspn@plt+0x10b1f80>
    32d0:	svclt	0x00280202
    32d4:	sbcpl	lr, r1, r0, lsr #23
    32d8:	svcpl	0x0081ebb0
    32dc:	bl	10b2ee4 <strspn@plt+0x10b1f90>
    32e0:	svclt	0x00280202
    32e4:	addpl	lr, r1, r0, lsr #23
    32e8:	svcpl	0x0041ebb0
    32ec:	bl	10b2ef4 <strspn@plt+0x10b1fa0>
    32f0:	svclt	0x00280202
    32f4:	subpl	lr, r1, r0, lsr #23
    32f8:	svcpl	0x0001ebb0
    32fc:	bl	10b2f04 <strspn@plt+0x10b1fb0>
    3300:	svclt	0x00280202
    3304:	andpl	lr, r1, r0, lsr #23
    3308:	svcmi	0x00c1ebb0
    330c:	bl	10b2f14 <strspn@plt+0x10b1fc0>
    3310:	svclt	0x00280202
    3314:	sbcmi	lr, r1, r0, lsr #23
    3318:	svcmi	0x0081ebb0
    331c:	bl	10b2f24 <strspn@plt+0x10b1fd0>
    3320:	svclt	0x00280202
    3324:	addmi	lr, r1, r0, lsr #23
    3328:	svcmi	0x0041ebb0
    332c:	bl	10b2f34 <strspn@plt+0x10b1fe0>
    3330:	svclt	0x00280202
    3334:	submi	lr, r1, r0, lsr #23
    3338:	svcmi	0x0001ebb0
    333c:	bl	10b2f44 <strspn@plt+0x10b1ff0>
    3340:	svclt	0x00280202
    3344:	andmi	lr, r1, r0, lsr #23
    3348:	svccc	0x00c1ebb0
    334c:	bl	10b2f54 <strspn@plt+0x10b2000>
    3350:	svclt	0x00280202
    3354:	sbccc	lr, r1, r0, lsr #23
    3358:	svccc	0x0081ebb0
    335c:	bl	10b2f64 <strspn@plt+0x10b2010>
    3360:	svclt	0x00280202
    3364:	addcc	lr, r1, r0, lsr #23
    3368:	svccc	0x0041ebb0
    336c:	bl	10b2f74 <strspn@plt+0x10b2020>
    3370:	svclt	0x00280202
    3374:	subcc	lr, r1, r0, lsr #23
    3378:	svccc	0x0001ebb0
    337c:	bl	10b2f84 <strspn@plt+0x10b2030>
    3380:	svclt	0x00280202
    3384:	andcc	lr, r1, r0, lsr #23
    3388:	svccs	0x00c1ebb0
    338c:	bl	10b2f94 <strspn@plt+0x10b2040>
    3390:	svclt	0x00280202
    3394:	sbccs	lr, r1, r0, lsr #23
    3398:	svccs	0x0081ebb0
    339c:	bl	10b2fa4 <strspn@plt+0x10b2050>
    33a0:	svclt	0x00280202
    33a4:	addcs	lr, r1, r0, lsr #23
    33a8:	svccs	0x0041ebb0
    33ac:	bl	10b2fb4 <strspn@plt+0x10b2060>
    33b0:	svclt	0x00280202
    33b4:	subcs	lr, r1, r0, lsr #23
    33b8:	svccs	0x0001ebb0
    33bc:	bl	10b2fc4 <strspn@plt+0x10b2070>
    33c0:	svclt	0x00280202
    33c4:	andcs	lr, r1, r0, lsr #23
    33c8:	svcne	0x00c1ebb0
    33cc:	bl	10b2fd4 <strspn@plt+0x10b2080>
    33d0:	svclt	0x00280202
    33d4:	sbcne	lr, r1, r0, lsr #23
    33d8:	svcne	0x0081ebb0
    33dc:	bl	10b2fe4 <strspn@plt+0x10b2090>
    33e0:	svclt	0x00280202
    33e4:	addne	lr, r1, r0, lsr #23
    33e8:	svcne	0x0041ebb0
    33ec:	bl	10b2ff4 <strspn@plt+0x10b20a0>
    33f0:	svclt	0x00280202
    33f4:	subne	lr, r1, r0, lsr #23
    33f8:	svcne	0x0001ebb0
    33fc:	bl	10b3004 <strspn@plt+0x10b20b0>
    3400:	svclt	0x00280202
    3404:	andne	lr, r1, r0, lsr #23
    3408:	svceq	0x00c1ebb0
    340c:	bl	10b3014 <strspn@plt+0x10b20c0>
    3410:	svclt	0x00280202
    3414:	sbceq	lr, r1, r0, lsr #23
    3418:	svceq	0x0081ebb0
    341c:	bl	10b3024 <strspn@plt+0x10b20d0>
    3420:	svclt	0x00280202
    3424:	addeq	lr, r1, r0, lsr #23
    3428:	svceq	0x0041ebb0
    342c:	bl	10b3034 <strspn@plt+0x10b20e0>
    3430:	svclt	0x00280202
    3434:	subeq	lr, r1, r0, lsr #23
    3438:	svceq	0x0001ebb0
    343c:	bl	10b3044 <strspn@plt+0x10b20f0>
    3440:	svclt	0x00280202
    3444:	andeq	lr, r1, r0, lsr #23
    3448:			; <UNDEFINED> instruction: 0x47704610
    344c:	andcs	fp, r1, ip, lsl #30
    3450:	ldrbmi	r2, [r0, -r0]!
    3454:			; <UNDEFINED> instruction: 0xf281fab1
    3458:	andseq	pc, pc, #-2147483600	; 0x80000030
    345c:			; <UNDEFINED> instruction: 0xf002fa20
    3460:	tstlt	r8, r0, ror r7
    3464:	rscscc	pc, pc, pc, asr #32
    3468:	ldmdalt	r6!, {ip, sp, lr, pc}^
    346c:	rscsle	r2, r8, r0, lsl #18
    3470:	andmi	lr, r3, sp, lsr #18
    3474:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    3478:			; <UNDEFINED> instruction: 0x4006e8bd
    347c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    3480:	smlatbeq	r3, r1, fp, lr
    3484:	svclt	0x00004770
    3488:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    348c:	svclt	0x00be2900
    3490:			; <UNDEFINED> instruction: 0xf04f2000
    3494:	and	r4, r6, r0, lsl #2
    3498:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    349c:			; <UNDEFINED> instruction: 0xf06fbf1c
    34a0:			; <UNDEFINED> instruction: 0xf04f4100
    34a4:			; <UNDEFINED> instruction: 0xf00030ff
    34a8:			; <UNDEFINED> instruction: 0xf1adb857
    34ac:	stmdb	sp!, {r3, sl, fp}^
    34b0:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    34b4:	blcs	3a0e0 <strspn@plt+0x3918c>
    34b8:			; <UNDEFINED> instruction: 0xf000db1a
    34bc:			; <UNDEFINED> instruction: 0xf8ddf853
    34c0:	ldmib	sp, {r2, sp, lr, pc}^
    34c4:	andlt	r2, r4, r2, lsl #6
    34c8:	submi	r4, r0, #112, 14	; 0x1c00000
    34cc:	cmpeq	r1, r1, ror #22
    34d0:	blle	6ce0d8 <strspn@plt+0x6cd184>
    34d4:			; <UNDEFINED> instruction: 0xf846f000
    34d8:	ldrd	pc, [r4], -sp
    34dc:	movwcs	lr, #10717	; 0x29dd
    34e0:	submi	fp, r0, #4
    34e4:	cmpeq	r1, r1, ror #22
    34e8:	bl	18d3e38 <strspn@plt+0x18d2ee4>
    34ec:	ldrbmi	r0, [r0, -r3, asr #6]!
    34f0:	bl	18d3e40 <strspn@plt+0x18d2eec>
    34f4:			; <UNDEFINED> instruction: 0xf0000343
    34f8:			; <UNDEFINED> instruction: 0xf8ddf835
    34fc:	ldmib	sp, {r2, sp, lr, pc}^
    3500:	andlt	r2, r4, r2, lsl #6
    3504:	bl	1853e0c <strspn@plt+0x1852eb8>
    3508:	ldrbmi	r0, [r0, -r1, asr #2]!
    350c:	bl	18d3e5c <strspn@plt+0x18d2f08>
    3510:			; <UNDEFINED> instruction: 0xf0000343
    3514:			; <UNDEFINED> instruction: 0xf8ddf827
    3518:	ldmib	sp, {r2, sp, lr, pc}^
    351c:	andlt	r2, r4, r2, lsl #6
    3520:	bl	18d3e70 <strspn@plt+0x18d2f1c>
    3524:	ldrbmi	r0, [r0, -r3, asr #6]!
    3528:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    352c:	svclt	0x00082900
    3530:	svclt	0x001c2800
    3534:	mvnscc	pc, pc, asr #32
    3538:	rscscc	pc, pc, pc, asr #32
    353c:	stmdalt	ip, {ip, sp, lr, pc}
    3540:	stfeqd	f7, [r8], {173}	; 0xad
    3544:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    3548:			; <UNDEFINED> instruction: 0xf80cf000
    354c:	ldrd	pc, [r4], -sp
    3550:	movwcs	lr, #10717	; 0x29dd
    3554:	ldrbmi	fp, [r0, -r4]!
    3558:			; <UNDEFINED> instruction: 0xf04fb502
    355c:			; <UNDEFINED> instruction: 0xf7fd0008
    3560:	vstrlt	d14, [r2, #-656]	; 0xfffffd70
    3564:	svclt	0x00084299
    3568:	push	{r4, r7, r9, lr}
    356c:			; <UNDEFINED> instruction: 0x46044ff0
    3570:	andcs	fp, r0, r8, lsr pc
    3574:			; <UNDEFINED> instruction: 0xf8dd460d
    3578:	svclt	0x0038c024
    357c:	cmnle	fp, #1048576	; 0x100000
    3580:			; <UNDEFINED> instruction: 0x46994690
    3584:			; <UNDEFINED> instruction: 0xf283fab3
    3588:	rsbsle	r2, r0, r0, lsl #22
    358c:			; <UNDEFINED> instruction: 0xf385fab5
    3590:	rsble	r2, r8, r0, lsl #26
    3594:			; <UNDEFINED> instruction: 0xf1a21ad2
    3598:	blx	246e20 <strspn@plt+0x245ecc>
    359c:	blx	2421ac <strspn@plt+0x241258>
    35a0:			; <UNDEFINED> instruction: 0xf1c2f30e
    35a4:	b	12c522c <strspn@plt+0x12c42d8>
    35a8:	blx	a061bc <strspn@plt+0xa05268>
    35ac:	b	13001d0 <strspn@plt+0x12ff27c>
    35b0:	blx	2061c4 <strspn@plt+0x205270>
    35b4:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    35b8:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    35bc:	andcs	fp, r0, ip, lsr pc
    35c0:	movwle	r4, #42497	; 0xa601
    35c4:	bl	fed0b5d0 <strspn@plt+0xfed0a67c>
    35c8:	blx	45f8 <strspn@plt+0x36a4>
    35cc:	blx	83fa0c <strspn@plt+0x83eab8>
    35d0:	bl	19801f4 <strspn@plt+0x197f2a0>
    35d4:	tstmi	r9, #46137344	; 0x2c00000
    35d8:	bcs	13820 <strspn@plt+0x128cc>
    35dc:	b	13f76d4 <strspn@plt+0x13f6780>
    35e0:	b	13c5750 <strspn@plt+0x13c47fc>
    35e4:	b	1205b58 <strspn@plt+0x1204c04>
    35e8:	ldrmi	r7, [r6], -fp, asr #17
    35ec:	bl	fed3b620 <strspn@plt+0xfed3a6cc>
    35f0:	bl	1944218 <strspn@plt+0x19432c4>
    35f4:	ldmne	fp, {r0, r3, r9, fp}^
    35f8:	beq	2be328 <strspn@plt+0x2bd3d4>
    35fc:			; <UNDEFINED> instruction: 0xf14a1c5c
    3600:	cfsh32cc	mvfx0, mvfx1, #0
    3604:	strbmi	sp, [sp, #-7]
    3608:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    360c:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    3610:	adfccsz	f4, f1, #5.0
    3614:	blx	177df8 <strspn@plt+0x176ea4>
    3618:	blx	94123c <strspn@plt+0x9402e8>
    361c:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    3620:	vseleq.f32	s30, s28, s11
    3624:	blx	949a2c <strspn@plt+0x948ad8>
    3628:	b	1101638 <strspn@plt+0x11006e4>
    362c:			; <UNDEFINED> instruction: 0xf1a2040e
    3630:			; <UNDEFINED> instruction: 0xf1c20720
    3634:	blx	204ebc <strspn@plt+0x203f68>
    3638:	blx	140248 <strspn@plt+0x13f2f4>
    363c:	blx	141260 <strspn@plt+0x14030c>
    3640:	b	10ffe50 <strspn@plt+0x10feefc>
    3644:	blx	904268 <strspn@plt+0x903314>
    3648:	bl	1180e68 <strspn@plt+0x117ff14>
    364c:	teqmi	r3, #1073741824	; 0x40000000
    3650:	strbmi	r1, [r5], -r0, lsl #21
    3654:	tsteq	r3, r1, ror #22
    3658:	svceq	0x0000f1bc
    365c:	stmib	ip, {r0, ip, lr, pc}^
    3660:	pop	{r8, sl, lr}
    3664:	blx	fed2762c <strspn@plt+0xfed266d8>
    3668:	msrcc	CPSR_, #132, 6	; 0x10000002
    366c:	blx	fee3d4bc <strspn@plt+0xfee3c568>
    3670:	blx	fed80098 <strspn@plt+0xfed7f144>
    3674:	eorcc	pc, r0, #335544322	; 0x14000002
    3678:	orrle	r2, fp, r0, lsl #26
    367c:	svclt	0x0000e7f3
    3680:	mvnsmi	lr, #737280	; 0xb4000
    3684:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    3688:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    368c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    3690:	b	ffec168c <strspn@plt+0xffec0738>
    3694:	blne	1d94890 <strspn@plt+0x1d9393c>
    3698:	strhle	r1, [sl], -r6
    369c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    36a0:	svccc	0x0004f855
    36a4:	strbmi	r3, [sl], -r1, lsl #8
    36a8:	ldrtmi	r4, [r8], -r1, asr #12
    36ac:	adcmi	r4, r6, #152, 14	; 0x2600000
    36b0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    36b4:	svclt	0x000083f8
    36b8:	andeq	r1, r1, r6, ror r6
    36bc:	andeq	r1, r1, ip, ror #12
    36c0:	svclt	0x00004770
    36c4:	tstcs	r0, r2, lsl #22
    36c8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    36cc:	bllt	ff0c16c8 <strspn@plt+0xff0c0774>
    36d0:	andeq	r1, r1, r8, lsr r9

Disassembly of section .fini:

000036d4 <.fini>:
    36d4:	push	{r3, lr}
    36d8:	pop	{r3, pc}
