Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Tue Nov 14 21:39:56 2023


Cell Usage:
GTP_APM_E1 (SIMD)           9 uses
GTP_APM_E1                    9 uses
GTP_CLKBUFG                   3 uses
GTP_DDC_E1                    8 uses
GTP_DFF                     570 uses
GTP_DFF_C                  4327 uses
GTP_DFF_CE                 1758 uses
GTP_DFF_E                   159 uses
GTP_DFF_P                   164 uses
GTP_DFF_PE                  101 uses
GTP_DFF_R                  1849 uses
GTP_DFF_RE                 2165 uses
GTP_DFF_S                    26 uses
GTP_DFF_SE                   88 uses
GTP_DLL                       2 uses
GTP_DRM18K                   86 uses
GTP_DRM9K                    49 uses
GTP_GRS                       1 use
GTP_INV                      70 uses
GTP_IOCLKBUF                  5 uses
GTP_IOCLKDELAY                1 use
GTP_IOCLKDIV                  3 uses
GTP_IODELAY                  32 uses
GTP_ISERDES                  37 uses
GTP_LUT1                    266 uses
GTP_LUT2                   1624 uses
GTP_LUT3                   1894 uses
GTP_LUT4                   1389 uses
GTP_LUT5                   2947 uses
GTP_LUT5CARRY              5188 uses
GTP_LUT5M                   999 uses
GTP_MUX2LUT6                 64 uses
GTP_MUX2LUT7                  3 uses
GTP_OSERDES                  71 uses
GTP_PLL_E3                    4 uses
GTP_RAM16X1DP                72 uses

I/O ports: 185
GTP_INBUF                  65 uses
GTP_IOBUF                  34 uses
GTP_IOBUFCO                 4 uses
GTP_OUTBUF                 43 uses
GTP_OUTBUFT                38 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 14379 of 42800 (33.60%)
	LUTs as dram: 72 of 17000 (0.42%)
	LUTs as logic: 14307
Total Registers: 11207 of 64200 (17.46%)
Total Latches: 0

DRM18K:
Total DRM18K = 110.5 of 134 (82.46%)

APMs:
Total APMs = 13.50 of 84 (16.07%)

Total I/O ports = 190 of 296 (64.19%)


Overview of Control Sets:

Number of unique control sets : 508

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 23       | 21                2
  [2, 4)      | 46       | 26                20
  [4, 6)      | 36       | 16                20
  [6, 8)      | 24       | 4                 20
  [8, 10)     | 125      | 89                36
  [10, 12)    | 23       | 15                8
  [12, 14)    | 70       | 44                26
  [14, 16)    | 35       | 13                22
  [16, Inf)   | 126      | 80                46
--------------------------------------------------------------
  The maximum fanout: 1697
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 570
  NO              NO                YES                4491
  NO              YES               NO                 1875
  YES             NO                NO                 159
  YES             NO                YES                1859
  YES             YES               NO                 2253
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file video_top_controlsets.txt.


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                               | LUT       | FF        | Distributed RAM     | APM      | DRM       | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| video_top                                                      | 14379     | 11207     | 72                  | 13.5     | 110.5     | 0       | 0        | 0           | 2       | 8        | 0             | 0         | 0         | 0        | 190     | 3           | 1           | 5            | 0        | 5188          | 64           | 3            | 0            | 0       | 0        | 4       | 0        | 0          | 0             | 1         | 0        | 3        
| + cmos1_8_16bit                                                | 6         | 82        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 1           | 0           | 1            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cmos2_8_16bit                                                | 6         | 82        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 1           | 0           | 1            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + coms1_reg_config                                             | 62        | 35        | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u1                                                         | 30        | 9         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + coms2_reg_config                                             | 48        | 23        | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u1                                                         | 31        | 9         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + fram_buf                                                     | 7481      | 4338      | 0                   | 13.5     | 90        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 3482          | 18           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mem_write_arbi_m0                                          | 873       | 64        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mode_choice_inst                                           | 218       | 192       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 136           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_btn_deb_fix                                            | 200       | 168       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 136           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + rd_buf                                                     | 137       | 122       | 0                   | 0        | 16        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 64            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fifo_256i_16O_axiRd                                    | 114       | 101       | 0                   | 0        | 16        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifo_256i_16O                              | 114       | 101       | 0                   | 0        | 16        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 114       | 101       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0         | 0                   | 0        | 16        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_Frame_index                                              | 12        | 16        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_mem_read_arbi                                            | 751       | 52        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_processor_inst                                           | 4239      | 2904      | 0                   | 13.5     | 43        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2522          | 16           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + brightness_contrast_inst                                 | 74        | 28        | 0                   | 3        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 55            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_multiCamera_ctr                                        | 157       | 62        | 0                   | 0        | 2         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 88            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_fifo_16i_16o_2048                                    | 61        | 26        | 0                   | 0        | 2         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_fifo_16i_16o_2048                        | 61        | 26        | 0                   | 0        | 2         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_fifo_ctrl                                   | 61        | 26        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram                                      | 0         | 0         | 0                   | 0        | 2         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_scale_ctr                                              | 2850      | 2118      | 0                   | 9        | 35        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 1856          | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rd_buf_cmos1                                           | 270       | 198       | 0                   | 0        | 16        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 173           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fifo_256i_16O_axiRd                                | 111       | 101       | 0                   | 0        | 16        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_fifo_fifo_256i_16O                          | 111       | 101       | 0                   | 0        | 16        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_ctrl                                 | 111       | 101       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram                                    | 0         | 0         | 0                   | 0        | 16        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_para_change                                          | 509       | 36        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 476           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_scale_top                                            | 1900      | 1747      | 0                   | 9        | 15        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 1121          | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_vin_scale_down_b                                   | 641       | 617       | 0                   | 3        | 5         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 389           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_fifo_4096x8_1                                    | 114       | 110       | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_8I8O_1                          | 114       | 110       | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                               | 114       | 110       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                  | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_fifo_4096x8_2                                    | 104       | 98        | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_8I8O_1                          | 104       | 98        | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                               | 104       | 98        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                  | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_scaler                                           | 419       | 384       | 0                   | 3        | 3         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 306           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + calu_h                                           | 19        | 13        | 0                   | 1.5      | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + calu_v                                           | 19        | 13        | 0                   | 1.5      | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ram_scaler_h                                   | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram_ram_8i8o_2048                    | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ram_scaler_v_0                                 | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram_ram_8i8o_2048                    | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ram_scaler_v_1                                 | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram_ram_8i8o_2048                    | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_vin_scale_down_g                                   | 604       | 565       | 0                   | 3        | 5         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 354           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_fifo_4096x8_1                                    | 114       | 110       | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_8I8O_1                          | 114       | 110       | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                               | 114       | 110       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                  | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_fifo_4096x8_2                                    | 106       | 98        | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_8I8O_1                          | 106       | 98        | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                               | 106       | 98        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                  | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_scaler                                           | 381       | 350       | 0                   | 3        | 3         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 271           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + calu_h                                           | 19        | 13        | 0                   | 1.5      | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + calu_v                                           | 19        | 13        | 0                   | 1.5      | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ram_scaler_h                                   | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram_ram_8i8o_2048                    | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ram_scaler_v_0                                 | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram_ram_8i8o_2048                    | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ram_scaler_v_1                                 | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram_ram_8i8o_2048                    | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_vin_scale_down_r                                   | 638       | 565       | 0                   | 3        | 5         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 378           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_fifo_4096x8_1                                    | 149       | 110       | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 72            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_8I8O_1                          | 149       | 110       | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 72            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                               | 149       | 110       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 72            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                  | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_fifo_4096x8_2                                    | 103       | 98        | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_fifo_8I8O_1                          | 103       | 98        | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_fifo_ctrl                               | 103       | 98        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram                                  | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_scaler                                           | 383       | 350       | 0                   | 3        | 3         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 271           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + calu_h                                           | 19        | 13        | 0                   | 1.5      | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + calu_v                                           | 19        | 13        | 0                   | 1.5      | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ram_scaler_h                                   | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram_ram_8i8o_2048                    | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ram_scaler_v_0                                 | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram_ram_8i8o_2048                    | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ram_scaler_v_1                                 | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + U_ipml_sdpram_ram_8i8o_2048                    | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + wr_buf_cmos1                                           | 119       | 105       | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fifo_16i_256O_axiWr                                | 85        | 73        | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_fifo_fifo_16i_256O                          | 85        | 73        | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_fifo_ctrl                                 | 85        | 73        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram                                    | 0         | 0         | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_vip                                                    | 132       | 91        | 0                   | 1.5      | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 87            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_rgb2ycbcr                                            | 132       | 91        | 0                   | 1.5      | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 87            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_vip_gray_median_filter_b                               | 274       | 184       | 0                   | 0        | 2         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 142           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_median_filter_3x3                                    | 253       | 92        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 142           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_1                                            | 52        | 24        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_2                                            | 52        | 24        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_3                                            | 37        | 15        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_4                                            | 25        | 8         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_5                                            | 32        | 8         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_6                                            | 23        | 8         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_7                                            | 31        | 5         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_vip_matrix_generate_3x3_8bit                         | 21        | 92        | 0                   | 0        | 2         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_line_shift_ram_8bit                                | 0         | 23        | 0                   | 0        | 2         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ram_1024x8_0                                     | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_ram_8i8o_2048                      | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ram_1024x8_1                                     | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_ram_8i8o_2048                      | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_vip_gray_median_filter_g                               | 375       | 230       | 0                   | 0        | 2         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 152           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_median_filter_3x3                                    | 256       | 96        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 142           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_1                                            | 52        | 24        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_2                                            | 52        | 24        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_3                                            | 40        | 18        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_4                                            | 25        | 8         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_5                                            | 32        | 8         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_6                                            | 23        | 8         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_7                                            | 32        | 6         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_vip_matrix_generate_3x3_8bit                         | 119       | 134       | 0                   | 0        | 2         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_line_shift_ram_8bit                                | 11        | 61        | 0                   | 0        | 2         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ram_1024x8_0                                     | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_ram_8i8o_2048                      | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ram_1024x8_1                                     | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_ram_8i8o_2048                      | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_vip_gray_median_filter_r                               | 315       | 191       | 0                   | 0        | 2         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 142           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_median_filter_3x3                                    | 252       | 98        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 142           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_1                                            | 52        | 24        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_2                                            | 52        | 24        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_3                                            | 37        | 15        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_4                                            | 25        | 8         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_5                                            | 32        | 8         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_6                                            | 23        | 8         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sort3_7                                            | 31        | 5         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_vip_matrix_generate_3x3_8bit                         | 63        | 93        | 0                   | 0        | 2         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_line_shift_ram_8bit                                | 0         | 23        | 0                   | 0        | 2         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ram_1024x8_0                                     | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_ram_8i8o_2048                      | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ram_1024x8_1                                     | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_ram_8i8o_2048                      | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rd_char                                                  | 153       | 119       | 0                   | 0        | 11        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 65            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fifo_256i_16O_axiRd                                    | 114       | 101       | 0                   | 0        | 11        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifo_256i_16O                              | 114       | 101       | 0                   | 0        | 11        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 114       | 101       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0         | 0                   | 0        | 11        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_wr_char                                                  | 139       | 129       | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 75            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fifo_16i_256O_axiWr                                    | 84        | 78        | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifo_16i_256O                              | 84        | 78        | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 84        | 78        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0         | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + wr_buf_cmos1                                               | 159       | 140       | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 84            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_Frame_cnt                                              | 19        | 12        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fifo_16i_256O_axiWr                                    | 84        | 78        | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifo_16i_256O                              | 84        | 78        | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 84        | 78        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0         | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + wr_buf_cmos2                                               | 171       | 140       | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 99            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_Frame_cnt                                              | 19        | 12        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fifo_16i_256O_axiWr                                    | 84        | 78        | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifo_16i_256O                              | 84        | 78        | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 84        | 78        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0         | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + wr_buf_hdmi_in                                             | 176       | 144       | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 96            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_Frame_cnt                                              | 24        | 15        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fifo_16i_256O_axiWr                                    | 84        | 78        | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifo_16i_256O                              | 84        | 78        | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 84        | 78        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0         | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + wr_buf_udp_in                                              | 171       | 138       | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 99            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_Frame_cnt                                              | 19        | 12        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fifo_16i_256O_axiWr                                    | 84        | 78        | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifo_16i_256O                              | 84        | 78        | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 84        | 78        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0         | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + wr_rd_ctrl_top                                             | 281       | 177       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 212           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rd_ctrl                                                  | 10        | 36        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_cmd_trans                                             | 270       | 113       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 212           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_ctrl                                                  | 1         | 28        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ms72xx_ctl                                                   | 352       | 329       | 0                   | 0        | 1.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_rx                                                 | 81        | 61        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_tx                                                 | 79        | 61        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7200_ctl                                                 | 102       | 143       | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7210_ctl                                                 | 89        | 61        | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + power_on_delay_inst                                          | 41        | 37        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_DDR3_50H                                                   | 4176      | 4016      | 72                  | 0        | 0         | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 1           | 0           | 3            | 0        | 650           | 32           | 1            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_ddrp_rstn_sync                                           | 0         | 2         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddrphy_top                                               | 2633      | 2375      | 0                   | 0        | 0         | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 506           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_calib_top                                         | 317       | 236       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 70            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + calib_mux                                              | 23        | 23        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_init                                            | 133       | 92        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_main_ctrl                                       | 9         | 9         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_wrlvl                                           | 45        | 38        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rdcal                                                  | 106       | 74        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + upcal                                                  | 1         | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dfi                                               | 565       | 607       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dll_update_ctrl                                   | 11        | 12        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_info                                              | 99        | 60        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_reset_ctrl                                        | 75        | 60        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_pll_lock_debounce                               | 44        | 22        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrphy_rstn_sync                                     | 0         | 2         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_dll_rst_sync                                         | 0         | 2         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_slice_top                                         | 1561      | 1393      | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 396           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[0].u_ddrphy_data_slice                     | 479       | 308       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 158       | 69        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 109       | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 49        | 35        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 103       | 76        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 45        | 74        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 164       | 84        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 9         | 5         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[1].u_ddrphy_data_slice                     | 381       | 284       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 78        | 61        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 30        | 26        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 48        | 35        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 102       | 68        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 152       | 81        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[2].u_ddrphy_data_slice                     | 335       | 262       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 77        | 61        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 30        | 26        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 47        | 35        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 106       | 68        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 45        | 74        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 102       | 59        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[3].u_ddrphy_data_slice                     | 337       | 262       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 78        | 61        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 30        | 26        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 48        | 35        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 104       | 68        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 106       | 59        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_control_path_adj                                     | 0         | 3         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_logic_rstn_sync                                      | 0         | 2         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_slice_rddata_align                                   | 4         | 260       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_training_ctrl                                     | 5         | 7         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrc_top                                           | 1541      | 1639      | 72                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 144           | 20           | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_calib_delay                                         | 0         | 43        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_cfg_apb                                             | 0         | 1         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcd_top                                             | 164       | 143       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_bm                                            | 107       | 74        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_rowaddr                                     | 16        | 8         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_sm                                            | 57        | 69        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcp_top                                             | 804       | 577       | 70                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 69            | 4            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_back_ctrl                                     | 531       | 388       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 4            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[0].timing_pre_pass                     | 20        | 13        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[1].timing_pre_pass                     | 20        | 13        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[2].timing_pre_pass                     | 20        | 13        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[3].timing_pre_pass                     | 20        | 13        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[4].timing_pre_pass                     | 20        | 13        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[5].timing_pre_pass                     | 20        | 13        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[6].timing_pre_pass                     | 20        | 13        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[7].timing_pre_pass                     | 20        | 13        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[0].trc_timing                               | 4         | 4         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[1].trc_timing                               | 4         | 4         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[2].trc_timing                               | 4         | 4         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[3].trc_timing                               | 4         | 4         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[4].trc_timing                               | 4         | 4         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[5].trc_timing                               | 4         | 4         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[6].trc_timing                               | 4         | 4         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[7].trc_timing                               | 4         | 4         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[0].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[1].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[2].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[3].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[4].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[5].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[6].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[7].trda2act_timing                     | 7         | 5         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[0].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[1].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[2].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[3].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[4].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[5].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[6].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[7].twra2act_timing                     | 9         | 6         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_timing_rd_pass                                  | 11        | 7         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + tfaw_timing                                          | 27        | 18        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[0].mcdq_tfaw                             | 7         | 5         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[1].mcdq_tfaw                             | 7         | 5         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[2].mcdq_tfaw                             | 7         | 5         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_act_pass                                      | 25        | 8         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_prea_pass                                     | 15        | 12        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_ref_pass                                      | 21        | 7         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 3             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_wr_pass                                       | 7         | 5         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_buf                                           | 223       | 141       | 70                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + A_ipsxb_distributed_fifo                             | 77        | 15        | 35                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77        | 15        | 35                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35        | 0         | 35                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41        | 15        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + B_ipsxb_distributed_fifo                             | 77        | 15        | 35                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77        | 15        | 35                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35        | 0         | 35                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41        | 15        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_out                                           | 50        | 48        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dfi                                                 | 73        | 83        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_ui_axi                                              | 212       | 314       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_reg_fifo2                                         | 84        | 59        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_user_cmd_fifo                                        | 26        | 98        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_wdatapath                                           | 288       | 478       | 2                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ipsxb_distributed_fifo                                 | 27        | 14        | 2                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipsxb_distributed_fifo_distributed_fifo_v1_0       | 27        | 14        | 2                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipsxb_distributed_sdpram_distributed_fifo_v1_0     | 2         | 0         | 2                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_ctr                       | 24        | 14        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mc3q_wdp_dcp                                           | 0         | 7         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdp_align                                         | 260       | 455       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_0                                       | 0         | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_1                                       | 0         | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_color_bar_11                                               | 50        | 28        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_color_bar_12                                               | 45        | 30        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ethernet_1                                                 | 1702      | 1841      | 0                   | 0        | 1         | 0       | 0        | 0           | 1       | 0        | 0             | 0         | 0         | 0        | 11      | 0           | 1           | 0            | 0        | 720           | 10           | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 1        
|   + eth_udp_test                                               | 1702      | 1832      | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 720           | 10           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + udp_ip_mac_top                                           | 1702      | 1814      | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 720           | 10           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + arp_mac_top_U1                                         | 553       | 879       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 98            | 8            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + arp_cache                                            | 56        | 128       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + arp_rx                                               | 71        | 191       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + arp_tx                                               | 106       | 131       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 30            | 8            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mac_layer                                            | 320       | 429       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 61            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mac_rx                                             | 176       | 296       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 31            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + crc32_gen                                        | 55        | 32        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mac_tx                                             | 105       | 99        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + crc32_gen                                        | 49        | 32        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mac_tx_mode                                        | 39        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ip_layer                                               | 1054      | 841       | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 550           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + icmp                                                 | 453       | 342       | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 213           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + icmp_receive_ram                                   | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_icmp_rx_ram_8_256                  | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ip_rx                                                | 194       | 217       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 120           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ip_tx                                                | 362       | 235       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 188           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ip_tx_mode                                           | 44        | 47        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 29            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + udp_layer                                              | 95        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 72            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + udp_rx                                               | 83        | 78        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 60            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + udp_tx                                               | 12        | 16        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ref_clock                                                  | 0         | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + rgmii_interface                                            | 0         | 9         | 0                   | 0        | 0         | 0       | 0        | 0           | 1       | 0        | 0             | 0         | 0         | 0        | 11      | 0           | 1           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
| + u_pll                                                        | 0         | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + udp_char_inst                                                | 196       | 168       | 0                   | 0        | 8         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 83            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_fifo_8i_16o_14a                                          | 136       | 129       | 0                   | 0        | 8         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 57            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_8i_16o_14a                              | 136       | 129       | 0                   | 0        | 8         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 57            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 136       | 129       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 57            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 8         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + udp_databus_inst                                             | 191       | 164       | 0                   | 0        | 8         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 83            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_fifo_8i_16o_14a                                          | 136       | 129       | 0                   | 0        | 8         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 57            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_8i_16o_14a                              | 136       | 129       | 0                   | 0        | 8         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 57            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 136       | 129       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 57            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0        | 8         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                              
*************************************************************************************************************************************************************
                                                                                                 Clock   Non-clock                                           
 Clock                                      Period       Waveform       Type                     Loads       Loads  Sources                                  
-------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                    20.000       {0 10}         Declared                   106           9  {sys_clk}                                
   ddrphy_clkin                             10.000       {0 5}          Generated (sys_clk)       5347           0  {u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT}      
   ioclk0                                   2.500        {0 1.25}       Generated (sys_clk)         11           0  {u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT}     
   ioclk1                                   2.500        {0 1.25}       Generated (sys_clk)         27           1  {u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT}     
   ioclk2                                   2.500        {0 1.25}       Generated (sys_clk)          2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_2/CLKOUT}     
   ioclk_gate_clk                           10.000       {0 5}          Generated (sys_clk)          1           0  {u_DDR3_50H/u_clkbufg_gate/CLKOUT}       
   pix_clk                                  14.815       {0 7.407}      Generated (sys_clk)       2906           1  {u_pll/u_pll_e3/CLKOUT0}                 
   cfg_clk                                  100.000      {0 50}         Generated (sys_clk)        257           0  {u_pll/u_pll_e3/CLKOUT1}                 
   clk_25M                                  40.000       {0 20}         Generated (sys_clk)         12           0  {u_pll/u_pll_e3/CLKOUT2}                 
   sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred  7.346        {0 3.673}      Generated (sys_clk)       1854           1  {u_pll/u_pll_e3/CLKOUT3}                 
 cmos1_pclk                                 11.900       {0 5.95}       Declared                    41           1  {cmos1_pclk}                             
   cmos1_pclk_16bit                         23.800       {0 11.9}       Generated (cmos1_pclk)     137           0  {cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT} 
 cmos2_pclk                                 11.900       {0 5.95}       Declared                    41           1  {cmos2_pclk}                             
   cmos2_pclk_16bit                         23.800       {0 11.9}       Generated (cmos2_pclk)     137           0  {cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT} 
 video_top|pixclk_in                        1000.000     {0 500}        Declared                    89           0  {pixclk_in}                              
 video_top|rgmii_rxc                        1000.000     {0 500}        Declared                  2371           1  {rgmii_rxc}                              
=============================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 cfg_clk                       asynchronous               cfg_clk                                   
 clk_25M                       asynchronous               clk_25M                                   
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos1_pclk_16bit              asynchronous               cmos1_pclk_16bit                          
 cmos2_pclk                    asynchronous               cmos2_pclk                                
 cmos2_pclk_16bit              asynchronous               cmos2_pclk_16bit                          
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 pix_clk                       asynchronous               pix_clk                                   
 Inferred_clock_group_0        asynchronous               video_top|pixclk_in                       
 Inferred_clock_group_1        asynchronous               video_top|rgmii_rxc                       
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     241.779 MHz         20.000          4.136         15.864
 ddrphy_clkin               100.000 MHz     120.875 MHz         10.000          8.273          1.727
 ioclk0                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 ioclk1                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 cmos1_pclk                  84.034 MHz     372.162 MHz         11.900          2.687          9.213
 cmos2_pclk                  84.034 MHz     372.162 MHz         11.900          2.687          9.213
 cmos1_pclk_16bit            42.017 MHz     184.570 MHz         23.800          5.418         18.382
 cmos2_pclk_16bit            42.017 MHz     184.570 MHz         23.800          5.418         18.382
 pix_clk                     67.500 MHz     135.549 MHz         14.815          7.377          7.437
 cfg_clk                     10.000 MHz     152.068 MHz        100.000          6.576         93.424
 clk_25M                     25.000 MHz     283.366 MHz         40.000          3.529         36.471
 video_top|pixclk_in          1.000 MHz     195.236 MHz       1000.000          5.122        994.878
 video_top|rgmii_rxc          1.000 MHz     116.036 MHz       1000.000          8.618        991.382
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                            136.129 MHz     177.022 MHz          7.346          5.649          1.697
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.864       0.000              0            193
 ddrphy_clkin           ddrphy_clkin                 1.727       0.000              0           9951
 ioclk0                 ioclk0                       1.088       0.000              0             24
 ioclk1                 ioclk1                       1.088       0.000              0             72
 cmos1_pclk             cmos1_pclk                   9.213       0.000              0             59
 cmos2_pclk             cmos2_pclk                   9.213       0.000              0             59
 cmos1_pclk_16bit       cmos1_pclk_16bit            18.382       0.000              0            275
 cmos2_pclk_16bit       cmos2_pclk_16bit            18.382       0.000              0            275
 pix_clk                pix_clk                      7.437       0.000              0           5933
 cfg_clk                cfg_clk                     93.424       0.000              0            603
 clk_25M                clk_25M                     36.471       0.000              0             12
 video_top|pixclk_in    video_top|pixclk_in        994.878       0.000              0            231
 video_top|rgmii_rxc    video_top|rgmii_rxc        991.382       0.000              0           5122
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     1.697       0.000              0           4014
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.740       0.000              0            193
 ddrphy_clkin           ddrphy_clkin                 0.342       0.000              0           9951
 ioclk0                 ioclk0                       1.193       0.000              0             24
 ioclk1                 ioclk1                       1.193       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.540       0.000              0             59
 cmos2_pclk             cmos2_pclk                   0.540       0.000              0             59
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.540       0.000              0            275
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.540       0.000              0            275
 pix_clk                pix_clk                     -2.084    -150.605             85           5933
 cfg_clk                cfg_clk                      0.740       0.000              0            603
 clk_25M                clk_25M                      1.175       0.000              0             12
 video_top|pixclk_in    video_top|pixclk_in          0.740       0.000              0            231
 video_top|rgmii_rxc    video_top|rgmii_rxc          0.740       0.000              0           5122
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                    -1.764     -32.208             93           4014
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.742       0.000              0             67
 ddrphy_clkin           ddrphy_clkin                 5.316       0.000              0           2815
 cmos1_pclk_16bit       cmos1_pclk_16bit            20.960       0.000              0             45
 cmos2_pclk_16bit       cmos2_pclk_16bit            20.960       0.000              0             45
 pix_clk                pix_clk                      8.601       0.000              0            901
 cfg_clk                cfg_clk                     96.751       0.000              0              1
 video_top|pixclk_in    video_top|pixclk_in        997.272       0.000              0             45
 video_top|rgmii_rxc    video_top|rgmii_rxc        996.902       0.000              0            364
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     3.957       0.000              0            296
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.273       0.000              0             67
 ddrphy_clkin           ddrphy_clkin                 0.892       0.000              0           2815
 cmos1_pclk_16bit       cmos1_pclk_16bit             2.001       0.000              0             45
 cmos2_pclk_16bit       cmos2_pclk_16bit             2.001       0.000              0             45
 pix_clk                pix_clk                     -1.151    -279.069            300            901
 cfg_clk                cfg_clk                      2.165       0.000              0              1
 video_top|pixclk_in    video_top|pixclk_in          2.289       0.000              0             45
 video_top|rgmii_rxc    video_top|rgmii_rxc          1.617       0.000              0            364
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                    -0.403     -15.170             65            296
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            106
 ddrphy_clkin                                        3.100       0.000              0           5347
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.380       0.000              0              1
 cmos1_pclk                                          5.330       0.000              0             41
 cmos2_pclk                                          5.330       0.000              0             41
 cmos1_pclk_16bit                                   11.002       0.000              0            137
 cmos2_pclk_16bit                                   11.002       0.000              0            137
 pix_clk                                             6.269       0.000              0           2906
 cfg_clk                                            49.102       0.000              0            257
 clk_25M                                            19.380       0.000              0             12
 video_top|pixclk_in                               499.102       0.000              0             89
 video_top|rgmii_rxc                               498.483       0.000              0           2371
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred             2.535       0.000              0           1854
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.297         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/I0 (GTP_LUT5)
                                   td                    0.318       5.615 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.079         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N89666
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/I4 (GTP_LUT5)
                                   td                    0.185       6.264 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/Z (GTP_LUT5)
                                   net (fanout=21)       0.853       7.117         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N89669
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/I4 (GTP_LUT5)
                                   td                    0.172       7.289 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/Z (GTP_LUT5)
                                   net (fanout=19)       0.670       7.959         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.959         Logic Levels: 3  
                                                                                   Logic: 1.004ns(28.330%), Route: 2.540ns(71.670%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.864                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.297         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/I0 (GTP_LUT5)
                                   td                    0.318       5.615 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.079         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N89666
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/I4 (GTP_LUT5)
                                   td                    0.185       6.264 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/Z (GTP_LUT5)
                                   net (fanout=21)       0.853       7.117         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N89669
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/I4 (GTP_LUT5)
                                   td                    0.172       7.289 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/Z (GTP_LUT5)
                                   net (fanout=19)       0.670       7.959         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.959         Logic Levels: 3  
                                                                                   Logic: 1.004ns(28.330%), Route: 2.540ns(71.670%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.864                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.297         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/I0 (GTP_LUT5)
                                   td                    0.318       5.615 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.079         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N89666
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/I4 (GTP_LUT5)
                                   td                    0.185       6.264 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/Z (GTP_LUT5)
                                   net (fanout=21)       0.853       7.117         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N89669
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/I4 (GTP_LUT5)
                                   td                    0.172       7.289 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/Z (GTP_LUT5)
                                   net (fanout=19)       0.670       7.959         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.959         Logic Levels: 3  
                                                                                   Logic: 1.004ns(28.330%), Route: 2.540ns(71.670%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.864                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r1 [0]
                                                                           f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_50H/u_ddrphy_top/dll_update_req_rst_ctrl
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5347)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=568)      2.704       9.944         u_DDR3_50H/u_ddrphy_top/calib_done
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N114/I4 (GTP_LUT5)
                                   td                    0.185      10.129 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N114/Z (GTP_LUT5)
                                   net (fanout=20)       0.730      10.859         axi_rvalid       
                                                                                   fram_buf/u_mem_read_arbi/N175/I2 (GTP_LUT3)
                                   td                    0.185      11.044 r       fram_buf/u_mem_read_arbi/N175/Z (GTP_LUT3)
                                   net (fanout=18)       0.834      11.878         fram_buf/ch0_rd_burst_data_valid
                                                                                   fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      12.079 f       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.079         fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N8445
                                                                                   fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.109 r       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.109         fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N8446
                                                                                   fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.139 r       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.139         fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N8447
                                                                                   fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.169 r       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.169         fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N8448
                                                                                   fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.199 r       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.199         fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N8449
                                                                                   fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.229 r       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.229         fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N8450
                                                                                   fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.259 r       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.259         fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N8451
                                                                                   fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.289 r       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.289         fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N8452
                                                                                   fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.319 r       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.319         fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N8453
                                                                                   fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.555 r       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      13.196         fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2 [9]
                                                                                   fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N3[9]/I2 (GTP_LUT3)
                                   td                    0.185      13.381 r       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N3[9]/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      13.986         fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/wwptr [9]
                                                                                   fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N178.eq_4/I2 (GTP_LUT5CARRY)
                                   td                    0.233      14.219 f       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N178.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.683         fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N178
                                                                                   fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N179/I4 (GTP_LUT5)
                                   td                    0.185      14.868 r       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N179/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      14.868         fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N179
                                                                           r       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  14.868         Logic Levels: 15 
                                                                                   Logic: 1.979ns(24.871%), Route: 5.978ns(75.129%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5347)     3.146      16.911         core_clk         
                                                                           r       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.727                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5347)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=568)      2.704       9.944         u_DDR3_50H/u_ddrphy_top/calib_done
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N114/I4 (GTP_LUT5)
                                   td                    0.185      10.129 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N114/Z (GTP_LUT5)
                                   net (fanout=20)       0.730      10.859         axi_rvalid       
                                                                                   fram_buf/u_mem_read_arbi/N183/I2 (GTP_LUT3)
                                   td                    0.185      11.044 r       fram_buf/u_mem_read_arbi/N183/Z (GTP_LUT3)
                                   net (fanout=18)       0.834      11.878         fram_buf/pro_rd_burst_data_valid
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      12.079 f       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.079         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N8653
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.109 r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.109         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N8654
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.139 r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.139         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N8655
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.169 r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.169         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N8656
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.199 r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.199         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N8657
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.229 r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.229         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N8658
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.259 r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.259         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N8659
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.289 r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.289         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N8660
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.319 r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.319         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N8661
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.555 r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      13.196         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2 [9]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N3[9]/I2 (GTP_LUT3)
                                   td                    0.185      13.381 r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N3[9]/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      13.986         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/wwptr [9]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N178.eq_4/I2 (GTP_LUT5CARRY)
                                   td                    0.233      14.219 f       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N178.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.683         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N178
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N179/I4 (GTP_LUT5)
                                   td                    0.185      14.868 r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N179/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      14.868         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N179
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  14.868         Logic Levels: 15 
                                                                                   Logic: 1.979ns(24.871%), Route: 5.978ns(75.129%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5347)     3.146      16.911         core_clk         
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.727                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5347)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=568)      2.704       9.944         u_DDR3_50H/u_ddrphy_top/calib_done
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N114/I4 (GTP_LUT5)
                                   td                    0.185      10.129 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N114/Z (GTP_LUT5)
                                   net (fanout=20)       0.730      10.859         axi_rvalid       
                                                                                   fram_buf/u_mem_read_arbi/N191/I2 (GTP_LUT3)
                                   td                    0.185      11.044 r       fram_buf/u_mem_read_arbi/N191/Z (GTP_LUT3)
                                   net (fanout=13)       0.792      11.836         fram_buf/ch1_rd_burst_data_valid
                                                                                   fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      12.037 f       fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.037         fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N9590
                                                                                   fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.067 r       fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.067         fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N9591
                                                                                   fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.097 r       fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.097         fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N9592
                                                                                   fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.127 r       fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.127         fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N9593
                                                                                   fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.157 r       fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.157         fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N9594
                                                                                   fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.187 r       fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.187         fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N9595
                                                                                   fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.217 r       fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.217         fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N9596
                                                                                   fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.247 r       fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.247         fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N9597
                                                                                   fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.277 r       fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.277         fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/_N9598
                                                                                   fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.513 r       fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      13.154         fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N2 [9]
                                                                                   fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N3[9]/I2 (GTP_LUT3)
                                   td                    0.185      13.339 r       fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N3[9]/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      13.944         fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/wwptr [9]
                                                                                   fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N178.eq_4/I2 (GTP_LUT5CARRY)
                                   td                    0.233      14.177 f       fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N178.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.641         fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N178
                                                                                   fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N179/I4 (GTP_LUT5)
                                   td                    0.185      14.826 r       fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N179/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      14.826         fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N179
                                                                           r       fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  14.826         Logic Levels: 15 
                                                                                   Logic: 1.979ns(25.003%), Route: 5.936ns(74.997%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5347)     3.146      16.911         core_clk         
                                                                           r       fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.769                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5347)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [10]
                                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5347)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5347)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [11]
                                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5347)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5347)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [12]
                                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5347)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos1_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos1_href_d0    
                                                                                   cmos1_8_16bit/N11_3/I2 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos1_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos1_8_16bit/N11
                                                                           f       cmos1_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.213                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos1_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos1_href_d0    
                                                                                   cmos1_8_16bit/N11_3/I2 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos1_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos1_8_16bit/N11
                                                                           f       cmos1_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.213                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos1_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos1_href_d0    
                                                                                   cmos1_8_16bit/N11_3/I2 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos1_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos1_8_16bit/N11
                                                                           f       cmos1_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.213                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)
Endpoint    : cmos1_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos1_8_16bit/pdata_i_reg[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos1_8_16bit/pdata_i_reg [0]
                                                                           f       cmos1_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[8]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)
Endpoint    : cmos1_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos1_8_16bit/pdata_i_reg[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos1_8_16bit/pdata_i_reg [1]
                                                                           f       cmos1_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[9]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)
Endpoint    : cmos1_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos1_8_16bit/pdata_i_reg[2]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos1_8_16bit/pdata_i_reg [2]
                                                                           f       cmos1_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[10]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos2_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos2_href_d0    
                                                                                   cmos2_8_16bit/N11_3/I2 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos2_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos2_8_16bit/N11
                                                                           f       cmos2_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.213                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos2_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos2_href_d0    
                                                                                   cmos2_8_16bit/N11_3/I2 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos2_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos2_8_16bit/N11
                                                                           f       cmos2_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.213                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos2_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos2_href_d0    
                                                                                   cmos2_8_16bit/N11_3/I2 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos2_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos2_8_16bit/N11
                                                                           f       cmos2_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.213                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)
Endpoint    : cmos2_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos2_8_16bit/pdata_i_reg[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos2_8_16bit/pdata_i_reg [0]
                                                                           f       cmos2_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[8]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)
Endpoint    : cmos2_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos2_8_16bit/pdata_i_reg[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos2_8_16bit/pdata_i_reg [1]
                                                                           f       cmos2_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[9]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)
Endpoint    : cmos2_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos2_8_16bit/pdata_i_reg[2]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos2_8_16bit/pdata_i_reg [2]
                                                                           f       cmos2_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[10]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos1_clk_i      
                                                                           r       cmos1_8_16bit/de_o/CLK (GTP_DFF)

                                   tco                   0.329       6.865 r       cmos1_8_16bit/de_o/Q (GTP_DFF)
                                   net (fanout=16)       0.819       7.684         cmos1_de_i       
                                                                                   fram_buf/wr_buf_cmos1/u_Frame_cnt/N42_3/I2 (GTP_LUT3)
                                   td                    0.211       7.895 f       fram_buf/wr_buf_cmos1/u_Frame_cnt/N42_3/Z (GTP_LUT3)
                                   net (fanout=10)       0.758       8.653         fram_buf/wr_buf_cmos1/fifo_wr_en_16i
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       8.854 f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.854         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9704
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.884 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.884         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9705
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.914 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.914         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9706
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.944 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.944         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9707
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.974 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.974         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9708
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.004 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.004         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9709
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.034 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.034         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9710
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.064 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.064         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9711
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.094 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.094         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9712
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.330 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       9.971         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [9]
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N3[9]/I2 (GTP_LUT3)
                                   td                    0.185      10.156 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N3[9]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      10.620         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wwptr [9]
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_4/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.853 f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.853         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.co [8]
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.089 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      11.553         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N149/I4 (GTP_LUT5)
                                   td                    0.185      11.738 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N149/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      11.738         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N149
                                                                           r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  11.738         Logic Levels: 15 
                                                                                   Logic: 2.056ns(39.523%), Route: 3.146ns(60.477%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146      30.336         cmos1_clk_i      
                                                                           r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Setup time                                              0.034      30.120                          

 Data required time                                                 30.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.120                          
 Data arrival time                                                  11.738                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.382                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/D (GTP_DFF_C)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos1_clk_i      
                                                                           r       cmos1_8_16bit/de_o/CLK (GTP_DFF)

                                   tco                   0.329       6.865 r       cmos1_8_16bit/de_o/Q (GTP_DFF)
                                   net (fanout=16)       0.819       7.684         cmos1_de_i       
                                                                                   fram_buf/wr_buf_cmos1/u_Frame_cnt/N42_3/I2 (GTP_LUT3)
                                   td                    0.211       7.895 f       fram_buf/wr_buf_cmos1/u_Frame_cnt/N42_3/Z (GTP_LUT3)
                                   net (fanout=10)       0.758       8.653         fram_buf/wr_buf_cmos1/fifo_wr_en_16i
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       8.854 f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.854         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9704
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.884 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.884         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9705
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.914 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.914         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9706
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.944 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.944         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9707
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.974 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.974         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9708
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.004 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.004         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9709
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.034 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.034         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9710
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.064 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.064         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9711
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.094 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.094         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9712
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.124 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.124         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9713
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.360 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_11/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      10.001         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [10]
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N7_10/I0 (GTP_LUT5)
                                   td                    0.258      10.259 f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N7_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      10.259         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wgnext [10]
                                                                           f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/D (GTP_DFF_C)

 Data arrival time                                                  10.259         Logic Levels: 13 
                                                                                   Logic: 1.505ns(40.424%), Route: 2.218ns(59.576%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146      30.336         cmos1_clk_i      
                                                                           r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Setup time                                              0.034      30.120                          

 Data required time                                                 30.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.120                          
 Data arrival time                                                  10.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.861                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/D (GTP_DFF_C)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos1_clk_i      
                                                                           r       cmos1_8_16bit/de_o/CLK (GTP_DFF)

                                   tco                   0.329       6.865 r       cmos1_8_16bit/de_o/Q (GTP_DFF)
                                   net (fanout=16)       0.819       7.684         cmos1_de_i       
                                                                                   fram_buf/wr_buf_cmos1/u_Frame_cnt/N42_3/I2 (GTP_LUT3)
                                   td                    0.211       7.895 f       fram_buf/wr_buf_cmos1/u_Frame_cnt/N42_3/Z (GTP_LUT3)
                                   net (fanout=10)       0.758       8.653         fram_buf/wr_buf_cmos1/fifo_wr_en_16i
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       8.854 f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.854         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9704
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.884 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.884         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9705
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.914 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.914         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9706
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.944 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.944         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9707
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.974 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.974         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9708
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.004 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.004         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9709
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.034 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.034         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9710
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.064 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.064         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9711
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.094 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.094         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9712
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.330 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       9.971         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [9]
                                                                                   fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N7_9/I0 (GTP_LUT5)
                                   td                    0.258      10.229 f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N7_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      10.229         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wgnext [9]
                                                                           f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/D (GTP_DFF_C)

 Data arrival time                                                  10.229         Logic Levels: 12 
                                                                                   Logic: 1.475ns(39.940%), Route: 2.218ns(60.060%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146      30.336         cmos1_clk_i      
                                                                           r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Setup time                                              0.034      30.120                          

 Data required time                                                 30.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.120                          
 Data arrival time                                                  10.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.891                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_out3/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/de_o/D (GTP_DFF)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos1_clk_i      
                                                                           r       cmos1_8_16bit/de_out3/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       cmos1_8_16bit/de_out3/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.323         cmos1_8_16bit/de_out3
                                                                           f       cmos1_8_16bit/de_o/D (GTP_DFF)

 Data arrival time                                                   7.323         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos1_clk_i      
                                                                           r       cmos1_8_16bit/de_o/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Hold time                                               0.047       6.783                          

 Data required time                                                  6.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.783                          
 Data arrival time                                                   7.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_out2/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/de_out3/D (GTP_DFF)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos1_clk_i      
                                                                           r       cmos1_8_16bit/de_out2/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       cmos1_8_16bit/de_out2/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.323         cmos1_8_16bit/de_out2
                                                                           f       cmos1_8_16bit/de_out3/D (GTP_DFF)

 Data arrival time                                                   7.323         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos1_clk_i      
                                                                           r       cmos1_8_16bit/de_out3/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Hold time                                               0.047       6.783                          

 Data required time                                                  6.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.783                          
 Data arrival time                                                   7.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out3[0]/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/pdata_o[0]/D (GTP_DFF)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos1_clk_i      
                                                                           r       cmos1_8_16bit/pdata_out3[0]/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       cmos1_8_16bit/pdata_out3[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.323         cmos1_8_16bit/pdata_out3 [0]
                                                                           f       cmos1_8_16bit/pdata_o[0]/D (GTP_DFF)

 Data arrival time                                                   7.323         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos1_clk_i      
                                                                           r       cmos1_8_16bit/pdata_o[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Hold time                                               0.047       6.783                          

 Data required time                                                  6.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.783                          
 Data arrival time                                                   7.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos2_clk_i      
                                                                           r       cmos2_8_16bit/de_o/CLK (GTP_DFF)

                                   tco                   0.329       6.865 r       cmos2_8_16bit/de_o/Q (GTP_DFF)
                                   net (fanout=16)       0.819       7.684         cmos2_de_i       
                                                                                   fram_buf/wr_buf_cmos2/u_Frame_cnt/N42_3/I2 (GTP_LUT3)
                                   td                    0.211       7.895 f       fram_buf/wr_buf_cmos2/u_Frame_cnt/N42_3/Z (GTP_LUT3)
                                   net (fanout=10)       0.758       8.653         fram_buf/wr_buf_cmos2/fifo_wr_en_16i
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       8.854 f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.854         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9846
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.884 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.884         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9847
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.914 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.914         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9848
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.944 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.944         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9849
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.974 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.974         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9850
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.004 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.004         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9851
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.034 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.034         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9852
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.064 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.064         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9853
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.094 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.094         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9854
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.330 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       9.971         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [9]
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N3[9]/I2 (GTP_LUT3)
                                   td                    0.185      10.156 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N3[9]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      10.620         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wwptr [9]
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_4/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.853 f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.853         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.co [8]
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.089 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      11.553         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N149/I4 (GTP_LUT5)
                                   td                    0.185      11.738 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N149/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      11.738         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N149
                                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  11.738         Logic Levels: 15 
                                                                                   Logic: 2.056ns(39.523%), Route: 3.146ns(60.477%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146      30.336         cmos2_clk_i      
                                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Setup time                                              0.034      30.120                          

 Data required time                                                 30.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.120                          
 Data arrival time                                                  11.738                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.382                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/D (GTP_DFF_C)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos2_clk_i      
                                                                           r       cmos2_8_16bit/de_o/CLK (GTP_DFF)

                                   tco                   0.329       6.865 r       cmos2_8_16bit/de_o/Q (GTP_DFF)
                                   net (fanout=16)       0.819       7.684         cmos2_de_i       
                                                                                   fram_buf/wr_buf_cmos2/u_Frame_cnt/N42_3/I2 (GTP_LUT3)
                                   td                    0.211       7.895 f       fram_buf/wr_buf_cmos2/u_Frame_cnt/N42_3/Z (GTP_LUT3)
                                   net (fanout=10)       0.758       8.653         fram_buf/wr_buf_cmos2/fifo_wr_en_16i
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       8.854 f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.854         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9846
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.884 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.884         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9847
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.914 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.914         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9848
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.944 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.944         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9849
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.974 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.974         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9850
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.004 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.004         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9851
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.034 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.034         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9852
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.064 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.064         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9853
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.094 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.094         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9854
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.124 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.124         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9855
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.360 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_11/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      10.001         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [10]
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N7_10/I0 (GTP_LUT5)
                                   td                    0.258      10.259 f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N7_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      10.259         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wgnext [10]
                                                                           f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/D (GTP_DFF_C)

 Data arrival time                                                  10.259         Logic Levels: 13 
                                                                                   Logic: 1.505ns(40.424%), Route: 2.218ns(59.576%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146      30.336         cmos2_clk_i      
                                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Setup time                                              0.034      30.120                          

 Data required time                                                 30.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.120                          
 Data arrival time                                                  10.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.861                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/D (GTP_DFF_C)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos2_clk_i      
                                                                           r       cmos2_8_16bit/de_o/CLK (GTP_DFF)

                                   tco                   0.329       6.865 r       cmos2_8_16bit/de_o/Q (GTP_DFF)
                                   net (fanout=16)       0.819       7.684         cmos2_de_i       
                                                                                   fram_buf/wr_buf_cmos2/u_Frame_cnt/N42_3/I2 (GTP_LUT3)
                                   td                    0.211       7.895 f       fram_buf/wr_buf_cmos2/u_Frame_cnt/N42_3/Z (GTP_LUT3)
                                   net (fanout=10)       0.758       8.653         fram_buf/wr_buf_cmos2/fifo_wr_en_16i
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       8.854 f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.854         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9846
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.884 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.884         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9847
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.914 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.914         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9848
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.944 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.944         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9849
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.974 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.974         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9850
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.004 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.004         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9851
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.034 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.034         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9852
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.064 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.064         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9853
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.094 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.094         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9854
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.330 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       9.971         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [9]
                                                                                   fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N7_9/I0 (GTP_LUT5)
                                   td                    0.258      10.229 f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N7_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      10.229         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wgnext [9]
                                                                           f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/D (GTP_DFF_C)

 Data arrival time                                                  10.229         Logic Levels: 12 
                                                                                   Logic: 1.475ns(39.940%), Route: 2.218ns(60.060%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146      30.336         cmos2_clk_i      
                                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Setup time                                              0.034      30.120                          

 Data required time                                                 30.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.120                          
 Data arrival time                                                  10.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.891                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_out3/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/de_o/D (GTP_DFF)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos2_clk_i      
                                                                           r       cmos2_8_16bit/de_out3/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       cmos2_8_16bit/de_out3/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.323         cmos2_8_16bit/de_out3
                                                                           f       cmos2_8_16bit/de_o/D (GTP_DFF)

 Data arrival time                                                   7.323         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos2_clk_i      
                                                                           r       cmos2_8_16bit/de_o/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Hold time                                               0.047       6.783                          

 Data required time                                                  6.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.783                          
 Data arrival time                                                   7.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_out2/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/de_out3/D (GTP_DFF)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos2_clk_i      
                                                                           r       cmos2_8_16bit/de_out2/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       cmos2_8_16bit/de_out2/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.323         cmos2_8_16bit/de_out2
                                                                           f       cmos2_8_16bit/de_out3/D (GTP_DFF)

 Data arrival time                                                   7.323         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos2_clk_i      
                                                                           r       cmos2_8_16bit/de_out3/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Hold time                                               0.047       6.783                          

 Data required time                                                  6.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.783                          
 Data arrival time                                                   7.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out3[0]/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/pdata_o[0]/D (GTP_DFF)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos2_clk_i      
                                                                           r       cmos2_8_16bit/pdata_out3[0]/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       cmos2_8_16bit/pdata_out3[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.323         cmos2_8_16bit/pdata_out3 [0]
                                                                           f       cmos2_8_16bit/pdata_o[0]/D (GTP_DFF)

 Data arrival time                                                   7.323         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos2_clk_i      
                                                                           r       cmos2_8_16bit/pdata_o[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Hold time                                               0.047       6.783                          

 Data required time                                                  6.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.783                          
 Data arrival time                                                   7.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_multiCamera_ctr/y_cnt[0]/CLK (GTP_DFF_RE)
Endpoint    : fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/D (GTP_DFF_C)
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.776
  Launch Clock Delay      :  4.776
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.724 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.052       4.776         clk_720p         
                                                                           r       fram_buf/u_processor_inst/u_multiCamera_ctr/y_cnt[0]/CLK (GTP_DFF_RE)

                                   tco                   0.329       5.105 r       fram_buf/u_processor_inst/u_multiCamera_ctr/y_cnt[0]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.670       5.775         fram_buf/u_processor_inst/u_multiCamera_ctr/y_cnt [0]
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/N196_mux8_10/I1 (GTP_LUT5)
                                   td                    0.311       6.086 f       fram_buf/u_processor_inst/u_multiCamera_ctr/N196_mux8_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.550         fram_buf/u_processor_inst/u_multiCamera_ctr/_N90494
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/N196_mux8_11/I4 (GTP_LUT5)
                                   td                    0.185       6.735 r       fram_buf/u_processor_inst/u_multiCamera_ctr/N196_mux8_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.199         fram_buf/u_processor_inst/u_multiCamera_ctr/_N1215_inv_1
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/N206_4/I3 (GTP_LUT4)
                                   td                    0.300       7.499 f       fram_buf/u_processor_inst/u_multiCamera_ctr/N206_4/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.963         fram_buf/u_processor_inst/u_multiCamera_ctr/_N90498
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/N206_5/I4 (GTP_LUT5)
                                   td                    0.185       8.148 r       fram_buf/u_processor_inst/u_multiCamera_ctr/N206_5/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       8.818         fram_buf/u_processor_inst/u_multiCamera_ctr/fifo_en
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       9.019 f       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.019         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8586
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.049 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.049         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8587
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.079 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.079         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8588
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.109 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.109         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8589
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.139 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.139         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8590
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.169 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.169         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8591
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.199 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.199         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8592
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.229 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.229         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8593
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.259 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.259         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8594
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.495 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_10/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      10.048         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11 [9]
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N12[9]/I2 (GTP_LUT3)
                                   td                    0.185      10.233 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N12[9]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      10.786         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/rrptr [9]
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N21.eq_4/I2 (GTP_LUT5CARRY)
                                   td                    0.366      11.152 f       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N21.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.152         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N21.co [8]
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N21.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.388 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N21.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      11.852         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N21
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N22/I4 (GTP_LUT5)
                                   td                    0.185      12.037 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N22/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      12.037         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N22
                                                                           r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  12.037         Logic Levels: 18 
                                                                                   Logic: 2.959ns(40.752%), Route: 4.302ns(59.248%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 sys_clk                                                 0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.000      14.814         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.025 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419      17.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      17.538 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.052      19.590         clk_720p         
                                                                           r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      19.590                          
 clock uncertainty                                      -0.150      19.440                          

 Setup time                                              0.034      19.474                          

 Data required time                                                 19.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.474                          
 Data arrival time                                                  12.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.437                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_multiCamera_ctr/y_cnt[0]/CLK (GTP_DFF_RE)
Endpoint    : fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/D (GTP_DFF_P)
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.776
  Launch Clock Delay      :  4.776
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.724 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.052       4.776         clk_720p         
                                                                           r       fram_buf/u_processor_inst/u_multiCamera_ctr/y_cnt[0]/CLK (GTP_DFF_RE)

                                   tco                   0.329       5.105 r       fram_buf/u_processor_inst/u_multiCamera_ctr/y_cnt[0]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.670       5.775         fram_buf/u_processor_inst/u_multiCamera_ctr/y_cnt [0]
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/N196_mux8_10/I1 (GTP_LUT5)
                                   td                    0.311       6.086 f       fram_buf/u_processor_inst/u_multiCamera_ctr/N196_mux8_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.550         fram_buf/u_processor_inst/u_multiCamera_ctr/_N90494
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/N196_mux8_11/I4 (GTP_LUT5)
                                   td                    0.185       6.735 r       fram_buf/u_processor_inst/u_multiCamera_ctr/N196_mux8_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.199         fram_buf/u_processor_inst/u_multiCamera_ctr/_N1215_inv_1
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/N206_4/I3 (GTP_LUT4)
                                   td                    0.300       7.499 f       fram_buf/u_processor_inst/u_multiCamera_ctr/N206_4/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.963         fram_buf/u_processor_inst/u_multiCamera_ctr/_N90498
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/N206_5/I4 (GTP_LUT5)
                                   td                    0.185       8.148 r       fram_buf/u_processor_inst/u_multiCamera_ctr/N206_5/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       8.818         fram_buf/u_processor_inst/u_multiCamera_ctr/fifo_en
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       9.019 f       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.019         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8586
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.049 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.049         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8587
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.079 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.079         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8588
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.109 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.109         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8589
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.139 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.139         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8590
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.169 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.169         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8591
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.199 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.199         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8592
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.229 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.229         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8593
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.259 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.259         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8594
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.289 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.289         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8595
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.319 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.319         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8596
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_12/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.555 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11_12/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      10.108         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11 [11]
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N12[11]/I2 (GTP_LUT3)
                                   td                    0.185      10.293 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N12[11]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      10.846         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/rrptr [11]
                                                                                   fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N24.eq_5/I2 (GTP_LUT5CARRY)
                                   td                    0.366      11.212 f       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N24.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.212         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N24
                                                                           f       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/D (GTP_DFF_P)

 Data arrival time                                                  11.212         Logic Levels: 18 
                                                                                   Logic: 2.598ns(40.367%), Route: 3.838ns(59.633%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 sys_clk                                                 0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.000      14.814         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.025 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419      17.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      17.538 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.052      19.590         clk_720p         
                                                                           r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      19.590                          
 clock uncertainty                                      -0.150      19.440                          

 Setup time                                              0.034      19.474                          

 Data required time                                                 19.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.474                          
 Data arrival time                                                  11.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.262                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[12]/D (GTP_DFF_R)
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.776
  Launch Clock Delay      :  5.290
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.724 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.566       5.290         clk_720p         
                                                                           r       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       7.314 f       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/DOB[0] (GTP_DRM18K)
                                   net (fanout=21)       1.292       8.606         fram_buf/vout_data_w [2]
                                                                                   fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_m2_m2_a1_ab0_1/I0 (GTP_LUT3)
                                   td                    0.242       8.848 f       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_m2_m2_a1_ab0_1/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       9.312         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N91120
                                                                                   fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_m2_a1_3/I3 (GTP_LUT5CARRY)
                                   td                    0.233       9.545 f       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_m2_a1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.545         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N11007
                                                                                   fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_m2_a1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.781 r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_m2_a1_4/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      10.334         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N1964
                                                                                   fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_a1_5/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.567 f       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_a1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.567         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N11427
                                                                                   fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_a1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.597 r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_a1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.597         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N11428
                                                                                   fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_a1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.627 r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_a1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.627         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N11429
                                                                                   fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_a1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.657 r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_a1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.657         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N11430
                                                                                   fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_a1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.687 r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_a1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.687         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N11431
                                                                                   fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_a1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.717 r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_a1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.717         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/_N11432
                                                                                   fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_a1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.953 r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50_a1_11/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.953         fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N50 [12]
                                                                           r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[12]/D (GTP_DFF_R)

 Data arrival time                                                  10.953         Logic Levels: 10 
                                                                                   Logic: 3.354ns(59.227%), Route: 2.309ns(40.773%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 sys_clk                                                 0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.000      14.814         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.025 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419      17.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      17.538 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.052      19.590         clk_720p         
                                                                           r       fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/rgb_b_m0[12]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      19.590                          
 clock uncertainty                                      -0.150      19.440                          

 Setup time                                              0.034      19.474                          

 Data required time                                                 19.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.474                          
 Data arrival time                                                  10.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.521                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.824  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.600
  Launch Clock Delay      :  4.776
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.724 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.052       4.776         clk_720p         
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       5.099 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.563         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.563         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.724 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.052       4.776         clk_720p         
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I1 (GTP_LUT3)
                                   td                    0.281       5.057 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     2.543       7.600         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.600                          
 clock uncertainty                                       0.000       7.600                          

 Hold time                                               0.047       7.647                          

 Data required time                                                  7.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.647                          
 Data arrival time                                                   5.563                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.084                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.824  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.600
  Launch Clock Delay      :  4.776
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.724 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.052       4.776         clk_720p         
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       5.099 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.563         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.563         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.724 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.052       4.776         clk_720p         
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I1 (GTP_LUT3)
                                   td                    0.281       5.057 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     2.543       7.600         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.600                          
 clock uncertainty                                       0.000       7.600                          

 Hold time                                               0.047       7.647                          

 Data required time                                                  7.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.647                          
 Data arrival time                                                   5.563                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.084                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.824  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.600
  Launch Clock Delay      :  4.776
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.724 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.052       4.776         clk_720p         
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       5.099 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.563         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/wptr [2]
                                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.563         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.724 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.052       4.776         clk_720p         
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I1 (GTP_LUT3)
                                   td                    0.281       5.057 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     2.543       7.600         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.600                          
 clock uncertainty                                       0.000       7.600                          

 Hold time                                               0.047       7.647                          

 Data required time                                                  7.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.647                          
 Data arrival time                                                   5.563                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.084                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.838
  Launch Clock Delay      :  3.838
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.719 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=257)      1.119       3.838         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.167 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.772         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_3/I0 (GTP_LUT3)
                                   td                    0.243       5.015 f       ms72xx_ctl/ms7200_ctl/N8_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.479         ms72xx_ctl/ms7200_ctl/_N79802
                                                                                   ms72xx_ctl/ms7200_ctl/N1872_5/I3 (GTP_LUT4)
                                   td                    0.185       5.664 r       ms72xx_ctl/ms7200_ctl/N1872_5/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       6.377         ms72xx_ctl/ms7200_ctl/_N79807
                                                                                   ms72xx_ctl/ms7200_ctl/N1914_1/I1 (GTP_LUT2)
                                   td                    0.185       6.562 r       ms72xx_ctl/ms7200_ctl/N1914_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.819       7.381         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       7.566 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       8.207         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       8.392 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       8.997         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.172       9.169 f       ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       9.722         ms72xx_ctl/ms7200_ctl/N8
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)

 Data arrival time                                                   9.722         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.221%), Route: 4.400ns(74.779%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419     102.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     102.719 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=257)      1.119     103.838         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     103.838                          
 clock uncertainty                                      -0.150     103.688                          

 Setup time                                             -0.542     103.146                          

 Data required time                                                103.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.146                          
 Data arrival time                                                   9.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.424                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.838
  Launch Clock Delay      :  3.838
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.719 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=257)      1.119       3.838         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.167 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.772         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_3/I0 (GTP_LUT3)
                                   td                    0.243       5.015 f       ms72xx_ctl/ms7200_ctl/N8_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.479         ms72xx_ctl/ms7200_ctl/_N79802
                                                                                   ms72xx_ctl/ms7200_ctl/N1872_5/I3 (GTP_LUT4)
                                   td                    0.185       5.664 r       ms72xx_ctl/ms7200_ctl/N1872_5/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       6.377         ms72xx_ctl/ms7200_ctl/_N79807
                                                                                   ms72xx_ctl/ms7200_ctl/N1914_1/I1 (GTP_LUT2)
                                   td                    0.185       6.562 r       ms72xx_ctl/ms7200_ctl/N1914_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.819       7.381         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       7.566 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       8.207         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       8.392 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       8.997         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.172       9.169 f       ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       9.722         ms72xx_ctl/ms7200_ctl/N8
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)

 Data arrival time                                                   9.722         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.221%), Route: 4.400ns(74.779%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419     102.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     102.719 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=257)      1.119     103.838         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     103.838                          
 clock uncertainty                                      -0.150     103.688                          

 Setup time                                             -0.542     103.146                          

 Data required time                                                103.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.146                          
 Data arrival time                                                   9.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.424                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.838
  Launch Clock Delay      :  3.838
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.719 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=257)      1.119       3.838         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.167 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       4.772         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_3/I0 (GTP_LUT3)
                                   td                    0.243       5.015 f       ms72xx_ctl/ms7200_ctl/N8_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.479         ms72xx_ctl/ms7200_ctl/_N79802
                                                                                   ms72xx_ctl/ms7200_ctl/N1872_5/I3 (GTP_LUT4)
                                   td                    0.185       5.664 r       ms72xx_ctl/ms7200_ctl/N1872_5/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       6.377         ms72xx_ctl/ms7200_ctl/_N79807
                                                                                   ms72xx_ctl/ms7200_ctl/N1914_1/I1 (GTP_LUT2)
                                   td                    0.185       6.562 r       ms72xx_ctl/ms7200_ctl/N1914_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.819       7.381         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       7.566 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       8.207         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       8.392 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       8.997         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.185       9.182 r       ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       9.735         ms72xx_ctl/ms7200_ctl/N8
                                                                                   ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/I0 (GTP_LUT4)
                                   td                    0.258       9.993 f       ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       9.993         ms72xx_ctl/ms7200_ctl/_N86797
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)

 Data arrival time                                                   9.993         Logic Levels: 7  
                                                                                   Logic: 1.755ns(28.513%), Route: 4.400ns(71.487%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419     102.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     102.719 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=257)      1.119     103.838         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/CLK (GTP_DFF)
 clock pessimism                                         0.000     103.838                          
 clock uncertainty                                      -0.150     103.688                          

 Setup time                                              0.034     103.722                          

 Data required time                                                103.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.722                          
 Data arrival time                                                   9.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.729                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.838
  Launch Clock Delay      :  3.838
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.719 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=257)      1.119       3.838         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.161 f       ms72xx_ctl/iic_dri_rx/receiv_data[7]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       4.625         ms72xx_ctl/iic_dri_rx/receiv_data [7]
                                                                           f       ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)

 Data arrival time                                                   4.625         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.719 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=257)      1.119       3.838         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/data_out[7]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.838                          
 clock uncertainty                                       0.000       3.838                          

 Hold time                                               0.047       3.885                          

 Data required time                                                  3.885                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.885                          
 Data arrival time                                                   4.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.838
  Launch Clock Delay      :  3.838
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.719 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=257)      1.119       3.838         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)

                                   tco                   0.323       4.161 f       ms72xx_ctl/ms7200_ctl/iic_trig/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.625         ms72xx_ctl/iic_trig_rx
                                                                           f       ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)

 Data arrival time                                                   4.625         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.719 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=257)      1.119       3.838         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.838                          
 clock uncertainty                                       0.000       3.838                          

 Hold time                                               0.047       3.885                          

 Data required time                                                  3.885                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.885                          
 Data arrival time                                                   4.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.838
  Launch Clock Delay      :  3.838
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.719 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=257)      1.119       3.838         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)

                                   tco                   0.323       4.161 f       ms72xx_ctl/iic_dri_rx/pluse_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.625         ms72xx_ctl/iic_dri_rx/pluse_1d
                                                                           f       ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)

 Data arrival time                                                   4.625         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.719 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=257)      1.119       3.838         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.838                          
 clock uncertainty                                       0.000       3.838                          

 Hold time                                               0.047       3.885                          

 Data required time                                                  3.885                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.885                          
 Data arrival time                                                   4.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.326
  Launch Clock Delay      :  3.326
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.721 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.326         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.655 r       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.296         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N8_mux4_5/I3 (GTP_LUT5)
                                   td                    0.303       4.599 f       coms1_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.063         coms1_reg_config/_N734
                                                                                   coms1_reg_config/N8_mux10/I4 (GTP_LUT5)
                                   td                    0.185       5.248 r       coms1_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       6.030         coms1_reg_config/N8
                                                                                   coms1_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.263 f       coms1_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.263         coms1_reg_config/_N8395
                                                                                   coms1_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.293 r       coms1_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.293         coms1_reg_config/_N8396
                                                                                   coms1_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.323 r       coms1_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.323         coms1_reg_config/_N8397
                                                                                   coms1_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.353 r       coms1_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.353         coms1_reg_config/_N8398
                                                                                   coms1_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.383 r       coms1_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.383         coms1_reg_config/_N8399
                                                                                   coms1_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.413 r       coms1_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.413         coms1_reg_config/_N8400
                                                                                   coms1_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.443 r       coms1_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.443         coms1_reg_config/_N8401
                                                                                   coms1_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.473 r       coms1_reg_config/N11_2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.473         coms1_reg_config/_N8402
                                                                                   coms1_reg_config/N11_2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.503 r       coms1_reg_config/N11_2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.503         coms1_reg_config/_N8403
                                                                                   coms1_reg_config/N11_2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.739 r       coms1_reg_config/N11_2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.739         coms1_reg_config/N1111 [10]
                                                                           r       coms1_reg_config/clock_20k_cnt[10]/D (GTP_DFF_R)

 Data arrival time                                                   6.739         Logic Levels: 12 
                                                                                   Logic: 1.526ns(44.711%), Route: 1.887ns(55.289%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419      42.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.721 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.326         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[10]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.326                          
 clock uncertainty                                      -0.150      43.176                          

 Setup time                                              0.034      43.210                          

 Data required time                                                 43.210                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.210                          
 Data arrival time                                                   6.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.471                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[9]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.326
  Launch Clock Delay      :  3.326
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.721 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.326         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.655 r       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.296         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N8_mux4_5/I3 (GTP_LUT5)
                                   td                    0.303       4.599 f       coms1_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.063         coms1_reg_config/_N734
                                                                                   coms1_reg_config/N8_mux10/I4 (GTP_LUT5)
                                   td                    0.185       5.248 r       coms1_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       6.030         coms1_reg_config/N8
                                                                                   coms1_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.263 f       coms1_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.263         coms1_reg_config/_N8395
                                                                                   coms1_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.293 r       coms1_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.293         coms1_reg_config/_N8396
                                                                                   coms1_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.323 r       coms1_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.323         coms1_reg_config/_N8397
                                                                                   coms1_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.353 r       coms1_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.353         coms1_reg_config/_N8398
                                                                                   coms1_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.383 r       coms1_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.383         coms1_reg_config/_N8399
                                                                                   coms1_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.413 r       coms1_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.413         coms1_reg_config/_N8400
                                                                                   coms1_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.443 r       coms1_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.443         coms1_reg_config/_N8401
                                                                                   coms1_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.473 r       coms1_reg_config/N11_2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.473         coms1_reg_config/_N8402
                                                                                   coms1_reg_config/N11_2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.709 r       coms1_reg_config/N11_2_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.709         coms1_reg_config/N1111 [9]
                                                                           r       coms1_reg_config/clock_20k_cnt[9]/D (GTP_DFF_R)

 Data arrival time                                                   6.709         Logic Levels: 11 
                                                                                   Logic: 1.496ns(44.221%), Route: 1.887ns(55.779%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419      42.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.721 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.326         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[9]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.326                          
 clock uncertainty                                      -0.150      43.176                          

 Setup time                                              0.034      43.210                          

 Data required time                                                 43.210                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.210                          
 Data arrival time                                                   6.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.501                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.326
  Launch Clock Delay      :  3.326
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.721 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.326         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.655 r       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.296         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N8_mux4_5/I3 (GTP_LUT5)
                                   td                    0.303       4.599 f       coms1_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.063         coms1_reg_config/_N734
                                                                                   coms1_reg_config/N8_mux10/I4 (GTP_LUT5)
                                   td                    0.185       5.248 r       coms1_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       6.030         coms1_reg_config/N8
                                                                                   coms1_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.263 f       coms1_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.263         coms1_reg_config/_N8395
                                                                                   coms1_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.293 r       coms1_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.293         coms1_reg_config/_N8396
                                                                                   coms1_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.323 r       coms1_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.323         coms1_reg_config/_N8397
                                                                                   coms1_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.353 r       coms1_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.353         coms1_reg_config/_N8398
                                                                                   coms1_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.383 r       coms1_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.383         coms1_reg_config/_N8399
                                                                                   coms1_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.413 r       coms1_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.413         coms1_reg_config/_N8400
                                                                                   coms1_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.443 r       coms1_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.443         coms1_reg_config/_N8401
                                                                                   coms1_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.679 r       coms1_reg_config/N11_2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.679         coms1_reg_config/N1111 [8]
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/D (GTP_DFF_R)

 Data arrival time                                                   6.679         Logic Levels: 10 
                                                                                   Logic: 1.466ns(43.722%), Route: 1.887ns(56.278%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419      42.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.721 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.326         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.326                          
 clock uncertainty                                      -0.150      43.176                          

 Setup time                                              0.034      43.210                          

 Data required time                                                 43.210                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.210                          
 Data arrival time                                                   6.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.531                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.326
  Launch Clock Delay      :  3.326
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.721 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.326         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.649 f       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.290         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N1111[0]_1/I0 (GTP_LUT2)
                                   td                    0.250       4.540 r       coms1_reg_config/N1111[0]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       4.540         coms1_reg_config/N1111 [0]
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/D (GTP_DFF_R)

 Data arrival time                                                   4.540         Logic Levels: 1  
                                                                                   Logic: 0.573ns(47.199%), Route: 0.641ns(52.801%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.721 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.326         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.326                          
 clock uncertainty                                       0.000       3.326                          

 Hold time                                               0.039       3.365                          

 Data required time                                                  3.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.365                          
 Data arrival time                                                   4.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.175                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[1]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.326
  Launch Clock Delay      :  3.326
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.721 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.326         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.649 f       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.290         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N11_2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.250       4.540 r       coms1_reg_config/N11_2_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.540         coms1_reg_config/N1111 [1]
                                                                           r       coms1_reg_config/clock_20k_cnt[1]/D (GTP_DFF_R)

 Data arrival time                                                   4.540         Logic Levels: 1  
                                                                                   Logic: 0.573ns(47.199%), Route: 0.641ns(52.801%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.721 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.326         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.326                          
 clock uncertainty                                       0.000       3.326                          

 Hold time                                               0.039       3.365                          

 Data required time                                                  3.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.365                          
 Data arrival time                                                   4.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.175                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.326
  Launch Clock Delay      :  3.326
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.721 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.326         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.649 f       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.290         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N11_2_2/I0 (GTP_LUT5CARRY)
                                   td                    0.250       4.540 r       coms1_reg_config/N11_2_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.540         coms1_reg_config/N1111 [2]
                                                                           r       coms1_reg_config/clock_20k_cnt[2]/D (GTP_DFF_R)

 Data arrival time                                                   4.540         Logic Levels: 1  
                                                                                   Logic: 0.573ns(47.199%), Route: 0.641ns(52.801%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.721 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.326         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.326                          
 clock uncertainty                                       0.000       3.326                          

 Hold time                                               0.039       3.365                          

 Data required time                                                  3.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.365                          
 Data arrival time                                                   4.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.175                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/CLK (GTP_DFF_RE)
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : video_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=89)       3.204       4.415         nt_pixclk_in     
                                                                           r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.349         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y [0]
                                                                                   fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N45_7/I0 (GTP_LUT5)
                                   td                    0.329       5.678 f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N45_7/Z (GTP_LUT5)
                                   net (fanout=10)       0.758       6.436         fram_buf/wr_buf_hdmi_in/fifo_wr_en_16i
                                                                                   fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       6.637 f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.637         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9906
                                                                                   fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.667 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.667         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9907
                                                                                   fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.697 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.697         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9908
                                                                                   fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.727 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.727         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9909
                                                                                   fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.757 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.757         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9910
                                                                                   fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.787 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.787         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9911
                                                                                   fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.817 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.817         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9912
                                                                                   fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.847 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.847         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9913
                                                                                   fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.877 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.877         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9914
                                                                                   fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.113 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       7.754         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [9]
                                                                                   fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N3[9]/I2 (GTP_LUT3)
                                   td                    0.185       7.939 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N3[9]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       8.403         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wwptr [9]
                                                                                   fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_4/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.636 f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.636         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.co [8]
                                                                                   fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.872 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.336         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148
                                                                                   fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N149/I4 (GTP_LUT5)
                                   td                    0.185       9.521 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N149/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.521         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N149
                                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   9.521         Logic Levels: 15 
                                                                                   Logic: 2.174ns(42.577%), Route: 2.932ns(57.423%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=89)       3.204    1004.415         nt_pixclk_in     
                                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                   9.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.878                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[0]/CLK (GTP_DFF_R)
Endpoint    : fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[0]/R (GTP_DFF_R)
Path Group  : video_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=89)       3.204       4.415         nt_pixclk_in     
                                                                           r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[0]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       5.414         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x [0]
                                                                                   fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N4_mux6_5/I2 (GTP_LUT3)
                                   td                    0.235       5.649 f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N4_mux6_5/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       6.113         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/_N87825
                                                                                   fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N4_mux6_7/I4 (GTP_LUT5)
                                   td                    0.185       6.298 r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N4_mux6_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.762         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/_N2497
                                                                                   fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N4_mux10_4/I4 (GTP_LUT5)
                                   td                    0.185       6.947 r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N4_mux10_4/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.500         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N4
                                                                                   fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_x[1:0]_or_1/I4 (GTP_LUT5)
                                   td                    0.172       7.672 f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_x[1:0]_or_1/Z (GTP_LUT5)
                                   net (fanout=11)       0.605       8.277         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N86
                                                                           f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[0]/R (GTP_DFF_R)

 Data arrival time                                                   8.277         Logic Levels: 4  
                                                                                   Logic: 1.106ns(28.638%), Route: 2.756ns(71.362%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=89)       3.204    1004.415         nt_pixclk_in     
                                                                           r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.346    1004.019                          

 Data required time                                               1004.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.019                          
 Data arrival time                                                   8.277                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.742                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[0]/CLK (GTP_DFF_R)
Endpoint    : fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[1]/R (GTP_DFF_R)
Path Group  : video_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=89)       3.204       4.415         nt_pixclk_in     
                                                                           r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[0]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       5.414         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x [0]
                                                                                   fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N4_mux6_5/I2 (GTP_LUT3)
                                   td                    0.235       5.649 f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N4_mux6_5/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       6.113         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/_N87825
                                                                                   fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N4_mux6_7/I4 (GTP_LUT5)
                                   td                    0.185       6.298 r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N4_mux6_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.762         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/_N2497
                                                                                   fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N4_mux10_4/I4 (GTP_LUT5)
                                   td                    0.185       6.947 r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N4_mux10_4/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.500         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N4
                                                                                   fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_x[1:0]_or_1/I4 (GTP_LUT5)
                                   td                    0.172       7.672 f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_x[1:0]_or_1/Z (GTP_LUT5)
                                   net (fanout=11)       0.605       8.277         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N86
                                                                           f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[1]/R (GTP_DFF_R)

 Data arrival time                                                   8.277         Logic Levels: 4  
                                                                                   Logic: 1.106ns(28.638%), Route: 2.756ns(71.362%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=89)       3.204    1004.415         nt_pixclk_in     
                                                                           r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.346    1004.019                          

 Data required time                                               1004.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.019                          
 Data arrival time                                                   8.277                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.742                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/ddr_rstn_1d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/D (GTP_DFF)
Path Group  : video_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=89)       3.204       4.415         nt_pixclk_in     
                                                                           r       fram_buf/wr_buf_hdmi_in/ddr_rstn_1d/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       fram_buf/wr_buf_hdmi_in/ddr_rstn_1d/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.202         fram_buf/wr_buf_hdmi_in/ddr_rstn_1d
                                                                           f       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/D (GTP_DFF)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=89)       3.204       4.415         nt_pixclk_in     
                                                                           r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : video_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=89)       3.204       4.415         nt_pixclk_in     
                                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr1 [0]
                                                                           f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=89)       3.204       4.415         nt_pixclk_in     
                                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : video_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=89)       3.204       4.415         nt_pixclk_in     
                                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=89)       3.204       4.415         nt_pixclk_in     
                                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[13]/CLK (GTP_DFF_R)
Endpoint    : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[31]/D (GTP_DFF_RE)
Path Group  : video_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2371)     2.196       5.600         udp_clk          
                                                                           r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[13]/CLK (GTP_DFF_R)

                                   tco                   0.329       5.929 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[13]/Q (GTP_DFF_R)
                                   net (fanout=8)        0.730       6.659         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [13]
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N374_8/I0 (GTP_LUT4)
                                   td                    0.290       6.949 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N374_8/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.413         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/_N90697
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N374_11/I0 (GTP_LUT4)
                                   td                    0.258       7.671 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N374_11/Z (GTP_LUT4)
                                   net (fanout=4)        0.641       8.312         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79740
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N413_1/I3 (GTP_LUT4)
                                   td                    0.185       8.497 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N413_1/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       9.167         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79863
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N67_11[1]_2/I1 (GTP_LUT2)
                                   td                    0.185       9.352 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N67_11[1]_2/Z (GTP_LUT2)
                                   net (fanout=15)       0.810      10.162         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/_N80027
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/I3 (GTP_LUT4)
                                   td                    0.185      10.347 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/Z (GTP_LUT4)
                                   net (fanout=64)       1.099      11.446         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_5[0]/I2 (GTP_LUT3)
                                   td                    0.185      11.631 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_5[0]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      12.184         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb5 [0]
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_1/I1 (GTP_LUT5CARRY)
                                   td                    0.233      12.417 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.417         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10052
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.447 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.447         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10053
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.477 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.477         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10054
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.507 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.507         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10055
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.537 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.537         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10056
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.567 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.567         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10057
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.597 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.597         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10058
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.627 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.627         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10059
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.657 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.657         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10060
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.687 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.687         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10061
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.717 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.717         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10062
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.747 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.747         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10063
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.777 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.777         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10064
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.807 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.807         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10065
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.837 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.837         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10066
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.867 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.867         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10067
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.897 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.897         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10068
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.927 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.927         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10069
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.957 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.957         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10070
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.987 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.987         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10071
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.017 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.017         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10072
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.047 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.047         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10073
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.077 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.077         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10074
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.107 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.107         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10075
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.137 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.137         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10076
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.167 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.167         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10077
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.197 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.197         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10078
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.227 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.227         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10079
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.257 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.257         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10080
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.287 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.287         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10081
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_31/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.317 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.317         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10082
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_32/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.553 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_32/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.017         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [31]
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_2[31]_1/I1 (GTP_LUT2)
                                   td                    0.185      14.202 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_2[31]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      14.202         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737 [31]
                                                                           r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[31]/D (GTP_DFF_RE)

 Data arrival time                                                  14.202         Logic Levels: 39 
                                                                                   Logic: 3.171ns(36.864%), Route: 5.431ns(63.136%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 rgmii_rxc                                               0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000    1000.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    1002.391         nt_rgmii_rxc     
                                                                                   u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.940 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.404         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.404 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2371)     2.196    1005.600         udp_clk          
                                                                           r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[31]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    1005.600                          
 clock uncertainty                                      -0.050    1005.550                          

 Setup time                                              0.034    1005.584                          

 Data required time                                               1005.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.584                          
 Data arrival time                                                  14.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.382                          
====================================================================================================

====================================================================================================

Startpoint  : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[13]/CLK (GTP_DFF_R)
Endpoint    : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[30]/D (GTP_DFF_RE)
Path Group  : video_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2371)     2.196       5.600         udp_clk          
                                                                           r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[13]/CLK (GTP_DFF_R)

                                   tco                   0.329       5.929 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[13]/Q (GTP_DFF_R)
                                   net (fanout=8)        0.730       6.659         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [13]
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N374_8/I0 (GTP_LUT4)
                                   td                    0.290       6.949 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N374_8/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.413         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/_N90697
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N374_11/I0 (GTP_LUT4)
                                   td                    0.258       7.671 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N374_11/Z (GTP_LUT4)
                                   net (fanout=4)        0.641       8.312         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79740
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N413_1/I3 (GTP_LUT4)
                                   td                    0.185       8.497 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N413_1/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       9.167         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79863
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N67_11[1]_2/I1 (GTP_LUT2)
                                   td                    0.185       9.352 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N67_11[1]_2/Z (GTP_LUT2)
                                   net (fanout=15)       0.810      10.162         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/_N80027
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/I3 (GTP_LUT4)
                                   td                    0.185      10.347 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/Z (GTP_LUT4)
                                   net (fanout=64)       1.099      11.446         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_5[0]/I2 (GTP_LUT3)
                                   td                    0.185      11.631 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_5[0]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      12.184         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb5 [0]
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_1/I1 (GTP_LUT5CARRY)
                                   td                    0.233      12.417 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.417         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10052
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.447 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.447         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10053
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.477 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.477         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10054
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.507 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.507         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10055
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.537 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.537         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10056
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.567 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.567         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10057
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.597 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.597         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10058
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.627 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.627         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10059
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.657 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.657         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10060
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.687 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.687         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10061
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.717 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.717         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10062
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.747 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.747         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10063
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.777 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.777         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10064
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.807 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.807         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10065
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.837 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.837         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10066
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.867 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.867         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10067
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.897 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.897         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10068
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.927 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.927         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10069
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.957 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.957         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10070
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.987 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.987         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10071
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.017 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.017         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10072
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.047 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.047         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10073
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.077 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.077         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10074
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.107 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.107         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10075
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.137 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.137         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10076
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.167 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.167         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10077
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.197 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.197         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10078
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.227 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.227         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10079
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.257 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.257         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10080
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.287 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.287         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10081
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_31/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.523 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_31/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      13.987         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [30]
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_2[30]_1/I1 (GTP_LUT2)
                                   td                    0.185      14.172 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_2[30]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      14.172         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737 [30]
                                                                           r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[30]/D (GTP_DFF_RE)

 Data arrival time                                                  14.172         Logic Levels: 38 
                                                                                   Logic: 3.141ns(36.643%), Route: 5.431ns(63.357%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 rgmii_rxc                                               0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000    1000.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    1002.391         nt_rgmii_rxc     
                                                                                   u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.940 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.404         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.404 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2371)     2.196    1005.600         udp_clk          
                                                                           r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[30]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    1005.600                          
 clock uncertainty                                      -0.050    1005.550                          

 Setup time                                              0.034    1005.584                          

 Data required time                                               1005.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.584                          
 Data arrival time                                                  14.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.412                          
====================================================================================================

====================================================================================================

Startpoint  : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[13]/CLK (GTP_DFF_R)
Endpoint    : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[29]/D (GTP_DFF_RE)
Path Group  : video_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2371)     2.196       5.600         udp_clk          
                                                                           r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[13]/CLK (GTP_DFF_R)

                                   tco                   0.329       5.929 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[13]/Q (GTP_DFF_R)
                                   net (fanout=8)        0.730       6.659         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [13]
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N374_8/I0 (GTP_LUT4)
                                   td                    0.290       6.949 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N374_8/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.413         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/_N90697
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N374_11/I0 (GTP_LUT4)
                                   td                    0.258       7.671 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N374_11/Z (GTP_LUT4)
                                   net (fanout=4)        0.641       8.312         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79740
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N413_1/I3 (GTP_LUT4)
                                   td                    0.185       8.497 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N413_1/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       9.167         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79863
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N67_11[1]_2/I1 (GTP_LUT2)
                                   td                    0.185       9.352 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N67_11[1]_2/Z (GTP_LUT2)
                                   net (fanout=15)       0.810      10.162         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/_N80027
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/I3 (GTP_LUT4)
                                   td                    0.185      10.347 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/Z (GTP_LUT4)
                                   net (fanout=64)       1.099      11.446         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_5[0]/I2 (GTP_LUT3)
                                   td                    0.185      11.631 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_5[0]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      12.184         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb5 [0]
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_1/I1 (GTP_LUT5CARRY)
                                   td                    0.233      12.417 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.417         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10052
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.447 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.447         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10053
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.477 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.477         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10054
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.507 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.507         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10055
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.537 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.537         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10056
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.567 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.567         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10057
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.597 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.597         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10058
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.627 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.627         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10059
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.657 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.657         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10060
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.687 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.687         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10061
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.717 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.717         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10062
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.747 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.747         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10063
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.777 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.777         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10064
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.807 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.807         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10065
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.837 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.837         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10066
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.867 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.867         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10067
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.897 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.897         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10068
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.927 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.927         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10069
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.957 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.957         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10070
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.987 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.987         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10071
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.017 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.017         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10072
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.047 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.047         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10073
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.077 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.077         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10074
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.107 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.107         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10075
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.137 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.137         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10076
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.167 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.167         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10077
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.197 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.197         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10078
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.227 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.227         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10079
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.257 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.257         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10080
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.493 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_30/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      13.957         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [29]
                                                                                   u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_2[29]_1/I1 (GTP_LUT2)
                                   td                    0.185      14.142 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_2[29]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      14.142         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737 [29]
                                                                           r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[29]/D (GTP_DFF_RE)

 Data arrival time                                                  14.142         Logic Levels: 37 
                                                                                   Logic: 3.111ns(36.420%), Route: 5.431ns(63.580%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 rgmii_rxc                                               0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000    1000.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    1002.391         nt_rgmii_rxc     
                                                                                   u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.940 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.404         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.404 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2371)     2.196    1005.600         udp_clk          
                                                                           r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[29]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    1005.600                          
 clock uncertainty                                      -0.050    1005.550                          

 Setup time                                              0.034    1005.584                          

 Data required time                                               1005.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.584                          
 Data arrival time                                                  14.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.442                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_wr_char/ddr_rstn_1d/CLK (GTP_DFF)
Endpoint    : fram_buf/u_wr_char/ddr_rstn_2d/D (GTP_DFF)
Path Group  : video_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2371)     2.196       5.600         udp_clk          
                                                                           r       fram_buf/u_wr_char/ddr_rstn_1d/CLK (GTP_DFF)

                                   tco                   0.323       5.923 f       fram_buf/u_wr_char/ddr_rstn_1d/Q (GTP_DFF)
                                   net (fanout=1)        0.464       6.387         fram_buf/u_wr_char/ddr_rstn_1d
                                                                           f       fram_buf/u_wr_char/ddr_rstn_2d/D (GTP_DFF)

 Data arrival time                                                   6.387         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2371)     2.196       5.600         udp_clk          
                                                                           r       fram_buf/u_wr_char/ddr_rstn_2d/CLK (GTP_DFF)
 clock pessimism                                         0.000       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Hold time                                               0.047       5.647                          

 Data required time                                                  5.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.647                          
 Data arrival time                                                   6.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : video_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2371)     2.196       5.600         udp_clk          
                                                                           r       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       5.923 f       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       6.387         fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr1 [0]
                                                                           f       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   6.387         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2371)     2.196       5.600         udp_clk          
                                                                           r       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Hold time                                               0.047       5.647                          

 Data required time                                                  5.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.647                          
 Data arrival time                                                   6.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : video_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2371)     2.196       5.600         udp_clk          
                                                                           r       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       5.923 f       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       6.387         fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   6.387         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2371)     2.196       5.600         udp_clk          
                                                                           r       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Hold time                                               0.047       5.647                          

 Data required time                                                  5.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.647                          
 Data arrival time                                                   6.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rwptr2[11]/CLK (GTP_DFF_C)
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rd_water_level[11]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.266
  Launch Clock Delay      :  6.266
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.728 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=30)       0.745       3.473         clk_1080p        
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I0 (GTP_LUT3)
                                   td                    0.250       3.723 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     2.543       6.266         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rwptr2[11]/CLK (GTP_DFF_C)

                                   tco                   0.329       6.595 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rwptr2[11]/Q (GTP_DFF_C)
                                   net (fanout=19)       0.841       7.436         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rwptr2 [11]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N106_12/I3 (GTP_LUT4)
                                   td                    0.247       7.683 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N106_12/Z (GTP_LUT4)
                                   net (fanout=10)       0.758       8.441         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rwptr [8]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N106_18/I4 (GTP_LUT5)
                                   td                    0.185       8.626 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N106_18/Z (GTP_LUT5)
                                   net (fanout=11)       0.771       9.397         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rwptr [4]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N106_22/I3 (GTP_LUT4)
                                   td                    0.185       9.582 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N106_22/Z (GTP_LUT4)
                                   net (fanout=4)        0.641      10.223         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rwptr [1]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_2/I3 (GTP_LUT5CARRY)
                                   td                    0.363      10.586 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.586         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [2]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.616 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.616         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [3]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.646 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.646         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [4]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.676 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.676         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [5]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.706 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.706         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [6]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.736 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.736         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [7]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.766 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.766         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [8]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.796 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.796         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [9]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.826 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.826         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [10]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.856 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.856         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [11]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.092 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_12/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      11.556         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/nb6 [11]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_6[11]/I0 (GTP_LUT5)
                                   td                    0.243      11.799 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_6[11]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      11.799         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328 [11]
                                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rd_water_level[11]/D (GTP_DFF_C)

 Data arrival time                                                  11.799         Logic Levels: 15 
                                                                                   Logic: 2.058ns(37.195%), Route: 3.475ns(62.805%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 sys_clk                                                 0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       7.346         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       8.557 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       9.976         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      10.074 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=30)       0.745      10.819         clk_1080p        
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I0 (GTP_LUT3)
                                   td                    0.250      11.069 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     2.543      13.612         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rd_water_level[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      13.612                          
 clock uncertainty                                      -0.150      13.462                          

 Setup time                                              0.034      13.496                          

 Data required time                                                 13.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.496                          
 Data arrival time                                                  11.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.697                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rwptr2[11]/CLK (GTP_DFF_C)
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rd_water_level[10]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.266
  Launch Clock Delay      :  6.266
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.728 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=30)       0.745       3.473         clk_1080p        
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I0 (GTP_LUT3)
                                   td                    0.250       3.723 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     2.543       6.266         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rwptr2[11]/CLK (GTP_DFF_C)

                                   tco                   0.329       6.595 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rwptr2[11]/Q (GTP_DFF_C)
                                   net (fanout=19)       0.841       7.436         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rwptr2 [11]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N106_12/I3 (GTP_LUT4)
                                   td                    0.247       7.683 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N106_12/Z (GTP_LUT4)
                                   net (fanout=10)       0.758       8.441         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rwptr [8]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N106_18/I4 (GTP_LUT5)
                                   td                    0.185       8.626 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N106_18/Z (GTP_LUT5)
                                   net (fanout=11)       0.771       9.397         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rwptr [4]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N106_22/I3 (GTP_LUT4)
                                   td                    0.185       9.582 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N106_22/Z (GTP_LUT4)
                                   net (fanout=4)        0.641      10.223         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rwptr [1]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_2/I3 (GTP_LUT5CARRY)
                                   td                    0.363      10.586 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.586         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [2]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.616 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.616         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [3]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.646 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.646         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [4]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.676 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.676         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [5]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.706 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.706         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [6]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.736 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.736         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [7]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.766 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.766         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [8]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.796 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.796         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [9]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.826 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.826         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [10]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.062 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      11.526         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/nb6 [10]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_6[10]/I0 (GTP_LUT5)
                                   td                    0.243      11.769 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_6[10]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      11.769         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328 [10]
                                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rd_water_level[10]/D (GTP_DFF_C)

 Data arrival time                                                  11.769         Logic Levels: 14 
                                                                                   Logic: 2.028ns(36.853%), Route: 3.475ns(63.147%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 sys_clk                                                 0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       7.346         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       8.557 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       9.976         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      10.074 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=30)       0.745      10.819         clk_1080p        
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I0 (GTP_LUT3)
                                   td                    0.250      11.069 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     2.543      13.612         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rd_water_level[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      13.612                          
 clock uncertainty                                      -0.150      13.462                          

 Setup time                                              0.034      13.496                          

 Data required time                                                 13.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.496                          
 Data arrival time                                                  11.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.727                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rwptr2[11]/CLK (GTP_DFF_C)
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rd_water_level[9]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.266
  Launch Clock Delay      :  6.266
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.728 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=30)       0.745       3.473         clk_1080p        
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I0 (GTP_LUT3)
                                   td                    0.250       3.723 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     2.543       6.266         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rwptr2[11]/CLK (GTP_DFF_C)

                                   tco                   0.329       6.595 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rwptr2[11]/Q (GTP_DFF_C)
                                   net (fanout=19)       0.841       7.436         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rwptr2 [11]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N106_12/I3 (GTP_LUT4)
                                   td                    0.247       7.683 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N106_12/Z (GTP_LUT4)
                                   net (fanout=10)       0.758       8.441         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rwptr [8]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N106_18/I4 (GTP_LUT5)
                                   td                    0.185       8.626 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N106_18/Z (GTP_LUT5)
                                   net (fanout=11)       0.771       9.397         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rwptr [4]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N106_22/I3 (GTP_LUT4)
                                   td                    0.185       9.582 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N106_22/Z (GTP_LUT4)
                                   net (fanout=4)        0.641      10.223         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rwptr [1]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_2/I3 (GTP_LUT5CARRY)
                                   td                    0.363      10.586 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.586         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [2]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.616 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.616         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [3]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.646 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.646         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [4]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.676 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.676         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [5]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.706 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.706         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [6]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.736 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.736         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [7]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.766 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.766         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [8]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.796 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.796         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.co [9]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.032 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7.fsub_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      11.496         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/nb6 [9]
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_6[9]/I0 (GTP_LUT5)
                                   td                    0.243      11.739 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_6[9]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      11.739         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328 [9]
                                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rd_water_level[9]/D (GTP_DFF_C)

 Data arrival time                                                  11.739         Logic Levels: 13 
                                                                                   Logic: 1.998ns(36.506%), Route: 3.475ns(63.494%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 sys_clk                                                 0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       7.346         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       8.557 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       9.976         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      10.074 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=30)       0.745      10.819         clk_1080p        
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I0 (GTP_LUT3)
                                   td                    0.250      11.069 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     2.543      13.612         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rd_water_level[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      13.612                          
 clock uncertainty                                      -0.150      13.462                          

 Setup time                                              0.034      13.496                          

 Data required time                                                 13.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.496                          
 Data arrival time                                                  11.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.757                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_12/video_active_d0/CLK (GTP_DFF_R)
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/img_de_1d/D (GTP_DFF)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.793  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.266
  Launch Clock Delay      :  3.473
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.728 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=30)       0.745       3.473         clk_1080p        
                                                                           r       u_color_bar_12/video_active_d0/CLK (GTP_DFF_R)

                                   tco                   0.323       3.796 f       u_color_bar_12/video_active_d0/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.260         de_1080p         
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N29/I1 (GTP_LUT3)
                                   td                    0.281       4.541 r       fram_buf/u_processor_inst/u_scale_ctr/N29/Z (GTP_LUT3)
                                   net (fanout=15)       0.000       4.541         fram_buf/u_processor_inst/u_scale_ctr/img_de
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/img_de_1d/D (GTP_DFF)

 Data arrival time                                                   4.541         Logic Levels: 1  
                                                                                   Logic: 0.604ns(56.554%), Route: 0.464ns(43.446%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.728 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=30)       0.745       3.473         clk_1080p        
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I0 (GTP_LUT3)
                                   td                    0.250       3.723 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     2.543       6.266         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/img_de_1d/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.266                          
 clock uncertainty                                       0.000       6.266                          

 Hold time                                               0.039       6.305                          

 Data required time                                                  6.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.305                          
 Data arrival time                                                   4.541                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.764                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_12/vs_reg_d0/CLK (GTP_DFF_R)
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/img_hs_1d/D (GTP_DFF)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.793  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.266
  Launch Clock Delay      :  3.473
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.728 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=30)       0.745       3.473         clk_1080p        
                                                                           r       u_color_bar_12/vs_reg_d0/CLK (GTP_DFF_R)

                                   tco                   0.323       3.796 f       u_color_bar_12/vs_reg_d0/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.401         vs_1080p         
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N43/I1 (GTP_LUT3)
                                   td                    0.281       4.682 r       fram_buf/u_processor_inst/u_scale_ctr/N43/Z (GTP_LUT3)
                                   net (fanout=2)        0.000       4.682         fram_buf/u_processor_inst/u_scale_ctr/img_hs
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/img_hs_1d/D (GTP_DFF)

 Data arrival time                                                   4.682         Logic Levels: 1  
                                                                                   Logic: 0.604ns(49.959%), Route: 0.605ns(50.041%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.728 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=30)       0.745       3.473         clk_1080p        
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I0 (GTP_LUT3)
                                   td                    0.250       3.723 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     2.543       6.266         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/img_hs_1d/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.266                          
 clock uncertainty                                       0.000       6.266                          

 Hold time                                               0.039       6.305                          

 Data required time                                                  6.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.305                          
 Data arrival time                                                   4.682                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.623                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_12/video_active_d0/CLK (GTP_DFF_R)
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/fifo_en/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.793  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.266
  Launch Clock Delay      :  3.473
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.728 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=30)       0.745       3.473         clk_1080p        
                                                                           r       u_color_bar_12/video_active_d0/CLK (GTP_DFF_R)

                                   tco                   0.323       3.796 f       u_color_bar_12/video_active_d0/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.260         de_1080p         
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N29/I1 (GTP_LUT3)
                                   td                    0.281       4.541 r       fram_buf/u_processor_inst/u_scale_ctr/N29/Z (GTP_LUT3)
                                   net (fanout=15)       0.693       5.234         fram_buf/u_processor_inst/u_scale_ctr/img_de
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/N188_5/I4 (GTP_LUT5)
                                   td                    0.172       5.406 f       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/N188_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.406         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/N188
                                                                           f       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/fifo_en/D (GTP_DFF_R)

 Data arrival time                                                   5.406         Logic Levels: 2  
                                                                                   Logic: 0.776ns(40.145%), Route: 1.157ns(59.855%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.728 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=30)       0.745       3.473         clk_1080p        
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I0 (GTP_LUT3)
                                   td                    0.250       3.723 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     2.543       6.266         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/fifo_en/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       6.266                          
 clock uncertainty                                       0.000       6.266                          

 Hold time                                               0.047       6.313                          

 Data required time                                                  6.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.313                          
 Data arrival time                                                   5.406                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.907                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/ddr_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1687)     2.337       7.081         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   7.081         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.341%), Route: 2.337ns(87.659%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.742                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/ddr_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1687)     2.337       7.081         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   7.081         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.341%), Route: 2.337ns(87.659%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.742                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/ddr_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1687)     2.337       7.081         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   7.081         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.341%), Route: 2.337ns(87.659%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.742                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTB (GTP_DRM9K)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5347)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_C)
                                   net (fanout=34)       1.244       8.484         ddr_init_done    
                                                                                   fram_buf/u_processor_inst/N139/I1 (GTP_LUT4)
                                   td                    0.234       8.718 f       fram_buf/u_processor_inst/N139/Z (GTP_LUT4)
                                   net (fanout=20)       0.847       9.565         fram_buf/u_processor_inst/N139
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/N10/I2 (GTP_LUT3)
                                   td                    0.185       9.750 r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/N10/Z (GTP_LUT3)
                                   net (fanout=59)       1.373      11.123         fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/rd_rst
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTB (GTP_DRM9K)

 Data arrival time                                                  11.123         Logic Levels: 2  
                                                                                   Logic: 0.748ns(17.759%), Route: 3.464ns(82.241%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5347)     3.146      16.911         core_clk         
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.122      16.439                          

 Data required time                                                 16.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.439                          
 Data arrival time                                                  11.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/RSTB (GTP_DRM9K)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5347)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_C)
                                   net (fanout=34)       1.244       8.484         ddr_init_done    
                                                                                   fram_buf/u_processor_inst/N139/I1 (GTP_LUT4)
                                   td                    0.234       8.718 f       fram_buf/u_processor_inst/N139/Z (GTP_LUT4)
                                   net (fanout=20)       0.847       9.565         fram_buf/u_processor_inst/N139
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/N10/I2 (GTP_LUT3)
                                   td                    0.185       9.750 r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/N10/Z (GTP_LUT3)
                                   net (fanout=59)       1.373      11.123         fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/rd_rst
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/RSTB (GTP_DRM9K)

 Data arrival time                                                  11.123         Logic Levels: 2  
                                                                                   Logic: 0.748ns(17.759%), Route: 3.464ns(82.241%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5347)     3.146      16.911         core_clk         
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.122      16.439                          

 Data required time                                                 16.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.439                          
 Data arrival time                                                  11.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/RSTB (GTP_DRM9K)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5347)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_C)
                                   net (fanout=34)       1.244       8.484         ddr_init_done    
                                                                                   fram_buf/u_processor_inst/N139/I1 (GTP_LUT4)
                                   td                    0.234       8.718 f       fram_buf/u_processor_inst/N139/Z (GTP_LUT4)
                                   net (fanout=20)       0.847       9.565         fram_buf/u_processor_inst/N139
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/N10/I2 (GTP_LUT3)
                                   td                    0.185       9.750 r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/N10/Z (GTP_LUT3)
                                   net (fanout=59)       1.373      11.123         fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/rd_rst
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/RSTB (GTP_DRM9K)

 Data arrival time                                                  11.123         Logic Levels: 2  
                                                                                   Logic: 0.748ns(17.759%), Route: 3.464ns(82.241%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5347)     3.146      16.911         core_clk         
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.122      16.439                          

 Data required time                                                 16.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.439                          
 Data arrival time                                                  11.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5347)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5347)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5347)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5347)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5347)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5347)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos1_clk_i      
                                                                           r       fram_buf/wr_buf_cmos1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.865 r       fram_buf/wr_buf_cmos1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=2)        0.553       7.418         fram_buf/wr_buf_cmos1/ddr_rstn_2d
                                                                                   fram_buf/wr_buf_cmos1/N3/I0 (GTP_LUT3)
                                   td                    0.217       7.635 r       fram_buf/wr_buf_cmos1/N3/Z (GTP_LUT3)
                                   net (fanout=60)       1.373       9.008         fram_buf/wr_buf_cmos1/wr_rst
                                                                           r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   9.008         Logic Levels: 1  
                                                                                   Logic: 0.546ns(22.087%), Route: 1.926ns(77.913%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146      30.336         cmos1_clk_i      
                                                                           r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Recovery time                                          -0.118      29.968                          

 Data required time                                                 29.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.968                          
 Data arrival time                                                   9.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.960                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos1_clk_i      
                                                                           r       fram_buf/wr_buf_cmos1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.865 r       fram_buf/wr_buf_cmos1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=2)        0.553       7.418         fram_buf/wr_buf_cmos1/ddr_rstn_2d
                                                                                   fram_buf/wr_buf_cmos1/N3/I0 (GTP_LUT3)
                                   td                    0.217       7.635 r       fram_buf/wr_buf_cmos1/N3/Z (GTP_LUT3)
                                   net (fanout=60)       1.373       9.008         fram_buf/wr_buf_cmos1/wr_rst
                                                                           r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   9.008         Logic Levels: 1  
                                                                                   Logic: 0.546ns(22.087%), Route: 1.926ns(77.913%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146      30.336         cmos1_clk_i      
                                                                           r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Recovery time                                          -0.118      29.968                          

 Data required time                                                 29.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.968                          
 Data arrival time                                                   9.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.960                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos1_clk_i      
                                                                           r       fram_buf/wr_buf_cmos1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.865 r       fram_buf/wr_buf_cmos1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=2)        0.553       7.418         fram_buf/wr_buf_cmos1/ddr_rstn_2d
                                                                                   fram_buf/wr_buf_cmos1/N3/I0 (GTP_LUT3)
                                   td                    0.217       7.635 r       fram_buf/wr_buf_cmos1/N3/Z (GTP_LUT3)
                                   net (fanout=60)       1.373       9.008         fram_buf/wr_buf_cmos1/wr_rst
                                                                           r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   9.008         Logic Levels: 1  
                                                                                   Logic: 0.546ns(22.087%), Route: 1.926ns(77.913%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146      30.336         cmos1_clk_i      
                                                                           r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Recovery time                                          -0.118      29.968                          

 Data required time                                                 29.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.968                          
 Data arrival time                                                   9.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.960                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos1_clk_i      
                                                                           r       fram_buf/wr_buf_cmos1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       fram_buf/wr_buf_cmos1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=2)        0.553       7.412         fram_buf/wr_buf_cmos1/ddr_rstn_2d
                                                                                   fram_buf/wr_buf_cmos1/N3/I0 (GTP_LUT3)
                                   td                    0.215       7.627 f       fram_buf/wr_buf_cmos1/N3/Z (GTP_LUT3)
                                   net (fanout=60)       0.859       8.486         fram_buf/wr_buf_cmos1/wr_rst
                                                                           f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   8.486         Logic Levels: 1  
                                                                                   Logic: 0.538ns(27.590%), Route: 1.412ns(72.410%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos1_clk_i      
                                                                           r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Removal time                                           -0.251       6.485                          

 Data required time                                                  6.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.485                          
 Data arrival time                                                   8.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.001                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos1_clk_i      
                                                                           r       fram_buf/wr_buf_cmos1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       fram_buf/wr_buf_cmos1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=2)        0.553       7.412         fram_buf/wr_buf_cmos1/ddr_rstn_2d
                                                                                   fram_buf/wr_buf_cmos1/N3/I0 (GTP_LUT3)
                                   td                    0.215       7.627 f       fram_buf/wr_buf_cmos1/N3/Z (GTP_LUT3)
                                   net (fanout=60)       0.859       8.486         fram_buf/wr_buf_cmos1/wr_rst
                                                                           f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.486         Logic Levels: 1  
                                                                                   Logic: 0.538ns(27.590%), Route: 1.412ns(72.410%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos1_clk_i      
                                                                           r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Removal time                                           -0.251       6.485                          

 Data required time                                                  6.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.485                          
 Data arrival time                                                   8.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.001                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos1_clk_i      
                                                                           r       fram_buf/wr_buf_cmos1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       fram_buf/wr_buf_cmos1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=2)        0.553       7.412         fram_buf/wr_buf_cmos1/ddr_rstn_2d
                                                                                   fram_buf/wr_buf_cmos1/N3/I0 (GTP_LUT3)
                                   td                    0.215       7.627 f       fram_buf/wr_buf_cmos1/N3/Z (GTP_LUT3)
                                   net (fanout=60)       0.859       8.486         fram_buf/wr_buf_cmos1/wr_rst
                                                                           f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   8.486         Logic Levels: 1  
                                                                                   Logic: 0.538ns(27.590%), Route: 1.412ns(72.410%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos1_clk_i      
                                                                           r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Removal time                                           -0.251       6.485                          

 Data required time                                                  6.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.485                          
 Data arrival time                                                   8.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.001                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos2_clk_i      
                                                                           r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.865 r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=2)        0.553       7.418         fram_buf/wr_buf_cmos2/ddr_rstn_2d
                                                                                   fram_buf/wr_buf_cmos2/N3/I0 (GTP_LUT3)
                                   td                    0.217       7.635 r       fram_buf/wr_buf_cmos2/N3/Z (GTP_LUT3)
                                   net (fanout=60)       1.373       9.008         fram_buf/wr_buf_cmos2/wr_rst
                                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   9.008         Logic Levels: 1  
                                                                                   Logic: 0.546ns(22.087%), Route: 1.926ns(77.913%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146      30.336         cmos2_clk_i      
                                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Recovery time                                          -0.118      29.968                          

 Data required time                                                 29.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.968                          
 Data arrival time                                                   9.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.960                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos2_clk_i      
                                                                           r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.865 r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=2)        0.553       7.418         fram_buf/wr_buf_cmos2/ddr_rstn_2d
                                                                                   fram_buf/wr_buf_cmos2/N3/I0 (GTP_LUT3)
                                   td                    0.217       7.635 r       fram_buf/wr_buf_cmos2/N3/Z (GTP_LUT3)
                                   net (fanout=60)       1.373       9.008         fram_buf/wr_buf_cmos2/wr_rst
                                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   9.008         Logic Levels: 1  
                                                                                   Logic: 0.546ns(22.087%), Route: 1.926ns(77.913%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146      30.336         cmos2_clk_i      
                                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Recovery time                                          -0.118      29.968                          

 Data required time                                                 29.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.968                          
 Data arrival time                                                   9.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.960                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos2_clk_i      
                                                                           r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.865 r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=2)        0.553       7.418         fram_buf/wr_buf_cmos2/ddr_rstn_2d
                                                                                   fram_buf/wr_buf_cmos2/N3/I0 (GTP_LUT3)
                                   td                    0.217       7.635 r       fram_buf/wr_buf_cmos2/N3/Z (GTP_LUT3)
                                   net (fanout=60)       1.373       9.008         fram_buf/wr_buf_cmos2/wr_rst
                                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   9.008         Logic Levels: 1  
                                                                                   Logic: 0.546ns(22.087%), Route: 1.926ns(77.913%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146      30.336         cmos2_clk_i      
                                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Recovery time                                          -0.118      29.968                          

 Data required time                                                 29.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.968                          
 Data arrival time                                                   9.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.960                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos2_clk_i      
                                                                           r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       fram_buf/wr_buf_cmos2/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=2)        0.553       7.412         fram_buf/wr_buf_cmos2/ddr_rstn_2d
                                                                                   fram_buf/wr_buf_cmos2/N3/I0 (GTP_LUT3)
                                   td                    0.215       7.627 f       fram_buf/wr_buf_cmos2/N3/Z (GTP_LUT3)
                                   net (fanout=60)       0.859       8.486         fram_buf/wr_buf_cmos2/wr_rst
                                                                           f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   8.486         Logic Levels: 1  
                                                                                   Logic: 0.538ns(27.590%), Route: 1.412ns(72.410%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos2_clk_i      
                                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Removal time                                           -0.251       6.485                          

 Data required time                                                  6.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.485                          
 Data arrival time                                                   8.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.001                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos2_clk_i      
                                                                           r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       fram_buf/wr_buf_cmos2/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=2)        0.553       7.412         fram_buf/wr_buf_cmos2/ddr_rstn_2d
                                                                                   fram_buf/wr_buf_cmos2/N3/I0 (GTP_LUT3)
                                   td                    0.215       7.627 f       fram_buf/wr_buf_cmos2/N3/Z (GTP_LUT3)
                                   net (fanout=60)       0.859       8.486         fram_buf/wr_buf_cmos2/wr_rst
                                                                           f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.486         Logic Levels: 1  
                                                                                   Logic: 0.538ns(27.590%), Route: 1.412ns(72.410%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos2_clk_i      
                                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Removal time                                           -0.251       6.485                          

 Data required time                                                  6.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.485                          
 Data arrival time                                                   8.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.001                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos2_clk_i      
                                                                           r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       fram_buf/wr_buf_cmos2/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=2)        0.553       7.412         fram_buf/wr_buf_cmos2/ddr_rstn_2d
                                                                                   fram_buf/wr_buf_cmos2/N3/I0 (GTP_LUT3)
                                   td                    0.215       7.627 f       fram_buf/wr_buf_cmos2/N3/Z (GTP_LUT3)
                                   net (fanout=60)       0.859       8.486         fram_buf/wr_buf_cmos2/wr_rst
                                                                           f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   8.486         Logic Levels: 1  
                                                                                   Logic: 0.538ns(27.590%), Route: 1.412ns(72.410%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=137)      3.146       6.536         cmos2_clk_i      
                                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Removal time                                           -0.251       6.485                          

 Data required time                                                  6.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.485                          
 Data arrival time                                                   8.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.001                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/CLK (GTP_DFF)
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.824  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.776
  Launch Clock Delay      :  7.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.724 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.052       4.776         clk_720p         
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I1 (GTP_LUT3)
                                   td                    0.281       5.057 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     2.543       7.600         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/CLK (GTP_DFF)

                                   tco                   0.329       7.929 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/Q (GTP_DFF)
                                   net (fanout=5)        0.605       8.534         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/I3 (GTP_LUT5)
                                   td                    0.263       8.797 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/Z (GTP_LUT5)
                                   net (fanout=501)      1.500      10.297         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
                                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                  10.297         Logic Levels: 1  
                                                                                   Logic: 0.592ns(21.950%), Route: 2.105ns(78.050%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 sys_clk                                                 0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.000      14.814         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.025 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419      17.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      17.538 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.052      19.590         clk_720p         
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      19.590                          
 clock uncertainty                                      -0.150      19.440                          

 Recovery time                                          -0.542      18.898                          

 Data required time                                                 18.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.898                          
 Data arrival time                                                  10.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.601                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/CLK (GTP_DFF)
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.824  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.776
  Launch Clock Delay      :  7.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.724 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.052       4.776         clk_720p         
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I1 (GTP_LUT3)
                                   td                    0.281       5.057 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     2.543       7.600         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/CLK (GTP_DFF)

                                   tco                   0.329       7.929 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/Q (GTP_DFF)
                                   net (fanout=5)        0.605       8.534         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/I3 (GTP_LUT5)
                                   td                    0.263       8.797 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/Z (GTP_LUT5)
                                   net (fanout=501)      1.500      10.297         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
                                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                  10.297         Logic Levels: 1  
                                                                                   Logic: 0.592ns(21.950%), Route: 2.105ns(78.050%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 sys_clk                                                 0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.000      14.814         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.025 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419      17.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      17.538 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.052      19.590         clk_720p         
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      19.590                          
 clock uncertainty                                      -0.150      19.440                          

 Recovery time                                          -0.542      18.898                          

 Data required time                                                 18.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.898                          
 Data arrival time                                                  10.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.601                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/CLK (GTP_DFF)
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.824  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.776
  Launch Clock Delay      :  7.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.724 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.052       4.776         clk_720p         
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I1 (GTP_LUT3)
                                   td                    0.281       5.057 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     2.543       7.600         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/CLK (GTP_DFF)

                                   tco                   0.329       7.929 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/Q (GTP_DFF)
                                   net (fanout=5)        0.605       8.534         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/I3 (GTP_LUT5)
                                   td                    0.263       8.797 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/Z (GTP_LUT5)
                                   net (fanout=501)      1.500      10.297         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
                                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                  10.297         Logic Levels: 1  
                                                                                   Logic: 0.592ns(21.950%), Route: 2.105ns(78.050%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 sys_clk                                                 0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.000      14.814         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.025 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419      17.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      17.538 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.052      19.590         clk_720p         
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      19.590                          
 clock uncertainty                                      -0.150      19.440                          

 Recovery time                                          -0.542      18.898                          

 Data required time                                                 18.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.898                          
 Data arrival time                                                  10.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.601                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_11/vs_reg_d0/CLK (GTP_DFF_R)
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.338  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.114
  Launch Clock Delay      :  4.776
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.724 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.052       4.776         clk_720p         
                                                                           r       u_color_bar_11/vs_reg_d0/CLK (GTP_DFF_R)

                                   tco                   0.323       5.099 f       u_color_bar_11/vs_reg_d0/Q (GTP_DFF_R)
                                   net (fanout=366)      1.838       6.937         vs_720p          
                                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.937         Logic Levels: 0  
                                                                                   Logic: 0.323ns(14.947%), Route: 1.838ns(85.053%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.724 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.052       4.776         clk_720p         
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I1 (GTP_LUT3)
                                   td                    0.281       5.057 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     3.057       8.114         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       8.114                          
 clock uncertainty                                       0.000       8.114                          

 Removal time                                           -0.026       8.088                          

 Data required time                                                  8.088                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.088                          
 Data arrival time                                                   6.937                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.151                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_11/vs_reg_d0/CLK (GTP_DFF_R)
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.338  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.114
  Launch Clock Delay      :  4.776
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.724 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.052       4.776         clk_720p         
                                                                           r       u_color_bar_11/vs_reg_d0/CLK (GTP_DFF_R)

                                   tco                   0.323       5.099 f       u_color_bar_11/vs_reg_d0/Q (GTP_DFF_R)
                                   net (fanout=366)      1.838       6.937         vs_720p          
                                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.937         Logic Levels: 0  
                                                                                   Logic: 0.323ns(14.947%), Route: 1.838ns(85.053%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.724 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.052       4.776         clk_720p         
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I1 (GTP_LUT3)
                                   td                    0.281       5.057 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     3.057       8.114         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       8.114                          
 clock uncertainty                                       0.000       8.114                          

 Removal time                                           -0.026       8.088                          

 Data required time                                                  8.088                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.088                          
 Data arrival time                                                   6.937                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.151                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_11/vs_reg_d0/CLK (GTP_DFF_R)
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.338  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.114
  Launch Clock Delay      :  4.776
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.724 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.052       4.776         clk_720p         
                                                                           r       u_color_bar_11/vs_reg_d0/CLK (GTP_DFF_R)

                                   tco                   0.323       5.099 f       u_color_bar_11/vs_reg_d0/Q (GTP_DFF_R)
                                   net (fanout=366)      1.838       6.937         vs_720p          
                                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.937         Logic Levels: 0  
                                                                                   Logic: 0.323ns(14.947%), Route: 1.838ns(85.053%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.724 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.052       4.776         clk_720p         
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I1 (GTP_LUT3)
                                   td                    0.281       5.057 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     3.057       8.114         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       8.114                          
 clock uncertainty                                       0.000       8.114                          

 Removal time                                           -0.026       8.088                          

 Data required time                                                  8.088                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.088                          
 Data arrival time                                                   6.937                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.151                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[11]/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.838
  Launch Clock Delay      :  3.838
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.719 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=257)      1.119       3.838         cfg_clk          
                                                                           r       rstn_1ms[11]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.167 r       rstn_1ms[11]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       4.720         rstn_1ms[11]     
                                                                                   N149_10/I0 (GTP_LUT4)
                                   td                    0.290       5.010 f       N149_10/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       5.563         _N86963          
                                                                                   ms72xx_ctl/N0/I0 (GTP_LUT5)
                                   td                    0.279       5.842 f       ms72xx_ctl/N0/Z (GTP_LUT5)
                                   net (fanout=4)        0.553       6.395         ms72xx_ctl/N0    
                                                                           f       ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   6.395         Logic Levels: 2  
                                                                                   Logic: 0.898ns(35.119%), Route: 1.659ns(64.881%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419     102.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     102.719 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=257)      1.119     103.838         cfg_clk          
                                                                           r       ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     103.838                          
 clock uncertainty                                      -0.150     103.688                          

 Recovery time                                          -0.542     103.146                          

 Data required time                                                103.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.146                          
 Data arrival time                                                   6.395                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.751                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.838
  Launch Clock Delay      :  3.838
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.719 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=257)      1.119       3.838         cfg_clk          
                                                                           r       rstn_1ms[13]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.161 f       rstn_1ms[13]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.766         rstn_1ms[13]     
                                                                                   ms72xx_ctl/N0/I2 (GTP_LUT5)
                                   td                    0.433       5.199 f       ms72xx_ctl/N0/Z (GTP_LUT5)
                                   net (fanout=4)        0.553       5.752         ms72xx_ctl/N0    
                                                                           f       ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   5.752         Logic Levels: 1  
                                                                                   Logic: 0.756ns(39.498%), Route: 1.158ns(60.502%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.719 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=257)      1.119       3.838         cfg_clk          
                                                                           r       ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.838                          
 clock uncertainty                                       0.000       3.838                          

 Removal time                                           -0.251       3.587                          

 Data required time                                                  3.587                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.587                          
 Data arrival time                                                   5.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.165                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : video_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=89)       3.204       4.415         nt_pixclk_in     
                                                                           r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.641       5.385         fram_buf/wr_buf_hdmi_in/ddr_rstn_2d
                                                                                   fram_buf/wr_buf_hdmi_in/N3/I0 (GTP_LUT3)
                                   td                    0.217       5.602 r       fram_buf/wr_buf_hdmi_in/N3/Z (GTP_LUT3)
                                   net (fanout=60)       1.373       6.975         fram_buf/wr_buf_hdmi_in/wr_rst
                                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   6.975         Logic Levels: 1  
                                                                                   Logic: 0.546ns(21.328%), Route: 2.014ns(78.672%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=89)       3.204    1004.415         nt_pixclk_in     
                                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.118    1004.247                          

 Data required time                                               1004.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.247                          
 Data arrival time                                                   6.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.272                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : video_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=89)       3.204       4.415         nt_pixclk_in     
                                                                           r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.641       5.385         fram_buf/wr_buf_hdmi_in/ddr_rstn_2d
                                                                                   fram_buf/wr_buf_hdmi_in/N3/I0 (GTP_LUT3)
                                   td                    0.217       5.602 r       fram_buf/wr_buf_hdmi_in/N3/Z (GTP_LUT3)
                                   net (fanout=60)       1.373       6.975         fram_buf/wr_buf_hdmi_in/wr_rst
                                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   6.975         Logic Levels: 1  
                                                                                   Logic: 0.546ns(21.328%), Route: 2.014ns(78.672%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=89)       3.204    1004.415         nt_pixclk_in     
                                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.118    1004.247                          

 Data required time                                               1004.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.247                          
 Data arrival time                                                   6.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.272                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : video_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=89)       3.204       4.415         nt_pixclk_in     
                                                                           r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.641       5.385         fram_buf/wr_buf_hdmi_in/ddr_rstn_2d
                                                                                   fram_buf/wr_buf_hdmi_in/N3/I0 (GTP_LUT3)
                                   td                    0.217       5.602 r       fram_buf/wr_buf_hdmi_in/N3/Z (GTP_LUT3)
                                   net (fanout=60)       1.373       6.975         fram_buf/wr_buf_hdmi_in/wr_rst
                                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   6.975         Logic Levels: 1  
                                                                                   Logic: 0.546ns(21.328%), Route: 2.014ns(78.672%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=89)       3.204    1004.415         nt_pixclk_in     
                                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.118    1004.247                          

 Data required time                                               1004.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.247                          
 Data arrival time                                                   6.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.272                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : video_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=89)       3.204       4.415         nt_pixclk_in     
                                                                           r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.641       5.379         fram_buf/wr_buf_hdmi_in/ddr_rstn_2d
                                                                                   fram_buf/wr_buf_hdmi_in/N3/I0 (GTP_LUT3)
                                   td                    0.215       5.594 f       fram_buf/wr_buf_hdmi_in/N3/Z (GTP_LUT3)
                                   net (fanout=60)       0.859       6.453         fram_buf/wr_buf_hdmi_in/wr_rst
                                                                           f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   6.453         Logic Levels: 1  
                                                                                   Logic: 0.538ns(26.398%), Route: 1.500ns(73.602%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=89)       3.204       4.415         nt_pixclk_in     
                                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.289                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : video_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=89)       3.204       4.415         nt_pixclk_in     
                                                                           r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.641       5.379         fram_buf/wr_buf_hdmi_in/ddr_rstn_2d
                                                                                   fram_buf/wr_buf_hdmi_in/N3/I0 (GTP_LUT3)
                                   td                    0.215       5.594 f       fram_buf/wr_buf_hdmi_in/N3/Z (GTP_LUT3)
                                   net (fanout=60)       0.859       6.453         fram_buf/wr_buf_hdmi_in/wr_rst
                                                                           f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.453         Logic Levels: 1  
                                                                                   Logic: 0.538ns(26.398%), Route: 1.500ns(73.602%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=89)       3.204       4.415         nt_pixclk_in     
                                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.289                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : video_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=89)       3.204       4.415         nt_pixclk_in     
                                                                           r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.641       5.379         fram_buf/wr_buf_hdmi_in/ddr_rstn_2d
                                                                                   fram_buf/wr_buf_hdmi_in/N3/I0 (GTP_LUT3)
                                   td                    0.215       5.594 f       fram_buf/wr_buf_hdmi_in/N3/Z (GTP_LUT3)
                                   net (fanout=60)       0.859       6.453         fram_buf/wr_buf_hdmi_in/wr_rst
                                                                           f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.453         Logic Levels: 1  
                                                                                   Logic: 0.538ns(26.398%), Route: 1.500ns(73.602%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=89)       3.204       4.415         nt_pixclk_in     
                                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.289                          
====================================================================================================

====================================================================================================

Startpoint  : udp_databus_inst/udp_vs/CLK (GTP_DFF_R)
Endpoint    : fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : video_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2371)     2.196       5.600         udp_clk          
                                                                           r       udp_databus_inst/udp_vs/CLK (GTP_DFF_R)

                                   tco                   0.329       5.929 r       udp_databus_inst/udp_vs/Q (GTP_DFF_R)
                                   net (fanout=143)      1.043       6.972         udp_vs           
                                                                                   fram_buf/wr_buf_udp_in/N3/I2 (GTP_LUT3)
                                   td                    0.185       7.157 r       fram_buf/wr_buf_udp_in/N3/Z (GTP_LUT3)
                                   net (fanout=60)       1.373       8.530         fram_buf/wr_buf_udp_in/wr_rst
                                                                           r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   8.530         Logic Levels: 1  
                                                                                   Logic: 0.514ns(17.543%), Route: 2.416ns(82.457%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 rgmii_rxc                                               0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000    1000.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    1002.391         nt_rgmii_rxc     
                                                                                   u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.940 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.404         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.404 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2371)     2.196    1005.600         udp_clk          
                                                                           r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000    1005.600                          
 clock uncertainty                                      -0.050    1005.550                          

 Recovery time                                          -0.118    1005.432                          

 Data required time                                               1005.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.432                          
 Data arrival time                                                   8.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.902                          
====================================================================================================

====================================================================================================

Startpoint  : udp_databus_inst/udp_vs/CLK (GTP_DFF_R)
Endpoint    : fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : video_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2371)     2.196       5.600         udp_clk          
                                                                           r       udp_databus_inst/udp_vs/CLK (GTP_DFF_R)

                                   tco                   0.329       5.929 r       udp_databus_inst/udp_vs/Q (GTP_DFF_R)
                                   net (fanout=143)      1.043       6.972         udp_vs           
                                                                                   fram_buf/wr_buf_udp_in/N3/I2 (GTP_LUT3)
                                   td                    0.185       7.157 r       fram_buf/wr_buf_udp_in/N3/Z (GTP_LUT3)
                                   net (fanout=60)       1.373       8.530         fram_buf/wr_buf_udp_in/wr_rst
                                                                           r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   8.530         Logic Levels: 1  
                                                                                   Logic: 0.514ns(17.543%), Route: 2.416ns(82.457%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 rgmii_rxc                                               0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000    1000.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    1002.391         nt_rgmii_rxc     
                                                                                   u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.940 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.404         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.404 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2371)     2.196    1005.600         udp_clk          
                                                                           r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000    1005.600                          
 clock uncertainty                                      -0.050    1005.550                          

 Recovery time                                          -0.118    1005.432                          

 Data required time                                               1005.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.432                          
 Data arrival time                                                   8.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.902                          
====================================================================================================

====================================================================================================

Startpoint  : udp_databus_inst/udp_vs/CLK (GTP_DFF_R)
Endpoint    : fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : video_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2371)     2.196       5.600         udp_clk          
                                                                           r       udp_databus_inst/udp_vs/CLK (GTP_DFF_R)

                                   tco                   0.329       5.929 r       udp_databus_inst/udp_vs/Q (GTP_DFF_R)
                                   net (fanout=143)      1.043       6.972         udp_vs           
                                                                                   fram_buf/wr_buf_udp_in/N3/I2 (GTP_LUT3)
                                   td                    0.185       7.157 r       fram_buf/wr_buf_udp_in/N3/Z (GTP_LUT3)
                                   net (fanout=60)       1.373       8.530         fram_buf/wr_buf_udp_in/wr_rst
                                                                           r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   8.530         Logic Levels: 1  
                                                                                   Logic: 0.514ns(17.543%), Route: 2.416ns(82.457%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 rgmii_rxc                                               0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000    1000.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180    1002.391         nt_rgmii_rxc     
                                                                                   u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1002.940 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.404         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.404 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2371)     2.196    1005.600         udp_clk          
                                                                           r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000    1005.600                          
 clock uncertainty                                      -0.050    1005.550                          

 Recovery time                                          -0.118    1005.432                          

 Data required time                                               1005.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.432                          
 Data arrival time                                                   8.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.902                          
====================================================================================================

====================================================================================================

Startpoint  : udp_char_inst/udp_vs/CLK (GTP_DFF_R)
Endpoint    : udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : video_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2371)     2.196       5.600         udp_clk          
                                                                           r       udp_char_inst/udp_vs/CLK (GTP_DFF_R)

                                   tco                   0.323       5.923 f       udp_char_inst/udp_vs/Q (GTP_DFF_R)
                                   net (fanout=143)      1.043       6.966         udp_char_vs      
                                                                           f       udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   6.966         Logic Levels: 0  
                                                                                   Logic: 0.323ns(23.646%), Route: 1.043ns(76.354%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2371)     2.196       5.600         udp_clk          
                                                                           r       udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Removal time                                           -0.251       5.349                          

 Data required time                                                  5.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.349                          
 Data arrival time                                                   6.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.617                          
====================================================================================================

====================================================================================================

Startpoint  : udp_char_inst/udp_vs/CLK (GTP_DFF_R)
Endpoint    : udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : video_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2371)     2.196       5.600         udp_clk          
                                                                           r       udp_char_inst/udp_vs/CLK (GTP_DFF_R)

                                   tco                   0.323       5.923 f       udp_char_inst/udp_vs/Q (GTP_DFF_R)
                                   net (fanout=143)      1.043       6.966         udp_char_vs      
                                                                           f       udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   6.966         Logic Levels: 0  
                                                                                   Logic: 0.323ns(23.646%), Route: 1.043ns(76.354%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2371)     2.196       5.600         udp_clk          
                                                                           r       udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Removal time                                           -0.251       5.349                          

 Data required time                                                  5.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.349                          
 Data arrival time                                                   6.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.617                          
====================================================================================================

====================================================================================================

Startpoint  : udp_char_inst/udp_vs/CLK (GTP_DFF_R)
Endpoint    : udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : video_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2371)     2.196       5.600         udp_clk          
                                                                           r       udp_char_inst/udp_vs/CLK (GTP_DFF_R)

                                   tco                   0.323       5.923 f       udp_char_inst/udp_vs/Q (GTP_DFF_R)
                                   net (fanout=143)      1.043       6.966         udp_char_vs      
                                                                           f       udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.966         Logic Levels: 0  
                                                                                   Logic: 0.323ns(23.646%), Route: 1.043ns(76.354%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_rgmii_rxc     
                                                                                   u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
                                                                                   u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2371)     2.196       5.600         udp_clk          
                                                                           r       udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Removal time                                           -0.251       5.349                          

 Data required time                                                  5.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.349                          
 Data arrival time                                                   6.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.617                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/CLK (GTP_DFF)
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.266
  Launch Clock Delay      :  6.266
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.728 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=30)       0.745       3.473         clk_1080p        
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I0 (GTP_LUT3)
                                   td                    0.250       3.723 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     2.543       6.266         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/CLK (GTP_DFF)

                                   tco                   0.329       6.595 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/Q (GTP_DFF)
                                   net (fanout=5)        0.605       7.200         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/I3 (GTP_LUT5)
                                   td                    0.263       7.463 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/Z (GTP_LUT5)
                                   net (fanout=501)      1.500       8.963         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
                                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   8.963         Logic Levels: 1  
                                                                                   Logic: 0.592ns(21.950%), Route: 2.105ns(78.050%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 sys_clk                                                 0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       7.346         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       8.557 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       9.976         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      10.074 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=30)       0.745      10.819         clk_1080p        
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I0 (GTP_LUT3)
                                   td                    0.250      11.069 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     2.543      13.612         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      13.612                          
 clock uncertainty                                      -0.150      13.462                          

 Recovery time                                          -0.542      12.920                          

 Data required time                                                 12.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.920                          
 Data arrival time                                                   8.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.957                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/CLK (GTP_DFF)
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.266
  Launch Clock Delay      :  6.266
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.728 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=30)       0.745       3.473         clk_1080p        
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I0 (GTP_LUT3)
                                   td                    0.250       3.723 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     2.543       6.266         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/CLK (GTP_DFF)

                                   tco                   0.329       6.595 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/Q (GTP_DFF)
                                   net (fanout=5)        0.605       7.200         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/I3 (GTP_LUT5)
                                   td                    0.263       7.463 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/Z (GTP_LUT5)
                                   net (fanout=501)      1.500       8.963         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
                                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.963         Logic Levels: 1  
                                                                                   Logic: 0.592ns(21.950%), Route: 2.105ns(78.050%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 sys_clk                                                 0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       7.346         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       8.557 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       9.976         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      10.074 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=30)       0.745      10.819         clk_1080p        
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I0 (GTP_LUT3)
                                   td                    0.250      11.069 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     2.543      13.612         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.612                          
 clock uncertainty                                      -0.150      13.462                          

 Recovery time                                          -0.542      12.920                          

 Data required time                                                 12.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.920                          
 Data arrival time                                                   8.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.957                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/CLK (GTP_DFF)
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.266
  Launch Clock Delay      :  6.266
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.728 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=30)       0.745       3.473         clk_1080p        
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I0 (GTP_LUT3)
                                   td                    0.250       3.723 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     2.543       6.266         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/CLK (GTP_DFF)

                                   tco                   0.329       6.595 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/Q (GTP_DFF)
                                   net (fanout=5)        0.605       7.200         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/I3 (GTP_LUT5)
                                   td                    0.263       7.463 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/Z (GTP_LUT5)
                                   net (fanout=501)      1.500       8.963         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
                                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   8.963         Logic Levels: 1  
                                                                                   Logic: 0.592ns(21.950%), Route: 2.105ns(78.050%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 sys_clk                                                 0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       7.346         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       8.557 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       9.976         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      10.074 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=30)       0.745      10.819         clk_1080p        
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I0 (GTP_LUT3)
                                   td                    0.250      11.069 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     2.543      13.612         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.612                          
 clock uncertainty                                      -0.150      13.462                          

 Recovery time                                          -0.542      12.920                          

 Data required time                                                 12.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.920                          
 Data arrival time                                                   8.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.957                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_12/vs_reg_d0/CLK (GTP_DFF_R)
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.780
  Launch Clock Delay      :  3.473
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.728 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=30)       0.745       3.473         clk_1080p        
                                                                           r       u_color_bar_12/vs_reg_d0/CLK (GTP_DFF_R)

                                   tco                   0.323       3.796 f       u_color_bar_12/vs_reg_d0/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.401         vs_1080p         
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/N3/I3 (GTP_LUT5)
                                   td                    0.433       4.834 f       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/N3/Z (GTP_LUT5)
                                   net (fanout=129)      1.517       6.351         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/rd_rst
                                                                           f       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.351         Logic Levels: 1  
                                                                                   Logic: 0.756ns(26.268%), Route: 2.122ns(73.732%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.728 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=30)       0.745       3.473         clk_1080p        
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I0 (GTP_LUT3)
                                   td                    0.250       3.723 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     3.057       6.780         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       6.780                          
 clock uncertainty                                       0.000       6.780                          

 Removal time                                           -0.026       6.754                          

 Data required time                                                  6.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.754                          
 Data arrival time                                                   6.351                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.403                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_12/vs_reg_d0/CLK (GTP_DFF_R)
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.780
  Launch Clock Delay      :  3.473
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.728 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=30)       0.745       3.473         clk_1080p        
                                                                           r       u_color_bar_12/vs_reg_d0/CLK (GTP_DFF_R)

                                   tco                   0.323       3.796 f       u_color_bar_12/vs_reg_d0/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.401         vs_1080p         
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/N3/I3 (GTP_LUT5)
                                   td                    0.433       4.834 f       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/N3/Z (GTP_LUT5)
                                   net (fanout=129)      1.517       6.351         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/rd_rst
                                                                           f       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.351         Logic Levels: 1  
                                                                                   Logic: 0.756ns(26.268%), Route: 2.122ns(73.732%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.728 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=30)       0.745       3.473         clk_1080p        
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I0 (GTP_LUT3)
                                   td                    0.250       3.723 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     3.057       6.780         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       6.780                          
 clock uncertainty                                       0.000       6.780                          

 Removal time                                           -0.026       6.754                          

 Data required time                                                  6.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.754                          
 Data arrival time                                                   6.351                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.403                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_12/vs_reg_d0/CLK (GTP_DFF_R)
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.780
  Launch Clock Delay      :  3.473
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.728 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=30)       0.745       3.473         clk_1080p        
                                                                           r       u_color_bar_12/vs_reg_d0/CLK (GTP_DFF_R)

                                   tco                   0.323       3.796 f       u_color_bar_12/vs_reg_d0/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.401         vs_1080p         
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/N3/I3 (GTP_LUT5)
                                   td                    0.433       4.834 f       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/N3/Z (GTP_LUT5)
                                   net (fanout=129)      1.517       6.351         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/rd_rst
                                                                           f       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.351         Logic Levels: 1  
                                                                                   Logic: 0.756ns(26.268%), Route: 2.122ns(73.732%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.728 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=30)       0.745       3.473         clk_1080p        
                                                                                   fram_buf/u_processor_inst/u_scale_ctr/N15/I0 (GTP_LUT3)
                                   td                    0.250       3.723 r       fram_buf/u_processor_inst/u_scale_ctr/N15/Z (GTP_LUT3)
                                   net (fanout=1826)     3.057       6.780         fram_buf/u_processor_inst/u_scale_ctr/img_clk
                                                                           r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       6.780                          
 clock uncertainty                                       0.000       6.780                          

 Removal time                                           -0.026       6.754                          

 Data required time                                                  6.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.754                          
 Data arrival time                                                   6.351                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.403                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : r_out[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.724 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.566       5.290         clk_720p         
                                                                           r       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       7.314 f       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/DOB[0] (GTP_DRM18K)
                                   net (fanout=25)       1.315       8.629         fram_buf/vout_data_w [13]
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N37/Y[2] (GTP_APM_E1)
                                   td                    2.223      10.852 r       fram_buf/u_processor_inst/brightness_contrast_inst/N37/P[7] (GTP_APM_E1)
                                   net (fanout=1)        0.903      11.755         fram_buf/u_processor_inst/brightness_contrast_inst/N178 [7]
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N44_3/I3 (GTP_LUT5CARRY)
                                   td                    0.363      12.118 f       fram_buf/u_processor_inst/brightness_contrast_inst/N44_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.118         fram_buf/u_processor_inst/brightness_contrast_inst/_N8487
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N44_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.148 r       fram_buf/u_processor_inst/brightness_contrast_inst/N44_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.148         fram_buf/u_processor_inst/brightness_contrast_inst/_N8488
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N44_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.178 r       fram_buf/u_processor_inst/brightness_contrast_inst/N44_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.178         fram_buf/u_processor_inst/brightness_contrast_inst/_N8489
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N44_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.208 r       fram_buf/u_processor_inst/brightness_contrast_inst/N44_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.208         fram_buf/u_processor_inst/brightness_contrast_inst/_N8490
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N44_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.238 r       fram_buf/u_processor_inst/brightness_contrast_inst/N44_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.238         fram_buf/u_processor_inst/brightness_contrast_inst/_N8491
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N44_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.474 r       fram_buf/u_processor_inst/brightness_contrast_inst/N44_8/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      13.027         fram_buf/u_processor_inst/brightness_contrast_inst/N161 [7]
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N47_mux7_7/I3 (GTP_LUT4)
                                   td                    0.279      13.306 f       fram_buf/u_processor_inst/brightness_contrast_inst/N47_mux7_7/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      13.770         fram_buf/u_processor_inst/brightness_contrast_inst/_N90562
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N47_mux7_8/I4 (GTP_LUT5)
                                   td                    0.185      13.955 r       fram_buf/u_processor_inst/brightness_contrast_inst/N47_mux7_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      14.419         fram_buf/u_processor_inst/brightness_contrast_inst/_N979
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N47_mux10_4/I3 (GTP_LUT4)
                                   td                    0.185      14.604 r       fram_buf/u_processor_inst/brightness_contrast_inst/N47_mux10_4/Z (GTP_LUT4)
                                   net (fanout=5)        0.670      15.274         fram_buf/u_processor_inst/_N985
                                                                                   fram_buf/u_processor_inst/vout_data_93[11]/I0 (GTP_LUT5)
                                   td                    0.185      15.459 r       fram_buf/u_processor_inst/vout_data_93[11]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      15.923         fram_buf/u_processor_inst/_N16245
                                                                                   fram_buf/u_processor_inst/vout_data_95[11]/I0 (GTP_LUT5M)
                                   td                    0.258      16.181 f       fram_buf/u_processor_inst/vout_data_95[11]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      16.181         fram_buf/u_processor_inst/_N16277
                                                                                   fram_buf/u_processor_inst/vout_data_96[11]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      16.181 f       fram_buf/u_processor_inst/vout_data_96[11]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        1.091      17.272         nt_r_out[3]      
                                                                                   r_out_obuf[3]/I (GTP_OUTBUF)
                                   td                    2.803      20.075 f       r_out_obuf[3]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      20.075         r_out[3]         
 r_out[3]                                                                  f       r_out[3] (port)  

 Data arrival time                                                  20.075         Logic Levels: 14 
                                                                                   Logic: 8.861ns(59.932%), Route: 5.924ns(40.068%)
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : r_out[4] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.724 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.566       5.290         clk_720p         
                                                                           r       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       7.314 f       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/DOB[0] (GTP_DRM18K)
                                   net (fanout=25)       1.315       8.629         fram_buf/vout_data_w [13]
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N37/Y[2] (GTP_APM_E1)
                                   td                    2.223      10.852 r       fram_buf/u_processor_inst/brightness_contrast_inst/N37/P[7] (GTP_APM_E1)
                                   net (fanout=1)        0.903      11.755         fram_buf/u_processor_inst/brightness_contrast_inst/N178 [7]
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N44_3/I3 (GTP_LUT5CARRY)
                                   td                    0.363      12.118 f       fram_buf/u_processor_inst/brightness_contrast_inst/N44_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.118         fram_buf/u_processor_inst/brightness_contrast_inst/_N8487
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N44_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.148 r       fram_buf/u_processor_inst/brightness_contrast_inst/N44_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.148         fram_buf/u_processor_inst/brightness_contrast_inst/_N8488
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N44_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.178 r       fram_buf/u_processor_inst/brightness_contrast_inst/N44_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.178         fram_buf/u_processor_inst/brightness_contrast_inst/_N8489
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N44_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.208 r       fram_buf/u_processor_inst/brightness_contrast_inst/N44_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.208         fram_buf/u_processor_inst/brightness_contrast_inst/_N8490
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N44_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.238 r       fram_buf/u_processor_inst/brightness_contrast_inst/N44_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.238         fram_buf/u_processor_inst/brightness_contrast_inst/_N8491
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N44_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.474 r       fram_buf/u_processor_inst/brightness_contrast_inst/N44_8/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      13.027         fram_buf/u_processor_inst/brightness_contrast_inst/N161 [7]
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N47_mux7_7/I3 (GTP_LUT4)
                                   td                    0.279      13.306 f       fram_buf/u_processor_inst/brightness_contrast_inst/N47_mux7_7/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      13.770         fram_buf/u_processor_inst/brightness_contrast_inst/_N90562
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N47_mux7_8/I4 (GTP_LUT5)
                                   td                    0.185      13.955 r       fram_buf/u_processor_inst/brightness_contrast_inst/N47_mux7_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      14.419         fram_buf/u_processor_inst/brightness_contrast_inst/_N979
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N47_mux10_4/I3 (GTP_LUT4)
                                   td                    0.185      14.604 r       fram_buf/u_processor_inst/brightness_contrast_inst/N47_mux10_4/Z (GTP_LUT4)
                                   net (fanout=5)        0.670      15.274         fram_buf/u_processor_inst/_N985
                                                                                   fram_buf/u_processor_inst/vout_data_93[12]/I0 (GTP_LUT5)
                                   td                    0.185      15.459 r       fram_buf/u_processor_inst/vout_data_93[12]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      15.923         fram_buf/u_processor_inst/_N16246
                                                                                   fram_buf/u_processor_inst/vout_data_95[12]/I0 (GTP_LUT5M)
                                   td                    0.258      16.181 f       fram_buf/u_processor_inst/vout_data_95[12]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      16.181         fram_buf/u_processor_inst/_N16278
                                                                                   fram_buf/u_processor_inst/vout_data_96[12]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      16.181 f       fram_buf/u_processor_inst/vout_data_96[12]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        1.091      17.272         nt_r_out[4]      
                                                                                   r_out_obuf[4]/I (GTP_OUTBUF)
                                   td                    2.803      20.075 f       r_out_obuf[4]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      20.075         r_out[4]         
 r_out[4]                                                                  f       r_out[4] (port)  

 Data arrival time                                                  20.075         Logic Levels: 14 
                                                                                   Logic: 8.861ns(59.932%), Route: 5.924ns(40.068%)
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : r_out[5] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.419       2.630         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.724 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1082)     2.566       5.290         clk_720p         
                                                                           r       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       7.314 f       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/DOB[0] (GTP_DRM18K)
                                   net (fanout=25)       1.315       8.629         fram_buf/vout_data_w [13]
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N37/Y[2] (GTP_APM_E1)
                                   td                    2.223      10.852 r       fram_buf/u_processor_inst/brightness_contrast_inst/N37/P[7] (GTP_APM_E1)
                                   net (fanout=1)        0.903      11.755         fram_buf/u_processor_inst/brightness_contrast_inst/N178 [7]
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N44_3/I3 (GTP_LUT5CARRY)
                                   td                    0.363      12.118 f       fram_buf/u_processor_inst/brightness_contrast_inst/N44_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.118         fram_buf/u_processor_inst/brightness_contrast_inst/_N8487
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N44_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.148 r       fram_buf/u_processor_inst/brightness_contrast_inst/N44_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.148         fram_buf/u_processor_inst/brightness_contrast_inst/_N8488
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N44_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.178 r       fram_buf/u_processor_inst/brightness_contrast_inst/N44_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.178         fram_buf/u_processor_inst/brightness_contrast_inst/_N8489
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N44_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.208 r       fram_buf/u_processor_inst/brightness_contrast_inst/N44_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.208         fram_buf/u_processor_inst/brightness_contrast_inst/_N8490
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N44_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.238 r       fram_buf/u_processor_inst/brightness_contrast_inst/N44_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.238         fram_buf/u_processor_inst/brightness_contrast_inst/_N8491
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N44_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.474 r       fram_buf/u_processor_inst/brightness_contrast_inst/N44_8/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      13.027         fram_buf/u_processor_inst/brightness_contrast_inst/N161 [7]
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N47_mux7_7/I3 (GTP_LUT4)
                                   td                    0.279      13.306 f       fram_buf/u_processor_inst/brightness_contrast_inst/N47_mux7_7/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      13.770         fram_buf/u_processor_inst/brightness_contrast_inst/_N90562
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N47_mux7_8/I4 (GTP_LUT5)
                                   td                    0.185      13.955 r       fram_buf/u_processor_inst/brightness_contrast_inst/N47_mux7_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      14.419         fram_buf/u_processor_inst/brightness_contrast_inst/_N979
                                                                                   fram_buf/u_processor_inst/brightness_contrast_inst/N47_mux10_4/I3 (GTP_LUT4)
                                   td                    0.185      14.604 r       fram_buf/u_processor_inst/brightness_contrast_inst/N47_mux10_4/Z (GTP_LUT4)
                                   net (fanout=5)        0.670      15.274         fram_buf/u_processor_inst/_N985
                                                                                   fram_buf/u_processor_inst/vout_data_93[13]/I0 (GTP_LUT5)
                                   td                    0.185      15.459 r       fram_buf/u_processor_inst/vout_data_93[13]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      15.923         fram_buf/u_processor_inst/_N16247
                                                                                   fram_buf/u_processor_inst/vout_data_95[13]/I0 (GTP_LUT5M)
                                   td                    0.258      16.181 f       fram_buf/u_processor_inst/vout_data_95[13]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      16.181         fram_buf/u_processor_inst/_N16279
                                                                                   fram_buf/u_processor_inst/vout_data_96[13]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      16.181 f       fram_buf/u_processor_inst/vout_data_96[13]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        1.091      17.272         nt_r_out[5]      
                                                                                   r_out_obuf[5]/I (GTP_OUTBUF)
                                   td                    2.803      20.075 f       r_out_obuf[5]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      20.075         r_out[5]         
 r_out[5]                                                                  f       r_out[5] (port)  

 Data arrival time                                                  20.075         Logic Levels: 14 
                                                                                   Logic: 8.861ns(59.932%), Route: 5.924ns(40.068%)
====================================================================================================

====================================================================================================

Startpoint  : b_in[3] (port)
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[0] (GTP_DRM9K)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 b_in[3]                                                 0.000       0.000 r       b_in[3] (port)   
                                   net (fanout=1)        0.000       0.000         b_in[3]          
                                                                                   b_in_ibuf[3]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       b_in_ibuf[3]/O (GTP_INBUF)
                                   net (fanout=1)        0.978       2.189         nt_b_in[3]       
                                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[0] (GTP_DRM9K)

 Data arrival time                                                   2.189         Logic Levels: 1  
                                                                                   Logic: 1.211ns(55.322%), Route: 0.978ns(44.678%)
====================================================================================================

====================================================================================================

Startpoint  : b_in[4] (port)
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[1] (GTP_DRM9K)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 b_in[4]                                                 0.000       0.000 r       b_in[4] (port)   
                                   net (fanout=1)        0.000       0.000         b_in[4]          
                                                                                   b_in_ibuf[4]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       b_in_ibuf[4]/O (GTP_INBUF)
                                   net (fanout=1)        0.978       2.189         nt_b_in[4]       
                                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[1] (GTP_DRM9K)

 Data arrival time                                                   2.189         Logic Levels: 1  
                                                                                   Logic: 1.211ns(55.322%), Route: 0.978ns(44.678%)
====================================================================================================

====================================================================================================

Startpoint  : b_in[5] (port)
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/DIA[0] (GTP_DRM9K)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 b_in[5]                                                 0.000       0.000 r       b_in[5] (port)   
                                   net (fanout=1)        0.000       0.000         b_in[5]          
                                                                                   b_in_ibuf[5]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       b_in_ibuf[5]/O (GTP_INBUF)
                                   net (fanout=1)        0.978       2.189         nt_b_in[5]       
                                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/DIA[0] (GTP_DRM9K)

 Data arrival time                                                   2.189         Logic Levels: 1  
                                                                                   Logic: 1.211ns(55.322%), Route: 0.978ns(44.678%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          power_on_delay_inst/camera_pwnd_reg/CLK
 9.380       10.000          0.620           Low Pulse Width                           power_on_delay_inst/camera_pwnd_reg/CLK
 9.380       10.000          0.620           High Pulse Width                          power_on_delay_inst/camera_rstn_reg/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width                          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           Low Pulse Width                           u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           High Pulse Width                          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/CLKA
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/CLKA
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKA
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
 4.380       5.000           0.620           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width                          cmos1_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           Low Pulse Width                           cmos1_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           High Pulse Width                          cmos1_8_16bit/cnt[1]/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width                          cmos2_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           Low Pulse Width                           cmos2_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           High Pulse Width                          cmos2_8_16bit/cnt[1]/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.002      11.900          0.898           High Pulse Width                          fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 11.002      11.900          0.898           Low Pulse Width                           fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 11.002      11.900          0.898           Low Pulse Width                           fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKA
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.002      11.900          0.898           High Pulse Width                          fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 11.002      11.900          0.898           Low Pulse Width                           fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 11.002      11.900          0.898           Low Pulse Width                           fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKA
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.269       7.407           1.138           High Pulse Width                          fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N4/CLK
 6.269       7.407           1.138           Low Pulse Width                           fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N4/CLK
 6.269       7.407           1.138           Low Pulse Width                           fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N7/CLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width                          ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKB
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.380      20.000          0.620           High Pulse Width                          coms1_reg_config/clock_20k/CLK
 19.380      20.000          0.620           Low Pulse Width                           coms1_reg_config/clock_20k/CLK
 19.380      20.000          0.620           High Pulse Width                          coms1_reg_config/clock_20k_cnt[0]/CLK
====================================================================================================

{video_top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width                          fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 499.102     500.000         0.898           Low Pulse Width                           fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 499.102     500.000         0.898           Low Pulse Width                           fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKA
====================================================================================================

{video_top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ethernet_1/rgmii_interface/gmii_ctl_in/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ethernet_1/rgmii_interface/gmii_ctl_in/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ethernet_1/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/RCLK
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.535       3.673           1.138           High Pulse Width                          fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N4/CLK
 2.535       3.673           1.138           Low Pulse Width                           fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N4/CLK
 2.535       3.673           1.138           High Pulse Width                          fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N7/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                           
+---------------------------------------------------------------------------------------------------+
| Input      | F:/Project/WorkSpace/FPGA/Video_pro/Projet/compile/video_top_comp.adf               
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/constrain/video_top.fdc                  
| Output     | F:/Project/WorkSpace/FPGA/Video_pro/Projet/synthesize/video_top_syn.adf             
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/synthesize/video_top_syn.vm              
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/synthesize/video_top_controlsets.txt     
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/synthesize/snr.db                        
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/synthesize/video_top.snr                 
+---------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 599 MB
Total CPU  time to synthesize completion : 0h:0m:8s
Process Total CPU  time to synthesize completion : 0h:0m:8s
Total real time to synthesize completion : 0h:1m:8s
