#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000027275d0 .scope module, "mealy_test" "mealy_test" 2 2;
 .timescale 0 0;
v00000000026f2ac0_0 .var "clk", 0 0;
v00000000027825f0_0 .var/i "i", 31 0;
v0000000002782690_0 .var "inp", 0 0;
v0000000002782730_0 .net "outp", 0 0, v00000000026f28e0_0;  1 drivers
v00000000027827d0_0 .var "rst", 0 0;
v0000000002782870_0 .var "sequence", 15 0;
S_00000000026f2760 .scope module, "duty" "mealy" 2 8, 3 1 0, S_00000000027275d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "outp"
v0000000002727750_0 .net "clk", 0 0, v00000000026f2ac0_0;  1 drivers
v00000000027277f0_0 .net "inp", 0 0, v0000000002782690_0;  1 drivers
v00000000026f28e0_0 .var "outp", 0 0;
v00000000026f2980_0 .net "rst", 0 0, v00000000027827d0_0;  1 drivers
v00000000026f2a20_0 .var "state", 1 0;
E_000000000272afa0 .event posedge, v00000000026f2980_0, v0000000002727750_0;
    .scope S_00000000026f2760;
T_0 ;
    %wait E_000000000272afa0;
    %load/vec4 v00000000026f2980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000026f2a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000026f28e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000026f2a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000026f2a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000026f28e0_0, 0;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v00000000027277f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000026f2a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000026f28e0_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000000026f2a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000026f28e0_0, 0;
T_0.8 ;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v00000000027277f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000026f2a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000026f28e0_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000000026f2a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000026f28e0_0, 0;
T_0.10 ;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v00000000027277f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000026f2a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000026f28e0_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000026f2a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000026f28e0_0, 0;
T_0.12 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000027275d0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026f2ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027827d0_0, 0, 1;
    %pushi/vec4 22386, 0, 16;
    %store/vec4 v0000000002782870_0, 0, 16;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027827d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000027825f0_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000000027825f0_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0000000002782870_0;
    %load/vec4 v00000000027825f0_0;
    %part/s 1;
    %store/vec4 v0000000002782690_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000026f2ac0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000026f2ac0_0, 0;
    %vpi_call 2 22 "$display", " State = ", v00000000026f2a20_0, " Input = ", v0000000002782690_0, " Output = ", v0000000002782730_0, " Clock = ", v00000000026f2ac0_0, " rst = ", v00000000027827d0_0 {0 0 0};
    %load/vec4 v00000000027825f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000027825f0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mealy_test.v";
    "./mealy.v";
