INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-311] analyzing module changeto8421
INFO: [VRFC 10-311] analyzing module changetohex
INFO: [VRFC 10-311] analyzing module pattern
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mul_sel
INFO: [VRFC 10-311] analyzing module decoder3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_1
INFO: [VRFC 10-311] analyzing module Reg_16
INFO: [VRFC 10-311] analyzing module Reg_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender_n
WARNING: [VRFC 10-756] identifier b is used before its declaration [D:/CPU/CPU.srcs/sources_1/new/Extender.v:4]
WARNING: [VRFC 10-756] identifier a is used before its declaration [D:/CPU/CPU.srcs/sources_1/new/Extender.v:5]
INFO: [VRFC 10-311] analyzing module Extender_y
WARNING: [VRFC 10-756] identifier b is used before its declaration [D:/CPU/CPU.srcs/sources_1/new/Extender.v:12]
WARNING: [VRFC 10-756] identifier a is used before its declaration [D:/CPU/CPU.srcs/sources_1/new/Extender.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/RFdatain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFdatain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/inst_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_count
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module op_we
INFO: [VRFC 10-311] analyzing module ctrl_sgn
INFO: [VRFC 10-311] analyzing module ext_sgn
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-311] analyzing module equal_6
INFO: [VRFC 10-311] analyzing module equal_12
INFO: [VRFC 10-311] analyzing module equal_13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/show_choice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show_choice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/cpu0228_09h06.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.sim/cpu_tb_需补CPU模块参数.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
