#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Dec  8 00:49:54 2025
# Process ID         : 31439
# Current directory  : /home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.runs/impl_1
# Command line       : vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file           : /home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.runs/impl_1/design_1_wrapper.vdi
# Journal file       : /home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.runs/impl_1/vivado.jou
# Running On         : adrianna-linux
# Platform           : Linuxmint
# Operating System   : Linux Mint 22
# Processor Detail   : Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz
# CPU Frequency      : 4096.738 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16433 MB
# Swap memory        : 2147 MB
# Total Virtual      : 18581 MB
# Available Virtual  : 12123 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1434.973 ; gain = 0.027 ; free physical = 4052 ; free virtual = 11159
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint '/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_UART_RX_0_0/design_1_UART_RX_0_0.dcp' for cell 'design_1_i/UART_RX_0'
INFO: [Project 1-454] Reading design checkpoint '/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.dcp' for cell 'design_1_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.dcp' for cell 'design_1_i/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint '/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_seven_seg_0_0/design_1_seven_seg_0_0.dcp' for cell 'design_1_i/seven_seg_0'
INFO: [Project 1-454] Reading design checkpoint '/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0.dcp' for cell 'design_1_i/system_ila_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1574.105 ; gain = 0.000 ; free physical = 3925 ; free virtual = 11032
INFO: [Netlist 29-17] Analyzing 95 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_0/U0/ila_lib UUID: e0698dbb-7e4f-5bce-a82c-fc5d3d48baa4 
Parsing XDC File [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Finished Parsing XDC File [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2322.336 ; gain = 512.766 ; free physical = 3385 ; free virtual = 10492
Finished Parsing XDC File [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [/home/adrianna/Documents/digilent-xdc-master/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led2'. [/home/adrianna/Documents/digilent-xdc-master/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adrianna/Documents/digilent-xdc-master/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [/home/adrianna/Documents/digilent-xdc-master/Basys-3-Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adrianna/Documents/digilent-xdc-master/Basys-3-Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/adrianna/Documents/digilent-xdc-master/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2322.336 ; gain = 0.000 ; free physical = 3385 ; free virtual = 10492
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 44 instances

20 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2322.336 ; gain = 887.363 ; free physical = 3385 ; free virtual = 10492
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2349.945 ; gain = 27.609 ; free physical = 3324 ; free virtual = 10431

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 21f2f70af

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2377.758 ; gain = 27.812 ; free physical = 3324 ; free virtual = 10431

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = ee450df3267d1797.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2724.438 ; gain = 0.000 ; free physical = 2990 ; free virtual = 10100
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2724.438 ; gain = 0.000 ; free physical = 2990 ; free virtual = 10100
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 21221386b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2724.438 ; gain = 24.781 ; free physical = 2990 ; free virtual = 10100
Phase 1.1 Core Generation And Design Setup | Checksum: 21221386b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2724.438 ; gain = 24.781 ; free physical = 2990 ; free virtual = 10100

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 21221386b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2724.438 ; gain = 24.781 ; free physical = 2990 ; free virtual = 10100
Phase 1 Initialization | Checksum: 21221386b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2724.438 ; gain = 24.781 ; free physical = 2990 ; free virtual = 10100

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 21221386b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2724.438 ; gain = 24.781 ; free physical = 2990 ; free virtual = 10100

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 21221386b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2724.438 ; gain = 24.781 ; free physical = 2990 ; free virtual = 10100
Phase 2 Timer Update And Timing Data Collection | Checksum: 21221386b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2724.438 ; gain = 24.781 ; free physical = 2990 ; free virtual = 10100

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 12 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2bbbbf5f2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2724.438 ; gain = 24.781 ; free physical = 2990 ; free virtual = 10100
Retarget | Checksum: 2bbbbf5f2
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Retarget, 69 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 20e095f1b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2724.438 ; gain = 24.781 ; free physical = 2990 ; free virtual = 10100
Constant propagation | Checksum: 20e095f1b
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 17 cells
INFO: [Opt 31-1021] In phase Constant propagation, 51 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.438 ; gain = 0.000 ; free physical = 2990 ; free virtual = 10100
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.438 ; gain = 0.000 ; free physical = 2990 ; free virtual = 10100
Phase 5 Sweep | Checksum: 2a12612f2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2724.438 ; gain = 24.781 ; free physical = 2990 ; free virtual = 10100
Sweep | Checksum: 2a12612f2
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 59 cells
INFO: [Opt 31-1021] In phase Sweep, 903 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2a12612f2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2756.453 ; gain = 56.797 ; free physical = 2990 ; free virtual = 10100
BUFG optimization | Checksum: 2a12612f2
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2a12612f2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2756.453 ; gain = 56.797 ; free physical = 2990 ; free virtual = 10100
Shift Register Optimization | Checksum: 2a12612f2
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2a12612f2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2756.453 ; gain = 56.797 ; free physical = 2990 ; free virtual = 10100
Post Processing Netlist | Checksum: 2a12612f2
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1fd767a01

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2756.453 ; gain = 56.797 ; free physical = 2990 ; free virtual = 10100

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2756.453 ; gain = 0.000 ; free physical = 2990 ; free virtual = 10100
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1fd767a01

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2756.453 ; gain = 56.797 ; free physical = 2990 ; free virtual = 10100
Phase 9 Finalization | Checksum: 1fd767a01

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2756.453 ; gain = 56.797 ; free physical = 2990 ; free virtual = 10100
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              16  |                                             69  |
|  Constant propagation         |               0  |              17  |                                             51  |
|  Sweep                        |               0  |              59  |                                            903  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             63  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1fd767a01

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2756.453 ; gain = 56.797 ; free physical = 2990 ; free virtual = 10100

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1e26984d6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2896 ; free virtual = 10006
Ending Power Optimization Task | Checksum: 1e26984d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2996.320 ; gain = 239.867 ; free physical = 2896 ; free virtual = 10006

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e26984d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2896 ; free virtual = 10006

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2896 ; free virtual = 10006
Ending Netlist Obfuscation Task | Checksum: 2c98e6bbe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2896 ; free virtual = 10006
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2996.320 ; gain = 673.984 ; free physical = 2896 ; free virtual = 10006
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2889 ; free virtual = 10000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2889 ; free virtual = 10000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2889 ; free virtual = 10000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2889 ; free virtual = 10000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2889 ; free virtual = 10000
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2889 ; free virtual = 9999
Write Physdb Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2889 ; free virtual = 9999
INFO: [Common 17-1381] The checkpoint '/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2813 ; free virtual = 9924
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d97ff572

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2813 ; free virtual = 9924
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2813 ; free virtual = 9924

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b6280232

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2813 ; free virtual = 9924

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 26810a353

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2813 ; free virtual = 9924

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 26810a353

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2813 ; free virtual = 9924
Phase 1 Placer Initialization | Checksum: 26810a353

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2813 ; free virtual = 9924

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2a0d4bf6d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2869 ; free virtual = 9980

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 22fd25d8d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2869 ; free virtual = 9980

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 22fd25d8d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2868 ; free virtual = 9980

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1f304b4ac

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2906 ; free virtual = 10017

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1f304b4ac

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2906 ; free virtual = 10017

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 125 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 56 nets or LUTs. Breaked 0 LUT, combined 56 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2906 ; free virtual = 10017

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             56  |                    56  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             56  |                    56  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1c728f90c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2906 ; free virtual = 10017
Phase 2.5 Global Place Phase2 | Checksum: 1c19204bd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2906 ; free virtual = 10017
Phase 2 Global Placement | Checksum: 1c19204bd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2906 ; free virtual = 10017

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24423242f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2905 ; free virtual = 10016

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 28c5bfa86

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2905 ; free virtual = 10016

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 247feff59

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2905 ; free virtual = 10016

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e8c241e8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2905 ; free virtual = 10016

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2d2c0d9aa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2889 ; free virtual = 10000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 30496e6a3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2889 ; free virtual = 10000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 29caa3d91

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2889 ; free virtual = 10000
Phase 3 Detail Placement | Checksum: 29caa3d91

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2889 ; free virtual = 10000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2479faac5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.782 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1df96ce48

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2881 ; free virtual = 9993
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2ef4749f3

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2881 ; free virtual = 9993
Phase 4.1.1.1 BUFG Insertion | Checksum: 2479faac5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2881 ; free virtual = 9993

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.782. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2a790854c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2881 ; free virtual = 9993

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2881 ; free virtual = 9993
Phase 4.1 Post Commit Optimization | Checksum: 2a790854c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2881 ; free virtual = 9993

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2a790854c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2881 ; free virtual = 9993

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2a790854c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2881 ; free virtual = 9993
Phase 4.3 Placer Reporting | Checksum: 2a790854c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2881 ; free virtual = 9993

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2881 ; free virtual = 9993

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2881 ; free virtual = 9993
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2d671a43b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2881 ; free virtual = 9993
Ending Placer Task | Checksum: 22e19f296

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2881 ; free virtual = 9993
95 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2881 ; free virtual = 9993
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2872 ; free virtual = 9983
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2873 ; free virtual = 9984
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2873 ; free virtual = 9984
Wrote PlaceDB: Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2864 ; free virtual = 9980
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2864 ; free virtual = 9980
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2861 ; free virtual = 9976
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2861 ; free virtual = 9976
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2861 ; free virtual = 9977
Write Physdb Complete: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2861 ; free virtual = 9977
INFO: [Common 17-1381] The checkpoint '/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2855 ; free virtual = 9968
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 3.782 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2855 ; free virtual = 9968
Wrote PlaceDB: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2844 ; free virtual = 9961
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2844 ; free virtual = 9961
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2844 ; free virtual = 9962
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2844 ; free virtual = 9962
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2842 ; free virtual = 9960
Write Physdb Complete: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2842 ; free virtual = 9960
INFO: [Common 17-1381] The checkpoint '/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b795f672 ConstDB: 0 ShapeSum: d6029fcd RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 995b3f1 | NumContArr: 2cad746d | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1bb951d98

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2770 ; free virtual = 9884

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1bb951d98

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2770 ; free virtual = 9884

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1bb951d98

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2770 ; free virtual = 9884
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 226b16fa8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2750 ; free virtual = 9864
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.907  | TNS=0.000  | WHS=-0.374 | THS=-175.785|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 20f6e3b60

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2750 ; free virtual = 9864
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.907  | TNS=0.000  | WHS=-0.260 | THS=-3.522 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 20ebcd134

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2750 ; free virtual = 9864

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2951
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2951
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 283e4ab6b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2746 ; free virtual = 9861

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 283e4ab6b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2746 ; free virtual = 9861

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 20499b127

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2746 ; free virtual = 9861
Phase 4 Initial Routing | Checksum: 20499b127

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2746 ; free virtual = 9861

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 184
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.566  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 348039862

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2746 ; free virtual = 9861
Phase 5 Rip-up And Reroute | Checksum: 348039862

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2746 ; free virtual = 9861

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 3363fa1ce

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2746 ; free virtual = 9861
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.646  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 2b8dc2422

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2746 ; free virtual = 9861

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2b8dc2422

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2746 ; free virtual = 9861
Phase 6 Delay and Skew Optimization | Checksum: 2b8dc2422

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2746 ; free virtual = 9861

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.646  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2a44f6cbf

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2746 ; free virtual = 9861
Phase 7 Post Hold Fix | Checksum: 2a44f6cbf

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2746 ; free virtual = 9861

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.611098 %
  Global Horizontal Routing Utilization  = 0.711088 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2a44f6cbf

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2746 ; free virtual = 9861

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2a44f6cbf

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2746 ; free virtual = 9861

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 20fcdc065

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2746 ; free virtual = 9861

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 20fcdc065

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2746 ; free virtual = 9861

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.646  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 20fcdc065

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2746 ; free virtual = 9861
Total Elapsed time in route_design: 23.4 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 2baaa387a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2746 ; free virtual = 9861
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 2baaa387a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2746 ; free virtual = 9861

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2996.320 ; gain = 0.000 ; free physical = 2746 ; free virtual = 9861
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
139 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:42 ; elapsed = 00:00:09 . Memory (MB): peak = 3085.316 ; gain = 88.996 ; free physical = 2647 ; free virtual = 9771
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3085.316 ; gain = 0.000 ; free physical = 2647 ; free virtual = 9771
Wrote PlaceDB: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3085.316 ; gain = 0.000 ; free physical = 2640 ; free virtual = 9768
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3085.316 ; gain = 0.000 ; free physical = 2640 ; free virtual = 9768
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3085.316 ; gain = 0.000 ; free physical = 2638 ; free virtual = 9767
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3085.316 ; gain = 0.000 ; free physical = 2638 ; free virtual = 9767
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3085.316 ; gain = 0.000 ; free physical = 2638 ; free virtual = 9767
Write Physdb Complete: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3085.316 ; gain = 0.000 ; free physical = 2638 ; free virtual = 9767
INFO: [Common 17-1381] The checkpoint '/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13792352 bits.
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
151 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 3356.160 ; gain = 238.828 ; free physical = 2319 ; free virtual = 9445
INFO: [Common 17-206] Exiting Vivado at Mon Dec  8 00:52:00 2025...
