# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v
# Info: VCP2876 stages/MEMStage.v : (24, 14): Implicit net declaration, symbol B has not been declared in module MEMStage.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IDStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/WBStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v
# Error: VCP2000 integration/PipelineProcessor.v : (205, 10): Syntax error. Unexpected token: endmodule[_IDENTIFIER].
# Compile failure 1 Errors 0 Warnings  Analysis time: 1[s].
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/WBStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v
# Info: VCP2876 stages/MEMStage.v : (24, 14): Implicit net declaration, symbol B has not been declared in module MEMStage.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IDStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (78): Length of connection (2) does not match the length of port "PcSrc" (1) on instance "/PipelineProcessor/pc_control".
# SLP: Warning: MEMStage.v (18): Length of connection (1) does not match the length of port "in" (16) on instance "/PipelineProcessor/mem_stage/data_memory".
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.9 [s]
# SLP: Finished : 1.0 [s]
# SLP: 0 primitives and 28 (100.00%) other processes in SLP
# SLP: 152 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.1 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4784 kB (elbread=427 elab2=4221 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  5:46 PM, Friday, June 7, 2024
#  Simulation has been initialized
# VSIM: 32 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 28 (100.00%) other processes in SLP
# SLP: 152 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4784 kB (elbread=427 elab2=4221 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  5:47 PM, Friday, June 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: PC = 0000000000000010
# KERNEL: PC = 0000000000000100
# KERNEL: PC = 0000000000000110
# KERNEL: PC = 0000000000001000
# KERNEL: PC = 0000000000001010
# KERNEL: PC = 0000000000001100
# KERNEL: PC = 0000000000001110
# KERNEL: PC = 0000000000010000
# KERNEL: PC = 0000000000010010
# KERNEL: PC = 0000111110101010
# KERNEL: PC = 0000111110101100
# KERNEL: PC = 0000111110101110
# KERNEL: PC = 0000111110110000
# KERNEL: PC = 0000111110110010
# KERNEL: PC = 0000111110110100
# KERNEL: PC = 0000111110110110
# KERNEL: PC = 0000111110111000
# KERNEL: PC = 0000111110111010
# KERNEL: PC = 0000111110111100
# KERNEL: PC = 0000111110111110
# KERNEL: PC = 0000111111000000
# KERNEL: PC = 0000111111000010
# KERNEL: PC = 0000111111000100
# KERNEL: PC = 0000111111000110
# KERNEL: PC = 0000111111001000
# KERNEL: PC = 0000111111001010
# KERNEL: PC = 0000111111001100
# KERNEL: PC = 0000111111001110
# KERNEL: PC = 0000111111010000
# KERNEL: PC = 0000111111010010
# KERNEL: PC = 0000111111010100
# KERNEL: PC = 0000111111010110
# KERNEL: PC = 0000111111011000
# KERNEL: PC = 0000111111011010
# KERNEL: PC = 0000111111011100
# KERNEL: PC = 0000111111011110
# KERNEL: PC = 0000111111100000
# KERNEL: PC = 0000111111100010
# KERNEL: PC = 0000111111100100
# KERNEL: PC = 0000111111100110
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 400 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 400 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/WBStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v
# Info: VCP2876 stages/MEMStage.v : (24, 14): Implicit net declaration, symbol B has not been declared in module MEMStage.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IDStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/WBStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v
# Info: VCP2876 stages/MEMStage.v : (24, 14): Implicit net declaration, symbol B has not been declared in module MEMStage.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IDStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (78): Length of connection (2) does not match the length of port "PcSrc" (1) on instance "/PipelineProcessor/pc_control".
# SLP: Warning: MEMStage.v (18): Length of connection (1) does not match the length of port "in" (16) on instance "/PipelineProcessor/mem_stage/data_memory".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 28 (100.00%) other processes in SLP
# SLP: 152 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4784 kB (elbread=427 elab2=4221 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  5:49 PM, Friday, June 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
# VSIM: 32 object(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 28 (100.00%) other processes in SLP
# SLP: 152 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4784 kB (elbread=427 elab2=4221 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  5:49 PM, Friday, June 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: PC = 0000000000000010
# KERNEL: PC = 0000000000000100
# KERNEL: PC = 0000000000000110
# KERNEL: PC = 0000000000001000
# KERNEL: PC = 0000000000001010
# KERNEL: PC = 0000000000001100
# KERNEL: PC = 0000000000001110
# KERNEL: PC = 0000000000010000
# KERNEL: PC = 0000000000010010
# KERNEL: PC = 0000111110101010
# KERNEL: PC = 0000111110101100
# KERNEL: PC = 0000111110101110
# KERNEL: PC = 0000111110110000
# KERNEL: PC = 0000111110110010
# KERNEL: PC = 0000111110110100
# KERNEL: PC = 0000111110110110
# KERNEL: PC = 0000111110111000
# KERNEL: PC = 0000111110111010
# KERNEL: PC = 0000111110111100
# KERNEL: PC = 0000111110111110
# KERNEL: PC = 0000111111000000
# KERNEL: PC = 0000111111000010
# KERNEL: PC = 0000111111000100
# KERNEL: PC = 0000111111000110
# KERNEL: PC = 0000111111001000
# KERNEL: PC = 0000111111001010
# KERNEL: PC = 0000111111001100
# KERNEL: PC = 0000111111001110
# KERNEL: PC = 0000111111010000
# KERNEL: PC = 0000111111010010
# KERNEL: PC = 0000111111010100
# KERNEL: PC = 0000111111010110
# KERNEL: PC = 0000111111011000
# KERNEL: PC = 0000111111011010
# KERNEL: PC = 0000111111011100
# KERNEL: PC = 0000111111011110
# KERNEL: PC = 0000111111100000
# KERNEL: PC = 0000111111100010
# KERNEL: PC = 0000111111100100
# KERNEL: PC = 0000111111100110
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 400 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 400 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/WBStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v
# Info: VCP2876 stages/MEMStage.v : (24, 14): Implicit net declaration, symbol B has not been declared in module MEMStage.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IDStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (78): Length of connection (2) does not match the length of port "PcSrc" (1) on instance "/PipelineProcessor/pc_control".
# SLP: Warning: MEMStage.v (18): Length of connection (1) does not match the length of port "in" (16) on instance "/PipelineProcessor/mem_stage/data_memory".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 28 (100.00%) other processes in SLP
# SLP: 152 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4784 kB (elbread=427 elab2=4221 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  5:52 PM, Friday, June 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: PC = 0000000000000010
# KERNEL: PC = 0000000000000100
# KERNEL: PC = 0000000000000110
# KERNEL: PC = 0000000000001000
# KERNEL: PC = 0000000000001010
# KERNEL: PC = 0000000000001100
# KERNEL: PC = 0000000000001110
# KERNEL: PC = 0000000000010000
# KERNEL: PC = 0000000000010010
# KERNEL: PC = 0000000000010100
# KERNEL: PC = 0000111110101010
# KERNEL: PC = 0000111110101100
# KERNEL: PC = 0000111110101110
# KERNEL: PC = 0000111110110000
# KERNEL: PC = 0000111110110010
# KERNEL: PC = 0000111110110100
# KERNEL: PC = 0000111110110110
# KERNEL: PC = 0000111110111000
# KERNEL: PC = 0000111110111010
# KERNEL: PC = 0000111110111100
# KERNEL: PC = 0000111110111110
# KERNEL: PC = 0000111111000000
# KERNEL: PC = 0000111111000010
# KERNEL: PC = 0000111111000100
# KERNEL: PC = 0000111111000110
# KERNEL: PC = 0000111111001000
# KERNEL: PC = 0000111111001010
# KERNEL: PC = 0000111111001100
# KERNEL: PC = 0000111111001110
# KERNEL: PC = 0000111111010000
# KERNEL: PC = 0000111111010010
# KERNEL: PC = 0000111111010100
# KERNEL: PC = 0000111111010110
# KERNEL: PC = 0000111111011000
# KERNEL: PC = 0000111111011010
# KERNEL: PC = 0000111111011100
# KERNEL: PC = 0000111111011110
# KERNEL: PC = 0000111111100000
# KERNEL: PC = 0000111111100010
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 400 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 400 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/integration/PipelineProcessor.v
# Unit top modules: PipelineProcessor.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (78): Length of connection (2) does not match the length of port "PcSrc" (1) on instance "/PipelineProcessor/pc_control".
# SLP: Warning: MEMStage.v (18): Length of connection (1) does not match the length of port "in" (16) on instance "/PipelineProcessor/mem_stage/data_memory".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 28 (100.00%) other processes in SLP
# SLP: 152 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4784 kB (elbread=427 elab2=4221 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  5:53 PM, Friday, June 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 28 (100.00%) other processes in SLP
# SLP: 152 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4784 kB (elbread=427 elab2=4221 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  5:53 PM, Friday, June 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: PC = 0000000000000010
# KERNEL: PC = 0000000000000100
# KERNEL: PC = 0000000000000110
# KERNEL: PC = 0000000000001000
# KERNEL: PC = 0000000000001010
# KERNEL: PC = 0000000000001100
# KERNEL: PC = 0000000000001110
# KERNEL: PC = 0000000000010000
# KERNEL: PC = 0000000000010010
# KERNEL: PC = 0000000000010100
# KERNEL: PC = 0000111110101010
# KERNEL: PC = 0000111110101100
# KERNEL: PC = 0000111110101110
# KERNEL: PC = 0000111110110000
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 150 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 150 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/WBStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v
# Info: VCP2876 stages/MEMStage.v : (24, 14): Implicit net declaration, symbol B has not been declared in module MEMStage.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IDStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (78): Length of connection (2) does not match the length of port "PcSrc" (1) on instance "/PipelineProcessor/pc_control".
# SLP: Warning: MEMStage.v (18): Length of connection (1) does not match the length of port "in" (16) on instance "/PipelineProcessor/mem_stage/data_memory".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 29 (100.00%) other processes in SLP
# SLP: 152 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4735 kB (elbread=427 elab2=4172 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  5:58 PM, Friday, June 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: PC = 0000000000000010
# KERNEL: PC = 0000000000000100
# KERNEL: PC = 0000000000000110
# KERNEL: R4 = 0000000000000000 , R6 = 0000000000000010 ,R7 = 0000000000000111
# KERNEL: PC = 0000000000001000
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 50 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 50 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/WBStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v
# Error: VCP2000 instruction_memory/InstructionMemory.v : (12, 28): Syntax error. Unexpected token: <=[O_LESSEQU].
# Error: VCP5103 control_unit/ControlUnit.v : (13, 17): Undeclared identifier: AND.
# Error: VCP5103 control_unit/ControlUnit.v : (14, 17): Undeclared identifier: ADD.
# Error: VCP5103 control_unit/ControlUnit.v : (15, 17): Undeclared identifier: SUB.
# Error: VCP5103 control_unit/ControlUnit.v : (16, 18): Undeclared identifier: ADDI.
# Error: VCP5103 control_unit/ControlUnit.v : (17, 18): Undeclared identifier: ANDI.
# Error: VCP5103 control_unit/ControlUnit.v : (18, 16): Undeclared identifier: LW.
# Error: VCP5103 control_unit/ControlUnit.v : (19, 13): Undeclared identifier: SW.
# Error: VCP5103 control_unit/ControlUnit.v : (20, 22): Undeclared identifier: LoadByte.
# Error: VCP5103 control_unit/ControlUnit.v : (29, 27): Undeclared identifier: BranchGreater.
# Error: VCP5103 control_unit/ControlUnit.v : (38, 24): Undeclared identifier: BranchLess.
# Error: VCP5103 control_unit/ControlUnit.v : (47, 25): Undeclared identifier: BranchEqual.
# Error: VCP5103 control_unit/ControlUnit.v : (56, 28): Undeclared identifier: BranchNotEqual.
# Error: VCP5103 control_unit/ControlUnit.v : (65, 17): Undeclared identifier: JMP.
# Error: VCP5103 control_unit/ControlUnit.v : (66, 18): Undeclared identifier: CALL.
# Error: VCP5103 control_unit/ControlUnit.v : (67, 17): Undeclared identifier: RET.
# Error: VCP5103 control_unit/ControlUnit.v : (68, 16): Undeclared identifier: SV.
# Error: VCP5103 control_unit/ControlUnit.v : (96, 38): Undeclared identifier: BranchGreater.
# Error: VCP5103 control_unit/ControlUnit.v : (96, 68): Undeclared identifier: BranchLess.
# Error: VCP5103 control_unit/ControlUnit.v : (96, 99): Undeclared identifier: BranchEqual.
# Error: VCP5103 control_unit/ControlUnit.v : (96, 133): Undeclared identifier: BranchNotEqual.
# Error: VCP5103 control_unit/ControlUnit.v : (99, 39): Undeclared identifier: JMP.
# Error: VCP5103 control_unit/ControlUnit.v : (99, 55): Undeclared identifier: CALL.
# Error: VCP5103 control_unit/ControlUnit.v : (102, 37): Undeclared identifier: RET.
# Compile failure 24 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/WBStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v
# Info: VCP2876 stages/MEMStage.v : (24, 14): Implicit net declaration, symbol B has not been declared in module MEMStage.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IDStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+PipelineProcessor PipelineProcessor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: PipelineProcessor.v (78): Length of connection (2) does not match the length of port "PcSrc" (1) on instance "/PipelineProcessor/pc_control".
# SLP: Warning: MEMStage.v (18): Length of connection (1) does not match the length of port "in" (16) on instance "/PipelineProcessor/mem_stage/data_memory".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 29 (100.00%) other processes in SLP
# SLP: 152 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4735 kB (elbread=427 elab2=4172 kernel=135 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\user\Documents\Verilog\PipelineProcessorDesign\PipelineProcessor\src\wave.asdb
#  5:59 PM, Friday, June 7, 2024
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/wave.asdb'.
run
# KERNEL: (0) ==> The clk was initialize
# KERNEL: PC = 0000000000000000
# KERNEL: PC = 0000000000000010
# KERNEL: PC = 0000000000000100
# KERNEL: PC = 0000000000000110
# KERNEL: PC = 0000000000001000
# KERNEL: R4 = 0000000000000000 , R6 = 0000000000000010 ,R7 = 0000000000000111
# KERNEL: PC = 0000000000001010
# RUNTIME: Info: RUNTIME_0068 PipelineProcessor.v (4): $finish called.
# KERNEL: Time: 50 ps,  Iteration: 0,  Instance: /PipelineProcessor,  Process: @INITIAL#3_0@.
# KERNEL: stopped at time: 50 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/WBStage.v $dsn/src/stages/IDStage.v $dsn/src/stages/IFStage.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v
# Info: VCP2876 stages/MEMStage.v : (24, 14): Implicit net declaration, symbol B has not been declared in module MEMStage.
# Unit top modules: ALU_TB instructionMemory_TB PipelineProcessor EXEStage_TB IDStage_TB IFStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
