/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  reg [3:0] _03_;
  reg [3:0] _04_;
  wire [2:0] _05_;
  wire [34:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [10:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [13:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_86z;
  wire celloutsig_0_87z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~celloutsig_0_0z[17];
  assign celloutsig_0_86z = ~celloutsig_0_4z;
  assign celloutsig_1_0z = ~in_data[170];
  assign celloutsig_1_19z = ~celloutsig_1_3z;
  assign celloutsig_0_15z = ~celloutsig_0_21z;
  assign celloutsig_0_2z = ~celloutsig_0_0z[23];
  assign celloutsig_0_39z = ~((celloutsig_0_29z[4] | _00_) & celloutsig_0_3z);
  assign celloutsig_0_5z = ~((celloutsig_0_3z | celloutsig_0_3z) & celloutsig_0_1z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_1z[0]) & in_data[179]);
  assign celloutsig_1_5z = ~((celloutsig_1_0z | celloutsig_1_0z) & celloutsig_1_3z);
  reg [5:0] _16_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _16_ <= 6'h00;
    else _16_ <= { celloutsig_0_0z[29:28], celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_12z };
  assign { _00_, _02_[4:0] } = _16_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 4'h0;
    else _03_ <= in_data[73:70];
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _04_ <= 4'h0;
    else _04_ <= in_data[44:41];
  reg [2:0] _19_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _19_ <= 3'h0;
    else _19_ <= { celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_17z };
  assign { _01_, _05_[1:0] } = _19_;
  assign celloutsig_0_40z = { celloutsig_0_26z[6], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_28z, celloutsig_0_10z } > { _02_[3:0], celloutsig_0_4z };
  assign celloutsig_0_43z = { celloutsig_0_12z, celloutsig_0_39z, celloutsig_0_1z } > { celloutsig_0_13z, celloutsig_0_40z, celloutsig_0_34z };
  assign celloutsig_0_21z = in_data[78:69] > { celloutsig_0_0z[29:24], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_9z = { in_data[74:69], celloutsig_0_2z, celloutsig_0_21z } > { celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_19z = { in_data[7:4], celloutsig_0_3z, 1'h0, celloutsig_0_2z, _03_, _04_, celloutsig_0_5z } > { in_data[17:8], celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[80] ? in_data[59:25] : in_data[44:10];
  assign celloutsig_1_1z = in_data[170] ? in_data[191:188] : in_data[179:176];
  assign celloutsig_0_26z = celloutsig_0_13z ? { celloutsig_0_0z[29:27], celloutsig_0_22z, celloutsig_0_5z, _03_, 1'h0, celloutsig_0_4z } : { celloutsig_0_14z, celloutsig_0_10z, _04_, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_21z };
  assign celloutsig_0_29z = celloutsig_0_26z[7] ? { celloutsig_0_0z[28:19], celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_12z } : { celloutsig_0_19z, celloutsig_0_21z, _04_, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_11z, _01_, _05_[1:0], celloutsig_0_15z, celloutsig_0_23z };
  assign celloutsig_0_34z = celloutsig_0_0z[11:6] !== { _04_[2], celloutsig_0_31z, celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_14z };
  assign celloutsig_0_12z = in_data[88:86] !== { in_data[86], celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_3z, celloutsig_0_11z, 1'h0 } !== { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[24:10] !== celloutsig_0_0z[27:13];
  assign celloutsig_0_20z = { celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_13z } !== { _04_[2:0], celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_23z = { in_data[66:52], celloutsig_0_22z } !== { _04_, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_9z, _03_, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_20z };
  assign celloutsig_0_24z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_15z, _03_ } !== { _03_[1], celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_19z, 1'h0 };
  assign celloutsig_0_25z = celloutsig_0_0z[22:11] !== { celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_0_28z = { celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_23z, celloutsig_0_14z } !== { _01_, _05_[1:0], celloutsig_0_25z, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_31z = & { celloutsig_0_23z, _04_[2:0], celloutsig_0_13z, _03_ };
  assign celloutsig_0_4z = & celloutsig_0_0z[29:17];
  assign celloutsig_0_10z = & { celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z[7:6] };
  assign celloutsig_0_87z = ~((celloutsig_0_43z & celloutsig_0_20z) | 1'h0);
  assign celloutsig_1_2z = ~((in_data[150] & in_data[131]) | celloutsig_1_0z);
  assign celloutsig_0_11z = ~((celloutsig_0_10z & celloutsig_0_2z) | 1'h0);
  assign celloutsig_1_18z = ~((celloutsig_1_5z & celloutsig_1_3z) | celloutsig_1_2z);
  assign celloutsig_0_13z = ~((celloutsig_0_4z & _03_[3]) | in_data[85]);
  assign celloutsig_0_17z = ~((celloutsig_0_4z & celloutsig_0_5z) | celloutsig_0_4z);
  assign celloutsig_0_18z = ~((celloutsig_0_2z & celloutsig_0_11z) | celloutsig_0_9z);
  assign celloutsig_0_22z = ~((celloutsig_0_12z & celloutsig_0_19z) | _03_[1]);
  assign _02_[5] = _00_;
  assign _05_[2] = _01_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z, celloutsig_0_87z };
endmodule
