VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2023-09-25T13:58:26
Compiler: GNU 9.4.0 on Linux-5.15.0-84-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/csplab/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml test_lcd_ctrl.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /home/csplab/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /home/csplab/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/build/test_lcd_ctrl_dummy.sdc --route


Architecture file: /home/csplab/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: test_lcd_ctrl

# Loading Architecture Description
# Loading Architecture Description took 0.33 seconds (max_rss 28.4 MiB, delta_rss +24.1 MiB)
# Building complex block graph
# Building complex block graph took 0.08 seconds (max_rss 35.1 MiB, delta_rss +6.7 MiB)
# Load circuit
# Load circuit took 0.18 seconds (max_rss 79.9 MiB, delta_rss +44.8 MiB)
# Clean circuit
Absorbed 17026 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred  309 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 1
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 142
Swept block(s)      : 1
Constant Pins Marked: 415
# Clean circuit took 1.02 seconds (max_rss 536.7 MiB, delta_rss +456.8 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 537.2 MiB, delta_rss +0.5 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 537.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 2535
    .input    :       7
    .output   :      16
    ASSP      :       1
    BIDIR_CELL:      23
    C_FRAG    :      95
    F_FRAG    :     369
    GND       :       1
    Q_FRAG    :     610
    T_FRAG    :    1412
    VCC       :       1
  Nets  : 2519
    Avg Fanout:     6.6
    Max Fanout:  5754.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
Warning 1: Inferred implicit clock source lcd_disp_ctrl.clk_top.clk1_dffe_Q.QZ[0] for netlist clock lcd_disp_ctrl.clk_top.clk1 (possibly data used as clock)
  Timing Graph Nodes: 19261
  Timing Graph Edges: 32063
  Timing Graph Levels: 42
# Build Timing Graph took 0.02 seconds (max_rss 537.2 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock 'lcd_disp_ctrl.clk_top.clk1' Fanout: 50 pins (0.3%), 50 blocks (2.0%)
  Netlist Clock 'bctrl.bsampler.mclk' Fanout: 561 pins (2.9%), 561 blocks (22.1%)
# Load Timing Constraints

SDC file '/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/build/test_lcd_ctrl_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 3 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock 'lcd_disp_ctrl.clk_top.clk1' Source: 'lcd_disp_ctrl.clk_top.clk1_dffe_Q.QZ[0]'
  Constrained Clock 'bctrl.bsampler.mclk' Source: 'qlal4s3b_cell.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 537.2 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: test_lcd_ctrl.net
Circuit placement file: test_lcd_ctrl.place
Circuit routing file: test_lcd_ctrl.route
Circuit SDC file: /home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/build/test_lcd_ctrl_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH_BOUNDED
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: QUICK
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 10
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 4.000000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: false
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 0.800000
RouterOpts.high_fanout_threshold: -1
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: OFF
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = OFF
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'test_lcd_ctrl.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.355568 seconds).
# Load Packing took 0.36 seconds (max_rss 543.2 MiB, delta_rss +5.9 MiB)
Warning 2: Netlist contains 0 global net to non-global architecture pin connections
Warning 3: Logic block #826 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 4: Logic block #827 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 2212
Netlist num_blocks: 828
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-LOGIC blocks: 802.
Netlist PB-CLOCK blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 23.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 1.
Netlist inputs pins: 7
Netlist output pins: 62


Pb types usage...
  PB-LOGIC          : 802
   LOGIC            : 802
    FRAGS           : 802
     c_frag_modes   : 801
      SINGLE        : 95
       c_frag       : 95
      SPLIT         : 706
       b_frag       : 706
       t_frag       : 706
     f_frag         : 369
     q_frag_modes   : 610
      INT           : 284
       q_frag       : 284
      EXT           : 326
       q_frag       : 326
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 23
   BIDIR            : 23
    INPUT           : 7
     bidir          : 7
     inpad          : 7
    OUTPUT          : 16
     bidir          : 16
     outpad         : 16
  PB-SYN_GND        : 1
   GND              : 1
  PB-ASSP           : 1
   ASSP             : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		802	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		23	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.61 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.90 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.72 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 543.4 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.51 seconds (max_rss 803.9 MiB, delta_rss +260.5 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.26 seconds (max_rss 803.9 MiB, delta_rss +260.5 MiB)

# Load Placement
Reading test_lcd_ctrl.place.

Successfully read test_lcd_ctrl.place.

# Load Placement took 0.00 seconds (max_rss 803.9 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 5: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 7: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 8: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 15.17 seconds (max_rss 803.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 803.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 15.17 seconds (max_rss 803.9 MiB, delta_rss +0.0 MiB)
# Routing
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Warning 9: 16 timing endpoints were not constrained during timing analysis
Initial Net Connection Criticality Histogram:
[        0:      0.1) 8830 ( 56.1%) |**********************************************
[      0.1:      0.2)  352 (  2.2%) |**
[      0.2:      0.3) 1024 (  6.5%) |*****
[      0.3:      0.4)  784 (  5.0%) |****
[      0.4:      0.5)  651 (  4.1%) |***
[      0.5:      0.6)  716 (  4.6%) |****
[      0.6:      0.7) 1128 (  7.2%) |******
[      0.7:      0.8)  987 (  6.3%) |*****
[      0.8:      0.9)  730 (  4.6%) |****
[      0.9:        1)  527 (  3.4%) |***
## Initializing router criticalities took 0.05 seconds (max_rss 803.9 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 10: 16 timing endpoints were not constrained during timing analysis
   1  206.3     0.0    0 9.4e+08    2212   15729   42054 ( 3.012%)  449009 (31.7%)  101.919 -2.141e+04   -101.919      0.000      0.000      N/A
   2  223.1     4.0    0 9.2e+08    1870   11723   17229 ( 1.234%)  471298 (33.3%)  101.968 -2.241e+04   -101.968      0.000      0.000      N/A
   3  185.7     5.2    0 7.4e+08    1380    8115   12291 ( 0.880%)  478831 (33.9%)  101.680 -2.298e+04   -101.680      0.000      0.000      N/A
   4  155.5     6.8    0 6.0e+08    1122    6804    8790 ( 0.629%)  487680 (34.5%)  101.926 -2.343e+04   -101.926      0.000      0.000      N/A
   5  122.8     8.8    1 4.7e+08     896    5470    6472 ( 0.463%)  493785 (34.9%)  102.104 -2.390e+04   -102.104      0.000      0.000      N/A
   6  101.7    11.4    0 3.8e+08     754    4527    4918 ( 0.352%)  500860 (35.4%)  102.147 -2.417e+04   -102.147      0.000      0.000      N/A
   7   87.2    14.9    0 2.9e+08     591    3410    3670 ( 0.263%)  506420 (35.8%)  102.147 -2.441e+04   -102.147      0.000      0.000      N/A
   8   75.8    19.3    1 2.5e+08     489    2761    2564 ( 0.184%)  512141 (36.2%)  102.107 -2.487e+04   -102.107      0.000      0.000      N/A
   9   55.6    25.1    0 1.8e+08     373    2056    2011 ( 0.144%)  516560 (36.5%)  102.102 -2.494e+04   -102.102      0.000      0.000      N/A
  10   44.0    32.6    1 1.4e+08     311    1716    1588 ( 0.114%)  520425 (36.8%)  102.102 -2.517e+04   -102.102      0.000      0.000       34
  11   29.2    42.4    1 9.4e+07     230    1199    1296 ( 0.093%)  524643 (37.1%)  102.179 -2.525e+04   -102.179      0.000      0.000       36
  12   27.8    55.1    3 9.3e+07     217    1129    1068 ( 0.076%)  528330 (37.4%)  102.129 -2.571e+04   -102.129      0.000      0.000       37
  13   22.3    71.7    0 7.8e+07     180     887     843 ( 0.060%)  530368 (37.5%)  102.129 -2.583e+04   -102.129      0.000      0.000       41
  14   20.1    93.2    1 7.0e+07     158     777     610 ( 0.044%)  533380 (37.7%)  102.089 -2.663e+04   -102.089      0.000      0.000       41
  15   19.2   121.1    1 6.5e+07     132     632     579 ( 0.041%)  534454 (37.8%)  101.938 -2.665e+04   -101.938      0.000      0.000       42
  16   22.7   157.5    0 7.4e+07     117     554     543 ( 0.039%)  537584 (38.0%)  102.053 -2.678e+04   -102.053      0.000      0.000       44
  17   13.2   204.7    2 4.4e+07     106     485     393 ( 0.028%)  538316 (38.1%)  102.222 -2.692e+04   -102.222      0.000      0.000       47
  18   12.9   266.2    1 4.2e+07      92     380     340 ( 0.024%)  540587 (38.2%)  100.767 -2.696e+04   -100.767      0.000      0.000       47
  19   11.7   346.0    2 3.8e+07      71     331     292 ( 0.021%)  541185 (38.3%)  100.767 -2.698e+04   -100.767      0.000      0.000       48
  20   14.1   449.8    0 4.5e+07      73     310     207 ( 0.015%)  541572 (38.3%)  100.767 -2.695e+04   -100.767      0.000      0.000       49
  21    8.6   584.8    0 2.8e+07      57     247     235 ( 0.017%)  542646 (38.4%)  104.082 -2.696e+04   -104.082      0.000      0.000       48
  22    8.4   760.2    0 2.7e+07      53     209     196 ( 0.014%)  542939 (38.4%)  104.082 -2.697e+04   -104.082      0.000      0.000       50
  23    7.6   988.3    0 2.4e+07      48     173     171 ( 0.012%)  543058 (38.4%)  104.082 -2.697e+04   -104.082      0.000      0.000       53
  24    7.6  1284.7    0 2.5e+07      44     183     164 ( 0.012%)  543394 (38.4%)  104.082 -2.697e+04   -104.082      0.000      0.000       54
  25    7.7  1670.2    0 2.5e+07      47     187     162 ( 0.012%)  544379 (38.5%)  104.082 -2.698e+04   -104.082      0.000      0.000       57
  26    7.4  2171.2    0 2.4e+07      40     180     160 ( 0.011%)  544774 (38.5%)  104.082 -2.699e+04   -104.082      0.000      0.000       59
  27    7.3  2822.6    0 2.4e+07      41     139     170 ( 0.012%)  545969 (38.6%)  133.220 -2.732e+04   -133.220      0.000      0.000       64
  28    6.4  3669.3    0 2.2e+07      37     181     107 ( 0.008%)  546837 (38.7%)  104.464 -2.723e+04   -104.464      0.000      0.000       69
  29    4.9  4770.1    0 1.6e+07      34     137     116 ( 0.008%)  547042 (38.7%)  104.464 -2.723e+04   -104.464      0.000      0.000       70
  30    5.0  6201.2    0 1.6e+07      34     115      72 ( 0.005%)  547164 (38.7%)  104.464 -2.733e+04   -104.464      0.000      0.000       71
  31    3.4  8061.5    0 1.1e+07      30     118      80 ( 0.006%)  547999 (38.7%)  106.803 -2.735e+04   -106.803      0.000      0.000       70
  32    2.9 10480.0    0 9253564      21      81      70 ( 0.005%)  548048 (38.8%)  106.803 -2.734e+04   -106.803      0.000      0.000       70
  33    3.3 13624.0    0 1.1e+07      24      79      74 ( 0.005%)  548268 (38.8%)  106.803 -2.734e+04   -106.803      0.000      0.000       73
  34    2.8 17711.2    0 9105609      24      76      78 ( 0.006%)  548637 (38.8%)  115.069 -2.735e+04   -115.069      0.000      0.000       74
  35    3.7 23024.5    0 1.3e+07      33     119      90 ( 0.006%)  549814 (38.9%)  120.158 -2.752e+04   -120.158      0.000      0.000       77
  36    2.8 29931.8    2 9252495      17      63      51 ( 0.004%)  549971 (38.9%)  116.073 -2.751e+04   -116.073      0.000      0.000       82
  37    3.4 38911.4    0 1.1e+07      25      96      87 ( 0.006%)  551104 (39.0%)  136.354 -2.771e+04   -136.354      0.000      0.000       82
  38    3.2 50584.8    1 1.1e+07      26      94      61 ( 0.004%)  551602 (39.0%)  136.354 -2.776e+04   -136.354      0.000      0.000       87
  39    3.3 65760.3    1 1.0e+07      27      90     101 ( 0.007%)  551961 (39.0%)  136.354 -2.775e+04   -136.354      0.000      0.000       91
  40    2.1 85488.3    0 6795564      23      76      68 ( 0.005%)  552249 (39.0%)  136.354 -2.777e+04   -136.354      0.000      0.000      100
  41    3.0 1.1e+05    0 9541086      25      61      80 ( 0.006%)  552690 (39.1%)  136.354 -2.780e+04   -136.354      0.000      0.000      103
  42    3.1 1.4e+05    0 1.0e+07      24      79      77 ( 0.006%)  552826 (39.1%)  136.354 -2.784e+04   -136.354      0.000      0.000      110
  43    2.6 1.9e+05    0 8186026      21      67      61 ( 0.004%)  553233 (39.1%)  136.354 -2.784e+04   -136.354      0.000      0.000      122
  44    3.0 2.4e+05    0 9816282      16      64      64 ( 0.005%)  553249 (39.1%)  136.354 -2.783e+04   -136.354      0.000      0.000      124
  45    3.2 3.2e+05    0 1.0e+07      21      68      59 ( 0.004%)  553506 (39.1%)  136.354 -2.784e+04   -136.354      0.000      0.000      132
  46    1.6 4.1e+05    0 5182705      13      56      51 ( 0.004%)  553548 (39.1%)  136.354 -2.783e+04   -136.354      0.000      0.000      134
  47    2.5 5.4e+05    0 7698834      15      70      59 ( 0.004%)  553558 (39.1%)  136.354 -2.789e+04   -136.354      0.000      0.000      138
  48    2.6 7.0e+05    0 8387977      21      90      49 ( 0.004%)  553582 (39.1%)  136.354 -2.790e+04   -136.354      0.000      0.000      142
  49    4.0 9.1e+05    0 1.3e+07      18      85      71 ( 0.005%)  553522 (39.1%)  136.354 -2.789e+04   -136.354      0.000      0.000      146
  50    3.4 1.2e+06    0 1.0e+07      20      79      46 ( 0.003%)  553552 (39.1%)  136.354 -2.789e+04   -136.354      0.000      0.000      157
  51    2.0 1.5e+06    0 6018506      13      51      44 ( 0.003%)  553560 (39.1%)  136.354 -2.789e+04   -136.354      0.000      0.000      164
  52    2.2 2.0e+06    0 6671550      15      35      37 ( 0.003%)  553612 (39.1%)  136.354 -2.789e+04   -136.354      0.000      0.000      161
  53    1.7 2.6e+06    0 5283109      16      85      50 ( 0.004%)  554095 (39.2%)  136.354 -2.796e+04   -136.354      0.000      0.000      165
  54    2.3 3.4e+06    0 7319920      15      60      36 ( 0.003%)  554111 (39.2%)  136.354 -2.796e+04   -136.354      0.000      0.000      169
  55    2.2 4.4e+06    0 6615286      14      39      27 ( 0.002%)  554015 (39.2%)  136.354 -2.796e+04   -136.354      0.000      0.000      179
  56    1.6 5.7e+06    0 4877345      13      45      35 ( 0.003%)  554102 (39.2%)  136.354 -2.798e+04   -136.354      0.000      0.000      164
  57    2.0 7.4e+06    0 5946735      10      40      37 ( 0.003%)  554089 (39.2%)  136.354 -2.795e+04   -136.354      0.000      0.000      164
  58    2.3 9.6e+06    0 7229707      13      46      18 ( 0.001%)  554000 (39.2%)  115.106 -2.776e+04   -115.106      0.000      0.000      163
  59    1.0 1.2e+07    1 2561074       7       9      12 ( 0.001%)  554061 (39.2%)  115.106 -2.775e+04   -115.106      0.000      0.000      152
  60    0.9 1.6e+07    0 2580463       5      11      12 ( 0.001%)  554058 (39.2%)  115.106 -2.775e+04   -115.106      0.000      0.000      136
  61    0.5 2.1e+07    0 1368880       4       4       6 ( 0.000%)  554040 (39.2%)  115.106 -2.776e+04   -115.106      0.000      0.000      122
  62    0.5 2.7e+07    0 1424049       4      21       9 ( 0.001%)  553952 (39.2%)  115.106 -2.776e+04   -115.106      0.000      0.000      111
  63    1.9 3.6e+07    0 5408963      10      39      12 ( 0.001%)  553949 (39.2%)  115.106 -2.776e+04   -115.106      0.000      0.000      104
  64    0.6 4.6e+07    0 1655820       4      23       6 ( 0.000%)  553957 (39.2%)  115.106 -2.776e+04   -115.106      0.000      0.000      103
  65    0.7 6.0e+07    0 2325065       4      11       6 ( 0.000%)  553981 (39.2%)  115.106 -2.776e+04   -115.106      0.000      0.000       97
  66    1.0 7.8e+07    0 3321426       4      12       9 ( 0.001%)  553989 (39.2%)  115.106 -2.776e+04   -115.106      0.000      0.000       95
  67    1.3 1.0e+08    0 3965785       6      33       9 ( 0.001%)  553999 (39.2%)  115.106 -2.776e+04   -115.106      0.000      0.000       93
  68    0.8 1.3e+08    0 2692634       6      26      15 ( 0.001%)  554209 (39.2%)  115.106 -2.776e+04   -115.106      0.000      0.000       93
  69    0.9 1.7e+08    0 2966354       5      17      28 ( 0.002%)  554495 (39.2%)  115.106 -2.776e+04   -115.106      0.000      0.000       94
  70    0.9 2.2e+08    0 2990507       9      33      26 ( 0.002%)  554632 (39.2%)  115.106 -2.776e+04   -115.106      0.000      0.000       98
  71    1.0 2.9e+08    0 2878336      10      32       9 ( 0.001%)  554615 (39.2%)  115.106 -2.776e+04   -115.106      0.000      0.000      101
  72    0.6 3.8e+08    0 1934605       5      30       3 ( 0.000%)  554015 (39.2%)  115.106 -2.776e+04   -115.106      0.000      0.000      102
  73    0.4 4.9e+08    0 1238154       3       3       6 ( 0.000%)  554020 (39.2%)  115.106 -2.776e+04   -115.106      0.000      0.000       97
  74    0.4 6.4e+08    0  969420       2       2       3 ( 0.000%)  554021 (39.2%)  115.106 -2.776e+04   -115.106      0.000      0.000       97
  75    0.2 8.3e+08    0  522554       1       7      23 ( 0.002%)  554095 (39.2%)  115.106 -2.776e+04   -115.106      0.000      0.000       95
  76    0.8 1.1e+09    0 2423389       4      11      14 ( 0.001%)  554064 (39.2%)  115.106 -2.776e+04   -115.106      0.000      0.000       98
  77    0.8 1.4e+09    0 2187809       4       8       3 ( 0.000%)  554066 (39.2%)  115.106 -2.776e+04   -115.106      0.000      0.000      100
  78    0.7 1.8e+09    0 2031211       2       3      11 ( 0.001%)  554067 (39.2%)  115.106 -2.776e+04   -115.106      0.000      0.000       98
  79    0.9 2.4e+09    0 2512747       3       6       0 ( 0.000%)  554396 (39.2%)  115.106 -2.776e+04   -115.106      0.000      0.000      101
Restoring best routing
Critical path: 115.106 ns
Successfully routed after 79 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 8830 ( 56.1%) |**********************************************
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)  911 (  5.8%) |*****
[      0.3:      0.4)  839 (  5.3%) |****
[      0.4:      0.5)  747 (  4.7%) |****
[      0.5:      0.6)  836 (  5.3%) |****
[      0.6:      0.7) 1240 (  7.9%) |******
[      0.7:      0.8) 1252 (  8.0%) |*******
[      0.8:      0.9)  946 (  6.0%) |*****
[      0.9:        1)  128 (  0.8%) |*
Router Stats: total_nets_routed: 12464 total_connections_routed: 73099 total_heap_pushes: 6075430650 total_heap_pops: 4708243423
# Routing took 1616.09 seconds (max_rss 803.9 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1296130044
Circuit successfully routed with a channel width factor of 100.

Incr Slack updates 80 in 0.0147274 sec
Full Max Req/Worst Slack updates 21 in 0.000876786 sec
Incr Max Req/Worst Slack updates 59 in 0.00344033 sec
Incr Criticality updates 48 in 0.0107307 sec
Full Criticality updates 32 in 0.00983637 sec

Average number of bends per net: 222.939  Maximum # of bends: 65979

Number of global nets: 0
Number of routed nets (nonglobal): 2212
Wire length results (in units of 1 clb segments)...
	Total wirelength: 530306, average net length: 239.741
	Maximum net length: 68702

Wire length results in terms of physical segments...
	Total wiring segments used: 497535, average wire segments per net: 224.925
	Maximum segments used by a net: 66985
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)  72 (  2.8%) |****
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   6 (  0.2%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5) 496 ( 19.2%) |**************************
[      0.3:      0.4) 882 ( 34.1%) |***********************************************
[      0.2:      0.3) 232 (  9.0%) |************
[      0.1:      0.2)  94 (  3.6%) |*****
[        0:      0.1) 802 ( 31.0%) |*******************************************
Maximum routing channel utilization:         1 at (1,3)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   1.692        2
                         1     161  10.026      221
                         2       0   0.000        0
                         3     164  74.103      635
                         4     342 126.692      623
                         5     341 180.154      658
                         6     343 200.974      623
                         7     369 227.128      623
                         8     376 242.205      623
                         9     387 255.231      623
                        10     392 251.744      665
                        11     422 276.974      623
                        12     386 270.154      647
                        13     421 268.359      623
                        14     406 270.718      623
                        15     398 260.026      623
                        16     392 257.718      623
                        17     404 265.744      623
                        18     418 276.513      725
                        19     411 272.872      623
                        20     404 272.974      623
                        21     393 267.000      623
                        22     406 254.205      623
                        23     404 264.410      623
                        24     396 259.000      623
                        25     405 225.359      657
                        26     390 253.077      634
                        27     371 248.923      623
                        28     410 231.513      623
                        29     348 208.795      624
                        30     342 199.769      625
                        31     305 135.231      626
                        32     171  70.231      786
                        33       0   0.000      269
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000        2
                         1      47   4.057      287
                         2       1   0.029        4
                         3     229 115.400      848
                         4     334 134.800      874
                         5     360 172.314      819
                         6     357 189.543      760
                         7     373 221.686      761
                         8     377 220.914      761
                         9     353 228.200      761
                        10     398 245.514      757
                        11     397 225.429      775
                        12     390 261.743      757
                        13     407 271.400      761
                        14     409 267.114      761
                        15     400 270.371      761
                        16     410 272.400      761
                        17     411 284.029      761
                        18     397 278.886      761
                        19     398 277.486      816
                        20     397 269.686      761
                        21     396 271.029      883
                        22     377 255.743      761
                        23     370 262.800      761
                        24     376 259.143      761
                        25     371 245.657      761
                        26     397 253.800      757
                        27     351 219.629      775
                        28     373 234.914      757
                        29     352 222.114      761
                        30     357 212.114      761
                        31     351 214.971      761
                        32     320 205.943      761
                        33     319 187.657      763
                        34     284 137.886      762
                        35     245  65.029      764
                        36      54  26.429     1024
                        37       0   0.000      164

Total tracks in x-direction: 19611, in y-direction: 27046

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.3515e+07
	Total used logic block area: 1.2075e+07

Routing area (in minimum width transistor areas)...
	Assuming no buffer sharing (pessimistic). Total: 1.07847e+09, per logic tile: 790090.
	Assuming buffer sharing (slightly optimistic). Total: 8.38760e+08, per logic tile: 614476.


Segment usage by type (index):    name type utilization
                               ------- ---- -----------
                                  sbox    2       0.306
                                   vcc    3       0.646
                                   gnd    4       0.688
                                  hop1    5       0.588
                                  hop2    6       0.566
                                  hop3    7      0.0128
                                  hop4    8       0.697
                                 clock    9           0
                               special   10      0.0828

Segment usage by length: length utilization
                         ------ -----------
                              1        0.31
                              2       0.566
                              3      0.0128
                              4       0.697

Warning 11: 16 timing endpoints were not constrained during timing analysis

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.9e-10:  5.6e-09) 190 ( 28.2%) |***********************************************
[  5.6e-09:  1.1e-08) 137 ( 20.3%) |**********************************
[  1.1e-08:  1.6e-08) 118 ( 17.5%) |*****************************
[  1.6e-08:  2.2e-08) 100 ( 14.8%) |*************************
[  2.2e-08:  2.7e-08)  47 (  7.0%) |************
[  2.7e-08:  3.3e-08)  48 (  7.1%) |************
[  3.3e-08:  3.8e-08)  20 (  3.0%) |*****
[  3.8e-08:  4.3e-08)   6 (  0.9%) |*
[  4.3e-08:  4.9e-08)   5 (  0.7%) |*
[  4.9e-08:  5.4e-08)   3 (  0.4%) |*

Final intra-domain worst hold slacks per constraint:
  lcd_disp_ctrl.clk_top.clk1 to lcd_disp_ctrl.clk_top.clk1 worst hold slack: 4.03011 ns
  bctrl.bsampler.mclk to bctrl.bsampler.mclk worst hold slack: 3.33456 ns

Final inter-domain worst hold slacks per constraint:
  virtual_io_clock to bctrl.bsampler.mclk worst hold slack: 0.188242 ns
  lcd_disp_ctrl.clk_top.clk1 to virtual_io_clock worst hold slack: 30.3248 ns
  bctrl.bsampler.mclk to virtual_io_clock worst hold slack: 27.4737 ns

Final critical path delay (least slack): 115.144 ns
Final setup Worst Negative Slack (sWNS): -115.144 ns
Final setup Total Negative Slack (sTNS): -27719 ns

Final setup slack histogram:
[ -1.2e-07:   -1e-07)   4 (  0.6%) |*
[   -1e-07: -9.2e-08)  11 (  1.6%) |***
[ -9.2e-08: -8.1e-08)  28 (  4.2%) |*******
[ -8.1e-08:   -7e-08)  65 (  9.6%) |*****************
[   -7e-08: -5.8e-08)  67 (  9.9%) |*****************
[ -5.8e-08: -4.7e-08)  50 (  7.4%) |*************
[ -4.7e-08: -3.6e-08) 106 ( 15.7%) |****************************
[ -3.6e-08: -2.4e-08) 181 ( 26.9%) |***********************************************
[ -2.4e-08: -1.3e-08) 115 ( 17.1%) |******************************
[ -1.3e-08: -1.4e-09)  47 (  7.0%) |************

Final intra-domain critical path delays (CPDs):
  bctrl.bsampler.mclk to bctrl.bsampler.mclk CPD: 115.144 ns (8.6848 MHz)
  lcd_disp_ctrl.clk_top.clk1 to lcd_disp_ctrl.clk_top.clk1 CPD: 43.788 ns (22.8373 MHz)

Final inter-domain critical path delays (CPDs):
  virtual_io_clock to bctrl.bsampler.mclk CPD: 13.2085 ns (75.7089 MHz)
  bctrl.bsampler.mclk to virtual_io_clock CPD: 48.0816 ns (20.798 MHz)
  lcd_disp_ctrl.clk_top.clk1 to virtual_io_clock CPD: 31.3679 ns (31.8797 MHz)

Final intra-domain worst setup slacks per constraint:
  bctrl.bsampler.mclk to bctrl.bsampler.mclk worst setup slack: -115.144 ns
  lcd_disp_ctrl.clk_top.clk1 to lcd_disp_ctrl.clk_top.clk1 worst setup slack: -43.788 ns

Final inter-domain worst setup slacks per constraint:
  virtual_io_clock to bctrl.bsampler.mclk worst setup slack: -13.2085 ns
  bctrl.bsampler.mclk to virtual_io_clock worst setup slack: -48.0816 ns
  lcd_disp_ctrl.clk_top.clk1 to virtual_io_clock worst setup slack: -31.3679 ns

Final geomean non-virtual intra-domain period: 71.0064 ns (14.0832 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 20.6311 ns (48.4705 MHz)

Incr Slack updates 1 in 0.000345434 sec
Full Max Req/Worst Slack updates 1 in 6.4958e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000431558 sec
Flow timing analysis took 0.567236 seconds (0.486452 STA, 0.0807843 slack) (81 full updates: 0 setup, 0 hold, 81 combined).
VPR succeeded
The entire flow of VPR took 1636.08 seconds (max_rss 803.9 MiB)
