INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vik/RTL_design/dsn_verif/examples/shift_register_mem/timescale.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vik/RTL_design/dsn_verif/ehgu/ehgu_config_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vik/RTL_design/dsn_verif/ehgu/ehgu_basic_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vik/RTL_design/dsn_verif/ehgu/ehgu_ram_dual_port.sv" into library work
INFO: [VRFC 10-311] analyzing module ehgu_ram_dual_port
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vik/RTL_design/dsn_verif/ehgu/ehgu_sr_mem.sv" into library work
INFO: [VRFC 10-311] analyzing module ehgu_sr_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vik/RTL_design/dsn_verif/thee/thee_mathsci_consts_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vik/RTL_design/dsn_verif/thee/thee_utils_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vik/RTL_design/dsn_verif/thee/thee_clk_gen_module.sv" into library work
INFO: [VRFC 10-311] analyzing module thee_clk_gen_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vik/RTL_design/dsn_verif/examples/shift_register_mem/tb.sv" into library work
INFO: [VRFC 10-311] analyzing module tb
