4.4G	.
3.7G	./v_src
3.6G	./v_src/DAC_17_idct_code
2.1G	./v_src/DAC_17_idct_code/approximated_bu
989M	./v_src/DAC_17_idct_code/approximated
487M	./py_src
189M	./tcl_src
166M	./v_src/DAC_17_idct_code/approximated/build/syn
166M	./v_src/DAC_17_idct_code/approximated/build
166M	./v_src/DAC_17_idct_code/approximated_bu/build/syn
166M	./v_src/DAC_17_idct_code/approximated_bu/build
163M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results
163M	./v_src/DAC_17_idct_code/approximated_bu/both_16.wlf
162M	./v_src/DAC_17_idct_code/approximated/build/syn/results
150M	./v_src/DAC_17_idct_code/approximated_bu/compare__Ps__modelsimdump.txt
143M	./v_src/DAC_17_idct_code/approximated_2
137M	./v_src/DAC_17_idct_code/approximated__behavoral_3
137M	./v_src/DAC_17_idct_code/approximated__behavoral_2
137M	./v_src/DAC_17_idct_code/approximated__behavoral
132M	./v_src/DAC_17_idct_code/approximated_bu/mul_res.wlf
131M	./v_src/DAC_17_idct_code/approximated_bu/wlft2jmFKB
128M	./v_src/DAC_17_idct_code/approximated__behavoral/build
128M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build
128M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build
128M	./v_src/DAC_17_idct_code/approximated_2/build
127M	./v_src/DAC_17_idct_code/approximated_bu/shifted.wlf
115M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn
115M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn
115M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn
115M	./v_src/DAC_17_idct_code/approximated_2/build/syn
112M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results
112M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results
112M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results
112M	./v_src/DAC_17_idct_code/approximated_2/build/syn/results
106M	./v_src/DAC_17_idct_code/approximated_bu/wlftvIWZWa
106M	./v_src/DAC_17_idct_code/approximated_bu/wlfti18Smp
96M	./v_src/DAC_17_idct_code/approximated_bu/both_8.wlf
96M	./v_src/DAC_17_idct_code/approximated_bu/8bit_coeff__accurate.wlf
87M	./v_src/DAC_17_idct_code/approximated_bu/8bit_coeff__accurate__listvalues.txt
87M	./v_src/DAC_17_idct_code/approximated/8bit_coeff__accurate__listvalues.txt
86M	./v_src/DAC_17_idct_code/approximated/compare__second_Ps_results.txt
86M	./v_src/DAC_17_idct_code/approximated_bu/compare__second_Ps_results.txt
84M	./v_src/DAC_17_idct_code/approximated/mylist.txt
84M	./v_src/DAC_17_idct_code/approximated_bu/mylist.txt
74M	./v_src/DAC_17_idct_code/approximated/compare__first_Ps_results.txt
74M	./v_src/DAC_17_idct_code/approximated_bu/compare__first_Ps_results.txt
67M	./tcl_src/WORK
66M	./v_src/DAC_17_idct_code/approximated_bu/16bit_coeff__accurate__listvalues.txt
66M	./v_src/DAC_17_idct_code/approximated/16bit_coeff__accurate__listvalues.txt
64M	./v_src/INCA_libs
63M	./v_src/INCA_libs/worklib/inca.lnx8664.164.pak
63M	./v_src/INCA_libs/worklib
63M	./v_src/DAC_17_idct_code/approximated_bu/both_8_P_and_P_tmp_values.txt_bu
63M	./v_src/DAC_17_idct_code/approximated_bu/both_8_P_and_P_tmp_values.txt
63M	./v_src/DAC_17_idct_code/approximated/both_8_P_and_P_tmp_values.txt_bu
63M	./v_src/DAC_17_idct_code/approximated/both_8_P_and_P_tmp_values.txt
62M	./v_src/DAC_17_idct_code/approximated/one_16_P_and_P_tmp_values.txt_bu
62M	./v_src/DAC_17_idct_code/approximated/one_16_P_and_P_tmp_values.txt
62M	./v_src/DAC_17_idct_code/approximated_bu/one_16_P_and_P_tmp_values.txt_bu
62M	./v_src/DAC_17_idct_code/approximated_bu/one_16_P_and_P_tmp_values.txt
60M	./v_src/DAC_17_idct_code/approximated_bu/wlftA4J6e5
56M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__Pn_24__our_design
56M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__Pn_24__our_design
56M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__Pn_24__our_design
56M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__Pn_24__our_design
56M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__Pn_24__our_design
56M	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__Pn_24__our_design
55M	./v_src/DAC_17_idct_code/approximated/comparison.txt
55M	./v_src/DAC_17_idct_code/approximated_bu/comparison.txt
37M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__traditional_design
37M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__traditional_design
37M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__traditional_design
37M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__traditional_design
37M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__traditional_design
37M	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__traditional_design
35M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__Pn_24__our_design/75
35M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__Pn_24__our_design/75
35M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__Pn_24__our_design/75
35M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__Pn_24__our_design/75
35M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__Pn_24__our_design/75
35M	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__Pn_24__our_design/75
32M	./tcl_src/cell__na.txt
29M	./py_src/timing_per_cell__logSCBSD__3.txt
28M	./py_src/timing_per_cell__logSCBSD.txt
27M	./py_src/timing_per_cell__logSCBSD__2.txt
26M	./py_src/timing_per_cell__logSCBSD__FF_2.txt
26M	./py_src/timing_per_cell__logSCBSD__FF_1.txt
25M	./py_src/WORK_1_SCBDD__1_autoread
24M	./v_src/DAC_17_idct_code/approximated_bu/wlftbVrhL8
24M	./py_src/WORK_autoread
23M	./tcl_src/WORK_autoread
22M	./v_src/DAC_17_idct_code/approximated/work
22M	./v_src/DAC_17_idct_code/approximated/our_approach__15_26
21M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__Pn_24__our_design/25T
21M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__Pn_24__our_design/25T
21M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__Pn_24__our_design/25T
21M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__Pn_24__our_design/25T
21M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__Pn_24__our_design/25T
21M	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__Pn_24__our_design/25T
20M	./py_src/WORK_1_SCBSD__3_autoread
19M	./v_src/DAC_17_idct_code/approximated/traditional_approach__15_26
19M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__traditional_design/75T
19M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__traditional_design/25T
19M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__traditional_design/75T
19M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__traditional_design/25T
19M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__traditional_design/75T
19M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__traditional_design/25T
19M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__traditional_design/75T
19M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__traditional_design/25T
19M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__traditional_design/75T
19M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__traditional_design/25T
19M	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__traditional_design/75T
19M	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__traditional_design/25T
18M	./py_src/WORK_1_SCBSD__1_autoread
18M	./py_src/WORK_1_SCBD__2_autoread
17M	./v_src/DAC_17_idct_code/approximated/traditional_approach__15_26/75
17M	./v_src/DAC_17_idct_code/approximated/our_approach__15_26/75__degree
17M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct_synthesized.mapped.sdf
17M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct_synthesized.mapped.sdf
17M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct_synthesized.mapped.sdf
17M	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct_synthesized.mapped.sdf
17M	./py_src/WORK_1_SCBSD__2_autoread
17M	./py_src/WORK
16M	./v_src/DAC_17_idct_code/approximated/work/idct_@bit@width31_@bit@width130
16M	./v_src/DAC_17_idct_code/approximated_bu/INCA_libs/worklib/inca.lnx8664.164.pak
16M	./v_src/DAC_17_idct_code/approximated_bu/INCA_libs/worklib
16M	./v_src/DAC_17_idct_code/approximated_bu/INCA_libs
16M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct_synthesized.mapped.sdf__re_HW
16M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct_synthesized.mapped.sdf__HW_0
16M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__Pn_24__our_design/75/idct_BitWidth31_BitWidth130_synthesized.mapped.sdf
16M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__Pn_24__our_design/75/hw_0
16M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__Pn_24__our_design/25T/idct_synthesized.mapped.sdf
16M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct_synthesized.mapped.sdf__re_HW
16M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct_synthesized.mapped.sdf__HW_0
16M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__Pn_24__our_design/75/idct_BitWidth31_BitWidth130_synthesized.mapped.sdf
16M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__Pn_24__our_design/75/hw_0
16M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__Pn_24__our_design/25T/idct_synthesized.mapped.sdf
16M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__Pn_24__our_design/75/idct_BitWidth31_BitWidth130_synthesized.mapped.sdf
16M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__Pn_24__our_design/75/hw_0
16M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__Pn_24__our_design/25T/idct_synthesized.mapped.sdf
16M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__Pn_24__our_design/75/idct_BitWidth31_BitWidth130_synthesized.mapped.sdf
16M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__Pn_24__our_design/75/hw_0
16M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__Pn_24__our_design/25T/idct_synthesized.mapped.sdf
16M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__Pn_24__our_design/75/idct_BitWidth31_BitWidth130_synthesized.mapped.sdf
16M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__Pn_24__our_design/75/hw_0
16M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__Pn_24__our_design/25T/idct_synthesized.mapped.sdf
16M	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__Pn_24__our_design/75/idct_BitWidth31_BitWidth130_synthesized.mapped.sdf
16M	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__Pn_24__our_design/75/hw_0
16M	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__Pn_24__our_design/25T/idct_synthesized.mapped.sdf
16M	./py_src/WORK_1_SCBD__1_autoread
15M	./v_src/DAC_17_idct_code/approximated/traditional_approach__15_26/75/idct_synthesized.mapped.sdf
15M	./v_src/DAC_17_idct_code/approximated/our_approach__15_26/75__degree/idct_synthesized.mapped.sdf
15M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct_synthesized.mapped.sdf
15M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct_BitWidth31_BitWidth130_synthesized.mapped.sdf
15M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__traditional_design/75T/idct_BitWidth31_BitWidth130_synthesized.mapped.sdf
15M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__traditional_design/25T/idct_synthesized.mapped.sdf
15M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct_synthesized.mapped.sdf
15M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct_BitWidth31_BitWidth130_synthesized.mapped.sdf
15M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__traditional_design/75T/idct_BitWidth31_BitWidth130_synthesized.mapped.sdf
15M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__traditional_design/25T/idct_synthesized.mapped.sdf
15M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__traditional_design/75T/idct_BitWidth31_BitWidth130_synthesized.mapped.sdf
15M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__traditional_design/25T/idct_synthesized.mapped.sdf
15M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__traditional_design/75T/idct_BitWidth31_BitWidth130_synthesized.mapped.sdf
15M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__traditional_design/25T/idct_synthesized.mapped.sdf
15M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__traditional_design/75T/idct_BitWidth31_BitWidth130_synthesized.mapped.sdf
15M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__traditional_design/25T/idct_synthesized.mapped.sdf
15M	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__traditional_design/75T/idct_BitWidth31_BitWidth130_synthesized.mapped.sdf
15M	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__traditional_design/25T/idct_synthesized.mapped.sdf
15M	./tcl_src/INCA_libs/worklib/inca.lnx8664.164.pak
15M	./tcl_src/INCA_libs/worklib
15M	./tcl_src/INCA_libs
14M	./py_src/WORK_1_SCBSD__5_autoread
14M	./py_src/WORK_1_SCBSD__4_autoread
13M	./v_src/DAC_17_idct_code/approximated/log3
13M	./v_src/DAC_17_idct_code/approximated_bu/log3
13M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__Pn_24__our_design/75/hw_0/idct_BitWidth31_BitWidth130_synthesized.mapped.sdf
13M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__Pn_24__our_design/75/hw_0/idct_BitWidth31_BitWidth130_synthesized.mapped.sdf
13M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__Pn_24__our_design/75/hw_0/idct_BitWidth31_BitWidth130_synthesized.mapped.sdf
13M	./v_src/DAC_17_idct_code/approximated__behavoral/build/idct_synthesized.mapped.sdf
13M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__Pn_24__our_design/75/hw_0/idct_BitWidth31_BitWidth130_synthesized.mapped.sdf
13M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/idct_synthesized.mapped.sdf
13M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__Pn_24__our_design/75/hw_0/idct_BitWidth31_BitWidth130_synthesized.mapped.sdf
13M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/idct_synthesized.mapped.sdf
13M	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__Pn_24__our_design/75/hw_0/idct_BitWidth31_BitWidth130_synthesized.mapped.sdf
13M	./v_src/DAC_17_idct_code/approximated_2/build/idct_synthesized.mapped.sdf
13M	./py_src/INCA_libs
12M	./tcl_src/WORK_autoread/alib-52
12M	./tcl_src/alib-52
12M	./py_src/WORK_1_DFDL__2_autoread
12M	./py_src/INCA_libs/worklib/inca.lnx8664.164.pak
12M	./py_src/INCA_libs/worklib
11M	./py_src/alib-52
9.3M	./v_src/DAC_17_idct_code/approximated/work/idct_@bit@width31_@bit@width130/verilog.asm
9.3M	./py_src/WORK_1_SCBD_autoread
9.1M	./py_src/WORK_1_SCBDD__2_autoread
8.9M	./tcl_src/WORK/idct_BitWidth31_BitWidth130-verilog.pvl
8.9M	./tcl_src/WORK/idct_BitWidth31_BitWidth130_1-verilog.pvl
8.7M	./tcl_src/WORK/idct_BitWidth31_BitWidth130_3-verilog.pvl
8.7M	./py_src/timing_per_cell__logSCBSD__7.txt
8.4M	./tcl_src/WORK/idct_BitWidth31_BitWidth130_2-verilog.pvl
8.3M	./py_src/WORK_1_SCBSD_autoread
8.2M	./v_src/optimals__found_so_far
7.8M	./py_src/WORK_1_DFDL__1_autoread
7.6M	./py_src/WORK_1_SCBSD__4_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
6.6M	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
6.6M	./py_src/WORK_1_SCBSD__3_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.pvl
6.6M	./py_src/WORK_1_SCBSD__3_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
6.2M	./py_src/WORK_1_SCBSD_1_autoread
6.1M	./tcl_src/WORK_autoread/cell__na.txt
6.0M	./v_src/DAC_17_idct_code/approximated/wrapper_synth__bu
6.0M	./v_src/DAC_17_idct_code/approximated_bu/wrapper_synth__bu
6.0M	./py_src/WORK_1_SCBSD__5_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
6.0M	./py_src/WORK_1_DFDL__3_autoread
5.8M	./tcl_src/tcl_src_bu
5.7M	./py_src/WORK_1_DFDL__3_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
5.7M	./py_src/timing_per_cell__logSCBSD_1.txt
5.6M	./py_src/WORK_1_SCBSD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
5.6M	./py_src/timing_per_cell__logSCBD__1.txt
5.4M	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply
5.4M	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply
5.4M	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply
5.4M	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply
5.4M	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.pvl
5.2M	./py_src/WORK_1_SCBSD_2_autoread
5.2M	./py_src/WORK_1_DFDL__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
5.1M	./tcl_src/my_waves.shm
5.1M	./py_src/WORK_1_SCBSD__FF_2_autoread
5.1M	./py_src/WORK_1_SCBSD__6_autoread
5.0M	./v_src/optimals__found_so_far/mul
5.0M	./py_src/WORK_1_SCBSD_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.pvl
5.0M	./py_src/WORK_1_SCBSD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.pvl
5.0M	./py_src/timing_per_cell__logSCBSD_2.txt
4.9M	./py_src/WORK_1_DFDL__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
4.8M	./py_src/WORK_1_SCBSD__FF_1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.pvl
4.8M	./py_src/WORK_1_SCBSD__FF_1_autoread
4.8M	./py_src/timing_per_cell__logDFDL__2.txt
4.6M	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
4.6M	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
4.5M	./py_src/WORK_1_SCBSD__FF_2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.pvl
4.4M	./tcl_src/WORK_autoread/alib-52/noAging.db.alib
4.4M	./tcl_src/WORK_autoread/alib-52/1.2V_75T.db.alib
4.4M	./tcl_src/alib-52/noAging.db.alib
4.4M	./tcl_src/alib-52/1.2V_75T.db.alib
4.4M	./py_src/WORK_1_SCBSD__3_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
4.4M	./py_src/WORK_1_SCBSD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
4.4M	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
4.4M	./py_src/alib-52/noAging.db.alib
4.3M	./py_src/WORK_1_SCBD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
4.1M	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images
4.1M	./v_src/DAC_17_idct_code/approximated/input_images_for_idct
4.1M	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images
4.1M	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct
4.1M	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images
4.1M	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct
4.1M	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images
4.1M	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct
4.1M	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images
4.1M	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct
4.1M	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images
4.1M	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct
4.1M	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images
4.1M	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct
4.1M	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images
4.1M	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct
4.1M	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images
4.1M	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct
4.1M	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images
4.1M	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct
4.1M	./tcl_src/my_waves.shm/my_waves.trn
4.1M	./py_src/WORK_1_SCBD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
3.9M	./py_src/WORK_1_SCBSD__4_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
3.8M	./py_src/WORK_1_SCBD_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH26_DATA_PATH_BITWIDTH32-verilog.pvl
3.7M	./v_src/DAC_17_idct_code/approximated/work/idct_@bit@width31_@bit@width130/_primary.dbs
3.7M	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/txt
3.7M	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/txt
3.7M	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt
3.7M	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt
3.7M	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt
3.7M	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt
3.7M	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/txt
3.7M	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/txt
3.7M	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/txt
3.7M	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/txt
3.7M	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.pvl
3.7M	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos__acc_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
3.6M	./v_src/DAC_17_idct_code/approximated/build/syn/reports
3.6M	./v_src/DAC_17_idct_code/approximated_2/nohup.out
3.6M	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.pvl
3.6M	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH32-verilog.pvl
3.6M	./py_src/WORK_1_SCBD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.pvl
3.6M	./py_src/my_waves.shm
3.5M	./v_src/DAC_17_idct_code/approximated__behavoral/nohup.out
3.5M	./v_src/DAC_17_idct_code/approximated__behavoral_3/nohup.out
3.5M	./v_src/DAC_17_idct_code/approximated__behavoral_2/nohup.out
3.5M	./v_src/DAC_17_idct_code/approximated_2/log
3.5M	./py_src/WORK_1_SCBD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH32-verilog.pvl
3.5M	./py_src/WORK_1_DFDL__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
3.4M	./py_src/WORK_1_SCBD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH32-verilog.pvl
3.4M	./py_src/alib-52/noAging__modified.db.alib
3.3M	./v_src/DAC_17_idct_code/approximated/wrapper_synth__bu/16_24
3.3M	./v_src/DAC_17_idct_code/approximated_bu/wrapper_synth__bu/16_24
3.3M	./py_src/WORK_1_SCBSD__5_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
3.3M	./py_src/WORK_1_SCBSD_1_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
3.2M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/reports
3.2M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/reports
3.2M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/reports
3.2M	./v_src/DAC_17_idct_code/approximated_2/build/syn/reports
3.2M	./tcl_src/WORK_autoread/alib-52/1.2V_25T.db.alib
3.2M	./tcl_src/alib-52/1.2V_25T.db.alib
3.2M	./py_src/WORK_1_SCBSD__7_autoread
3.2M	./py_src/WORK_1_SCBD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH28-verilog.pvl
3.2M	./py_src/alib-52/1.2V_25T.db.alib
3.1M	./py_src/WORK/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.pvl
3.1M	./py_src/WORK_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.pvl
3.1M	./py_src/WORK_1_SCBSD__7_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
2.9M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/reports
2.9M	./py_src/WORK_1_SCBSD_2_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
2.8M	./v_src/DAC_17_idct_code/approximated/wrapper_synth__bu/24
2.8M	./v_src/DAC_17_idct_code/approximated/work/conf_int_mul__no@f@f__arch_agnos_@o@p_@b@i@t@w@i@d@t@h18_@d@a@t@a_@p@a@t@h_@b@i@t@w@i@d@t@h26
2.8M	./v_src/DAC_17_idct_code/approximated_bu/wrapper_synth__bu/24
2.8M	./tcl_src/WORK_autoread/after_hardwiring__timing_log.txt
2.8M	./tcl_src/after_hardwiring__timing_log.txt
2.8M	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.pvl
2.8M	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.pvl
2.8M	./py_src/WORK_1_SCBSD__5_autoread/conf_int_mul__noFF__arch_agnos__acc_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
2.8M	./py_src/WORK_1_SCBSD_1_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.pvl
2.8M	./py_src/timing_per_cell__logSCBSD__1.txt
2.8M	./py_src/timing_per_cell__logDFDL.txt
2.8M	./py_src/after_hardwiring__timing_log.txt
2.7M	./v_src/DAC_17_idct_code/approximated/idct_synthesized.v_bu
2.7M	./v_src/DAC_17_idct_code/approximated/idct_BitWidth31_BitWidth130_synthesized.v
2.7M	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos__acc_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
2.6M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct_synthesized.v
2.6M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct_synthesized.v
2.6M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct_synthesized.v
2.6M	./v_src/DAC_17_idct_code/approximated_2/idct_synthesized.v
2.6M	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct_synthesized.v
2.5M	./v_src/DAC_17_idct_code/approximated/wrapper_synth__bu/16_24/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.sdf
2.5M	./v_src/DAC_17_idct_code/approximated_bu/wrapper_synth__bu/16_24/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.sdf
2.4M	./v_src/optimals__found_so_far/idct
2.4M	./v_src/DAC_17_idct_code/approximated/wrapper_synth__bu/24/mul_24__clk_1.3__acc_max_del_0__Pn_16__atmpt_-1__id_SCBD__1__evol_log.txt__sdf
2.4M	./v_src/DAC_17_idct_code/approximated_bu/wrapper_synth__bu/24/mul_24__clk_1.3__acc_max_del_0__Pn_16__atmpt_-1__id_SCBD__1__evol_log.txt__sdf
2.4M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__Pn_24__our_design/75/idct_BitWidth31_BitWidth130_synthesized.v
2.4M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__Pn_24__our_design/25T/idct_synthesized.v
2.4M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__Pn_24__our_design/75/idct_BitWidth31_BitWidth130_synthesized.v
2.4M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__Pn_24__our_design/25T/idct_synthesized.v
2.4M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__Pn_24__our_design/75/idct_BitWidth31_BitWidth130_synthesized.v
2.4M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__Pn_24__our_design/25T/idct_synthesized.v
2.4M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__Pn_24__our_design/75/idct_BitWidth31_BitWidth130_synthesized.v
2.4M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__Pn_24__our_design/25T/idct_synthesized.v
2.4M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__Pn_24__our_design/75/idct_BitWidth31_BitWidth130_synthesized.v
2.4M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__Pn_24__our_design/25T/idct_synthesized.v
2.4M	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__Pn_24__our_design/75/idct_BitWidth31_BitWidth130_synthesized.v
2.4M	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__Pn_24__our_design/25T/idct_synthesized.v
2.4M	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
2.4M	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
2.4M	./py_src/WORK_1_DFDL__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
2.3M	./v_src/optimals__found_so_far/mul/delay_profile
2.3M	./v_src/DAC_17_idct_code/approximated/work/idct_@bit@width31_@bit@width130/_primary.dat
2.3M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct_synthesized.v__re_HW
2.3M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct_synthesized.v__HW_0
2.3M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct_synthesized.v__re_HW
2.3M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct_synthesized.v__HW_0
2.3M	./py_src/WORK_1_SCBSD__6_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
2.3M	./py_src/WORK_1_SCBD_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
2.3M	./py_src/WORK_1_SCBD__3_autoread
2.3M	./py_src/WORK_1_SCBD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.pvl
2.3M	./py_src/WORK_1_SCBD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
2.3M	./py_src/timing_per_cell__logSCBD.txt
2.2M	./v_src/mul_to_report.v
2.2M	./v_src/DAC_17_idct_code/approximated/traditional_approach__15_26/idct_synthesized.v
2.2M	./v_src/DAC_17_idct_code/approximated/traditional_approach__15_26/75/idct_synthesized.v
2.2M	./v_src/DAC_17_idct_code/approximated/shifted_result.txt
2.2M	./v_src/DAC_17_idct_code/approximated/our_approach__15_26/idct_synthesized.v_bu
2.2M	./v_src/DAC_17_idct_code/approximated/our_approach__15_26/75__degree/idct_synthesized.v
2.2M	./v_src/DAC_17_idct_code/approximated/our_approach__15_26/25__degree/idct_synthesized.v
2.2M	./v_src/DAC_17_idct_code/approximated/our_approach__15_26/25__degree
2.2M	./v_src/DAC_17_idct_code/approximated/mul_res.txt
2.2M	./v_src/DAC_17_idct_code/approximated/idct_synthesized.v_bu__in_isolation
2.2M	./v_src/DAC_17_idct_code/approximated/idct_synthesized.v
2.2M	./v_src/DAC_17_idct_code/approximated/compare__first_Sums__results.txt
2.2M	./v_src/DAC_17_idct_code/approximated_bu/wlftqP3iWI
2.2M	./v_src/DAC_17_idct_code/approximated_bu/shifted_result.txt
2.2M	./v_src/DAC_17_idct_code/approximated_bu/mul_res.txt
2.2M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct_BitWidth31_BitWidth130_synthesized.v
2.2M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__traditional_design/75T/idct_BitWidth31_BitWidth130_synthesized.v
2.2M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__traditional_design/25T/idct_synthesized.v
2.2M	./v_src/DAC_17_idct_code/approximated_bu/idct_synthesized.v_bu
2.2M	./v_src/DAC_17_idct_code/approximated_bu/compare__first_Sums__results.txt
2.2M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct_BitWidth31_BitWidth130_synthesized.v
2.2M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__traditional_design/75T/idct_BitWidth31_BitWidth130_synthesized.v
2.2M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__traditional_design/25T/idct_synthesized.v
2.2M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__traditional_design/75T/idct_BitWidth31_BitWidth130_synthesized.v
2.2M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__traditional_design/25T/idct_synthesized.v
2.2M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__traditional_design/75T/idct_BitWidth31_BitWidth130_synthesized.v
2.2M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__traditional_design/25T/idct_synthesized.v
2.2M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__traditional_design/75T/idct_BitWidth31_BitWidth130_synthesized.v
2.2M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__traditional_design/25T/idct_synthesized.v
2.2M	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__traditional_design/75T/idct_BitWidth31_BitWidth130_synthesized.v
2.2M	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__traditional_design/25T/idct_synthesized.v
2.2M	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.pvl
2.2M	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.pvl
2.2M	./py_src/WORK_1_SCBSD_2_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.pvl
2.2M	./py_src/WORK_1_SCBDD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.pvl
2.2M	./py_src/WORK_1_SCBD__4_autoread
2.2M	./py_src/WORK_1_SCBD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
2.1M	./v_src/optimals__found_so_far/mul/delay_profile/32_24
2.1M	./py_src/WORK_1_SCBDD__3_autoread
2.1M	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.pvl
2.1M	./py_src/WORK_1_SCBD__4_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.pvl
2.1M	./py_src/WORK_1_SCBD__3_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.pvl
2.0M	./tcl_src/ncverilog.log
2.0M	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH30_DATA_PATH_BITWIDTH30-verilog.pvl
2.0M	./py_src/timing_per_cell__log.txt
1.9M	./v_src/DAC_17_idct_code/approximated/work/conf_int_mul__no@f@f__arch_agnos_@o@p_@b@i@t@w@i@d@t@h18_@d@a@t@a_@p@a@t@h_@b@i@t@w@i@d@t@h26/verilog.asm
1.9M	./py_src/WORK_1_SCBSD__6_autoread/conf_int_mul__noFF__arch_agnos__acc_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
1.9M	./py_src/WORK_1_SCBSD__3_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.pvl
1.9M	./py_src/WORK_1_SCBD_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.pvl
1.9M	./py_src/WORK_1_DFDL__2_autoread/conf_int_mul__noFF__arch_agnos__acc_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
1.9M	./py_src/my_waves.shm/my_waves.dsn
1.8M	./v_src/DAC_17_idct_code/approximated_bu/wlftaUOwej
1.8M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__Pn_24__our_design/75/hw_0/idct_BitWidth31_BitWidth130_synthesized.v
1.8M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__Pn_24__our_design/75/hw_0/idct_BitWidth31_BitWidth130_synthesized.v
1.8M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__Pn_24__our_design/75/hw_0/idct_BitWidth31_BitWidth130_synthesized.v
1.8M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__Pn_24__our_design/75/hw_0/idct_BitWidth31_BitWidth130_synthesized.v
1.8M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__Pn_24__our_design/75/hw_0/idct_BitWidth31_BitWidth130_synthesized.v
1.8M	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__Pn_24__our_design/75/hw_0/idct_BitWidth31_BitWidth130_synthesized.v
1.8M	./tcl_src/tcl_src_bu/mac-verilog.pvl
1.8M	./tcl_src/mac-verilog.pvl
1.8M	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH29_DATA_PATH_BITWIDTH29-verilog.pvl
1.8M	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
1.8M	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.pvl
1.7M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__Pn_24__our_design/75/idct_BitWidth31_BitWidth130_synthesized.ddc
1.7M	./v_src/DAC_17_idct_code/approximated/build/syn/reports/idct__cells.rpt
1.7M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__Pn_24__our_design/75/idct_BitWidth31_BitWidth130_synthesized.ddc
1.7M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__Pn_24__our_design/75/idct_BitWidth31_BitWidth130_synthesized.ddc
1.7M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/reports/idct__cells.rpt
1.7M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__Pn_24__our_design/75/idct_BitWidth31_BitWidth130_synthesized.ddc
1.7M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/reports/idct__cells.rpt
1.7M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__Pn_24__our_design/75/idct_BitWidth31_BitWidth130_synthesized.ddc
1.7M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/reports/idct__cells.rpt
1.7M	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__Pn_24__our_design/75/idct_BitWidth31_BitWidth130_synthesized.ddc
1.7M	./v_src/DAC_17_idct_code/approximated_2/build/syn/reports/idct__cells.rpt
1.7M	./tcl_src/tcl_src_bu/conf_int_mac__noFF__arch_specific_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.pvl
1.7M	./tcl_src/log_idct
1.7M	./tcl_src/conf_int_mac__noFF__arch_specific_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.pvl
1.7M	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.pvl
1.7M	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH28_DATA_PATH_BITWIDTH28-verilog.pvl
1.7M	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH28-verilog.pvl
1.7M	./py_src/my_waves.shm/my_waves.trn
1.6M	./v_src/optimals__found_so_far/mul/duplicate
1.6M	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.pvl
1.6M	./tcl_src/log__idct
1.6M	./tcl_src/idct_log
1.6M	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH27_DATA_PATH_BITWIDTH27-verilog.pvl
1.5M	./v_src/my_waves.shm/INCA_libs/worklib/inca.lnx8664.164.pak
1.5M	./v_src/my_waves.shm/INCA_libs/worklib
1.5M	./v_src/my_waves.shm/INCA_libs
1.5M	./v_src/my_waves.shm
1.5M	./v_src/DAC_17_idct_code/approximated/verilog__bu
1.5M	./v_src/DAC_17_idct_code/approximated/Image
1.5M	./v_src/DAC_17_idct_code/approximated_bu/verilog__bu
1.5M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct_synthesized.ddc
1.5M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct_BitWidth31_BitWidth130_synthesized.ddc
1.5M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__traditional_design/75T/idct_BitWidth31_BitWidth130_synthesized.ddc
1.5M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__Pn_24__our_design/25T/idct_synthesized.ddc
1.5M	./v_src/DAC_17_idct_code/approximated/build/syn/reports/idct_BitWidth31_BitWidth130__cells.rpt
1.5M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct_BitWidth31_BitWidth130_synthesized.ddc
1.5M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__traditional_design/75T/idct_BitWidth31_BitWidth130_synthesized.ddc
1.5M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__Pn_24__our_design/25T/idct_synthesized.ddc
1.5M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__traditional_design/75T/idct_BitWidth31_BitWidth130_synthesized.ddc
1.5M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__Pn_24__our_design/25T/idct_synthesized.ddc
1.5M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__traditional_design/75T/idct_BitWidth31_BitWidth130_synthesized.ddc
1.5M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__Pn_24__our_design/25T/idct_synthesized.ddc
1.5M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__traditional_design/75T/idct_BitWidth31_BitWidth130_synthesized.ddc
1.5M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__Pn_24__our_design/25T/idct_synthesized.ddc
1.5M	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__traditional_design/75T/idct_BitWidth31_BitWidth130_synthesized.ddc
1.5M	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__Pn_24__our_design/25T/idct_synthesized.ddc
1.5M	./tcl_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.pvl
1.5M	./tcl_src/log2
1.5M	./tcl_src/log
1.5M	./py_src/WORK/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.pvl
1.5M	./py_src/WORK_1_SCBDD__3_autoread/conf_int_mul__noFF__arch_agnos__acc_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.pvl
1.5M	./py_src/WORK_1_SCBDD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.pvl
1.5M	./py_src/WORK_1_SCBDD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.pvl
1.5M	./py_src/WORK_1_SCBDD__2_autoread/conf_int_mul__noFF__arch_agnos__acc_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.pvl
1.5M	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos__apx_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
1.5M	./py_src/WORK_1_SCBD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.pvl
1.4M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct_synthesized.ddc
1.4M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct_synthesized.ddc
1.4M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct_synthesized.ddc
1.4M	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct_synthesized.ddc
1.4M	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__acc-verilog.pvl
1.4M	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos__acc_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.pvl
1.4M	./tcl_src/log__sdf
1.4M	./tcl_src/log__idct_syn
1.4M	./tcl_src/log__get_diff
1.4M	./py_src/WORK_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.pvl
1.4M	./py_src/WORK_1_SCBSD_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH26_DATA_PATH_BITWIDTH32-verilog.pvl
1.4M	./py_src/WORK_1_SCBSD__4_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.pvl
1.4M	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__acc-verilog.pvl
1.4M	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos__acc_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.pvl
1.4M	./py_src/WORK_1_SCBD__5_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
1.4M	./py_src/WORK_1_SCBD__5_autoread
1.4M	./py_src/WORK_1_sanity_checks_autoread
1.4M	./py_src/blah2.txt
1.3M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__traditional_design/25T/idct_synthesized.ddc
1.3M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct_synthesized.ddc
1.3M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__traditional_design/25T/idct_synthesized.ddc
1.3M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/reports/idct__cells.rpt
1.3M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/reports/idct_BitWidth31_BitWidth130__cells.rpt
1.3M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__traditional_design/25T/idct_synthesized.ddc
1.3M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/reports/idct_BitWidth31_BitWidth130__cells.rpt
1.3M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__traditional_design/25T/idct_synthesized.ddc
1.3M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/reports/idct_BitWidth31_BitWidth130__cells.rpt
1.3M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__traditional_design/25T/idct_synthesized.ddc
1.3M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/reports/idct_BitWidth31_BitWidth130__cells.rpt
1.3M	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__traditional_design/25T/idct_synthesized.ddc
1.3M	./v_src/DAC_17_idct_code/approximated_2/build/syn/reports/idct_BitWidth31_BitWidth130__cells.rpt
1.3M	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH25_DATA_PATH_BITWIDTH25-verilog.pvl
1.3M	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH24-verilog.pvl
1.3M	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.pvl
1.2M	./v_src/optimals__found_so_far/mul/in_isolation
1.2M	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__Pn_24__our_design/75/hw_0/idct_BitWidth31_BitWidth130_synthesized.ddc
1.2M	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__Pn_24__our_design/75/hw_0/idct_BitWidth31_BitWidth130_synthesized.ddc
1.2M	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__Pn_24__our_design/75/hw_0/idct_BitWidth31_BitWidth130_synthesized.ddc
1.2M	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__Pn_24__our_design/75/hw_0/idct_BitWidth31_BitWidth130_synthesized.ddc
1.2M	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__Pn_24__our_design/75/hw_0/idct_BitWidth31_BitWidth130_synthesized.ddc
1.2M	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__Pn_24__our_design/75/hw_0/idct_BitWidth31_BitWidth130_synthesized.ddc
1.2M	./py_src/WORK_1_SCBD_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.pvl
1.1M	./v_src/optimals__found_so_far/mul/delay_profile/32_24/optimal__2.v
1.1M	./v_src/DAC_17_idct_code/approximated_bu/best__synthesized
1.1M	./v_src/DAC_17_idct_code/approximated/best__synthesized
1.1M	./py_src/WORK_1_SCBSD_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH26_DATA_PATH_BITWIDTH32-verilog.pvl
1.1M	./py_src/WORK_1_SCBD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.pvl
1.0M	./v_src/DAC_17_idct_code/approximated/idct_synthesized.v__bu_bu
1.0M	./v_src/DAC_17_idct_code/approximated_bu/idct_synthesized.v__bu_bu
1.0M	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos__apx_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
1020K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.pvl
1020K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.pvl
1004K	./v_src/optimals__found_so_far/mul/duplicate/32__24
1000K	./v_src/optimals__found_so_far/mul/duplicate/32__24/mul_to_report.v
996K	./tcl_src/my_waves.shm/my_waves.dsn
976K	./py_src/WORK_1_SCBSD__5_autoread/conf_int_mul__noFF__arch_agnos__apx_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
956K	./v_src/optimals__found_so_far/mul/delay_profile/32_24/optimal__1.v
916K	./v_src/optimals__found_so_far/idct/delay_profile
916K	./py_src/WORK_1_SCBSD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.pvl
892K	./v_src/DAC_17_idct_code/approximated__behavoral_3/Image
892K	./v_src/DAC_17_idct_code/approximated__behavoral_2/Image
860K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.pvl
816K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.pvl
812K	./v_src/optimals__found_so_far/idct/duplicate__one_shot
800K	./v_src/optimals__found_so_far/idct/delay_profile/dot_files
800K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_5-verilog.pvl
800K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_4-verilog.pvl
800K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_3-verilog.pvl
796K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_2-verilog.pvl
796K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_1-verilog.pvl
736K	./v_src/DAC_17_idct_code/approximated_bu/Image
712K	./v_src/optimals__found_so_far/idct/duplicate__one_shot/dot_v
704K	./tcl_src/WORK_1_SCBSD__6_autoread
684K	./py_src/WORK_1_sanity_checks_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.pvl
676K	./v_src/DAC_17_idct_code/approximated/Image/png
676K	./py_src/WORK_1_sanity_checks
656K	./v_src/DAC_17_idct_code/approximated_2/Image
648K	./tcl_src/WORK_1_SCBSD__1_autoread
644K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/Image
644K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/Image
644K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/Image
644K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/Image
640K	./v_src/DAC_17_idct_code/approximated__behavoral/Image
636K	./v_src/DAC_17_idct_code/approximated/work/conf_int_mul__no@f@f__arch_agnos_@o@p_@b@i@t@w@i@d@t@h18_@d@a@t@a_@p@a@t@h_@b@i@t@w@i@d@t@h26/_primary.dbs
628K	./v_src/optimals__found_so_far/mul/in_isolation/32
624K	./v_src/optimals__found_so_far/mul/in_isolation/32/mul_to_report.v
608K	./v_src/DAC_17_idct_code/approximated/verilog__bu/mul_wrapper_for_idct__best_Pn_24__out_design.v
608K	./v_src/DAC_17_idct_code/approximated_bu/verilog__bu/mul_wrapper_for_idct__best_Pn_24__out_design.v
608K	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__Pn_24__our_design/25T/conf_int_mul__noFF__arch_agnos__w_wrapper.v
608K	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__Pn_24__our_design/25T/conf_int_mul__noFF__arch_agnos__w_wrapper.v
608K	./v_src/DAC_17_idct_code/approximated_bu/best__synthesized/mul_wrapper_for_idct__best_Pn_24__out_design.v
608K	./v_src/DAC_17_idct_code/approximated/best__synthesized/mul_wrapper_for_idct__best_Pn_24__out_design.v
608K	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__Pn_24__our_design/25T/conf_int_mul__noFF__arch_agnos__w_wrapper.v
608K	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__Pn_24__our_design/25T/conf_int_mul__noFF__arch_agnos__w_wrapper.v
608K	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__Pn_24__our_design/25T/conf_int_mul__noFF__arch_agnos__w_wrapper.v
608K	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__Pn_24__our_design/25T/conf_int_mul__noFF__arch_agnos__w_wrapper.v
604K	./py_src/WORK_1_sanity_checks/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.pvl
600K	./tcl_src/WORK_1_SCBSD__6_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
588K	./v_src/DAC_17_idct_code/approximated/bu_of_results_yeterday
580K	./py_src/WORK_1_SCBSD__FF_2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH8_DATA_PATH_BITWIDTH10-verilog.pvl
580K	./py_src/WORK_1_SCBSD_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH8_DATA_PATH_BITWIDTH10-verilog.pvl
572K	./tcl_src/mac_noFF__designed_1.log
572K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos__apx_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.pvl
560K	./v_src/optimals__found_so_far/mul/duplicate/24_16
556K	./v_src/optimals__found_so_far/mul/duplicate/24_16/mul_to_report.v
556K	./v_src/blah__no_touch_in_tcl__duplicated.v
556K	./v_src/blah__no_touch__duplicated.v
556K	./py_src/timing_per_cell__logSCBSD__5.txt
556K	./py_src/timing_per_cell__logSCBSD__4.txt
552K	./v_src/DAC_17_idct_code/approximated/INCA_libs
552K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos-verilog.pvl
552K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__1-verilog.pvl
552K	./py_src/timing_per_cell__logDFDL__1.txt
536K	./tcl_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
532K	./v_src/DAC_17_idct_code/approximated/conf_int_mul__noFF__arch_agnos__w_wrapper.v__noHW
532K	./v_src/DAC_17_idct_code/approximated_bu/INCA_libs/snap.lnx8664.nc
532K	./v_src/DAC_17_idct_code/approximated_bu/conf_int_mul__noFF__arch_agnos__w_wrapper.v__noHW
532K	./py_src/WORK_1_sanity_checks_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.pvl
532K	./py_src/timing_per_cell__logDFDL__3.txt
524K	./v_src/DAC_17_idct_code/approximated/INCA_libs/worklib
516K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__1-verilog.pvl
512K	./v_src/DAC_17_idct_code/approximated/INCA_libs/worklib/inca.lnx8664.164.pak
512K	./v_src/DAC_17_idct_code/approximated__behavoral_3/Image/output.txt
512K	./v_src/DAC_17_idct_code/approximated__behavoral_3/idctdata.txt
512K	./v_src/DAC_17_idct_code/approximated__behavoral_2/Image/output.txt
512K	./v_src/DAC_17_idct_code/approximated__behavoral_2/idctdata.txt
508K	./v_src/DAC_17_idct_code/approximated_bu/INCA_libs/snap.lnx8664.nc/bind.lst.lnx8664
504K	./tcl_src/redundant_2.log
504K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_mul__noFF__arch_agnos__apx_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.pvl
500K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos__apx_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.pvl
500K	./tcl_src/redundant_4.log
492K	./tcl_src/redundant_3.log
484K	./v_src/noFF__duplicated_PE
480K	./tcl_src/redundant_1.log
476K	./v_src/DAC_17_idct_code/approximated/conf_int_mul__noFF__arch_agnos__w_wrapper.v_bu
464K	./v_src/optimals__found_so_far/idct/delay_profile/dot_files/optimal1.v
464K	./v_src/optimal1.v
456K	./v_src/hardwired_to_zero__24.v
456K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__apx-verilog.pvl
452K	./v_src/optimals__found_so_far/add
452K	./v_src/DAC_17_idct_code/approximated_bu/conf_int_mul__noFF__arch_agnos__w_wrapper.v_bu
452K	./py_src/WORK_1_SCBDD__3_autoread/conf_int_mul__noFF__arch_agnos__apx_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.pvl
448K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/png
448K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/png
448K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png
448K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png
448K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png
448K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png
448K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/png
448K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/png
448K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/png
448K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/png
444K	./tcl_src/mac_noFF__arch_agnos__losening_6_thriple_compile.log
436K	./v_src/DAC_17_idct_code/approximated/verilog__bu/mul_wrapper_for_idct__best_traditional.v
436K	./v_src/DAC_17_idct_code/approximated/verilog__bu/conf_int_mul__noFF__arch_agnos__w_wrapper.v
436K	./v_src/DAC_17_idct_code/approximated_bu/verilog__bu/mul_wrapper_for_idct__best_traditional.v
436K	./v_src/DAC_17_idct_code/approximated_bu/verilog__bu/conf_int_mul__noFF__arch_agnos__w_wrapper.v
436K	./v_src/DAC_17_idct_code/approximated_bu/best__synthesized/mul_wrapper_for_idct__best_traditional.v
436K	./v_src/DAC_17_idct_code/approximated/best__synthesized/mul_wrapper_for_idct__best_traditional.v
432K	./v_src/INCA_libs/verilog_udp
432K	./v_src/DAC_17_idct_code/approximated/wrapper_synth__bu/16_24/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24__only_clk_cons_resynthesizedSCBSD__6.v
432K	./v_src/DAC_17_idct_code/approximated_bu/wrapper_synth__bu/16_24/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24__only_clk_cons_resynthesizedSCBSD__6.v
432K	./tcl_src/mac_noFF__arch_agnos__losening_5_double_compile.log
432K	./tcl_src/INCA_libs/verilog_udp
428K	./tcl_src/mac_noFF__arch_agnos__losening_8_double_compile.log
428K	./tcl_src/mac_noFF__arch_agnos__losening_11_double_compile.log
428K	./py_src/timing_per_cell__log1.txt
420K	./v_src/INCA_libs/verilog_udp/inca.lnx8664.164.pak
420K	./tcl_src/mac_noFF__arch_agnos__losening_9_double_compile.log
420K	./tcl_src/INCA_libs/verilog_udp/inca.lnx8664.164.pak
416K	./v_src/DAC_17_idct_code/approximated/wrapper_synth__bu/24/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24__only_clk_cons_resynthesizedSCBD__1.v
416K	./v_src/DAC_17_idct_code/approximated_bu/wrapper_synth__bu/24/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24__only_clk_cons_resynthesizedSCBD__1.v
412K	./v_src/INCA_libs/verilog_N0P0
408K	./tcl_src/mac_noFF__arch_agnos__losening_7_double_compile.log
408K	./tcl_src/mac_noFF__arch_agnos__losening_12_double_compile.log
408K	./tcl_src/mac_noFF__arch_agnos__losening_10_double_compile.log
404K	./tcl_src/mac_noFF__arch_agnos__losening_4_double_compile.log
404K	./tcl_src/log_temp.rpt
400K	./v_src/INCA_libs/verilog_N0P0/inca.lnx8664.164.pak
396K	./tcl_src/tcl_src_bu/mac_noFF__arch_agnos__hMnM_hMnM_hMnM_lm__log.rpt
396K	./tcl_src/mac_noFF__arch_agnos__hMnM_hMnM_hMnM_lm__log.rpt
392K	./v_src/optimals__found_so_far/idct/duplicate
392K	./v_src/noFF__duplicated_PE/idct
392K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__1-verilog.pvl
388K	./v_src/sub__ok2.v
388K	./v_src/optimals__found_so_far/mul/in_isolation/24
388K	./v_src/optimals__found_so_far/idct/duplicate/optimal.v
388K	./v_src/noFF__duplicated_PE/idct/26_bit
388K	./v_src/DAC_17_idct_code/approximated/dctdata.txt_bu
388K	./v_src/DAC_17_idct_code/approximated_bu/dctdata.txt_bu
388K	./v_src/DAC_17_idct_code/approximated_bu/dctdata.txt
388K	./v_src/blah__with_no_touch.v
388K	./v_src/blah__no_touch_in_tcl.v
388K	./v_src/blah2.v
384K	./v_src/optimals__found_so_far/mul/in_isolation/24/mul_to_report.v
384K	./tcl_src/INCA_libs/verilog_N0P0
384K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH26_DATA_PATH_BITWIDTH26-verilog.pvl
380K	./tcl_src/tcl_src_bu/log
376K	./tcl_src/mac_noFF__arch_agnos__losening_2.log
372K	./v_src/DAC_17_idct_code/approximated/wrapper_synth__bu/16_24/conf_int_mul__noFF__arch_agnos__w_wrapper.v
372K	./v_src/DAC_17_idct_code/approximated_bu/wrapper_synth__bu/16_24/conf_int_mul__noFF__arch_agnos__w_wrapper.v
372K	./tcl_src/INCA_libs/verilog_N0P0/inca.lnx8664.164.pak
364K	./v_src/noFF__duplicated_PE/idct/26_bit/acc_first
360K	./v_src/mul_to_test.v
360K	./tcl_src/mac_noFF__arch_agnos__losening_3.log
360K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26_1-verilog.pvl
356K	./v_src/optimals__found_so_far/optimal1.v
356K	./v_src/optimals__found_so_far/idct/duplicate__one_shot/dot_v/optimal1.v
352K	./v_src/optimals__found_so_far/idct/duplicate__one_shot/dot_v/optimal2.v
352K	./v_src/optimal2.v
352K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH12_DATA_PATH_BITWIDTH12-verilog.pvl
352K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH12_DATA_PATH_BITWIDTH12-verilog.pvl
348K	./tcl_src/mac_noFF__arch_agnos__losening_1.log
344K	./v_src/noFF__duplicated_PE/idct/26_bit/acc_first/with_dummy
344K	./v_src/DAC_17_idct_code/approximated/work/conf_int_mul__no@f@f__arch_agnos_@o@p_@b@i@t@w@i@d@t@h18_@d@a@t@a_@p@a@t@h_@b@i@t@w@i@d@t@h26/_primary.dat
344K	./v_src/DAC_17_idct_code/approximated/log4
344K	./v_src/DAC_17_idct_code/approximated_bu/log4
332K	./v_src/optimals__found_so_far/idct/delay_profile/dot_files/optimal2.v
332K	./v_src/DAC_17_idct_code/approximated/our_approach__15_26/conf_int_mul__noFF__arch_agnos__w_wrapper.v_bu
332K	./v_src/blah.v
332K	./py_src/INCA_libs/verilog_N0P0
328K	./v_src/DAC_17_idct_code/approximated/dctdata.txt
328K	./v_src/blah__yes_touch_duplicated.v
324K	./v_src/DAC_17_idct_code/approximated/dctdat.txt__for_grandma
324K	./v_src/DAC_17_idct_code/approximated/dctdata.txt__all_ones
324K	./v_src/DAC_17_idct_code/approximated/dctdata_one_16.txt
324K	./v_src/DAC_17_idct_code/approximated/dctdata_both_16.txt
324K	./v_src/DAC_17_idct_code/approximated/bu_of_results_yeterday/dctdata.txt
324K	./v_src/DAC_17_idct_code/approximated_bu/dctdat.txt__for_grandma
324K	./v_src/DAC_17_idct_code/approximated_bu/dctdata.txt__all_ones
324K	./v_src/DAC_17_idct_code/approximated_bu/dctdata_one_16.txt
324K	./v_src/DAC_17_idct_code/approximated_bu/dctdata_both_16.txt
324K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/dctdata.txt
324K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/dctdata.txt
324K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/dctdata.txt
324K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/dctdata.txt
324K	./v_src/DAC_17_idct_code/approximated_2/dctdata.txt
320K	./v_src/DAC_17_idct_code/approximated/sav
320K	./v_src/DAC_17_idct_code/approximated/dctdata.txt1
320K	./v_src/DAC_17_idct_code/approximated_bu/sav
320K	./v_src/DAC_17_idct_code/approximated_bu/dctdata.txt1
320K	./v_src/DAC_17_idct_code/approximated__behavoral/dctdata.txt
320K	./v_src/DAC_17_idct_code/approximated__behavoral_3/dctdata.txt
320K	./v_src/DAC_17_idct_code/approximated__behavoral_2/dctdata.txt
320K	./py_src/INCA_libs/verilog_N0P0/inca.lnx8664.164.pak
316K	./v_src/optimal.v
308K	./v_src/DAC_17_idct_code/approximated_bu/INCA_libs/verilog_udp
308K	./py_src/WORK_1_SCBSD__3_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
308K	./py_src/read_and_cons_transitional_cells_and_resyn__log.txt
304K	./v_src/DAC_17_idct_code/approximated/work/dct
300K	./v_src/noFF__duplicated_PE/idct/26_bit/acc_first/with_dummy/apx_part
300K	./v_src/DAC_17_idct_code/approximated/log2
300K	./v_src/DAC_17_idct_code/approximated_bu/log2
296K	./v_src/DAC_17_idct_code/approximated_bu/wlftbPWE3i
296K	./v_src/DAC_17_idct_code/approximated_bu/INCA_libs/verilog_udp/inca.lnx8664.164.pak
292K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
288K	./v_src/optimals__found_so_far/idct/in_isolation
288K	./v_src/DAC_17_idct_code/approximated_bu/wlftPlD5HD
288K	./v_src/DAC_17_idct_code/approximated_2/vsim.wlf
288K	./py_src/WORK_1_DFDL__2_autoread/conf_int_mul__noFF__arch_agnos__apx_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
284K	./v_src/optimals__found_so_far/idct/in_isolation/optimal.v
284K	./v_src/conf_int_mul__noFF__arch_agnos__w_wrapper.v_bu
280K	./v_src/mul_to_test.v_2
280K	./v_src/DAC_17_idct_code/approximated/traditional_approach__15_26/conf_int_mul__noFF__arch_agnos__w_wrapper.v_bu
280K	./v_src/DAC_17_idct_code/approximated_bu/wlftYt7Pw0
280K	./v_src/DAC_17_idct_code/approximated_bu/wlftwHLibY
280K	./v_src/DAC_17_idct_code/approximated_bu/wlftvPhhxs
280K	./v_src/DAC_17_idct_code/approximated_bu/wlftRY4fIG
280K	./v_src/DAC_17_idct_code/approximated_bu/wlftqUNUCb
280K	./v_src/DAC_17_idct_code/approximated_bu/wlftQcUuNE
280K	./v_src/DAC_17_idct_code/approximated_bu/wlftq55rot
280K	./v_src/DAC_17_idct_code/approximated_bu/wlftOEsDVu
280K	./v_src/DAC_17_idct_code/approximated_bu/wlfthU9lY9
280K	./v_src/DAC_17_idct_code/approximated_bu/wlftDp34QS
280K	./v_src/DAC_17_idct_code/approximated_bu/wlftdk5aSu
280K	./v_src/DAC_17_idct_code/approximated_bu/wlft8vqE1A
280K	./v_src/DAC_17_idct_code/approximated_bu/wlft7jUJS7
280K	./v_src/DAC_17_idct_code/approximated_bu/wlft5rIxBP
280K	./v_src/DAC_17_idct_code/approximated_bu/wlft2cVwPP
280K	./tcl_src/WORK/conf_int_add__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
280K	./py_src/WORK_1_SCBSD__5_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
280K	./py_src/WORK_1_SCBSD__4_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
280K	./py_src/WORK_1_DFDL__1_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
276K	./v_src/noFF__duplicated_PE/idct/26_bit/acc_first/with_dummy/apx_part/conf_int_mul__noFF__arch_agnos__w_wrapper__apx_part.v
276K	./py_src/WORK_1_DFDL__2_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
272K	./v_src/DAC_17_idct_code/approximated_bu/build/syn/reports/idct_BitWidth31_BitWidth130__constrain_violators.rpt
272K	./v_src/DAC_17_idct_code/approximated/blah.py
272K	./py_src/WORK_1_SCBSD__2_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
272K	./py_src/WORK_1_DFDL__3_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
272K	./py_src/nohup.out
264K	./v_src/DAC_17_idct_code/approximated/idctdata.txt
264K	./py_src/CHECKPOINT.ddc
260K	./v_src/DAC_17_idct_code/approximated/sav/idctdata.txt
260K	./v_src/DAC_17_idct_code/approximated/Image/output.txt_1
260K	./v_src/DAC_17_idct_code/approximated/Image/output.txt
260K	./v_src/DAC_17_idct_code/approximated/idctdata.txt__mobile__low_precision__75
260K	./v_src/DAC_17_idct_code/approximated/idctdata.txt__mobile__full_precision__75
260K	./v_src/DAC_17_idct_code/approximated/idctdata.txt__grandma__full_precision__75
260K	./v_src/DAC_17_idct_code/approximated/idctdata.txt_bu
260K	./v_src/DAC_17_idct_code/approximated_bu/sav/idctdata.txt
260K	./v_src/DAC_17_idct_code/approximated/bu_of_results_yeterday/idctdata.txt
260K	./v_src/DAC_17_idct_code/approximated_bu/Image/output.txt
260K	./v_src/DAC_17_idct_code/approximated_bu/idctdata.txt__mobile__low_precision__75
260K	./v_src/DAC_17_idct_code/approximated_bu/idctdata.txt__mobile__full_precision__75
260K	./v_src/DAC_17_idct_code/approximated_bu/idctdata.txt__grandma__full_precision__75
260K	./v_src/DAC_17_idct_code/approximated_bu/idctdata.txt_bu
260K	./v_src/DAC_17_idct_code/approximated_bu/idctdata.txt
260K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/Image/output.txt
260K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/idctdata.txt
260K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/Image/output.txt
260K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/idctdata.txt
260K	./v_src/DAC_17_idct_code/approximated_bu/blah.txt
260K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/Image/output.txt
260K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/idctdata.txt
260K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/Image/output.txt
260K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/idctdata.txt
260K	./v_src/DAC_17_idct_code/approximated/blah.txt
260K	./v_src/DAC_17_idct_code/approximated_2/Image/output.txt
260K	./v_src/DAC_17_idct_code/approximated_2/idctdata.txt
256K	./v_src/DAC_17_idct_code/approximated/Image/png/bu
256K	./v_src/DAC_17_idct_code/approximated/build/syn/reports/idct__constrain_violators.rpt
256K	./v_src/DAC_17_idct_code/approximated__behavoral/Image/output.txt
256K	./v_src/DAC_17_idct_code/approximated__behavoral/idctdata.txt
256K	./py_src/WORK_1_SCBD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH8_DATA_PATH_BITWIDTH10-verilog.pvl
252K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/txt/container_qcif.txt
252K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/txt/container_qcif.txt
252K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/container_qcif.txt
252K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/container_qcif.txt
252K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/container_qcif.txt
252K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/container_qcif.txt
252K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/txt/container_qcif.txt
252K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/txt/container_qcif.txt
252K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/txt/container_qcif.txt
252K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/txt/container_qcif.txt
252K	./tcl_src/tcl_src_bu/command.log
252K	./py_src/WORK_1_SCBDD__1_autoread/dummy_load-verilog.pvl
252K	./py_src/timing_per_cell__logSCBSD__6.txt
252K	./py_src/results_for_paper
252K	./py_src/command.log
248K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/txt/hall_qcif.txt
248K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/txt/foreman_qcif.txt
248K	./v_src/DAC_17_idct_code/approximated/Image/blah
248K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/txt/hall_qcif.txt
248K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/txt/foreman_qcif.txt
248K	./v_src/DAC_17_idct_code/approximated_bu/Image/blah
248K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/hall_qcif.txt
248K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/foreman_qcif.txt
248K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/Image/blah
248K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/hall_qcif.txt
248K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/foreman_qcif.txt
248K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/Image/blah
248K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/hall_qcif.txt
248K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/foreman_qcif.txt
248K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/Image/blah
248K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/hall_qcif.txt
248K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/foreman_qcif.txt
248K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/Image/blah
248K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/txt/hall_qcif.txt
248K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/txt/foreman_qcif.txt
248K	./v_src/DAC_17_idct_code/approximated__behavoral/Image/blah
248K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/txt/hall_qcif.txt
248K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/txt/foreman_qcif.txt
248K	./v_src/DAC_17_idct_code/approximated__behavoral_3/Image/blah
248K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/txt/hall_qcif.txt
248K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/txt/foreman_qcif.txt
248K	./v_src/DAC_17_idct_code/approximated__behavoral_2/Image/blah
248K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/txt/hall_qcif.txt
248K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/txt/foreman_qcif.txt
248K	./v_src/DAC_17_idct_code/approximated_2/Image/blah
244K	./v_src/DAC_17_idct_code/approximated/work/dct/verilog.asm
244K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/txt/gray.txt
244K	./v_src/DAC_17_idct_code/approximated/Image/blah/input.txt
244K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/txt/gray.txt
244K	./v_src/DAC_17_idct_code/approximated_bu/Image/blah/input.txt
244K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/gray.txt
244K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/Image/blah/input.txt
244K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/gray.txt
244K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/Image/blah/input.txt
244K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/gray.txt
244K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/Image/blah/input.txt
244K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/gray.txt
244K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/Image/blah/input.txt
244K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/txt/gray.txt
244K	./v_src/DAC_17_idct_code/approximated__behavoral/Image/blah/input.txt
244K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/txt/gray.txt
244K	./v_src/DAC_17_idct_code/approximated__behavoral_3/Image/blah/input.txt
244K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/txt/gray.txt
244K	./v_src/DAC_17_idct_code/approximated__behavoral_2/Image/blah/input.txt
244K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/txt/gray.txt
244K	./v_src/DAC_17_idct_code/approximated_2/Image/blah/input.txt
244K	./py_src/WORK_1_SCBSD__6_autoread/conf_int_mul__noFF__arch_agnos__apx_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
240K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/txt/mother-daughter_qcif.txt
240K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/txt/mobile_qcif.txt
240K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/txt/mother-daughter_qcif.txt
240K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/txt/mobile_qcif.txt
240K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/mother-daughter_qcif.txt
240K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/mobile_qcif.txt
240K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/mother-daughter_qcif.txt
240K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/mobile_qcif.txt
240K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/mother-daughter_qcif.txt
240K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/mobile_qcif.txt
240K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/mother-daughter_qcif.txt
240K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/mobile_qcif.txt
240K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/txt/mother-daughter_qcif.txt
240K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/txt/mobile_qcif.txt
240K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/txt/mother-daughter_qcif.txt
240K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/txt/mobile_qcif.txt
240K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/txt/mother-daughter_qcif.txt
240K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/txt/mobile_qcif.txt
240K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/txt/mother-daughter_qcif.txt
240K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/txt/mobile_qcif.txt
240K	./tcl_src/command.log
240K	./py_src/timing_per_cell__logSCBDD__1.txt
236K	./v_src/optimals__found_so_far/add/delay_profile
236K	./v_src/DAC_17_idct_code/approximated/work/conf_int_mul__no@f@f__arch_agnos__w_wrapper_@o@p_@b@i@t@w@i@d@t@h18_@d@a@t@a_@p@a@t@h_@b@i@t@w@i@d@t@h26
236K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/txt/suzie_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/txt/silent_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/txt/coastguard_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/txt/claire_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/txt/suzie_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/txt/silent_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/txt/coastguard_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/txt/claire_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/suzie_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/silent_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/coastguard_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/claire_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/suzie_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/silent_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/coastguard_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/claire_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/suzie_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/silent_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/coastguard_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/claire_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/suzie_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/silent_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/coastguard_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/claire_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/txt/suzie_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/txt/silent_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/txt/coastguard_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/txt/claire_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/txt/suzie_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/txt/silent_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/txt/coastguard_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/txt/claire_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/txt/suzie_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/txt/silent_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/txt/coastguard_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/txt/claire_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/txt/suzie_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/txt/silent_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/txt/coastguard_qcif.txt
236K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/txt/claire_qcif.txt
236K	./py_src/read_and_cons_transitional_cells_and_report_timing__log.txt
232K	./v_src/test_mac.v
232K	./v_src/command.log
232K	./tcl_src/WORK/conf_int_add__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.pvl
232K	./command.log
228K	./v_src/DAC_17_idct_code/approximated/blah3
228K	./v_src/DAC_17_idct_code/approximated/blah
228K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH8_DATA_PATH_BITWIDTH8-verilog.pvl
228K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH8_DATA_PATH_BITWIDTH8-verilog.pvl
224K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/txt/carphone_qcif.txt
224K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/txt/carphone_qcif.txt
224K	./v_src/DAC_17_idct_code/approximated_bu/Image/png
224K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/carphone_qcif.txt
224K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/carphone_qcif.txt
224K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/carphone_qcif.txt
224K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/carphone_qcif.txt
224K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/txt/carphone_qcif.txt
224K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/txt/carphone_qcif.txt
224K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/txt/carphone_qcif.txt
224K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/txt/carphone_qcif.txt
224K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
220K	./v_src/optimals__found_so_far/mul/delay_profile/progs
220K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/txt/akiyo_qcif.txt
220K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/txt/akiyo_qcif.txt
220K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/akiyo_qcif.txt
220K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/akiyo_qcif.txt
220K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/akiyo_qcif.txt
220K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/akiyo_qcif.txt
220K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/txt/akiyo_qcif.txt
220K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/txt/akiyo_qcif.txt
220K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/txt/akiyo_qcif.txt
220K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/txt/akiyo_qcif.txt
220K	./py_src/WORK_1_SCBSD__5_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
216K	./py_src/WORK_1_SCBD__1_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
212K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/txt/news_qcif.txt
212K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/txt/news_qcif.txt
212K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/news_qcif.txt
212K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/news_qcif.txt
212K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/news_qcif.txt
212K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/news_qcif.txt
212K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/txt/news_qcif.txt
212K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/txt/news_qcif.txt
212K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/txt/news_qcif.txt
212K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/txt/news_qcif.txt
212K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.pvl
208K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/txt/salesman_qcif.txt
208K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/txt/salesman_qcif.txt
208K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/salesman_qcif.txt
208K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/salesman_qcif.txt
208K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/salesman_qcif.txt
208K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/salesman_qcif.txt
208K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/txt/salesman_qcif.txt
208K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/txt/salesman_qcif.txt
208K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/txt/salesman_qcif.txt
208K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/txt/salesman_qcif.txt
208K	./py_src/conf_int_mac__noFF__arch_agnos_0.63_32_4__only_clk_contraint__resynth_log.txt
204K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/txt/grandma_qcif.txt
204K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/txt/grandma_qcif.txt
204K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/grandma_qcif.txt
204K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/grandma_qcif.txt
204K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/grandma_qcif.txt
204K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/grandma_qcif.txt
204K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/txt/grandma_qcif.txt
204K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/txt/grandma_qcif.txt
204K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/txt/grandma_qcif.txt
204K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/txt/grandma_qcif.txt
204K	./v_src/blah__no_touch_in_flow.v
204K	./py_src/WORK_1_SCBSD__6_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
204K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_add__noFF__arch_agnos__acc_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
204K	./py_src/clogsjgJwj
200K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/txt/miss-america_qcif.txt
200K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/txt/miss-america_qcif.txt
200K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/miss-america_qcif.txt
200K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/miss-america_qcif.txt
200K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/txt/miss-america_qcif.txt
200K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/txt/miss-america_qcif.txt
200K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/txt/miss-america_qcif.txt
200K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/txt/miss-america_qcif.txt
200K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/txt/miss-america_qcif.txt
200K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/txt/miss-america_qcif.txt
200K	./py_src/conf_int_mac__noFF__arch_agnos_0.69_32_4__only_clk_contraint__synth_log.txt
192K	./tcl_src/tcl_src_bu/conf_int_add__noFF__arch_specific_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_DW01_add_1-verilog.pvl
192K	./tcl_src/conf_int_add__noFF__arch_specific_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_DW01_add_1-verilog.pvl
192K	./py_src/WORK_1_SCBSD__4_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
192K	./py_src/WORK_1_DFDL__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
188K	./v_src/optimals__found_so_far/mul/in_isolation/16
188K	./py_src/WORK_1_SCBD__1_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.pvl
184K	./v_src/optimals__found_so_far/mul/in_isolation/16/mul_to_report.v
184K	./v_src/DAC_17_idct_code/approximated/build/syn/reports/idct_BitWidth31_BitWidth130__constrain_violators.rpt
184K	./py_src/WORK_1_SCBSD__6_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
184K	./py_src/WORK_1_SCBD__1_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.pvl
184K	./py_src/only_clk_cons__synth__log.txt
184K	./py_src/conf_int_mac__noFF__arch_agnos_0.65_32_4only_clk_contraint__resynth_log.txt
180K	./tcl_src/tcl_src_bu/transcript
180K	./tcl_src/tcl_src_bu/gateLevel-sim.log
180K	./tcl_src/gateLevel-sim.log
180K	./py_src/timing_per_cell__logDEBUG.txt
172K	./py_src/transitioning_cells_after_resynSCBSD.txt
172K	./py_src/transitioning_cells_after_resynSCBSD__3.txt_fist_syn
172K	./py_src/transitioning_cells_after_resynSCBSD__3.txt_best_case
172K	./py_src/transitioning_cells_after_resynSCBSD__3.txt
168K	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/reports/idct__constrain_violators.rpt
168K	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/reports/idct__constrain_violators.rpt
168K	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/reports/idct__constrain_violators.rpt
168K	./v_src/DAC_17_idct_code/approximated_2/build/syn/reports/idct__constrain_violators.rpt
168K	./py_src/transitioning_cells_after_resynSCBSD.txt_best_case
168K	./py_src/transitioning_cells_after_resynSCBSD__FF_1.txt_best_case
168K	./py_src/transitioning_cells_after_resynSCBSD__2.txt_fist_syn
168K	./py_src/transitioning_cells_after_resynSCBSD__2.txt_best_case
168K	./py_src/transitioning_cells_after_resynSCBSD__2.txt
164K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg
164K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg
164K	./tcl_src/WORK/conf_int_add__noFF__arch_agnos_OP_BITWIDTH20_DATA_PATH_BITWIDTH24-verilog.pvl
164K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH20_DATA_PATH_BITWIDTH24-verilog.pvl
160K	./py_src/transitioning_cells_after_resynSCBSD__FF_2.txt_best_case
156K	./v_src/blah__yes_touch.v
156K	./py_src/WORK_1_SCBDD__3_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.pvl
156K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.pvl
156K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__acc-verilog.pvl
152K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__acc-verilog.pvl
152K	./tcl_src/WORK/conf_int_add__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.pvl
152K	./py_src/transitioning_cells_after_resynDFDL__2.txt_best_case
148K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.pvl
144K	./v_src/DAC_17_idct_code/approximated/work/conf_int_mul__no@f@f__arch_agnos__w_wrapper_@o@p_@b@i@t@w@i@d@t@h18_@d@a@t@a_@p@a@t@h_@b@i@t@w@i@d@t@h26/verilog.asm
144K	./v_src/DAC_17_idct_code/approximated_2/Image/png
140K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__1-verilog.pvl
140K	./py_src/clogKjMvym
132K	./v_src/mac_to_test.v
132K	./v_src/DAC_17_idct_code/approximated/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__only_clk_cons_resynthesizedSCBSD__2.v_original_synthesis
132K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/Image/png
132K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/Image/png
132K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/Image/png
132K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/Image/png
132K	./v_src/DAC_17_idct_code/approximated__behavoral/Image/png
132K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__1-verilog.pvl
132K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH6_DATA_PATH_BITWIDTH8-verilog.pvl
132K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_add__noFF__arch_agnos__apx_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
132K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_add__noFF__arch_agnos__acc_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
132K	./py_src/WORK_1_SCBD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
132K	./py_src/WORK_1_DFDL__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
128K	./v_src/optimals__found_so_far/add/duplicated
128K	./v_src/optimals__found_so_far/add/delay_profile/progs
128K	./v_src/DAC_17_idct_code/approximated__behavoral_3/Image/png
128K	./v_src/DAC_17_idct_code/approximated__behavoral_2/Image/png
128K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.pvl
128K	./tcl_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH8_DATA_PATH_BITWIDTH8-verilog.pvl
128K	./py_src/WORK_1_SCBSD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.pvl
128K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.pvl
128K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.pvl
128K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__apx-verilog.pvl
128K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.pvl
128K	./py_src/WORK_1_SCBD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
128K	./py_src/WORK_1_SCBD__2_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.pvl
128K	./py_src/WORK_1_SCBD__2_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.pvl
128K	./py_src/WORK_1_DFDL__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
128K	./py_src/read_and_resyn__log.txt
124K	./v_src/optimals__found_so_far/add/delay_profile/progs/32__24
124K	./tcl_src/WORK_autoread/adder-verilog.pvl
124K	./tcl_src/tcl_src_bu/adder-verilog.pvl
124K	./tcl_src/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32__only_clk_cons_resynthesizedSCBD.mapped.sdf.X
124K	./tcl_src/adder-verilog.pvl
124K	./py_src/WORK_1_SCBSD__5_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
124K	./py_src/WORK_1_SCBSD__3_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.pvl
124K	./py_src/WORK_1_SCBD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.pvl
124K	./py_src/transitioning_cells_after_resynSCBSD.txt_fist_syn
120K	./py_src/WORK_1_SCBSD__7_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
120K	./py_src/WORK_1_SCBSD__6_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
120K	./py_src/none_transitioning_cells_after_resynSCBSD__3.txt_first_syn
120K	./py_src/none_transitioning_cells_after_resynSCBSD__3.txt_best_case
120K	./py_src/none_transitioning_cells_after_resynSCBSD__3.txt
112K	./v_src/optimals__found_so_far/idct/delay_profile/progs
112K	./tcl_src/WORK/conf_int_add__noFF__arch_agnos_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.pvl
112K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__1-verilog.pvl
112K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.pvl
112K	./py_src/clogGEUrKq
108K	./v_src/INCA_libs/snap.lnx8664.nc
108K	./v_src/blah.v_bu
108K	./py_src/WORK_1_SCBSD__6_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
104K	./v_src/optimals__found_so_far/mul/delay_profile/progs/combined
104K	./v_src/DAC_17_idct_code/approximated_bu/wlfts7kCQH
104K	./py_src/WORK_1_SCBD__3_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.pvl
104K	./py_src/.idea
100K	./v_src/optimals__found_so_far/add/delay_profile/32_24
100K	./v_src/DAC_17_idct_code/approximated/idct__14__dct__16__26_bit_mul
100K	./v_src/DAC_17_idct_code/approximated/idct__14__dct__16__26_15_mul
100K	./v_src/DAC_17_idct_code/approximated/idct__14__dct__16__26_14_mul
100K	./v_src/DAC_17_idct_code/approximated/bu_of_the_working
100K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH5_DATA_PATH_BITWIDTH5-verilog.pvl
100K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH5_DATA_PATH_BITWIDTH5-verilog.pvl
100K	./py_src/transitioning_cells_after_resynSCBSD__FF_1.txt_fist_syn
96K	./v_src/optimals__found_so_far/idct/duplicate__one_shot/prog
92K	./v_src/ok.v
92K	./v_src/DAC_17_idct_code/approximated/give_to_hussam
92K	./v_src/DAC_17_idct_code/approximated_bu/give_to_hussam
92K	./tcl_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
88K	./v_src/INCA_libs/snap.lnx8664.nc/bind.lst.lnx8664
88K	./v_src/DAC_17_idct_code/approximated/temp_bu__6
88K	./v_src/DAC_17_idct_code/approximated/idct__14__dct__16__idct_flexibile__rewritten
88K	./py_src/none_transitioning_cells_after_resynSCBSD_1.txt
88K	./py_src/.idea/workspace.xml
84K	./v_src/optimals__found_so_far/add/in_isoldation
84K	./v_src/DAC_17_idct_code/approximated/temp_bu__5
84K	./v_src/DAC_17_idct_code/approximated/temp_bu__4
84K	./v_src/DAC_17_idct_code/approximated/idct__add__unextended
84K	./v_src/DAC_17_idct_code/approximated/idct__14__dct__16__idct_flexibile
84K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__dot_dot_dot__2nd_mul_32_bit
84K	./tcl_src/WORK_1_SCBSD__6_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
84K	./py_src/WORK/conf_int_add__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.pvl
84K	./py_src/WORK_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.pvl
84K	./py_src/transitioning_cells_after_resynSCBSD__FF_2.txt_fist_syn
80K	./v_src/DAC_17_idct_code/approximated/temp_bu__3
80K	./v_src/DAC_17_idct_code/approximated/temp_bu_2
80K	./v_src/DAC_17_idct_code/approximated/dct__output_width__12
80K	./v_src/DAC_17_idct_code/approximated/dct__add_width_extended
80K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg/3cuts
80K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg/3cuts
80K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH6_DATA_PATH_BITWIDTH6-verilog.pvl
80K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH6_DATA_PATH_BITWIDTH6-verilog.pvl
80K	./py_src/WORK_1_SCBSD_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH26_DATA_PATH_BITWIDTH32-verilog.pvl
80K	./py_src/transitioning_cells_after_resynSCBSD__7.txt_best_case
80K	./py_src/transitioning_cells_after_resynSCBSD__7.txt
80K	./py_src/none_transitioning_cells_after_resynSCBSD__2.txt_first_syn
80K	./py_src/none_transitioning_cells_after_resynSCBSD__2.txt_best_case
80K	./py_src/none_transitioning_cells_after_resynSCBSD__2.txt
80K	./py_src/none_transitioning_cells_after_resynSCBSD_1.txt_best_case
76K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg/one_cut_approprated_for_my_synthesis_pipeline
76K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg/one_cut_approprated_for_my_synthesis_pipeline
76K	./py_src/none_transitioning_cells_after_resynSCBSD_2.txt_first_syn
76K	./py_src/none_transitioning_cells_after_resynSCBSD_2.txt_best_case
76K	./py_src/none_transitioning_cells_after_resynSCBSD_2.txt
76K	./py_src/INCA_libs/snap.lnx8664.nc
72K	./v_src/optimals__found_so_far/add/duplicated/32_24
72K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper_specialized_to_24
72K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper_specialized_to_24
72K	./tcl_src/tcl_src_bu/clogEtMiOT
72K	./tcl_src/clogEtMiOT
72K	./py_src/search_for_delay_profile__helpers.py
72K	./py_src/get_delays_for_diff_libs__helpers.py
68K	./v_src/optimals__found_so_far/add/duplicated/32_24/optimal.v
68K	./v_src/DAC_17_idct_code/approximated/Image/png/output_dup_one_shot.png
68K	./v_src/DAC_17_idct_code/approximated_bu/both_16
68K	./v_src/DAC_17_idct_code/approximated/both_16
68K	./py_src/WORK_1_SCBD_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
68K	./py_src/prev_iteration__bu
64K	./v_src/DAC_17_idct_code/approximated/Image/png/output.png
64K	./v_src/DAC_17_idct_code/approximated/Image/png/output_all_in_one.png
64K	./v_src/DAC_17_idct_code/approximated_bu/wlftyGiPEO
64K	./v_src/DAC_17_idct_code/approximated_bu/both_8
64K	./v_src/DAC_17_idct_code/approximated_bu/both_16_bu
64K	./v_src/DAC_17_idct_code/approximated/both_8
64K	./v_src/DAC_17_idct_code/approximated/both_16_bu
64K	./tcl_src/WORK/idct-verilog.pvl
64K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
64K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
64K	./py_src/WORK_1_SCBSD_2_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.pvl
64K	./py_src/WORK_1_SCBSD_1_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
64K	./py_src/WORK_1_SCBSD_1_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.pvl
64K	./py_src/transitioning_cells_after_resynSCBSD_1.txt
64K	./py_src/transitioning_cells_after_resynDFDL__2.txt
64K	./py_src/acc_vs_full_coverage__Pn_24__noFF.png
60K	./tcl_src/ok
60K	./tcl_src/misc
60K	./py_src/WORK_1_SCBSD_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH4_DATA_PATH_BITWIDTH6-verilog.pvl
60K	./py_src/WORK_1_SCBSD_2_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
60K	./py_src/WORK_1_SCBD_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.pvl
60K	./py_src/transitioning_cells_after_resynSCBSD_1.txt_best_case
60K	./py_src/transitioning_cells_after_resynSCBD__1.txt_best_case
60K	./py_src/transitioning_cells_after_resynSCBD__1.txt
60K	./py_src/Speed-up vs Mode-Switch Temperature.png
60K	./py_src/only_clk_cons_syn__log.txt
60K	./py_src/none_transitioning_cells_after_resynSCBSD__7.txt_best_case
60K	./py_src/none_transitioning_cells_after_resynSCBSD__7.txt
60K	./py_src/conf_int_mac__noFF__arch_agnos_0.46_32_4__only_clk_contraint__synth_log.txt
56K	./v_src/optimals__found_so_far/add/delay_profile/progs/32__24/combined
56K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH28-verilog.pvl
56K	./py_src/WORK_1_SCBSD__5_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
56K	./py_src/transitioning_cells_after_resynSCBSD_2.txt_fist_syn
56K	./py_src/transitioning_cells_after_resynSCBSD_2.txt_best_case
56K	./py_src/transitioning_cells_after_resynSCBSD_2.txt
56K	./py_src/none_transitioning_cells_after_resynSCBD.txt_best_case
56K	./py_src/none_transitioning_cells_after_resynSCBD.txt
56K	./py_src/INCA_libs/snap.lnx8664.nc/bind.lst.lnx8664
56K	./py_src/conf_int_mac__noFF__arch_agnos_0.7_32_4__only_clk_contraint__synth_log.txt
56K	./py_src/conf_int_mac__noFF__arch_agnos_0.65_32_4__only_clk_contraint__synth_log.txt
56K	./py_src/conf_int_mac__noFF__arch_agnos_0.56_32_4__only_clk_contraint__synth_log.txt
56K	./py_src/conf_int_mac__noFF__arch_agnos_0.51_32_4__only_clk_contraint__synth_log.txt
56K	./py_src/acc_vs_full_coverage__Pn_24__FF.png
52K	./v_src/optimals__found_so_far/idct/delay_profile/progs/combined
52K	./v_src/optimals__found_so_far/add/duplicated/24_16
52K	./v_src/experiments
52K	./v_src/DAC_17_idct_code/approximated/work/conf_int_mul__no@f@f__arch_agnos__w_wrapper_@o@p_@b@i@t@w@i@d@t@h18_@d@a@t@a_@p@a@t@h_@b@i@t@w@i@d@t@h26/_primary.dbs
52K	./v_src/DAC_17_idct_code/approximated/Image/png/output_orig.png
52K	./v_src/DAC_17_idct_code/approximated/Image/png/bu/output_orig.png
52K	./v_src/DAC_17_idct_code/approximated_bu/Image/png/output_orig.png
52K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/Image/png/output_orig.png
52K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/Image/png/output_orig.png
52K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/Image/png/output_orig.png
52K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/Image/png/output_orig.png
52K	./v_src/DAC_17_idct_code/approximated__behavoral/Image/png/output_orig.png
52K	./v_src/DAC_17_idct_code/approximated__behavoral_3/Image/png/output_orig.png
52K	./v_src/DAC_17_idct_code/approximated__behavoral_2/Image/png/output_orig.png
52K	./v_src/DAC_17_idct_code/approximated_2/Image/png/output_orig.png
52K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.pvl
52K	./tcl_src/tcl_src_bu/default.svf
52K	./py_src/WORK_SCBSD_autoread
52K	./py_src/WORK_SCBSD
52K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.pvl
52K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.pvl
52K	./py_src/Speed-up vs Mode-Switch Temperature Multiplier.png
52K	./py_src/search_for_delay_profile__helpers.py_bu
52K	./py_src/ .png
48K	./v_src/optimals__found_so_far/add/duplicated/24_16/optimal.v
48K	./v_src/optimals__found_so_far/add/delay_profile/32_24/optimal__2.v
48K	./v_src/optimals__found_so_far/add/delay_profile/32_24/optimal__1.v
48K	./v_src/experiments/why_acc_value_has_extra_gates_besided_mux
48K	./v_src/DAC_17_idct_code/approximated/work/topdct_idct
48K	./v_src/DAC_17_idct_code/approximated/Image/png/output_1.png
48K	./v_src/DAC_17_idct_code/approximated/Image/png/bu/output_1.png
48K	./v_src/DAC_17_idct_code/approximated_bu/Image/png/output.png_1
48K	./v_src/DAC_17_idct_code/approximated_bu/Image/png/output_1.png
48K	./v_src/DAC_17_idct_code/approximated_2/Image/png/output.png
48K	./tcl_src/result_log.txt
48K	./tcl_src/INCA_libs/snap.lnx8664.nc
48K	./tcl_src/.dwsvf-XvQ8q6
48K	./py_src/WORK/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.pvl
48K	./py_src/tc_resy.txt
48K	./py_src/result_log.txt
48K	./py_src/none_transitioning_cells_after_resynSCBSD.txt
48K	./py_src/none_transitioning_cells_after_resynSCBSD_1.txt_first_syn
48K	./py_src/INCA_libs/conf_int_mac__noFF__redundant_ports
48K	./py_src/Figure2.png
48K	./py_src/conf_int_mac__noFF__arch_specific__32bits_clkP0.45_apx1_apxM1111_0.370.370.370.37.txt
48K	./py_src/conf_int_add__noFF__arch_agnos__32bits_clkP0.15_apx1_apxM1111_0123.txt
44K	./v_src/optimals__found_so_far/add/in_isoldation/32
44K	./v_src/DAC_17_idct_code/approximated/temp_bu
44K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/png/mobile_qcif.png
44K	./v_src/DAC_17_idct_code/approximated/Image/png/output__traditional__75.png
44K	./v_src/DAC_17_idct_code/approximated/Image/png/bu/output__traditional__75.png
44K	./v_src/DAC_17_idct_code/approximated/idct_simple_add.v_bu
44K	./v_src/DAC_17_idct_code/approximated/idct_simple_add.v
44K	./v_src/DAC_17_idct_code/approximated/idct__14__dct__16__26_bit_mul/idct_simple_add.v
44K	./v_src/DAC_17_idct_code/approximated/idct__14__dct__16__26_15_mul/idct_simple_add.v
44K	./v_src/DAC_17_idct_code/approximated/idct__14__dct__16__26_14_mul/idct_simple_add.v
44K	./v_src/DAC_17_idct_code/approximated/bu_of_the_working/idct_simple_add.v
44K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/png/mobile_qcif.png
44K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/mobile_qcif.png
44K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/mobile_qcif.png
44K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/mobile_qcif.png
44K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/mobile_qcif.png
44K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/png/mobile_qcif.png
44K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/png/mobile_qcif.png
44K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/png/mobile_qcif.png
44K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/png/mobile_qcif.png
44K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.pvl
44K	./py_src/temp_vs_time.png
44K	./py_src/Speed-up_vs_Mode-Switch_Temperature_IDCT.png
44K	./py_src/Speed-up_vs_Mode-Switch_Temperature_Add.png
44K	./py_src/Speed-up vs Mode-Switch Temperature Adder.png
44K	./py_src/Speed-up_vs_Mode-Switch_Temperature_adder.png
44K	./py_src/ntc_as__bu.txt
44K	./py_src/none_transitioning_cells_after_resynSCBSD__FF_1.txt_best_case
44K	./py_src/Figure1.png
44K	./py_src/conf_int_mac__noFF__arch_agnos__32bits_clkP0.47_apx1_apxM1111_0.480.480.480.48.txt
44K	./py_src/conf_int_mac__noFF__arch_agnos_0.65_32_4__only_clk_contraint__resynth_log.txt
44K	./py_src/~?
40K	./v_src/optimals__found_so_far/idct/duplicate__one_shot/prog/combined
40K	./v_src/optimals__found_so_far/add/in_isoldation/32/optimal.v
40K	./v_src/noFF__duplicated_PE/idct/26_bit/acc_first/with_dummy/acc__part
40K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__WIP
40K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state
40K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__WIP
40K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state
40K	./tcl_src/timing_wast
40K	./tcl_src/tcl_src_bu/report_timing.log
40K	./tcl_src/report_timing.log
40K	./tcl_src/nand_hardwired_to_1__log
40K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH7_DATA_PATH_BITWIDTH7-verilog.pvl
40K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH7_DATA_PATH_BITWIDTH7-verilog.pvl
40K	./py_src/transitioning_cells_after_resynSCBD__1.txt_fist_syn
40K	./py_src/none_transitioning_cells_after_resynSCBSD.txt_best_case
40K	./py_src/none_transitioning_cells_after_resynSCBD__1.txt_best_case
40K	./py_src/none_transitioning_cells_after_resynSCBD__1.txt
40K	./py_src/INCA_libs/conf_int_add__noFF__multiple_add
36K	./v_src/noFF_bu
36K	./v_src/idct__imbalanced
36K	./v_src/DAC_17_idct_code/approximated/worst_case
36K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/png/coastguard_qcif.png
36K	./v_src/DAC_17_idct_code/approximated/Image/png/output.png_1
36K	./v_src/DAC_17_idct_code/approximated/Image/png/input.png
36K	./v_src/DAC_17_idct_code/approximated/Image/png/bu/output.png_1
36K	./v_src/DAC_17_idct_code/approximated/Image/png/bu/input.png
36K	./v_src/DAC_17_idct_code/approximated_bu/worst_case
36K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/png/coastguard_qcif.png
36K	./v_src/DAC_17_idct_code/approximated_bu/Image/png/input.png
36K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/coastguard_qcif.png
36K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/Image/png/output.png
36K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/Image/png/input.png
36K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/coastguard_qcif.png
36K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/Image/png/output.png
36K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/Image/png/input.png
36K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper
36K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/coastguard_qcif.png
36K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/Image/png/output.png
36K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/Image/png/input.png
36K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/coastguard_qcif.png
36K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/Image/png/output.png
36K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/Image/png/input.png
36K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper
36K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/png/coastguard_qcif.png
36K	./v_src/DAC_17_idct_code/approximated__behavoral/Image/png/output.png
36K	./v_src/DAC_17_idct_code/approximated__behavoral/Image/png/input.png
36K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/png/coastguard_qcif.png
36K	./v_src/DAC_17_idct_code/approximated__behavoral_3/Image/png/input.png
36K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/png/coastguard_qcif.png
36K	./v_src/DAC_17_idct_code/approximated__behavoral_2/Image/png/input.png
36K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/png/coastguard_qcif.png
36K	./v_src/DAC_17_idct_code/approximated_2/Image/png/input.png
36K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.pvl
36K	./tcl_src/nand_hardwired_to_0__log
36K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.pvl
36K	./py_src/transitioning_cells_after_resynSCBSD__7.txt_fist_syn
36K	./py_src/transitioning_cells_after_resynSCBSD_1.txt_fist_syn
36K	./py_src/sp_st_idct.png
36K	./py_src/search_for_delay_profile__helpers.pyc
36K	./py_src/ntc__bu.txt
36K	./py_src/INCA_libs/conf_int_mac__noFF__truncated
36K	./py_src/INCA_libs/conf_int_mac__noFF__redundant_ports/inca.lnx8664.164.pak
36K	./py_src/INCA_libs/conf_int_mac__noFF__designed
36K	./py_src/conf_int_mac__noFF__arch_agnos_0.61_32_4__only_clk_contraint__synth_log.txt
36K	./py_src/accurate_inaccurate_PF.png
32K	./v_src/optimals__found_so_far/add/in_isoldation/24
32K	./v_src/noFF__duplicated_PE/32_bit
32K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r_@x2
32K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r_@x1
32K	./v_src/DAC_17_idct_code/approximated/work/conf_int_mul__no@f@f__arch_agnos__w_wrapper_@o@p_@b@i@t@w@i@d@t@h18_@d@a@t@a_@p@a@t@h_@b@i@t@w@i@d@t@h26/_primary.dat
32K	./v_src/DAC_17_idct_code/approximated/temp_bu/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated/temp_bu__6/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated/temp_bu__5/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated/temp_bu__4/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated/temp_bu__3/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated/temp_bu_2/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated/our_approach__15_26/75__degree/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/png/silent_qcif.png
32K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/png/salesman_qcif.png
32K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/png/foreman_qcif.png
32K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/png/container_qcif.png
32K	./v_src/DAC_17_idct_code/approximated/Image/png/bu/output.png
32K	./v_src/DAC_17_idct_code/approximated/idct__add__unextended/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated/idct__14__dct__16__idct_flexibile__rewritten/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated/idct__14__dct__16__idct_flexibile/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated/idct__14__dct__16__26_bit_mul/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated/idct__14__dct__16__26_15_mul/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated/idct__14__dct__16__26_14_mul/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated/give_to_hussam/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated/dct_simple_add.v_bu
32K	./v_src/DAC_17_idct_code/approximated/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated/dct__output_width__12/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated/dct__add_width_extended/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated_bu/wlfthUsKMl
32K	./v_src/DAC_17_idct_code/approximated/bu_of_the_working/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/png/silent_qcif.png
32K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/png/salesman_qcif.png
32K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/png/foreman_qcif.png
32K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/png/container_qcif.png
32K	./v_src/DAC_17_idct_code/approximated_bu/Image/png/output.png
32K	./v_src/DAC_17_idct_code/approximated_bu/give_to_hussam/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated_bu/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated_bu/both_8/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg/one_cut_approprated_for_my_synthesis_pipeline/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/silent_qcif.png
32K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/salesman_qcif.png
32K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/foreman_qcif.png
32K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/container_qcif.png
32K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/silent_qcif.png
32K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/salesman_qcif.png
32K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/foreman_qcif.png
32K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/container_qcif.png
32K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg/3cuts/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_mem
32K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper_specialized_to_24/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated_bu/both_16/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated_bu/both_16_bu/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated/both_8/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg/one_cut_approprated_for_my_synthesis_pipeline/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/silent_qcif.png
32K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/salesman_qcif.png
32K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/foreman_qcif.png
32K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/container_qcif.png
32K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/silent_qcif.png
32K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/salesman_qcif.png
32K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/foreman_qcif.png
32K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/container_qcif.png
32K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg/3cuts/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_mem
32K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper_specialized_to_24/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__dot_dot_dot__2nd_mul_32_bit/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated/both_16/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated/both_16_bu/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/png/silent_qcif.png
32K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/png/salesman_qcif.png
32K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/png/foreman_qcif.png
32K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/png/container_qcif.png
32K	./v_src/DAC_17_idct_code/approximated__behavoral/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/png/silent_qcif.png
32K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/png/salesman_qcif.png
32K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/png/foreman_qcif.png
32K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/png/container_qcif.png
32K	./v_src/DAC_17_idct_code/approximated__behavoral_3/Image/png/output.png
32K	./v_src/DAC_17_idct_code/approximated__behavoral_3/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/png/silent_qcif.png
32K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/png/salesman_qcif.png
32K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/png/foreman_qcif.png
32K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/png/container_qcif.png
32K	./v_src/DAC_17_idct_code/approximated__behavoral_2/Image/png/output.png
32K	./v_src/DAC_17_idct_code/approximated__behavoral_2/dct_simple_add.v
32K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/png/silent_qcif.png
32K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/png/salesman_qcif.png
32K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/png/foreman_qcif.png
32K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/png/container_qcif.png
32K	./v_src/DAC_17_idct_code/approximated_2/dct_simple_add.v
32K	./tcl_src/WORK/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.pvl
32K	./tcl_src/tcl_src_bu/RTL-to-gate.log
32K	./tcl_src/RTL-to-gate.log
32K	./py_src/WORK/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH4_DATA_PATH_BITWIDTH5-verilog.pvl
32K	./py_src/WORK_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH4_DATA_PATH_BITWIDTH5-verilog.pvl
32K	./py_src/WORK_1_SCBDD__2_autoread/mux_module_DATA_PATH_BITWIDTH26-verilog.pvl
32K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
32K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.pvl
32K	./py_src/WORK_1_SCBDD__1_autoread/mux_module_DATA_PATH_BITWIDTH26-verilog.pvl
32K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
32K	./py_src/transitioning_cells_after_resynSCBSD__1.txt_best_case
32K	./py_src/transitioning_cells_after_resynSCBSD__1.txt
32K	./py_src/Speed-up_vs_Mode-Switch_Temperature_Multiplier.png
32K	./py_src/results_for_paper/duplicate_stand_alone__area.png
32K	./py_src/results_for_paper/duplicate_stand_alone__add_delay.png
32K	./py_src/results_for_paper/duplicated_vs_standalone__area.png
32K	./py_src/results_for_paper/duplicated_vs_standalone__add_delay.png
32K	./py_src/Power.png
32K	./py_src/none_transitioning_cells_after_resynSCBD__1.txt_first_syn
32K	./py_src/idct_all_metrics.png
32K	./py_src/get_delays_for_diff_libs__helpers.pyc
28K	./v_src/set_dep_smartgen_options__man
28K	./v_src/optimals__found_so_far/mul/delay_profile/progs/24_16__prog_4
28K	./v_src/optimals__found_so_far/mul/delay_profile/progs/24_16__prog_3
28K	./v_src/optimals__found_so_far/mul/delay_profile/progs/24_16__prog_2
28K	./v_src/optimals__found_so_far/mul/delay_profile/progs/24_16__prog
28K	./v_src/optimals__found_so_far/idct/delay_profile/progs/prog2
28K	./v_src/optimals__found_so_far/idct/delay_profile/progs/prog1
28K	./v_src/optimals__found_so_far/add/in_isoldation/24/optimal.v
28K	./v_src/FF_bu
28K	./v_src/experiments/why_acc_value_has_extra_gates_besided_mux/blah.v
28K	./v_src/DAC_17_idct_code/approximated/work/topdct_idct/verilog.asm
28K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i222_@x1
28K	./v_src/DAC_17_idct_code/approximated/work/dct/_primary.dbs
28K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i222_@x1_func
28K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i222_@x1
28K	./v_src/DAC_17_idct_code/approximated/temp_bu__6/idct_simple_add.v
28K	./v_src/DAC_17_idct_code/approximated/temp_bu__5/idct_simple_add.v
28K	./v_src/DAC_17_idct_code/approximated/one_16
28K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/png/suzie_qcif.png
28K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/png/news_qcif.png
28K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/png/mother-daughter_qcif.png
28K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/png/hall_qcif.png
28K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/png/grandma_qcif.png
28K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/png/carphone_qcif.png
28K	./v_src/DAC_17_idct_code/approximated/idct__14__dct__16__idct_flexibile__rewritten/idct_simple_add.v
28K	./v_src/DAC_17_idct_code/approximated/idct__14__dct__16__idct_flexibile/idct_simple_add.v
28K	./v_src/DAC_17_idct_code/approximated_bu/one_16
28K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/png/suzie_qcif.png
28K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/png/news_qcif.png
28K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/png/mother-daughter_qcif.png
28K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/png/hall_qcif.png
28K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/png/grandma_qcif.png
28K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/png/carphone_qcif.png
28K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__WIP/idct_simple_add.v
28K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/suzie_qcif.png
28K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/news_qcif.png
28K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/mother-daughter_qcif.png
28K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/hall_qcif.png
28K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/grandma_qcif.png
28K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/carphone_qcif.png
28K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/suzie_qcif.png
28K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/news_qcif.png
28K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/mother-daughter_qcif.png
28K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/hall_qcif.png
28K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/grandma_qcif.png
28K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/carphone_qcif.png
28K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg/3cuts/idct_simple_add.v
28K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__WIP/idct_simple_add.v
28K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/suzie_qcif.png
28K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/news_qcif.png
28K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/mother-daughter_qcif.png
28K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/hall_qcif.png
28K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/grandma_qcif.png
28K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/carphone_qcif.png
28K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/suzie_qcif.png
28K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/news_qcif.png
28K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/mother-daughter_qcif.png
28K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/hall_qcif.png
28K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/grandma_qcif.png
28K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/carphone_qcif.png
28K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg/3cuts/idct_simple_add.v
28K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/png/suzie_qcif.png
28K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/png/news_qcif.png
28K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/png/mother-daughter_qcif.png
28K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/png/hall_qcif.png
28K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/png/grandma_qcif.png
28K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/png/carphone_qcif.png
28K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/png/suzie_qcif.png
28K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/png/news_qcif.png
28K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/png/mother-daughter_qcif.png
28K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/png/hall_qcif.png
28K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/png/grandma_qcif.png
28K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/png/carphone_qcif.png
28K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/png/suzie_qcif.png
28K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/png/news_qcif.png
28K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/png/mother-daughter_qcif.png
28K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/png/hall_qcif.png
28K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/png/grandma_qcif.png
28K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/png/carphone_qcif.png
28K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/png/suzie_qcif.png
28K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/png/news_qcif.png
28K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/png/mother-daughter_qcif.png
28K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/png/hall_qcif.png
28K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/png/grandma_qcif.png
28K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/png/carphone_qcif.png
28K	./tcl_src/tcl_src_bu/RTL-to-gat.log
28K	./tcl_src/tcl_src_bu/blah
28K	./tcl_src/RTL-to-gat.log
28K	./tcl_src/INCA_libs/snap.lnx8664.nc/bind.lst.lnx8664
28K	./tcl_src/file11
28K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH4_DATA_PATH_BITWIDTH4-verilog.pvl
28K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH4_DATA_PATH_BITWIDTH4-verilog.pvl
28K	./py_src/WORK_1_SCBD_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH4_DATA_PATH_BITWIDTH6-verilog.pvl
28K	./py_src/tc__bu.txt
28K	./py_src/tc_as__bu.txt
28K	./py_src/syn_parse_resyn.py
28K	./py_src/sp_st_mul.png
28K	./py_src/sp_st_add.png
28K	./py_src/Speed-up_vs_Mode-Switch_Temperature_Multiplier.pdf
28K	./py_src/Speedup vs Energy Speedup.png
28K	./py_src/Speedup vs Energy Speedup_only_All_in_one.png
28K	./py_src/set_dp_smartgen_option
28K	./py_src/results_for_paper/method_energyOverhead.png
28K	./py_src/read_file__waste.txt
28K	./py_src/none_transitioning_cells_after_resynSCBSD__FF_2.txt_best_case
28K	./py_src/INCA_libs/conf_int_add__noFF__multiple_add/inca.lnx8664.164.pak
28K	./py_src/conf_int_add__noFF__arch_agnos_32Bit_32Bit_synthesized.mapped.sdf.X
28K	./py_src/blah.txt
28K	./py_src/Area.png
24K	./v_src/optimals__found_so_far/add/delay_profile/progs/32__24/prog_2
24K	./v_src/my_waves.shm/INCA_libs/snap.lnx8664.nc
24K	./v_src/INCA_libs/conf_int_add__noFF__arch_agnos
24K	./v_src/idct_simple_add.v_multiply_wrapper_inprogress
24K	./v_src/DAC_17_idct_code/approximated/worst_case/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated/work/@x@o@r2_@x2
24K	./v_src/DAC_17_idct_code/approximated/work/@x@o@r2_@x1
24K	./v_src/DAC_17_idct_code/approximated/work/@x@n@o@r2_@x2
24K	./v_src/DAC_17_idct_code/approximated/work/@x@n@o@r2_@x1
24K	./v_src/DAC_17_idct_code/approximated/work/@o@r4_@x1
24K	./v_src/DAC_17_idct_code/approximated/work/@o@r3_@x1
24K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x4
24K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x2
24K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x1
24K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i22_@x2_func
24K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i22_@x2
24K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i22_@x1_func
24K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i22_@x1
24K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i222_@x1_func
24K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i21_@x2
24K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i21_@x1
24K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i211_@x1_func
24K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i211_@x1
24K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r4_@x1
24K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x4
24K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x2
24K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x1
24K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x4
24K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x2
24K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x1
24K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d4_@x1
24K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x4
24K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x2
24K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x1
24K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x4
24K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x2
24K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x1
24K	./v_src/DAC_17_idct_code/approximated/work/@m@u@x2_@x2
24K	./v_src/DAC_17_idct_code/approximated/work/@m@u@x2_@x1
24K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r_@x2_func
24K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r_@x1_func
24K	./v_src/DAC_17_idct_code/approximated/work/dct/_primary.dat
24K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i22_@x2_func
24K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i22_@x2
24K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i22_@x1_func
24K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i22_@x1
24K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i21_@x2
24K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i21_@x1
24K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i211_@x1_func
24K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i211_@x1
24K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d4_@x1
24K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d3_@x1
24K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x4
24K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x2
24K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x1
24K	./v_src/DAC_17_idct_code/approximated/verilog__bu/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated/temp_bu__4/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated/temp_bu__3/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated/temp_bu_2/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated/sav/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated/sav/dct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/png/miss-america_qcif.png
24K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/png/akiyo_qcif.png
24K	./v_src/DAC_17_idct_code/approximated/idct_simple_add.v__original
24K	./v_src/DAC_17_idct_code/approximated/idct_simple_add.v_multiply_wrapper_introduced
24K	./v_src/DAC_17_idct_code/approximated/idct_simple_add.v_multiply_wrapper_inprogress
24K	./v_src/DAC_17_idct_code/approximated/idct_simple_add.v__excercising_worst_case
24K	./v_src/DAC_17_idct_code/approximated/idct_simple_add.v__atempt_to_passin_memory
24K	./v_src/DAC_17_idct_code/approximated/idct_simple_add.v~
24K	./v_src/DAC_17_idct_code/approximated/idct_modified.v_bu
24K	./v_src/DAC_17_idct_code/approximated/idct__add__unextended/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated/give_to_hussam/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated/dct_simple_add.v~
24K	./v_src/DAC_17_idct_code/approximated/dct__output_width__12/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated/dct__add_width_extended/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated_bu/worst_case/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated_bu/verilog__bu/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated_bu/sav/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated_bu/sav/dct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/png/miss-america_qcif.png
24K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/png/akiyo_qcif.png
24K	./v_src/DAC_17_idct_code/approximated_bu/idct_simple_add.v__original
24K	./v_src/DAC_17_idct_code/approximated_bu/idct_simple_add.v_multiply_wrapper_introduced
24K	./v_src/DAC_17_idct_code/approximated_bu/idct_simple_add.v_multiply_wrapper_inprogress
24K	./v_src/DAC_17_idct_code/approximated_bu/idct_simple_add.v__excercising_worst_case
24K	./v_src/DAC_17_idct_code/approximated_bu/idct_simple_add.v_bu
24K	./v_src/DAC_17_idct_code/approximated_bu/idct_simple_add.v__atempt_to_passin_memory
24K	./v_src/DAC_17_idct_code/approximated_bu/idct_simple_add.v~
24K	./v_src/DAC_17_idct_code/approximated_bu/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated_bu/idct_modified.v_bu
24K	./v_src/DAC_17_idct_code/approximated_bu/give_to_hussam/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated_bu/dct_simple_add.v~
24K	./v_src/DAC_17_idct_code/approximated_bu/both_8/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg/one_cut_approprated_for_my_synthesis_pipeline/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/miss-america_qcif.png
24K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/akiyo_qcif.png
24K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/miss-america_qcif.png
24K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/akiyo_qcif.png
24K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_mem/idct_simple_add.v__atempt_to_passin_memory
24K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper_specialized_to_24/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated/both_8/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg/one_cut_approprated_for_my_synthesis_pipeline/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/miss-america_qcif.png
24K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/akiyo_qcif.png
24K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/miss-america_qcif.png
24K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/akiyo_qcif.png
24K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_mem/idct_simple_add.v__atempt_to_passin_memory
24K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper_specialized_to_24/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__dot_dot_dot__2nd_mul_32_bit/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/png/miss-america_qcif.png
24K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/png/akiyo_qcif.png
24K	./v_src/DAC_17_idct_code/approximated__behavoral/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/png/miss-america_qcif.png
24K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/png/akiyo_qcif.png
24K	./v_src/DAC_17_idct_code/approximated__behavoral_3/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/png/miss-america_qcif.png
24K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/png/akiyo_qcif.png
24K	./v_src/DAC_17_idct_code/approximated__behavoral_2/idct_simple_add.v
24K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/png/miss-america_qcif.png
24K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/png/akiyo_qcif.png
24K	./v_src/DAC_17_idct_code/approximated_2/idct_simple_add.v
24K	./tcl_src/WORK/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.pvl
24K	./tcl_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH5_DATA_PATH_BITWIDTH5-verilog.pvl
24K	./tcl_src/tcl_src_bu/RTL_gate_syn.log
24K	./tcl_src/tcl_src_bu/conf_int_mac__noFF__arch_agnos__RTL_to_gate.tcl
24K	./tcl_src/RTL_gate_syn.log
24K	./tcl_src/read_and_cons_transitional_cells_and_resyn.tcl
24K	./tcl_src/read_and_cons_transitional_cells_and_report_timing__attempt_at_3_level_config.tcl
24K	./tcl_src/conf_int_mac__noFF__redundant_ports.tcl
24K	./tcl_src/conf_int_mac__noFF__designed__RTL_to_gate.tcl
24K	./tcl_src/conf_int_mac__noFF__arch_agnos__RTL_to_gate.tcl
24K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.pvl
24K	./py_src/WORK_1_SCBD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.pvl
24K	./py_src/WORK_1_SCBD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH32-verilog.pvl
24K	./py_src/WORK_1_sanity_checks/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.pvl
24K	./py_src/WORK_1_sanity_checks_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.pvl
24K	./py_src/transitioning_cells_after_resynDFDL.txt
24K	./py_src/sp_st_idct.pdf
24K	./py_src/sp_st_add_mul.pdf
24K	./py_src/results_for_paper/method_speedup.png
24K	./py_src/results_for_paper/duplicate_stand_alone__mul_delay.png
24K	./py_src/results_for_paper/duplicated_vs_standalone__mul_delay.png
24K	./py_src/prev_iteration__bu/search_for_delay_profile__advanced__helpers.py
24K	./py_src/none_transitioning_cells_after_resynSCBSD.txt_first_syn
24K	./py_src/INCA_libs/conf_int_mac__noFF__truncated/inca.lnx8664.164.pak
24K	./py_src/INCA_libs/conf_int_mac__noFF__designed/inca.lnx8664.164.pak
24K	./py_src/INCA_libs/conf_int_mac__noFF__arch_agnos
24K	./py_src/INCA_libs/conf_int_add__noFF__arch_agnos
24K	./py_src/expl.pdf
24K	./py_src/bu__src.py
20K	./v_src/prog
20K	./v_src/optimals__found_so_far/idct/duplicate__one_shot/prog/prog1
20K	./v_src/optimals__found_so_far/add/delay_profile/progs/32__24/prog_3
20K	./v_src/optimals__found_so_far/add/delay_profile/progs/32__24/prog_1
20K	./v_src/noFF__duplicated_PE/idct/26_bit/apx_first
20K	./v_src/noFF__duplicated_PE/24_bit
20K	./v_src/idct__imbalanced/duplicated_in_one
20K	./v_src/DAC_17_idct_code/approximated/work/@x@o@r2_@x2_func
20K	./v_src/DAC_17_idct_code/approximated/work/@x@o@r2_@x1_func
20K	./v_src/DAC_17_idct_code/approximated/work/@x@n@o@r2_@x2_func
20K	./v_src/DAC_17_idct_code/approximated/work/@x@n@o@r2_@x1_func
20K	./v_src/DAC_17_idct_code/approximated/work/@u@d@p_typical_@m@g@m_@i@q@n_@f@f_@u@d@p
20K	./v_src/DAC_17_idct_code/approximated/work/@u@d@p_typical_@m@g@m_@i@q_@f@f_@u@d@p
20K	./v_src/DAC_17_idct_code/approximated/work/@o@r4_@x1_func
20K	./v_src/DAC_17_idct_code/approximated/work/@o@r3_@x1_func
20K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x4_func
20K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x2_func
20K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x1_func
20K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i21_@x2_func
20K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i21_@x1_func
20K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r4_@x1_func
20K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x4_func
20K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x2_func
20K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x1_func
20K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x4_func
20K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x2_func
20K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x1_func
20K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d4_@x1_func
20K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x4_func
20K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x2_func
20K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x1_func
20K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x4_func
20K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x2_func
20K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x1_func
20K	./v_src/DAC_17_idct_code/approximated/work/@m@u@x2_@x2_func
20K	./v_src/DAC_17_idct_code/approximated/work/@m@u@x2_@x1_func
20K	./v_src/DAC_17_idct_code/approximated/work/@l@o@g@i@c1_@x1_func
20K	./v_src/DAC_17_idct_code/approximated/work/@l@o@g@i@c1_@x1
20K	./v_src/DAC_17_idct_code/approximated/work/@l@o@g@i@c0_@x1_func
20K	./v_src/DAC_17_idct_code/approximated/work/@l@o@g@i@c0_@x1
20K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x8_func
20K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x8
20K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x4_func
20K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x4
20K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x2_func
20K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x2
20K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x1_func
20K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x1
20K	./v_src/DAC_17_idct_code/approximated/work/_info
20K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x8_func
20K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x8
20K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x4_func
20K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x4
20K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x2_func
20K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x2
20K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x1_func
20K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x1
20K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i21_@x2_func
20K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i21_@x1_func
20K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d4_@x1_func
20K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d3_@x1_func
20K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x4_func
20K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x2_func
20K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x1_func
20K	./v_src/DAC_17_idct_code/approximated/one_16/idct_simple_add.v
20K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/images/png/claire_qcif.png
20K	./v_src/DAC_17_idct_code/approximated/idct_simple_add.v__precision_scaled
20K	./v_src/DAC_17_idct_code/approximated/idct_simple_add.v__16_bit_coeffs
20K	./v_src/DAC_17_idct_code/approximated_bu/one_16/idct_simple_add.v
20K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/images/png/claire_qcif.png
20K	./v_src/DAC_17_idct_code/approximated_bu/idct_simple_add.v__precision_scaled
20K	./v_src/DAC_17_idct_code/approximated_bu/idct_simple_add.v__16_bit_coeffs
20K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/claire_qcif.png
20K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/claire_qcif.png
20K	./v_src/DAC_17_idct_code/approximated_bu/both_16/idct_simple_add.v
20K	./v_src/DAC_17_idct_code/approximated_bu/both_16_bu/idct_simple_add.v
20K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/images/png/claire_qcif.png
20K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/images/png/claire_qcif.png
20K	./v_src/DAC_17_idct_code/approximated/both_16/idct_simple_add.v
20K	./v_src/DAC_17_idct_code/approximated/both_16_bu/idct_simple_add.v
20K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/images/png/claire_qcif.png
20K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/images/png/claire_qcif.png
20K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/images/png/claire_qcif.png
20K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/images/png/claire_qcif.png
20K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH32-verilog.pvl
20K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.pvl
20K	./tcl_src/tcl_src_bu/read_and_report_syn__mac.tcl
20K	./tcl_src/tcl_src_bu/read_and_report_syn__add.tcl
20K	./tcl_src/tcl_src_bu/conf_int_mac__noFF__arch_specific__RTL_to_gate.tcl
20K	./tcl_src/tcl_src_bu/conf_int_add__noFF__arch_specific__RTL_to_gate.tcl
20K	./tcl_src/tcl_src_bu/conf_int_add__noFF__arch_agnos__RTL_to_gate.tcl
20K	./tcl_src/read_and_report_syn__mac.tcl
20K	./tcl_src/read_and_report_syn__add.tcl
20K	./tcl_src/read_and_cons_transitional_cells_and_report_timing_tmp.tcl__possibly_waste
20K	./tcl_src/read_and_cons_transitional_cells_and_report_timing_tmp.tcl_bu
20K	./tcl_src/read_and_cons_transitional_cells_and_report_timing.tcl
20K	./tcl_src/conf_int_mac__noFF__arch_specific__RTL_to_gate.tcl
20K	./tcl_src/conf_int_add__noFF__arch_specific__RTL_to_gate.tcl
20K	./tcl_src/conf_int_add__noFF__arch_agnos__RTL_to_gate.tcl
20K	./py_src/WORK_SCBSD/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH3_DATA_PATH_BITWIDTH5-verilog.pvl
20K	./py_src/WORK_SCBSD_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH3_DATA_PATH_BITWIDTH5-verilog.pvl
20K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH3_DATA_PATH_BITWIDTH5-verilog.pvl
20K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH3_DATA_PATH_BITWIDTH5-verilog.pvl
20K	./py_src/WORK_1_SCBSD_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH3_DATA_PATH_BITWIDTH5-verilog.pvl
20K	./py_src/WORK_1_SCBD__5_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
20K	./py_src/WORK_1_SCBD__4_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.pvl
20K	./py_src/WORK_1_SCBD__3_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.pvl
20K	./py_src/WORK_1_SCBD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH32-verilog.pvl
20K	./py_src/transitioning_cellsSCBSD.txt
20K	./py_src/transitioning_cells_after_resynSCBD.txt_best_case
20K	./py_src/transitioning_cells_after_resynSCBD.txt
20K	./py_src/transitioning_cells_after_resyn1.txt
20K	./py_src/syn_parse_resyn__unit_test.py
20K	./py_src/syn_parse_resyn.py_bu
20K	./py_src/results_for_paper/duplicate_stand_alone__mul_area.png
20K	./py_src/parse_for_different_delay_and_plot.py
20K	./py_src/parse_for_different_delay_and_plot_for_two_plots.py
20K	./py_src/parse_for_different_delay_and_plot_for_two_plots_2.py
20K	./py_src/ntc_resyn.txt
20K	./py_src/none_transitioning_cells_after_resynSCBSD__FF_1.txt_first_syn
20K	./py_src/none_transitioning_cells_after_resynDFDL.txt
20K	./py_src/idct_all_metrics.pdf
20K	./py_src/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH3_DATA_PATH_BITWIDTH5-verilog.pvl
20K	./bash_src
16K	./v_src/set_max_delay__waste
16K	./v_src/noFF__duplicated_PE/idct/26_bit/acc_first/with_dummy/acc__part/conf_int_mul__noFF__arch_agnos__w_wrapper__acc_part.v
16K	./v_src/my_waves.shm/my_waves.shm
16K	./v_src/idct__imbalanced/duplicated_in_one/conf_int_mul__noFF__arch_agnos__w_wrapper.v__duplicated_in_one
16K	./v_src/full__mul.v
16K	./v_src/experiments/why_acc_value_has_extra_gates_besided_mux/mul_26__clk_0.645__acc_max_del_0.645__Pn_18__atmpt_0__id_SCBDD__1__evol_log.txt
16K	./v_src/DAC_17_idct_code/approximated/work/@u@d@p_typical_@m@g@m_@i@q_@l@a@t@c@h_@u@d@p
16K	./v_src/DAC_17_idct_code/approximated/work/@u@d@p_typical_@m@g@m_@h_@i@q_@f@f_@u@d@p
16K	./v_src/DAC_17_idct_code/approximated/work/@t@l@a@t_@x1_func
16K	./v_src/DAC_17_idct_code/approximated/work/@t@l@a@t_@x1
16K	./v_src/DAC_17_idct_code/approximated/work/@t@i@n@v_@x1_func
16K	./v_src/DAC_17_idct_code/approximated/work/@t@i@n@v_@x1
16K	./v_src/DAC_17_idct_code/approximated/work/@t@b@u@f_@x2_func
16K	./v_src/DAC_17_idct_code/approximated/work/@t@b@u@f_@x2
16K	./v_src/DAC_17_idct_code/approximated/work/@t@b@u@f_@x1_func
16K	./v_src/DAC_17_idct_code/approximated/work/@t@b@u@f_@x1
16K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i221_@x1_func
16K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i221_@x1
16K	./v_src/DAC_17_idct_code/approximated/work/@h@a_@x1_func
16K	./v_src/DAC_17_idct_code/approximated/work/@h@a_@x1
16K	./v_src/DAC_17_idct_code/approximated/work/@f@a_@x1_func
16K	./v_src/DAC_17_idct_code/approximated/work/@f@a_@x1
16K	./v_src/DAC_17_idct_code/approximated/work/@d@l@l_@x1_func
16K	./v_src/DAC_17_idct_code/approximated/work/@d@l@l_@x1
16K	./v_src/DAC_17_idct_code/approximated/work/@d@l@h_@x2_func
16K	./v_src/DAC_17_idct_code/approximated/work/@d@l@h_@x2
16K	./v_src/DAC_17_idct_code/approximated/work/@d@l@h_@x1_func
16K	./v_src/DAC_17_idct_code/approximated/work/@d@l@h_@x1
16K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f_@x2_func
16K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f_@x2
16K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f_@x1_func
16K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f_@x1
16K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r_@x2/verilog.asm
16K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r_@x1/verilog.asm
16K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r@s_@x1_func
16K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r@s_@x1
16K	./v_src/DAC_17_idct_code/approximated/work/@c@l@k@g@a@t@e_@x1_func
16K	./v_src/DAC_17_idct_code/approximated/work/@c@l@k@g@a@t@e_@x1
16K	./v_src/DAC_17_idct_code/approximated/work/@c@l@k@g@a@t@e@t@s@t_@x1_func
16K	./v_src/DAC_17_idct_code/approximated/work/@c@l@k@g@a@t@e@t@s@t_@x1
16K	./v_src/DAC_17_idct_code/approximated/work/@c@l@k@b@u@f_@x1_func
16K	./v_src/DAC_17_idct_code/approximated/work/@c@l@k@b@u@f_@x1
16K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i221_@x1_func
16K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i221_@x1
16K	./v_src/DAC_17_idct_code/approximated/set_max_delay__waste
16K	./v_src/DAC_17_idct_code/approximated/INCA_libs/snap.lnx8664.nc
16K	./v_src/DAC_17_idct_code/approximated/conf_int_mul__noFF__arch_agnos__w_wrapper.v__withmux
16K	./v_src/DAC_17_idct_code/approximated/conf_int_mul__noFF__arch_agnos__w_wrapper.v__duplicated
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftZFScox
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftZB1BH9
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftvJYBtd
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftVgcB4x
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftvBEYc6
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftT9f4zk
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftt94I8i
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftSZrWEW
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftsDc0e1
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftrZYX3Z
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftQv8pGc
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftqHAUzd
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftp7Km90
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftN14gyN
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftlk1Oul
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftKvvX9d
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftKGNRXJ
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftKG2DTI
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftJNrmVs
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftHsHV1L
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftGKlyev
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftgczZzI
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftdoryqd
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftCZlhsd
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftCYLwB8
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftBPuNAD
16K	./v_src/DAC_17_idct_code/approximated_bu/wlftbmGnvH
16K	./v_src/DAC_17_idct_code/approximated_bu/wlft9Hd0Gm
16K	./v_src/DAC_17_idct_code/approximated_bu/wlft7McO79
16K	./v_src/DAC_17_idct_code/approximated_bu/wlft6Y6Tl7
16K	./v_src/DAC_17_idct_code/approximated_bu/wlft2Br9o8
16K	./v_src/DAC_17_idct_code/approximated_bu/vsim.wlf
16K	./v_src/DAC_17_idct_code/approximated_bu/set_max_delay__waste
16K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/vsim.wlf
16K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/conf_int_mul__noFF__arch_agnos__w_wrapper.v
16K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/vsim.wlf
16K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/vsim.wlf
16K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/conf_int_mul__noFF__arch_agnos__w_wrapper.v
16K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/vsim.wlf
16K	./v_src/DAC_17_idct_code/approximated__behavoral/vsim.wlf
16K	./v_src/DAC_17_idct_code/approximated__behavoral/conf_int_mul__noFF__arch_agnos__w_wrapper.v_bu
16K	./v_src/DAC_17_idct_code/approximated__behavoral/conf_int_mul__noFF__arch_agnos__w_wrapper.v
16K	./v_src/DAC_17_idct_code/approximated__behavoral_3/vsim.wlf
16K	./v_src/DAC_17_idct_code/approximated__behavoral_3/conf_int_mul__noFF__arch_agnos__w_wrapper.v_bu
16K	./v_src/DAC_17_idct_code/approximated__behavoral_2/vsim.wlf
16K	./v_src/DAC_17_idct_code/approximated__behavoral_2/conf_int_mul__noFF__arch_agnos__w_wrapper.v_bu
16K	./v_src/DAC_17_idct_code/approximated__behavoral_2/conf_int_mul__noFF__arch_agnos__w_wrapper.v
16K	./v_src/DAC_17_idct_code/approximated_2/conf_int_mul__noFF__arch_agnos__w_wrapper.v
16K	./v_src/DAC_17_idct_code/approximated/14_bit_coefs.txt
16K	./v_src/DAC_17_idct_code/approximated/12_bit_coefs.txt
16K	./v_src/conf_int_mul__noFF__arch_agnos__w_wrapper.v__duplicated_in_one
16K	./v_src/conf_int_mul__noFF__arch_agnos__w_wrapper__acc_part.v
16K	./v_src/add_to_test.v
16K	./tcl_src/vsim.wlf
16K	./tcl_src/unconf_int_add__RTL_to_gate.tcl
16K	./tcl_src/test_file
16K	./tcl_src/tcl_src_bu/vsim.wlf
16K	./tcl_src/tcl_src_bu/unconf_int_add__RTL_to_gate.tcl
16K	./tcl_src/tcl_src_bu/keep_structural_design_intact.tcl
16K	./tcl_src/tcl_src_bu/conf_int_mac__designWare_mac.tcl
16K	./tcl_src/tcl_src_bu/conf_int_add__noFF__multiple_add__RTL_to_gate.tcl
16K	./tcl_src/tcl_src_bu/conf_int_add__noFF__multiple_add__resource_sharing__RTL_to_gate.tcl
16K	./tcl_src/tcl_src_bu/conf-int-add-clkGate__RTL-to-Gate.tcl
16K	./tcl_src/tcl_src_bu/compile_ultra_doc.txt
16K	./tcl_src/set_max_delay__waste
16K	./tcl_src/read_resyn_and_report.tcl
16K	./tcl_src/keep_structural_design_intact.tcl
16K	./tcl_src/group_path__waste
16K	./tcl_src/conf_int_mac__designWare_mac.tcl
16K	./tcl_src/conf_int_add__noFF__multiple_add__RTL_to_gate.tcl
16K	./tcl_src/conf_int_add__noFF__multiple_add__resource_sharing__RTL_to_gate.tcl
16K	./tcl_src/.conf_int_add__noFF__arch_specific__RTL_to_gate.tcl.swp
16K	./tcl_src/conf-int-add-clkGate__RTL-to-Gate.tcl
16K	./tcl_src/compile_ultra_doc.txt
16K	./tcl_src/blah
16K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_add__noFF__arch_agnos__apx_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
16K	./py_src/transitioning_cells_after_resynSCBSD__1.txt_fist_syn
16K	./py_src/transitioning_cells1.txt
16K	./py_src/prev_iteration__bu/search_for_delay_profile__basic.py
16K	./py_src/prev_iteration__bu/search_for_delay_profile__advanced.py
16K	./py_src/plot_generation.py
16K	./py_src/none_transitioning_cells_after_resynSCBSD__FF_2.txt_first_syn
16K	./py_src/none_transitioning_cells_after_resynSCBSD__7.txt_first_syn
16K	./py_src/none_transitioning_cells_after_resynDFDL.txt_first_syn
16K	./py_src/none_transitioning_cells_after_resynDFDL.txt_best_case
16K	./py_src/his
16K	./py_src/hardwired_design__delay__per_cell.txt
16K	./py_src/group_path__waste
16K	./py_src/get_reg_info.py
16K	./py_src/conf_int__RTL_to_gate_sweep.py
16K	./py_src/conf_int_mul__noFF__arch_agnos__w_wrapper-verilog.pvl
16K	./py_src/compile_ultra__waste.txt
16K	./py_src/14_bit_coefs.txt
16K	./py_src/12_bit_coefs.txt
16K	./py_src/\
12K	./v_src/reset_path__waste
12K	./v_src/optimals__found_so_far/idct/duplicate__one_shot/prog/prog3
12K	./v_src/optimals__found_so_far/idct/duplicate__one_shot/prog/prog2
12K	./v_src/noFF__duplicated_PE/idct/26_bit/apx_first/conf_int_mul__noFF__arch_agnos__w_wrapper__apx_part.v
12K	./v_src/noFF__duplicated_PE/idct/26_bit/acc_first/with_dummy/apx_part/read_resyn_and_report.tcl
12K	./v_src/noFF__duplicated_PE/idct/26_bit/acc_first/with_dummy/acc__part/read_resyn_and_report.tcl
12K	./v_src/noFF__duplicated_PE/idct/26_bit/acc_first/conf_int_mul__noFF__arch_agnos__w_wrapper__acc_part.v
12K	./v_src/noFF__duplicated_PE/32_bit/duplicated_all_in_one
12K	./v_src/INCA_libs/conf_int_add__noFF__arch_agnos/inca.lnx8664.164.pak
12K	./v_src/idct__imbalanced/conf_int_mul__noFF__arch_agnos__w_wrapper.v
12K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i222_@x1/verilog.asm
12K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i222_@x1/verilog.asm
12K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i222_@x1_func/verilog.asm
12K	./v_src/DAC_17_idct_code/approximated/temp_bu__6/conf_int_mul__noFF__arch_agnos__w_wrapper.v
12K	./v_src/DAC_17_idct_code/approximated/temp_bu__5/conf_int_mul__noFF__arch_agnos__w_wrapper.v
12K	./v_src/DAC_17_idct_code/approximated/temp_bu__4/conf_int_mul__noFF__arch_agnos__w_wrapper.v
12K	./v_src/DAC_17_idct_code/approximated/temp_bu__3/conf_int_mul__noFF__arch_agnos__w_wrapper.v
12K	./v_src/DAC_17_idct_code/approximated/temp_bu_2/conf_int_mul__noFF__arch_agnos__w_wrapper.v
12K	./v_src/DAC_17_idct_code/approximated/parse.py
12K	./v_src/DAC_17_idct_code/approximated/idct__add__unextended/conf_int_mul__noFF__arch_agnos__w_wrapper.v
12K	./v_src/DAC_17_idct_code/approximated/idct__14__dct__16__idct_flexibile__rewritten/conf_int_mul__noFF__arch_agnos__w_wrapper.v
12K	./v_src/DAC_17_idct_code/approximated/idct__14__dct__16__idct_flexibile/conf_int_mul__noFF__arch_agnos__w_wrapper.v
12K	./v_src/DAC_17_idct_code/approximated/idct__14__dct__16__26_bit_mul/conf_int_mul__noFF__arch_agnos__w_wrapper.v
12K	./v_src/DAC_17_idct_code/approximated/idct__14__dct__16__26_15_mul/conf_int_mul__noFF__arch_agnos__w_wrapper.v
12K	./v_src/DAC_17_idct_code/approximated/idct__14__dct__16__26_14_mul/conf_int_mul__noFF__arch_agnos__w_wrapper.v
12K	./v_src/DAC_17_idct_code/approximated/give_to_hussam/conf_int_mul__noFF__arch_agnos__w_wrapper.v
12K	./v_src/DAC_17_idct_code/approximated/dct__output_width__12/conf_int_mul__noFF__arch_agnos__w_wrapper.v
12K	./v_src/DAC_17_idct_code/approximated/dct__add_width_extended/conf_int_mul__noFF__arch_agnos__w_wrapper.v
12K	./v_src/DAC_17_idct_code/approximated/conf_int_mul__noFF__arch_agnos__w_wrapper__apx_part.v_bu
12K	./v_src/DAC_17_idct_code/approximated/conf_int_mul__noFF__arch_agnos__w_wrapper__acc_part.v_bu
12K	./v_src/DAC_17_idct_code/approximated_bu/parse.py
12K	./v_src/DAC_17_idct_code/approximated/bu_of_the_working/conf_int_mul__noFF__arch_agnos__w_wrapper.v
12K	./v_src/DAC_17_idct_code/approximated_bu/give_to_hussam/conf_int_mul__noFF__arch_agnos__w_wrapper.v
12K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state/conf_int_mul__noFF__arch_agnos__w_wrapper.v
12K	./v_src/DAC_17_idct_code/approximated_bu/blah
12K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state/conf_int_mul__noFF__arch_agnos__w_wrapper.v
12K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__dot_dot_dot__2nd_mul_32_bit/conf_int_mul__noFF__arch_agnos__w_wrapper.v
12K	./v_src/DAC_17_idct_code/approximated__behavoral_3/conf_int_mul__noFF__arch_agnos__w_wrapper.v
12K	./v_src/conf_int_mul__noFF__arch_agnos__w_wrapper.v
12K	./v_src/conf_int_mul__noFF__arch_agnos__w_wrapper__apx_part.v
12K	./v_src/.conf_int_add__noFF__arch_agnos__w_wrapper.v.swp
12K	./v_src/conf_int_add__noFF__arch_agnos__w_wrapper__apx_part.v
12K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos__w_wrapper-verilog.pvl
12K	./tcl_src/tcl_src_bu/reported_modules_withing_lib.txt
12K	./tcl_src/set_input_delay__waste
12K	./tcl_src/reported_modules_withing_lib.txt
12K	./tcl_src/read_resyn_and_report.tcl__original
12K	./tcl_src/read_and_resyn.tcl_waste
12K	./tcl_src/read_and_resyn.tcl_bu
12K	./tcl_src/.read_and_report_syn__add.tcl.swp
12K	./tcl_src/non_transition_cells__l__acquired__in_tcl
12K	./tcl_src/noise
12K	./tcl_src/default.svf
12K	./tcl_src/conf_int_mac__noFF__general__RTL_to_gate.tcl
12K	./py_src/WORK_SCBSD/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH3_DATA_PATH_BITWIDTH5-verilog.pvl
12K	./py_src/WORK_SCBSD_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH3_DATA_PATH_BITWIDTH5-verilog.pvl
12K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH3_DATA_PATH_BITWIDTH5-verilog.pvl
12K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH3_DATA_PATH_BITWIDTH5-verilog.pvl
12K	./py_src/WORK_1_SCBSD_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH3_DATA_PATH_BITWIDTH5-verilog.pvl
12K	./py_src/WORK_1_SCBD_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH26_DATA_PATH_BITWIDTH32-verilog.pvl
12K	./py_src/WORK_1_SCBD_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.pvl
12K	./py_src/WORK_1_SCBD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.pvl
12K	./py_src/WORK_1_SCBD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
12K	./py_src/WORK_1_SCBD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH28-verilog.pvl
12K	./py_src/WORK_1_sanity_checks_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH3_DATA_PATH_BITWIDTH4-verilog.pvl
12K	./py_src/transitioning_cells_after_resynSCBSD__5.txt_fist_syn
12K	./py_src/transitioning_cells_after_resynSCBSD__5.txt_best_case
12K	./py_src/transitioning_cells_after_resynSCBSD__5.txt
12K	./py_src/transitioning_cells_after_resynSCBSD__4.txt_fist_syn
12K	./py_src/transitioning_cells_after_resynSCBSD__4.txt_best_case
12K	./py_src/transitioning_cells_after_resynSCBSD__4.txt
12K	./py_src/transitioning_cells_after_resynDFDL.txt_fist_syn
12K	./py_src/transitioning_cells_after_resynDFDL.txt_best_case
12K	./py_src/transitioning_cells_after_resynDFDL__3.txt_fist_syn
12K	./py_src/transitioning_cells_after_resynDFDL__3.txt_best_case
12K	./py_src/transitioning_cells_after_resynDFDL__3.txt
12K	./py_src/transitioning_cells_after_resynDFDL__1.txt_fist_syn
12K	./py_src/transitioning_cells_after_resynDFDL__1.txt_best_case
12K	./py_src/transitioning_cells_after_resynDFDL__1.txt
12K	./py_src/search_for_delay_profile.py
12K	./py_src/none_transitioning_cell.txt
12K	./py_src/none_transitioning_cellsSCBSD.txt
12K	./py_src/none_transitioning_cells_after_resynSFDPA.txt
12K	./py_src/none_transitioning_cells_after_resyn1.txt
12K	./py_src/none_transitioning_cells1.txt
12K	./py_src/INCA_libs/conf_int_mac__noFF__arch_agnos/inca.lnx8664.164.pak
12K	./py_src/INCA_libs/conf_int_add__noFF__arch_agnos/inca.lnx8664.164.pak
12K	./py_src/hisi
12K	./py_src/get_pareto.py
12K	./py_src/gen_bargraph.py
12K	./py_src/default.svf
12K	./py_src/conf_int_mac__noFF__arch_agnos__w_wrapper-verilog.pvl
12K	./py_src/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH3_DATA_PATH_BITWIDTH5-verilog.pvl
8.0K	./v_src/set_dont_touch__waste
8.0K	./v_src/put_asside_for_now
8.0K	./v_src/optimals__found_so_far/idct/duplicate__one_shot/prog/prog4
8.0K	./v_src/noFF__duplicated_PE/idct/26_bit/acc_first/with_dummy/apx_part/conf_int_mul__noFF__arch_agnos__w_wrapper__only_clk_cons__RTL_to_gate.tcl
8.0K	./v_src/noFF__duplicated_PE/idct/26_bit/acc_first/with_dummy/acc__part/conf_int_mul__noFF__arch_agnos__w_wrapper__only_clk_cons__RTL_to_gate.tcl
8.0K	./v_src/my_waves.shm/my_waves.trn
8.0K	./v_src/my_waves.shm/my_waves.shm/my_waves.dsn
8.0K	./v_src/multiply_wrapper.v
8.0K	./v_src/DAC_17_idct_code/approximated/worst_case/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/work/@x@o@r2_@x2/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@x@o@r2_@x1/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@x@n@o@r2_@x2/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@x@n@o@r2_@x1/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/topdct_idct/_primary.dbs
8.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r4_@x1/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r3_@x1/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x4/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x2/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x1/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i22_@x2/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i22_@x2_func/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i22_@x1/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i22_@x1_func/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i222_@x1_func/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i21_@x2/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i21_@x1/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i211_@x1/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i211_@x1_func/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r4_@x1/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x4/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x2/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x1/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x4/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x2/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x1/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d4_@x1/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x4/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x2/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x1/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x4/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x2/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x1/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@m@u@x2_@x2/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@m@u@x2_@x1/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r_@x2_func/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r_@x1_func/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i22_@x2/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i22_@x2_func/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i22_@x1/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i22_@x1_func/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i21_@x2/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i21_@x1/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i211_@x1/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i211_@x1_func/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d4_@x1/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d3_@x1/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x4/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x2/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x1/verilog.asm
8.0K	./v_src/DAC_17_idct_code/approximated/vish_stacktrace.vstf
8.0K	./v_src/DAC_17_idct_code/approximated/topdct_idct.v~
8.0K	./v_src/DAC_17_idct_code/approximated/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/temp_bu/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/temp_bu__6/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/temp_bu__5/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/temp_bu__4/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/temp_bu__3/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/temp_bu_2/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/set_dont_touch__wast
8.0K	./v_src/DAC_17_idct_code/approximated/sav/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/our_approach__15_26/75__degree/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/log
8.0K	./v_src/DAC_17_idct_code/approximated/idct__add__unextended/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/idct__14__dct__16__idct_flexibile/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/idct__14__dct__16__idct_flexibile__rewritten/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/idct__14__dct__16__26_bit_mul/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/idct__14__dct__16__26_15_mul/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/idct__14__dct__16__26_14_mul/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/give_to_hussam/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/dct__output_width__12/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/dct__add_width_extended/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated_bu/worst_case/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated_bu/vish_stacktrace.vstf
8.0K	./v_src/DAC_17_idct_code/approximated_bu/topdct_idct.v~
8.0K	./v_src/DAC_17_idct_code/approximated_bu/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated_bu/set_dont_touch__wast
8.0K	./v_src/DAC_17_idct_code/approximated_bu/sav/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/bu_of_the_working/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/build/syn/reports/idct__timing.rpt
8.0K	./v_src/DAC_17_idct_code/approximated_bu/give_to_hussam/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated_bu/build/syn/reports/idct__constrain_violators.rpt
8.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__WIP/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg/one_cut_approprated_for_my_synthesis_pipeline/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg/one_cut_approprated_for_my_synthesis_pipeline/conf_int_mul__noFF__arch_agnos__w_wrapper.v
8.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/conf_int_mul__noFF__arch_agnos__w_wrapper.v
8.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg/3cuts/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg/3cuts/multiply_wrapper.v
8.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper_specialized_to_24/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16_bu/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated_bu/blah2
8.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__WIP/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg/one_cut_approprated_for_my_synthesis_pipeline/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg/one_cut_approprated_for_my_synthesis_pipeline/conf_int_mul__noFF__arch_agnos__w_wrapper.v
8.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/conf_int_mul__noFF__arch_agnos__w_wrapper.v
8.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg/3cuts/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg/3cuts/multiply_wrapper.v
8.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper_specialized_to_24/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__dot_dot_dot__2nd_mul_32_bit/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/both_16/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/both_16_bu/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated/blah2
8.0K	./v_src/DAC_17_idct_code/approximated__behavoral/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/reports/idct__timing.rpt
8.0K	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/reports/idct_BitWidth31_BitWidth130__timing.rpt
8.0K	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/reports/idct_BitWidth31_BitWidth130__constrain_violators.rpt
8.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/reports/idct__timing.rpt
8.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/reports/idct_BitWidth31_BitWidth130__timing.rpt
8.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/reports/idct_BitWidth31_BitWidth130__constrain_violators.rpt
8.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/reports/idct__timing.rpt
8.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/reports/idct_BitWidth31_BitWidth130__timing.rpt
8.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/reports/idct_BitWidth31_BitWidth130__constrain_violators.rpt
8.0K	./v_src/DAC_17_idct_code/approximated_2/topdct_idct.v
8.0K	./v_src/DAC_17_idct_code/approximated_2/build/syn/reports/idct__timing.rpt
8.0K	./v_src/DAC_17_idct_code/approximated_2/build/syn/reports/idct_BitWidth31_BitWidth130__timing.rpt
8.0K	./v_src/DAC_17_idct_code/approximated_2/build/syn/reports/idct_BitWidth31_BitWidth130__constrain_violators.rpt
8.0K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.pvl
8.0K	./tcl_src/WORK/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.pvl
8.0K	./tcl_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_minus_1_OP_BITWIDTH5_DATA_PATH_BITWIDTH5-verilog.pvl
8.0K	./tcl_src/tcl_src_bu/wast.tcl
8.0K	./tcl_src/tcl_src_bu/pt_shell_command.log
8.0K	./tcl_src/tcl_src_bu/conf-int-add-inMux__RTL-to-gate.tcl
8.0K	./tcl_src/read_and_report.tcl
8.0K	./tcl_src/pt_shell_command.log
8.0K	./tcl_src/noise/unconf-int-add__RTL-to-Gate__simple.tcl
8.0K	./tcl_src/misc/ic_config_int_add_clkGate.tcl
8.0K	./tcl_src/idct_syn.tcl
8.0K	./tcl_src/idct_get_sdf.tcl
8.0K	./tcl_src/get_ports__waste
8.0K	./tcl_src/flatten__garbage_collect.log
8.0K	./tcl_src/find_delay_through_each_cell.tcl
8.0K	./tcl_src/conf_int_mul__noFF__arch_agnos__w_wrapper__only_clk_cons__RTL_to_gate.tcl__original
8.0K	./tcl_src/conf_int_mul__noFF__arch_agnos__w_wrapper__only_clk_cons__RTL_to_gate.tcl
8.0K	./tcl_src/conf_int_mac__noFF__arch_agnos__w_wrapper__only_clk_cons__RTL_to_gate.tcl
8.0K	./tcl_src/conf_int_add__noFF__arch_agnos__w_wrapper__only_clk_cons__RTL_to_gate.tcl
8.0K	./tcl_src/conf-int-add-inMux__RTL-to-gate.tcl
8.0K	./py_src/WORK/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.pvl
8.0K	./py_src/WORK/conf_int_mac__noFF__wrapper-verilog.pvl
8.0K	./py_src/WORK/conf_int_mac__noFF__redundant_ports-verilog.pvl
8.0K	./py_src/WORK/conf_int_mac__noFF__arch_specific-verilog.pvl
8.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH8_DATA_PATH_BITWIDTH8-verilog.pvl
8.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH6_DATA_PATH_BITWIDTH6-verilog.pvl
8.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH4_DATA_PATH_BITWIDTH4-verilog.pvl
8.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.pvl
8.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH2_DATA_PATH_BITWIDTH2-verilog.pvl
8.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH12-verilog.pvl
8.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_minus_1_OP_BITWIDTH7_DATA_PATH_BITWIDTH7-verilog.pvl
8.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_minus_1_OP_BITWIDTH5_DATA_PATH_BITWIDTH5-verilog.pvl
8.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH2_DATA_PATH_BITWIDTH2-verilog.pvl
8.0K	./py_src/WORK/config_int_add_clkGate-verilog.pvl
8.0K	./py_src/WORK_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.pvl
8.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH30_DATA_PATH_BITWIDTH30-verilog.pvl
8.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH28_DATA_PATH_BITWIDTH28-verilog.pvl
8.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH27_DATA_PATH_BITWIDTH27-verilog.pvl
8.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_minus_1_OP_BITWIDTH7_DATA_PATH_BITWIDTH7-verilog.pvl
8.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_minus_1_OP_BITWIDTH5_DATA_PATH_BITWIDTH5-verilog.pvl
8.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH2_DATA_PATH_BITWIDTH2-verilog.pvl
8.0K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.pvl
8.0K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH20_DATA_PATH_BITWIDTH24-verilog.pvl
8.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.pvl
8.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.pvl
8.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26_1-verilog.pvl
8.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.pvl
8.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.pvl
8.0K	./py_src/WORK_1_SCBD__3_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.pvl
8.0K	./py_src/WORK_1_SCBD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.pvl
8.0K	./py_src/WORK_1_SCBD__2_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.pvl
8.0K	./py_src/WORK_1_SCBD__2_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.pvl
8.0K	./py_src/WORK_1_SCBD__1_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
8.0K	./py_src/WORK_1_SCBD__1_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.pvl
8.0K	./py_src/WORK_1_SCBD__1_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.pvl
8.0K	./py_src/WORK_1_sanity_checks/conf_int_mul__noFF__arch_agnos__w_wrapper-verilog.pvl
8.0K	./py_src/WORK_1_sanity_checks_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.pvl
8.0K	./py_src/WORK_1_sanity_checks_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH3_DATA_PATH_BITWIDTH4-verilog.pvl
8.0K	./py_src/timing_per_cell__logsanity_checks.txt
8.0K	./py_src/search_for_delay_profile.py_bu
8.0K	./py_src/search_for_best_delay.py
8.0K	./py_src/prune_library.py
8.0K	./py_src/prev_iteration__bu/search_for_best_delay.py
8.0K	./py_src/plot_generation__special_cases.py
8.0K	./py_src/plot_generation.pyc
8.0K	./py_src/parsing_timing_results.py
8.0K	./py_src/parse_and_get_pareto_front.py
8.0K	./py_src/parse_and_get_pareto_front_bulkhead_version_dont_think_it_s_right.py
8.0K	./py_src/none_transitioning_cells_after_resynSCBSD__1.txt_best_case
8.0K	./py_src/none_transitioning_cells_after_resynSCBSD__1.txt
8.0K	./py_src/none_transitioning_cells_after_resynDFDL__2.txt_best_case
8.0K	./py_src/ncverilog.log
8.0K	./py_src/input__file.pyc
8.0K	./py_src/input__file.py
8.0K	./py_src/get_delays_for_diff_libs.py
8.0K	./py_src/filenames_10799_D20170314.log
8.0K	./py_src/conf_int__RTL_to_gate_sweep__all_knobs.py
8.0K	./py_src/conf-int-add-clkGate__RTL-to-Gate__sweep.py
8.0K	./py_src/blah.png
8.0K	./py_src/blah2
8.0K	./py_src/blah
8.0K	./py_src/8_bit_coef.txt
8.0K	./py_src/8_bit_ceoff.txt
8.0K	./py_src/16_bit_coef.txt
4.0K	./v_src/unconfig_int_add.v
4.0K	./v_src/unconfig-int-add__tb.v
4.0K	./v_src/unconfig_int_add__structure_preserved.v
4.0K	./v_src/two_level__sanity_check.v
4.0K	./v_src/test_apx_int_mul_to_extract_swtiching_activity.v
4.0K	./v_src/test_apx_int_multiplier.v
4.0K	./v_src/test_apx_int_adder.v
4.0K	./v_src/test_apx_int_adder_to_extract_switching_activity.v
4.0K	./v_src/test__3_level_configurability.v
4.0K	./v_src/.simvision
4.0K	./v_src/simple_design.v
4.0K	./v_src/scratch
4.0K	./v_src/rnd2.v
4.0K	./v_src/ripple_carry_adder.v
4.0K	./v_src/put_asside_for_now/conf_int_mac__noFF__arch_agnos__w_wrapper.v
4.0K	./v_src/optimals__found_so_far/add/in_isoldation/16
4.0K	./v_src/optimals__found_so_far/add/delay_profile/24_16
4.0K	./v_src/noFF__duplicated_PE/mul_under_revision.v
4.0K	./v_src/noFF__duplicated_PE/idct/26_bit/apx_first/conf_int_mul__noFF__arch_agnos__w_wrapper__acc_part.v
4.0K	./v_src/noFF__duplicated_PE/idct/26_bit/acc_first/conf_int_mul__noFF__arch_agnos__w_wrapper__apx_part.v
4.0K	./v_src/noFF__duplicated_PE/conf_int_mul__noFF__arch_agnos__w_wrapper.v
4.0K	./v_src/noFF__duplicated_PE/conf_int_mul__noFF__arch_agnos__tb.v
4.0K	./v_src/noFF__duplicated_PE/conf_int_mac__noFF__arch_agnos__w_wrapper.v
4.0K	./v_src/noFF__duplicated_PE/conf_int_mac__noFF__arch_agnos__tb.v
4.0K	./v_src/noFF__duplicated_PE/conf_int_add__noFF__arch_agnos__w_wrapper.v
4.0K	./v_src/noFF__duplicated_PE/conf_int_add__noFF__arch_agnos__tb.v
4.0K	./v_src/noFF__duplicated_PE/blah.v
4.0K	./v_src/noFF__duplicated_PE/behzad_readMe
4.0K	./v_src/noFF__duplicated_PE/32_bit/duplicated_all_in_one/conf_int_mul__noFF__arch_agnos__w_wrapper.v
4.0K	./v_src/noFF__duplicated_PE/32_bit/duplicated_all_in_one/conf_int_add__noFF__arch_agnos__w_wrapper.v
4.0K	./v_src/noFF__duplicated_PE/32_bit/conf_int_mul__noFF__arch_agnos__w_wrapper__apx_part.v
4.0K	./v_src/noFF__duplicated_PE/32_bit/conf_int_mul__noFF__arch_agnos__w_wrapper__acc_part.v
4.0K	./v_src/noFF__duplicated_PE/32_bit/conf_int_add__noFF__arch_agnos__w_wrapper__apx_part.v
4.0K	./v_src/noFF__duplicated_PE/32_bit/conf_int_add__noFF__arch_agnos__w_wrapper__acc_part.v
4.0K	./v_src/noFF__duplicated_PE/24_bit/conf_int_mul__noFF__arch_agnos__w_wrapper__apx_part.v
4.0K	./v_src/noFF__duplicated_PE/24_bit/conf_int_mul__noFF__arch_agnos__w_wrapper__acc_part.v
4.0K	./v_src/noFF__duplicated_PE/24_bit/conf_int_add__noFF__arch_agnos__w_wrapper__apx_part.v
4.0K	./v_src/noFF__duplicated_PE/24_bit/conf_int_add__noFF__arch_agnos__w_wrapper__acc_part.v
4.0K	./v_src/noFF_bu/mul_under_revision.v
4.0K	./v_src/noFF_bu/conf_int_mul__noFF__arch_agnos__w_wrapper.v
4.0K	./v_src/noFF_bu/conf_int_mul__noFF__arch_agnos__tb.v
4.0K	./v_src/noFF_bu/conf_int_mac__noFF__arch_agnos__w_wrapper.v
4.0K	./v_src/noFF_bu/conf_int_mac__noFF__arch_agnos__tb.v
4.0K	./v_src/noFF_bu/conf_int_add__noFF__arch_agnos__w_wrapper.v
4.0K	./v_src/noFF_bu/conf_int_add__noFF__arch_agnos__tb.v
4.0K	./v_src/noFF_bu/behzad_readMe
4.0K	./v_src/ncverilog.log
4.0K	./v_src/my_waves.shm/.simvision
4.0K	./v_src/my_waves.shm/ncverilog.log
4.0K	./v_src/my_waves.shm/my_waves.shm/my_waves.trn
4.0K	./v_src/my_waves.shm/my_waves.dsn
4.0K	./v_src/my_waves.shm/log
4.0K	./v_src/my_waves.shm/INCA_libs/worklib/.inca.db.164.lnx8664
4.0K	./v_src/my_waves.shm/INCA_libs/worklib/cdsinfo.tag
4.0K	./v_src/my_waves.shm/INCA_libs/snap.lnx8664.nc/hdl.var
4.0K	./v_src/my_waves.shm/INCA_libs/snap.lnx8664.nc/.hard.args
4.0K	./v_src/my_waves.shm/INCA_libs/snap.lnx8664.nc/.elab.args
4.0K	./v_src/my_waves.shm/INCA_libs/snap.lnx8664.nc/cds.lib
4.0K	./v_src/my_waves.shm/INCA_libs/snap.lnx8664.nc/bind.lst.lnx8664
4.0K	./v_src/my_waves.shm/INCA_libs/hdl.var
4.0K	./v_src/my_waves.shm/INCA_libs/cds.lib
4.0K	./v_src/mul_out_ff.v
4.0K	./v_src/mul_acc.v
4.0K	./v_src/mul_acc_out_ff.v
4.0K	./v_src/log
4.0K	./v_src/INCA_libs/worklib/.inca.db.164.lnx8664
4.0K	./v_src/INCA_libs/worklib/cdsinfo.tag
4.0K	./v_src/INCA_libs/verilog_udp/.inca.db.164.lnx8664
4.0K	./v_src/INCA_libs/verilog_udp/cdsinfo.tag
4.0K	./v_src/INCA_libs/verilog_N0P0/.inca.db.164.lnx8664
4.0K	./v_src/INCA_libs/verilog_N0P0/cdsinfo.tag
4.0K	./v_src/INCA_libs/snap.lnx8664.nc/hdl.var
4.0K	./v_src/INCA_libs/snap.lnx8664.nc/.hard.args
4.0K	./v_src/INCA_libs/snap.lnx8664.nc/.elab.args
4.0K	./v_src/INCA_libs/snap.lnx8664.nc/cds.lib
4.0K	./v_src/INCA_libs/hdl.var
4.0K	./v_src/INCA_libs/conf_int_add__noFF__arch_agnos/.inca.db.164.lnx8664
4.0K	./v_src/INCA_libs/conf_int_add__noFF__arch_agnos/cdsinfo.tag
4.0K	./v_src/INCA_libs/cds.lib
4.0K	./v_src/FF_bu/conf_int_mul__noFF__arch_agnos__w_wrapper.v
4.0K	./v_src/FF_bu/conf_int_mul__noFF__arch_agnos__tb.v
4.0K	./v_src/FF_bu/conf_int_mac__noFF__arch_agnos__w_wrapper.v
4.0K	./v_src/FF_bu/conf_int_mac__noFF__arch_agnos__tb.v
4.0K	./v_src/FF_bu/conf_int_add__noFF__arch_agnos__w_wrapper.v
4.0K	./v_src/FF_bu/conf_int_add__noFF__arch_agnos__tb.v
4.0K	./v_src/DAC_17_idct_code/behzads__readMe
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@o@r2_@x2/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@o@r2_@x2/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@o@r2_@x2/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@o@r2_@x2_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@o@r2_@x2_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@o@r2_@x2_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@o@r2_@x2_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@o@r2_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@o@r2_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@o@r2_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@o@r2_@x1_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@o@r2_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@o@r2_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@o@r2_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@n@o@r2_@x2/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@n@o@r2_@x2/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@n@o@r2_@x2/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@n@o@r2_@x2_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@n@o@r2_@x2_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@n@o@r2_@x2_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@n@o@r2_@x2_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@n@o@r2_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@n@o@r2_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@n@o@r2_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@n@o@r2_@x1_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@n@o@r2_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@n@o@r2_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@x@n@o@r2_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@u@d@p_typical_@m@g@m_@i@q@n_@f@f_@u@d@p/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@u@d@p_typical_@m@g@m_@i@q@n_@f@f_@u@d@p/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@u@d@p_typical_@m@g@m_@i@q@n_@f@f_@u@d@p/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@u@d@p_typical_@m@g@m_@i@q@n_@f@f_@u@d@p/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@u@d@p_typical_@m@g@m_@i@q_@l@a@t@c@h_@u@d@p/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@u@d@p_typical_@m@g@m_@i@q_@l@a@t@c@h_@u@d@p/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@u@d@p_typical_@m@g@m_@i@q_@l@a@t@c@h_@u@d@p/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@u@d@p_typical_@m@g@m_@i@q_@f@f_@u@d@p/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@u@d@p_typical_@m@g@m_@i@q_@f@f_@u@d@p/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@u@d@p_typical_@m@g@m_@i@q_@f@f_@u@d@p/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@u@d@p_typical_@m@g@m_@i@q_@f@f_@u@d@p/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@u@d@p_typical_@m@g@m_@h_@i@q_@f@f_@u@d@p/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@u@d@p_typical_@m@g@m_@h_@i@q_@f@f_@u@d@p/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@u@d@p_typical_@m@g@m_@h_@i@q_@f@f_@u@d@p/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/topdct_idct/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/topdct_idct/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@t@l@a@t_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@t@l@a@t_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@t@l@a@t_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@t@l@a@t_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@t@l@a@t_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@t@l@a@t_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@t@i@n@v_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@t@i@n@v_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@t@i@n@v_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@t@i@n@v_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@t@i@n@v_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@t@i@n@v_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/_temp
4.0K	./v_src/DAC_17_idct_code/approximated/work/@t@b@u@f_@x2/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@t@b@u@f_@x2/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@t@b@u@f_@x2/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@t@b@u@f_@x2_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@t@b@u@f_@x2_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@t@b@u@f_@x2_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@t@b@u@f_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@t@b@u@f_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@t@b@u@f_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@t@b@u@f_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@t@b@u@f_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@t@b@u@f_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r4_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r4_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r4_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r4_@x1_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r4_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r4_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r4_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r3_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r3_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r3_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r3_@x1_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r3_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r3_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r3_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x4/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x4/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x4/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x4_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x4_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x4_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x4_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x2/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x2/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x2/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x2_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x2_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x2_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x2_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x1_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@r2_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i22_@x2/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i22_@x2/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i22_@x2/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i22_@x2_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i22_@x2_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i22_@x2_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i22_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i22_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i22_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i22_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i22_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i22_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i222_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i222_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i222_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i222_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i222_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i222_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i221_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i221_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i221_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i221_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i221_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i221_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i21_@x2/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i21_@x2/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i21_@x2/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i21_@x2_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i21_@x2_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i21_@x2_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i21_@x2_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i21_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i21_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i21_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i21_@x1_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i21_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i21_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i21_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i211_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i211_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i211_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i211_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i211_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@o@a@i211_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r4_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r4_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r4_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r4_@x1_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r4_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r4_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r4_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x4/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x4/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x4/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x4_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x4_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x4_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x4_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x2/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x2/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x2/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x2_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x2_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x2_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x2_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x1_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r3_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x4/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x4/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x4/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x4_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x4_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x4_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x4_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x2/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x2/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x2/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x2_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x2_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x2_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x2_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x1_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@o@r2_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d4_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d4_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d4_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d4_@x1_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d4_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d4_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d4_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x4/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x4/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x4/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x4_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x4_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x4_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x4_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x2/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x2/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x2/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x2_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x2_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x2_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x2_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x1_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d3_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x4/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x4/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x4/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x4_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x4_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x4_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x4_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x2/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x2/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x2/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x2_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x2_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x2_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x2_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x1_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@n@a@n@d2_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@m@u@x2_@x2/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@m@u@x2_@x2/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@m@u@x2_@x2/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@m@u@x2_@x2_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@m@u@x2_@x2_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@m@u@x2_@x2_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@m@u@x2_@x2_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@m@u@x2_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@m@u@x2_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@m@u@x2_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@m@u@x2_@x1_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@m@u@x2_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@m@u@x2_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@m@u@x2_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@l@o@g@i@c1_@x1/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@l@o@g@i@c1_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@l@o@g@i@c1_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@l@o@g@i@c1_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@l@o@g@i@c1_@x1_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@l@o@g@i@c1_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@l@o@g@i@c1_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@l@o@g@i@c1_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@l@o@g@i@c0_@x1/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@l@o@g@i@c0_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@l@o@g@i@c0_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@l@o@g@i@c0_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@l@o@g@i@c0_@x1_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@l@o@g@i@c0_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@l@o@g@i@c0_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@l@o@g@i@c0_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x8/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x8/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x8/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x8/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x8_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x8_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x8_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x8_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x4/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x4/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x4/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x4/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x4_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x4_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x4_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x4_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x2/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x2/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x2/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x2/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x2_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x2_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x2_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x2_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x1/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x1_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@i@n@v_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/idct_@bit@width31_@bit@width130/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@h@a_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@h@a_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@h@a_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@h@a_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@h@a_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@h@a_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@f@a_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@f@a_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@f@a_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@f@a_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@f@a_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@f@a_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@l@l_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@l@l_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@l@l_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@l@l_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@l@l_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@l@l_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@l@h_@x2/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@l@h_@x2/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@l@h_@x2/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@l@h_@x2_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@l@h_@x2_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@l@h_@x2_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@l@h_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@l@h_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@l@h_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@l@h_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@l@h_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@l@h_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f_@x2/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f_@x2/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f_@x2/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f_@x2_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f_@x2_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f_@x2_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r_@x2/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r_@x2/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r_@x2/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r_@x2_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r_@x2_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r_@x2_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r@s_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r@s_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r@s_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r@s_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r@s_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@d@f@f@r@s_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/dct/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/conf_int_mul__no@f@f__arch_agnos__w_wrapper_@o@p_@b@i@t@w@i@d@t@h18_@d@a@t@a_@p@a@t@h_@b@i@t@w@i@d@t@h26/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/conf_int_mul__no@f@f__arch_agnos_@o@p_@b@i@t@w@i@d@t@h18_@d@a@t@a_@p@a@t@h_@b@i@t@w@i@d@t@h26/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@c@l@k@g@a@t@e_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@c@l@k@g@a@t@e_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@c@l@k@g@a@t@e_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@c@l@k@g@a@t@e_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@c@l@k@g@a@t@e_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@c@l@k@g@a@t@e_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@c@l@k@g@a@t@e@t@s@t_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@c@l@k@g@a@t@e@t@s@t_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@c@l@k@g@a@t@e@t@s@t_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@c@l@k@g@a@t@e@t@s@t_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@c@l@k@g@a@t@e@t@s@t_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@c@l@k@g@a@t@e@t@s@t_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@c@l@k@b@u@f_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@c@l@k@b@u@f_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@c@l@k@b@u@f_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@c@l@k@b@u@f_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@c@l@k@b@u@f_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@c@l@k@b@u@f_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x8/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x8/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x8/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x8/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x8_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x8_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x8_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x8_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x4/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x4/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x4/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x4/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x4_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x4_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x4_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x4_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x2/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x2/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x2/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x2/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x2_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x2_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x2_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x2_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x1/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x1_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@b@u@f_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i22_@x2/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i22_@x2/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i22_@x2/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i22_@x2_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i22_@x2_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i22_@x2_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i22_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i22_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i22_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i22_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i22_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i22_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i222_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i222_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i222_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i222_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i222_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i222_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i221_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i221_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i221_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i221_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i221_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i221_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i21_@x2/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i21_@x2/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i21_@x2/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i21_@x2_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i21_@x2_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i21_@x2_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i21_@x2_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i21_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i21_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i21_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i21_@x1_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i21_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i21_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i21_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i211_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i211_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i211_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i211_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i211_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@o@i211_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d4_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d4_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d4_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d4_@x1_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d4_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d4_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d4_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d3_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d3_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d3_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d3_@x1_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d3_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d3_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d3_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x4/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x4/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x4/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x4_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x4_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x4_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x4_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x2/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x2/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x2/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x2_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x2_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x2_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x2_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x1/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x1/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x1/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x1_func/verilog.asm
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x1_func/_primary.vhd
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x1_func/_primary.dbs
4.0K	./v_src/DAC_17_idct_code/approximated/work/@a@n@d2_@x1_func/_primary.dat
4.0K	./v_src/DAC_17_idct_code/approximated/watch.do
4.0K	./v_src/DAC_17_idct_code/approximated/temp_bu__6/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated/temp_bu__4/behzad__readMe
4.0K	./v_src/DAC_17_idct_code/approximated/tcl_stacktrace.txt
4.0K	./v_src/DAC_17_idct_code/approximated/runms.tcl
4.0K	./v_src/DAC_17_idct_code/approximated/runAll.sh
4.0K	./v_src/DAC_17_idct_code/approximated/PSNR.txt
4.0K	./v_src/DAC_17_idct_code/approximated/PSNR.pl
4.0K	./v_src/DAC_17_idct_code/approximated/PSNR_dup_one_shot.txt
4.0K	./v_src/DAC_17_idct_code/approximated/PSNR_all_in_one.txt
4.0K	./v_src/DAC_17_idct_code/approximated/one_16/topdct_idct.v
4.0K	./v_src/DAC_17_idct_code/approximated/octave-core
4.0K	./v_src/DAC_17_idct_code/approximated/logs
4.0K	./v_src/DAC_17_idct_code/approximated/log__idct_syn
4.0K	./v_src/DAC_17_idct_code/approximated/input_images_for_idct/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated/INCA_libs/worklib/.inca.db.164.lnx8664
4.0K	./v_src/DAC_17_idct_code/approximated/INCA_libs/worklib/cdsinfo.tag
4.0K	./v_src/DAC_17_idct_code/approximated/INCA_libs/snap.lnx8664.nc/hdl.var
4.0K	./v_src/DAC_17_idct_code/approximated/INCA_libs/snap.lnx8664.nc/cds.lib
4.0K	./v_src/DAC_17_idct_code/approximated/INCA_libs/snap.lnx8664.nc/bind.lst.lnx8664
4.0K	./v_src/DAC_17_idct_code/approximated/INCA_libs/hdl.var
4.0K	./v_src/DAC_17_idct_code/approximated/INCA_libs/cds.lib
4.0K	./v_src/DAC_17_idct_code/approximated/Image/png/transcript
4.0K	./v_src/DAC_17_idct_code/approximated/Image/png/bu/transcript
4.0K	./v_src/DAC_17_idct_code/approximated/image_get_png_from_txt.m
4.0K	./v_src/DAC_17_idct_code/approximated/idct_coeff_values.txt_bu
4.0K	./v_src/DAC_17_idct_code/approximated/idct__add__unextended/behzad__readMe
4.0K	./v_src/DAC_17_idct_code/approximated/idct__14__dct__16__idct_flexibile__rewritten/behzad__readMe
4.0K	./v_src/DAC_17_idct_code/approximated/give_to_hussam/runms.tcl
4.0K	./v_src/DAC_17_idct_code/approximated/give_to_hussam/runAll.sh
4.0K	./v_src/DAC_17_idct_code/approximated/give_to_hussam/PSNR.pl
4.0K	./v_src/DAC_17_idct_code/approximated_bu/wlftSQCfzM
4.0K	./v_src/DAC_17_idct_code/approximated_bu/watch.do
4.0K	./v_src/DAC_17_idct_code/approximated_bu/transcript
4.0K	./v_src/DAC_17_idct_code/approximated_bu/tcl_stacktrace.txt
4.0K	./v_src/DAC_17_idct_code/approximated_bu/runms.tcl
4.0K	./v_src/DAC_17_idct_code/approximated_bu/runAll.sh
4.0K	./v_src/DAC_17_idct_code/approximated_bu/PSNR.pl
4.0K	./v_src/DAC_17_idct_code/approximated_bu/one_16/topdct_idct.v
4.0K	./v_src/DAC_17_idct_code/approximated_bu/log__idct_syn
4.0K	./v_src/DAC_17_idct_code/approximated_bu/log
4.0K	./v_src/DAC_17_idct_code/approximated_bu/input_images_for_idct/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated_bu/INCA_libs/worklib/.inca.db.164.lnx8664
4.0K	./v_src/DAC_17_idct_code/approximated_bu/INCA_libs/worklib/cdsinfo.tag
4.0K	./v_src/DAC_17_idct_code/approximated_bu/INCA_libs/verilog_udp/.inca.db.164.lnx8664
4.0K	./v_src/DAC_17_idct_code/approximated_bu/INCA_libs/verilog_udp/cdsinfo.tag
4.0K	./v_src/DAC_17_idct_code/approximated_bu/INCA_libs/snap.lnx8664.nc/ncelab.args
4.0K	./v_src/DAC_17_idct_code/approximated_bu/INCA_libs/snap.lnx8664.nc/hdl.var
4.0K	./v_src/DAC_17_idct_code/approximated_bu/INCA_libs/snap.lnx8664.nc/.hard.args
4.0K	./v_src/DAC_17_idct_code/approximated_bu/INCA_libs/snap.lnx8664.nc/.elab.args
4.0K	./v_src/DAC_17_idct_code/approximated_bu/INCA_libs/snap.lnx8664.nc/cds.lib
4.0K	./v_src/DAC_17_idct_code/approximated_bu/INCA_libs/hdl.var
4.0K	./v_src/DAC_17_idct_code/approximated_bu/INCA_libs/cds.lib
4.0K	./v_src/DAC_17_idct_code/approximated_bu/Image/png/transcript
4.0K	./v_src/DAC_17_idct_code/approximated_bu/image_get_png_from_txt.m
4.0K	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct_BitWidth31_BitWidth130_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__traditional_design/75T/idct_BitWidth31_BitWidth130_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__traditional_design/25T/idct_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__Pn_24__our_design/75/idct_BitWidth31_BitWidth130_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__Pn_24__our_design/75/hw_0/idct_BitWidth31_BitWidth130_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated/build/syn/results/idct__best__Pn_24__our_design/25T/idct_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated/build/syn/reports/path_groups__garbage_collect.rpt
4.0K	./v_src/DAC_17_idct_code/approximated/build/syn/reports/ok
4.0K	./v_src/DAC_17_idct_code/approximated/build/syn/reports/idct_resources.rpt
4.0K	./v_src/DAC_17_idct_code/approximated/build/syn/reports/idct__power.rpt
4.0K	./v_src/DAC_17_idct_code/approximated/build/syn/reports/idct_BitWidth31_BitWidth130__timing.rpt
4.0K	./v_src/DAC_17_idct_code/approximated/build/syn/reports/idct_BitWidth31_BitWidth130_resources.rpt
4.0K	./v_src/DAC_17_idct_code/approximated/build/syn/reports/idct_BitWidth31_BitWidth130__power.rpt
4.0K	./v_src/DAC_17_idct_code/approximated/build/syn/reports/idct_BitWidth31_BitWidth130_design.rpt
4.0K	./v_src/DAC_17_idct_code/approximated/build/syn/reports/idct_BitWidth31_BitWidth130__area.rpt
4.0K	./v_src/DAC_17_idct_code/approximated/build/syn/reports/idct__area.rpt
4.0K	./v_src/DAC_17_idct_code/approximated/build/syn/reports/constraint__garbage_collect.rpt
4.0K	./v_src/DAC_17_idct_code/approximated_bu/idct_coeff_values.txt_bu
4.0K	./v_src/DAC_17_idct_code/approximated_bu/give_to_hussam/runms.tcl
4.0K	./v_src/DAC_17_idct_code/approximated_bu/give_to_hussam/runAll.sh
4.0K	./v_src/DAC_17_idct_code/approximated_bu/give_to_hussam/PSNR.pl
4.0K	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct_BitWidth31_BitWidth130_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__traditional_design/75T/idct_BitWidth31_BitWidth130_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__traditional_design/25T/idct_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__Pn_24__our_design/75/idct_BitWidth31_BitWidth130_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__Pn_24__our_design/75/hw_0/idct_BitWidth31_BitWidth130_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated_bu/build/syn/results/idct__best__Pn_24__our_design/25T/idct_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated_bu/build/syn/reports/path_groups__garbage_collect.rpt
4.0K	./v_src/DAC_17_idct_code/approximated_bu/build/syn/reports/idct__timing.rpt
4.0K	./v_src/DAC_17_idct_code/approximated_bu/build/syn/reports/idct_resources.rpt
4.0K	./v_src/DAC_17_idct_code/approximated_bu/build/syn/reports/idct__power.rpt
4.0K	./v_src/DAC_17_idct_code/approximated_bu/build/syn/reports/idct_BitWidth31_BitWidth130__timing.rpt
4.0K	./v_src/DAC_17_idct_code/approximated_bu/build/syn/reports/idct_BitWidth31_BitWidth130_resources.rpt
4.0K	./v_src/DAC_17_idct_code/approximated_bu/build/syn/reports/idct_BitWidth31_BitWidth130__power.rpt
4.0K	./v_src/DAC_17_idct_code/approximated_bu/build/syn/reports/idct_BitWidth31_BitWidth130_design.rpt
4.0K	./v_src/DAC_17_idct_code/approximated_bu/build/syn/reports/idct_BitWidth31_BitWidth130__area.rpt
4.0K	./v_src/DAC_17_idct_code/approximated_bu/build/syn/reports/idct__area.rpt
4.0K	./v_src/DAC_17_idct_code/approximated_bu/build/syn/reports/constraint__garbage_collect.rpt
4.0K	./v_src/DAC_17_idct_code/approximated_bu/both_8/topdct_idct.v
4.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/transcript
4.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/runms.tcl
4.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/runAll.sh
4.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/PSNR.pl
4.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/Image/png/transcript
4.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/transcript
4.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/runms.tcl
4.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/runAll.sh
4.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/PSNR.pl
4.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/Image/png/transcript
4.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_reg/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper__w_mem/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16__w_wrapper_specialized_to_24/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated_bu/both_16/PSNR.pl
4.0K	./v_src/DAC_17_idct_code/approximated_bu/blah.py
4.0K	./v_src/DAC_17_idct_code/approximated_bu/behzad__readMe
4.0K	./v_src/DAC_17_idct_code/approximated_bu/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated/both_8/topdct_idct.v
4.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/transcript
4.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/runms.tcl
4.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/runAll.sh
4.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/PSNR.pl
4.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/input_images_for_idct/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/Image/png/transcript
4.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg_including_state__extended_add_no_truncation_multiply/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/transcript
4.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/runms.tcl
4.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/runAll.sh
4.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/PSNR.pl
4.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/input_images_for_idct/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/Image/png/transcript
4.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg__extended_no_truncation_multiply/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_reg/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__w_mem/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper_specialized_to_24/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated/both_16__w_wrapper__dot_dot_dot__2nd_mul_32_bit/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated/both_16/PSNR.pl
4.0K	./v_src/DAC_17_idct_code/approximated/behzad__readMe
4.0K	./v_src/DAC_17_idct_code/approximated/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral/transcript
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral/runms.tcl
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral/runAll.sh
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral/PSNR.pl
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral/log
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral/input_images_for_idct/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral/Image/png/transcript
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral/image_get_png_from_txt.m
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__traditional_design/75T/idct_BitWidth31_BitWidth130_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__traditional_design/25T/idct_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__Pn_24__our_design/75/idct_BitWidth31_BitWidth130_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__Pn_24__our_design/75/hw_0/idct_BitWidth31_BitWidth130_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/results/idct__best__Pn_24__our_design/25T/idct_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/reports/path_groups__garbage_collect.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/reports/idct_resources.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/reports/idct__power.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/reports/idct_BitWidth31_BitWidth130_resources.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/reports/idct_BitWidth31_BitWidth130__power.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/reports/idct_BitWidth31_BitWidth130_design.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/reports/idct_BitWidth31_BitWidth130__area.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/reports/idct__area.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral/build/syn/reports/constraint__garbage_collect.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/transcript
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/runms.tcl
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/runAll.sh
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/PSNR.pl
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/log
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/input_images_for_idct/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/Image/png/transcript
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/image_get_png_from_txt.m
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__traditional_design/75T/idct_BitWidth31_BitWidth130_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__traditional_design/25T/idct_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__Pn_24__our_design/75/idct_BitWidth31_BitWidth130_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__Pn_24__our_design/75/hw_0/idct_BitWidth31_BitWidth130_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/results/idct__best__Pn_24__our_design/25T/idct_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/reports/path_groups__garbage_collect.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/reports/idct_resources.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/reports/idct__power.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/reports/idct_BitWidth31_BitWidth130_resources.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/reports/idct_BitWidth31_BitWidth130__power.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/reports/idct_BitWidth31_BitWidth130_design.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/reports/idct_BitWidth31_BitWidth130__area.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/reports/idct__area.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/build/syn/reports/constraint__garbage_collect.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_3/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/transcript
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/runms.tcl
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/runAll.sh
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/PSNR.pl
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/log
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/input_images_for_idct/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/Image/png/transcript
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/image_get_png_from_txt.m
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__traditional_design/75T/idct_BitWidth31_BitWidth130_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__traditional_design/25T/idct_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__Pn_24__our_design/75/idct_BitWidth31_BitWidth130_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__Pn_24__our_design/75/hw_0/idct_BitWidth31_BitWidth130_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/results/idct__best__Pn_24__our_design/25T/idct_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/reports/path_groups__garbage_collect.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/reports/idct_resources.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/reports/idct__power.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/reports/idct_BitWidth31_BitWidth130_resources.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/reports/idct_BitWidth31_BitWidth130__power.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/reports/idct_BitWidth31_BitWidth130_design.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/reports/idct_BitWidth31_BitWidth130__area.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/reports/idct__area.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/build/syn/reports/constraint__garbage_collect.rpt
4.0K	./v_src/DAC_17_idct_code/approximated__behavoral_2/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated_2/transcript
4.0K	./v_src/DAC_17_idct_code/approximated_2/runms.tcl
4.0K	./v_src/DAC_17_idct_code/approximated_2/runAll.sh
4.0K	./v_src/DAC_17_idct_code/approximated_2/PSNR.pl
4.0K	./v_src/DAC_17_idct_code/approximated_2/input_images_for_idct/behzad_readMe
4.0K	./v_src/DAC_17_idct_code/approximated_2/Image/png/transcript
4.0K	./v_src/DAC_17_idct_code/approximated_2/image_get_png_from_txt.m
4.0K	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__traditional_design/75T/idct_BitWidth31_BitWidth130_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__traditional_design/25T/idct_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__Pn_24__our_design/75/idct_BitWidth31_BitWidth130_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__Pn_24__our_design/75/hw_0/idct_BitWidth31_BitWidth130_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated_2/build/syn/results/idct__best__Pn_24__our_design/25T/idct_synthesized.sdc
4.0K	./v_src/DAC_17_idct_code/approximated_2/build/syn/reports/path_groups__garbage_collect.rpt
4.0K	./v_src/DAC_17_idct_code/approximated_2/build/syn/reports/idct_resources.rpt
4.0K	./v_src/DAC_17_idct_code/approximated_2/build/syn/reports/idct__power.rpt
4.0K	./v_src/DAC_17_idct_code/approximated_2/build/syn/reports/idct_BitWidth31_BitWidth130_resources.rpt
4.0K	./v_src/DAC_17_idct_code/approximated_2/build/syn/reports/idct_BitWidth31_BitWidth130__power.rpt
4.0K	./v_src/DAC_17_idct_code/approximated_2/build/syn/reports/idct_BitWidth31_BitWidth130_design.rpt
4.0K	./v_src/DAC_17_idct_code/approximated_2/build/syn/reports/idct_BitWidth31_BitWidth130__area.rpt
4.0K	./v_src/DAC_17_idct_code/approximated_2/build/syn/reports/idct__area.rpt
4.0K	./v_src/DAC_17_idct_code/approximated_2/build/syn/reports/constraint__garbage_collect.rpt
4.0K	./v_src/DAC_17_idct_code/approximated_2/behzad_readMe
4.0K	./v_src/conf_int_mul__noFF__arch_agnos__tb.v
4.0K	./v_src/conf_int_mac__noFF__truncated.v
4.0K	./v_src/conf_int_mac__noFF__truncated__tb.v
4.0K	./v_src/conf_int_mac__noFF__redundant_ports.v
4.0K	./v_src/conf_int_mac__noFF__redundant_ports__tb.v
4.0K	./v_src/conf_int_mac__noFF__designWare_mac.v
4.0K	./v_src/conf_int_mac__noFF__designed.v
4.0K	./v_src/conf_int_mac__noFF__designed__tb.v
4.0K	./v_src/conf_int_mac__noFF__arch_specific.v
4.0K	./v_src/conf_int_mac__noFF__arch_agnos__w_wrapper.v_bu
4.0K	./v_src/conf_int_mac__noFF__arch_agnos__w_wrapper.v
4.0K	./v_src/conf_int_mac__noFF__arch_agnos.v
4.0K	./v_src/conf_int_mac__noFF__arch_agnos__tb.v
4.0K	./v_src/conf_int_add__noFF__multiple_add.v
4.0K	./v_src/conf_int_add__noFF__multiple_add__tb.v
4.0K	./v_src/conf_int_add__noFF__multiple_add__resource_sharing.v
4.0K	./v_src/conf_int_add__noFF__arch_specific.v
4.0K	./v_src/conf_int_add__noFF__arch_agnos__w_wrapper.v
4.0K	./v_src/conf_int_add__noFF__arch_agnos__w_wrapper__acc_part.v
4.0K	./v_src/conf_int_add__noFF__arch_agnos.v
4.0K	./v_src/conf_int_add__noFF__arch_agnos__tb.v
4.0K	./v_src/config_int_add_inMux.v
4.0K	./v_src/config-int-add-inMux__tb.v
4.0K	./v_src/config_int_add_clkGate.v
4.0K	./v_src/config-int-add-clkGate__tb.v
4.0K	./v_src/btm.v
4.0K	./v_src/btm_trunc.v
4.0K	./v_src/bta.v
4.0K	./v_src/bta_trunc.v
4.0K	./v_src/blah
4.0K	./v_src/add_out_ff.v
4.0K	./v_src/adder_tb.v
4.0K	./v_src/adder_acc.v
4.0K	./v_src/add_acc.v
4.0K	./v_src/add_acc_out_ff.v
4.0K	./v_src/acc_multiplier.v
4.0K	./v_src/acc_int_add.v
4.0K	./v_src/acc_adder.v
4.0K	./tcl_src/WORK/idct-verilog.syn
4.0K	./tcl_src/WORK/IDCT.mr
4.0K	./tcl_src/WORK/idct_BitWidth31_BitWidth130-verilog.syn
4.0K	./tcl_src/WORK/IDCT_BITWIDTH31_BITWIDTH130.mr
4.0K	./tcl_src/WORK/idct_BitWidth31_BitWidth130_3-verilog.syn
4.0K	./tcl_src/WORK/IDCT_BITWIDTH31_BITWIDTH130_3.mr
4.0K	./tcl_src/WORK/idct_BitWidth31_BitWidth130_2-verilog.syn
4.0K	./tcl_src/WORK/IDCT_BITWIDTH31_BITWIDTH130_2.mr
4.0K	./tcl_src/WORK/idct_BitWidth31_BitWidth130_1-verilog.syn
4.0K	./tcl_src/WORK/IDCT_BITWIDTH31_BITWIDTH130_1.mr
4.0K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos__w_wrapper-verilog.syn
4.0K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH22_DATA_PATH_BITWIDTH32.mr
4.0K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH22_DATA_PATH_BITWIDTH24.mr
4.0K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH32.mr
4.0K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH26.mr
4.0K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__acc-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__ACC.mr
4.0K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__1-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__1.mr
4.0K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH24.mr
4.0K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH12_DATA_PATH_BITWIDTH16.mr
4.0K	./tcl_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER.mr
4.0K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos-verilog.syn
4.0K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH22_DATA_PATH_BITWIDTH32.mr
4.0K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH22_DATA_PATH_BITWIDTH24.mr
4.0K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH32.mr
4.0K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH26.mr
4.0K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__acc-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__ACC.mr
4.0K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__1-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__1.mr
4.0K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH24.mr
4.0K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH12_DATA_PATH_BITWIDTH16.mr
4.0K	./tcl_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS.mr
4.0K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos__apx_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS__APX_OP_BITWIDTH18_DATA_PATH_BITWIDTH26.mr
4.0K	./tcl_src/WORK/conf_int_mul__noFF__arch_agnos__acc_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS__ACC_OP_BITWIDTH18_DATA_PATH_BITWIDTH26.mr
4.0K	./tcl_src/WORK/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./tcl_src/WORK/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./tcl_src/WORK/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./tcl_src/WORK/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH22_DATA_PATH_BITWIDTH32.mr
4.0K	./tcl_src/WORK/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH20_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./tcl_src/WORK/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH20_DATA_PATH_BITWIDTH24-verilog.pvl
4.0K	./tcl_src/WORK/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH20_DATA_PATH_BITWIDTH24.mr
4.0K	./tcl_src/WORK/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH24.mr
4.0K	./tcl_src/WORK/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH12_DATA_PATH_BITWIDTH16.mr
4.0K	./tcl_src/WORK/conf_int_add__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./tcl_src/WORK/conf_int_add__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH22_DATA_PATH_BITWIDTH32.mr
4.0K	./tcl_src/WORK/conf_int_add__noFF__arch_agnos_OP_BITWIDTH20_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH20_DATA_PATH_BITWIDTH24.mr
4.0K	./tcl_src/WORK/conf_int_add__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH24.mr
4.0K	./tcl_src/WORK/conf_int_add__noFF__arch_agnos_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.syn
4.0K	./tcl_src/WORK/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH12_DATA_PATH_BITWIDTH16.mr
4.0K	./tcl_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH8_DATA_PATH_BITWIDTH8-verilog.syn
4.0K	./tcl_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH8_DATA_PATH_BITWIDTH8-verilog.pvl
4.0K	./tcl_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH8_DATA_PATH_BITWIDTH8.mr
4.0K	./tcl_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH5_DATA_PATH_BITWIDTH5-verilog.syn
4.0K	./tcl_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH5_DATA_PATH_BITWIDTH5-verilog.pvl
4.0K	./tcl_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH5_DATA_PATH_BITWIDTH5.mr
4.0K	./tcl_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./tcl_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH32_DATA_PATH_BITWIDTH32.mr
4.0K	./tcl_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_minus_1_OP_BITWIDTH5_DATA_PATH_BITWIDTH5-verilog.syn
4.0K	./tcl_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_MINUS_1_OP_BITWIDTH5_DATA_PATH_BITWIDTH5.mr
4.0K	./tcl_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH8_DATA_PATH_BITWIDTH8-verilog.syn
4.0K	./tcl_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH8_DATA_PATH_BITWIDTH8.mr
4.0K	./tcl_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH5_DATA_PATH_BITWIDTH5-verilog.syn
4.0K	./tcl_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH5_DATA_PATH_BITWIDTH5.mr
4.0K	./tcl_src/WORK_autoread/blah.py
4.0K	./tcl_src/WORK_autoread/blah2
4.0K	./tcl_src/WORK_autoread/blah
4.0K	./tcl_src/WORK_autoread/all_log.txt
4.0K	./tcl_src/WORK_autoread/adder-verilog.syn
4.0K	./tcl_src/WORK_autoread/ADDER.mr
4.0K	./tcl_src/WORK_1_SCBSD__6_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./tcl_src/WORK_1_SCBSD__6_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./tcl_src/WORK_1_SCBSD__6_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./tcl_src/WORK_1_SCBSD__6_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./tcl_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./tcl_src/WORK_1_SCBSD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./tcl_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./tcl_src/WORK_1_SCBSD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./tcl_src/unconf-int-add__power.tcl
4.0K	./tcl_src/unconf-int-add__gateLevel-sim.tcl
4.0K	./tcl_src/transcript
4.0K	./tcl_src/timing_log.txt
4.0K	./tcl_src/tcl_src_bu/unconf-int-add__power.tcl
4.0K	./tcl_src/tcl_src_bu/unconf-int-add__gateLevel-sim.tcl
4.0K	./tcl_src/tcl_src_bu/read_dw_contents.tcl
4.0K	./tcl_src/tcl_src_bu/power.tcl
4.0K	./tcl_src/tcl_src_bu/parameter_log.txt
4.0K	./tcl_src/tcl_src_bu/nohup.out
4.0K	./tcl_src/tcl_src_bu/mac-verilog.syn
4.0K	./tcl_src/tcl_src_bu/MAC.mr
4.0K	./tcl_src/tcl_src_bu/gateLevel_sim.tcl
4.0K	./tcl_src/tcl_src_bu/filenames_30437_D20170203.log
4.0K	./tcl_src/tcl_src_bu/conf_int_mac__noFF__arch_specific_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./tcl_src/tcl_src_bu/CONF_INT_MAC__NOFF__ARCH_SPECIFIC_OP_BITWIDTH32_DATA_PATH_BITWIDTH32.mr
4.0K	./tcl_src/tcl_src_bu/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./tcl_src/tcl_src_bu/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./tcl_src/tcl_src_bu/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH32_DATA_PATH_BITWIDTH32.mr
4.0K	./tcl_src/tcl_src_bu/conf_int_add__noFF__arch_specific_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./tcl_src/tcl_src_bu/conf_int_add__noFF__arch_specific_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./tcl_src/tcl_src_bu/CONF_INT_ADD__NOFF__ARCH_SPECIFIC_OP_BITWIDTH32_DATA_PATH_BITWIDTH32.mr
4.0K	./tcl_src/tcl_src_bu/conf_int_add__noFF__arch_specific_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_DW01_add_1-verilog.syn
4.0K	./tcl_src/tcl_src_bu/CONF_INT_ADD__NOFF__ARCH_SPECIFIC_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_DW01_ADD_1.mr
4.0K	./tcl_src/tcl_src_bu/CONF_INT_ADD__NOFF__ARCH_SPECIFIC_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_DW01_ADD_0.mr
4.0K	./tcl_src/tcl_src_bu/conf_int_add__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./tcl_src/tcl_src_bu/conf_int_add__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./tcl_src/tcl_src_bu/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH32_DATA_PATH_BITWIDTH32.mr
4.0K	./tcl_src/tcl_src_bu/conf-int-add-inMux__gateLevel-sim.tcl
4.0K	./tcl_src/tcl_src_bu/conf-int-add-clkGate__power.tcl
4.0K	./tcl_src/tcl_src_bu/conf-int-add-clkGate__gateLevel-sim.tcl
4.0K	./tcl_src/tcl_src_bu/change_names
4.0K	./tcl_src/tcl_src_bu/adder-verilog.syn
4.0K	./tcl_src/tcl_src_bu/ADDER.mr
4.0K	./tcl_src/somefile
4.0K	./tcl_src/.simvision
4.0K	./tcl_src/set_critical_rage__waste
4.0K	./tcl_src/read_dw_contents.tcl
4.0K	./tcl_src/power.tcl
4.0K	./tcl_src/parameter_log.txt
4.0K	./tcl_src/NTR_Length.txt
4.0K	./tcl_src/net__waste
4.0K	./tcl_src/net_results
4.0K	./tcl_src/misc/pt_script.tcl
4.0K	./tcl_src/misc/gateLevel_sim.tcl
4.0K	./tcl_src/misc/dc_int_mul.tcl
4.0K	./tcl_src/misc/dc_int_mul_acc.tcl
4.0K	./tcl_src/misc/dc_int_mul_acc_no_flip_flop.tcl
4.0K	./tcl_src/misc/dc_int_add.tcl
4.0K	./tcl_src/misc/dc_int_add_critical_path_control.tcl
4.0K	./tcl_src/misc/dc_int_add_acc.tcl
4.0K	./tcl_src/misc/dc_float_mul.tcl
4.0K	./tcl_src/misc/dc_float_mul_acc.tcl
4.0K	./tcl_src/misc/dc_float_add.tcl
4.0K	./tcl_src/misc/dc_float_add_acc.tcl
4.0K	./tcl_src/mac-verilog.syn
4.0K	./tcl_src/MAC.mr
4.0K	./tcl_src/log150150ddd
4.0K	./tcl_src/INCA_libs/worklib/.inca.db.164.lnx8664
4.0K	./tcl_src/INCA_libs/worklib/cdsinfo.tag
4.0K	./tcl_src/INCA_libs/verilog_udp/.inca.db.164.lnx8664
4.0K	./tcl_src/INCA_libs/verilog_udp/cdsinfo.tag
4.0K	./tcl_src/INCA_libs/verilog_N0P0/.inca.db.164.lnx8664
4.0K	./tcl_src/INCA_libs/verilog_N0P0/cdsinfo.tag
4.0K	./tcl_src/INCA_libs/snap.lnx8664.nc/hdl.var
4.0K	./tcl_src/INCA_libs/snap.lnx8664.nc/.hard.args
4.0K	./tcl_src/INCA_libs/snap.lnx8664.nc/.elab.args
4.0K	./tcl_src/INCA_libs/snap.lnx8664.nc/cds.lib
4.0K	./tcl_src/INCA_libs/hdl.var
4.0K	./tcl_src/INCA_libs/cds.lib
4.0K	./tcl_src/gateLevel_sim__test.tcl
4.0K	./tcl_src/gateLevel_sim.tcl
4.0K	./tcl_src/filenames_6977_D20170530.log
4.0K	./tcl_src/filenames_30437_D20170203.log
4.0K	./tcl_src/conf_int_mac__noFF__arch_specific_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./tcl_src/CONF_INT_MAC__NOFF__ARCH_SPECIFIC_OP_BITWIDTH32_DATA_PATH_BITWIDTH32.mr
4.0K	./tcl_src/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./tcl_src/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./tcl_src/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH32_DATA_PATH_BITWIDTH32.mr
4.0K	./tcl_src/conf_int_add__noFF__arch_specific_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_DW01_add_1-verilog.syn
4.0K	./tcl_src/CONF_INT_ADD__NOFF__ARCH_SPECIFIC_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_DW01_ADD_1.mr
4.0K	./tcl_src/conf_int_add__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./tcl_src/conf_int_add__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./tcl_src/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH32_DATA_PATH_BITWIDTH32.mr
4.0K	./tcl_src/conf-int-add-inMux__gateLevel-sim.tcl
4.0K	./tcl_src/conf-int-add-clkGate__power.tcl
4.0K	./tcl_src/conf-int-add-clkGate__gateLevel-sim.tcl
4.0K	./tcl_src/compile_ultra_wast.log
4.0K	./tcl_src/change_names
4.0K	./tcl_src/blah.py
4.0K	./tcl_src/blah2
4.0K	./tcl_src/all_log.txt
4.0K	./tcl_src/adder-verilog.syn
4.0K	./tcl_src/ADDER.mr
4.0K	./py_src/WORK/unconfig_int_add-verilog.syn
4.0K	./py_src/WORK/unconfig_int_add-verilog.pvl
4.0K	./py_src/WORK/UNCONFIG_INT_ADD.mr
4.0K	./py_src/WORK_SCBSD/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH3_DATA_PATH_BITWIDTH5-verilog.syn
4.0K	./py_src/WORK_SCBSD/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH3_DATA_PATH_BITWIDTH5.mr
4.0K	./py_src/WORK_SCBSD/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH3_DATA_PATH_BITWIDTH5-verilog.syn
4.0K	./py_src/WORK_SCBSD/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH3_DATA_PATH_BITWIDTH5.mr
4.0K	./py_src/WORK_SCBSD_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH3_DATA_PATH_BITWIDTH5-verilog.syn
4.0K	./py_src/WORK_SCBSD_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH3_DATA_PATH_BITWIDTH5.mr
4.0K	./py_src/WORK_SCBSD_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH3_DATA_PATH_BITWIDTH5-verilog.syn
4.0K	./py_src/WORK_SCBSD_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH3_DATA_PATH_BITWIDTH5.mr
4.0K	./py_src/WORK_SCBD
4.0K	./py_src/WORK/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH4_DATA_PATH_BITWIDTH5-verilog.syn
4.0K	./py_src/WORK/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH4_DATA_PATH_BITWIDTH5-verilog.pvl
4.0K	./py_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH4_DATA_PATH_BITWIDTH5.mr
4.0K	./py_src/WORK/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH32_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH28_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH4_DATA_PATH_BITWIDTH5-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH4_DATA_PATH_BITWIDTH5.mr
4.0K	./py_src/WORK/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH32_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH28_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__wrapper-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__WRAPPER.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__redundant_ports-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__REDUNDANT_PORTS.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_specific-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_SPECIFIC.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper-verilog.syn
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper-verilog.pvl
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH8_DATA_PATH_BITWIDTH8-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH8_DATA_PATH_BITWIDTH8.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH7_DATA_PATH_BITWIDTH7-verilog.syn
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH7_DATA_PATH_BITWIDTH7-verilog.pvl
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH7_DATA_PATH_BITWIDTH7.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH6_DATA_PATH_BITWIDTH6-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH6_DATA_PATH_BITWIDTH6.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH5_DATA_PATH_BITWIDTH5-verilog.syn
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH5_DATA_PATH_BITWIDTH5-verilog.pvl
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH5_DATA_PATH_BITWIDTH5.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH4_DATA_PATH_BITWIDTH4-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH4_DATA_PATH_BITWIDTH4.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH3_DATA_PATH_BITWIDTH5-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH3_DATA_PATH_BITWIDTH5.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH32_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_5-verilog.syn
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_5-verilog.pvl
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_5.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_4-verilog.syn
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_4-verilog.pvl
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_4.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_3-verilog.syn
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_3-verilog.pvl
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_3.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_2-verilog.syn
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_2-verilog.pvl
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_2.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_1-verilog.syn
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_1-verilog.pvl
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_1.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH2_DATA_PATH_BITWIDTH2-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH2_DATA_PATH_BITWIDTH2.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH28_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH12-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH12_DATA_PATH_BITWIDTH12.mr
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_minus_1_OP_BITWIDTH7_DATA_PATH_BITWIDTH7-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_MINUS_1_OP_BITWIDTH7_DATA_PATH_BITWIDTH7.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos__w_wrapper_minus_1_OP_BITWIDTH5_DATA_PATH_BITWIDTH5-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_MINUS_1_OP_BITWIDTH5_DATA_PATH_BITWIDTH5.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos-verilog.syn
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos-verilog.pvl
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH8_DATA_PATH_BITWIDTH8-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH8_DATA_PATH_BITWIDTH8.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH7_DATA_PATH_BITWIDTH7-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH7_DATA_PATH_BITWIDTH7.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH6_DATA_PATH_BITWIDTH6-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH6_DATA_PATH_BITWIDTH6.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH5_DATA_PATH_BITWIDTH5-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH5_DATA_PATH_BITWIDTH5.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH4_DATA_PATH_BITWIDTH4-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH4_DATA_PATH_BITWIDTH4.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH3_DATA_PATH_BITWIDTH5-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH3_DATA_PATH_BITWIDTH5.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH32_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_5-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_5.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_4-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_4.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_3-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_3.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_2-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_2.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_1-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH32_DATA_PATH_BITWIDTH32_1.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH2_DATA_PATH_BITWIDTH2-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH2_DATA_PATH_BITWIDTH2.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH28_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH12_DATA_PATH_BITWIDTH12-verilog.syn
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH12_DATA_PATH_BITWIDTH12.mr
4.0K	./py_src/WORK/CONF_INT_MAC__NOFF__ARCH_AGNOS.mr
4.0K	./py_src/WORK/conf_int_add__noFF__arch_specific-verilog.syn
4.0K	./py_src/WORK/conf_int_add__noFF__arch_specific-verilog.pvl
4.0K	./py_src/WORK/CONF_INT_ADD__NOFF__ARCH_SPECIFIC.mr
4.0K	./py_src/WORK/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH32_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK/conf_int_add__noFF__arch_agnos-verilog.syn
4.0K	./py_src/WORK/conf_int_add__noFF__arch_agnos-verilog.pvl
4.0K	./py_src/WORK/conf_int_add__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH32_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK/CONF_INT_ADD__NOFF__ARCH_AGNOS.mr
4.0K	./py_src/WORK/config_int_add_clkGate-verilog.syn
4.0K	./py_src/WORK/CONFIG_INT_ADD_CLKGATE.mr
4.0K	./py_src/WORK_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH4_DATA_PATH_BITWIDTH5-verilog.syn
4.0K	./py_src/WORK_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH4_DATA_PATH_BITWIDTH5-verilog.pvl
4.0K	./py_src/WORK_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH4_DATA_PATH_BITWIDTH5.mr
4.0K	./py_src/WORK_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH32_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH28_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH4_DATA_PATH_BITWIDTH5-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH4_DATA_PATH_BITWIDTH5.mr
4.0K	./py_src/WORK_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH32_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH28_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH8_DATA_PATH_BITWIDTH8-verilog.syn
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH8_DATA_PATH_BITWIDTH8-verilog.pvl
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH8_DATA_PATH_BITWIDTH8.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH7_DATA_PATH_BITWIDTH7-verilog.syn
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH7_DATA_PATH_BITWIDTH7-verilog.pvl
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH7_DATA_PATH_BITWIDTH7.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH6_DATA_PATH_BITWIDTH6-verilog.syn
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH6_DATA_PATH_BITWIDTH6-verilog.pvl
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH6_DATA_PATH_BITWIDTH6.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH5_DATA_PATH_BITWIDTH5-verilog.syn
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH5_DATA_PATH_BITWIDTH5-verilog.pvl
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH5_DATA_PATH_BITWIDTH5.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH4_DATA_PATH_BITWIDTH4-verilog.syn
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH4_DATA_PATH_BITWIDTH4-verilog.pvl
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH4_DATA_PATH_BITWIDTH4.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH3_DATA_PATH_BITWIDTH5-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH3_DATA_PATH_BITWIDTH5.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH32_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH30_DATA_PATH_BITWIDTH30-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH30_DATA_PATH_BITWIDTH30.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH2_DATA_PATH_BITWIDTH2-verilog.syn
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH2_DATA_PATH_BITWIDTH2-verilog.pvl
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH2_DATA_PATH_BITWIDTH2.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH29_DATA_PATH_BITWIDTH29-verilog.syn
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH29_DATA_PATH_BITWIDTH29-verilog.pvl
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH29_DATA_PATH_BITWIDTH29.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH28_DATA_PATH_BITWIDTH28-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH28_DATA_PATH_BITWIDTH28.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH27_DATA_PATH_BITWIDTH27-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH27_DATA_PATH_BITWIDTH27.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH26_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH26_DATA_PATH_BITWIDTH26-verilog.pvl
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH26_DATA_PATH_BITWIDTH26.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH25_DATA_PATH_BITWIDTH25-verilog.syn
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH25_DATA_PATH_BITWIDTH25-verilog.pvl
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH25_DATA_PATH_BITWIDTH25.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH24-verilog.pvl
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH28-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH22_DATA_PATH_BITWIDTH28.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH22_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH12-verilog.syn
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH12-verilog.pvl
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH12_DATA_PATH_BITWIDTH12.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_minus_1_OP_BITWIDTH7_DATA_PATH_BITWIDTH7-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_MINUS_1_OP_BITWIDTH7_DATA_PATH_BITWIDTH7.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_minus_1_OP_BITWIDTH5_DATA_PATH_BITWIDTH5-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_MINUS_1_OP_BITWIDTH5_DATA_PATH_BITWIDTH5.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH8_DATA_PATH_BITWIDTH8-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH8_DATA_PATH_BITWIDTH8.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH7_DATA_PATH_BITWIDTH7-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH7_DATA_PATH_BITWIDTH7.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH6_DATA_PATH_BITWIDTH6-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH6_DATA_PATH_BITWIDTH6.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH5_DATA_PATH_BITWIDTH5-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH5_DATA_PATH_BITWIDTH5.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH4_DATA_PATH_BITWIDTH4-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH4_DATA_PATH_BITWIDTH4.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH3_DATA_PATH_BITWIDTH5-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH3_DATA_PATH_BITWIDTH5.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH32_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH30_DATA_PATH_BITWIDTH30-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH30_DATA_PATH_BITWIDTH30.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH2_DATA_PATH_BITWIDTH2-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH2_DATA_PATH_BITWIDTH2.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH29_DATA_PATH_BITWIDTH29-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH29_DATA_PATH_BITWIDTH29.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH28_DATA_PATH_BITWIDTH28-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH28_DATA_PATH_BITWIDTH28.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH27_DATA_PATH_BITWIDTH27-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH27_DATA_PATH_BITWIDTH27.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH26_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH26_DATA_PATH_BITWIDTH26.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH25_DATA_PATH_BITWIDTH25-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH25_DATA_PATH_BITWIDTH25.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH28-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH22_DATA_PATH_BITWIDTH28.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH22_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH12_DATA_PATH_BITWIDTH12-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH12_DATA_PATH_BITWIDTH12.mr
4.0K	./py_src/WORK_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH32_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH32_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH32_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK/acc_int_add-verilog.syn
4.0K	./py_src/WORK/acc_int_add-verilog.pvl
4.0K	./py_src/WORK/ACC_INT_ADD.mr
4.0K	./py_src/WORK_1_SCBSD__FF_2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH8_DATA_PATH_BITWIDTH10-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__FF_2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH8_DATA_PATH_BITWIDTH10-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD__FF_2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH8_DATA_PATH_BITWIDTH10.mr
4.0K	./py_src/WORK_1_SCBSD__FF_2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__FF_2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD__FF_2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH28_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__FF_2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH8_DATA_PATH_BITWIDTH10-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__FF_2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH8_DATA_PATH_BITWIDTH10.mr
4.0K	./py_src/WORK_1_SCBSD__FF_2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__FF_2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH28_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__FF_1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__FF_1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD__FF_1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH28_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__FF_1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__FF_1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH28_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH8_DATA_PATH_BITWIDTH10-verilog.syn
4.0K	./py_src/WORK_1_SCBSD_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH8_DATA_PATH_BITWIDTH10-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH8_DATA_PATH_BITWIDTH10.mr
4.0K	./py_src/WORK_1_SCBSD_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH4_DATA_PATH_BITWIDTH6-verilog.syn
4.0K	./py_src/WORK_1_SCBSD_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH4_DATA_PATH_BITWIDTH6-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH4_DATA_PATH_BITWIDTH6.mr
4.0K	./py_src/WORK_1_SCBSD_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH28_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH26_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH26_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH26_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH8_DATA_PATH_BITWIDTH10-verilog.syn
4.0K	./py_src/WORK_1_SCBSD_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH8_DATA_PATH_BITWIDTH10.mr
4.0K	./py_src/WORK_1_SCBSD_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH4_DATA_PATH_BITWIDTH6-verilog.syn
4.0K	./py_src/WORK_1_SCBSD_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH4_DATA_PATH_BITWIDTH6.mr
4.0K	./py_src/WORK_1_SCBSD_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH28_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH26_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH26_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH3_DATA_PATH_BITWIDTH5-verilog.syn
4.0K	./py_src/WORK_1_SCBSD_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH3_DATA_PATH_BITWIDTH5.mr
4.0K	./py_src/WORK_1_SCBSD_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH26_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH26_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH26_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH3_DATA_PATH_BITWIDTH5-verilog.syn
4.0K	./py_src/WORK_1_SCBSD_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH3_DATA_PATH_BITWIDTH5.mr
4.0K	./py_src/WORK_1_SCBSD_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH26_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH26_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH26_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH26_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH26_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH26_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH26_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__7_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__7_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBSD__7_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__7_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBSD__6_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__6_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__6_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__6_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBSD__6_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__6_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBSD__6_autoread/conf_int_mul__noFF__arch_agnos__apx_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__6_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__APX_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__6_autoread/conf_int_mul__noFF__arch_agnos__acc_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__6_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__ACC_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__6_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__6_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD__6_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__6_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__6_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD__6_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBSD__6_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__6_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__6_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__6_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBSD__5_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__5_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__5_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__5_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBSD__5_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__5_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__5_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__5_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBSD__5_autoread/conf_int_mul__noFF__arch_agnos__apx_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__5_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__APX_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__5_autoread/conf_int_mul__noFF__arch_agnos__acc_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__5_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__ACC_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__5_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__5_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD__5_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__5_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__5_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD__5_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBSD__5_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__5_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__5_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__5_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBSD__4_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__4_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD__4_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH28_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__4_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__4_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD__4_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__4_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__4_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD__4_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBSD__4_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__4_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH28_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__4_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__4_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__4_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__4_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBSD__4_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__4_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD__4_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__4_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__4_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD__4_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBSD__4_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__4_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__4_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__4_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBSD__3_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__3_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD__3_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH28_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__3_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__3_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD__3_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__3_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__3_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH26.mr
4.0K	./py_src/WORK_1_SCBSD__3_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__3_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD__3_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBSD__3_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__3_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH28_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__3_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__3_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__3_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__3_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH26.mr
4.0K	./py_src/WORK_1_SCBSD__3_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__3_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBSD__3_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__3_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD__3_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__3_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__3_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH28_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH26.mr
4.0K	./py_src/WORK_1_SCBSD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBSD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH28_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH26.mr
4.0K	./py_src/WORK_1_SCBSD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBSD_2_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD_2_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD_2_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD_2_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH22_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD_2_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD_2_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD_2_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD_2_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH22_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__2_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__2_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD__2_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__2_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__2_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH6_DATA_PATH_BITWIDTH8-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH6_DATA_PATH_BITWIDTH8-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH6_DATA_PATH_BITWIDTH8.mr
4.0K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH28_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH26.mr
4.0K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH12_DATA_PATH_BITWIDTH16.mr
4.0K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH6_DATA_PATH_BITWIDTH8-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH6_DATA_PATH_BITWIDTH8.mr
4.0K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH28_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH26.mr
4.0K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH12_DATA_PATH_BITWIDTH16.mr
4.0K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos__apx_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__APX_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_mul__noFF__arch_agnos__acc_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__ACC_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD_1_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD_1_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD_1_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD_1_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH22_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD_1_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD_1_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD_1_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD_1_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH22_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_1_SCBSD__1_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBSD__1_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBSD__1_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBDD__3_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__3_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH26.mr
4.0K	./py_src/WORK_1_SCBDD__3_autoread/conf_int_mul__noFF__arch_agnos__apx_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__3_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__APX_OP_BITWIDTH18_DATA_PATH_BITWIDTH26.mr
4.0K	./py_src/WORK_1_SCBDD__3_autoread/conf_int_mul__noFF__arch_agnos__acc_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__3_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__ACC_OP_BITWIDTH18_DATA_PATH_BITWIDTH26.mr
4.0K	./py_src/WORK_1_SCBDD__2_autoread/mux_module_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__2_autoread/MUX_MODULE_DATA_PATH_BITWIDTH26.mr
4.0K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH22_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH22_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH26.mr
4.0K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__1-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__1.mr
4.0K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH22_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH22_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH26.mr
4.0K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__1-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__1.mr
4.0K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_mul__noFF__arch_agnos__apx_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__APX_OP_BITWIDTH18_DATA_PATH_BITWIDTH26.mr
4.0K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_mul__noFF__arch_agnos__acc_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__ACC_OP_BITWIDTH18_DATA_PATH_BITWIDTH26.mr
4.0K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__2_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH20_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__2_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH20_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__2_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__2_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH12_DATA_PATH_BITWIDTH16.mr
4.0K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__2_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH20_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__2_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH20_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__2_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__2_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH12_DATA_PATH_BITWIDTH16.mr
4.0K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_add__noFF__arch_agnos__apx_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__2_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__APX_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBDD__2_autoread/conf_int_add__noFF__arch_agnos__acc_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__2_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__ACC_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/mux_module_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/MUX_MODULE_DATA_PATH_BITWIDTH26.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/dummy_load-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/DUMMY_LOAD.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH22_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH22_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH26.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__apx-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__APX.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__acc-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__ACC.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26_1-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__1-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH26_1.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__1.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH12_DATA_PATH_BITWIDTH16.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH22_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH22_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH26.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__apx-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__APX.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__acc-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__ACC.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26_1-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__1-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH26_1.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH26__1.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH12_DATA_PATH_BITWIDTH16.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos__apx_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__APX_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos__apx_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__APX_OP_BITWIDTH18_DATA_PATH_BITWIDTH26.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos__acc_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__ACC_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_mul__noFF__arch_agnos__acc_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__ACC_OP_BITWIDTH18_DATA_PATH_BITWIDTH26.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH22_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH22_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_add__noFF__arch_agnos__apx_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__APX_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBDD__1_autoread/conf_int_add__noFF__arch_agnos__acc_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBDD__1_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__ACC_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBD_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH4_DATA_PATH_BITWIDTH6-verilog.syn
4.0K	./py_src/WORK_1_SCBD_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH4_DATA_PATH_BITWIDTH6-verilog.pvl
4.0K	./py_src/WORK_1_SCBD_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH4_DATA_PATH_BITWIDTH6.mr
4.0K	./py_src/WORK_1_SCBD_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH26_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBD_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH26_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBD_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBD_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH22_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBD_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBD_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH22_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBD_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH4_DATA_PATH_BITWIDTH6-verilog.syn
4.0K	./py_src/WORK_1_SCBD_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH4_DATA_PATH_BITWIDTH6.mr
4.0K	./py_src/WORK_1_SCBD_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH26_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBD_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH26_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBD_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBD_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH22_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBD_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBD_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH22_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBD_autoread/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBD_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBD_autoread/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBD_autoread/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBD__5_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBD__5_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBD__5_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBD__5_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBD__4_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBD__4_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBD__4_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBD__4_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBD__3_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBD__3_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBD__3_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBD__3_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBD__3_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.syn
4.0K	./py_src/WORK_1_SCBD__3_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH12_DATA_PATH_BITWIDTH16.mr
4.0K	./py_src/WORK_1_SCBD__3_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.syn
4.0K	./py_src/WORK_1_SCBD__3_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH12_DATA_PATH_BITWIDTH16.mr
4.0K	./py_src/WORK_1_SCBD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH28_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_1_SCBD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH22_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBD__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.syn
4.0K	./py_src/WORK_1_SCBD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH12_DATA_PATH_BITWIDTH16.mr
4.0K	./py_src/WORK_1_SCBD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH28_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH28_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH22_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBD__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.syn
4.0K	./py_src/WORK_1_SCBD__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH12_DATA_PATH_BITWIDTH16.mr
4.0K	./py_src/WORK_1_SCBD__2_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBD__2_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBD__2_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.syn
4.0K	./py_src/WORK_1_SCBD__2_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH12_DATA_PATH_BITWIDTH16.mr
4.0K	./py_src/WORK_1_SCBD__2_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBD__2_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBD__2_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH12_DATA_PATH_BITWIDTH16-verilog.syn
4.0K	./py_src/WORK_1_SCBD__2_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH12_DATA_PATH_BITWIDTH16.mr
4.0K	./py_src/WORK_1_SCBD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH8_DATA_PATH_BITWIDTH10-verilog.syn
4.0K	./py_src/WORK_1_SCBD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH8_DATA_PATH_BITWIDTH10-verilog.pvl
4.0K	./py_src/WORK_1_SCBD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH8_DATA_PATH_BITWIDTH10.mr
4.0K	./py_src/WORK_1_SCBD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH28-verilog.syn
4.0K	./py_src/WORK_1_SCBD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH22_DATA_PATH_BITWIDTH28.mr
4.0K	./py_src/WORK_1_SCBD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./py_src/WORK_1_SCBD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH26.mr
4.0K	./py_src/WORK_1_SCBD__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH8_DATA_PATH_BITWIDTH10-verilog.syn
4.0K	./py_src/WORK_1_SCBD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH8_DATA_PATH_BITWIDTH10.mr
4.0K	./py_src/WORK_1_SCBD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH28-verilog.syn
4.0K	./py_src/WORK_1_SCBD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH22_DATA_PATH_BITWIDTH28.mr
4.0K	./py_src/WORK_1_SCBD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./py_src/WORK_1_SCBD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH26.mr
4.0K	./py_src/WORK_1_SCBD__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBD__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBD__1_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBD__1_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBD__1_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBD__1_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH22_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBD__1_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBD__1_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH22_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_SCBD__1_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBD__1_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBD__1_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_SCBD__1_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH22_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_SCBD__1_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH22_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_SCBD__1_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH22_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_sanity_checks/conf_int_mul__noFF__arch_agnos__w_wrapper-verilog.syn
4.0K	./py_src/WORK_1_sanity_checks/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_sanity_checks/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_sanity_checks/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER.mr
4.0K	./py_src/WORK_1_sanity_checks/conf_int_mul__noFF__arch_agnos-verilog.syn
4.0K	./py_src/WORK_1_sanity_checks/conf_int_mul__noFF__arch_agnos-verilog.pvl
4.0K	./py_src/WORK_1_sanity_checks/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_sanity_checks/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_sanity_checks/CONF_INT_MUL__NOFF__ARCH_AGNOS.mr
4.0K	./py_src/WORK_1_sanity_checks_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH3_DATA_PATH_BITWIDTH4-verilog.syn
4.0K	./py_src/WORK_1_sanity_checks_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH3_DATA_PATH_BITWIDTH4-verilog.pvl
4.0K	./py_src/WORK_1_sanity_checks_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH3_DATA_PATH_BITWIDTH4.mr
4.0K	./py_src/WORK_1_sanity_checks_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./py_src/WORK_1_sanity_checks_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH26.mr
4.0K	./py_src/WORK_1_sanity_checks_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_sanity_checks_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH18_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_sanity_checks_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH3_DATA_PATH_BITWIDTH4-verilog.syn
4.0K	./py_src/WORK_1_sanity_checks_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH3_DATA_PATH_BITWIDTH4.mr
4.0K	./py_src/WORK_1_sanity_checks_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH26-verilog.syn
4.0K	./py_src/WORK_1_sanity_checks_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH26.mr
4.0K	./py_src/WORK_1_sanity_checks_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH18_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_sanity_checks_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH18_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_sanity_checks_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH3_DATA_PATH_BITWIDTH4-verilog.syn
4.0K	./py_src/WORK_1_sanity_checks_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH3_DATA_PATH_BITWIDTH4-verilog.pvl
4.0K	./py_src/WORK_1_sanity_checks_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH3_DATA_PATH_BITWIDTH4.mr
4.0K	./py_src/WORK_1_sanity_checks_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH3_DATA_PATH_BITWIDTH4-verilog.syn
4.0K	./py_src/WORK_1_sanity_checks_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH3_DATA_PATH_BITWIDTH4.mr
4.0K	./py_src/WORK_1_DFDL__3_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_DFDL__3_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_1_DFDL__3_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_DFDL__3_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_DFDL__3_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_DFDL__3_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_DFDL__3_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_1_DFDL__3_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_DFDL__3_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_DFDL__3_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_DFDL__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_DFDL__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_DFDL__2_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_DFDL__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_DFDL__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_DFDL__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_DFDL__2_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_DFDL__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_DFDL__2_autoread/conf_int_mul__noFF__arch_agnos__apx_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_DFDL__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__APX_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_DFDL__2_autoread/conf_int_mul__noFF__arch_agnos__acc_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_DFDL__2_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__ACC_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_DFDL__2_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_DFDL__2_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_1_DFDL__2_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_DFDL__2_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_DFDL__2_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_DFDL__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_DFDL__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_1_DFDL__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_DFDL__1_autoread/conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_DFDL__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_DFDL__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_DFDL__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_DFDL__1_autoread/conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24-verilog.syn
4.0K	./py_src/WORK_1_DFDL__1_autoread/CONF_INT_MUL__NOFF__ARCH_AGNOS_OP_BITWIDTH16_DATA_PATH_BITWIDTH24.mr
4.0K	./py_src/WORK_1_DFDL__1_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_DFDL__1_autoread/conf_int_add__noFF__arch_agnos__w_wrapper_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.pvl
4.0K	./py_src/WORK_1_DFDL__1_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/WORK_1_DFDL__1_autoread/conf_int_add__noFF__arch_agnos_OP_BITWIDTH24_DATA_PATH_BITWIDTH32-verilog.syn
4.0K	./py_src/WORK_1_DFDL__1_autoread/CONF_INT_ADD__NOFF__ARCH_AGNOS_OP_BITWIDTH24_DATA_PATH_BITWIDTH32.mr
4.0K	./py_src/vars__tool_generated.pyc
4.0K	./py_src/vars__tool_generated.py
4.0K	./py_src/vars__hardwired.pyc
4.0K	./py_src/vars__hardwired.py
4.0K	./py_src/unconf__get_reg_info.py
4.0K	./py_src/uls
4.0K	./py_src/trbc.txt
4.0K	./py_src/transitioning_cells_after_resynSCBSD__6.txt_fist_syn
4.0K	./py_src/transitioning_cells_after_resynSCBSD__6.txt_best_case
4.0K	./py_src/transitioning_cells_after_resynSCBSD__6.txt
4.0K	./py_src/transitioning_cells_after_resynSCBDD__1.txt_best_case
4.0K	./py_src/transitioning_cells_after_resynSCBDD__1.txt
4.0K	./py_src/transitioning_cells_after_resynsanity_checks.txt_fist_syn
4.0K	./py_src/transitioning_cells_after_resynsanity_checks.txt_best_case
4.0K	./py_src/transitioning_cells_after_resynsanity_checks.txt
4.0K	./py_src/transitioning_cells_after_resynDEBUG.txt_fist_syn
4.0K	./py_src/transitioning_cells_after_resynDEBUG.txt_best_case
4.0K	./py_src/transitioning_cells_after_resynDEBUG.txt
4.0K	./py_src/tc.txt
4.0K	./py_src/sure
4.0K	./py_src/scratch
4.0K	./py_src/run__test_bench.py
4.0K	./py_src/remove_path_group__waste
4.0K	./py_src/psf.txt
4.0K	./py_src/precisions_striving_forSCBSD.txt
4.0K	./py_src/precisions_striving_forSCBSD__FF_2.txt
4.0K	./py_src/precisions_striving_forSCBSD__FF_1.txt
4.0K	./py_src/precisions_striving_forSCBSD__7.txt
4.0K	./py_src/precisions_striving_forSCBSD__6.txt
4.0K	./py_src/precisions_striving_forSCBSD__5.txt
4.0K	./py_src/precisions_striving_forSCBSD__4.txt
4.0K	./py_src/precisions_striving_forSCBSD__3.txt
4.0K	./py_src/precisions_striving_forSCBSD_2.txt
4.0K	./py_src/precisions_striving_forSCBSD__2.txt
4.0K	./py_src/precisions_striving_forSCBSD_1.txt
4.0K	./py_src/precisions_striving_forSCBSD__1.txt
4.0K	./py_src/precisions_striving_forSCBD.txt
4.0K	./py_src/precisions_striving_forSCBDD__1.txt
4.0K	./py_src/precisions_striving_forSCBD_2.txt
4.0K	./py_src/precisions_striving_forSCBD__1.txt
4.0K	./py_src/precisions_striving_forsanity_checks.txt
4.0K	./py_src/precisions_striving_forDFDL.txt
4.0K	./py_src/precisions_striving_forDFDL__3.txt
4.0K	./py_src/precisions_striving_forDFDL__2.txt
4.0K	./py_src/precisions_striving_forDFDL__1.txt
4.0K	./py_src/precisions_striving_forDEBUG.txt
4.0K	./py_src/parse_for_data.py
4.0K	./py_src/parse_and_get_pareto_front.pyc
4.0K	./py_src/params__tool_generated.pyc
4.0K	./py_src/params__tool_generated.py
4.0K	./py_src/params__hardwired__simple_test.py
4.0K	./py_src/params__hardwired__real.py
4.0K	./py_src/params__hardwired.pyc
4.0K	./py_src/params__hardwired.py
4.0K	./py_src/parameter_log.txt
4.0K	./py_src/only_clk_contrain__synth__log.txt
4.0K	./py_src/ok.txt
4.0K	./py_src/NTR_Length.txt
4.0K	./py_src/ntc.txt
4.0K	./py_src/ntcbc.txt
4.0K	./py_src/none_transitioning_cells_after_resynSCBSD__6.txt_first_syn
4.0K	./py_src/none_transitioning_cells_after_resynSCBSD__6.txt_best_case
4.0K	./py_src/none_transitioning_cells_after_resynSCBSD__6.txt
4.0K	./py_src/none_transitioning_cells_after_resynSCBSD__5.txt_first_syn
4.0K	./py_src/none_transitioning_cells_after_resynSCBSD__5.txt_best_case
4.0K	./py_src/none_transitioning_cells_after_resynSCBSD__5.txt
4.0K	./py_src/none_transitioning_cells_after_resynSCBSD__4.txt_first_syn
4.0K	./py_src/none_transitioning_cells_after_resynSCBSD__4.txt_best_case
4.0K	./py_src/none_transitioning_cells_after_resynSCBSD__4.txt
4.0K	./py_src/none_transitioning_cells_after_resynSCBSD__1.txt_first_syn
4.0K	./py_src/none_transitioning_cells_after_resynSCBDD__1.txt_best_case
4.0K	./py_src/none_transitioning_cells_after_resynSCBDD__1.txt
4.0K	./py_src/none_transitioning_cells_after_resynsanity_checks.txt_first_syn
4.0K	./py_src/none_transitioning_cells_after_resynsanity_checks.txt_best_case
4.0K	./py_src/none_transitioning_cells_after_resynsanity_checks.txt
4.0K	./py_src/none_transitioning_cells_after_resynDFDL__3.txt_first_syn
4.0K	./py_src/none_transitioning_cells_after_resynDFDL__3.txt_best_case
4.0K	./py_src/none_transitioning_cells_after_resynDFDL__3.txt
4.0K	./py_src/none_transitioning_cells_after_resynDFDL__2.txt
4.0K	./py_src/none_transitioning_cells_after_resynDFDL__1.txt_first_syn
4.0K	./py_src/none_transitioning_cells_after_resynDFDL__1.txt_best_case
4.0K	./py_src/none_transitioning_cells_after_resynDFDL__1.txt
4.0K	./py_src/none_transitioning_cells_after_resynDEBUG.txt_first_syn
4.0K	./py_src/none_transitioning_cells_after_resynDEBUG.txt_best_case
4.0K	./py_src/none_transitioning_cells_after_resynDEBUG.txt
4.0K	./py_src/my_blah.txt
4.0K	./py_src/misc__helpers.pyc
4.0K	./py_src/misc__helpers.py
4.0K	./py_src/make_backup.py
4.0K	./py_src/log_everything
4.0K	./py_src/log2
4.0K	./py_src/int_gen_and_to_hex_converter.py
4.0K	./py_src/INCA_libs/worklib/.inca.db.164.lnx8664
4.0K	./py_src/INCA_libs/worklib/cdsinfo.tag
4.0K	./py_src/INCA_libs/verilog_N0P0/.inca.db.164.lnx8664
4.0K	./py_src/INCA_libs/verilog_N0P0/cdsinfo.tag
4.0K	./py_src/INCA_libs/snap.lnx8664.nc/hdl.var
4.0K	./py_src/INCA_libs/snap.lnx8664.nc/.hard.args
4.0K	./py_src/INCA_libs/snap.lnx8664.nc/.elab.args
4.0K	./py_src/INCA_libs/snap.lnx8664.nc/cds.lib
4.0K	./py_src/INCA_libs/hdl.var
4.0K	./py_src/INCA_libs/conf_int_mac__noFF__truncated/.inca.db.164.lnx8664
4.0K	./py_src/INCA_libs/conf_int_mac__noFF__truncated/cdsinfo.tag
4.0K	./py_src/INCA_libs/conf_int_mac__noFF__redundant_ports/.inca.db.164.lnx8664
4.0K	./py_src/INCA_libs/conf_int_mac__noFF__redundant_ports/cdsinfo.tag
4.0K	./py_src/INCA_libs/conf_int_mac__noFF__designed/.inca.db.164.lnx8664
4.0K	./py_src/INCA_libs/conf_int_mac__noFF__designed/cdsinfo.tag
4.0K	./py_src/INCA_libs/conf_int_mac__noFF__arch_agnos/.inca.db.164.lnx8664
4.0K	./py_src/INCA_libs/conf_int_mac__noFF__arch_agnos/cdsinfo.tag
4.0K	./py_src/INCA_libs/conf_int_add__noFF__multiple_add/.inca.db.164.lnx8664
4.0K	./py_src/INCA_libs/conf_int_add__noFF__multiple_add/cdsinfo.tag
4.0K	./py_src/INCA_libs/conf_int_add__noFF__arch_agnos/.inca.db.164.lnx8664
4.0K	./py_src/INCA_libs/conf_int_add__noFF__arch_agnos/cdsinfo.tag
4.0K	./py_src/INCA_libs/cds.lib
4.0K	./py_src/.idea/py_src.iml
4.0K	./py_src/.idea/modules.xml
4.0K	./py_src/.idea/misc.xml
4.0K	./py_src/idct_log
4.0K	./py_src/idct_coef_gen_and_assign_gen.py
4.0K	./py_src/idct_coeff_values.txt
4.0K	./py_src/idct__best__traditional_design__delay_for_diff_libs.txt
4.0K	./py_src/idct__best__Pn_24__our_design__delay_for_diff_libs.txt
4.0K	./py_src/hashtags
4.0K	./py_src/get_pareto.pyc
4.0K	./py_src/gen_histogram.py
4.0K	./py_src/filenames_4860_D20170321.log
4.0K	./py_src/filenames_3580_D20170216.log
4.0K	./py_src/filenames_31583_D20170401.log
4.0K	./py_src/filenames_2315_D20170216.log
4.0K	./py_src/file______delimeter
4.0K	./py_src/dsf.txt
4.0K	./py_src/delays_striving_forSCBSD.txt
4.0K	./py_src/delays_striving_forSCBSD__FF_2.txt
4.0K	./py_src/delays_striving_forSCBSD__FF_1.txt
4.0K	./py_src/delays_striving_forSCBSD__7.txt
4.0K	./py_src/delays_striving_forSCBSD__6.txt
4.0K	./py_src/delays_striving_forSCBSD__5.txt
4.0K	./py_src/delays_striving_forSCBSD__4.txt
4.0K	./py_src/delays_striving_forSCBSD__3.txt
4.0K	./py_src/delays_striving_forSCBSD_2.txt
4.0K	./py_src/delays_striving_forSCBSD__2.txt
4.0K	./py_src/delays_striving_forSCBSD_1.txt
4.0K	./py_src/delays_striving_forSCBSD__1.txt
4.0K	./py_src/delays_striving_forSCBD.txt
4.0K	./py_src/delays_striving_forSCBDD__1.txt
4.0K	./py_src/delays_striving_forSCBD_2.txt
4.0K	./py_src/delays_striving_forSCBD__1.txt
4.0K	./py_src/delays_striving_forsanity_checks.txt
4.0K	./py_src/delays_striving_forDFDL.txt
4.0K	./py_src/delays_striving_forDFDL__3.txt
4.0K	./py_src/delays_striving_forDFDL__2.txt
4.0K	./py_src/delays_striving_forDFDL__1.txt
4.0K	./py_src/delays_striving_forDEBUG.txt
4.0K	./py_src/delays_striving_for_acquired_in_tcl
4.0K	./py_src/define_design_lib__wast.txt
4.0K	./py_src/conf_int_mul__noFF__arch_agnos__w_wrapper-verilog.syn
4.0K	./py_src/CONF_INT_MUL__NOFF__ARCH_AGNOS__W_WRAPPER.mr
4.0K	./py_src/conf_int_mul__noFF__arch_agnos__apx-verilog.syn
4.0K	./py_src/conf_int_mul__noFF__arch_agnos__apx-verilog.pvl
4.0K	./py_src/CONF_INT_MUL__NOFF__ARCH_AGNOS__APX.mr
4.0K	./py_src/conf_int_mul__noFF__arch_agnos__acc-verilog.syn
4.0K	./py_src/conf_int_mul__noFF__arch_agnos__acc-verilog.pvl
4.0K	./py_src/CONF_INT_MUL__NOFF__ARCH_AGNOS__ACC.mr
4.0K	./py_src/conf_int_mac__noFF__arch_specific__32bits_clkP0.6_apx0_apxM1111_0.420.420.420.42.txt
4.0K	./py_src/conf_int_mac__noFF__arch_agnos__w_wrapper-verilog.syn
4.0K	./py_src/conf_int_mac__noFF__arch_agnos__w_wrapper_OP_BITWIDTH3_DATA_PATH_BITWIDTH5-verilog.syn
4.0K	./py_src/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER_OP_BITWIDTH3_DATA_PATH_BITWIDTH5.mr
4.0K	./py_src/CONF_INT_MAC__NOFF__ARCH_AGNOS__W_WRAPPER.mr
4.0K	./py_src/conf_int_mac__noFF__arch_agnos-verilog.syn
4.0K	./py_src/conf_int_mac__noFF__arch_agnos-verilog.pvl
4.0K	./py_src/conf_int_mac__noFF__arch_agnosset
4.0K	./py_src/conf_int_mac__noFF__arch_agnos_OP_BITWIDTH3_DATA_PATH_BITWIDTH5-verilog.syn
4.0K	./py_src/CONF_INT_MAC__NOFF__ARCH_AGNOS_OP_BITWIDTH3_DATA_PATH_BITWIDTH5.mr
4.0K	./py_src/CONF_INT_MAC__NOFF__ARCH_AGNOS.mr
4.0K	./py_src/conf_int_mac__noFF__arch_agnos_0.63_32_4only_clk_contraint__resynth_log.txt
4.0K	./py_src/conf_int_add__noFF__arch_agnos__32bits_clkP0.23_apx0_apxM1111_0.150.150.150.15.txt
4.0K	./py_src/conf__get_reg_info.py
4.0K	./py_src/blah_file
4.0K	./py_src/best_delay_so_far.txt
4.0K	./py_src/behzad__readMe
4.0K	./py_src/0001_res_collected
4.0K	./log
4.0K	./blah.py
4.0K	./bash_src/tool_flow.sh
4.0K	./bash_src/test_gateLevel.sh
4.0K	./bash_src/run_test_apx_int_multiplier
4.0K	./bash_src/run_test_apx_int_adder
0	./v_src/.simvision/source-bookmarks
0	./v_src/.simvision/schematic-bookmarks
0	./v_src/.simvision/dbrowser-bookmarks
0	./v_src/my_waves.shm/.simvision/source-bookmarks
0	./v_src/my_waves.shm/.simvision/schematic-bookmarks
0	./v_src/my_waves.shm/.simvision/dbrowser-bookmarks
0	./v_src/my_waves.shm/INCA_libs/worklib/.cdsvmod
0	./v_src/my_waves.shm/INCA_libs/snap.nc
0	./v_src/my_waves.shm/INCA_libs/snap.lnx8664.nc/.ncv.lock
0	./v_src/my_waves.shm/INCA_libs/.ncv.lock
0	./v_src/INCA_libs/worklib/.cdsvmod
0	./v_src/INCA_libs/verilog_udp/.cdsvmod
0	./v_src/INCA_libs/verilog_N0P0/.cdsvmod
0	./v_src/INCA_libs/snap.nc
0	./v_src/INCA_libs/snap.lnx8664.nc/.ncv.lock
0	./v_src/INCA_libs/.ncv.lock
0	./v_src/INCA_libs/conf_int_add__noFF__arch_agnos/.cdsvmod
0	./v_src/DAC_17_idct_code/approximated/INCA_libs/worklib/.cdsvmod
0	./v_src/DAC_17_idct_code/approximated/INCA_libs/snap.nc
0	./v_src/DAC_17_idct_code/approximated/INCA_libs/snap.lnx8664.nc/.ncv.lock
0	./v_src/DAC_17_idct_code/approximated/INCA_libs/.ncv.lock
0	./v_src/DAC_17_idct_code/approximated_bu/INCA_libs/worklib/.cdsvmod
0	./v_src/DAC_17_idct_code/approximated_bu/INCA_libs/verilog_udp/.cdsvmod
0	./v_src/DAC_17_idct_code/approximated_bu/INCA_libs/snap.nc
0	./v_src/DAC_17_idct_code/approximated_bu/INCA_libs/snap.lnx8664.nc/.ncv.lock
0	./v_src/DAC_17_idct_code/approximated_bu/INCA_libs/.ncv.lock
0	./v_src/DAC_17_idct_code/approximated_bu/behzads__dubuging_output.txt
0	./v_src/DAC_17_idct_code/approximated/behzads__dubuging_output.txt
0	./tcl_src/tcl_src_bu/RTLToGate_syn.tcl
0	./tcl_src/tcl_src_bu/filenames_3258_D20170216.log
0	./tcl_src/tcl_src_bu/filenames_31784_D20170303.log
0	./tcl_src/tcl_src_bu/filenames_29634_D20170223.log
0	./tcl_src/tcl_src_bu/filenames_17599_D20170214.log
0	./tcl_src/tcl_src_bu/filenames_14510_D20170212.log
0	./tcl_src/.simvision/source-bookmarks
0	./tcl_src/.simvision/schematic-bookmarks
0	./tcl_src/.simvision/dbrowser-bookmarks
0	./tcl_src/RTLToGate_syn.tcl
0	./tcl_src/INCA_libs/worklib/.cdsvmod
0	./tcl_src/INCA_libs/verilog_udp/.cdsvmod
0	./tcl_src/INCA_libs/verilog_N0P0/.cdsvmod
0	./tcl_src/INCA_libs/snap.nc
0	./tcl_src/INCA_libs/snap.lnx8664.nc/.ncv.lock
0	./tcl_src/INCA_libs/.ncv.lock
0	./tcl_src/filenames_9747_D20170306.log
0	./tcl_src/filenames_9491_D20170421.log
0	./tcl_src/filenames_7181_D20170530.log
0	./tcl_src/filenames_3258_D20170216.log
0	./tcl_src/filenames_31784_D20170303.log
0	./tcl_src/filenames_30908_D20170627.log
0	./tcl_src/filenames_29634_D20170223.log
0	./tcl_src/filenames_17599_D20170214.log
0	./tcl_src/filenames_14510_D20170212.log
0	./py_src/transitioning_cellsSFDPA.txt
0	./py_src/transitioning_cells_after_resynSFDPA.txt
0	./py_src/transitioning_cells_after_resynSCBSD__FF_2.txt
0	./py_src/transitioning_cells_after_resynSCBSD__FF_1.txt
0	./py_src/transitioning_cells_after_resynSCBD_2.txt
0	./py_src/transitioning_cells_after_resynDFDL__2.txt_fist_syn
0	./py_src/temp_vs_time__results.txt
0	./py_src/old_transitioning_cellsSFDPA.txt
0	./py_src/old_none_transitioning_cellsSFDPA.txt
0	./py_src/none_transitioning_cellsSFDPA.txt
0	./py_src/none_transitioning_cells_after_resynSCBSD__FF_2.txt
0	./py_src/none_transitioning_cells_after_resynSCBSD__FF_1.txt
0	./py_src/none_transitioning_cells_after_resynSCBD_2.txt
0	./py_src/none_transitioning_cells_after_resynDFDL__2.txt_first_syn
0	./py_src/mul_to_report.v_temp
0	./py_src/mul_to_report.v_original_synthesis
0	./py_src/mul_to_report.v
0	./py_src/log
0	./py_src/INCA_libs/worklib/.cdsvmod
0	./py_src/INCA_libs/verilog_N0P0/.cdsvmod
0	./py_src/INCA_libs/snap.nc
0	./py_src/INCA_libs/snap.lnx8664.nc/.ncv.lock
0	./py_src/INCA_libs/.ncv.lock
0	./py_src/INCA_libs/conf_int_mac__noFF__truncated/.cdsvmod
0	./py_src/INCA_libs/conf_int_mac__noFF__redundant_ports/.cdsvmod
0	./py_src/INCA_libs/conf_int_mac__noFF__designed/.cdsvmod
0	./py_src/INCA_libs/conf_int_mac__noFF__arch_agnos/.cdsvmod
0	./py_src/INCA_libs/conf_int_add__noFF__multiple_add/.cdsvmod
0	./py_src/INCA_libs/conf_int_add__noFF__arch_agnos/.cdsvmod
0	./py_src/fine
0	./py_src/filenames_9652_D20170215.log
0	./py_src/filenames_3630_D20170402.log
0	./py_src/filenames_3478_D20170625.log
0	./py_src/filenames_32488_D20170323.log
0	./py_src/filenames_30932_D20170214.log
0	./py_src/filenames_30799_D20170319.log
0	./py_src/filenames_2577_D20170327.log
0	./py_src/filenames_2345_D20170319.log
0	./py_src/filenames_22286_D20170317.log
0	./py_src/filenames_21300_D20170326.log
0	./py_src/filenames_20933_D20170810.log
0	./py_src/filenames_18721_D20170327.log
0	./py_src/filenames_18090_D20170212.log
0	./py_src/filenames_16156_D20170315.log
0	./py_src/filenames_16070_D20170315.log
0	./py_src/filenames_1472_D20170503.log
0	./py_src/filenames_1331_D20170320.log
0	./py_src/best_delay_found_for_prcision.txt
0	./blah
