vhdtdtfi -lib work D:/GitHub/ARM9byFPGA/rxtx.v -lang verilog -prj ARM9byFPGA -o RxDly.spl -module RxDly -template C:/Xilinx/13.2/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 RxDly.spl D:/GitHub/ARM9byFPGA/RxDly.sym 
