[{"commit":{"message":"use t0 directly instead of get another tmp from reg allocator"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"85de9252b8ad9ab5f44608a681c7670c7eafe6e5"},{"commit":{"message":"Merge branch 'master' into fix-signum"},"files":[],"sha":"d900cdaf8563f4cf1ef68e7fcc74cbb4c20f4acd"},{"commit":{"message":"remove rFlagsReg"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"509764b5f30c2c972e6197a6ce1ce40a879eb14c"},{"commit":{"message":"Kill cr"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"29f10ad4e18a5078b62a7044727ad96d303f8a57"},{"commit":{"message":"Initial commit"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"d9a6ab1714f5feff733abf0fb34d0cb25313ca16"}]