; RUN: %llvm_mc -mcpu=gfx1250 %s -o %t.o && %ld_lld -shared %t.o -o %t.hsaco \
; RUN:   && %raise_cli %t.hsaco --target-isa=gfx942 --emit-ir=v_add_nc_u16_kernel 2>/dev/null | %FileCheck %s
;
; Lift test for v_add_nc_u16 (default op_sel:[0,0,0]). Pins:
;   * src0/src1 are truncated from i32 to i16 (no LShr because
;     op_sel sources are both 0 = lo half).
;   * `add i16` is the named `vadd_nc_u16` value.
;   * Result is zero-extended back to i32 and merged into dst via
;     mask-OR with `0xFFFF0000` against the prior dst value
;     (`vadd_u16_merge_lo`). The merge is what makes the dst-half
;     preservation semantics observable in the IR shape — without
;     it the handler would silently miscompile op_sel:[*, *, 1]
;     and sibling 16-bit ops with non-default dst.
;
; The handler lives in transpiler/handle_valu.cpp under
; `if (sop == SemOp::V_ADD_NC_U16) { ... }`; the SemOp lives in
; transpiler/semop.hpp under VOP3.

; CHECK-LABEL: define amdgpu_kernel void @v_add_nc_u16_kernel(

; Source half-extraction (default op_sel:[0,0]: trunc only, no
; lshr). Names are unnamed (default IRBuilder behaviour).
; CHECK: trunc i32 %{{[^ ]+}} to i16
; CHECK: trunc i32 %{{[^ ]+}} to i16

; The 16-bit add itself, named to match the handler value name.
; CHECK: %vadd_nc_u16{{[0-9]*}} = add i16 %{{[^,]+}}, %{{[^ ]+}}

; Dst-half merge: zext, AND with high-half mask, OR back in.
; CHECK-DAG: zext i16 %vadd_nc_u16{{[0-9]*}} to i32
; CHECK-DAG: and i32 %{{[^,]+}}, -65536
; CHECK: %vadd_u16_merge_lo{{[0-9]*}} = or {{(disjoint )?}}i32 %{{[^,]+}}, %{{[^ ]+}}

; Negative checks: must NOT produce a 32-bit add (would imply
; integer-promotion-style lift) or call any 16-bit add intrinsic
; (LLVM has no such thing; would imply a wrong intrinsic was
; introduced).
; CHECK-NOT: add i32
; CHECK-NOT: call {{.*}}@llvm.amdgcn.add{{.*}}u16

	.amdgcn_target "amdgcn-amd-amdhsa--gfx1250"
	.amdhsa_code_object_version 6
	.text
	.globl	v_add_nc_u16_kernel
	.p2align	8
	.type	v_add_nc_u16_kernel,@function
v_add_nc_u16_kernel:
	s_setreg_imm32_b32 hwreg(HW_REG_WAVE_MODE, 25, 1), 1
	s_load_b32 s2, s[0:1], 0x1c
	s_bfe_u32 s3, ttmp6, 0x4000c
	s_and_b32 s4, ttmp6, 15
	s_add_co_i32 s3, s3, 1
	s_getreg_b32 s5, hwreg(HW_REG_IB_STS2, 6, 4)
	s_mul_i32 s3, ttmp9, s3
	s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_4) | instid1(SALU_CYCLE_1)
	s_add_co_i32 s4, s4, s3
	s_wait_kmcnt 0x0
	s_and_b32 s2, s2, 0xffff
	s_cmp_eq_u32 s5, 0
	s_cselect_b32 s3, ttmp9, s4
	v_mad_u32 v2, s3, s2, v0
	s_load_b128 s[0:3], s[0:1], 0x0
	s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)
	v_lshlrev_b32_e32 v0, 1, v2
	v_ashrrev_i32_e32 v1, 31, v0
	s_wait_kmcnt 0x0
	s_delay_alu instid0(VALU_DEP_1)
	v_lshl_add_u64 v[0:1], v[0:1], 1, s[2:3]
	global_load_b32 v1, v[0:1], off
	s_wait_loadcnt 0x0
	v_lshrrev_b32_e32 v0, 16, v1
	v_and_b32_e32 v1, 0xffff, v1
	;;#ASMSTART
	v_add_nc_u16 v0, v1, v0
	
	;;#ASMEND
	global_store_b16 v2, v0, s[0:1] scale_offset
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel v_add_nc_u16_kernel
		.amdhsa_kernarg_size 272
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_wavefront_size32 1
		.amdhsa_next_free_vgpr 3
		.amdhsa_next_free_sgpr 6
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_inst_pref_size 2
	.end_amdhsa_kernel
	.text
	.p2alignl 7, 3214868480
	.fill 96, 4, 3214868480
	.text
	.amdgpu_metadata
---
amdhsa.kernels:
  - .args:
      - { .address_space:  global, .offset:         0, .size:           8, .value_kind:     global_buffer }
      - { .address_space:  global, .offset:         8, .size:           8, .value_kind:     global_buffer }
    .group_segment_fixed_size: 0
    .kernarg_segment_align: 8
    .kernarg_segment_size: 272
    .max_flat_workgroup_size: 1024
    .name:           v_add_nc_u16_kernel
    .private_segment_fixed_size: 0
    .sgpr_count:     6
    .symbol:         v_add_nc_u16_kernel.kd
    .vgpr_count:     3
    .wavefront_size: 32
amdhsa.version: [1, 2]
...

	.end_amdgpu_metadata
