{ Using PSTWRITER 16.5.0 p001Jul-16-2019 at 17:40:26 }

#1 WARNING(ORCAP-36006): Part Name "DIPSOC-14X2_CAP_ATMEGA328_DIP_DIPSOC-14X2_CAP" is renamed to "DIPSOC-14X2_CAP_ATMEGA328_DIP_D".
#2 WARNING(ORCAP-36006): Part Name "DIPSOC-16X2_ATMEGA328_TQFP_DIPSOC-16X2" is renamed to "DIPSOC-16X2_ATMEGA328_TQFP_DIPS".
#3 WARNING(ORCAP-36006): Part Name "DIPSOC-14X2/SM_ATMEGA328P_TQFP_DIPSOC-14X2/SM" is renamed to "DIPSOC-14X2/SM_ATMEGA328P_TQFP_".
#4 WARNING(ORCAP-36006): Part Name "ATMEGA128_ATMEGA128_(S1+S2+S3+S4)_ATMEGA128" is renamed to "ATMEGA128_ATMEGA128_(S1+S2+S3+S".
#5 WARNING(ORCAP-36042): Pin "GND" is renamed to "GND#50" as visible power pin of same name already exists in Package Atmega128-4 , U1-1: SCHEMATIC1, PAGE1 (1.50, 1.20).
#6 WARNING(ORCAP-36042): Pin "GND" is renamed to "GND#57" as visible power pin of same name already exists in Package Atmega128-4 , U1-1: SCHEMATIC1, PAGE1 (1.50, 1.20).
Scanning netlist files ...

Loading... C:\CADENCE\SPB_16.5\TOOLS\CAPTURE\My_lib\allegro/pstchip.dat
#367 WARNING(SPCODD-367): Pin VCC has multiple pin numbers for one Logical group in the SWAP_INFO property in the chips.prt.This property is being ignored.

Loading... C:\CADENCE\SPB_16.5\TOOLS\CAPTURE\My_lib\allegro/pstchip.dat
#367 WARNING(SPCODD-367): Pin VCC has multiple pin numbers for one Logical group in the SWAP_INFO property in the chips.prt.This property is being ignored.

Loading... C:\CADENCE\SPB_16.5\TOOLS\CAPTURE\My_lib\allegro/pstxprt.dat

Loading... C:\CADENCE\SPB_16.5\TOOLS\CAPTURE\My_lib\allegro/pstxnet.dat
packaging the design view...