Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Navigation.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Navigation.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Navigation"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Navigation
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\MC_Pulse_Modulation.v" into library work
Parsing module <PulseModulation>.
Analyzing Verilog file "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\MC_Pulse_Out.v" into library work
Parsing module <pulseout>.
Analyzing Verilog file "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\MC_Acceleration_Modulation.v" into library work
Parsing module <acceleration_modulation>.
Analyzing Verilog file "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\US_Sensor.v" into library work
Parsing module <ping>.
Analyzing Verilog file "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\Sensor_Data_Display.v" into library work
Parsing module <SevenDisplay>.
Analyzing Verilog file "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\Navigation_Directional_Button_Control.v" into library work
Parsing module <direction_control>.
Analyzing Verilog file "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\MC_Controller.v" into library work
Parsing module <mc>.
Analyzing Verilog file "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\Navigation.v" into library work
Parsing module <Navigation>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Navigation>.

Elaborating module <SevenDisplay>.

Elaborating module <direction_control>.

Elaborating module <mc>.

Elaborating module <pulseout>.
WARNING:HDLCompiler:872 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\MC_Pulse_Out.v" Line 34: Using initial value of refresh since it is never assigned
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\MC_Pulse_Out.v" Line 42: Result of 23-bit expression is truncated to fit in 22-bit target.

Elaborating module <PulseModulation>.
WARNING:HDLCompiler:872 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\MC_Pulse_Modulation.v" Line 30: Using initial value of direction since it is never assigned
WARNING:HDLCompiler:189 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\MC_Pulse_Out.v" Line 50: Size mismatch in connection of port <Pulse>. Formal port size is 21-bit while actual signal size is 22-bit.
WARNING:HDLCompiler:189 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\MC_Pulse_Out.v" Line 58: Size mismatch in connection of port <Pulse>. Formal port size is 21-bit while actual signal size is 22-bit.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\MC_Pulse_Out.v" Line 62: Result of 22-bit expression is truncated to fit in 21-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\MC_Pulse_Out.v" Line 70: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\MC_Pulse_Out.v" Line 75: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <acceleration_modulation>.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\MC_Acceleration_Modulation.v" Line 37: Result of 26-bit expression is truncated to fit in 25-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\MC_Acceleration_Modulation.v" Line 43: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\MC_Acceleration_Modulation.v" Line 45: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\MC_Acceleration_Modulation.v" Line 54: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <ping>.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\US_Sensor.v" Line 83: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\US_Sensor.v" Line 132: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\US_Sensor.v" Line 135: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\US_Sensor.v" Line 79: Assignment to test ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\Navigation.v" Line 100: Assignment to enable1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\Navigation.v" Line 108: Assignment to enable2 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\Navigation.v" Line 123: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\Navigation.v" Line 124: Result of 20-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:634 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\Navigation.v" Line 43: Net <reset> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Navigation>.
    Related source file is "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\Navigation.v".
INFO:Xst:3210 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\Navigation.v" line 95: Output port <enable> of the instance <sensor1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\Navigation.v" line 103: Output port <enable> of the instance <sensor2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 19-bit register for signal <count>.
    Found 1-bit register for signal <SCLK>.
    Found 1-bit adder for signal <SCLK_PWR_1_o_add_1_OUT<0>> created at line 123.
    Found 19-bit adder for signal <count[18]_GND_1_o_add_2_OUT> created at line 124.
    Found 19-bit comparator greater for signal <n0003> created at line 125
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Navigation> synthesized.

Synthesizing Unit <SevenDisplay>.
    Related source file is "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\Sensor_Data_Display.v".
WARNING:Xst:2999 - Signal 'SSEG_DISPLAY', unconnected in block 'SevenDisplay', is tied to its initial value.
WARNING:Xst:2999 - Signal 'SSEG_LED', unconnected in block 'SevenDisplay', is tied to its initial value.
    Found 16x8-bit single-port Read Only RAM <Mram_SSEG_DISPLAY> for signal <SSEG_DISPLAY>.
    Found 4x4-bit single-port Read Only RAM <Mram_SSEG_LED> for signal <SSEG_LED>.
    Found 8-bit register for signal <SSEG_CA>.
    Found 4-bit register for signal <SSEG_AN>.
    Found 4-bit 4-to-1 multiplexer for signal <_n0026> created at line 30.
    Summary:
	inferred   2 RAM(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <SevenDisplay> synthesized.

Synthesizing Unit <direction_control>.
    Related source file is "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\Navigation_Directional_Button_Control.v".
WARNING:Xst:647 - Input <SW<4:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <MC2>.
    Found 5-bit register for signal <MC1>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <direction_control> synthesized.

Synthesizing Unit <mc>.
    Related source file is "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\MC_Controller.v".
    Summary:
	no macro.
Unit <mc> synthesized.

Synthesizing Unit <pulseout>.
    Related source file is "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\MC_Pulse_Out.v".
    Found 5-bit register for signal <MC1State>.
    Found 5-bit register for signal <MC2State>.
    Found 1-bit register for signal <PWM>.
    Found 21-bit register for signal <count>.
    Found 22-bit adder for signal <comp1> created at line 42.
    Found 22-bit adder for signal <comp2> created at line 43.
    Found 21-bit adder for signal <count[20]_GND_5_o_add_3_OUT> created at line 62.
    Found 5-bit adder for signal <MC1State[4]_GND_5_o_add_6_OUT> created at line 70.
    Found 5-bit adder for signal <MC2State[4]_GND_5_o_add_9_OUT> created at line 75.
    Found 21-bit comparator greater for signal <n0003> created at line 64
    Found 22-bit comparator lessequal for signal <n0011> created at line 77
    Found 22-bit comparator lessequal for signal <n0013> created at line 79
    Found 22-bit comparator lessequal for signal <n0015> created at line 79
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <pulseout> synthesized.

Synthesizing Unit <PulseModulation>.
    Related source file is "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\MC_Pulse_Modulation.v".
        CLK_RATE = 28'b0101111101011110000100000000
    Found 21-bit register for signal <Pulse>.
    Found 21-bit 8-to-1 multiplexer for signal <ModInfo[4]_State[4]_wide_mux_72_OUT> created at line 37.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <PulseModulation> synthesized.

Synthesizing Unit <acceleration_modulation>.
    Related source file is "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\MC_Acceleration_Modulation.v".
    Found 5-bit register for signal <MCP>.
    Found 25-bit register for signal <count>.
    Found 25-bit adder for signal <count[24]_GND_9_o_add_2_OUT> created at line 37.
    Found 3-bit adder for signal <CURRENT_MC[4]_GND_9_o_add_12_OUT> created at line 54.
    Found 3-bit subtractor for signal <GND_9_o_GND_9_o_sub_6_OUT<2:0>> created at line 43.
    Found 25-bit comparator greater for signal <count[24]_GND_9_o_LessThan_2_o> created at line 36
    Found 2-bit comparator equal for signal <CURRENT_MC[1]_DESIRED_MC[1]_equal_4_o> created at line 41
    Found 3-bit comparator greater for signal <DESIRED_MC[4]_CURRENT_MC[4]_LessThan_5_o> created at line 42
    Found 3-bit comparator greater for signal <CURRENT_MC[4]_DESIRED_MC[4]_LessThan_7_o> created at line 44
    Found 3-bit comparator greater for signal <CURRENT_MC[4]_PWR_7_o_LessThan_12_o> created at line 53
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <acceleration_modulation> synthesized.

Synthesizing Unit <ping>.
    Related source file is "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\US_Sensor.v".
        INCH = 7231
        CENT = 2847
        UNIT_CLKS = 7231
        trigger = 250
        pause_for_input = 37500
        min_input = 1000
        max_input = 925000
        cycle_time = 1500000
    Found 1-bit register for signal <ENABLE>.
    Found 1-bit register for signal <WriteData>.
    Found 1-bit register for signal <RW>.
    Found 8-bit register for signal <inRead>.
    Found 8-bit register for signal <distCount>.
    Found 16-bit register for signal <i>.
    Found 26-bit register for signal <count>.
    Found 26-bit adder for signal <count[25]_GND_10_o_add_4_OUT> created at line 83.
    Found 16-bit adder for signal <i[15]_GND_10_o_add_16_OUT> created at line 132.
    Found 8-bit adder for signal <distCount[7]_GND_10_o_add_19_OUT> created at line 135.
    Found 1-bit tristate buffer for signal <sig> created at line 64
    Found 26-bit comparator greater for signal <count[25]_GND_10_o_LessThan_9_o> created at line 104
    Found 26-bit comparator greater for signal <count[25]_GND_10_o_LessThan_12_o> created at line 117
    Found 26-bit comparator greater for signal <count[25]_GND_10_o_LessThan_14_o> created at line 123
    Found 26-bit comparator greater for signal <count[25]_GND_10_o_LessThan_15_o> created at line 126
    Found 16-bit comparator lessequal for signal <i[15]_GND_10_o_LessThan_16_o> created at line 131
    Found 26-bit comparator greater for signal <count[25]_GND_10_o_LessThan_26_o> created at line 143
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  61 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  18 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <ping> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 19
 1-bit adder                                           : 1
 16-bit adder                                          : 2
 19-bit adder                                          : 1
 21-bit adder                                          : 1
 22-bit adder                                          : 2
 25-bit adder                                          : 2
 26-bit adder                                          : 2
 3-bit adder                                           : 2
 3-bit subtractor                                      : 2
 5-bit adder                                           : 2
 8-bit adder                                           : 2
# Registers                                            : 30
 1-bit register                                        : 8
 16-bit register                                       : 2
 19-bit register                                       : 1
 21-bit register                                       : 3
 25-bit register                                       : 2
 26-bit register                                       : 2
 4-bit register                                        : 1
 5-bit register                                        : 6
 8-bit register                                        : 5
# Comparators                                          : 27
 16-bit comparator lessequal                           : 2
 19-bit comparator greater                             : 1
 2-bit comparator equal                                : 2
 21-bit comparator greater                             : 1
 22-bit comparator lessequal                           : 3
 25-bit comparator greater                             : 2
 26-bit comparator greater                             : 10
 3-bit comparator greater                              : 6
# Multiplexers                                         : 63
 1-bit 2-to-1 multiplexer                              : 6
 16-bit 2-to-1 multiplexer                             : 6
 21-bit 2-to-1 multiplexer                             : 14
 21-bit 8-to-1 multiplexer                             : 2
 26-bit 2-to-1 multiplexer                             : 18
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 10
 8-bit 2-to-1 multiplexer                              : 6
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Navigation>.
The following registers are absorbed into counter <SCLK>: 1 register on signal <SCLK>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Navigation> synthesized (advanced).

Synthesizing (advanced) Unit <SevenDisplay>.
INFO:Xst:3231 - The small RAM <Mram_SSEG_DISPLAY> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <_n0026>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_SSEG_LED> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <SCLK>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SevenDisplay> synthesized (advanced).

Synthesizing (advanced) Unit <acceleration_modulation>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <acceleration_modulation> synthesized (advanced).

Synthesizing (advanced) Unit <pulseout>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <MC1State>: 1 register on signal <MC1State>.
The following registers are absorbed into counter <MC2State>: 1 register on signal <MC2State>.
Unit <pulseout> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 12
 16-bit adder                                          : 2
 22-bit adder                                          : 2
 26-bit adder                                          : 2
 3-bit adder                                           : 2
 3-bit subtractor                                      : 2
 8-bit adder                                           : 2
# Counters                                             : 7
 1-bit up counter                                      : 1
 19-bit up counter                                     : 1
 21-bit up counter                                     : 1
 25-bit up counter                                     : 2
 5-bit up counter                                      : 2
# Registers                                            : 197
 Flip-Flops                                            : 197
# Comparators                                          : 27
 16-bit comparator lessequal                           : 2
 19-bit comparator greater                             : 1
 2-bit comparator equal                                : 2
 21-bit comparator greater                             : 1
 22-bit comparator lessequal                           : 3
 25-bit comparator greater                             : 2
 26-bit comparator greater                             : 10
 3-bit comparator greater                              : 6
# Multiplexers                                         : 71
 1-bit 2-to-1 multiplexer                              : 16
 16-bit 2-to-1 multiplexer                             : 6
 21-bit 2-to-1 multiplexer                             : 14
 21-bit 8-to-1 multiplexer                             : 2
 26-bit 2-to-1 multiplexer                             : 18
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <SSEG_CA_7> (without init value) has a constant value of 1 in block <SevenDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Pulse_0> (without init value) has a constant value of 0 in block <PulseModulation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_1> (without init value) has a constant value of 0 in block <PulseModulation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_2> (without init value) has a constant value of 0 in block <PulseModulation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_3> (without init value) has a constant value of 0 in block <PulseModulation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_12> (without init value) has a constant value of 0 in block <PulseModulation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_13> (without init value) has a constant value of 0 in block <PulseModulation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_18> (without init value) has a constant value of 0 in block <PulseModulation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_19> (without init value) has a constant value of 0 in block <PulseModulation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Pulse_20> (without init value) has a constant value of 0 in block <PulseModulation>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Pulse_9> in Unit <PulseModulation> is equivalent to the following FF/Latch, which will be removed : <Pulse_15> 
INFO:Xst:2261 - The FF/Latch <Pulse_10> in Unit <PulseModulation> is equivalent to the following FF/Latch, which will be removed : <Pulse_16> 
INFO:Xst:2261 - The FF/Latch <Pulse_6> in Unit <PulseModulation> is equivalent to the following 3 FFs/Latches, which will be removed : <Pulse_8> <Pulse_11> <Pulse_17> 
INFO:Xst:2261 - The FF/Latch <Pulse_4> in Unit <PulseModulation> is equivalent to the following FF/Latch, which will be removed : <Pulse_14> 
INFO:Xst:2261 - The FF/Latch <Pulse_5> in Unit <PulseModulation> is equivalent to the following FF/Latch, which will be removed : <Pulse_7> 
WARNING:Xst:2677 - Node <sensor2/ENABLE> of sequential type is unconnected in block <Navigation>.
WARNING:Xst:2677 - Node <sensor1/ENABLE> of sequential type is unconnected in block <Navigation>.

Optimizing unit <Navigation> ...

Optimizing unit <direction_control> ...

Optimizing unit <SevenDisplay> ...

Optimizing unit <acceleration_modulation> ...

Optimizing unit <pulseout> ...

Optimizing unit <PulseModulation> ...
WARNING:Xst:1293 - FF/Latch <sensor1/count_21> has a constant value of 0 in block <Navigation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sensor1/count_22> has a constant value of 0 in block <Navigation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sensor1/count_23> has a constant value of 0 in block <Navigation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sensor1/count_24> has a constant value of 0 in block <Navigation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sensor1/count_25> has a constant value of 0 in block <Navigation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sensor1/i_13> has a constant value of 0 in block <Navigation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sensor1/i_14> has a constant value of 0 in block <Navigation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sensor1/i_15> has a constant value of 0 in block <Navigation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sensor2/count_21> has a constant value of 0 in block <Navigation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sensor2/count_22> has a constant value of 0 in block <Navigation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sensor2/count_23> has a constant value of 0 in block <Navigation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sensor2/count_24> has a constant value of 0 in block <Navigation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sensor2/count_25> has a constant value of 0 in block <Navigation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sensor2/i_13> has a constant value of 0 in block <Navigation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sensor2/i_14> has a constant value of 0 in block <Navigation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sensor2/i_15> has a constant value of 0 in block <Navigation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MC/AC_MOD1/count_24> has a constant value of 0 in block <Navigation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MC/AC_MOD2/count_24> has a constant value of 0 in block <Navigation>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_18> has a constant value of 0 in block <Navigation>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <MC/AC_MOD2/count_10> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/AC_MOD1/count_10> 
INFO:Xst:2261 - The FF/Latch <MC/AC_MOD2/count_11> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/AC_MOD1/count_11> 
INFO:Xst:2261 - The FF/Latch <MC/AC_MOD2/count_12> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/AC_MOD1/count_12> 
INFO:Xst:2261 - The FF/Latch <MC/AC_MOD2/count_13> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/AC_MOD1/count_13> 
INFO:Xst:2261 - The FF/Latch <MC/AC_MOD2/count_14> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/AC_MOD1/count_14> 
INFO:Xst:2261 - The FF/Latch <MC/AC_MOD2/count_20> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/AC_MOD1/count_20> 
INFO:Xst:2261 - The FF/Latch <MC/AC_MOD2/count_15> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/AC_MOD1/count_15> 
INFO:Xst:2261 - The FF/Latch <MC/AC_MOD2/count_21> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/AC_MOD1/count_21> 
INFO:Xst:2261 - The FF/Latch <MC/AC_MOD2/count_16> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/AC_MOD1/count_16> 
INFO:Xst:2261 - The FF/Latch <MC/AC_MOD2/count_22> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/AC_MOD1/count_22> 
INFO:Xst:2261 - The FF/Latch <MC/AC_MOD2/count_17> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/AC_MOD1/count_17> 
INFO:Xst:2261 - The FF/Latch <MC/AC_MOD2/count_23> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/AC_MOD1/count_23> 
INFO:Xst:2261 - The FF/Latch <MC/AC_MOD2/count_18> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/AC_MOD1/count_18> 
INFO:Xst:2261 - The FF/Latch <MC/AC_MOD2/count_19> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/AC_MOD1/count_19> 
INFO:Xst:2261 - The FF/Latch <sensor2/RW> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <sensor1/RW> 
INFO:Xst:2261 - The FF/Latch <sensor2/WriteData> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <sensor1/WriteData> 
INFO:Xst:2261 - The FF/Latch <sensor2/count_0> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <sensor1/count_0> 
INFO:Xst:2261 - The FF/Latch <sensor2/count_1> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <sensor1/count_1> 
INFO:Xst:2261 - The FF/Latch <sensor2/count_2> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <sensor1/count_2> 
INFO:Xst:2261 - The FF/Latch <sensor2/count_3> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <sensor1/count_3> 
INFO:Xst:2261 - The FF/Latch <sensor2/count_4> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <sensor1/count_4> 
INFO:Xst:2261 - The FF/Latch <sensor2/count_5> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <sensor1/count_5> 
INFO:Xst:2261 - The FF/Latch <sensor2/count_6> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <sensor1/count_6> 
INFO:Xst:2261 - The FF/Latch <sensor2/count_7> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <sensor1/count_7> 
INFO:Xst:2261 - The FF/Latch <sensor2/count_8> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <sensor1/count_8> 
INFO:Xst:2261 - The FF/Latch <sensor2/count_9> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <sensor1/count_9> 
INFO:Xst:2261 - The FF/Latch <MC/AC_MOD2/count_0> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/AC_MOD1/count_0> 
INFO:Xst:2261 - The FF/Latch <MC/AC_MOD2/count_1> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/AC_MOD1/count_1> 
INFO:Xst:2261 - The FF/Latch <MC/AC_MOD2/count_2> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/AC_MOD1/count_2> 
INFO:Xst:2261 - The FF/Latch <MC/AC_MOD2/count_3> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/AC_MOD1/count_3> 
INFO:Xst:2261 - The FF/Latch <MC/AC_MOD2/count_4> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/AC_MOD1/count_4> 
INFO:Xst:2261 - The FF/Latch <MC/AC_MOD2/count_5> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/AC_MOD1/count_5> 
INFO:Xst:2261 - The FF/Latch <MC/AC_MOD2/count_6> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/AC_MOD1/count_6> 
INFO:Xst:2261 - The FF/Latch <MC/AC_MOD2/count_7> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/AC_MOD1/count_7> 
INFO:Xst:2261 - The FF/Latch <MC/AC_MOD2/count_8> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/AC_MOD1/count_8> 
INFO:Xst:2261 - The FF/Latch <MC/AC_MOD2/count_9> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/AC_MOD1/count_9> 
INFO:Xst:2261 - The FF/Latch <sensor2/count_10> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <sensor1/count_10> 
INFO:Xst:2261 - The FF/Latch <sensor2/count_11> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <sensor1/count_11> 
INFO:Xst:2261 - The FF/Latch <sensor2/count_12> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <sensor1/count_12> 
INFO:Xst:2261 - The FF/Latch <sensor2/count_13> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <sensor1/count_13> 
INFO:Xst:2261 - The FF/Latch <sensor2/count_14> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <sensor1/count_14> 
INFO:Xst:2261 - The FF/Latch <sensor2/count_20> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <sensor1/count_20> 
INFO:Xst:2261 - The FF/Latch <sensor2/count_15> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <sensor1/count_15> 
INFO:Xst:2261 - The FF/Latch <sensor2/count_16> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <sensor1/count_16> 
INFO:Xst:2261 - The FF/Latch <sensor2/count_17> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <sensor1/count_17> 
INFO:Xst:2261 - The FF/Latch <sensor2/count_18> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <sensor1/count_18> 
INFO:Xst:2261 - The FF/Latch <sensor2/count_19> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <sensor1/count_19> 
INFO:Xst:2261 - The FF/Latch <MC/MCSignal/MC2State_0> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/MCSignal/MC1State_0> 
INFO:Xst:2261 - The FF/Latch <MC/MCSignal/MC2State_1> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/MCSignal/MC1State_1> 
INFO:Xst:2261 - The FF/Latch <MC/MCSignal/MC2State_2> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/MCSignal/MC1State_2> 
INFO:Xst:2261 - The FF/Latch <MC/MCSignal/MC2State_3> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/MCSignal/MC1State_3> 
INFO:Xst:2261 - The FF/Latch <MC/MCSignal/MC2State_4> in Unit <Navigation> is equivalent to the following FF/Latch, which will be removed : <MC/MCSignal/MC1State_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Navigation, actual ratio is 6.
FlipFlop sensor2/count_10 has been replicated 2 time(s)
FlipFlop sensor2/count_11 has been replicated 1 time(s)
FlipFlop sensor2/count_12 has been replicated 1 time(s)
FlipFlop sensor2/count_13 has been replicated 2 time(s)
FlipFlop sensor2/count_14 has been replicated 1 time(s)
FlipFlop sensor2/count_15 has been replicated 1 time(s)
FlipFlop sensor2/count_16 has been replicated 1 time(s)
FlipFlop sensor2/count_17 has been replicated 2 time(s)
FlipFlop sensor2/count_18 has been replicated 1 time(s)
FlipFlop sensor2/count_19 has been replicated 1 time(s)
FlipFlop sensor2/count_20 has been replicated 1 time(s)
FlipFlop sensor2/count_3 has been replicated 2 time(s)
FlipFlop sensor2/count_7 has been replicated 1 time(s)
FlipFlop sensor2/count_8 has been replicated 1 time(s)
FlipFlop sensor2/count_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 211
 Flip-Flops                                            : 211

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Navigation.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 885
#      GND                         : 1
#      INV                         : 21
#      LUT1                        : 113
#      LUT2                        : 62
#      LUT3                        : 27
#      LUT4                        : 84
#      LUT5                        : 97
#      LUT6                        : 121
#      MUXCY                       : 215
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 140
# FlipFlops/Latches                : 211
#      FD                          : 32
#      FDE                         : 27
#      FDR                         : 126
#      FDRE                        : 26
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 11
#      IOBUF                       : 2
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             211  out of  18224     1%  
 Number of Slice LUTs:                  525  out of   9112     5%  
    Number used as Logic:               525  out of   9112     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    556
   Number with an unused Flip Flop:     345  out of    556    62%  
   Number with an unused LUT:            31  out of    556     5%  
   Number of fully used LUT-FF pairs:   180  out of    556    32%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  27  out of    232    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 111   |
SCLK                               | BUFG                   | 100   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.647ns (Maximum Frequency: 93.923MHz)
   Minimum input arrival time before clock: 5.482ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.205ns (frequency: 161.163MHz)
  Total number of paths / destination ports: 5230 / 185
-------------------------------------------------------------------------
Delay:               6.205ns (Levels of Logic = 4)
  Source:            MC/MCSignal/count_9 (FF)
  Destination:       MC/MCSignal/MC2State_4 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: MC/MCSignal/count_9 to MC/MCSignal/MC2State_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.447   1.167  MC/MCSignal/count_9 (MC/MCSignal/count_9)
     LUT6:I0->O            1   0.203   0.808  MC/MCSignal/n000321 (MC/MCSignal/n00032)
     LUT6:I3->O            2   0.205   0.961  MC/MCSignal/n000322 (MC/MCSignal/n000321)
     LUT6:I1->O            2   0.203   0.864  MC/MCSignal/n000323 (MC/MCSignal/n0003)
     LUT6:I2->O            5   0.203   0.714  MC/MCSignal/_n00701 (MC/MCSignal/_n0070)
     FDRE:R                    0.430          MC/MCSignal/MC2State_0
    ----------------------------------------
    Total                      6.205ns (1.691ns logic, 4.514ns route)
                                       (27.3% logic, 72.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SCLK'
  Clock period: 10.647ns (frequency: 93.923MHz)
  Total number of paths / destination ports: 18693 / 137
-------------------------------------------------------------------------
Delay:               5.324ns (Levels of Logic = 7)
  Source:            sensor2/count_11 (FF)
  Destination:       sensor1/distCount_6 (FF)
  Source Clock:      SCLK falling
  Destination Clock: SCLK rising

  Data Path: sensor2/count_11 to sensor1/distCount_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             21   0.447   1.458  sensor2/count_11 (sensor2/count_11)
     LUT5:I0->O            1   0.203   0.000  sensor1/Mcompar_count[25]_GND_10_o_LessThan_15_o_lut<2> (sensor1/Mcompar_count[25]_GND_10_o_LessThan_15_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  sensor1/Mcompar_count[25]_GND_10_o_LessThan_15_o_cy<2> (sensor1/Mcompar_count[25]_GND_10_o_LessThan_15_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  sensor1/Mcompar_count[25]_GND_10_o_LessThan_15_o_cy<3> (sensor1/Mcompar_count[25]_GND_10_o_LessThan_15_o_cy<3>)
     MUXCY:CI->O          50   0.019   1.548  sensor1/Mcompar_count[25]_GND_10_o_LessThan_15_o_cy<4> (sensor1/Mcompar_count[25]_GND_10_o_LessThan_15_o_cy<4>)
     LUT1:I0->O            1   0.205   0.000  sensor1/_n0224_inv_SW5_cy_rt (sensor1/_n0224_inv_SW5_cy_rt)
     MUXCY:S->O            1   0.366   0.580  sensor1/_n0224_inv_SW5_cy (sensor1/Mcompar_count[25]_GND_10_o_LessThan_26_o_cy<4>_l1)
     LUT6:I5->O            1   0.205   0.000  sensor1/distCount_6_rstpot (sensor1/distCount_6_rstpot)
     FDR:D                     0.102          sensor1/distCount_6
    ----------------------------------------
    Total                      5.324ns (1.738ns logic, 3.586ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SCLK'
  Total number of paths / destination ports: 64 / 42
-------------------------------------------------------------------------
Offset:              5.482ns (Levels of Logic = 4)
  Source:            SIG1 (PAD)
  Destination:       sensor1/i_12 (FF)
  Destination Clock: SCLK rising

  Data Path: SIG1 to sensor1/i_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          14   1.222   1.302  SIG1_IOBUF (N56)
     LUT5:I0->O           26   0.203   1.435  sensor1/_n0252_inv_SW0 (N22)
     LUT5:I2->O            1   0.205   0.808  sensor1/i_12_rstpot_SW0 (N127)
     LUT6:I3->O            1   0.205   0.000  sensor1/i_12_rstpot (sensor1/i_12_rstpot)
     FDR:D                     0.102          sensor1/i_12
    ----------------------------------------
    Total                      5.482ns (1.937ns logic, 3.545ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 26 / 10
-------------------------------------------------------------------------
Offset:              2.555ns (Levels of Logic = 2)
  Source:            BTN<4> (PAD)
  Destination:       control/MC1_1 (FF)
  Destination Clock: CLK rising

  Data Path: BTN<4> to control/MC1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   1.028  BTN_4_IBUF (BTN_4_IBUF)
     LUT5:I0->O            1   0.203   0.000  control/BTN[4]_GND_3_o_equal_4_o<4>1 (control/BTN[4]_GND_3_o_equal_4_o)
     FD:D                      0.102          control/MC1_1
    ----------------------------------------
    Total                      2.555ns (1.527ns logic, 1.028ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            DataDisplay/SSEG_CA_6 (FF)
  Destination:       SSEG_CA<6> (PAD)
  Source Clock:      CLK rising

  Data Path: DataDisplay/SSEG_CA_6 to SSEG_CA<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  DataDisplay/SSEG_CA_6 (DataDisplay/SSEG_CA_6)
     OBUF:I->O                 2.571          SSEG_CA_6_OBUF (SSEG_CA<6>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SCLK'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            sensor2/WriteData (FF)
  Destination:       SIG1 (PAD)
  Source Clock:      SCLK falling

  Data Path: sensor2/WriteData to SIG1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  sensor2/WriteData (sensor2/WriteData)
     IOBUF:I->IO               2.571          SIG1_IOBUF (SIG1)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.205|         |         |         |
SCLK           |    2.874|    2.786|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SCLK           |    7.077|    5.324|    7.731|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.58 secs
 
--> 

Total memory usage is 253764 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   56 (   0 filtered)
Number of infos    :   61 (   0 filtered)

