Source Block: hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@130:140@HdlIdDef
  reg     [ 1:0]      rx_frame = 'd0;
  reg     [ 5:0]      rx_data_1 = 'd0;
  reg     [ 5:0]      rx_data_0 = 'd0;
  reg     [ 3:0]      rx_frame_d = 'd0;
  reg     [ 5:0]      rx_data_1_2d = 'd0;
  reg     [ 5:0]      rx_data_0_2d = 'd0;
  reg     [ 5:0]      rx_data_1_d = 'd0;
  reg                 adc_valid_p = 'd0;
  reg     [47:0]      adc_data_p = 'd0;
  reg                 adc_status_p = 'd0;
  reg                 adc_valid_int = 'd0;

Diff Content:
- 135   reg     [ 5:0]      rx_data_0_2d = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@132:142
  reg     [ 5:0]      rx_data_3 = 'd0;
  reg     [ 5:0]      rx_data_2 = 'd0;
  reg     [ 5:0]      rx_data_1 = 'd0;
  reg                 adc_valid_p = 'd0;
  reg     [47:0]      adc_data_p = 'd0;
  reg                 adc_status_p = 'd0;
  reg                 adc_valid_int = 'd0;
  reg     [47:0]      adc_data_int = 'd0;
  reg                 adc_status_int = 'd0;
  reg                 tx_valid = 'd0;
  reg     [47:0]      tx_data = 'd0;

Clone Blocks 2:
hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@129:139
  reg                 rx_valid = 'd0;
  reg     [ 1:0]      rx_frame = 'd0;
  reg     [ 5:0]      rx_data_1 = 'd0;
  reg     [ 5:0]      rx_data_0 = 'd0;
  reg     [ 3:0]      rx_frame_d = 'd0;
  reg     [ 5:0]      rx_data_1_2d = 'd0;
  reg     [ 5:0]      rx_data_0_2d = 'd0;
  reg     [ 5:0]      rx_data_1_d = 'd0;
  reg                 adc_valid_p = 'd0;
  reg     [47:0]      adc_data_p = 'd0;
  reg                 adc_status_p = 'd0;

Clone Blocks 3:
hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@124:134
  reg     [ 1:0]      rx_frame = 'd0;
  reg     [11:0]      rx_data_1 = 'd0;
  reg                 adc_valid_p = 'd0;
  reg     [47:0]      adc_data_p = 'd0;
  reg                 adc_status_p = 'd0;
  reg                 adc_valid_n = 'd0;
  reg     [47:0]      adc_data_n = 'd0;
  reg                 adc_status_n = 'd0;
  reg                 adc_valid_int = 'd0;
  reg     [47:0]      adc_data_int = 'd0;
  reg                 adc_status_int = 'd0;

Clone Blocks 4:
hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@129:139
  reg                 up_drp_locked_int = 1'd0;
  reg                 rx_r1_mode = 'd0;
  reg     [ 3:0]      rx_frame_d = 'd0;
  reg     [ 5:0]      rx_data_3 = 'd0;
  reg     [ 5:0]      rx_data_2 = 'd0;
  reg     [ 5:0]      rx_data_1 = 'd0;
  reg                 adc_valid_p = 'd0;
  reg     [47:0]      adc_data_p = 'd0;
  reg                 adc_status_p = 'd0;
  reg                 adc_valid_int = 'd0;
  reg     [47:0]      adc_data_int = 'd0;

Clone Blocks 5:
hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@133:143
  reg     [ 3:0]      rx_frame_d = 'd0;
  reg     [ 5:0]      rx_data_1_2d = 'd0;
  reg     [ 5:0]      rx_data_0_2d = 'd0;
  reg     [ 5:0]      rx_data_1_d = 'd0;
  reg                 adc_valid_p = 'd0;
  reg     [47:0]      adc_data_p = 'd0;
  reg                 adc_status_p = 'd0;
  reg                 adc_valid_int = 'd0;
  reg     [47:0]      adc_data_int = 'd0;
  reg                 adc_status_int = 'd0;
  reg     [ 1:0]      tx_data_sel = 'd0;

Clone Blocks 6:
hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@130:140
  reg                 rx_r1_mode = 'd0;
  reg     [ 3:0]      rx_frame_d = 'd0;
  reg     [ 5:0]      rx_data_3 = 'd0;
  reg     [ 5:0]      rx_data_2 = 'd0;
  reg     [ 5:0]      rx_data_1 = 'd0;
  reg                 adc_valid_p = 'd0;
  reg     [47:0]      adc_data_p = 'd0;
  reg                 adc_status_p = 'd0;
  reg                 adc_valid_int = 'd0;
  reg     [47:0]      adc_data_int = 'd0;
  reg                 adc_status_int = 'd0;

Clone Blocks 7:
hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@131:141
  reg     [ 3:0]      rx_frame_d = 'd0;
  reg     [ 5:0]      rx_data_3 = 'd0;
  reg     [ 5:0]      rx_data_2 = 'd0;
  reg     [ 5:0]      rx_data_1 = 'd0;
  reg                 adc_valid_p = 'd0;
  reg     [47:0]      adc_data_p = 'd0;
  reg                 adc_status_p = 'd0;
  reg                 adc_valid_int = 'd0;
  reg     [47:0]      adc_data_int = 'd0;
  reg                 adc_status_int = 'd0;
  reg                 tx_valid = 'd0;

Clone Blocks 8:
hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@123:133
  reg                 rx_locked = 'd0;
  reg     [ 1:0]      rx_frame = 'd0;
  reg     [11:0]      rx_data_1 = 'd0;
  reg                 adc_valid_p = 'd0;
  reg     [47:0]      adc_data_p = 'd0;
  reg                 adc_status_p = 'd0;
  reg                 adc_valid_n = 'd0;
  reg     [47:0]      adc_data_n = 'd0;
  reg                 adc_status_n = 'd0;
  reg                 adc_valid_int = 'd0;
  reg     [47:0]      adc_data_int = 'd0;

Clone Blocks 9:
hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@128:138
  reg                 rx_locked = 'd0;
  reg                 rx_valid = 'd0;
  reg     [ 1:0]      rx_frame = 'd0;
  reg     [ 5:0]      rx_data_1 = 'd0;
  reg     [ 5:0]      rx_data_0 = 'd0;
  reg     [ 3:0]      rx_frame_d = 'd0;
  reg     [ 5:0]      rx_data_1_2d = 'd0;
  reg     [ 5:0]      rx_data_0_2d = 'd0;
  reg     [ 5:0]      rx_data_1_d = 'd0;
  reg                 adc_valid_p = 'd0;
  reg     [47:0]      adc_data_p = 'd0;

Clone Blocks 10:
hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@136:146
  reg     [ 5:0]      rx_data_1_d = 'd0;
  reg                 adc_valid_p = 'd0;
  reg     [47:0]      adc_data_p = 'd0;
  reg                 adc_status_p = 'd0;
  reg                 adc_valid_int = 'd0;
  reg     [47:0]      adc_data_int = 'd0;
  reg                 adc_status_int = 'd0;
  reg     [ 1:0]      tx_data_sel = 'd0;
  reg     [47:0]      tx_data = 'd0;
  reg     [ 1:0]      tx_clk_p = 'd0;
  reg                 tx_frame_p = 'd0;

Clone Blocks 11:
hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@132:142
  reg     [ 5:0]      rx_data_0 = 'd0;
  reg     [ 3:0]      rx_frame_d = 'd0;
  reg     [ 5:0]      rx_data_1_2d = 'd0;
  reg     [ 5:0]      rx_data_0_2d = 'd0;
  reg     [ 5:0]      rx_data_1_d = 'd0;
  reg                 adc_valid_p = 'd0;
  reg     [47:0]      adc_data_p = 'd0;
  reg                 adc_status_p = 'd0;
  reg                 adc_valid_int = 'd0;
  reg     [47:0]      adc_data_int = 'd0;
  reg                 adc_status_int = 'd0;

Clone Blocks 12:
hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@137:147
  reg                 adc_status_p = 'd0;
  reg                 adc_valid_int = 'd0;
  reg     [47:0]      adc_data_int = 'd0;
  reg                 adc_status_int = 'd0;
  reg                 tx_valid = 'd0;
  reg     [47:0]      tx_data = 'd0;
  reg     [ 3:0]      tx_frame_p = 'd0;
  reg     [ 5:0]      tx_data_0_p = 'd0;
  reg     [ 5:0]      tx_data_1_p = 'd0;
  reg     [ 5:0]      tx_data_2_p = 'd0;
  reg     [ 5:0]      tx_data_3_p = 'd0;

Clone Blocks 13:
hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@128:138
  reg                 up_drp_locked_m1 = 1'd0;
  reg                 up_drp_locked_int = 1'd0;
  reg                 rx_r1_mode = 'd0;
  reg     [ 3:0]      rx_frame_d = 'd0;
  reg     [ 5:0]      rx_data_3 = 'd0;
  reg     [ 5:0]      rx_data_2 = 'd0;
  reg     [ 5:0]      rx_data_1 = 'd0;
  reg                 adc_valid_p = 'd0;
  reg     [47:0]      adc_data_p = 'd0;
  reg                 adc_status_p = 'd0;
  reg                 adc_valid_int = 'd0;

Clone Blocks 14:
hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@134:144
  reg     [ 5:0]      rx_data_1 = 'd0;
  reg                 adc_valid_p = 'd0;
  reg     [47:0]      adc_data_p = 'd0;
  reg                 adc_status_p = 'd0;
  reg                 adc_valid_int = 'd0;
  reg     [47:0]      adc_data_int = 'd0;
  reg                 adc_status_int = 'd0;
  reg                 tx_valid = 'd0;
  reg     [47:0]      tx_data = 'd0;
  reg     [ 3:0]      tx_frame_p = 'd0;
  reg     [ 5:0]      tx_data_0_p = 'd0;

Clone Blocks 15:
hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@127:137
  reg                 rx_locked_m1 = 'd0;
  reg                 rx_locked = 'd0;
  reg                 rx_valid = 'd0;
  reg     [ 1:0]      rx_frame = 'd0;
  reg     [ 5:0]      rx_data_1 = 'd0;
  reg     [ 5:0]      rx_data_0 = 'd0;
  reg     [ 3:0]      rx_frame_d = 'd0;
  reg     [ 5:0]      rx_data_1_2d = 'd0;
  reg     [ 5:0]      rx_data_0_2d = 'd0;
  reg     [ 5:0]      rx_data_1_d = 'd0;
  reg                 adc_valid_p = 'd0;

Clone Blocks 16:
hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@133:143
  reg     [ 5:0]      rx_data_2 = 'd0;
  reg     [ 5:0]      rx_data_1 = 'd0;
  reg                 adc_valid_p = 'd0;
  reg     [47:0]      adc_data_p = 'd0;
  reg                 adc_status_p = 'd0;
  reg                 adc_valid_int = 'd0;
  reg     [47:0]      adc_data_int = 'd0;
  reg                 adc_status_int = 'd0;
  reg                 tx_valid = 'd0;
  reg     [47:0]      tx_data = 'd0;
  reg     [ 3:0]      tx_frame_p = 'd0;

Clone Blocks 17:
hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@131:141
  reg     [ 5:0]      rx_data_1 = 'd0;
  reg     [ 5:0]      rx_data_0 = 'd0;
  reg     [ 3:0]      rx_frame_d = 'd0;
  reg     [ 5:0]      rx_data_1_2d = 'd0;
  reg     [ 5:0]      rx_data_0_2d = 'd0;
  reg     [ 5:0]      rx_data_1_d = 'd0;
  reg                 adc_valid_p = 'd0;
  reg     [47:0]      adc_data_p = 'd0;
  reg                 adc_status_p = 'd0;
  reg                 adc_valid_int = 'd0;
  reg     [47:0]      adc_data_int = 'd0;

Clone Blocks 18:
hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@134:144
  reg     [ 5:0]      rx_data_1_2d = 'd0;
  reg     [ 5:0]      rx_data_0_2d = 'd0;
  reg     [ 5:0]      rx_data_1_d = 'd0;
  reg                 adc_valid_p = 'd0;
  reg     [47:0]      adc_data_p = 'd0;
  reg                 adc_status_p = 'd0;
  reg                 adc_valid_int = 'd0;
  reg     [47:0]      adc_data_int = 'd0;
  reg                 adc_status_int = 'd0;
  reg     [ 1:0]      tx_data_sel = 'd0;
  reg     [47:0]      tx_data = 'd0;

Clone Blocks 19:
hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@135:145
  reg     [ 5:0]      rx_data_0_2d = 'd0;
  reg     [ 5:0]      rx_data_1_d = 'd0;
  reg                 adc_valid_p = 'd0;
  reg     [47:0]      adc_data_p = 'd0;
  reg                 adc_status_p = 'd0;
  reg                 adc_valid_int = 'd0;
  reg     [47:0]      adc_data_int = 'd0;
  reg                 adc_status_int = 'd0;
  reg     [ 1:0]      tx_data_sel = 'd0;
  reg     [47:0]      tx_data = 'd0;
  reg     [ 1:0]      tx_clk_p = 'd0;

Clone Blocks 20:
hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@126:136
  reg                 rx_r1_mode = 'd0;
  reg                 rx_locked_m1 = 'd0;
  reg                 rx_locked = 'd0;
  reg                 rx_valid = 'd0;
  reg     [ 1:0]      rx_frame = 'd0;
  reg     [ 5:0]      rx_data_1 = 'd0;
  reg     [ 5:0]      rx_data_0 = 'd0;
  reg     [ 3:0]      rx_frame_d = 'd0;
  reg     [ 5:0]      rx_data_1_2d = 'd0;
  reg     [ 5:0]      rx_data_0_2d = 'd0;
  reg     [ 5:0]      rx_data_1_d = 'd0;

Clone Blocks 21:
hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@136:146
  reg     [47:0]      adc_data_p = 'd0;
  reg                 adc_status_p = 'd0;
  reg                 adc_valid_int = 'd0;
  reg     [47:0]      adc_data_int = 'd0;
  reg                 adc_status_int = 'd0;
  reg                 tx_valid = 'd0;
  reg     [47:0]      tx_data = 'd0;
  reg     [ 3:0]      tx_frame_p = 'd0;
  reg     [ 5:0]      tx_data_0_p = 'd0;
  reg     [ 5:0]      tx_data_1_p = 'd0;
  reg     [ 5:0]      tx_data_2_p = 'd0;

Clone Blocks 22:
hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@127:137

  reg                 up_drp_locked_m1 = 1'd0;
  reg                 up_drp_locked_int = 1'd0;
  reg                 rx_r1_mode = 'd0;
  reg     [ 3:0]      rx_frame_d = 'd0;
  reg     [ 5:0]      rx_data_3 = 'd0;
  reg     [ 5:0]      rx_data_2 = 'd0;
  reg     [ 5:0]      rx_data_1 = 'd0;
  reg                 adc_valid_p = 'd0;
  reg     [47:0]      adc_data_p = 'd0;
  reg                 adc_status_p = 'd0;

