\doxysection{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32f4xx\+\_\+hal\+\_\+crc.h File Reference}
\hypertarget{stm32f4xx__hal__crc_8h}{}\label{stm32f4xx__hal__crc_8h}\index{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_crc.h@{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_crc.h}}


Header file of CRC HAL module.  


{\ttfamily \#include "{}stm32f4xx\+\_\+hal\+\_\+def.\+h"{}}\newline
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_c_r_c___handle_type_def}{CRC\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em CRC Handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___c_r_c___exported___macros_gab6ec5d74fdff177143f4b22652a18114}{\+\_\+\+\_\+\+HAL\+\_\+\+CRC\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$State = \mbox{\hyperlink{group___c_r_c___exported___types_gga1021d6f27a072d45f6f3b233eefd8bbea313bbe8353f8a8b48fbd129261266a97}{HAL\+\_\+\+CRC\+\_\+\+STATE\+\_\+\+RESET}})
\begin{DoxyCompactList}\small\item\em Reset CRC handle state. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___c_r_c___exported___macros_ga0007a05fb01806007181e12eedc14d28}{\+\_\+\+\_\+\+HAL\+\_\+\+CRC\+\_\+\+DR\+\_\+\+RESET}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR \texorpdfstring{$\vert$}{|}= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}{CRC\+\_\+\+CR\+\_\+\+RESET}})
\begin{DoxyCompactList}\small\item\em Reset CRC Data Register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___c_r_c___exported___macros_ga1d890aa6f337f97fb9a3e8537f1bbc72}{\+\_\+\+\_\+\+HAL\+\_\+\+CRC\+\_\+\+SET\+\_\+\+IDR}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+VALUE\+\_\+\+\_\+)~(WRITE\+\_\+\+REG((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$IDR, (\+\_\+\+\_\+\+VALUE\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Store data in the Independent Data (ID) register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___c_r_c___exported___macros_ga028e074ed7a9505ea0ac48a16489c5d0}{\+\_\+\+\_\+\+HAL\+\_\+\+CRC\+\_\+\+GET\+\_\+\+IDR}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$IDR) \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}{CRC\+\_\+\+IDR\+\_\+\+IDR}})
\begin{DoxyCompactList}\small\item\em Return the data stored in the Independent Data (ID) register. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___c_r_c___exported___types_ga1021d6f27a072d45f6f3b233eefd8bbe}{HAL\+\_\+\+CRC\+\_\+\+State\+Type\+Def}} \{ \newline
\mbox{\hyperlink{group___c_r_c___exported___types_gga1021d6f27a072d45f6f3b233eefd8bbea313bbe8353f8a8b48fbd129261266a97}{HAL\+\_\+\+CRC\+\_\+\+STATE\+\_\+\+RESET}} = 0x00U
, \mbox{\hyperlink{group___c_r_c___exported___types_gga1021d6f27a072d45f6f3b233eefd8bbeaa47f50129543b87fac3a83df1a634474}{HAL\+\_\+\+CRC\+\_\+\+STATE\+\_\+\+READY}} = 0x01U
, \mbox{\hyperlink{group___c_r_c___exported___types_gga1021d6f27a072d45f6f3b233eefd8bbea9d03b0c1d233e87e35b9c5c8353a4b70}{HAL\+\_\+\+CRC\+\_\+\+STATE\+\_\+\+BUSY}} = 0x02U
, \mbox{\hyperlink{group___c_r_c___exported___types_gga1021d6f27a072d45f6f3b233eefd8bbea5d803dcd1d578edb76b57e3d34adc5a8}{HAL\+\_\+\+CRC\+\_\+\+STATE\+\_\+\+TIMEOUT}} = 0x03U
, \newline
\mbox{\hyperlink{group___c_r_c___exported___types_gga1021d6f27a072d45f6f3b233eefd8bbeadb51c35f7716430bb0c893069466a1b2}{HAL\+\_\+\+CRC\+\_\+\+STATE\+\_\+\+ERROR}} = 0x04U
 \}
\begin{DoxyCompactList}\small\item\em CRC HAL State Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+CRC\+\_\+\+Init} (\mbox{\hyperlink{struct_c_r_c___handle_type_def}{CRC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hcrc)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+CRC\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_c_r_c___handle_type_def}{CRC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hcrc)
\item 
void \mbox{\hyperlink{group___c_r_c___exported___functions___group1_ga5167ffd293de5d86f5873910416b36d0}{HAL\+\_\+\+CRC\+\_\+\+Msp\+Init}} (\mbox{\hyperlink{struct_c_r_c___handle_type_def}{CRC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hcrc)
\begin{DoxyCompactList}\small\item\em CRC MSP Initialization This function configures the hardware resources used in this example. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___c_r_c___exported___functions___group1_gac19b8df939b3490e690bdf1e1e04ead3}{HAL\+\_\+\+CRC\+\_\+\+Msp\+De\+Init}} (\mbox{\hyperlink{struct_c_r_c___handle_type_def}{CRC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hcrc)
\begin{DoxyCompactList}\small\item\em CRC MSP De-\/\+Initialization This function freeze the hardware resources used in this example. \end{DoxyCompactList}\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+CRC\+\_\+\+Accumulate} (\mbox{\hyperlink{struct_c_r_c___handle_type_def}{CRC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hcrc, uint32\+\_\+t p\+Buffer\mbox{[}$\,$\mbox{]}, uint32\+\_\+t Buffer\+Length)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+CRC\+\_\+\+Calculate} (\mbox{\hyperlink{struct_c_r_c___handle_type_def}{CRC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hcrc, uint32\+\_\+t p\+Buffer\mbox{[}$\,$\mbox{]}, uint32\+\_\+t Buffer\+Length)
\item 
\mbox{\hyperlink{group___c_r_c___exported___types_ga1021d6f27a072d45f6f3b233eefd8bbe}{HAL\+\_\+\+CRC\+\_\+\+State\+Type\+Def}} {\bfseries HAL\+\_\+\+CRC\+\_\+\+Get\+State} (\mbox{\hyperlink{struct_c_r_c___handle_type_def}{CRC\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hcrc)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of CRC HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2016 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 