

================================================================
== Vivado HLS Report for 'engine'
================================================================
* Date:           Thu Nov  5 03:54:44 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        pose_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|     5.349|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_pool_fu_186         |pool         |    ?|    ?|    ?|    ?|   none  |
        |grp_cout_write_fu_194   |cout_write   |    ?|    ?|    ?|    ?|   none  |
        |grp_relu_fu_203         |relu         |    ?|    ?|    ?|    ?|   none  |
        |grp_cin_load13_fu_213   |cin_load13   |    ?|    ?|    ?|    ?|   none  |
        |grp_conv_fu_234         |conv         |    ?|    ?|    ?|    ?|   none  |
        |grp_weight_load_fu_243  |weight_load  |    ?|    ?|    ?|    ?|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.31>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%global_cout_V_offset_1 = call i58 @_ssdm_op_Read.ap_auto.i58(i58 %global_cout_V_offset)"   --->   Operation 13 'read' 'global_cout_V_offset_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%global_bias_V_offset_4 = call i58 @_ssdm_op_Read.ap_auto.i58(i58 %global_bias_V_offset)"   --->   Operation 14 'read' 'global_bias_V_offset_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%global_weight_V_offs = call i58 @_ssdm_op_Read.ap_auto.i58(i58 %global_weight_V_offset)"   --->   Operation 15 'read' 'global_weight_V_offs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%global_cin_V_offset_s = call i58 @_ssdm_op_Read.ap_auto.i58(i58 %global_cin_V_offset)"   --->   Operation 16 'read' 'global_cin_V_offset_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%global_cout_V_offset_2 = alloca i58, align 8"   --->   Operation 17 'alloca' 'global_cout_V_offset_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 58> <Depth = 6> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%global_bias_V_offset_5 = alloca i58, align 8"   --->   Operation 18 'alloca' 'global_bias_V_offset_5' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 58> <Depth = 6> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%global_weight_V_offs_3 = alloca i58, align 8"   --->   Operation 19 'alloca' 'global_weight_V_offs_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 58> <Depth = 6> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%fifo_cin_load_0_V_V = alloca i256, align 8" [kernel.cpp:5544]   --->   Operation 20 'alloca' 'fifo_cin_load_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 58> <Depth = 6> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%fifo_weight_load_1_V = alloca i256, align 8" [kernel.cpp:5551]   --->   Operation 21 'alloca' 'fifo_weight_load_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 58> <Depth = 6> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%fifo_conv_0_V_V = alloca i256, align 8" [kernel.cpp:5572]   --->   Operation 22 'alloca' 'fifo_conv_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 58> <Depth = 6> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%fifo_relu_0_V_V = alloca i256, align 8" [kernel.cpp:5582]   --->   Operation 23 'alloca' 'fifo_relu_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 58> <Depth = 6> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%fifo_pool_0_V_V = alloca i256, align 8" [kernel.cpp:5587]   --->   Operation 24 'alloca' 'fifo_pool_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 58> <Depth = 6> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%fifo_beta_conv_V_V = alloca i256, align 8" [kernel.cpp:5630]   --->   Operation 25 'alloca' 'fifo_beta_conv_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 58> <Depth = 6> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%fifo_gamma_conv_V_V = alloca i256, align 8" [kernel.cpp:5632]   --->   Operation 26 'alloca' 'fifo_gamma_conv_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 58> <Depth = 6> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%config_weight_load_V = alloca i192, align 8" [kernel.cpp:5642]   --->   Operation 27 'alloca' 'config_weight_load_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 58> <Depth = 6> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%config_conv_V_V = alloca i192, align 8" [kernel.cpp:5646]   --->   Operation 28 'alloca' 'config_conv_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 58> <Depth = 6> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%config_relu_V_V = alloca i192, align 8" [kernel.cpp:5648]   --->   Operation 29 'alloca' 'config_relu_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 58> <Depth = 6> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%config_pool_V_V = alloca i192, align 8" [kernel.cpp:5649]   --->   Operation 30 'alloca' 'config_pool_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 58> <Depth = 6> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%config_data_write_V_s = alloca i192, align 8" [kernel.cpp:5653]   --->   Operation 31 'alloca' 'config_data_write_V_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 58> <Depth = 6> <FIFO>
ST_1 : Operation 32 [2/2] (1.31ns)   --->   "call void @cin_load13(i512* %global_cin_V, i58 %global_cin_V_offset_s, [32 x i32]* %config_r, i256* %fifo_cin_load_0_V_V, i192* %config_weight_load_V, i58 %global_weight_V_offs, i58 %global_bias_V_offset_4, i58 %global_cout_V_offset_1, i58* %global_weight_V_offs_3, i58* %global_bias_V_offset_5, i58* %global_cout_V_offset_2)"   --->   Operation 32 'call' <Predicate = true> <Delay = 1.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 33 [1/2] (0.00ns)   --->   "call void @cin_load13(i512* %global_cin_V, i58 %global_cin_V_offset_s, [32 x i32]* %config_r, i256* %fifo_cin_load_0_V_V, i192* %config_weight_load_V, i58 %global_weight_V_offs, i58 %global_bias_V_offset_4, i58 %global_cout_V_offset_1, i58* %global_weight_V_offs_3, i58* %global_bias_V_offset_5, i58* %global_cout_V_offset_2)"   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (0.00ns)   --->   "call void @weight_load(i512* %global_weight_V, i58* nocapture %global_weight_V_offs_3, i58* nocapture %global_bias_V_offset_5, i192* %config_weight_load_V, i256* %fifo_weight_load_1_V, i256* %fifo_beta_conv_V_V, i256* %fifo_gamma_conv_V_V, i192* %config_conv_V_V)"   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 35 [1/2] (0.00ns)   --->   "call void @weight_load(i512* %global_weight_V, i58* nocapture %global_weight_V_offs_3, i58* nocapture %global_bias_V_offset_5, i192* %config_weight_load_V, i256* %fifo_weight_load_1_V, i256* %fifo_beta_conv_V_V, i256* %fifo_gamma_conv_V_V, i192* %config_conv_V_V)"   --->   Operation 35 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 36 [2/2] (0.00ns)   --->   "call fastcc void @conv(i256* %fifo_cin_load_0_V_V, i256* %fifo_weight_load_1_V, i192* %config_conv_V_V, i256* %fifo_conv_0_V_V, i192* %config_relu_V_V)" [kernel.cpp:5724]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 37 [1/2] (0.00ns)   --->   "call fastcc void @conv(i256* %fifo_cin_load_0_V_V, i256* %fifo_weight_load_1_V, i192* %config_conv_V_V, i256* %fifo_conv_0_V_V, i192* %config_relu_V_V)" [kernel.cpp:5724]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 38 [2/2] (0.00ns)   --->   "call fastcc void @relu(i256* %fifo_conv_0_V_V, i192* %config_relu_V_V, i256* %fifo_relu_0_V_V, i192* %config_pool_V_V, i256* %fifo_beta_conv_V_V, i256* %fifo_gamma_conv_V_V)" [kernel.cpp:5757]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 39 [1/2] (0.00ns)   --->   "call fastcc void @relu(i256* %fifo_conv_0_V_V, i192* %config_relu_V_V, i256* %fifo_relu_0_V_V, i192* %config_pool_V_V, i256* %fifo_beta_conv_V_V, i256* %fifo_gamma_conv_V_V)" [kernel.cpp:5757]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 40 [2/2] (0.00ns)   --->   "call fastcc void @pool(i256* %fifo_relu_0_V_V, i192* %config_pool_V_V, i256* %fifo_pool_0_V_V, i192* %config_data_write_V_s)" [kernel.cpp:5800]   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 41 [1/2] (0.00ns)   --->   "call fastcc void @pool(i256* %fifo_relu_0_V_V, i192* %config_pool_V_V, i256* %fifo_pool_0_V_V, i192* %config_data_write_V_s)" [kernel.cpp:5800]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 42 [2/2] (0.00ns)   --->   "call void @cout_write(i256* %fifo_pool_0_V_V, i192* %config_data_write_V_s, i512* %global_cin_V, i58* nocapture %global_cout_V_offset_2)"   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str112) nounwind" [kernel.cpp:5532]   --->   Operation 43 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %global_weight_V, [6 x i8]* @p_str58, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 1026, [6 x i8]* @p_str62, [6 x i8]* @p_str60, [1 x i8]* @p_str112, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str112, [1 x i8]* @p_str112)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %global_weight_V, [6 x i8]* @p_str58, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 34234, [6 x i8]* @p_str62, [6 x i8]* @p_str60, [1 x i8]* @p_str112, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str112, [1 x i8]* @p_str112)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %global_cin_V, [6 x i8]* @p_str58, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 826274, [6 x i8]* @p_str59, [6 x i8]* @p_str60, [1 x i8]* @p_str112, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str112, [1 x i8]* @p_str112)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %global_cin_V, [6 x i8]* @p_str58, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [6 x i8]* @p_str59, [6 x i8]* @p_str60, [1 x i8]* @p_str112, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str112, [1 x i8]* @p_str112)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @fifo_cin_load_0_OC_V, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, i256* %fifo_cin_load_0_V_V, i256* %fifo_cin_load_0_V_V)"   --->   Operation 48 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_cin_load_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @fifo_weight_load_1_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i256* %fifo_weight_load_1_V, i256* %fifo_weight_load_1_V)"   --->   Operation 50 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_weight_load_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @fifo_conv_0_OC_V_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i256* %fifo_conv_0_V_V, i256* %fifo_conv_0_V_V)"   --->   Operation 52 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_conv_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @fifo_relu_0_OC_V_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i256* %fifo_relu_0_V_V, i256* %fifo_relu_0_V_V)"   --->   Operation 54 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_relu_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @fifo_pool_0_OC_V_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i256* %fifo_pool_0_V_V, i256* %fifo_pool_0_V_V)"   --->   Operation 56 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_pool_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @fifo_beta_conv_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i256* %fifo_beta_conv_V_V, i256* %fifo_beta_conv_V_V)"   --->   Operation 58 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_beta_conv_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @fifo_gamma_conv_OC_V, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i256* %fifo_gamma_conv_V_V, i256* %fifo_gamma_conv_V_V)"   --->   Operation 60 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_gamma_conv_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @config_weight_load_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i192* %config_weight_load_V, i192* %config_weight_load_V)"   --->   Operation 62 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %config_weight_load_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @config_conv_OC_V_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i192* %config_conv_V_V, i192* %config_conv_V_V)"   --->   Operation 64 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %config_conv_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @config_relu_OC_V_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i192* %config_relu_V_V, i192* %config_relu_V_V)"   --->   Operation 66 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %config_relu_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @config_pool_OC_V_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i192* %config_pool_V_V, i192* %config_pool_V_V)"   --->   Operation 68 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %config_pool_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @config_data_write_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i192* %config_data_write_V_s, i192* %config_data_write_V_s)"   --->   Operation 70 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %config_data_write_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @global_weight_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i58* %global_weight_V_offs_3, i58* %global_weight_V_offs_3)"   --->   Operation 72 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i58* %global_weight_V_offs_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @global_bias_OC_V_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i58* %global_bias_V_offset_5, i58* %global_bias_V_offset_5)"   --->   Operation 74 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i58* %global_bias_V_offset_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @global_cout_OC_V_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 6, i32 0, i58* %global_cout_V_offset_2, i58* %global_cout_V_offset_2)"   --->   Operation 76 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i58* %global_cout_V_offset_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/2] (0.00ns)   --->   "call void @cout_write(i256* %fifo_pool_0_V_V, i192* %config_data_write_V_s, i512* %global_cin_V, i58* nocapture %global_cout_V_offset_2)"   --->   Operation 78 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:5885]   --->   Operation 79 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ global_cin_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ global_cin_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ global_weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ global_weight_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ global_bias_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ global_cout_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ config_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
global_cout_V_offset_1 (read                ) [ 0010000000000]
global_bias_V_offset_4 (read                ) [ 0010000000000]
global_weight_V_offs   (read                ) [ 0010000000000]
global_cin_V_offset_s  (read                ) [ 0010000000000]
global_cout_V_offset_2 (alloca              ) [ 0111111111111]
global_bias_V_offset_5 (alloca              ) [ 0111111111111]
global_weight_V_offs_3 (alloca              ) [ 0111111111111]
fifo_cin_load_0_V_V    (alloca              ) [ 0111111111111]
fifo_weight_load_1_V   (alloca              ) [ 0011111111111]
fifo_conv_0_V_V        (alloca              ) [ 0011111111111]
fifo_relu_0_V_V        (alloca              ) [ 0011111111111]
fifo_pool_0_V_V        (alloca              ) [ 0011111111111]
fifo_beta_conv_V_V     (alloca              ) [ 0011111111111]
fifo_gamma_conv_V_V    (alloca              ) [ 0011111111111]
config_weight_load_V   (alloca              ) [ 0111111111111]
config_conv_V_V        (alloca              ) [ 0011111111111]
config_relu_V_V        (alloca              ) [ 0011111111111]
config_pool_V_V        (alloca              ) [ 0011111111111]
config_data_write_V_s  (alloca              ) [ 0011111111111]
StgValue_33            (call                ) [ 0000000000000]
StgValue_35            (call                ) [ 0000000000000]
StgValue_37            (call                ) [ 0000000000000]
StgValue_39            (call                ) [ 0000000000000]
StgValue_41            (call                ) [ 0000000000000]
StgValue_43            (specdataflowpipeline) [ 0000000000000]
StgValue_44            (specinterface       ) [ 0000000000000]
StgValue_45            (specinterface       ) [ 0000000000000]
StgValue_46            (specinterface       ) [ 0000000000000]
StgValue_47            (specinterface       ) [ 0000000000000]
empty                  (specchannel         ) [ 0000000000000]
StgValue_49            (specinterface       ) [ 0000000000000]
empty_45               (specchannel         ) [ 0000000000000]
StgValue_51            (specinterface       ) [ 0000000000000]
empty_46               (specchannel         ) [ 0000000000000]
StgValue_53            (specinterface       ) [ 0000000000000]
empty_47               (specchannel         ) [ 0000000000000]
StgValue_55            (specinterface       ) [ 0000000000000]
empty_48               (specchannel         ) [ 0000000000000]
StgValue_57            (specinterface       ) [ 0000000000000]
empty_49               (specchannel         ) [ 0000000000000]
StgValue_59            (specinterface       ) [ 0000000000000]
empty_50               (specchannel         ) [ 0000000000000]
StgValue_61            (specinterface       ) [ 0000000000000]
empty_51               (specchannel         ) [ 0000000000000]
StgValue_63            (specinterface       ) [ 0000000000000]
empty_52               (specchannel         ) [ 0000000000000]
StgValue_65            (specinterface       ) [ 0000000000000]
empty_53               (specchannel         ) [ 0000000000000]
StgValue_67            (specinterface       ) [ 0000000000000]
empty_54               (specchannel         ) [ 0000000000000]
StgValue_69            (specinterface       ) [ 0000000000000]
empty_55               (specchannel         ) [ 0000000000000]
StgValue_71            (specinterface       ) [ 0000000000000]
empty_56               (specchannel         ) [ 0000000000000]
StgValue_73            (specinterface       ) [ 0000000000000]
empty_57               (specchannel         ) [ 0000000000000]
StgValue_75            (specinterface       ) [ 0000000000000]
empty_58               (specchannel         ) [ 0000000000000]
StgValue_77            (specinterface       ) [ 0000000000000]
StgValue_78            (call                ) [ 0000000000000]
StgValue_79            (ret                 ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="global_cin_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_cin_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="global_cin_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_cin_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="global_weight_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_weight_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="global_weight_V_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_weight_V_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="global_bias_V_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_bias_V_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="global_cout_V_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_cout_V_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="config_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cin_load13"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_load"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cout_write"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str62"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_cin_load_0_OC_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_weight_load_1_O"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_conv_0_OC_V_OC_s"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_relu_0_OC_V_OC_s"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_pool_0_OC_V_OC_s"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_beta_conv_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_gamma_conv_OC_V"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_weight_load_O"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_conv_OC_V_OC_s"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_relu_OC_V_OC_s"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_pool_OC_V_OC_s"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_data_write_OC"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_weight_OC_V_O"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_bias_OC_V_OC_s"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_cout_OC_V_OC_s"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="global_cout_V_offset_2_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="global_cout_V_offset_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="global_bias_V_offset_5_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="global_bias_V_offset_5/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="global_weight_V_offs_3_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="global_weight_V_offs_3/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="fifo_cin_load_0_V_V_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_cin_load_0_V_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="fifo_weight_load_1_V_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_weight_load_1_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="fifo_conv_0_V_V_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="256" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_conv_0_V_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="fifo_relu_0_V_V_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="256" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_relu_0_V_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="fifo_pool_0_V_V_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="256" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_pool_0_V_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="fifo_beta_conv_V_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_beta_conv_V_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="fifo_gamma_conv_V_V_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_gamma_conv_V_V/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="config_weight_load_V_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="config_weight_load_V/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="config_conv_V_V_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="192" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="config_conv_V_V/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="config_relu_V_V_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="192" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="config_relu_V_V/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="config_pool_V_V_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="192" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="config_pool_V_V/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="config_data_write_V_s_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="192" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="config_data_write_V_s/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="global_cout_V_offset_1_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="58" slack="0"/>
<pin id="164" dir="0" index="1" bw="58" slack="0"/>
<pin id="165" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="global_cout_V_offset_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="global_bias_V_offset_4_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="58" slack="0"/>
<pin id="170" dir="0" index="1" bw="58" slack="0"/>
<pin id="171" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="global_bias_V_offset_4/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="global_weight_V_offs_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="58" slack="0"/>
<pin id="176" dir="0" index="1" bw="58" slack="0"/>
<pin id="177" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="global_weight_V_offs/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="global_cin_V_offset_s_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="58" slack="0"/>
<pin id="182" dir="0" index="1" bw="58" slack="0"/>
<pin id="183" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="global_cin_V_offset_s/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_pool_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="256" slack="8"/>
<pin id="189" dir="0" index="2" bw="192" slack="8"/>
<pin id="190" dir="0" index="3" bw="256" slack="8"/>
<pin id="191" dir="0" index="4" bw="192" slack="8"/>
<pin id="192" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_40/9 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_cout_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="256" slack="10"/>
<pin id="197" dir="0" index="2" bw="192" slack="10"/>
<pin id="198" dir="0" index="3" bw="512" slack="0"/>
<pin id="199" dir="0" index="4" bw="58" slack="10"/>
<pin id="200" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_42/11 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_relu_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="256" slack="6"/>
<pin id="206" dir="0" index="2" bw="192" slack="6"/>
<pin id="207" dir="0" index="3" bw="256" slack="6"/>
<pin id="208" dir="0" index="4" bw="192" slack="6"/>
<pin id="209" dir="0" index="5" bw="256" slack="6"/>
<pin id="210" dir="0" index="6" bw="256" slack="6"/>
<pin id="211" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_38/7 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_cin_load13_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="0" slack="0"/>
<pin id="215" dir="0" index="1" bw="512" slack="0"/>
<pin id="216" dir="0" index="2" bw="58" slack="0"/>
<pin id="217" dir="0" index="3" bw="32" slack="0"/>
<pin id="218" dir="0" index="4" bw="256" slack="0"/>
<pin id="219" dir="0" index="5" bw="192" slack="0"/>
<pin id="220" dir="0" index="6" bw="58" slack="0"/>
<pin id="221" dir="0" index="7" bw="58" slack="0"/>
<pin id="222" dir="0" index="8" bw="58" slack="0"/>
<pin id="223" dir="0" index="9" bw="58" slack="0"/>
<pin id="224" dir="0" index="10" bw="58" slack="0"/>
<pin id="225" dir="0" index="11" bw="58" slack="0"/>
<pin id="226" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_32/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_conv_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="256" slack="4"/>
<pin id="237" dir="0" index="2" bw="256" slack="4"/>
<pin id="238" dir="0" index="3" bw="192" slack="4"/>
<pin id="239" dir="0" index="4" bw="256" slack="4"/>
<pin id="240" dir="0" index="5" bw="192" slack="4"/>
<pin id="241" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_36/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_weight_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="0" slack="0"/>
<pin id="245" dir="0" index="1" bw="512" slack="0"/>
<pin id="246" dir="0" index="2" bw="58" slack="2"/>
<pin id="247" dir="0" index="3" bw="58" slack="2"/>
<pin id="248" dir="0" index="4" bw="192" slack="2"/>
<pin id="249" dir="0" index="5" bw="256" slack="2"/>
<pin id="250" dir="0" index="6" bw="256" slack="2"/>
<pin id="251" dir="0" index="7" bw="256" slack="2"/>
<pin id="252" dir="0" index="8" bw="192" slack="2"/>
<pin id="253" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_34/3 "/>
</bind>
</comp>

<comp id="256" class="1005" name="global_cout_V_offset_1_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="58" slack="1"/>
<pin id="258" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="global_cout_V_offset_1 "/>
</bind>
</comp>

<comp id="261" class="1005" name="global_bias_V_offset_4_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="58" slack="1"/>
<pin id="263" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="global_bias_V_offset_4 "/>
</bind>
</comp>

<comp id="266" class="1005" name="global_weight_V_offs_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="58" slack="1"/>
<pin id="268" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="global_weight_V_offs "/>
</bind>
</comp>

<comp id="271" class="1005" name="global_cin_V_offset_s_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="58" slack="1"/>
<pin id="273" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="global_cin_V_offset_s "/>
</bind>
</comp>

<comp id="276" class="1005" name="global_cout_V_offset_2_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="58" slack="0"/>
<pin id="278" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opset="global_cout_V_offset_2 "/>
</bind>
</comp>

<comp id="282" class="1005" name="global_bias_V_offset_5_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="58" slack="0"/>
<pin id="284" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opset="global_bias_V_offset_5 "/>
</bind>
</comp>

<comp id="288" class="1005" name="global_weight_V_offs_3_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="58" slack="0"/>
<pin id="290" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opset="global_weight_V_offs_3 "/>
</bind>
</comp>

<comp id="294" class="1005" name="fifo_cin_load_0_V_V_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="256" slack="0"/>
<pin id="296" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="fifo_cin_load_0_V_V "/>
</bind>
</comp>

<comp id="300" class="1005" name="fifo_weight_load_1_V_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="256" slack="2"/>
<pin id="302" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opset="fifo_weight_load_1_V "/>
</bind>
</comp>

<comp id="306" class="1005" name="fifo_conv_0_V_V_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="256" slack="4"/>
<pin id="308" dir="1" index="1" bw="256" slack="4"/>
</pin_list>
<bind>
<opset="fifo_conv_0_V_V "/>
</bind>
</comp>

<comp id="312" class="1005" name="fifo_relu_0_V_V_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="256" slack="6"/>
<pin id="314" dir="1" index="1" bw="256" slack="6"/>
</pin_list>
<bind>
<opset="fifo_relu_0_V_V "/>
</bind>
</comp>

<comp id="318" class="1005" name="fifo_pool_0_V_V_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="256" slack="8"/>
<pin id="320" dir="1" index="1" bw="256" slack="8"/>
</pin_list>
<bind>
<opset="fifo_pool_0_V_V "/>
</bind>
</comp>

<comp id="324" class="1005" name="fifo_beta_conv_V_V_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="256" slack="2"/>
<pin id="326" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opset="fifo_beta_conv_V_V "/>
</bind>
</comp>

<comp id="330" class="1005" name="fifo_gamma_conv_V_V_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="256" slack="2"/>
<pin id="332" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opset="fifo_gamma_conv_V_V "/>
</bind>
</comp>

<comp id="336" class="1005" name="config_weight_load_V_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="192" slack="0"/>
<pin id="338" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opset="config_weight_load_V "/>
</bind>
</comp>

<comp id="342" class="1005" name="config_conv_V_V_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="192" slack="2"/>
<pin id="344" dir="1" index="1" bw="192" slack="2"/>
</pin_list>
<bind>
<opset="config_conv_V_V "/>
</bind>
</comp>

<comp id="348" class="1005" name="config_relu_V_V_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="192" slack="4"/>
<pin id="350" dir="1" index="1" bw="192" slack="4"/>
</pin_list>
<bind>
<opset="config_relu_V_V "/>
</bind>
</comp>

<comp id="354" class="1005" name="config_pool_V_V_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="192" slack="6"/>
<pin id="356" dir="1" index="1" bw="192" slack="6"/>
</pin_list>
<bind>
<opset="config_pool_V_V "/>
</bind>
</comp>

<comp id="360" class="1005" name="config_data_write_V_s_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="192" slack="8"/>
<pin id="362" dir="1" index="1" bw="192" slack="8"/>
</pin_list>
<bind>
<opset="config_data_write_V_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="0" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="0" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="229"><net_src comp="180" pin="2"/><net_sink comp="213" pin=2"/></net>

<net id="230"><net_src comp="12" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="231"><net_src comp="174" pin="2"/><net_sink comp="213" pin=6"/></net>

<net id="232"><net_src comp="168" pin="2"/><net_sink comp="213" pin=7"/></net>

<net id="233"><net_src comp="162" pin="2"/><net_sink comp="213" pin=8"/></net>

<net id="242"><net_src comp="22" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="254"><net_src comp="20" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="255"><net_src comp="4" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="259"><net_src comp="162" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="213" pin=8"/></net>

<net id="264"><net_src comp="168" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="213" pin=7"/></net>

<net id="269"><net_src comp="174" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="213" pin=6"/></net>

<net id="274"><net_src comp="180" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="279"><net_src comp="102" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="213" pin=11"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="194" pin=4"/></net>

<net id="285"><net_src comp="106" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="213" pin=10"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="243" pin=3"/></net>

<net id="291"><net_src comp="110" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="213" pin=9"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="297"><net_src comp="114" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="213" pin=4"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="303"><net_src comp="118" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="243" pin=5"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="309"><net_src comp="122" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="234" pin=4"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="315"><net_src comp="126" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="203" pin=3"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="321"><net_src comp="130" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="186" pin=3"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="327"><net_src comp="134" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="243" pin=6"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="203" pin=5"/></net>

<net id="333"><net_src comp="138" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="243" pin=7"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="203" pin=6"/></net>

<net id="339"><net_src comp="142" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="213" pin=5"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="243" pin=4"/></net>

<net id="345"><net_src comp="146" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="243" pin=8"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="234" pin=3"/></net>

<net id="351"><net_src comp="150" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="234" pin=5"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="357"><net_src comp="154" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="203" pin=4"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="363"><net_src comp="158" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="186" pin=4"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="194" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: global_cin_V | {11 12 }
 - Input state : 
	Port: engine : global_cin_V | {1 2 }
	Port: engine : global_cin_V_offset | {1 }
	Port: engine : global_weight_V | {3 4 }
	Port: engine : global_weight_V_offset | {1 }
	Port: engine : global_bias_V_offset | {1 }
	Port: engine : global_cout_V_offset | {1 }
	Port: engine : config_r | {1 2 }
  - Chain level:
	State 1
		StgValue_32 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit          |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------------|---------|---------|---------|---------|---------|---------|
|          |           grp_pool_fu_186          |    0    |    7    |  26.35  |  25868  |  10549  |    0    |
|          |        grp_cout_write_fu_194       |   228   |    78   | 65.6547 |  26543  |  10687  |    0    |
|   call   |           grp_relu_fu_203          |    0    |   128   |  33.524 |  21516  |  14648  |    0    |
|          |        grp_cin_load13_fu_213       |   228   |    42   | 35.4712 |  22337  |   9987  |    0    |
|          |           grp_conv_fu_234          |   384   |    17   |  67.15  |  13624  |   7813  |    0    |
|          |       grp_weight_load_fu_243       |   144   |    21   |  38.556 |  16778  |   3473  |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|---------|
|          | global_cout_V_offset_1_read_fu_162 |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   | global_bias_V_offset_4_read_fu_168 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  global_weight_V_offs_read_fu_174  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  global_cin_V_offset_s_read_fu_180 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                    |   984   |   293   | 266.706 |  126666 |  57157  |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|    config_conv_V_V_reg_342   |   192  |
| config_data_write_V_s_reg_360|   192  |
|    config_pool_V_V_reg_354   |   192  |
|    config_relu_V_V_reg_348   |   192  |
| config_weight_load_V_reg_336 |   192  |
|  fifo_beta_conv_V_V_reg_324  |   256  |
|  fifo_cin_load_0_V_V_reg_294 |   256  |
|    fifo_conv_0_V_V_reg_306   |   256  |
|  fifo_gamma_conv_V_V_reg_330 |   256  |
|    fifo_pool_0_V_V_reg_318   |   256  |
|    fifo_relu_0_V_V_reg_312   |   256  |
| fifo_weight_load_1_V_reg_300 |   256  |
|global_bias_V_offset_4_reg_261|   58   |
|global_bias_V_offset_5_reg_282|   58   |
| global_cin_V_offset_s_reg_271|   58   |
|global_cout_V_offset_1_reg_256|   58   |
|global_cout_V_offset_2_reg_276|   58   |
|global_weight_V_offs_3_reg_288|   58   |
| global_weight_V_offs_reg_266 |   58   |
+------------------------------+--------+
|             Total            |  3158  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| grp_cin_load13_fu_213 |  p2  |   2  |  58  |   116  ||    9    |
| grp_cin_load13_fu_213 |  p6  |   2  |  58  |   116  ||    9    |
| grp_cin_load13_fu_213 |  p7  |   2  |  58  |   116  ||    9    |
| grp_cin_load13_fu_213 |  p8  |   2  |  58  |   116  ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   464  ||   3.4   ||    36   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   984  |   293  |   266  | 126666 |  57157 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    3   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |  3158  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   984  |   293  |   270  | 129824 |  57193 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
