|top
gen24 => main_pll:pll_inst.inclk0
gen24 => areset.CLK
ne => ne~0.DATAIN
noe => noe~0.DATAIN
nwe => nwe~0.DATAIN
nadv => nadv~0.DATAIN
ad[0] <> mcu_main:mcu_inst.ad[0]
ad[1] <> mcu_main:mcu_inst.ad[1]
ad[2] <> mcu_main:mcu_inst.ad[2]
ad[3] <> mcu_main:mcu_inst.ad[3]
ad[4] <> mcu_main:mcu_inst.ad[4]
ad[5] <> mcu_main:mcu_inst.ad[5]
ad[6] <> mcu_main:mcu_inst.ad[6]
ad[7] <> mcu_main:mcu_inst.ad[7]
ad[8] <> mcu_main:mcu_inst.ad[8]
ad[9] <> mcu_main:mcu_inst.ad[9]
ad[10] <> mcu_main:mcu_inst.ad[10]
ad[11] <> mcu_main:mcu_inst.ad[11]
ad[12] <> mcu_main:mcu_inst.ad[12]
ad[13] <> mcu_main:mcu_inst.ad[13]
ad[14] <> mcu_main:mcu_inst.ad[14]
ad[15] <> mcu_main:mcu_inst.ad[15]
nbl[0] => nbl[0]~0.DATAIN
nbl[1] => nbl[1]~1.DATAIN
nirq <= mcu_main:mcu_inst.nirq
X[0] <= mcu_main:mcu_inst.X[0]
X[1] <= mcu_main:mcu_inst.X[1]
X[2] <= mcu_main:mcu_inst.X[2]
X[3] <= mcu_main:mcu_inst.X[3]
X[4] <= mcu_main:mcu_inst.X[4]
Y[0] <= mcu_main:mcu_inst.Y[0]
Y[1] <= mcu_main:mcu_inst.Y[1]
Y[2] <= mcu_main:mcu_inst.Y[2]
Y[3] <= mcu_main:mcu_inst.Y[3]
Y[4] <= mcu_main:mcu_inst.Y[4]
U[0] <= mcu_main:mcu_inst.U[0]
U[1] <= mcu_main:mcu_inst.U[1]
U[2] <= mcu_main:mcu_inst.U[2]
V[0] <= mcu_main:mcu_inst.V[0]
V[1] <= mcu_main:mcu_inst.V[1]
V[2] <= mcu_main:mcu_inst.V[2]
enc_A[0] => enc_A[0]~0.DATAIN
enc_A[1] => enc_A[1]~1.DATAIN
enc_A[2] => enc_A[2]~2.DATAIN
enc_B[0] => enc_B[0]~0.DATAIN
enc_B[1] => enc_B[1]~1.DATAIN
enc_B[2] => enc_B[2]~2.DATAIN
enc_Z[0] => enc_Z[0]~0.DATAIN
enc_Z[1] => enc_Z[1]~1.DATAIN
enc_Z[2] => enc_Z[2]~2.DATAIN
adc_sclk <= mcu_main:mcu_inst.adc_sclk
adc_csn <= mcu_main:mcu_inst.adc_csn
adc_mosi <= mcu_main:mcu_inst.adc_mosi
adc_miso => adc_miso~0.DATAIN
ind_sclk <= mcu_main:mcu_inst.pult_sclk
ind_sdo <= mcu_main:mcu_inst.pult_sdo
ind_load <= mcu_main:mcu_inst.pult_lock
wire_break => wire_break~0.DATAIN
OK220 => OK220~0.DATAIN
sig_in[0] => sig_in[0]~0.DATAIN
sig_in[1] => sig_in[1]~1.DATAIN
sig_in[2] => sig_in[2]~2.DATAIN
sig_in[3] => sig_in[3]~3.DATAIN
sig_in[4] => sig_in[4]~4.DATAIN
sig_in[5] => sig_in[5]~5.DATAIN
sig_in[6] => sig_in[6]~6.DATAIN
sig_in[7] => sig_in[7]~7.DATAIN
hv_ena <= hv_ena.DB_MAX_OUTPUT_PORT_TYPE
hv_lvl <= hv_lvl.DB_MAX_OUTPUT_PORT_TYPE
pump_ena <= pump_ena.DB_MAX_OUTPUT_PORT_TYPE
estop <= estop.DB_MAX_OUTPUT_PORT_TYPE
drum_fwd <= drum_fwd.DB_MAX_OUTPUT_PORT_TYPE
drum_rev <= drum_rev.DB_MAX_OUTPUT_PORT_TYPE
oe <= mcu_main:mcu_inst.oe
center_n <= mcu_main:mcu_inst.center_n
drum_vel[0] <= drum_vel[0].DB_MAX_OUTPUT_PORT_TYPE
drum_vel[1] <= drum_vel[1].DB_MAX_OUTPUT_PORT_TYPE
drum_vel[2] <= drum_vel[2].DB_MAX_OUTPUT_PORT_TYPE
step <= step.DB_MAX_OUTPUT_PORT_TYPE
dir <= dir.DB_MAX_OUTPUT_PORT_TYPE
sd_ena <= mcu_main:mcu_inst.sd_ena
sd_oe_n <= mcu_main:mcu_inst.sd_oe_n
current[0] <= current[0].DB_MAX_OUTPUT_PORT_TYPE
current[1] <= current[1].DB_MAX_OUTPUT_PORT_TYPE
current[2] <= current[2].DB_MAX_OUTPUT_PORT_TYPE
current[3] <= current[3].DB_MAX_OUTPUT_PORT_TYPE
current[4] <= current[4].DB_MAX_OUTPUT_PORT_TYPE
current[5] <= current[5].DB_MAX_OUTPUT_PORT_TYPE
gen_sclk <= mcu_main:mcu_inst.gen_sclk
gen_load <= mcu_main:mcu_inst.gen_lock
gen_sdo <= mcu_main:mcu_inst.gen_sdo
led_n <= led_flash:led_inst.led
res[0] <= res[0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2].DB_MAX_OUTPUT_PORT_TYPE


|top|main_pll:pll_inst
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|top|main_pll:pll_inst|altpll:altpll_component
inclk[0] => main_pll_altpll:auto_generated.inclk[0]
inclk[1] => main_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => main_pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= main_pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|main_pll:pll_inst|altpll:altpll_component|main_pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst
clk => mcu_amux_mem:mux_if.clk
clk => main:main_inst.clk
aclr => mcu_amux_mem:mux_if.aclr
aclr => main:main_inst.aclr
ne => mcu_amux_mem:mux_if.ne
noe => mcu_amux_mem:mux_if.noe
nwe => mcu_amux_mem:mux_if.nwe
nadv => mcu_amux_mem:mux_if.nadv
nbl[0] => mcu_amux_mem:mux_if.nbl[0]
nbl[1] => mcu_amux_mem:mux_if.nbl[1]
ad[0] <> mcu_amux_mem:mux_if.ad[0]
ad[1] <> mcu_amux_mem:mux_if.ad[1]
ad[2] <> mcu_amux_mem:mux_if.ad[2]
ad[3] <> mcu_amux_mem:mux_if.ad[3]
ad[4] <> mcu_amux_mem:mux_if.ad[4]
ad[5] <> mcu_amux_mem:mux_if.ad[5]
ad[6] <> mcu_amux_mem:mux_if.ad[6]
ad[7] <> mcu_amux_mem:mux_if.ad[7]
ad[8] <> mcu_amux_mem:mux_if.ad[8]
ad[9] <> mcu_amux_mem:mux_if.ad[9]
ad[10] <> mcu_amux_mem:mux_if.ad[10]
ad[11] <> mcu_amux_mem:mux_if.ad[11]
ad[12] <> mcu_amux_mem:mux_if.ad[12]
ad[13] <> mcu_amux_mem:mux_if.ad[13]
ad[14] <> mcu_amux_mem:mux_if.ad[14]
ad[15] <> mcu_amux_mem:mux_if.ad[15]
nirq <= main:main_inst.nirq
step[0] <= main:main_inst.step[0]
step[1] <= main:main_inst.step[1]
step[2] <= main:main_inst.step[2]
step[3] <= main:main_inst.step[3]
step[4] <= main:main_inst.step[4]
step[5] <= main:main_inst.step[5]
step[6] <= main:main_inst.step[6]
step[7] <= main:main_inst.step[7]
dir[0] <= main:main_inst.dir[0]
dir[1] <= main:main_inst.dir[1]
dir[2] <= main:main_inst.dir[2]
dir[3] <= main:main_inst.dir[3]
dir[4] <= main:main_inst.dir[4]
dir[5] <= main:main_inst.dir[5]
dir[6] <= main:main_inst.dir[6]
dir[7] <= main:main_inst.dir[7]
sd_ena <= main:main_inst.sd_ena
sd_oe_n <= main:main_inst.sd_oe_n
X[0] <= main:main_inst.X[0]
X[1] <= main:main_inst.X[1]
X[2] <= main:main_inst.X[2]
X[3] <= main:main_inst.X[3]
X[4] <= main:main_inst.X[4]
Y[0] <= main:main_inst.Y[0]
Y[1] <= main:main_inst.Y[1]
Y[2] <= main:main_inst.Y[2]
Y[3] <= main:main_inst.Y[3]
Y[4] <= main:main_inst.Y[4]
U[0] <= main:main_inst.U[0]
U[1] <= main:main_inst.U[1]
U[2] <= main:main_inst.U[2]
V[0] <= main:main_inst.V[0]
V[1] <= main:main_inst.V[1]
V[2] <= main:main_inst.V[2]
enc_A[0] => main:main_inst.enc_A[0]
enc_A[1] => main:main_inst.enc_A[1]
enc_A[2] => main:main_inst.enc_A[2]
enc_A[3] => main:main_inst.enc_A[3]
enc_A[4] => main:main_inst.enc_A[4]
enc_A[5] => main:main_inst.enc_A[5]
enc_A[6] => main:main_inst.enc_A[6]
enc_A[7] => main:main_inst.enc_A[7]
enc_B[0] => main:main_inst.enc_B[0]
enc_B[1] => main:main_inst.enc_B[1]
enc_B[2] => main:main_inst.enc_B[2]
enc_B[3] => main:main_inst.enc_B[3]
enc_B[4] => main:main_inst.enc_B[4]
enc_B[5] => main:main_inst.enc_B[5]
enc_B[6] => main:main_inst.enc_B[6]
enc_B[7] => main:main_inst.enc_B[7]
enc_Z[0] => main:main_inst.enc_Z[0]
enc_Z[1] => main:main_inst.enc_Z[1]
enc_Z[2] => main:main_inst.enc_Z[2]
enc_Z[3] => main:main_inst.enc_Z[3]
enc_Z[4] => main:main_inst.enc_Z[4]
enc_Z[5] => main:main_inst.enc_Z[5]
enc_Z[6] => main:main_inst.enc_Z[6]
enc_Z[7] => main:main_inst.enc_Z[7]
adc_sclk <= main:main_inst.adc_sclk
adc_csn <= main:main_inst.adc_csn
adc_mosi <= main:main_inst.adc_mosi
adc_miso => main:main_inst.adc_miso
sig_out[0] <= main:main_inst.sig_out[0]
sig_out[1] <= main:main_inst.sig_out[1]
sig_out[2] <= main:main_inst.sig_out[2]
sig_out[3] <= main:main_inst.sig_out[3]
sig_out[4] <= main:main_inst.sig_out[4]
sig_out[5] <= main:main_inst.sig_out[5]
sig_out[6] <= main:main_inst.sig_out[6]
sig_out[7] <= main:main_inst.sig_out[7]
sig_out[8] <= main:main_inst.sig_out[8]
sig_out[9] <= main:main_inst.sig_out[9]
sig_out[10] <= main:main_inst.sig_out[10]
sig_out[11] <= main:main_inst.sig_out[11]
sig_out[12] <= main:main_inst.sig_out[12]
sig_out[13] <= main:main_inst.sig_out[13]
sig_out[14] <= main:main_inst.sig_out[14]
sig_out[15] <= main:main_inst.sig_out[15]
gen_sclk <= main:main_inst.gen_sclk
gen_sdo <= main:main_inst.gen_sdo
gen_lock <= main:main_inst.gen_lock
gen_sdi => main:main_inst.gen_sdi
pult_sclk <= main:main_inst.pult_sclk
pult_sdo <= main:main_inst.pult_sdo
pult_lock <= main:main_inst.pult_lock
pult_sdi => main:main_inst.pult_sdi
sig_in[0] => main:main_inst.sig_in[0]
sig_in[1] => main:main_inst.sig_in[1]
sig_in[2] => main:main_inst.sig_in[2]
sig_in[3] => main:main_inst.sig_in[3]
sig_in[4] => main:main_inst.sig_in[4]
sig_in[5] => main:main_inst.sig_in[5]
sig_in[6] => main:main_inst.sig_in[6]
sig_in[7] => main:main_inst.sig_in[7]
power_OK => main:main_inst.power_OK
wire_break => main:main_inst.wire_break
led <= main:main_inst.led
oe <= main:main_inst.oe
center_n <= main:main_inst.center_n


|top|mcu_main:mcu_inst|mcu_amux_mem:mux_if
clk => cs~1.CLK
clk => cs~0.CLK
clk => adv~0.CLK
clk => adv~1.CLK
clk => we~0.CLK
clk => we~1.CLK
clk => bl~0.CLK
clk => bl~1.CLK
clk => bl~2.CLK
clk => bl~3.CLK
clk => ad_reg~0.CLK
clk => ad_reg~1.CLK
clk => ad_reg~2.CLK
clk => ad_reg~3.CLK
clk => ad_reg~4.CLK
clk => ad_reg~5.CLK
clk => ad_reg~6.CLK
clk => ad_reg~7.CLK
clk => ad_reg~8.CLK
clk => ad_reg~9.CLK
clk => ad_reg~10.CLK
clk => ad_reg~11.CLK
clk => ad_reg~12.CLK
clk => ad_reg~13.CLK
clk => ad_reg~14.CLK
clk => ad_reg~15.CLK
clk => ad_reg~16.CLK
clk => ad_reg~17.CLK
clk => ad_reg~18.CLK
clk => ad_reg~19.CLK
clk => ad_reg~20.CLK
clk => ad_reg~21.CLK
clk => ad_reg~22.CLK
clk => ad_reg~23.CLK
clk => ad_reg~24.CLK
clk => ad_reg~25.CLK
clk => ad_reg~26.CLK
clk => ad_reg~27.CLK
clk => ad_reg~28.CLK
clk => ad_reg~29.CLK
clk => ad_reg~30.CLK
clk => ad_reg~31.CLK
clk => write_reg~0.CLK
clk => write~0.CLK
clk => be[0]~reg0.CLK
clk => be[1]~reg0.CLK
clk => wraddr16[0].CLK
clk => wraddr16[1].CLK
clk => wraddr16[2].CLK
clk => wraddr16[3].CLK
clk => wraddr16[4].CLK
clk => wraddr16[5].CLK
clk => wraddr16[6].CLK
clk => wraddr16[7].CLK
clk => wraddr16[8].CLK
clk => wraddr16[9].CLK
clk => wraddr16[10].CLK
clk => wraddr16[11].CLK
clk => wraddr16[12].CLK
clk => wraddr16[13].CLK
clk => wraddr16[14].CLK
clk => wrdata[0]~reg0.CLK
clk => wrdata[1]~reg0.CLK
clk => wrdata[2]~reg0.CLK
clk => wrdata[3]~reg0.CLK
clk => wrdata[4]~reg0.CLK
clk => wrdata[5]~reg0.CLK
clk => wrdata[6]~reg0.CLK
clk => wrdata[7]~reg0.CLK
clk => wrdata[8]~reg0.CLK
clk => wrdata[9]~reg0.CLK
clk => wrdata[10]~reg0.CLK
clk => wrdata[11]~reg0.CLK
clk => wrdata[12]~reg0.CLK
clk => wrdata[13]~reg0.CLK
clk => wrdata[14]~reg0.CLK
clk => wrdata[15]~reg0.CLK
clk => addr16[0].CLK
clk => addr16[1].CLK
clk => addr16[2].CLK
clk => addr16[3].CLK
clk => addr16[4].CLK
clk => addr16[5].CLK
clk => addr16[6].CLK
clk => addr16[7].CLK
clk => addr16[8].CLK
clk => addr16[9].CLK
clk => addr16[10].CLK
clk => addr16[11].CLK
clk => addr16[12].CLK
clk => addr16[13].CLK
clk => addr16[14].CLK
aclr => cs~1.ACLR
aclr => cs~0.ACLR
aclr => adv~0.ACLR
aclr => adv~1.ACLR
aclr => we~0.ACLR
aclr => we~1.ACLR
aclr => bl~0.ACLR
aclr => bl~1.ACLR
aclr => bl~2.ACLR
aclr => bl~3.ACLR
aclr => ad_reg~0.ACLR
aclr => ad_reg~1.ACLR
aclr => ad_reg~2.ACLR
aclr => ad_reg~3.ACLR
aclr => ad_reg~4.ACLR
aclr => ad_reg~5.ACLR
aclr => ad_reg~6.ACLR
aclr => ad_reg~7.ACLR
aclr => ad_reg~8.ACLR
aclr => ad_reg~9.ACLR
aclr => ad_reg~10.ACLR
aclr => ad_reg~11.ACLR
aclr => ad_reg~12.ACLR
aclr => ad_reg~13.ACLR
aclr => ad_reg~14.ACLR
aclr => ad_reg~15.ACLR
aclr => ad_reg~16.ACLR
aclr => ad_reg~17.ACLR
aclr => ad_reg~18.ACLR
aclr => ad_reg~19.ACLR
aclr => ad_reg~20.ACLR
aclr => ad_reg~21.ACLR
aclr => ad_reg~22.ACLR
aclr => ad_reg~23.ACLR
aclr => ad_reg~24.ACLR
aclr => ad_reg~25.ACLR
aclr => ad_reg~26.ACLR
aclr => ad_reg~27.ACLR
aclr => ad_reg~28.ACLR
aclr => ad_reg~29.ACLR
aclr => ad_reg~30.ACLR
aclr => ad_reg~31.ACLR
aclr => write_reg~0.ACLR
aclr => write~0.ACLR
aclr => be[0]~reg0.ACLR
aclr => be[1]~reg0.ACLR
aclr => wraddr16[0].ACLR
aclr => wraddr16[1].ACLR
aclr => wraddr16[2].ACLR
aclr => wraddr16[3].ACLR
aclr => wraddr16[4].ACLR
aclr => wraddr16[5].ACLR
aclr => wraddr16[6].ACLR
aclr => wraddr16[7].ACLR
aclr => wraddr16[8].ACLR
aclr => wraddr16[9].ACLR
aclr => wraddr16[10].ACLR
aclr => wraddr16[11].ACLR
aclr => wraddr16[12].ACLR
aclr => wraddr16[13].ACLR
aclr => wraddr16[14].ACLR
aclr => wrdata[0]~reg0.ACLR
aclr => wrdata[1]~reg0.ACLR
aclr => wrdata[2]~reg0.ACLR
aclr => wrdata[3]~reg0.ACLR
aclr => wrdata[4]~reg0.ACLR
aclr => wrdata[5]~reg0.ACLR
aclr => wrdata[6]~reg0.ACLR
aclr => wrdata[7]~reg0.ACLR
aclr => wrdata[8]~reg0.ACLR
aclr => wrdata[9]~reg0.ACLR
aclr => wrdata[10]~reg0.ACLR
aclr => wrdata[11]~reg0.ACLR
aclr => wrdata[12]~reg0.ACLR
aclr => wrdata[13]~reg0.ACLR
aclr => wrdata[14]~reg0.ACLR
aclr => wrdata[15]~reg0.ACLR
aclr => addr16[0].ACLR
aclr => addr16[1].ACLR
aclr => addr16[2].ACLR
aclr => addr16[3].ACLR
aclr => addr16[4].ACLR
aclr => addr16[5].ACLR
aclr => addr16[6].ACLR
aclr => addr16[7].ACLR
aclr => addr16[8].ACLR
aclr => addr16[9].ACLR
aclr => addr16[10].ACLR
aclr => addr16[11].ACLR
aclr => addr16[12].ACLR
aclr => addr16[13].ACLR
aclr => addr16[14].ACLR
ne => ad.IN0
ne => cs~0.DATAIN
noe => ad.IN1
nwe => we~1.DATAIN
nadv => adv~1.DATAIN
nbl[0] => bl~3.DATAIN
nbl[1] => bl~2.DATAIN
ad[0] <> ad[0]
ad[1] <> ad[1]
ad[2] <> ad[2]
ad[3] <> ad[3]
ad[4] <> ad[4]
ad[5] <> ad[5]
ad[6] <> ad[6]
ad[7] <> ad[7]
ad[8] <> ad[8]
ad[9] <> ad[9]
ad[10] <> ad[10]
ad[11] <> ad[11]
ad[12] <> ad[12]
ad[13] <> ad[13]
ad[14] <> ad[14]
ad[15] <> ad[15]
wraddr[0] <= <GND>
wraddr[1] <= wraddr16[0].DB_MAX_OUTPUT_PORT_TYPE
wraddr[2] <= wraddr16[1].DB_MAX_OUTPUT_PORT_TYPE
wraddr[3] <= wraddr16[2].DB_MAX_OUTPUT_PORT_TYPE
wraddr[4] <= wraddr16[3].DB_MAX_OUTPUT_PORT_TYPE
wraddr[5] <= wraddr16[4].DB_MAX_OUTPUT_PORT_TYPE
wraddr[6] <= wraddr16[5].DB_MAX_OUTPUT_PORT_TYPE
wraddr[7] <= wraddr16[6].DB_MAX_OUTPUT_PORT_TYPE
wraddr[8] <= wraddr16[7].DB_MAX_OUTPUT_PORT_TYPE
wraddr[9] <= wraddr16[8].DB_MAX_OUTPUT_PORT_TYPE
wraddr[10] <= wraddr16[9].DB_MAX_OUTPUT_PORT_TYPE
wraddr[11] <= wraddr16[10].DB_MAX_OUTPUT_PORT_TYPE
wraddr[12] <= wraddr16[11].DB_MAX_OUTPUT_PORT_TYPE
wraddr[13] <= wraddr16[12].DB_MAX_OUTPUT_PORT_TYPE
wraddr[14] <= wraddr16[13].DB_MAX_OUTPUT_PORT_TYPE
wraddr[15] <= wraddr16[14].DB_MAX_OUTPUT_PORT_TYPE
rdaddr[0] <= <GND>
rdaddr[1] <= addr16[0].DB_MAX_OUTPUT_PORT_TYPE
rdaddr[2] <= addr16[1].DB_MAX_OUTPUT_PORT_TYPE
rdaddr[3] <= addr16[2].DB_MAX_OUTPUT_PORT_TYPE
rdaddr[4] <= addr16[3].DB_MAX_OUTPUT_PORT_TYPE
rdaddr[5] <= addr16[4].DB_MAX_OUTPUT_PORT_TYPE
rdaddr[6] <= addr16[5].DB_MAX_OUTPUT_PORT_TYPE
rdaddr[7] <= addr16[6].DB_MAX_OUTPUT_PORT_TYPE
rdaddr[8] <= addr16[7].DB_MAX_OUTPUT_PORT_TYPE
rdaddr[9] <= addr16[8].DB_MAX_OUTPUT_PORT_TYPE
rdaddr[10] <= addr16[9].DB_MAX_OUTPUT_PORT_TYPE
rdaddr[11] <= addr16[10].DB_MAX_OUTPUT_PORT_TYPE
rdaddr[12] <= addr16[11].DB_MAX_OUTPUT_PORT_TYPE
rdaddr[13] <= addr16[12].DB_MAX_OUTPUT_PORT_TYPE
rdaddr[14] <= addr16[13].DB_MAX_OUTPUT_PORT_TYPE
rdaddr[15] <= addr16[14].DB_MAX_OUTPUT_PORT_TYPE
be[0] <= be[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
be[1] <= be[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write <= write~0.DB_MAX_OUTPUT_PORT_TYPE
rddata[0] => ad[0].DATAIN
rddata[1] => ad[1].DATAIN
rddata[2] => ad[2].DATAIN
rddata[3] => ad[3].DATAIN
rddata[4] => ad[4].DATAIN
rddata[5] => ad[5].DATAIN
rddata[6] => ad[6].DATAIN
rddata[7] => ad[7].DATAIN
rddata[8] => ad[8].DATAIN
rddata[9] => ad[9].DATAIN
rddata[10] => ad[10].DATAIN
rddata[11] => ad[11].DATAIN
rddata[12] => ad[12].DATAIN
rddata[13] => ad[13].DATAIN
rddata[14] => ad[14].DATAIN
rddata[15] => ad[15].DATAIN
wrdata[0] <= wrdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata[1] <= wrdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata[2] <= wrdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata[3] <= wrdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata[4] <= wrdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata[5] <= wrdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata[6] <= wrdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata[7] <= wrdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata[8] <= wrdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata[9] <= wrdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata[10] <= wrdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata[11] <= wrdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata[12] <= wrdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata[13] <= wrdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata[14] <= wrdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrdata[15] <= wrdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst
clk => motor_bus:mtr_inst.clk
clk => enc_bus:enc_inst.clk
clk => ctrl_bus:ctrl_inst.clk
clk => adc_bus:adc_inst.clk
clk => rddata[0]~reg0.CLK
clk => rddata[1]~reg0.CLK
clk => rddata[2]~reg0.CLK
clk => rddata[3]~reg0.CLK
clk => rddata[4]~reg0.CLK
clk => rddata[5]~reg0.CLK
clk => rddata[6]~reg0.CLK
clk => rddata[7]~reg0.CLK
clk => rddata[8]~reg0.CLK
clk => rddata[9]~reg0.CLK
clk => rddata[10]~reg0.CLK
clk => rddata[11]~reg0.CLK
clk => rddata[12]~reg0.CLK
clk => rddata[13]~reg0.CLK
clk => rddata[14]~reg0.CLK
clk => rddata[15]~reg0.CLK
aclr => motor_bus:mtr_inst.aclr
aclr => enc_bus:enc_inst.aclr
aclr => ctrl_bus:ctrl_inst.aclr
aclr => adc_bus:adc_inst.aclr
rdaddr[0] => motor_bus:mtr_inst.rdaddr[0]
rdaddr[0] => enc_bus:enc_inst.rdaddr[0]
rdaddr[0] => ctrl_bus:ctrl_inst.rdaddr[0]
rdaddr[0] => adc_bus:adc_inst.rdaddr[0]
rdaddr[1] => motor_bus:mtr_inst.rdaddr[1]
rdaddr[1] => enc_bus:enc_inst.rdaddr[1]
rdaddr[1] => ctrl_bus:ctrl_inst.rdaddr[1]
rdaddr[1] => adc_bus:adc_inst.rdaddr[1]
rdaddr[2] => motor_bus:mtr_inst.rdaddr[2]
rdaddr[2] => enc_bus:enc_inst.rdaddr[2]
rdaddr[2] => ctrl_bus:ctrl_inst.rdaddr[2]
rdaddr[2] => adc_bus:adc_inst.rdaddr[2]
rdaddr[3] => motor_bus:mtr_inst.rdaddr[3]
rdaddr[3] => enc_bus:enc_inst.rdaddr[3]
rdaddr[3] => ctrl_bus:ctrl_inst.rdaddr[3]
rdaddr[3] => adc_bus:adc_inst.rdaddr[3]
rdaddr[4] => motor_bus:mtr_inst.rdaddr[4]
rdaddr[4] => enc_bus:enc_inst.rdaddr[4]
rdaddr[4] => ctrl_bus:ctrl_inst.rdaddr[4]
rdaddr[4] => adc_bus:adc_inst.rdaddr[4]
rdaddr[5] => motor_bus:mtr_inst.rdaddr[5]
rdaddr[5] => enc_bus:enc_inst.rdaddr[5]
rdaddr[5] => ctrl_bus:ctrl_inst.rdaddr[5]
rdaddr[5] => adc_bus:adc_inst.rdaddr[5]
rdaddr[6] => motor_bus:mtr_inst.rdaddr[6]
rdaddr[6] => enc_bus:enc_inst.rdaddr[6]
rdaddr[6] => ctrl_bus:ctrl_inst.rdaddr[6]
rdaddr[6] => adc_bus:adc_inst.rdaddr[6]
rdaddr[7] => motor_bus:mtr_inst.rdaddr[7]
rdaddr[7] => enc_bus:enc_inst.rdaddr[7]
rdaddr[7] => ctrl_bus:ctrl_inst.rdaddr[7]
rdaddr[7] => adc_bus:adc_inst.rdaddr[7]
rdaddr[8] => motor_bus:mtr_inst.rdaddr[8]
rdaddr[8] => enc_bus:enc_inst.rdaddr[8]
rdaddr[8] => ctrl_bus:ctrl_inst.rdaddr[8]
rdaddr[8] => adc_bus:adc_inst.rdaddr[8]
rdaddr[9] => motor_bus:mtr_inst.rdaddr[9]
rdaddr[9] => enc_bus:enc_inst.rdaddr[9]
rdaddr[9] => ctrl_bus:ctrl_inst.rdaddr[9]
rdaddr[9] => adc_bus:adc_inst.rdaddr[9]
rdaddr[10] => motor_bus:mtr_inst.rdaddr[10]
rdaddr[10] => enc_bus:enc_inst.rdaddr[10]
rdaddr[10] => ctrl_bus:ctrl_inst.rdaddr[10]
rdaddr[10] => adc_bus:adc_inst.rdaddr[10]
rdaddr[11] => motor_bus:mtr_inst.rdaddr[11]
rdaddr[11] => enc_bus:enc_inst.rdaddr[11]
rdaddr[11] => ctrl_bus:ctrl_inst.rdaddr[11]
rdaddr[11] => adc_bus:adc_inst.rdaddr[11]
rdaddr[12] => motor_bus:mtr_inst.rdaddr[12]
rdaddr[12] => enc_bus:enc_inst.rdaddr[12]
rdaddr[12] => ctrl_bus:ctrl_inst.rdaddr[12]
rdaddr[12] => adc_bus:adc_inst.rdaddr[12]
rdaddr[13] => motor_bus:mtr_inst.rdaddr[13]
rdaddr[13] => enc_bus:enc_inst.rdaddr[13]
rdaddr[13] => ctrl_bus:ctrl_inst.rdaddr[13]
rdaddr[13] => adc_bus:adc_inst.rdaddr[13]
rdaddr[14] => motor_bus:mtr_inst.rdaddr[14]
rdaddr[14] => enc_bus:enc_inst.rdaddr[14]
rdaddr[14] => ctrl_bus:ctrl_inst.rdaddr[14]
rdaddr[14] => adc_bus:adc_inst.rdaddr[14]
rdaddr[15] => motor_bus:mtr_inst.rdaddr[15]
rdaddr[15] => enc_bus:enc_inst.rdaddr[15]
rdaddr[15] => ctrl_bus:ctrl_inst.rdaddr[15]
rdaddr[15] => adc_bus:adc_inst.rdaddr[15]
wraddr[0] => motor_bus:mtr_inst.wraddr[0]
wraddr[0] => enc_bus:enc_inst.wraddr[0]
wraddr[0] => ctrl_bus:ctrl_inst.wraddr[0]
wraddr[0] => adc_bus:adc_inst.wraddr[0]
wraddr[1] => motor_bus:mtr_inst.wraddr[1]
wraddr[1] => enc_bus:enc_inst.wraddr[1]
wraddr[1] => ctrl_bus:ctrl_inst.wraddr[1]
wraddr[1] => adc_bus:adc_inst.wraddr[1]
wraddr[2] => motor_bus:mtr_inst.wraddr[2]
wraddr[2] => enc_bus:enc_inst.wraddr[2]
wraddr[2] => ctrl_bus:ctrl_inst.wraddr[2]
wraddr[2] => adc_bus:adc_inst.wraddr[2]
wraddr[3] => motor_bus:mtr_inst.wraddr[3]
wraddr[3] => enc_bus:enc_inst.wraddr[3]
wraddr[3] => ctrl_bus:ctrl_inst.wraddr[3]
wraddr[3] => adc_bus:adc_inst.wraddr[3]
wraddr[4] => motor_bus:mtr_inst.wraddr[4]
wraddr[4] => enc_bus:enc_inst.wraddr[4]
wraddr[4] => ctrl_bus:ctrl_inst.wraddr[4]
wraddr[4] => adc_bus:adc_inst.wraddr[4]
wraddr[5] => motor_bus:mtr_inst.wraddr[5]
wraddr[5] => enc_bus:enc_inst.wraddr[5]
wraddr[5] => ctrl_bus:ctrl_inst.wraddr[5]
wraddr[5] => adc_bus:adc_inst.wraddr[5]
wraddr[6] => motor_bus:mtr_inst.wraddr[6]
wraddr[6] => enc_bus:enc_inst.wraddr[6]
wraddr[6] => ctrl_bus:ctrl_inst.wraddr[6]
wraddr[6] => adc_bus:adc_inst.wraddr[6]
wraddr[7] => motor_bus:mtr_inst.wraddr[7]
wraddr[7] => enc_bus:enc_inst.wraddr[7]
wraddr[7] => ctrl_bus:ctrl_inst.wraddr[7]
wraddr[7] => adc_bus:adc_inst.wraddr[7]
wraddr[8] => motor_bus:mtr_inst.wraddr[8]
wraddr[8] => enc_bus:enc_inst.wraddr[8]
wraddr[8] => ctrl_bus:ctrl_inst.wraddr[8]
wraddr[8] => adc_bus:adc_inst.wraddr[8]
wraddr[9] => motor_bus:mtr_inst.wraddr[9]
wraddr[9] => enc_bus:enc_inst.wraddr[9]
wraddr[9] => ctrl_bus:ctrl_inst.wraddr[9]
wraddr[9] => adc_bus:adc_inst.wraddr[9]
wraddr[10] => motor_bus:mtr_inst.wraddr[10]
wraddr[10] => enc_bus:enc_inst.wraddr[10]
wraddr[10] => ctrl_bus:ctrl_inst.wraddr[10]
wraddr[10] => adc_bus:adc_inst.wraddr[10]
wraddr[11] => motor_bus:mtr_inst.wraddr[11]
wraddr[11] => enc_bus:enc_inst.wraddr[11]
wraddr[11] => ctrl_bus:ctrl_inst.wraddr[11]
wraddr[11] => adc_bus:adc_inst.wraddr[11]
wraddr[12] => motor_bus:mtr_inst.wraddr[12]
wraddr[12] => enc_bus:enc_inst.wraddr[12]
wraddr[12] => ctrl_bus:ctrl_inst.wraddr[12]
wraddr[12] => adc_bus:adc_inst.wraddr[12]
wraddr[13] => motor_bus:mtr_inst.wraddr[13]
wraddr[13] => enc_bus:enc_inst.wraddr[13]
wraddr[13] => ctrl_bus:ctrl_inst.wraddr[13]
wraddr[13] => adc_bus:adc_inst.wraddr[13]
wraddr[14] => motor_bus:mtr_inst.wraddr[14]
wraddr[14] => enc_bus:enc_inst.wraddr[14]
wraddr[14] => ctrl_bus:ctrl_inst.wraddr[14]
wraddr[14] => adc_bus:adc_inst.wraddr[14]
wraddr[15] => motor_bus:mtr_inst.wraddr[15]
wraddr[15] => enc_bus:enc_inst.wraddr[15]
wraddr[15] => ctrl_bus:ctrl_inst.wraddr[15]
wraddr[15] => adc_bus:adc_inst.wraddr[15]
be[0] => motor_bus:mtr_inst.be[0]
be[0] => enc_bus:enc_inst.be[0]
be[0] => ctrl_bus:ctrl_inst.be[0]
be[0] => adc_bus:adc_inst.be[0]
be[1] => motor_bus:mtr_inst.be[1]
be[1] => enc_bus:enc_inst.be[1]
be[1] => ctrl_bus:ctrl_inst.be[1]
be[1] => adc_bus:adc_inst.be[1]
write => motor_bus:mtr_inst.write
write => enc_bus:enc_inst.write
write => ctrl_bus:ctrl_inst.write
write => adc_bus:adc_inst.write
wrdata[0] => motor_bus:mtr_inst.wrdata[0]
wrdata[0] => enc_bus:enc_inst.wrdata[0]
wrdata[0] => ctrl_bus:ctrl_inst.wrdata[0]
wrdata[0] => adc_bus:adc_inst.wrdata[0]
wrdata[1] => motor_bus:mtr_inst.wrdata[1]
wrdata[1] => enc_bus:enc_inst.wrdata[1]
wrdata[1] => ctrl_bus:ctrl_inst.wrdata[1]
wrdata[1] => adc_bus:adc_inst.wrdata[1]
wrdata[2] => motor_bus:mtr_inst.wrdata[2]
wrdata[2] => enc_bus:enc_inst.wrdata[2]
wrdata[2] => ctrl_bus:ctrl_inst.wrdata[2]
wrdata[2] => adc_bus:adc_inst.wrdata[2]
wrdata[3] => motor_bus:mtr_inst.wrdata[3]
wrdata[3] => enc_bus:enc_inst.wrdata[3]
wrdata[3] => ctrl_bus:ctrl_inst.wrdata[3]
wrdata[3] => adc_bus:adc_inst.wrdata[3]
wrdata[4] => motor_bus:mtr_inst.wrdata[4]
wrdata[4] => enc_bus:enc_inst.wrdata[4]
wrdata[4] => ctrl_bus:ctrl_inst.wrdata[4]
wrdata[4] => adc_bus:adc_inst.wrdata[4]
wrdata[5] => motor_bus:mtr_inst.wrdata[5]
wrdata[5] => enc_bus:enc_inst.wrdata[5]
wrdata[5] => ctrl_bus:ctrl_inst.wrdata[5]
wrdata[5] => adc_bus:adc_inst.wrdata[5]
wrdata[6] => motor_bus:mtr_inst.wrdata[6]
wrdata[6] => enc_bus:enc_inst.wrdata[6]
wrdata[6] => ctrl_bus:ctrl_inst.wrdata[6]
wrdata[6] => adc_bus:adc_inst.wrdata[6]
wrdata[7] => motor_bus:mtr_inst.wrdata[7]
wrdata[7] => enc_bus:enc_inst.wrdata[7]
wrdata[7] => ctrl_bus:ctrl_inst.wrdata[7]
wrdata[7] => adc_bus:adc_inst.wrdata[7]
wrdata[8] => motor_bus:mtr_inst.wrdata[8]
wrdata[8] => enc_bus:enc_inst.wrdata[8]
wrdata[8] => ctrl_bus:ctrl_inst.wrdata[8]
wrdata[8] => adc_bus:adc_inst.wrdata[8]
wrdata[9] => motor_bus:mtr_inst.wrdata[9]
wrdata[9] => enc_bus:enc_inst.wrdata[9]
wrdata[9] => ctrl_bus:ctrl_inst.wrdata[9]
wrdata[9] => adc_bus:adc_inst.wrdata[9]
wrdata[10] => motor_bus:mtr_inst.wrdata[10]
wrdata[10] => enc_bus:enc_inst.wrdata[10]
wrdata[10] => ctrl_bus:ctrl_inst.wrdata[10]
wrdata[10] => adc_bus:adc_inst.wrdata[10]
wrdata[11] => motor_bus:mtr_inst.wrdata[11]
wrdata[11] => enc_bus:enc_inst.wrdata[11]
wrdata[11] => ctrl_bus:ctrl_inst.wrdata[11]
wrdata[11] => adc_bus:adc_inst.wrdata[11]
wrdata[12] => motor_bus:mtr_inst.wrdata[12]
wrdata[12] => enc_bus:enc_inst.wrdata[12]
wrdata[12] => ctrl_bus:ctrl_inst.wrdata[12]
wrdata[12] => adc_bus:adc_inst.wrdata[12]
wrdata[13] => motor_bus:mtr_inst.wrdata[13]
wrdata[13] => enc_bus:enc_inst.wrdata[13]
wrdata[13] => ctrl_bus:ctrl_inst.wrdata[13]
wrdata[13] => adc_bus:adc_inst.wrdata[13]
wrdata[14] => motor_bus:mtr_inst.wrdata[14]
wrdata[14] => enc_bus:enc_inst.wrdata[14]
wrdata[14] => ctrl_bus:ctrl_inst.wrdata[14]
wrdata[14] => adc_bus:adc_inst.wrdata[14]
wrdata[15] => motor_bus:mtr_inst.wrdata[15]
wrdata[15] => enc_bus:enc_inst.wrdata[15]
wrdata[15] => ctrl_bus:ctrl_inst.wrdata[15]
wrdata[15] => adc_bus:adc_inst.wrdata[15]
rddata[0] <= rddata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= rddata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[2] <= rddata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[3] <= rddata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[4] <= rddata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[5] <= rddata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[6] <= rddata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[7] <= rddata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[8] <= rddata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[9] <= rddata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[10] <= rddata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[11] <= rddata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[12] <= rddata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[13] <= rddata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[14] <= rddata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[15] <= rddata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nirq <= ctrl_bus:ctrl_inst.nirq
step[0] <= motor_bus:mtr_inst.step[0]
step[1] <= motor_bus:mtr_inst.step[1]
step[2] <= motor_bus:mtr_inst.step[2]
step[3] <= motor_bus:mtr_inst.step[3]
step[4] <= motor_bus:mtr_inst.step[4]
step[5] <= motor_bus:mtr_inst.step[5]
step[6] <= motor_bus:mtr_inst.step[6]
step[7] <= motor_bus:mtr_inst.step[7]
dir[0] <= motor_bus:mtr_inst.dir[0]
dir[1] <= motor_bus:mtr_inst.dir[1]
dir[2] <= motor_bus:mtr_inst.dir[2]
dir[3] <= motor_bus:mtr_inst.dir[3]
dir[4] <= motor_bus:mtr_inst.dir[4]
dir[5] <= motor_bus:mtr_inst.dir[5]
dir[6] <= motor_bus:mtr_inst.dir[6]
dir[7] <= motor_bus:mtr_inst.dir[7]
sd_ena <= motor_bus:mtr_inst.sd_ena
sd_oe_n <= motor_bus:mtr_inst.sd_oe_n
X[0] <= motor_bus:mtr_inst.X[0]
X[1] <= motor_bus:mtr_inst.X[1]
X[2] <= motor_bus:mtr_inst.X[2]
X[3] <= motor_bus:mtr_inst.X[3]
X[4] <= motor_bus:mtr_inst.X[4]
Y[0] <= motor_bus:mtr_inst.Y[0]
Y[1] <= motor_bus:mtr_inst.Y[1]
Y[2] <= motor_bus:mtr_inst.Y[2]
Y[3] <= motor_bus:mtr_inst.Y[3]
Y[4] <= motor_bus:mtr_inst.Y[4]
U[0] <= motor_bus:mtr_inst.U[0]
U[1] <= motor_bus:mtr_inst.U[1]
U[2] <= motor_bus:mtr_inst.U[2]
V[0] <= motor_bus:mtr_inst.V[0]
V[1] <= motor_bus:mtr_inst.V[1]
V[2] <= motor_bus:mtr_inst.V[2]
enc_A[0] => enc_bus:enc_inst.enc_A[0]
enc_A[1] => enc_bus:enc_inst.enc_A[1]
enc_A[2] => enc_bus:enc_inst.enc_A[2]
enc_A[3] => enc_bus:enc_inst.enc_A[3]
enc_A[4] => enc_bus:enc_inst.enc_A[4]
enc_A[5] => enc_bus:enc_inst.enc_A[5]
enc_A[6] => enc_bus:enc_inst.enc_A[6]
enc_A[7] => enc_bus:enc_inst.enc_A[7]
enc_B[0] => enc_bus:enc_inst.enc_B[0]
enc_B[1] => enc_bus:enc_inst.enc_B[1]
enc_B[2] => enc_bus:enc_inst.enc_B[2]
enc_B[3] => enc_bus:enc_inst.enc_B[3]
enc_B[4] => enc_bus:enc_inst.enc_B[4]
enc_B[5] => enc_bus:enc_inst.enc_B[5]
enc_B[6] => enc_bus:enc_inst.enc_B[6]
enc_B[7] => enc_bus:enc_inst.enc_B[7]
enc_Z[0] => enc_bus:enc_inst.enc_Z[0]
enc_Z[1] => enc_bus:enc_inst.enc_Z[1]
enc_Z[2] => enc_bus:enc_inst.enc_Z[2]
enc_Z[3] => enc_bus:enc_inst.enc_Z[3]
enc_Z[4] => enc_bus:enc_inst.enc_Z[4]
enc_Z[5] => enc_bus:enc_inst.enc_Z[5]
enc_Z[6] => enc_bus:enc_inst.enc_Z[6]
enc_Z[7] => enc_bus:enc_inst.enc_Z[7]
adc_sclk <= adc_bus:adc_inst.sclk
adc_csn <= adc_bus:adc_inst.csn
adc_mosi <= adc_bus:adc_inst.mosi
adc_miso => adc_bus:adc_inst.miso
sig_out[0] <= ctrl_bus:ctrl_inst.sig_out[0]
sig_out[1] <= ctrl_bus:ctrl_inst.sig_out[1]
sig_out[2] <= ctrl_bus:ctrl_inst.sig_out[2]
sig_out[3] <= ctrl_bus:ctrl_inst.sig_out[3]
sig_out[4] <= ctrl_bus:ctrl_inst.sig_out[4]
sig_out[5] <= ctrl_bus:ctrl_inst.sig_out[5]
sig_out[6] <= ctrl_bus:ctrl_inst.sig_out[6]
sig_out[7] <= ctrl_bus:ctrl_inst.sig_out[7]
sig_out[8] <= ctrl_bus:ctrl_inst.sig_out[8]
sig_out[9] <= ctrl_bus:ctrl_inst.sig_out[9]
sig_out[10] <= ctrl_bus:ctrl_inst.sig_out[10]
sig_out[11] <= ctrl_bus:ctrl_inst.sig_out[11]
sig_out[12] <= ctrl_bus:ctrl_inst.sig_out[12]
sig_out[13] <= ctrl_bus:ctrl_inst.sig_out[13]
sig_out[14] <= ctrl_bus:ctrl_inst.sig_out[14]
sig_out[15] <= ctrl_bus:ctrl_inst.sig_out[15]
gen_sclk <= ctrl_bus:ctrl_inst.gen_sclk
gen_sdo <= ctrl_bus:ctrl_inst.gen_sdo
gen_lock <= ctrl_bus:ctrl_inst.gen_lock
gen_sdi => ctrl_bus:ctrl_inst.gen_sdi
pult_sclk <= ctrl_bus:ctrl_inst.pult_sclk
pult_sdo <= ctrl_bus:ctrl_inst.pult_sdo
pult_lock <= ctrl_bus:ctrl_inst.pult_lock
pult_sdi => ctrl_bus:ctrl_inst.pult_sdi
sig_in[0] => ctrl_bus:ctrl_inst.sig_in[0]
sig_in[1] => ctrl_bus:ctrl_inst.sig_in[1]
sig_in[2] => ctrl_bus:ctrl_inst.sig_in[2]
sig_in[3] => ctrl_bus:ctrl_inst.sig_in[3]
sig_in[4] => ctrl_bus:ctrl_inst.sig_in[4]
sig_in[5] => ctrl_bus:ctrl_inst.sig_in[5]
sig_in[6] => ctrl_bus:ctrl_inst.sig_in[6]
sig_in[7] => ctrl_bus:ctrl_inst.sig_in[7]
power_OK => ctrl_bus:ctrl_inst.power_OK
wire_break => ctrl_bus:ctrl_inst.wire_break
led <= ctrl_bus:ctrl_inst.led
oe <= ctrl_bus:ctrl_inst.oe
center_n <= ctrl_bus:ctrl_inst.center_n


|top|mcu_main:mcu_inst|main:main_inst|motor_bus:mtr_inst
clk => motor_cont:cont_inst.clk
clk => step_dir:X_inst.clk
clk => step_dir:Y_inst.clk
clk => step_dir:U_inst.clk
clk => step_dir:V_inst.clk
clk => step_cnts:cnt_inst.clk
clk => prescale:to_prescale.clk
clk => global_snapshot~0.CLK
clk => mtr_timeout~reg0.CLK
clk => timer[0].CLK
clk => timer[1].CLK
clk => timer[2].CLK
clk => timer[3].CLK
clk => timer[4].CLK
clk => timer[5].CLK
clk => timer[6].CLK
clk => timer[7].CLK
clk => timer[8].CLK
clk => timer[9].CLK
clk => timer[10].CLK
clk => timer[11].CLK
clk => timer[12].CLK
clk => timer[13].CLK
clk => timer[14].CLK
clk => timer[15].CLK
clk => timer[16].CLK
clk => timer[17].CLK
clk => timer[18].CLK
clk => timer[19].CLK
clk => task_id_snap[0].CLK
clk => task_id_snap[1].CLK
clk => task_id_snap[2].CLK
clk => task_id_snap[3].CLK
clk => task_id_snap[4].CLK
clk => task_id_snap[5].CLK
clk => task_id_snap[6].CLK
clk => task_id_snap[7].CLK
clk => task_id_snap[8].CLK
clk => task_id_snap[9].CLK
clk => task_id_snap[10].CLK
clk => task_id_snap[11].CLK
clk => task_id_snap[12].CLK
clk => task_id_snap[13].CLK
clk => task_id_snap[14].CLK
clk => task_id_snap[15].CLK
clk => task_id_snap[16].CLK
clk => task_id_snap[17].CLK
clk => task_id_snap[18].CLK
clk => task_id_snap[19].CLK
clk => task_id_snap[20].CLK
clk => task_id_snap[21].CLK
clk => task_id_snap[22].CLK
clk => task_id_snap[23].CLK
clk => task_id_snap[24].CLK
clk => task_id_snap[25].CLK
clk => task_id_snap[26].CLK
clk => task_id_snap[27].CLK
clk => task_id_snap[28].CLK
clk => task_id_snap[29].CLK
clk => task_id_snap[30].CLK
clk => task_id_snap[31].CLK
clk => V[0]~reg0.CLK
clk => V[1]~reg0.CLK
clk => V[2]~reg0.CLK
clk => U[0]~reg0.CLK
clk => U[1]~reg0.CLK
clk => U[2]~reg0.CLK
clk => Y[0]~reg0.CLK
clk => Y[1]~reg0.CLK
clk => Y[2]~reg0.CLK
clk => Y[3]~reg0.CLK
clk => Y[4]~reg0.CLK
clk => X[0]~reg0.CLK
clk => X[1]~reg0.CLK
clk => X[2]~reg0.CLK
clk => X[3]~reg0.CLK
clk => X[4]~reg0.CLK
clk => dir[0]~reg0.CLK
clk => dir[1]~reg0.CLK
clk => dir[2]~reg0.CLK
clk => dir[3]~reg0.CLK
clk => dir[4]~reg0.CLK
clk => dir[5]~reg0.CLK
clk => dir[6]~reg0.CLK
clk => dir[7]~reg0.CLK
clk => step[0]~reg0.CLK
clk => step[1]~reg0.CLK
clk => step[2]~reg0.CLK
clk => step[3]~reg0.CLK
clk => step[4]~reg0.CLK
clk => step[5]~reg0.CLK
clk => step[6]~reg0.CLK
clk => step[7]~reg0.CLK
clk => rddata[0]~reg0.CLK
clk => rddata[1]~reg0.CLK
clk => rddata[2]~reg0.CLK
clk => rddata[3]~reg0.CLK
clk => rddata[4]~reg0.CLK
clk => rddata[5]~reg0.CLK
clk => rddata[6]~reg0.CLK
clk => rddata[7]~reg0.CLK
clk => rddata[8]~reg0.CLK
clk => rddata[9]~reg0.CLK
clk => rddata[10]~reg0.CLK
clk => rddata[11]~reg0.CLK
clk => rddata[12]~reg0.CLK
clk => rddata[13]~reg0.CLK
clk => rddata[14]~reg0.CLK
clk => rddata[15]~reg0.CLK
clk => sd_ena~reg0.CLK
clk => sd_oe_n~reg0.CLK
clk => T_scale[0].CLK
clk => T_scale[1].CLK
clk => T_scale[2].CLK
clk => T_scale[3].CLK
clk => T_scale[4].CLK
clk => T_scale[5].CLK
clk => T_scale[6].CLK
clk => T_scale[7].CLK
clk => T_scale[8].CLK
clk => T_scale[9].CLK
clk => T_scale[10].CLK
clk => T_scale[11].CLK
clk => T_scale[12].CLK
clk => T_scale[13].CLK
clk => T_scale[14].CLK
clk => T_scale[15].CLK
clk => timeout_ena.CLK
clk => timeout[0].CLK
clk => timeout[1].CLK
clk => timeout[2].CLK
clk => timeout[3].CLK
clk => timeout[4].CLK
clk => timeout[5].CLK
clk => timeout[6].CLK
clk => timeout[7].CLK
clk => timeout[8].CLK
clk => timeout[9].CLK
clk => timeout[10].CLK
clk => timeout[11].CLK
clk => timeout[12].CLK
clk => timeout[13].CLK
clk => timeout[14].CLK
clk => timeout[15].CLK
clk => timeout[16].CLK
clk => timeout[17].CLK
clk => timeout[18].CLK
clk => timeout[19].CLK
clk => task_id[0].CLK
clk => task_id[1].CLK
clk => task_id[2].CLK
clk => task_id[3].CLK
clk => task_id[4].CLK
clk => task_id[5].CLK
clk => task_id[6].CLK
clk => task_id[7].CLK
clk => task_id[8].CLK
clk => task_id[9].CLK
clk => task_id[10].CLK
clk => task_id[11].CLK
clk => task_id[12].CLK
clk => task_id[13].CLK
clk => task_id[14].CLK
clk => task_id[15].CLK
clk => task_id[16].CLK
clk => task_id[17].CLK
clk => task_id[18].CLK
clk => task_id[19].CLK
clk => task_id[20].CLK
clk => task_id[21].CLK
clk => task_id[22].CLK
clk => task_id[23].CLK
clk => task_id[24].CLK
clk => task_id[25].CLK
clk => task_id[26].CLK
clk => task_id[27].CLK
clk => task_id[28].CLK
clk => task_id[29].CLK
clk => task_id[30].CLK
clk => task_id[31].CLK
clk => oe.CLK
clk => swap_uv.CLK
clk => swap_xy.CLK
clk => main_dir[0].CLK
clk => main_dir[1].CLK
clk => main_dir[2].CLK
clk => main_dir[3].CLK
clk => T[0][0].CLK
clk => T[0][1].CLK
clk => T[0][2].CLK
clk => T[0][3].CLK
clk => T[0][4].CLK
clk => T[0][5].CLK
clk => T[0][6].CLK
clk => T[0][7].CLK
clk => T[0][8].CLK
clk => T[0][9].CLK
clk => T[0][10].CLK
clk => T[0][11].CLK
clk => T[0][12].CLK
clk => T[0][13].CLK
clk => T[0][14].CLK
clk => T[0][15].CLK
clk => T[0][16].CLK
clk => T[0][17].CLK
clk => T[0][18].CLK
clk => T[0][19].CLK
clk => T[0][20].CLK
clk => T[0][21].CLK
clk => T[0][22].CLK
clk => T[0][23].CLK
clk => T[0][24].CLK
clk => T[0][25].CLK
clk => T[0][26].CLK
clk => T[0][27].CLK
clk => T[0][28].CLK
clk => T[0][29].CLK
clk => T[0][30].CLK
clk => T[0][31].CLK
clk => T[1][0].CLK
clk => T[1][1].CLK
clk => T[1][2].CLK
clk => T[1][3].CLK
clk => T[1][4].CLK
clk => T[1][5].CLK
clk => T[1][6].CLK
clk => T[1][7].CLK
clk => T[1][8].CLK
clk => T[1][9].CLK
clk => T[1][10].CLK
clk => T[1][11].CLK
clk => T[1][12].CLK
clk => T[1][13].CLK
clk => T[1][14].CLK
clk => T[1][15].CLK
clk => T[1][16].CLK
clk => T[1][17].CLK
clk => T[1][18].CLK
clk => T[1][19].CLK
clk => T[1][20].CLK
clk => T[1][21].CLK
clk => T[1][22].CLK
clk => T[1][23].CLK
clk => T[1][24].CLK
clk => T[1][25].CLK
clk => T[1][26].CLK
clk => T[1][27].CLK
clk => T[1][28].CLK
clk => T[1][29].CLK
clk => T[1][30].CLK
clk => T[1][31].CLK
clk => T[2][0].CLK
clk => T[2][1].CLK
clk => T[2][2].CLK
clk => T[2][3].CLK
clk => T[2][4].CLK
clk => T[2][5].CLK
clk => T[2][6].CLK
clk => T[2][7].CLK
clk => T[2][8].CLK
clk => T[2][9].CLK
clk => T[2][10].CLK
clk => T[2][11].CLK
clk => T[2][12].CLK
clk => T[2][13].CLK
clk => T[2][14].CLK
clk => T[2][15].CLK
clk => T[2][16].CLK
clk => T[2][17].CLK
clk => T[2][18].CLK
clk => T[2][19].CLK
clk => T[2][20].CLK
clk => T[2][21].CLK
clk => T[2][22].CLK
clk => T[2][23].CLK
clk => T[2][24].CLK
clk => T[2][25].CLK
clk => T[2][26].CLK
clk => T[2][27].CLK
clk => T[2][28].CLK
clk => T[2][29].CLK
clk => T[2][30].CLK
clk => T[2][31].CLK
clk => T[3][0].CLK
clk => T[3][1].CLK
clk => T[3][2].CLK
clk => T[3][3].CLK
clk => T[3][4].CLK
clk => T[3][5].CLK
clk => T[3][6].CLK
clk => T[3][7].CLK
clk => T[3][8].CLK
clk => T[3][9].CLK
clk => T[3][10].CLK
clk => T[3][11].CLK
clk => T[3][12].CLK
clk => T[3][13].CLK
clk => T[3][14].CLK
clk => T[3][15].CLK
clk => T[3][16].CLK
clk => T[3][17].CLK
clk => T[3][18].CLK
clk => T[3][19].CLK
clk => T[3][20].CLK
clk => T[3][21].CLK
clk => T[3][22].CLK
clk => T[3][23].CLK
clk => T[3][24].CLK
clk => T[3][25].CLK
clk => T[3][26].CLK
clk => T[3][27].CLK
clk => T[3][28].CLK
clk => T[3][29].CLK
clk => T[3][30].CLK
clk => T[3][31].CLK
clk => N[0][0].CLK
clk => N[0][1].CLK
clk => N[0][2].CLK
clk => N[0][3].CLK
clk => N[0][4].CLK
clk => N[0][5].CLK
clk => N[0][6].CLK
clk => N[0][7].CLK
clk => N[0][8].CLK
clk => N[0][9].CLK
clk => N[0][10].CLK
clk => N[0][11].CLK
clk => N[0][12].CLK
clk => N[0][13].CLK
clk => N[0][14].CLK
clk => N[0][15].CLK
clk => N[0][16].CLK
clk => N[0][17].CLK
clk => N[0][18].CLK
clk => N[0][19].CLK
clk => N[0][20].CLK
clk => N[0][21].CLK
clk => N[0][22].CLK
clk => N[0][23].CLK
clk => N[0][24].CLK
clk => N[0][25].CLK
clk => N[0][26].CLK
clk => N[0][27].CLK
clk => N[0][28].CLK
clk => N[0][29].CLK
clk => N[0][30].CLK
clk => N[0][31].CLK
clk => N[1][0].CLK
clk => N[1][1].CLK
clk => N[1][2].CLK
clk => N[1][3].CLK
clk => N[1][4].CLK
clk => N[1][5].CLK
clk => N[1][6].CLK
clk => N[1][7].CLK
clk => N[1][8].CLK
clk => N[1][9].CLK
clk => N[1][10].CLK
clk => N[1][11].CLK
clk => N[1][12].CLK
clk => N[1][13].CLK
clk => N[1][14].CLK
clk => N[1][15].CLK
clk => N[1][16].CLK
clk => N[1][17].CLK
clk => N[1][18].CLK
clk => N[1][19].CLK
clk => N[1][20].CLK
clk => N[1][21].CLK
clk => N[1][22].CLK
clk => N[1][23].CLK
clk => N[1][24].CLK
clk => N[1][25].CLK
clk => N[1][26].CLK
clk => N[1][27].CLK
clk => N[1][28].CLK
clk => N[1][29].CLK
clk => N[1][30].CLK
clk => N[1][31].CLK
clk => N[2][0].CLK
clk => N[2][1].CLK
clk => N[2][2].CLK
clk => N[2][3].CLK
clk => N[2][4].CLK
clk => N[2][5].CLK
clk => N[2][6].CLK
clk => N[2][7].CLK
clk => N[2][8].CLK
clk => N[2][9].CLK
clk => N[2][10].CLK
clk => N[2][11].CLK
clk => N[2][12].CLK
clk => N[2][13].CLK
clk => N[2][14].CLK
clk => N[2][15].CLK
clk => N[2][16].CLK
clk => N[2][17].CLK
clk => N[2][18].CLK
clk => N[2][19].CLK
clk => N[2][20].CLK
clk => N[2][21].CLK
clk => N[2][22].CLK
clk => N[2][23].CLK
clk => N[2][24].CLK
clk => N[2][25].CLK
clk => N[2][26].CLK
clk => N[2][27].CLK
clk => N[2][28].CLK
clk => N[2][29].CLK
clk => N[2][30].CLK
clk => N[2][31].CLK
clk => N[3][0].CLK
clk => N[3][1].CLK
clk => N[3][2].CLK
clk => N[3][3].CLK
clk => N[3][4].CLK
clk => N[3][5].CLK
clk => N[3][6].CLK
clk => N[3][7].CLK
clk => N[3][8].CLK
clk => N[3][9].CLK
clk => N[3][10].CLK
clk => N[3][11].CLK
clk => N[3][12].CLK
clk => N[3][13].CLK
clk => N[3][14].CLK
clk => N[3][15].CLK
clk => N[3][16].CLK
clk => N[3][17].CLK
clk => N[3][18].CLK
clk => N[3][19].CLK
clk => N[3][20].CLK
clk => N[3][21].CLK
clk => N[3][22].CLK
clk => N[3][23].CLK
clk => N[3][24].CLK
clk => N[3][25].CLK
clk => N[3][26].CLK
clk => N[3][27].CLK
clk => N[3][28].CLK
clk => N[3][29].CLK
clk => N[3][30].CLK
clk => N[3][31].CLK
aclr => motor_cont:cont_inst.aclr
aclr => step_dir:X_inst.aclr
aclr => step_dir:Y_inst.aclr
aclr => step_dir:U_inst.aclr
aclr => step_dir:V_inst.aclr
aclr => step_cnts:cnt_inst.aclr
aclr => prescale:to_prescale.aclr
aclr => global_snapshot~0.ACLR
aclr => mtr_timeout~reg0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => timer[11].ACLR
aclr => timer[12].ACLR
aclr => timer[13].ACLR
aclr => timer[14].ACLR
aclr => timer[15].ACLR
aclr => timer[16].ACLR
aclr => timer[17].ACLR
aclr => timer[18].ACLR
aclr => timer[19].ACLR
aclr => task_id_snap[0].ACLR
aclr => task_id_snap[1].ACLR
aclr => task_id_snap[2].ACLR
aclr => task_id_snap[3].ACLR
aclr => task_id_snap[4].ACLR
aclr => task_id_snap[5].ACLR
aclr => task_id_snap[6].ACLR
aclr => task_id_snap[7].ACLR
aclr => task_id_snap[8].ACLR
aclr => task_id_snap[9].ACLR
aclr => task_id_snap[10].ACLR
aclr => task_id_snap[11].ACLR
aclr => task_id_snap[12].ACLR
aclr => task_id_snap[13].ACLR
aclr => task_id_snap[14].ACLR
aclr => task_id_snap[15].ACLR
aclr => task_id_snap[16].ACLR
aclr => task_id_snap[17].ACLR
aclr => task_id_snap[18].ACLR
aclr => task_id_snap[19].ACLR
aclr => task_id_snap[20].ACLR
aclr => task_id_snap[21].ACLR
aclr => task_id_snap[22].ACLR
aclr => task_id_snap[23].ACLR
aclr => task_id_snap[24].ACLR
aclr => task_id_snap[25].ACLR
aclr => task_id_snap[26].ACLR
aclr => task_id_snap[27].ACLR
aclr => task_id_snap[28].ACLR
aclr => task_id_snap[29].ACLR
aclr => task_id_snap[30].ACLR
aclr => task_id_snap[31].ACLR
aclr => V[0]~reg0.ACLR
aclr => V[1]~reg0.ACLR
aclr => V[2]~reg0.ACLR
aclr => U[0]~reg0.ACLR
aclr => U[1]~reg0.ACLR
aclr => U[2]~reg0.ACLR
aclr => Y[0]~reg0.ACLR
aclr => Y[1]~reg0.ACLR
aclr => Y[2]~reg0.ACLR
aclr => Y[3]~reg0.ACLR
aclr => Y[4]~reg0.ACLR
aclr => X[0]~reg0.ACLR
aclr => X[1]~reg0.ACLR
aclr => X[2]~reg0.ACLR
aclr => X[3]~reg0.ACLR
aclr => X[4]~reg0.ACLR
aclr => rddata[0]~reg0.ACLR
aclr => rddata[1]~reg0.ACLR
aclr => rddata[2]~reg0.ACLR
aclr => rddata[3]~reg0.ACLR
aclr => rddata[4]~reg0.ACLR
aclr => rddata[5]~reg0.ACLR
aclr => rddata[6]~reg0.ACLR
aclr => rddata[7]~reg0.ACLR
aclr => rddata[8]~reg0.ACLR
aclr => rddata[9]~reg0.ACLR
aclr => rddata[10]~reg0.ACLR
aclr => rddata[11]~reg0.ACLR
aclr => rddata[12]~reg0.ACLR
aclr => rddata[13]~reg0.ACLR
aclr => rddata[14]~reg0.ACLR
aclr => rddata[15]~reg0.ACLR
aclr => sd_ena~reg0.ACLR
aclr => sd_oe_n~reg0.PRESET
aclr => T_scale[0].PRESET
aclr => T_scale[1].PRESET
aclr => T_scale[2].PRESET
aclr => T_scale[3].PRESET
aclr => T_scale[4].PRESET
aclr => T_scale[5].ACLR
aclr => T_scale[6].ACLR
aclr => T_scale[7].ACLR
aclr => T_scale[8].ACLR
aclr => T_scale[9].ACLR
aclr => T_scale[10].PRESET
aclr => T_scale[11].PRESET
aclr => T_scale[12].PRESET
aclr => T_scale[13].ACLR
aclr => T_scale[14].ACLR
aclr => T_scale[15].ACLR
aclr => timeout_ena.PRESET
aclr => timeout[0].ACLR
aclr => timeout[1].ACLR
aclr => timeout[2].ACLR
aclr => timeout[3].ACLR
aclr => timeout[4].ACLR
aclr => timeout[5].PRESET
aclr => timeout[6].PRESET
aclr => timeout[7].PRESET
aclr => timeout[8].PRESET
aclr => timeout[9].PRESET
aclr => timeout[10].ACLR
aclr => timeout[11].ACLR
aclr => timeout[12].PRESET
aclr => timeout[13].ACLR
aclr => timeout[14].ACLR
aclr => timeout[15].PRESET
aclr => timeout[16].ACLR
aclr => timeout[17].ACLR
aclr => timeout[18].PRESET
aclr => timeout[19].ACLR
aclr => task_id[0].ACLR
aclr => task_id[1].ACLR
aclr => task_id[2].ACLR
aclr => task_id[3].ACLR
aclr => task_id[4].ACLR
aclr => task_id[5].ACLR
aclr => task_id[6].ACLR
aclr => task_id[7].ACLR
aclr => task_id[8].ACLR
aclr => task_id[9].ACLR
aclr => task_id[10].ACLR
aclr => task_id[11].ACLR
aclr => task_id[12].ACLR
aclr => task_id[13].ACLR
aclr => task_id[14].ACLR
aclr => task_id[15].ACLR
aclr => task_id[16].ACLR
aclr => task_id[17].ACLR
aclr => task_id[18].ACLR
aclr => task_id[19].ACLR
aclr => task_id[20].ACLR
aclr => task_id[21].ACLR
aclr => task_id[22].ACLR
aclr => task_id[23].ACLR
aclr => task_id[24].ACLR
aclr => task_id[25].ACLR
aclr => task_id[26].ACLR
aclr => task_id[27].ACLR
aclr => task_id[28].ACLR
aclr => task_id[29].ACLR
aclr => task_id[30].ACLR
aclr => task_id[31].ACLR
aclr => oe.ACLR
aclr => swap_uv.ACLR
aclr => swap_xy.ACLR
aclr => main_dir[0].ACLR
aclr => main_dir[1].ACLR
aclr => main_dir[2].ACLR
aclr => main_dir[3].ACLR
aclr => T[0][0].PRESET
aclr => T[0][1].PRESET
aclr => T[0][2].PRESET
aclr => T[0][3].PRESET
aclr => T[0][4].PRESET
aclr => T[0][5].PRESET
aclr => T[0][6].PRESET
aclr => T[0][7].PRESET
aclr => T[0][8].PRESET
aclr => T[0][9].PRESET
aclr => T[0][10].PRESET
aclr => T[0][11].PRESET
aclr => T[0][12].PRESET
aclr => T[0][13].PRESET
aclr => T[0][14].PRESET
aclr => T[0][15].PRESET
aclr => T[0][16].PRESET
aclr => T[0][17].PRESET
aclr => T[0][18].PRESET
aclr => T[0][19].PRESET
aclr => T[0][20].PRESET
aclr => T[0][21].PRESET
aclr => T[0][22].PRESET
aclr => T[0][23].PRESET
aclr => T[0][24].PRESET
aclr => T[0][25].PRESET
aclr => T[0][26].PRESET
aclr => T[0][27].PRESET
aclr => T[0][28].PRESET
aclr => T[0][29].PRESET
aclr => T[0][30].PRESET
aclr => T[0][31].PRESET
aclr => T[1][0].PRESET
aclr => T[1][1].PRESET
aclr => T[1][2].PRESET
aclr => T[1][3].PRESET
aclr => T[1][4].PRESET
aclr => T[1][5].PRESET
aclr => T[1][6].PRESET
aclr => T[1][7].PRESET
aclr => T[1][8].PRESET
aclr => T[1][9].PRESET
aclr => T[1][10].PRESET
aclr => T[1][11].PRESET
aclr => T[1][12].PRESET
aclr => T[1][13].PRESET
aclr => T[1][14].PRESET
aclr => T[1][15].PRESET
aclr => T[1][16].PRESET
aclr => T[1][17].PRESET
aclr => T[1][18].PRESET
aclr => T[1][19].PRESET
aclr => T[1][20].PRESET
aclr => T[1][21].PRESET
aclr => T[1][22].PRESET
aclr => T[1][23].PRESET
aclr => T[1][24].PRESET
aclr => T[1][25].PRESET
aclr => T[1][26].PRESET
aclr => T[1][27].PRESET
aclr => T[1][28].PRESET
aclr => T[1][29].PRESET
aclr => T[1][30].PRESET
aclr => T[1][31].PRESET
aclr => T[2][0].PRESET
aclr => T[2][1].PRESET
aclr => T[2][2].PRESET
aclr => T[2][3].PRESET
aclr => T[2][4].PRESET
aclr => T[2][5].PRESET
aclr => T[2][6].PRESET
aclr => T[2][7].PRESET
aclr => T[2][8].PRESET
aclr => T[2][9].PRESET
aclr => T[2][10].PRESET
aclr => T[2][11].PRESET
aclr => T[2][12].PRESET
aclr => T[2][13].PRESET
aclr => T[2][14].PRESET
aclr => T[2][15].PRESET
aclr => T[2][16].PRESET
aclr => T[2][17].PRESET
aclr => T[2][18].PRESET
aclr => T[2][19].PRESET
aclr => T[2][20].PRESET
aclr => T[2][21].PRESET
aclr => T[2][22].PRESET
aclr => T[2][23].PRESET
aclr => T[2][24].PRESET
aclr => T[2][25].PRESET
aclr => T[2][26].PRESET
aclr => T[2][27].PRESET
aclr => T[2][28].PRESET
aclr => T[2][29].PRESET
aclr => T[2][30].PRESET
aclr => T[2][31].PRESET
aclr => T[3][0].PRESET
aclr => T[3][1].PRESET
aclr => T[3][2].PRESET
aclr => T[3][3].PRESET
aclr => T[3][4].PRESET
aclr => T[3][5].PRESET
aclr => T[3][6].PRESET
aclr => T[3][7].PRESET
aclr => T[3][8].PRESET
aclr => T[3][9].PRESET
aclr => T[3][10].PRESET
aclr => T[3][11].PRESET
aclr => T[3][12].PRESET
aclr => T[3][13].PRESET
aclr => T[3][14].PRESET
aclr => T[3][15].PRESET
aclr => T[3][16].PRESET
aclr => T[3][17].PRESET
aclr => T[3][18].PRESET
aclr => T[3][19].PRESET
aclr => T[3][20].PRESET
aclr => T[3][21].PRESET
aclr => T[3][22].PRESET
aclr => T[3][23].PRESET
aclr => T[3][24].PRESET
aclr => T[3][25].PRESET
aclr => T[3][26].PRESET
aclr => T[3][27].PRESET
aclr => T[3][28].PRESET
aclr => T[3][29].PRESET
aclr => T[3][30].PRESET
aclr => T[3][31].PRESET
aclr => N[0][0].ACLR
aclr => N[0][1].ACLR
aclr => N[0][2].ACLR
aclr => N[0][3].ACLR
aclr => N[0][4].ACLR
aclr => N[0][5].ACLR
aclr => N[0][6].ACLR
aclr => N[0][7].ACLR
aclr => N[0][8].ACLR
aclr => N[0][9].ACLR
aclr => N[0][10].ACLR
aclr => N[0][11].ACLR
aclr => N[0][12].ACLR
aclr => N[0][13].ACLR
aclr => N[0][14].ACLR
aclr => N[0][15].ACLR
aclr => N[0][16].ACLR
aclr => N[0][17].ACLR
aclr => N[0][18].ACLR
aclr => N[0][19].ACLR
aclr => N[0][20].ACLR
aclr => N[0][21].ACLR
aclr => N[0][22].ACLR
aclr => N[0][23].ACLR
aclr => N[0][24].ACLR
aclr => N[0][25].ACLR
aclr => N[0][26].ACLR
aclr => N[0][27].ACLR
aclr => N[0][28].ACLR
aclr => N[0][29].ACLR
aclr => N[0][30].ACLR
aclr => N[0][31].ACLR
aclr => N[1][0].ACLR
aclr => N[1][1].ACLR
aclr => N[1][2].ACLR
aclr => N[1][3].ACLR
aclr => N[1][4].ACLR
aclr => N[1][5].ACLR
aclr => N[1][6].ACLR
aclr => N[1][7].ACLR
aclr => N[1][8].ACLR
aclr => N[1][9].ACLR
aclr => N[1][10].ACLR
aclr => N[1][11].ACLR
aclr => N[1][12].ACLR
aclr => N[1][13].ACLR
aclr => N[1][14].ACLR
aclr => N[1][15].ACLR
aclr => N[1][16].ACLR
aclr => N[1][17].ACLR
aclr => N[1][18].ACLR
aclr => N[1][19].ACLR
aclr => N[1][20].ACLR
aclr => N[1][21].ACLR
aclr => N[1][22].ACLR
aclr => N[1][23].ACLR
aclr => N[1][24].ACLR
aclr => N[1][25].ACLR
aclr => N[1][26].ACLR
aclr => N[1][27].ACLR
aclr => N[1][28].ACLR
aclr => N[1][29].ACLR
aclr => N[1][30].ACLR
aclr => N[1][31].ACLR
aclr => N[2][0].ACLR
aclr => N[2][1].ACLR
aclr => N[2][2].ACLR
aclr => N[2][3].ACLR
aclr => N[2][4].ACLR
aclr => N[2][5].ACLR
aclr => N[2][6].ACLR
aclr => N[2][7].ACLR
aclr => N[2][8].ACLR
aclr => N[2][9].ACLR
aclr => N[2][10].ACLR
aclr => N[2][11].ACLR
aclr => N[2][12].ACLR
aclr => N[2][13].ACLR
aclr => N[2][14].ACLR
aclr => N[2][15].ACLR
aclr => N[2][16].ACLR
aclr => N[2][17].ACLR
aclr => N[2][18].ACLR
aclr => N[2][19].ACLR
aclr => N[2][20].ACLR
aclr => N[2][21].ACLR
aclr => N[2][22].ACLR
aclr => N[2][23].ACLR
aclr => N[2][24].ACLR
aclr => N[2][25].ACLR
aclr => N[2][26].ACLR
aclr => N[2][27].ACLR
aclr => N[2][28].ACLR
aclr => N[2][29].ACLR
aclr => N[2][30].ACLR
aclr => N[2][31].ACLR
aclr => N[3][0].ACLR
aclr => N[3][1].ACLR
aclr => N[3][2].ACLR
aclr => N[3][3].ACLR
aclr => N[3][4].ACLR
aclr => N[3][5].ACLR
aclr => N[3][6].ACLR
aclr => N[3][7].ACLR
aclr => N[3][8].ACLR
aclr => N[3][9].ACLR
aclr => N[3][10].ACLR
aclr => N[3][11].ACLR
aclr => N[3][12].ACLR
aclr => N[3][13].ACLR
aclr => N[3][14].ACLR
aclr => N[3][15].ACLR
aclr => N[3][16].ACLR
aclr => N[3][17].ACLR
aclr => N[3][18].ACLR
aclr => N[3][19].ACLR
aclr => N[3][20].ACLR
aclr => N[3][21].ACLR
aclr => N[3][22].ACLR
aclr => N[3][23].ACLR
aclr => N[3][24].ACLR
aclr => N[3][25].ACLR
aclr => N[3][26].ACLR
aclr => N[3][27].ACLR
aclr => N[3][28].ACLR
aclr => N[3][29].ACLR
aclr => N[3][30].ACLR
aclr => N[3][31].ACLR
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => N.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => T.OUTPUTSELECT
sclr => main_dir.OUTPUTSELECT
sclr => main_dir.OUTPUTSELECT
sclr => main_dir.OUTPUTSELECT
sclr => main_dir.OUTPUTSELECT
sclr => swap_xy.OUTPUTSELECT
sclr => swap_uv.OUTPUTSELECT
sclr => oe.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => task_id.OUTPUTSELECT
sclr => timeout.OUTPUTSELECT
sclr => timeout.OUTPUTSELECT
sclr => timeout.OUTPUTSELECT
sclr => timeout.OUTPUTSELECT
sclr => timeout.OUTPUTSELECT
sclr => timeout.OUTPUTSELECT
sclr => timeout.OUTPUTSELECT
sclr => timeout.OUTPUTSELECT
sclr => timeout.OUTPUTSELECT
sclr => timeout.OUTPUTSELECT
sclr => timeout.OUTPUTSELECT
sclr => timeout.OUTPUTSELECT
sclr => timeout.OUTPUTSELECT
sclr => timeout.OUTPUTSELECT
sclr => timeout.OUTPUTSELECT
sclr => timeout.OUTPUTSELECT
sclr => timeout.OUTPUTSELECT
sclr => timeout.OUTPUTSELECT
sclr => timeout.OUTPUTSELECT
sclr => timeout.OUTPUTSELECT
sclr => timeout_ena.OUTPUTSELECT
sclr => T_scale.OUTPUTSELECT
sclr => T_scale.OUTPUTSELECT
sclr => T_scale.OUTPUTSELECT
sclr => T_scale.OUTPUTSELECT
sclr => T_scale.OUTPUTSELECT
sclr => T_scale.OUTPUTSELECT
sclr => T_scale.OUTPUTSELECT
sclr => T_scale.OUTPUTSELECT
sclr => T_scale.OUTPUTSELECT
sclr => T_scale.OUTPUTSELECT
sclr => T_scale.OUTPUTSELECT
sclr => T_scale.OUTPUTSELECT
sclr => T_scale.OUTPUTSELECT
sclr => T_scale.OUTPUTSELECT
sclr => T_scale.OUTPUTSELECT
sclr => T_scale.OUTPUTSELECT
sclr => sd_oe_n.OUTPUTSELECT
sclr => sd_ena.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => motor_cont:cont_inst.sclr
sclr => comb.IN1
sclr => comb.IN1
sclr => comb.IN1
sclr => comb.IN1
sclr => step_cnts:cnt_inst.sclr
sclr => X.OUTPUTSELECT
sclr => X.OUTPUTSELECT
sclr => X.OUTPUTSELECT
sclr => X.OUTPUTSELECT
sclr => X.OUTPUTSELECT
sclr => Y.OUTPUTSELECT
sclr => Y.OUTPUTSELECT
sclr => Y.OUTPUTSELECT
sclr => Y.OUTPUTSELECT
sclr => Y.OUTPUTSELECT
sclr => U.OUTPUTSELECT
sclr => U.OUTPUTSELECT
sclr => U.OUTPUTSELECT
sclr => V.OUTPUTSELECT
sclr => V.OUTPUTSELECT
sclr => V.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => task_id_snap.OUTPUTSELECT
sclr => prescale:to_prescale.sclr
sclr => always7.IN0
sclr => always8.IN0
rdaddr[0] => LessThan1.IN32
rdaddr[0] => LessThan2.IN32
rdaddr[0] => LessThan3.IN32
rdaddr[0] => Equal14.IN63
rdaddr[0] => Equal15.IN63
rdaddr[0] => Equal16.IN63
rdaddr[0] => Equal17.IN63
rdaddr[0] => Equal18.IN63
rdaddr[0] => Equal19.IN63
rdaddr[0] => Equal20.IN63
rdaddr[0] => Equal21.IN63
rdaddr[0] => Equal22.IN63
rdaddr[0] => Equal23.IN63
rdaddr[0] => Equal24.IN63
rdaddr[0] => Equal25.IN63
rdaddr[0] => LessThan4.IN32
rdaddr[1] => LessThan1.IN31
rdaddr[1] => Mux64.IN5
rdaddr[1] => Mux65.IN5
rdaddr[1] => Mux66.IN5
rdaddr[1] => Mux67.IN5
rdaddr[1] => Mux68.IN5
rdaddr[1] => Mux69.IN5
rdaddr[1] => Mux70.IN5
rdaddr[1] => Mux71.IN5
rdaddr[1] => Mux72.IN5
rdaddr[1] => Mux73.IN5
rdaddr[1] => Mux74.IN5
rdaddr[1] => Mux75.IN5
rdaddr[1] => Mux76.IN5
rdaddr[1] => Mux77.IN5
rdaddr[1] => Mux78.IN5
rdaddr[1] => Mux79.IN5
rdaddr[1] => LessThan2.IN31
rdaddr[1] => LessThan3.IN31
rdaddr[1] => Equal14.IN62
rdaddr[1] => Equal15.IN62
rdaddr[1] => Equal16.IN62
rdaddr[1] => Equal17.IN62
rdaddr[1] => Equal18.IN62
rdaddr[1] => Equal19.IN62
rdaddr[1] => Equal20.IN62
rdaddr[1] => Equal21.IN62
rdaddr[1] => Equal22.IN62
rdaddr[1] => Equal23.IN62
rdaddr[1] => Equal24.IN62
rdaddr[1] => Equal25.IN62
rdaddr[1] => LessThan4.IN31
rdaddr[1] => Mux144.IN5
rdaddr[1] => Mux145.IN5
rdaddr[1] => Mux146.IN5
rdaddr[1] => Mux147.IN5
rdaddr[1] => Mux148.IN5
rdaddr[1] => Mux149.IN5
rdaddr[1] => Mux150.IN5
rdaddr[1] => Mux151.IN5
rdaddr[1] => Mux152.IN5
rdaddr[1] => Mux153.IN5
rdaddr[1] => Mux154.IN5
rdaddr[1] => Mux155.IN5
rdaddr[1] => Mux156.IN5
rdaddr[1] => Mux157.IN5
rdaddr[1] => Mux158.IN5
rdaddr[1] => Mux159.IN5
rdaddr[2] => LessThan1.IN30
rdaddr[2] => Mux64.IN4
rdaddr[2] => Mux65.IN4
rdaddr[2] => Mux66.IN4
rdaddr[2] => Mux67.IN4
rdaddr[2] => Mux68.IN4
rdaddr[2] => Mux69.IN4
rdaddr[2] => Mux70.IN4
rdaddr[2] => Mux71.IN4
rdaddr[2] => Mux72.IN4
rdaddr[2] => Mux73.IN4
rdaddr[2] => Mux74.IN4
rdaddr[2] => Mux75.IN4
rdaddr[2] => Mux76.IN4
rdaddr[2] => Mux77.IN4
rdaddr[2] => Mux78.IN4
rdaddr[2] => Mux79.IN4
rdaddr[2] => LessThan2.IN30
rdaddr[2] => LessThan3.IN30
rdaddr[2] => Equal14.IN61
rdaddr[2] => Equal15.IN61
rdaddr[2] => Equal16.IN61
rdaddr[2] => Equal17.IN61
rdaddr[2] => Equal18.IN61
rdaddr[2] => Equal19.IN61
rdaddr[2] => Equal20.IN61
rdaddr[2] => Equal21.IN61
rdaddr[2] => Equal22.IN61
rdaddr[2] => Equal23.IN61
rdaddr[2] => Equal24.IN61
rdaddr[2] => Equal25.IN61
rdaddr[2] => LessThan4.IN30
rdaddr[2] => Mux144.IN4
rdaddr[2] => Mux145.IN4
rdaddr[2] => Mux146.IN4
rdaddr[2] => Mux147.IN4
rdaddr[2] => Mux148.IN4
rdaddr[2] => Mux149.IN4
rdaddr[2] => Mux150.IN4
rdaddr[2] => Mux151.IN4
rdaddr[2] => Mux152.IN4
rdaddr[2] => Mux153.IN4
rdaddr[2] => Mux154.IN4
rdaddr[2] => Mux155.IN4
rdaddr[2] => Mux156.IN4
rdaddr[2] => Mux157.IN4
rdaddr[2] => Mux158.IN4
rdaddr[2] => Mux159.IN4
rdaddr[3] => LessThan1.IN29
rdaddr[3] => Mux0.IN1
rdaddr[3] => Mux1.IN1
rdaddr[3] => Mux2.IN1
rdaddr[3] => Mux3.IN1
rdaddr[3] => Mux4.IN1
rdaddr[3] => Mux5.IN1
rdaddr[3] => Mux6.IN1
rdaddr[3] => Mux7.IN1
rdaddr[3] => Mux8.IN1
rdaddr[3] => Mux9.IN1
rdaddr[3] => Mux10.IN1
rdaddr[3] => Mux11.IN1
rdaddr[3] => Mux12.IN1
rdaddr[3] => Mux13.IN1
rdaddr[3] => Mux14.IN1
rdaddr[3] => Mux15.IN1
rdaddr[3] => Mux16.IN1
rdaddr[3] => Mux17.IN1
rdaddr[3] => Mux18.IN1
rdaddr[3] => Mux19.IN1
rdaddr[3] => Mux20.IN1
rdaddr[3] => Mux21.IN1
rdaddr[3] => Mux22.IN1
rdaddr[3] => Mux23.IN1
rdaddr[3] => Mux24.IN1
rdaddr[3] => Mux25.IN1
rdaddr[3] => Mux26.IN1
rdaddr[3] => Mux27.IN1
rdaddr[3] => Mux28.IN1
rdaddr[3] => Mux29.IN1
rdaddr[3] => Mux30.IN1
rdaddr[3] => Mux31.IN1
rdaddr[3] => Mux32.IN1
rdaddr[3] => Mux33.IN1
rdaddr[3] => Mux34.IN1
rdaddr[3] => Mux35.IN1
rdaddr[3] => Mux36.IN1
rdaddr[3] => Mux37.IN1
rdaddr[3] => Mux38.IN1
rdaddr[3] => Mux39.IN1
rdaddr[3] => Mux40.IN1
rdaddr[3] => Mux41.IN1
rdaddr[3] => Mux42.IN1
rdaddr[3] => Mux43.IN1
rdaddr[3] => Mux44.IN1
rdaddr[3] => Mux45.IN1
rdaddr[3] => Mux46.IN1
rdaddr[3] => Mux47.IN1
rdaddr[3] => Mux48.IN1
rdaddr[3] => Mux49.IN1
rdaddr[3] => Mux50.IN1
rdaddr[3] => Mux51.IN1
rdaddr[3] => Mux52.IN1
rdaddr[3] => Mux53.IN1
rdaddr[3] => Mux54.IN1
rdaddr[3] => Mux55.IN1
rdaddr[3] => Mux56.IN1
rdaddr[3] => Mux57.IN1
rdaddr[3] => Mux58.IN1
rdaddr[3] => Mux59.IN1
rdaddr[3] => Mux60.IN1
rdaddr[3] => Mux61.IN1
rdaddr[3] => Mux62.IN1
rdaddr[3] => Mux63.IN1
rdaddr[3] => LessThan2.IN29
rdaddr[3] => LessThan3.IN29
rdaddr[3] => Equal14.IN60
rdaddr[3] => Equal15.IN60
rdaddr[3] => Equal16.IN60
rdaddr[3] => Equal17.IN60
rdaddr[3] => Equal18.IN60
rdaddr[3] => Equal19.IN60
rdaddr[3] => Equal20.IN60
rdaddr[3] => Equal21.IN60
rdaddr[3] => Equal22.IN60
rdaddr[3] => Equal23.IN60
rdaddr[3] => Equal24.IN60
rdaddr[3] => Equal25.IN60
rdaddr[3] => LessThan4.IN29
rdaddr[3] => Mux80.IN1
rdaddr[3] => Mux81.IN1
rdaddr[3] => Mux82.IN1
rdaddr[3] => Mux83.IN1
rdaddr[3] => Mux84.IN1
rdaddr[3] => Mux85.IN1
rdaddr[3] => Mux86.IN1
rdaddr[3] => Mux87.IN1
rdaddr[3] => Mux88.IN1
rdaddr[3] => Mux89.IN1
rdaddr[3] => Mux90.IN1
rdaddr[3] => Mux91.IN1
rdaddr[3] => Mux92.IN1
rdaddr[3] => Mux93.IN1
rdaddr[3] => Mux94.IN1
rdaddr[3] => Mux95.IN1
rdaddr[3] => Mux96.IN1
rdaddr[3] => Mux97.IN1
rdaddr[3] => Mux98.IN1
rdaddr[3] => Mux99.IN1
rdaddr[3] => Mux100.IN1
rdaddr[3] => Mux101.IN1
rdaddr[3] => Mux102.IN1
rdaddr[3] => Mux103.IN1
rdaddr[3] => Mux104.IN1
rdaddr[3] => Mux105.IN1
rdaddr[3] => Mux106.IN1
rdaddr[3] => Mux107.IN1
rdaddr[3] => Mux108.IN1
rdaddr[3] => Mux109.IN1
rdaddr[3] => Mux110.IN1
rdaddr[3] => Mux111.IN1
rdaddr[3] => Mux112.IN1
rdaddr[3] => Mux113.IN1
rdaddr[3] => Mux114.IN1
rdaddr[3] => Mux115.IN1
rdaddr[3] => Mux116.IN1
rdaddr[3] => Mux117.IN1
rdaddr[3] => Mux118.IN1
rdaddr[3] => Mux119.IN1
rdaddr[3] => Mux120.IN1
rdaddr[3] => Mux121.IN1
rdaddr[3] => Mux122.IN1
rdaddr[3] => Mux123.IN1
rdaddr[3] => Mux124.IN1
rdaddr[3] => Mux125.IN1
rdaddr[3] => Mux126.IN1
rdaddr[3] => Mux127.IN1
rdaddr[3] => Mux128.IN1
rdaddr[3] => Mux129.IN1
rdaddr[3] => Mux130.IN1
rdaddr[3] => Mux131.IN1
rdaddr[3] => Mux132.IN1
rdaddr[3] => Mux133.IN1
rdaddr[3] => Mux134.IN1
rdaddr[3] => Mux135.IN1
rdaddr[3] => Mux136.IN1
rdaddr[3] => Mux137.IN1
rdaddr[3] => Mux138.IN1
rdaddr[3] => Mux139.IN1
rdaddr[3] => Mux140.IN1
rdaddr[3] => Mux141.IN1
rdaddr[3] => Mux142.IN1
rdaddr[3] => Mux143.IN1
rdaddr[4] => LessThan1.IN28
rdaddr[4] => Mux0.IN0
rdaddr[4] => Mux1.IN0
rdaddr[4] => Mux2.IN0
rdaddr[4] => Mux3.IN0
rdaddr[4] => Mux4.IN0
rdaddr[4] => Mux5.IN0
rdaddr[4] => Mux6.IN0
rdaddr[4] => Mux7.IN0
rdaddr[4] => Mux8.IN0
rdaddr[4] => Mux9.IN0
rdaddr[4] => Mux10.IN0
rdaddr[4] => Mux11.IN0
rdaddr[4] => Mux12.IN0
rdaddr[4] => Mux13.IN0
rdaddr[4] => Mux14.IN0
rdaddr[4] => Mux15.IN0
rdaddr[4] => Mux16.IN0
rdaddr[4] => Mux17.IN0
rdaddr[4] => Mux18.IN0
rdaddr[4] => Mux19.IN0
rdaddr[4] => Mux20.IN0
rdaddr[4] => Mux21.IN0
rdaddr[4] => Mux22.IN0
rdaddr[4] => Mux23.IN0
rdaddr[4] => Mux24.IN0
rdaddr[4] => Mux25.IN0
rdaddr[4] => Mux26.IN0
rdaddr[4] => Mux27.IN0
rdaddr[4] => Mux28.IN0
rdaddr[4] => Mux29.IN0
rdaddr[4] => Mux30.IN0
rdaddr[4] => Mux31.IN0
rdaddr[4] => Mux32.IN0
rdaddr[4] => Mux33.IN0
rdaddr[4] => Mux34.IN0
rdaddr[4] => Mux35.IN0
rdaddr[4] => Mux36.IN0
rdaddr[4] => Mux37.IN0
rdaddr[4] => Mux38.IN0
rdaddr[4] => Mux39.IN0
rdaddr[4] => Mux40.IN0
rdaddr[4] => Mux41.IN0
rdaddr[4] => Mux42.IN0
rdaddr[4] => Mux43.IN0
rdaddr[4] => Mux44.IN0
rdaddr[4] => Mux45.IN0
rdaddr[4] => Mux46.IN0
rdaddr[4] => Mux47.IN0
rdaddr[4] => Mux48.IN0
rdaddr[4] => Mux49.IN0
rdaddr[4] => Mux50.IN0
rdaddr[4] => Mux51.IN0
rdaddr[4] => Mux52.IN0
rdaddr[4] => Mux53.IN0
rdaddr[4] => Mux54.IN0
rdaddr[4] => Mux55.IN0
rdaddr[4] => Mux56.IN0
rdaddr[4] => Mux57.IN0
rdaddr[4] => Mux58.IN0
rdaddr[4] => Mux59.IN0
rdaddr[4] => Mux60.IN0
rdaddr[4] => Mux61.IN0
rdaddr[4] => Mux62.IN0
rdaddr[4] => Mux63.IN0
rdaddr[4] => LessThan2.IN28
rdaddr[4] => LessThan3.IN28
rdaddr[4] => Equal14.IN59
rdaddr[4] => Equal15.IN59
rdaddr[4] => Equal16.IN59
rdaddr[4] => Equal17.IN59
rdaddr[4] => Equal18.IN59
rdaddr[4] => Equal19.IN59
rdaddr[4] => Equal20.IN59
rdaddr[4] => Equal21.IN59
rdaddr[4] => Equal22.IN59
rdaddr[4] => Equal23.IN59
rdaddr[4] => Equal24.IN59
rdaddr[4] => Equal25.IN59
rdaddr[4] => LessThan4.IN28
rdaddr[4] => Mux80.IN0
rdaddr[4] => Mux81.IN0
rdaddr[4] => Mux82.IN0
rdaddr[4] => Mux83.IN0
rdaddr[4] => Mux84.IN0
rdaddr[4] => Mux85.IN0
rdaddr[4] => Mux86.IN0
rdaddr[4] => Mux87.IN0
rdaddr[4] => Mux88.IN0
rdaddr[4] => Mux89.IN0
rdaddr[4] => Mux90.IN0
rdaddr[4] => Mux91.IN0
rdaddr[4] => Mux92.IN0
rdaddr[4] => Mux93.IN0
rdaddr[4] => Mux94.IN0
rdaddr[4] => Mux95.IN0
rdaddr[4] => Mux96.IN0
rdaddr[4] => Mux97.IN0
rdaddr[4] => Mux98.IN0
rdaddr[4] => Mux99.IN0
rdaddr[4] => Mux100.IN0
rdaddr[4] => Mux101.IN0
rdaddr[4] => Mux102.IN0
rdaddr[4] => Mux103.IN0
rdaddr[4] => Mux104.IN0
rdaddr[4] => Mux105.IN0
rdaddr[4] => Mux106.IN0
rdaddr[4] => Mux107.IN0
rdaddr[4] => Mux108.IN0
rdaddr[4] => Mux109.IN0
rdaddr[4] => Mux110.IN0
rdaddr[4] => Mux111.IN0
rdaddr[4] => Mux112.IN0
rdaddr[4] => Mux113.IN0
rdaddr[4] => Mux114.IN0
rdaddr[4] => Mux115.IN0
rdaddr[4] => Mux116.IN0
rdaddr[4] => Mux117.IN0
rdaddr[4] => Mux118.IN0
rdaddr[4] => Mux119.IN0
rdaddr[4] => Mux120.IN0
rdaddr[4] => Mux121.IN0
rdaddr[4] => Mux122.IN0
rdaddr[4] => Mux123.IN0
rdaddr[4] => Mux124.IN0
rdaddr[4] => Mux125.IN0
rdaddr[4] => Mux126.IN0
rdaddr[4] => Mux127.IN0
rdaddr[4] => Mux128.IN0
rdaddr[4] => Mux129.IN0
rdaddr[4] => Mux130.IN0
rdaddr[4] => Mux131.IN0
rdaddr[4] => Mux132.IN0
rdaddr[4] => Mux133.IN0
rdaddr[4] => Mux134.IN0
rdaddr[4] => Mux135.IN0
rdaddr[4] => Mux136.IN0
rdaddr[4] => Mux137.IN0
rdaddr[4] => Mux138.IN0
rdaddr[4] => Mux139.IN0
rdaddr[4] => Mux140.IN0
rdaddr[4] => Mux141.IN0
rdaddr[4] => Mux142.IN0
rdaddr[4] => Mux143.IN0
rdaddr[5] => LessThan1.IN27
rdaddr[5] => LessThan2.IN27
rdaddr[5] => LessThan3.IN27
rdaddr[5] => Equal14.IN58
rdaddr[5] => Equal15.IN58
rdaddr[5] => Equal16.IN58
rdaddr[5] => Equal17.IN58
rdaddr[5] => Equal18.IN58
rdaddr[5] => Equal19.IN58
rdaddr[5] => Equal20.IN58
rdaddr[5] => Equal21.IN58
rdaddr[5] => Equal22.IN58
rdaddr[5] => Equal23.IN58
rdaddr[5] => Equal24.IN58
rdaddr[5] => Equal25.IN58
rdaddr[5] => LessThan4.IN27
rdaddr[6] => LessThan1.IN26
rdaddr[6] => LessThan2.IN26
rdaddr[6] => LessThan3.IN26
rdaddr[6] => Equal14.IN57
rdaddr[6] => Equal15.IN57
rdaddr[6] => Equal16.IN57
rdaddr[6] => Equal17.IN57
rdaddr[6] => Equal18.IN57
rdaddr[6] => Equal19.IN57
rdaddr[6] => Equal20.IN57
rdaddr[6] => Equal21.IN57
rdaddr[6] => Equal22.IN57
rdaddr[6] => Equal23.IN57
rdaddr[6] => Equal24.IN57
rdaddr[6] => Equal25.IN57
rdaddr[6] => LessThan4.IN26
rdaddr[7] => LessThan1.IN25
rdaddr[7] => LessThan2.IN25
rdaddr[7] => LessThan3.IN25
rdaddr[7] => Equal14.IN56
rdaddr[7] => Equal15.IN56
rdaddr[7] => Equal16.IN56
rdaddr[7] => Equal17.IN56
rdaddr[7] => Equal18.IN56
rdaddr[7] => Equal19.IN56
rdaddr[7] => Equal20.IN56
rdaddr[7] => Equal21.IN56
rdaddr[7] => Equal22.IN56
rdaddr[7] => Equal23.IN56
rdaddr[7] => Equal24.IN56
rdaddr[7] => Equal25.IN56
rdaddr[7] => LessThan4.IN25
rdaddr[8] => Equal0.IN23
rdaddr[9] => Equal0.IN22
rdaddr[10] => Equal0.IN21
rdaddr[11] => Equal0.IN20
rdaddr[12] => Equal0.IN19
rdaddr[13] => Equal0.IN18
rdaddr[14] => Equal0.IN17
rdaddr[15] => Equal0.IN16
wraddr[0] => LessThan0.IN32
wraddr[0] => Equal2.IN63
wraddr[0] => Equal3.IN63
wraddr[0] => Equal4.IN63
wraddr[0] => Equal5.IN63
wraddr[0] => Equal6.IN63
wraddr[0] => Equal7.IN63
wraddr[0] => Equal8.IN63
wraddr[0] => Equal9.IN63
wraddr[0] => Equal10.IN63
wraddr[0] => Equal11.IN63
wraddr[0] => step_cnts:cnt_inst.addr[0]
wraddr[0] => LessThan5.IN32
wraddr[0] => LessThan6.IN32
wraddr[0] => Equal12.IN31
wraddr[0] => Equal13.IN31
wraddr[0] => Equal26.IN31
wraddr[1] => LessThan0.IN31
wraddr[1] => Decoder1.IN1
wraddr[1] => Equal2.IN62
wraddr[1] => Equal3.IN62
wraddr[1] => Equal4.IN62
wraddr[1] => Equal5.IN62
wraddr[1] => Equal6.IN62
wraddr[1] => Equal7.IN62
wraddr[1] => Equal8.IN62
wraddr[1] => Equal9.IN62
wraddr[1] => Equal10.IN62
wraddr[1] => Equal11.IN62
wraddr[1] => step_cnts:cnt_inst.addr[1]
wraddr[1] => LessThan5.IN31
wraddr[1] => LessThan6.IN31
wraddr[1] => Equal12.IN2
wraddr[1] => Equal13.IN2
wraddr[1] => Equal26.IN30
wraddr[2] => LessThan0.IN30
wraddr[2] => Decoder1.IN0
wraddr[2] => Equal2.IN61
wraddr[2] => Equal3.IN61
wraddr[2] => Equal4.IN61
wraddr[2] => Equal5.IN61
wraddr[2] => Equal6.IN61
wraddr[2] => Equal7.IN61
wraddr[2] => Equal8.IN61
wraddr[2] => Equal9.IN61
wraddr[2] => Equal10.IN61
wraddr[2] => Equal11.IN61
wraddr[2] => step_cnts:cnt_inst.addr[2]
wraddr[2] => LessThan5.IN30
wraddr[2] => LessThan6.IN30
wraddr[2] => Equal12.IN30
wraddr[2] => Equal13.IN30
wraddr[2] => Equal26.IN29
wraddr[3] => LessThan0.IN29
wraddr[3] => Decoder0.IN1
wraddr[3] => Equal2.IN60
wraddr[3] => Equal3.IN60
wraddr[3] => Equal4.IN60
wraddr[3] => Equal5.IN60
wraddr[3] => Equal6.IN60
wraddr[3] => Equal7.IN60
wraddr[3] => Equal8.IN60
wraddr[3] => Equal9.IN60
wraddr[3] => Equal10.IN60
wraddr[3] => Equal11.IN60
wraddr[3] => step_cnts:cnt_inst.addr[3]
wraddr[3] => LessThan5.IN29
wraddr[3] => LessThan6.IN29
wraddr[3] => Equal12.IN1
wraddr[3] => Equal13.IN1
wraddr[3] => Equal26.IN1
wraddr[4] => LessThan0.IN28
wraddr[4] => Decoder0.IN0
wraddr[4] => Equal2.IN59
wraddr[4] => Equal3.IN59
wraddr[4] => Equal4.IN59
wraddr[4] => Equal5.IN59
wraddr[4] => Equal6.IN59
wraddr[4] => Equal7.IN59
wraddr[4] => Equal8.IN59
wraddr[4] => Equal9.IN59
wraddr[4] => Equal10.IN59
wraddr[4] => Equal11.IN59
wraddr[4] => step_cnts:cnt_inst.addr[4]
wraddr[4] => LessThan5.IN28
wraddr[4] => LessThan6.IN28
wraddr[4] => Equal12.IN29
wraddr[4] => Equal13.IN29
wraddr[4] => Equal26.IN28
wraddr[5] => LessThan0.IN27
wraddr[5] => Equal2.IN58
wraddr[5] => Equal3.IN58
wraddr[5] => Equal4.IN58
wraddr[5] => Equal5.IN58
wraddr[5] => Equal6.IN58
wraddr[5] => Equal7.IN58
wraddr[5] => Equal8.IN58
wraddr[5] => Equal9.IN58
wraddr[5] => Equal10.IN58
wraddr[5] => Equal11.IN58
wraddr[5] => step_cnts:cnt_inst.addr[5]
wraddr[5] => LessThan5.IN27
wraddr[5] => LessThan6.IN27
wraddr[5] => Equal12.IN28
wraddr[5] => Equal13.IN28
wraddr[5] => Equal26.IN27
wraddr[6] => LessThan0.IN26
wraddr[6] => Equal2.IN57
wraddr[6] => Equal3.IN57
wraddr[6] => Equal4.IN57
wraddr[6] => Equal5.IN57
wraddr[6] => Equal6.IN57
wraddr[6] => Equal7.IN57
wraddr[6] => Equal8.IN57
wraddr[6] => Equal9.IN57
wraddr[6] => Equal10.IN57
wraddr[6] => Equal11.IN57
wraddr[6] => LessThan5.IN26
wraddr[6] => LessThan6.IN26
wraddr[6] => Equal12.IN0
wraddr[6] => Equal13.IN0
wraddr[6] => Equal26.IN0
wraddr[7] => LessThan0.IN25
wraddr[7] => Equal2.IN56
wraddr[7] => Equal3.IN56
wraddr[7] => Equal4.IN56
wraddr[7] => Equal5.IN56
wraddr[7] => Equal6.IN56
wraddr[7] => Equal7.IN56
wraddr[7] => Equal8.IN56
wraddr[7] => Equal9.IN56
wraddr[7] => Equal10.IN56
wraddr[7] => Equal11.IN56
wraddr[7] => LessThan5.IN25
wraddr[7] => LessThan6.IN25
wraddr[7] => Equal12.IN27
wraddr[7] => Equal13.IN27
wraddr[7] => Equal26.IN26
wraddr[8] => Equal1.IN23
wraddr[9] => Equal1.IN22
wraddr[10] => Equal1.IN21
wraddr[11] => Equal1.IN20
wraddr[12] => Equal1.IN19
wraddr[13] => Equal1.IN18
wraddr[14] => Equal1.IN17
wraddr[15] => Equal1.IN16
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => N.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => T.OUTPUTSELECT
be[0] => main_dir.OUTPUTSELECT
be[0] => main_dir.OUTPUTSELECT
be[0] => main_dir.OUTPUTSELECT
be[0] => main_dir.OUTPUTSELECT
be[0] => oe.OUTPUTSELECT
be[0] => task_id.OUTPUTSELECT
be[0] => task_id.OUTPUTSELECT
be[0] => task_id.OUTPUTSELECT
be[0] => task_id.OUTPUTSELECT
be[0] => task_id.OUTPUTSELECT
be[0] => task_id.OUTPUTSELECT
be[0] => task_id.OUTPUTSELECT
be[0] => task_id.OUTPUTSELECT
be[0] => task_id.OUTPUTSELECT
be[0] => task_id.OUTPUTSELECT
be[0] => task_id.OUTPUTSELECT
be[0] => task_id.OUTPUTSELECT
be[0] => task_id.OUTPUTSELECT
be[0] => task_id.OUTPUTSELECT
be[0] => task_id.OUTPUTSELECT
be[0] => task_id.OUTPUTSELECT
be[0] => timeout.OUTPUTSELECT
be[0] => timeout.OUTPUTSELECT
be[0] => timeout.OUTPUTSELECT
be[0] => timeout.OUTPUTSELECT
be[0] => timeout.OUTPUTSELECT
be[0] => timeout.OUTPUTSELECT
be[0] => timeout.OUTPUTSELECT
be[0] => timeout.OUTPUTSELECT
be[0] => timeout.OUTPUTSELECT
be[0] => timeout.OUTPUTSELECT
be[0] => timeout.OUTPUTSELECT
be[0] => timeout.OUTPUTSELECT
be[0] => timeout_ena.OUTPUTSELECT
be[0] => T_scale.OUTPUTSELECT
be[0] => T_scale.OUTPUTSELECT
be[0] => T_scale.OUTPUTSELECT
be[0] => T_scale.OUTPUTSELECT
be[0] => T_scale.OUTPUTSELECT
be[0] => T_scale.OUTPUTSELECT
be[0] => T_scale.OUTPUTSELECT
be[0] => T_scale.OUTPUTSELECT
be[0] => T_scale.OUTPUTSELECT
be[0] => T_scale.OUTPUTSELECT
be[0] => T_scale.OUTPUTSELECT
be[0] => T_scale.OUTPUTSELECT
be[0] => T_scale.OUTPUTSELECT
be[0] => T_scale.OUTPUTSELECT
be[0] => T_scale.OUTPUTSELECT
be[0] => T_scale.OUTPUTSELECT
be[0] => sd_oe_n.OUTPUTSELECT
be[0] => sd_ena.OUTPUTSELECT
be[0] => comb.IN1
be[0] => comb.IN1
be[0] => comb.IN1
be[0] => step_cnts:cnt_inst.be[0]
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => N.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => T.OUTPUTSELECT
be[1] => swap_uv.OUTPUTSELECT
be[1] => swap_xy.OUTPUTSELECT
be[1] => task_id.OUTPUTSELECT
be[1] => task_id.OUTPUTSELECT
be[1] => task_id.OUTPUTSELECT
be[1] => task_id.OUTPUTSELECT
be[1] => task_id.OUTPUTSELECT
be[1] => task_id.OUTPUTSELECT
be[1] => task_id.OUTPUTSELECT
be[1] => task_id.OUTPUTSELECT
be[1] => task_id.OUTPUTSELECT
be[1] => task_id.OUTPUTSELECT
be[1] => task_id.OUTPUTSELECT
be[1] => task_id.OUTPUTSELECT
be[1] => task_id.OUTPUTSELECT
be[1] => task_id.OUTPUTSELECT
be[1] => task_id.OUTPUTSELECT
be[1] => task_id.OUTPUTSELECT
be[1] => timeout.OUTPUTSELECT
be[1] => timeout.OUTPUTSELECT
be[1] => timeout.OUTPUTSELECT
be[1] => timeout.OUTPUTSELECT
be[1] => timeout.OUTPUTSELECT
be[1] => timeout.OUTPUTSELECT
be[1] => timeout.OUTPUTSELECT
be[1] => timeout.OUTPUTSELECT
be[1] => step_cnts:cnt_inst.be[1]
write => always0.IN1
write => comb.IN1
write => comb.IN1
write => comb.IN1
wrdata[0] => N.DATAB
wrdata[0] => N.DATAB
wrdata[0] => N.DATAB
wrdata[0] => N.DATAB
wrdata[0] => N.DATAB
wrdata[0] => N.DATAB
wrdata[0] => N.DATAB
wrdata[0] => N.DATAB
wrdata[0] => T.DATAB
wrdata[0] => T.DATAB
wrdata[0] => T.DATAB
wrdata[0] => T.DATAB
wrdata[0] => T.DATAB
wrdata[0] => T.DATAB
wrdata[0] => T.DATAB
wrdata[0] => T.DATAB
wrdata[0] => main_dir.DATAB
wrdata[0] => oe.DATAB
wrdata[0] => task_id.DATAB
wrdata[0] => task_id.DATAB
wrdata[0] => timeout.DATAB
wrdata[0] => timeout.DATAB
wrdata[0] => timeout_ena.DATAB
wrdata[0] => T_scale.DATAB
wrdata[0] => sd_ena.DATAB
wrdata[0] => timeout_clr.IN1
wrdata[0] => comb.IN1
wrdata[0] => step_cnts:cnt_inst.wrdata[0]
wrdata[0] => sd_oe_n.DATAB
wrdata[1] => N.DATAB
wrdata[1] => N.DATAB
wrdata[1] => N.DATAB
wrdata[1] => N.DATAB
wrdata[1] => N.DATAB
wrdata[1] => N.DATAB
wrdata[1] => N.DATAB
wrdata[1] => N.DATAB
wrdata[1] => T.DATAB
wrdata[1] => T.DATAB
wrdata[1] => T.DATAB
wrdata[1] => T.DATAB
wrdata[1] => T.DATAB
wrdata[1] => T.DATAB
wrdata[1] => T.DATAB
wrdata[1] => T.DATAB
wrdata[1] => main_dir.DATAB
wrdata[1] => task_id.DATAB
wrdata[1] => task_id.DATAB
wrdata[1] => timeout.DATAB
wrdata[1] => timeout.DATAB
wrdata[1] => T_scale.DATAB
wrdata[1] => abort.IN1
wrdata[1] => comb.IN1
wrdata[1] => step_cnts:cnt_inst.wrdata[1]
wrdata[2] => N.DATAB
wrdata[2] => N.DATAB
wrdata[2] => N.DATAB
wrdata[2] => N.DATAB
wrdata[2] => N.DATAB
wrdata[2] => N.DATAB
wrdata[2] => N.DATAB
wrdata[2] => N.DATAB
wrdata[2] => T.DATAB
wrdata[2] => T.DATAB
wrdata[2] => T.DATAB
wrdata[2] => T.DATAB
wrdata[2] => T.DATAB
wrdata[2] => T.DATAB
wrdata[2] => T.DATAB
wrdata[2] => T.DATAB
wrdata[2] => main_dir.DATAB
wrdata[2] => task_id.DATAB
wrdata[2] => task_id.DATAB
wrdata[2] => timeout.DATAB
wrdata[2] => timeout.DATAB
wrdata[2] => T_scale.DATAB
wrdata[2] => global_snapshot.IN1
wrdata[2] => comb.IN1
wrdata[2] => step_cnts:cnt_inst.wrdata[2]
wrdata[3] => N.DATAB
wrdata[3] => N.DATAB
wrdata[3] => N.DATAB
wrdata[3] => N.DATAB
wrdata[3] => N.DATAB
wrdata[3] => N.DATAB
wrdata[3] => N.DATAB
wrdata[3] => N.DATAB
wrdata[3] => T.DATAB
wrdata[3] => T.DATAB
wrdata[3] => T.DATAB
wrdata[3] => T.DATAB
wrdata[3] => T.DATAB
wrdata[3] => T.DATAB
wrdata[3] => T.DATAB
wrdata[3] => T.DATAB
wrdata[3] => main_dir.DATAB
wrdata[3] => task_id.DATAB
wrdata[3] => task_id.DATAB
wrdata[3] => timeout.DATAB
wrdata[3] => timeout.DATAB
wrdata[3] => T_scale.DATAB
wrdata[3] => comb.IN1
wrdata[3] => step_cnts:cnt_inst.wrdata[3]
wrdata[4] => N.DATAB
wrdata[4] => N.DATAB
wrdata[4] => N.DATAB
wrdata[4] => N.DATAB
wrdata[4] => N.DATAB
wrdata[4] => N.DATAB
wrdata[4] => N.DATAB
wrdata[4] => N.DATAB
wrdata[4] => T.DATAB
wrdata[4] => T.DATAB
wrdata[4] => T.DATAB
wrdata[4] => T.DATAB
wrdata[4] => T.DATAB
wrdata[4] => T.DATAB
wrdata[4] => T.DATAB
wrdata[4] => T.DATAB
wrdata[4] => task_id.DATAB
wrdata[4] => task_id.DATAB
wrdata[4] => timeout.DATAB
wrdata[4] => T_scale.DATAB
wrdata[4] => step_cnts:cnt_inst.wrdata[4]
wrdata[5] => N.DATAB
wrdata[5] => N.DATAB
wrdata[5] => N.DATAB
wrdata[5] => N.DATAB
wrdata[5] => N.DATAB
wrdata[5] => N.DATAB
wrdata[5] => N.DATAB
wrdata[5] => N.DATAB
wrdata[5] => T.DATAB
wrdata[5] => T.DATAB
wrdata[5] => T.DATAB
wrdata[5] => T.DATAB
wrdata[5] => T.DATAB
wrdata[5] => T.DATAB
wrdata[5] => T.DATAB
wrdata[5] => T.DATAB
wrdata[5] => task_id.DATAB
wrdata[5] => task_id.DATAB
wrdata[5] => timeout.DATAB
wrdata[5] => T_scale.DATAB
wrdata[5] => step_cnts:cnt_inst.wrdata[5]
wrdata[6] => N.DATAB
wrdata[6] => N.DATAB
wrdata[6] => N.DATAB
wrdata[6] => N.DATAB
wrdata[6] => N.DATAB
wrdata[6] => N.DATAB
wrdata[6] => N.DATAB
wrdata[6] => N.DATAB
wrdata[6] => T.DATAB
wrdata[6] => T.DATAB
wrdata[6] => T.DATAB
wrdata[6] => T.DATAB
wrdata[6] => T.DATAB
wrdata[6] => T.DATAB
wrdata[6] => T.DATAB
wrdata[6] => T.DATAB
wrdata[6] => task_id.DATAB
wrdata[6] => task_id.DATAB
wrdata[6] => timeout.DATAB
wrdata[6] => T_scale.DATAB
wrdata[6] => step_cnts:cnt_inst.wrdata[6]
wrdata[7] => N.DATAB
wrdata[7] => N.DATAB
wrdata[7] => N.DATAB
wrdata[7] => N.DATAB
wrdata[7] => N.DATAB
wrdata[7] => N.DATAB
wrdata[7] => N.DATAB
wrdata[7] => N.DATAB
wrdata[7] => T.DATAB
wrdata[7] => T.DATAB
wrdata[7] => T.DATAB
wrdata[7] => T.DATAB
wrdata[7] => T.DATAB
wrdata[7] => T.DATAB
wrdata[7] => T.DATAB
wrdata[7] => T.DATAB
wrdata[7] => task_id.DATAB
wrdata[7] => task_id.DATAB
wrdata[7] => timeout.DATAB
wrdata[7] => T_scale.DATAB
wrdata[7] => step_cnts:cnt_inst.wrdata[7]
wrdata[8] => N.DATAB
wrdata[8] => N.DATAB
wrdata[8] => N.DATAB
wrdata[8] => N.DATAB
wrdata[8] => N.DATAB
wrdata[8] => N.DATAB
wrdata[8] => N.DATAB
wrdata[8] => N.DATAB
wrdata[8] => T.DATAB
wrdata[8] => T.DATAB
wrdata[8] => T.DATAB
wrdata[8] => T.DATAB
wrdata[8] => T.DATAB
wrdata[8] => T.DATAB
wrdata[8] => T.DATAB
wrdata[8] => T.DATAB
wrdata[8] => swap_xy.DATAB
wrdata[8] => task_id.DATAB
wrdata[8] => task_id.DATAB
wrdata[8] => timeout.DATAB
wrdata[8] => T_scale.DATAB
wrdata[8] => step_cnts:cnt_inst.wrdata[8]
wrdata[9] => N.DATAB
wrdata[9] => N.DATAB
wrdata[9] => N.DATAB
wrdata[9] => N.DATAB
wrdata[9] => N.DATAB
wrdata[9] => N.DATAB
wrdata[9] => N.DATAB
wrdata[9] => N.DATAB
wrdata[9] => T.DATAB
wrdata[9] => T.DATAB
wrdata[9] => T.DATAB
wrdata[9] => T.DATAB
wrdata[9] => T.DATAB
wrdata[9] => T.DATAB
wrdata[9] => T.DATAB
wrdata[9] => T.DATAB
wrdata[9] => swap_uv.DATAB
wrdata[9] => task_id.DATAB
wrdata[9] => task_id.DATAB
wrdata[9] => timeout.DATAB
wrdata[9] => T_scale.DATAB
wrdata[9] => step_cnts:cnt_inst.wrdata[9]
wrdata[10] => N.DATAB
wrdata[10] => N.DATAB
wrdata[10] => N.DATAB
wrdata[10] => N.DATAB
wrdata[10] => N.DATAB
wrdata[10] => N.DATAB
wrdata[10] => N.DATAB
wrdata[10] => N.DATAB
wrdata[10] => T.DATAB
wrdata[10] => T.DATAB
wrdata[10] => T.DATAB
wrdata[10] => T.DATAB
wrdata[10] => T.DATAB
wrdata[10] => T.DATAB
wrdata[10] => T.DATAB
wrdata[10] => T.DATAB
wrdata[10] => task_id.DATAB
wrdata[10] => task_id.DATAB
wrdata[10] => timeout.DATAB
wrdata[10] => T_scale.DATAB
wrdata[10] => step_cnts:cnt_inst.wrdata[10]
wrdata[11] => N.DATAB
wrdata[11] => N.DATAB
wrdata[11] => N.DATAB
wrdata[11] => N.DATAB
wrdata[11] => N.DATAB
wrdata[11] => N.DATAB
wrdata[11] => N.DATAB
wrdata[11] => N.DATAB
wrdata[11] => T.DATAB
wrdata[11] => T.DATAB
wrdata[11] => T.DATAB
wrdata[11] => T.DATAB
wrdata[11] => T.DATAB
wrdata[11] => T.DATAB
wrdata[11] => T.DATAB
wrdata[11] => T.DATAB
wrdata[11] => task_id.DATAB
wrdata[11] => task_id.DATAB
wrdata[11] => timeout.DATAB
wrdata[11] => T_scale.DATAB
wrdata[11] => step_cnts:cnt_inst.wrdata[11]
wrdata[12] => N.DATAB
wrdata[12] => N.DATAB
wrdata[12] => N.DATAB
wrdata[12] => N.DATAB
wrdata[12] => N.DATAB
wrdata[12] => N.DATAB
wrdata[12] => N.DATAB
wrdata[12] => N.DATAB
wrdata[12] => T.DATAB
wrdata[12] => T.DATAB
wrdata[12] => T.DATAB
wrdata[12] => T.DATAB
wrdata[12] => T.DATAB
wrdata[12] => T.DATAB
wrdata[12] => T.DATAB
wrdata[12] => T.DATAB
wrdata[12] => task_id.DATAB
wrdata[12] => task_id.DATAB
wrdata[12] => timeout.DATAB
wrdata[12] => T_scale.DATAB
wrdata[12] => step_cnts:cnt_inst.wrdata[12]
wrdata[13] => N.DATAB
wrdata[13] => N.DATAB
wrdata[13] => N.DATAB
wrdata[13] => N.DATAB
wrdata[13] => N.DATAB
wrdata[13] => N.DATAB
wrdata[13] => N.DATAB
wrdata[13] => N.DATAB
wrdata[13] => T.DATAB
wrdata[13] => T.DATAB
wrdata[13] => T.DATAB
wrdata[13] => T.DATAB
wrdata[13] => T.DATAB
wrdata[13] => T.DATAB
wrdata[13] => T.DATAB
wrdata[13] => T.DATAB
wrdata[13] => task_id.DATAB
wrdata[13] => task_id.DATAB
wrdata[13] => timeout.DATAB
wrdata[13] => T_scale.DATAB
wrdata[13] => step_cnts:cnt_inst.wrdata[13]
wrdata[14] => N.DATAB
wrdata[14] => N.DATAB
wrdata[14] => N.DATAB
wrdata[14] => N.DATAB
wrdata[14] => N.DATAB
wrdata[14] => N.DATAB
wrdata[14] => N.DATAB
wrdata[14] => N.DATAB
wrdata[14] => T.DATAB
wrdata[14] => T.DATAB
wrdata[14] => T.DATAB
wrdata[14] => T.DATAB
wrdata[14] => T.DATAB
wrdata[14] => T.DATAB
wrdata[14] => T.DATAB
wrdata[14] => T.DATAB
wrdata[14] => task_id.DATAB
wrdata[14] => task_id.DATAB
wrdata[14] => timeout.DATAB
wrdata[14] => T_scale.DATAB
wrdata[14] => step_cnts:cnt_inst.wrdata[14]
wrdata[15] => N.DATAB
wrdata[15] => N.DATAB
wrdata[15] => N.DATAB
wrdata[15] => N.DATAB
wrdata[15] => N.DATAB
wrdata[15] => N.DATAB
wrdata[15] => N.DATAB
wrdata[15] => N.DATAB
wrdata[15] => T.DATAB
wrdata[15] => T.DATAB
wrdata[15] => T.DATAB
wrdata[15] => T.DATAB
wrdata[15] => T.DATAB
wrdata[15] => T.DATAB
wrdata[15] => T.DATAB
wrdata[15] => T.DATAB
wrdata[15] => task_id.DATAB
wrdata[15] => task_id.DATAB
wrdata[15] => timeout.DATAB
wrdata[15] => T_scale.DATAB
wrdata[15] => step_cnts:cnt_inst.wrdata[15]
rddata[0] <= rddata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= rddata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[2] <= rddata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[3] <= rddata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[4] <= rddata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[5] <= rddata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[6] <= rddata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[7] <= rddata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[8] <= rddata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[9] <= rddata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[10] <= rddata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[11] <= rddata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[12] <= rddata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[13] <= rddata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[14] <= rddata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[15] <= rddata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
permit => comb.IN0
permit => always7.IN1
permit => always8.IN1
permit => prescale:to_prescale.enable
cstop => comb.IN1
hv_enabled => always7.IN1
alarm => always7.IN1
alarm => comb.IN1
step[0] <= step[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
step[1] <= step[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
step[2] <= step[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
step[3] <= step[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
step[4] <= step[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
step[5] <= step[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
step[6] <= step[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
step[7] <= step[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dir[0] <= dir[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dir[1] <= dir[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dir[2] <= dir[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dir[3] <= dir[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dir[4] <= dir[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dir[5] <= dir[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dir[6] <= dir[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dir[7] <= dir[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_oe_n <= sd_oe_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_ena <= sd_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[0] <= X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[0] <= Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U[0] <= U[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U[1] <= U[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
U[2] <= U[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V[0] <= V[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V[1] <= V[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
V[2] <= V[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mtr_timeout <= mtr_timeout~reg0.DB_MAX_OUTPUT_PORT_TYPE
oi <= motor_cont:cont_inst.oi_reg
any_run <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
global_snapshot <= global_snapshot~0.DB_MAX_OUTPUT_PORT_TYPE
enc_changed[0] => step_cnts:cnt_inst.enc_changed[0]
enc_changed[1] => step_cnts:cnt_inst.enc_changed[1]


|top|mcu_main:mcu_inst|main:main_inst|motor_bus:mtr_inst|motor_cont:cont_inst
clk => pls_cont:gen[0].step_inst.clk
clk => pls_cont:gen[1].step_inst.clk
clk => pls_cont:gen[2].step_inst.clk
clk => pls_cont:gen[3].step_inst.clk
clk => prescale_oi:prescale_inst.clk
clk => oi_reg~0.CLK
clk => cur_task_id[0]~reg0.CLK
clk => cur_task_id[1]~reg0.CLK
clk => cur_task_id[2]~reg0.CLK
clk => cur_task_id[3]~reg0.CLK
clk => cur_task_id[4]~reg0.CLK
clk => cur_task_id[5]~reg0.CLK
clk => cur_task_id[6]~reg0.CLK
clk => cur_task_id[7]~reg0.CLK
clk => cur_task_id[8]~reg0.CLK
clk => cur_task_id[9]~reg0.CLK
clk => cur_task_id[10]~reg0.CLK
clk => cur_task_id[11]~reg0.CLK
clk => cur_task_id[12]~reg0.CLK
clk => cur_task_id[13]~reg0.CLK
clk => cur_task_id[14]~reg0.CLK
clk => cur_task_id[15]~reg0.CLK
clk => cur_task_id[16]~reg0.CLK
clk => cur_task_id[17]~reg0.CLK
clk => cur_task_id[18]~reg0.CLK
clk => cur_task_id[19]~reg0.CLK
clk => cur_task_id[20]~reg0.CLK
clk => cur_task_id[21]~reg0.CLK
clk => cur_task_id[22]~reg0.CLK
clk => cur_task_id[23]~reg0.CLK
clk => cur_task_id[24]~reg0.CLK
clk => cur_task_id[25]~reg0.CLK
clk => cur_task_id[26]~reg0.CLK
clk => cur_task_id[27]~reg0.CLK
clk => cur_task_id[28]~reg0.CLK
clk => cur_task_id[29]~reg0.CLK
clk => cur_task_id[30]~reg0.CLK
clk => cur_task_id[31]~reg0.CLK
clk => wrreq[3]~reg0.CLK
clk => wrreq[2]~reg0.CLK
clk => wrreq[1]~reg0.CLK
clk => wrreq[0]~reg0.CLK
aclr => pls_cont:gen[0].step_inst.aclr
aclr => pls_cont:gen[1].step_inst.aclr
aclr => pls_cont:gen[2].step_inst.aclr
aclr => pls_cont:gen[3].step_inst.aclr
aclr => prescale_oi:prescale_inst.aclr
aclr => oi_reg~0.ACLR
aclr => cur_task_id[0]~reg0.ACLR
aclr => cur_task_id[1]~reg0.ACLR
aclr => cur_task_id[2]~reg0.ACLR
aclr => cur_task_id[3]~reg0.ACLR
aclr => cur_task_id[4]~reg0.ACLR
aclr => cur_task_id[5]~reg0.ACLR
aclr => cur_task_id[6]~reg0.ACLR
aclr => cur_task_id[7]~reg0.ACLR
aclr => cur_task_id[8]~reg0.ACLR
aclr => cur_task_id[9]~reg0.ACLR
aclr => cur_task_id[10]~reg0.ACLR
aclr => cur_task_id[11]~reg0.ACLR
aclr => cur_task_id[12]~reg0.ACLR
aclr => cur_task_id[13]~reg0.ACLR
aclr => cur_task_id[14]~reg0.ACLR
aclr => cur_task_id[15]~reg0.ACLR
aclr => cur_task_id[16]~reg0.ACLR
aclr => cur_task_id[17]~reg0.ACLR
aclr => cur_task_id[18]~reg0.ACLR
aclr => cur_task_id[19]~reg0.ACLR
aclr => cur_task_id[20]~reg0.ACLR
aclr => cur_task_id[21]~reg0.ACLR
aclr => cur_task_id[22]~reg0.ACLR
aclr => cur_task_id[23]~reg0.ACLR
aclr => cur_task_id[24]~reg0.ACLR
aclr => cur_task_id[25]~reg0.ACLR
aclr => cur_task_id[26]~reg0.ACLR
aclr => cur_task_id[27]~reg0.ACLR
aclr => cur_task_id[28]~reg0.ACLR
aclr => cur_task_id[29]~reg0.ACLR
aclr => cur_task_id[30]~reg0.ACLR
aclr => cur_task_id[31]~reg0.ACLR
aclr => wrreq[3]~reg0.ACLR
aclr => wrreq[2]~reg0.ACLR
aclr => wrreq[1]~reg0.ACLR
aclr => wrreq[0]~reg0.ACLR
sclr => comb.IN0
sclr => comb.IN0
sclr => comb.IN0
sclr => always3.IN0
sclr => comb.IN0
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => cur_task_id.OUTPUTSELECT
sclr => comb.IN0
sclr => oi_reg.OUTPUTSELECT
abort => comb.IN1
abort => comb.IN1
abort => comb.IN1
abort => always3.IN1
abort => comb.IN1
abort => comb.IN1
permit => pls_cont:gen[0].step_inst.permit
permit => pls_cont:gen[1].step_inst.permit
permit => pls_cont:gen[2].step_inst.permit
permit => pls_cont:gen[3].step_inst.permit
N[0][0] => pls_cont:gen[0].step_inst.N[0]
N[0][1] => pls_cont:gen[0].step_inst.N[1]
N[0][2] => pls_cont:gen[0].step_inst.N[2]
N[0][3] => pls_cont:gen[0].step_inst.N[3]
N[0][4] => pls_cont:gen[0].step_inst.N[4]
N[0][5] => pls_cont:gen[0].step_inst.N[5]
N[0][6] => pls_cont:gen[0].step_inst.N[6]
N[0][7] => pls_cont:gen[0].step_inst.N[7]
N[0][8] => pls_cont:gen[0].step_inst.N[8]
N[0][9] => pls_cont:gen[0].step_inst.N[9]
N[0][10] => pls_cont:gen[0].step_inst.N[10]
N[0][11] => pls_cont:gen[0].step_inst.N[11]
N[0][12] => pls_cont:gen[0].step_inst.N[12]
N[0][13] => pls_cont:gen[0].step_inst.N[13]
N[0][14] => pls_cont:gen[0].step_inst.N[14]
N[0][15] => pls_cont:gen[0].step_inst.N[15]
N[0][16] => pls_cont:gen[0].step_inst.N[16]
N[0][17] => pls_cont:gen[0].step_inst.N[17]
N[0][18] => pls_cont:gen[0].step_inst.N[18]
N[0][19] => pls_cont:gen[0].step_inst.N[19]
N[0][20] => pls_cont:gen[0].step_inst.N[20]
N[0][21] => pls_cont:gen[0].step_inst.N[21]
N[0][22] => pls_cont:gen[0].step_inst.N[22]
N[0][23] => pls_cont:gen[0].step_inst.N[23]
N[0][24] => pls_cont:gen[0].step_inst.N[24]
N[0][25] => pls_cont:gen[0].step_inst.N[25]
N[0][26] => pls_cont:gen[0].step_inst.N[26]
N[0][27] => pls_cont:gen[0].step_inst.N[27]
N[0][28] => pls_cont:gen[0].step_inst.N[28]
N[0][29] => pls_cont:gen[0].step_inst.N[29]
N[0][30] => pls_cont:gen[0].step_inst.N[30]
N[0][31] => pls_cont:gen[0].step_inst.N[31]
N[1][0] => pls_cont:gen[1].step_inst.N[0]
N[1][1] => pls_cont:gen[1].step_inst.N[1]
N[1][2] => pls_cont:gen[1].step_inst.N[2]
N[1][3] => pls_cont:gen[1].step_inst.N[3]
N[1][4] => pls_cont:gen[1].step_inst.N[4]
N[1][5] => pls_cont:gen[1].step_inst.N[5]
N[1][6] => pls_cont:gen[1].step_inst.N[6]
N[1][7] => pls_cont:gen[1].step_inst.N[7]
N[1][8] => pls_cont:gen[1].step_inst.N[8]
N[1][9] => pls_cont:gen[1].step_inst.N[9]
N[1][10] => pls_cont:gen[1].step_inst.N[10]
N[1][11] => pls_cont:gen[1].step_inst.N[11]
N[1][12] => pls_cont:gen[1].step_inst.N[12]
N[1][13] => pls_cont:gen[1].step_inst.N[13]
N[1][14] => pls_cont:gen[1].step_inst.N[14]
N[1][15] => pls_cont:gen[1].step_inst.N[15]
N[1][16] => pls_cont:gen[1].step_inst.N[16]
N[1][17] => pls_cont:gen[1].step_inst.N[17]
N[1][18] => pls_cont:gen[1].step_inst.N[18]
N[1][19] => pls_cont:gen[1].step_inst.N[19]
N[1][20] => pls_cont:gen[1].step_inst.N[20]
N[1][21] => pls_cont:gen[1].step_inst.N[21]
N[1][22] => pls_cont:gen[1].step_inst.N[22]
N[1][23] => pls_cont:gen[1].step_inst.N[23]
N[1][24] => pls_cont:gen[1].step_inst.N[24]
N[1][25] => pls_cont:gen[1].step_inst.N[25]
N[1][26] => pls_cont:gen[1].step_inst.N[26]
N[1][27] => pls_cont:gen[1].step_inst.N[27]
N[1][28] => pls_cont:gen[1].step_inst.N[28]
N[1][29] => pls_cont:gen[1].step_inst.N[29]
N[1][30] => pls_cont:gen[1].step_inst.N[30]
N[1][31] => pls_cont:gen[1].step_inst.N[31]
N[2][0] => pls_cont:gen[2].step_inst.N[0]
N[2][1] => pls_cont:gen[2].step_inst.N[1]
N[2][2] => pls_cont:gen[2].step_inst.N[2]
N[2][3] => pls_cont:gen[2].step_inst.N[3]
N[2][4] => pls_cont:gen[2].step_inst.N[4]
N[2][5] => pls_cont:gen[2].step_inst.N[5]
N[2][6] => pls_cont:gen[2].step_inst.N[6]
N[2][7] => pls_cont:gen[2].step_inst.N[7]
N[2][8] => pls_cont:gen[2].step_inst.N[8]
N[2][9] => pls_cont:gen[2].step_inst.N[9]
N[2][10] => pls_cont:gen[2].step_inst.N[10]
N[2][11] => pls_cont:gen[2].step_inst.N[11]
N[2][12] => pls_cont:gen[2].step_inst.N[12]
N[2][13] => pls_cont:gen[2].step_inst.N[13]
N[2][14] => pls_cont:gen[2].step_inst.N[14]
N[2][15] => pls_cont:gen[2].step_inst.N[15]
N[2][16] => pls_cont:gen[2].step_inst.N[16]
N[2][17] => pls_cont:gen[2].step_inst.N[17]
N[2][18] => pls_cont:gen[2].step_inst.N[18]
N[2][19] => pls_cont:gen[2].step_inst.N[19]
N[2][20] => pls_cont:gen[2].step_inst.N[20]
N[2][21] => pls_cont:gen[2].step_inst.N[21]
N[2][22] => pls_cont:gen[2].step_inst.N[22]
N[2][23] => pls_cont:gen[2].step_inst.N[23]
N[2][24] => pls_cont:gen[2].step_inst.N[24]
N[2][25] => pls_cont:gen[2].step_inst.N[25]
N[2][26] => pls_cont:gen[2].step_inst.N[26]
N[2][27] => pls_cont:gen[2].step_inst.N[27]
N[2][28] => pls_cont:gen[2].step_inst.N[28]
N[2][29] => pls_cont:gen[2].step_inst.N[29]
N[2][30] => pls_cont:gen[2].step_inst.N[30]
N[2][31] => pls_cont:gen[2].step_inst.N[31]
N[3][0] => pls_cont:gen[3].step_inst.N[0]
N[3][1] => pls_cont:gen[3].step_inst.N[1]
N[3][2] => pls_cont:gen[3].step_inst.N[2]
N[3][3] => pls_cont:gen[3].step_inst.N[3]
N[3][4] => pls_cont:gen[3].step_inst.N[4]
N[3][5] => pls_cont:gen[3].step_inst.N[5]
N[3][6] => pls_cont:gen[3].step_inst.N[6]
N[3][7] => pls_cont:gen[3].step_inst.N[7]
N[3][8] => pls_cont:gen[3].step_inst.N[8]
N[3][9] => pls_cont:gen[3].step_inst.N[9]
N[3][10] => pls_cont:gen[3].step_inst.N[10]
N[3][11] => pls_cont:gen[3].step_inst.N[11]
N[3][12] => pls_cont:gen[3].step_inst.N[12]
N[3][13] => pls_cont:gen[3].step_inst.N[13]
N[3][14] => pls_cont:gen[3].step_inst.N[14]
N[3][15] => pls_cont:gen[3].step_inst.N[15]
N[3][16] => pls_cont:gen[3].step_inst.N[16]
N[3][17] => pls_cont:gen[3].step_inst.N[17]
N[3][18] => pls_cont:gen[3].step_inst.N[18]
N[3][19] => pls_cont:gen[3].step_inst.N[19]
N[3][20] => pls_cont:gen[3].step_inst.N[20]
N[3][21] => pls_cont:gen[3].step_inst.N[21]
N[3][22] => pls_cont:gen[3].step_inst.N[22]
N[3][23] => pls_cont:gen[3].step_inst.N[23]
N[3][24] => pls_cont:gen[3].step_inst.N[24]
N[3][25] => pls_cont:gen[3].step_inst.N[25]
N[3][26] => pls_cont:gen[3].step_inst.N[26]
N[3][27] => pls_cont:gen[3].step_inst.N[27]
N[3][28] => pls_cont:gen[3].step_inst.N[28]
N[3][29] => pls_cont:gen[3].step_inst.N[29]
N[3][30] => pls_cont:gen[3].step_inst.N[30]
N[3][31] => pls_cont:gen[3].step_inst.N[31]
T[0][0] => pls_cont:gen[0].step_inst.T[0]
T[0][1] => pls_cont:gen[0].step_inst.T[1]
T[0][2] => pls_cont:gen[0].step_inst.T[2]
T[0][3] => pls_cont:gen[0].step_inst.T[3]
T[0][4] => pls_cont:gen[0].step_inst.T[4]
T[0][5] => pls_cont:gen[0].step_inst.T[5]
T[0][6] => pls_cont:gen[0].step_inst.T[6]
T[0][7] => pls_cont:gen[0].step_inst.T[7]
T[0][8] => pls_cont:gen[0].step_inst.T[8]
T[0][9] => pls_cont:gen[0].step_inst.T[9]
T[0][10] => pls_cont:gen[0].step_inst.T[10]
T[0][11] => pls_cont:gen[0].step_inst.T[11]
T[0][12] => pls_cont:gen[0].step_inst.T[12]
T[0][13] => pls_cont:gen[0].step_inst.T[13]
T[0][14] => pls_cont:gen[0].step_inst.T[14]
T[0][15] => pls_cont:gen[0].step_inst.T[15]
T[0][16] => pls_cont:gen[0].step_inst.T[16]
T[0][17] => pls_cont:gen[0].step_inst.T[17]
T[0][18] => pls_cont:gen[0].step_inst.T[18]
T[0][19] => pls_cont:gen[0].step_inst.T[19]
T[0][20] => pls_cont:gen[0].step_inst.T[20]
T[0][21] => pls_cont:gen[0].step_inst.T[21]
T[0][22] => pls_cont:gen[0].step_inst.T[22]
T[0][23] => pls_cont:gen[0].step_inst.T[23]
T[0][24] => pls_cont:gen[0].step_inst.T[24]
T[0][25] => pls_cont:gen[0].step_inst.T[25]
T[0][26] => pls_cont:gen[0].step_inst.T[26]
T[0][27] => pls_cont:gen[0].step_inst.T[27]
T[0][28] => pls_cont:gen[0].step_inst.T[28]
T[0][29] => pls_cont:gen[0].step_inst.T[29]
T[0][30] => pls_cont:gen[0].step_inst.T[30]
T[0][31] => pls_cont:gen[0].step_inst.T[31]
T[1][0] => pls_cont:gen[1].step_inst.T[0]
T[1][1] => pls_cont:gen[1].step_inst.T[1]
T[1][2] => pls_cont:gen[1].step_inst.T[2]
T[1][3] => pls_cont:gen[1].step_inst.T[3]
T[1][4] => pls_cont:gen[1].step_inst.T[4]
T[1][5] => pls_cont:gen[1].step_inst.T[5]
T[1][6] => pls_cont:gen[1].step_inst.T[6]
T[1][7] => pls_cont:gen[1].step_inst.T[7]
T[1][8] => pls_cont:gen[1].step_inst.T[8]
T[1][9] => pls_cont:gen[1].step_inst.T[9]
T[1][10] => pls_cont:gen[1].step_inst.T[10]
T[1][11] => pls_cont:gen[1].step_inst.T[11]
T[1][12] => pls_cont:gen[1].step_inst.T[12]
T[1][13] => pls_cont:gen[1].step_inst.T[13]
T[1][14] => pls_cont:gen[1].step_inst.T[14]
T[1][15] => pls_cont:gen[1].step_inst.T[15]
T[1][16] => pls_cont:gen[1].step_inst.T[16]
T[1][17] => pls_cont:gen[1].step_inst.T[17]
T[1][18] => pls_cont:gen[1].step_inst.T[18]
T[1][19] => pls_cont:gen[1].step_inst.T[19]
T[1][20] => pls_cont:gen[1].step_inst.T[20]
T[1][21] => pls_cont:gen[1].step_inst.T[21]
T[1][22] => pls_cont:gen[1].step_inst.T[22]
T[1][23] => pls_cont:gen[1].step_inst.T[23]
T[1][24] => pls_cont:gen[1].step_inst.T[24]
T[1][25] => pls_cont:gen[1].step_inst.T[25]
T[1][26] => pls_cont:gen[1].step_inst.T[26]
T[1][27] => pls_cont:gen[1].step_inst.T[27]
T[1][28] => pls_cont:gen[1].step_inst.T[28]
T[1][29] => pls_cont:gen[1].step_inst.T[29]
T[1][30] => pls_cont:gen[1].step_inst.T[30]
T[1][31] => pls_cont:gen[1].step_inst.T[31]
T[2][0] => pls_cont:gen[2].step_inst.T[0]
T[2][1] => pls_cont:gen[2].step_inst.T[1]
T[2][2] => pls_cont:gen[2].step_inst.T[2]
T[2][3] => pls_cont:gen[2].step_inst.T[3]
T[2][4] => pls_cont:gen[2].step_inst.T[4]
T[2][5] => pls_cont:gen[2].step_inst.T[5]
T[2][6] => pls_cont:gen[2].step_inst.T[6]
T[2][7] => pls_cont:gen[2].step_inst.T[7]
T[2][8] => pls_cont:gen[2].step_inst.T[8]
T[2][9] => pls_cont:gen[2].step_inst.T[9]
T[2][10] => pls_cont:gen[2].step_inst.T[10]
T[2][11] => pls_cont:gen[2].step_inst.T[11]
T[2][12] => pls_cont:gen[2].step_inst.T[12]
T[2][13] => pls_cont:gen[2].step_inst.T[13]
T[2][14] => pls_cont:gen[2].step_inst.T[14]
T[2][15] => pls_cont:gen[2].step_inst.T[15]
T[2][16] => pls_cont:gen[2].step_inst.T[16]
T[2][17] => pls_cont:gen[2].step_inst.T[17]
T[2][18] => pls_cont:gen[2].step_inst.T[18]
T[2][19] => pls_cont:gen[2].step_inst.T[19]
T[2][20] => pls_cont:gen[2].step_inst.T[20]
T[2][21] => pls_cont:gen[2].step_inst.T[21]
T[2][22] => pls_cont:gen[2].step_inst.T[22]
T[2][23] => pls_cont:gen[2].step_inst.T[23]
T[2][24] => pls_cont:gen[2].step_inst.T[24]
T[2][25] => pls_cont:gen[2].step_inst.T[25]
T[2][26] => pls_cont:gen[2].step_inst.T[26]
T[2][27] => pls_cont:gen[2].step_inst.T[27]
T[2][28] => pls_cont:gen[2].step_inst.T[28]
T[2][29] => pls_cont:gen[2].step_inst.T[29]
T[2][30] => pls_cont:gen[2].step_inst.T[30]
T[2][31] => pls_cont:gen[2].step_inst.T[31]
T[3][0] => pls_cont:gen[3].step_inst.T[0]
T[3][1] => pls_cont:gen[3].step_inst.T[1]
T[3][2] => pls_cont:gen[3].step_inst.T[2]
T[3][3] => pls_cont:gen[3].step_inst.T[3]
T[3][4] => pls_cont:gen[3].step_inst.T[4]
T[3][5] => pls_cont:gen[3].step_inst.T[5]
T[3][6] => pls_cont:gen[3].step_inst.T[6]
T[3][7] => pls_cont:gen[3].step_inst.T[7]
T[3][8] => pls_cont:gen[3].step_inst.T[8]
T[3][9] => pls_cont:gen[3].step_inst.T[9]
T[3][10] => pls_cont:gen[3].step_inst.T[10]
T[3][11] => pls_cont:gen[3].step_inst.T[11]
T[3][12] => pls_cont:gen[3].step_inst.T[12]
T[3][13] => pls_cont:gen[3].step_inst.T[13]
T[3][14] => pls_cont:gen[3].step_inst.T[14]
T[3][15] => pls_cont:gen[3].step_inst.T[15]
T[3][16] => pls_cont:gen[3].step_inst.T[16]
T[3][17] => pls_cont:gen[3].step_inst.T[17]
T[3][18] => pls_cont:gen[3].step_inst.T[18]
T[3][19] => pls_cont:gen[3].step_inst.T[19]
T[3][20] => pls_cont:gen[3].step_inst.T[20]
T[3][21] => pls_cont:gen[3].step_inst.T[21]
T[3][22] => pls_cont:gen[3].step_inst.T[22]
T[3][23] => pls_cont:gen[3].step_inst.T[23]
T[3][24] => pls_cont:gen[3].step_inst.T[24]
T[3][25] => pls_cont:gen[3].step_inst.T[25]
T[3][26] => pls_cont:gen[3].step_inst.T[26]
T[3][27] => pls_cont:gen[3].step_inst.T[27]
T[3][28] => pls_cont:gen[3].step_inst.T[28]
T[3][29] => pls_cont:gen[3].step_inst.T[29]
T[3][30] => pls_cont:gen[3].step_inst.T[30]
T[3][31] => pls_cont:gen[3].step_inst.T[31]
task_id[0] => cur_task_id.DATAB
task_id[1] => cur_task_id.DATAB
task_id[2] => cur_task_id.DATAB
task_id[3] => cur_task_id.DATAB
task_id[4] => cur_task_id.DATAB
task_id[5] => cur_task_id.DATAB
task_id[6] => cur_task_id.DATAB
task_id[7] => cur_task_id.DATAB
task_id[8] => cur_task_id.DATAB
task_id[9] => cur_task_id.DATAB
task_id[10] => cur_task_id.DATAB
task_id[11] => cur_task_id.DATAB
task_id[12] => cur_task_id.DATAB
task_id[13] => cur_task_id.DATAB
task_id[14] => cur_task_id.DATAB
task_id[15] => cur_task_id.DATAB
task_id[16] => cur_task_id.DATAB
task_id[17] => cur_task_id.DATAB
task_id[18] => cur_task_id.DATAB
task_id[19] => cur_task_id.DATAB
task_id[20] => cur_task_id.DATAB
task_id[21] => cur_task_id.DATAB
task_id[22] => cur_task_id.DATAB
task_id[23] => cur_task_id.DATAB
task_id[24] => cur_task_id.DATAB
task_id[25] => cur_task_id.DATAB
task_id[26] => cur_task_id.DATAB
task_id[27] => cur_task_id.DATAB
task_id[28] => cur_task_id.DATAB
task_id[29] => cur_task_id.DATAB
task_id[30] => cur_task_id.DATAB
task_id[31] => cur_task_id.DATAB
write[0] => always0.IN1
write[0] => Equal2.IN3
write[1] => always1.IN1
write[1] => Equal2.IN2
write[2] => always2.IN1
write[2] => Equal2.IN1
write[3] => always3.IN1
write[3] => Equal2.IN0
wrreq[0] <= wrreq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrreq[1] <= wrreq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrreq[2] <= wrreq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrreq[3] <= wrreq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
run[0] <= pls_cont:gen[0].step_inst.run
run[1] <= pls_cont:gen[1].step_inst.run
run[2] <= pls_cont:gen[2].step_inst.run
run[3] <= pls_cont:gen[3].step_inst.run
cur_task_id[0] <= cur_task_id[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[1] <= cur_task_id[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[2] <= cur_task_id[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[3] <= cur_task_id[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[4] <= cur_task_id[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[5] <= cur_task_id[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[6] <= cur_task_id[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[7] <= cur_task_id[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[8] <= cur_task_id[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[9] <= cur_task_id[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[10] <= cur_task_id[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[11] <= cur_task_id[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[12] <= cur_task_id[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[13] <= cur_task_id[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[14] <= cur_task_id[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[15] <= cur_task_id[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[16] <= cur_task_id[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[17] <= cur_task_id[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[18] <= cur_task_id[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[19] <= cur_task_id[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[20] <= cur_task_id[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[21] <= cur_task_id[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[22] <= cur_task_id[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[23] <= cur_task_id[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[24] <= cur_task_id[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[25] <= cur_task_id[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[26] <= cur_task_id[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[27] <= cur_task_id[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[28] <= cur_task_id[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[29] <= cur_task_id[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[30] <= cur_task_id[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_task_id[31] <= cur_task_id[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
step[0] <= pls_cont:gen[0].step_inst.pls
step[1] <= pls_cont:gen[1].step_inst.pls
step[2] <= pls_cont:gen[2].step_inst.pls
step[3] <= pls_cont:gen[3].step_inst.pls
dir[0] <= pls_cont:gen[0].step_inst.dir
dir[1] <= pls_cont:gen[1].step_inst.dir
dir[2] <= pls_cont:gen[2].step_inst.dir
dir[3] <= pls_cont:gen[3].step_inst.dir
T_scale[0] => prescale_oi:prescale_inst.T_scale[0]
T_scale[1] => prescale_oi:prescale_inst.T_scale[1]
T_scale[2] => prescale_oi:prescale_inst.T_scale[2]
T_scale[3] => prescale_oi:prescale_inst.T_scale[3]
T_scale[4] => prescale_oi:prescale_inst.T_scale[4]
T_scale[5] => prescale_oi:prescale_inst.T_scale[5]
T_scale[6] => prescale_oi:prescale_inst.T_scale[6]
T_scale[7] => prescale_oi:prescale_inst.T_scale[7]
T_scale[8] => prescale_oi:prescale_inst.T_scale[8]
T_scale[9] => prescale_oi:prescale_inst.T_scale[9]
T_scale[10] => prescale_oi:prescale_inst.T_scale[10]
T_scale[11] => prescale_oi:prescale_inst.T_scale[11]
T_scale[12] => prescale_oi:prescale_inst.T_scale[12]
T_scale[13] => prescale_oi:prescale_inst.T_scale[13]
T_scale[14] => prescale_oi:prescale_inst.T_scale[14]
T_scale[15] => prescale_oi:prescale_inst.T_scale[15]
oi_reg <= oi_reg~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|motor_bus:mtr_inst|motor_cont:cont_inst|pls_cont:gen[0].step_inst
clk => pls_gen:pls_inst.clk
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
clk => dir_reg.CLK
clk => T_reg[0].CLK
clk => T_reg[1].CLK
clk => T_reg[2].CLK
clk => T_reg[3].CLK
clk => T_reg[4].CLK
clk => T_reg[5].CLK
clk => T_reg[6].CLK
clk => T_reg[7].CLK
clk => T_reg[8].CLK
clk => T_reg[9].CLK
clk => T_reg[10].CLK
clk => T_reg[11].CLK
clk => T_reg[12].CLK
clk => T_reg[13].CLK
clk => T_reg[14].CLK
clk => T_reg[15].CLK
clk => T_reg[16].CLK
clk => T_reg[17].CLK
clk => T_reg[18].CLK
clk => T_reg[19].CLK
clk => T_reg[20].CLK
clk => T_reg[21].CLK
clk => T_reg[22].CLK
clk => T_reg[23].CLK
clk => T_reg[24].CLK
clk => T_reg[25].CLK
clk => T_reg[26].CLK
clk => T_reg[27].CLK
clk => T_reg[28].CLK
clk => T_reg[29].CLK
clk => T_reg[30].CLK
clk => T_reg[31].CLK
clk => N_cnt[0].CLK
clk => N_cnt[1].CLK
clk => N_cnt[2].CLK
clk => N_cnt[3].CLK
clk => N_cnt[4].CLK
clk => N_cnt[5].CLK
clk => N_cnt[6].CLK
clk => N_cnt[7].CLK
clk => N_cnt[8].CLK
clk => N_cnt[9].CLK
clk => N_cnt[10].CLK
clk => N_cnt[11].CLK
clk => N_cnt[12].CLK
clk => N_cnt[13].CLK
clk => N_cnt[14].CLK
clk => N_cnt[15].CLK
clk => N_cnt[16].CLK
clk => N_cnt[17].CLK
clk => N_cnt[18].CLK
clk => N_cnt[19].CLK
clk => N_cnt[20].CLK
clk => N_cnt[21].CLK
clk => N_cnt[22].CLK
clk => N_cnt[23].CLK
clk => N_cnt[24].CLK
clk => N_cnt[25].CLK
clk => N_cnt[26].CLK
clk => N_cnt[27].CLK
clk => N_cnt[28].CLK
clk => N_cnt[29].CLK
clk => N_cnt[30].CLK
clk => pause_req.CLK
clk => stop_clk.CLK
clk => start_clk.CLK
clk_ena => pls_gen:pls_inst.clk_ena
aclr => pls_gen:pls_inst.aclr
aclr => state[0].ACLR
aclr => state[1].ACLR
aclr => state[2].ACLR
aclr => state[3].ACLR
aclr => state[4].ACLR
aclr => state[5].ACLR
aclr => state[6].ACLR
aclr => state[7].ACLR
aclr => state[8].ACLR
aclr => state[9].ACLR
aclr => state[10].ACLR
aclr => state[11].ACLR
aclr => state[12].ACLR
aclr => state[13].ACLR
aclr => state[14].ACLR
aclr => state[15].ACLR
aclr => state[16].ACLR
aclr => state[17].ACLR
aclr => state[18].ACLR
aclr => state[19].ACLR
aclr => state[20].ACLR
aclr => state[21].ACLR
aclr => state[22].ACLR
aclr => state[23].ACLR
aclr => state[24].ACLR
aclr => state[25].ACLR
aclr => state[26].ACLR
aclr => state[27].ACLR
aclr => state[28].ACLR
aclr => state[29].ACLR
aclr => state[30].ACLR
aclr => state[31].ACLR
aclr => dir_reg.ACLR
aclr => T_reg[0].PRESET
aclr => T_reg[1].PRESET
aclr => T_reg[2].PRESET
aclr => T_reg[3].PRESET
aclr => T_reg[4].PRESET
aclr => T_reg[5].PRESET
aclr => T_reg[6].PRESET
aclr => T_reg[7].PRESET
aclr => T_reg[8].PRESET
aclr => T_reg[9].PRESET
aclr => T_reg[10].PRESET
aclr => T_reg[11].PRESET
aclr => T_reg[12].PRESET
aclr => T_reg[13].PRESET
aclr => T_reg[14].PRESET
aclr => T_reg[15].PRESET
aclr => T_reg[16].PRESET
aclr => T_reg[17].PRESET
aclr => T_reg[18].PRESET
aclr => T_reg[19].PRESET
aclr => T_reg[20].PRESET
aclr => T_reg[21].PRESET
aclr => T_reg[22].PRESET
aclr => T_reg[23].PRESET
aclr => T_reg[24].PRESET
aclr => T_reg[25].PRESET
aclr => T_reg[26].PRESET
aclr => T_reg[27].PRESET
aclr => T_reg[28].PRESET
aclr => T_reg[29].PRESET
aclr => T_reg[30].PRESET
aclr => T_reg[31].PRESET
aclr => N_cnt[0].ACLR
aclr => N_cnt[1].ACLR
aclr => N_cnt[2].ACLR
aclr => N_cnt[3].ACLR
aclr => N_cnt[4].ACLR
aclr => N_cnt[5].ACLR
aclr => N_cnt[6].ACLR
aclr => N_cnt[7].ACLR
aclr => N_cnt[8].ACLR
aclr => N_cnt[9].ACLR
aclr => N_cnt[10].ACLR
aclr => N_cnt[11].ACLR
aclr => N_cnt[12].ACLR
aclr => N_cnt[13].ACLR
aclr => N_cnt[14].ACLR
aclr => N_cnt[15].ACLR
aclr => N_cnt[16].ACLR
aclr => N_cnt[17].ACLR
aclr => N_cnt[18].ACLR
aclr => N_cnt[19].ACLR
aclr => N_cnt[20].ACLR
aclr => N_cnt[21].ACLR
aclr => N_cnt[22].ACLR
aclr => N_cnt[23].ACLR
aclr => N_cnt[24].ACLR
aclr => N_cnt[25].ACLR
aclr => N_cnt[26].ACLR
aclr => N_cnt[27].ACLR
aclr => N_cnt[28].ACLR
aclr => N_cnt[29].ACLR
aclr => N_cnt[30].ACLR
aclr => pause_req.ACLR
aclr => stop_clk.ACLR
aclr => start_clk.ACLR
abort => start_clk.OUTPUTSELECT
abort => stop_clk.OUTPUTSELECT
abort => pause_req.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => dir_reg.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => pls_gen:pls_inst.abort
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => start_clk.OUTPUTSELECT
oi => pause_req.OUTPUTSELECT
N[0] => N_cnt.DATAA
N[0] => Add0.IN32
N[1] => N_cnt.DATAA
N[1] => Add0.IN31
N[2] => N_cnt.DATAA
N[2] => Add0.IN30
N[3] => N_cnt.DATAA
N[3] => Add0.IN29
N[4] => N_cnt.DATAA
N[4] => Add0.IN28
N[5] => N_cnt.DATAA
N[5] => Add0.IN27
N[6] => N_cnt.DATAA
N[6] => Add0.IN26
N[7] => N_cnt.DATAA
N[7] => Add0.IN25
N[8] => N_cnt.DATAA
N[8] => Add0.IN24
N[9] => N_cnt.DATAA
N[9] => Add0.IN23
N[10] => N_cnt.DATAA
N[10] => Add0.IN22
N[11] => N_cnt.DATAA
N[11] => Add0.IN21
N[12] => N_cnt.DATAA
N[12] => Add0.IN20
N[13] => N_cnt.DATAA
N[13] => Add0.IN19
N[14] => N_cnt.DATAA
N[14] => Add0.IN18
N[15] => N_cnt.DATAA
N[15] => Add0.IN17
N[16] => N_cnt.DATAA
N[16] => Add0.IN16
N[17] => N_cnt.DATAA
N[17] => Add0.IN15
N[18] => N_cnt.DATAA
N[18] => Add0.IN14
N[19] => N_cnt.DATAA
N[19] => Add0.IN13
N[20] => N_cnt.DATAA
N[20] => Add0.IN12
N[21] => N_cnt.DATAA
N[21] => Add0.IN11
N[22] => N_cnt.DATAA
N[22] => Add0.IN10
N[23] => N_cnt.DATAA
N[23] => Add0.IN9
N[24] => N_cnt.DATAA
N[24] => Add0.IN8
N[25] => N_cnt.DATAA
N[25] => Add0.IN7
N[26] => N_cnt.DATAA
N[26] => Add0.IN6
N[27] => N_cnt.DATAA
N[27] => Add0.IN5
N[28] => N_cnt.DATAA
N[28] => Add0.IN4
N[29] => N_cnt.DATAA
N[29] => Add0.IN3
N[30] => N_cnt.DATAA
N[30] => Add0.IN2
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => dir_reg.DATAB
N[31] => Add0.IN1
T[0] => T_reg.DATAB
T[1] => T_reg.DATAB
T[2] => T_reg.DATAB
T[3] => T_reg.DATAB
T[4] => T_reg.DATAB
T[5] => T_reg.DATAB
T[6] => T_reg.DATAB
T[7] => T_reg.DATAB
T[8] => T_reg.DATAB
T[9] => T_reg.DATAB
T[10] => T_reg.DATAB
T[11] => T_reg.DATAB
T[12] => T_reg.DATAB
T[13] => T_reg.DATAB
T[14] => T_reg.DATAB
T[15] => T_reg.DATAB
T[16] => T_reg.DATAB
T[17] => T_reg.DATAB
T[18] => T_reg.DATAB
T[19] => T_reg.DATAB
T[20] => T_reg.DATAB
T[21] => T_reg.DATAB
T[22] => T_reg.DATAB
T[23] => T_reg.DATAB
T[24] => T_reg.DATAB
T[25] => T_reg.DATAB
T[26] => T_reg.DATAB
T[27] => T_reg.DATAB
T[28] => T_reg.DATAB
T[29] => T_reg.DATAB
T[30] => T_reg.DATAB
T[31] => T_reg.DATAB
empty => always0.IN1
permit => pls_gen:pls_inst.permit
run <= pls_gen:pls_inst.run
oi_req <= oi_req.DB_MAX_OUTPUT_PORT_TYPE
pls <= pls_gen:pls_inst.pls
dir <= pls_gen:pls_inst.dir
cnt_end <= pls_gen:pls_inst.cnt_end


|top|mcu_main:mcu_inst|main:main_inst|motor_bus:mtr_inst|motor_cont:cont_inst|pls_cont:gen[0].step_inst|pls_gen:pls_inst
clk => abort_reg~0.CLK
clk => abort_state.CLK
clk => stop_reg.CLK
clk => pls~reg0.CLK
clk => cnt_end~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
clk => cnt[26].CLK
clk => cnt[27].CLK
clk => cnt[28].CLK
clk => cnt[29].CLK
clk => cnt[30].CLK
clk => cnt[31].CLK
clk => run_reg.CLK
clk => pause_reg.CLK
clk => dir~reg0.CLK
clk => T1[0].CLK
clk => T1[1].CLK
clk => T1[2].CLK
clk => T1[3].CLK
clk => T1[4].CLK
clk => T1[5].CLK
clk => T1[6].CLK
clk => T1[7].CLK
clk => T1[8].CLK
clk => T1[9].CLK
clk => T1[10].CLK
clk => T1[11].CLK
clk => T1[12].CLK
clk => T1[13].CLK
clk => T1[14].CLK
clk => T1[15].CLK
clk => T1[16].CLK
clk => T1[17].CLK
clk => T1[18].CLK
clk => T1[19].CLK
clk => T1[20].CLK
clk => T1[21].CLK
clk => T1[22].CLK
clk => T1[23].CLK
clk => T1[24].CLK
clk => T1[25].CLK
clk => T1[26].CLK
clk => T1[27].CLK
clk => T1[28].CLK
clk => T1[29].CLK
clk => T1[30].CLK
clk => T1[31].CLK
clk => T0[0].CLK
clk => T0[1].CLK
clk => T0[2].CLK
clk => T0[3].CLK
clk => T0[4].CLK
clk => T0[5].CLK
clk => T0[6].CLK
clk => T0[7].CLK
clk => T0[8].CLK
clk => T0[9].CLK
clk => T0[10].CLK
clk => T0[11].CLK
clk => T0[12].CLK
clk => T0[13].CLK
clk => T0[14].CLK
clk => T0[15].CLK
clk => T0[16].CLK
clk => T0[17].CLK
clk => T0[18].CLK
clk => T0[19].CLK
clk => T0[20].CLK
clk => T0[21].CLK
clk => T0[22].CLK
clk => T0[23].CLK
clk => T0[24].CLK
clk => T0[25].CLK
clk => T0[26].CLK
clk => T0[27].CLK
clk => T0[28].CLK
clk => T0[29].CLK
clk => T0[30].CLK
clk => T0[31].CLK
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt_end.IN1
aclr => abort_reg~0.ACLR
aclr => abort_state.ACLR
aclr => stop_reg.ACLR
aclr => pls~reg0.ACLR
aclr => cnt_end~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => cnt[9].ACLR
aclr => cnt[10].ACLR
aclr => cnt[11].ACLR
aclr => cnt[12].ACLR
aclr => cnt[13].ACLR
aclr => cnt[14].ACLR
aclr => cnt[15].ACLR
aclr => cnt[16].ACLR
aclr => cnt[17].ACLR
aclr => cnt[18].ACLR
aclr => cnt[19].ACLR
aclr => cnt[20].ACLR
aclr => cnt[21].ACLR
aclr => cnt[22].ACLR
aclr => cnt[23].ACLR
aclr => cnt[24].ACLR
aclr => cnt[25].ACLR
aclr => cnt[26].ACLR
aclr => cnt[27].ACLR
aclr => cnt[28].ACLR
aclr => cnt[29].ACLR
aclr => cnt[30].ACLR
aclr => cnt[31].ACLR
aclr => run_reg.ACLR
aclr => pause_reg.ACLR
aclr => dir~reg0.ACLR
aclr => T1[0].ACLR
aclr => T1[1].ACLR
aclr => T1[2].ACLR
aclr => T1[3].ACLR
aclr => T1[4].ACLR
aclr => T1[5].ACLR
aclr => T1[6].ACLR
aclr => T1[7].ACLR
aclr => T1[8].ACLR
aclr => T1[9].ACLR
aclr => T1[10].ACLR
aclr => T1[11].ACLR
aclr => T1[12].ACLR
aclr => T1[13].ACLR
aclr => T1[14].ACLR
aclr => T1[15].ACLR
aclr => T1[16].ACLR
aclr => T1[17].ACLR
aclr => T1[18].ACLR
aclr => T1[19].ACLR
aclr => T1[20].ACLR
aclr => T1[21].ACLR
aclr => T1[22].ACLR
aclr => T1[23].ACLR
aclr => T1[24].ACLR
aclr => T1[25].ACLR
aclr => T1[26].ACLR
aclr => T1[27].ACLR
aclr => T1[28].ACLR
aclr => T1[29].ACLR
aclr => T1[30].ACLR
aclr => T1[31].ACLR
aclr => T0[0].PRESET
aclr => T0[1].PRESET
aclr => T0[2].PRESET
aclr => T0[3].PRESET
aclr => T0[4].PRESET
aclr => T0[5].PRESET
aclr => T0[6].PRESET
aclr => T0[7].PRESET
aclr => T0[8].PRESET
aclr => T0[9].PRESET
aclr => T0[10].PRESET
aclr => T0[11].PRESET
aclr => T0[12].PRESET
aclr => T0[13].PRESET
aclr => T0[14].PRESET
aclr => T0[15].PRESET
aclr => T0[16].PRESET
aclr => T0[17].PRESET
aclr => T0[18].PRESET
aclr => T0[19].PRESET
aclr => T0[20].PRESET
aclr => T0[21].PRESET
aclr => T0[22].PRESET
aclr => T0[23].PRESET
aclr => T0[24].PRESET
aclr => T0[25].PRESET
aclr => T0[26].PRESET
aclr => T0[27].PRESET
aclr => T0[28].PRESET
aclr => T0[29].PRESET
aclr => T0[30].PRESET
aclr => T0[31].PRESET
abort => always0.IN1
abort => always3.IN1
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt_end.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt_end.OUTPUTSELECT
abort => abort_clk.IN1
abort => abort_state_clk.IN1
abort => abort_reg~0.DATAIN
abort => loaded.IN1
abort => stop.IN1
permit => always4.IN1
start_clk => loaded.IN1
start_clk => always3.IN1
start_clk => run.IN1
start_clk => stop.IN1
start_clk => stop.IN0
stop_clk => stop.IN1
T[0] => LessThan0.IN64
T[0] => LessThan1.IN64
T[0] => comb.DATAA
T[0] => cnt.DATAB
T[1] => LessThan0.IN63
T[1] => LessThan1.IN63
T[1] => comb.DATAA
T[1] => cnt.DATAB
T[2] => LessThan0.IN62
T[2] => LessThan1.IN62
T[2] => comb.DATAA
T[2] => cnt.DATAB
T[3] => LessThan0.IN61
T[3] => LessThan1.IN61
T[3] => comb.DATAA
T[3] => cnt.DATAB
T[4] => LessThan0.IN60
T[4] => LessThan1.IN60
T[4] => comb.DATAA
T[4] => cnt.DATAB
T[5] => LessThan0.IN59
T[5] => LessThan1.IN59
T[5] => comb.DATAA
T[5] => cnt.DATAB
T[6] => LessThan0.IN58
T[6] => LessThan1.IN58
T[6] => comb.DATAA
T[6] => cnt.DATAB
T[7] => LessThan0.IN57
T[7] => LessThan1.IN57
T[7] => comb.DATAA
T[7] => cnt.DATAB
T[8] => LessThan0.IN56
T[8] => LessThan1.IN56
T[8] => comb.DATAA
T[8] => cnt.DATAB
T[9] => LessThan0.IN55
T[9] => LessThan1.IN55
T[9] => comb.DATAA
T[9] => cnt.DATAB
T[10] => LessThan0.IN54
T[10] => LessThan1.IN54
T[10] => comb.DATAA
T[10] => cnt.DATAB
T[11] => LessThan0.IN53
T[11] => LessThan1.IN53
T[11] => comb.DATAA
T[11] => cnt.DATAB
T[12] => LessThan0.IN52
T[12] => LessThan1.IN52
T[12] => comb.DATAA
T[12] => cnt.DATAB
T[13] => LessThan0.IN51
T[13] => LessThan1.IN51
T[13] => comb.DATAA
T[13] => cnt.DATAB
T[14] => LessThan0.IN50
T[14] => LessThan1.IN50
T[14] => comb.DATAA
T[14] => cnt.DATAB
T[15] => LessThan0.IN49
T[15] => LessThan1.IN49
T[15] => comb.DATAA
T[15] => cnt.DATAB
T[16] => LessThan0.IN48
T[16] => LessThan1.IN48
T[16] => comb.DATAA
T[16] => cnt.DATAB
T[17] => LessThan0.IN47
T[17] => LessThan1.IN47
T[17] => comb.DATAA
T[17] => cnt.DATAB
T[18] => LessThan0.IN46
T[18] => LessThan1.IN46
T[18] => comb.DATAA
T[18] => cnt.DATAB
T[19] => LessThan0.IN45
T[19] => LessThan1.IN45
T[19] => comb.DATAA
T[19] => cnt.DATAB
T[20] => LessThan0.IN44
T[20] => LessThan1.IN44
T[20] => comb.DATAA
T[20] => cnt.DATAB
T[21] => LessThan0.IN43
T[21] => LessThan1.IN43
T[21] => comb.DATAA
T[21] => cnt.DATAB
T[22] => LessThan0.IN42
T[22] => LessThan1.IN42
T[22] => comb.DATAA
T[22] => cnt.DATAB
T[23] => LessThan0.IN41
T[23] => LessThan1.IN41
T[23] => comb.DATAA
T[23] => cnt.DATAB
T[24] => LessThan0.IN40
T[24] => LessThan1.IN40
T[24] => comb.DATAA
T[24] => cnt.DATAB
T[25] => LessThan0.IN39
T[25] => LessThan1.IN39
T[25] => comb.DATAA
T[25] => cnt.DATAB
T[26] => LessThan0.IN38
T[26] => LessThan1.IN38
T[26] => comb.DATAA
T[26] => cnt.DATAB
T[27] => LessThan0.IN37
T[27] => LessThan1.IN37
T[27] => comb.DATAA
T[27] => cnt.DATAB
T[28] => LessThan0.IN36
T[28] => LessThan1.IN36
T[28] => comb.DATAA
T[28] => cnt.DATAB
T[29] => LessThan0.IN35
T[29] => LessThan1.IN35
T[29] => comb.DATAA
T[29] => cnt.DATAB
T[30] => LessThan0.IN34
T[30] => LessThan1.IN34
T[30] => comb.DATAA
T[30] => cnt.DATAB
T[31] => LessThan0.IN33
T[31] => LessThan1.IN33
T[31] => comb.DATAA
T[31] => cnt.DATAB
dir_req => dir~reg0.DATAIN
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => pause.IN1
pause_req => pause_reg.DATAB
pause_req => pause.IN1
run <= run.DB_MAX_OUTPUT_PORT_TYPE
loaded <= loaded.DB_MAX_OUTPUT_PORT_TYPE
pls <= pls~reg0.DB_MAX_OUTPUT_PORT_TYPE
dir <= dir~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop_req <= stop_req.DB_MAX_OUTPUT_PORT_TYPE
start_rdy <= start_rdy.DB_MAX_OUTPUT_PORT_TYPE
cnt_end <= cnt_end~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|motor_bus:mtr_inst|motor_cont:cont_inst|pls_cont:gen[1].step_inst
clk => pls_gen:pls_inst.clk
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
clk => dir_reg.CLK
clk => T_reg[0].CLK
clk => T_reg[1].CLK
clk => T_reg[2].CLK
clk => T_reg[3].CLK
clk => T_reg[4].CLK
clk => T_reg[5].CLK
clk => T_reg[6].CLK
clk => T_reg[7].CLK
clk => T_reg[8].CLK
clk => T_reg[9].CLK
clk => T_reg[10].CLK
clk => T_reg[11].CLK
clk => T_reg[12].CLK
clk => T_reg[13].CLK
clk => T_reg[14].CLK
clk => T_reg[15].CLK
clk => T_reg[16].CLK
clk => T_reg[17].CLK
clk => T_reg[18].CLK
clk => T_reg[19].CLK
clk => T_reg[20].CLK
clk => T_reg[21].CLK
clk => T_reg[22].CLK
clk => T_reg[23].CLK
clk => T_reg[24].CLK
clk => T_reg[25].CLK
clk => T_reg[26].CLK
clk => T_reg[27].CLK
clk => T_reg[28].CLK
clk => T_reg[29].CLK
clk => T_reg[30].CLK
clk => T_reg[31].CLK
clk => N_cnt[0].CLK
clk => N_cnt[1].CLK
clk => N_cnt[2].CLK
clk => N_cnt[3].CLK
clk => N_cnt[4].CLK
clk => N_cnt[5].CLK
clk => N_cnt[6].CLK
clk => N_cnt[7].CLK
clk => N_cnt[8].CLK
clk => N_cnt[9].CLK
clk => N_cnt[10].CLK
clk => N_cnt[11].CLK
clk => N_cnt[12].CLK
clk => N_cnt[13].CLK
clk => N_cnt[14].CLK
clk => N_cnt[15].CLK
clk => N_cnt[16].CLK
clk => N_cnt[17].CLK
clk => N_cnt[18].CLK
clk => N_cnt[19].CLK
clk => N_cnt[20].CLK
clk => N_cnt[21].CLK
clk => N_cnt[22].CLK
clk => N_cnt[23].CLK
clk => N_cnt[24].CLK
clk => N_cnt[25].CLK
clk => N_cnt[26].CLK
clk => N_cnt[27].CLK
clk => N_cnt[28].CLK
clk => N_cnt[29].CLK
clk => N_cnt[30].CLK
clk => pause_req.CLK
clk => stop_clk.CLK
clk => start_clk.CLK
clk_ena => pls_gen:pls_inst.clk_ena
aclr => pls_gen:pls_inst.aclr
aclr => state[0].ACLR
aclr => state[1].ACLR
aclr => state[2].ACLR
aclr => state[3].ACLR
aclr => state[4].ACLR
aclr => state[5].ACLR
aclr => state[6].ACLR
aclr => state[7].ACLR
aclr => state[8].ACLR
aclr => state[9].ACLR
aclr => state[10].ACLR
aclr => state[11].ACLR
aclr => state[12].ACLR
aclr => state[13].ACLR
aclr => state[14].ACLR
aclr => state[15].ACLR
aclr => state[16].ACLR
aclr => state[17].ACLR
aclr => state[18].ACLR
aclr => state[19].ACLR
aclr => state[20].ACLR
aclr => state[21].ACLR
aclr => state[22].ACLR
aclr => state[23].ACLR
aclr => state[24].ACLR
aclr => state[25].ACLR
aclr => state[26].ACLR
aclr => state[27].ACLR
aclr => state[28].ACLR
aclr => state[29].ACLR
aclr => state[30].ACLR
aclr => state[31].ACLR
aclr => dir_reg.ACLR
aclr => T_reg[0].PRESET
aclr => T_reg[1].PRESET
aclr => T_reg[2].PRESET
aclr => T_reg[3].PRESET
aclr => T_reg[4].PRESET
aclr => T_reg[5].PRESET
aclr => T_reg[6].PRESET
aclr => T_reg[7].PRESET
aclr => T_reg[8].PRESET
aclr => T_reg[9].PRESET
aclr => T_reg[10].PRESET
aclr => T_reg[11].PRESET
aclr => T_reg[12].PRESET
aclr => T_reg[13].PRESET
aclr => T_reg[14].PRESET
aclr => T_reg[15].PRESET
aclr => T_reg[16].PRESET
aclr => T_reg[17].PRESET
aclr => T_reg[18].PRESET
aclr => T_reg[19].PRESET
aclr => T_reg[20].PRESET
aclr => T_reg[21].PRESET
aclr => T_reg[22].PRESET
aclr => T_reg[23].PRESET
aclr => T_reg[24].PRESET
aclr => T_reg[25].PRESET
aclr => T_reg[26].PRESET
aclr => T_reg[27].PRESET
aclr => T_reg[28].PRESET
aclr => T_reg[29].PRESET
aclr => T_reg[30].PRESET
aclr => T_reg[31].PRESET
aclr => N_cnt[0].ACLR
aclr => N_cnt[1].ACLR
aclr => N_cnt[2].ACLR
aclr => N_cnt[3].ACLR
aclr => N_cnt[4].ACLR
aclr => N_cnt[5].ACLR
aclr => N_cnt[6].ACLR
aclr => N_cnt[7].ACLR
aclr => N_cnt[8].ACLR
aclr => N_cnt[9].ACLR
aclr => N_cnt[10].ACLR
aclr => N_cnt[11].ACLR
aclr => N_cnt[12].ACLR
aclr => N_cnt[13].ACLR
aclr => N_cnt[14].ACLR
aclr => N_cnt[15].ACLR
aclr => N_cnt[16].ACLR
aclr => N_cnt[17].ACLR
aclr => N_cnt[18].ACLR
aclr => N_cnt[19].ACLR
aclr => N_cnt[20].ACLR
aclr => N_cnt[21].ACLR
aclr => N_cnt[22].ACLR
aclr => N_cnt[23].ACLR
aclr => N_cnt[24].ACLR
aclr => N_cnt[25].ACLR
aclr => N_cnt[26].ACLR
aclr => N_cnt[27].ACLR
aclr => N_cnt[28].ACLR
aclr => N_cnt[29].ACLR
aclr => N_cnt[30].ACLR
aclr => pause_req.ACLR
aclr => stop_clk.ACLR
aclr => start_clk.ACLR
abort => start_clk.OUTPUTSELECT
abort => stop_clk.OUTPUTSELECT
abort => pause_req.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => dir_reg.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => pls_gen:pls_inst.abort
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => start_clk.OUTPUTSELECT
oi => pause_req.OUTPUTSELECT
N[0] => N_cnt.DATAA
N[0] => Add0.IN32
N[1] => N_cnt.DATAA
N[1] => Add0.IN31
N[2] => N_cnt.DATAA
N[2] => Add0.IN30
N[3] => N_cnt.DATAA
N[3] => Add0.IN29
N[4] => N_cnt.DATAA
N[4] => Add0.IN28
N[5] => N_cnt.DATAA
N[5] => Add0.IN27
N[6] => N_cnt.DATAA
N[6] => Add0.IN26
N[7] => N_cnt.DATAA
N[7] => Add0.IN25
N[8] => N_cnt.DATAA
N[8] => Add0.IN24
N[9] => N_cnt.DATAA
N[9] => Add0.IN23
N[10] => N_cnt.DATAA
N[10] => Add0.IN22
N[11] => N_cnt.DATAA
N[11] => Add0.IN21
N[12] => N_cnt.DATAA
N[12] => Add0.IN20
N[13] => N_cnt.DATAA
N[13] => Add0.IN19
N[14] => N_cnt.DATAA
N[14] => Add0.IN18
N[15] => N_cnt.DATAA
N[15] => Add0.IN17
N[16] => N_cnt.DATAA
N[16] => Add0.IN16
N[17] => N_cnt.DATAA
N[17] => Add0.IN15
N[18] => N_cnt.DATAA
N[18] => Add0.IN14
N[19] => N_cnt.DATAA
N[19] => Add0.IN13
N[20] => N_cnt.DATAA
N[20] => Add0.IN12
N[21] => N_cnt.DATAA
N[21] => Add0.IN11
N[22] => N_cnt.DATAA
N[22] => Add0.IN10
N[23] => N_cnt.DATAA
N[23] => Add0.IN9
N[24] => N_cnt.DATAA
N[24] => Add0.IN8
N[25] => N_cnt.DATAA
N[25] => Add0.IN7
N[26] => N_cnt.DATAA
N[26] => Add0.IN6
N[27] => N_cnt.DATAA
N[27] => Add0.IN5
N[28] => N_cnt.DATAA
N[28] => Add0.IN4
N[29] => N_cnt.DATAA
N[29] => Add0.IN3
N[30] => N_cnt.DATAA
N[30] => Add0.IN2
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => dir_reg.DATAB
N[31] => Add0.IN1
T[0] => T_reg.DATAB
T[1] => T_reg.DATAB
T[2] => T_reg.DATAB
T[3] => T_reg.DATAB
T[4] => T_reg.DATAB
T[5] => T_reg.DATAB
T[6] => T_reg.DATAB
T[7] => T_reg.DATAB
T[8] => T_reg.DATAB
T[9] => T_reg.DATAB
T[10] => T_reg.DATAB
T[11] => T_reg.DATAB
T[12] => T_reg.DATAB
T[13] => T_reg.DATAB
T[14] => T_reg.DATAB
T[15] => T_reg.DATAB
T[16] => T_reg.DATAB
T[17] => T_reg.DATAB
T[18] => T_reg.DATAB
T[19] => T_reg.DATAB
T[20] => T_reg.DATAB
T[21] => T_reg.DATAB
T[22] => T_reg.DATAB
T[23] => T_reg.DATAB
T[24] => T_reg.DATAB
T[25] => T_reg.DATAB
T[26] => T_reg.DATAB
T[27] => T_reg.DATAB
T[28] => T_reg.DATAB
T[29] => T_reg.DATAB
T[30] => T_reg.DATAB
T[31] => T_reg.DATAB
empty => always0.IN1
permit => pls_gen:pls_inst.permit
run <= pls_gen:pls_inst.run
oi_req <= oi_req.DB_MAX_OUTPUT_PORT_TYPE
pls <= pls_gen:pls_inst.pls
dir <= pls_gen:pls_inst.dir
cnt_end <= pls_gen:pls_inst.cnt_end


|top|mcu_main:mcu_inst|main:main_inst|motor_bus:mtr_inst|motor_cont:cont_inst|pls_cont:gen[1].step_inst|pls_gen:pls_inst
clk => abort_reg~0.CLK
clk => abort_state.CLK
clk => stop_reg.CLK
clk => pls~reg0.CLK
clk => cnt_end~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
clk => cnt[26].CLK
clk => cnt[27].CLK
clk => cnt[28].CLK
clk => cnt[29].CLK
clk => cnt[30].CLK
clk => cnt[31].CLK
clk => run_reg.CLK
clk => pause_reg.CLK
clk => dir~reg0.CLK
clk => T1[0].CLK
clk => T1[1].CLK
clk => T1[2].CLK
clk => T1[3].CLK
clk => T1[4].CLK
clk => T1[5].CLK
clk => T1[6].CLK
clk => T1[7].CLK
clk => T1[8].CLK
clk => T1[9].CLK
clk => T1[10].CLK
clk => T1[11].CLK
clk => T1[12].CLK
clk => T1[13].CLK
clk => T1[14].CLK
clk => T1[15].CLK
clk => T1[16].CLK
clk => T1[17].CLK
clk => T1[18].CLK
clk => T1[19].CLK
clk => T1[20].CLK
clk => T1[21].CLK
clk => T1[22].CLK
clk => T1[23].CLK
clk => T1[24].CLK
clk => T1[25].CLK
clk => T1[26].CLK
clk => T1[27].CLK
clk => T1[28].CLK
clk => T1[29].CLK
clk => T1[30].CLK
clk => T1[31].CLK
clk => T0[0].CLK
clk => T0[1].CLK
clk => T0[2].CLK
clk => T0[3].CLK
clk => T0[4].CLK
clk => T0[5].CLK
clk => T0[6].CLK
clk => T0[7].CLK
clk => T0[8].CLK
clk => T0[9].CLK
clk => T0[10].CLK
clk => T0[11].CLK
clk => T0[12].CLK
clk => T0[13].CLK
clk => T0[14].CLK
clk => T0[15].CLK
clk => T0[16].CLK
clk => T0[17].CLK
clk => T0[18].CLK
clk => T0[19].CLK
clk => T0[20].CLK
clk => T0[21].CLK
clk => T0[22].CLK
clk => T0[23].CLK
clk => T0[24].CLK
clk => T0[25].CLK
clk => T0[26].CLK
clk => T0[27].CLK
clk => T0[28].CLK
clk => T0[29].CLK
clk => T0[30].CLK
clk => T0[31].CLK
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt_end.IN1
aclr => abort_reg~0.ACLR
aclr => abort_state.ACLR
aclr => stop_reg.ACLR
aclr => pls~reg0.ACLR
aclr => cnt_end~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => cnt[9].ACLR
aclr => cnt[10].ACLR
aclr => cnt[11].ACLR
aclr => cnt[12].ACLR
aclr => cnt[13].ACLR
aclr => cnt[14].ACLR
aclr => cnt[15].ACLR
aclr => cnt[16].ACLR
aclr => cnt[17].ACLR
aclr => cnt[18].ACLR
aclr => cnt[19].ACLR
aclr => cnt[20].ACLR
aclr => cnt[21].ACLR
aclr => cnt[22].ACLR
aclr => cnt[23].ACLR
aclr => cnt[24].ACLR
aclr => cnt[25].ACLR
aclr => cnt[26].ACLR
aclr => cnt[27].ACLR
aclr => cnt[28].ACLR
aclr => cnt[29].ACLR
aclr => cnt[30].ACLR
aclr => cnt[31].ACLR
aclr => run_reg.ACLR
aclr => pause_reg.ACLR
aclr => dir~reg0.ACLR
aclr => T1[0].ACLR
aclr => T1[1].ACLR
aclr => T1[2].ACLR
aclr => T1[3].ACLR
aclr => T1[4].ACLR
aclr => T1[5].ACLR
aclr => T1[6].ACLR
aclr => T1[7].ACLR
aclr => T1[8].ACLR
aclr => T1[9].ACLR
aclr => T1[10].ACLR
aclr => T1[11].ACLR
aclr => T1[12].ACLR
aclr => T1[13].ACLR
aclr => T1[14].ACLR
aclr => T1[15].ACLR
aclr => T1[16].ACLR
aclr => T1[17].ACLR
aclr => T1[18].ACLR
aclr => T1[19].ACLR
aclr => T1[20].ACLR
aclr => T1[21].ACLR
aclr => T1[22].ACLR
aclr => T1[23].ACLR
aclr => T1[24].ACLR
aclr => T1[25].ACLR
aclr => T1[26].ACLR
aclr => T1[27].ACLR
aclr => T1[28].ACLR
aclr => T1[29].ACLR
aclr => T1[30].ACLR
aclr => T1[31].ACLR
aclr => T0[0].PRESET
aclr => T0[1].PRESET
aclr => T0[2].PRESET
aclr => T0[3].PRESET
aclr => T0[4].PRESET
aclr => T0[5].PRESET
aclr => T0[6].PRESET
aclr => T0[7].PRESET
aclr => T0[8].PRESET
aclr => T0[9].PRESET
aclr => T0[10].PRESET
aclr => T0[11].PRESET
aclr => T0[12].PRESET
aclr => T0[13].PRESET
aclr => T0[14].PRESET
aclr => T0[15].PRESET
aclr => T0[16].PRESET
aclr => T0[17].PRESET
aclr => T0[18].PRESET
aclr => T0[19].PRESET
aclr => T0[20].PRESET
aclr => T0[21].PRESET
aclr => T0[22].PRESET
aclr => T0[23].PRESET
aclr => T0[24].PRESET
aclr => T0[25].PRESET
aclr => T0[26].PRESET
aclr => T0[27].PRESET
aclr => T0[28].PRESET
aclr => T0[29].PRESET
aclr => T0[30].PRESET
aclr => T0[31].PRESET
abort => always0.IN1
abort => always3.IN1
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt_end.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt_end.OUTPUTSELECT
abort => abort_clk.IN1
abort => abort_state_clk.IN1
abort => abort_reg~0.DATAIN
abort => loaded.IN1
abort => stop.IN1
permit => always4.IN1
start_clk => loaded.IN1
start_clk => always3.IN1
start_clk => run.IN1
start_clk => stop.IN1
start_clk => stop.IN0
stop_clk => stop.IN1
T[0] => LessThan0.IN64
T[0] => LessThan1.IN64
T[0] => comb.DATAA
T[0] => cnt.DATAB
T[1] => LessThan0.IN63
T[1] => LessThan1.IN63
T[1] => comb.DATAA
T[1] => cnt.DATAB
T[2] => LessThan0.IN62
T[2] => LessThan1.IN62
T[2] => comb.DATAA
T[2] => cnt.DATAB
T[3] => LessThan0.IN61
T[3] => LessThan1.IN61
T[3] => comb.DATAA
T[3] => cnt.DATAB
T[4] => LessThan0.IN60
T[4] => LessThan1.IN60
T[4] => comb.DATAA
T[4] => cnt.DATAB
T[5] => LessThan0.IN59
T[5] => LessThan1.IN59
T[5] => comb.DATAA
T[5] => cnt.DATAB
T[6] => LessThan0.IN58
T[6] => LessThan1.IN58
T[6] => comb.DATAA
T[6] => cnt.DATAB
T[7] => LessThan0.IN57
T[7] => LessThan1.IN57
T[7] => comb.DATAA
T[7] => cnt.DATAB
T[8] => LessThan0.IN56
T[8] => LessThan1.IN56
T[8] => comb.DATAA
T[8] => cnt.DATAB
T[9] => LessThan0.IN55
T[9] => LessThan1.IN55
T[9] => comb.DATAA
T[9] => cnt.DATAB
T[10] => LessThan0.IN54
T[10] => LessThan1.IN54
T[10] => comb.DATAA
T[10] => cnt.DATAB
T[11] => LessThan0.IN53
T[11] => LessThan1.IN53
T[11] => comb.DATAA
T[11] => cnt.DATAB
T[12] => LessThan0.IN52
T[12] => LessThan1.IN52
T[12] => comb.DATAA
T[12] => cnt.DATAB
T[13] => LessThan0.IN51
T[13] => LessThan1.IN51
T[13] => comb.DATAA
T[13] => cnt.DATAB
T[14] => LessThan0.IN50
T[14] => LessThan1.IN50
T[14] => comb.DATAA
T[14] => cnt.DATAB
T[15] => LessThan0.IN49
T[15] => LessThan1.IN49
T[15] => comb.DATAA
T[15] => cnt.DATAB
T[16] => LessThan0.IN48
T[16] => LessThan1.IN48
T[16] => comb.DATAA
T[16] => cnt.DATAB
T[17] => LessThan0.IN47
T[17] => LessThan1.IN47
T[17] => comb.DATAA
T[17] => cnt.DATAB
T[18] => LessThan0.IN46
T[18] => LessThan1.IN46
T[18] => comb.DATAA
T[18] => cnt.DATAB
T[19] => LessThan0.IN45
T[19] => LessThan1.IN45
T[19] => comb.DATAA
T[19] => cnt.DATAB
T[20] => LessThan0.IN44
T[20] => LessThan1.IN44
T[20] => comb.DATAA
T[20] => cnt.DATAB
T[21] => LessThan0.IN43
T[21] => LessThan1.IN43
T[21] => comb.DATAA
T[21] => cnt.DATAB
T[22] => LessThan0.IN42
T[22] => LessThan1.IN42
T[22] => comb.DATAA
T[22] => cnt.DATAB
T[23] => LessThan0.IN41
T[23] => LessThan1.IN41
T[23] => comb.DATAA
T[23] => cnt.DATAB
T[24] => LessThan0.IN40
T[24] => LessThan1.IN40
T[24] => comb.DATAA
T[24] => cnt.DATAB
T[25] => LessThan0.IN39
T[25] => LessThan1.IN39
T[25] => comb.DATAA
T[25] => cnt.DATAB
T[26] => LessThan0.IN38
T[26] => LessThan1.IN38
T[26] => comb.DATAA
T[26] => cnt.DATAB
T[27] => LessThan0.IN37
T[27] => LessThan1.IN37
T[27] => comb.DATAA
T[27] => cnt.DATAB
T[28] => LessThan0.IN36
T[28] => LessThan1.IN36
T[28] => comb.DATAA
T[28] => cnt.DATAB
T[29] => LessThan0.IN35
T[29] => LessThan1.IN35
T[29] => comb.DATAA
T[29] => cnt.DATAB
T[30] => LessThan0.IN34
T[30] => LessThan1.IN34
T[30] => comb.DATAA
T[30] => cnt.DATAB
T[31] => LessThan0.IN33
T[31] => LessThan1.IN33
T[31] => comb.DATAA
T[31] => cnt.DATAB
dir_req => dir~reg0.DATAIN
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => pause.IN1
pause_req => pause_reg.DATAB
pause_req => pause.IN1
run <= run.DB_MAX_OUTPUT_PORT_TYPE
loaded <= loaded.DB_MAX_OUTPUT_PORT_TYPE
pls <= pls~reg0.DB_MAX_OUTPUT_PORT_TYPE
dir <= dir~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop_req <= stop_req.DB_MAX_OUTPUT_PORT_TYPE
start_rdy <= start_rdy.DB_MAX_OUTPUT_PORT_TYPE
cnt_end <= cnt_end~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|motor_bus:mtr_inst|motor_cont:cont_inst|pls_cont:gen[2].step_inst
clk => pls_gen:pls_inst.clk
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
clk => dir_reg.CLK
clk => T_reg[0].CLK
clk => T_reg[1].CLK
clk => T_reg[2].CLK
clk => T_reg[3].CLK
clk => T_reg[4].CLK
clk => T_reg[5].CLK
clk => T_reg[6].CLK
clk => T_reg[7].CLK
clk => T_reg[8].CLK
clk => T_reg[9].CLK
clk => T_reg[10].CLK
clk => T_reg[11].CLK
clk => T_reg[12].CLK
clk => T_reg[13].CLK
clk => T_reg[14].CLK
clk => T_reg[15].CLK
clk => T_reg[16].CLK
clk => T_reg[17].CLK
clk => T_reg[18].CLK
clk => T_reg[19].CLK
clk => T_reg[20].CLK
clk => T_reg[21].CLK
clk => T_reg[22].CLK
clk => T_reg[23].CLK
clk => T_reg[24].CLK
clk => T_reg[25].CLK
clk => T_reg[26].CLK
clk => T_reg[27].CLK
clk => T_reg[28].CLK
clk => T_reg[29].CLK
clk => T_reg[30].CLK
clk => T_reg[31].CLK
clk => N_cnt[0].CLK
clk => N_cnt[1].CLK
clk => N_cnt[2].CLK
clk => N_cnt[3].CLK
clk => N_cnt[4].CLK
clk => N_cnt[5].CLK
clk => N_cnt[6].CLK
clk => N_cnt[7].CLK
clk => N_cnt[8].CLK
clk => N_cnt[9].CLK
clk => N_cnt[10].CLK
clk => N_cnt[11].CLK
clk => N_cnt[12].CLK
clk => N_cnt[13].CLK
clk => N_cnt[14].CLK
clk => N_cnt[15].CLK
clk => N_cnt[16].CLK
clk => N_cnt[17].CLK
clk => N_cnt[18].CLK
clk => N_cnt[19].CLK
clk => N_cnt[20].CLK
clk => N_cnt[21].CLK
clk => N_cnt[22].CLK
clk => N_cnt[23].CLK
clk => N_cnt[24].CLK
clk => N_cnt[25].CLK
clk => N_cnt[26].CLK
clk => N_cnt[27].CLK
clk => N_cnt[28].CLK
clk => N_cnt[29].CLK
clk => N_cnt[30].CLK
clk => pause_req.CLK
clk => stop_clk.CLK
clk => start_clk.CLK
clk_ena => pls_gen:pls_inst.clk_ena
aclr => pls_gen:pls_inst.aclr
aclr => state[0].ACLR
aclr => state[1].ACLR
aclr => state[2].ACLR
aclr => state[3].ACLR
aclr => state[4].ACLR
aclr => state[5].ACLR
aclr => state[6].ACLR
aclr => state[7].ACLR
aclr => state[8].ACLR
aclr => state[9].ACLR
aclr => state[10].ACLR
aclr => state[11].ACLR
aclr => state[12].ACLR
aclr => state[13].ACLR
aclr => state[14].ACLR
aclr => state[15].ACLR
aclr => state[16].ACLR
aclr => state[17].ACLR
aclr => state[18].ACLR
aclr => state[19].ACLR
aclr => state[20].ACLR
aclr => state[21].ACLR
aclr => state[22].ACLR
aclr => state[23].ACLR
aclr => state[24].ACLR
aclr => state[25].ACLR
aclr => state[26].ACLR
aclr => state[27].ACLR
aclr => state[28].ACLR
aclr => state[29].ACLR
aclr => state[30].ACLR
aclr => state[31].ACLR
aclr => dir_reg.ACLR
aclr => T_reg[0].PRESET
aclr => T_reg[1].PRESET
aclr => T_reg[2].PRESET
aclr => T_reg[3].PRESET
aclr => T_reg[4].PRESET
aclr => T_reg[5].PRESET
aclr => T_reg[6].PRESET
aclr => T_reg[7].PRESET
aclr => T_reg[8].PRESET
aclr => T_reg[9].PRESET
aclr => T_reg[10].PRESET
aclr => T_reg[11].PRESET
aclr => T_reg[12].PRESET
aclr => T_reg[13].PRESET
aclr => T_reg[14].PRESET
aclr => T_reg[15].PRESET
aclr => T_reg[16].PRESET
aclr => T_reg[17].PRESET
aclr => T_reg[18].PRESET
aclr => T_reg[19].PRESET
aclr => T_reg[20].PRESET
aclr => T_reg[21].PRESET
aclr => T_reg[22].PRESET
aclr => T_reg[23].PRESET
aclr => T_reg[24].PRESET
aclr => T_reg[25].PRESET
aclr => T_reg[26].PRESET
aclr => T_reg[27].PRESET
aclr => T_reg[28].PRESET
aclr => T_reg[29].PRESET
aclr => T_reg[30].PRESET
aclr => T_reg[31].PRESET
aclr => N_cnt[0].ACLR
aclr => N_cnt[1].ACLR
aclr => N_cnt[2].ACLR
aclr => N_cnt[3].ACLR
aclr => N_cnt[4].ACLR
aclr => N_cnt[5].ACLR
aclr => N_cnt[6].ACLR
aclr => N_cnt[7].ACLR
aclr => N_cnt[8].ACLR
aclr => N_cnt[9].ACLR
aclr => N_cnt[10].ACLR
aclr => N_cnt[11].ACLR
aclr => N_cnt[12].ACLR
aclr => N_cnt[13].ACLR
aclr => N_cnt[14].ACLR
aclr => N_cnt[15].ACLR
aclr => N_cnt[16].ACLR
aclr => N_cnt[17].ACLR
aclr => N_cnt[18].ACLR
aclr => N_cnt[19].ACLR
aclr => N_cnt[20].ACLR
aclr => N_cnt[21].ACLR
aclr => N_cnt[22].ACLR
aclr => N_cnt[23].ACLR
aclr => N_cnt[24].ACLR
aclr => N_cnt[25].ACLR
aclr => N_cnt[26].ACLR
aclr => N_cnt[27].ACLR
aclr => N_cnt[28].ACLR
aclr => N_cnt[29].ACLR
aclr => N_cnt[30].ACLR
aclr => pause_req.ACLR
aclr => stop_clk.ACLR
aclr => start_clk.ACLR
abort => start_clk.OUTPUTSELECT
abort => stop_clk.OUTPUTSELECT
abort => pause_req.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => dir_reg.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => pls_gen:pls_inst.abort
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => start_clk.OUTPUTSELECT
oi => pause_req.OUTPUTSELECT
N[0] => N_cnt.DATAA
N[0] => Add0.IN32
N[1] => N_cnt.DATAA
N[1] => Add0.IN31
N[2] => N_cnt.DATAA
N[2] => Add0.IN30
N[3] => N_cnt.DATAA
N[3] => Add0.IN29
N[4] => N_cnt.DATAA
N[4] => Add0.IN28
N[5] => N_cnt.DATAA
N[5] => Add0.IN27
N[6] => N_cnt.DATAA
N[6] => Add0.IN26
N[7] => N_cnt.DATAA
N[7] => Add0.IN25
N[8] => N_cnt.DATAA
N[8] => Add0.IN24
N[9] => N_cnt.DATAA
N[9] => Add0.IN23
N[10] => N_cnt.DATAA
N[10] => Add0.IN22
N[11] => N_cnt.DATAA
N[11] => Add0.IN21
N[12] => N_cnt.DATAA
N[12] => Add0.IN20
N[13] => N_cnt.DATAA
N[13] => Add0.IN19
N[14] => N_cnt.DATAA
N[14] => Add0.IN18
N[15] => N_cnt.DATAA
N[15] => Add0.IN17
N[16] => N_cnt.DATAA
N[16] => Add0.IN16
N[17] => N_cnt.DATAA
N[17] => Add0.IN15
N[18] => N_cnt.DATAA
N[18] => Add0.IN14
N[19] => N_cnt.DATAA
N[19] => Add0.IN13
N[20] => N_cnt.DATAA
N[20] => Add0.IN12
N[21] => N_cnt.DATAA
N[21] => Add0.IN11
N[22] => N_cnt.DATAA
N[22] => Add0.IN10
N[23] => N_cnt.DATAA
N[23] => Add0.IN9
N[24] => N_cnt.DATAA
N[24] => Add0.IN8
N[25] => N_cnt.DATAA
N[25] => Add0.IN7
N[26] => N_cnt.DATAA
N[26] => Add0.IN6
N[27] => N_cnt.DATAA
N[27] => Add0.IN5
N[28] => N_cnt.DATAA
N[28] => Add0.IN4
N[29] => N_cnt.DATAA
N[29] => Add0.IN3
N[30] => N_cnt.DATAA
N[30] => Add0.IN2
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => dir_reg.DATAB
N[31] => Add0.IN1
T[0] => T_reg.DATAB
T[1] => T_reg.DATAB
T[2] => T_reg.DATAB
T[3] => T_reg.DATAB
T[4] => T_reg.DATAB
T[5] => T_reg.DATAB
T[6] => T_reg.DATAB
T[7] => T_reg.DATAB
T[8] => T_reg.DATAB
T[9] => T_reg.DATAB
T[10] => T_reg.DATAB
T[11] => T_reg.DATAB
T[12] => T_reg.DATAB
T[13] => T_reg.DATAB
T[14] => T_reg.DATAB
T[15] => T_reg.DATAB
T[16] => T_reg.DATAB
T[17] => T_reg.DATAB
T[18] => T_reg.DATAB
T[19] => T_reg.DATAB
T[20] => T_reg.DATAB
T[21] => T_reg.DATAB
T[22] => T_reg.DATAB
T[23] => T_reg.DATAB
T[24] => T_reg.DATAB
T[25] => T_reg.DATAB
T[26] => T_reg.DATAB
T[27] => T_reg.DATAB
T[28] => T_reg.DATAB
T[29] => T_reg.DATAB
T[30] => T_reg.DATAB
T[31] => T_reg.DATAB
empty => always0.IN1
permit => pls_gen:pls_inst.permit
run <= pls_gen:pls_inst.run
oi_req <= oi_req.DB_MAX_OUTPUT_PORT_TYPE
pls <= pls_gen:pls_inst.pls
dir <= pls_gen:pls_inst.dir
cnt_end <= pls_gen:pls_inst.cnt_end


|top|mcu_main:mcu_inst|main:main_inst|motor_bus:mtr_inst|motor_cont:cont_inst|pls_cont:gen[2].step_inst|pls_gen:pls_inst
clk => abort_reg~0.CLK
clk => abort_state.CLK
clk => stop_reg.CLK
clk => pls~reg0.CLK
clk => cnt_end~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
clk => cnt[26].CLK
clk => cnt[27].CLK
clk => cnt[28].CLK
clk => cnt[29].CLK
clk => cnt[30].CLK
clk => cnt[31].CLK
clk => run_reg.CLK
clk => pause_reg.CLK
clk => dir~reg0.CLK
clk => T1[0].CLK
clk => T1[1].CLK
clk => T1[2].CLK
clk => T1[3].CLK
clk => T1[4].CLK
clk => T1[5].CLK
clk => T1[6].CLK
clk => T1[7].CLK
clk => T1[8].CLK
clk => T1[9].CLK
clk => T1[10].CLK
clk => T1[11].CLK
clk => T1[12].CLK
clk => T1[13].CLK
clk => T1[14].CLK
clk => T1[15].CLK
clk => T1[16].CLK
clk => T1[17].CLK
clk => T1[18].CLK
clk => T1[19].CLK
clk => T1[20].CLK
clk => T1[21].CLK
clk => T1[22].CLK
clk => T1[23].CLK
clk => T1[24].CLK
clk => T1[25].CLK
clk => T1[26].CLK
clk => T1[27].CLK
clk => T1[28].CLK
clk => T1[29].CLK
clk => T1[30].CLK
clk => T1[31].CLK
clk => T0[0].CLK
clk => T0[1].CLK
clk => T0[2].CLK
clk => T0[3].CLK
clk => T0[4].CLK
clk => T0[5].CLK
clk => T0[6].CLK
clk => T0[7].CLK
clk => T0[8].CLK
clk => T0[9].CLK
clk => T0[10].CLK
clk => T0[11].CLK
clk => T0[12].CLK
clk => T0[13].CLK
clk => T0[14].CLK
clk => T0[15].CLK
clk => T0[16].CLK
clk => T0[17].CLK
clk => T0[18].CLK
clk => T0[19].CLK
clk => T0[20].CLK
clk => T0[21].CLK
clk => T0[22].CLK
clk => T0[23].CLK
clk => T0[24].CLK
clk => T0[25].CLK
clk => T0[26].CLK
clk => T0[27].CLK
clk => T0[28].CLK
clk => T0[29].CLK
clk => T0[30].CLK
clk => T0[31].CLK
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt_end.IN1
aclr => abort_reg~0.ACLR
aclr => abort_state.ACLR
aclr => stop_reg.ACLR
aclr => pls~reg0.ACLR
aclr => cnt_end~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => cnt[9].ACLR
aclr => cnt[10].ACLR
aclr => cnt[11].ACLR
aclr => cnt[12].ACLR
aclr => cnt[13].ACLR
aclr => cnt[14].ACLR
aclr => cnt[15].ACLR
aclr => cnt[16].ACLR
aclr => cnt[17].ACLR
aclr => cnt[18].ACLR
aclr => cnt[19].ACLR
aclr => cnt[20].ACLR
aclr => cnt[21].ACLR
aclr => cnt[22].ACLR
aclr => cnt[23].ACLR
aclr => cnt[24].ACLR
aclr => cnt[25].ACLR
aclr => cnt[26].ACLR
aclr => cnt[27].ACLR
aclr => cnt[28].ACLR
aclr => cnt[29].ACLR
aclr => cnt[30].ACLR
aclr => cnt[31].ACLR
aclr => run_reg.ACLR
aclr => pause_reg.ACLR
aclr => dir~reg0.ACLR
aclr => T1[0].ACLR
aclr => T1[1].ACLR
aclr => T1[2].ACLR
aclr => T1[3].ACLR
aclr => T1[4].ACLR
aclr => T1[5].ACLR
aclr => T1[6].ACLR
aclr => T1[7].ACLR
aclr => T1[8].ACLR
aclr => T1[9].ACLR
aclr => T1[10].ACLR
aclr => T1[11].ACLR
aclr => T1[12].ACLR
aclr => T1[13].ACLR
aclr => T1[14].ACLR
aclr => T1[15].ACLR
aclr => T1[16].ACLR
aclr => T1[17].ACLR
aclr => T1[18].ACLR
aclr => T1[19].ACLR
aclr => T1[20].ACLR
aclr => T1[21].ACLR
aclr => T1[22].ACLR
aclr => T1[23].ACLR
aclr => T1[24].ACLR
aclr => T1[25].ACLR
aclr => T1[26].ACLR
aclr => T1[27].ACLR
aclr => T1[28].ACLR
aclr => T1[29].ACLR
aclr => T1[30].ACLR
aclr => T1[31].ACLR
aclr => T0[0].PRESET
aclr => T0[1].PRESET
aclr => T0[2].PRESET
aclr => T0[3].PRESET
aclr => T0[4].PRESET
aclr => T0[5].PRESET
aclr => T0[6].PRESET
aclr => T0[7].PRESET
aclr => T0[8].PRESET
aclr => T0[9].PRESET
aclr => T0[10].PRESET
aclr => T0[11].PRESET
aclr => T0[12].PRESET
aclr => T0[13].PRESET
aclr => T0[14].PRESET
aclr => T0[15].PRESET
aclr => T0[16].PRESET
aclr => T0[17].PRESET
aclr => T0[18].PRESET
aclr => T0[19].PRESET
aclr => T0[20].PRESET
aclr => T0[21].PRESET
aclr => T0[22].PRESET
aclr => T0[23].PRESET
aclr => T0[24].PRESET
aclr => T0[25].PRESET
aclr => T0[26].PRESET
aclr => T0[27].PRESET
aclr => T0[28].PRESET
aclr => T0[29].PRESET
aclr => T0[30].PRESET
aclr => T0[31].PRESET
abort => always0.IN1
abort => always3.IN1
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt_end.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt_end.OUTPUTSELECT
abort => abort_clk.IN1
abort => abort_state_clk.IN1
abort => abort_reg~0.DATAIN
abort => loaded.IN1
abort => stop.IN1
permit => always4.IN1
start_clk => loaded.IN1
start_clk => always3.IN1
start_clk => run.IN1
start_clk => stop.IN1
start_clk => stop.IN0
stop_clk => stop.IN1
T[0] => LessThan0.IN64
T[0] => LessThan1.IN64
T[0] => comb.DATAA
T[0] => cnt.DATAB
T[1] => LessThan0.IN63
T[1] => LessThan1.IN63
T[1] => comb.DATAA
T[1] => cnt.DATAB
T[2] => LessThan0.IN62
T[2] => LessThan1.IN62
T[2] => comb.DATAA
T[2] => cnt.DATAB
T[3] => LessThan0.IN61
T[3] => LessThan1.IN61
T[3] => comb.DATAA
T[3] => cnt.DATAB
T[4] => LessThan0.IN60
T[4] => LessThan1.IN60
T[4] => comb.DATAA
T[4] => cnt.DATAB
T[5] => LessThan0.IN59
T[5] => LessThan1.IN59
T[5] => comb.DATAA
T[5] => cnt.DATAB
T[6] => LessThan0.IN58
T[6] => LessThan1.IN58
T[6] => comb.DATAA
T[6] => cnt.DATAB
T[7] => LessThan0.IN57
T[7] => LessThan1.IN57
T[7] => comb.DATAA
T[7] => cnt.DATAB
T[8] => LessThan0.IN56
T[8] => LessThan1.IN56
T[8] => comb.DATAA
T[8] => cnt.DATAB
T[9] => LessThan0.IN55
T[9] => LessThan1.IN55
T[9] => comb.DATAA
T[9] => cnt.DATAB
T[10] => LessThan0.IN54
T[10] => LessThan1.IN54
T[10] => comb.DATAA
T[10] => cnt.DATAB
T[11] => LessThan0.IN53
T[11] => LessThan1.IN53
T[11] => comb.DATAA
T[11] => cnt.DATAB
T[12] => LessThan0.IN52
T[12] => LessThan1.IN52
T[12] => comb.DATAA
T[12] => cnt.DATAB
T[13] => LessThan0.IN51
T[13] => LessThan1.IN51
T[13] => comb.DATAA
T[13] => cnt.DATAB
T[14] => LessThan0.IN50
T[14] => LessThan1.IN50
T[14] => comb.DATAA
T[14] => cnt.DATAB
T[15] => LessThan0.IN49
T[15] => LessThan1.IN49
T[15] => comb.DATAA
T[15] => cnt.DATAB
T[16] => LessThan0.IN48
T[16] => LessThan1.IN48
T[16] => comb.DATAA
T[16] => cnt.DATAB
T[17] => LessThan0.IN47
T[17] => LessThan1.IN47
T[17] => comb.DATAA
T[17] => cnt.DATAB
T[18] => LessThan0.IN46
T[18] => LessThan1.IN46
T[18] => comb.DATAA
T[18] => cnt.DATAB
T[19] => LessThan0.IN45
T[19] => LessThan1.IN45
T[19] => comb.DATAA
T[19] => cnt.DATAB
T[20] => LessThan0.IN44
T[20] => LessThan1.IN44
T[20] => comb.DATAA
T[20] => cnt.DATAB
T[21] => LessThan0.IN43
T[21] => LessThan1.IN43
T[21] => comb.DATAA
T[21] => cnt.DATAB
T[22] => LessThan0.IN42
T[22] => LessThan1.IN42
T[22] => comb.DATAA
T[22] => cnt.DATAB
T[23] => LessThan0.IN41
T[23] => LessThan1.IN41
T[23] => comb.DATAA
T[23] => cnt.DATAB
T[24] => LessThan0.IN40
T[24] => LessThan1.IN40
T[24] => comb.DATAA
T[24] => cnt.DATAB
T[25] => LessThan0.IN39
T[25] => LessThan1.IN39
T[25] => comb.DATAA
T[25] => cnt.DATAB
T[26] => LessThan0.IN38
T[26] => LessThan1.IN38
T[26] => comb.DATAA
T[26] => cnt.DATAB
T[27] => LessThan0.IN37
T[27] => LessThan1.IN37
T[27] => comb.DATAA
T[27] => cnt.DATAB
T[28] => LessThan0.IN36
T[28] => LessThan1.IN36
T[28] => comb.DATAA
T[28] => cnt.DATAB
T[29] => LessThan0.IN35
T[29] => LessThan1.IN35
T[29] => comb.DATAA
T[29] => cnt.DATAB
T[30] => LessThan0.IN34
T[30] => LessThan1.IN34
T[30] => comb.DATAA
T[30] => cnt.DATAB
T[31] => LessThan0.IN33
T[31] => LessThan1.IN33
T[31] => comb.DATAA
T[31] => cnt.DATAB
dir_req => dir~reg0.DATAIN
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => pause.IN1
pause_req => pause_reg.DATAB
pause_req => pause.IN1
run <= run.DB_MAX_OUTPUT_PORT_TYPE
loaded <= loaded.DB_MAX_OUTPUT_PORT_TYPE
pls <= pls~reg0.DB_MAX_OUTPUT_PORT_TYPE
dir <= dir~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop_req <= stop_req.DB_MAX_OUTPUT_PORT_TYPE
start_rdy <= start_rdy.DB_MAX_OUTPUT_PORT_TYPE
cnt_end <= cnt_end~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|motor_bus:mtr_inst|motor_cont:cont_inst|pls_cont:gen[3].step_inst
clk => pls_gen:pls_inst.clk
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
clk => dir_reg.CLK
clk => T_reg[0].CLK
clk => T_reg[1].CLK
clk => T_reg[2].CLK
clk => T_reg[3].CLK
clk => T_reg[4].CLK
clk => T_reg[5].CLK
clk => T_reg[6].CLK
clk => T_reg[7].CLK
clk => T_reg[8].CLK
clk => T_reg[9].CLK
clk => T_reg[10].CLK
clk => T_reg[11].CLK
clk => T_reg[12].CLK
clk => T_reg[13].CLK
clk => T_reg[14].CLK
clk => T_reg[15].CLK
clk => T_reg[16].CLK
clk => T_reg[17].CLK
clk => T_reg[18].CLK
clk => T_reg[19].CLK
clk => T_reg[20].CLK
clk => T_reg[21].CLK
clk => T_reg[22].CLK
clk => T_reg[23].CLK
clk => T_reg[24].CLK
clk => T_reg[25].CLK
clk => T_reg[26].CLK
clk => T_reg[27].CLK
clk => T_reg[28].CLK
clk => T_reg[29].CLK
clk => T_reg[30].CLK
clk => T_reg[31].CLK
clk => N_cnt[0].CLK
clk => N_cnt[1].CLK
clk => N_cnt[2].CLK
clk => N_cnt[3].CLK
clk => N_cnt[4].CLK
clk => N_cnt[5].CLK
clk => N_cnt[6].CLK
clk => N_cnt[7].CLK
clk => N_cnt[8].CLK
clk => N_cnt[9].CLK
clk => N_cnt[10].CLK
clk => N_cnt[11].CLK
clk => N_cnt[12].CLK
clk => N_cnt[13].CLK
clk => N_cnt[14].CLK
clk => N_cnt[15].CLK
clk => N_cnt[16].CLK
clk => N_cnt[17].CLK
clk => N_cnt[18].CLK
clk => N_cnt[19].CLK
clk => N_cnt[20].CLK
clk => N_cnt[21].CLK
clk => N_cnt[22].CLK
clk => N_cnt[23].CLK
clk => N_cnt[24].CLK
clk => N_cnt[25].CLK
clk => N_cnt[26].CLK
clk => N_cnt[27].CLK
clk => N_cnt[28].CLK
clk => N_cnt[29].CLK
clk => N_cnt[30].CLK
clk => pause_req.CLK
clk => stop_clk.CLK
clk => start_clk.CLK
clk_ena => pls_gen:pls_inst.clk_ena
aclr => pls_gen:pls_inst.aclr
aclr => state[0].ACLR
aclr => state[1].ACLR
aclr => state[2].ACLR
aclr => state[3].ACLR
aclr => state[4].ACLR
aclr => state[5].ACLR
aclr => state[6].ACLR
aclr => state[7].ACLR
aclr => state[8].ACLR
aclr => state[9].ACLR
aclr => state[10].ACLR
aclr => state[11].ACLR
aclr => state[12].ACLR
aclr => state[13].ACLR
aclr => state[14].ACLR
aclr => state[15].ACLR
aclr => state[16].ACLR
aclr => state[17].ACLR
aclr => state[18].ACLR
aclr => state[19].ACLR
aclr => state[20].ACLR
aclr => state[21].ACLR
aclr => state[22].ACLR
aclr => state[23].ACLR
aclr => state[24].ACLR
aclr => state[25].ACLR
aclr => state[26].ACLR
aclr => state[27].ACLR
aclr => state[28].ACLR
aclr => state[29].ACLR
aclr => state[30].ACLR
aclr => state[31].ACLR
aclr => dir_reg.ACLR
aclr => T_reg[0].PRESET
aclr => T_reg[1].PRESET
aclr => T_reg[2].PRESET
aclr => T_reg[3].PRESET
aclr => T_reg[4].PRESET
aclr => T_reg[5].PRESET
aclr => T_reg[6].PRESET
aclr => T_reg[7].PRESET
aclr => T_reg[8].PRESET
aclr => T_reg[9].PRESET
aclr => T_reg[10].PRESET
aclr => T_reg[11].PRESET
aclr => T_reg[12].PRESET
aclr => T_reg[13].PRESET
aclr => T_reg[14].PRESET
aclr => T_reg[15].PRESET
aclr => T_reg[16].PRESET
aclr => T_reg[17].PRESET
aclr => T_reg[18].PRESET
aclr => T_reg[19].PRESET
aclr => T_reg[20].PRESET
aclr => T_reg[21].PRESET
aclr => T_reg[22].PRESET
aclr => T_reg[23].PRESET
aclr => T_reg[24].PRESET
aclr => T_reg[25].PRESET
aclr => T_reg[26].PRESET
aclr => T_reg[27].PRESET
aclr => T_reg[28].PRESET
aclr => T_reg[29].PRESET
aclr => T_reg[30].PRESET
aclr => T_reg[31].PRESET
aclr => N_cnt[0].ACLR
aclr => N_cnt[1].ACLR
aclr => N_cnt[2].ACLR
aclr => N_cnt[3].ACLR
aclr => N_cnt[4].ACLR
aclr => N_cnt[5].ACLR
aclr => N_cnt[6].ACLR
aclr => N_cnt[7].ACLR
aclr => N_cnt[8].ACLR
aclr => N_cnt[9].ACLR
aclr => N_cnt[10].ACLR
aclr => N_cnt[11].ACLR
aclr => N_cnt[12].ACLR
aclr => N_cnt[13].ACLR
aclr => N_cnt[14].ACLR
aclr => N_cnt[15].ACLR
aclr => N_cnt[16].ACLR
aclr => N_cnt[17].ACLR
aclr => N_cnt[18].ACLR
aclr => N_cnt[19].ACLR
aclr => N_cnt[20].ACLR
aclr => N_cnt[21].ACLR
aclr => N_cnt[22].ACLR
aclr => N_cnt[23].ACLR
aclr => N_cnt[24].ACLR
aclr => N_cnt[25].ACLR
aclr => N_cnt[26].ACLR
aclr => N_cnt[27].ACLR
aclr => N_cnt[28].ACLR
aclr => N_cnt[29].ACLR
aclr => N_cnt[30].ACLR
aclr => pause_req.ACLR
aclr => stop_clk.ACLR
aclr => start_clk.ACLR
abort => start_clk.OUTPUTSELECT
abort => stop_clk.OUTPUTSELECT
abort => pause_req.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => N_cnt.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => T_reg.OUTPUTSELECT
abort => dir_reg.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => state.OUTPUTSELECT
abort => pls_gen:pls_inst.abort
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => state.OUTPUTSELECT
oi => start_clk.OUTPUTSELECT
oi => pause_req.OUTPUTSELECT
N[0] => N_cnt.DATAA
N[0] => Add0.IN32
N[1] => N_cnt.DATAA
N[1] => Add0.IN31
N[2] => N_cnt.DATAA
N[2] => Add0.IN30
N[3] => N_cnt.DATAA
N[3] => Add0.IN29
N[4] => N_cnt.DATAA
N[4] => Add0.IN28
N[5] => N_cnt.DATAA
N[5] => Add0.IN27
N[6] => N_cnt.DATAA
N[6] => Add0.IN26
N[7] => N_cnt.DATAA
N[7] => Add0.IN25
N[8] => N_cnt.DATAA
N[8] => Add0.IN24
N[9] => N_cnt.DATAA
N[9] => Add0.IN23
N[10] => N_cnt.DATAA
N[10] => Add0.IN22
N[11] => N_cnt.DATAA
N[11] => Add0.IN21
N[12] => N_cnt.DATAA
N[12] => Add0.IN20
N[13] => N_cnt.DATAA
N[13] => Add0.IN19
N[14] => N_cnt.DATAA
N[14] => Add0.IN18
N[15] => N_cnt.DATAA
N[15] => Add0.IN17
N[16] => N_cnt.DATAA
N[16] => Add0.IN16
N[17] => N_cnt.DATAA
N[17] => Add0.IN15
N[18] => N_cnt.DATAA
N[18] => Add0.IN14
N[19] => N_cnt.DATAA
N[19] => Add0.IN13
N[20] => N_cnt.DATAA
N[20] => Add0.IN12
N[21] => N_cnt.DATAA
N[21] => Add0.IN11
N[22] => N_cnt.DATAA
N[22] => Add0.IN10
N[23] => N_cnt.DATAA
N[23] => Add0.IN9
N[24] => N_cnt.DATAA
N[24] => Add0.IN8
N[25] => N_cnt.DATAA
N[25] => Add0.IN7
N[26] => N_cnt.DATAA
N[26] => Add0.IN6
N[27] => N_cnt.DATAA
N[27] => Add0.IN5
N[28] => N_cnt.DATAA
N[28] => Add0.IN4
N[29] => N_cnt.DATAA
N[29] => Add0.IN3
N[30] => N_cnt.DATAA
N[30] => Add0.IN2
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => N_cnt.OUTPUTSELECT
N[31] => dir_reg.DATAB
N[31] => Add0.IN1
T[0] => T_reg.DATAB
T[1] => T_reg.DATAB
T[2] => T_reg.DATAB
T[3] => T_reg.DATAB
T[4] => T_reg.DATAB
T[5] => T_reg.DATAB
T[6] => T_reg.DATAB
T[7] => T_reg.DATAB
T[8] => T_reg.DATAB
T[9] => T_reg.DATAB
T[10] => T_reg.DATAB
T[11] => T_reg.DATAB
T[12] => T_reg.DATAB
T[13] => T_reg.DATAB
T[14] => T_reg.DATAB
T[15] => T_reg.DATAB
T[16] => T_reg.DATAB
T[17] => T_reg.DATAB
T[18] => T_reg.DATAB
T[19] => T_reg.DATAB
T[20] => T_reg.DATAB
T[21] => T_reg.DATAB
T[22] => T_reg.DATAB
T[23] => T_reg.DATAB
T[24] => T_reg.DATAB
T[25] => T_reg.DATAB
T[26] => T_reg.DATAB
T[27] => T_reg.DATAB
T[28] => T_reg.DATAB
T[29] => T_reg.DATAB
T[30] => T_reg.DATAB
T[31] => T_reg.DATAB
empty => always0.IN1
permit => pls_gen:pls_inst.permit
run <= pls_gen:pls_inst.run
oi_req <= oi_req.DB_MAX_OUTPUT_PORT_TYPE
pls <= pls_gen:pls_inst.pls
dir <= pls_gen:pls_inst.dir
cnt_end <= pls_gen:pls_inst.cnt_end


|top|mcu_main:mcu_inst|main:main_inst|motor_bus:mtr_inst|motor_cont:cont_inst|pls_cont:gen[3].step_inst|pls_gen:pls_inst
clk => abort_reg~0.CLK
clk => abort_state.CLK
clk => stop_reg.CLK
clk => pls~reg0.CLK
clk => cnt_end~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
clk => cnt[26].CLK
clk => cnt[27].CLK
clk => cnt[28].CLK
clk => cnt[29].CLK
clk => cnt[30].CLK
clk => cnt[31].CLK
clk => run_reg.CLK
clk => pause_reg.CLK
clk => dir~reg0.CLK
clk => T1[0].CLK
clk => T1[1].CLK
clk => T1[2].CLK
clk => T1[3].CLK
clk => T1[4].CLK
clk => T1[5].CLK
clk => T1[6].CLK
clk => T1[7].CLK
clk => T1[8].CLK
clk => T1[9].CLK
clk => T1[10].CLK
clk => T1[11].CLK
clk => T1[12].CLK
clk => T1[13].CLK
clk => T1[14].CLK
clk => T1[15].CLK
clk => T1[16].CLK
clk => T1[17].CLK
clk => T1[18].CLK
clk => T1[19].CLK
clk => T1[20].CLK
clk => T1[21].CLK
clk => T1[22].CLK
clk => T1[23].CLK
clk => T1[24].CLK
clk => T1[25].CLK
clk => T1[26].CLK
clk => T1[27].CLK
clk => T1[28].CLK
clk => T1[29].CLK
clk => T1[30].CLK
clk => T1[31].CLK
clk => T0[0].CLK
clk => T0[1].CLK
clk => T0[2].CLK
clk => T0[3].CLK
clk => T0[4].CLK
clk => T0[5].CLK
clk => T0[6].CLK
clk => T0[7].CLK
clk => T0[8].CLK
clk => T0[9].CLK
clk => T0[10].CLK
clk => T0[11].CLK
clk => T0[12].CLK
clk => T0[13].CLK
clk => T0[14].CLK
clk => T0[15].CLK
clk => T0[16].CLK
clk => T0[17].CLK
clk => T0[18].CLK
clk => T0[19].CLK
clk => T0[20].CLK
clk => T0[21].CLK
clk => T0[22].CLK
clk => T0[23].CLK
clk => T0[24].CLK
clk => T0[25].CLK
clk => T0[26].CLK
clk => T0[27].CLK
clk => T0[28].CLK
clk => T0[29].CLK
clk => T0[30].CLK
clk => T0[31].CLK
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt.OUTPUTSELECT
clk_ena => cnt_end.IN1
aclr => abort_reg~0.ACLR
aclr => abort_state.ACLR
aclr => stop_reg.ACLR
aclr => pls~reg0.ACLR
aclr => cnt_end~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => cnt[9].ACLR
aclr => cnt[10].ACLR
aclr => cnt[11].ACLR
aclr => cnt[12].ACLR
aclr => cnt[13].ACLR
aclr => cnt[14].ACLR
aclr => cnt[15].ACLR
aclr => cnt[16].ACLR
aclr => cnt[17].ACLR
aclr => cnt[18].ACLR
aclr => cnt[19].ACLR
aclr => cnt[20].ACLR
aclr => cnt[21].ACLR
aclr => cnt[22].ACLR
aclr => cnt[23].ACLR
aclr => cnt[24].ACLR
aclr => cnt[25].ACLR
aclr => cnt[26].ACLR
aclr => cnt[27].ACLR
aclr => cnt[28].ACLR
aclr => cnt[29].ACLR
aclr => cnt[30].ACLR
aclr => cnt[31].ACLR
aclr => run_reg.ACLR
aclr => pause_reg.ACLR
aclr => dir~reg0.ACLR
aclr => T1[0].ACLR
aclr => T1[1].ACLR
aclr => T1[2].ACLR
aclr => T1[3].ACLR
aclr => T1[4].ACLR
aclr => T1[5].ACLR
aclr => T1[6].ACLR
aclr => T1[7].ACLR
aclr => T1[8].ACLR
aclr => T1[9].ACLR
aclr => T1[10].ACLR
aclr => T1[11].ACLR
aclr => T1[12].ACLR
aclr => T1[13].ACLR
aclr => T1[14].ACLR
aclr => T1[15].ACLR
aclr => T1[16].ACLR
aclr => T1[17].ACLR
aclr => T1[18].ACLR
aclr => T1[19].ACLR
aclr => T1[20].ACLR
aclr => T1[21].ACLR
aclr => T1[22].ACLR
aclr => T1[23].ACLR
aclr => T1[24].ACLR
aclr => T1[25].ACLR
aclr => T1[26].ACLR
aclr => T1[27].ACLR
aclr => T1[28].ACLR
aclr => T1[29].ACLR
aclr => T1[30].ACLR
aclr => T1[31].ACLR
aclr => T0[0].PRESET
aclr => T0[1].PRESET
aclr => T0[2].PRESET
aclr => T0[3].PRESET
aclr => T0[4].PRESET
aclr => T0[5].PRESET
aclr => T0[6].PRESET
aclr => T0[7].PRESET
aclr => T0[8].PRESET
aclr => T0[9].PRESET
aclr => T0[10].PRESET
aclr => T0[11].PRESET
aclr => T0[12].PRESET
aclr => T0[13].PRESET
aclr => T0[14].PRESET
aclr => T0[15].PRESET
aclr => T0[16].PRESET
aclr => T0[17].PRESET
aclr => T0[18].PRESET
aclr => T0[19].PRESET
aclr => T0[20].PRESET
aclr => T0[21].PRESET
aclr => T0[22].PRESET
aclr => T0[23].PRESET
aclr => T0[24].PRESET
aclr => T0[25].PRESET
aclr => T0[26].PRESET
aclr => T0[27].PRESET
aclr => T0[28].PRESET
aclr => T0[29].PRESET
aclr => T0[30].PRESET
aclr => T0[31].PRESET
abort => always0.IN1
abort => always3.IN1
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt_end.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt.OUTPUTSELECT
abort => cnt_end.OUTPUTSELECT
abort => abort_clk.IN1
abort => abort_state_clk.IN1
abort => abort_reg~0.DATAIN
abort => loaded.IN1
abort => stop.IN1
permit => always4.IN1
start_clk => loaded.IN1
start_clk => always3.IN1
start_clk => run.IN1
start_clk => stop.IN1
start_clk => stop.IN0
stop_clk => stop.IN1
T[0] => LessThan0.IN64
T[0] => LessThan1.IN64
T[0] => comb.DATAA
T[0] => cnt.DATAB
T[1] => LessThan0.IN63
T[1] => LessThan1.IN63
T[1] => comb.DATAA
T[1] => cnt.DATAB
T[2] => LessThan0.IN62
T[2] => LessThan1.IN62
T[2] => comb.DATAA
T[2] => cnt.DATAB
T[3] => LessThan0.IN61
T[3] => LessThan1.IN61
T[3] => comb.DATAA
T[3] => cnt.DATAB
T[4] => LessThan0.IN60
T[4] => LessThan1.IN60
T[4] => comb.DATAA
T[4] => cnt.DATAB
T[5] => LessThan0.IN59
T[5] => LessThan1.IN59
T[5] => comb.DATAA
T[5] => cnt.DATAB
T[6] => LessThan0.IN58
T[6] => LessThan1.IN58
T[6] => comb.DATAA
T[6] => cnt.DATAB
T[7] => LessThan0.IN57
T[7] => LessThan1.IN57
T[7] => comb.DATAA
T[7] => cnt.DATAB
T[8] => LessThan0.IN56
T[8] => LessThan1.IN56
T[8] => comb.DATAA
T[8] => cnt.DATAB
T[9] => LessThan0.IN55
T[9] => LessThan1.IN55
T[9] => comb.DATAA
T[9] => cnt.DATAB
T[10] => LessThan0.IN54
T[10] => LessThan1.IN54
T[10] => comb.DATAA
T[10] => cnt.DATAB
T[11] => LessThan0.IN53
T[11] => LessThan1.IN53
T[11] => comb.DATAA
T[11] => cnt.DATAB
T[12] => LessThan0.IN52
T[12] => LessThan1.IN52
T[12] => comb.DATAA
T[12] => cnt.DATAB
T[13] => LessThan0.IN51
T[13] => LessThan1.IN51
T[13] => comb.DATAA
T[13] => cnt.DATAB
T[14] => LessThan0.IN50
T[14] => LessThan1.IN50
T[14] => comb.DATAA
T[14] => cnt.DATAB
T[15] => LessThan0.IN49
T[15] => LessThan1.IN49
T[15] => comb.DATAA
T[15] => cnt.DATAB
T[16] => LessThan0.IN48
T[16] => LessThan1.IN48
T[16] => comb.DATAA
T[16] => cnt.DATAB
T[17] => LessThan0.IN47
T[17] => LessThan1.IN47
T[17] => comb.DATAA
T[17] => cnt.DATAB
T[18] => LessThan0.IN46
T[18] => LessThan1.IN46
T[18] => comb.DATAA
T[18] => cnt.DATAB
T[19] => LessThan0.IN45
T[19] => LessThan1.IN45
T[19] => comb.DATAA
T[19] => cnt.DATAB
T[20] => LessThan0.IN44
T[20] => LessThan1.IN44
T[20] => comb.DATAA
T[20] => cnt.DATAB
T[21] => LessThan0.IN43
T[21] => LessThan1.IN43
T[21] => comb.DATAA
T[21] => cnt.DATAB
T[22] => LessThan0.IN42
T[22] => LessThan1.IN42
T[22] => comb.DATAA
T[22] => cnt.DATAB
T[23] => LessThan0.IN41
T[23] => LessThan1.IN41
T[23] => comb.DATAA
T[23] => cnt.DATAB
T[24] => LessThan0.IN40
T[24] => LessThan1.IN40
T[24] => comb.DATAA
T[24] => cnt.DATAB
T[25] => LessThan0.IN39
T[25] => LessThan1.IN39
T[25] => comb.DATAA
T[25] => cnt.DATAB
T[26] => LessThan0.IN38
T[26] => LessThan1.IN38
T[26] => comb.DATAA
T[26] => cnt.DATAB
T[27] => LessThan0.IN37
T[27] => LessThan1.IN37
T[27] => comb.DATAA
T[27] => cnt.DATAB
T[28] => LessThan0.IN36
T[28] => LessThan1.IN36
T[28] => comb.DATAA
T[28] => cnt.DATAB
T[29] => LessThan0.IN35
T[29] => LessThan1.IN35
T[29] => comb.DATAA
T[29] => cnt.DATAB
T[30] => LessThan0.IN34
T[30] => LessThan1.IN34
T[30] => comb.DATAA
T[30] => cnt.DATAB
T[31] => LessThan0.IN33
T[31] => LessThan1.IN33
T[31] => comb.DATAA
T[31] => cnt.DATAB
dir_req => dir~reg0.DATAIN
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T0.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => T1.OUTPUTSELECT
pause_req => pause.IN1
pause_req => pause_reg.DATAB
pause_req => pause.IN1
run <= run.DB_MAX_OUTPUT_PORT_TYPE
loaded <= loaded.DB_MAX_OUTPUT_PORT_TYPE
pls <= pls~reg0.DB_MAX_OUTPUT_PORT_TYPE
dir <= dir~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop_req <= stop_req.DB_MAX_OUTPUT_PORT_TYPE
start_rdy <= start_rdy.DB_MAX_OUTPUT_PORT_TYPE
cnt_end <= cnt_end~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|motor_bus:mtr_inst|motor_cont:cont_inst|prescale_oi:prescale_inst
clk => oi_reg~0.CLK
clk => T_reg[0].CLK
clk => T_reg[1].CLK
clk => T_reg[2].CLK
clk => T_reg[3].CLK
clk => T_reg[4].CLK
clk => T_reg[5].CLK
clk => T_reg[6].CLK
clk => T_reg[7].CLK
clk => T_reg[8].CLK
clk => T_reg[9].CLK
clk => T_reg[10].CLK
clk => T_reg[11].CLK
clk => T_reg[12].CLK
clk => T_reg[13].CLK
clk => T_reg[14].CLK
clk => T_reg[15].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
aclr => oi_reg~0.ACLR
aclr => T_reg[0].ACLR
aclr => T_reg[1].ACLR
aclr => T_reg[2].ACLR
aclr => T_reg[3].ACLR
aclr => T_reg[4].ACLR
aclr => T_reg[5].ACLR
aclr => T_reg[6].ACLR
aclr => T_reg[7].ACLR
aclr => T_reg[8].ACLR
aclr => T_reg[9].ACLR
aclr => T_reg[10].ACLR
aclr => T_reg[11].ACLR
aclr => T_reg[12].ACLR
aclr => T_reg[13].ACLR
aclr => T_reg[14].ACLR
aclr => T_reg[15].ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => cnt[9].ACLR
aclr => cnt[10].ACLR
aclr => cnt[11].ACLR
aclr => cnt[12].ACLR
aclr => cnt[13].ACLR
aclr => cnt[14].ACLR
aclr => cnt[15].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => T_reg.OUTPUTSELECT
sclr => T_reg.OUTPUTSELECT
sclr => T_reg.OUTPUTSELECT
sclr => T_reg.OUTPUTSELECT
sclr => T_reg.OUTPUTSELECT
sclr => T_reg.OUTPUTSELECT
sclr => T_reg.OUTPUTSELECT
sclr => T_reg.OUTPUTSELECT
sclr => T_reg.OUTPUTSELECT
sclr => T_reg.OUTPUTSELECT
sclr => T_reg.OUTPUTSELECT
sclr => T_reg.OUTPUTSELECT
sclr => T_reg.OUTPUTSELECT
sclr => T_reg.OUTPUTSELECT
sclr => T_reg.OUTPUTSELECT
sclr => T_reg.OUTPUTSELECT
T_scale[0] => cnt.DATAB
T_scale[0] => T_reg.DATAB
T_scale[1] => cnt.DATAB
T_scale[1] => T_reg.DATAB
T_scale[2] => cnt.DATAB
T_scale[2] => T_reg.DATAB
T_scale[3] => cnt.DATAB
T_scale[3] => T_reg.DATAB
T_scale[4] => cnt.DATAB
T_scale[4] => T_reg.DATAB
T_scale[5] => cnt.DATAB
T_scale[5] => T_reg.DATAB
T_scale[6] => cnt.DATAB
T_scale[6] => T_reg.DATAB
T_scale[7] => cnt.DATAB
T_scale[7] => T_reg.DATAB
T_scale[8] => cnt.DATAB
T_scale[8] => T_reg.DATAB
T_scale[9] => cnt.DATAB
T_scale[9] => T_reg.DATAB
T_scale[10] => cnt.DATAB
T_scale[10] => T_reg.DATAB
T_scale[11] => cnt.DATAB
T_scale[11] => T_reg.DATAB
T_scale[12] => cnt.DATAB
T_scale[12] => T_reg.DATAB
T_scale[13] => cnt.DATAB
T_scale[13] => T_reg.DATAB
T_scale[14] => cnt.DATAB
T_scale[14] => T_reg.DATAB
T_scale[15] => cnt.DATAB
T_scale[15] => T_reg.DATAB
oi => oi_clk.IN1
oi => oi_reg~0.DATAIN
clk_ena <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|motor_bus:mtr_inst|step_dir:X_inst
clk => step_reg~0.CLK
clk => sclr_reg~0.CLK
clk => changed~0.CLK
clk => phase[0]~reg0.CLK
clk => phase[1]~reg0.CLK
clk => phase[2]~reg0.CLK
clk => phase[3]~reg0.CLK
clk => phase[4]~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
aclr => step_reg~0.ACLR
aclr => sclr_reg~0.PRESET
aclr => changed~0.ACLR
aclr => phase[0]~reg0.ACLR
aclr => phase[1]~reg0.ACLR
aclr => phase[2]~reg0.ACLR
aclr => phase[3]~reg0.ACLR
aclr => phase[4]~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => phase.OUTPUTSELECT
sclr => phase.OUTPUTSELECT
sclr => phase.OUTPUTSELECT
sclr => phase.OUTPUTSELECT
sclr => phase.OUTPUTSELECT
sclr => changed.IN1
sclr => sclr_reg~0.DATAIN
sclr => changed.IN1
step => step_clk.IN1
step => step_reg~0.DATAIN
dir => cnt.OUTPUTSELECT
dir => cnt.OUTPUTSELECT
dir => cnt.OUTPUTSELECT
dir => cnt.OUTPUTSELECT
phase[0] <= phase[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[1] <= phase[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[2] <= phase[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[3] <= phase[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[4] <= phase[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
changed <= changed~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|motor_bus:mtr_inst|step_dir:Y_inst
clk => step_reg~0.CLK
clk => sclr_reg~0.CLK
clk => changed~0.CLK
clk => phase[0]~reg0.CLK
clk => phase[1]~reg0.CLK
clk => phase[2]~reg0.CLK
clk => phase[3]~reg0.CLK
clk => phase[4]~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
aclr => step_reg~0.ACLR
aclr => sclr_reg~0.PRESET
aclr => changed~0.ACLR
aclr => phase[0]~reg0.ACLR
aclr => phase[1]~reg0.ACLR
aclr => phase[2]~reg0.ACLR
aclr => phase[3]~reg0.ACLR
aclr => phase[4]~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => phase.OUTPUTSELECT
sclr => phase.OUTPUTSELECT
sclr => phase.OUTPUTSELECT
sclr => phase.OUTPUTSELECT
sclr => phase.OUTPUTSELECT
sclr => changed.IN1
sclr => sclr_reg~0.DATAIN
sclr => changed.IN1
step => step_clk.IN1
step => step_reg~0.DATAIN
dir => cnt.OUTPUTSELECT
dir => cnt.OUTPUTSELECT
dir => cnt.OUTPUTSELECT
dir => cnt.OUTPUTSELECT
phase[0] <= phase[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[1] <= phase[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[2] <= phase[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[3] <= phase[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[4] <= phase[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
changed <= changed~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|motor_bus:mtr_inst|step_dir:U_inst
clk => step_reg~0.CLK
clk => sclr_reg~0.CLK
clk => changed~0.CLK
clk => phase[0]~reg0.CLK
clk => phase[1]~reg0.CLK
clk => phase[2]~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
aclr => step_reg~0.ACLR
aclr => sclr_reg~0.PRESET
aclr => changed~0.ACLR
aclr => phase[0]~reg0.ACLR
aclr => phase[1]~reg0.ACLR
aclr => phase[2]~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => phase.OUTPUTSELECT
sclr => phase.OUTPUTSELECT
sclr => phase.OUTPUTSELECT
sclr => changed.IN1
sclr => sclr_reg~0.DATAIN
sclr => changed.IN1
step => step_clk.IN1
step => step_reg~0.DATAIN
dir => cnt.OUTPUTSELECT
dir => cnt.OUTPUTSELECT
dir => cnt.OUTPUTSELECT
phase[0] <= phase[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[1] <= phase[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[2] <= phase[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
changed <= changed~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|motor_bus:mtr_inst|step_dir:V_inst
clk => step_reg~0.CLK
clk => sclr_reg~0.CLK
clk => changed~0.CLK
clk => phase[0]~reg0.CLK
clk => phase[1]~reg0.CLK
clk => phase[2]~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
aclr => step_reg~0.ACLR
aclr => sclr_reg~0.PRESET
aclr => changed~0.ACLR
aclr => phase[0]~reg0.ACLR
aclr => phase[1]~reg0.ACLR
aclr => phase[2]~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => phase.OUTPUTSELECT
sclr => phase.OUTPUTSELECT
sclr => phase.OUTPUTSELECT
sclr => changed.IN1
sclr => sclr_reg~0.DATAIN
sclr => changed.IN1
step => step_clk.IN1
step => step_reg~0.DATAIN
dir => cnt.OUTPUTSELECT
dir => cnt.OUTPUTSELECT
dir => cnt.OUTPUTSELECT
phase[0] <= phase[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[1] <= phase[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[2] <= phase[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
changed <= changed~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|motor_bus:mtr_inst|step_cnts:cnt_inst
clk => step_dir_cnt:gen_cnt[0].coord_cnt.clk
clk => step_dir_cnt:gen_cnt[0].dst_cnt.clk
clk => step_dir_cnt:gen_cnt[1].coord_cnt.clk
clk => step_dir_cnt:gen_cnt[1].dst_cnt.clk
clk => step_dir_cnt:gen_cnt[2].coord_cnt.clk
clk => step_dir_cnt:gen_cnt[2].dst_cnt.clk
clk => step_dir_cnt:gen_cnt[3].coord_cnt.clk
clk => step_dir_cnt:gen_cnt[3].dst_cnt.clk
aclr => step_dir_cnt:gen_cnt[0].coord_cnt.aclr
aclr => step_dir_cnt:gen_cnt[0].dst_cnt.aclr
aclr => step_dir_cnt:gen_cnt[1].coord_cnt.aclr
aclr => step_dir_cnt:gen_cnt[1].dst_cnt.aclr
aclr => step_dir_cnt:gen_cnt[2].coord_cnt.aclr
aclr => step_dir_cnt:gen_cnt[2].dst_cnt.aclr
aclr => step_dir_cnt:gen_cnt[3].coord_cnt.aclr
aclr => step_dir_cnt:gen_cnt[3].dst_cnt.aclr
sclr => step_dir_cnt:gen_cnt[0].coord_cnt.sclr
sclr => step_dir_cnt:gen_cnt[0].dst_cnt.sclr
sclr => step_dir_cnt:gen_cnt[1].coord_cnt.sclr
sclr => step_dir_cnt:gen_cnt[1].dst_cnt.sclr
sclr => step_dir_cnt:gen_cnt[2].coord_cnt.sclr
sclr => step_dir_cnt:gen_cnt[2].dst_cnt.sclr
sclr => step_dir_cnt:gen_cnt[3].coord_cnt.sclr
sclr => step_dir_cnt:gen_cnt[3].dst_cnt.sclr
addr[0] => ~NO_FANOUT~
addr[1] => step_dir_cnt:gen_cnt[0].coord_cnt.addr[1]
addr[1] => step_dir_cnt:gen_cnt[0].dst_cnt.addr[1]
addr[1] => step_dir_cnt:gen_cnt[1].coord_cnt.addr[1]
addr[1] => step_dir_cnt:gen_cnt[1].dst_cnt.addr[1]
addr[1] => step_dir_cnt:gen_cnt[2].coord_cnt.addr[1]
addr[1] => step_dir_cnt:gen_cnt[2].dst_cnt.addr[1]
addr[1] => step_dir_cnt:gen_cnt[3].coord_cnt.addr[1]
addr[1] => step_dir_cnt:gen_cnt[3].dst_cnt.addr[1]
addr[2] => Equal0.IN31
addr[2] => Equal1.IN0
addr[2] => Equal2.IN31
addr[2] => Equal3.IN1
addr[2] => Equal4.IN31
addr[2] => Equal5.IN1
addr[2] => Equal6.IN31
addr[2] => Equal7.IN2
addr[3] => Equal0.IN30
addr[3] => Equal1.IN31
addr[3] => Equal2.IN0
addr[3] => Equal3.IN0
addr[3] => Equal4.IN30
addr[3] => Equal5.IN31
addr[3] => Equal6.IN1
addr[3] => Equal7.IN1
addr[4] => Equal0.IN29
addr[4] => Equal1.IN30
addr[4] => Equal2.IN30
addr[4] => Equal3.IN31
addr[4] => Equal4.IN0
addr[4] => Equal5.IN0
addr[4] => Equal6.IN0
addr[4] => Equal7.IN0
addr[5] => Equal0.IN28
addr[5] => Equal1.IN29
addr[5] => Equal2.IN29
addr[5] => Equal3.IN30
addr[5] => Equal4.IN29
addr[5] => Equal5.IN30
addr[5] => Equal6.IN30
addr[5] => Equal7.IN31
be[0] => step_dir_cnt:gen_cnt[0].coord_cnt.be[0]
be[0] => step_dir_cnt:gen_cnt[0].dst_cnt.be[0]
be[0] => step_dir_cnt:gen_cnt[1].coord_cnt.be[0]
be[0] => step_dir_cnt:gen_cnt[1].dst_cnt.be[0]
be[0] => step_dir_cnt:gen_cnt[2].coord_cnt.be[0]
be[0] => step_dir_cnt:gen_cnt[2].dst_cnt.be[0]
be[0] => step_dir_cnt:gen_cnt[3].coord_cnt.be[0]
be[0] => step_dir_cnt:gen_cnt[3].dst_cnt.be[0]
be[1] => step_dir_cnt:gen_cnt[0].coord_cnt.be[1]
be[1] => step_dir_cnt:gen_cnt[0].dst_cnt.be[1]
be[1] => step_dir_cnt:gen_cnt[1].coord_cnt.be[1]
be[1] => step_dir_cnt:gen_cnt[1].dst_cnt.be[1]
be[1] => step_dir_cnt:gen_cnt[2].coord_cnt.be[1]
be[1] => step_dir_cnt:gen_cnt[2].dst_cnt.be[1]
be[1] => step_dir_cnt:gen_cnt[3].coord_cnt.be[1]
be[1] => step_dir_cnt:gen_cnt[3].dst_cnt.be[1]
wrdata[0] => step_dir_cnt:gen_cnt[0].coord_cnt.wrdata[0]
wrdata[0] => step_dir_cnt:gen_cnt[0].dst_cnt.wrdata[0]
wrdata[0] => step_dir_cnt:gen_cnt[1].coord_cnt.wrdata[0]
wrdata[0] => step_dir_cnt:gen_cnt[1].dst_cnt.wrdata[0]
wrdata[0] => step_dir_cnt:gen_cnt[2].coord_cnt.wrdata[0]
wrdata[0] => step_dir_cnt:gen_cnt[2].dst_cnt.wrdata[0]
wrdata[0] => step_dir_cnt:gen_cnt[3].coord_cnt.wrdata[0]
wrdata[0] => step_dir_cnt:gen_cnt[3].dst_cnt.wrdata[0]
wrdata[1] => step_dir_cnt:gen_cnt[0].coord_cnt.wrdata[1]
wrdata[1] => step_dir_cnt:gen_cnt[0].dst_cnt.wrdata[1]
wrdata[1] => step_dir_cnt:gen_cnt[1].coord_cnt.wrdata[1]
wrdata[1] => step_dir_cnt:gen_cnt[1].dst_cnt.wrdata[1]
wrdata[1] => step_dir_cnt:gen_cnt[2].coord_cnt.wrdata[1]
wrdata[1] => step_dir_cnt:gen_cnt[2].dst_cnt.wrdata[1]
wrdata[1] => step_dir_cnt:gen_cnt[3].coord_cnt.wrdata[1]
wrdata[1] => step_dir_cnt:gen_cnt[3].dst_cnt.wrdata[1]
wrdata[2] => step_dir_cnt:gen_cnt[0].coord_cnt.wrdata[2]
wrdata[2] => step_dir_cnt:gen_cnt[0].dst_cnt.wrdata[2]
wrdata[2] => step_dir_cnt:gen_cnt[1].coord_cnt.wrdata[2]
wrdata[2] => step_dir_cnt:gen_cnt[1].dst_cnt.wrdata[2]
wrdata[2] => step_dir_cnt:gen_cnt[2].coord_cnt.wrdata[2]
wrdata[2] => step_dir_cnt:gen_cnt[2].dst_cnt.wrdata[2]
wrdata[2] => step_dir_cnt:gen_cnt[3].coord_cnt.wrdata[2]
wrdata[2] => step_dir_cnt:gen_cnt[3].dst_cnt.wrdata[2]
wrdata[3] => step_dir_cnt:gen_cnt[0].coord_cnt.wrdata[3]
wrdata[3] => step_dir_cnt:gen_cnt[0].dst_cnt.wrdata[3]
wrdata[3] => step_dir_cnt:gen_cnt[1].coord_cnt.wrdata[3]
wrdata[3] => step_dir_cnt:gen_cnt[1].dst_cnt.wrdata[3]
wrdata[3] => step_dir_cnt:gen_cnt[2].coord_cnt.wrdata[3]
wrdata[3] => step_dir_cnt:gen_cnt[2].dst_cnt.wrdata[3]
wrdata[3] => step_dir_cnt:gen_cnt[3].coord_cnt.wrdata[3]
wrdata[3] => step_dir_cnt:gen_cnt[3].dst_cnt.wrdata[3]
wrdata[4] => step_dir_cnt:gen_cnt[0].coord_cnt.wrdata[4]
wrdata[4] => step_dir_cnt:gen_cnt[0].dst_cnt.wrdata[4]
wrdata[4] => step_dir_cnt:gen_cnt[1].coord_cnt.wrdata[4]
wrdata[4] => step_dir_cnt:gen_cnt[1].dst_cnt.wrdata[4]
wrdata[4] => step_dir_cnt:gen_cnt[2].coord_cnt.wrdata[4]
wrdata[4] => step_dir_cnt:gen_cnt[2].dst_cnt.wrdata[4]
wrdata[4] => step_dir_cnt:gen_cnt[3].coord_cnt.wrdata[4]
wrdata[4] => step_dir_cnt:gen_cnt[3].dst_cnt.wrdata[4]
wrdata[5] => step_dir_cnt:gen_cnt[0].coord_cnt.wrdata[5]
wrdata[5] => step_dir_cnt:gen_cnt[0].dst_cnt.wrdata[5]
wrdata[5] => step_dir_cnt:gen_cnt[1].coord_cnt.wrdata[5]
wrdata[5] => step_dir_cnt:gen_cnt[1].dst_cnt.wrdata[5]
wrdata[5] => step_dir_cnt:gen_cnt[2].coord_cnt.wrdata[5]
wrdata[5] => step_dir_cnt:gen_cnt[2].dst_cnt.wrdata[5]
wrdata[5] => step_dir_cnt:gen_cnt[3].coord_cnt.wrdata[5]
wrdata[5] => step_dir_cnt:gen_cnt[3].dst_cnt.wrdata[5]
wrdata[6] => step_dir_cnt:gen_cnt[0].coord_cnt.wrdata[6]
wrdata[6] => step_dir_cnt:gen_cnt[0].dst_cnt.wrdata[6]
wrdata[6] => step_dir_cnt:gen_cnt[1].coord_cnt.wrdata[6]
wrdata[6] => step_dir_cnt:gen_cnt[1].dst_cnt.wrdata[6]
wrdata[6] => step_dir_cnt:gen_cnt[2].coord_cnt.wrdata[6]
wrdata[6] => step_dir_cnt:gen_cnt[2].dst_cnt.wrdata[6]
wrdata[6] => step_dir_cnt:gen_cnt[3].coord_cnt.wrdata[6]
wrdata[6] => step_dir_cnt:gen_cnt[3].dst_cnt.wrdata[6]
wrdata[7] => step_dir_cnt:gen_cnt[0].coord_cnt.wrdata[7]
wrdata[7] => step_dir_cnt:gen_cnt[0].dst_cnt.wrdata[7]
wrdata[7] => step_dir_cnt:gen_cnt[1].coord_cnt.wrdata[7]
wrdata[7] => step_dir_cnt:gen_cnt[1].dst_cnt.wrdata[7]
wrdata[7] => step_dir_cnt:gen_cnt[2].coord_cnt.wrdata[7]
wrdata[7] => step_dir_cnt:gen_cnt[2].dst_cnt.wrdata[7]
wrdata[7] => step_dir_cnt:gen_cnt[3].coord_cnt.wrdata[7]
wrdata[7] => step_dir_cnt:gen_cnt[3].dst_cnt.wrdata[7]
wrdata[8] => step_dir_cnt:gen_cnt[0].coord_cnt.wrdata[8]
wrdata[8] => step_dir_cnt:gen_cnt[0].dst_cnt.wrdata[8]
wrdata[8] => step_dir_cnt:gen_cnt[1].coord_cnt.wrdata[8]
wrdata[8] => step_dir_cnt:gen_cnt[1].dst_cnt.wrdata[8]
wrdata[8] => step_dir_cnt:gen_cnt[2].coord_cnt.wrdata[8]
wrdata[8] => step_dir_cnt:gen_cnt[2].dst_cnt.wrdata[8]
wrdata[8] => step_dir_cnt:gen_cnt[3].coord_cnt.wrdata[8]
wrdata[8] => step_dir_cnt:gen_cnt[3].dst_cnt.wrdata[8]
wrdata[9] => step_dir_cnt:gen_cnt[0].coord_cnt.wrdata[9]
wrdata[9] => step_dir_cnt:gen_cnt[0].dst_cnt.wrdata[9]
wrdata[9] => step_dir_cnt:gen_cnt[1].coord_cnt.wrdata[9]
wrdata[9] => step_dir_cnt:gen_cnt[1].dst_cnt.wrdata[9]
wrdata[9] => step_dir_cnt:gen_cnt[2].coord_cnt.wrdata[9]
wrdata[9] => step_dir_cnt:gen_cnt[2].dst_cnt.wrdata[9]
wrdata[9] => step_dir_cnt:gen_cnt[3].coord_cnt.wrdata[9]
wrdata[9] => step_dir_cnt:gen_cnt[3].dst_cnt.wrdata[9]
wrdata[10] => step_dir_cnt:gen_cnt[0].coord_cnt.wrdata[10]
wrdata[10] => step_dir_cnt:gen_cnt[0].dst_cnt.wrdata[10]
wrdata[10] => step_dir_cnt:gen_cnt[1].coord_cnt.wrdata[10]
wrdata[10] => step_dir_cnt:gen_cnt[1].dst_cnt.wrdata[10]
wrdata[10] => step_dir_cnt:gen_cnt[2].coord_cnt.wrdata[10]
wrdata[10] => step_dir_cnt:gen_cnt[2].dst_cnt.wrdata[10]
wrdata[10] => step_dir_cnt:gen_cnt[3].coord_cnt.wrdata[10]
wrdata[10] => step_dir_cnt:gen_cnt[3].dst_cnt.wrdata[10]
wrdata[11] => step_dir_cnt:gen_cnt[0].coord_cnt.wrdata[11]
wrdata[11] => step_dir_cnt:gen_cnt[0].dst_cnt.wrdata[11]
wrdata[11] => step_dir_cnt:gen_cnt[1].coord_cnt.wrdata[11]
wrdata[11] => step_dir_cnt:gen_cnt[1].dst_cnt.wrdata[11]
wrdata[11] => step_dir_cnt:gen_cnt[2].coord_cnt.wrdata[11]
wrdata[11] => step_dir_cnt:gen_cnt[2].dst_cnt.wrdata[11]
wrdata[11] => step_dir_cnt:gen_cnt[3].coord_cnt.wrdata[11]
wrdata[11] => step_dir_cnt:gen_cnt[3].dst_cnt.wrdata[11]
wrdata[12] => step_dir_cnt:gen_cnt[0].coord_cnt.wrdata[12]
wrdata[12] => step_dir_cnt:gen_cnt[0].dst_cnt.wrdata[12]
wrdata[12] => step_dir_cnt:gen_cnt[1].coord_cnt.wrdata[12]
wrdata[12] => step_dir_cnt:gen_cnt[1].dst_cnt.wrdata[12]
wrdata[12] => step_dir_cnt:gen_cnt[2].coord_cnt.wrdata[12]
wrdata[12] => step_dir_cnt:gen_cnt[2].dst_cnt.wrdata[12]
wrdata[12] => step_dir_cnt:gen_cnt[3].coord_cnt.wrdata[12]
wrdata[12] => step_dir_cnt:gen_cnt[3].dst_cnt.wrdata[12]
wrdata[13] => step_dir_cnt:gen_cnt[0].coord_cnt.wrdata[13]
wrdata[13] => step_dir_cnt:gen_cnt[0].dst_cnt.wrdata[13]
wrdata[13] => step_dir_cnt:gen_cnt[1].coord_cnt.wrdata[13]
wrdata[13] => step_dir_cnt:gen_cnt[1].dst_cnt.wrdata[13]
wrdata[13] => step_dir_cnt:gen_cnt[2].coord_cnt.wrdata[13]
wrdata[13] => step_dir_cnt:gen_cnt[2].dst_cnt.wrdata[13]
wrdata[13] => step_dir_cnt:gen_cnt[3].coord_cnt.wrdata[13]
wrdata[13] => step_dir_cnt:gen_cnt[3].dst_cnt.wrdata[13]
wrdata[14] => step_dir_cnt:gen_cnt[0].coord_cnt.wrdata[14]
wrdata[14] => step_dir_cnt:gen_cnt[0].dst_cnt.wrdata[14]
wrdata[14] => step_dir_cnt:gen_cnt[1].coord_cnt.wrdata[14]
wrdata[14] => step_dir_cnt:gen_cnt[1].dst_cnt.wrdata[14]
wrdata[14] => step_dir_cnt:gen_cnt[2].coord_cnt.wrdata[14]
wrdata[14] => step_dir_cnt:gen_cnt[2].dst_cnt.wrdata[14]
wrdata[14] => step_dir_cnt:gen_cnt[3].coord_cnt.wrdata[14]
wrdata[14] => step_dir_cnt:gen_cnt[3].dst_cnt.wrdata[14]
wrdata[15] => step_dir_cnt:gen_cnt[0].coord_cnt.wrdata[15]
wrdata[15] => step_dir_cnt:gen_cnt[0].dst_cnt.wrdata[15]
wrdata[15] => step_dir_cnt:gen_cnt[1].coord_cnt.wrdata[15]
wrdata[15] => step_dir_cnt:gen_cnt[1].dst_cnt.wrdata[15]
wrdata[15] => step_dir_cnt:gen_cnt[2].coord_cnt.wrdata[15]
wrdata[15] => step_dir_cnt:gen_cnt[2].dst_cnt.wrdata[15]
wrdata[15] => step_dir_cnt:gen_cnt[3].coord_cnt.wrdata[15]
wrdata[15] => step_dir_cnt:gen_cnt[3].dst_cnt.wrdata[15]
write => comb.IN1
write => comb.IN1
write => comb.IN1
write => comb.IN1
write => comb.IN1
write => comb.IN1
write => comb.IN1
write => comb.IN1
global_snapshot => step_dir_cnt:gen_cnt[0].coord_cnt.snapshot
global_snapshot => step_dir_cnt:gen_cnt[0].dst_cnt.snapshot
global_snapshot => step_dir_cnt:gen_cnt[1].coord_cnt.snapshot
global_snapshot => step_dir_cnt:gen_cnt[1].dst_cnt.snapshot
global_snapshot => step_dir_cnt:gen_cnt[2].coord_cnt.snapshot
global_snapshot => step_dir_cnt:gen_cnt[2].dst_cnt.snapshot
global_snapshot => step_dir_cnt:gen_cnt[3].coord_cnt.snapshot
global_snapshot => step_dir_cnt:gen_cnt[3].dst_cnt.snapshot
enc_changed[0] => step_dir_cnt:gen_cnt[0].coord_cnt.enc_changed
enc_changed[1] => step_dir_cnt:gen_cnt[1].coord_cnt.enc_changed
enc_changed[2] => step_dir_cnt:gen_cnt[2].coord_cnt.enc_changed
enc_changed[3] => step_dir_cnt:gen_cnt[3].coord_cnt.enc_changed
step[0] => step_dir_cnt:gen_cnt[0].coord_cnt.step
step[0] => step_dir_cnt:gen_cnt[0].dst_cnt.step
step[1] => step_dir_cnt:gen_cnt[1].coord_cnt.step
step[1] => step_dir_cnt:gen_cnt[1].dst_cnt.step
step[2] => step_dir_cnt:gen_cnt[2].coord_cnt.step
step[2] => step_dir_cnt:gen_cnt[2].dst_cnt.step
step[3] => step_dir_cnt:gen_cnt[3].coord_cnt.step
step[3] => step_dir_cnt:gen_cnt[3].dst_cnt.step
dir[0] => step_dir_cnt:gen_cnt[0].coord_cnt.dir
dir[1] => step_dir_cnt:gen_cnt[1].coord_cnt.dir
dir[2] => step_dir_cnt:gen_cnt[2].coord_cnt.dir
dir[3] => step_dir_cnt:gen_cnt[3].coord_cnt.dir
coord[0][0] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[0]
coord[0][1] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[1]
coord[0][2] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[2]
coord[0][3] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[3]
coord[0][4] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[4]
coord[0][5] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[5]
coord[0][6] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[6]
coord[0][7] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[7]
coord[0][8] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[8]
coord[0][9] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[9]
coord[0][10] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[10]
coord[0][11] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[11]
coord[0][12] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[12]
coord[0][13] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[13]
coord[0][14] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[14]
coord[0][15] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[15]
coord[0][16] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[16]
coord[0][17] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[17]
coord[0][18] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[18]
coord[0][19] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[19]
coord[0][20] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[20]
coord[0][21] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[21]
coord[0][22] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[22]
coord[0][23] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[23]
coord[0][24] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[24]
coord[0][25] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[25]
coord[0][26] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[26]
coord[0][27] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[27]
coord[0][28] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[28]
coord[0][29] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[29]
coord[0][30] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[30]
coord[0][31] <= step_dir_cnt:gen_cnt[0].coord_cnt.cnt[31]
coord[1][0] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[0]
coord[1][1] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[1]
coord[1][2] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[2]
coord[1][3] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[3]
coord[1][4] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[4]
coord[1][5] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[5]
coord[1][6] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[6]
coord[1][7] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[7]
coord[1][8] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[8]
coord[1][9] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[9]
coord[1][10] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[10]
coord[1][11] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[11]
coord[1][12] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[12]
coord[1][13] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[13]
coord[1][14] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[14]
coord[1][15] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[15]
coord[1][16] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[16]
coord[1][17] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[17]
coord[1][18] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[18]
coord[1][19] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[19]
coord[1][20] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[20]
coord[1][21] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[21]
coord[1][22] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[22]
coord[1][23] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[23]
coord[1][24] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[24]
coord[1][25] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[25]
coord[1][26] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[26]
coord[1][27] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[27]
coord[1][28] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[28]
coord[1][29] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[29]
coord[1][30] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[30]
coord[1][31] <= step_dir_cnt:gen_cnt[1].coord_cnt.cnt[31]
coord[2][0] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[0]
coord[2][1] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[1]
coord[2][2] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[2]
coord[2][3] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[3]
coord[2][4] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[4]
coord[2][5] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[5]
coord[2][6] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[6]
coord[2][7] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[7]
coord[2][8] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[8]
coord[2][9] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[9]
coord[2][10] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[10]
coord[2][11] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[11]
coord[2][12] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[12]
coord[2][13] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[13]
coord[2][14] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[14]
coord[2][15] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[15]
coord[2][16] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[16]
coord[2][17] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[17]
coord[2][18] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[18]
coord[2][19] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[19]
coord[2][20] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[20]
coord[2][21] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[21]
coord[2][22] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[22]
coord[2][23] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[23]
coord[2][24] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[24]
coord[2][25] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[25]
coord[2][26] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[26]
coord[2][27] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[27]
coord[2][28] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[28]
coord[2][29] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[29]
coord[2][30] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[30]
coord[2][31] <= step_dir_cnt:gen_cnt[2].coord_cnt.cnt[31]
coord[3][0] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[0]
coord[3][1] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[1]
coord[3][2] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[2]
coord[3][3] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[3]
coord[3][4] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[4]
coord[3][5] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[5]
coord[3][6] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[6]
coord[3][7] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[7]
coord[3][8] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[8]
coord[3][9] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[9]
coord[3][10] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[10]
coord[3][11] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[11]
coord[3][12] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[12]
coord[3][13] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[13]
coord[3][14] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[14]
coord[3][15] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[15]
coord[3][16] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[16]
coord[3][17] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[17]
coord[3][18] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[18]
coord[3][19] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[19]
coord[3][20] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[20]
coord[3][21] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[21]
coord[3][22] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[22]
coord[3][23] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[23]
coord[3][24] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[24]
coord[3][25] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[25]
coord[3][26] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[26]
coord[3][27] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[27]
coord[3][28] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[28]
coord[3][29] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[29]
coord[3][30] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[30]
coord[3][31] <= step_dir_cnt:gen_cnt[3].coord_cnt.cnt[31]
dst[0][0] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[0]
dst[0][1] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[1]
dst[0][2] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[2]
dst[0][3] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[3]
dst[0][4] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[4]
dst[0][5] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[5]
dst[0][6] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[6]
dst[0][7] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[7]
dst[0][8] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[8]
dst[0][9] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[9]
dst[0][10] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[10]
dst[0][11] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[11]
dst[0][12] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[12]
dst[0][13] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[13]
dst[0][14] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[14]
dst[0][15] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[15]
dst[0][16] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[16]
dst[0][17] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[17]
dst[0][18] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[18]
dst[0][19] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[19]
dst[0][20] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[20]
dst[0][21] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[21]
dst[0][22] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[22]
dst[0][23] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[23]
dst[0][24] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[24]
dst[0][25] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[25]
dst[0][26] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[26]
dst[0][27] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[27]
dst[0][28] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[28]
dst[0][29] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[29]
dst[0][30] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[30]
dst[0][31] <= step_dir_cnt:gen_cnt[0].dst_cnt.cnt[31]
dst[1][0] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[0]
dst[1][1] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[1]
dst[1][2] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[2]
dst[1][3] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[3]
dst[1][4] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[4]
dst[1][5] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[5]
dst[1][6] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[6]
dst[1][7] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[7]
dst[1][8] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[8]
dst[1][9] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[9]
dst[1][10] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[10]
dst[1][11] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[11]
dst[1][12] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[12]
dst[1][13] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[13]
dst[1][14] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[14]
dst[1][15] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[15]
dst[1][16] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[16]
dst[1][17] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[17]
dst[1][18] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[18]
dst[1][19] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[19]
dst[1][20] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[20]
dst[1][21] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[21]
dst[1][22] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[22]
dst[1][23] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[23]
dst[1][24] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[24]
dst[1][25] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[25]
dst[1][26] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[26]
dst[1][27] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[27]
dst[1][28] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[28]
dst[1][29] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[29]
dst[1][30] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[30]
dst[1][31] <= step_dir_cnt:gen_cnt[1].dst_cnt.cnt[31]
dst[2][0] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[0]
dst[2][1] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[1]
dst[2][2] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[2]
dst[2][3] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[3]
dst[2][4] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[4]
dst[2][5] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[5]
dst[2][6] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[6]
dst[2][7] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[7]
dst[2][8] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[8]
dst[2][9] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[9]
dst[2][10] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[10]
dst[2][11] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[11]
dst[2][12] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[12]
dst[2][13] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[13]
dst[2][14] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[14]
dst[2][15] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[15]
dst[2][16] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[16]
dst[2][17] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[17]
dst[2][18] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[18]
dst[2][19] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[19]
dst[2][20] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[20]
dst[2][21] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[21]
dst[2][22] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[22]
dst[2][23] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[23]
dst[2][24] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[24]
dst[2][25] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[25]
dst[2][26] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[26]
dst[2][27] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[27]
dst[2][28] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[28]
dst[2][29] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[29]
dst[2][30] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[30]
dst[2][31] <= step_dir_cnt:gen_cnt[2].dst_cnt.cnt[31]
dst[3][0] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[0]
dst[3][1] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[1]
dst[3][2] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[2]
dst[3][3] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[3]
dst[3][4] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[4]
dst[3][5] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[5]
dst[3][6] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[6]
dst[3][7] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[7]
dst[3][8] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[8]
dst[3][9] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[9]
dst[3][10] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[10]
dst[3][11] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[11]
dst[3][12] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[12]
dst[3][13] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[13]
dst[3][14] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[14]
dst[3][15] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[15]
dst[3][16] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[16]
dst[3][17] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[17]
dst[3][18] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[18]
dst[3][19] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[19]
dst[3][20] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[20]
dst[3][21] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[21]
dst[3][22] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[22]
dst[3][23] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[23]
dst[3][24] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[24]
dst[3][25] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[25]
dst[3][26] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[26]
dst[3][27] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[27]
dst[3][28] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[28]
dst[3][29] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[29]
dst[3][30] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[30]
dst[3][31] <= step_dir_cnt:gen_cnt[3].dst_cnt.cnt[31]
delta_enc[0][0] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[0]
delta_enc[0][1] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[1]
delta_enc[0][2] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[2]
delta_enc[0][3] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[3]
delta_enc[0][4] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[4]
delta_enc[0][5] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[5]
delta_enc[0][6] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[6]
delta_enc[0][7] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[7]
delta_enc[0][8] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[8]
delta_enc[0][9] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[9]
delta_enc[0][10] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[10]
delta_enc[0][11] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[11]
delta_enc[0][12] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[12]
delta_enc[0][13] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[13]
delta_enc[0][14] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[14]
delta_enc[0][15] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[15]
delta_enc[0][16] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[16]
delta_enc[0][17] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[17]
delta_enc[0][18] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[18]
delta_enc[0][19] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[19]
delta_enc[0][20] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[20]
delta_enc[0][21] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[21]
delta_enc[0][22] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[22]
delta_enc[0][23] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[23]
delta_enc[0][24] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[24]
delta_enc[0][25] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[25]
delta_enc[0][26] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[26]
delta_enc[0][27] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[27]
delta_enc[0][28] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[28]
delta_enc[0][29] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[29]
delta_enc[0][30] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[30]
delta_enc[0][31] <= step_dir_cnt:gen_cnt[0].coord_cnt.delta_enc[31]
delta_enc[1][0] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[0]
delta_enc[1][1] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[1]
delta_enc[1][2] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[2]
delta_enc[1][3] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[3]
delta_enc[1][4] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[4]
delta_enc[1][5] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[5]
delta_enc[1][6] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[6]
delta_enc[1][7] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[7]
delta_enc[1][8] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[8]
delta_enc[1][9] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[9]
delta_enc[1][10] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[10]
delta_enc[1][11] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[11]
delta_enc[1][12] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[12]
delta_enc[1][13] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[13]
delta_enc[1][14] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[14]
delta_enc[1][15] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[15]
delta_enc[1][16] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[16]
delta_enc[1][17] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[17]
delta_enc[1][18] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[18]
delta_enc[1][19] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[19]
delta_enc[1][20] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[20]
delta_enc[1][21] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[21]
delta_enc[1][22] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[22]
delta_enc[1][23] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[23]
delta_enc[1][24] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[24]
delta_enc[1][25] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[25]
delta_enc[1][26] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[26]
delta_enc[1][27] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[27]
delta_enc[1][28] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[28]
delta_enc[1][29] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[29]
delta_enc[1][30] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[30]
delta_enc[1][31] <= step_dir_cnt:gen_cnt[1].coord_cnt.delta_enc[31]
delta_enc[2][0] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[0]
delta_enc[2][1] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[1]
delta_enc[2][2] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[2]
delta_enc[2][3] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[3]
delta_enc[2][4] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[4]
delta_enc[2][5] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[5]
delta_enc[2][6] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[6]
delta_enc[2][7] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[7]
delta_enc[2][8] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[8]
delta_enc[2][9] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[9]
delta_enc[2][10] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[10]
delta_enc[2][11] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[11]
delta_enc[2][12] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[12]
delta_enc[2][13] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[13]
delta_enc[2][14] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[14]
delta_enc[2][15] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[15]
delta_enc[2][16] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[16]
delta_enc[2][17] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[17]
delta_enc[2][18] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[18]
delta_enc[2][19] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[19]
delta_enc[2][20] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[20]
delta_enc[2][21] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[21]
delta_enc[2][22] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[22]
delta_enc[2][23] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[23]
delta_enc[2][24] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[24]
delta_enc[2][25] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[25]
delta_enc[2][26] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[26]
delta_enc[2][27] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[27]
delta_enc[2][28] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[28]
delta_enc[2][29] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[29]
delta_enc[2][30] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[30]
delta_enc[2][31] <= step_dir_cnt:gen_cnt[2].coord_cnt.delta_enc[31]
delta_enc[3][0] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[0]
delta_enc[3][1] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[1]
delta_enc[3][2] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[2]
delta_enc[3][3] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[3]
delta_enc[3][4] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[4]
delta_enc[3][5] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[5]
delta_enc[3][6] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[6]
delta_enc[3][7] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[7]
delta_enc[3][8] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[8]
delta_enc[3][9] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[9]
delta_enc[3][10] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[10]
delta_enc[3][11] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[11]
delta_enc[3][12] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[12]
delta_enc[3][13] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[13]
delta_enc[3][14] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[14]
delta_enc[3][15] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[15]
delta_enc[3][16] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[16]
delta_enc[3][17] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[17]
delta_enc[3][18] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[18]
delta_enc[3][19] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[19]
delta_enc[3][20] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[20]
delta_enc[3][21] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[21]
delta_enc[3][22] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[22]
delta_enc[3][23] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[23]
delta_enc[3][24] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[24]
delta_enc[3][25] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[25]
delta_enc[3][26] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[26]
delta_enc[3][27] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[27]
delta_enc[3][28] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[28]
delta_enc[3][29] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[29]
delta_enc[3][30] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[30]
delta_enc[3][31] <= step_dir_cnt:gen_cnt[3].coord_cnt.delta_enc[31]


|top|mcu_main:mcu_inst|main:main_inst|motor_bus:mtr_inst|step_cnts:cnt_inst|step_dir_cnt:gen_cnt[0].coord_cnt
clk => step_reg~1.CLK
clk => step_reg~0.CLK
clk => step_clk~0.CLK
clk => dir_reg~0.CLK
clk => dir_reg~1.CLK
clk => dir_reg~2.CLK
clk => enc_changed_reg~0.CLK
clk => delta_enc[0]~reg0.CLK
clk => delta_enc[1]~reg0.CLK
clk => delta_enc[2]~reg0.CLK
clk => delta_enc[3]~reg0.CLK
clk => delta_enc[4]~reg0.CLK
clk => delta_enc[5]~reg0.CLK
clk => delta_enc[6]~reg0.CLK
clk => delta_enc[7]~reg0.CLK
clk => delta_enc[8]~reg0.CLK
clk => delta_enc[9]~reg0.CLK
clk => delta_enc[10]~reg0.CLK
clk => delta_enc[11]~reg0.CLK
clk => delta_enc[12]~reg0.CLK
clk => delta_enc[13]~reg0.CLK
clk => delta_enc[14]~reg0.CLK
clk => delta_enc[15]~reg0.CLK
clk => delta_enc[16]~reg0.CLK
clk => delta_enc[17]~reg0.CLK
clk => delta_enc[18]~reg0.CLK
clk => delta_enc[19]~reg0.CLK
clk => delta_enc[20]~reg0.CLK
clk => delta_enc[21]~reg0.CLK
clk => delta_enc[22]~reg0.CLK
clk => delta_enc[23]~reg0.CLK
clk => delta_enc[24]~reg0.CLK
clk => delta_enc[25]~reg0.CLK
clk => delta_enc[26]~reg0.CLK
clk => delta_enc[27]~reg0.CLK
clk => delta_enc[28]~reg0.CLK
clk => delta_enc[29]~reg0.CLK
clk => delta_enc[30]~reg0.CLK
clk => delta_enc[31]~reg0.CLK
clk => cnt_enc[0].CLK
clk => cnt_enc[1].CLK
clk => cnt_enc[2].CLK
clk => cnt_enc[3].CLK
clk => cnt_enc[4].CLK
clk => cnt_enc[5].CLK
clk => cnt_enc[6].CLK
clk => cnt_enc[7].CLK
clk => cnt_enc[8].CLK
clk => cnt_enc[9].CLK
clk => cnt_enc[10].CLK
clk => cnt_enc[11].CLK
clk => cnt_enc[12].CLK
clk => cnt_enc[13].CLK
clk => cnt_enc[14].CLK
clk => cnt_enc[15].CLK
clk => cnt_enc[16].CLK
clk => cnt_enc[17].CLK
clk => cnt_enc[18].CLK
clk => cnt_enc[19].CLK
clk => cnt_enc[20].CLK
clk => cnt_enc[21].CLK
clk => cnt_enc[22].CLK
clk => cnt_enc[23].CLK
clk => cnt_enc[24].CLK
clk => cnt_enc[25].CLK
clk => cnt_enc[26].CLK
clk => cnt_enc[27].CLK
clk => cnt_enc[28].CLK
clk => cnt_enc[29].CLK
clk => cnt_enc[30].CLK
clk => cnt_enc[31].CLK
clk => cnt[0]~reg0.CLK
clk => cnt[1]~reg0.CLK
clk => cnt[2]~reg0.CLK
clk => cnt[3]~reg0.CLK
clk => cnt[4]~reg0.CLK
clk => cnt[5]~reg0.CLK
clk => cnt[6]~reg0.CLK
clk => cnt[7]~reg0.CLK
clk => cnt[8]~reg0.CLK
clk => cnt[9]~reg0.CLK
clk => cnt[10]~reg0.CLK
clk => cnt[11]~reg0.CLK
clk => cnt[12]~reg0.CLK
clk => cnt[13]~reg0.CLK
clk => cnt[14]~reg0.CLK
clk => cnt[15]~reg0.CLK
clk => cnt[16]~reg0.CLK
clk => cnt[17]~reg0.CLK
clk => cnt[18]~reg0.CLK
clk => cnt[19]~reg0.CLK
clk => cnt[20]~reg0.CLK
clk => cnt[21]~reg0.CLK
clk => cnt[22]~reg0.CLK
clk => cnt[23]~reg0.CLK
clk => cnt[24]~reg0.CLK
clk => cnt[25]~reg0.CLK
clk => cnt[26]~reg0.CLK
clk => cnt[27]~reg0.CLK
clk => cnt[28]~reg0.CLK
clk => cnt[29]~reg0.CLK
clk => cnt[30]~reg0.CLK
clk => cnt[31]~reg0.CLK
clk => step_cnt[0].CLK
clk => step_cnt[1].CLK
clk => step_cnt[2].CLK
clk => step_cnt[3].CLK
clk => step_cnt[4].CLK
clk => step_cnt[5].CLK
clk => step_cnt[6].CLK
clk => step_cnt[7].CLK
clk => step_cnt[8].CLK
clk => step_cnt[9].CLK
clk => step_cnt[10].CLK
clk => step_cnt[11].CLK
clk => step_cnt[12].CLK
clk => step_cnt[13].CLK
clk => step_cnt[14].CLK
clk => step_cnt[15].CLK
clk => step_cnt[16].CLK
clk => step_cnt[17].CLK
clk => step_cnt[18].CLK
clk => step_cnt[19].CLK
clk => step_cnt[20].CLK
clk => step_cnt[21].CLK
clk => step_cnt[22].CLK
clk => step_cnt[23].CLK
clk => step_cnt[24].CLK
clk => step_cnt[25].CLK
clk => step_cnt[26].CLK
clk => step_cnt[27].CLK
clk => step_cnt[28].CLK
clk => step_cnt[29].CLK
clk => step_cnt[30].CLK
clk => step_cnt[31].CLK
aclr => step_reg~1.ACLR
aclr => step_reg~0.ACLR
aclr => step_clk~0.ACLR
aclr => dir_reg~0.ACLR
aclr => dir_reg~1.ACLR
aclr => dir_reg~2.ACLR
aclr => enc_changed_reg~0.ACLR
aclr => delta_enc[0]~reg0.ACLR
aclr => delta_enc[1]~reg0.ACLR
aclr => delta_enc[2]~reg0.ACLR
aclr => delta_enc[3]~reg0.ACLR
aclr => delta_enc[4]~reg0.ACLR
aclr => delta_enc[5]~reg0.ACLR
aclr => delta_enc[6]~reg0.ACLR
aclr => delta_enc[7]~reg0.ACLR
aclr => delta_enc[8]~reg0.ACLR
aclr => delta_enc[9]~reg0.ACLR
aclr => delta_enc[10]~reg0.ACLR
aclr => delta_enc[11]~reg0.ACLR
aclr => delta_enc[12]~reg0.ACLR
aclr => delta_enc[13]~reg0.ACLR
aclr => delta_enc[14]~reg0.ACLR
aclr => delta_enc[15]~reg0.ACLR
aclr => delta_enc[16]~reg0.ACLR
aclr => delta_enc[17]~reg0.ACLR
aclr => delta_enc[18]~reg0.ACLR
aclr => delta_enc[19]~reg0.ACLR
aclr => delta_enc[20]~reg0.ACLR
aclr => delta_enc[21]~reg0.ACLR
aclr => delta_enc[22]~reg0.ACLR
aclr => delta_enc[23]~reg0.ACLR
aclr => delta_enc[24]~reg0.ACLR
aclr => delta_enc[25]~reg0.ACLR
aclr => delta_enc[26]~reg0.ACLR
aclr => delta_enc[27]~reg0.ACLR
aclr => delta_enc[28]~reg0.ACLR
aclr => delta_enc[29]~reg0.ACLR
aclr => delta_enc[30]~reg0.ACLR
aclr => delta_enc[31]~reg0.ACLR
aclr => cnt_enc[0].ACLR
aclr => cnt_enc[1].ACLR
aclr => cnt_enc[2].ACLR
aclr => cnt_enc[3].ACLR
aclr => cnt_enc[4].ACLR
aclr => cnt_enc[5].ACLR
aclr => cnt_enc[6].ACLR
aclr => cnt_enc[7].ACLR
aclr => cnt_enc[8].ACLR
aclr => cnt_enc[9].ACLR
aclr => cnt_enc[10].ACLR
aclr => cnt_enc[11].ACLR
aclr => cnt_enc[12].ACLR
aclr => cnt_enc[13].ACLR
aclr => cnt_enc[14].ACLR
aclr => cnt_enc[15].ACLR
aclr => cnt_enc[16].ACLR
aclr => cnt_enc[17].ACLR
aclr => cnt_enc[18].ACLR
aclr => cnt_enc[19].ACLR
aclr => cnt_enc[20].ACLR
aclr => cnt_enc[21].ACLR
aclr => cnt_enc[22].ACLR
aclr => cnt_enc[23].ACLR
aclr => cnt_enc[24].ACLR
aclr => cnt_enc[25].ACLR
aclr => cnt_enc[26].ACLR
aclr => cnt_enc[27].ACLR
aclr => cnt_enc[28].ACLR
aclr => cnt_enc[29].ACLR
aclr => cnt_enc[30].ACLR
aclr => cnt_enc[31].ACLR
aclr => cnt[0]~reg0.ACLR
aclr => cnt[1]~reg0.ACLR
aclr => cnt[2]~reg0.ACLR
aclr => cnt[3]~reg0.ACLR
aclr => cnt[4]~reg0.ACLR
aclr => cnt[5]~reg0.ACLR
aclr => cnt[6]~reg0.ACLR
aclr => cnt[7]~reg0.ACLR
aclr => cnt[8]~reg0.ACLR
aclr => cnt[9]~reg0.ACLR
aclr => cnt[10]~reg0.ACLR
aclr => cnt[11]~reg0.ACLR
aclr => cnt[12]~reg0.ACLR
aclr => cnt[13]~reg0.ACLR
aclr => cnt[14]~reg0.ACLR
aclr => cnt[15]~reg0.ACLR
aclr => cnt[16]~reg0.ACLR
aclr => cnt[17]~reg0.ACLR
aclr => cnt[18]~reg0.ACLR
aclr => cnt[19]~reg0.ACLR
aclr => cnt[20]~reg0.ACLR
aclr => cnt[21]~reg0.ACLR
aclr => cnt[22]~reg0.ACLR
aclr => cnt[23]~reg0.ACLR
aclr => cnt[24]~reg0.ACLR
aclr => cnt[25]~reg0.ACLR
aclr => cnt[26]~reg0.ACLR
aclr => cnt[27]~reg0.ACLR
aclr => cnt[28]~reg0.ACLR
aclr => cnt[29]~reg0.ACLR
aclr => cnt[30]~reg0.ACLR
aclr => cnt[31]~reg0.ACLR
aclr => step_cnt[0].ACLR
aclr => step_cnt[1].ACLR
aclr => step_cnt[2].ACLR
aclr => step_cnt[3].ACLR
aclr => step_cnt[4].ACLR
aclr => step_cnt[5].ACLR
aclr => step_cnt[6].ACLR
aclr => step_cnt[7].ACLR
aclr => step_cnt[8].ACLR
aclr => step_cnt[9].ACLR
aclr => step_cnt[10].ACLR
aclr => step_cnt[11].ACLR
aclr => step_cnt[12].ACLR
aclr => step_cnt[13].ACLR
aclr => step_cnt[14].ACLR
aclr => step_cnt[15].ACLR
aclr => step_cnt[16].ACLR
aclr => step_cnt[17].ACLR
aclr => step_cnt[18].ACLR
aclr => step_cnt[19].ACLR
aclr => step_cnt[20].ACLR
aclr => step_cnt[21].ACLR
aclr => step_cnt[22].ACLR
aclr => step_cnt[23].ACLR
aclr => step_cnt[24].ACLR
aclr => step_cnt[25].ACLR
aclr => step_cnt[26].ACLR
aclr => step_cnt[27].ACLR
aclr => step_cnt[28].ACLR
aclr => step_cnt[29].ACLR
aclr => step_cnt[30].ACLR
aclr => step_cnt[31].ACLR
sclr => step_reg.OUTPUTSELECT
sclr => step_reg.OUTPUTSELECT
sclr => step_clk.OUTPUTSELECT
sclr => dir_reg.OUTPUTSELECT
sclr => dir_reg.OUTPUTSELECT
sclr => dir_reg.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => enc_changed_reg.OUTPUTSELECT
sclr => always4.IN1
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
addr[1] => always1.IN0
addr[1] => always1.IN0
addr[1] => always1.IN0
addr[1] => always1.IN0
be[0] => always1.IN1
be[0] => always1.IN1
be[0] => Equal1.IN1
be[1] => always1.IN1
be[1] => always1.IN1
be[1] => Equal1.IN0
wrdata[0] => step_cnt.DATAB
wrdata[0] => step_cnt.DATAB
wrdata[1] => step_cnt.DATAB
wrdata[1] => step_cnt.DATAB
wrdata[2] => step_cnt.DATAB
wrdata[2] => step_cnt.DATAB
wrdata[3] => step_cnt.DATAB
wrdata[3] => step_cnt.DATAB
wrdata[4] => step_cnt.DATAB
wrdata[4] => step_cnt.DATAB
wrdata[5] => step_cnt.DATAB
wrdata[5] => step_cnt.DATAB
wrdata[6] => step_cnt.DATAB
wrdata[6] => step_cnt.DATAB
wrdata[7] => step_cnt.DATAB
wrdata[7] => step_cnt.DATAB
wrdata[8] => step_cnt.DATAB
wrdata[8] => step_cnt.DATAB
wrdata[9] => step_cnt.DATAB
wrdata[9] => step_cnt.DATAB
wrdata[10] => step_cnt.DATAB
wrdata[10] => step_cnt.DATAB
wrdata[11] => step_cnt.DATAB
wrdata[11] => step_cnt.DATAB
wrdata[12] => step_cnt.DATAB
wrdata[12] => step_cnt.DATAB
wrdata[13] => step_cnt.DATAB
wrdata[13] => step_cnt.DATAB
wrdata[14] => step_cnt.DATAB
wrdata[14] => step_cnt.DATAB
wrdata[15] => step_cnt.DATAB
wrdata[15] => step_cnt.DATAB
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => always4.IN1
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
enc_changed => enc_changed_reg.DATAA
enc_changed => enc_clk.IN1
step => step_reg.DATAA
dir => dir_reg.DATAA
cnt[0] <= cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[1] <= cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[2] <= cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[3] <= cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[4] <= cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[5] <= cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[6] <= cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[7] <= cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[8] <= cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[9] <= cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[10] <= cnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[11] <= cnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[12] <= cnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[13] <= cnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[14] <= cnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[15] <= cnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[16] <= cnt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[17] <= cnt[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[18] <= cnt[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[19] <= cnt[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[20] <= cnt[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[21] <= cnt[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[22] <= cnt[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[23] <= cnt[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[24] <= cnt[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[25] <= cnt[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[26] <= cnt[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[27] <= cnt[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[28] <= cnt[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[29] <= cnt[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[30] <= cnt[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[31] <= cnt[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[0] <= delta_enc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[1] <= delta_enc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[2] <= delta_enc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[3] <= delta_enc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[4] <= delta_enc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[5] <= delta_enc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[6] <= delta_enc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[7] <= delta_enc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[8] <= delta_enc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[9] <= delta_enc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[10] <= delta_enc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[11] <= delta_enc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[12] <= delta_enc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[13] <= delta_enc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[14] <= delta_enc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[15] <= delta_enc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[16] <= delta_enc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[17] <= delta_enc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[18] <= delta_enc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[19] <= delta_enc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[20] <= delta_enc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[21] <= delta_enc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[22] <= delta_enc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[23] <= delta_enc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[24] <= delta_enc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[25] <= delta_enc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[26] <= delta_enc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[27] <= delta_enc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[28] <= delta_enc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[29] <= delta_enc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[30] <= delta_enc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[31] <= delta_enc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|motor_bus:mtr_inst|step_cnts:cnt_inst|step_dir_cnt:gen_cnt[0].dst_cnt
clk => step_reg~1.CLK
clk => step_reg~0.CLK
clk => step_clk~0.CLK
clk => dir_reg~0.CLK
clk => dir_reg~1.CLK
clk => dir_reg~2.CLK
clk => enc_changed_reg~0.CLK
clk => delta_enc[0]~reg0.CLK
clk => delta_enc[1]~reg0.CLK
clk => delta_enc[2]~reg0.CLK
clk => delta_enc[3]~reg0.CLK
clk => delta_enc[4]~reg0.CLK
clk => delta_enc[5]~reg0.CLK
clk => delta_enc[6]~reg0.CLK
clk => delta_enc[7]~reg0.CLK
clk => delta_enc[8]~reg0.CLK
clk => delta_enc[9]~reg0.CLK
clk => delta_enc[10]~reg0.CLK
clk => delta_enc[11]~reg0.CLK
clk => delta_enc[12]~reg0.CLK
clk => delta_enc[13]~reg0.CLK
clk => delta_enc[14]~reg0.CLK
clk => delta_enc[15]~reg0.CLK
clk => delta_enc[16]~reg0.CLK
clk => delta_enc[17]~reg0.CLK
clk => delta_enc[18]~reg0.CLK
clk => delta_enc[19]~reg0.CLK
clk => delta_enc[20]~reg0.CLK
clk => delta_enc[21]~reg0.CLK
clk => delta_enc[22]~reg0.CLK
clk => delta_enc[23]~reg0.CLK
clk => delta_enc[24]~reg0.CLK
clk => delta_enc[25]~reg0.CLK
clk => delta_enc[26]~reg0.CLK
clk => delta_enc[27]~reg0.CLK
clk => delta_enc[28]~reg0.CLK
clk => delta_enc[29]~reg0.CLK
clk => delta_enc[30]~reg0.CLK
clk => delta_enc[31]~reg0.CLK
clk => cnt_enc[0].CLK
clk => cnt_enc[1].CLK
clk => cnt_enc[2].CLK
clk => cnt_enc[3].CLK
clk => cnt_enc[4].CLK
clk => cnt_enc[5].CLK
clk => cnt_enc[6].CLK
clk => cnt_enc[7].CLK
clk => cnt_enc[8].CLK
clk => cnt_enc[9].CLK
clk => cnt_enc[10].CLK
clk => cnt_enc[11].CLK
clk => cnt_enc[12].CLK
clk => cnt_enc[13].CLK
clk => cnt_enc[14].CLK
clk => cnt_enc[15].CLK
clk => cnt_enc[16].CLK
clk => cnt_enc[17].CLK
clk => cnt_enc[18].CLK
clk => cnt_enc[19].CLK
clk => cnt_enc[20].CLK
clk => cnt_enc[21].CLK
clk => cnt_enc[22].CLK
clk => cnt_enc[23].CLK
clk => cnt_enc[24].CLK
clk => cnt_enc[25].CLK
clk => cnt_enc[26].CLK
clk => cnt_enc[27].CLK
clk => cnt_enc[28].CLK
clk => cnt_enc[29].CLK
clk => cnt_enc[30].CLK
clk => cnt_enc[31].CLK
clk => cnt[0]~reg0.CLK
clk => cnt[1]~reg0.CLK
clk => cnt[2]~reg0.CLK
clk => cnt[3]~reg0.CLK
clk => cnt[4]~reg0.CLK
clk => cnt[5]~reg0.CLK
clk => cnt[6]~reg0.CLK
clk => cnt[7]~reg0.CLK
clk => cnt[8]~reg0.CLK
clk => cnt[9]~reg0.CLK
clk => cnt[10]~reg0.CLK
clk => cnt[11]~reg0.CLK
clk => cnt[12]~reg0.CLK
clk => cnt[13]~reg0.CLK
clk => cnt[14]~reg0.CLK
clk => cnt[15]~reg0.CLK
clk => cnt[16]~reg0.CLK
clk => cnt[17]~reg0.CLK
clk => cnt[18]~reg0.CLK
clk => cnt[19]~reg0.CLK
clk => cnt[20]~reg0.CLK
clk => cnt[21]~reg0.CLK
clk => cnt[22]~reg0.CLK
clk => cnt[23]~reg0.CLK
clk => cnt[24]~reg0.CLK
clk => cnt[25]~reg0.CLK
clk => cnt[26]~reg0.CLK
clk => cnt[27]~reg0.CLK
clk => cnt[28]~reg0.CLK
clk => cnt[29]~reg0.CLK
clk => cnt[30]~reg0.CLK
clk => cnt[31]~reg0.CLK
clk => step_cnt[0].CLK
clk => step_cnt[1].CLK
clk => step_cnt[2].CLK
clk => step_cnt[3].CLK
clk => step_cnt[4].CLK
clk => step_cnt[5].CLK
clk => step_cnt[6].CLK
clk => step_cnt[7].CLK
clk => step_cnt[8].CLK
clk => step_cnt[9].CLK
clk => step_cnt[10].CLK
clk => step_cnt[11].CLK
clk => step_cnt[12].CLK
clk => step_cnt[13].CLK
clk => step_cnt[14].CLK
clk => step_cnt[15].CLK
clk => step_cnt[16].CLK
clk => step_cnt[17].CLK
clk => step_cnt[18].CLK
clk => step_cnt[19].CLK
clk => step_cnt[20].CLK
clk => step_cnt[21].CLK
clk => step_cnt[22].CLK
clk => step_cnt[23].CLK
clk => step_cnt[24].CLK
clk => step_cnt[25].CLK
clk => step_cnt[26].CLK
clk => step_cnt[27].CLK
clk => step_cnt[28].CLK
clk => step_cnt[29].CLK
clk => step_cnt[30].CLK
clk => step_cnt[31].CLK
aclr => step_reg~1.ACLR
aclr => step_reg~0.ACLR
aclr => step_clk~0.ACLR
aclr => dir_reg~0.ACLR
aclr => dir_reg~1.ACLR
aclr => dir_reg~2.ACLR
aclr => enc_changed_reg~0.ACLR
aclr => delta_enc[0]~reg0.ACLR
aclr => delta_enc[1]~reg0.ACLR
aclr => delta_enc[2]~reg0.ACLR
aclr => delta_enc[3]~reg0.ACLR
aclr => delta_enc[4]~reg0.ACLR
aclr => delta_enc[5]~reg0.ACLR
aclr => delta_enc[6]~reg0.ACLR
aclr => delta_enc[7]~reg0.ACLR
aclr => delta_enc[8]~reg0.ACLR
aclr => delta_enc[9]~reg0.ACLR
aclr => delta_enc[10]~reg0.ACLR
aclr => delta_enc[11]~reg0.ACLR
aclr => delta_enc[12]~reg0.ACLR
aclr => delta_enc[13]~reg0.ACLR
aclr => delta_enc[14]~reg0.ACLR
aclr => delta_enc[15]~reg0.ACLR
aclr => delta_enc[16]~reg0.ACLR
aclr => delta_enc[17]~reg0.ACLR
aclr => delta_enc[18]~reg0.ACLR
aclr => delta_enc[19]~reg0.ACLR
aclr => delta_enc[20]~reg0.ACLR
aclr => delta_enc[21]~reg0.ACLR
aclr => delta_enc[22]~reg0.ACLR
aclr => delta_enc[23]~reg0.ACLR
aclr => delta_enc[24]~reg0.ACLR
aclr => delta_enc[25]~reg0.ACLR
aclr => delta_enc[26]~reg0.ACLR
aclr => delta_enc[27]~reg0.ACLR
aclr => delta_enc[28]~reg0.ACLR
aclr => delta_enc[29]~reg0.ACLR
aclr => delta_enc[30]~reg0.ACLR
aclr => delta_enc[31]~reg0.ACLR
aclr => cnt_enc[0].ACLR
aclr => cnt_enc[1].ACLR
aclr => cnt_enc[2].ACLR
aclr => cnt_enc[3].ACLR
aclr => cnt_enc[4].ACLR
aclr => cnt_enc[5].ACLR
aclr => cnt_enc[6].ACLR
aclr => cnt_enc[7].ACLR
aclr => cnt_enc[8].ACLR
aclr => cnt_enc[9].ACLR
aclr => cnt_enc[10].ACLR
aclr => cnt_enc[11].ACLR
aclr => cnt_enc[12].ACLR
aclr => cnt_enc[13].ACLR
aclr => cnt_enc[14].ACLR
aclr => cnt_enc[15].ACLR
aclr => cnt_enc[16].ACLR
aclr => cnt_enc[17].ACLR
aclr => cnt_enc[18].ACLR
aclr => cnt_enc[19].ACLR
aclr => cnt_enc[20].ACLR
aclr => cnt_enc[21].ACLR
aclr => cnt_enc[22].ACLR
aclr => cnt_enc[23].ACLR
aclr => cnt_enc[24].ACLR
aclr => cnt_enc[25].ACLR
aclr => cnt_enc[26].ACLR
aclr => cnt_enc[27].ACLR
aclr => cnt_enc[28].ACLR
aclr => cnt_enc[29].ACLR
aclr => cnt_enc[30].ACLR
aclr => cnt_enc[31].ACLR
aclr => cnt[0]~reg0.ACLR
aclr => cnt[1]~reg0.ACLR
aclr => cnt[2]~reg0.ACLR
aclr => cnt[3]~reg0.ACLR
aclr => cnt[4]~reg0.ACLR
aclr => cnt[5]~reg0.ACLR
aclr => cnt[6]~reg0.ACLR
aclr => cnt[7]~reg0.ACLR
aclr => cnt[8]~reg0.ACLR
aclr => cnt[9]~reg0.ACLR
aclr => cnt[10]~reg0.ACLR
aclr => cnt[11]~reg0.ACLR
aclr => cnt[12]~reg0.ACLR
aclr => cnt[13]~reg0.ACLR
aclr => cnt[14]~reg0.ACLR
aclr => cnt[15]~reg0.ACLR
aclr => cnt[16]~reg0.ACLR
aclr => cnt[17]~reg0.ACLR
aclr => cnt[18]~reg0.ACLR
aclr => cnt[19]~reg0.ACLR
aclr => cnt[20]~reg0.ACLR
aclr => cnt[21]~reg0.ACLR
aclr => cnt[22]~reg0.ACLR
aclr => cnt[23]~reg0.ACLR
aclr => cnt[24]~reg0.ACLR
aclr => cnt[25]~reg0.ACLR
aclr => cnt[26]~reg0.ACLR
aclr => cnt[27]~reg0.ACLR
aclr => cnt[28]~reg0.ACLR
aclr => cnt[29]~reg0.ACLR
aclr => cnt[30]~reg0.ACLR
aclr => cnt[31]~reg0.ACLR
aclr => step_cnt[0].ACLR
aclr => step_cnt[1].ACLR
aclr => step_cnt[2].ACLR
aclr => step_cnt[3].ACLR
aclr => step_cnt[4].ACLR
aclr => step_cnt[5].ACLR
aclr => step_cnt[6].ACLR
aclr => step_cnt[7].ACLR
aclr => step_cnt[8].ACLR
aclr => step_cnt[9].ACLR
aclr => step_cnt[10].ACLR
aclr => step_cnt[11].ACLR
aclr => step_cnt[12].ACLR
aclr => step_cnt[13].ACLR
aclr => step_cnt[14].ACLR
aclr => step_cnt[15].ACLR
aclr => step_cnt[16].ACLR
aclr => step_cnt[17].ACLR
aclr => step_cnt[18].ACLR
aclr => step_cnt[19].ACLR
aclr => step_cnt[20].ACLR
aclr => step_cnt[21].ACLR
aclr => step_cnt[22].ACLR
aclr => step_cnt[23].ACLR
aclr => step_cnt[24].ACLR
aclr => step_cnt[25].ACLR
aclr => step_cnt[26].ACLR
aclr => step_cnt[27].ACLR
aclr => step_cnt[28].ACLR
aclr => step_cnt[29].ACLR
aclr => step_cnt[30].ACLR
aclr => step_cnt[31].ACLR
sclr => step_reg.OUTPUTSELECT
sclr => step_reg.OUTPUTSELECT
sclr => step_clk.OUTPUTSELECT
sclr => dir_reg.OUTPUTSELECT
sclr => dir_reg.OUTPUTSELECT
sclr => dir_reg.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => enc_changed_reg.OUTPUTSELECT
sclr => always4.IN1
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
addr[1] => always1.IN0
addr[1] => always1.IN0
addr[1] => always1.IN0
addr[1] => always1.IN0
be[0] => always1.IN1
be[0] => always1.IN1
be[0] => Equal1.IN1
be[1] => always1.IN1
be[1] => always1.IN1
be[1] => Equal1.IN0
wrdata[0] => step_cnt.DATAB
wrdata[0] => step_cnt.DATAB
wrdata[1] => step_cnt.DATAB
wrdata[1] => step_cnt.DATAB
wrdata[2] => step_cnt.DATAB
wrdata[2] => step_cnt.DATAB
wrdata[3] => step_cnt.DATAB
wrdata[3] => step_cnt.DATAB
wrdata[4] => step_cnt.DATAB
wrdata[4] => step_cnt.DATAB
wrdata[5] => step_cnt.DATAB
wrdata[5] => step_cnt.DATAB
wrdata[6] => step_cnt.DATAB
wrdata[6] => step_cnt.DATAB
wrdata[7] => step_cnt.DATAB
wrdata[7] => step_cnt.DATAB
wrdata[8] => step_cnt.DATAB
wrdata[8] => step_cnt.DATAB
wrdata[9] => step_cnt.DATAB
wrdata[9] => step_cnt.DATAB
wrdata[10] => step_cnt.DATAB
wrdata[10] => step_cnt.DATAB
wrdata[11] => step_cnt.DATAB
wrdata[11] => step_cnt.DATAB
wrdata[12] => step_cnt.DATAB
wrdata[12] => step_cnt.DATAB
wrdata[13] => step_cnt.DATAB
wrdata[13] => step_cnt.DATAB
wrdata[14] => step_cnt.DATAB
wrdata[14] => step_cnt.DATAB
wrdata[15] => step_cnt.DATAB
wrdata[15] => step_cnt.DATAB
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => always4.IN1
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
enc_changed => enc_changed_reg.DATAA
enc_changed => enc_clk.IN1
step => step_reg.DATAA
dir => dir_reg.DATAA
cnt[0] <= cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[1] <= cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[2] <= cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[3] <= cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[4] <= cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[5] <= cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[6] <= cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[7] <= cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[8] <= cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[9] <= cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[10] <= cnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[11] <= cnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[12] <= cnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[13] <= cnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[14] <= cnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[15] <= cnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[16] <= cnt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[17] <= cnt[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[18] <= cnt[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[19] <= cnt[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[20] <= cnt[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[21] <= cnt[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[22] <= cnt[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[23] <= cnt[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[24] <= cnt[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[25] <= cnt[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[26] <= cnt[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[27] <= cnt[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[28] <= cnt[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[29] <= cnt[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[30] <= cnt[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[31] <= cnt[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[0] <= delta_enc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[1] <= delta_enc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[2] <= delta_enc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[3] <= delta_enc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[4] <= delta_enc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[5] <= delta_enc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[6] <= delta_enc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[7] <= delta_enc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[8] <= delta_enc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[9] <= delta_enc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[10] <= delta_enc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[11] <= delta_enc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[12] <= delta_enc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[13] <= delta_enc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[14] <= delta_enc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[15] <= delta_enc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[16] <= delta_enc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[17] <= delta_enc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[18] <= delta_enc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[19] <= delta_enc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[20] <= delta_enc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[21] <= delta_enc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[22] <= delta_enc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[23] <= delta_enc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[24] <= delta_enc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[25] <= delta_enc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[26] <= delta_enc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[27] <= delta_enc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[28] <= delta_enc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[29] <= delta_enc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[30] <= delta_enc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[31] <= delta_enc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|motor_bus:mtr_inst|step_cnts:cnt_inst|step_dir_cnt:gen_cnt[1].coord_cnt
clk => step_reg~1.CLK
clk => step_reg~0.CLK
clk => step_clk~0.CLK
clk => dir_reg~0.CLK
clk => dir_reg~1.CLK
clk => dir_reg~2.CLK
clk => enc_changed_reg~0.CLK
clk => delta_enc[0]~reg0.CLK
clk => delta_enc[1]~reg0.CLK
clk => delta_enc[2]~reg0.CLK
clk => delta_enc[3]~reg0.CLK
clk => delta_enc[4]~reg0.CLK
clk => delta_enc[5]~reg0.CLK
clk => delta_enc[6]~reg0.CLK
clk => delta_enc[7]~reg0.CLK
clk => delta_enc[8]~reg0.CLK
clk => delta_enc[9]~reg0.CLK
clk => delta_enc[10]~reg0.CLK
clk => delta_enc[11]~reg0.CLK
clk => delta_enc[12]~reg0.CLK
clk => delta_enc[13]~reg0.CLK
clk => delta_enc[14]~reg0.CLK
clk => delta_enc[15]~reg0.CLK
clk => delta_enc[16]~reg0.CLK
clk => delta_enc[17]~reg0.CLK
clk => delta_enc[18]~reg0.CLK
clk => delta_enc[19]~reg0.CLK
clk => delta_enc[20]~reg0.CLK
clk => delta_enc[21]~reg0.CLK
clk => delta_enc[22]~reg0.CLK
clk => delta_enc[23]~reg0.CLK
clk => delta_enc[24]~reg0.CLK
clk => delta_enc[25]~reg0.CLK
clk => delta_enc[26]~reg0.CLK
clk => delta_enc[27]~reg0.CLK
clk => delta_enc[28]~reg0.CLK
clk => delta_enc[29]~reg0.CLK
clk => delta_enc[30]~reg0.CLK
clk => delta_enc[31]~reg0.CLK
clk => cnt_enc[0].CLK
clk => cnt_enc[1].CLK
clk => cnt_enc[2].CLK
clk => cnt_enc[3].CLK
clk => cnt_enc[4].CLK
clk => cnt_enc[5].CLK
clk => cnt_enc[6].CLK
clk => cnt_enc[7].CLK
clk => cnt_enc[8].CLK
clk => cnt_enc[9].CLK
clk => cnt_enc[10].CLK
clk => cnt_enc[11].CLK
clk => cnt_enc[12].CLK
clk => cnt_enc[13].CLK
clk => cnt_enc[14].CLK
clk => cnt_enc[15].CLK
clk => cnt_enc[16].CLK
clk => cnt_enc[17].CLK
clk => cnt_enc[18].CLK
clk => cnt_enc[19].CLK
clk => cnt_enc[20].CLK
clk => cnt_enc[21].CLK
clk => cnt_enc[22].CLK
clk => cnt_enc[23].CLK
clk => cnt_enc[24].CLK
clk => cnt_enc[25].CLK
clk => cnt_enc[26].CLK
clk => cnt_enc[27].CLK
clk => cnt_enc[28].CLK
clk => cnt_enc[29].CLK
clk => cnt_enc[30].CLK
clk => cnt_enc[31].CLK
clk => cnt[0]~reg0.CLK
clk => cnt[1]~reg0.CLK
clk => cnt[2]~reg0.CLK
clk => cnt[3]~reg0.CLK
clk => cnt[4]~reg0.CLK
clk => cnt[5]~reg0.CLK
clk => cnt[6]~reg0.CLK
clk => cnt[7]~reg0.CLK
clk => cnt[8]~reg0.CLK
clk => cnt[9]~reg0.CLK
clk => cnt[10]~reg0.CLK
clk => cnt[11]~reg0.CLK
clk => cnt[12]~reg0.CLK
clk => cnt[13]~reg0.CLK
clk => cnt[14]~reg0.CLK
clk => cnt[15]~reg0.CLK
clk => cnt[16]~reg0.CLK
clk => cnt[17]~reg0.CLK
clk => cnt[18]~reg0.CLK
clk => cnt[19]~reg0.CLK
clk => cnt[20]~reg0.CLK
clk => cnt[21]~reg0.CLK
clk => cnt[22]~reg0.CLK
clk => cnt[23]~reg0.CLK
clk => cnt[24]~reg0.CLK
clk => cnt[25]~reg0.CLK
clk => cnt[26]~reg0.CLK
clk => cnt[27]~reg0.CLK
clk => cnt[28]~reg0.CLK
clk => cnt[29]~reg0.CLK
clk => cnt[30]~reg0.CLK
clk => cnt[31]~reg0.CLK
clk => step_cnt[0].CLK
clk => step_cnt[1].CLK
clk => step_cnt[2].CLK
clk => step_cnt[3].CLK
clk => step_cnt[4].CLK
clk => step_cnt[5].CLK
clk => step_cnt[6].CLK
clk => step_cnt[7].CLK
clk => step_cnt[8].CLK
clk => step_cnt[9].CLK
clk => step_cnt[10].CLK
clk => step_cnt[11].CLK
clk => step_cnt[12].CLK
clk => step_cnt[13].CLK
clk => step_cnt[14].CLK
clk => step_cnt[15].CLK
clk => step_cnt[16].CLK
clk => step_cnt[17].CLK
clk => step_cnt[18].CLK
clk => step_cnt[19].CLK
clk => step_cnt[20].CLK
clk => step_cnt[21].CLK
clk => step_cnt[22].CLK
clk => step_cnt[23].CLK
clk => step_cnt[24].CLK
clk => step_cnt[25].CLK
clk => step_cnt[26].CLK
clk => step_cnt[27].CLK
clk => step_cnt[28].CLK
clk => step_cnt[29].CLK
clk => step_cnt[30].CLK
clk => step_cnt[31].CLK
aclr => step_reg~1.ACLR
aclr => step_reg~0.ACLR
aclr => step_clk~0.ACLR
aclr => dir_reg~0.ACLR
aclr => dir_reg~1.ACLR
aclr => dir_reg~2.ACLR
aclr => enc_changed_reg~0.ACLR
aclr => delta_enc[0]~reg0.ACLR
aclr => delta_enc[1]~reg0.ACLR
aclr => delta_enc[2]~reg0.ACLR
aclr => delta_enc[3]~reg0.ACLR
aclr => delta_enc[4]~reg0.ACLR
aclr => delta_enc[5]~reg0.ACLR
aclr => delta_enc[6]~reg0.ACLR
aclr => delta_enc[7]~reg0.ACLR
aclr => delta_enc[8]~reg0.ACLR
aclr => delta_enc[9]~reg0.ACLR
aclr => delta_enc[10]~reg0.ACLR
aclr => delta_enc[11]~reg0.ACLR
aclr => delta_enc[12]~reg0.ACLR
aclr => delta_enc[13]~reg0.ACLR
aclr => delta_enc[14]~reg0.ACLR
aclr => delta_enc[15]~reg0.ACLR
aclr => delta_enc[16]~reg0.ACLR
aclr => delta_enc[17]~reg0.ACLR
aclr => delta_enc[18]~reg0.ACLR
aclr => delta_enc[19]~reg0.ACLR
aclr => delta_enc[20]~reg0.ACLR
aclr => delta_enc[21]~reg0.ACLR
aclr => delta_enc[22]~reg0.ACLR
aclr => delta_enc[23]~reg0.ACLR
aclr => delta_enc[24]~reg0.ACLR
aclr => delta_enc[25]~reg0.ACLR
aclr => delta_enc[26]~reg0.ACLR
aclr => delta_enc[27]~reg0.ACLR
aclr => delta_enc[28]~reg0.ACLR
aclr => delta_enc[29]~reg0.ACLR
aclr => delta_enc[30]~reg0.ACLR
aclr => delta_enc[31]~reg0.ACLR
aclr => cnt_enc[0].ACLR
aclr => cnt_enc[1].ACLR
aclr => cnt_enc[2].ACLR
aclr => cnt_enc[3].ACLR
aclr => cnt_enc[4].ACLR
aclr => cnt_enc[5].ACLR
aclr => cnt_enc[6].ACLR
aclr => cnt_enc[7].ACLR
aclr => cnt_enc[8].ACLR
aclr => cnt_enc[9].ACLR
aclr => cnt_enc[10].ACLR
aclr => cnt_enc[11].ACLR
aclr => cnt_enc[12].ACLR
aclr => cnt_enc[13].ACLR
aclr => cnt_enc[14].ACLR
aclr => cnt_enc[15].ACLR
aclr => cnt_enc[16].ACLR
aclr => cnt_enc[17].ACLR
aclr => cnt_enc[18].ACLR
aclr => cnt_enc[19].ACLR
aclr => cnt_enc[20].ACLR
aclr => cnt_enc[21].ACLR
aclr => cnt_enc[22].ACLR
aclr => cnt_enc[23].ACLR
aclr => cnt_enc[24].ACLR
aclr => cnt_enc[25].ACLR
aclr => cnt_enc[26].ACLR
aclr => cnt_enc[27].ACLR
aclr => cnt_enc[28].ACLR
aclr => cnt_enc[29].ACLR
aclr => cnt_enc[30].ACLR
aclr => cnt_enc[31].ACLR
aclr => cnt[0]~reg0.ACLR
aclr => cnt[1]~reg0.ACLR
aclr => cnt[2]~reg0.ACLR
aclr => cnt[3]~reg0.ACLR
aclr => cnt[4]~reg0.ACLR
aclr => cnt[5]~reg0.ACLR
aclr => cnt[6]~reg0.ACLR
aclr => cnt[7]~reg0.ACLR
aclr => cnt[8]~reg0.ACLR
aclr => cnt[9]~reg0.ACLR
aclr => cnt[10]~reg0.ACLR
aclr => cnt[11]~reg0.ACLR
aclr => cnt[12]~reg0.ACLR
aclr => cnt[13]~reg0.ACLR
aclr => cnt[14]~reg0.ACLR
aclr => cnt[15]~reg0.ACLR
aclr => cnt[16]~reg0.ACLR
aclr => cnt[17]~reg0.ACLR
aclr => cnt[18]~reg0.ACLR
aclr => cnt[19]~reg0.ACLR
aclr => cnt[20]~reg0.ACLR
aclr => cnt[21]~reg0.ACLR
aclr => cnt[22]~reg0.ACLR
aclr => cnt[23]~reg0.ACLR
aclr => cnt[24]~reg0.ACLR
aclr => cnt[25]~reg0.ACLR
aclr => cnt[26]~reg0.ACLR
aclr => cnt[27]~reg0.ACLR
aclr => cnt[28]~reg0.ACLR
aclr => cnt[29]~reg0.ACLR
aclr => cnt[30]~reg0.ACLR
aclr => cnt[31]~reg0.ACLR
aclr => step_cnt[0].ACLR
aclr => step_cnt[1].ACLR
aclr => step_cnt[2].ACLR
aclr => step_cnt[3].ACLR
aclr => step_cnt[4].ACLR
aclr => step_cnt[5].ACLR
aclr => step_cnt[6].ACLR
aclr => step_cnt[7].ACLR
aclr => step_cnt[8].ACLR
aclr => step_cnt[9].ACLR
aclr => step_cnt[10].ACLR
aclr => step_cnt[11].ACLR
aclr => step_cnt[12].ACLR
aclr => step_cnt[13].ACLR
aclr => step_cnt[14].ACLR
aclr => step_cnt[15].ACLR
aclr => step_cnt[16].ACLR
aclr => step_cnt[17].ACLR
aclr => step_cnt[18].ACLR
aclr => step_cnt[19].ACLR
aclr => step_cnt[20].ACLR
aclr => step_cnt[21].ACLR
aclr => step_cnt[22].ACLR
aclr => step_cnt[23].ACLR
aclr => step_cnt[24].ACLR
aclr => step_cnt[25].ACLR
aclr => step_cnt[26].ACLR
aclr => step_cnt[27].ACLR
aclr => step_cnt[28].ACLR
aclr => step_cnt[29].ACLR
aclr => step_cnt[30].ACLR
aclr => step_cnt[31].ACLR
sclr => step_reg.OUTPUTSELECT
sclr => step_reg.OUTPUTSELECT
sclr => step_clk.OUTPUTSELECT
sclr => dir_reg.OUTPUTSELECT
sclr => dir_reg.OUTPUTSELECT
sclr => dir_reg.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => enc_changed_reg.OUTPUTSELECT
sclr => always4.IN1
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
addr[1] => always1.IN0
addr[1] => always1.IN0
addr[1] => always1.IN0
addr[1] => always1.IN0
be[0] => always1.IN1
be[0] => always1.IN1
be[0] => Equal1.IN1
be[1] => always1.IN1
be[1] => always1.IN1
be[1] => Equal1.IN0
wrdata[0] => step_cnt.DATAB
wrdata[0] => step_cnt.DATAB
wrdata[1] => step_cnt.DATAB
wrdata[1] => step_cnt.DATAB
wrdata[2] => step_cnt.DATAB
wrdata[2] => step_cnt.DATAB
wrdata[3] => step_cnt.DATAB
wrdata[3] => step_cnt.DATAB
wrdata[4] => step_cnt.DATAB
wrdata[4] => step_cnt.DATAB
wrdata[5] => step_cnt.DATAB
wrdata[5] => step_cnt.DATAB
wrdata[6] => step_cnt.DATAB
wrdata[6] => step_cnt.DATAB
wrdata[7] => step_cnt.DATAB
wrdata[7] => step_cnt.DATAB
wrdata[8] => step_cnt.DATAB
wrdata[8] => step_cnt.DATAB
wrdata[9] => step_cnt.DATAB
wrdata[9] => step_cnt.DATAB
wrdata[10] => step_cnt.DATAB
wrdata[10] => step_cnt.DATAB
wrdata[11] => step_cnt.DATAB
wrdata[11] => step_cnt.DATAB
wrdata[12] => step_cnt.DATAB
wrdata[12] => step_cnt.DATAB
wrdata[13] => step_cnt.DATAB
wrdata[13] => step_cnt.DATAB
wrdata[14] => step_cnt.DATAB
wrdata[14] => step_cnt.DATAB
wrdata[15] => step_cnt.DATAB
wrdata[15] => step_cnt.DATAB
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => always4.IN1
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
enc_changed => enc_changed_reg.DATAA
enc_changed => enc_clk.IN1
step => step_reg.DATAA
dir => dir_reg.DATAA
cnt[0] <= cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[1] <= cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[2] <= cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[3] <= cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[4] <= cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[5] <= cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[6] <= cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[7] <= cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[8] <= cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[9] <= cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[10] <= cnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[11] <= cnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[12] <= cnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[13] <= cnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[14] <= cnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[15] <= cnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[16] <= cnt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[17] <= cnt[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[18] <= cnt[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[19] <= cnt[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[20] <= cnt[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[21] <= cnt[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[22] <= cnt[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[23] <= cnt[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[24] <= cnt[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[25] <= cnt[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[26] <= cnt[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[27] <= cnt[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[28] <= cnt[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[29] <= cnt[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[30] <= cnt[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[31] <= cnt[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[0] <= delta_enc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[1] <= delta_enc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[2] <= delta_enc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[3] <= delta_enc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[4] <= delta_enc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[5] <= delta_enc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[6] <= delta_enc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[7] <= delta_enc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[8] <= delta_enc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[9] <= delta_enc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[10] <= delta_enc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[11] <= delta_enc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[12] <= delta_enc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[13] <= delta_enc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[14] <= delta_enc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[15] <= delta_enc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[16] <= delta_enc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[17] <= delta_enc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[18] <= delta_enc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[19] <= delta_enc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[20] <= delta_enc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[21] <= delta_enc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[22] <= delta_enc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[23] <= delta_enc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[24] <= delta_enc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[25] <= delta_enc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[26] <= delta_enc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[27] <= delta_enc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[28] <= delta_enc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[29] <= delta_enc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[30] <= delta_enc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[31] <= delta_enc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|motor_bus:mtr_inst|step_cnts:cnt_inst|step_dir_cnt:gen_cnt[1].dst_cnt
clk => step_reg~1.CLK
clk => step_reg~0.CLK
clk => step_clk~0.CLK
clk => dir_reg~0.CLK
clk => dir_reg~1.CLK
clk => dir_reg~2.CLK
clk => enc_changed_reg~0.CLK
clk => delta_enc[0]~reg0.CLK
clk => delta_enc[1]~reg0.CLK
clk => delta_enc[2]~reg0.CLK
clk => delta_enc[3]~reg0.CLK
clk => delta_enc[4]~reg0.CLK
clk => delta_enc[5]~reg0.CLK
clk => delta_enc[6]~reg0.CLK
clk => delta_enc[7]~reg0.CLK
clk => delta_enc[8]~reg0.CLK
clk => delta_enc[9]~reg0.CLK
clk => delta_enc[10]~reg0.CLK
clk => delta_enc[11]~reg0.CLK
clk => delta_enc[12]~reg0.CLK
clk => delta_enc[13]~reg0.CLK
clk => delta_enc[14]~reg0.CLK
clk => delta_enc[15]~reg0.CLK
clk => delta_enc[16]~reg0.CLK
clk => delta_enc[17]~reg0.CLK
clk => delta_enc[18]~reg0.CLK
clk => delta_enc[19]~reg0.CLK
clk => delta_enc[20]~reg0.CLK
clk => delta_enc[21]~reg0.CLK
clk => delta_enc[22]~reg0.CLK
clk => delta_enc[23]~reg0.CLK
clk => delta_enc[24]~reg0.CLK
clk => delta_enc[25]~reg0.CLK
clk => delta_enc[26]~reg0.CLK
clk => delta_enc[27]~reg0.CLK
clk => delta_enc[28]~reg0.CLK
clk => delta_enc[29]~reg0.CLK
clk => delta_enc[30]~reg0.CLK
clk => delta_enc[31]~reg0.CLK
clk => cnt_enc[0].CLK
clk => cnt_enc[1].CLK
clk => cnt_enc[2].CLK
clk => cnt_enc[3].CLK
clk => cnt_enc[4].CLK
clk => cnt_enc[5].CLK
clk => cnt_enc[6].CLK
clk => cnt_enc[7].CLK
clk => cnt_enc[8].CLK
clk => cnt_enc[9].CLK
clk => cnt_enc[10].CLK
clk => cnt_enc[11].CLK
clk => cnt_enc[12].CLK
clk => cnt_enc[13].CLK
clk => cnt_enc[14].CLK
clk => cnt_enc[15].CLK
clk => cnt_enc[16].CLK
clk => cnt_enc[17].CLK
clk => cnt_enc[18].CLK
clk => cnt_enc[19].CLK
clk => cnt_enc[20].CLK
clk => cnt_enc[21].CLK
clk => cnt_enc[22].CLK
clk => cnt_enc[23].CLK
clk => cnt_enc[24].CLK
clk => cnt_enc[25].CLK
clk => cnt_enc[26].CLK
clk => cnt_enc[27].CLK
clk => cnt_enc[28].CLK
clk => cnt_enc[29].CLK
clk => cnt_enc[30].CLK
clk => cnt_enc[31].CLK
clk => cnt[0]~reg0.CLK
clk => cnt[1]~reg0.CLK
clk => cnt[2]~reg0.CLK
clk => cnt[3]~reg0.CLK
clk => cnt[4]~reg0.CLK
clk => cnt[5]~reg0.CLK
clk => cnt[6]~reg0.CLK
clk => cnt[7]~reg0.CLK
clk => cnt[8]~reg0.CLK
clk => cnt[9]~reg0.CLK
clk => cnt[10]~reg0.CLK
clk => cnt[11]~reg0.CLK
clk => cnt[12]~reg0.CLK
clk => cnt[13]~reg0.CLK
clk => cnt[14]~reg0.CLK
clk => cnt[15]~reg0.CLK
clk => cnt[16]~reg0.CLK
clk => cnt[17]~reg0.CLK
clk => cnt[18]~reg0.CLK
clk => cnt[19]~reg0.CLK
clk => cnt[20]~reg0.CLK
clk => cnt[21]~reg0.CLK
clk => cnt[22]~reg0.CLK
clk => cnt[23]~reg0.CLK
clk => cnt[24]~reg0.CLK
clk => cnt[25]~reg0.CLK
clk => cnt[26]~reg0.CLK
clk => cnt[27]~reg0.CLK
clk => cnt[28]~reg0.CLK
clk => cnt[29]~reg0.CLK
clk => cnt[30]~reg0.CLK
clk => cnt[31]~reg0.CLK
clk => step_cnt[0].CLK
clk => step_cnt[1].CLK
clk => step_cnt[2].CLK
clk => step_cnt[3].CLK
clk => step_cnt[4].CLK
clk => step_cnt[5].CLK
clk => step_cnt[6].CLK
clk => step_cnt[7].CLK
clk => step_cnt[8].CLK
clk => step_cnt[9].CLK
clk => step_cnt[10].CLK
clk => step_cnt[11].CLK
clk => step_cnt[12].CLK
clk => step_cnt[13].CLK
clk => step_cnt[14].CLK
clk => step_cnt[15].CLK
clk => step_cnt[16].CLK
clk => step_cnt[17].CLK
clk => step_cnt[18].CLK
clk => step_cnt[19].CLK
clk => step_cnt[20].CLK
clk => step_cnt[21].CLK
clk => step_cnt[22].CLK
clk => step_cnt[23].CLK
clk => step_cnt[24].CLK
clk => step_cnt[25].CLK
clk => step_cnt[26].CLK
clk => step_cnt[27].CLK
clk => step_cnt[28].CLK
clk => step_cnt[29].CLK
clk => step_cnt[30].CLK
clk => step_cnt[31].CLK
aclr => step_reg~1.ACLR
aclr => step_reg~0.ACLR
aclr => step_clk~0.ACLR
aclr => dir_reg~0.ACLR
aclr => dir_reg~1.ACLR
aclr => dir_reg~2.ACLR
aclr => enc_changed_reg~0.ACLR
aclr => delta_enc[0]~reg0.ACLR
aclr => delta_enc[1]~reg0.ACLR
aclr => delta_enc[2]~reg0.ACLR
aclr => delta_enc[3]~reg0.ACLR
aclr => delta_enc[4]~reg0.ACLR
aclr => delta_enc[5]~reg0.ACLR
aclr => delta_enc[6]~reg0.ACLR
aclr => delta_enc[7]~reg0.ACLR
aclr => delta_enc[8]~reg0.ACLR
aclr => delta_enc[9]~reg0.ACLR
aclr => delta_enc[10]~reg0.ACLR
aclr => delta_enc[11]~reg0.ACLR
aclr => delta_enc[12]~reg0.ACLR
aclr => delta_enc[13]~reg0.ACLR
aclr => delta_enc[14]~reg0.ACLR
aclr => delta_enc[15]~reg0.ACLR
aclr => delta_enc[16]~reg0.ACLR
aclr => delta_enc[17]~reg0.ACLR
aclr => delta_enc[18]~reg0.ACLR
aclr => delta_enc[19]~reg0.ACLR
aclr => delta_enc[20]~reg0.ACLR
aclr => delta_enc[21]~reg0.ACLR
aclr => delta_enc[22]~reg0.ACLR
aclr => delta_enc[23]~reg0.ACLR
aclr => delta_enc[24]~reg0.ACLR
aclr => delta_enc[25]~reg0.ACLR
aclr => delta_enc[26]~reg0.ACLR
aclr => delta_enc[27]~reg0.ACLR
aclr => delta_enc[28]~reg0.ACLR
aclr => delta_enc[29]~reg0.ACLR
aclr => delta_enc[30]~reg0.ACLR
aclr => delta_enc[31]~reg0.ACLR
aclr => cnt_enc[0].ACLR
aclr => cnt_enc[1].ACLR
aclr => cnt_enc[2].ACLR
aclr => cnt_enc[3].ACLR
aclr => cnt_enc[4].ACLR
aclr => cnt_enc[5].ACLR
aclr => cnt_enc[6].ACLR
aclr => cnt_enc[7].ACLR
aclr => cnt_enc[8].ACLR
aclr => cnt_enc[9].ACLR
aclr => cnt_enc[10].ACLR
aclr => cnt_enc[11].ACLR
aclr => cnt_enc[12].ACLR
aclr => cnt_enc[13].ACLR
aclr => cnt_enc[14].ACLR
aclr => cnt_enc[15].ACLR
aclr => cnt_enc[16].ACLR
aclr => cnt_enc[17].ACLR
aclr => cnt_enc[18].ACLR
aclr => cnt_enc[19].ACLR
aclr => cnt_enc[20].ACLR
aclr => cnt_enc[21].ACLR
aclr => cnt_enc[22].ACLR
aclr => cnt_enc[23].ACLR
aclr => cnt_enc[24].ACLR
aclr => cnt_enc[25].ACLR
aclr => cnt_enc[26].ACLR
aclr => cnt_enc[27].ACLR
aclr => cnt_enc[28].ACLR
aclr => cnt_enc[29].ACLR
aclr => cnt_enc[30].ACLR
aclr => cnt_enc[31].ACLR
aclr => cnt[0]~reg0.ACLR
aclr => cnt[1]~reg0.ACLR
aclr => cnt[2]~reg0.ACLR
aclr => cnt[3]~reg0.ACLR
aclr => cnt[4]~reg0.ACLR
aclr => cnt[5]~reg0.ACLR
aclr => cnt[6]~reg0.ACLR
aclr => cnt[7]~reg0.ACLR
aclr => cnt[8]~reg0.ACLR
aclr => cnt[9]~reg0.ACLR
aclr => cnt[10]~reg0.ACLR
aclr => cnt[11]~reg0.ACLR
aclr => cnt[12]~reg0.ACLR
aclr => cnt[13]~reg0.ACLR
aclr => cnt[14]~reg0.ACLR
aclr => cnt[15]~reg0.ACLR
aclr => cnt[16]~reg0.ACLR
aclr => cnt[17]~reg0.ACLR
aclr => cnt[18]~reg0.ACLR
aclr => cnt[19]~reg0.ACLR
aclr => cnt[20]~reg0.ACLR
aclr => cnt[21]~reg0.ACLR
aclr => cnt[22]~reg0.ACLR
aclr => cnt[23]~reg0.ACLR
aclr => cnt[24]~reg0.ACLR
aclr => cnt[25]~reg0.ACLR
aclr => cnt[26]~reg0.ACLR
aclr => cnt[27]~reg0.ACLR
aclr => cnt[28]~reg0.ACLR
aclr => cnt[29]~reg0.ACLR
aclr => cnt[30]~reg0.ACLR
aclr => cnt[31]~reg0.ACLR
aclr => step_cnt[0].ACLR
aclr => step_cnt[1].ACLR
aclr => step_cnt[2].ACLR
aclr => step_cnt[3].ACLR
aclr => step_cnt[4].ACLR
aclr => step_cnt[5].ACLR
aclr => step_cnt[6].ACLR
aclr => step_cnt[7].ACLR
aclr => step_cnt[8].ACLR
aclr => step_cnt[9].ACLR
aclr => step_cnt[10].ACLR
aclr => step_cnt[11].ACLR
aclr => step_cnt[12].ACLR
aclr => step_cnt[13].ACLR
aclr => step_cnt[14].ACLR
aclr => step_cnt[15].ACLR
aclr => step_cnt[16].ACLR
aclr => step_cnt[17].ACLR
aclr => step_cnt[18].ACLR
aclr => step_cnt[19].ACLR
aclr => step_cnt[20].ACLR
aclr => step_cnt[21].ACLR
aclr => step_cnt[22].ACLR
aclr => step_cnt[23].ACLR
aclr => step_cnt[24].ACLR
aclr => step_cnt[25].ACLR
aclr => step_cnt[26].ACLR
aclr => step_cnt[27].ACLR
aclr => step_cnt[28].ACLR
aclr => step_cnt[29].ACLR
aclr => step_cnt[30].ACLR
aclr => step_cnt[31].ACLR
sclr => step_reg.OUTPUTSELECT
sclr => step_reg.OUTPUTSELECT
sclr => step_clk.OUTPUTSELECT
sclr => dir_reg.OUTPUTSELECT
sclr => dir_reg.OUTPUTSELECT
sclr => dir_reg.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => enc_changed_reg.OUTPUTSELECT
sclr => always4.IN1
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
addr[1] => always1.IN0
addr[1] => always1.IN0
addr[1] => always1.IN0
addr[1] => always1.IN0
be[0] => always1.IN1
be[0] => always1.IN1
be[0] => Equal1.IN1
be[1] => always1.IN1
be[1] => always1.IN1
be[1] => Equal1.IN0
wrdata[0] => step_cnt.DATAB
wrdata[0] => step_cnt.DATAB
wrdata[1] => step_cnt.DATAB
wrdata[1] => step_cnt.DATAB
wrdata[2] => step_cnt.DATAB
wrdata[2] => step_cnt.DATAB
wrdata[3] => step_cnt.DATAB
wrdata[3] => step_cnt.DATAB
wrdata[4] => step_cnt.DATAB
wrdata[4] => step_cnt.DATAB
wrdata[5] => step_cnt.DATAB
wrdata[5] => step_cnt.DATAB
wrdata[6] => step_cnt.DATAB
wrdata[6] => step_cnt.DATAB
wrdata[7] => step_cnt.DATAB
wrdata[7] => step_cnt.DATAB
wrdata[8] => step_cnt.DATAB
wrdata[8] => step_cnt.DATAB
wrdata[9] => step_cnt.DATAB
wrdata[9] => step_cnt.DATAB
wrdata[10] => step_cnt.DATAB
wrdata[10] => step_cnt.DATAB
wrdata[11] => step_cnt.DATAB
wrdata[11] => step_cnt.DATAB
wrdata[12] => step_cnt.DATAB
wrdata[12] => step_cnt.DATAB
wrdata[13] => step_cnt.DATAB
wrdata[13] => step_cnt.DATAB
wrdata[14] => step_cnt.DATAB
wrdata[14] => step_cnt.DATAB
wrdata[15] => step_cnt.DATAB
wrdata[15] => step_cnt.DATAB
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => always4.IN1
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
enc_changed => enc_changed_reg.DATAA
enc_changed => enc_clk.IN1
step => step_reg.DATAA
dir => dir_reg.DATAA
cnt[0] <= cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[1] <= cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[2] <= cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[3] <= cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[4] <= cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[5] <= cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[6] <= cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[7] <= cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[8] <= cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[9] <= cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[10] <= cnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[11] <= cnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[12] <= cnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[13] <= cnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[14] <= cnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[15] <= cnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[16] <= cnt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[17] <= cnt[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[18] <= cnt[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[19] <= cnt[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[20] <= cnt[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[21] <= cnt[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[22] <= cnt[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[23] <= cnt[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[24] <= cnt[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[25] <= cnt[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[26] <= cnt[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[27] <= cnt[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[28] <= cnt[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[29] <= cnt[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[30] <= cnt[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[31] <= cnt[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[0] <= delta_enc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[1] <= delta_enc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[2] <= delta_enc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[3] <= delta_enc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[4] <= delta_enc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[5] <= delta_enc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[6] <= delta_enc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[7] <= delta_enc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[8] <= delta_enc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[9] <= delta_enc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[10] <= delta_enc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[11] <= delta_enc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[12] <= delta_enc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[13] <= delta_enc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[14] <= delta_enc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[15] <= delta_enc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[16] <= delta_enc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[17] <= delta_enc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[18] <= delta_enc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[19] <= delta_enc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[20] <= delta_enc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[21] <= delta_enc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[22] <= delta_enc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[23] <= delta_enc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[24] <= delta_enc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[25] <= delta_enc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[26] <= delta_enc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[27] <= delta_enc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[28] <= delta_enc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[29] <= delta_enc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[30] <= delta_enc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[31] <= delta_enc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|motor_bus:mtr_inst|step_cnts:cnt_inst|step_dir_cnt:gen_cnt[2].coord_cnt
clk => step_reg~1.CLK
clk => step_reg~0.CLK
clk => step_clk~0.CLK
clk => dir_reg~0.CLK
clk => dir_reg~1.CLK
clk => dir_reg~2.CLK
clk => enc_changed_reg~0.CLK
clk => delta_enc[0]~reg0.CLK
clk => delta_enc[1]~reg0.CLK
clk => delta_enc[2]~reg0.CLK
clk => delta_enc[3]~reg0.CLK
clk => delta_enc[4]~reg0.CLK
clk => delta_enc[5]~reg0.CLK
clk => delta_enc[6]~reg0.CLK
clk => delta_enc[7]~reg0.CLK
clk => delta_enc[8]~reg0.CLK
clk => delta_enc[9]~reg0.CLK
clk => delta_enc[10]~reg0.CLK
clk => delta_enc[11]~reg0.CLK
clk => delta_enc[12]~reg0.CLK
clk => delta_enc[13]~reg0.CLK
clk => delta_enc[14]~reg0.CLK
clk => delta_enc[15]~reg0.CLK
clk => delta_enc[16]~reg0.CLK
clk => delta_enc[17]~reg0.CLK
clk => delta_enc[18]~reg0.CLK
clk => delta_enc[19]~reg0.CLK
clk => delta_enc[20]~reg0.CLK
clk => delta_enc[21]~reg0.CLK
clk => delta_enc[22]~reg0.CLK
clk => delta_enc[23]~reg0.CLK
clk => delta_enc[24]~reg0.CLK
clk => delta_enc[25]~reg0.CLK
clk => delta_enc[26]~reg0.CLK
clk => delta_enc[27]~reg0.CLK
clk => delta_enc[28]~reg0.CLK
clk => delta_enc[29]~reg0.CLK
clk => delta_enc[30]~reg0.CLK
clk => delta_enc[31]~reg0.CLK
clk => cnt_enc[0].CLK
clk => cnt_enc[1].CLK
clk => cnt_enc[2].CLK
clk => cnt_enc[3].CLK
clk => cnt_enc[4].CLK
clk => cnt_enc[5].CLK
clk => cnt_enc[6].CLK
clk => cnt_enc[7].CLK
clk => cnt_enc[8].CLK
clk => cnt_enc[9].CLK
clk => cnt_enc[10].CLK
clk => cnt_enc[11].CLK
clk => cnt_enc[12].CLK
clk => cnt_enc[13].CLK
clk => cnt_enc[14].CLK
clk => cnt_enc[15].CLK
clk => cnt_enc[16].CLK
clk => cnt_enc[17].CLK
clk => cnt_enc[18].CLK
clk => cnt_enc[19].CLK
clk => cnt_enc[20].CLK
clk => cnt_enc[21].CLK
clk => cnt_enc[22].CLK
clk => cnt_enc[23].CLK
clk => cnt_enc[24].CLK
clk => cnt_enc[25].CLK
clk => cnt_enc[26].CLK
clk => cnt_enc[27].CLK
clk => cnt_enc[28].CLK
clk => cnt_enc[29].CLK
clk => cnt_enc[30].CLK
clk => cnt_enc[31].CLK
clk => cnt[0]~reg0.CLK
clk => cnt[1]~reg0.CLK
clk => cnt[2]~reg0.CLK
clk => cnt[3]~reg0.CLK
clk => cnt[4]~reg0.CLK
clk => cnt[5]~reg0.CLK
clk => cnt[6]~reg0.CLK
clk => cnt[7]~reg0.CLK
clk => cnt[8]~reg0.CLK
clk => cnt[9]~reg0.CLK
clk => cnt[10]~reg0.CLK
clk => cnt[11]~reg0.CLK
clk => cnt[12]~reg0.CLK
clk => cnt[13]~reg0.CLK
clk => cnt[14]~reg0.CLK
clk => cnt[15]~reg0.CLK
clk => cnt[16]~reg0.CLK
clk => cnt[17]~reg0.CLK
clk => cnt[18]~reg0.CLK
clk => cnt[19]~reg0.CLK
clk => cnt[20]~reg0.CLK
clk => cnt[21]~reg0.CLK
clk => cnt[22]~reg0.CLK
clk => cnt[23]~reg0.CLK
clk => cnt[24]~reg0.CLK
clk => cnt[25]~reg0.CLK
clk => cnt[26]~reg0.CLK
clk => cnt[27]~reg0.CLK
clk => cnt[28]~reg0.CLK
clk => cnt[29]~reg0.CLK
clk => cnt[30]~reg0.CLK
clk => cnt[31]~reg0.CLK
clk => step_cnt[0].CLK
clk => step_cnt[1].CLK
clk => step_cnt[2].CLK
clk => step_cnt[3].CLK
clk => step_cnt[4].CLK
clk => step_cnt[5].CLK
clk => step_cnt[6].CLK
clk => step_cnt[7].CLK
clk => step_cnt[8].CLK
clk => step_cnt[9].CLK
clk => step_cnt[10].CLK
clk => step_cnt[11].CLK
clk => step_cnt[12].CLK
clk => step_cnt[13].CLK
clk => step_cnt[14].CLK
clk => step_cnt[15].CLK
clk => step_cnt[16].CLK
clk => step_cnt[17].CLK
clk => step_cnt[18].CLK
clk => step_cnt[19].CLK
clk => step_cnt[20].CLK
clk => step_cnt[21].CLK
clk => step_cnt[22].CLK
clk => step_cnt[23].CLK
clk => step_cnt[24].CLK
clk => step_cnt[25].CLK
clk => step_cnt[26].CLK
clk => step_cnt[27].CLK
clk => step_cnt[28].CLK
clk => step_cnt[29].CLK
clk => step_cnt[30].CLK
clk => step_cnt[31].CLK
aclr => step_reg~1.ACLR
aclr => step_reg~0.ACLR
aclr => step_clk~0.ACLR
aclr => dir_reg~0.ACLR
aclr => dir_reg~1.ACLR
aclr => dir_reg~2.ACLR
aclr => enc_changed_reg~0.ACLR
aclr => delta_enc[0]~reg0.ACLR
aclr => delta_enc[1]~reg0.ACLR
aclr => delta_enc[2]~reg0.ACLR
aclr => delta_enc[3]~reg0.ACLR
aclr => delta_enc[4]~reg0.ACLR
aclr => delta_enc[5]~reg0.ACLR
aclr => delta_enc[6]~reg0.ACLR
aclr => delta_enc[7]~reg0.ACLR
aclr => delta_enc[8]~reg0.ACLR
aclr => delta_enc[9]~reg0.ACLR
aclr => delta_enc[10]~reg0.ACLR
aclr => delta_enc[11]~reg0.ACLR
aclr => delta_enc[12]~reg0.ACLR
aclr => delta_enc[13]~reg0.ACLR
aclr => delta_enc[14]~reg0.ACLR
aclr => delta_enc[15]~reg0.ACLR
aclr => delta_enc[16]~reg0.ACLR
aclr => delta_enc[17]~reg0.ACLR
aclr => delta_enc[18]~reg0.ACLR
aclr => delta_enc[19]~reg0.ACLR
aclr => delta_enc[20]~reg0.ACLR
aclr => delta_enc[21]~reg0.ACLR
aclr => delta_enc[22]~reg0.ACLR
aclr => delta_enc[23]~reg0.ACLR
aclr => delta_enc[24]~reg0.ACLR
aclr => delta_enc[25]~reg0.ACLR
aclr => delta_enc[26]~reg0.ACLR
aclr => delta_enc[27]~reg0.ACLR
aclr => delta_enc[28]~reg0.ACLR
aclr => delta_enc[29]~reg0.ACLR
aclr => delta_enc[30]~reg0.ACLR
aclr => delta_enc[31]~reg0.ACLR
aclr => cnt_enc[0].ACLR
aclr => cnt_enc[1].ACLR
aclr => cnt_enc[2].ACLR
aclr => cnt_enc[3].ACLR
aclr => cnt_enc[4].ACLR
aclr => cnt_enc[5].ACLR
aclr => cnt_enc[6].ACLR
aclr => cnt_enc[7].ACLR
aclr => cnt_enc[8].ACLR
aclr => cnt_enc[9].ACLR
aclr => cnt_enc[10].ACLR
aclr => cnt_enc[11].ACLR
aclr => cnt_enc[12].ACLR
aclr => cnt_enc[13].ACLR
aclr => cnt_enc[14].ACLR
aclr => cnt_enc[15].ACLR
aclr => cnt_enc[16].ACLR
aclr => cnt_enc[17].ACLR
aclr => cnt_enc[18].ACLR
aclr => cnt_enc[19].ACLR
aclr => cnt_enc[20].ACLR
aclr => cnt_enc[21].ACLR
aclr => cnt_enc[22].ACLR
aclr => cnt_enc[23].ACLR
aclr => cnt_enc[24].ACLR
aclr => cnt_enc[25].ACLR
aclr => cnt_enc[26].ACLR
aclr => cnt_enc[27].ACLR
aclr => cnt_enc[28].ACLR
aclr => cnt_enc[29].ACLR
aclr => cnt_enc[30].ACLR
aclr => cnt_enc[31].ACLR
aclr => cnt[0]~reg0.ACLR
aclr => cnt[1]~reg0.ACLR
aclr => cnt[2]~reg0.ACLR
aclr => cnt[3]~reg0.ACLR
aclr => cnt[4]~reg0.ACLR
aclr => cnt[5]~reg0.ACLR
aclr => cnt[6]~reg0.ACLR
aclr => cnt[7]~reg0.ACLR
aclr => cnt[8]~reg0.ACLR
aclr => cnt[9]~reg0.ACLR
aclr => cnt[10]~reg0.ACLR
aclr => cnt[11]~reg0.ACLR
aclr => cnt[12]~reg0.ACLR
aclr => cnt[13]~reg0.ACLR
aclr => cnt[14]~reg0.ACLR
aclr => cnt[15]~reg0.ACLR
aclr => cnt[16]~reg0.ACLR
aclr => cnt[17]~reg0.ACLR
aclr => cnt[18]~reg0.ACLR
aclr => cnt[19]~reg0.ACLR
aclr => cnt[20]~reg0.ACLR
aclr => cnt[21]~reg0.ACLR
aclr => cnt[22]~reg0.ACLR
aclr => cnt[23]~reg0.ACLR
aclr => cnt[24]~reg0.ACLR
aclr => cnt[25]~reg0.ACLR
aclr => cnt[26]~reg0.ACLR
aclr => cnt[27]~reg0.ACLR
aclr => cnt[28]~reg0.ACLR
aclr => cnt[29]~reg0.ACLR
aclr => cnt[30]~reg0.ACLR
aclr => cnt[31]~reg0.ACLR
aclr => step_cnt[0].ACLR
aclr => step_cnt[1].ACLR
aclr => step_cnt[2].ACLR
aclr => step_cnt[3].ACLR
aclr => step_cnt[4].ACLR
aclr => step_cnt[5].ACLR
aclr => step_cnt[6].ACLR
aclr => step_cnt[7].ACLR
aclr => step_cnt[8].ACLR
aclr => step_cnt[9].ACLR
aclr => step_cnt[10].ACLR
aclr => step_cnt[11].ACLR
aclr => step_cnt[12].ACLR
aclr => step_cnt[13].ACLR
aclr => step_cnt[14].ACLR
aclr => step_cnt[15].ACLR
aclr => step_cnt[16].ACLR
aclr => step_cnt[17].ACLR
aclr => step_cnt[18].ACLR
aclr => step_cnt[19].ACLR
aclr => step_cnt[20].ACLR
aclr => step_cnt[21].ACLR
aclr => step_cnt[22].ACLR
aclr => step_cnt[23].ACLR
aclr => step_cnt[24].ACLR
aclr => step_cnt[25].ACLR
aclr => step_cnt[26].ACLR
aclr => step_cnt[27].ACLR
aclr => step_cnt[28].ACLR
aclr => step_cnt[29].ACLR
aclr => step_cnt[30].ACLR
aclr => step_cnt[31].ACLR
sclr => step_reg.OUTPUTSELECT
sclr => step_reg.OUTPUTSELECT
sclr => step_clk.OUTPUTSELECT
sclr => dir_reg.OUTPUTSELECT
sclr => dir_reg.OUTPUTSELECT
sclr => dir_reg.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => enc_changed_reg.OUTPUTSELECT
sclr => always4.IN1
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
addr[1] => always1.IN0
addr[1] => always1.IN0
addr[1] => always1.IN0
addr[1] => always1.IN0
be[0] => always1.IN1
be[0] => always1.IN1
be[0] => Equal1.IN1
be[1] => always1.IN1
be[1] => always1.IN1
be[1] => Equal1.IN0
wrdata[0] => step_cnt.DATAB
wrdata[0] => step_cnt.DATAB
wrdata[1] => step_cnt.DATAB
wrdata[1] => step_cnt.DATAB
wrdata[2] => step_cnt.DATAB
wrdata[2] => step_cnt.DATAB
wrdata[3] => step_cnt.DATAB
wrdata[3] => step_cnt.DATAB
wrdata[4] => step_cnt.DATAB
wrdata[4] => step_cnt.DATAB
wrdata[5] => step_cnt.DATAB
wrdata[5] => step_cnt.DATAB
wrdata[6] => step_cnt.DATAB
wrdata[6] => step_cnt.DATAB
wrdata[7] => step_cnt.DATAB
wrdata[7] => step_cnt.DATAB
wrdata[8] => step_cnt.DATAB
wrdata[8] => step_cnt.DATAB
wrdata[9] => step_cnt.DATAB
wrdata[9] => step_cnt.DATAB
wrdata[10] => step_cnt.DATAB
wrdata[10] => step_cnt.DATAB
wrdata[11] => step_cnt.DATAB
wrdata[11] => step_cnt.DATAB
wrdata[12] => step_cnt.DATAB
wrdata[12] => step_cnt.DATAB
wrdata[13] => step_cnt.DATAB
wrdata[13] => step_cnt.DATAB
wrdata[14] => step_cnt.DATAB
wrdata[14] => step_cnt.DATAB
wrdata[15] => step_cnt.DATAB
wrdata[15] => step_cnt.DATAB
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => always4.IN1
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
enc_changed => enc_changed_reg.DATAA
enc_changed => enc_clk.IN1
step => step_reg.DATAA
dir => dir_reg.DATAA
cnt[0] <= cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[1] <= cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[2] <= cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[3] <= cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[4] <= cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[5] <= cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[6] <= cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[7] <= cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[8] <= cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[9] <= cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[10] <= cnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[11] <= cnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[12] <= cnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[13] <= cnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[14] <= cnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[15] <= cnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[16] <= cnt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[17] <= cnt[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[18] <= cnt[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[19] <= cnt[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[20] <= cnt[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[21] <= cnt[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[22] <= cnt[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[23] <= cnt[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[24] <= cnt[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[25] <= cnt[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[26] <= cnt[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[27] <= cnt[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[28] <= cnt[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[29] <= cnt[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[30] <= cnt[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[31] <= cnt[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[0] <= delta_enc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[1] <= delta_enc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[2] <= delta_enc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[3] <= delta_enc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[4] <= delta_enc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[5] <= delta_enc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[6] <= delta_enc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[7] <= delta_enc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[8] <= delta_enc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[9] <= delta_enc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[10] <= delta_enc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[11] <= delta_enc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[12] <= delta_enc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[13] <= delta_enc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[14] <= delta_enc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[15] <= delta_enc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[16] <= delta_enc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[17] <= delta_enc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[18] <= delta_enc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[19] <= delta_enc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[20] <= delta_enc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[21] <= delta_enc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[22] <= delta_enc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[23] <= delta_enc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[24] <= delta_enc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[25] <= delta_enc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[26] <= delta_enc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[27] <= delta_enc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[28] <= delta_enc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[29] <= delta_enc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[30] <= delta_enc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[31] <= delta_enc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|motor_bus:mtr_inst|step_cnts:cnt_inst|step_dir_cnt:gen_cnt[2].dst_cnt
clk => step_reg~1.CLK
clk => step_reg~0.CLK
clk => step_clk~0.CLK
clk => dir_reg~0.CLK
clk => dir_reg~1.CLK
clk => dir_reg~2.CLK
clk => enc_changed_reg~0.CLK
clk => delta_enc[0]~reg0.CLK
clk => delta_enc[1]~reg0.CLK
clk => delta_enc[2]~reg0.CLK
clk => delta_enc[3]~reg0.CLK
clk => delta_enc[4]~reg0.CLK
clk => delta_enc[5]~reg0.CLK
clk => delta_enc[6]~reg0.CLK
clk => delta_enc[7]~reg0.CLK
clk => delta_enc[8]~reg0.CLK
clk => delta_enc[9]~reg0.CLK
clk => delta_enc[10]~reg0.CLK
clk => delta_enc[11]~reg0.CLK
clk => delta_enc[12]~reg0.CLK
clk => delta_enc[13]~reg0.CLK
clk => delta_enc[14]~reg0.CLK
clk => delta_enc[15]~reg0.CLK
clk => delta_enc[16]~reg0.CLK
clk => delta_enc[17]~reg0.CLK
clk => delta_enc[18]~reg0.CLK
clk => delta_enc[19]~reg0.CLK
clk => delta_enc[20]~reg0.CLK
clk => delta_enc[21]~reg0.CLK
clk => delta_enc[22]~reg0.CLK
clk => delta_enc[23]~reg0.CLK
clk => delta_enc[24]~reg0.CLK
clk => delta_enc[25]~reg0.CLK
clk => delta_enc[26]~reg0.CLK
clk => delta_enc[27]~reg0.CLK
clk => delta_enc[28]~reg0.CLK
clk => delta_enc[29]~reg0.CLK
clk => delta_enc[30]~reg0.CLK
clk => delta_enc[31]~reg0.CLK
clk => cnt_enc[0].CLK
clk => cnt_enc[1].CLK
clk => cnt_enc[2].CLK
clk => cnt_enc[3].CLK
clk => cnt_enc[4].CLK
clk => cnt_enc[5].CLK
clk => cnt_enc[6].CLK
clk => cnt_enc[7].CLK
clk => cnt_enc[8].CLK
clk => cnt_enc[9].CLK
clk => cnt_enc[10].CLK
clk => cnt_enc[11].CLK
clk => cnt_enc[12].CLK
clk => cnt_enc[13].CLK
clk => cnt_enc[14].CLK
clk => cnt_enc[15].CLK
clk => cnt_enc[16].CLK
clk => cnt_enc[17].CLK
clk => cnt_enc[18].CLK
clk => cnt_enc[19].CLK
clk => cnt_enc[20].CLK
clk => cnt_enc[21].CLK
clk => cnt_enc[22].CLK
clk => cnt_enc[23].CLK
clk => cnt_enc[24].CLK
clk => cnt_enc[25].CLK
clk => cnt_enc[26].CLK
clk => cnt_enc[27].CLK
clk => cnt_enc[28].CLK
clk => cnt_enc[29].CLK
clk => cnt_enc[30].CLK
clk => cnt_enc[31].CLK
clk => cnt[0]~reg0.CLK
clk => cnt[1]~reg0.CLK
clk => cnt[2]~reg0.CLK
clk => cnt[3]~reg0.CLK
clk => cnt[4]~reg0.CLK
clk => cnt[5]~reg0.CLK
clk => cnt[6]~reg0.CLK
clk => cnt[7]~reg0.CLK
clk => cnt[8]~reg0.CLK
clk => cnt[9]~reg0.CLK
clk => cnt[10]~reg0.CLK
clk => cnt[11]~reg0.CLK
clk => cnt[12]~reg0.CLK
clk => cnt[13]~reg0.CLK
clk => cnt[14]~reg0.CLK
clk => cnt[15]~reg0.CLK
clk => cnt[16]~reg0.CLK
clk => cnt[17]~reg0.CLK
clk => cnt[18]~reg0.CLK
clk => cnt[19]~reg0.CLK
clk => cnt[20]~reg0.CLK
clk => cnt[21]~reg0.CLK
clk => cnt[22]~reg0.CLK
clk => cnt[23]~reg0.CLK
clk => cnt[24]~reg0.CLK
clk => cnt[25]~reg0.CLK
clk => cnt[26]~reg0.CLK
clk => cnt[27]~reg0.CLK
clk => cnt[28]~reg0.CLK
clk => cnt[29]~reg0.CLK
clk => cnt[30]~reg0.CLK
clk => cnt[31]~reg0.CLK
clk => step_cnt[0].CLK
clk => step_cnt[1].CLK
clk => step_cnt[2].CLK
clk => step_cnt[3].CLK
clk => step_cnt[4].CLK
clk => step_cnt[5].CLK
clk => step_cnt[6].CLK
clk => step_cnt[7].CLK
clk => step_cnt[8].CLK
clk => step_cnt[9].CLK
clk => step_cnt[10].CLK
clk => step_cnt[11].CLK
clk => step_cnt[12].CLK
clk => step_cnt[13].CLK
clk => step_cnt[14].CLK
clk => step_cnt[15].CLK
clk => step_cnt[16].CLK
clk => step_cnt[17].CLK
clk => step_cnt[18].CLK
clk => step_cnt[19].CLK
clk => step_cnt[20].CLK
clk => step_cnt[21].CLK
clk => step_cnt[22].CLK
clk => step_cnt[23].CLK
clk => step_cnt[24].CLK
clk => step_cnt[25].CLK
clk => step_cnt[26].CLK
clk => step_cnt[27].CLK
clk => step_cnt[28].CLK
clk => step_cnt[29].CLK
clk => step_cnt[30].CLK
clk => step_cnt[31].CLK
aclr => step_reg~1.ACLR
aclr => step_reg~0.ACLR
aclr => step_clk~0.ACLR
aclr => dir_reg~0.ACLR
aclr => dir_reg~1.ACLR
aclr => dir_reg~2.ACLR
aclr => enc_changed_reg~0.ACLR
aclr => delta_enc[0]~reg0.ACLR
aclr => delta_enc[1]~reg0.ACLR
aclr => delta_enc[2]~reg0.ACLR
aclr => delta_enc[3]~reg0.ACLR
aclr => delta_enc[4]~reg0.ACLR
aclr => delta_enc[5]~reg0.ACLR
aclr => delta_enc[6]~reg0.ACLR
aclr => delta_enc[7]~reg0.ACLR
aclr => delta_enc[8]~reg0.ACLR
aclr => delta_enc[9]~reg0.ACLR
aclr => delta_enc[10]~reg0.ACLR
aclr => delta_enc[11]~reg0.ACLR
aclr => delta_enc[12]~reg0.ACLR
aclr => delta_enc[13]~reg0.ACLR
aclr => delta_enc[14]~reg0.ACLR
aclr => delta_enc[15]~reg0.ACLR
aclr => delta_enc[16]~reg0.ACLR
aclr => delta_enc[17]~reg0.ACLR
aclr => delta_enc[18]~reg0.ACLR
aclr => delta_enc[19]~reg0.ACLR
aclr => delta_enc[20]~reg0.ACLR
aclr => delta_enc[21]~reg0.ACLR
aclr => delta_enc[22]~reg0.ACLR
aclr => delta_enc[23]~reg0.ACLR
aclr => delta_enc[24]~reg0.ACLR
aclr => delta_enc[25]~reg0.ACLR
aclr => delta_enc[26]~reg0.ACLR
aclr => delta_enc[27]~reg0.ACLR
aclr => delta_enc[28]~reg0.ACLR
aclr => delta_enc[29]~reg0.ACLR
aclr => delta_enc[30]~reg0.ACLR
aclr => delta_enc[31]~reg0.ACLR
aclr => cnt_enc[0].ACLR
aclr => cnt_enc[1].ACLR
aclr => cnt_enc[2].ACLR
aclr => cnt_enc[3].ACLR
aclr => cnt_enc[4].ACLR
aclr => cnt_enc[5].ACLR
aclr => cnt_enc[6].ACLR
aclr => cnt_enc[7].ACLR
aclr => cnt_enc[8].ACLR
aclr => cnt_enc[9].ACLR
aclr => cnt_enc[10].ACLR
aclr => cnt_enc[11].ACLR
aclr => cnt_enc[12].ACLR
aclr => cnt_enc[13].ACLR
aclr => cnt_enc[14].ACLR
aclr => cnt_enc[15].ACLR
aclr => cnt_enc[16].ACLR
aclr => cnt_enc[17].ACLR
aclr => cnt_enc[18].ACLR
aclr => cnt_enc[19].ACLR
aclr => cnt_enc[20].ACLR
aclr => cnt_enc[21].ACLR
aclr => cnt_enc[22].ACLR
aclr => cnt_enc[23].ACLR
aclr => cnt_enc[24].ACLR
aclr => cnt_enc[25].ACLR
aclr => cnt_enc[26].ACLR
aclr => cnt_enc[27].ACLR
aclr => cnt_enc[28].ACLR
aclr => cnt_enc[29].ACLR
aclr => cnt_enc[30].ACLR
aclr => cnt_enc[31].ACLR
aclr => cnt[0]~reg0.ACLR
aclr => cnt[1]~reg0.ACLR
aclr => cnt[2]~reg0.ACLR
aclr => cnt[3]~reg0.ACLR
aclr => cnt[4]~reg0.ACLR
aclr => cnt[5]~reg0.ACLR
aclr => cnt[6]~reg0.ACLR
aclr => cnt[7]~reg0.ACLR
aclr => cnt[8]~reg0.ACLR
aclr => cnt[9]~reg0.ACLR
aclr => cnt[10]~reg0.ACLR
aclr => cnt[11]~reg0.ACLR
aclr => cnt[12]~reg0.ACLR
aclr => cnt[13]~reg0.ACLR
aclr => cnt[14]~reg0.ACLR
aclr => cnt[15]~reg0.ACLR
aclr => cnt[16]~reg0.ACLR
aclr => cnt[17]~reg0.ACLR
aclr => cnt[18]~reg0.ACLR
aclr => cnt[19]~reg0.ACLR
aclr => cnt[20]~reg0.ACLR
aclr => cnt[21]~reg0.ACLR
aclr => cnt[22]~reg0.ACLR
aclr => cnt[23]~reg0.ACLR
aclr => cnt[24]~reg0.ACLR
aclr => cnt[25]~reg0.ACLR
aclr => cnt[26]~reg0.ACLR
aclr => cnt[27]~reg0.ACLR
aclr => cnt[28]~reg0.ACLR
aclr => cnt[29]~reg0.ACLR
aclr => cnt[30]~reg0.ACLR
aclr => cnt[31]~reg0.ACLR
aclr => step_cnt[0].ACLR
aclr => step_cnt[1].ACLR
aclr => step_cnt[2].ACLR
aclr => step_cnt[3].ACLR
aclr => step_cnt[4].ACLR
aclr => step_cnt[5].ACLR
aclr => step_cnt[6].ACLR
aclr => step_cnt[7].ACLR
aclr => step_cnt[8].ACLR
aclr => step_cnt[9].ACLR
aclr => step_cnt[10].ACLR
aclr => step_cnt[11].ACLR
aclr => step_cnt[12].ACLR
aclr => step_cnt[13].ACLR
aclr => step_cnt[14].ACLR
aclr => step_cnt[15].ACLR
aclr => step_cnt[16].ACLR
aclr => step_cnt[17].ACLR
aclr => step_cnt[18].ACLR
aclr => step_cnt[19].ACLR
aclr => step_cnt[20].ACLR
aclr => step_cnt[21].ACLR
aclr => step_cnt[22].ACLR
aclr => step_cnt[23].ACLR
aclr => step_cnt[24].ACLR
aclr => step_cnt[25].ACLR
aclr => step_cnt[26].ACLR
aclr => step_cnt[27].ACLR
aclr => step_cnt[28].ACLR
aclr => step_cnt[29].ACLR
aclr => step_cnt[30].ACLR
aclr => step_cnt[31].ACLR
sclr => step_reg.OUTPUTSELECT
sclr => step_reg.OUTPUTSELECT
sclr => step_clk.OUTPUTSELECT
sclr => dir_reg.OUTPUTSELECT
sclr => dir_reg.OUTPUTSELECT
sclr => dir_reg.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => enc_changed_reg.OUTPUTSELECT
sclr => always4.IN1
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
addr[1] => always1.IN0
addr[1] => always1.IN0
addr[1] => always1.IN0
addr[1] => always1.IN0
be[0] => always1.IN1
be[0] => always1.IN1
be[0] => Equal1.IN1
be[1] => always1.IN1
be[1] => always1.IN1
be[1] => Equal1.IN0
wrdata[0] => step_cnt.DATAB
wrdata[0] => step_cnt.DATAB
wrdata[1] => step_cnt.DATAB
wrdata[1] => step_cnt.DATAB
wrdata[2] => step_cnt.DATAB
wrdata[2] => step_cnt.DATAB
wrdata[3] => step_cnt.DATAB
wrdata[3] => step_cnt.DATAB
wrdata[4] => step_cnt.DATAB
wrdata[4] => step_cnt.DATAB
wrdata[5] => step_cnt.DATAB
wrdata[5] => step_cnt.DATAB
wrdata[6] => step_cnt.DATAB
wrdata[6] => step_cnt.DATAB
wrdata[7] => step_cnt.DATAB
wrdata[7] => step_cnt.DATAB
wrdata[8] => step_cnt.DATAB
wrdata[8] => step_cnt.DATAB
wrdata[9] => step_cnt.DATAB
wrdata[9] => step_cnt.DATAB
wrdata[10] => step_cnt.DATAB
wrdata[10] => step_cnt.DATAB
wrdata[11] => step_cnt.DATAB
wrdata[11] => step_cnt.DATAB
wrdata[12] => step_cnt.DATAB
wrdata[12] => step_cnt.DATAB
wrdata[13] => step_cnt.DATAB
wrdata[13] => step_cnt.DATAB
wrdata[14] => step_cnt.DATAB
wrdata[14] => step_cnt.DATAB
wrdata[15] => step_cnt.DATAB
wrdata[15] => step_cnt.DATAB
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => always4.IN1
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
enc_changed => enc_changed_reg.DATAA
enc_changed => enc_clk.IN1
step => step_reg.DATAA
dir => dir_reg.DATAA
cnt[0] <= cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[1] <= cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[2] <= cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[3] <= cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[4] <= cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[5] <= cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[6] <= cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[7] <= cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[8] <= cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[9] <= cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[10] <= cnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[11] <= cnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[12] <= cnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[13] <= cnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[14] <= cnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[15] <= cnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[16] <= cnt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[17] <= cnt[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[18] <= cnt[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[19] <= cnt[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[20] <= cnt[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[21] <= cnt[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[22] <= cnt[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[23] <= cnt[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[24] <= cnt[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[25] <= cnt[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[26] <= cnt[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[27] <= cnt[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[28] <= cnt[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[29] <= cnt[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[30] <= cnt[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[31] <= cnt[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[0] <= delta_enc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[1] <= delta_enc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[2] <= delta_enc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[3] <= delta_enc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[4] <= delta_enc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[5] <= delta_enc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[6] <= delta_enc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[7] <= delta_enc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[8] <= delta_enc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[9] <= delta_enc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[10] <= delta_enc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[11] <= delta_enc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[12] <= delta_enc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[13] <= delta_enc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[14] <= delta_enc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[15] <= delta_enc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[16] <= delta_enc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[17] <= delta_enc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[18] <= delta_enc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[19] <= delta_enc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[20] <= delta_enc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[21] <= delta_enc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[22] <= delta_enc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[23] <= delta_enc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[24] <= delta_enc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[25] <= delta_enc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[26] <= delta_enc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[27] <= delta_enc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[28] <= delta_enc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[29] <= delta_enc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[30] <= delta_enc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[31] <= delta_enc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|motor_bus:mtr_inst|step_cnts:cnt_inst|step_dir_cnt:gen_cnt[3].coord_cnt
clk => step_reg~1.CLK
clk => step_reg~0.CLK
clk => step_clk~0.CLK
clk => dir_reg~0.CLK
clk => dir_reg~1.CLK
clk => dir_reg~2.CLK
clk => enc_changed_reg~0.CLK
clk => delta_enc[0]~reg0.CLK
clk => delta_enc[1]~reg0.CLK
clk => delta_enc[2]~reg0.CLK
clk => delta_enc[3]~reg0.CLK
clk => delta_enc[4]~reg0.CLK
clk => delta_enc[5]~reg0.CLK
clk => delta_enc[6]~reg0.CLK
clk => delta_enc[7]~reg0.CLK
clk => delta_enc[8]~reg0.CLK
clk => delta_enc[9]~reg0.CLK
clk => delta_enc[10]~reg0.CLK
clk => delta_enc[11]~reg0.CLK
clk => delta_enc[12]~reg0.CLK
clk => delta_enc[13]~reg0.CLK
clk => delta_enc[14]~reg0.CLK
clk => delta_enc[15]~reg0.CLK
clk => delta_enc[16]~reg0.CLK
clk => delta_enc[17]~reg0.CLK
clk => delta_enc[18]~reg0.CLK
clk => delta_enc[19]~reg0.CLK
clk => delta_enc[20]~reg0.CLK
clk => delta_enc[21]~reg0.CLK
clk => delta_enc[22]~reg0.CLK
clk => delta_enc[23]~reg0.CLK
clk => delta_enc[24]~reg0.CLK
clk => delta_enc[25]~reg0.CLK
clk => delta_enc[26]~reg0.CLK
clk => delta_enc[27]~reg0.CLK
clk => delta_enc[28]~reg0.CLK
clk => delta_enc[29]~reg0.CLK
clk => delta_enc[30]~reg0.CLK
clk => delta_enc[31]~reg0.CLK
clk => cnt_enc[0].CLK
clk => cnt_enc[1].CLK
clk => cnt_enc[2].CLK
clk => cnt_enc[3].CLK
clk => cnt_enc[4].CLK
clk => cnt_enc[5].CLK
clk => cnt_enc[6].CLK
clk => cnt_enc[7].CLK
clk => cnt_enc[8].CLK
clk => cnt_enc[9].CLK
clk => cnt_enc[10].CLK
clk => cnt_enc[11].CLK
clk => cnt_enc[12].CLK
clk => cnt_enc[13].CLK
clk => cnt_enc[14].CLK
clk => cnt_enc[15].CLK
clk => cnt_enc[16].CLK
clk => cnt_enc[17].CLK
clk => cnt_enc[18].CLK
clk => cnt_enc[19].CLK
clk => cnt_enc[20].CLK
clk => cnt_enc[21].CLK
clk => cnt_enc[22].CLK
clk => cnt_enc[23].CLK
clk => cnt_enc[24].CLK
clk => cnt_enc[25].CLK
clk => cnt_enc[26].CLK
clk => cnt_enc[27].CLK
clk => cnt_enc[28].CLK
clk => cnt_enc[29].CLK
clk => cnt_enc[30].CLK
clk => cnt_enc[31].CLK
clk => cnt[0]~reg0.CLK
clk => cnt[1]~reg0.CLK
clk => cnt[2]~reg0.CLK
clk => cnt[3]~reg0.CLK
clk => cnt[4]~reg0.CLK
clk => cnt[5]~reg0.CLK
clk => cnt[6]~reg0.CLK
clk => cnt[7]~reg0.CLK
clk => cnt[8]~reg0.CLK
clk => cnt[9]~reg0.CLK
clk => cnt[10]~reg0.CLK
clk => cnt[11]~reg0.CLK
clk => cnt[12]~reg0.CLK
clk => cnt[13]~reg0.CLK
clk => cnt[14]~reg0.CLK
clk => cnt[15]~reg0.CLK
clk => cnt[16]~reg0.CLK
clk => cnt[17]~reg0.CLK
clk => cnt[18]~reg0.CLK
clk => cnt[19]~reg0.CLK
clk => cnt[20]~reg0.CLK
clk => cnt[21]~reg0.CLK
clk => cnt[22]~reg0.CLK
clk => cnt[23]~reg0.CLK
clk => cnt[24]~reg0.CLK
clk => cnt[25]~reg0.CLK
clk => cnt[26]~reg0.CLK
clk => cnt[27]~reg0.CLK
clk => cnt[28]~reg0.CLK
clk => cnt[29]~reg0.CLK
clk => cnt[30]~reg0.CLK
clk => cnt[31]~reg0.CLK
clk => step_cnt[0].CLK
clk => step_cnt[1].CLK
clk => step_cnt[2].CLK
clk => step_cnt[3].CLK
clk => step_cnt[4].CLK
clk => step_cnt[5].CLK
clk => step_cnt[6].CLK
clk => step_cnt[7].CLK
clk => step_cnt[8].CLK
clk => step_cnt[9].CLK
clk => step_cnt[10].CLK
clk => step_cnt[11].CLK
clk => step_cnt[12].CLK
clk => step_cnt[13].CLK
clk => step_cnt[14].CLK
clk => step_cnt[15].CLK
clk => step_cnt[16].CLK
clk => step_cnt[17].CLK
clk => step_cnt[18].CLK
clk => step_cnt[19].CLK
clk => step_cnt[20].CLK
clk => step_cnt[21].CLK
clk => step_cnt[22].CLK
clk => step_cnt[23].CLK
clk => step_cnt[24].CLK
clk => step_cnt[25].CLK
clk => step_cnt[26].CLK
clk => step_cnt[27].CLK
clk => step_cnt[28].CLK
clk => step_cnt[29].CLK
clk => step_cnt[30].CLK
clk => step_cnt[31].CLK
aclr => step_reg~1.ACLR
aclr => step_reg~0.ACLR
aclr => step_clk~0.ACLR
aclr => dir_reg~0.ACLR
aclr => dir_reg~1.ACLR
aclr => dir_reg~2.ACLR
aclr => enc_changed_reg~0.ACLR
aclr => delta_enc[0]~reg0.ACLR
aclr => delta_enc[1]~reg0.ACLR
aclr => delta_enc[2]~reg0.ACLR
aclr => delta_enc[3]~reg0.ACLR
aclr => delta_enc[4]~reg0.ACLR
aclr => delta_enc[5]~reg0.ACLR
aclr => delta_enc[6]~reg0.ACLR
aclr => delta_enc[7]~reg0.ACLR
aclr => delta_enc[8]~reg0.ACLR
aclr => delta_enc[9]~reg0.ACLR
aclr => delta_enc[10]~reg0.ACLR
aclr => delta_enc[11]~reg0.ACLR
aclr => delta_enc[12]~reg0.ACLR
aclr => delta_enc[13]~reg0.ACLR
aclr => delta_enc[14]~reg0.ACLR
aclr => delta_enc[15]~reg0.ACLR
aclr => delta_enc[16]~reg0.ACLR
aclr => delta_enc[17]~reg0.ACLR
aclr => delta_enc[18]~reg0.ACLR
aclr => delta_enc[19]~reg0.ACLR
aclr => delta_enc[20]~reg0.ACLR
aclr => delta_enc[21]~reg0.ACLR
aclr => delta_enc[22]~reg0.ACLR
aclr => delta_enc[23]~reg0.ACLR
aclr => delta_enc[24]~reg0.ACLR
aclr => delta_enc[25]~reg0.ACLR
aclr => delta_enc[26]~reg0.ACLR
aclr => delta_enc[27]~reg0.ACLR
aclr => delta_enc[28]~reg0.ACLR
aclr => delta_enc[29]~reg0.ACLR
aclr => delta_enc[30]~reg0.ACLR
aclr => delta_enc[31]~reg0.ACLR
aclr => cnt_enc[0].ACLR
aclr => cnt_enc[1].ACLR
aclr => cnt_enc[2].ACLR
aclr => cnt_enc[3].ACLR
aclr => cnt_enc[4].ACLR
aclr => cnt_enc[5].ACLR
aclr => cnt_enc[6].ACLR
aclr => cnt_enc[7].ACLR
aclr => cnt_enc[8].ACLR
aclr => cnt_enc[9].ACLR
aclr => cnt_enc[10].ACLR
aclr => cnt_enc[11].ACLR
aclr => cnt_enc[12].ACLR
aclr => cnt_enc[13].ACLR
aclr => cnt_enc[14].ACLR
aclr => cnt_enc[15].ACLR
aclr => cnt_enc[16].ACLR
aclr => cnt_enc[17].ACLR
aclr => cnt_enc[18].ACLR
aclr => cnt_enc[19].ACLR
aclr => cnt_enc[20].ACLR
aclr => cnt_enc[21].ACLR
aclr => cnt_enc[22].ACLR
aclr => cnt_enc[23].ACLR
aclr => cnt_enc[24].ACLR
aclr => cnt_enc[25].ACLR
aclr => cnt_enc[26].ACLR
aclr => cnt_enc[27].ACLR
aclr => cnt_enc[28].ACLR
aclr => cnt_enc[29].ACLR
aclr => cnt_enc[30].ACLR
aclr => cnt_enc[31].ACLR
aclr => cnt[0]~reg0.ACLR
aclr => cnt[1]~reg0.ACLR
aclr => cnt[2]~reg0.ACLR
aclr => cnt[3]~reg0.ACLR
aclr => cnt[4]~reg0.ACLR
aclr => cnt[5]~reg0.ACLR
aclr => cnt[6]~reg0.ACLR
aclr => cnt[7]~reg0.ACLR
aclr => cnt[8]~reg0.ACLR
aclr => cnt[9]~reg0.ACLR
aclr => cnt[10]~reg0.ACLR
aclr => cnt[11]~reg0.ACLR
aclr => cnt[12]~reg0.ACLR
aclr => cnt[13]~reg0.ACLR
aclr => cnt[14]~reg0.ACLR
aclr => cnt[15]~reg0.ACLR
aclr => cnt[16]~reg0.ACLR
aclr => cnt[17]~reg0.ACLR
aclr => cnt[18]~reg0.ACLR
aclr => cnt[19]~reg0.ACLR
aclr => cnt[20]~reg0.ACLR
aclr => cnt[21]~reg0.ACLR
aclr => cnt[22]~reg0.ACLR
aclr => cnt[23]~reg0.ACLR
aclr => cnt[24]~reg0.ACLR
aclr => cnt[25]~reg0.ACLR
aclr => cnt[26]~reg0.ACLR
aclr => cnt[27]~reg0.ACLR
aclr => cnt[28]~reg0.ACLR
aclr => cnt[29]~reg0.ACLR
aclr => cnt[30]~reg0.ACLR
aclr => cnt[31]~reg0.ACLR
aclr => step_cnt[0].ACLR
aclr => step_cnt[1].ACLR
aclr => step_cnt[2].ACLR
aclr => step_cnt[3].ACLR
aclr => step_cnt[4].ACLR
aclr => step_cnt[5].ACLR
aclr => step_cnt[6].ACLR
aclr => step_cnt[7].ACLR
aclr => step_cnt[8].ACLR
aclr => step_cnt[9].ACLR
aclr => step_cnt[10].ACLR
aclr => step_cnt[11].ACLR
aclr => step_cnt[12].ACLR
aclr => step_cnt[13].ACLR
aclr => step_cnt[14].ACLR
aclr => step_cnt[15].ACLR
aclr => step_cnt[16].ACLR
aclr => step_cnt[17].ACLR
aclr => step_cnt[18].ACLR
aclr => step_cnt[19].ACLR
aclr => step_cnt[20].ACLR
aclr => step_cnt[21].ACLR
aclr => step_cnt[22].ACLR
aclr => step_cnt[23].ACLR
aclr => step_cnt[24].ACLR
aclr => step_cnt[25].ACLR
aclr => step_cnt[26].ACLR
aclr => step_cnt[27].ACLR
aclr => step_cnt[28].ACLR
aclr => step_cnt[29].ACLR
aclr => step_cnt[30].ACLR
aclr => step_cnt[31].ACLR
sclr => step_reg.OUTPUTSELECT
sclr => step_reg.OUTPUTSELECT
sclr => step_clk.OUTPUTSELECT
sclr => dir_reg.OUTPUTSELECT
sclr => dir_reg.OUTPUTSELECT
sclr => dir_reg.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => enc_changed_reg.OUTPUTSELECT
sclr => always4.IN1
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
addr[1] => always1.IN0
addr[1] => always1.IN0
addr[1] => always1.IN0
addr[1] => always1.IN0
be[0] => always1.IN1
be[0] => always1.IN1
be[0] => Equal1.IN1
be[1] => always1.IN1
be[1] => always1.IN1
be[1] => Equal1.IN0
wrdata[0] => step_cnt.DATAB
wrdata[0] => step_cnt.DATAB
wrdata[1] => step_cnt.DATAB
wrdata[1] => step_cnt.DATAB
wrdata[2] => step_cnt.DATAB
wrdata[2] => step_cnt.DATAB
wrdata[3] => step_cnt.DATAB
wrdata[3] => step_cnt.DATAB
wrdata[4] => step_cnt.DATAB
wrdata[4] => step_cnt.DATAB
wrdata[5] => step_cnt.DATAB
wrdata[5] => step_cnt.DATAB
wrdata[6] => step_cnt.DATAB
wrdata[6] => step_cnt.DATAB
wrdata[7] => step_cnt.DATAB
wrdata[7] => step_cnt.DATAB
wrdata[8] => step_cnt.DATAB
wrdata[8] => step_cnt.DATAB
wrdata[9] => step_cnt.DATAB
wrdata[9] => step_cnt.DATAB
wrdata[10] => step_cnt.DATAB
wrdata[10] => step_cnt.DATAB
wrdata[11] => step_cnt.DATAB
wrdata[11] => step_cnt.DATAB
wrdata[12] => step_cnt.DATAB
wrdata[12] => step_cnt.DATAB
wrdata[13] => step_cnt.DATAB
wrdata[13] => step_cnt.DATAB
wrdata[14] => step_cnt.DATAB
wrdata[14] => step_cnt.DATAB
wrdata[15] => step_cnt.DATAB
wrdata[15] => step_cnt.DATAB
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => always4.IN1
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
enc_changed => enc_changed_reg.DATAA
enc_changed => enc_clk.IN1
step => step_reg.DATAA
dir => dir_reg.DATAA
cnt[0] <= cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[1] <= cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[2] <= cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[3] <= cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[4] <= cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[5] <= cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[6] <= cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[7] <= cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[8] <= cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[9] <= cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[10] <= cnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[11] <= cnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[12] <= cnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[13] <= cnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[14] <= cnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[15] <= cnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[16] <= cnt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[17] <= cnt[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[18] <= cnt[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[19] <= cnt[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[20] <= cnt[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[21] <= cnt[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[22] <= cnt[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[23] <= cnt[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[24] <= cnt[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[25] <= cnt[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[26] <= cnt[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[27] <= cnt[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[28] <= cnt[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[29] <= cnt[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[30] <= cnt[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[31] <= cnt[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[0] <= delta_enc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[1] <= delta_enc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[2] <= delta_enc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[3] <= delta_enc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[4] <= delta_enc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[5] <= delta_enc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[6] <= delta_enc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[7] <= delta_enc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[8] <= delta_enc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[9] <= delta_enc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[10] <= delta_enc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[11] <= delta_enc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[12] <= delta_enc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[13] <= delta_enc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[14] <= delta_enc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[15] <= delta_enc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[16] <= delta_enc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[17] <= delta_enc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[18] <= delta_enc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[19] <= delta_enc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[20] <= delta_enc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[21] <= delta_enc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[22] <= delta_enc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[23] <= delta_enc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[24] <= delta_enc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[25] <= delta_enc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[26] <= delta_enc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[27] <= delta_enc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[28] <= delta_enc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[29] <= delta_enc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[30] <= delta_enc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[31] <= delta_enc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|motor_bus:mtr_inst|step_cnts:cnt_inst|step_dir_cnt:gen_cnt[3].dst_cnt
clk => step_reg~1.CLK
clk => step_reg~0.CLK
clk => step_clk~0.CLK
clk => dir_reg~0.CLK
clk => dir_reg~1.CLK
clk => dir_reg~2.CLK
clk => enc_changed_reg~0.CLK
clk => delta_enc[0]~reg0.CLK
clk => delta_enc[1]~reg0.CLK
clk => delta_enc[2]~reg0.CLK
clk => delta_enc[3]~reg0.CLK
clk => delta_enc[4]~reg0.CLK
clk => delta_enc[5]~reg0.CLK
clk => delta_enc[6]~reg0.CLK
clk => delta_enc[7]~reg0.CLK
clk => delta_enc[8]~reg0.CLK
clk => delta_enc[9]~reg0.CLK
clk => delta_enc[10]~reg0.CLK
clk => delta_enc[11]~reg0.CLK
clk => delta_enc[12]~reg0.CLK
clk => delta_enc[13]~reg0.CLK
clk => delta_enc[14]~reg0.CLK
clk => delta_enc[15]~reg0.CLK
clk => delta_enc[16]~reg0.CLK
clk => delta_enc[17]~reg0.CLK
clk => delta_enc[18]~reg0.CLK
clk => delta_enc[19]~reg0.CLK
clk => delta_enc[20]~reg0.CLK
clk => delta_enc[21]~reg0.CLK
clk => delta_enc[22]~reg0.CLK
clk => delta_enc[23]~reg0.CLK
clk => delta_enc[24]~reg0.CLK
clk => delta_enc[25]~reg0.CLK
clk => delta_enc[26]~reg0.CLK
clk => delta_enc[27]~reg0.CLK
clk => delta_enc[28]~reg0.CLK
clk => delta_enc[29]~reg0.CLK
clk => delta_enc[30]~reg0.CLK
clk => delta_enc[31]~reg0.CLK
clk => cnt_enc[0].CLK
clk => cnt_enc[1].CLK
clk => cnt_enc[2].CLK
clk => cnt_enc[3].CLK
clk => cnt_enc[4].CLK
clk => cnt_enc[5].CLK
clk => cnt_enc[6].CLK
clk => cnt_enc[7].CLK
clk => cnt_enc[8].CLK
clk => cnt_enc[9].CLK
clk => cnt_enc[10].CLK
clk => cnt_enc[11].CLK
clk => cnt_enc[12].CLK
clk => cnt_enc[13].CLK
clk => cnt_enc[14].CLK
clk => cnt_enc[15].CLK
clk => cnt_enc[16].CLK
clk => cnt_enc[17].CLK
clk => cnt_enc[18].CLK
clk => cnt_enc[19].CLK
clk => cnt_enc[20].CLK
clk => cnt_enc[21].CLK
clk => cnt_enc[22].CLK
clk => cnt_enc[23].CLK
clk => cnt_enc[24].CLK
clk => cnt_enc[25].CLK
clk => cnt_enc[26].CLK
clk => cnt_enc[27].CLK
clk => cnt_enc[28].CLK
clk => cnt_enc[29].CLK
clk => cnt_enc[30].CLK
clk => cnt_enc[31].CLK
clk => cnt[0]~reg0.CLK
clk => cnt[1]~reg0.CLK
clk => cnt[2]~reg0.CLK
clk => cnt[3]~reg0.CLK
clk => cnt[4]~reg0.CLK
clk => cnt[5]~reg0.CLK
clk => cnt[6]~reg0.CLK
clk => cnt[7]~reg0.CLK
clk => cnt[8]~reg0.CLK
clk => cnt[9]~reg0.CLK
clk => cnt[10]~reg0.CLK
clk => cnt[11]~reg0.CLK
clk => cnt[12]~reg0.CLK
clk => cnt[13]~reg0.CLK
clk => cnt[14]~reg0.CLK
clk => cnt[15]~reg0.CLK
clk => cnt[16]~reg0.CLK
clk => cnt[17]~reg0.CLK
clk => cnt[18]~reg0.CLK
clk => cnt[19]~reg0.CLK
clk => cnt[20]~reg0.CLK
clk => cnt[21]~reg0.CLK
clk => cnt[22]~reg0.CLK
clk => cnt[23]~reg0.CLK
clk => cnt[24]~reg0.CLK
clk => cnt[25]~reg0.CLK
clk => cnt[26]~reg0.CLK
clk => cnt[27]~reg0.CLK
clk => cnt[28]~reg0.CLK
clk => cnt[29]~reg0.CLK
clk => cnt[30]~reg0.CLK
clk => cnt[31]~reg0.CLK
clk => step_cnt[0].CLK
clk => step_cnt[1].CLK
clk => step_cnt[2].CLK
clk => step_cnt[3].CLK
clk => step_cnt[4].CLK
clk => step_cnt[5].CLK
clk => step_cnt[6].CLK
clk => step_cnt[7].CLK
clk => step_cnt[8].CLK
clk => step_cnt[9].CLK
clk => step_cnt[10].CLK
clk => step_cnt[11].CLK
clk => step_cnt[12].CLK
clk => step_cnt[13].CLK
clk => step_cnt[14].CLK
clk => step_cnt[15].CLK
clk => step_cnt[16].CLK
clk => step_cnt[17].CLK
clk => step_cnt[18].CLK
clk => step_cnt[19].CLK
clk => step_cnt[20].CLK
clk => step_cnt[21].CLK
clk => step_cnt[22].CLK
clk => step_cnt[23].CLK
clk => step_cnt[24].CLK
clk => step_cnt[25].CLK
clk => step_cnt[26].CLK
clk => step_cnt[27].CLK
clk => step_cnt[28].CLK
clk => step_cnt[29].CLK
clk => step_cnt[30].CLK
clk => step_cnt[31].CLK
aclr => step_reg~1.ACLR
aclr => step_reg~0.ACLR
aclr => step_clk~0.ACLR
aclr => dir_reg~0.ACLR
aclr => dir_reg~1.ACLR
aclr => dir_reg~2.ACLR
aclr => enc_changed_reg~0.ACLR
aclr => delta_enc[0]~reg0.ACLR
aclr => delta_enc[1]~reg0.ACLR
aclr => delta_enc[2]~reg0.ACLR
aclr => delta_enc[3]~reg0.ACLR
aclr => delta_enc[4]~reg0.ACLR
aclr => delta_enc[5]~reg0.ACLR
aclr => delta_enc[6]~reg0.ACLR
aclr => delta_enc[7]~reg0.ACLR
aclr => delta_enc[8]~reg0.ACLR
aclr => delta_enc[9]~reg0.ACLR
aclr => delta_enc[10]~reg0.ACLR
aclr => delta_enc[11]~reg0.ACLR
aclr => delta_enc[12]~reg0.ACLR
aclr => delta_enc[13]~reg0.ACLR
aclr => delta_enc[14]~reg0.ACLR
aclr => delta_enc[15]~reg0.ACLR
aclr => delta_enc[16]~reg0.ACLR
aclr => delta_enc[17]~reg0.ACLR
aclr => delta_enc[18]~reg0.ACLR
aclr => delta_enc[19]~reg0.ACLR
aclr => delta_enc[20]~reg0.ACLR
aclr => delta_enc[21]~reg0.ACLR
aclr => delta_enc[22]~reg0.ACLR
aclr => delta_enc[23]~reg0.ACLR
aclr => delta_enc[24]~reg0.ACLR
aclr => delta_enc[25]~reg0.ACLR
aclr => delta_enc[26]~reg0.ACLR
aclr => delta_enc[27]~reg0.ACLR
aclr => delta_enc[28]~reg0.ACLR
aclr => delta_enc[29]~reg0.ACLR
aclr => delta_enc[30]~reg0.ACLR
aclr => delta_enc[31]~reg0.ACLR
aclr => cnt_enc[0].ACLR
aclr => cnt_enc[1].ACLR
aclr => cnt_enc[2].ACLR
aclr => cnt_enc[3].ACLR
aclr => cnt_enc[4].ACLR
aclr => cnt_enc[5].ACLR
aclr => cnt_enc[6].ACLR
aclr => cnt_enc[7].ACLR
aclr => cnt_enc[8].ACLR
aclr => cnt_enc[9].ACLR
aclr => cnt_enc[10].ACLR
aclr => cnt_enc[11].ACLR
aclr => cnt_enc[12].ACLR
aclr => cnt_enc[13].ACLR
aclr => cnt_enc[14].ACLR
aclr => cnt_enc[15].ACLR
aclr => cnt_enc[16].ACLR
aclr => cnt_enc[17].ACLR
aclr => cnt_enc[18].ACLR
aclr => cnt_enc[19].ACLR
aclr => cnt_enc[20].ACLR
aclr => cnt_enc[21].ACLR
aclr => cnt_enc[22].ACLR
aclr => cnt_enc[23].ACLR
aclr => cnt_enc[24].ACLR
aclr => cnt_enc[25].ACLR
aclr => cnt_enc[26].ACLR
aclr => cnt_enc[27].ACLR
aclr => cnt_enc[28].ACLR
aclr => cnt_enc[29].ACLR
aclr => cnt_enc[30].ACLR
aclr => cnt_enc[31].ACLR
aclr => cnt[0]~reg0.ACLR
aclr => cnt[1]~reg0.ACLR
aclr => cnt[2]~reg0.ACLR
aclr => cnt[3]~reg0.ACLR
aclr => cnt[4]~reg0.ACLR
aclr => cnt[5]~reg0.ACLR
aclr => cnt[6]~reg0.ACLR
aclr => cnt[7]~reg0.ACLR
aclr => cnt[8]~reg0.ACLR
aclr => cnt[9]~reg0.ACLR
aclr => cnt[10]~reg0.ACLR
aclr => cnt[11]~reg0.ACLR
aclr => cnt[12]~reg0.ACLR
aclr => cnt[13]~reg0.ACLR
aclr => cnt[14]~reg0.ACLR
aclr => cnt[15]~reg0.ACLR
aclr => cnt[16]~reg0.ACLR
aclr => cnt[17]~reg0.ACLR
aclr => cnt[18]~reg0.ACLR
aclr => cnt[19]~reg0.ACLR
aclr => cnt[20]~reg0.ACLR
aclr => cnt[21]~reg0.ACLR
aclr => cnt[22]~reg0.ACLR
aclr => cnt[23]~reg0.ACLR
aclr => cnt[24]~reg0.ACLR
aclr => cnt[25]~reg0.ACLR
aclr => cnt[26]~reg0.ACLR
aclr => cnt[27]~reg0.ACLR
aclr => cnt[28]~reg0.ACLR
aclr => cnt[29]~reg0.ACLR
aclr => cnt[30]~reg0.ACLR
aclr => cnt[31]~reg0.ACLR
aclr => step_cnt[0].ACLR
aclr => step_cnt[1].ACLR
aclr => step_cnt[2].ACLR
aclr => step_cnt[3].ACLR
aclr => step_cnt[4].ACLR
aclr => step_cnt[5].ACLR
aclr => step_cnt[6].ACLR
aclr => step_cnt[7].ACLR
aclr => step_cnt[8].ACLR
aclr => step_cnt[9].ACLR
aclr => step_cnt[10].ACLR
aclr => step_cnt[11].ACLR
aclr => step_cnt[12].ACLR
aclr => step_cnt[13].ACLR
aclr => step_cnt[14].ACLR
aclr => step_cnt[15].ACLR
aclr => step_cnt[16].ACLR
aclr => step_cnt[17].ACLR
aclr => step_cnt[18].ACLR
aclr => step_cnt[19].ACLR
aclr => step_cnt[20].ACLR
aclr => step_cnt[21].ACLR
aclr => step_cnt[22].ACLR
aclr => step_cnt[23].ACLR
aclr => step_cnt[24].ACLR
aclr => step_cnt[25].ACLR
aclr => step_cnt[26].ACLR
aclr => step_cnt[27].ACLR
aclr => step_cnt[28].ACLR
aclr => step_cnt[29].ACLR
aclr => step_cnt[30].ACLR
aclr => step_cnt[31].ACLR
sclr => step_reg.OUTPUTSELECT
sclr => step_reg.OUTPUTSELECT
sclr => step_clk.OUTPUTSELECT
sclr => dir_reg.OUTPUTSELECT
sclr => dir_reg.OUTPUTSELECT
sclr => dir_reg.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => step_cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => enc_changed_reg.OUTPUTSELECT
sclr => always4.IN1
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
sclr => delta_enc.OUTPUTSELECT
addr[1] => always1.IN0
addr[1] => always1.IN0
addr[1] => always1.IN0
addr[1] => always1.IN0
be[0] => always1.IN1
be[0] => always1.IN1
be[0] => Equal1.IN1
be[1] => always1.IN1
be[1] => always1.IN1
be[1] => Equal1.IN0
wrdata[0] => step_cnt.DATAB
wrdata[0] => step_cnt.DATAB
wrdata[1] => step_cnt.DATAB
wrdata[1] => step_cnt.DATAB
wrdata[2] => step_cnt.DATAB
wrdata[2] => step_cnt.DATAB
wrdata[3] => step_cnt.DATAB
wrdata[3] => step_cnt.DATAB
wrdata[4] => step_cnt.DATAB
wrdata[4] => step_cnt.DATAB
wrdata[5] => step_cnt.DATAB
wrdata[5] => step_cnt.DATAB
wrdata[6] => step_cnt.DATAB
wrdata[6] => step_cnt.DATAB
wrdata[7] => step_cnt.DATAB
wrdata[7] => step_cnt.DATAB
wrdata[8] => step_cnt.DATAB
wrdata[8] => step_cnt.DATAB
wrdata[9] => step_cnt.DATAB
wrdata[9] => step_cnt.DATAB
wrdata[10] => step_cnt.DATAB
wrdata[10] => step_cnt.DATAB
wrdata[11] => step_cnt.DATAB
wrdata[11] => step_cnt.DATAB
wrdata[12] => step_cnt.DATAB
wrdata[12] => step_cnt.DATAB
wrdata[13] => step_cnt.DATAB
wrdata[13] => step_cnt.DATAB
wrdata[14] => step_cnt.DATAB
wrdata[14] => step_cnt.DATAB
wrdata[15] => step_cnt.DATAB
wrdata[15] => step_cnt.DATAB
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => step_cnt.OUTPUTSELECT
write => always4.IN1
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => cnt.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
snapshot => delta_enc.OUTPUTSELECT
enc_changed => enc_changed_reg.DATAA
enc_changed => enc_clk.IN1
step => step_reg.DATAA
dir => dir_reg.DATAA
cnt[0] <= cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[1] <= cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[2] <= cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[3] <= cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[4] <= cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[5] <= cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[6] <= cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[7] <= cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[8] <= cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[9] <= cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[10] <= cnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[11] <= cnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[12] <= cnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[13] <= cnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[14] <= cnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[15] <= cnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[16] <= cnt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[17] <= cnt[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[18] <= cnt[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[19] <= cnt[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[20] <= cnt[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[21] <= cnt[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[22] <= cnt[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[23] <= cnt[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[24] <= cnt[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[25] <= cnt[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[26] <= cnt[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[27] <= cnt[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[28] <= cnt[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[29] <= cnt[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[30] <= cnt[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[31] <= cnt[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[0] <= delta_enc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[1] <= delta_enc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[2] <= delta_enc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[3] <= delta_enc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[4] <= delta_enc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[5] <= delta_enc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[6] <= delta_enc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[7] <= delta_enc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[8] <= delta_enc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[9] <= delta_enc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[10] <= delta_enc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[11] <= delta_enc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[12] <= delta_enc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[13] <= delta_enc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[14] <= delta_enc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[15] <= delta_enc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[16] <= delta_enc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[17] <= delta_enc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[18] <= delta_enc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[19] <= delta_enc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[20] <= delta_enc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[21] <= delta_enc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[22] <= delta_enc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[23] <= delta_enc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[24] <= delta_enc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[25] <= delta_enc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[26] <= delta_enc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[27] <= delta_enc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[28] <= delta_enc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[29] <= delta_enc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[30] <= delta_enc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_enc[31] <= delta_enc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|motor_bus:mtr_inst|prescale:to_prescale
clk => clk_ena~0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
aclr => clk_ena~0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => cnt[9].ACLR
aclr => cnt[10].ACLR
aclr => cnt[11].ACLR
aclr => cnt[12].ACLR
aclr => cnt[13].ACLR
aclr => cnt[14].ACLR
aclr => cnt[15].ACLR
sclr => always0.IN0
sclr => clk_ena.IN0
T_scale[0] => cnt.DATAB
T_scale[1] => cnt.DATAB
T_scale[2] => cnt.DATAB
T_scale[3] => cnt.DATAB
T_scale[4] => cnt.DATAB
T_scale[5] => cnt.DATAB
T_scale[6] => cnt.DATAB
T_scale[7] => cnt.DATAB
T_scale[8] => cnt.DATAB
T_scale[9] => cnt.DATAB
T_scale[10] => cnt.DATAB
T_scale[11] => cnt.DATAB
T_scale[12] => cnt.DATAB
T_scale[13] => cnt.DATAB
T_scale[14] => cnt.DATAB
T_scale[15] => cnt.DATAB
enable => clk_ena.IN1
enable => always0.IN1
clk_ena <= clk_ena~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst
clk => rot_enc_zero:encoders[0].encoder.clock
clk => rot_enc_zero:encoders[1].encoder.clock
clk => rot_enc_zero:encoders[2].encoder.clock
clk => rot_enc_zero:encoders[3].encoder.clock
clk => rot_enc_zero:encoders[4].encoder.clock
clk => rot_enc_zero:encoders[5].encoder.clock
clk => rot_enc_zero:encoders[6].encoder.clock
clk => rot_enc_zero:encoders[7].encoder.clock
clk => Z_snap[7][0].CLK
clk => Z_snap[7][1].CLK
clk => Z_snap[7][2].CLK
clk => Z_snap[7][3].CLK
clk => Z_snap[7][4].CLK
clk => Z_snap[7][5].CLK
clk => Z_snap[7][6].CLK
clk => Z_snap[7][7].CLK
clk => Z_snap[7][8].CLK
clk => Z_snap[7][9].CLK
clk => Z_snap[7][10].CLK
clk => Z_snap[7][11].CLK
clk => Z_snap[7][12].CLK
clk => Z_snap[7][13].CLK
clk => Z_snap[7][14].CLK
clk => Z_snap[7][15].CLK
clk => Z_snap[7][16].CLK
clk => Z_snap[7][17].CLK
clk => Z_snap[7][18].CLK
clk => Z_snap[7][19].CLK
clk => Z_snap[7][20].CLK
clk => Z_snap[7][21].CLK
clk => Z_snap[7][22].CLK
clk => Z_snap[7][23].CLK
clk => Z_snap[7][24].CLK
clk => Z_snap[7][25].CLK
clk => Z_snap[7][26].CLK
clk => Z_snap[7][27].CLK
clk => Z_snap[7][28].CLK
clk => Z_snap[7][29].CLK
clk => Z_snap[7][30].CLK
clk => Z_snap[7][31].CLK
clk => enc_snap[7][0].CLK
clk => enc_snap[7][1].CLK
clk => enc_snap[7][2].CLK
clk => enc_snap[7][3].CLK
clk => enc_snap[7][4].CLK
clk => enc_snap[7][5].CLK
clk => enc_snap[7][6].CLK
clk => enc_snap[7][7].CLK
clk => enc_snap[7][8].CLK
clk => enc_snap[7][9].CLK
clk => enc_snap[7][10].CLK
clk => enc_snap[7][11].CLK
clk => enc_snap[7][12].CLK
clk => enc_snap[7][13].CLK
clk => enc_snap[7][14].CLK
clk => enc_snap[7][15].CLK
clk => enc_snap[7][16].CLK
clk => enc_snap[7][17].CLK
clk => enc_snap[7][18].CLK
clk => enc_snap[7][19].CLK
clk => enc_snap[7][20].CLK
clk => enc_snap[7][21].CLK
clk => enc_snap[7][22].CLK
clk => enc_snap[7][23].CLK
clk => enc_snap[7][24].CLK
clk => enc_snap[7][25].CLK
clk => enc_snap[7][26].CLK
clk => enc_snap[7][27].CLK
clk => enc_snap[7][28].CLK
clk => enc_snap[7][29].CLK
clk => enc_snap[7][30].CLK
clk => enc_snap[7][31].CLK
clk => flag[7].CLK
clk => Z_snap[6][0].CLK
clk => Z_snap[6][1].CLK
clk => Z_snap[6][2].CLK
clk => Z_snap[6][3].CLK
clk => Z_snap[6][4].CLK
clk => Z_snap[6][5].CLK
clk => Z_snap[6][6].CLK
clk => Z_snap[6][7].CLK
clk => Z_snap[6][8].CLK
clk => Z_snap[6][9].CLK
clk => Z_snap[6][10].CLK
clk => Z_snap[6][11].CLK
clk => Z_snap[6][12].CLK
clk => Z_snap[6][13].CLK
clk => Z_snap[6][14].CLK
clk => Z_snap[6][15].CLK
clk => Z_snap[6][16].CLK
clk => Z_snap[6][17].CLK
clk => Z_snap[6][18].CLK
clk => Z_snap[6][19].CLK
clk => Z_snap[6][20].CLK
clk => Z_snap[6][21].CLK
clk => Z_snap[6][22].CLK
clk => Z_snap[6][23].CLK
clk => Z_snap[6][24].CLK
clk => Z_snap[6][25].CLK
clk => Z_snap[6][26].CLK
clk => Z_snap[6][27].CLK
clk => Z_snap[6][28].CLK
clk => Z_snap[6][29].CLK
clk => Z_snap[6][30].CLK
clk => Z_snap[6][31].CLK
clk => enc_snap[6][0].CLK
clk => enc_snap[6][1].CLK
clk => enc_snap[6][2].CLK
clk => enc_snap[6][3].CLK
clk => enc_snap[6][4].CLK
clk => enc_snap[6][5].CLK
clk => enc_snap[6][6].CLK
clk => enc_snap[6][7].CLK
clk => enc_snap[6][8].CLK
clk => enc_snap[6][9].CLK
clk => enc_snap[6][10].CLK
clk => enc_snap[6][11].CLK
clk => enc_snap[6][12].CLK
clk => enc_snap[6][13].CLK
clk => enc_snap[6][14].CLK
clk => enc_snap[6][15].CLK
clk => enc_snap[6][16].CLK
clk => enc_snap[6][17].CLK
clk => enc_snap[6][18].CLK
clk => enc_snap[6][19].CLK
clk => enc_snap[6][20].CLK
clk => enc_snap[6][21].CLK
clk => enc_snap[6][22].CLK
clk => enc_snap[6][23].CLK
clk => enc_snap[6][24].CLK
clk => enc_snap[6][25].CLK
clk => enc_snap[6][26].CLK
clk => enc_snap[6][27].CLK
clk => enc_snap[6][28].CLK
clk => enc_snap[6][29].CLK
clk => enc_snap[6][30].CLK
clk => enc_snap[6][31].CLK
clk => flag[6].CLK
clk => Z_snap[5][0].CLK
clk => Z_snap[5][1].CLK
clk => Z_snap[5][2].CLK
clk => Z_snap[5][3].CLK
clk => Z_snap[5][4].CLK
clk => Z_snap[5][5].CLK
clk => Z_snap[5][6].CLK
clk => Z_snap[5][7].CLK
clk => Z_snap[5][8].CLK
clk => Z_snap[5][9].CLK
clk => Z_snap[5][10].CLK
clk => Z_snap[5][11].CLK
clk => Z_snap[5][12].CLK
clk => Z_snap[5][13].CLK
clk => Z_snap[5][14].CLK
clk => Z_snap[5][15].CLK
clk => Z_snap[5][16].CLK
clk => Z_snap[5][17].CLK
clk => Z_snap[5][18].CLK
clk => Z_snap[5][19].CLK
clk => Z_snap[5][20].CLK
clk => Z_snap[5][21].CLK
clk => Z_snap[5][22].CLK
clk => Z_snap[5][23].CLK
clk => Z_snap[5][24].CLK
clk => Z_snap[5][25].CLK
clk => Z_snap[5][26].CLK
clk => Z_snap[5][27].CLK
clk => Z_snap[5][28].CLK
clk => Z_snap[5][29].CLK
clk => Z_snap[5][30].CLK
clk => Z_snap[5][31].CLK
clk => enc_snap[5][0].CLK
clk => enc_snap[5][1].CLK
clk => enc_snap[5][2].CLK
clk => enc_snap[5][3].CLK
clk => enc_snap[5][4].CLK
clk => enc_snap[5][5].CLK
clk => enc_snap[5][6].CLK
clk => enc_snap[5][7].CLK
clk => enc_snap[5][8].CLK
clk => enc_snap[5][9].CLK
clk => enc_snap[5][10].CLK
clk => enc_snap[5][11].CLK
clk => enc_snap[5][12].CLK
clk => enc_snap[5][13].CLK
clk => enc_snap[5][14].CLK
clk => enc_snap[5][15].CLK
clk => enc_snap[5][16].CLK
clk => enc_snap[5][17].CLK
clk => enc_snap[5][18].CLK
clk => enc_snap[5][19].CLK
clk => enc_snap[5][20].CLK
clk => enc_snap[5][21].CLK
clk => enc_snap[5][22].CLK
clk => enc_snap[5][23].CLK
clk => enc_snap[5][24].CLK
clk => enc_snap[5][25].CLK
clk => enc_snap[5][26].CLK
clk => enc_snap[5][27].CLK
clk => enc_snap[5][28].CLK
clk => enc_snap[5][29].CLK
clk => enc_snap[5][30].CLK
clk => enc_snap[5][31].CLK
clk => flag[5].CLK
clk => Z_snap[4][0].CLK
clk => Z_snap[4][1].CLK
clk => Z_snap[4][2].CLK
clk => Z_snap[4][3].CLK
clk => Z_snap[4][4].CLK
clk => Z_snap[4][5].CLK
clk => Z_snap[4][6].CLK
clk => Z_snap[4][7].CLK
clk => Z_snap[4][8].CLK
clk => Z_snap[4][9].CLK
clk => Z_snap[4][10].CLK
clk => Z_snap[4][11].CLK
clk => Z_snap[4][12].CLK
clk => Z_snap[4][13].CLK
clk => Z_snap[4][14].CLK
clk => Z_snap[4][15].CLK
clk => Z_snap[4][16].CLK
clk => Z_snap[4][17].CLK
clk => Z_snap[4][18].CLK
clk => Z_snap[4][19].CLK
clk => Z_snap[4][20].CLK
clk => Z_snap[4][21].CLK
clk => Z_snap[4][22].CLK
clk => Z_snap[4][23].CLK
clk => Z_snap[4][24].CLK
clk => Z_snap[4][25].CLK
clk => Z_snap[4][26].CLK
clk => Z_snap[4][27].CLK
clk => Z_snap[4][28].CLK
clk => Z_snap[4][29].CLK
clk => Z_snap[4][30].CLK
clk => Z_snap[4][31].CLK
clk => enc_snap[4][0].CLK
clk => enc_snap[4][1].CLK
clk => enc_snap[4][2].CLK
clk => enc_snap[4][3].CLK
clk => enc_snap[4][4].CLK
clk => enc_snap[4][5].CLK
clk => enc_snap[4][6].CLK
clk => enc_snap[4][7].CLK
clk => enc_snap[4][8].CLK
clk => enc_snap[4][9].CLK
clk => enc_snap[4][10].CLK
clk => enc_snap[4][11].CLK
clk => enc_snap[4][12].CLK
clk => enc_snap[4][13].CLK
clk => enc_snap[4][14].CLK
clk => enc_snap[4][15].CLK
clk => enc_snap[4][16].CLK
clk => enc_snap[4][17].CLK
clk => enc_snap[4][18].CLK
clk => enc_snap[4][19].CLK
clk => enc_snap[4][20].CLK
clk => enc_snap[4][21].CLK
clk => enc_snap[4][22].CLK
clk => enc_snap[4][23].CLK
clk => enc_snap[4][24].CLK
clk => enc_snap[4][25].CLK
clk => enc_snap[4][26].CLK
clk => enc_snap[4][27].CLK
clk => enc_snap[4][28].CLK
clk => enc_snap[4][29].CLK
clk => enc_snap[4][30].CLK
clk => enc_snap[4][31].CLK
clk => flag[4].CLK
clk => Z_snap[3][0].CLK
clk => Z_snap[3][1].CLK
clk => Z_snap[3][2].CLK
clk => Z_snap[3][3].CLK
clk => Z_snap[3][4].CLK
clk => Z_snap[3][5].CLK
clk => Z_snap[3][6].CLK
clk => Z_snap[3][7].CLK
clk => Z_snap[3][8].CLK
clk => Z_snap[3][9].CLK
clk => Z_snap[3][10].CLK
clk => Z_snap[3][11].CLK
clk => Z_snap[3][12].CLK
clk => Z_snap[3][13].CLK
clk => Z_snap[3][14].CLK
clk => Z_snap[3][15].CLK
clk => Z_snap[3][16].CLK
clk => Z_snap[3][17].CLK
clk => Z_snap[3][18].CLK
clk => Z_snap[3][19].CLK
clk => Z_snap[3][20].CLK
clk => Z_snap[3][21].CLK
clk => Z_snap[3][22].CLK
clk => Z_snap[3][23].CLK
clk => Z_snap[3][24].CLK
clk => Z_snap[3][25].CLK
clk => Z_snap[3][26].CLK
clk => Z_snap[3][27].CLK
clk => Z_snap[3][28].CLK
clk => Z_snap[3][29].CLK
clk => Z_snap[3][30].CLK
clk => Z_snap[3][31].CLK
clk => enc_snap[3][0].CLK
clk => enc_snap[3][1].CLK
clk => enc_snap[3][2].CLK
clk => enc_snap[3][3].CLK
clk => enc_snap[3][4].CLK
clk => enc_snap[3][5].CLK
clk => enc_snap[3][6].CLK
clk => enc_snap[3][7].CLK
clk => enc_snap[3][8].CLK
clk => enc_snap[3][9].CLK
clk => enc_snap[3][10].CLK
clk => enc_snap[3][11].CLK
clk => enc_snap[3][12].CLK
clk => enc_snap[3][13].CLK
clk => enc_snap[3][14].CLK
clk => enc_snap[3][15].CLK
clk => enc_snap[3][16].CLK
clk => enc_snap[3][17].CLK
clk => enc_snap[3][18].CLK
clk => enc_snap[3][19].CLK
clk => enc_snap[3][20].CLK
clk => enc_snap[3][21].CLK
clk => enc_snap[3][22].CLK
clk => enc_snap[3][23].CLK
clk => enc_snap[3][24].CLK
clk => enc_snap[3][25].CLK
clk => enc_snap[3][26].CLK
clk => enc_snap[3][27].CLK
clk => enc_snap[3][28].CLK
clk => enc_snap[3][29].CLK
clk => enc_snap[3][30].CLK
clk => enc_snap[3][31].CLK
clk => flag[3].CLK
clk => Z_snap[2][0].CLK
clk => Z_snap[2][1].CLK
clk => Z_snap[2][2].CLK
clk => Z_snap[2][3].CLK
clk => Z_snap[2][4].CLK
clk => Z_snap[2][5].CLK
clk => Z_snap[2][6].CLK
clk => Z_snap[2][7].CLK
clk => Z_snap[2][8].CLK
clk => Z_snap[2][9].CLK
clk => Z_snap[2][10].CLK
clk => Z_snap[2][11].CLK
clk => Z_snap[2][12].CLK
clk => Z_snap[2][13].CLK
clk => Z_snap[2][14].CLK
clk => Z_snap[2][15].CLK
clk => Z_snap[2][16].CLK
clk => Z_snap[2][17].CLK
clk => Z_snap[2][18].CLK
clk => Z_snap[2][19].CLK
clk => Z_snap[2][20].CLK
clk => Z_snap[2][21].CLK
clk => Z_snap[2][22].CLK
clk => Z_snap[2][23].CLK
clk => Z_snap[2][24].CLK
clk => Z_snap[2][25].CLK
clk => Z_snap[2][26].CLK
clk => Z_snap[2][27].CLK
clk => Z_snap[2][28].CLK
clk => Z_snap[2][29].CLK
clk => Z_snap[2][30].CLK
clk => Z_snap[2][31].CLK
clk => enc_snap[2][0].CLK
clk => enc_snap[2][1].CLK
clk => enc_snap[2][2].CLK
clk => enc_snap[2][3].CLK
clk => enc_snap[2][4].CLK
clk => enc_snap[2][5].CLK
clk => enc_snap[2][6].CLK
clk => enc_snap[2][7].CLK
clk => enc_snap[2][8].CLK
clk => enc_snap[2][9].CLK
clk => enc_snap[2][10].CLK
clk => enc_snap[2][11].CLK
clk => enc_snap[2][12].CLK
clk => enc_snap[2][13].CLK
clk => enc_snap[2][14].CLK
clk => enc_snap[2][15].CLK
clk => enc_snap[2][16].CLK
clk => enc_snap[2][17].CLK
clk => enc_snap[2][18].CLK
clk => enc_snap[2][19].CLK
clk => enc_snap[2][20].CLK
clk => enc_snap[2][21].CLK
clk => enc_snap[2][22].CLK
clk => enc_snap[2][23].CLK
clk => enc_snap[2][24].CLK
clk => enc_snap[2][25].CLK
clk => enc_snap[2][26].CLK
clk => enc_snap[2][27].CLK
clk => enc_snap[2][28].CLK
clk => enc_snap[2][29].CLK
clk => enc_snap[2][30].CLK
clk => enc_snap[2][31].CLK
clk => flag[2].CLK
clk => Z_snap[1][0].CLK
clk => Z_snap[1][1].CLK
clk => Z_snap[1][2].CLK
clk => Z_snap[1][3].CLK
clk => Z_snap[1][4].CLK
clk => Z_snap[1][5].CLK
clk => Z_snap[1][6].CLK
clk => Z_snap[1][7].CLK
clk => Z_snap[1][8].CLK
clk => Z_snap[1][9].CLK
clk => Z_snap[1][10].CLK
clk => Z_snap[1][11].CLK
clk => Z_snap[1][12].CLK
clk => Z_snap[1][13].CLK
clk => Z_snap[1][14].CLK
clk => Z_snap[1][15].CLK
clk => Z_snap[1][16].CLK
clk => Z_snap[1][17].CLK
clk => Z_snap[1][18].CLK
clk => Z_snap[1][19].CLK
clk => Z_snap[1][20].CLK
clk => Z_snap[1][21].CLK
clk => Z_snap[1][22].CLK
clk => Z_snap[1][23].CLK
clk => Z_snap[1][24].CLK
clk => Z_snap[1][25].CLK
clk => Z_snap[1][26].CLK
clk => Z_snap[1][27].CLK
clk => Z_snap[1][28].CLK
clk => Z_snap[1][29].CLK
clk => Z_snap[1][30].CLK
clk => Z_snap[1][31].CLK
clk => enc_snap[1][0].CLK
clk => enc_snap[1][1].CLK
clk => enc_snap[1][2].CLK
clk => enc_snap[1][3].CLK
clk => enc_snap[1][4].CLK
clk => enc_snap[1][5].CLK
clk => enc_snap[1][6].CLK
clk => enc_snap[1][7].CLK
clk => enc_snap[1][8].CLK
clk => enc_snap[1][9].CLK
clk => enc_snap[1][10].CLK
clk => enc_snap[1][11].CLK
clk => enc_snap[1][12].CLK
clk => enc_snap[1][13].CLK
clk => enc_snap[1][14].CLK
clk => enc_snap[1][15].CLK
clk => enc_snap[1][16].CLK
clk => enc_snap[1][17].CLK
clk => enc_snap[1][18].CLK
clk => enc_snap[1][19].CLK
clk => enc_snap[1][20].CLK
clk => enc_snap[1][21].CLK
clk => enc_snap[1][22].CLK
clk => enc_snap[1][23].CLK
clk => enc_snap[1][24].CLK
clk => enc_snap[1][25].CLK
clk => enc_snap[1][26].CLK
clk => enc_snap[1][27].CLK
clk => enc_snap[1][28].CLK
clk => enc_snap[1][29].CLK
clk => enc_snap[1][30].CLK
clk => enc_snap[1][31].CLK
clk => flag[1].CLK
clk => Z_snap[0][0].CLK
clk => Z_snap[0][1].CLK
clk => Z_snap[0][2].CLK
clk => Z_snap[0][3].CLK
clk => Z_snap[0][4].CLK
clk => Z_snap[0][5].CLK
clk => Z_snap[0][6].CLK
clk => Z_snap[0][7].CLK
clk => Z_snap[0][8].CLK
clk => Z_snap[0][9].CLK
clk => Z_snap[0][10].CLK
clk => Z_snap[0][11].CLK
clk => Z_snap[0][12].CLK
clk => Z_snap[0][13].CLK
clk => Z_snap[0][14].CLK
clk => Z_snap[0][15].CLK
clk => Z_snap[0][16].CLK
clk => Z_snap[0][17].CLK
clk => Z_snap[0][18].CLK
clk => Z_snap[0][19].CLK
clk => Z_snap[0][20].CLK
clk => Z_snap[0][21].CLK
clk => Z_snap[0][22].CLK
clk => Z_snap[0][23].CLK
clk => Z_snap[0][24].CLK
clk => Z_snap[0][25].CLK
clk => Z_snap[0][26].CLK
clk => Z_snap[0][27].CLK
clk => Z_snap[0][28].CLK
clk => Z_snap[0][29].CLK
clk => Z_snap[0][30].CLK
clk => Z_snap[0][31].CLK
clk => enc_snap[0][0].CLK
clk => enc_snap[0][1].CLK
clk => enc_snap[0][2].CLK
clk => enc_snap[0][3].CLK
clk => enc_snap[0][4].CLK
clk => enc_snap[0][5].CLK
clk => enc_snap[0][6].CLK
clk => enc_snap[0][7].CLK
clk => enc_snap[0][8].CLK
clk => enc_snap[0][9].CLK
clk => enc_snap[0][10].CLK
clk => enc_snap[0][11].CLK
clk => enc_snap[0][12].CLK
clk => enc_snap[0][13].CLK
clk => enc_snap[0][14].CLK
clk => enc_snap[0][15].CLK
clk => enc_snap[0][16].CLK
clk => enc_snap[0][17].CLK
clk => enc_snap[0][18].CLK
clk => enc_snap[0][19].CLK
clk => enc_snap[0][20].CLK
clk => enc_snap[0][21].CLK
clk => enc_snap[0][22].CLK
clk => enc_snap[0][23].CLK
clk => enc_snap[0][24].CLK
clk => enc_snap[0][25].CLK
clk => enc_snap[0][26].CLK
clk => enc_snap[0][27].CLK
clk => enc_snap[0][28].CLK
clk => enc_snap[0][29].CLK
clk => enc_snap[0][30].CLK
clk => enc_snap[0][31].CLK
clk => flag[0].CLK
clk => rddata[0]~reg0.CLK
clk => rddata[1]~reg0.CLK
clk => rddata[2]~reg0.CLK
clk => rddata[3]~reg0.CLK
clk => rddata[4]~reg0.CLK
clk => rddata[5]~reg0.CLK
clk => rddata[6]~reg0.CLK
clk => rddata[7]~reg0.CLK
clk => rddata[8]~reg0.CLK
clk => rddata[9]~reg0.CLK
clk => rddata[10]~reg0.CLK
clk => rddata[11]~reg0.CLK
clk => rddata[12]~reg0.CLK
clk => rddata[13]~reg0.CLK
clk => rddata[14]~reg0.CLK
clk => rddata[15]~reg0.CLK
clk => l_snapshot.CLK
clk => flag_clr[0].CLK
clk => flag_clr[1].CLK
clk => flag_clr[2].CLK
clk => flag_clr[3].CLK
clk => flag_clr[4].CLK
clk => flag_clr[5].CLK
clk => flag_clr[6].CLK
clk => flag_clr[7].CLK
clk => enc_clr[0].CLK
clk => enc_clr[1].CLK
clk => enc_clr[2].CLK
clk => enc_clr[3].CLK
clk => enc_clr[4].CLK
clk => enc_clr[5].CLK
clk => enc_clr[6].CLK
clk => enc_clr[7].CLK
clk => dir[0].CLK
clk => dir[1].CLK
clk => dir[2].CLK
clk => dir[3].CLK
clk => dir[4].CLK
clk => dir[5].CLK
clk => dir[6].CLK
clk => dir[7].CLK
clk => ena[0].CLK
clk => ena[1].CLK
clk => ena[2].CLK
clk => ena[3].CLK
clk => ena[4].CLK
clk => ena[5].CLK
clk => ena[6].CLK
clk => ena[7].CLK
aclr => Z_snap[7][0].ACLR
aclr => Z_snap[7][1].ACLR
aclr => Z_snap[7][2].ACLR
aclr => Z_snap[7][3].ACLR
aclr => Z_snap[7][4].ACLR
aclr => Z_snap[7][5].ACLR
aclr => Z_snap[7][6].ACLR
aclr => Z_snap[7][7].ACLR
aclr => Z_snap[7][8].ACLR
aclr => Z_snap[7][9].ACLR
aclr => Z_snap[7][10].ACLR
aclr => Z_snap[7][11].ACLR
aclr => Z_snap[7][12].ACLR
aclr => Z_snap[7][13].ACLR
aclr => Z_snap[7][14].ACLR
aclr => Z_snap[7][15].ACLR
aclr => Z_snap[7][16].ACLR
aclr => Z_snap[7][17].ACLR
aclr => Z_snap[7][18].ACLR
aclr => Z_snap[7][19].ACLR
aclr => Z_snap[7][20].ACLR
aclr => Z_snap[7][21].ACLR
aclr => Z_snap[7][22].ACLR
aclr => Z_snap[7][23].ACLR
aclr => Z_snap[7][24].ACLR
aclr => Z_snap[7][25].ACLR
aclr => Z_snap[7][26].ACLR
aclr => Z_snap[7][27].ACLR
aclr => Z_snap[7][28].ACLR
aclr => Z_snap[7][29].ACLR
aclr => Z_snap[7][30].ACLR
aclr => Z_snap[7][31].ACLR
aclr => enc_snap[7][0].ACLR
aclr => enc_snap[7][1].ACLR
aclr => enc_snap[7][2].ACLR
aclr => enc_snap[7][3].ACLR
aclr => enc_snap[7][4].ACLR
aclr => enc_snap[7][5].ACLR
aclr => enc_snap[7][6].ACLR
aclr => enc_snap[7][7].ACLR
aclr => enc_snap[7][8].ACLR
aclr => enc_snap[7][9].ACLR
aclr => enc_snap[7][10].ACLR
aclr => enc_snap[7][11].ACLR
aclr => enc_snap[7][12].ACLR
aclr => enc_snap[7][13].ACLR
aclr => enc_snap[7][14].ACLR
aclr => enc_snap[7][15].ACLR
aclr => enc_snap[7][16].ACLR
aclr => enc_snap[7][17].ACLR
aclr => enc_snap[7][18].ACLR
aclr => enc_snap[7][19].ACLR
aclr => enc_snap[7][20].ACLR
aclr => enc_snap[7][21].ACLR
aclr => enc_snap[7][22].ACLR
aclr => enc_snap[7][23].ACLR
aclr => enc_snap[7][24].ACLR
aclr => enc_snap[7][25].ACLR
aclr => enc_snap[7][26].ACLR
aclr => enc_snap[7][27].ACLR
aclr => enc_snap[7][28].ACLR
aclr => enc_snap[7][29].ACLR
aclr => enc_snap[7][30].ACLR
aclr => enc_snap[7][31].ACLR
aclr => flag[7].ACLR
aclr => Z_snap[6][0].ACLR
aclr => Z_snap[6][1].ACLR
aclr => Z_snap[6][2].ACLR
aclr => Z_snap[6][3].ACLR
aclr => Z_snap[6][4].ACLR
aclr => Z_snap[6][5].ACLR
aclr => Z_snap[6][6].ACLR
aclr => Z_snap[6][7].ACLR
aclr => Z_snap[6][8].ACLR
aclr => Z_snap[6][9].ACLR
aclr => Z_snap[6][10].ACLR
aclr => Z_snap[6][11].ACLR
aclr => Z_snap[6][12].ACLR
aclr => Z_snap[6][13].ACLR
aclr => Z_snap[6][14].ACLR
aclr => Z_snap[6][15].ACLR
aclr => Z_snap[6][16].ACLR
aclr => Z_snap[6][17].ACLR
aclr => Z_snap[6][18].ACLR
aclr => Z_snap[6][19].ACLR
aclr => Z_snap[6][20].ACLR
aclr => Z_snap[6][21].ACLR
aclr => Z_snap[6][22].ACLR
aclr => Z_snap[6][23].ACLR
aclr => Z_snap[6][24].ACLR
aclr => Z_snap[6][25].ACLR
aclr => Z_snap[6][26].ACLR
aclr => Z_snap[6][27].ACLR
aclr => Z_snap[6][28].ACLR
aclr => Z_snap[6][29].ACLR
aclr => Z_snap[6][30].ACLR
aclr => Z_snap[6][31].ACLR
aclr => enc_snap[6][0].ACLR
aclr => enc_snap[6][1].ACLR
aclr => enc_snap[6][2].ACLR
aclr => enc_snap[6][3].ACLR
aclr => enc_snap[6][4].ACLR
aclr => enc_snap[6][5].ACLR
aclr => enc_snap[6][6].ACLR
aclr => enc_snap[6][7].ACLR
aclr => enc_snap[6][8].ACLR
aclr => enc_snap[6][9].ACLR
aclr => enc_snap[6][10].ACLR
aclr => enc_snap[6][11].ACLR
aclr => enc_snap[6][12].ACLR
aclr => enc_snap[6][13].ACLR
aclr => enc_snap[6][14].ACLR
aclr => enc_snap[6][15].ACLR
aclr => enc_snap[6][16].ACLR
aclr => enc_snap[6][17].ACLR
aclr => enc_snap[6][18].ACLR
aclr => enc_snap[6][19].ACLR
aclr => enc_snap[6][20].ACLR
aclr => enc_snap[6][21].ACLR
aclr => enc_snap[6][22].ACLR
aclr => enc_snap[6][23].ACLR
aclr => enc_snap[6][24].ACLR
aclr => enc_snap[6][25].ACLR
aclr => enc_snap[6][26].ACLR
aclr => enc_snap[6][27].ACLR
aclr => enc_snap[6][28].ACLR
aclr => enc_snap[6][29].ACLR
aclr => enc_snap[6][30].ACLR
aclr => enc_snap[6][31].ACLR
aclr => flag[6].ACLR
aclr => Z_snap[5][0].ACLR
aclr => Z_snap[5][1].ACLR
aclr => Z_snap[5][2].ACLR
aclr => Z_snap[5][3].ACLR
aclr => Z_snap[5][4].ACLR
aclr => Z_snap[5][5].ACLR
aclr => Z_snap[5][6].ACLR
aclr => Z_snap[5][7].ACLR
aclr => Z_snap[5][8].ACLR
aclr => Z_snap[5][9].ACLR
aclr => Z_snap[5][10].ACLR
aclr => Z_snap[5][11].ACLR
aclr => Z_snap[5][12].ACLR
aclr => Z_snap[5][13].ACLR
aclr => Z_snap[5][14].ACLR
aclr => Z_snap[5][15].ACLR
aclr => Z_snap[5][16].ACLR
aclr => Z_snap[5][17].ACLR
aclr => Z_snap[5][18].ACLR
aclr => Z_snap[5][19].ACLR
aclr => Z_snap[5][20].ACLR
aclr => Z_snap[5][21].ACLR
aclr => Z_snap[5][22].ACLR
aclr => Z_snap[5][23].ACLR
aclr => Z_snap[5][24].ACLR
aclr => Z_snap[5][25].ACLR
aclr => Z_snap[5][26].ACLR
aclr => Z_snap[5][27].ACLR
aclr => Z_snap[5][28].ACLR
aclr => Z_snap[5][29].ACLR
aclr => Z_snap[5][30].ACLR
aclr => Z_snap[5][31].ACLR
aclr => enc_snap[5][0].ACLR
aclr => enc_snap[5][1].ACLR
aclr => enc_snap[5][2].ACLR
aclr => enc_snap[5][3].ACLR
aclr => enc_snap[5][4].ACLR
aclr => enc_snap[5][5].ACLR
aclr => enc_snap[5][6].ACLR
aclr => enc_snap[5][7].ACLR
aclr => enc_snap[5][8].ACLR
aclr => enc_snap[5][9].ACLR
aclr => enc_snap[5][10].ACLR
aclr => enc_snap[5][11].ACLR
aclr => enc_snap[5][12].ACLR
aclr => enc_snap[5][13].ACLR
aclr => enc_snap[5][14].ACLR
aclr => enc_snap[5][15].ACLR
aclr => enc_snap[5][16].ACLR
aclr => enc_snap[5][17].ACLR
aclr => enc_snap[5][18].ACLR
aclr => enc_snap[5][19].ACLR
aclr => enc_snap[5][20].ACLR
aclr => enc_snap[5][21].ACLR
aclr => enc_snap[5][22].ACLR
aclr => enc_snap[5][23].ACLR
aclr => enc_snap[5][24].ACLR
aclr => enc_snap[5][25].ACLR
aclr => enc_snap[5][26].ACLR
aclr => enc_snap[5][27].ACLR
aclr => enc_snap[5][28].ACLR
aclr => enc_snap[5][29].ACLR
aclr => enc_snap[5][30].ACLR
aclr => enc_snap[5][31].ACLR
aclr => flag[5].ACLR
aclr => Z_snap[4][0].ACLR
aclr => Z_snap[4][1].ACLR
aclr => Z_snap[4][2].ACLR
aclr => Z_snap[4][3].ACLR
aclr => Z_snap[4][4].ACLR
aclr => Z_snap[4][5].ACLR
aclr => Z_snap[4][6].ACLR
aclr => Z_snap[4][7].ACLR
aclr => Z_snap[4][8].ACLR
aclr => Z_snap[4][9].ACLR
aclr => Z_snap[4][10].ACLR
aclr => Z_snap[4][11].ACLR
aclr => Z_snap[4][12].ACLR
aclr => Z_snap[4][13].ACLR
aclr => Z_snap[4][14].ACLR
aclr => Z_snap[4][15].ACLR
aclr => Z_snap[4][16].ACLR
aclr => Z_snap[4][17].ACLR
aclr => Z_snap[4][18].ACLR
aclr => Z_snap[4][19].ACLR
aclr => Z_snap[4][20].ACLR
aclr => Z_snap[4][21].ACLR
aclr => Z_snap[4][22].ACLR
aclr => Z_snap[4][23].ACLR
aclr => Z_snap[4][24].ACLR
aclr => Z_snap[4][25].ACLR
aclr => Z_snap[4][26].ACLR
aclr => Z_snap[4][27].ACLR
aclr => Z_snap[4][28].ACLR
aclr => Z_snap[4][29].ACLR
aclr => Z_snap[4][30].ACLR
aclr => Z_snap[4][31].ACLR
aclr => enc_snap[4][0].ACLR
aclr => enc_snap[4][1].ACLR
aclr => enc_snap[4][2].ACLR
aclr => enc_snap[4][3].ACLR
aclr => enc_snap[4][4].ACLR
aclr => enc_snap[4][5].ACLR
aclr => enc_snap[4][6].ACLR
aclr => enc_snap[4][7].ACLR
aclr => enc_snap[4][8].ACLR
aclr => enc_snap[4][9].ACLR
aclr => enc_snap[4][10].ACLR
aclr => enc_snap[4][11].ACLR
aclr => enc_snap[4][12].ACLR
aclr => enc_snap[4][13].ACLR
aclr => enc_snap[4][14].ACLR
aclr => enc_snap[4][15].ACLR
aclr => enc_snap[4][16].ACLR
aclr => enc_snap[4][17].ACLR
aclr => enc_snap[4][18].ACLR
aclr => enc_snap[4][19].ACLR
aclr => enc_snap[4][20].ACLR
aclr => enc_snap[4][21].ACLR
aclr => enc_snap[4][22].ACLR
aclr => enc_snap[4][23].ACLR
aclr => enc_snap[4][24].ACLR
aclr => enc_snap[4][25].ACLR
aclr => enc_snap[4][26].ACLR
aclr => enc_snap[4][27].ACLR
aclr => enc_snap[4][28].ACLR
aclr => enc_snap[4][29].ACLR
aclr => enc_snap[4][30].ACLR
aclr => enc_snap[4][31].ACLR
aclr => flag[4].ACLR
aclr => Z_snap[3][0].ACLR
aclr => Z_snap[3][1].ACLR
aclr => Z_snap[3][2].ACLR
aclr => Z_snap[3][3].ACLR
aclr => Z_snap[3][4].ACLR
aclr => Z_snap[3][5].ACLR
aclr => Z_snap[3][6].ACLR
aclr => Z_snap[3][7].ACLR
aclr => Z_snap[3][8].ACLR
aclr => Z_snap[3][9].ACLR
aclr => Z_snap[3][10].ACLR
aclr => Z_snap[3][11].ACLR
aclr => Z_snap[3][12].ACLR
aclr => Z_snap[3][13].ACLR
aclr => Z_snap[3][14].ACLR
aclr => Z_snap[3][15].ACLR
aclr => Z_snap[3][16].ACLR
aclr => Z_snap[3][17].ACLR
aclr => Z_snap[3][18].ACLR
aclr => Z_snap[3][19].ACLR
aclr => Z_snap[3][20].ACLR
aclr => Z_snap[3][21].ACLR
aclr => Z_snap[3][22].ACLR
aclr => Z_snap[3][23].ACLR
aclr => Z_snap[3][24].ACLR
aclr => Z_snap[3][25].ACLR
aclr => Z_snap[3][26].ACLR
aclr => Z_snap[3][27].ACLR
aclr => Z_snap[3][28].ACLR
aclr => Z_snap[3][29].ACLR
aclr => Z_snap[3][30].ACLR
aclr => Z_snap[3][31].ACLR
aclr => enc_snap[3][0].ACLR
aclr => enc_snap[3][1].ACLR
aclr => enc_snap[3][2].ACLR
aclr => enc_snap[3][3].ACLR
aclr => enc_snap[3][4].ACLR
aclr => enc_snap[3][5].ACLR
aclr => enc_snap[3][6].ACLR
aclr => enc_snap[3][7].ACLR
aclr => enc_snap[3][8].ACLR
aclr => enc_snap[3][9].ACLR
aclr => enc_snap[3][10].ACLR
aclr => enc_snap[3][11].ACLR
aclr => enc_snap[3][12].ACLR
aclr => enc_snap[3][13].ACLR
aclr => enc_snap[3][14].ACLR
aclr => enc_snap[3][15].ACLR
aclr => enc_snap[3][16].ACLR
aclr => enc_snap[3][17].ACLR
aclr => enc_snap[3][18].ACLR
aclr => enc_snap[3][19].ACLR
aclr => enc_snap[3][20].ACLR
aclr => enc_snap[3][21].ACLR
aclr => enc_snap[3][22].ACLR
aclr => enc_snap[3][23].ACLR
aclr => enc_snap[3][24].ACLR
aclr => enc_snap[3][25].ACLR
aclr => enc_snap[3][26].ACLR
aclr => enc_snap[3][27].ACLR
aclr => enc_snap[3][28].ACLR
aclr => enc_snap[3][29].ACLR
aclr => enc_snap[3][30].ACLR
aclr => enc_snap[3][31].ACLR
aclr => flag[3].ACLR
aclr => Z_snap[2][0].ACLR
aclr => Z_snap[2][1].ACLR
aclr => Z_snap[2][2].ACLR
aclr => Z_snap[2][3].ACLR
aclr => Z_snap[2][4].ACLR
aclr => Z_snap[2][5].ACLR
aclr => Z_snap[2][6].ACLR
aclr => Z_snap[2][7].ACLR
aclr => Z_snap[2][8].ACLR
aclr => Z_snap[2][9].ACLR
aclr => Z_snap[2][10].ACLR
aclr => Z_snap[2][11].ACLR
aclr => Z_snap[2][12].ACLR
aclr => Z_snap[2][13].ACLR
aclr => Z_snap[2][14].ACLR
aclr => Z_snap[2][15].ACLR
aclr => Z_snap[2][16].ACLR
aclr => Z_snap[2][17].ACLR
aclr => Z_snap[2][18].ACLR
aclr => Z_snap[2][19].ACLR
aclr => Z_snap[2][20].ACLR
aclr => Z_snap[2][21].ACLR
aclr => Z_snap[2][22].ACLR
aclr => Z_snap[2][23].ACLR
aclr => Z_snap[2][24].ACLR
aclr => Z_snap[2][25].ACLR
aclr => Z_snap[2][26].ACLR
aclr => Z_snap[2][27].ACLR
aclr => Z_snap[2][28].ACLR
aclr => Z_snap[2][29].ACLR
aclr => Z_snap[2][30].ACLR
aclr => Z_snap[2][31].ACLR
aclr => enc_snap[2][0].ACLR
aclr => enc_snap[2][1].ACLR
aclr => enc_snap[2][2].ACLR
aclr => enc_snap[2][3].ACLR
aclr => enc_snap[2][4].ACLR
aclr => enc_snap[2][5].ACLR
aclr => enc_snap[2][6].ACLR
aclr => enc_snap[2][7].ACLR
aclr => enc_snap[2][8].ACLR
aclr => enc_snap[2][9].ACLR
aclr => enc_snap[2][10].ACLR
aclr => enc_snap[2][11].ACLR
aclr => enc_snap[2][12].ACLR
aclr => enc_snap[2][13].ACLR
aclr => enc_snap[2][14].ACLR
aclr => enc_snap[2][15].ACLR
aclr => enc_snap[2][16].ACLR
aclr => enc_snap[2][17].ACLR
aclr => enc_snap[2][18].ACLR
aclr => enc_snap[2][19].ACLR
aclr => enc_snap[2][20].ACLR
aclr => enc_snap[2][21].ACLR
aclr => enc_snap[2][22].ACLR
aclr => enc_snap[2][23].ACLR
aclr => enc_snap[2][24].ACLR
aclr => enc_snap[2][25].ACLR
aclr => enc_snap[2][26].ACLR
aclr => enc_snap[2][27].ACLR
aclr => enc_snap[2][28].ACLR
aclr => enc_snap[2][29].ACLR
aclr => enc_snap[2][30].ACLR
aclr => enc_snap[2][31].ACLR
aclr => flag[2].ACLR
aclr => Z_snap[1][0].ACLR
aclr => Z_snap[1][1].ACLR
aclr => Z_snap[1][2].ACLR
aclr => Z_snap[1][3].ACLR
aclr => Z_snap[1][4].ACLR
aclr => Z_snap[1][5].ACLR
aclr => Z_snap[1][6].ACLR
aclr => Z_snap[1][7].ACLR
aclr => Z_snap[1][8].ACLR
aclr => Z_snap[1][9].ACLR
aclr => Z_snap[1][10].ACLR
aclr => Z_snap[1][11].ACLR
aclr => Z_snap[1][12].ACLR
aclr => Z_snap[1][13].ACLR
aclr => Z_snap[1][14].ACLR
aclr => Z_snap[1][15].ACLR
aclr => Z_snap[1][16].ACLR
aclr => Z_snap[1][17].ACLR
aclr => Z_snap[1][18].ACLR
aclr => Z_snap[1][19].ACLR
aclr => Z_snap[1][20].ACLR
aclr => Z_snap[1][21].ACLR
aclr => Z_snap[1][22].ACLR
aclr => Z_snap[1][23].ACLR
aclr => Z_snap[1][24].ACLR
aclr => Z_snap[1][25].ACLR
aclr => Z_snap[1][26].ACLR
aclr => Z_snap[1][27].ACLR
aclr => Z_snap[1][28].ACLR
aclr => Z_snap[1][29].ACLR
aclr => Z_snap[1][30].ACLR
aclr => Z_snap[1][31].ACLR
aclr => enc_snap[1][0].ACLR
aclr => enc_snap[1][1].ACLR
aclr => enc_snap[1][2].ACLR
aclr => enc_snap[1][3].ACLR
aclr => enc_snap[1][4].ACLR
aclr => enc_snap[1][5].ACLR
aclr => enc_snap[1][6].ACLR
aclr => enc_snap[1][7].ACLR
aclr => enc_snap[1][8].ACLR
aclr => enc_snap[1][9].ACLR
aclr => enc_snap[1][10].ACLR
aclr => enc_snap[1][11].ACLR
aclr => enc_snap[1][12].ACLR
aclr => enc_snap[1][13].ACLR
aclr => enc_snap[1][14].ACLR
aclr => enc_snap[1][15].ACLR
aclr => enc_snap[1][16].ACLR
aclr => enc_snap[1][17].ACLR
aclr => enc_snap[1][18].ACLR
aclr => enc_snap[1][19].ACLR
aclr => enc_snap[1][20].ACLR
aclr => enc_snap[1][21].ACLR
aclr => enc_snap[1][22].ACLR
aclr => enc_snap[1][23].ACLR
aclr => enc_snap[1][24].ACLR
aclr => enc_snap[1][25].ACLR
aclr => enc_snap[1][26].ACLR
aclr => enc_snap[1][27].ACLR
aclr => enc_snap[1][28].ACLR
aclr => enc_snap[1][29].ACLR
aclr => enc_snap[1][30].ACLR
aclr => enc_snap[1][31].ACLR
aclr => flag[1].ACLR
aclr => Z_snap[0][0].ACLR
aclr => Z_snap[0][1].ACLR
aclr => Z_snap[0][2].ACLR
aclr => Z_snap[0][3].ACLR
aclr => Z_snap[0][4].ACLR
aclr => Z_snap[0][5].ACLR
aclr => Z_snap[0][6].ACLR
aclr => Z_snap[0][7].ACLR
aclr => Z_snap[0][8].ACLR
aclr => Z_snap[0][9].ACLR
aclr => Z_snap[0][10].ACLR
aclr => Z_snap[0][11].ACLR
aclr => Z_snap[0][12].ACLR
aclr => Z_snap[0][13].ACLR
aclr => Z_snap[0][14].ACLR
aclr => Z_snap[0][15].ACLR
aclr => Z_snap[0][16].ACLR
aclr => Z_snap[0][17].ACLR
aclr => Z_snap[0][18].ACLR
aclr => Z_snap[0][19].ACLR
aclr => Z_snap[0][20].ACLR
aclr => Z_snap[0][21].ACLR
aclr => Z_snap[0][22].ACLR
aclr => Z_snap[0][23].ACLR
aclr => Z_snap[0][24].ACLR
aclr => Z_snap[0][25].ACLR
aclr => Z_snap[0][26].ACLR
aclr => Z_snap[0][27].ACLR
aclr => Z_snap[0][28].ACLR
aclr => Z_snap[0][29].ACLR
aclr => Z_snap[0][30].ACLR
aclr => Z_snap[0][31].ACLR
aclr => enc_snap[0][0].ACLR
aclr => enc_snap[0][1].ACLR
aclr => enc_snap[0][2].ACLR
aclr => enc_snap[0][3].ACLR
aclr => enc_snap[0][4].ACLR
aclr => enc_snap[0][5].ACLR
aclr => enc_snap[0][6].ACLR
aclr => enc_snap[0][7].ACLR
aclr => enc_snap[0][8].ACLR
aclr => enc_snap[0][9].ACLR
aclr => enc_snap[0][10].ACLR
aclr => enc_snap[0][11].ACLR
aclr => enc_snap[0][12].ACLR
aclr => enc_snap[0][13].ACLR
aclr => enc_snap[0][14].ACLR
aclr => enc_snap[0][15].ACLR
aclr => enc_snap[0][16].ACLR
aclr => enc_snap[0][17].ACLR
aclr => enc_snap[0][18].ACLR
aclr => enc_snap[0][19].ACLR
aclr => enc_snap[0][20].ACLR
aclr => enc_snap[0][21].ACLR
aclr => enc_snap[0][22].ACLR
aclr => enc_snap[0][23].ACLR
aclr => enc_snap[0][24].ACLR
aclr => enc_snap[0][25].ACLR
aclr => enc_snap[0][26].ACLR
aclr => enc_snap[0][27].ACLR
aclr => enc_snap[0][28].ACLR
aclr => enc_snap[0][29].ACLR
aclr => enc_snap[0][30].ACLR
aclr => enc_snap[0][31].ACLR
aclr => flag[0].ACLR
aclr => rddata[0]~reg0.ACLR
aclr => rddata[1]~reg0.ACLR
aclr => rddata[2]~reg0.ACLR
aclr => rddata[3]~reg0.ACLR
aclr => rddata[4]~reg0.ACLR
aclr => rddata[5]~reg0.ACLR
aclr => rddata[6]~reg0.ACLR
aclr => rddata[7]~reg0.ACLR
aclr => rddata[8]~reg0.ACLR
aclr => rddata[9]~reg0.ACLR
aclr => rddata[10]~reg0.ACLR
aclr => rddata[11]~reg0.ACLR
aclr => rddata[12]~reg0.ACLR
aclr => rddata[13]~reg0.ACLR
aclr => rddata[14]~reg0.ACLR
aclr => rddata[15]~reg0.ACLR
aclr => dir[0].ACLR
aclr => dir[1].ACLR
aclr => dir[2].ACLR
aclr => dir[3].ACLR
aclr => dir[4].ACLR
aclr => dir[5].ACLR
aclr => dir[6].ACLR
aclr => dir[7].ACLR
aclr => ena[0].PRESET
aclr => ena[1].PRESET
aclr => ena[2].PRESET
aclr => ena[3].PRESET
aclr => ena[4].PRESET
aclr => ena[5].PRESET
aclr => ena[6].PRESET
aclr => ena[7].PRESET
sclr => ena.OUTPUTSELECT
sclr => ena.OUTPUTSELECT
sclr => ena.OUTPUTSELECT
sclr => ena.OUTPUTSELECT
sclr => ena.OUTPUTSELECT
sclr => ena.OUTPUTSELECT
sclr => ena.OUTPUTSELECT
sclr => ena.OUTPUTSELECT
sclr => dir.OUTPUTSELECT
sclr => dir.OUTPUTSELECT
sclr => dir.OUTPUTSELECT
sclr => dir.OUTPUTSELECT
sclr => dir.OUTPUTSELECT
sclr => dir.OUTPUTSELECT
sclr => dir.OUTPUTSELECT
sclr => dir.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => always3.IN1
sclr => comb.IN1
sclr => always5.IN1
sclr => comb.IN1
sclr => always7.IN1
sclr => comb.IN1
sclr => always9.IN1
sclr => comb.IN1
sclr => always11.IN1
sclr => comb.IN1
sclr => always13.IN1
sclr => comb.IN1
sclr => always15.IN1
sclr => comb.IN1
sclr => comb.IN1
sclr => always18.IN1
rdaddr[0] => LessThan0.IN32
rdaddr[0] => Equal6.IN63
rdaddr[0] => Equal7.IN63
rdaddr[0] => Equal8.IN63
rdaddr[0] => Equal9.IN63
rdaddr[1] => LessThan0.IN31
rdaddr[1] => Equal6.IN62
rdaddr[1] => Equal7.IN62
rdaddr[1] => Equal8.IN62
rdaddr[1] => Equal9.IN62
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[1] => rddata.OUTPUTSELECT
rdaddr[2] => LessThan0.IN30
rdaddr[2] => Equal6.IN61
rdaddr[2] => Equal7.IN61
rdaddr[2] => Equal8.IN61
rdaddr[2] => Equal9.IN61
rdaddr[2] => rddata.OUTPUTSELECT
rdaddr[2] => rddata.OUTPUTSELECT
rdaddr[2] => rddata.OUTPUTSELECT
rdaddr[2] => rddata.OUTPUTSELECT
rdaddr[2] => rddata.OUTPUTSELECT
rdaddr[2] => rddata.OUTPUTSELECT
rdaddr[2] => rddata.OUTPUTSELECT
rdaddr[2] => rddata.OUTPUTSELECT
rdaddr[2] => rddata.OUTPUTSELECT
rdaddr[2] => rddata.OUTPUTSELECT
rdaddr[2] => rddata.OUTPUTSELECT
rdaddr[2] => rddata.OUTPUTSELECT
rdaddr[2] => rddata.OUTPUTSELECT
rdaddr[2] => rddata.OUTPUTSELECT
rdaddr[2] => rddata.OUTPUTSELECT
rdaddr[2] => rddata.OUTPUTSELECT
rdaddr[3] => LessThan0.IN29
rdaddr[3] => Equal6.IN60
rdaddr[3] => Equal7.IN60
rdaddr[3] => Equal8.IN60
rdaddr[3] => Equal9.IN60
rdaddr[3] => Mux0.IN2
rdaddr[3] => Mux1.IN2
rdaddr[3] => Mux2.IN2
rdaddr[3] => Mux3.IN2
rdaddr[3] => Mux4.IN2
rdaddr[3] => Mux5.IN2
rdaddr[3] => Mux6.IN2
rdaddr[3] => Mux7.IN2
rdaddr[3] => Mux8.IN2
rdaddr[3] => Mux9.IN2
rdaddr[3] => Mux10.IN2
rdaddr[3] => Mux11.IN2
rdaddr[3] => Mux12.IN2
rdaddr[3] => Mux13.IN2
rdaddr[3] => Mux14.IN2
rdaddr[3] => Mux15.IN2
rdaddr[3] => Mux16.IN2
rdaddr[3] => Mux17.IN2
rdaddr[3] => Mux18.IN2
rdaddr[3] => Mux19.IN2
rdaddr[3] => Mux20.IN2
rdaddr[3] => Mux21.IN2
rdaddr[3] => Mux22.IN2
rdaddr[3] => Mux23.IN2
rdaddr[3] => Mux24.IN2
rdaddr[3] => Mux25.IN2
rdaddr[3] => Mux26.IN2
rdaddr[3] => Mux27.IN2
rdaddr[3] => Mux28.IN2
rdaddr[3] => Mux29.IN2
rdaddr[3] => Mux30.IN2
rdaddr[3] => Mux31.IN2
rdaddr[3] => Mux32.IN2
rdaddr[3] => Mux33.IN2
rdaddr[3] => Mux34.IN2
rdaddr[3] => Mux35.IN2
rdaddr[3] => Mux36.IN2
rdaddr[3] => Mux37.IN2
rdaddr[3] => Mux38.IN2
rdaddr[3] => Mux39.IN2
rdaddr[3] => Mux40.IN2
rdaddr[3] => Mux41.IN2
rdaddr[3] => Mux42.IN2
rdaddr[3] => Mux43.IN2
rdaddr[3] => Mux44.IN2
rdaddr[3] => Mux45.IN2
rdaddr[3] => Mux46.IN2
rdaddr[3] => Mux47.IN2
rdaddr[3] => Mux48.IN2
rdaddr[3] => Mux49.IN2
rdaddr[3] => Mux50.IN2
rdaddr[3] => Mux51.IN2
rdaddr[3] => Mux52.IN2
rdaddr[3] => Mux53.IN2
rdaddr[3] => Mux54.IN2
rdaddr[3] => Mux55.IN2
rdaddr[3] => Mux56.IN2
rdaddr[3] => Mux57.IN2
rdaddr[3] => Mux58.IN2
rdaddr[3] => Mux59.IN2
rdaddr[3] => Mux60.IN2
rdaddr[3] => Mux61.IN2
rdaddr[3] => Mux62.IN2
rdaddr[3] => Mux63.IN2
rdaddr[4] => LessThan0.IN28
rdaddr[4] => Equal6.IN59
rdaddr[4] => Equal7.IN59
rdaddr[4] => Equal8.IN59
rdaddr[4] => Equal9.IN59
rdaddr[4] => Mux0.IN1
rdaddr[4] => Mux1.IN1
rdaddr[4] => Mux2.IN1
rdaddr[4] => Mux3.IN1
rdaddr[4] => Mux4.IN1
rdaddr[4] => Mux5.IN1
rdaddr[4] => Mux6.IN1
rdaddr[4] => Mux7.IN1
rdaddr[4] => Mux8.IN1
rdaddr[4] => Mux9.IN1
rdaddr[4] => Mux10.IN1
rdaddr[4] => Mux11.IN1
rdaddr[4] => Mux12.IN1
rdaddr[4] => Mux13.IN1
rdaddr[4] => Mux14.IN1
rdaddr[4] => Mux15.IN1
rdaddr[4] => Mux16.IN1
rdaddr[4] => Mux17.IN1
rdaddr[4] => Mux18.IN1
rdaddr[4] => Mux19.IN1
rdaddr[4] => Mux20.IN1
rdaddr[4] => Mux21.IN1
rdaddr[4] => Mux22.IN1
rdaddr[4] => Mux23.IN1
rdaddr[4] => Mux24.IN1
rdaddr[4] => Mux25.IN1
rdaddr[4] => Mux26.IN1
rdaddr[4] => Mux27.IN1
rdaddr[4] => Mux28.IN1
rdaddr[4] => Mux29.IN1
rdaddr[4] => Mux30.IN1
rdaddr[4] => Mux31.IN1
rdaddr[4] => Mux32.IN1
rdaddr[4] => Mux33.IN1
rdaddr[4] => Mux34.IN1
rdaddr[4] => Mux35.IN1
rdaddr[4] => Mux36.IN1
rdaddr[4] => Mux37.IN1
rdaddr[4] => Mux38.IN1
rdaddr[4] => Mux39.IN1
rdaddr[4] => Mux40.IN1
rdaddr[4] => Mux41.IN1
rdaddr[4] => Mux42.IN1
rdaddr[4] => Mux43.IN1
rdaddr[4] => Mux44.IN1
rdaddr[4] => Mux45.IN1
rdaddr[4] => Mux46.IN1
rdaddr[4] => Mux47.IN1
rdaddr[4] => Mux48.IN1
rdaddr[4] => Mux49.IN1
rdaddr[4] => Mux50.IN1
rdaddr[4] => Mux51.IN1
rdaddr[4] => Mux52.IN1
rdaddr[4] => Mux53.IN1
rdaddr[4] => Mux54.IN1
rdaddr[4] => Mux55.IN1
rdaddr[4] => Mux56.IN1
rdaddr[4] => Mux57.IN1
rdaddr[4] => Mux58.IN1
rdaddr[4] => Mux59.IN1
rdaddr[4] => Mux60.IN1
rdaddr[4] => Mux61.IN1
rdaddr[4] => Mux62.IN1
rdaddr[4] => Mux63.IN1
rdaddr[5] => LessThan0.IN27
rdaddr[5] => Equal6.IN58
rdaddr[5] => Equal7.IN58
rdaddr[5] => Equal8.IN58
rdaddr[5] => Equal9.IN58
rdaddr[5] => Mux0.IN0
rdaddr[5] => Mux1.IN0
rdaddr[5] => Mux2.IN0
rdaddr[5] => Mux3.IN0
rdaddr[5] => Mux4.IN0
rdaddr[5] => Mux5.IN0
rdaddr[5] => Mux6.IN0
rdaddr[5] => Mux7.IN0
rdaddr[5] => Mux8.IN0
rdaddr[5] => Mux9.IN0
rdaddr[5] => Mux10.IN0
rdaddr[5] => Mux11.IN0
rdaddr[5] => Mux12.IN0
rdaddr[5] => Mux13.IN0
rdaddr[5] => Mux14.IN0
rdaddr[5] => Mux15.IN0
rdaddr[5] => Mux16.IN0
rdaddr[5] => Mux17.IN0
rdaddr[5] => Mux18.IN0
rdaddr[5] => Mux19.IN0
rdaddr[5] => Mux20.IN0
rdaddr[5] => Mux21.IN0
rdaddr[5] => Mux22.IN0
rdaddr[5] => Mux23.IN0
rdaddr[5] => Mux24.IN0
rdaddr[5] => Mux25.IN0
rdaddr[5] => Mux26.IN0
rdaddr[5] => Mux27.IN0
rdaddr[5] => Mux28.IN0
rdaddr[5] => Mux29.IN0
rdaddr[5] => Mux30.IN0
rdaddr[5] => Mux31.IN0
rdaddr[5] => Mux32.IN0
rdaddr[5] => Mux33.IN0
rdaddr[5] => Mux34.IN0
rdaddr[5] => Mux35.IN0
rdaddr[5] => Mux36.IN0
rdaddr[5] => Mux37.IN0
rdaddr[5] => Mux38.IN0
rdaddr[5] => Mux39.IN0
rdaddr[5] => Mux40.IN0
rdaddr[5] => Mux41.IN0
rdaddr[5] => Mux42.IN0
rdaddr[5] => Mux43.IN0
rdaddr[5] => Mux44.IN0
rdaddr[5] => Mux45.IN0
rdaddr[5] => Mux46.IN0
rdaddr[5] => Mux47.IN0
rdaddr[5] => Mux48.IN0
rdaddr[5] => Mux49.IN0
rdaddr[5] => Mux50.IN0
rdaddr[5] => Mux51.IN0
rdaddr[5] => Mux52.IN0
rdaddr[5] => Mux53.IN0
rdaddr[5] => Mux54.IN0
rdaddr[5] => Mux55.IN0
rdaddr[5] => Mux56.IN0
rdaddr[5] => Mux57.IN0
rdaddr[5] => Mux58.IN0
rdaddr[5] => Mux59.IN0
rdaddr[5] => Mux60.IN0
rdaddr[5] => Mux61.IN0
rdaddr[5] => Mux62.IN0
rdaddr[5] => Mux63.IN0
rdaddr[6] => LessThan0.IN26
rdaddr[6] => Equal6.IN57
rdaddr[6] => Equal7.IN57
rdaddr[6] => Equal8.IN57
rdaddr[6] => Equal9.IN57
rdaddr[7] => Equal0.IN24
rdaddr[8] => Equal0.IN0
rdaddr[9] => Equal0.IN23
rdaddr[10] => Equal0.IN22
rdaddr[11] => Equal0.IN21
rdaddr[12] => Equal0.IN20
rdaddr[13] => Equal0.IN19
rdaddr[14] => Equal0.IN18
rdaddr[15] => Equal0.IN17
wraddr[0] => Equal2.IN63
wraddr[0] => Equal3.IN63
wraddr[0] => LessThan1.IN32
wraddr[0] => LessThan2.IN32
wraddr[0] => LessThan3.IN32
wraddr[0] => LessThan4.IN32
wraddr[0] => LessThan5.IN32
wraddr[0] => LessThan6.IN32
wraddr[0] => LessThan7.IN32
wraddr[0] => LessThan8.IN32
wraddr[0] => Equal4.IN31
wraddr[0] => Equal5.IN31
wraddr[1] => Equal2.IN62
wraddr[1] => Equal3.IN62
wraddr[1] => rot_enc_zero:encoders[0].encoder.addr
wraddr[1] => LessThan1.IN31
wraddr[1] => rot_enc_zero:encoders[1].encoder.addr
wraddr[1] => LessThan2.IN31
wraddr[1] => rot_enc_zero:encoders[2].encoder.addr
wraddr[1] => LessThan3.IN31
wraddr[1] => rot_enc_zero:encoders[3].encoder.addr
wraddr[1] => LessThan4.IN31
wraddr[1] => rot_enc_zero:encoders[4].encoder.addr
wraddr[1] => LessThan5.IN31
wraddr[1] => rot_enc_zero:encoders[5].encoder.addr
wraddr[1] => LessThan6.IN31
wraddr[1] => rot_enc_zero:encoders[6].encoder.addr
wraddr[1] => LessThan7.IN31
wraddr[1] => rot_enc_zero:encoders[7].encoder.addr
wraddr[1] => LessThan8.IN31
wraddr[1] => Equal4.IN30
wraddr[1] => Equal5.IN30
wraddr[2] => Equal2.IN61
wraddr[2] => Equal3.IN61
wraddr[2] => LessThan1.IN30
wraddr[2] => LessThan2.IN30
wraddr[2] => LessThan3.IN30
wraddr[2] => LessThan4.IN30
wraddr[2] => LessThan5.IN30
wraddr[2] => LessThan6.IN30
wraddr[2] => LessThan7.IN30
wraddr[2] => LessThan8.IN30
wraddr[2] => Equal4.IN29
wraddr[2] => Equal5.IN29
wraddr[2] => comb.IN1
wraddr[2] => comb.IN1
wraddr[2] => comb.IN1
wraddr[2] => comb.IN1
wraddr[2] => comb.IN1
wraddr[2] => comb.IN1
wraddr[2] => comb.IN1
wraddr[2] => comb.IN1
wraddr[3] => Equal2.IN60
wraddr[3] => Equal3.IN60
wraddr[3] => LessThan1.IN29
wraddr[3] => LessThan2.IN29
wraddr[3] => LessThan3.IN29
wraddr[3] => LessThan4.IN29
wraddr[3] => LessThan5.IN29
wraddr[3] => LessThan6.IN29
wraddr[3] => LessThan7.IN29
wraddr[3] => LessThan8.IN29
wraddr[3] => Equal4.IN28
wraddr[3] => Equal5.IN0
wraddr[3] => Equal10.IN31
wraddr[3] => Equal11.IN0
wraddr[3] => Equal12.IN31
wraddr[3] => Equal13.IN1
wraddr[3] => Equal14.IN31
wraddr[3] => Equal15.IN1
wraddr[3] => Equal16.IN31
wraddr[3] => Equal17.IN2
wraddr[4] => Equal2.IN59
wraddr[4] => Equal3.IN59
wraddr[4] => LessThan1.IN28
wraddr[4] => LessThan2.IN28
wraddr[4] => LessThan3.IN28
wraddr[4] => LessThan4.IN28
wraddr[4] => LessThan5.IN28
wraddr[4] => LessThan6.IN28
wraddr[4] => LessThan7.IN28
wraddr[4] => LessThan8.IN28
wraddr[4] => Equal4.IN27
wraddr[4] => Equal5.IN28
wraddr[4] => Equal10.IN30
wraddr[4] => Equal11.IN31
wraddr[4] => Equal12.IN0
wraddr[4] => Equal13.IN0
wraddr[4] => Equal14.IN30
wraddr[4] => Equal15.IN31
wraddr[4] => Equal16.IN1
wraddr[4] => Equal17.IN1
wraddr[5] => Equal2.IN58
wraddr[5] => Equal3.IN58
wraddr[5] => LessThan1.IN27
wraddr[5] => LessThan2.IN27
wraddr[5] => LessThan3.IN27
wraddr[5] => LessThan4.IN27
wraddr[5] => LessThan5.IN27
wraddr[5] => LessThan6.IN27
wraddr[5] => LessThan7.IN27
wraddr[5] => LessThan8.IN27
wraddr[5] => Equal4.IN26
wraddr[5] => Equal5.IN27
wraddr[5] => Equal10.IN29
wraddr[5] => Equal11.IN30
wraddr[5] => Equal12.IN30
wraddr[5] => Equal13.IN31
wraddr[5] => Equal14.IN0
wraddr[5] => Equal15.IN0
wraddr[5] => Equal16.IN0
wraddr[5] => Equal17.IN0
wraddr[6] => Equal2.IN57
wraddr[6] => Equal3.IN57
wraddr[6] => LessThan1.IN26
wraddr[6] => LessThan2.IN26
wraddr[6] => LessThan3.IN26
wraddr[6] => LessThan4.IN26
wraddr[6] => LessThan5.IN26
wraddr[6] => LessThan6.IN26
wraddr[6] => LessThan7.IN26
wraddr[6] => LessThan8.IN26
wraddr[6] => Equal4.IN25
wraddr[6] => Equal5.IN26
wraddr[7] => Equal1.IN24
wraddr[8] => Equal1.IN0
wraddr[9] => Equal1.IN23
wraddr[10] => Equal1.IN22
wraddr[11] => Equal1.IN21
wraddr[12] => Equal1.IN20
wraddr[13] => Equal1.IN19
wraddr[14] => Equal1.IN18
wraddr[15] => Equal1.IN17
be[0] => ena.OUTPUTSELECT
be[0] => ena.OUTPUTSELECT
be[0] => ena.OUTPUTSELECT
be[0] => ena.OUTPUTSELECT
be[0] => ena.OUTPUTSELECT
be[0] => ena.OUTPUTSELECT
be[0] => ena.OUTPUTSELECT
be[0] => ena.OUTPUTSELECT
be[0] => dir.OUTPUTSELECT
be[0] => dir.OUTPUTSELECT
be[0] => dir.OUTPUTSELECT
be[0] => dir.OUTPUTSELECT
be[0] => dir.OUTPUTSELECT
be[0] => dir.OUTPUTSELECT
be[0] => dir.OUTPUTSELECT
be[0] => dir.OUTPUTSELECT
be[0] => enc_clr.IN1
be[0] => l_snapshot.IN0
be[0] => rot_enc_zero:encoders[0].encoder.be[0]
be[0] => rot_enc_zero:encoders[1].encoder.be[0]
be[0] => rot_enc_zero:encoders[2].encoder.be[0]
be[0] => rot_enc_zero:encoders[3].encoder.be[0]
be[0] => rot_enc_zero:encoders[4].encoder.be[0]
be[0] => rot_enc_zero:encoders[5].encoder.be[0]
be[0] => rot_enc_zero:encoders[6].encoder.be[0]
be[0] => rot_enc_zero:encoders[7].encoder.be[0]
be[1] => flag_clr.IN1
be[1] => rot_enc_zero:encoders[0].encoder.be[1]
be[1] => rot_enc_zero:encoders[1].encoder.be[1]
be[1] => rot_enc_zero:encoders[2].encoder.be[1]
be[1] => rot_enc_zero:encoders[3].encoder.be[1]
be[1] => rot_enc_zero:encoders[4].encoder.be[1]
be[1] => rot_enc_zero:encoders[5].encoder.be[1]
be[1] => rot_enc_zero:encoders[6].encoder.be[1]
be[1] => rot_enc_zero:encoders[7].encoder.be[1]
write => always0.IN1
write => comb.IN1
write => comb.IN1
write => comb.IN1
write => comb.IN1
write => comb.IN1
write => comb.IN1
write => comb.IN1
write => comb.IN1
wrdata[0] => ena.DATAB
wrdata[0] => dir.DATAB
wrdata[0] => enc_clr.IN1
wrdata[0] => l_snapshot.IN1
wrdata[0] => rot_enc_zero:encoders[0].encoder.data[0]
wrdata[0] => rot_enc_zero:encoders[1].encoder.data[0]
wrdata[0] => rot_enc_zero:encoders[2].encoder.data[0]
wrdata[0] => rot_enc_zero:encoders[3].encoder.data[0]
wrdata[0] => rot_enc_zero:encoders[4].encoder.data[0]
wrdata[0] => rot_enc_zero:encoders[5].encoder.data[0]
wrdata[0] => rot_enc_zero:encoders[6].encoder.data[0]
wrdata[0] => rot_enc_zero:encoders[7].encoder.data[0]
wrdata[1] => ena.DATAB
wrdata[1] => dir.DATAB
wrdata[1] => enc_clr.IN1
wrdata[1] => rot_enc_zero:encoders[0].encoder.data[1]
wrdata[1] => rot_enc_zero:encoders[1].encoder.data[1]
wrdata[1] => rot_enc_zero:encoders[2].encoder.data[1]
wrdata[1] => rot_enc_zero:encoders[3].encoder.data[1]
wrdata[1] => rot_enc_zero:encoders[4].encoder.data[1]
wrdata[1] => rot_enc_zero:encoders[5].encoder.data[1]
wrdata[1] => rot_enc_zero:encoders[6].encoder.data[1]
wrdata[1] => rot_enc_zero:encoders[7].encoder.data[1]
wrdata[2] => ena.DATAB
wrdata[2] => dir.DATAB
wrdata[2] => enc_clr.IN1
wrdata[2] => rot_enc_zero:encoders[0].encoder.data[2]
wrdata[2] => rot_enc_zero:encoders[1].encoder.data[2]
wrdata[2] => rot_enc_zero:encoders[2].encoder.data[2]
wrdata[2] => rot_enc_zero:encoders[3].encoder.data[2]
wrdata[2] => rot_enc_zero:encoders[4].encoder.data[2]
wrdata[2] => rot_enc_zero:encoders[5].encoder.data[2]
wrdata[2] => rot_enc_zero:encoders[6].encoder.data[2]
wrdata[2] => rot_enc_zero:encoders[7].encoder.data[2]
wrdata[3] => ena.DATAB
wrdata[3] => dir.DATAB
wrdata[3] => enc_clr.IN1
wrdata[3] => rot_enc_zero:encoders[0].encoder.data[3]
wrdata[3] => rot_enc_zero:encoders[1].encoder.data[3]
wrdata[3] => rot_enc_zero:encoders[2].encoder.data[3]
wrdata[3] => rot_enc_zero:encoders[3].encoder.data[3]
wrdata[3] => rot_enc_zero:encoders[4].encoder.data[3]
wrdata[3] => rot_enc_zero:encoders[5].encoder.data[3]
wrdata[3] => rot_enc_zero:encoders[6].encoder.data[3]
wrdata[3] => rot_enc_zero:encoders[7].encoder.data[3]
wrdata[4] => ena.DATAB
wrdata[4] => dir.DATAB
wrdata[4] => enc_clr.IN1
wrdata[4] => rot_enc_zero:encoders[0].encoder.data[4]
wrdata[4] => rot_enc_zero:encoders[1].encoder.data[4]
wrdata[4] => rot_enc_zero:encoders[2].encoder.data[4]
wrdata[4] => rot_enc_zero:encoders[3].encoder.data[4]
wrdata[4] => rot_enc_zero:encoders[4].encoder.data[4]
wrdata[4] => rot_enc_zero:encoders[5].encoder.data[4]
wrdata[4] => rot_enc_zero:encoders[6].encoder.data[4]
wrdata[4] => rot_enc_zero:encoders[7].encoder.data[4]
wrdata[5] => ena.DATAB
wrdata[5] => dir.DATAB
wrdata[5] => enc_clr.IN1
wrdata[5] => rot_enc_zero:encoders[0].encoder.data[5]
wrdata[5] => rot_enc_zero:encoders[1].encoder.data[5]
wrdata[5] => rot_enc_zero:encoders[2].encoder.data[5]
wrdata[5] => rot_enc_zero:encoders[3].encoder.data[5]
wrdata[5] => rot_enc_zero:encoders[4].encoder.data[5]
wrdata[5] => rot_enc_zero:encoders[5].encoder.data[5]
wrdata[5] => rot_enc_zero:encoders[6].encoder.data[5]
wrdata[5] => rot_enc_zero:encoders[7].encoder.data[5]
wrdata[6] => ena.DATAB
wrdata[6] => dir.DATAB
wrdata[6] => enc_clr.IN1
wrdata[6] => rot_enc_zero:encoders[0].encoder.data[6]
wrdata[6] => rot_enc_zero:encoders[1].encoder.data[6]
wrdata[6] => rot_enc_zero:encoders[2].encoder.data[6]
wrdata[6] => rot_enc_zero:encoders[3].encoder.data[6]
wrdata[6] => rot_enc_zero:encoders[4].encoder.data[6]
wrdata[6] => rot_enc_zero:encoders[5].encoder.data[6]
wrdata[6] => rot_enc_zero:encoders[6].encoder.data[6]
wrdata[6] => rot_enc_zero:encoders[7].encoder.data[6]
wrdata[7] => ena.DATAB
wrdata[7] => dir.DATAB
wrdata[7] => enc_clr.IN1
wrdata[7] => rot_enc_zero:encoders[0].encoder.data[7]
wrdata[7] => rot_enc_zero:encoders[1].encoder.data[7]
wrdata[7] => rot_enc_zero:encoders[2].encoder.data[7]
wrdata[7] => rot_enc_zero:encoders[3].encoder.data[7]
wrdata[7] => rot_enc_zero:encoders[4].encoder.data[7]
wrdata[7] => rot_enc_zero:encoders[5].encoder.data[7]
wrdata[7] => rot_enc_zero:encoders[6].encoder.data[7]
wrdata[7] => rot_enc_zero:encoders[7].encoder.data[7]
wrdata[8] => flag_clr.IN1
wrdata[8] => rot_enc_zero:encoders[0].encoder.data[8]
wrdata[8] => rot_enc_zero:encoders[1].encoder.data[8]
wrdata[8] => rot_enc_zero:encoders[2].encoder.data[8]
wrdata[8] => rot_enc_zero:encoders[3].encoder.data[8]
wrdata[8] => rot_enc_zero:encoders[4].encoder.data[8]
wrdata[8] => rot_enc_zero:encoders[5].encoder.data[8]
wrdata[8] => rot_enc_zero:encoders[6].encoder.data[8]
wrdata[8] => rot_enc_zero:encoders[7].encoder.data[8]
wrdata[9] => flag_clr.IN1
wrdata[9] => rot_enc_zero:encoders[0].encoder.data[9]
wrdata[9] => rot_enc_zero:encoders[1].encoder.data[9]
wrdata[9] => rot_enc_zero:encoders[2].encoder.data[9]
wrdata[9] => rot_enc_zero:encoders[3].encoder.data[9]
wrdata[9] => rot_enc_zero:encoders[4].encoder.data[9]
wrdata[9] => rot_enc_zero:encoders[5].encoder.data[9]
wrdata[9] => rot_enc_zero:encoders[6].encoder.data[9]
wrdata[9] => rot_enc_zero:encoders[7].encoder.data[9]
wrdata[10] => flag_clr.IN1
wrdata[10] => rot_enc_zero:encoders[0].encoder.data[10]
wrdata[10] => rot_enc_zero:encoders[1].encoder.data[10]
wrdata[10] => rot_enc_zero:encoders[2].encoder.data[10]
wrdata[10] => rot_enc_zero:encoders[3].encoder.data[10]
wrdata[10] => rot_enc_zero:encoders[4].encoder.data[10]
wrdata[10] => rot_enc_zero:encoders[5].encoder.data[10]
wrdata[10] => rot_enc_zero:encoders[6].encoder.data[10]
wrdata[10] => rot_enc_zero:encoders[7].encoder.data[10]
wrdata[11] => flag_clr.IN1
wrdata[11] => rot_enc_zero:encoders[0].encoder.data[11]
wrdata[11] => rot_enc_zero:encoders[1].encoder.data[11]
wrdata[11] => rot_enc_zero:encoders[2].encoder.data[11]
wrdata[11] => rot_enc_zero:encoders[3].encoder.data[11]
wrdata[11] => rot_enc_zero:encoders[4].encoder.data[11]
wrdata[11] => rot_enc_zero:encoders[5].encoder.data[11]
wrdata[11] => rot_enc_zero:encoders[6].encoder.data[11]
wrdata[11] => rot_enc_zero:encoders[7].encoder.data[11]
wrdata[12] => flag_clr.IN1
wrdata[12] => rot_enc_zero:encoders[0].encoder.data[12]
wrdata[12] => rot_enc_zero:encoders[1].encoder.data[12]
wrdata[12] => rot_enc_zero:encoders[2].encoder.data[12]
wrdata[12] => rot_enc_zero:encoders[3].encoder.data[12]
wrdata[12] => rot_enc_zero:encoders[4].encoder.data[12]
wrdata[12] => rot_enc_zero:encoders[5].encoder.data[12]
wrdata[12] => rot_enc_zero:encoders[6].encoder.data[12]
wrdata[12] => rot_enc_zero:encoders[7].encoder.data[12]
wrdata[13] => flag_clr.IN1
wrdata[13] => rot_enc_zero:encoders[0].encoder.data[13]
wrdata[13] => rot_enc_zero:encoders[1].encoder.data[13]
wrdata[13] => rot_enc_zero:encoders[2].encoder.data[13]
wrdata[13] => rot_enc_zero:encoders[3].encoder.data[13]
wrdata[13] => rot_enc_zero:encoders[4].encoder.data[13]
wrdata[13] => rot_enc_zero:encoders[5].encoder.data[13]
wrdata[13] => rot_enc_zero:encoders[6].encoder.data[13]
wrdata[13] => rot_enc_zero:encoders[7].encoder.data[13]
wrdata[14] => flag_clr.IN1
wrdata[14] => rot_enc_zero:encoders[0].encoder.data[14]
wrdata[14] => rot_enc_zero:encoders[1].encoder.data[14]
wrdata[14] => rot_enc_zero:encoders[2].encoder.data[14]
wrdata[14] => rot_enc_zero:encoders[3].encoder.data[14]
wrdata[14] => rot_enc_zero:encoders[4].encoder.data[14]
wrdata[14] => rot_enc_zero:encoders[5].encoder.data[14]
wrdata[14] => rot_enc_zero:encoders[6].encoder.data[14]
wrdata[14] => rot_enc_zero:encoders[7].encoder.data[14]
wrdata[15] => flag_clr.IN1
wrdata[15] => rot_enc_zero:encoders[0].encoder.data[15]
wrdata[15] => rot_enc_zero:encoders[1].encoder.data[15]
wrdata[15] => rot_enc_zero:encoders[2].encoder.data[15]
wrdata[15] => rot_enc_zero:encoders[3].encoder.data[15]
wrdata[15] => rot_enc_zero:encoders[4].encoder.data[15]
wrdata[15] => rot_enc_zero:encoders[5].encoder.data[15]
wrdata[15] => rot_enc_zero:encoders[6].encoder.data[15]
wrdata[15] => rot_enc_zero:encoders[7].encoder.data[15]
rddata[0] <= rddata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= rddata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[2] <= rddata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[3] <= rddata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[4] <= rddata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[5] <= rddata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[6] <= rddata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[7] <= rddata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[8] <= rddata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[9] <= rddata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[10] <= rddata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[11] <= rddata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[12] <= rddata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[13] <= rddata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[14] <= rddata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[15] <= rddata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enc_A[0] => rot_enc_zero:encoders[0].encoder.A
enc_A[1] => rot_enc_zero:encoders[1].encoder.A
enc_A[2] => rot_enc_zero:encoders[2].encoder.A
enc_A[3] => rot_enc_zero:encoders[3].encoder.A
enc_A[4] => rot_enc_zero:encoders[4].encoder.A
enc_A[5] => rot_enc_zero:encoders[5].encoder.A
enc_A[6] => rot_enc_zero:encoders[6].encoder.A
enc_A[7] => rot_enc_zero:encoders[7].encoder.A
enc_B[0] => rot_enc_zero:encoders[0].encoder.B
enc_B[1] => rot_enc_zero:encoders[1].encoder.B
enc_B[2] => rot_enc_zero:encoders[2].encoder.B
enc_B[3] => rot_enc_zero:encoders[3].encoder.B
enc_B[4] => rot_enc_zero:encoders[4].encoder.B
enc_B[5] => rot_enc_zero:encoders[5].encoder.B
enc_B[6] => rot_enc_zero:encoders[6].encoder.B
enc_B[7] => rot_enc_zero:encoders[7].encoder.B
enc_Z[0] => rot_enc_zero:encoders[0].encoder.Z
enc_Z[1] => rot_enc_zero:encoders[1].encoder.Z
enc_Z[2] => rot_enc_zero:encoders[2].encoder.Z
enc_Z[3] => rot_enc_zero:encoders[3].encoder.Z
enc_Z[4] => rot_enc_zero:encoders[4].encoder.Z
enc_Z[5] => rot_enc_zero:encoders[5].encoder.Z
enc_Z[6] => rot_enc_zero:encoders[6].encoder.Z
enc_Z[7] => rot_enc_zero:encoders[7].encoder.Z
global_snapshot => always4.IN1
enc_changed[0] <= rot_enc_zero:encoders[0].encoder.enc_changed
enc_changed[1] <= rot_enc_zero:encoders[1].encoder.enc_changed


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[0].encoder
clock => lpf_cap:f0.clock
clock => lpf_cap:f1.clock
clock => lpf_cap:f2.clock
clock => q_rotary_enc:enc_inst.clock
clock => Z_flag~reg0.CLK
clock => Z_pos[0]~reg0.CLK
clock => Z_pos[1]~reg0.CLK
clock => Z_pos[2]~reg0.CLK
clock => Z_pos[3]~reg0.CLK
clock => Z_pos[4]~reg0.CLK
clock => Z_pos[5]~reg0.CLK
clock => Z_pos[6]~reg0.CLK
clock => Z_pos[7]~reg0.CLK
clock => Z_pos[8]~reg0.CLK
clock => Z_pos[9]~reg0.CLK
clock => Z_pos[10]~reg0.CLK
clock => Z_pos[11]~reg0.CLK
clock => Z_pos[12]~reg0.CLK
clock => Z_pos[13]~reg0.CLK
clock => Z_pos[14]~reg0.CLK
clock => Z_pos[15]~reg0.CLK
clock => Z_pos[16]~reg0.CLK
clock => Z_pos[17]~reg0.CLK
clock => Z_pos[18]~reg0.CLK
clock => Z_pos[19]~reg0.CLK
clock => Z_pos[20]~reg0.CLK
clock => Z_pos[21]~reg0.CLK
clock => Z_pos[22]~reg0.CLK
clock => Z_pos[23]~reg0.CLK
clock => Z_pos[24]~reg0.CLK
clock => Z_pos[25]~reg0.CLK
clock => Z_pos[26]~reg0.CLK
clock => Z_pos[27]~reg0.CLK
clock => Z_pos[28]~reg0.CLK
clock => Z_pos[29]~reg0.CLK
clock => Z_pos[30]~reg0.CLK
clock => Z_pos[31]~reg0.CLK
clock => Z_flt_reg.CLK
clock => ready_reg.CLK
clock => dir_reg[0].CLK
clock => dir_reg[1].CLK
clock => B_reg.CLK
clock => A_reg.CLK
sclr => comb.IN1
sclr => always2.IN1
ena => comb.IN1
dir => dir_reg[0].DATAIN
A => A_reg.DATAIN
B => B_reg.DATAIN
Z => ~NO_FANOUT~
bidir_counter[0] <= q_rotary_enc:enc_inst.bidir_counter[0]
bidir_counter[1] <= q_rotary_enc:enc_inst.bidir_counter[1]
bidir_counter[2] <= q_rotary_enc:enc_inst.bidir_counter[2]
bidir_counter[3] <= q_rotary_enc:enc_inst.bidir_counter[3]
bidir_counter[4] <= q_rotary_enc:enc_inst.bidir_counter[4]
bidir_counter[5] <= q_rotary_enc:enc_inst.bidir_counter[5]
bidir_counter[6] <= q_rotary_enc:enc_inst.bidir_counter[6]
bidir_counter[7] <= q_rotary_enc:enc_inst.bidir_counter[7]
bidir_counter[8] <= q_rotary_enc:enc_inst.bidir_counter[8]
bidir_counter[9] <= q_rotary_enc:enc_inst.bidir_counter[9]
bidir_counter[10] <= q_rotary_enc:enc_inst.bidir_counter[10]
bidir_counter[11] <= q_rotary_enc:enc_inst.bidir_counter[11]
bidir_counter[12] <= q_rotary_enc:enc_inst.bidir_counter[12]
bidir_counter[13] <= q_rotary_enc:enc_inst.bidir_counter[13]
bidir_counter[14] <= q_rotary_enc:enc_inst.bidir_counter[14]
bidir_counter[15] <= q_rotary_enc:enc_inst.bidir_counter[15]
bidir_counter[16] <= q_rotary_enc:enc_inst.bidir_counter[16]
bidir_counter[17] <= q_rotary_enc:enc_inst.bidir_counter[17]
bidir_counter[18] <= q_rotary_enc:enc_inst.bidir_counter[18]
bidir_counter[19] <= q_rotary_enc:enc_inst.bidir_counter[19]
bidir_counter[20] <= q_rotary_enc:enc_inst.bidir_counter[20]
bidir_counter[21] <= q_rotary_enc:enc_inst.bidir_counter[21]
bidir_counter[22] <= q_rotary_enc:enc_inst.bidir_counter[22]
bidir_counter[23] <= q_rotary_enc:enc_inst.bidir_counter[23]
bidir_counter[24] <= q_rotary_enc:enc_inst.bidir_counter[24]
bidir_counter[25] <= q_rotary_enc:enc_inst.bidir_counter[25]
bidir_counter[26] <= q_rotary_enc:enc_inst.bidir_counter[26]
bidir_counter[27] <= q_rotary_enc:enc_inst.bidir_counter[27]
bidir_counter[28] <= q_rotary_enc:enc_inst.bidir_counter[28]
bidir_counter[29] <= q_rotary_enc:enc_inst.bidir_counter[29]
bidir_counter[30] <= q_rotary_enc:enc_inst.bidir_counter[30]
bidir_counter[31] <= q_rotary_enc:enc_inst.bidir_counter[31]
error <= q_rotary_enc:enc_inst.error
ready <= ready_reg.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[0] <= Z_pos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[1] <= Z_pos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[2] <= Z_pos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[3] <= Z_pos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[4] <= Z_pos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[5] <= Z_pos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[6] <= Z_pos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[7] <= Z_pos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[8] <= Z_pos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[9] <= Z_pos[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[10] <= Z_pos[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[11] <= Z_pos[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[12] <= Z_pos[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[13] <= Z_pos[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[14] <= Z_pos[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[15] <= Z_pos[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[16] <= Z_pos[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[17] <= Z_pos[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[18] <= Z_pos[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[19] <= Z_pos[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[20] <= Z_pos[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[21] <= Z_pos[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[22] <= Z_pos[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[23] <= Z_pos[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[24] <= Z_pos[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[25] <= Z_pos[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[26] <= Z_pos[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[27] <= Z_pos[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[28] <= Z_pos[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[29] <= Z_pos[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[30] <= Z_pos[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[31] <= Z_pos[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_flag <= Z_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_clr => always2.IN1
addr => q_rotary_enc:enc_inst.addr
be[0] => q_rotary_enc:enc_inst.be[0]
be[1] => q_rotary_enc:enc_inst.be[1]
write => q_rotary_enc:enc_inst.write
data[0] => q_rotary_enc:enc_inst.data[0]
data[1] => q_rotary_enc:enc_inst.data[1]
data[2] => q_rotary_enc:enc_inst.data[2]
data[3] => q_rotary_enc:enc_inst.data[3]
data[4] => q_rotary_enc:enc_inst.data[4]
data[5] => q_rotary_enc:enc_inst.data[5]
data[6] => q_rotary_enc:enc_inst.data[6]
data[7] => q_rotary_enc:enc_inst.data[7]
data[8] => q_rotary_enc:enc_inst.data[8]
data[9] => q_rotary_enc:enc_inst.data[9]
data[10] => q_rotary_enc:enc_inst.data[10]
data[11] => q_rotary_enc:enc_inst.data[11]
data[12] => q_rotary_enc:enc_inst.data[12]
data[13] => q_rotary_enc:enc_inst.data[13]
data[14] => q_rotary_enc:enc_inst.data[14]
data[15] => q_rotary_enc:enc_inst.data[15]
enc_changed <= q_rotary_enc:enc_inst.enc_changed


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[0].encoder|lpf_cap:f0
clock => lpf_cap_full:lpf_inst.clock
sclr => lpf_cap_full:lpf_inst.sclr
in => lpf_cap_full:lpf_inst.in
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[0].encoder|lpf_cap:f0|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].PRESET
aclr => cnt[6].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[0].encoder|lpf_cap:f1
clock => lpf_cap_full:lpf_inst.clock
sclr => lpf_cap_full:lpf_inst.sclr
in => lpf_cap_full:lpf_inst.in
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[0].encoder|lpf_cap:f1|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].PRESET
aclr => cnt[6].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[0].encoder|lpf_cap:f2
clock => lpf_cap_full:lpf_inst.clock
sclr => lpf_cap_full:lpf_inst.sclr
in => lpf_cap_full:lpf_inst.in
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[0].encoder|lpf_cap:f2|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].PRESET
aclr => cnt[6].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[0].encoder|q_rotary_enc:enc_inst
clock => error~reg0.CLK
clock => bidir_counter[0]~reg0.CLK
clock => bidir_counter[1]~reg0.CLK
clock => bidir_counter[2]~reg0.CLK
clock => bidir_counter[3]~reg0.CLK
clock => bidir_counter[4]~reg0.CLK
clock => bidir_counter[5]~reg0.CLK
clock => bidir_counter[6]~reg0.CLK
clock => bidir_counter[7]~reg0.CLK
clock => bidir_counter[8]~reg0.CLK
clock => bidir_counter[9]~reg0.CLK
clock => bidir_counter[10]~reg0.CLK
clock => bidir_counter[11]~reg0.CLK
clock => bidir_counter[12]~reg0.CLK
clock => bidir_counter[13]~reg0.CLK
clock => bidir_counter[14]~reg0.CLK
clock => bidir_counter[15]~reg0.CLK
clock => bidir_counter[16]~reg0.CLK
clock => bidir_counter[17]~reg0.CLK
clock => bidir_counter[18]~reg0.CLK
clock => bidir_counter[19]~reg0.CLK
clock => bidir_counter[20]~reg0.CLK
clock => bidir_counter[21]~reg0.CLK
clock => bidir_counter[22]~reg0.CLK
clock => bidir_counter[23]~reg0.CLK
clock => bidir_counter[24]~reg0.CLK
clock => bidir_counter[25]~reg0.CLK
clock => bidir_counter[26]~reg0.CLK
clock => bidir_counter[27]~reg0.CLK
clock => bidir_counter[28]~reg0.CLK
clock => bidir_counter[29]~reg0.CLK
clock => bidir_counter[30]~reg0.CLK
clock => bidir_counter[31]~reg0.CLK
clock => old_code[0].CLK
clock => old_code[1].CLK
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => error.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => always2.IN1
ena => enc_changed.IN1
ena => always2.IN0
dir => cur_code[1].OUTPUTSELECT
dir => cur_code[0].OUTPUTSELECT
A => cur_code[1].DATAB
A => cur_code[0].DATAA
B => cur_code[1].DATAA
B => cur_code[0].DATAB
bidir_counter[0] <= bidir_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[1] <= bidir_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[2] <= bidir_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[3] <= bidir_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[4] <= bidir_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[5] <= bidir_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[6] <= bidir_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[7] <= bidir_counter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[8] <= bidir_counter[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[9] <= bidir_counter[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[10] <= bidir_counter[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[11] <= bidir_counter[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[12] <= bidir_counter[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[13] <= bidir_counter[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[14] <= bidir_counter[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[15] <= bidir_counter[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[16] <= bidir_counter[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[17] <= bidir_counter[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[18] <= bidir_counter[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[19] <= bidir_counter[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[20] <= bidir_counter[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[21] <= bidir_counter[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[22] <= bidir_counter[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[23] <= bidir_counter[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[24] <= bidir_counter[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[25] <= bidir_counter[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[26] <= bidir_counter[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[27] <= bidir_counter[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[28] <= bidir_counter[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[29] <= bidir_counter[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[30] <= bidir_counter[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[31] <= bidir_counter[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error <= error~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr => Decoder0.IN0
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => always2.IN1
data[0] => bidir_counter.DATAB
data[0] => bidir_counter.DATAB
data[1] => bidir_counter.DATAB
data[1] => bidir_counter.DATAB
data[2] => bidir_counter.DATAB
data[2] => bidir_counter.DATAB
data[3] => bidir_counter.DATAB
data[3] => bidir_counter.DATAB
data[4] => bidir_counter.DATAB
data[4] => bidir_counter.DATAB
data[5] => bidir_counter.DATAB
data[5] => bidir_counter.DATAB
data[6] => bidir_counter.DATAB
data[6] => bidir_counter.DATAB
data[7] => bidir_counter.DATAB
data[7] => bidir_counter.DATAB
data[8] => bidir_counter.DATAB
data[8] => bidir_counter.DATAB
data[9] => bidir_counter.DATAB
data[9] => bidir_counter.DATAB
data[10] => bidir_counter.DATAB
data[10] => bidir_counter.DATAB
data[11] => bidir_counter.DATAB
data[11] => bidir_counter.DATAB
data[12] => bidir_counter.DATAB
data[12] => bidir_counter.DATAB
data[13] => bidir_counter.DATAB
data[13] => bidir_counter.DATAB
data[14] => bidir_counter.DATAB
data[14] => bidir_counter.DATAB
data[15] => bidir_counter.DATAB
data[15] => bidir_counter.DATAB
enc_changed <= enc_changed.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[1].encoder
clock => lpf_cap:f0.clock
clock => lpf_cap:f1.clock
clock => lpf_cap:f2.clock
clock => q_rotary_enc:enc_inst.clock
clock => Z_flag~reg0.CLK
clock => Z_pos[0]~reg0.CLK
clock => Z_pos[1]~reg0.CLK
clock => Z_pos[2]~reg0.CLK
clock => Z_pos[3]~reg0.CLK
clock => Z_pos[4]~reg0.CLK
clock => Z_pos[5]~reg0.CLK
clock => Z_pos[6]~reg0.CLK
clock => Z_pos[7]~reg0.CLK
clock => Z_pos[8]~reg0.CLK
clock => Z_pos[9]~reg0.CLK
clock => Z_pos[10]~reg0.CLK
clock => Z_pos[11]~reg0.CLK
clock => Z_pos[12]~reg0.CLK
clock => Z_pos[13]~reg0.CLK
clock => Z_pos[14]~reg0.CLK
clock => Z_pos[15]~reg0.CLK
clock => Z_pos[16]~reg0.CLK
clock => Z_pos[17]~reg0.CLK
clock => Z_pos[18]~reg0.CLK
clock => Z_pos[19]~reg0.CLK
clock => Z_pos[20]~reg0.CLK
clock => Z_pos[21]~reg0.CLK
clock => Z_pos[22]~reg0.CLK
clock => Z_pos[23]~reg0.CLK
clock => Z_pos[24]~reg0.CLK
clock => Z_pos[25]~reg0.CLK
clock => Z_pos[26]~reg0.CLK
clock => Z_pos[27]~reg0.CLK
clock => Z_pos[28]~reg0.CLK
clock => Z_pos[29]~reg0.CLK
clock => Z_pos[30]~reg0.CLK
clock => Z_pos[31]~reg0.CLK
clock => Z_flt_reg.CLK
clock => ready_reg.CLK
clock => dir_reg[0].CLK
clock => dir_reg[1].CLK
clock => B_reg.CLK
clock => A_reg.CLK
sclr => comb.IN1
sclr => always2.IN1
ena => comb.IN1
dir => dir_reg[0].DATAIN
A => A_reg.DATAIN
B => B_reg.DATAIN
Z => ~NO_FANOUT~
bidir_counter[0] <= q_rotary_enc:enc_inst.bidir_counter[0]
bidir_counter[1] <= q_rotary_enc:enc_inst.bidir_counter[1]
bidir_counter[2] <= q_rotary_enc:enc_inst.bidir_counter[2]
bidir_counter[3] <= q_rotary_enc:enc_inst.bidir_counter[3]
bidir_counter[4] <= q_rotary_enc:enc_inst.bidir_counter[4]
bidir_counter[5] <= q_rotary_enc:enc_inst.bidir_counter[5]
bidir_counter[6] <= q_rotary_enc:enc_inst.bidir_counter[6]
bidir_counter[7] <= q_rotary_enc:enc_inst.bidir_counter[7]
bidir_counter[8] <= q_rotary_enc:enc_inst.bidir_counter[8]
bidir_counter[9] <= q_rotary_enc:enc_inst.bidir_counter[9]
bidir_counter[10] <= q_rotary_enc:enc_inst.bidir_counter[10]
bidir_counter[11] <= q_rotary_enc:enc_inst.bidir_counter[11]
bidir_counter[12] <= q_rotary_enc:enc_inst.bidir_counter[12]
bidir_counter[13] <= q_rotary_enc:enc_inst.bidir_counter[13]
bidir_counter[14] <= q_rotary_enc:enc_inst.bidir_counter[14]
bidir_counter[15] <= q_rotary_enc:enc_inst.bidir_counter[15]
bidir_counter[16] <= q_rotary_enc:enc_inst.bidir_counter[16]
bidir_counter[17] <= q_rotary_enc:enc_inst.bidir_counter[17]
bidir_counter[18] <= q_rotary_enc:enc_inst.bidir_counter[18]
bidir_counter[19] <= q_rotary_enc:enc_inst.bidir_counter[19]
bidir_counter[20] <= q_rotary_enc:enc_inst.bidir_counter[20]
bidir_counter[21] <= q_rotary_enc:enc_inst.bidir_counter[21]
bidir_counter[22] <= q_rotary_enc:enc_inst.bidir_counter[22]
bidir_counter[23] <= q_rotary_enc:enc_inst.bidir_counter[23]
bidir_counter[24] <= q_rotary_enc:enc_inst.bidir_counter[24]
bidir_counter[25] <= q_rotary_enc:enc_inst.bidir_counter[25]
bidir_counter[26] <= q_rotary_enc:enc_inst.bidir_counter[26]
bidir_counter[27] <= q_rotary_enc:enc_inst.bidir_counter[27]
bidir_counter[28] <= q_rotary_enc:enc_inst.bidir_counter[28]
bidir_counter[29] <= q_rotary_enc:enc_inst.bidir_counter[29]
bidir_counter[30] <= q_rotary_enc:enc_inst.bidir_counter[30]
bidir_counter[31] <= q_rotary_enc:enc_inst.bidir_counter[31]
error <= q_rotary_enc:enc_inst.error
ready <= ready_reg.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[0] <= Z_pos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[1] <= Z_pos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[2] <= Z_pos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[3] <= Z_pos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[4] <= Z_pos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[5] <= Z_pos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[6] <= Z_pos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[7] <= Z_pos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[8] <= Z_pos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[9] <= Z_pos[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[10] <= Z_pos[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[11] <= Z_pos[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[12] <= Z_pos[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[13] <= Z_pos[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[14] <= Z_pos[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[15] <= Z_pos[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[16] <= Z_pos[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[17] <= Z_pos[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[18] <= Z_pos[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[19] <= Z_pos[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[20] <= Z_pos[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[21] <= Z_pos[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[22] <= Z_pos[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[23] <= Z_pos[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[24] <= Z_pos[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[25] <= Z_pos[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[26] <= Z_pos[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[27] <= Z_pos[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[28] <= Z_pos[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[29] <= Z_pos[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[30] <= Z_pos[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[31] <= Z_pos[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_flag <= Z_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_clr => always2.IN1
addr => q_rotary_enc:enc_inst.addr
be[0] => q_rotary_enc:enc_inst.be[0]
be[1] => q_rotary_enc:enc_inst.be[1]
write => q_rotary_enc:enc_inst.write
data[0] => q_rotary_enc:enc_inst.data[0]
data[1] => q_rotary_enc:enc_inst.data[1]
data[2] => q_rotary_enc:enc_inst.data[2]
data[3] => q_rotary_enc:enc_inst.data[3]
data[4] => q_rotary_enc:enc_inst.data[4]
data[5] => q_rotary_enc:enc_inst.data[5]
data[6] => q_rotary_enc:enc_inst.data[6]
data[7] => q_rotary_enc:enc_inst.data[7]
data[8] => q_rotary_enc:enc_inst.data[8]
data[9] => q_rotary_enc:enc_inst.data[9]
data[10] => q_rotary_enc:enc_inst.data[10]
data[11] => q_rotary_enc:enc_inst.data[11]
data[12] => q_rotary_enc:enc_inst.data[12]
data[13] => q_rotary_enc:enc_inst.data[13]
data[14] => q_rotary_enc:enc_inst.data[14]
data[15] => q_rotary_enc:enc_inst.data[15]
enc_changed <= q_rotary_enc:enc_inst.enc_changed


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[1].encoder|lpf_cap:f0
clock => lpf_cap_full:lpf_inst.clock
sclr => lpf_cap_full:lpf_inst.sclr
in => lpf_cap_full:lpf_inst.in
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[1].encoder|lpf_cap:f0|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].PRESET
aclr => cnt[6].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[1].encoder|lpf_cap:f1
clock => lpf_cap_full:lpf_inst.clock
sclr => lpf_cap_full:lpf_inst.sclr
in => lpf_cap_full:lpf_inst.in
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[1].encoder|lpf_cap:f1|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].PRESET
aclr => cnt[6].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[1].encoder|lpf_cap:f2
clock => lpf_cap_full:lpf_inst.clock
sclr => lpf_cap_full:lpf_inst.sclr
in => lpf_cap_full:lpf_inst.in
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[1].encoder|lpf_cap:f2|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].PRESET
aclr => cnt[6].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[1].encoder|q_rotary_enc:enc_inst
clock => error~reg0.CLK
clock => bidir_counter[0]~reg0.CLK
clock => bidir_counter[1]~reg0.CLK
clock => bidir_counter[2]~reg0.CLK
clock => bidir_counter[3]~reg0.CLK
clock => bidir_counter[4]~reg0.CLK
clock => bidir_counter[5]~reg0.CLK
clock => bidir_counter[6]~reg0.CLK
clock => bidir_counter[7]~reg0.CLK
clock => bidir_counter[8]~reg0.CLK
clock => bidir_counter[9]~reg0.CLK
clock => bidir_counter[10]~reg0.CLK
clock => bidir_counter[11]~reg0.CLK
clock => bidir_counter[12]~reg0.CLK
clock => bidir_counter[13]~reg0.CLK
clock => bidir_counter[14]~reg0.CLK
clock => bidir_counter[15]~reg0.CLK
clock => bidir_counter[16]~reg0.CLK
clock => bidir_counter[17]~reg0.CLK
clock => bidir_counter[18]~reg0.CLK
clock => bidir_counter[19]~reg0.CLK
clock => bidir_counter[20]~reg0.CLK
clock => bidir_counter[21]~reg0.CLK
clock => bidir_counter[22]~reg0.CLK
clock => bidir_counter[23]~reg0.CLK
clock => bidir_counter[24]~reg0.CLK
clock => bidir_counter[25]~reg0.CLK
clock => bidir_counter[26]~reg0.CLK
clock => bidir_counter[27]~reg0.CLK
clock => bidir_counter[28]~reg0.CLK
clock => bidir_counter[29]~reg0.CLK
clock => bidir_counter[30]~reg0.CLK
clock => bidir_counter[31]~reg0.CLK
clock => old_code[0].CLK
clock => old_code[1].CLK
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => error.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => always2.IN1
ena => enc_changed.IN1
ena => always2.IN0
dir => cur_code[1].OUTPUTSELECT
dir => cur_code[0].OUTPUTSELECT
A => cur_code[1].DATAB
A => cur_code[0].DATAA
B => cur_code[1].DATAA
B => cur_code[0].DATAB
bidir_counter[0] <= bidir_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[1] <= bidir_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[2] <= bidir_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[3] <= bidir_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[4] <= bidir_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[5] <= bidir_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[6] <= bidir_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[7] <= bidir_counter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[8] <= bidir_counter[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[9] <= bidir_counter[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[10] <= bidir_counter[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[11] <= bidir_counter[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[12] <= bidir_counter[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[13] <= bidir_counter[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[14] <= bidir_counter[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[15] <= bidir_counter[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[16] <= bidir_counter[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[17] <= bidir_counter[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[18] <= bidir_counter[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[19] <= bidir_counter[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[20] <= bidir_counter[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[21] <= bidir_counter[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[22] <= bidir_counter[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[23] <= bidir_counter[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[24] <= bidir_counter[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[25] <= bidir_counter[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[26] <= bidir_counter[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[27] <= bidir_counter[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[28] <= bidir_counter[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[29] <= bidir_counter[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[30] <= bidir_counter[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[31] <= bidir_counter[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error <= error~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr => Decoder0.IN0
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => always2.IN1
data[0] => bidir_counter.DATAB
data[0] => bidir_counter.DATAB
data[1] => bidir_counter.DATAB
data[1] => bidir_counter.DATAB
data[2] => bidir_counter.DATAB
data[2] => bidir_counter.DATAB
data[3] => bidir_counter.DATAB
data[3] => bidir_counter.DATAB
data[4] => bidir_counter.DATAB
data[4] => bidir_counter.DATAB
data[5] => bidir_counter.DATAB
data[5] => bidir_counter.DATAB
data[6] => bidir_counter.DATAB
data[6] => bidir_counter.DATAB
data[7] => bidir_counter.DATAB
data[7] => bidir_counter.DATAB
data[8] => bidir_counter.DATAB
data[8] => bidir_counter.DATAB
data[9] => bidir_counter.DATAB
data[9] => bidir_counter.DATAB
data[10] => bidir_counter.DATAB
data[10] => bidir_counter.DATAB
data[11] => bidir_counter.DATAB
data[11] => bidir_counter.DATAB
data[12] => bidir_counter.DATAB
data[12] => bidir_counter.DATAB
data[13] => bidir_counter.DATAB
data[13] => bidir_counter.DATAB
data[14] => bidir_counter.DATAB
data[14] => bidir_counter.DATAB
data[15] => bidir_counter.DATAB
data[15] => bidir_counter.DATAB
enc_changed <= enc_changed.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[2].encoder
clock => lpf_cap:f0.clock
clock => lpf_cap:f1.clock
clock => lpf_cap:f2.clock
clock => q_rotary_enc:enc_inst.clock
clock => Z_flag~reg0.CLK
clock => Z_pos[0]~reg0.CLK
clock => Z_pos[1]~reg0.CLK
clock => Z_pos[2]~reg0.CLK
clock => Z_pos[3]~reg0.CLK
clock => Z_pos[4]~reg0.CLK
clock => Z_pos[5]~reg0.CLK
clock => Z_pos[6]~reg0.CLK
clock => Z_pos[7]~reg0.CLK
clock => Z_pos[8]~reg0.CLK
clock => Z_pos[9]~reg0.CLK
clock => Z_pos[10]~reg0.CLK
clock => Z_pos[11]~reg0.CLK
clock => Z_pos[12]~reg0.CLK
clock => Z_pos[13]~reg0.CLK
clock => Z_pos[14]~reg0.CLK
clock => Z_pos[15]~reg0.CLK
clock => Z_pos[16]~reg0.CLK
clock => Z_pos[17]~reg0.CLK
clock => Z_pos[18]~reg0.CLK
clock => Z_pos[19]~reg0.CLK
clock => Z_pos[20]~reg0.CLK
clock => Z_pos[21]~reg0.CLK
clock => Z_pos[22]~reg0.CLK
clock => Z_pos[23]~reg0.CLK
clock => Z_pos[24]~reg0.CLK
clock => Z_pos[25]~reg0.CLK
clock => Z_pos[26]~reg0.CLK
clock => Z_pos[27]~reg0.CLK
clock => Z_pos[28]~reg0.CLK
clock => Z_pos[29]~reg0.CLK
clock => Z_pos[30]~reg0.CLK
clock => Z_pos[31]~reg0.CLK
clock => Z_flt_reg.CLK
clock => ready_reg.CLK
clock => dir_reg[0].CLK
clock => dir_reg[1].CLK
clock => B_reg.CLK
clock => A_reg.CLK
sclr => comb.IN1
sclr => always2.IN1
ena => comb.IN1
dir => dir_reg[0].DATAIN
A => A_reg.DATAIN
B => B_reg.DATAIN
Z => ~NO_FANOUT~
bidir_counter[0] <= q_rotary_enc:enc_inst.bidir_counter[0]
bidir_counter[1] <= q_rotary_enc:enc_inst.bidir_counter[1]
bidir_counter[2] <= q_rotary_enc:enc_inst.bidir_counter[2]
bidir_counter[3] <= q_rotary_enc:enc_inst.bidir_counter[3]
bidir_counter[4] <= q_rotary_enc:enc_inst.bidir_counter[4]
bidir_counter[5] <= q_rotary_enc:enc_inst.bidir_counter[5]
bidir_counter[6] <= q_rotary_enc:enc_inst.bidir_counter[6]
bidir_counter[7] <= q_rotary_enc:enc_inst.bidir_counter[7]
bidir_counter[8] <= q_rotary_enc:enc_inst.bidir_counter[8]
bidir_counter[9] <= q_rotary_enc:enc_inst.bidir_counter[9]
bidir_counter[10] <= q_rotary_enc:enc_inst.bidir_counter[10]
bidir_counter[11] <= q_rotary_enc:enc_inst.bidir_counter[11]
bidir_counter[12] <= q_rotary_enc:enc_inst.bidir_counter[12]
bidir_counter[13] <= q_rotary_enc:enc_inst.bidir_counter[13]
bidir_counter[14] <= q_rotary_enc:enc_inst.bidir_counter[14]
bidir_counter[15] <= q_rotary_enc:enc_inst.bidir_counter[15]
bidir_counter[16] <= q_rotary_enc:enc_inst.bidir_counter[16]
bidir_counter[17] <= q_rotary_enc:enc_inst.bidir_counter[17]
bidir_counter[18] <= q_rotary_enc:enc_inst.bidir_counter[18]
bidir_counter[19] <= q_rotary_enc:enc_inst.bidir_counter[19]
bidir_counter[20] <= q_rotary_enc:enc_inst.bidir_counter[20]
bidir_counter[21] <= q_rotary_enc:enc_inst.bidir_counter[21]
bidir_counter[22] <= q_rotary_enc:enc_inst.bidir_counter[22]
bidir_counter[23] <= q_rotary_enc:enc_inst.bidir_counter[23]
bidir_counter[24] <= q_rotary_enc:enc_inst.bidir_counter[24]
bidir_counter[25] <= q_rotary_enc:enc_inst.bidir_counter[25]
bidir_counter[26] <= q_rotary_enc:enc_inst.bidir_counter[26]
bidir_counter[27] <= q_rotary_enc:enc_inst.bidir_counter[27]
bidir_counter[28] <= q_rotary_enc:enc_inst.bidir_counter[28]
bidir_counter[29] <= q_rotary_enc:enc_inst.bidir_counter[29]
bidir_counter[30] <= q_rotary_enc:enc_inst.bidir_counter[30]
bidir_counter[31] <= q_rotary_enc:enc_inst.bidir_counter[31]
error <= q_rotary_enc:enc_inst.error
ready <= ready_reg.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[0] <= Z_pos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[1] <= Z_pos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[2] <= Z_pos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[3] <= Z_pos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[4] <= Z_pos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[5] <= Z_pos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[6] <= Z_pos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[7] <= Z_pos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[8] <= Z_pos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[9] <= Z_pos[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[10] <= Z_pos[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[11] <= Z_pos[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[12] <= Z_pos[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[13] <= Z_pos[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[14] <= Z_pos[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[15] <= Z_pos[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[16] <= Z_pos[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[17] <= Z_pos[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[18] <= Z_pos[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[19] <= Z_pos[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[20] <= Z_pos[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[21] <= Z_pos[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[22] <= Z_pos[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[23] <= Z_pos[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[24] <= Z_pos[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[25] <= Z_pos[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[26] <= Z_pos[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[27] <= Z_pos[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[28] <= Z_pos[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[29] <= Z_pos[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[30] <= Z_pos[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[31] <= Z_pos[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_flag <= Z_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_clr => always2.IN1
addr => q_rotary_enc:enc_inst.addr
be[0] => q_rotary_enc:enc_inst.be[0]
be[1] => q_rotary_enc:enc_inst.be[1]
write => q_rotary_enc:enc_inst.write
data[0] => q_rotary_enc:enc_inst.data[0]
data[1] => q_rotary_enc:enc_inst.data[1]
data[2] => q_rotary_enc:enc_inst.data[2]
data[3] => q_rotary_enc:enc_inst.data[3]
data[4] => q_rotary_enc:enc_inst.data[4]
data[5] => q_rotary_enc:enc_inst.data[5]
data[6] => q_rotary_enc:enc_inst.data[6]
data[7] => q_rotary_enc:enc_inst.data[7]
data[8] => q_rotary_enc:enc_inst.data[8]
data[9] => q_rotary_enc:enc_inst.data[9]
data[10] => q_rotary_enc:enc_inst.data[10]
data[11] => q_rotary_enc:enc_inst.data[11]
data[12] => q_rotary_enc:enc_inst.data[12]
data[13] => q_rotary_enc:enc_inst.data[13]
data[14] => q_rotary_enc:enc_inst.data[14]
data[15] => q_rotary_enc:enc_inst.data[15]
enc_changed <= q_rotary_enc:enc_inst.enc_changed


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[2].encoder|lpf_cap:f0
clock => lpf_cap_full:lpf_inst.clock
sclr => lpf_cap_full:lpf_inst.sclr
in => lpf_cap_full:lpf_inst.in
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[2].encoder|lpf_cap:f0|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].PRESET
aclr => cnt[6].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[2].encoder|lpf_cap:f1
clock => lpf_cap_full:lpf_inst.clock
sclr => lpf_cap_full:lpf_inst.sclr
in => lpf_cap_full:lpf_inst.in
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[2].encoder|lpf_cap:f1|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].PRESET
aclr => cnt[6].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[2].encoder|lpf_cap:f2
clock => lpf_cap_full:lpf_inst.clock
sclr => lpf_cap_full:lpf_inst.sclr
in => lpf_cap_full:lpf_inst.in
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[2].encoder|lpf_cap:f2|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].PRESET
aclr => cnt[6].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[2].encoder|q_rotary_enc:enc_inst
clock => error~reg0.CLK
clock => bidir_counter[0]~reg0.CLK
clock => bidir_counter[1]~reg0.CLK
clock => bidir_counter[2]~reg0.CLK
clock => bidir_counter[3]~reg0.CLK
clock => bidir_counter[4]~reg0.CLK
clock => bidir_counter[5]~reg0.CLK
clock => bidir_counter[6]~reg0.CLK
clock => bidir_counter[7]~reg0.CLK
clock => bidir_counter[8]~reg0.CLK
clock => bidir_counter[9]~reg0.CLK
clock => bidir_counter[10]~reg0.CLK
clock => bidir_counter[11]~reg0.CLK
clock => bidir_counter[12]~reg0.CLK
clock => bidir_counter[13]~reg0.CLK
clock => bidir_counter[14]~reg0.CLK
clock => bidir_counter[15]~reg0.CLK
clock => bidir_counter[16]~reg0.CLK
clock => bidir_counter[17]~reg0.CLK
clock => bidir_counter[18]~reg0.CLK
clock => bidir_counter[19]~reg0.CLK
clock => bidir_counter[20]~reg0.CLK
clock => bidir_counter[21]~reg0.CLK
clock => bidir_counter[22]~reg0.CLK
clock => bidir_counter[23]~reg0.CLK
clock => bidir_counter[24]~reg0.CLK
clock => bidir_counter[25]~reg0.CLK
clock => bidir_counter[26]~reg0.CLK
clock => bidir_counter[27]~reg0.CLK
clock => bidir_counter[28]~reg0.CLK
clock => bidir_counter[29]~reg0.CLK
clock => bidir_counter[30]~reg0.CLK
clock => bidir_counter[31]~reg0.CLK
clock => old_code[0].CLK
clock => old_code[1].CLK
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => error.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => always2.IN1
ena => enc_changed.IN1
ena => always2.IN0
dir => cur_code[1].OUTPUTSELECT
dir => cur_code[0].OUTPUTSELECT
A => cur_code[1].DATAB
A => cur_code[0].DATAA
B => cur_code[1].DATAA
B => cur_code[0].DATAB
bidir_counter[0] <= bidir_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[1] <= bidir_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[2] <= bidir_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[3] <= bidir_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[4] <= bidir_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[5] <= bidir_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[6] <= bidir_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[7] <= bidir_counter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[8] <= bidir_counter[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[9] <= bidir_counter[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[10] <= bidir_counter[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[11] <= bidir_counter[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[12] <= bidir_counter[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[13] <= bidir_counter[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[14] <= bidir_counter[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[15] <= bidir_counter[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[16] <= bidir_counter[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[17] <= bidir_counter[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[18] <= bidir_counter[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[19] <= bidir_counter[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[20] <= bidir_counter[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[21] <= bidir_counter[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[22] <= bidir_counter[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[23] <= bidir_counter[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[24] <= bidir_counter[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[25] <= bidir_counter[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[26] <= bidir_counter[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[27] <= bidir_counter[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[28] <= bidir_counter[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[29] <= bidir_counter[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[30] <= bidir_counter[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[31] <= bidir_counter[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error <= error~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr => Decoder0.IN0
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => always2.IN1
data[0] => bidir_counter.DATAB
data[0] => bidir_counter.DATAB
data[1] => bidir_counter.DATAB
data[1] => bidir_counter.DATAB
data[2] => bidir_counter.DATAB
data[2] => bidir_counter.DATAB
data[3] => bidir_counter.DATAB
data[3] => bidir_counter.DATAB
data[4] => bidir_counter.DATAB
data[4] => bidir_counter.DATAB
data[5] => bidir_counter.DATAB
data[5] => bidir_counter.DATAB
data[6] => bidir_counter.DATAB
data[6] => bidir_counter.DATAB
data[7] => bidir_counter.DATAB
data[7] => bidir_counter.DATAB
data[8] => bidir_counter.DATAB
data[8] => bidir_counter.DATAB
data[9] => bidir_counter.DATAB
data[9] => bidir_counter.DATAB
data[10] => bidir_counter.DATAB
data[10] => bidir_counter.DATAB
data[11] => bidir_counter.DATAB
data[11] => bidir_counter.DATAB
data[12] => bidir_counter.DATAB
data[12] => bidir_counter.DATAB
data[13] => bidir_counter.DATAB
data[13] => bidir_counter.DATAB
data[14] => bidir_counter.DATAB
data[14] => bidir_counter.DATAB
data[15] => bidir_counter.DATAB
data[15] => bidir_counter.DATAB
enc_changed <= enc_changed.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[3].encoder
clock => lpf_cap:f0.clock
clock => lpf_cap:f1.clock
clock => lpf_cap:f2.clock
clock => q_rotary_enc:enc_inst.clock
clock => Z_flag~reg0.CLK
clock => Z_pos[0]~reg0.CLK
clock => Z_pos[1]~reg0.CLK
clock => Z_pos[2]~reg0.CLK
clock => Z_pos[3]~reg0.CLK
clock => Z_pos[4]~reg0.CLK
clock => Z_pos[5]~reg0.CLK
clock => Z_pos[6]~reg0.CLK
clock => Z_pos[7]~reg0.CLK
clock => Z_pos[8]~reg0.CLK
clock => Z_pos[9]~reg0.CLK
clock => Z_pos[10]~reg0.CLK
clock => Z_pos[11]~reg0.CLK
clock => Z_pos[12]~reg0.CLK
clock => Z_pos[13]~reg0.CLK
clock => Z_pos[14]~reg0.CLK
clock => Z_pos[15]~reg0.CLK
clock => Z_pos[16]~reg0.CLK
clock => Z_pos[17]~reg0.CLK
clock => Z_pos[18]~reg0.CLK
clock => Z_pos[19]~reg0.CLK
clock => Z_pos[20]~reg0.CLK
clock => Z_pos[21]~reg0.CLK
clock => Z_pos[22]~reg0.CLK
clock => Z_pos[23]~reg0.CLK
clock => Z_pos[24]~reg0.CLK
clock => Z_pos[25]~reg0.CLK
clock => Z_pos[26]~reg0.CLK
clock => Z_pos[27]~reg0.CLK
clock => Z_pos[28]~reg0.CLK
clock => Z_pos[29]~reg0.CLK
clock => Z_pos[30]~reg0.CLK
clock => Z_pos[31]~reg0.CLK
clock => Z_flt_reg.CLK
clock => ready_reg.CLK
clock => dir_reg[0].CLK
clock => dir_reg[1].CLK
clock => B_reg.CLK
clock => A_reg.CLK
sclr => comb.IN1
sclr => always2.IN1
ena => comb.IN1
dir => dir_reg[0].DATAIN
A => A_reg.DATAIN
B => B_reg.DATAIN
Z => ~NO_FANOUT~
bidir_counter[0] <= q_rotary_enc:enc_inst.bidir_counter[0]
bidir_counter[1] <= q_rotary_enc:enc_inst.bidir_counter[1]
bidir_counter[2] <= q_rotary_enc:enc_inst.bidir_counter[2]
bidir_counter[3] <= q_rotary_enc:enc_inst.bidir_counter[3]
bidir_counter[4] <= q_rotary_enc:enc_inst.bidir_counter[4]
bidir_counter[5] <= q_rotary_enc:enc_inst.bidir_counter[5]
bidir_counter[6] <= q_rotary_enc:enc_inst.bidir_counter[6]
bidir_counter[7] <= q_rotary_enc:enc_inst.bidir_counter[7]
bidir_counter[8] <= q_rotary_enc:enc_inst.bidir_counter[8]
bidir_counter[9] <= q_rotary_enc:enc_inst.bidir_counter[9]
bidir_counter[10] <= q_rotary_enc:enc_inst.bidir_counter[10]
bidir_counter[11] <= q_rotary_enc:enc_inst.bidir_counter[11]
bidir_counter[12] <= q_rotary_enc:enc_inst.bidir_counter[12]
bidir_counter[13] <= q_rotary_enc:enc_inst.bidir_counter[13]
bidir_counter[14] <= q_rotary_enc:enc_inst.bidir_counter[14]
bidir_counter[15] <= q_rotary_enc:enc_inst.bidir_counter[15]
bidir_counter[16] <= q_rotary_enc:enc_inst.bidir_counter[16]
bidir_counter[17] <= q_rotary_enc:enc_inst.bidir_counter[17]
bidir_counter[18] <= q_rotary_enc:enc_inst.bidir_counter[18]
bidir_counter[19] <= q_rotary_enc:enc_inst.bidir_counter[19]
bidir_counter[20] <= q_rotary_enc:enc_inst.bidir_counter[20]
bidir_counter[21] <= q_rotary_enc:enc_inst.bidir_counter[21]
bidir_counter[22] <= q_rotary_enc:enc_inst.bidir_counter[22]
bidir_counter[23] <= q_rotary_enc:enc_inst.bidir_counter[23]
bidir_counter[24] <= q_rotary_enc:enc_inst.bidir_counter[24]
bidir_counter[25] <= q_rotary_enc:enc_inst.bidir_counter[25]
bidir_counter[26] <= q_rotary_enc:enc_inst.bidir_counter[26]
bidir_counter[27] <= q_rotary_enc:enc_inst.bidir_counter[27]
bidir_counter[28] <= q_rotary_enc:enc_inst.bidir_counter[28]
bidir_counter[29] <= q_rotary_enc:enc_inst.bidir_counter[29]
bidir_counter[30] <= q_rotary_enc:enc_inst.bidir_counter[30]
bidir_counter[31] <= q_rotary_enc:enc_inst.bidir_counter[31]
error <= q_rotary_enc:enc_inst.error
ready <= ready_reg.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[0] <= Z_pos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[1] <= Z_pos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[2] <= Z_pos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[3] <= Z_pos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[4] <= Z_pos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[5] <= Z_pos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[6] <= Z_pos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[7] <= Z_pos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[8] <= Z_pos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[9] <= Z_pos[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[10] <= Z_pos[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[11] <= Z_pos[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[12] <= Z_pos[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[13] <= Z_pos[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[14] <= Z_pos[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[15] <= Z_pos[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[16] <= Z_pos[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[17] <= Z_pos[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[18] <= Z_pos[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[19] <= Z_pos[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[20] <= Z_pos[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[21] <= Z_pos[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[22] <= Z_pos[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[23] <= Z_pos[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[24] <= Z_pos[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[25] <= Z_pos[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[26] <= Z_pos[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[27] <= Z_pos[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[28] <= Z_pos[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[29] <= Z_pos[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[30] <= Z_pos[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[31] <= Z_pos[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_flag <= Z_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_clr => always2.IN1
addr => q_rotary_enc:enc_inst.addr
be[0] => q_rotary_enc:enc_inst.be[0]
be[1] => q_rotary_enc:enc_inst.be[1]
write => q_rotary_enc:enc_inst.write
data[0] => q_rotary_enc:enc_inst.data[0]
data[1] => q_rotary_enc:enc_inst.data[1]
data[2] => q_rotary_enc:enc_inst.data[2]
data[3] => q_rotary_enc:enc_inst.data[3]
data[4] => q_rotary_enc:enc_inst.data[4]
data[5] => q_rotary_enc:enc_inst.data[5]
data[6] => q_rotary_enc:enc_inst.data[6]
data[7] => q_rotary_enc:enc_inst.data[7]
data[8] => q_rotary_enc:enc_inst.data[8]
data[9] => q_rotary_enc:enc_inst.data[9]
data[10] => q_rotary_enc:enc_inst.data[10]
data[11] => q_rotary_enc:enc_inst.data[11]
data[12] => q_rotary_enc:enc_inst.data[12]
data[13] => q_rotary_enc:enc_inst.data[13]
data[14] => q_rotary_enc:enc_inst.data[14]
data[15] => q_rotary_enc:enc_inst.data[15]
enc_changed <= q_rotary_enc:enc_inst.enc_changed


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[3].encoder|lpf_cap:f0
clock => lpf_cap_full:lpf_inst.clock
sclr => lpf_cap_full:lpf_inst.sclr
in => lpf_cap_full:lpf_inst.in
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[3].encoder|lpf_cap:f0|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].PRESET
aclr => cnt[6].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[3].encoder|lpf_cap:f1
clock => lpf_cap_full:lpf_inst.clock
sclr => lpf_cap_full:lpf_inst.sclr
in => lpf_cap_full:lpf_inst.in
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[3].encoder|lpf_cap:f1|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].PRESET
aclr => cnt[6].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[3].encoder|lpf_cap:f2
clock => lpf_cap_full:lpf_inst.clock
sclr => lpf_cap_full:lpf_inst.sclr
in => lpf_cap_full:lpf_inst.in
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[3].encoder|lpf_cap:f2|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].PRESET
aclr => cnt[6].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[3].encoder|q_rotary_enc:enc_inst
clock => error~reg0.CLK
clock => bidir_counter[0]~reg0.CLK
clock => bidir_counter[1]~reg0.CLK
clock => bidir_counter[2]~reg0.CLK
clock => bidir_counter[3]~reg0.CLK
clock => bidir_counter[4]~reg0.CLK
clock => bidir_counter[5]~reg0.CLK
clock => bidir_counter[6]~reg0.CLK
clock => bidir_counter[7]~reg0.CLK
clock => bidir_counter[8]~reg0.CLK
clock => bidir_counter[9]~reg0.CLK
clock => bidir_counter[10]~reg0.CLK
clock => bidir_counter[11]~reg0.CLK
clock => bidir_counter[12]~reg0.CLK
clock => bidir_counter[13]~reg0.CLK
clock => bidir_counter[14]~reg0.CLK
clock => bidir_counter[15]~reg0.CLK
clock => bidir_counter[16]~reg0.CLK
clock => bidir_counter[17]~reg0.CLK
clock => bidir_counter[18]~reg0.CLK
clock => bidir_counter[19]~reg0.CLK
clock => bidir_counter[20]~reg0.CLK
clock => bidir_counter[21]~reg0.CLK
clock => bidir_counter[22]~reg0.CLK
clock => bidir_counter[23]~reg0.CLK
clock => bidir_counter[24]~reg0.CLK
clock => bidir_counter[25]~reg0.CLK
clock => bidir_counter[26]~reg0.CLK
clock => bidir_counter[27]~reg0.CLK
clock => bidir_counter[28]~reg0.CLK
clock => bidir_counter[29]~reg0.CLK
clock => bidir_counter[30]~reg0.CLK
clock => bidir_counter[31]~reg0.CLK
clock => old_code[0].CLK
clock => old_code[1].CLK
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => error.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => always2.IN1
ena => enc_changed.IN1
ena => always2.IN0
dir => cur_code[1].OUTPUTSELECT
dir => cur_code[0].OUTPUTSELECT
A => cur_code[1].DATAB
A => cur_code[0].DATAA
B => cur_code[1].DATAA
B => cur_code[0].DATAB
bidir_counter[0] <= bidir_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[1] <= bidir_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[2] <= bidir_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[3] <= bidir_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[4] <= bidir_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[5] <= bidir_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[6] <= bidir_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[7] <= bidir_counter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[8] <= bidir_counter[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[9] <= bidir_counter[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[10] <= bidir_counter[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[11] <= bidir_counter[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[12] <= bidir_counter[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[13] <= bidir_counter[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[14] <= bidir_counter[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[15] <= bidir_counter[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[16] <= bidir_counter[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[17] <= bidir_counter[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[18] <= bidir_counter[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[19] <= bidir_counter[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[20] <= bidir_counter[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[21] <= bidir_counter[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[22] <= bidir_counter[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[23] <= bidir_counter[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[24] <= bidir_counter[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[25] <= bidir_counter[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[26] <= bidir_counter[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[27] <= bidir_counter[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[28] <= bidir_counter[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[29] <= bidir_counter[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[30] <= bidir_counter[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[31] <= bidir_counter[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error <= error~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr => Decoder0.IN0
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => always2.IN1
data[0] => bidir_counter.DATAB
data[0] => bidir_counter.DATAB
data[1] => bidir_counter.DATAB
data[1] => bidir_counter.DATAB
data[2] => bidir_counter.DATAB
data[2] => bidir_counter.DATAB
data[3] => bidir_counter.DATAB
data[3] => bidir_counter.DATAB
data[4] => bidir_counter.DATAB
data[4] => bidir_counter.DATAB
data[5] => bidir_counter.DATAB
data[5] => bidir_counter.DATAB
data[6] => bidir_counter.DATAB
data[6] => bidir_counter.DATAB
data[7] => bidir_counter.DATAB
data[7] => bidir_counter.DATAB
data[8] => bidir_counter.DATAB
data[8] => bidir_counter.DATAB
data[9] => bidir_counter.DATAB
data[9] => bidir_counter.DATAB
data[10] => bidir_counter.DATAB
data[10] => bidir_counter.DATAB
data[11] => bidir_counter.DATAB
data[11] => bidir_counter.DATAB
data[12] => bidir_counter.DATAB
data[12] => bidir_counter.DATAB
data[13] => bidir_counter.DATAB
data[13] => bidir_counter.DATAB
data[14] => bidir_counter.DATAB
data[14] => bidir_counter.DATAB
data[15] => bidir_counter.DATAB
data[15] => bidir_counter.DATAB
enc_changed <= enc_changed.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[4].encoder
clock => lpf_cap:f0.clock
clock => lpf_cap:f1.clock
clock => lpf_cap:f2.clock
clock => q_rotary_enc:enc_inst.clock
clock => Z_flag~reg0.CLK
clock => Z_pos[0]~reg0.CLK
clock => Z_pos[1]~reg0.CLK
clock => Z_pos[2]~reg0.CLK
clock => Z_pos[3]~reg0.CLK
clock => Z_pos[4]~reg0.CLK
clock => Z_pos[5]~reg0.CLK
clock => Z_pos[6]~reg0.CLK
clock => Z_pos[7]~reg0.CLK
clock => Z_pos[8]~reg0.CLK
clock => Z_pos[9]~reg0.CLK
clock => Z_pos[10]~reg0.CLK
clock => Z_pos[11]~reg0.CLK
clock => Z_pos[12]~reg0.CLK
clock => Z_pos[13]~reg0.CLK
clock => Z_pos[14]~reg0.CLK
clock => Z_pos[15]~reg0.CLK
clock => Z_pos[16]~reg0.CLK
clock => Z_pos[17]~reg0.CLK
clock => Z_pos[18]~reg0.CLK
clock => Z_pos[19]~reg0.CLK
clock => Z_pos[20]~reg0.CLK
clock => Z_pos[21]~reg0.CLK
clock => Z_pos[22]~reg0.CLK
clock => Z_pos[23]~reg0.CLK
clock => Z_pos[24]~reg0.CLK
clock => Z_pos[25]~reg0.CLK
clock => Z_pos[26]~reg0.CLK
clock => Z_pos[27]~reg0.CLK
clock => Z_pos[28]~reg0.CLK
clock => Z_pos[29]~reg0.CLK
clock => Z_pos[30]~reg0.CLK
clock => Z_pos[31]~reg0.CLK
clock => Z_flt_reg.CLK
clock => ready_reg.CLK
clock => dir_reg[0].CLK
clock => dir_reg[1].CLK
clock => B_reg.CLK
clock => A_reg.CLK
sclr => comb.IN1
sclr => always2.IN1
ena => comb.IN1
dir => dir_reg[0].DATAIN
A => A_reg.DATAIN
B => B_reg.DATAIN
Z => ~NO_FANOUT~
bidir_counter[0] <= q_rotary_enc:enc_inst.bidir_counter[0]
bidir_counter[1] <= q_rotary_enc:enc_inst.bidir_counter[1]
bidir_counter[2] <= q_rotary_enc:enc_inst.bidir_counter[2]
bidir_counter[3] <= q_rotary_enc:enc_inst.bidir_counter[3]
bidir_counter[4] <= q_rotary_enc:enc_inst.bidir_counter[4]
bidir_counter[5] <= q_rotary_enc:enc_inst.bidir_counter[5]
bidir_counter[6] <= q_rotary_enc:enc_inst.bidir_counter[6]
bidir_counter[7] <= q_rotary_enc:enc_inst.bidir_counter[7]
bidir_counter[8] <= q_rotary_enc:enc_inst.bidir_counter[8]
bidir_counter[9] <= q_rotary_enc:enc_inst.bidir_counter[9]
bidir_counter[10] <= q_rotary_enc:enc_inst.bidir_counter[10]
bidir_counter[11] <= q_rotary_enc:enc_inst.bidir_counter[11]
bidir_counter[12] <= q_rotary_enc:enc_inst.bidir_counter[12]
bidir_counter[13] <= q_rotary_enc:enc_inst.bidir_counter[13]
bidir_counter[14] <= q_rotary_enc:enc_inst.bidir_counter[14]
bidir_counter[15] <= q_rotary_enc:enc_inst.bidir_counter[15]
bidir_counter[16] <= q_rotary_enc:enc_inst.bidir_counter[16]
bidir_counter[17] <= q_rotary_enc:enc_inst.bidir_counter[17]
bidir_counter[18] <= q_rotary_enc:enc_inst.bidir_counter[18]
bidir_counter[19] <= q_rotary_enc:enc_inst.bidir_counter[19]
bidir_counter[20] <= q_rotary_enc:enc_inst.bidir_counter[20]
bidir_counter[21] <= q_rotary_enc:enc_inst.bidir_counter[21]
bidir_counter[22] <= q_rotary_enc:enc_inst.bidir_counter[22]
bidir_counter[23] <= q_rotary_enc:enc_inst.bidir_counter[23]
bidir_counter[24] <= q_rotary_enc:enc_inst.bidir_counter[24]
bidir_counter[25] <= q_rotary_enc:enc_inst.bidir_counter[25]
bidir_counter[26] <= q_rotary_enc:enc_inst.bidir_counter[26]
bidir_counter[27] <= q_rotary_enc:enc_inst.bidir_counter[27]
bidir_counter[28] <= q_rotary_enc:enc_inst.bidir_counter[28]
bidir_counter[29] <= q_rotary_enc:enc_inst.bidir_counter[29]
bidir_counter[30] <= q_rotary_enc:enc_inst.bidir_counter[30]
bidir_counter[31] <= q_rotary_enc:enc_inst.bidir_counter[31]
error <= q_rotary_enc:enc_inst.error
ready <= ready_reg.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[0] <= Z_pos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[1] <= Z_pos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[2] <= Z_pos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[3] <= Z_pos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[4] <= Z_pos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[5] <= Z_pos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[6] <= Z_pos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[7] <= Z_pos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[8] <= Z_pos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[9] <= Z_pos[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[10] <= Z_pos[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[11] <= Z_pos[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[12] <= Z_pos[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[13] <= Z_pos[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[14] <= Z_pos[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[15] <= Z_pos[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[16] <= Z_pos[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[17] <= Z_pos[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[18] <= Z_pos[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[19] <= Z_pos[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[20] <= Z_pos[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[21] <= Z_pos[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[22] <= Z_pos[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[23] <= Z_pos[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[24] <= Z_pos[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[25] <= Z_pos[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[26] <= Z_pos[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[27] <= Z_pos[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[28] <= Z_pos[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[29] <= Z_pos[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[30] <= Z_pos[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[31] <= Z_pos[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_flag <= Z_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_clr => always2.IN1
addr => q_rotary_enc:enc_inst.addr
be[0] => q_rotary_enc:enc_inst.be[0]
be[1] => q_rotary_enc:enc_inst.be[1]
write => q_rotary_enc:enc_inst.write
data[0] => q_rotary_enc:enc_inst.data[0]
data[1] => q_rotary_enc:enc_inst.data[1]
data[2] => q_rotary_enc:enc_inst.data[2]
data[3] => q_rotary_enc:enc_inst.data[3]
data[4] => q_rotary_enc:enc_inst.data[4]
data[5] => q_rotary_enc:enc_inst.data[5]
data[6] => q_rotary_enc:enc_inst.data[6]
data[7] => q_rotary_enc:enc_inst.data[7]
data[8] => q_rotary_enc:enc_inst.data[8]
data[9] => q_rotary_enc:enc_inst.data[9]
data[10] => q_rotary_enc:enc_inst.data[10]
data[11] => q_rotary_enc:enc_inst.data[11]
data[12] => q_rotary_enc:enc_inst.data[12]
data[13] => q_rotary_enc:enc_inst.data[13]
data[14] => q_rotary_enc:enc_inst.data[14]
data[15] => q_rotary_enc:enc_inst.data[15]
enc_changed <= q_rotary_enc:enc_inst.enc_changed


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[4].encoder|lpf_cap:f0
clock => lpf_cap_full:lpf_inst.clock
sclr => lpf_cap_full:lpf_inst.sclr
in => lpf_cap_full:lpf_inst.in
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[4].encoder|lpf_cap:f0|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].PRESET
aclr => cnt[6].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[4].encoder|lpf_cap:f1
clock => lpf_cap_full:lpf_inst.clock
sclr => lpf_cap_full:lpf_inst.sclr
in => lpf_cap_full:lpf_inst.in
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[4].encoder|lpf_cap:f1|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].PRESET
aclr => cnt[6].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[4].encoder|lpf_cap:f2
clock => lpf_cap_full:lpf_inst.clock
sclr => lpf_cap_full:lpf_inst.sclr
in => lpf_cap_full:lpf_inst.in
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[4].encoder|lpf_cap:f2|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].PRESET
aclr => cnt[6].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[4].encoder|q_rotary_enc:enc_inst
clock => error~reg0.CLK
clock => bidir_counter[0]~reg0.CLK
clock => bidir_counter[1]~reg0.CLK
clock => bidir_counter[2]~reg0.CLK
clock => bidir_counter[3]~reg0.CLK
clock => bidir_counter[4]~reg0.CLK
clock => bidir_counter[5]~reg0.CLK
clock => bidir_counter[6]~reg0.CLK
clock => bidir_counter[7]~reg0.CLK
clock => bidir_counter[8]~reg0.CLK
clock => bidir_counter[9]~reg0.CLK
clock => bidir_counter[10]~reg0.CLK
clock => bidir_counter[11]~reg0.CLK
clock => bidir_counter[12]~reg0.CLK
clock => bidir_counter[13]~reg0.CLK
clock => bidir_counter[14]~reg0.CLK
clock => bidir_counter[15]~reg0.CLK
clock => bidir_counter[16]~reg0.CLK
clock => bidir_counter[17]~reg0.CLK
clock => bidir_counter[18]~reg0.CLK
clock => bidir_counter[19]~reg0.CLK
clock => bidir_counter[20]~reg0.CLK
clock => bidir_counter[21]~reg0.CLK
clock => bidir_counter[22]~reg0.CLK
clock => bidir_counter[23]~reg0.CLK
clock => bidir_counter[24]~reg0.CLK
clock => bidir_counter[25]~reg0.CLK
clock => bidir_counter[26]~reg0.CLK
clock => bidir_counter[27]~reg0.CLK
clock => bidir_counter[28]~reg0.CLK
clock => bidir_counter[29]~reg0.CLK
clock => bidir_counter[30]~reg0.CLK
clock => bidir_counter[31]~reg0.CLK
clock => old_code[0].CLK
clock => old_code[1].CLK
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => error.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => always2.IN1
ena => enc_changed.IN1
ena => always2.IN0
dir => cur_code[1].OUTPUTSELECT
dir => cur_code[0].OUTPUTSELECT
A => cur_code[1].DATAB
A => cur_code[0].DATAA
B => cur_code[1].DATAA
B => cur_code[0].DATAB
bidir_counter[0] <= bidir_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[1] <= bidir_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[2] <= bidir_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[3] <= bidir_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[4] <= bidir_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[5] <= bidir_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[6] <= bidir_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[7] <= bidir_counter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[8] <= bidir_counter[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[9] <= bidir_counter[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[10] <= bidir_counter[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[11] <= bidir_counter[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[12] <= bidir_counter[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[13] <= bidir_counter[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[14] <= bidir_counter[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[15] <= bidir_counter[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[16] <= bidir_counter[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[17] <= bidir_counter[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[18] <= bidir_counter[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[19] <= bidir_counter[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[20] <= bidir_counter[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[21] <= bidir_counter[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[22] <= bidir_counter[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[23] <= bidir_counter[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[24] <= bidir_counter[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[25] <= bidir_counter[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[26] <= bidir_counter[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[27] <= bidir_counter[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[28] <= bidir_counter[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[29] <= bidir_counter[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[30] <= bidir_counter[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[31] <= bidir_counter[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error <= error~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr => Decoder0.IN0
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => always2.IN1
data[0] => bidir_counter.DATAB
data[0] => bidir_counter.DATAB
data[1] => bidir_counter.DATAB
data[1] => bidir_counter.DATAB
data[2] => bidir_counter.DATAB
data[2] => bidir_counter.DATAB
data[3] => bidir_counter.DATAB
data[3] => bidir_counter.DATAB
data[4] => bidir_counter.DATAB
data[4] => bidir_counter.DATAB
data[5] => bidir_counter.DATAB
data[5] => bidir_counter.DATAB
data[6] => bidir_counter.DATAB
data[6] => bidir_counter.DATAB
data[7] => bidir_counter.DATAB
data[7] => bidir_counter.DATAB
data[8] => bidir_counter.DATAB
data[8] => bidir_counter.DATAB
data[9] => bidir_counter.DATAB
data[9] => bidir_counter.DATAB
data[10] => bidir_counter.DATAB
data[10] => bidir_counter.DATAB
data[11] => bidir_counter.DATAB
data[11] => bidir_counter.DATAB
data[12] => bidir_counter.DATAB
data[12] => bidir_counter.DATAB
data[13] => bidir_counter.DATAB
data[13] => bidir_counter.DATAB
data[14] => bidir_counter.DATAB
data[14] => bidir_counter.DATAB
data[15] => bidir_counter.DATAB
data[15] => bidir_counter.DATAB
enc_changed <= enc_changed.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[5].encoder
clock => lpf_cap:f0.clock
clock => lpf_cap:f1.clock
clock => lpf_cap:f2.clock
clock => q_rotary_enc:enc_inst.clock
clock => Z_flag~reg0.CLK
clock => Z_pos[0]~reg0.CLK
clock => Z_pos[1]~reg0.CLK
clock => Z_pos[2]~reg0.CLK
clock => Z_pos[3]~reg0.CLK
clock => Z_pos[4]~reg0.CLK
clock => Z_pos[5]~reg0.CLK
clock => Z_pos[6]~reg0.CLK
clock => Z_pos[7]~reg0.CLK
clock => Z_pos[8]~reg0.CLK
clock => Z_pos[9]~reg0.CLK
clock => Z_pos[10]~reg0.CLK
clock => Z_pos[11]~reg0.CLK
clock => Z_pos[12]~reg0.CLK
clock => Z_pos[13]~reg0.CLK
clock => Z_pos[14]~reg0.CLK
clock => Z_pos[15]~reg0.CLK
clock => Z_pos[16]~reg0.CLK
clock => Z_pos[17]~reg0.CLK
clock => Z_pos[18]~reg0.CLK
clock => Z_pos[19]~reg0.CLK
clock => Z_pos[20]~reg0.CLK
clock => Z_pos[21]~reg0.CLK
clock => Z_pos[22]~reg0.CLK
clock => Z_pos[23]~reg0.CLK
clock => Z_pos[24]~reg0.CLK
clock => Z_pos[25]~reg0.CLK
clock => Z_pos[26]~reg0.CLK
clock => Z_pos[27]~reg0.CLK
clock => Z_pos[28]~reg0.CLK
clock => Z_pos[29]~reg0.CLK
clock => Z_pos[30]~reg0.CLK
clock => Z_pos[31]~reg0.CLK
clock => Z_flt_reg.CLK
clock => ready_reg.CLK
clock => dir_reg[0].CLK
clock => dir_reg[1].CLK
clock => B_reg.CLK
clock => A_reg.CLK
sclr => comb.IN1
sclr => always2.IN1
ena => comb.IN1
dir => dir_reg[0].DATAIN
A => A_reg.DATAIN
B => B_reg.DATAIN
Z => ~NO_FANOUT~
bidir_counter[0] <= q_rotary_enc:enc_inst.bidir_counter[0]
bidir_counter[1] <= q_rotary_enc:enc_inst.bidir_counter[1]
bidir_counter[2] <= q_rotary_enc:enc_inst.bidir_counter[2]
bidir_counter[3] <= q_rotary_enc:enc_inst.bidir_counter[3]
bidir_counter[4] <= q_rotary_enc:enc_inst.bidir_counter[4]
bidir_counter[5] <= q_rotary_enc:enc_inst.bidir_counter[5]
bidir_counter[6] <= q_rotary_enc:enc_inst.bidir_counter[6]
bidir_counter[7] <= q_rotary_enc:enc_inst.bidir_counter[7]
bidir_counter[8] <= q_rotary_enc:enc_inst.bidir_counter[8]
bidir_counter[9] <= q_rotary_enc:enc_inst.bidir_counter[9]
bidir_counter[10] <= q_rotary_enc:enc_inst.bidir_counter[10]
bidir_counter[11] <= q_rotary_enc:enc_inst.bidir_counter[11]
bidir_counter[12] <= q_rotary_enc:enc_inst.bidir_counter[12]
bidir_counter[13] <= q_rotary_enc:enc_inst.bidir_counter[13]
bidir_counter[14] <= q_rotary_enc:enc_inst.bidir_counter[14]
bidir_counter[15] <= q_rotary_enc:enc_inst.bidir_counter[15]
bidir_counter[16] <= q_rotary_enc:enc_inst.bidir_counter[16]
bidir_counter[17] <= q_rotary_enc:enc_inst.bidir_counter[17]
bidir_counter[18] <= q_rotary_enc:enc_inst.bidir_counter[18]
bidir_counter[19] <= q_rotary_enc:enc_inst.bidir_counter[19]
bidir_counter[20] <= q_rotary_enc:enc_inst.bidir_counter[20]
bidir_counter[21] <= q_rotary_enc:enc_inst.bidir_counter[21]
bidir_counter[22] <= q_rotary_enc:enc_inst.bidir_counter[22]
bidir_counter[23] <= q_rotary_enc:enc_inst.bidir_counter[23]
bidir_counter[24] <= q_rotary_enc:enc_inst.bidir_counter[24]
bidir_counter[25] <= q_rotary_enc:enc_inst.bidir_counter[25]
bidir_counter[26] <= q_rotary_enc:enc_inst.bidir_counter[26]
bidir_counter[27] <= q_rotary_enc:enc_inst.bidir_counter[27]
bidir_counter[28] <= q_rotary_enc:enc_inst.bidir_counter[28]
bidir_counter[29] <= q_rotary_enc:enc_inst.bidir_counter[29]
bidir_counter[30] <= q_rotary_enc:enc_inst.bidir_counter[30]
bidir_counter[31] <= q_rotary_enc:enc_inst.bidir_counter[31]
error <= q_rotary_enc:enc_inst.error
ready <= ready_reg.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[0] <= Z_pos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[1] <= Z_pos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[2] <= Z_pos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[3] <= Z_pos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[4] <= Z_pos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[5] <= Z_pos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[6] <= Z_pos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[7] <= Z_pos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[8] <= Z_pos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[9] <= Z_pos[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[10] <= Z_pos[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[11] <= Z_pos[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[12] <= Z_pos[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[13] <= Z_pos[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[14] <= Z_pos[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[15] <= Z_pos[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[16] <= Z_pos[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[17] <= Z_pos[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[18] <= Z_pos[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[19] <= Z_pos[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[20] <= Z_pos[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[21] <= Z_pos[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[22] <= Z_pos[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[23] <= Z_pos[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[24] <= Z_pos[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[25] <= Z_pos[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[26] <= Z_pos[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[27] <= Z_pos[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[28] <= Z_pos[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[29] <= Z_pos[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[30] <= Z_pos[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[31] <= Z_pos[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_flag <= Z_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_clr => always2.IN1
addr => q_rotary_enc:enc_inst.addr
be[0] => q_rotary_enc:enc_inst.be[0]
be[1] => q_rotary_enc:enc_inst.be[1]
write => q_rotary_enc:enc_inst.write
data[0] => q_rotary_enc:enc_inst.data[0]
data[1] => q_rotary_enc:enc_inst.data[1]
data[2] => q_rotary_enc:enc_inst.data[2]
data[3] => q_rotary_enc:enc_inst.data[3]
data[4] => q_rotary_enc:enc_inst.data[4]
data[5] => q_rotary_enc:enc_inst.data[5]
data[6] => q_rotary_enc:enc_inst.data[6]
data[7] => q_rotary_enc:enc_inst.data[7]
data[8] => q_rotary_enc:enc_inst.data[8]
data[9] => q_rotary_enc:enc_inst.data[9]
data[10] => q_rotary_enc:enc_inst.data[10]
data[11] => q_rotary_enc:enc_inst.data[11]
data[12] => q_rotary_enc:enc_inst.data[12]
data[13] => q_rotary_enc:enc_inst.data[13]
data[14] => q_rotary_enc:enc_inst.data[14]
data[15] => q_rotary_enc:enc_inst.data[15]
enc_changed <= q_rotary_enc:enc_inst.enc_changed


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[5].encoder|lpf_cap:f0
clock => lpf_cap_full:lpf_inst.clock
sclr => lpf_cap_full:lpf_inst.sclr
in => lpf_cap_full:lpf_inst.in
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[5].encoder|lpf_cap:f0|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].PRESET
aclr => cnt[6].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[5].encoder|lpf_cap:f1
clock => lpf_cap_full:lpf_inst.clock
sclr => lpf_cap_full:lpf_inst.sclr
in => lpf_cap_full:lpf_inst.in
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[5].encoder|lpf_cap:f1|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].PRESET
aclr => cnt[6].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[5].encoder|lpf_cap:f2
clock => lpf_cap_full:lpf_inst.clock
sclr => lpf_cap_full:lpf_inst.sclr
in => lpf_cap_full:lpf_inst.in
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[5].encoder|lpf_cap:f2|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].PRESET
aclr => cnt[6].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[5].encoder|q_rotary_enc:enc_inst
clock => error~reg0.CLK
clock => bidir_counter[0]~reg0.CLK
clock => bidir_counter[1]~reg0.CLK
clock => bidir_counter[2]~reg0.CLK
clock => bidir_counter[3]~reg0.CLK
clock => bidir_counter[4]~reg0.CLK
clock => bidir_counter[5]~reg0.CLK
clock => bidir_counter[6]~reg0.CLK
clock => bidir_counter[7]~reg0.CLK
clock => bidir_counter[8]~reg0.CLK
clock => bidir_counter[9]~reg0.CLK
clock => bidir_counter[10]~reg0.CLK
clock => bidir_counter[11]~reg0.CLK
clock => bidir_counter[12]~reg0.CLK
clock => bidir_counter[13]~reg0.CLK
clock => bidir_counter[14]~reg0.CLK
clock => bidir_counter[15]~reg0.CLK
clock => bidir_counter[16]~reg0.CLK
clock => bidir_counter[17]~reg0.CLK
clock => bidir_counter[18]~reg0.CLK
clock => bidir_counter[19]~reg0.CLK
clock => bidir_counter[20]~reg0.CLK
clock => bidir_counter[21]~reg0.CLK
clock => bidir_counter[22]~reg0.CLK
clock => bidir_counter[23]~reg0.CLK
clock => bidir_counter[24]~reg0.CLK
clock => bidir_counter[25]~reg0.CLK
clock => bidir_counter[26]~reg0.CLK
clock => bidir_counter[27]~reg0.CLK
clock => bidir_counter[28]~reg0.CLK
clock => bidir_counter[29]~reg0.CLK
clock => bidir_counter[30]~reg0.CLK
clock => bidir_counter[31]~reg0.CLK
clock => old_code[0].CLK
clock => old_code[1].CLK
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => error.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => always2.IN1
ena => enc_changed.IN1
ena => always2.IN0
dir => cur_code[1].OUTPUTSELECT
dir => cur_code[0].OUTPUTSELECT
A => cur_code[1].DATAB
A => cur_code[0].DATAA
B => cur_code[1].DATAA
B => cur_code[0].DATAB
bidir_counter[0] <= bidir_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[1] <= bidir_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[2] <= bidir_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[3] <= bidir_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[4] <= bidir_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[5] <= bidir_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[6] <= bidir_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[7] <= bidir_counter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[8] <= bidir_counter[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[9] <= bidir_counter[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[10] <= bidir_counter[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[11] <= bidir_counter[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[12] <= bidir_counter[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[13] <= bidir_counter[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[14] <= bidir_counter[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[15] <= bidir_counter[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[16] <= bidir_counter[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[17] <= bidir_counter[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[18] <= bidir_counter[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[19] <= bidir_counter[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[20] <= bidir_counter[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[21] <= bidir_counter[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[22] <= bidir_counter[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[23] <= bidir_counter[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[24] <= bidir_counter[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[25] <= bidir_counter[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[26] <= bidir_counter[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[27] <= bidir_counter[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[28] <= bidir_counter[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[29] <= bidir_counter[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[30] <= bidir_counter[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[31] <= bidir_counter[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error <= error~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr => Decoder0.IN0
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => always2.IN1
data[0] => bidir_counter.DATAB
data[0] => bidir_counter.DATAB
data[1] => bidir_counter.DATAB
data[1] => bidir_counter.DATAB
data[2] => bidir_counter.DATAB
data[2] => bidir_counter.DATAB
data[3] => bidir_counter.DATAB
data[3] => bidir_counter.DATAB
data[4] => bidir_counter.DATAB
data[4] => bidir_counter.DATAB
data[5] => bidir_counter.DATAB
data[5] => bidir_counter.DATAB
data[6] => bidir_counter.DATAB
data[6] => bidir_counter.DATAB
data[7] => bidir_counter.DATAB
data[7] => bidir_counter.DATAB
data[8] => bidir_counter.DATAB
data[8] => bidir_counter.DATAB
data[9] => bidir_counter.DATAB
data[9] => bidir_counter.DATAB
data[10] => bidir_counter.DATAB
data[10] => bidir_counter.DATAB
data[11] => bidir_counter.DATAB
data[11] => bidir_counter.DATAB
data[12] => bidir_counter.DATAB
data[12] => bidir_counter.DATAB
data[13] => bidir_counter.DATAB
data[13] => bidir_counter.DATAB
data[14] => bidir_counter.DATAB
data[14] => bidir_counter.DATAB
data[15] => bidir_counter.DATAB
data[15] => bidir_counter.DATAB
enc_changed <= enc_changed.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[6].encoder
clock => lpf_cap:f0.clock
clock => lpf_cap:f1.clock
clock => lpf_cap:f2.clock
clock => q_rotary_enc:enc_inst.clock
clock => Z_flag~reg0.CLK
clock => Z_pos[0]~reg0.CLK
clock => Z_pos[1]~reg0.CLK
clock => Z_pos[2]~reg0.CLK
clock => Z_pos[3]~reg0.CLK
clock => Z_pos[4]~reg0.CLK
clock => Z_pos[5]~reg0.CLK
clock => Z_pos[6]~reg0.CLK
clock => Z_pos[7]~reg0.CLK
clock => Z_pos[8]~reg0.CLK
clock => Z_pos[9]~reg0.CLK
clock => Z_pos[10]~reg0.CLK
clock => Z_pos[11]~reg0.CLK
clock => Z_pos[12]~reg0.CLK
clock => Z_pos[13]~reg0.CLK
clock => Z_pos[14]~reg0.CLK
clock => Z_pos[15]~reg0.CLK
clock => Z_pos[16]~reg0.CLK
clock => Z_pos[17]~reg0.CLK
clock => Z_pos[18]~reg0.CLK
clock => Z_pos[19]~reg0.CLK
clock => Z_pos[20]~reg0.CLK
clock => Z_pos[21]~reg0.CLK
clock => Z_pos[22]~reg0.CLK
clock => Z_pos[23]~reg0.CLK
clock => Z_pos[24]~reg0.CLK
clock => Z_pos[25]~reg0.CLK
clock => Z_pos[26]~reg0.CLK
clock => Z_pos[27]~reg0.CLK
clock => Z_pos[28]~reg0.CLK
clock => Z_pos[29]~reg0.CLK
clock => Z_pos[30]~reg0.CLK
clock => Z_pos[31]~reg0.CLK
clock => Z_flt_reg.CLK
clock => ready_reg.CLK
clock => dir_reg[0].CLK
clock => dir_reg[1].CLK
clock => B_reg.CLK
clock => A_reg.CLK
sclr => comb.IN1
sclr => always2.IN1
ena => comb.IN1
dir => dir_reg[0].DATAIN
A => A_reg.DATAIN
B => B_reg.DATAIN
Z => ~NO_FANOUT~
bidir_counter[0] <= q_rotary_enc:enc_inst.bidir_counter[0]
bidir_counter[1] <= q_rotary_enc:enc_inst.bidir_counter[1]
bidir_counter[2] <= q_rotary_enc:enc_inst.bidir_counter[2]
bidir_counter[3] <= q_rotary_enc:enc_inst.bidir_counter[3]
bidir_counter[4] <= q_rotary_enc:enc_inst.bidir_counter[4]
bidir_counter[5] <= q_rotary_enc:enc_inst.bidir_counter[5]
bidir_counter[6] <= q_rotary_enc:enc_inst.bidir_counter[6]
bidir_counter[7] <= q_rotary_enc:enc_inst.bidir_counter[7]
bidir_counter[8] <= q_rotary_enc:enc_inst.bidir_counter[8]
bidir_counter[9] <= q_rotary_enc:enc_inst.bidir_counter[9]
bidir_counter[10] <= q_rotary_enc:enc_inst.bidir_counter[10]
bidir_counter[11] <= q_rotary_enc:enc_inst.bidir_counter[11]
bidir_counter[12] <= q_rotary_enc:enc_inst.bidir_counter[12]
bidir_counter[13] <= q_rotary_enc:enc_inst.bidir_counter[13]
bidir_counter[14] <= q_rotary_enc:enc_inst.bidir_counter[14]
bidir_counter[15] <= q_rotary_enc:enc_inst.bidir_counter[15]
bidir_counter[16] <= q_rotary_enc:enc_inst.bidir_counter[16]
bidir_counter[17] <= q_rotary_enc:enc_inst.bidir_counter[17]
bidir_counter[18] <= q_rotary_enc:enc_inst.bidir_counter[18]
bidir_counter[19] <= q_rotary_enc:enc_inst.bidir_counter[19]
bidir_counter[20] <= q_rotary_enc:enc_inst.bidir_counter[20]
bidir_counter[21] <= q_rotary_enc:enc_inst.bidir_counter[21]
bidir_counter[22] <= q_rotary_enc:enc_inst.bidir_counter[22]
bidir_counter[23] <= q_rotary_enc:enc_inst.bidir_counter[23]
bidir_counter[24] <= q_rotary_enc:enc_inst.bidir_counter[24]
bidir_counter[25] <= q_rotary_enc:enc_inst.bidir_counter[25]
bidir_counter[26] <= q_rotary_enc:enc_inst.bidir_counter[26]
bidir_counter[27] <= q_rotary_enc:enc_inst.bidir_counter[27]
bidir_counter[28] <= q_rotary_enc:enc_inst.bidir_counter[28]
bidir_counter[29] <= q_rotary_enc:enc_inst.bidir_counter[29]
bidir_counter[30] <= q_rotary_enc:enc_inst.bidir_counter[30]
bidir_counter[31] <= q_rotary_enc:enc_inst.bidir_counter[31]
error <= q_rotary_enc:enc_inst.error
ready <= ready_reg.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[0] <= Z_pos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[1] <= Z_pos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[2] <= Z_pos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[3] <= Z_pos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[4] <= Z_pos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[5] <= Z_pos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[6] <= Z_pos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[7] <= Z_pos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[8] <= Z_pos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[9] <= Z_pos[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[10] <= Z_pos[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[11] <= Z_pos[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[12] <= Z_pos[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[13] <= Z_pos[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[14] <= Z_pos[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[15] <= Z_pos[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[16] <= Z_pos[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[17] <= Z_pos[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[18] <= Z_pos[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[19] <= Z_pos[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[20] <= Z_pos[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[21] <= Z_pos[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[22] <= Z_pos[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[23] <= Z_pos[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[24] <= Z_pos[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[25] <= Z_pos[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[26] <= Z_pos[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[27] <= Z_pos[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[28] <= Z_pos[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[29] <= Z_pos[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[30] <= Z_pos[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[31] <= Z_pos[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_flag <= Z_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_clr => always2.IN1
addr => q_rotary_enc:enc_inst.addr
be[0] => q_rotary_enc:enc_inst.be[0]
be[1] => q_rotary_enc:enc_inst.be[1]
write => q_rotary_enc:enc_inst.write
data[0] => q_rotary_enc:enc_inst.data[0]
data[1] => q_rotary_enc:enc_inst.data[1]
data[2] => q_rotary_enc:enc_inst.data[2]
data[3] => q_rotary_enc:enc_inst.data[3]
data[4] => q_rotary_enc:enc_inst.data[4]
data[5] => q_rotary_enc:enc_inst.data[5]
data[6] => q_rotary_enc:enc_inst.data[6]
data[7] => q_rotary_enc:enc_inst.data[7]
data[8] => q_rotary_enc:enc_inst.data[8]
data[9] => q_rotary_enc:enc_inst.data[9]
data[10] => q_rotary_enc:enc_inst.data[10]
data[11] => q_rotary_enc:enc_inst.data[11]
data[12] => q_rotary_enc:enc_inst.data[12]
data[13] => q_rotary_enc:enc_inst.data[13]
data[14] => q_rotary_enc:enc_inst.data[14]
data[15] => q_rotary_enc:enc_inst.data[15]
enc_changed <= q_rotary_enc:enc_inst.enc_changed


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[6].encoder|lpf_cap:f0
clock => lpf_cap_full:lpf_inst.clock
sclr => lpf_cap_full:lpf_inst.sclr
in => lpf_cap_full:lpf_inst.in
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[6].encoder|lpf_cap:f0|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].PRESET
aclr => cnt[6].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[6].encoder|lpf_cap:f1
clock => lpf_cap_full:lpf_inst.clock
sclr => lpf_cap_full:lpf_inst.sclr
in => lpf_cap_full:lpf_inst.in
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[6].encoder|lpf_cap:f1|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].PRESET
aclr => cnt[6].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[6].encoder|lpf_cap:f2
clock => lpf_cap_full:lpf_inst.clock
sclr => lpf_cap_full:lpf_inst.sclr
in => lpf_cap_full:lpf_inst.in
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[6].encoder|lpf_cap:f2|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].PRESET
aclr => cnt[6].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[6].encoder|q_rotary_enc:enc_inst
clock => error~reg0.CLK
clock => bidir_counter[0]~reg0.CLK
clock => bidir_counter[1]~reg0.CLK
clock => bidir_counter[2]~reg0.CLK
clock => bidir_counter[3]~reg0.CLK
clock => bidir_counter[4]~reg0.CLK
clock => bidir_counter[5]~reg0.CLK
clock => bidir_counter[6]~reg0.CLK
clock => bidir_counter[7]~reg0.CLK
clock => bidir_counter[8]~reg0.CLK
clock => bidir_counter[9]~reg0.CLK
clock => bidir_counter[10]~reg0.CLK
clock => bidir_counter[11]~reg0.CLK
clock => bidir_counter[12]~reg0.CLK
clock => bidir_counter[13]~reg0.CLK
clock => bidir_counter[14]~reg0.CLK
clock => bidir_counter[15]~reg0.CLK
clock => bidir_counter[16]~reg0.CLK
clock => bidir_counter[17]~reg0.CLK
clock => bidir_counter[18]~reg0.CLK
clock => bidir_counter[19]~reg0.CLK
clock => bidir_counter[20]~reg0.CLK
clock => bidir_counter[21]~reg0.CLK
clock => bidir_counter[22]~reg0.CLK
clock => bidir_counter[23]~reg0.CLK
clock => bidir_counter[24]~reg0.CLK
clock => bidir_counter[25]~reg0.CLK
clock => bidir_counter[26]~reg0.CLK
clock => bidir_counter[27]~reg0.CLK
clock => bidir_counter[28]~reg0.CLK
clock => bidir_counter[29]~reg0.CLK
clock => bidir_counter[30]~reg0.CLK
clock => bidir_counter[31]~reg0.CLK
clock => old_code[0].CLK
clock => old_code[1].CLK
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => error.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => always2.IN1
ena => enc_changed.IN1
ena => always2.IN0
dir => cur_code[1].OUTPUTSELECT
dir => cur_code[0].OUTPUTSELECT
A => cur_code[1].DATAB
A => cur_code[0].DATAA
B => cur_code[1].DATAA
B => cur_code[0].DATAB
bidir_counter[0] <= bidir_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[1] <= bidir_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[2] <= bidir_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[3] <= bidir_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[4] <= bidir_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[5] <= bidir_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[6] <= bidir_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[7] <= bidir_counter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[8] <= bidir_counter[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[9] <= bidir_counter[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[10] <= bidir_counter[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[11] <= bidir_counter[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[12] <= bidir_counter[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[13] <= bidir_counter[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[14] <= bidir_counter[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[15] <= bidir_counter[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[16] <= bidir_counter[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[17] <= bidir_counter[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[18] <= bidir_counter[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[19] <= bidir_counter[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[20] <= bidir_counter[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[21] <= bidir_counter[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[22] <= bidir_counter[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[23] <= bidir_counter[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[24] <= bidir_counter[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[25] <= bidir_counter[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[26] <= bidir_counter[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[27] <= bidir_counter[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[28] <= bidir_counter[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[29] <= bidir_counter[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[30] <= bidir_counter[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[31] <= bidir_counter[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error <= error~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr => Decoder0.IN0
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => always2.IN1
data[0] => bidir_counter.DATAB
data[0] => bidir_counter.DATAB
data[1] => bidir_counter.DATAB
data[1] => bidir_counter.DATAB
data[2] => bidir_counter.DATAB
data[2] => bidir_counter.DATAB
data[3] => bidir_counter.DATAB
data[3] => bidir_counter.DATAB
data[4] => bidir_counter.DATAB
data[4] => bidir_counter.DATAB
data[5] => bidir_counter.DATAB
data[5] => bidir_counter.DATAB
data[6] => bidir_counter.DATAB
data[6] => bidir_counter.DATAB
data[7] => bidir_counter.DATAB
data[7] => bidir_counter.DATAB
data[8] => bidir_counter.DATAB
data[8] => bidir_counter.DATAB
data[9] => bidir_counter.DATAB
data[9] => bidir_counter.DATAB
data[10] => bidir_counter.DATAB
data[10] => bidir_counter.DATAB
data[11] => bidir_counter.DATAB
data[11] => bidir_counter.DATAB
data[12] => bidir_counter.DATAB
data[12] => bidir_counter.DATAB
data[13] => bidir_counter.DATAB
data[13] => bidir_counter.DATAB
data[14] => bidir_counter.DATAB
data[14] => bidir_counter.DATAB
data[15] => bidir_counter.DATAB
data[15] => bidir_counter.DATAB
enc_changed <= enc_changed.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[7].encoder
clock => lpf_cap:f0.clock
clock => lpf_cap:f1.clock
clock => lpf_cap:f2.clock
clock => q_rotary_enc:enc_inst.clock
clock => Z_flag~reg0.CLK
clock => Z_pos[0]~reg0.CLK
clock => Z_pos[1]~reg0.CLK
clock => Z_pos[2]~reg0.CLK
clock => Z_pos[3]~reg0.CLK
clock => Z_pos[4]~reg0.CLK
clock => Z_pos[5]~reg0.CLK
clock => Z_pos[6]~reg0.CLK
clock => Z_pos[7]~reg0.CLK
clock => Z_pos[8]~reg0.CLK
clock => Z_pos[9]~reg0.CLK
clock => Z_pos[10]~reg0.CLK
clock => Z_pos[11]~reg0.CLK
clock => Z_pos[12]~reg0.CLK
clock => Z_pos[13]~reg0.CLK
clock => Z_pos[14]~reg0.CLK
clock => Z_pos[15]~reg0.CLK
clock => Z_pos[16]~reg0.CLK
clock => Z_pos[17]~reg0.CLK
clock => Z_pos[18]~reg0.CLK
clock => Z_pos[19]~reg0.CLK
clock => Z_pos[20]~reg0.CLK
clock => Z_pos[21]~reg0.CLK
clock => Z_pos[22]~reg0.CLK
clock => Z_pos[23]~reg0.CLK
clock => Z_pos[24]~reg0.CLK
clock => Z_pos[25]~reg0.CLK
clock => Z_pos[26]~reg0.CLK
clock => Z_pos[27]~reg0.CLK
clock => Z_pos[28]~reg0.CLK
clock => Z_pos[29]~reg0.CLK
clock => Z_pos[30]~reg0.CLK
clock => Z_pos[31]~reg0.CLK
clock => Z_flt_reg.CLK
clock => ready_reg.CLK
clock => dir_reg[0].CLK
clock => dir_reg[1].CLK
clock => B_reg.CLK
clock => A_reg.CLK
sclr => comb.IN1
sclr => always2.IN1
ena => comb.IN1
dir => dir_reg[0].DATAIN
A => A_reg.DATAIN
B => B_reg.DATAIN
Z => ~NO_FANOUT~
bidir_counter[0] <= q_rotary_enc:enc_inst.bidir_counter[0]
bidir_counter[1] <= q_rotary_enc:enc_inst.bidir_counter[1]
bidir_counter[2] <= q_rotary_enc:enc_inst.bidir_counter[2]
bidir_counter[3] <= q_rotary_enc:enc_inst.bidir_counter[3]
bidir_counter[4] <= q_rotary_enc:enc_inst.bidir_counter[4]
bidir_counter[5] <= q_rotary_enc:enc_inst.bidir_counter[5]
bidir_counter[6] <= q_rotary_enc:enc_inst.bidir_counter[6]
bidir_counter[7] <= q_rotary_enc:enc_inst.bidir_counter[7]
bidir_counter[8] <= q_rotary_enc:enc_inst.bidir_counter[8]
bidir_counter[9] <= q_rotary_enc:enc_inst.bidir_counter[9]
bidir_counter[10] <= q_rotary_enc:enc_inst.bidir_counter[10]
bidir_counter[11] <= q_rotary_enc:enc_inst.bidir_counter[11]
bidir_counter[12] <= q_rotary_enc:enc_inst.bidir_counter[12]
bidir_counter[13] <= q_rotary_enc:enc_inst.bidir_counter[13]
bidir_counter[14] <= q_rotary_enc:enc_inst.bidir_counter[14]
bidir_counter[15] <= q_rotary_enc:enc_inst.bidir_counter[15]
bidir_counter[16] <= q_rotary_enc:enc_inst.bidir_counter[16]
bidir_counter[17] <= q_rotary_enc:enc_inst.bidir_counter[17]
bidir_counter[18] <= q_rotary_enc:enc_inst.bidir_counter[18]
bidir_counter[19] <= q_rotary_enc:enc_inst.bidir_counter[19]
bidir_counter[20] <= q_rotary_enc:enc_inst.bidir_counter[20]
bidir_counter[21] <= q_rotary_enc:enc_inst.bidir_counter[21]
bidir_counter[22] <= q_rotary_enc:enc_inst.bidir_counter[22]
bidir_counter[23] <= q_rotary_enc:enc_inst.bidir_counter[23]
bidir_counter[24] <= q_rotary_enc:enc_inst.bidir_counter[24]
bidir_counter[25] <= q_rotary_enc:enc_inst.bidir_counter[25]
bidir_counter[26] <= q_rotary_enc:enc_inst.bidir_counter[26]
bidir_counter[27] <= q_rotary_enc:enc_inst.bidir_counter[27]
bidir_counter[28] <= q_rotary_enc:enc_inst.bidir_counter[28]
bidir_counter[29] <= q_rotary_enc:enc_inst.bidir_counter[29]
bidir_counter[30] <= q_rotary_enc:enc_inst.bidir_counter[30]
bidir_counter[31] <= q_rotary_enc:enc_inst.bidir_counter[31]
error <= q_rotary_enc:enc_inst.error
ready <= ready_reg.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[0] <= Z_pos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[1] <= Z_pos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[2] <= Z_pos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[3] <= Z_pos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[4] <= Z_pos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[5] <= Z_pos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[6] <= Z_pos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[7] <= Z_pos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[8] <= Z_pos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[9] <= Z_pos[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[10] <= Z_pos[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[11] <= Z_pos[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[12] <= Z_pos[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[13] <= Z_pos[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[14] <= Z_pos[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[15] <= Z_pos[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[16] <= Z_pos[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[17] <= Z_pos[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[18] <= Z_pos[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[19] <= Z_pos[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[20] <= Z_pos[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[21] <= Z_pos[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[22] <= Z_pos[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[23] <= Z_pos[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[24] <= Z_pos[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[25] <= Z_pos[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[26] <= Z_pos[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[27] <= Z_pos[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[28] <= Z_pos[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[29] <= Z_pos[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[30] <= Z_pos[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_pos[31] <= Z_pos[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_flag <= Z_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_clr => always2.IN1
addr => q_rotary_enc:enc_inst.addr
be[0] => q_rotary_enc:enc_inst.be[0]
be[1] => q_rotary_enc:enc_inst.be[1]
write => q_rotary_enc:enc_inst.write
data[0] => q_rotary_enc:enc_inst.data[0]
data[1] => q_rotary_enc:enc_inst.data[1]
data[2] => q_rotary_enc:enc_inst.data[2]
data[3] => q_rotary_enc:enc_inst.data[3]
data[4] => q_rotary_enc:enc_inst.data[4]
data[5] => q_rotary_enc:enc_inst.data[5]
data[6] => q_rotary_enc:enc_inst.data[6]
data[7] => q_rotary_enc:enc_inst.data[7]
data[8] => q_rotary_enc:enc_inst.data[8]
data[9] => q_rotary_enc:enc_inst.data[9]
data[10] => q_rotary_enc:enc_inst.data[10]
data[11] => q_rotary_enc:enc_inst.data[11]
data[12] => q_rotary_enc:enc_inst.data[12]
data[13] => q_rotary_enc:enc_inst.data[13]
data[14] => q_rotary_enc:enc_inst.data[14]
data[15] => q_rotary_enc:enc_inst.data[15]
enc_changed <= q_rotary_enc:enc_inst.enc_changed


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[7].encoder|lpf_cap:f0
clock => lpf_cap_full:lpf_inst.clock
sclr => lpf_cap_full:lpf_inst.sclr
in => lpf_cap_full:lpf_inst.in
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[7].encoder|lpf_cap:f0|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].PRESET
aclr => cnt[6].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[7].encoder|lpf_cap:f1
clock => lpf_cap_full:lpf_inst.clock
sclr => lpf_cap_full:lpf_inst.sclr
in => lpf_cap_full:lpf_inst.in
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[7].encoder|lpf_cap:f1|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].PRESET
aclr => cnt[6].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[7].encoder|lpf_cap:f2
clock => lpf_cap_full:lpf_inst.clock
sclr => lpf_cap_full:lpf_inst.sclr
in => lpf_cap_full:lpf_inst.in
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[7].encoder|lpf_cap:f2|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].PRESET
aclr => cnt[6].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|enc_bus:enc_inst|rot_enc_zero:encoders[7].encoder|q_rotary_enc:enc_inst
clock => error~reg0.CLK
clock => bidir_counter[0]~reg0.CLK
clock => bidir_counter[1]~reg0.CLK
clock => bidir_counter[2]~reg0.CLK
clock => bidir_counter[3]~reg0.CLK
clock => bidir_counter[4]~reg0.CLK
clock => bidir_counter[5]~reg0.CLK
clock => bidir_counter[6]~reg0.CLK
clock => bidir_counter[7]~reg0.CLK
clock => bidir_counter[8]~reg0.CLK
clock => bidir_counter[9]~reg0.CLK
clock => bidir_counter[10]~reg0.CLK
clock => bidir_counter[11]~reg0.CLK
clock => bidir_counter[12]~reg0.CLK
clock => bidir_counter[13]~reg0.CLK
clock => bidir_counter[14]~reg0.CLK
clock => bidir_counter[15]~reg0.CLK
clock => bidir_counter[16]~reg0.CLK
clock => bidir_counter[17]~reg0.CLK
clock => bidir_counter[18]~reg0.CLK
clock => bidir_counter[19]~reg0.CLK
clock => bidir_counter[20]~reg0.CLK
clock => bidir_counter[21]~reg0.CLK
clock => bidir_counter[22]~reg0.CLK
clock => bidir_counter[23]~reg0.CLK
clock => bidir_counter[24]~reg0.CLK
clock => bidir_counter[25]~reg0.CLK
clock => bidir_counter[26]~reg0.CLK
clock => bidir_counter[27]~reg0.CLK
clock => bidir_counter[28]~reg0.CLK
clock => bidir_counter[29]~reg0.CLK
clock => bidir_counter[30]~reg0.CLK
clock => bidir_counter[31]~reg0.CLK
clock => old_code[0].CLK
clock => old_code[1].CLK
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => bidir_counter.OUTPUTSELECT
sclr => error.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => bidir_counter.OUTPUTSELECT
ena => always2.IN1
ena => enc_changed.IN1
ena => always2.IN0
dir => cur_code[1].OUTPUTSELECT
dir => cur_code[0].OUTPUTSELECT
A => cur_code[1].DATAB
A => cur_code[0].DATAA
B => cur_code[1].DATAA
B => cur_code[0].DATAB
bidir_counter[0] <= bidir_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[1] <= bidir_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[2] <= bidir_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[3] <= bidir_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[4] <= bidir_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[5] <= bidir_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[6] <= bidir_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[7] <= bidir_counter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[8] <= bidir_counter[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[9] <= bidir_counter[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[10] <= bidir_counter[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[11] <= bidir_counter[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[12] <= bidir_counter[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[13] <= bidir_counter[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[14] <= bidir_counter[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[15] <= bidir_counter[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[16] <= bidir_counter[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[17] <= bidir_counter[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[18] <= bidir_counter[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[19] <= bidir_counter[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[20] <= bidir_counter[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[21] <= bidir_counter[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[22] <= bidir_counter[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[23] <= bidir_counter[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[24] <= bidir_counter[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[25] <= bidir_counter[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[26] <= bidir_counter[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[27] <= bidir_counter[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[28] <= bidir_counter[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[29] <= bidir_counter[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[30] <= bidir_counter[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bidir_counter[31] <= bidir_counter[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error <= error~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr => Decoder0.IN0
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[0] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
be[1] => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => bidir_counter.OUTPUTSELECT
write => always2.IN1
data[0] => bidir_counter.DATAB
data[0] => bidir_counter.DATAB
data[1] => bidir_counter.DATAB
data[1] => bidir_counter.DATAB
data[2] => bidir_counter.DATAB
data[2] => bidir_counter.DATAB
data[3] => bidir_counter.DATAB
data[3] => bidir_counter.DATAB
data[4] => bidir_counter.DATAB
data[4] => bidir_counter.DATAB
data[5] => bidir_counter.DATAB
data[5] => bidir_counter.DATAB
data[6] => bidir_counter.DATAB
data[6] => bidir_counter.DATAB
data[7] => bidir_counter.DATAB
data[7] => bidir_counter.DATAB
data[8] => bidir_counter.DATAB
data[8] => bidir_counter.DATAB
data[9] => bidir_counter.DATAB
data[9] => bidir_counter.DATAB
data[10] => bidir_counter.DATAB
data[10] => bidir_counter.DATAB
data[11] => bidir_counter.DATAB
data[11] => bidir_counter.DATAB
data[12] => bidir_counter.DATAB
data[12] => bidir_counter.DATAB
data[13] => bidir_counter.DATAB
data[13] => bidir_counter.DATAB
data[14] => bidir_counter.DATAB
data[14] => bidir_counter.DATAB
data[15] => bidir_counter.DATAB
data[15] => bidir_counter.DATAB
enc_changed <= enc_changed.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst
clk => piso_always:piso_ind.clk
clk => piso_always:piso_ctrl.clk
clk => input_filter:gen_limsw[0].flt_inst.clock
clk => input_filter:gen_limsw[1].flt_inst.clock
clk => input_filter:gen_limsw[2].flt_inst.clock
clk => input_filter:gen_limsw[3].flt_inst.clock
clk => input_filter:gen_limsw[4].flt_inst.clock
clk => input_filter:gen_limsw[5].flt_inst.clock
clk => input_filter:gen_limsw[6].flt_inst.clock
clk => input_filter:gen_limsw[7].flt_inst.clock
clk => input_filter:gen_limsw[8].flt_inst.clock
clk => input_filter:gen_limsw[9].flt_inst.clock
clk => hv_enabled:hv_ena_inst.clk
clk => sclr~0.CLK
clk => new_key_level~0.CLK
clk => sig_out_we~0.CLK
clk => gen_out_we~0.CLK
clk => key_reg~0.CLK
clk => key_reg~1.CLK
clk => key_reg~2.CLK
clk => key_reg~3.CLK
clk => key_reg~4.CLK
clk => key_reg~5.CLK
clk => key_reg~6.CLK
clk => key_reg~7.CLK
clk => key_reg~8.CLK
clk => key_reg~9.CLK
clk => lock~0.CLK
clk => alarm_reg~0.CLK
clk => nirq~0.CLK
clk => limsw_flag[5].CLK
clk => limsw_flag[4].CLK
clk => limsw_flag[3].CLK
clk => limsw_flag[2].CLK
clk => limsw_flag[1].CLK
clk => limsw_flag[0].CLK
clk => key_down[9].CLK
clk => key_down[8].CLK
clk => key_down[7].CLK
clk => key_down[6].CLK
clk => key_down[5].CLK
clk => key_down[4].CLK
clk => key_down[3].CLK
clk => key_down[2].CLK
clk => key_down[1].CLK
clk => key_down[0].CLK
clk => ind_dato.ena.CLK
clk => ind_dato.drum_vel[0].CLK
clk => ind_dato.drum_vel[1].CLK
clk => ind_dato.drum_vel[2].CLK
clk => ind_dato.drum_vel[3].CLK
clk => ind_dato.drum_vel[4].CLK
clk => ind_dato.drum_vel[5].CLK
clk => ind_dato.drum_vel[6].CLK
clk => ind_dato.pump_ena.CLK
clk => ind_dato.drum_ena.CLK
clk => ind_dato.wire_ctrl.CLK
clk => ind_dato.res1[0].CLK
clk => ind_dato.res1[1].CLK
clk => ind_dato.res1[2].CLK
clk => ind_dato.res1[3].CLK
clk => ind_dato.res1[4].CLK
clk => ind_dato.sem[0].CLK
clk => ind_dato.sem[1].CLK
clk => ind_dato.sem[2].CLK
clk => ind_dato.sem[3].CLK
clk => ind_dato.sem[4].CLK
clk => ind_dato.sem[5].CLK
clk => ind_dato.res2[0].CLK
clk => ind_dato.res2[1].CLK
clk => gen_reg[0].CLK
clk => gen_reg[1].CLK
clk => gen_reg[2].CLK
clk => gen_reg[3].CLK
clk => gen_reg[4].CLK
clk => gen_reg[5].CLK
clk => gen_reg[6].CLK
clk => gen_reg[7].CLK
clk => gen_reg[8].CLK
clk => gen_reg[9].CLK
clk => gen_reg[10].CLK
clk => gen_reg[11].CLK
clk => gen_reg[12].CLK
clk => gen_reg[13].CLK
clk => gen_reg[14].CLK
clk => gen_reg[15].CLK
clk => sigo_reg.hv_ena.CLK
clk => sigo_reg.hv_lvl.CLK
clk => sigo_reg.current[0].CLK
clk => sigo_reg.current[1].CLK
clk => sigo_reg.current[2].CLK
clk => sigo_reg.current[3].CLK
clk => sigo_reg.current[4].CLK
clk => sigo_reg.current[5].CLK
clk => sigo_reg.drum_fwd.CLK
clk => sigo_reg.drum_rev.CLK
clk => sigo_reg.drum_vel[0].CLK
clk => sigo_reg.drum_vel[1].CLK
clk => sigo_reg.drum_vel[2].CLK
clk => sigo_reg.pump_ena.CLK
clk => sigo_reg.center_ena.CLK
clk => sigo_reg.res.CLK
clk => rddata[0]~reg0.CLK
clk => rddata[1]~reg0.CLK
clk => rddata[2]~reg0.CLK
clk => rddata[3]~reg0.CLK
clk => rddata[4]~reg0.CLK
clk => rddata[5]~reg0.CLK
clk => rddata[6]~reg0.CLK
clk => rddata[7]~reg0.CLK
clk => rddata[8]~reg0.CLK
clk => rddata[9]~reg0.CLK
clk => rddata[10]~reg0.CLK
clk => rddata[11]~reg0.CLK
clk => rddata[12]~reg0.CLK
clk => rddata[13]~reg0.CLK
clk => rddata[14]~reg0.CLK
clk => rddata[15]~reg0.CLK
clk => sem[0]~reg0.CLK
clk => sem[1]~reg0.CLK
clk => sem[2]~reg0.CLK
clk => sem[3]~reg0.CLK
clk => sem[4]~reg0.CLK
clk => sem[5]~reg0.CLK
clk => sig_out_req.hv_ena.CLK
clk => sig_out_req.hv_lvl.CLK
clk => sig_out_req.current[0].CLK
clk => sig_out_req.current[1].CLK
clk => sig_out_req.current[2].CLK
clk => sig_out_req.current[3].CLK
clk => sig_out_req.current[4].CLK
clk => sig_out_req.current[5].CLK
clk => sig_out_req.drum_fwd.CLK
clk => sig_out_req.drum_rev.CLK
clk => sig_out_req.drum_vel[0].CLK
clk => sig_out_req.drum_vel[1].CLK
clk => sig_out_req.drum_vel[2].CLK
clk => sig_out_req.pump_ena.CLK
clk => sig_out_req.center_ena.CLK
clk => sig_out_req.res.CLK
clk => mcu_flag.CLK
clk => power_on_flag.CLK
clk => oe~reg0.CLK
clk => pll_reset_flag.CLK
clk => led~reg0.CLK
clk => ind_dato_reg.res1[0].CLK
clk => ind_dato_reg.res1[1].CLK
clk => ind_dato_reg.res1[2].CLK
clk => ind_dato_reg.res1[3].CLK
clk => ind_dato_reg.res1[4].CLK
clk => ind_dato_reg.res2[0].CLK
clk => ind_dato_reg.res2[1].CLK
clk => hv_ena_length[0].CLK
clk => hv_ena_length[1].CLK
clk => hv_ena_length[2].CLK
clk => hv_ena_length[3].CLK
clk => hv_ena_length[4].CLK
clk => hv_ena_length[5].CLK
clk => hv_ena_length[6].CLK
clk => hv_ena_length[7].CLK
clk => hv_ena_length[8].CLK
clk => hv_ena_length[9].CLK
clk => hv_ena_length[10].CLK
clk => hv_ena_length[11].CLK
clk => hv_ena_length[12].CLK
clk => hv_ena_length[13].CLK
clk => hv_ena_length[14].CLK
clk => hv_ena_length[15].CLK
clk => hv_ena_prescale[0].CLK
clk => hv_ena_prescale[1].CLK
clk => hv_ena_prescale[2].CLK
clk => hv_ena_prescale[3].CLK
clk => hv_ena_prescale[4].CLK
clk => hv_ena_prescale[5].CLK
clk => hv_ena_prescale[6].CLK
clk => hv_ena_prescale[7].CLK
clk => hv_ena_prescale[8].CLK
clk => hv_ena_prescale[9].CLK
clk => hv_ena_prescale[10].CLK
clk => hv_ena_prescale[11].CLK
clk => hv_ena_prescale[12].CLK
clk => hv_ena_prescale[13].CLK
clk => hv_ena_prescale[14].CLK
clk => hv_ena_prescale[15].CLK
clk => gen_out[0].CLK
clk => gen_out[1].CLK
clk => gen_out[2].CLK
clk => gen_out[3].CLK
clk => gen_out[4].CLK
clk => gen_out[5].CLK
clk => gen_out[6].CLK
clk => gen_out[7].CLK
clk => gen_out[8].CLK
clk => gen_out[9].CLK
clk => gen_out[10].CLK
clk => gen_out[11].CLK
clk => gen_out[12].CLK
clk => gen_out[13].CLK
clk => gen_out[14].CLK
clk => gen_out[15].CLK
clk => center.CLK
clk => soft_alarm.CLK
clk => limsw_mask[0].CLK
clk => limsw_mask[1].CLK
clk => limsw_mask[2].CLK
clk => limsw_mask[3].CLK
clk => limsw_mask[4].CLK
clk => limsw_mask[5].CLK
clk => irq_mask[0].CLK
clk => irq_mask[1].CLK
clk => irq_mask[2].CLK
clk => irq_mask[3].CLK
clk => irq_mask[4].CLK
clk => irq_mask[5].CLK
clk => key_level[0].CLK
clk => key_level[1].CLK
clk => key_level[2].CLK
clk => key_level[3].CLK
clk => key_level[4].CLK
clk => key_level[5].CLK
clk => key_level[6].CLK
clk => key_level[7].CLK
clk => key_level[8].CLK
clk => key_level[9].CLK
aclr => piso_always:piso_ind.aclr
aclr => piso_always:piso_ctrl.aclr
aclr => input_filter:gen_limsw[0].flt_inst.aclr
aclr => input_filter:gen_limsw[1].flt_inst.aclr
aclr => input_filter:gen_limsw[2].flt_inst.aclr
aclr => input_filter:gen_limsw[3].flt_inst.aclr
aclr => input_filter:gen_limsw[4].flt_inst.aclr
aclr => input_filter:gen_limsw[5].flt_inst.aclr
aclr => input_filter:gen_limsw[6].flt_inst.aclr
aclr => input_filter:gen_limsw[7].flt_inst.aclr
aclr => input_filter:gen_limsw[8].flt_inst.aclr
aclr => input_filter:gen_limsw[9].flt_inst.aclr
aclr => hv_enabled:hv_ena_inst.aclr
aclr => sclr~0.PRESET
aclr => new_key_level~0.ACLR
aclr => sig_out_we~0.ACLR
aclr => gen_out_we~0.ACLR
aclr => key_reg~0.ACLR
aclr => key_reg~1.ACLR
aclr => key_reg~2.ACLR
aclr => key_reg~3.ACLR
aclr => key_reg~4.ACLR
aclr => key_reg~5.ACLR
aclr => key_reg~6.ACLR
aclr => key_reg~7.ACLR
aclr => key_reg~8.ACLR
aclr => key_reg~9.ACLR
aclr => lock~0.PRESET
aclr => alarm_reg~0.ACLR
aclr => nirq~0.PRESET
aclr => limsw_flag[5].PRESET
aclr => limsw_flag[4].ACLR
aclr => limsw_flag[3].ACLR
aclr => limsw_flag[2].ACLR
aclr => limsw_flag[1].ACLR
aclr => limsw_flag[0].ACLR
aclr => key_down[9].ACLR
aclr => key_down[8].ACLR
aclr => key_down[7].ACLR
aclr => key_down[6].ACLR
aclr => key_down[5].ACLR
aclr => key_down[4].ACLR
aclr => key_down[3].ACLR
aclr => key_down[2].ACLR
aclr => key_down[1].ACLR
aclr => key_down[0].ACLR
aclr => gen_reg[0].ACLR
aclr => gen_reg[1].ACLR
aclr => gen_reg[2].PRESET
aclr => gen_reg[3].ACLR
aclr => gen_reg[4].ACLR
aclr => gen_reg[5].PRESET
aclr => gen_reg[6].ACLR
aclr => gen_reg[7].ACLR
aclr => gen_reg[8].ACLR
aclr => gen_reg[9].ACLR
aclr => gen_reg[10].ACLR
aclr => gen_reg[11].PRESET
aclr => gen_reg[12].ACLR
aclr => gen_reg[13].ACLR
aclr => gen_reg[14].ACLR
aclr => gen_reg[15].ACLR
aclr => sigo_reg.hv_ena.ACLR
aclr => sigo_reg.hv_lvl.ACLR
aclr => sigo_reg.current[0].ACLR
aclr => sigo_reg.current[1].ACLR
aclr => sigo_reg.current[2].ACLR
aclr => sigo_reg.current[3].ACLR
aclr => sigo_reg.current[4].ACLR
aclr => sigo_reg.current[5].ACLR
aclr => sigo_reg.drum_fwd.ACLR
aclr => sigo_reg.drum_rev.ACLR
aclr => sigo_reg.drum_vel[0].ACLR
aclr => sigo_reg.drum_vel[1].ACLR
aclr => sigo_reg.drum_vel[2].ACLR
aclr => sigo_reg.pump_ena.ACLR
aclr => sigo_reg.center_ena.ACLR
aclr => sigo_reg.res.ACLR
aclr => rddata[0]~reg0.ACLR
aclr => rddata[1]~reg0.ACLR
aclr => rddata[2]~reg0.ACLR
aclr => rddata[3]~reg0.ACLR
aclr => rddata[4]~reg0.ACLR
aclr => rddata[5]~reg0.ACLR
aclr => rddata[6]~reg0.ACLR
aclr => rddata[7]~reg0.ACLR
aclr => rddata[8]~reg0.ACLR
aclr => rddata[9]~reg0.ACLR
aclr => rddata[10]~reg0.ACLR
aclr => rddata[11]~reg0.ACLR
aclr => rddata[12]~reg0.ACLR
aclr => rddata[13]~reg0.ACLR
aclr => rddata[14]~reg0.ACLR
aclr => rddata[15]~reg0.ACLR
aclr => sem[0]~reg0.ACLR
aclr => sem[1]~reg0.ACLR
aclr => sem[2]~reg0.ACLR
aclr => sem[3]~reg0.ACLR
aclr => sem[4]~reg0.ACLR
aclr => sem[5]~reg0.ACLR
aclr => sig_out_req.hv_ena.ACLR
aclr => sig_out_req.hv_lvl.ACLR
aclr => sig_out_req.current[0].ACLR
aclr => sig_out_req.current[1].ACLR
aclr => sig_out_req.current[2].ACLR
aclr => sig_out_req.current[3].ACLR
aclr => sig_out_req.current[4].ACLR
aclr => sig_out_req.current[5].ACLR
aclr => sig_out_req.drum_fwd.ACLR
aclr => sig_out_req.drum_rev.ACLR
aclr => sig_out_req.drum_vel[0].ACLR
aclr => sig_out_req.drum_vel[1].ACLR
aclr => sig_out_req.drum_vel[2].ACLR
aclr => sig_out_req.pump_ena.ACLR
aclr => sig_out_req.center_ena.ACLR
aclr => sig_out_req.res.ACLR
aclr => oe~reg0.ACLR
aclr => pll_reset_flag.PRESET
aclr => led~reg0.ACLR
aclr => ind_dato_reg.res1[0].ACLR
aclr => ind_dato_reg.res1[1].ACLR
aclr => ind_dato_reg.res1[2].ACLR
aclr => ind_dato_reg.res1[3].ACLR
aclr => ind_dato_reg.res1[4].ACLR
aclr => ind_dato_reg.res2[0].ACLR
aclr => ind_dato_reg.res2[1].ACLR
aclr => hv_ena_length[0].PRESET
aclr => hv_ena_length[1].PRESET
aclr => hv_ena_length[2].PRESET
aclr => hv_ena_length[3].PRESET
aclr => hv_ena_length[4].ACLR
aclr => hv_ena_length[5].ACLR
aclr => hv_ena_length[6].PRESET
aclr => hv_ena_length[7].ACLR
aclr => hv_ena_length[8].PRESET
aclr => hv_ena_length[9].PRESET
aclr => hv_ena_length[10].ACLR
aclr => hv_ena_length[11].ACLR
aclr => hv_ena_length[12].ACLR
aclr => hv_ena_length[13].ACLR
aclr => hv_ena_length[14].PRESET
aclr => hv_ena_length[15].PRESET
aclr => hv_ena_prescale[0].PRESET
aclr => hv_ena_prescale[1].PRESET
aclr => hv_ena_prescale[2].PRESET
aclr => hv_ena_prescale[3].PRESET
aclr => hv_ena_prescale[4].PRESET
aclr => hv_ena_prescale[5].ACLR
aclr => hv_ena_prescale[6].ACLR
aclr => hv_ena_prescale[7].ACLR
aclr => hv_ena_prescale[8].ACLR
aclr => hv_ena_prescale[9].ACLR
aclr => hv_ena_prescale[10].PRESET
aclr => hv_ena_prescale[11].PRESET
aclr => hv_ena_prescale[12].PRESET
aclr => hv_ena_prescale[13].ACLR
aclr => hv_ena_prescale[14].ACLR
aclr => hv_ena_prescale[15].ACLR
aclr => gen_out[0].ACLR
aclr => gen_out[1].ACLR
aclr => gen_out[2].PRESET
aclr => gen_out[3].ACLR
aclr => gen_out[4].ACLR
aclr => gen_out[5].PRESET
aclr => gen_out[6].ACLR
aclr => gen_out[7].ACLR
aclr => gen_out[8].ACLR
aclr => gen_out[9].ACLR
aclr => gen_out[10].ACLR
aclr => gen_out[11].PRESET
aclr => gen_out[12].ACLR
aclr => gen_out[13].ACLR
aclr => gen_out[14].ACLR
aclr => gen_out[15].ACLR
aclr => center.ACLR
aclr => soft_alarm.ACLR
aclr => limsw_mask[0].PRESET
aclr => limsw_mask[1].PRESET
aclr => limsw_mask[2].PRESET
aclr => limsw_mask[3].PRESET
aclr => limsw_mask[4].PRESET
aclr => limsw_mask[5].PRESET
aclr => irq_mask[0].ACLR
aclr => irq_mask[1].ACLR
aclr => irq_mask[2].ACLR
aclr => irq_mask[3].ACLR
aclr => irq_mask[4].ACLR
aclr => irq_mask[5].ACLR
aclr => key_level[0].ACLR
aclr => key_level[1].ACLR
aclr => key_level[2].ACLR
aclr => key_level[3].ACLR
aclr => key_level[4].ACLR
aclr => key_level[5].ACLR
aclr => key_level[6].ACLR
aclr => key_level[7].ACLR
aclr => key_level[8].ACLR
aclr => key_level[9].ACLR
aclr => power_on_flag.ENA
aclr => mcu_flag.ENA
sclr <= sclr~0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[0] => Equal25.IN63
rdaddr[0] => Equal26.IN63
rdaddr[0] => Equal27.IN63
rdaddr[0] => Equal28.IN63
rdaddr[0] => Equal29.IN63
rdaddr[0] => Equal30.IN63
rdaddr[0] => Equal31.IN63
rdaddr[0] => Equal32.IN63
rdaddr[0] => Equal33.IN63
rdaddr[0] => Equal34.IN63
rdaddr[0] => Equal35.IN63
rdaddr[0] => Equal36.IN63
rdaddr[0] => Equal37.IN63
rdaddr[0] => Equal38.IN63
rdaddr[0] => Equal39.IN63
rdaddr[0] => Equal40.IN63
rdaddr[0] => Equal41.IN63
rdaddr[0] => Equal42.IN63
rdaddr[0] => Equal43.IN63
rdaddr[0] => Equal44.IN63
rdaddr[0] => Equal45.IN63
rdaddr[0] => Equal46.IN63
rdaddr[1] => Equal25.IN62
rdaddr[1] => Equal26.IN62
rdaddr[1] => Equal27.IN62
rdaddr[1] => Equal28.IN62
rdaddr[1] => Equal29.IN62
rdaddr[1] => Equal30.IN62
rdaddr[1] => Equal31.IN62
rdaddr[1] => Equal32.IN62
rdaddr[1] => Equal33.IN62
rdaddr[1] => Equal34.IN62
rdaddr[1] => Equal35.IN62
rdaddr[1] => Equal36.IN62
rdaddr[1] => Equal37.IN62
rdaddr[1] => Equal38.IN62
rdaddr[1] => Equal39.IN62
rdaddr[1] => Equal40.IN62
rdaddr[1] => Equal41.IN62
rdaddr[1] => Equal42.IN62
rdaddr[1] => Equal43.IN62
rdaddr[1] => Equal44.IN62
rdaddr[1] => Equal45.IN62
rdaddr[1] => Equal46.IN62
rdaddr[2] => Equal25.IN61
rdaddr[2] => Equal26.IN61
rdaddr[2] => Equal27.IN61
rdaddr[2] => Equal28.IN61
rdaddr[2] => Equal29.IN61
rdaddr[2] => Equal30.IN61
rdaddr[2] => Equal31.IN61
rdaddr[2] => Equal32.IN61
rdaddr[2] => Equal33.IN61
rdaddr[2] => Equal34.IN61
rdaddr[2] => Equal35.IN61
rdaddr[2] => Equal36.IN61
rdaddr[2] => Equal37.IN61
rdaddr[2] => Equal38.IN61
rdaddr[2] => Equal39.IN61
rdaddr[2] => Equal40.IN61
rdaddr[2] => Equal41.IN61
rdaddr[2] => Equal42.IN61
rdaddr[2] => Equal43.IN61
rdaddr[2] => Equal44.IN61
rdaddr[2] => Equal45.IN61
rdaddr[2] => Equal46.IN61
rdaddr[3] => Equal25.IN60
rdaddr[3] => Equal26.IN60
rdaddr[3] => Equal27.IN60
rdaddr[3] => Equal28.IN60
rdaddr[3] => Equal29.IN60
rdaddr[3] => Equal30.IN60
rdaddr[3] => Equal31.IN60
rdaddr[3] => Equal32.IN60
rdaddr[3] => Equal33.IN60
rdaddr[3] => Equal34.IN60
rdaddr[3] => Equal35.IN60
rdaddr[3] => Equal36.IN60
rdaddr[3] => Equal37.IN60
rdaddr[3] => Equal38.IN60
rdaddr[3] => Equal39.IN60
rdaddr[3] => Equal40.IN60
rdaddr[3] => Equal41.IN60
rdaddr[3] => Equal42.IN60
rdaddr[3] => Equal43.IN60
rdaddr[3] => Equal44.IN60
rdaddr[3] => Equal45.IN60
rdaddr[3] => Equal46.IN60
rdaddr[4] => Equal25.IN59
rdaddr[4] => Equal26.IN59
rdaddr[4] => Equal27.IN59
rdaddr[4] => Equal28.IN59
rdaddr[4] => Equal29.IN59
rdaddr[4] => Equal30.IN59
rdaddr[4] => Equal31.IN59
rdaddr[4] => Equal32.IN59
rdaddr[4] => Equal33.IN59
rdaddr[4] => Equal34.IN59
rdaddr[4] => Equal35.IN59
rdaddr[4] => Equal36.IN59
rdaddr[4] => Equal37.IN59
rdaddr[4] => Equal38.IN59
rdaddr[4] => Equal39.IN59
rdaddr[4] => Equal40.IN59
rdaddr[4] => Equal41.IN59
rdaddr[4] => Equal42.IN59
rdaddr[4] => Equal43.IN59
rdaddr[4] => Equal44.IN59
rdaddr[4] => Equal45.IN59
rdaddr[4] => Equal46.IN59
rdaddr[5] => Equal25.IN58
rdaddr[5] => Equal26.IN58
rdaddr[5] => Equal27.IN58
rdaddr[5] => Equal28.IN58
rdaddr[5] => Equal29.IN58
rdaddr[5] => Equal30.IN58
rdaddr[5] => Equal31.IN58
rdaddr[5] => Equal32.IN58
rdaddr[5] => Equal33.IN58
rdaddr[5] => Equal34.IN58
rdaddr[5] => Equal35.IN58
rdaddr[5] => Equal36.IN58
rdaddr[5] => Equal37.IN58
rdaddr[5] => Equal38.IN58
rdaddr[5] => Equal39.IN58
rdaddr[5] => Equal40.IN58
rdaddr[5] => Equal41.IN58
rdaddr[5] => Equal42.IN58
rdaddr[5] => Equal43.IN58
rdaddr[5] => Equal44.IN58
rdaddr[5] => Equal45.IN58
rdaddr[5] => Equal46.IN58
rdaddr[6] => Equal0.IN25
rdaddr[7] => Equal0.IN1
rdaddr[8] => Equal0.IN0
rdaddr[9] => Equal0.IN24
rdaddr[10] => Equal0.IN23
rdaddr[11] => Equal0.IN22
rdaddr[12] => Equal0.IN21
rdaddr[13] => Equal0.IN20
rdaddr[14] => Equal0.IN19
rdaddr[15] => Equal0.IN18
wraddr[0] => Equal2.IN63
wraddr[0] => Equal3.IN63
wraddr[0] => Equal4.IN63
wraddr[0] => Equal5.IN63
wraddr[0] => Equal6.IN63
wraddr[0] => Equal7.IN63
wraddr[0] => Equal8.IN63
wraddr[0] => Equal9.IN63
wraddr[0] => Equal10.IN63
wraddr[0] => Equal11.IN63
wraddr[0] => Equal12.IN63
wraddr[0] => Equal13.IN63
wraddr[0] => Equal14.IN63
wraddr[0] => Equal15.IN63
wraddr[0] => Equal17.IN63
wraddr[0] => Equal18.IN31
wraddr[0] => Equal19.IN31
wraddr[0] => Equal20.IN31
wraddr[0] => Equal21.IN31
wraddr[0] => Equal22.IN31
wraddr[0] => Equal23.IN31
wraddr[0] => Equal24.IN31
wraddr[1] => Equal2.IN62
wraddr[1] => Equal3.IN62
wraddr[1] => Equal4.IN62
wraddr[1] => Equal5.IN62
wraddr[1] => Equal6.IN62
wraddr[1] => Equal7.IN62
wraddr[1] => Equal8.IN62
wraddr[1] => Equal9.IN62
wraddr[1] => Equal10.IN62
wraddr[1] => Equal11.IN62
wraddr[1] => Equal12.IN62
wraddr[1] => Equal13.IN62
wraddr[1] => Equal14.IN62
wraddr[1] => Equal15.IN62
wraddr[1] => Equal17.IN62
wraddr[1] => Equal18.IN2
wraddr[1] => Equal19.IN30
wraddr[1] => Equal20.IN30
wraddr[1] => Equal21.IN30
wraddr[1] => Equal22.IN30
wraddr[1] => Equal23.IN30
wraddr[1] => Equal24.IN1
wraddr[2] => Equal2.IN61
wraddr[2] => Equal3.IN61
wraddr[2] => Equal4.IN61
wraddr[2] => Equal5.IN61
wraddr[2] => Equal6.IN61
wraddr[2] => Equal7.IN61
wraddr[2] => Equal8.IN61
wraddr[2] => Equal9.IN61
wraddr[2] => Equal10.IN61
wraddr[2] => Equal11.IN61
wraddr[2] => Equal12.IN61
wraddr[2] => Equal13.IN61
wraddr[2] => Equal14.IN61
wraddr[2] => Equal15.IN61
wraddr[2] => Equal17.IN61
wraddr[2] => Equal18.IN1
wraddr[2] => Equal19.IN1
wraddr[2] => Equal20.IN1
wraddr[2] => Equal21.IN0
wraddr[2] => Equal22.IN29
wraddr[2] => Equal23.IN29
wraddr[2] => Equal24.IN30
wraddr[3] => Equal2.IN60
wraddr[3] => Equal3.IN60
wraddr[3] => Equal4.IN60
wraddr[3] => Equal5.IN60
wraddr[3] => Equal6.IN60
wraddr[3] => Equal7.IN60
wraddr[3] => Equal8.IN60
wraddr[3] => Equal9.IN60
wraddr[3] => Equal10.IN60
wraddr[3] => Equal11.IN60
wraddr[3] => Equal12.IN60
wraddr[3] => Equal13.IN60
wraddr[3] => Equal14.IN60
wraddr[3] => Equal15.IN60
wraddr[3] => Equal17.IN60
wraddr[3] => Equal18.IN0
wraddr[3] => Equal19.IN29
wraddr[3] => Equal20.IN0
wraddr[3] => Equal21.IN29
wraddr[3] => Equal22.IN28
wraddr[3] => Equal23.IN28
wraddr[3] => Equal24.IN29
wraddr[4] => Equal2.IN59
wraddr[4] => Equal3.IN59
wraddr[4] => Equal4.IN59
wraddr[4] => Equal5.IN59
wraddr[4] => Equal6.IN59
wraddr[4] => Equal7.IN59
wraddr[4] => Equal8.IN59
wraddr[4] => Equal9.IN59
wraddr[4] => Equal10.IN59
wraddr[4] => Equal11.IN59
wraddr[4] => Equal12.IN59
wraddr[4] => Equal13.IN59
wraddr[4] => Equal14.IN59
wraddr[4] => Equal15.IN59
wraddr[4] => Equal17.IN59
wraddr[4] => Equal18.IN30
wraddr[4] => Equal19.IN0
wraddr[4] => Equal20.IN29
wraddr[4] => Equal21.IN28
wraddr[4] => Equal22.IN0
wraddr[4] => Equal23.IN27
wraddr[4] => Equal24.IN28
wraddr[5] => Equal2.IN58
wraddr[5] => Equal3.IN58
wraddr[5] => Equal4.IN58
wraddr[5] => Equal5.IN58
wraddr[5] => Equal6.IN58
wraddr[5] => Equal7.IN58
wraddr[5] => Equal8.IN58
wraddr[5] => Equal9.IN58
wraddr[5] => Equal10.IN58
wraddr[5] => Equal11.IN58
wraddr[5] => Equal12.IN58
wraddr[5] => Equal13.IN58
wraddr[5] => Equal14.IN58
wraddr[5] => Equal15.IN58
wraddr[5] => Equal17.IN58
wraddr[5] => Equal18.IN29
wraddr[5] => Equal19.IN28
wraddr[5] => Equal20.IN28
wraddr[5] => Equal21.IN27
wraddr[5] => Equal22.IN27
wraddr[5] => Equal23.IN0
wraddr[5] => Equal24.IN0
wraddr[6] => Equal1.IN25
wraddr[7] => Equal1.IN1
wraddr[8] => Equal1.IN0
wraddr[9] => Equal1.IN24
wraddr[10] => Equal1.IN23
wraddr[11] => Equal1.IN22
wraddr[12] => Equal1.IN21
wraddr[13] => Equal1.IN20
wraddr[14] => Equal1.IN19
wraddr[15] => Equal1.IN18
be[0] => irq_mask.OUTPUTSELECT
be[0] => irq_mask.OUTPUTSELECT
be[0] => irq_mask.OUTPUTSELECT
be[0] => irq_mask.OUTPUTSELECT
be[0] => irq_mask.OUTPUTSELECT
be[0] => irq_mask.OUTPUTSELECT
be[0] => power_on_flag.OUTPUTSELECT
be[0] => pll_reset_flag.OUTPUTSELECT
be[0] => mcu_flag.OUTPUTSELECT
be[0] => limsw_mask.OUTPUTSELECT
be[0] => limsw_mask.OUTPUTSELECT
be[0] => limsw_mask.OUTPUTSELECT
be[0] => limsw_mask.OUTPUTSELECT
be[0] => limsw_mask.OUTPUTSELECT
be[0] => always0.IN0
be[0] => key_level.OUTPUTSELECT
be[0] => key_level.OUTPUTSELECT
be[0] => key_level.OUTPUTSELECT
be[0] => key_level.OUTPUTSELECT
be[0] => key_level.OUTPUTSELECT
be[0] => key_level.OUTPUTSELECT
be[0] => key_level.OUTPUTSELECT
be[0] => key_level.OUTPUTSELECT
be[0] => oe.OUTPUTSELECT
be[0] => gen_out.OUTPUTSELECT
be[0] => gen_out.OUTPUTSELECT
be[0] => gen_out.OUTPUTSELECT
be[0] => gen_out.OUTPUTSELECT
be[0] => gen_out.OUTPUTSELECT
be[0] => gen_out.OUTPUTSELECT
be[0] => gen_out.OUTPUTSELECT
be[0] => gen_out.OUTPUTSELECT
be[0] => hv_ena_prescale.OUTPUTSELECT
be[0] => hv_ena_prescale.OUTPUTSELECT
be[0] => hv_ena_prescale.OUTPUTSELECT
be[0] => hv_ena_prescale.OUTPUTSELECT
be[0] => hv_ena_prescale.OUTPUTSELECT
be[0] => hv_ena_prescale.OUTPUTSELECT
be[0] => hv_ena_prescale.OUTPUTSELECT
be[0] => hv_ena_prescale.OUTPUTSELECT
be[0] => hv_ena_length.OUTPUTSELECT
be[0] => hv_ena_length.OUTPUTSELECT
be[0] => hv_ena_length.OUTPUTSELECT
be[0] => hv_ena_length.OUTPUTSELECT
be[0] => hv_ena_length.OUTPUTSELECT
be[0] => hv_ena_length.OUTPUTSELECT
be[0] => hv_ena_length.OUTPUTSELECT
be[0] => hv_ena_length.OUTPUTSELECT
be[0] => ind_dato_reg.OUTPUTSELECT
be[0] => ind_dato_reg.OUTPUTSELECT
be[0] => led.OUTPUTSELECT
be[0] => sig_out_req.OUTPUTSELECT
be[0] => sig_out_req.OUTPUTSELECT
be[0] => sig_out_req.OUTPUTSELECT
be[0] => sig_out_req.OUTPUTSELECT
be[0] => sig_out_req.OUTPUTSELECT
be[0] => sig_out_req.OUTPUTSELECT
be[0] => sig_out_req.OUTPUTSELECT
be[0] => sig_out_req.OUTPUTSELECT
be[0] => sem.OUTPUTSELECT
be[0] => sem.OUTPUTSELECT
be[0] => sem.OUTPUTSELECT
be[0] => sem.OUTPUTSELECT
be[0] => sem.OUTPUTSELECT
be[0] => sem.OUTPUTSELECT
be[0] => limsw_clr.IN1
be[0] => key_down_clr.IN1
be[0] => comb.IN1
be[0] => sclr.IN1
be[0] => WideOr1.IN0
be[1] => key_level.OUTPUTSELECT
be[1] => key_level.OUTPUTSELECT
be[1] => center.OUTPUTSELECT
be[1] => gen_out.OUTPUTSELECT
be[1] => gen_out.OUTPUTSELECT
be[1] => gen_out.OUTPUTSELECT
be[1] => gen_out.OUTPUTSELECT
be[1] => gen_out.OUTPUTSELECT
be[1] => gen_out.OUTPUTSELECT
be[1] => gen_out.OUTPUTSELECT
be[1] => gen_out.OUTPUTSELECT
be[1] => hv_ena_prescale.OUTPUTSELECT
be[1] => hv_ena_prescale.OUTPUTSELECT
be[1] => hv_ena_prescale.OUTPUTSELECT
be[1] => hv_ena_prescale.OUTPUTSELECT
be[1] => hv_ena_prescale.OUTPUTSELECT
be[1] => hv_ena_prescale.OUTPUTSELECT
be[1] => hv_ena_prescale.OUTPUTSELECT
be[1] => hv_ena_prescale.OUTPUTSELECT
be[1] => hv_ena_length.OUTPUTSELECT
be[1] => hv_ena_length.OUTPUTSELECT
be[1] => hv_ena_length.OUTPUTSELECT
be[1] => hv_ena_length.OUTPUTSELECT
be[1] => hv_ena_length.OUTPUTSELECT
be[1] => hv_ena_length.OUTPUTSELECT
be[1] => hv_ena_length.OUTPUTSELECT
be[1] => hv_ena_length.OUTPUTSELECT
be[1] => ind_dato_reg.OUTPUTSELECT
be[1] => ind_dato_reg.OUTPUTSELECT
be[1] => ind_dato_reg.OUTPUTSELECT
be[1] => ind_dato_reg.OUTPUTSELECT
be[1] => ind_dato_reg.OUTPUTSELECT
be[1] => sig_out_req.OUTPUTSELECT
be[1] => sig_out_req.OUTPUTSELECT
be[1] => sig_out_req.OUTPUTSELECT
be[1] => sig_out_req.OUTPUTSELECT
be[1] => sig_out_req.OUTPUTSELECT
be[1] => sig_out_req.OUTPUTSELECT
be[1] => sig_out_req.OUTPUTSELECT
be[1] => sig_out_req.OUTPUTSELECT
be[1] => key_down_clr.IN1
be[1] => WideOr1.IN1
write => sclr.IN1
wrdata[0] => irq_mask.DATAB
wrdata[0] => limsw_mask.DATAB
wrdata[0] => key_level.DATAB
wrdata[0] => oe.DATAB
wrdata[0] => gen_out.DATAB
wrdata[0] => hv_ena_prescale.DATAB
wrdata[0] => hv_ena_length.DATAB
wrdata[0] => led.DATAB
wrdata[0] => sig_out_req.DATAB
wrdata[0] => sem.DATAB
wrdata[0] => limsw_clr[0].IN1
wrdata[0] => key_down_clr[0].IN1
wrdata[0] => sclr.IN1
wrdata[0] => power_on_flag.OUTPUTSELECT
wrdata[1] => irq_mask.DATAB
wrdata[1] => limsw_mask.DATAB
wrdata[1] => key_level.DATAB
wrdata[1] => gen_out.DATAB
wrdata[1] => hv_ena_prescale.DATAB
wrdata[1] => hv_ena_length.DATAB
wrdata[1] => sig_out_req.DATAB
wrdata[1] => sem.DATAB
wrdata[1] => limsw_clr[1].IN1
wrdata[1] => key_down_clr[1].IN1
wrdata[1] => pll_reset_flag.OUTPUTSELECT
wrdata[2] => irq_mask.DATAB
wrdata[2] => mcu_flag.OUTPUTSELECT
wrdata[2] => limsw_mask.DATAB
wrdata[2] => key_level.DATAB
wrdata[2] => gen_out.DATAB
wrdata[2] => hv_ena_prescale.DATAB
wrdata[2] => hv_ena_length.DATAB
wrdata[2] => sig_out_req.DATAB
wrdata[2] => sem.DATAB
wrdata[2] => limsw_clr[2].IN1
wrdata[2] => key_down_clr[2].IN1
wrdata[3] => irq_mask.DATAB
wrdata[3] => limsw_mask.DATAB
wrdata[3] => key_level.DATAB
wrdata[3] => gen_out.DATAB
wrdata[3] => hv_ena_prescale.DATAB
wrdata[3] => hv_ena_length.DATAB
wrdata[3] => sig_out_req.DATAB
wrdata[3] => sem.DATAB
wrdata[3] => limsw_clr[3].IN1
wrdata[3] => key_down_clr[3].IN1
wrdata[4] => irq_mask.DATAB
wrdata[4] => limsw_mask.DATAB
wrdata[4] => key_level.DATAB
wrdata[4] => gen_out.DATAB
wrdata[4] => hv_ena_prescale.DATAB
wrdata[4] => hv_ena_length.DATAB
wrdata[4] => sig_out_req.DATAB
wrdata[4] => sem.DATAB
wrdata[4] => limsw_clr[4].IN1
wrdata[4] => key_down_clr[4].IN1
wrdata[5] => irq_mask.DATAB
wrdata[5] => always0.IN1
wrdata[5] => key_level.DATAB
wrdata[5] => gen_out.DATAB
wrdata[5] => hv_ena_prescale.DATAB
wrdata[5] => hv_ena_length.DATAB
wrdata[5] => sig_out_req.DATAB
wrdata[5] => sem.DATAB
wrdata[5] => limsw_clr[5].IN1
wrdata[5] => key_down_clr[5].IN1
wrdata[5] => soft_alarm_clk.IN1
wrdata[6] => key_level.DATAB
wrdata[6] => gen_out.DATAB
wrdata[6] => hv_ena_prescale.DATAB
wrdata[6] => hv_ena_length.DATAB
wrdata[6] => ind_dato_reg.DATAB
wrdata[6] => sig_out_req.DATAB
wrdata[6] => key_down_clr[6].IN1
wrdata[7] => key_level.DATAB
wrdata[7] => gen_out.DATAB
wrdata[7] => hv_ena_prescale.DATAB
wrdata[7] => hv_ena_length.DATAB
wrdata[7] => ind_dato_reg.DATAB
wrdata[7] => sig_out_req.DATAB
wrdata[7] => key_down_clr[7].IN1
wrdata[8] => key_level.DATAB
wrdata[8] => gen_out.DATAB
wrdata[8] => hv_ena_prescale.DATAB
wrdata[8] => hv_ena_length.DATAB
wrdata[8] => sig_out_req.IN0
wrdata[8] => key_down_clr[8].IN1
wrdata[8] => sig_out_req.IN0
wrdata[9] => key_level.DATAB
wrdata[9] => gen_out.DATAB
wrdata[9] => hv_ena_prescale.DATAB
wrdata[9] => hv_ena_length.DATAB
wrdata[9] => sig_out_req.IN1
wrdata[9] => key_down_clr[9].IN1
wrdata[9] => sig_out_req.IN1
wrdata[10] => gen_out.DATAB
wrdata[10] => hv_ena_prescale.DATAB
wrdata[10] => hv_ena_length.DATAB
wrdata[10] => sig_out_req.DATAB
wrdata[11] => gen_out.DATAB
wrdata[11] => hv_ena_prescale.DATAB
wrdata[11] => hv_ena_length.DATAB
wrdata[11] => ind_dato_reg.DATAB
wrdata[11] => sig_out_req.DATAB
wrdata[12] => gen_out.DATAB
wrdata[12] => hv_ena_prescale.DATAB
wrdata[12] => hv_ena_length.DATAB
wrdata[12] => ind_dato_reg.DATAB
wrdata[12] => sig_out_req.DATAB
wrdata[13] => gen_out.DATAB
wrdata[13] => hv_ena_prescale.DATAB
wrdata[13] => hv_ena_length.DATAB
wrdata[13] => ind_dato_reg.DATAB
wrdata[13] => sig_out_req.DATAB
wrdata[14] => center.DATAB
wrdata[14] => gen_out.DATAB
wrdata[14] => hv_ena_prescale.DATAB
wrdata[14] => hv_ena_length.DATAB
wrdata[14] => ind_dato_reg.DATAB
wrdata[14] => sig_out_req.DATAB
wrdata[15] => gen_out.DATAB
wrdata[15] => hv_ena_prescale.DATAB
wrdata[15] => hv_ena_length.DATAB
wrdata[15] => ind_dato_reg.DATAB
wrdata[15] => sig_out_req.DATAB
rddata[0] <= rddata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= rddata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[2] <= rddata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[3] <= rddata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[4] <= rddata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[5] <= rddata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[6] <= rddata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[7] <= rddata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[8] <= rddata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[9] <= rddata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[10] <= rddata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[11] <= rddata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[12] <= rddata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[13] <= rddata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[14] <= rddata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[15] <= rddata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nirq <= nirq~0.DB_MAX_OUTPUT_PORT_TYPE
sig_out[0] <= sigo_reg.hv_ena.DB_MAX_OUTPUT_PORT_TYPE
sig_out[1] <= sigo_reg.hv_lvl.DB_MAX_OUTPUT_PORT_TYPE
sig_out[2] <= sigo_reg.current[0].DB_MAX_OUTPUT_PORT_TYPE
sig_out[3] <= sigo_reg.current[1].DB_MAX_OUTPUT_PORT_TYPE
sig_out[4] <= sigo_reg.current[2].DB_MAX_OUTPUT_PORT_TYPE
sig_out[5] <= sigo_reg.current[3].DB_MAX_OUTPUT_PORT_TYPE
sig_out[6] <= sigo_reg.current[4].DB_MAX_OUTPUT_PORT_TYPE
sig_out[7] <= sigo_reg.current[5].DB_MAX_OUTPUT_PORT_TYPE
sig_out[8] <= sigo_reg.drum_fwd.DB_MAX_OUTPUT_PORT_TYPE
sig_out[9] <= sigo_reg.drum_rev.DB_MAX_OUTPUT_PORT_TYPE
sig_out[10] <= sigo_reg.drum_vel[0].DB_MAX_OUTPUT_PORT_TYPE
sig_out[11] <= sigo_reg.drum_vel[1].DB_MAX_OUTPUT_PORT_TYPE
sig_out[12] <= sigo_reg.drum_vel[2].DB_MAX_OUTPUT_PORT_TYPE
sig_out[13] <= sigo_reg.pump_ena.DB_MAX_OUTPUT_PORT_TYPE
sig_out[14] <= sigo_reg.center_ena.DB_MAX_OUTPUT_PORT_TYPE
sig_out[15] <= sigo_reg.res.DB_MAX_OUTPUT_PORT_TYPE
gen_sclk <= piso_always:piso_ctrl.sclk
gen_sdo <= piso_always:piso_ctrl.sdo
gen_lock <= piso_always:piso_ctrl.lock
gen_sdi => piso_always:piso_ctrl.sdi
pult_sclk <= piso_always:piso_ind.sclk
pult_sdo <= piso_always:piso_ind.sdo
pult_lock <= piso_always:piso_ind.lock
pult_sdi => piso_always:piso_ind.sdi
mtr_permit => hv_enabled:hv_ena_inst.permit
mtr_permit => Selector15.IN23
mtr_permit => nirq.IN1
mtr_timeout => Selector14.IN23
mtr_timeout => nirq.IN1
cstop => Selector11.IN20
cstop => nirq.IN1
power_OK => input_filter:gen_limsw[9].flt_inst.in
wire_break => input_filter:gen_limsw[8].flt_inst.in
sig_in[0] => input_filter:gen_limsw[0].flt_inst.in
sig_in[1] => input_filter:gen_limsw[1].flt_inst.in
sig_in[2] => input_filter:gen_limsw[2].flt_inst.in
sig_in[3] => input_filter:gen_limsw[3].flt_inst.in
sig_in[4] => input_filter:gen_limsw[4].flt_inst.in
sig_in[5] => input_filter:gen_limsw[5].flt_inst.in
sig_in[6] => input_filter:gen_limsw[6].flt_inst.in
sig_in[7] => input_filter:gen_limsw[7].flt_inst.in
alarm <= Equal49.DB_MAX_OUTPUT_PORT_TYPE
led <= led~reg0.DB_MAX_OUTPUT_PORT_TYPE
sem[0] <= sem[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sem[1] <= sem[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sem[2] <= sem[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sem[3] <= sem[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sem[4] <= sem[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sem[5] <= sem[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hv_enabled <= hv_enabled:hv_ena_inst.enabled
oe <= oe~reg0.DB_MAX_OUTPUT_PORT_TYPE
center_n <= center.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|piso_always:piso_ind
clk => piso:piso_inst.clk
aclr => piso:piso_inst.aclr
sclr => piso:piso_inst.sclr
data[0] => piso:piso_inst.data[0]
data[1] => piso:piso_inst.data[1]
data[2] => piso:piso_inst.data[2]
data[3] => piso:piso_inst.data[3]
data[4] => piso:piso_inst.data[4]
data[5] => piso:piso_inst.data[5]
data[6] => piso:piso_inst.data[6]
data[7] => piso:piso_inst.data[7]
data[8] => piso:piso_inst.data[8]
data[9] => piso:piso_inst.data[9]
data[10] => piso:piso_inst.data[10]
data[11] => piso:piso_inst.data[11]
data[12] => piso:piso_inst.data[12]
data[13] => piso:piso_inst.data[13]
data[14] => piso:piso_inst.data[14]
data[15] => piso:piso_inst.data[15]
data[16] => piso:piso_inst.data[16]
data[17] => piso:piso_inst.data[17]
data[18] => piso:piso_inst.data[18]
data[19] => piso:piso_inst.data[19]
data[20] => piso:piso_inst.data[20]
data[21] => piso:piso_inst.data[21]
data[22] => piso:piso_inst.data[22]
data[23] => piso:piso_inst.data[23]
data_old[0] <= piso:piso_inst.shift[0]
data_old[1] <= piso:piso_inst.shift[1]
data_old[2] <= piso:piso_inst.shift[2]
data_old[3] <= piso:piso_inst.shift[3]
data_old[4] <= piso:piso_inst.shift[4]
data_old[5] <= piso:piso_inst.shift[5]
data_old[6] <= piso:piso_inst.shift[6]
data_old[7] <= piso:piso_inst.shift[7]
data_old[8] <= piso:piso_inst.shift[8]
data_old[9] <= piso:piso_inst.shift[9]
data_old[10] <= piso:piso_inst.shift[10]
data_old[11] <= piso:piso_inst.shift[11]
data_old[12] <= piso:piso_inst.shift[12]
data_old[13] <= piso:piso_inst.shift[13]
data_old[14] <= piso:piso_inst.shift[14]
data_old[15] <= piso:piso_inst.shift[15]
data_old[16] <= piso:piso_inst.shift[16]
data_old[17] <= piso:piso_inst.shift[17]
data_old[18] <= piso:piso_inst.shift[18]
data_old[19] <= piso:piso_inst.shift[19]
data_old[20] <= piso:piso_inst.shift[20]
data_old[21] <= piso:piso_inst.shift[21]
data_old[22] <= piso:piso_inst.shift[22]
data_old[23] <= piso:piso_inst.shift[23]
sclk <= piso:piso_inst.sclk
sdo <= piso:piso_inst.sdo
lock <= piso:piso_inst.lock
sdi => piso:piso_inst.sdi


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|piso_always:piso_ind|piso:piso_inst
clk => clk_div:clk_div_inst.clk
clk => lock~reg0.CLK
clk => sclk~reg0.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
clk => sclk_clr.CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => bit_cnt[4].CLK
clk => sdi_reg.CLK
clk => shift[0]~reg0.CLK
clk => shift[1]~reg0.CLK
clk => shift[2]~reg0.CLK
clk => shift[3]~reg0.CLK
clk => shift[4]~reg0.CLK
clk => shift[5]~reg0.CLK
clk => shift[6]~reg0.CLK
clk => shift[7]~reg0.CLK
clk => shift[8]~reg0.CLK
clk => shift[9]~reg0.CLK
clk => shift[10]~reg0.CLK
clk => shift[11]~reg0.CLK
clk => shift[12]~reg0.CLK
clk => shift[13]~reg0.CLK
clk => shift[14]~reg0.CLK
clk => shift[15]~reg0.CLK
clk => shift[16]~reg0.CLK
clk => shift[17]~reg0.CLK
clk => shift[18]~reg0.CLK
clk => shift[19]~reg0.CLK
clk => shift[20]~reg0.CLK
clk => shift[21]~reg0.CLK
clk => shift[22]~reg0.CLK
clk => shift[23]~reg0.CLK
clk => l_sclk.CLK
aclr => clk_div:clk_div_inst.aclr
aclr => lock~reg0.ACLR
aclr => sclk~reg0.ACLR
aclr => state[0].ACLR
aclr => state[1].ACLR
aclr => state[2].ACLR
aclr => state[3].ACLR
aclr => state[4].ACLR
aclr => state[5].ACLR
aclr => state[6].ACLR
aclr => state[7].ACLR
aclr => state[8].ACLR
aclr => state[9].ACLR
aclr => state[10].ACLR
aclr => state[11].ACLR
aclr => state[12].ACLR
aclr => state[13].ACLR
aclr => state[14].ACLR
aclr => state[15].ACLR
aclr => state[16].ACLR
aclr => state[17].ACLR
aclr => state[18].ACLR
aclr => state[19].ACLR
aclr => state[20].ACLR
aclr => state[21].ACLR
aclr => state[22].ACLR
aclr => state[23].ACLR
aclr => state[24].ACLR
aclr => state[25].ACLR
aclr => state[26].ACLR
aclr => state[27].ACLR
aclr => state[28].ACLR
aclr => state[29].ACLR
aclr => state[30].ACLR
aclr => state[31].ACLR
aclr => sclk_clr.PRESET
aclr => bit_cnt[0].ACLR
aclr => bit_cnt[1].ACLR
aclr => bit_cnt[2].ACLR
aclr => bit_cnt[3].ACLR
aclr => bit_cnt[4].ACLR
aclr => sdi_reg.ACLR
aclr => shift[0]~reg0.ACLR
aclr => shift[1]~reg0.ACLR
aclr => shift[2]~reg0.ACLR
aclr => shift[3]~reg0.ACLR
aclr => shift[4]~reg0.ACLR
aclr => shift[5]~reg0.ACLR
aclr => shift[6]~reg0.ACLR
aclr => shift[7]~reg0.ACLR
aclr => shift[8]~reg0.ACLR
aclr => shift[9]~reg0.ACLR
aclr => shift[10]~reg0.ACLR
aclr => shift[11]~reg0.ACLR
aclr => shift[12]~reg0.ACLR
aclr => shift[13]~reg0.ACLR
aclr => shift[14]~reg0.ACLR
aclr => shift[15]~reg0.ACLR
aclr => shift[16]~reg0.ACLR
aclr => shift[17]~reg0.ACLR
aclr => shift[18]~reg0.ACLR
aclr => shift[19]~reg0.ACLR
aclr => shift[20]~reg0.ACLR
aclr => shift[21]~reg0.ACLR
aclr => shift[22]~reg0.ACLR
aclr => shift[23]~reg0.ACLR
aclr => l_sclk.ACLR
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => sdi_reg.OUTPUTSELECT
sclr => bit_cnt.OUTPUTSELECT
sclr => bit_cnt.OUTPUTSELECT
sclr => bit_cnt.OUTPUTSELECT
sclr => bit_cnt.OUTPUTSELECT
sclr => bit_cnt.OUTPUTSELECT
sclr => sclk_clr.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => sclk.OUTPUTSELECT
sclr => lock.OUTPUTSELECT
data[0] => shift.DATAB
data[1] => shift.DATAB
data[2] => shift.DATAB
data[3] => shift.DATAB
data[4] => shift.DATAB
data[5] => shift.DATAB
data[6] => shift.DATAB
data[7] => shift.DATAB
data[8] => shift.DATAB
data[9] => shift.DATAB
data[10] => shift.DATAB
data[11] => shift.DATAB
data[12] => shift.DATAB
data[13] => shift.DATAB
data[14] => shift.DATAB
data[15] => shift.DATAB
data[16] => shift.DATAB
data[17] => shift.DATAB
data[18] => shift.DATAB
data[19] => shift.DATAB
data[20] => shift.DATAB
data[21] => shift.DATAB
data[22] => shift.DATAB
data[23] => shift.DATAB
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => sdi_reg.OUTPUTSELECT
wrreq => bit_cnt.OUTPUTSELECT
wrreq => bit_cnt.OUTPUTSELECT
wrreq => bit_cnt.OUTPUTSELECT
wrreq => bit_cnt.OUTPUTSELECT
wrreq => bit_cnt.OUTPUTSELECT
wrreq => sclk_clr.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => load.IN1
busy <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
load <= load.DB_MAX_OUTPUT_PORT_TYPE
shift[0] <= shift[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[1] <= shift[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[2] <= shift[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[3] <= shift[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[4] <= shift[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[5] <= shift[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[6] <= shift[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[7] <= shift[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[8] <= shift[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[9] <= shift[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[10] <= shift[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[11] <= shift[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[12] <= shift[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[13] <= shift[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[14] <= shift[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[15] <= shift[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[16] <= shift[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[17] <= shift[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[18] <= shift[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[19] <= shift[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[20] <= shift[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[21] <= shift[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[22] <= shift[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[23] <= shift[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sclk <= sclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdo <= shift[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lock <= lock~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdi => sdi_reg.DATAB
sdi => sdi_reg.DATAB


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|piso_always:piso_ind|piso:piso_inst|clk_div:clk_div_inst
clk => clk_ena~0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
aclr => clk_ena~0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].PRESET
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => clk_ena.OUTPUTSELECT
clk_ena <= clk_ena~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|piso_always:piso_ctrl
clk => piso:piso_inst.clk
aclr => piso:piso_inst.aclr
sclr => piso:piso_inst.sclr
data[0] => piso:piso_inst.data[0]
data[1] => piso:piso_inst.data[1]
data[2] => piso:piso_inst.data[2]
data[3] => piso:piso_inst.data[3]
data[4] => piso:piso_inst.data[4]
data[5] => piso:piso_inst.data[5]
data[6] => piso:piso_inst.data[6]
data[7] => piso:piso_inst.data[7]
data[8] => piso:piso_inst.data[8]
data[9] => piso:piso_inst.data[9]
data[10] => piso:piso_inst.data[10]
data[11] => piso:piso_inst.data[11]
data[12] => piso:piso_inst.data[12]
data[13] => piso:piso_inst.data[13]
data[14] => piso:piso_inst.data[14]
data[15] => piso:piso_inst.data[15]
data_old[0] <= piso:piso_inst.shift[0]
data_old[1] <= piso:piso_inst.shift[1]
data_old[2] <= piso:piso_inst.shift[2]
data_old[3] <= piso:piso_inst.shift[3]
data_old[4] <= piso:piso_inst.shift[4]
data_old[5] <= piso:piso_inst.shift[5]
data_old[6] <= piso:piso_inst.shift[6]
data_old[7] <= piso:piso_inst.shift[7]
data_old[8] <= piso:piso_inst.shift[8]
data_old[9] <= piso:piso_inst.shift[9]
data_old[10] <= piso:piso_inst.shift[10]
data_old[11] <= piso:piso_inst.shift[11]
data_old[12] <= piso:piso_inst.shift[12]
data_old[13] <= piso:piso_inst.shift[13]
data_old[14] <= piso:piso_inst.shift[14]
data_old[15] <= piso:piso_inst.shift[15]
sclk <= piso:piso_inst.sclk
sdo <= piso:piso_inst.sdo
lock <= piso:piso_inst.lock
sdi => piso:piso_inst.sdi


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|piso_always:piso_ctrl|piso:piso_inst
clk => clk_div:clk_div_inst.clk
clk => lock~reg0.CLK
clk => sclk~reg0.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
clk => sclk_clr.CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => sdi_reg.CLK
clk => shift[0]~reg0.CLK
clk => shift[1]~reg0.CLK
clk => shift[2]~reg0.CLK
clk => shift[3]~reg0.CLK
clk => shift[4]~reg0.CLK
clk => shift[5]~reg0.CLK
clk => shift[6]~reg0.CLK
clk => shift[7]~reg0.CLK
clk => shift[8]~reg0.CLK
clk => shift[9]~reg0.CLK
clk => shift[10]~reg0.CLK
clk => shift[11]~reg0.CLK
clk => shift[12]~reg0.CLK
clk => shift[13]~reg0.CLK
clk => shift[14]~reg0.CLK
clk => shift[15]~reg0.CLK
clk => l_sclk.CLK
aclr => clk_div:clk_div_inst.aclr
aclr => lock~reg0.ACLR
aclr => sclk~reg0.ACLR
aclr => state[0].ACLR
aclr => state[1].ACLR
aclr => state[2].ACLR
aclr => state[3].ACLR
aclr => state[4].ACLR
aclr => state[5].ACLR
aclr => state[6].ACLR
aclr => state[7].ACLR
aclr => state[8].ACLR
aclr => state[9].ACLR
aclr => state[10].ACLR
aclr => state[11].ACLR
aclr => state[12].ACLR
aclr => state[13].ACLR
aclr => state[14].ACLR
aclr => state[15].ACLR
aclr => state[16].ACLR
aclr => state[17].ACLR
aclr => state[18].ACLR
aclr => state[19].ACLR
aclr => state[20].ACLR
aclr => state[21].ACLR
aclr => state[22].ACLR
aclr => state[23].ACLR
aclr => state[24].ACLR
aclr => state[25].ACLR
aclr => state[26].ACLR
aclr => state[27].ACLR
aclr => state[28].ACLR
aclr => state[29].ACLR
aclr => state[30].ACLR
aclr => state[31].ACLR
aclr => sclk_clr.PRESET
aclr => bit_cnt[0].ACLR
aclr => bit_cnt[1].ACLR
aclr => bit_cnt[2].ACLR
aclr => bit_cnt[3].ACLR
aclr => sdi_reg.ACLR
aclr => shift[0]~reg0.ACLR
aclr => shift[1]~reg0.ACLR
aclr => shift[2]~reg0.ACLR
aclr => shift[3]~reg0.ACLR
aclr => shift[4]~reg0.ACLR
aclr => shift[5]~reg0.ACLR
aclr => shift[6]~reg0.ACLR
aclr => shift[7]~reg0.ACLR
aclr => shift[8]~reg0.ACLR
aclr => shift[9]~reg0.ACLR
aclr => shift[10]~reg0.ACLR
aclr => shift[11]~reg0.ACLR
aclr => shift[12]~reg0.ACLR
aclr => shift[13]~reg0.ACLR
aclr => shift[14]~reg0.ACLR
aclr => shift[15]~reg0.ACLR
aclr => l_sclk.ACLR
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => shift.OUTPUTSELECT
sclr => sdi_reg.OUTPUTSELECT
sclr => bit_cnt.OUTPUTSELECT
sclr => bit_cnt.OUTPUTSELECT
sclr => bit_cnt.OUTPUTSELECT
sclr => bit_cnt.OUTPUTSELECT
sclr => sclk_clr.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => sclk.OUTPUTSELECT
sclr => lock.OUTPUTSELECT
data[0] => shift.DATAB
data[1] => shift.DATAB
data[2] => shift.DATAB
data[3] => shift.DATAB
data[4] => shift.DATAB
data[5] => shift.DATAB
data[6] => shift.DATAB
data[7] => shift.DATAB
data[8] => shift.DATAB
data[9] => shift.DATAB
data[10] => shift.DATAB
data[11] => shift.DATAB
data[12] => shift.DATAB
data[13] => shift.DATAB
data[14] => shift.DATAB
data[15] => shift.DATAB
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => shift.OUTPUTSELECT
wrreq => sdi_reg.OUTPUTSELECT
wrreq => bit_cnt.OUTPUTSELECT
wrreq => bit_cnt.OUTPUTSELECT
wrreq => bit_cnt.OUTPUTSELECT
wrreq => bit_cnt.OUTPUTSELECT
wrreq => sclk_clr.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => state.OUTPUTSELECT
wrreq => load.IN1
busy <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
load <= load.DB_MAX_OUTPUT_PORT_TYPE
shift[0] <= shift[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[1] <= shift[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[2] <= shift[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[3] <= shift[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[4] <= shift[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[5] <= shift[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[6] <= shift[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[7] <= shift[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[8] <= shift[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[9] <= shift[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[10] <= shift[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[11] <= shift[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[12] <= shift[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[13] <= shift[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[14] <= shift[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift[15] <= shift[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sclk <= sclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdo <= shift[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lock <= lock~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdi => sdi_reg.DATAB
sdi => sdi_reg.DATAB


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|piso_always:piso_ctrl|piso:piso_inst|clk_div:clk_div_inst
clk => clk_ena~0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
aclr => clk_ena~0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].PRESET
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => clk_ena.OUTPUTSELECT
clk_ena <= clk_ena~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|input_filter:gen_limsw[0].flt_inst
clock => lpf_cap_full:lpf_inst.clock
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
clock => cnt[7].CLK
clock => cnt[8].CLK
clock => in_reg[0].CLK
clock => in_reg[1].CLK
clock => in_reg[2].CLK
aclr => lpf_cap_full:lpf_inst.aclr
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => in_reg[0].ACLR
aclr => in_reg[1].ACLR
aclr => in_reg[2].ACLR
sclr => in_reg.OUTPUTSELECT
sclr => in_reg.OUTPUTSELECT
sclr => in_reg.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => lpf_cap_full:lpf_inst.sclr
in => in_reg.DATAA
level => comb.IN1
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|input_filter:gen_limsw[0].flt_inst|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => timer[11].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
clock => cnt[7].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => timer[11].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].PRESET
aclr => cnt[7].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|input_filter:gen_limsw[1].flt_inst
clock => lpf_cap_full:lpf_inst.clock
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
clock => cnt[7].CLK
clock => cnt[8].CLK
clock => in_reg[0].CLK
clock => in_reg[1].CLK
clock => in_reg[2].CLK
aclr => lpf_cap_full:lpf_inst.aclr
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => in_reg[0].ACLR
aclr => in_reg[1].ACLR
aclr => in_reg[2].ACLR
sclr => in_reg.OUTPUTSELECT
sclr => in_reg.OUTPUTSELECT
sclr => in_reg.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => lpf_cap_full:lpf_inst.sclr
in => in_reg.DATAA
level => comb.IN1
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|input_filter:gen_limsw[1].flt_inst|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => timer[11].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
clock => cnt[7].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => timer[11].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].PRESET
aclr => cnt[7].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|input_filter:gen_limsw[2].flt_inst
clock => lpf_cap_full:lpf_inst.clock
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
clock => cnt[7].CLK
clock => cnt[8].CLK
clock => in_reg[0].CLK
clock => in_reg[1].CLK
clock => in_reg[2].CLK
aclr => lpf_cap_full:lpf_inst.aclr
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => in_reg[0].ACLR
aclr => in_reg[1].ACLR
aclr => in_reg[2].ACLR
sclr => in_reg.OUTPUTSELECT
sclr => in_reg.OUTPUTSELECT
sclr => in_reg.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => lpf_cap_full:lpf_inst.sclr
in => in_reg.DATAA
level => comb.IN1
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|input_filter:gen_limsw[2].flt_inst|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => timer[11].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
clock => cnt[7].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => timer[11].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].PRESET
aclr => cnt[7].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|input_filter:gen_limsw[3].flt_inst
clock => lpf_cap_full:lpf_inst.clock
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
clock => cnt[7].CLK
clock => cnt[8].CLK
clock => in_reg[0].CLK
clock => in_reg[1].CLK
clock => in_reg[2].CLK
aclr => lpf_cap_full:lpf_inst.aclr
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => in_reg[0].ACLR
aclr => in_reg[1].ACLR
aclr => in_reg[2].ACLR
sclr => in_reg.OUTPUTSELECT
sclr => in_reg.OUTPUTSELECT
sclr => in_reg.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => lpf_cap_full:lpf_inst.sclr
in => in_reg.DATAA
level => comb.IN1
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|input_filter:gen_limsw[3].flt_inst|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => timer[11].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
clock => cnt[7].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => timer[11].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].PRESET
aclr => cnt[7].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|input_filter:gen_limsw[4].flt_inst
clock => lpf_cap_full:lpf_inst.clock
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
clock => cnt[7].CLK
clock => cnt[8].CLK
clock => in_reg[0].CLK
clock => in_reg[1].CLK
clock => in_reg[2].CLK
aclr => lpf_cap_full:lpf_inst.aclr
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => in_reg[0].ACLR
aclr => in_reg[1].ACLR
aclr => in_reg[2].ACLR
sclr => in_reg.OUTPUTSELECT
sclr => in_reg.OUTPUTSELECT
sclr => in_reg.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => lpf_cap_full:lpf_inst.sclr
in => in_reg.DATAA
level => comb.IN1
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|input_filter:gen_limsw[4].flt_inst|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => timer[11].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
clock => cnt[7].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => timer[11].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].PRESET
aclr => cnt[7].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|input_filter:gen_limsw[5].flt_inst
clock => lpf_cap_full:lpf_inst.clock
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
clock => cnt[7].CLK
clock => cnt[8].CLK
clock => in_reg[0].CLK
clock => in_reg[1].CLK
clock => in_reg[2].CLK
aclr => lpf_cap_full:lpf_inst.aclr
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => in_reg[0].ACLR
aclr => in_reg[1].ACLR
aclr => in_reg[2].ACLR
sclr => in_reg.OUTPUTSELECT
sclr => in_reg.OUTPUTSELECT
sclr => in_reg.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => lpf_cap_full:lpf_inst.sclr
in => in_reg.DATAA
level => comb.IN1
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|input_filter:gen_limsw[5].flt_inst|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => timer[11].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
clock => cnt[7].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => timer[11].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].PRESET
aclr => cnt[7].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|input_filter:gen_limsw[6].flt_inst
clock => lpf_cap_full:lpf_inst.clock
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
clock => cnt[7].CLK
clock => cnt[8].CLK
clock => in_reg[0].CLK
clock => in_reg[1].CLK
clock => in_reg[2].CLK
aclr => lpf_cap_full:lpf_inst.aclr
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => in_reg[0].ACLR
aclr => in_reg[1].ACLR
aclr => in_reg[2].ACLR
sclr => in_reg.OUTPUTSELECT
sclr => in_reg.OUTPUTSELECT
sclr => in_reg.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => lpf_cap_full:lpf_inst.sclr
in => in_reg.DATAA
level => comb.IN1
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|input_filter:gen_limsw[6].flt_inst|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => timer[11].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
clock => cnt[7].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => timer[11].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].PRESET
aclr => cnt[7].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|input_filter:gen_limsw[7].flt_inst
clock => lpf_cap_full:lpf_inst.clock
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
clock => cnt[7].CLK
clock => cnt[8].CLK
clock => in_reg[0].CLK
clock => in_reg[1].CLK
clock => in_reg[2].CLK
aclr => lpf_cap_full:lpf_inst.aclr
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => in_reg[0].ACLR
aclr => in_reg[1].ACLR
aclr => in_reg[2].ACLR
sclr => in_reg.OUTPUTSELECT
sclr => in_reg.OUTPUTSELECT
sclr => in_reg.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => lpf_cap_full:lpf_inst.sclr
in => in_reg.DATAA
level => comb.IN1
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|input_filter:gen_limsw[7].flt_inst|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => timer[11].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
clock => cnt[7].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => timer[11].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].PRESET
aclr => cnt[7].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|input_filter:gen_limsw[8].flt_inst
clock => lpf_cap_full:lpf_inst.clock
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
clock => cnt[7].CLK
clock => cnt[8].CLK
clock => in_reg[0].CLK
clock => in_reg[1].CLK
clock => in_reg[2].CLK
aclr => lpf_cap_full:lpf_inst.aclr
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => in_reg[0].ACLR
aclr => in_reg[1].ACLR
aclr => in_reg[2].ACLR
sclr => in_reg.OUTPUTSELECT
sclr => in_reg.OUTPUTSELECT
sclr => in_reg.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => lpf_cap_full:lpf_inst.sclr
in => in_reg.DATAA
level => comb.IN1
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|input_filter:gen_limsw[8].flt_inst|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => timer[11].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
clock => cnt[7].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => timer[11].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].PRESET
aclr => cnt[7].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|input_filter:gen_limsw[9].flt_inst
clock => lpf_cap_full:lpf_inst.clock
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
clock => cnt[7].CLK
clock => cnt[8].CLK
clock => in_reg[0].CLK
clock => in_reg[1].CLK
clock => in_reg[2].CLK
aclr => lpf_cap_full:lpf_inst.aclr
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => in_reg[0].ACLR
aclr => in_reg[1].ACLR
aclr => in_reg[2].ACLR
sclr => in_reg.OUTPUTSELECT
sclr => in_reg.OUTPUTSELECT
sclr => in_reg.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => lpf_cap_full:lpf_inst.sclr
in => in_reg.DATAA
level => comb.IN1
out <= lpf_cap_full:lpf_inst.out
ready <= lpf_cap_full:lpf_inst.ready
timeout <= lpf_cap_full:lpf_inst.timeout


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|input_filter:gen_limsw[9].flt_inst|lpf_cap_full:lpf_inst
clock => timeout~0.CLK
clock => timer[0].CLK
clock => timer[1].CLK
clock => timer[2].CLK
clock => timer[3].CLK
clock => timer[4].CLK
clock => timer[5].CLK
clock => timer[6].CLK
clock => timer[7].CLK
clock => timer[8].CLK
clock => timer[9].CLK
clock => timer[10].CLK
clock => timer[11].CLK
clock => ready~reg0.CLK
clock => out~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => cnt[5].CLK
clock => cnt[6].CLK
clock => cnt[7].CLK
aclr => timeout~0.ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => timer[11].ACLR
aclr => ready~reg0.ACLR
aclr => out~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].PRESET
aclr => cnt[7].ACLR
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => out.OUTPUTSELECT
sclr => ready.OUTPUTSELECT
sclr => always3.IN1
sclr => timeout.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => out.OUTPUTSELECT
clock_ena => always2.IN1
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
clock_ena => timer.OUTPUTSELECT
in => always0.IN1
in => always0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
timeout <= timeout~0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|ctrl_bus:ctrl_inst|hv_enabled:hv_ena_inst
clk => hv_reg~1.CLK
clk => hv_reg~0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => timer[0].CLK
clk => timer[1].CLK
clk => timer[2].CLK
clk => timer[3].CLK
clk => timer[4].CLK
clk => timer[5].CLK
clk => timer[6].CLK
clk => timer[7].CLK
clk => timer[8].CLK
clk => timer[9].CLK
clk => timer[10].CLK
clk => timer[11].CLK
clk => timer[12].CLK
clk => timer[13].CLK
clk => timer[14].CLK
clk => timer[15].CLK
clk => dly_reg.CLK
aclr => hv_reg~1.ACLR
aclr => hv_reg~0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => cnt[9].ACLR
aclr => cnt[10].ACLR
aclr => cnt[11].ACLR
aclr => cnt[12].ACLR
aclr => cnt[13].ACLR
aclr => cnt[14].ACLR
aclr => cnt[15].ACLR
aclr => timer[0].ACLR
aclr => timer[1].ACLR
aclr => timer[2].ACLR
aclr => timer[3].ACLR
aclr => timer[4].ACLR
aclr => timer[5].ACLR
aclr => timer[6].ACLR
aclr => timer[7].ACLR
aclr => timer[8].ACLR
aclr => timer[9].ACLR
aclr => timer[10].ACLR
aclr => timer[11].ACLR
aclr => timer[12].ACLR
aclr => timer[13].ACLR
aclr => timer[14].ACLR
aclr => timer[15].ACLR
aclr => dly_reg.ACLR
sclr => hv_reg.OUTPUTSELECT
sclr => hv_reg.OUTPUTSELECT
sclr => always1.IN1
sclr => always2.IN1
hv => hv_reg.DATAA
hv => enabled.IN1
hv => enabled.IN1
permit => always1.IN1
prescale[0] => Equal2.IN15
prescale[1] => Equal2.IN14
prescale[2] => Equal2.IN13
prescale[3] => Equal2.IN12
prescale[4] => Equal2.IN11
prescale[5] => Equal2.IN10
prescale[6] => Equal2.IN9
prescale[7] => Equal2.IN8
prescale[8] => Equal2.IN7
prescale[9] => Equal2.IN6
prescale[10] => Equal2.IN5
prescale[11] => Equal2.IN4
prescale[12] => Equal2.IN3
prescale[13] => Equal2.IN2
prescale[14] => Equal2.IN1
prescale[15] => Equal2.IN0
length[0] => Equal0.IN15
length[1] => Equal0.IN14
length[2] => Equal0.IN13
length[3] => Equal0.IN12
length[4] => Equal0.IN11
length[5] => Equal0.IN10
length[6] => Equal0.IN9
length[7] => Equal0.IN8
length[8] => Equal0.IN7
length[9] => Equal0.IN6
length[10] => Equal0.IN5
length[11] => Equal0.IN4
length[12] => Equal0.IN3
length[13] => Equal0.IN2
length[14] => Equal0.IN1
length[15] => Equal0.IN0
enabled <= enabled.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|adc_bus:adc_inst
clk => adc_acc:adc_inst.clk
clk => ctr_flag_clr~0.CLK
clk => run_reg~0.CLK
clk => err_snap[0].CLK
clk => err_snap[1].CLK
clk => err_snap[2].CLK
clk => err_snap[3].CLK
clk => err_snap[4].CLK
clk => err_snap[5].CLK
clk => err_snap[6].CLK
clk => err_snap[7].CLK
clk => adc_snap[0][0].CLK
clk => adc_snap[0][1].CLK
clk => adc_snap[0][2].CLK
clk => adc_snap[0][3].CLK
clk => adc_snap[0][4].CLK
clk => adc_snap[0][5].CLK
clk => adc_snap[0][6].CLK
clk => adc_snap[0][7].CLK
clk => adc_snap[0][8].CLK
clk => adc_snap[0][9].CLK
clk => adc_snap[1][0].CLK
clk => adc_snap[1][1].CLK
clk => adc_snap[1][2].CLK
clk => adc_snap[1][3].CLK
clk => adc_snap[1][4].CLK
clk => adc_snap[1][5].CLK
clk => adc_snap[1][6].CLK
clk => adc_snap[1][7].CLK
clk => adc_snap[1][8].CLK
clk => adc_snap[1][9].CLK
clk => adc_snap[2][0].CLK
clk => adc_snap[2][1].CLK
clk => adc_snap[2][2].CLK
clk => adc_snap[2][3].CLK
clk => adc_snap[2][4].CLK
clk => adc_snap[2][5].CLK
clk => adc_snap[2][6].CLK
clk => adc_snap[2][7].CLK
clk => adc_snap[2][8].CLK
clk => adc_snap[2][9].CLK
clk => adc_snap[3][0].CLK
clk => adc_snap[3][1].CLK
clk => adc_snap[3][2].CLK
clk => adc_snap[3][3].CLK
clk => adc_snap[3][4].CLK
clk => adc_snap[3][5].CLK
clk => adc_snap[3][6].CLK
clk => adc_snap[3][7].CLK
clk => adc_snap[3][8].CLK
clk => adc_snap[3][9].CLK
clk => adc_snap[4][0].CLK
clk => adc_snap[4][1].CLK
clk => adc_snap[4][2].CLK
clk => adc_snap[4][3].CLK
clk => adc_snap[4][4].CLK
clk => adc_snap[4][5].CLK
clk => adc_snap[4][6].CLK
clk => adc_snap[4][7].CLK
clk => adc_snap[4][8].CLK
clk => adc_snap[4][9].CLK
clk => adc_snap[5][0].CLK
clk => adc_snap[5][1].CLK
clk => adc_snap[5][2].CLK
clk => adc_snap[5][3].CLK
clk => adc_snap[5][4].CLK
clk => adc_snap[5][5].CLK
clk => adc_snap[5][6].CLK
clk => adc_snap[5][7].CLK
clk => adc_snap[5][8].CLK
clk => adc_snap[5][9].CLK
clk => adc_snap[6][0].CLK
clk => adc_snap[6][1].CLK
clk => adc_snap[6][2].CLK
clk => adc_snap[6][3].CLK
clk => adc_snap[6][4].CLK
clk => adc_snap[6][5].CLK
clk => adc_snap[6][6].CLK
clk => adc_snap[6][7].CLK
clk => adc_snap[6][8].CLK
clk => adc_snap[6][9].CLK
clk => adc_snap[7][0].CLK
clk => adc_snap[7][1].CLK
clk => adc_snap[7][2].CLK
clk => adc_snap[7][3].CLK
clk => adc_snap[7][4].CLK
clk => adc_snap[7][5].CLK
clk => adc_snap[7][6].CLK
clk => adc_snap[7][7].CLK
clk => adc_snap[7][8].CLK
clk => adc_snap[7][9].CLK
clk => ctr_flag.CLK
clk => cmode[0].CLK
clk => cmode[1].CLK
clk => rddata[0]~reg0.CLK
clk => rddata[1]~reg0.CLK
clk => rddata[2]~reg0.CLK
clk => rddata[3]~reg0.CLK
clk => rddata[4]~reg0.CLK
clk => rddata[5]~reg0.CLK
clk => rddata[6]~reg0.CLK
clk => rddata[7]~reg0.CLK
clk => rddata[8]~reg0.CLK
clk => rddata[9]~reg0.CLK
clk => rddata[10]~reg0.CLK
clk => rddata[11]~reg0.CLK
clk => rddata[12]~reg0.CLK
clk => rddata[13]~reg0.CLK
clk => rddata[14]~reg0.CLK
clk => rddata[15]~reg0.CLK
clk => ctimeout[0].CLK
clk => ctimeout[1].CLK
clk => ctimeout[2].CLK
clk => ctimeout[3].CLK
clk => ctimeout[4].CLK
clk => ctimeout[5].CLK
clk => ctimeout[6].CLK
clk => ctimeout[7].CLK
clk => ctimeout[8].CLK
clk => ctimeout[9].CLK
clk => ctimeout[10].CLK
clk => ctimeout[11].CLK
clk => ctimeout[12].CLK
clk => ctimeout[13].CLK
clk => ctimeout[14].CLK
clk => ctimeout[15].CLK
clk => cthld[0].CLK
clk => cthld[1].CLK
clk => cthld[2].CLK
clk => cthld[3].CLK
clk => cthld[4].CLK
clk => cthld[5].CLK
clk => cthld[6].CLK
clk => cthld[7].CLK
clk => cthld[8].CLK
clk => cthld[9].CLK
clk => soft_permit.CLK
clk => fb_ena.CLK
clk => high_thld[0].CLK
clk => high_thld[1].CLK
clk => high_thld[2].CLK
clk => high_thld[3].CLK
clk => high_thld[4].CLK
clk => high_thld[5].CLK
clk => high_thld[6].CLK
clk => high_thld[7].CLK
clk => high_thld[8].CLK
clk => high_thld[9].CLK
clk => low_thld[0].CLK
clk => low_thld[1].CLK
clk => low_thld[2].CLK
clk => low_thld[3].CLK
clk => low_thld[4].CLK
clk => low_thld[5].CLK
clk => low_thld[6].CLK
clk => low_thld[7].CLK
clk => low_thld[8].CLK
clk => low_thld[9].CLK
aclr => adc_acc:adc_inst.aclr
aclr => ctr_flag_clr~0.ACLR
aclr => run_reg~0.ACLR
aclr => err_snap[0].ACLR
aclr => err_snap[1].ACLR
aclr => err_snap[2].ACLR
aclr => err_snap[3].ACLR
aclr => err_snap[4].ACLR
aclr => err_snap[5].ACLR
aclr => err_snap[6].ACLR
aclr => err_snap[7].ACLR
aclr => adc_snap[0][0].PRESET
aclr => adc_snap[0][1].ACLR
aclr => adc_snap[0][2].ACLR
aclr => adc_snap[0][3].ACLR
aclr => adc_snap[0][4].PRESET
aclr => adc_snap[0][5].ACLR
aclr => adc_snap[0][6].ACLR
aclr => adc_snap[0][7].ACLR
aclr => adc_snap[0][8].PRESET
aclr => adc_snap[0][9].ACLR
aclr => adc_snap[1][0].ACLR
aclr => adc_snap[1][1].PRESET
aclr => adc_snap[1][2].ACLR
aclr => adc_snap[1][3].ACLR
aclr => adc_snap[1][4].ACLR
aclr => adc_snap[1][5].PRESET
aclr => adc_snap[1][6].ACLR
aclr => adc_snap[1][7].ACLR
aclr => adc_snap[1][8].ACLR
aclr => adc_snap[1][9].PRESET
aclr => adc_snap[2][0].PRESET
aclr => adc_snap[2][1].PRESET
aclr => adc_snap[2][2].ACLR
aclr => adc_snap[2][3].ACLR
aclr => adc_snap[2][4].PRESET
aclr => adc_snap[2][5].PRESET
aclr => adc_snap[2][6].ACLR
aclr => adc_snap[2][7].ACLR
aclr => adc_snap[2][8].PRESET
aclr => adc_snap[2][9].PRESET
aclr => adc_snap[3][0].ACLR
aclr => adc_snap[3][1].ACLR
aclr => adc_snap[3][2].PRESET
aclr => adc_snap[3][3].ACLR
aclr => adc_snap[3][4].ACLR
aclr => adc_snap[3][5].ACLR
aclr => adc_snap[3][6].PRESET
aclr => adc_snap[3][7].ACLR
aclr => adc_snap[3][8].ACLR
aclr => adc_snap[3][9].ACLR
aclr => adc_snap[4][0].PRESET
aclr => adc_snap[4][1].ACLR
aclr => adc_snap[4][2].PRESET
aclr => adc_snap[4][3].ACLR
aclr => adc_snap[4][4].PRESET
aclr => adc_snap[4][5].ACLR
aclr => adc_snap[4][6].PRESET
aclr => adc_snap[4][7].ACLR
aclr => adc_snap[4][8].PRESET
aclr => adc_snap[4][9].ACLR
aclr => adc_snap[5][0].ACLR
aclr => adc_snap[5][1].PRESET
aclr => adc_snap[5][2].PRESET
aclr => adc_snap[5][3].ACLR
aclr => adc_snap[5][4].ACLR
aclr => adc_snap[5][5].PRESET
aclr => adc_snap[5][6].PRESET
aclr => adc_snap[5][7].ACLR
aclr => adc_snap[5][8].ACLR
aclr => adc_snap[5][9].PRESET
aclr => adc_snap[6][0].PRESET
aclr => adc_snap[6][1].PRESET
aclr => adc_snap[6][2].PRESET
aclr => adc_snap[6][3].ACLR
aclr => adc_snap[6][4].PRESET
aclr => adc_snap[6][5].PRESET
aclr => adc_snap[6][6].PRESET
aclr => adc_snap[6][7].ACLR
aclr => adc_snap[6][8].PRESET
aclr => adc_snap[6][9].PRESET
aclr => adc_snap[7][0].ACLR
aclr => adc_snap[7][1].ACLR
aclr => adc_snap[7][2].ACLR
aclr => adc_snap[7][3].PRESET
aclr => adc_snap[7][4].ACLR
aclr => adc_snap[7][5].ACLR
aclr => adc_snap[7][6].ACLR
aclr => adc_snap[7][7].PRESET
aclr => adc_snap[7][8].ACLR
aclr => adc_snap[7][9].ACLR
aclr => ctr_flag.ACLR
aclr => cmode[0].ACLR
aclr => cmode[1].ACLR
aclr => rddata[0]~reg0.ACLR
aclr => rddata[1]~reg0.ACLR
aclr => rddata[2]~reg0.ACLR
aclr => rddata[3]~reg0.ACLR
aclr => rddata[4]~reg0.ACLR
aclr => rddata[5]~reg0.ACLR
aclr => rddata[6]~reg0.ACLR
aclr => rddata[7]~reg0.ACLR
aclr => rddata[8]~reg0.ACLR
aclr => rddata[9]~reg0.ACLR
aclr => rddata[10]~reg0.ACLR
aclr => rddata[11]~reg0.ACLR
aclr => rddata[12]~reg0.ACLR
aclr => rddata[13]~reg0.ACLR
aclr => rddata[14]~reg0.ACLR
aclr => rddata[15]~reg0.ACLR
aclr => ctimeout[0].ACLR
aclr => ctimeout[1].ACLR
aclr => ctimeout[2].ACLR
aclr => ctimeout[3].PRESET
aclr => ctimeout[4].ACLR
aclr => ctimeout[5].PRESET
aclr => ctimeout[6].PRESET
aclr => ctimeout[7].PRESET
aclr => ctimeout[8].PRESET
aclr => ctimeout[9].PRESET
aclr => ctimeout[10].ACLR
aclr => ctimeout[11].ACLR
aclr => ctimeout[12].ACLR
aclr => ctimeout[13].ACLR
aclr => ctimeout[14].ACLR
aclr => ctimeout[15].ACLR
aclr => cthld[0].PRESET
aclr => cthld[1].PRESET
aclr => cthld[2].PRESET
aclr => cthld[3].PRESET
aclr => cthld[4].PRESET
aclr => cthld[5].PRESET
aclr => cthld[6].PRESET
aclr => cthld[7].PRESET
aclr => cthld[8].PRESET
aclr => cthld[9].PRESET
aclr => soft_permit.PRESET
aclr => fb_ena.ACLR
aclr => high_thld[0].PRESET
aclr => high_thld[1].PRESET
aclr => high_thld[2].PRESET
aclr => high_thld[3].PRESET
aclr => high_thld[4].PRESET
aclr => high_thld[5].PRESET
aclr => high_thld[6].PRESET
aclr => high_thld[7].PRESET
aclr => high_thld[8].PRESET
aclr => high_thld[9].PRESET
aclr => low_thld[0].ACLR
aclr => low_thld[1].ACLR
aclr => low_thld[2].ACLR
aclr => low_thld[3].ACLR
aclr => low_thld[4].ACLR
aclr => low_thld[5].ACLR
aclr => low_thld[6].ACLR
aclr => low_thld[7].ACLR
aclr => low_thld[8].ACLR
aclr => low_thld[9].ACLR
sclr => low_thld.OUTPUTSELECT
sclr => low_thld.OUTPUTSELECT
sclr => low_thld.OUTPUTSELECT
sclr => low_thld.OUTPUTSELECT
sclr => low_thld.OUTPUTSELECT
sclr => low_thld.OUTPUTSELECT
sclr => low_thld.OUTPUTSELECT
sclr => low_thld.OUTPUTSELECT
sclr => low_thld.OUTPUTSELECT
sclr => low_thld.OUTPUTSELECT
sclr => high_thld.OUTPUTSELECT
sclr => high_thld.OUTPUTSELECT
sclr => high_thld.OUTPUTSELECT
sclr => high_thld.OUTPUTSELECT
sclr => high_thld.OUTPUTSELECT
sclr => high_thld.OUTPUTSELECT
sclr => high_thld.OUTPUTSELECT
sclr => high_thld.OUTPUTSELECT
sclr => high_thld.OUTPUTSELECT
sclr => high_thld.OUTPUTSELECT
sclr => fb_ena.OUTPUTSELECT
sclr => soft_permit.OUTPUTSELECT
sclr => cthld.OUTPUTSELECT
sclr => cthld.OUTPUTSELECT
sclr => cthld.OUTPUTSELECT
sclr => cthld.OUTPUTSELECT
sclr => cthld.OUTPUTSELECT
sclr => cthld.OUTPUTSELECT
sclr => cthld.OUTPUTSELECT
sclr => cthld.OUTPUTSELECT
sclr => cthld.OUTPUTSELECT
sclr => cthld.OUTPUTSELECT
sclr => ctimeout.OUTPUTSELECT
sclr => ctimeout.OUTPUTSELECT
sclr => ctimeout.OUTPUTSELECT
sclr => ctimeout.OUTPUTSELECT
sclr => ctimeout.OUTPUTSELECT
sclr => ctimeout.OUTPUTSELECT
sclr => ctimeout.OUTPUTSELECT
sclr => ctimeout.OUTPUTSELECT
sclr => ctimeout.OUTPUTSELECT
sclr => ctimeout.OUTPUTSELECT
sclr => ctimeout.OUTPUTSELECT
sclr => ctimeout.OUTPUTSELECT
sclr => ctimeout.OUTPUTSELECT
sclr => ctimeout.OUTPUTSELECT
sclr => ctimeout.OUTPUTSELECT
sclr => ctimeout.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => rddata.OUTPUTSELECT
sclr => always4.IN1
sclr => always5.IN1
sclr => adc_acc:adc_inst.sclr
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => adc_snap.OUTPUTSELECT
sclr => err_snap.OUTPUTSELECT
sclr => err_snap.OUTPUTSELECT
sclr => err_snap.OUTPUTSELECT
sclr => err_snap.OUTPUTSELECT
sclr => err_snap.OUTPUTSELECT
sclr => err_snap.OUTPUTSELECT
sclr => err_snap.OUTPUTSELECT
sclr => err_snap.OUTPUTSELECT
rdaddr[0] => Equal9.IN63
rdaddr[0] => Equal10.IN63
rdaddr[0] => Equal11.IN63
rdaddr[0] => Equal12.IN63
rdaddr[0] => Equal13.IN63
rdaddr[0] => Equal14.IN63
rdaddr[0] => Equal15.IN63
rdaddr[0] => Equal16.IN63
rdaddr[0] => Equal17.IN63
rdaddr[0] => Equal18.IN63
rdaddr[0] => Equal19.IN63
rdaddr[0] => Equal20.IN63
rdaddr[0] => Equal21.IN63
rdaddr[0] => Equal22.IN63
rdaddr[0] => Equal23.IN63
rdaddr[0] => Equal24.IN63
rdaddr[1] => Equal9.IN62
rdaddr[1] => Equal10.IN62
rdaddr[1] => Equal11.IN62
rdaddr[1] => Equal12.IN62
rdaddr[1] => Equal13.IN62
rdaddr[1] => Equal14.IN62
rdaddr[1] => Equal15.IN62
rdaddr[1] => Equal16.IN62
rdaddr[1] => Equal17.IN62
rdaddr[1] => Equal18.IN62
rdaddr[1] => Equal19.IN62
rdaddr[1] => Equal20.IN62
rdaddr[1] => Equal21.IN62
rdaddr[1] => Equal22.IN62
rdaddr[1] => Equal23.IN62
rdaddr[1] => Equal24.IN62
rdaddr[2] => Equal9.IN61
rdaddr[2] => Equal10.IN61
rdaddr[2] => Equal11.IN61
rdaddr[2] => Equal12.IN61
rdaddr[2] => Equal13.IN61
rdaddr[2] => Equal14.IN61
rdaddr[2] => Equal15.IN61
rdaddr[2] => Equal16.IN61
rdaddr[2] => Equal17.IN61
rdaddr[2] => Equal18.IN61
rdaddr[2] => Equal19.IN61
rdaddr[2] => Equal20.IN61
rdaddr[2] => Equal21.IN61
rdaddr[2] => Equal22.IN61
rdaddr[2] => Equal23.IN61
rdaddr[2] => Equal24.IN61
rdaddr[3] => Equal9.IN60
rdaddr[3] => Equal10.IN60
rdaddr[3] => Equal11.IN60
rdaddr[3] => Equal12.IN60
rdaddr[3] => Equal13.IN60
rdaddr[3] => Equal14.IN60
rdaddr[3] => Equal15.IN60
rdaddr[3] => Equal16.IN60
rdaddr[3] => Equal17.IN60
rdaddr[3] => Equal18.IN60
rdaddr[3] => Equal19.IN60
rdaddr[3] => Equal20.IN60
rdaddr[3] => Equal21.IN60
rdaddr[3] => Equal22.IN60
rdaddr[3] => Equal23.IN60
rdaddr[3] => Equal24.IN60
rdaddr[4] => Equal9.IN59
rdaddr[4] => Equal10.IN59
rdaddr[4] => Equal11.IN59
rdaddr[4] => Equal12.IN59
rdaddr[4] => Equal13.IN59
rdaddr[4] => Equal14.IN59
rdaddr[4] => Equal15.IN59
rdaddr[4] => Equal16.IN59
rdaddr[4] => Equal17.IN59
rdaddr[4] => Equal18.IN59
rdaddr[4] => Equal19.IN59
rdaddr[4] => Equal20.IN59
rdaddr[4] => Equal21.IN59
rdaddr[4] => Equal22.IN59
rdaddr[4] => Equal23.IN59
rdaddr[4] => Equal24.IN59
rdaddr[5] => Equal0.IN26
rdaddr[6] => Equal0.IN2
rdaddr[7] => Equal0.IN1
rdaddr[8] => Equal0.IN0
rdaddr[9] => Equal0.IN25
rdaddr[10] => Equal0.IN24
rdaddr[11] => Equal0.IN23
rdaddr[12] => Equal0.IN22
rdaddr[13] => Equal0.IN21
rdaddr[14] => Equal0.IN20
rdaddr[15] => Equal0.IN19
wraddr[0] => Equal2.IN63
wraddr[0] => Equal3.IN63
wraddr[0] => Equal4.IN63
wraddr[0] => Equal5.IN63
wraddr[0] => Equal6.IN63
wraddr[0] => Equal7.IN63
wraddr[0] => Equal27.IN63
wraddr[0] => Equal8.IN31
wraddr[0] => Equal25.IN31
wraddr[0] => Equal26.IN31
wraddr[1] => Equal2.IN62
wraddr[1] => Equal3.IN62
wraddr[1] => Equal4.IN62
wraddr[1] => Equal5.IN62
wraddr[1] => Equal6.IN62
wraddr[1] => Equal7.IN62
wraddr[1] => Equal27.IN62
wraddr[1] => Equal8.IN30
wraddr[1] => Equal25.IN30
wraddr[1] => Equal26.IN2
wraddr[2] => Equal2.IN61
wraddr[2] => Equal3.IN61
wraddr[2] => Equal4.IN61
wraddr[2] => Equal5.IN61
wraddr[2] => Equal6.IN61
wraddr[2] => Equal7.IN61
wraddr[2] => Equal27.IN61
wraddr[2] => Equal8.IN29
wraddr[2] => Equal25.IN29
wraddr[2] => Equal26.IN30
wraddr[3] => Equal2.IN60
wraddr[3] => Equal3.IN60
wraddr[3] => Equal4.IN60
wraddr[3] => Equal5.IN60
wraddr[3] => Equal6.IN60
wraddr[3] => Equal7.IN60
wraddr[3] => Equal27.IN60
wraddr[3] => Equal8.IN28
wraddr[3] => Equal25.IN1
wraddr[3] => Equal26.IN1
wraddr[4] => Equal2.IN59
wraddr[4] => Equal3.IN59
wraddr[4] => Equal4.IN59
wraddr[4] => Equal5.IN59
wraddr[4] => Equal6.IN59
wraddr[4] => Equal7.IN59
wraddr[4] => Equal27.IN59
wraddr[4] => Equal8.IN27
wraddr[4] => Equal25.IN0
wraddr[4] => Equal26.IN0
wraddr[5] => Equal1.IN26
wraddr[6] => Equal1.IN2
wraddr[7] => Equal1.IN1
wraddr[8] => Equal1.IN0
wraddr[9] => Equal1.IN25
wraddr[10] => Equal1.IN24
wraddr[11] => Equal1.IN23
wraddr[12] => Equal1.IN22
wraddr[13] => Equal1.IN21
wraddr[14] => Equal1.IN20
wraddr[15] => Equal1.IN19
be[0] => low_thld.OUTPUTSELECT
be[0] => low_thld.OUTPUTSELECT
be[0] => low_thld.OUTPUTSELECT
be[0] => low_thld.OUTPUTSELECT
be[0] => low_thld.OUTPUTSELECT
be[0] => low_thld.OUTPUTSELECT
be[0] => low_thld.OUTPUTSELECT
be[0] => low_thld.OUTPUTSELECT
be[0] => high_thld.OUTPUTSELECT
be[0] => high_thld.OUTPUTSELECT
be[0] => high_thld.OUTPUTSELECT
be[0] => high_thld.OUTPUTSELECT
be[0] => high_thld.OUTPUTSELECT
be[0] => high_thld.OUTPUTSELECT
be[0] => high_thld.OUTPUTSELECT
be[0] => high_thld.OUTPUTSELECT
be[0] => fb_ena.OUTPUTSELECT
be[0] => soft_permit.OUTPUTSELECT
be[0] => cthld.OUTPUTSELECT
be[0] => cthld.OUTPUTSELECT
be[0] => cthld.OUTPUTSELECT
be[0] => cthld.OUTPUTSELECT
be[0] => cthld.OUTPUTSELECT
be[0] => cthld.OUTPUTSELECT
be[0] => cthld.OUTPUTSELECT
be[0] => cthld.OUTPUTSELECT
be[0] => ctimeout.OUTPUTSELECT
be[0] => ctimeout.OUTPUTSELECT
be[0] => ctimeout.OUTPUTSELECT
be[0] => ctimeout.OUTPUTSELECT
be[0] => ctimeout.OUTPUTSELECT
be[0] => ctimeout.OUTPUTSELECT
be[0] => ctimeout.OUTPUTSELECT
be[0] => ctimeout.OUTPUTSELECT
be[0] => comb.IN1
be[0] => ctr_flag_clr.IN1
be[0] => cmode.OUTPUTSELECT
be[0] => cmode.OUTPUTSELECT
be[1] => low_thld.OUTPUTSELECT
be[1] => low_thld.OUTPUTSELECT
be[1] => high_thld.OUTPUTSELECT
be[1] => high_thld.OUTPUTSELECT
be[1] => cthld.OUTPUTSELECT
be[1] => cthld.OUTPUTSELECT
be[1] => ctimeout.OUTPUTSELECT
be[1] => ctimeout.OUTPUTSELECT
be[1] => ctimeout.OUTPUTSELECT
be[1] => ctimeout.OUTPUTSELECT
be[1] => ctimeout.OUTPUTSELECT
be[1] => ctimeout.OUTPUTSELECT
be[1] => ctimeout.OUTPUTSELECT
be[1] => ctimeout.OUTPUTSELECT
be[1] => ctr_flag_clr.IN1
write => always0.IN1
wrdata[0] => low_thld.DATAB
wrdata[0] => high_thld.DATAB
wrdata[0] => fb_ena.DATAB
wrdata[0] => soft_permit.DATAB
wrdata[0] => cthld.DATAB
wrdata[0] => ctimeout.DATAB
wrdata[0] => snapshot.IN1
wrdata[0] => cmode.DATAB
wrdata[1] => low_thld.DATAB
wrdata[1] => high_thld.DATAB
wrdata[1] => cthld.DATAB
wrdata[1] => ctimeout.DATAB
wrdata[1] => cmode.DATAB
wrdata[2] => low_thld.DATAB
wrdata[2] => high_thld.DATAB
wrdata[2] => cthld.DATAB
wrdata[2] => ctimeout.DATAB
wrdata[3] => low_thld.DATAB
wrdata[3] => high_thld.DATAB
wrdata[3] => cthld.DATAB
wrdata[3] => ctimeout.DATAB
wrdata[4] => low_thld.DATAB
wrdata[4] => high_thld.DATAB
wrdata[4] => cthld.DATAB
wrdata[4] => ctimeout.DATAB
wrdata[5] => low_thld.DATAB
wrdata[5] => high_thld.DATAB
wrdata[5] => cthld.DATAB
wrdata[5] => ctimeout.DATAB
wrdata[6] => low_thld.DATAB
wrdata[6] => high_thld.DATAB
wrdata[6] => cthld.DATAB
wrdata[6] => ctimeout.DATAB
wrdata[7] => low_thld.DATAB
wrdata[7] => high_thld.DATAB
wrdata[7] => cthld.DATAB
wrdata[7] => ctimeout.DATAB
wrdata[8] => low_thld.DATAB
wrdata[8] => high_thld.DATAB
wrdata[8] => cthld.DATAB
wrdata[8] => ctimeout.DATAB
wrdata[8] => ctr_flag_clr.IN1
wrdata[9] => low_thld.DATAB
wrdata[9] => high_thld.DATAB
wrdata[9] => cthld.DATAB
wrdata[9] => ctimeout.DATAB
wrdata[10] => ctimeout.DATAB
wrdata[11] => ctimeout.DATAB
wrdata[12] => ctimeout.DATAB
wrdata[13] => ctimeout.DATAB
wrdata[14] => ctimeout.DATAB
wrdata[15] => ctimeout.DATAB
rddata[0] <= rddata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= rddata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[2] <= rddata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[3] <= rddata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[4] <= rddata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[5] <= rddata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[6] <= rddata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[7] <= rddata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[8] <= rddata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[9] <= rddata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[10] <= rddata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[11] <= rddata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[12] <= rddata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[13] <= rddata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[14] <= rddata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[15] <= rddata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oi => adc_acc:adc_inst.oi
run => run_rise.IN1
run => always5.IN1
run => run_reg~0.DATAIN
run => run_fall.IN1
center => Selector2.IN16
center => adc_acc:adc_inst.center
cut_permit <= adc_acc:adc_inst.permit
cstop <= adc_acc:adc_inst.cstop
sclk <= adc_acc:adc_inst.sclk
csn <= adc_acc:adc_inst.csn
mosi <= adc_acc:adc_inst.mosi
miso => adc_acc:adc_inst.miso


|top|mcu_main:mcu_inst|main:main_inst|adc_bus:adc_inst|adc_acc:adc_inst
clk => adc_MCP3008:adc_inst.clk
clk => adc_permit:permit_inst.clk
aclr => adc_MCP3008:adc_inst.aclr
aclr => adc_permit:permit_inst.aclr
sclr => adc_MCP3008:adc_inst.sclr
sclr => adc_permit:permit_inst.sclr
sclk <= adc_MCP3008:adc_inst.sclk
csn <= adc_MCP3008:adc_inst.csn
mosi <= adc_MCP3008:adc_inst.mosi
miso => adc_MCP3008:adc_inst.miso
adc[0][0] <= adc_permit:permit_inst.flt_adc[0]
adc[0][1] <= adc_permit:permit_inst.flt_adc[1]
adc[0][2] <= adc_permit:permit_inst.flt_adc[2]
adc[0][3] <= adc_permit:permit_inst.flt_adc[3]
adc[0][4] <= adc_permit:permit_inst.flt_adc[4]
adc[0][5] <= adc_permit:permit_inst.flt_adc[5]
adc[0][6] <= adc_permit:permit_inst.flt_adc[6]
adc[0][7] <= adc_permit:permit_inst.flt_adc[7]
adc[0][8] <= adc_permit:permit_inst.flt_adc[8]
adc[0][9] <= adc_permit:permit_inst.flt_adc[9]
adc[1][0] <= adc_MCP3008:adc_inst.adc[1][0]
adc[1][1] <= adc_MCP3008:adc_inst.adc[1][1]
adc[1][2] <= adc_MCP3008:adc_inst.adc[1][2]
adc[1][3] <= adc_MCP3008:adc_inst.adc[1][3]
adc[1][4] <= adc_MCP3008:adc_inst.adc[1][4]
adc[1][5] <= adc_MCP3008:adc_inst.adc[1][5]
adc[1][6] <= adc_MCP3008:adc_inst.adc[1][6]
adc[1][7] <= adc_MCP3008:adc_inst.adc[1][7]
adc[1][8] <= adc_MCP3008:adc_inst.adc[1][8]
adc[1][9] <= adc_MCP3008:adc_inst.adc[1][9]
adc[2][0] <= adc_MCP3008:adc_inst.adc[2][0]
adc[2][1] <= adc_MCP3008:adc_inst.adc[2][1]
adc[2][2] <= adc_MCP3008:adc_inst.adc[2][2]
adc[2][3] <= adc_MCP3008:adc_inst.adc[2][3]
adc[2][4] <= adc_MCP3008:adc_inst.adc[2][4]
adc[2][5] <= adc_MCP3008:adc_inst.adc[2][5]
adc[2][6] <= adc_MCP3008:adc_inst.adc[2][6]
adc[2][7] <= adc_MCP3008:adc_inst.adc[2][7]
adc[2][8] <= adc_MCP3008:adc_inst.adc[2][8]
adc[2][9] <= adc_MCP3008:adc_inst.adc[2][9]
adc[3][0] <= adc_MCP3008:adc_inst.adc[3][0]
adc[3][1] <= adc_MCP3008:adc_inst.adc[3][1]
adc[3][2] <= adc_MCP3008:adc_inst.adc[3][2]
adc[3][3] <= adc_MCP3008:adc_inst.adc[3][3]
adc[3][4] <= adc_MCP3008:adc_inst.adc[3][4]
adc[3][5] <= adc_MCP3008:adc_inst.adc[3][5]
adc[3][6] <= adc_MCP3008:adc_inst.adc[3][6]
adc[3][7] <= adc_MCP3008:adc_inst.adc[3][7]
adc[3][8] <= adc_MCP3008:adc_inst.adc[3][8]
adc[3][9] <= adc_MCP3008:adc_inst.adc[3][9]
adc[4][0] <= adc_MCP3008:adc_inst.adc[4][0]
adc[4][1] <= adc_MCP3008:adc_inst.adc[4][1]
adc[4][2] <= adc_MCP3008:adc_inst.adc[4][2]
adc[4][3] <= adc_MCP3008:adc_inst.adc[4][3]
adc[4][4] <= adc_MCP3008:adc_inst.adc[4][4]
adc[4][5] <= adc_MCP3008:adc_inst.adc[4][5]
adc[4][6] <= adc_MCP3008:adc_inst.adc[4][6]
adc[4][7] <= adc_MCP3008:adc_inst.adc[4][7]
adc[4][8] <= adc_MCP3008:adc_inst.adc[4][8]
adc[4][9] <= adc_MCP3008:adc_inst.adc[4][9]
adc[5][0] <= adc_MCP3008:adc_inst.adc[5][0]
adc[5][1] <= adc_MCP3008:adc_inst.adc[5][1]
adc[5][2] <= adc_MCP3008:adc_inst.adc[5][2]
adc[5][3] <= adc_MCP3008:adc_inst.adc[5][3]
adc[5][4] <= adc_MCP3008:adc_inst.adc[5][4]
adc[5][5] <= adc_MCP3008:adc_inst.adc[5][5]
adc[5][6] <= adc_MCP3008:adc_inst.adc[5][6]
adc[5][7] <= adc_MCP3008:adc_inst.adc[5][7]
adc[5][8] <= adc_MCP3008:adc_inst.adc[5][8]
adc[5][9] <= adc_MCP3008:adc_inst.adc[5][9]
adc[6][0] <= adc_MCP3008:adc_inst.adc[6][0]
adc[6][1] <= adc_MCP3008:adc_inst.adc[6][1]
adc[6][2] <= adc_MCP3008:adc_inst.adc[6][2]
adc[6][3] <= adc_MCP3008:adc_inst.adc[6][3]
adc[6][4] <= adc_MCP3008:adc_inst.adc[6][4]
adc[6][5] <= adc_MCP3008:adc_inst.adc[6][5]
adc[6][6] <= adc_MCP3008:adc_inst.adc[6][6]
adc[6][7] <= adc_MCP3008:adc_inst.adc[6][7]
adc[6][8] <= adc_MCP3008:adc_inst.adc[6][8]
adc[6][9] <= adc_MCP3008:adc_inst.adc[6][9]
adc[7][0] <= adc_MCP3008:adc_inst.adc[7][0]
adc[7][1] <= adc_MCP3008:adc_inst.adc[7][1]
adc[7][2] <= adc_MCP3008:adc_inst.adc[7][2]
adc[7][3] <= adc_MCP3008:adc_inst.adc[7][3]
adc[7][4] <= adc_MCP3008:adc_inst.adc[7][4]
adc[7][5] <= adc_MCP3008:adc_inst.adc[7][5]
adc[7][6] <= adc_MCP3008:adc_inst.adc[7][6]
adc[7][7] <= adc_MCP3008:adc_inst.adc[7][7]
adc[7][8] <= adc_MCP3008:adc_inst.adc[7][8]
adc[7][9] <= adc_MCP3008:adc_inst.adc[7][9]
err[0] <= adc_permit:permit_inst.flt_valid
err[1] <= adc_MCP3008:adc_inst.err[1]
err[2] <= adc_MCP3008:adc_inst.err[2]
err[3] <= adc_MCP3008:adc_inst.err[3]
err[4] <= adc_MCP3008:adc_inst.err[4]
err[5] <= adc_MCP3008:adc_inst.err[5]
err[6] <= adc_MCP3008:adc_inst.err[6]
err[7] <= adc_MCP3008:adc_inst.err[7]
soft_permit => adc_permit:permit_inst.soft_permit
fb_ena => adc_permit:permit_inst.fb_ena
low[0] => adc_permit:permit_inst.low[0]
low[1] => adc_permit:permit_inst.low[1]
low[2] => adc_permit:permit_inst.low[2]
low[3] => adc_permit:permit_inst.low[3]
low[4] => adc_permit:permit_inst.low[4]
low[5] => adc_permit:permit_inst.low[5]
low[6] => adc_permit:permit_inst.low[6]
low[7] => adc_permit:permit_inst.low[7]
low[8] => adc_permit:permit_inst.low[8]
low[9] => adc_permit:permit_inst.low[9]
high[0] => adc_permit:permit_inst.high[0]
high[1] => adc_permit:permit_inst.high[1]
high[2] => adc_permit:permit_inst.high[2]
high[3] => adc_permit:permit_inst.high[3]
high[4] => adc_permit:permit_inst.high[4]
high[5] => adc_permit:permit_inst.high[5]
high[6] => adc_permit:permit_inst.high[6]
high[7] => adc_permit:permit_inst.high[7]
high[8] => adc_permit:permit_inst.high[8]
high[9] => adc_permit:permit_inst.high[9]
oi => adc_permit:permit_inst.oi
permit <= adc_permit:permit_inst.permit
cthld[0] => adc_permit:permit_inst.cthld[0]
cthld[1] => adc_permit:permit_inst.cthld[1]
cthld[2] => adc_permit:permit_inst.cthld[2]
cthld[3] => adc_permit:permit_inst.cthld[3]
cthld[4] => adc_permit:permit_inst.cthld[4]
cthld[5] => adc_permit:permit_inst.cthld[5]
cthld[6] => adc_permit:permit_inst.cthld[6]
cthld[7] => adc_permit:permit_inst.cthld[7]
cthld[8] => adc_permit:permit_inst.cthld[8]
cthld[9] => adc_permit:permit_inst.cthld[9]
center => adc_permit:permit_inst.center
cmode[0] => adc_permit:permit_inst.cmode[0]
cmode[1] => adc_permit:permit_inst.cmode[1]
cstop <= adc_permit:permit_inst.cstop


|top|mcu_main:mcu_inst|main:main_inst|adc_bus:adc_inst|adc_acc:adc_inst|adc_MCP3008:adc_inst
clk => clk_rise~0.CLK
clk => clk_fall~0.CLK
clk => sclk~0.CLK
clk => smp[0].CLK
clk => smp[1].CLK
clk => smp[2].CLK
clk => smp[3].CLK
clk => smp[4].CLK
clk => smp[5].CLK
clk => smp[6].CLK
clk => smp[7].CLK
clk => err_reg[0].CLK
clk => err_reg[1].CLK
clk => err_reg[2].CLK
clk => err_reg[3].CLK
clk => err_reg[4].CLK
clk => err_reg[5].CLK
clk => err_reg[6].CLK
clk => err_reg[7].CLK
clk => adc_reg[0][0].CLK
clk => adc_reg[0][1].CLK
clk => adc_reg[0][2].CLK
clk => adc_reg[0][3].CLK
clk => adc_reg[0][4].CLK
clk => adc_reg[0][5].CLK
clk => adc_reg[0][6].CLK
clk => adc_reg[0][7].CLK
clk => adc_reg[0][8].CLK
clk => adc_reg[0][9].CLK
clk => adc_reg[1][0].CLK
clk => adc_reg[1][1].CLK
clk => adc_reg[1][2].CLK
clk => adc_reg[1][3].CLK
clk => adc_reg[1][4].CLK
clk => adc_reg[1][5].CLK
clk => adc_reg[1][6].CLK
clk => adc_reg[1][7].CLK
clk => adc_reg[1][8].CLK
clk => adc_reg[1][9].CLK
clk => adc_reg[2][0].CLK
clk => adc_reg[2][1].CLK
clk => adc_reg[2][2].CLK
clk => adc_reg[2][3].CLK
clk => adc_reg[2][4].CLK
clk => adc_reg[2][5].CLK
clk => adc_reg[2][6].CLK
clk => adc_reg[2][7].CLK
clk => adc_reg[2][8].CLK
clk => adc_reg[2][9].CLK
clk => adc_reg[3][0].CLK
clk => adc_reg[3][1].CLK
clk => adc_reg[3][2].CLK
clk => adc_reg[3][3].CLK
clk => adc_reg[3][4].CLK
clk => adc_reg[3][5].CLK
clk => adc_reg[3][6].CLK
clk => adc_reg[3][7].CLK
clk => adc_reg[3][8].CLK
clk => adc_reg[3][9].CLK
clk => adc_reg[4][0].CLK
clk => adc_reg[4][1].CLK
clk => adc_reg[4][2].CLK
clk => adc_reg[4][3].CLK
clk => adc_reg[4][4].CLK
clk => adc_reg[4][5].CLK
clk => adc_reg[4][6].CLK
clk => adc_reg[4][7].CLK
clk => adc_reg[4][8].CLK
clk => adc_reg[4][9].CLK
clk => adc_reg[5][0].CLK
clk => adc_reg[5][1].CLK
clk => adc_reg[5][2].CLK
clk => adc_reg[5][3].CLK
clk => adc_reg[5][4].CLK
clk => adc_reg[5][5].CLK
clk => adc_reg[5][6].CLK
clk => adc_reg[5][7].CLK
clk => adc_reg[5][8].CLK
clk => adc_reg[5][9].CLK
clk => adc_reg[6][0].CLK
clk => adc_reg[6][1].CLK
clk => adc_reg[6][2].CLK
clk => adc_reg[6][3].CLK
clk => adc_reg[6][4].CLK
clk => adc_reg[6][5].CLK
clk => adc_reg[6][6].CLK
clk => adc_reg[6][7].CLK
clk => adc_reg[6][8].CLK
clk => adc_reg[6][9].CLK
clk => adc_reg[7][0].CLK
clk => adc_reg[7][1].CLK
clk => adc_reg[7][2].CLK
clk => adc_reg[7][3].CLK
clk => adc_reg[7][4].CLK
clk => adc_reg[7][5].CLK
clk => adc_reg[7][6].CLK
clk => adc_reg[7][7].CLK
clk => adc_reg[7][8].CLK
clk => adc_reg[7][9].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => error.CLK
clk => mosi~reg0.CLK
clk => csn~reg0.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
clk => adc_cnt[0].CLK
clk => adc_cnt[1].CLK
clk => adc_cnt[2].CLK
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
aclr => clk_rise~0.ACLR
aclr => clk_fall~0.ACLR
aclr => sclk~0.ACLR
aclr => smp[0].ACLR
aclr => smp[1].ACLR
aclr => smp[2].ACLR
aclr => smp[3].ACLR
aclr => smp[4].ACLR
aclr => smp[5].ACLR
aclr => smp[6].ACLR
aclr => smp[7].ACLR
aclr => err_reg[0].ACLR
aclr => err_reg[1].ACLR
aclr => err_reg[2].ACLR
aclr => err_reg[3].ACLR
aclr => err_reg[4].ACLR
aclr => err_reg[5].ACLR
aclr => err_reg[6].ACLR
aclr => err_reg[7].ACLR
aclr => adc_reg[0][0].ACLR
aclr => adc_reg[0][1].ACLR
aclr => adc_reg[0][2].ACLR
aclr => adc_reg[0][3].ACLR
aclr => adc_reg[0][4].ACLR
aclr => adc_reg[0][5].ACLR
aclr => adc_reg[0][6].ACLR
aclr => adc_reg[0][7].ACLR
aclr => adc_reg[0][8].ACLR
aclr => adc_reg[0][9].ACLR
aclr => adc_reg[1][0].ACLR
aclr => adc_reg[1][1].ACLR
aclr => adc_reg[1][2].ACLR
aclr => adc_reg[1][3].ACLR
aclr => adc_reg[1][4].ACLR
aclr => adc_reg[1][5].ACLR
aclr => adc_reg[1][6].ACLR
aclr => adc_reg[1][7].ACLR
aclr => adc_reg[1][8].ACLR
aclr => adc_reg[1][9].ACLR
aclr => adc_reg[2][0].ACLR
aclr => adc_reg[2][1].ACLR
aclr => adc_reg[2][2].ACLR
aclr => adc_reg[2][3].ACLR
aclr => adc_reg[2][4].ACLR
aclr => adc_reg[2][5].ACLR
aclr => adc_reg[2][6].ACLR
aclr => adc_reg[2][7].ACLR
aclr => adc_reg[2][8].ACLR
aclr => adc_reg[2][9].ACLR
aclr => adc_reg[3][0].ACLR
aclr => adc_reg[3][1].ACLR
aclr => adc_reg[3][2].ACLR
aclr => adc_reg[3][3].ACLR
aclr => adc_reg[3][4].ACLR
aclr => adc_reg[3][5].ACLR
aclr => adc_reg[3][6].ACLR
aclr => adc_reg[3][7].ACLR
aclr => adc_reg[3][8].ACLR
aclr => adc_reg[3][9].ACLR
aclr => adc_reg[4][0].ACLR
aclr => adc_reg[4][1].ACLR
aclr => adc_reg[4][2].ACLR
aclr => adc_reg[4][3].ACLR
aclr => adc_reg[4][4].ACLR
aclr => adc_reg[4][5].ACLR
aclr => adc_reg[4][6].ACLR
aclr => adc_reg[4][7].ACLR
aclr => adc_reg[4][8].ACLR
aclr => adc_reg[4][9].ACLR
aclr => adc_reg[5][0].ACLR
aclr => adc_reg[5][1].ACLR
aclr => adc_reg[5][2].ACLR
aclr => adc_reg[5][3].ACLR
aclr => adc_reg[5][4].ACLR
aclr => adc_reg[5][5].ACLR
aclr => adc_reg[5][6].ACLR
aclr => adc_reg[5][7].ACLR
aclr => adc_reg[5][8].ACLR
aclr => adc_reg[5][9].ACLR
aclr => adc_reg[6][0].ACLR
aclr => adc_reg[6][1].ACLR
aclr => adc_reg[6][2].ACLR
aclr => adc_reg[6][3].ACLR
aclr => adc_reg[6][4].ACLR
aclr => adc_reg[6][5].ACLR
aclr => adc_reg[6][6].ACLR
aclr => adc_reg[6][7].ACLR
aclr => adc_reg[6][8].ACLR
aclr => adc_reg[6][9].ACLR
aclr => adc_reg[7][0].ACLR
aclr => adc_reg[7][1].ACLR
aclr => adc_reg[7][2].ACLR
aclr => adc_reg[7][3].ACLR
aclr => adc_reg[7][4].ACLR
aclr => adc_reg[7][5].ACLR
aclr => adc_reg[7][6].ACLR
aclr => adc_reg[7][7].ACLR
aclr => adc_reg[7][8].ACLR
aclr => adc_reg[7][9].ACLR
aclr => data[1].ACLR
aclr => data[2].ACLR
aclr => data[3].ACLR
aclr => data[4].ACLR
aclr => data[5].ACLR
aclr => data[6].ACLR
aclr => data[7].ACLR
aclr => data[8].ACLR
aclr => data[9].ACLR
aclr => error.ACLR
aclr => mosi~reg0.ACLR
aclr => csn~reg0.PRESET
aclr => state[0].ACLR
aclr => state[1].ACLR
aclr => state[2].ACLR
aclr => state[3].ACLR
aclr => state[4].ACLR
aclr => state[5].ACLR
aclr => state[6].ACLR
aclr => state[7].ACLR
aclr => state[8].ACLR
aclr => state[9].ACLR
aclr => state[10].ACLR
aclr => state[11].ACLR
aclr => state[12].ACLR
aclr => state[13].ACLR
aclr => state[14].ACLR
aclr => state[15].ACLR
aclr => state[16].ACLR
aclr => state[17].ACLR
aclr => state[18].ACLR
aclr => state[19].ACLR
aclr => state[20].ACLR
aclr => state[21].ACLR
aclr => state[22].ACLR
aclr => state[23].ACLR
aclr => state[24].ACLR
aclr => state[25].ACLR
aclr => state[26].ACLR
aclr => state[27].ACLR
aclr => state[28].ACLR
aclr => state[29].ACLR
aclr => state[30].ACLR
aclr => state[31].ACLR
aclr => adc_cnt[0].ACLR
aclr => adc_cnt[1].ACLR
aclr => adc_cnt[2].ACLR
aclr => clk_cnt[0].ACLR
aclr => clk_cnt[1].ACLR
aclr => clk_cnt[2].ACLR
aclr => clk_cnt[3].ACLR
aclr => clk_cnt[4].ACLR
aclr => clk_cnt[5].ACLR
aclr => clk_cnt[6].ACLR
sclr => always0.IN1
sclr => clk_rise.OUTPUTSELECT
sclr => clk_fall.OUTPUTSELECT
sclr => sclk.OUTPUTSELECT
sclr => adc_cnt.OUTPUTSELECT
sclr => adc_cnt.OUTPUTSELECT
sclr => adc_cnt.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => state.OUTPUTSELECT
sclr => csn.OUTPUTSELECT
sclr => mosi.OUTPUTSELECT
sclr => error.OUTPUTSELECT
sclr => data.OUTPUTSELECT
sclr => data.OUTPUTSELECT
sclr => data.OUTPUTSELECT
sclr => data.OUTPUTSELECT
sclr => data.OUTPUTSELECT
sclr => data.OUTPUTSELECT
sclr => data.OUTPUTSELECT
sclr => data.OUTPUTSELECT
sclr => data.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => adc_reg.OUTPUTSELECT
sclr => err_reg.OUTPUTSELECT
sclr => err_reg.OUTPUTSELECT
sclr => err_reg.OUTPUTSELECT
sclr => err_reg.OUTPUTSELECT
sclr => err_reg.OUTPUTSELECT
sclr => err_reg.OUTPUTSELECT
sclr => err_reg.OUTPUTSELECT
sclr => err_reg.OUTPUTSELECT
sclr => smp.OUTPUTSELECT
sclr => smp.OUTPUTSELECT
sclr => smp.OUTPUTSELECT
sclr => smp.OUTPUTSELECT
sclr => smp.OUTPUTSELECT
sclr => smp.OUTPUTSELECT
sclr => smp.OUTPUTSELECT
sclr => smp.OUTPUTSELECT
sclk <= sclk~0.DB_MAX_OUTPUT_PORT_TYPE
csn <= csn~reg0.DB_MAX_OUTPUT_PORT_TYPE
mosi <= mosi~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso => error.DATAB
miso => data.DATAB
miso => data.DATAB
miso => data.DATAB
miso => data.DATAB
miso => data.DATAB
miso => data.DATAB
miso => data.DATAB
miso => data.DATAB
miso => data.DATAB
miso => adc_reg.DATAB
miso => adc_reg.DATAB
miso => adc_reg.DATAB
miso => adc_reg.DATAB
miso => adc_reg.DATAB
miso => adc_reg.DATAB
miso => adc_reg.DATAB
miso => adc_reg.DATAB
adc[0][0] <= adc_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
adc[0][1] <= adc_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
adc[0][2] <= adc_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
adc[0][3] <= adc_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
adc[0][4] <= adc_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
adc[0][5] <= adc_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
adc[0][6] <= adc_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
adc[0][7] <= adc_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
adc[0][8] <= adc_reg[0][8].DB_MAX_OUTPUT_PORT_TYPE
adc[0][9] <= adc_reg[0][9].DB_MAX_OUTPUT_PORT_TYPE
adc[1][0] <= adc_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
adc[1][1] <= adc_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
adc[1][2] <= adc_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
adc[1][3] <= adc_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
adc[1][4] <= adc_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
adc[1][5] <= adc_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
adc[1][6] <= adc_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
adc[1][7] <= adc_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
adc[1][8] <= adc_reg[1][8].DB_MAX_OUTPUT_PORT_TYPE
adc[1][9] <= adc_reg[1][9].DB_MAX_OUTPUT_PORT_TYPE
adc[2][0] <= adc_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
adc[2][1] <= adc_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
adc[2][2] <= adc_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
adc[2][3] <= adc_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
adc[2][4] <= adc_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
adc[2][5] <= adc_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
adc[2][6] <= adc_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
adc[2][7] <= adc_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
adc[2][8] <= adc_reg[2][8].DB_MAX_OUTPUT_PORT_TYPE
adc[2][9] <= adc_reg[2][9].DB_MAX_OUTPUT_PORT_TYPE
adc[3][0] <= adc_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
adc[3][1] <= adc_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
adc[3][2] <= adc_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
adc[3][3] <= adc_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
adc[3][4] <= adc_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
adc[3][5] <= adc_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
adc[3][6] <= adc_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
adc[3][7] <= adc_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE
adc[3][8] <= adc_reg[3][8].DB_MAX_OUTPUT_PORT_TYPE
adc[3][9] <= adc_reg[3][9].DB_MAX_OUTPUT_PORT_TYPE
adc[4][0] <= adc_reg[4][0].DB_MAX_OUTPUT_PORT_TYPE
adc[4][1] <= adc_reg[4][1].DB_MAX_OUTPUT_PORT_TYPE
adc[4][2] <= adc_reg[4][2].DB_MAX_OUTPUT_PORT_TYPE
adc[4][3] <= adc_reg[4][3].DB_MAX_OUTPUT_PORT_TYPE
adc[4][4] <= adc_reg[4][4].DB_MAX_OUTPUT_PORT_TYPE
adc[4][5] <= adc_reg[4][5].DB_MAX_OUTPUT_PORT_TYPE
adc[4][6] <= adc_reg[4][6].DB_MAX_OUTPUT_PORT_TYPE
adc[4][7] <= adc_reg[4][7].DB_MAX_OUTPUT_PORT_TYPE
adc[4][8] <= adc_reg[4][8].DB_MAX_OUTPUT_PORT_TYPE
adc[4][9] <= adc_reg[4][9].DB_MAX_OUTPUT_PORT_TYPE
adc[5][0] <= adc_reg[5][0].DB_MAX_OUTPUT_PORT_TYPE
adc[5][1] <= adc_reg[5][1].DB_MAX_OUTPUT_PORT_TYPE
adc[5][2] <= adc_reg[5][2].DB_MAX_OUTPUT_PORT_TYPE
adc[5][3] <= adc_reg[5][3].DB_MAX_OUTPUT_PORT_TYPE
adc[5][4] <= adc_reg[5][4].DB_MAX_OUTPUT_PORT_TYPE
adc[5][5] <= adc_reg[5][5].DB_MAX_OUTPUT_PORT_TYPE
adc[5][6] <= adc_reg[5][6].DB_MAX_OUTPUT_PORT_TYPE
adc[5][7] <= adc_reg[5][7].DB_MAX_OUTPUT_PORT_TYPE
adc[5][8] <= adc_reg[5][8].DB_MAX_OUTPUT_PORT_TYPE
adc[5][9] <= adc_reg[5][9].DB_MAX_OUTPUT_PORT_TYPE
adc[6][0] <= adc_reg[6][0].DB_MAX_OUTPUT_PORT_TYPE
adc[6][1] <= adc_reg[6][1].DB_MAX_OUTPUT_PORT_TYPE
adc[6][2] <= adc_reg[6][2].DB_MAX_OUTPUT_PORT_TYPE
adc[6][3] <= adc_reg[6][3].DB_MAX_OUTPUT_PORT_TYPE
adc[6][4] <= adc_reg[6][4].DB_MAX_OUTPUT_PORT_TYPE
adc[6][5] <= adc_reg[6][5].DB_MAX_OUTPUT_PORT_TYPE
adc[6][6] <= adc_reg[6][6].DB_MAX_OUTPUT_PORT_TYPE
adc[6][7] <= adc_reg[6][7].DB_MAX_OUTPUT_PORT_TYPE
adc[6][8] <= adc_reg[6][8].DB_MAX_OUTPUT_PORT_TYPE
adc[6][9] <= adc_reg[6][9].DB_MAX_OUTPUT_PORT_TYPE
adc[7][0] <= adc_reg[7][0].DB_MAX_OUTPUT_PORT_TYPE
adc[7][1] <= adc_reg[7][1].DB_MAX_OUTPUT_PORT_TYPE
adc[7][2] <= adc_reg[7][2].DB_MAX_OUTPUT_PORT_TYPE
adc[7][3] <= adc_reg[7][3].DB_MAX_OUTPUT_PORT_TYPE
adc[7][4] <= adc_reg[7][4].DB_MAX_OUTPUT_PORT_TYPE
adc[7][5] <= adc_reg[7][5].DB_MAX_OUTPUT_PORT_TYPE
adc[7][6] <= adc_reg[7][6].DB_MAX_OUTPUT_PORT_TYPE
adc[7][7] <= adc_reg[7][7].DB_MAX_OUTPUT_PORT_TYPE
adc[7][8] <= adc_reg[7][8].DB_MAX_OUTPUT_PORT_TYPE
adc[7][9] <= adc_reg[7][9].DB_MAX_OUTPUT_PORT_TYPE
err[0] <= err_reg[0].DB_MAX_OUTPUT_PORT_TYPE
err[1] <= err_reg[1].DB_MAX_OUTPUT_PORT_TYPE
err[2] <= err_reg[2].DB_MAX_OUTPUT_PORT_TYPE
err[3] <= err_reg[3].DB_MAX_OUTPUT_PORT_TYPE
err[4] <= err_reg[4].DB_MAX_OUTPUT_PORT_TYPE
err[5] <= err_reg[5].DB_MAX_OUTPUT_PORT_TYPE
err[6] <= err_reg[6].DB_MAX_OUTPUT_PORT_TYPE
err[7] <= err_reg[7].DB_MAX_OUTPUT_PORT_TYPE
sample[0] <= smp[0].DB_MAX_OUTPUT_PORT_TYPE
sample[1] <= smp[1].DB_MAX_OUTPUT_PORT_TYPE
sample[2] <= smp[2].DB_MAX_OUTPUT_PORT_TYPE
sample[3] <= smp[3].DB_MAX_OUTPUT_PORT_TYPE
sample[4] <= smp[4].DB_MAX_OUTPUT_PORT_TYPE
sample[5] <= smp[5].DB_MAX_OUTPUT_PORT_TYPE
sample[6] <= smp[6].DB_MAX_OUTPUT_PORT_TYPE
sample[7] <= smp[7].DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|adc_bus:adc_inst|adc_acc:adc_inst|adc_permit:permit_inst
clk => cic_decim_osr:cic.clock
clk => accum_var:shc_step.clock
clk => accum_var:shc_time.clock
clk => fb_ena_reg~0.CLK
clk => oi_reg~0.CLK
clk => cmode_reg~0.CLK
clk => cmode_reg~1.CLK
clk => center_reg~0.CLK
clk => cstop~reg0.CLK
clk => permit~reg0.CLK
aclr => cic_decim_osr:cic.aclr
aclr => accum_var:shc_step.aclr
aclr => accum_var:shc_time.aclr
aclr => fb_ena_reg~0.ACLR
aclr => oi_reg~0.ACLR
aclr => cmode_reg~0.ACLR
aclr => cmode_reg~1.ACLR
aclr => center_reg~0.ACLR
aclr => cstop~reg0.ACLR
aclr => permit~reg0.ACLR
sclr => cic_decim_osr:cic.sclr
sclr => oi_reg.OUTPUTSELECT
sclr => always2.IN0
sclr => cstop.OUTPUTSELECT
adc[0] => cic_decim_osr:cic.data[0]
adc[0] => LessThan4.IN10
adc[0] => LessThan5.IN10
adc[1] => cic_decim_osr:cic.data[1]
adc[1] => LessThan4.IN9
adc[1] => LessThan5.IN9
adc[2] => cic_decim_osr:cic.data[2]
adc[2] => LessThan4.IN8
adc[2] => LessThan5.IN8
adc[3] => cic_decim_osr:cic.data[3]
adc[3] => LessThan4.IN7
adc[3] => LessThan5.IN7
adc[4] => cic_decim_osr:cic.data[4]
adc[4] => LessThan4.IN6
adc[4] => LessThan5.IN6
adc[5] => cic_decim_osr:cic.data[5]
adc[5] => LessThan4.IN5
adc[5] => LessThan5.IN5
adc[6] => cic_decim_osr:cic.data[6]
adc[6] => LessThan4.IN4
adc[6] => LessThan5.IN4
adc[7] => cic_decim_osr:cic.data[7]
adc[7] => LessThan4.IN3
adc[7] => LessThan5.IN3
adc[8] => cic_decim_osr:cic.data[8]
adc[8] => LessThan4.IN2
adc[8] => LessThan5.IN2
adc[9] => cic_decim_osr:cic.data[9]
adc[9] => LessThan4.IN1
adc[9] => LessThan5.IN1
adc_err => ~NO_FANOUT~
adc_valid => cic_decim_osr:cic.clock_ena
flt_adc[0] <= cic_decim_osr:cic.res[0]
flt_adc[1] <= cic_decim_osr:cic.res[1]
flt_adc[2] <= cic_decim_osr:cic.res[2]
flt_adc[3] <= cic_decim_osr:cic.res[3]
flt_adc[4] <= cic_decim_osr:cic.res[4]
flt_adc[5] <= cic_decim_osr:cic.res[5]
flt_adc[6] <= cic_decim_osr:cic.res[6]
flt_adc[7] <= cic_decim_osr:cic.res[7]
flt_adc[8] <= cic_decim_osr:cic.res[8]
flt_adc[9] <= cic_decim_osr:cic.res[9]
flt_valid <= cic_decim_osr:cic.valid
soft_permit => always2.IN1
fb_ena => l_fb_ena.IN0
low[0] => LessThan0.IN20
low[1] => LessThan0.IN19
low[2] => LessThan0.IN18
low[3] => LessThan0.IN17
low[4] => LessThan0.IN16
low[5] => LessThan0.IN15
low[6] => LessThan0.IN14
low[7] => LessThan0.IN13
low[8] => LessThan0.IN12
low[9] => LessThan0.IN11
high[0] => LessThan3.IN20
high[1] => LessThan3.IN19
high[2] => LessThan3.IN18
high[3] => LessThan3.IN17
high[4] => LessThan3.IN16
high[5] => LessThan3.IN15
high[6] => LessThan3.IN14
high[7] => LessThan3.IN13
high[8] => LessThan3.IN12
high[9] => LessThan3.IN11
oi => oi_reg.DATAA
oi => comb.IN1
permit <= permit~reg0.DB_MAX_OUTPUT_PORT_TYPE
cthld[0] => LessThan4.IN20
cthld[0] => LessThan5.IN20
cthld[1] => LessThan4.IN19
cthld[1] => LessThan5.IN19
cthld[2] => LessThan4.IN18
cthld[2] => LessThan5.IN18
cthld[3] => LessThan4.IN17
cthld[3] => LessThan5.IN17
cthld[4] => LessThan4.IN16
cthld[4] => LessThan5.IN16
cthld[5] => LessThan4.IN15
cthld[5] => LessThan5.IN15
cthld[6] => LessThan4.IN14
cthld[6] => LessThan5.IN14
cthld[7] => LessThan4.IN13
cthld[7] => LessThan5.IN13
cthld[8] => LessThan4.IN12
cthld[8] => LessThan5.IN12
cthld[9] => LessThan4.IN11
cthld[9] => LessThan5.IN11
center => comb.IN1
center => center_reg~0.DATAIN
center => cstop.OUTPUTSELECT
center => l_fb_ena.IN1
cmode[0] => Equal0.IN1
cmode[0] => cmode_reg~1.DATAIN
cmode[0] => Equal1.IN0
cmode[0] => Equal2.IN1
cmode[1] => Equal0.IN0
cmode[1] => cmode_reg~0.DATAIN
cmode[1] => Equal1.IN1
cmode[1] => Equal2.IN0
cstop <= cstop~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|adc_bus:adc_inst|adc_acc:adc_inst|adc_permit:permit_inst|cic_decim_osr:cic
aclr => valid~reg0.ACLR
aclr => c_reg[0][0].ACLR
aclr => c_reg[0][1].ACLR
aclr => c_reg[0][2].ACLR
aclr => c_reg[0][3].ACLR
aclr => c_reg[0][4].ACLR
aclr => c_reg[0][5].ACLR
aclr => c_reg[0][6].ACLR
aclr => c_reg[0][7].ACLR
aclr => c_reg[0][8].ACLR
aclr => c_reg[0][9].ACLR
aclr => c_reg[0][10].ACLR
aclr => c_reg[0][11].ACLR
aclr => c_reg[0][12].ACLR
aclr => c_reg[0][13].ACLR
aclr => c_reg[0][14].ACLR
aclr => c_reg[0][15].ACLR
aclr => c_reg[0][16].ACLR
aclr => c_reg[0][17].ACLR
aclr => c_reg[0][18].ACLR
aclr => c_reg[0][19].ACLR
aclr => c_reg[0][20].ACLR
aclr => c_reg[0][21].ACLR
aclr => c_reg[0][22].ACLR
aclr => c_reg[0][23].ACLR
aclr => c_reg[0][24].ACLR
aclr => c_reg[1][0].ACLR
aclr => c_reg[1][1].ACLR
aclr => c_reg[1][2].ACLR
aclr => c_reg[1][3].ACLR
aclr => c_reg[1][4].ACLR
aclr => c_reg[1][5].ACLR
aclr => c_reg[1][6].ACLR
aclr => c_reg[1][7].ACLR
aclr => c_reg[1][8].ACLR
aclr => c_reg[1][9].ACLR
aclr => c_reg[1][10].ACLR
aclr => c_reg[1][11].ACLR
aclr => c_reg[1][12].ACLR
aclr => c_reg[1][13].ACLR
aclr => c_reg[1][14].ACLR
aclr => c_reg[1][15].ACLR
aclr => c_reg[1][16].ACLR
aclr => c_reg[1][17].ACLR
aclr => c_reg[1][18].ACLR
aclr => c_reg[1][19].ACLR
aclr => c_reg[1][20].ACLR
aclr => c_reg[1][21].ACLR
aclr => c_reg[1][22].ACLR
aclr => c_reg[1][23].ACLR
aclr => c_reg[1][24].ACLR
aclr => c_reg[2][0].ACLR
aclr => c_reg[2][1].ACLR
aclr => c_reg[2][2].ACLR
aclr => c_reg[2][3].ACLR
aclr => c_reg[2][4].ACLR
aclr => c_reg[2][5].ACLR
aclr => c_reg[2][6].ACLR
aclr => c_reg[2][7].ACLR
aclr => c_reg[2][8].ACLR
aclr => c_reg[2][9].ACLR
aclr => c_reg[2][10].ACLR
aclr => c_reg[2][11].ACLR
aclr => c_reg[2][12].ACLR
aclr => c_reg[2][13].ACLR
aclr => c_reg[2][14].ACLR
aclr => c_reg[2][15].ACLR
aclr => c_reg[2][16].ACLR
aclr => c_reg[2][17].ACLR
aclr => c_reg[2][18].ACLR
aclr => c_reg[2][19].ACLR
aclr => c_reg[2][20].ACLR
aclr => c_reg[2][21].ACLR
aclr => c_reg[2][22].ACLR
aclr => c_reg[2][23].ACLR
aclr => c_reg[2][24].ACLR
aclr => c[1][0].ACLR
aclr => c[1][1].ACLR
aclr => c[1][2].ACLR
aclr => c[1][3].ACLR
aclr => c[1][4].ACLR
aclr => c[1][5].ACLR
aclr => c[1][6].ACLR
aclr => c[1][7].ACLR
aclr => c[1][8].ACLR
aclr => c[1][9].ACLR
aclr => c[1][10].ACLR
aclr => c[1][11].ACLR
aclr => c[1][12].ACLR
aclr => c[1][13].ACLR
aclr => c[1][14].ACLR
aclr => c[1][15].ACLR
aclr => c[1][16].ACLR
aclr => c[1][17].ACLR
aclr => c[1][18].ACLR
aclr => c[1][19].ACLR
aclr => c[1][20].ACLR
aclr => c[1][21].ACLR
aclr => c[1][22].ACLR
aclr => c[1][23].ACLR
aclr => c[1][24].ACLR
aclr => c[2][0].ACLR
aclr => c[2][1].ACLR
aclr => c[2][2].ACLR
aclr => c[2][3].ACLR
aclr => c[2][4].ACLR
aclr => c[2][5].ACLR
aclr => c[2][6].ACLR
aclr => c[2][7].ACLR
aclr => c[2][8].ACLR
aclr => c[2][9].ACLR
aclr => c[2][10].ACLR
aclr => c[2][11].ACLR
aclr => c[2][12].ACLR
aclr => c[2][13].ACLR
aclr => c[2][14].ACLR
aclr => c[2][15].ACLR
aclr => c[2][16].ACLR
aclr => c[2][17].ACLR
aclr => c[2][18].ACLR
aclr => c[2][19].ACLR
aclr => c[2][20].ACLR
aclr => c[2][21].ACLR
aclr => c[2][22].ACLR
aclr => c[2][23].ACLR
aclr => c[2][24].ACLR
aclr => c[3][15].ACLR
aclr => c[3][16].ACLR
aclr => c[3][17].ACLR
aclr => c[3][18].ACLR
aclr => c[3][19].ACLR
aclr => c[3][20].ACLR
aclr => c[3][21].ACLR
aclr => c[3][22].ACLR
aclr => c[3][23].ACLR
aclr => c[3][24].ACLR
aclr => c[0][0].ACLR
aclr => c[0][1].ACLR
aclr => c[0][2].ACLR
aclr => c[0][3].ACLR
aclr => c[0][4].ACLR
aclr => c[0][5].ACLR
aclr => c[0][6].ACLR
aclr => c[0][7].ACLR
aclr => c[0][8].ACLR
aclr => c[0][9].ACLR
aclr => c[0][10].ACLR
aclr => c[0][11].ACLR
aclr => c[0][12].ACLR
aclr => c[0][13].ACLR
aclr => c[0][14].ACLR
aclr => c[0][15].ACLR
aclr => c[0][16].ACLR
aclr => c[0][17].ACLR
aclr => c[0][18].ACLR
aclr => c[0][19].ACLR
aclr => c[0][20].ACLR
aclr => c[0][21].ACLR
aclr => c[0][22].ACLR
aclr => c[0][23].ACLR
aclr => c[0][24].ACLR
aclr => hit_reg.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => osr_reg[0].ACLR
aclr => osr_reg[1].ACLR
aclr => osr_reg[2].ACLR
aclr => osr_reg[3].ACLR
aclr => osr_reg[4].ACLR
aclr => i[1][0].ACLR
aclr => i[1][1].ACLR
aclr => i[1][2].ACLR
aclr => i[1][3].ACLR
aclr => i[1][4].ACLR
aclr => i[1][5].ACLR
aclr => i[1][6].ACLR
aclr => i[1][7].ACLR
aclr => i[1][8].ACLR
aclr => i[1][9].ACLR
aclr => i[1][10].ACLR
aclr => i[1][11].ACLR
aclr => i[1][12].ACLR
aclr => i[1][13].ACLR
aclr => i[1][14].ACLR
aclr => i[1][15].ACLR
aclr => i[1][16].ACLR
aclr => i[1][17].ACLR
aclr => i[1][18].ACLR
aclr => i[1][19].ACLR
aclr => i[1][20].ACLR
aclr => i[1][21].ACLR
aclr => i[1][22].ACLR
aclr => i[1][23].ACLR
aclr => i[1][24].ACLR
aclr => i[2][0].ACLR
aclr => i[2][1].ACLR
aclr => i[2][2].ACLR
aclr => i[2][3].ACLR
aclr => i[2][4].ACLR
aclr => i[2][5].ACLR
aclr => i[2][6].ACLR
aclr => i[2][7].ACLR
aclr => i[2][8].ACLR
aclr => i[2][9].ACLR
aclr => i[2][10].ACLR
aclr => i[2][11].ACLR
aclr => i[2][12].ACLR
aclr => i[2][13].ACLR
aclr => i[2][14].ACLR
aclr => i[2][15].ACLR
aclr => i[2][16].ACLR
aclr => i[2][17].ACLR
aclr => i[2][18].ACLR
aclr => i[2][19].ACLR
aclr => i[2][20].ACLR
aclr => i[2][21].ACLR
aclr => i[2][22].ACLR
aclr => i[2][23].ACLR
aclr => i[2][24].ACLR
aclr => i[3][0].ACLR
aclr => i[3][1].ACLR
aclr => i[3][2].ACLR
aclr => i[3][3].ACLR
aclr => i[3][4].ACLR
aclr => i[3][5].ACLR
aclr => i[3][6].ACLR
aclr => i[3][7].ACLR
aclr => i[3][8].ACLR
aclr => i[3][9].ACLR
aclr => i[3][10].ACLR
aclr => i[3][11].ACLR
aclr => i[3][12].ACLR
aclr => i[3][13].ACLR
aclr => i[3][14].ACLR
aclr => i[3][15].ACLR
aclr => i[3][16].ACLR
aclr => i[3][17].ACLR
aclr => i[3][18].ACLR
aclr => i[3][19].ACLR
aclr => i[3][20].ACLR
aclr => i[3][21].ACLR
aclr => i[3][22].ACLR
aclr => i[3][23].ACLR
aclr => i[3][24].ACLR
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => i.OUTPUTSELECT
sclr => osr_reg.OUTPUTSELECT
sclr => osr_reg.OUTPUTSELECT
sclr => osr_reg.OUTPUTSELECT
sclr => osr_reg.OUTPUTSELECT
sclr => osr_reg.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => cnt.OUTPUTSELECT
sclr => hit_reg.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => c_reg.OUTPUTSELECT
sclr => valid.OUTPUTSELECT
clock => valid~reg0.CLK
clock => c_reg[0][0].CLK
clock => c_reg[0][1].CLK
clock => c_reg[0][2].CLK
clock => c_reg[0][3].CLK
clock => c_reg[0][4].CLK
clock => c_reg[0][5].CLK
clock => c_reg[0][6].CLK
clock => c_reg[0][7].CLK
clock => c_reg[0][8].CLK
clock => c_reg[0][9].CLK
clock => c_reg[0][10].CLK
clock => c_reg[0][11].CLK
clock => c_reg[0][12].CLK
clock => c_reg[0][13].CLK
clock => c_reg[0][14].CLK
clock => c_reg[0][15].CLK
clock => c_reg[0][16].CLK
clock => c_reg[0][17].CLK
clock => c_reg[0][18].CLK
clock => c_reg[0][19].CLK
clock => c_reg[0][20].CLK
clock => c_reg[0][21].CLK
clock => c_reg[0][22].CLK
clock => c_reg[0][23].CLK
clock => c_reg[0][24].CLK
clock => c_reg[1][0].CLK
clock => c_reg[1][1].CLK
clock => c_reg[1][2].CLK
clock => c_reg[1][3].CLK
clock => c_reg[1][4].CLK
clock => c_reg[1][5].CLK
clock => c_reg[1][6].CLK
clock => c_reg[1][7].CLK
clock => c_reg[1][8].CLK
clock => c_reg[1][9].CLK
clock => c_reg[1][10].CLK
clock => c_reg[1][11].CLK
clock => c_reg[1][12].CLK
clock => c_reg[1][13].CLK
clock => c_reg[1][14].CLK
clock => c_reg[1][15].CLK
clock => c_reg[1][16].CLK
clock => c_reg[1][17].CLK
clock => c_reg[1][18].CLK
clock => c_reg[1][19].CLK
clock => c_reg[1][20].CLK
clock => c_reg[1][21].CLK
clock => c_reg[1][22].CLK
clock => c_reg[1][23].CLK
clock => c_reg[1][24].CLK
clock => c_reg[2][0].CLK
clock => c_reg[2][1].CLK
clock => c_reg[2][2].CLK
clock => c_reg[2][3].CLK
clock => c_reg[2][4].CLK
clock => c_reg[2][5].CLK
clock => c_reg[2][6].CLK
clock => c_reg[2][7].CLK
clock => c_reg[2][8].CLK
clock => c_reg[2][9].CLK
clock => c_reg[2][10].CLK
clock => c_reg[2][11].CLK
clock => c_reg[2][12].CLK
clock => c_reg[2][13].CLK
clock => c_reg[2][14].CLK
clock => c_reg[2][15].CLK
clock => c_reg[2][16].CLK
clock => c_reg[2][17].CLK
clock => c_reg[2][18].CLK
clock => c_reg[2][19].CLK
clock => c_reg[2][20].CLK
clock => c_reg[2][21].CLK
clock => c_reg[2][22].CLK
clock => c_reg[2][23].CLK
clock => c_reg[2][24].CLK
clock => c[1][0].CLK
clock => c[1][1].CLK
clock => c[1][2].CLK
clock => c[1][3].CLK
clock => c[1][4].CLK
clock => c[1][5].CLK
clock => c[1][6].CLK
clock => c[1][7].CLK
clock => c[1][8].CLK
clock => c[1][9].CLK
clock => c[1][10].CLK
clock => c[1][11].CLK
clock => c[1][12].CLK
clock => c[1][13].CLK
clock => c[1][14].CLK
clock => c[1][15].CLK
clock => c[1][16].CLK
clock => c[1][17].CLK
clock => c[1][18].CLK
clock => c[1][19].CLK
clock => c[1][20].CLK
clock => c[1][21].CLK
clock => c[1][22].CLK
clock => c[1][23].CLK
clock => c[1][24].CLK
clock => c[2][0].CLK
clock => c[2][1].CLK
clock => c[2][2].CLK
clock => c[2][3].CLK
clock => c[2][4].CLK
clock => c[2][5].CLK
clock => c[2][6].CLK
clock => c[2][7].CLK
clock => c[2][8].CLK
clock => c[2][9].CLK
clock => c[2][10].CLK
clock => c[2][11].CLK
clock => c[2][12].CLK
clock => c[2][13].CLK
clock => c[2][14].CLK
clock => c[2][15].CLK
clock => c[2][16].CLK
clock => c[2][17].CLK
clock => c[2][18].CLK
clock => c[2][19].CLK
clock => c[2][20].CLK
clock => c[2][21].CLK
clock => c[2][22].CLK
clock => c[2][23].CLK
clock => c[2][24].CLK
clock => c[3][15].CLK
clock => c[3][16].CLK
clock => c[3][17].CLK
clock => c[3][18].CLK
clock => c[3][19].CLK
clock => c[3][20].CLK
clock => c[3][21].CLK
clock => c[3][22].CLK
clock => c[3][23].CLK
clock => c[3][24].CLK
clock => c[0][0].CLK
clock => c[0][1].CLK
clock => c[0][2].CLK
clock => c[0][3].CLK
clock => c[0][4].CLK
clock => c[0][5].CLK
clock => c[0][6].CLK
clock => c[0][7].CLK
clock => c[0][8].CLK
clock => c[0][9].CLK
clock => c[0][10].CLK
clock => c[0][11].CLK
clock => c[0][12].CLK
clock => c[0][13].CLK
clock => c[0][14].CLK
clock => c[0][15].CLK
clock => c[0][16].CLK
clock => c[0][17].CLK
clock => c[0][18].CLK
clock => c[0][19].CLK
clock => c[0][20].CLK
clock => c[0][21].CLK
clock => c[0][22].CLK
clock => c[0][23].CLK
clock => c[0][24].CLK
clock => hit_reg.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => cnt[2].CLK
clock => cnt[3].CLK
clock => cnt[4].CLK
clock => osr_reg[0].CLK
clock => osr_reg[1].CLK
clock => osr_reg[2].CLK
clock => osr_reg[3].CLK
clock => osr_reg[4].CLK
clock => i[1][0].CLK
clock => i[1][1].CLK
clock => i[1][2].CLK
clock => i[1][3].CLK
clock => i[1][4].CLK
clock => i[1][5].CLK
clock => i[1][6].CLK
clock => i[1][7].CLK
clock => i[1][8].CLK
clock => i[1][9].CLK
clock => i[1][10].CLK
clock => i[1][11].CLK
clock => i[1][12].CLK
clock => i[1][13].CLK
clock => i[1][14].CLK
clock => i[1][15].CLK
clock => i[1][16].CLK
clock => i[1][17].CLK
clock => i[1][18].CLK
clock => i[1][19].CLK
clock => i[1][20].CLK
clock => i[1][21].CLK
clock => i[1][22].CLK
clock => i[1][23].CLK
clock => i[1][24].CLK
clock => i[2][0].CLK
clock => i[2][1].CLK
clock => i[2][2].CLK
clock => i[2][3].CLK
clock => i[2][4].CLK
clock => i[2][5].CLK
clock => i[2][6].CLK
clock => i[2][7].CLK
clock => i[2][8].CLK
clock => i[2][9].CLK
clock => i[2][10].CLK
clock => i[2][11].CLK
clock => i[2][12].CLK
clock => i[2][13].CLK
clock => i[2][14].CLK
clock => i[2][15].CLK
clock => i[2][16].CLK
clock => i[2][17].CLK
clock => i[2][18].CLK
clock => i[2][19].CLK
clock => i[2][20].CLK
clock => i[2][21].CLK
clock => i[2][22].CLK
clock => i[2][23].CLK
clock => i[2][24].CLK
clock => i[3][0].CLK
clock => i[3][1].CLK
clock => i[3][2].CLK
clock => i[3][3].CLK
clock => i[3][4].CLK
clock => i[3][5].CLK
clock => i[3][6].CLK
clock => i[3][7].CLK
clock => i[3][8].CLK
clock => i[3][9].CLK
clock => i[3][10].CLK
clock => i[3][11].CLK
clock => i[3][12].CLK
clock => i[3][13].CLK
clock => i[3][14].CLK
clock => i[3][15].CLK
clock => i[3][16].CLK
clock => i[3][17].CLK
clock => i[3][18].CLK
clock => i[3][19].CLK
clock => i[3][20].CLK
clock => i[3][21].CLK
clock => i[3][22].CLK
clock => i[3][23].CLK
clock => i[3][24].CLK
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => i.OUTPUTSELECT
clock_ena => always1.IN1
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => cnt.OUTPUTSELECT
clock_ena => hit_reg.OUTPUTSELECT
clock_ena => always5.IN1
data[0] => Add0.IN25
data[1] => Add0.IN24
data[2] => Add0.IN23
data[3] => Add0.IN22
data[4] => Add0.IN21
data[5] => Add0.IN20
data[6] => Add0.IN19
data[7] => Add0.IN18
data[8] => Add0.IN17
data[9] => Add0.IN16
osr[0] => osr_reg.DATAB
osr[1] => osr_reg.DATAB
osr[2] => osr_reg.DATAB
osr[3] => osr_reg.DATAB
osr[4] => osr_reg.DATAB
res[0] <= c[3][15].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= c[3][16].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= c[3][17].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= c[3][18].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= c[3][19].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= c[3][20].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= c[3][21].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= c[3][22].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= c[3][23].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= c[3][24].DB_MAX_OUTPUT_PORT_TYPE
valid <= valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|adc_bus:adc_inst|adc_acc:adc_inst|adc_permit:permit_inst|accum_var:shc_step
aclr => delay_line_var:delay_inst.aclr
aclr => valid_reg~1.ACLR
aclr => valid_reg~0.ACLR
aclr => acc[0].ACLR
aclr => acc[1].ACLR
aclr => acc[2].ACLR
aclr => acc[3].ACLR
aclr => acc[4].ACLR
aclr => acc[5].ACLR
aclr => acc[6].ACLR
aclr => acc[7].ACLR
aclr => acc[8].ACLR
clock => delay_line_var:delay_inst.clock
clock => valid_reg~1.CLK
clock => valid_reg~0.CLK
clock => acc[0].CLK
clock => acc[1].CLK
clock => acc[2].CLK
clock => acc[3].CLK
clock => acc[4].CLK
clock => acc[5].CLK
clock => acc[6].CLK
clock => acc[7].CLK
clock => acc[8].CLK
sclr => valid_reg.OUTPUTSELECT
sclr => valid_reg.OUTPUTSELECT
sclr => acc.OUTPUTSELECT
sclr => acc.OUTPUTSELECT
sclr => acc.OUTPUTSELECT
sclr => acc.OUTPUTSELECT
sclr => acc.OUTPUTSELECT
sclr => acc.OUTPUTSELECT
sclr => acc.OUTPUTSELECT
sclr => acc.OUTPUTSELECT
sclr => acc.OUTPUTSELECT
sclr => delay_line_var:delay_inst.sclr
delay[0] => delay_line_var:delay_inst.delay[0]
delay[1] => delay_line_var:delay_inst.delay[1]
delay[2] => delay_line_var:delay_inst.delay[2]
delay[3] => delay_line_var:delay_inst.delay[3]
delay[4] => delay_line_var:delay_inst.delay[4]
delay[5] => delay_line_var:delay_inst.delay[5]
delay[6] => delay_line_var:delay_inst.delay[6]
delay[7] => delay_line_var:delay_inst.delay[7]
data_in[0] => Add0.IN2
data_in[0] => delay_line_var:delay_inst.data[0]
valid_in => valid_reg.DATAA
valid_in => delay_line_var:delay_inst.clock_ena
data_out[0] <= acc[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= acc[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= acc[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= acc[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= acc[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= acc[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= acc[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= acc[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= acc[8].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= valid_reg~1.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|adc_bus:adc_inst|adc_acc:adc_inst|adc_permit:permit_inst|accum_var:shc_step|delay_line_var:delay_inst
aclr => q[0]~reg0.ACLR
aclr => oe.ACLR
aclr => rdaddr[0].ACLR
aclr => rdaddr[1].ACLR
aclr => rdaddr[2].ACLR
aclr => rdaddr[3].ACLR
aclr => rdaddr[4].ACLR
aclr => rdaddr[5].ACLR
aclr => rdaddr[6].ACLR
aclr => rdaddr[7].ACLR
aclr => wraddr[0].ACLR
aclr => wraddr[1].ACLR
aclr => wraddr[2].ACLR
aclr => wraddr[3].ACLR
aclr => wraddr[4].ACLR
aclr => wraddr[5].ACLR
aclr => wraddr[6].ACLR
aclr => wraddr[7].ACLR
clock => ram.we_a.CLK
clock => ram.waddr_a[7].CLK
clock => ram.waddr_a[6].CLK
clock => ram.waddr_a[5].CLK
clock => ram.waddr_a[4].CLK
clock => ram.waddr_a[3].CLK
clock => ram.waddr_a[2].CLK
clock => ram.waddr_a[1].CLK
clock => ram.waddr_a[0].CLK
clock => ram.data_a[0].CLK
clock => q[0]~reg0.CLK
clock => oe.CLK
clock => rdaddr[0].CLK
clock => rdaddr[1].CLK
clock => rdaddr[2].CLK
clock => rdaddr[3].CLK
clock => rdaddr[4].CLK
clock => rdaddr[5].CLK
clock => rdaddr[6].CLK
clock => rdaddr[7].CLK
clock => wraddr[0].CLK
clock => wraddr[1].CLK
clock => wraddr[2].CLK
clock => wraddr[3].CLK
clock => wraddr[4].CLK
clock => wraddr[5].CLK
clock => wraddr[6].CLK
clock => wraddr[7].CLK
clock => ram.CLK0
sclr => wraddr.OUTPUTSELECT
sclr => wraddr.OUTPUTSELECT
sclr => wraddr.OUTPUTSELECT
sclr => wraddr.OUTPUTSELECT
sclr => wraddr.OUTPUTSELECT
sclr => wraddr.OUTPUTSELECT
sclr => wraddr.OUTPUTSELECT
sclr => wraddr.OUTPUTSELECT
sclr => rdaddr.OUTPUTSELECT
sclr => rdaddr.OUTPUTSELECT
sclr => rdaddr.OUTPUTSELECT
sclr => rdaddr.OUTPUTSELECT
sclr => rdaddr.OUTPUTSELECT
sclr => rdaddr.OUTPUTSELECT
sclr => rdaddr.OUTPUTSELECT
sclr => rdaddr.OUTPUTSELECT
sclr => oe.OUTPUTSELECT
delay[0] => Equal0.IN7
delay[0] => Add1.IN8
delay[1] => Equal0.IN6
delay[1] => Add1.IN7
delay[2] => Equal0.IN5
delay[2] => Add1.IN6
delay[3] => Equal0.IN4
delay[3] => Add1.IN5
delay[4] => Equal0.IN3
delay[4] => Add1.IN4
delay[5] => Equal0.IN2
delay[5] => Add1.IN3
delay[6] => Equal0.IN1
delay[6] => Add1.IN2
delay[7] => Equal0.IN0
delay[7] => Add1.IN1
clock_ena => wraddr.OUTPUTSELECT
clock_ena => wraddr.OUTPUTSELECT
clock_ena => wraddr.OUTPUTSELECT
clock_ena => wraddr.OUTPUTSELECT
clock_ena => wraddr.OUTPUTSELECT
clock_ena => wraddr.OUTPUTSELECT
clock_ena => wraddr.OUTPUTSELECT
clock_ena => wraddr.OUTPUTSELECT
clock_ena => rdaddr.OUTPUTSELECT
clock_ena => rdaddr.OUTPUTSELECT
clock_ena => rdaddr.OUTPUTSELECT
clock_ena => rdaddr.OUTPUTSELECT
clock_ena => rdaddr.OUTPUTSELECT
clock_ena => rdaddr.OUTPUTSELECT
clock_ena => rdaddr.OUTPUTSELECT
clock_ena => rdaddr.OUTPUTSELECT
clock_ena => always3.IN1
clock_ena => q.OUTPUTSELECT
clock_ena => ram.we_a.DATAIN
clock_ena => ram.WE
data[0] => ram.data_a[0].DATAIN
data[0] => ram.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|adc_bus:adc_inst|adc_acc:adc_inst|adc_permit:permit_inst|accum_var:shc_time
aclr => delay_line_var:delay_inst.aclr
aclr => valid_reg~1.ACLR
aclr => valid_reg~0.ACLR
aclr => acc[0].ACLR
aclr => acc[1].ACLR
aclr => acc[2].ACLR
aclr => acc[3].ACLR
aclr => acc[4].ACLR
aclr => acc[5].ACLR
aclr => acc[6].ACLR
aclr => acc[7].ACLR
aclr => acc[8].ACLR
aclr => acc[9].ACLR
aclr => acc[10].ACLR
clock => delay_line_var:delay_inst.clock
clock => valid_reg~1.CLK
clock => valid_reg~0.CLK
clock => acc[0].CLK
clock => acc[1].CLK
clock => acc[2].CLK
clock => acc[3].CLK
clock => acc[4].CLK
clock => acc[5].CLK
clock => acc[6].CLK
clock => acc[7].CLK
clock => acc[8].CLK
clock => acc[9].CLK
clock => acc[10].CLK
sclr => valid_reg.OUTPUTSELECT
sclr => valid_reg.OUTPUTSELECT
sclr => acc.OUTPUTSELECT
sclr => acc.OUTPUTSELECT
sclr => acc.OUTPUTSELECT
sclr => acc.OUTPUTSELECT
sclr => acc.OUTPUTSELECT
sclr => acc.OUTPUTSELECT
sclr => acc.OUTPUTSELECT
sclr => acc.OUTPUTSELECT
sclr => acc.OUTPUTSELECT
sclr => acc.OUTPUTSELECT
sclr => acc.OUTPUTSELECT
sclr => delay_line_var:delay_inst.sclr
delay[0] => delay_line_var:delay_inst.delay[0]
delay[1] => delay_line_var:delay_inst.delay[1]
delay[2] => delay_line_var:delay_inst.delay[2]
delay[3] => delay_line_var:delay_inst.delay[3]
delay[4] => delay_line_var:delay_inst.delay[4]
delay[5] => delay_line_var:delay_inst.delay[5]
delay[6] => delay_line_var:delay_inst.delay[6]
delay[7] => delay_line_var:delay_inst.delay[7]
delay[8] => delay_line_var:delay_inst.delay[8]
delay[9] => delay_line_var:delay_inst.delay[9]
data_in[0] => Add0.IN2
data_in[0] => delay_line_var:delay_inst.data[0]
valid_in => valid_reg.DATAA
valid_in => delay_line_var:delay_inst.clock_ena
data_out[0] <= acc[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= acc[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= acc[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= acc[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= acc[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= acc[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= acc[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= acc[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= acc[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= acc[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= acc[10].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= valid_reg~1.DB_MAX_OUTPUT_PORT_TYPE


|top|mcu_main:mcu_inst|main:main_inst|adc_bus:adc_inst|adc_acc:adc_inst|adc_permit:permit_inst|accum_var:shc_time|delay_line_var:delay_inst
aclr => q[0]~reg0.ACLR
aclr => oe.ACLR
aclr => rdaddr[0].ACLR
aclr => rdaddr[1].ACLR
aclr => rdaddr[2].ACLR
aclr => rdaddr[3].ACLR
aclr => rdaddr[4].ACLR
aclr => rdaddr[5].ACLR
aclr => rdaddr[6].ACLR
aclr => rdaddr[7].ACLR
aclr => rdaddr[8].ACLR
aclr => rdaddr[9].ACLR
aclr => wraddr[0].ACLR
aclr => wraddr[1].ACLR
aclr => wraddr[2].ACLR
aclr => wraddr[3].ACLR
aclr => wraddr[4].ACLR
aclr => wraddr[5].ACLR
aclr => wraddr[6].ACLR
aclr => wraddr[7].ACLR
aclr => wraddr[8].ACLR
aclr => wraddr[9].ACLR
clock => ram.we_a.CLK
clock => ram.waddr_a[9].CLK
clock => ram.waddr_a[8].CLK
clock => ram.waddr_a[7].CLK
clock => ram.waddr_a[6].CLK
clock => ram.waddr_a[5].CLK
clock => ram.waddr_a[4].CLK
clock => ram.waddr_a[3].CLK
clock => ram.waddr_a[2].CLK
clock => ram.waddr_a[1].CLK
clock => ram.waddr_a[0].CLK
clock => ram.data_a[0].CLK
clock => q[0]~reg0.CLK
clock => oe.CLK
clock => rdaddr[0].CLK
clock => rdaddr[1].CLK
clock => rdaddr[2].CLK
clock => rdaddr[3].CLK
clock => rdaddr[4].CLK
clock => rdaddr[5].CLK
clock => rdaddr[6].CLK
clock => rdaddr[7].CLK
clock => rdaddr[8].CLK
clock => rdaddr[9].CLK
clock => wraddr[0].CLK
clock => wraddr[1].CLK
clock => wraddr[2].CLK
clock => wraddr[3].CLK
clock => wraddr[4].CLK
clock => wraddr[5].CLK
clock => wraddr[6].CLK
clock => wraddr[7].CLK
clock => wraddr[8].CLK
clock => wraddr[9].CLK
clock => ram.CLK0
sclr => wraddr.OUTPUTSELECT
sclr => wraddr.OUTPUTSELECT
sclr => wraddr.OUTPUTSELECT
sclr => wraddr.OUTPUTSELECT
sclr => wraddr.OUTPUTSELECT
sclr => wraddr.OUTPUTSELECT
sclr => wraddr.OUTPUTSELECT
sclr => wraddr.OUTPUTSELECT
sclr => wraddr.OUTPUTSELECT
sclr => wraddr.OUTPUTSELECT
sclr => rdaddr.OUTPUTSELECT
sclr => rdaddr.OUTPUTSELECT
sclr => rdaddr.OUTPUTSELECT
sclr => rdaddr.OUTPUTSELECT
sclr => rdaddr.OUTPUTSELECT
sclr => rdaddr.OUTPUTSELECT
sclr => rdaddr.OUTPUTSELECT
sclr => rdaddr.OUTPUTSELECT
sclr => rdaddr.OUTPUTSELECT
sclr => rdaddr.OUTPUTSELECT
sclr => oe.OUTPUTSELECT
delay[0] => Equal0.IN9
delay[0] => Add1.IN10
delay[1] => Equal0.IN8
delay[1] => Add1.IN9
delay[2] => Equal0.IN7
delay[2] => Add1.IN8
delay[3] => Equal0.IN6
delay[3] => Add1.IN7
delay[4] => Equal0.IN5
delay[4] => Add1.IN6
delay[5] => Equal0.IN4
delay[5] => Add1.IN5
delay[6] => Equal0.IN3
delay[6] => Add1.IN4
delay[7] => Equal0.IN2
delay[7] => Add1.IN3
delay[8] => Equal0.IN1
delay[8] => Add1.IN2
delay[9] => Equal0.IN0
delay[9] => Add1.IN1
clock_ena => wraddr.OUTPUTSELECT
clock_ena => wraddr.OUTPUTSELECT
clock_ena => wraddr.OUTPUTSELECT
clock_ena => wraddr.OUTPUTSELECT
clock_ena => wraddr.OUTPUTSELECT
clock_ena => wraddr.OUTPUTSELECT
clock_ena => wraddr.OUTPUTSELECT
clock_ena => wraddr.OUTPUTSELECT
clock_ena => wraddr.OUTPUTSELECT
clock_ena => wraddr.OUTPUTSELECT
clock_ena => rdaddr.OUTPUTSELECT
clock_ena => rdaddr.OUTPUTSELECT
clock_ena => rdaddr.OUTPUTSELECT
clock_ena => rdaddr.OUTPUTSELECT
clock_ena => rdaddr.OUTPUTSELECT
clock_ena => rdaddr.OUTPUTSELECT
clock_ena => rdaddr.OUTPUTSELECT
clock_ena => rdaddr.OUTPUTSELECT
clock_ena => rdaddr.OUTPUTSELECT
clock_ena => rdaddr.OUTPUTSELECT
clock_ena => always3.IN1
clock_ena => q.OUTPUTSELECT
clock_ena => ram.we_a.DATAIN
clock_ena => ram.WE
data[0] => ram.data_a[0].DATAIN
data[0] => ram.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|led_flash:led_inst
clk => led_reg.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
aclr => led_reg.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => cnt[9].ACLR
aclr => cnt[10].ACLR
aclr => cnt[11].ACLR
aclr => cnt[12].ACLR
aclr => cnt[13].ACLR
aclr => cnt[14].ACLR
aclr => cnt[15].ACLR
aclr => cnt[16].ACLR
aclr => cnt[17].ACLR
aclr => cnt[18].ACLR
aclr => cnt[19].ACLR
aclr => cnt[20].ACLR
aclr => cnt[21].ACLR
aclr => cnt[22].ACLR
aclr => cnt[23].ACLR
aclr => cnt[24].ACLR
aclr => cnt[25].ACLR
led <= led_reg.DB_MAX_OUTPUT_PORT_TYPE


