--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Pre.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc4vlx60,ff1148,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 468 paths analyzed, 116 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.003ns.
--------------------------------------------------------------------------------

Paths for end point CntTest/count_23 (SLICE_X51Y202.CIN), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_0 (FF)
  Destination:          CntTest/count_23 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.815ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_0 to CntTest/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y191.XQ     Tcko                  0.340   CntTest/count<0>
                                                       CntTest/count_0
    SLICE_X51Y191.F1     net (fanout=1)        0.563   CntTest/count<0>
    SLICE_X51Y191.COUT   Topcyf                0.573   CntTest/count<0>
                                                       CntTest/Mcount_count_lut<0>_INV_0
                                                       CntTest/Mcount_count_cy<0>
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X51Y192.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X51Y192.COUT   Tbyp                  0.086   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X51Y193.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X51Y193.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X51Y194.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X51Y194.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X51Y195.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X51Y195.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X51Y196.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X51Y196.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X51Y197.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X51Y197.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X51Y198.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X51Y198.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X51Y199.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X51Y199.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X51Y200.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X51Y200.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X51Y201.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X51Y201.COUT   Tbyp                  0.086   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X51Y202.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X51Y202.CLK    Tcinck                0.479   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_xor<23>
                                                       CntTest/count_23
    -------------------------------------------------  ---------------------------
    Total                                      2.815ns (2.252ns logic, 0.563ns route)
                                                       (80.0% logic, 20.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_3 (FF)
  Destination:          CntTest/count_23 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.715ns (Levels of Logic = 11)
  Clock Path Skew:      -0.012ns (0.125 - 0.137)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_3 to CntTest/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y192.YQ     Tcko                  0.340   CntTest/count<2>
                                                       CntTest/count_3
    SLICE_X51Y192.G1     net (fanout=1)        0.563   CntTest/count<3>
    SLICE_X51Y192.COUT   Topcyg                0.559   CntTest/count<2>
                                                       CntTest/count<3>_rt
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X51Y193.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X51Y193.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X51Y194.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X51Y194.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X51Y195.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X51Y195.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X51Y196.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X51Y196.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X51Y197.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X51Y197.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X51Y198.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X51Y198.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X51Y199.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X51Y199.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X51Y200.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X51Y200.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X51Y201.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X51Y201.COUT   Tbyp                  0.086   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X51Y202.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X51Y202.CLK    Tcinck                0.479   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_xor<23>
                                                       CntTest/count_23
    -------------------------------------------------  ---------------------------
    Total                                      2.715ns (2.152ns logic, 0.563ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_1 (FF)
  Destination:          CntTest/count_23 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.646ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_1 to CntTest/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y191.YQ     Tcko                  0.340   CntTest/count<0>
                                                       CntTest/count_1
    SLICE_X51Y191.G3     net (fanout=1)        0.408   CntTest/count<1>
    SLICE_X51Y191.COUT   Topcyg                0.559   CntTest/count<0>
                                                       CntTest/count<1>_rt
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X51Y192.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X51Y192.COUT   Tbyp                  0.086   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X51Y193.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X51Y193.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X51Y194.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X51Y194.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X51Y195.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X51Y195.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X51Y196.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X51Y196.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X51Y197.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X51Y197.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X51Y198.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X51Y198.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X51Y199.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X51Y199.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X51Y200.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X51Y200.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X51Y201.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X51Y201.COUT   Tbyp                  0.086   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X51Y202.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X51Y202.CLK    Tcinck                0.479   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_xor<23>
                                                       CntTest/count_23
    -------------------------------------------------  ---------------------------
    Total                                      2.646ns (2.238ns logic, 0.408ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_22 (SLICE_X51Y202.CIN), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_0 (FF)
  Destination:          CntTest/count_22 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_0 to CntTest/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y191.XQ     Tcko                  0.340   CntTest/count<0>
                                                       CntTest/count_0
    SLICE_X51Y191.F1     net (fanout=1)        0.563   CntTest/count<0>
    SLICE_X51Y191.COUT   Topcyf                0.573   CntTest/count<0>
                                                       CntTest/Mcount_count_lut<0>_INV_0
                                                       CntTest/Mcount_count_cy<0>
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X51Y192.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X51Y192.COUT   Tbyp                  0.086   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X51Y193.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X51Y193.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X51Y194.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X51Y194.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X51Y195.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X51Y195.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X51Y196.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X51Y196.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X51Y197.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X51Y197.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X51Y198.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X51Y198.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X51Y199.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X51Y199.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X51Y200.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X51Y200.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X51Y201.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X51Y201.COUT   Tbyp                  0.086   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X51Y202.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X51Y202.CLK    Tcinck                0.427   CntTest/count<22>
                                                       CntTest/Mcount_count_xor<22>
                                                       CntTest/count_22
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (2.200ns logic, 0.563ns route)
                                                       (79.6% logic, 20.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_3 (FF)
  Destination:          CntTest/count_22 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.663ns (Levels of Logic = 11)
  Clock Path Skew:      -0.012ns (0.125 - 0.137)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_3 to CntTest/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y192.YQ     Tcko                  0.340   CntTest/count<2>
                                                       CntTest/count_3
    SLICE_X51Y192.G1     net (fanout=1)        0.563   CntTest/count<3>
    SLICE_X51Y192.COUT   Topcyg                0.559   CntTest/count<2>
                                                       CntTest/count<3>_rt
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X51Y193.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X51Y193.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X51Y194.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X51Y194.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X51Y195.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X51Y195.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X51Y196.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X51Y196.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X51Y197.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X51Y197.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X51Y198.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X51Y198.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X51Y199.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X51Y199.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X51Y200.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X51Y200.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X51Y201.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X51Y201.COUT   Tbyp                  0.086   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X51Y202.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X51Y202.CLK    Tcinck                0.427   CntTest/count<22>
                                                       CntTest/Mcount_count_xor<22>
                                                       CntTest/count_22
    -------------------------------------------------  ---------------------------
    Total                                      2.663ns (2.100ns logic, 0.563ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_1 (FF)
  Destination:          CntTest/count_22 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.594ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_1 to CntTest/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y191.YQ     Tcko                  0.340   CntTest/count<0>
                                                       CntTest/count_1
    SLICE_X51Y191.G3     net (fanout=1)        0.408   CntTest/count<1>
    SLICE_X51Y191.COUT   Topcyg                0.559   CntTest/count<0>
                                                       CntTest/count<1>_rt
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X51Y192.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X51Y192.COUT   Tbyp                  0.086   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X51Y193.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X51Y193.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X51Y194.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X51Y194.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X51Y195.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X51Y195.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X51Y196.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X51Y196.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X51Y197.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X51Y197.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X51Y198.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X51Y198.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X51Y199.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X51Y199.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X51Y200.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X51Y200.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X51Y201.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X51Y201.COUT   Tbyp                  0.086   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X51Y202.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X51Y202.CLK    Tcinck                0.427   CntTest/count<22>
                                                       CntTest/Mcount_count_xor<22>
                                                       CntTest/count_22
    -------------------------------------------------  ---------------------------
    Total                                      2.594ns (2.186ns logic, 0.408ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_21 (SLICE_X51Y201.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_0 (FF)
  Destination:          CntTest/count_21 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.729ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_0 to CntTest/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y191.XQ     Tcko                  0.340   CntTest/count<0>
                                                       CntTest/count_0
    SLICE_X51Y191.F1     net (fanout=1)        0.563   CntTest/count<0>
    SLICE_X51Y191.COUT   Topcyf                0.573   CntTest/count<0>
                                                       CntTest/Mcount_count_lut<0>_INV_0
                                                       CntTest/Mcount_count_cy<0>
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X51Y192.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X51Y192.COUT   Tbyp                  0.086   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X51Y193.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X51Y193.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X51Y194.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X51Y194.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X51Y195.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X51Y195.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X51Y196.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X51Y196.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X51Y197.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X51Y197.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X51Y198.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X51Y198.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X51Y199.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X51Y199.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X51Y200.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X51Y200.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X51Y201.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X51Y201.CLK    Tcinck                0.479   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_xor<21>
                                                       CntTest/count_21
    -------------------------------------------------  ---------------------------
    Total                                      2.729ns (2.166ns logic, 0.563ns route)
                                                       (79.4% logic, 20.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_3 (FF)
  Destination:          CntTest/count_21 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.629ns (Levels of Logic = 10)
  Clock Path Skew:      -0.009ns (0.128 - 0.137)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_3 to CntTest/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y192.YQ     Tcko                  0.340   CntTest/count<2>
                                                       CntTest/count_3
    SLICE_X51Y192.G1     net (fanout=1)        0.563   CntTest/count<3>
    SLICE_X51Y192.COUT   Topcyg                0.559   CntTest/count<2>
                                                       CntTest/count<3>_rt
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X51Y193.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X51Y193.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X51Y194.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X51Y194.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X51Y195.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X51Y195.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X51Y196.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X51Y196.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X51Y197.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X51Y197.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X51Y198.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X51Y198.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X51Y199.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X51Y199.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X51Y200.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X51Y200.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X51Y201.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X51Y201.CLK    Tcinck                0.479   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_xor<21>
                                                       CntTest/count_21
    -------------------------------------------------  ---------------------------
    Total                                      2.629ns (2.066ns logic, 0.563ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_1 (FF)
  Destination:          CntTest/count_21 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.560ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_1 to CntTest/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y191.YQ     Tcko                  0.340   CntTest/count<0>
                                                       CntTest/count_1
    SLICE_X51Y191.G3     net (fanout=1)        0.408   CntTest/count<1>
    SLICE_X51Y191.COUT   Topcyg                0.559   CntTest/count<0>
                                                       CntTest/count<1>_rt
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X51Y192.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X51Y192.COUT   Tbyp                  0.086   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X51Y193.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X51Y193.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X51Y194.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X51Y194.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X51Y195.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X51Y195.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X51Y196.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X51Y196.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X51Y197.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X51Y197.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X51Y198.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X51Y198.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X51Y199.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X51Y199.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X51Y200.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X51Y200.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X51Y201.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X51Y201.CLK    Tcinck                0.479   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_xor<21>
                                                       CntTest/count_21
    -------------------------------------------------  ---------------------------
    Total                                      2.560ns (2.152ns logic, 0.408ns route)
                                                       (84.1% logic, 15.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point CntTest/count_2 (SLICE_X51Y192.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.785ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CntTest/count_2 (FF)
  Destination:          CntTest/count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CntTest/count_2 to CntTest/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y192.XQ     Tcko                  0.313   CntTest/count<2>
                                                       CntTest/count_2
    SLICE_X51Y192.F4     net (fanout=1)        0.308   CntTest/count<2>
    SLICE_X51Y192.CLK    Tckf        (-Th)    -0.164   CntTest/count<2>
                                                       CntTest/count<2>_rt
                                                       CntTest/Mcount_count_xor<2>
                                                       CntTest/count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.477ns logic, 0.308ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_6 (SLICE_X51Y194.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.785ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CntTest/count_6 (FF)
  Destination:          CntTest/count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CntTest/count_6 to CntTest/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y194.XQ     Tcko                  0.313   CntTest/count<6>
                                                       CntTest/count_6
    SLICE_X51Y194.F4     net (fanout=1)        0.308   CntTest/count<6>
    SLICE_X51Y194.CLK    Tckf        (-Th)    -0.164   CntTest/count<6>
                                                       CntTest/count<6>_rt
                                                       CntTest/Mcount_count_xor<6>
                                                       CntTest/count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.477ns logic, 0.308ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_10 (SLICE_X51Y196.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.785ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CntTest/count_10 (FF)
  Destination:          CntTest/count_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CntTest/count_10 to CntTest/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y196.XQ     Tcko                  0.313   CntTest/count<10>
                                                       CntTest/count_10
    SLICE_X51Y196.F4     net (fanout=1)        0.308   CntTest/count<10>
    SLICE_X51Y196.CLK    Tckf        (-Th)    -0.164   CntTest/count<10>
                                                       CntTest/count<10>_rt
                                                       CntTest/Mcount_count_xor<10>
                                                       CntTest/count_10
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.477ns logic, 0.308ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/Sync_TRG1/CLK
  Logical resource: PhaseSwitch/Sync_TRG1/CK
  Location pin: SLICE_X54Y150.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: CntTest/count<0>/CLK
  Logical resource: CntTest/count_0/CK
  Location pin: SLICE_X51Y191.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: CntTest/count<0>/CLK
  Logical resource: CntTest/count_1/CK
  Location pin: SLICE_X51Y191.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% 
INPUT_JITTER         0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% INPUT_JITTER
        0.375 ns;
--------------------------------------------------------------------------------
Slack: 1.489ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.761ns (210.040MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLKFX
  Logical resource: DLL/DCM_ADV_INST/CLKFX
  Location pin: DCM_ADV_X0Y7.CLKFX
  Clock network: DLL/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 3.126ns (max period limit - period)
  Period: 12.500ns
  Max period limit: 15.626ns (63.996MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLK2X
  Logical resource: DLL/DCM_ADV_INST/CLK2X
  Location pin: DCM_ADV_X0Y7.CLK2X
  Clock network: DLL/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: DLL/DCM_ADV_INST/CLKIN
  Logical resource: DLL/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y7.CLKIN
  Clock network: DLL/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO1 = PERIOD TIMEGRP "ADC_DCO_LVDS1" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO2 = PERIOD TIMEGRP "ADC_DCO_LVDS2" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO3 = PERIOD TIMEGRP "ADC_DCO_LVDS3" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" 
TS_MuxClock_in / 2 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.012ns.
--------------------------------------------------------------------------------

Paths for end point Led_B/ES1/Trig0 (SLICE_X44Y163.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/FastTrig_o (FF)
  Destination:          Led_B/ES1/Trig0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.063ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (5.819 - 5.834)
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FindMaxAmp_i/FastTrig_o to Led_B/ES1/Trig0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y131.YQ     Tcko                  0.360   FindMaxAmp_i/FastTrig_o
                                                       FindMaxAmp_i/FastTrig_o
    SLICE_X44Y163.BY     net (fanout=3)        1.423   FindMaxAmp_i/FastTrig_o
    SLICE_X44Y163.CLK    Tdick                 0.280   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    -------------------------------------------------  ---------------------------
    Total                                      2.063ns (0.640ns logic, 1.423ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X44Y162.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led_B/ES1/Trig0 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.073ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 0.000ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Led_B/ES1/Trig0 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y163.YQ     Tcko                  0.360   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    SLICE_X44Y162.F2     net (fanout=3)        0.535   Led_B/ES1/Trig0
    SLICE_X44Y162.X      Tilo                  0.195   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/ES1/Q1
    SLICE_X44Y162.CE     net (fanout=1)        0.429   Led_B/DurTrig_SRFF/Trig_and0001
    SLICE_X44Y162.CLK    Tceck                 0.554   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      2.073ns (1.109ns logic, 0.964ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led_B/ES1/Trig1 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          12.500ns
  Data Path Delay:      1.885ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 0.000ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Led_B/ES1/Trig1 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y163.XQ     Tcko                  0.360   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    SLICE_X44Y162.F4     net (fanout=2)        0.347   Led_B/ES1/Trig1
    SLICE_X44Y162.X      Tilo                  0.195   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/ES1/Q1
    SLICE_X44Y162.CE     net (fanout=1)        0.429   Led_B/DurTrig_SRFF/Trig_and0001
    SLICE_X44Y162.CLK    Tceck                 0.554   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (1.109ns logic, 0.776ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/ES1/Trig1 (SLICE_X44Y163.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Led_B/ES1/Trig0 (FF)
  Destination:          Led_B/ES1/Trig1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      1.236ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 0.000ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Led_B/ES1/Trig0 to Led_B/ES1/Trig1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y163.YQ     Tcko                  0.360   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    SLICE_X44Y163.BX     net (fanout=3)        0.597   Led_B/ES1/Trig0
    SLICE_X44Y163.CLK    Tdick                 0.279   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (0.639ns logic, 0.597ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X44Y162.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/ES1/Trig1 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.519ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 12.500ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/ES1/Trig1 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y163.XQ     Tcko                  0.331   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    SLICE_X44Y162.G4     net (fanout=2)        0.331   Led_B/ES1/Trig1
    SLICE_X44Y162.CLK    Tckg        (-Th)     0.143   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig_mux00001
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.519ns (0.188ns logic, 0.331ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X44Y162.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.685ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/ES1/Trig0 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.685ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 12.500ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/ES1/Trig0 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y163.YQ     Tcko                  0.331   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    SLICE_X44Y162.G2     net (fanout=3)        0.497   Led_B/ES1/Trig0
    SLICE_X44Y162.CLK    Tckg        (-Th)     0.143   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig_mux00001
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.685ns (0.188ns logic, 0.497ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X44Y162.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.717ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/DurTrig_SRFF/Trig (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.717ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_9_OBUF rising at 12.500ns
  Destination Clock:    Test_9_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/DurTrig_SRFF/Trig to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y162.YQ     Tcko                  0.331   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig
    SLICE_X44Y162.G1     net (fanout=2)        0.529   Led_B/DurTrig_SRFF/Trig
    SLICE_X44Y162.CLK    Tckg        (-Th)     0.143   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig_mux00001
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.717ns (0.188ns logic, 0.529ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 11.442ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: Led_B/DurTrig_SRFF/Trig/CLK
  Logical resource: Led_B/DurTrig_SRFF/Trig/CK
  Location pin: SLICE_X44Y162.CLK
  Clock network: Test_9_OBUF
--------------------------------------------------------------------------------
Slack: 11.442ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: Led_B/ES1/Trig1/CLK
  Logical resource: Led_B/ES1/Trig1/CK
  Location pin: SLICE_X44Y163.CLK
  Clock network: Test_9_OBUF
--------------------------------------------------------------------------------
Slack: 11.442ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: Led_B/ES1/Trig1/CLK
  Logical resource: Led_B/ES1/Trig0/CK
  Location pin: SLICE_X44Y163.CLK
  Clock network: Test_9_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLKDV_BUF = PERIOD TIMEGRP "DLL_CLKDV_BUF" 
TS_MuxClock_in * 2 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 43 paths analyzed, 25 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.928ns.
--------------------------------------------------------------------------------

Paths for end point ADCtest_CSB_trig (SLICE_X51Y168.SR), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     46.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADCTest/count_4 (FF)
  Destination:          ADCtest_CSB_trig (FF)
  Requirement:          50.000ns
  Data Path Delay:      3.715ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_SCLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.050ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ADCTest/count_4 to ADCtest_CSB_trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y155.XQ     Tcko                  0.340   ADCTest/count<4>
                                                       ADCTest/count_4
    SLICE_X51Y157.G1     net (fanout=6)        0.795   ADCTest/count<4>
    SLICE_X51Y157.F5     Tif5                  0.460   ADCtest_CSB_trig_or0000_f5
                                                       ADCtest_CSB_trig_or00005
                                                       ADCtest_CSB_trig_or0000_f5
    SLICE_X51Y156.FXINB  net (fanout=1)        0.000   ADCtest_CSB_trig_or0000_f5
    SLICE_X51Y156.YMUX   Tif6y                 0.385   ADCtest_CSB_trig_or0000_f6/F5.I1
                                                       ADCtest_CSB_trig_or0000_f6/MUXF6
    SLICE_X51Y168.SR     net (fanout=1)        0.698   ADCtest_CSB_trig_or0000
    SLICE_X51Y168.CLK    Tsrck                 1.037   ADCtest_CSB_trig
                                                       ADCtest_CSB_trig
    -------------------------------------------------  ---------------------------
    Total                                      3.715ns (2.222ns logic, 1.493ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     46.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADCTest/count_1 (FF)
  Destination:          ADCtest_CSB_trig (FF)
  Requirement:          50.000ns
  Data Path Delay:      3.709ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_SCLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.050ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ADCTest/count_1 to ADCtest_CSB_trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y154.YQ     Tcko                  0.340   ADCTest/count<0>
                                                       ADCTest/count_1
    SLICE_X51Y157.G3     net (fanout=6)        0.789   ADCTest/count<1>
    SLICE_X51Y157.F5     Tif5                  0.460   ADCtest_CSB_trig_or0000_f5
                                                       ADCtest_CSB_trig_or00005
                                                       ADCtest_CSB_trig_or0000_f5
    SLICE_X51Y156.FXINB  net (fanout=1)        0.000   ADCtest_CSB_trig_or0000_f5
    SLICE_X51Y156.YMUX   Tif6y                 0.385   ADCtest_CSB_trig_or0000_f6/F5.I1
                                                       ADCtest_CSB_trig_or0000_f6/MUXF6
    SLICE_X51Y168.SR     net (fanout=1)        0.698   ADCtest_CSB_trig_or0000
    SLICE_X51Y168.CLK    Tsrck                 1.037   ADCtest_CSB_trig
                                                       ADCtest_CSB_trig
    -------------------------------------------------  ---------------------------
    Total                                      3.709ns (2.222ns logic, 1.487ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     46.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADCTest/count_4 (FF)
  Destination:          ADCtest_CSB_trig (FF)
  Requirement:          50.000ns
  Data Path Delay:      3.707ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_SCLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.050ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ADCTest/count_4 to ADCtest_CSB_trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y155.XQ     Tcko                  0.340   ADCTest/count<4>
                                                       ADCTest/count_4
    SLICE_X51Y157.F1     net (fanout=6)        0.795   ADCTest/count<4>
    SLICE_X51Y157.F5     Tif5                  0.452   ADCtest_CSB_trig_or0000_f5
                                                       ADCtest_CSB_trig_or00004
                                                       ADCtest_CSB_trig_or0000_f5
    SLICE_X51Y156.FXINB  net (fanout=1)        0.000   ADCtest_CSB_trig_or0000_f5
    SLICE_X51Y156.YMUX   Tif6y                 0.385   ADCtest_CSB_trig_or0000_f6/F5.I1
                                                       ADCtest_CSB_trig_or0000_f6/MUXF6
    SLICE_X51Y168.SR     net (fanout=1)        0.698   ADCtest_CSB_trig_or0000
    SLICE_X51Y168.CLK    Tsrck                 1.037   ADCtest_CSB_trig
                                                       ADCtest_CSB_trig
    -------------------------------------------------  ---------------------------
    Total                                      3.707ns (2.214ns logic, 1.493ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Paths for end point ADCtest_Bit_write (SLICE_X51Y153.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     46.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADCTest/count_5 (FF)
  Destination:          ADCtest_Bit_write (FF)
  Requirement:          50.000ns
  Data Path Delay:      2.816ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.128 - 0.131)
  Source Clock:         ADC_SCLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.050ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ADCTest/count_5 to ADCtest_Bit_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y154.YQ     Tcko                  0.360   ADCTest/count<5>
                                                       ADCTest/count_5
    SLICE_X50Y154.F1     net (fanout=4)        0.781   ADCTest/count<5>
    SLICE_X50Y154.X      Tilo                  0.195   ADCTest/count<5>
                                                       ADCtest_Bit_write_not00011
    SLICE_X51Y153.SR     net (fanout=1)        0.443   ADCtest_Bit_write_not0001
    SLICE_X51Y153.CLK    Tsrck                 1.037   ADCtest_Bit_write
                                                       ADCtest_Bit_write
    -------------------------------------------------  ---------------------------
    Total                                      2.816ns (1.592ns logic, 1.224ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     47.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADCTest/count_4 (FF)
  Destination:          ADCtest_Bit_write (FF)
  Requirement:          50.000ns
  Data Path Delay:      2.664ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.128 - 0.131)
  Source Clock:         ADC_SCLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.050ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ADCTest/count_4 to ADCtest_Bit_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y155.XQ     Tcko                  0.340   ADCTest/count<4>
                                                       ADCTest/count_4
    SLICE_X50Y154.F4     net (fanout=6)        0.649   ADCTest/count<4>
    SLICE_X50Y154.X      Tilo                  0.195   ADCTest/count<5>
                                                       ADCtest_Bit_write_not00011
    SLICE_X51Y153.SR     net (fanout=1)        0.443   ADCtest_Bit_write_not0001
    SLICE_X51Y153.CLK    Tsrck                 1.037   ADCtest_Bit_write
                                                       ADCtest_Bit_write
    -------------------------------------------------  ---------------------------
    Total                                      2.664ns (1.572ns logic, 1.092ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     47.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADCTest/count_3 (FF)
  Destination:          ADCtest_Bit_write (FF)
  Requirement:          50.000ns
  Data Path Delay:      2.603ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.128 - 0.131)
  Source Clock:         ADC_SCLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.050ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ADCTest/count_3 to ADCtest_Bit_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y155.XQ     Tcko                  0.360   ADCTest/count<3>
                                                       ADCTest/count_3
    SLICE_X50Y154.F2     net (fanout=6)        0.568   ADCTest/count<3>
    SLICE_X50Y154.X      Tilo                  0.195   ADCTest/count<5>
                                                       ADCtest_Bit_write_not00011
    SLICE_X51Y153.SR     net (fanout=1)        0.443   ADCtest_Bit_write_not0001
    SLICE_X51Y153.CLK    Tsrck                 1.037   ADCtest_Bit_write
                                                       ADCtest_Bit_write
    -------------------------------------------------  ---------------------------
    Total                                      2.603ns (1.592ns logic, 1.011ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point ADCTest/count_5 (SLICE_X50Y154.G3), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     47.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADCTest/count_1 (FF)
  Destination:          ADCTest/count_5 (FF)
  Requirement:          50.000ns
  Data Path Delay:      1.868ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_SCLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.050ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ADCTest/count_1 to ADCTest/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y154.YQ     Tcko                  0.340   ADCTest/count<0>
                                                       ADCTest/count_1
    SLICE_X51Y155.G1     net (fanout=6)        0.617   ADCTest/count<1>
    SLICE_X51Y155.Y      Tilo                  0.194   ADCTest/count<4>
                                                       Result<3>111
    SLICE_X50Y154.G3     net (fanout=2)        0.504   Result<3>1_bdd0
    SLICE_X50Y154.CLK    Tgck                  0.213   ADCTest/count<5>
                                                       Result<5>11
                                                       ADCTest/count_5
    -------------------------------------------------  ---------------------------
    Total                                      1.868ns (0.747ns logic, 1.121ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     47.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADCTest/count_2 (FF)
  Destination:          ADCTest/count_5 (FF)
  Requirement:          50.000ns
  Data Path Delay:      1.836ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_SCLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.050ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ADCTest/count_2 to ADCTest/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y155.YQ     Tcko                  0.360   ADCTest/count<3>
                                                       ADCTest/count_2
    SLICE_X51Y155.G2     net (fanout=5)        0.565   ADCTest/count<2>
    SLICE_X51Y155.Y      Tilo                  0.194   ADCTest/count<4>
                                                       Result<3>111
    SLICE_X50Y154.G3     net (fanout=2)        0.504   Result<3>1_bdd0
    SLICE_X50Y154.CLK    Tgck                  0.213   ADCTest/count<5>
                                                       Result<5>11
                                                       ADCTest/count_5
    -------------------------------------------------  ---------------------------
    Total                                      1.836ns (0.767ns logic, 1.069ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     48.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADCTest/count_0 (FF)
  Destination:          ADCTest/count_5 (FF)
  Requirement:          50.000ns
  Data Path Delay:      1.638ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_SCLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.050ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ADCTest/count_0 to ADCTest/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y154.XQ     Tcko                  0.340   ADCTest/count<0>
                                                       ADCTest/count_0
    SLICE_X51Y155.G4     net (fanout=7)        0.387   ADCTest/count<0>
    SLICE_X51Y155.Y      Tilo                  0.194   ADCTest/count<4>
                                                       Result<3>111
    SLICE_X50Y154.G3     net (fanout=2)        0.504   Result<3>1_bdd0
    SLICE_X50Y154.CLK    Tgck                  0.213   ADCTest/count<5>
                                                       Result<5>11
                                                       ADCTest/count_5
    -------------------------------------------------  ---------------------------
    Total                                      1.638ns (0.747ns logic, 0.891ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLKDV_BUF = PERIOD TIMEGRP "DLL_CLKDV_BUF" TS_MuxClock_in * 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point ADCTest/count_3 (SLICE_X50Y155.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADCTest/count_0 (FF)
  Destination:          ADCTest/count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.528ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_SCLK_OBUF rising at 50.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ADCTest/count_0 to ADCTest/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y154.XQ     Tcko                  0.313   ADCTest/count<0>
                                                       ADCTest/count_0
    SLICE_X50Y155.F4     net (fanout=7)        0.356   ADCTest/count<0>
    SLICE_X50Y155.CLK    Tckf        (-Th)     0.141   ADCTest/count<3>
                                                       Result<3>12
                                                       ADCTest/count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.528ns (0.172ns logic, 0.356ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point ADCTest/count_2 (SLICE_X50Y155.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADCTest/count_0 (FF)
  Destination:          ADCTest/count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_SCLK_OBUF rising at 50.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ADCTest/count_0 to ADCTest/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y154.XQ     Tcko                  0.313   ADCTest/count<0>
                                                       ADCTest/count_0
    SLICE_X50Y155.G4     net (fanout=7)        0.368   ADCTest/count<0>
    SLICE_X50Y155.CLK    Tckg        (-Th)     0.143   ADCTest/count<3>
                                                       ADCTest/Mcount_count_xor<2>11
                                                       ADCTest/count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.170ns logic, 0.368ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point ADCTest/count_0 (SLICE_X51Y154.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADCTest/count_0 (FF)
  Destination:          ADCTest/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.545ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_SCLK_OBUF rising at 50.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ADCTest/count_0 to ADCTest/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y154.XQ     Tcko                  0.313   ADCTest/count<0>
                                                       ADCTest/count_0
    SLICE_X51Y154.BX     net (fanout=7)        0.340   ADCTest/count<0>
    SLICE_X51Y154.CLK    Tckdi       (-Th)     0.108   ADCTest/count<0>
                                                       ADCTest/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.545ns (0.205ns logic, 0.340ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLKDV_BUF = PERIOD TIMEGRP "DLL_CLKDV_BUF" TS_MuxClock_in * 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 48.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ADCTest/count<3>/CLK
  Logical resource: ADCTest/count_3/CK
  Location pin: SLICE_X50Y155.CLK
  Clock network: ADC_SCLK_OBUF
--------------------------------------------------------------------------------
Slack: 48.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ADCTest/count<3>/CLK
  Logical resource: ADCTest/count_2/CK
  Location pin: SLICE_X50Y155.CLK
  Clock network: ADC_SCLK_OBUF
--------------------------------------------------------------------------------
Slack: 48.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ADCTest/count<5>/CLK
  Logical resource: ADCTest/count_5/CK
  Location pin: SLICE_X50Y154.CLK
  Clock network: ADC_SCLK_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" 
TS_MuxClock_in / 4 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10860 paths analyzed, 659 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.249ns.
--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Thresh_i[3].Threshold/Trig (SLICE_X10Y122.F1), 288 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_2_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[3].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.878ns (Levels of Logic = 6)
  Clock Path Skew:      -0.083ns (0.969 - 1.052)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_2_1 to FindMaxAmp_i/Thresh_i[3].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y97.YQ       Tcko                  0.340   FindMaxAmp_i/Aver2_2_0
                                                       FindMaxAmp_i/Aver2_2_1
    SLICE_X10Y123.G4     net (fanout=4)        1.181   FindMaxAmp_i/Aver2_2_1
    SLICE_X10Y123.Y      Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001C1
    SLICE_X10Y119.F3     net (fanout=1)        0.397   FindMaxAmp_i/Madd_GroupSum_3_addsub0001C
    SLICE_X10Y119.COUT   Topcyf                0.576   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_lut<2>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
    SLICE_X10Y120.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
    SLICE_X10Y120.XMUX   Tcinx                 0.435   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_xor<4>
    SLICE_X11Y121.F2     net (fanout=1)        0.760   FindMaxAmp_i/GroupSum_3_addsub0001<4>
    SLICE_X11Y121.COUT   Topcyf                0.573   FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
    SLICE_X11Y122.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
    SLICE_X11Y122.XMUX   Tcinx                 0.438   FindMaxAmp_i/GroupSum<3><7>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_xor<6>
    SLICE_X10Y122.F1     net (fanout=1)        0.768   FindMaxAmp_i/GroupSum<3><6>
    SLICE_X10Y122.CLK    Tfck                  0.215   FindMaxAmp_i/Thresh_i[3].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[3].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[3].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.878ns (2.772ns logic, 3.106ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_2_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[3].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.877ns (Levels of Logic = 6)
  Clock Path Skew:      -0.083ns (0.969 - 1.052)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_2_1 to FindMaxAmp_i/Thresh_i[3].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y97.YQ       Tcko                  0.340   FindMaxAmp_i/Aver2_2_0
                                                       FindMaxAmp_i/Aver2_2_1
    SLICE_X10Y123.G4     net (fanout=4)        1.181   FindMaxAmp_i/Aver2_2_1
    SLICE_X10Y123.Y      Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001C1
    SLICE_X10Y119.F3     net (fanout=1)        0.397   FindMaxAmp_i/Madd_GroupSum_3_addsub0001C
    SLICE_X10Y119.COUT   Topcyf                0.575   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
    SLICE_X10Y120.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
    SLICE_X10Y120.XMUX   Tcinx                 0.435   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_xor<4>
    SLICE_X11Y121.F2     net (fanout=1)        0.760   FindMaxAmp_i/GroupSum_3_addsub0001<4>
    SLICE_X11Y121.COUT   Topcyf                0.573   FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
    SLICE_X11Y122.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
    SLICE_X11Y122.XMUX   Tcinx                 0.438   FindMaxAmp_i/GroupSum<3><7>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_xor<6>
    SLICE_X10Y122.F1     net (fanout=1)        0.768   FindMaxAmp_i/GroupSum<3><6>
    SLICE_X10Y122.CLK    Tfck                  0.215   FindMaxAmp_i/Thresh_i[3].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[3].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[3].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.877ns (2.771ns logic, 3.106ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_1_2 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[3].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.815ns (Levels of Logic = 6)
  Clock Path Skew:      -0.082ns (0.969 - 1.051)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_1_2 to FindMaxAmp_i/Thresh_i[3].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y125.XQ      Tcko                  0.340   FindMaxAmp_i/Aver2_1_2
                                                       FindMaxAmp_i/Aver2_1_2
    SLICE_X11Y117.F1     net (fanout=4)        0.997   FindMaxAmp_i/Aver2_1_2
    SLICE_X11Y117.X      Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_3_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001C11
    SLICE_X10Y119.G2     net (fanout=1)        0.534   FindMaxAmp_i/Madd_GroupSum_3_addsub0001C1
    SLICE_X10Y119.COUT   Topcyg                0.561   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
    SLICE_X10Y120.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
    SLICE_X10Y120.XMUX   Tcinx                 0.435   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_xor<4>
    SLICE_X11Y121.F2     net (fanout=1)        0.760   FindMaxAmp_i/GroupSum_3_addsub0001<4>
    SLICE_X11Y121.COUT   Topcyf                0.573   FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
    SLICE_X11Y122.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
    SLICE_X11Y122.XMUX   Tcinx                 0.438   FindMaxAmp_i/GroupSum<3><7>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_xor<6>
    SLICE_X10Y122.F1     net (fanout=1)        0.768   FindMaxAmp_i/GroupSum<3><6>
    SLICE_X10Y122.CLK    Tfck                  0.215   FindMaxAmp_i/Thresh_i[3].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[3].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[3].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.815ns (2.756ns logic, 3.059ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Thresh_i[0].Threshold/Trig (SLICE_X12Y126.F1), 396 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_4_2 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[0].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.851ns (Levels of Logic = 6)
  Clock Path Skew:      -0.068ns (0.969 - 1.037)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_4_2 to FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y112.XQ      Tcko                  0.340   FindMaxAmp_i/Aver2_4_2
                                                       FindMaxAmp_i/Aver2_4_2
    SLICE_X8Y124.F3      net (fanout=4)        1.197   FindMaxAmp_i/Aver2_4_2
    SLICE_X8Y124.X       Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001C11
    SLICE_X10Y125.G2     net (fanout=1)        0.534   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
    SLICE_X10Y125.COUT   Topcyg                0.561   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X10Y126.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X10Y126.YMUX   Tciny                 0.513   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_xor<5>
    SLICE_X11Y126.G3     net (fanout=1)        0.650   FindMaxAmp_i/GroupSum_0_addsub0001<5>
    SLICE_X11Y126.COUT   Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_lut<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X11Y127.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X11Y127.YMUX   Tciny                 0.503   FindMaxAmp_i/GroupSum<0><7>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<6>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_xor<7>
    SLICE_X12Y126.F1     net (fanout=1)        0.584   FindMaxAmp_i/GroupSum<0><7>
    SLICE_X12Y126.CLK    Tfck                  0.215   FindMaxAmp_i/Thresh_i[0].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.851ns (2.886ns logic, 2.965ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_1_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[0].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.744ns (Levels of Logic = 6)
  Clock Path Skew:      -0.082ns (0.969 - 1.051)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_1_1 to FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y124.YQ      Tcko                  0.340   FindMaxAmp_i/Aver2_1_0
                                                       FindMaxAmp_i/Aver2_1_1
    SLICE_X10Y123.F1     net (fanout=4)        1.226   FindMaxAmp_i/Aver2_1_1
    SLICE_X10Y123.X      Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
    SLICE_X10Y125.F3     net (fanout=1)        0.383   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C
    SLICE_X10Y125.COUT   Topcyf                0.576   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_lut<2>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X10Y126.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X10Y126.YMUX   Tciny                 0.513   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_xor<5>
    SLICE_X11Y126.G3     net (fanout=1)        0.650   FindMaxAmp_i/GroupSum_0_addsub0001<5>
    SLICE_X11Y126.COUT   Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_lut<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X11Y127.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X11Y127.YMUX   Tciny                 0.503   FindMaxAmp_i/GroupSum<0><7>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<6>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_xor<7>
    SLICE_X12Y126.F1     net (fanout=1)        0.584   FindMaxAmp_i/GroupSum<0><7>
    SLICE_X12Y126.CLK    Tfck                  0.215   FindMaxAmp_i/Thresh_i[0].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.744ns (2.901ns logic, 2.843ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_1_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[0].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.743ns (Levels of Logic = 6)
  Clock Path Skew:      -0.082ns (0.969 - 1.051)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_1_1 to FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y124.YQ      Tcko                  0.340   FindMaxAmp_i/Aver2_1_0
                                                       FindMaxAmp_i/Aver2_1_1
    SLICE_X10Y123.F1     net (fanout=4)        1.226   FindMaxAmp_i/Aver2_1_1
    SLICE_X10Y123.X      Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001C1
    SLICE_X10Y125.F3     net (fanout=1)        0.383   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C
    SLICE_X10Y125.COUT   Topcyf                0.575   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X10Y126.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<3>
    SLICE_X10Y126.YMUX   Tciny                 0.513   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_xor<5>
    SLICE_X11Y126.G3     net (fanout=1)        0.650   FindMaxAmp_i/GroupSum_0_addsub0001<5>
    SLICE_X11Y126.COUT   Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_lut<5>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X11Y127.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<5>
    SLICE_X11Y127.YMUX   Tciny                 0.503   FindMaxAmp_i/GroupSum<0><7>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_cy<6>
                                                       FindMaxAmp_i/Madd_GroupSum_0_add0000_xor<7>
    SLICE_X12Y126.F1     net (fanout=1)        0.584   FindMaxAmp_i/GroupSum<0><7>
    SLICE_X12Y126.CLK    Tfck                  0.215   FindMaxAmp_i/Thresh_i[0].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.743ns (2.900ns logic, 2.843ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Thresh_i[3].Threshold/Trig (SLICE_X10Y122.F3), 396 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_2_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[3].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.812ns (Levels of Logic = 6)
  Clock Path Skew:      -0.083ns (0.969 - 1.052)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_2_1 to FindMaxAmp_i/Thresh_i[3].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y97.YQ       Tcko                  0.340   FindMaxAmp_i/Aver2_2_0
                                                       FindMaxAmp_i/Aver2_2_1
    SLICE_X10Y123.G4     net (fanout=4)        1.181   FindMaxAmp_i/Aver2_2_1
    SLICE_X10Y123.Y      Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001C1
    SLICE_X10Y119.F3     net (fanout=1)        0.397   FindMaxAmp_i/Madd_GroupSum_3_addsub0001C
    SLICE_X10Y119.COUT   Topcyf                0.576   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_lut<2>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
    SLICE_X10Y120.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
    SLICE_X10Y120.XMUX   Tcinx                 0.435   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_xor<4>
    SLICE_X11Y121.F2     net (fanout=1)        0.760   FindMaxAmp_i/GroupSum_3_addsub0001<4>
    SLICE_X11Y121.COUT   Topcyf                0.573   FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
    SLICE_X11Y122.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
    SLICE_X11Y122.YMUX   Tciny                 0.503   FindMaxAmp_i/GroupSum<3><7>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<6>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_xor<7>
    SLICE_X10Y122.F3     net (fanout=1)        0.637   FindMaxAmp_i/GroupSum<3><7>
    SLICE_X10Y122.CLK    Tfck                  0.215   FindMaxAmp_i/Thresh_i[3].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[3].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[3].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.812ns (2.837ns logic, 2.975ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_2_1 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[3].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.811ns (Levels of Logic = 6)
  Clock Path Skew:      -0.083ns (0.969 - 1.052)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_2_1 to FindMaxAmp_i/Thresh_i[3].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y97.YQ       Tcko                  0.340   FindMaxAmp_i/Aver2_2_0
                                                       FindMaxAmp_i/Aver2_2_1
    SLICE_X10Y123.G4     net (fanout=4)        1.181   FindMaxAmp_i/Aver2_2_1
    SLICE_X10Y123.Y      Tilo                  0.195   FindMaxAmp_i/Madd_GroupSum_0_addsub0001C
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001C1
    SLICE_X10Y119.F3     net (fanout=1)        0.397   FindMaxAmp_i/Madd_GroupSum_3_addsub0001C
    SLICE_X10Y119.COUT   Topcyf                0.575   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<2>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
    SLICE_X10Y120.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
    SLICE_X10Y120.XMUX   Tcinx                 0.435   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_xor<4>
    SLICE_X11Y121.F2     net (fanout=1)        0.760   FindMaxAmp_i/GroupSum_3_addsub0001<4>
    SLICE_X11Y121.COUT   Topcyf                0.573   FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
    SLICE_X11Y122.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
    SLICE_X11Y122.YMUX   Tciny                 0.503   FindMaxAmp_i/GroupSum<3><7>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<6>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_xor<7>
    SLICE_X10Y122.F3     net (fanout=1)        0.637   FindMaxAmp_i/GroupSum<3><7>
    SLICE_X10Y122.CLK    Tfck                  0.215   FindMaxAmp_i/Thresh_i[3].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[3].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[3].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.811ns (2.836ns logic, 2.975ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_1_2 (FF)
  Destination:          FindMaxAmp_i/Thresh_i[3].Threshold/Trig (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.749ns (Levels of Logic = 6)
  Clock Path Skew:      -0.082ns (0.969 - 1.051)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_1_2 to FindMaxAmp_i/Thresh_i[3].Threshold/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y125.XQ      Tcko                  0.340   FindMaxAmp_i/Aver2_1_2
                                                       FindMaxAmp_i/Aver2_1_2
    SLICE_X11Y117.F1     net (fanout=4)        0.997   FindMaxAmp_i/Aver2_1_2
    SLICE_X11Y117.X      Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_3_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001C11
    SLICE_X10Y119.G2     net (fanout=1)        0.534   FindMaxAmp_i/Madd_GroupSum_3_addsub0001C1
    SLICE_X10Y119.COUT   Topcyg                0.561   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
    SLICE_X10Y120.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<3>
    SLICE_X10Y120.XMUX   Tcinx                 0.435   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_xor<4>
    SLICE_X11Y121.F2     net (fanout=1)        0.760   FindMaxAmp_i/GroupSum_3_addsub0001<4>
    SLICE_X11Y121.COUT   Topcyf                0.573   FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
    SLICE_X11Y122.CIN    net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<5>
    SLICE_X11Y122.YMUX   Tciny                 0.503   FindMaxAmp_i/GroupSum<3><7>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_cy<6>
                                                       FindMaxAmp_i/Madd_GroupSum_3_add0000_xor<7>
    SLICE_X10Y122.F3     net (fanout=1)        0.637   FindMaxAmp_i/GroupSum<3><7>
    SLICE_X10Y122.CLK    Tfck                  0.215   FindMaxAmp_i/Thresh_i[3].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[3].Threshold/Trig_rstpot
                                                       FindMaxAmp_i/Thresh_i[3].Threshold/Trig
    -------------------------------------------------  ---------------------------
    Total                                      5.749ns (2.821ns logic, 2.928ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" TS_MuxClock_in / 4 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Inhibit_srff/Trig (SLICE_X64Y142.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FindMaxAmp_i/DelayENDCycle_9 (FF)
  Destination:          FindMaxAmp_i/Inhibit_srff/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.519ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FindMaxAmp_i/DelayENDCycle_9 to FindMaxAmp_i/Inhibit_srff/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y143.YQ     Tcko                  0.331   FindMaxAmp_i/DelayENDCycle<9>
                                                       FindMaxAmp_i/DelayENDCycle_9
    SLICE_X64Y142.G4     net (fanout=2)        0.331   FindMaxAmp_i/DelayENDCycle<9>
    SLICE_X64Y142.CLK    Tckg        (-Th)     0.143   FindMaxAmp_i/Inhibit_srff/Trig
                                                       FindMaxAmp_i/Inhibit_srff/Trig_mux00001
                                                       FindMaxAmp_i/Inhibit_srff/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.519ns (0.188ns logic, 0.331ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Amp_i[0].Amp/Trig (SLICE_X24Y112.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FindMaxAmp_i/Amp_i[0].Amp/Trig (FF)
  Destination:          FindMaxAmp_i/Amp_i[0].Amp/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.524ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FindMaxAmp_i/Amp_i[0].Amp/Trig to FindMaxAmp_i/Amp_i[0].Amp/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y112.YQ     Tcko                  0.331   FindMaxAmp_i/Amp_i[0].Amp/Trig
                                                       FindMaxAmp_i/Amp_i[0].Amp/Trig
    SLICE_X24Y112.G4     net (fanout=2)        0.336   FindMaxAmp_i/Amp_i[0].Amp/Trig
    SLICE_X24Y112.CLK    Tckg        (-Th)     0.143   FindMaxAmp_i/Amp_i[0].Amp/Trig
                                                       FindMaxAmp_i/Amp_i[0].Amp/Trig_mux00001
                                                       FindMaxAmp_i/Amp_i[0].Amp/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (0.188ns logic, 0.336ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Sub_ped_delay_8_5 (SLICE_X4Y115.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FindMaxAmp_i/Sub_ped_8_5 (FF)
  Destination:          FindMaxAmp_i/Sub_ped_delay_8_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.545ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (1.014 - 1.007)
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FindMaxAmp_i/Sub_ped_8_5 to FindMaxAmp_i/Sub_ped_delay_8_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y114.XQ      Tcko                  0.331   FindMaxAmp_i/Sub_ped_8_5
                                                       FindMaxAmp_i/Sub_ped_8_5
    SLICE_X4Y115.BX      net (fanout=2)        0.296   FindMaxAmp_i/Sub_ped_8_5
    SLICE_X4Y115.CLK     Tckdi       (-Th)     0.082   FindMaxAmp_i/Sub_ped_delay_8_5
                                                       FindMaxAmp_i/Sub_ped_delay_8_5
    -------------------------------------------------  ---------------------------
    Total                                      0.545ns (0.249ns logic, 0.296ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" TS_MuxClock_in / 4 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 4.850ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: FindMaxAmp_i/DelayENDCycle<9>/CLK
  Logical resource: FindMaxAmp_i/Mshreg_DelayENDCycle_9/SRL16E/WS
  Location pin: SLICE_X64Y143.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------
Slack: 4.850ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: FindMaxAmp_i/DelayReset<5>/CLK
  Logical resource: FindMaxAmp_i/Mshreg_DelayReset_5/SRL16E/WS
  Location pin: SLICE_X24Y122.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------
Slack: 4.878ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.250ns
  High pulse: 3.125ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: FindMaxAmp_i/DelayENDCycle<9>/CLK
  Logical resource: FindMaxAmp_i/Mshreg_DelayENDCycle_9/SRL16E/WS
  Location pin: SLICE_X64Y143.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_MuxClock_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MuxClock_in                 |     25.000ns|     10.000ns|     24.996ns|            0|            0|            0|        10910|
| TS_DLL_CLK2X_BUF              |     12.500ns|      5.012ns|          N/A|            0|            0|            7|            0|
| TS_DLL_CLKDV_BUF              |     50.000ns|      3.928ns|          N/A|            0|            0|           43|            0|
| TS_DLL_CLKFX_BUF              |      6.250ns|      6.249ns|          N/A|            0|            0|        10860|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock MuxClock_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MuxClock_in    |    6.249|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Qclock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Qclock         |    3.003|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11378 paths, 0 nets, and 1563 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep 28 10:38:19 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 379 MB



