# vsim -c -sv_seed 10 -cvgperinstance -voptargs="+acc" -coverage -voptargs="+cover=all" -assertdebug -voptargs="+ASSERTION_ON" "+UVM_VERBOSITY=UVM_LOW" "+UVM_TESTNAME=usb_base_test" -l ../../../USB_3.1/scratch_area/log/usb_base_test_10/usb_base_test_10.log -do "coverage save -onexit ../../../USB_3.1/scratch_area/log/usb_base_test_10/usb_base_test_10.ucdb;run -all; exit" work.top 
# Start time: 08:46:10 on Sep 29,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.buff_intf(fast__2)
# Loading work.phy_intf(fast__2)
# Loading work.usb_top(fast)
# Loading work.usb3_top(fast)
# Loading work.usb3_pipe(fast)
# Loading work.usb3_descramble(fast)
# Loading work.usb3_lfsr(fast)
# Loading work.usb3_scramble(fast)
# Loading work.mf_usb3_rx(fast)
# Loading work.mf_usb3_tx(fast)
# Loading work.usb3_ltssm(fast)
# Loading work.usb3_link(fast)
# Loading work.usb3_crc_dpp32(fast)
# Loading work.usb3_crc_dpp24(fast)
# Loading work.usb3_crc_dpp16(fast)
# Loading work.usb3_crc_dpp8(fast)
# Loading work.usb3_crc_hp(fast)
# Loading work.usb3_crc_cw(fast)
# Loading work.usb3_protocol(fast)
# Loading work.usb3_ep0(fast)
# Loading work.mf_usb3_ep0in(fast)
# Loading work.mf_usb3_descrip(fast)
# Loading work.usb3_ep(fast)
# Loading work.mf_usb3_ep(fast)
# Loading work.mf_usb3_pll(fast)
# Loading work.usb2_top(fast)
# Loading work.usb2_ulpi(fast)
# Loading work.usb2_packet(fast)
# Loading work.usb2_crc5(fast)
# Loading work.usb2_crc16(fast)
# Loading work.usb2_protocol(fast)
# Loading work.usb2_ep0(fast)
# Loading work.mf_usb2_ep0in(fast)
# Loading work.mf_usb2_descrip(fast)
# Loading work.usb2_ep(fast)
# Loading work.mf_usb2_ep(fast)
# Loading work.buff_intf(fast)
# Loading work.phy_intf(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'buf_in_data'. The port definition is at: ../../../USB_3.1/project_area/design/rtl/usb_top.v(74).
#    Time: 0 ps  Iteration: 0  Instance: /top/DUT File: ../../../USB_3.1/project_area/verif/tb/top.sv Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (11) for port 'buf_in_commit_len'. The port definition is at: ../../../USB_3.1/project_area/design/rtl/usb_top.v(78).
#    Time: 0 ps  Iteration: 0  Instance: /top/DUT File: ../../../USB_3.1/project_area/verif/tb/top.sv Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'buf_out_q'. The port definition is at: ../../../USB_3.1/project_area/design/rtl/usb_top.v(81).
#    Time: 0 ps  Iteration: 0  Instance: /top/DUT File: ../../../USB_3.1/project_area/verif/tb/top.sv Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (11) for port 'buf_out_len'. The port definition is at: ../../../USB_3.1/project_area/design/rtl/usb_top.v(82).
#    Time: 0 ps  Iteration: 0  Instance: /top/DUT File: ../../../USB_3.1/project_area/verif/tb/top.sv Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'buf_in_data'. The port definition is at: ../../../USB_3.1/project_area/design/rtl/usb3_top.v(72).
#    Time: 0 ps  Iteration: 0  Instance: /top/DUT/usb3_top_inst File: ../../../USB_3.1/project_area/design/rtl/usb_top.v Line: 105
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (10) for port 'buf_in_commit_len'. The port definition is at: ../../../USB_3.1/project_area/design/rtl/usb3_top.v(77).
#    Time: 0 ps  Iteration: 0  Instance: /top/DUT/usb3_top_inst File: ../../../USB_3.1/project_area/design/rtl/usb_top.v Line: 105
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'buf_out_q'. The port definition is at: ../../../USB_3.1/project_area/design/rtl/usb3_top.v(81).
#    Time: 0 ps  Iteration: 0  Instance: /top/DUT/usb3_top_inst File: ../../../USB_3.1/project_area/design/rtl/usb_top.v Line: 105
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (10) for port 'buf_out_len'. The port definition is at: ../../../USB_3.1/project_area/design/rtl/usb3_top.v(82).
#    Time: 0 ps  Iteration: 0  Instance: /top/DUT/usb3_top_inst File: ../../../USB_3.1/project_area/design/rtl/usb_top.v Line: 105
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'phy_tx_margin'. The port definition is at: ../../../USB_3.1/project_area/design/rtl/usb3_pipe.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /top/DUT/usb3_top_inst/iu3p File: ../../../USB_3.1/project_area/design/rtl/usb3_top.v Line: 297
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (9) for port 'buf_out_addr'. The port definition is at: ../../../USB_3.1/project_area/design/rtl/usb3_link.v(108).
#    Time: 0 ps  Iteration: 0  Instance: /top/DUT/usb3_top_inst/iu3l File: ../../../USB_3.1/project_area/design/rtl/usb3_top.v Line: 436
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (9) for port 'wraddress'. The port definition is at: ../../../USB_3.1/project_area/design/rtl/mf_usb3_ep0in.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /top/DUT/usb3_top_inst/iu3r/iu3ep0/iu3ep0i File: ../../../USB_3.1/project_area/design/rtl/usb3_ep0.v Line: 449
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (9) for port 'address'. The port definition is at: ../../../USB_3.1/project_area/design/rtl/mf_usb3_descrip.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /top/DUT/usb3_top_inst/iu3r/iu3ep0/iu3d File: ../../../USB_3.1/project_area/design/rtl/usb3_ep0.v Line: 458
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (9) for port 'buf_out_addr'. The port definition is at: ../../../USB_3.1/project_area/design/rtl/usb2_packet.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /top/DUT/usb2_inst/ip File: ../../../USB_3.1/project_area/design/rtl/usb2_top.v Line: 191
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (6) for port 'buf_in_addr'. The port definition is at: ../../../USB_3.1/project_area/design/rtl/usb2_ep0.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /top/DUT/usb2_inst/ipr/iep0 File: ../../../USB_3.1/project_area/design/rtl/usb2_protocol.v Line: 189
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'buf_out_addr'. The port definition is at: ../../../USB_3.1/project_area/design/rtl/usb2_ep0.v(29).
#    Time: 0 ps  Iteration: 0  Instance: /top/DUT/usb2_inst/ipr/iep0 File: ../../../USB_3.1/project_area/design/rtl/usb2_protocol.v Line: 189
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (9) for port 'wraddress'. The port definition is at: ../../../USB_3.1/project_area/design/rtl/mf_usb2_ep0in.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /top/DUT/usb2_inst/ipr/iep0/iu2ep0i File: ../../../USB_3.1/project_area/design/rtl/usb2_ep0.v Line: 157
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'address'. The port definition is at: ../../../USB_3.1/project_area/design/rtl/mf_usb2_descrip.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /top/DUT/usb2_inst/ipr/iep0/iu2d File: ../../../USB_3.1/project_area/design/rtl/usb2_ep0.v Line: 173
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# coverage save -onexit ../../../USB_3.1/scratch_area/log/usb_base_test_10/usb_base_test_10.ucdb
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test usb_base_test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------------
# Name                             Type                    Size  Value
# --------------------------------------------------------------------
# uvm_test_top                     usb_base_test           -     @476 
#   env_h                          usb_env                 -     @483 
#     buff_mst_agent_h             buff_mst_agent          -     @599 
#       cov_h                      buff_mst_agent_cov      -     @753 
#         analysis_imp             uvm_analysis_imp        -     @760 
#         buff_mst_agent_cov_port  uvm_analysis_imp        -     @771 
#       drv_h                      buff_mst_agent_drv      -     @621 
#         rsp_port                 uvm_analysis_port       -     @636 
#         seq_item_port            uvm_seq_item_pull_port  -     @628 
#       mon_h                      buff_mst_agent_mon      -     @614 
#         buff_mst_agent_mon_port  uvm_analysis_port       -     @784 
#       sqr_h                      buff_mst_agent_sqr      -     @644 
#         rsp_export               uvm_analysis_export     -     @651 
#         seq_item_export          uvm_seq_item_pull_imp   -     @745 
#         arbitration_queue        array                   0     -    
#         lock_queue               array                   0     -    
#         num_last_reqs            integral                32    'd1  
#         num_last_rsps            integral                32    'd1  
#     phy_rx_agent_h               phy_rx_agent            -     @606 
#       cov_h                      phy_rx_agent_cov        -     @941 
#         analysis_imp             uvm_analysis_imp        -     @948 
#         phy_rx_agent_cov_port    uvm_analysis_imp        -     @959 
#       drv_h                      phy_rx_agent_drv        -     @809 
#         rsp_port                 uvm_analysis_port       -     @824 
#         seq_item_port            uvm_seq_item_pull_port  -     @816 
#       mon_h                      phy_rx_agent_mon        -     @802 
#         phy_rx_agent_mon_port    uvm_analysis_port       -     @972 
#       sqr_h                      phy_rx_agent_sqr        -     @832 
#         rsp_export               uvm_analysis_export     -     @839 
#         seq_item_export          uvm_seq_item_pull_imp   -     @933 
#         arbitration_queue        array                   0     -    
#         lock_queue               array                   0     -    
#         num_last_reqs            integral                32    'd1  
#         num_last_rsps            integral                32    'd1  
#     v_sqr_h                      usb_virtual_sqr         -     @490 
#       buff_mst_agent_sqr_h       buff_mst_agent_sqr      -     @994 
#         rsp_export               uvm_analysis_export     -     @1001
#         seq_item_export          uvm_seq_item_pull_imp   -     @1095
#         arbitration_queue        array                   0     -    
#         lock_queue               array                   0     -    
#         num_last_reqs            integral                32    'd1  
#         num_last_rsps            integral                32    'd1  
#       phy_rx_agent_sqr_h         phy_rx_agent_sqr        -     @1103
#         rsp_export               uvm_analysis_export     -     @1110
#         seq_item_export          uvm_seq_item_pull_imp   -     @1204
#         arbitration_queue        array                   0     -    
#         lock_queue               array                   0     -    
#         num_last_reqs            integral                32    'd1  
#         num_last_rsps            integral                32    'd1  
#       rsp_export                 uvm_analysis_export     -     @497 
#       seq_item_export            uvm_seq_item_pull_imp   -     @591 
#       arbitration_queue          array                   0     -    
#       lock_queue                 array                   0     -    
#       num_last_reqs              integral                32    'd1  
#       num_last_rsps              integral                32    'd1  
# --------------------------------------------------------------------
# 
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 59 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   buff_mst_agent
#   buff_mst_agent_cov
#   buff_mst_agent_drv
#   buff_mst_agent_mon
#   buff_mst_agent_sqr
#   buff_slv_agent
#   buff_slv_agent_mon
#   buff_tx
#   phy_rx_agent
#   phy_rx_agent_cov
#   phy_rx_agent_drv
#   phy_rx_agent_mon
#   phy_rx_agent_sqr
#   phy_tx
#   phy_tx_agent
#   phy_tx_agent_mon
#   questa_uvm_recorder
#   usb_base_seq
#   usb_base_test
#   usb_env
#   usb_virtual_sqr
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO ../../../USB_3.1/project_area/verif/agents/phy_rx_agent/phy_rx_agent_mon.sv(40) @ 0: uvm_test_top.env_h.phy_rx_agent_h.mon_h [phy_rx_agent_mon] Monitor Run Phase
# UVM_INFO ../../../USB_3.1/project_area/verif/agents/phy_rx_agent/phy_rx_agent_cov.sv(50) @ 0: uvm_test_top.env_h.phy_rx_agent_h.cov_h [phy_rx_agent_COV] From Coverage Run Phase
# UVM_INFO ../../../USB_3.1/project_area/verif/agents/buff_mst_agent/buff_mst_agent_mon.sv(40) @ 0: uvm_test_top.env_h.buff_mst_agent_h.mon_h [buff_mst_agent_mon] Monitor Run Phase
# UVM_INFO ../../../USB_3.1/project_area/verif/agents/buff_mst_agent/buff_mst_agent_cov.sv(50) @ 0: uvm_test_top.env_h.buff_mst_agent_h.cov_h [buff_mst_agent_COV] From Coverage Run Phase
# **************************************************
# ****************** TEST Summary ******************
# **************************************************
# **************************************************
# ****************** TEST  PASSED ******************
# **************************************************
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    6
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [UVMTOP]     1
# [buff_mst_agent_COV]     1
# [buff_mst_agent_mon]     1
# [phy_rx_agent_COV]     1
# [phy_rx_agent_mon]     1
# ** Note: $finish    : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ps  Iteration: 215  Instance: /top
# Saving coverage database on exit...
# End time: 08:46:44 on Sep 29,2023, Elapsed time: 0:00:34
# Errors: 0, Warnings: 17
