#Timing report of worst 33 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:blueled.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                        0.000     0.000
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                       1.701     1.701
$iopadmap$helloworldfpga.blueled.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.blueled.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:blueled.outpad[0] (.output)                                                   0.000    11.510
data arrival time                                                                          11.510

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clock uncertainty                                                                 0.000     0.000
output external delay                                                             0.000     0.000
data required time                                                                          0.000
-------------------------------------------------------------------------------------------------
data required time                                                                          0.000
data arrival time                                                                         -11.510
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -11.510


#Path 2
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:leda.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                       0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                     0.000     0.000
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
$iopadmap$helloworldfpga.leda.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.leda.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:leda.outpad[0] (.output)                                                   0.000    11.510
data arrival time                                                                       11.510

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
clock uncertainty                                                              0.000     0.000
output external delay                                                          0.000     0.000
data required time                                                                       0.000
----------------------------------------------------------------------------------------------
data required time                                                                       0.000
data arrival time                                                                      -11.510
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -11.510


#Path 3
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:ledb.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                       0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                     0.000     0.000
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
$iopadmap$helloworldfpga.ledb.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.ledb.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:ledb.outpad[0] (.output)                                                   0.000    11.510
data arrival time                                                                       11.510

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
clock uncertainty                                                              0.000     0.000
output external delay                                                          0.000     0.000
data required time                                                                       0.000
----------------------------------------------------------------------------------------------
data required time                                                                       0.000
data arrival time                                                                      -11.510
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -11.510


#Path 4
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:ledc.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                       0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                     0.000     0.000
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
$iopadmap$helloworldfpga.ledc.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.ledc.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:ledc.outpad[0] (.output)                                                   0.000    11.510
data arrival time                                                                       11.510

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
clock uncertainty                                                              0.000     0.000
output external delay                                                          0.000     0.000
data required time                                                                       0.000
----------------------------------------------------------------------------------------------
data required time                                                                       0.000
data arrival time                                                                      -11.510
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -11.510


#Path 5
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:ledd.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                       0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                     0.000     0.000
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
$iopadmap$helloworldfpga.ledd.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.ledd.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:ledd.outpad[0] (.output)                                                   0.000    11.510
data arrival time                                                                       11.510

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
clock uncertainty                                                              0.000     0.000
output external delay                                                          0.000     0.000
data required time                                                                       0.000
----------------------------------------------------------------------------------------------
data required time                                                                       0.000
data arrival time                                                                      -11.510
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -11.510


#Path 6
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:lede.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                       0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                     0.000     0.000
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
$iopadmap$helloworldfpga.lede.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.lede.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:lede.outpad[0] (.output)                                                   0.000    11.510
data arrival time                                                                       11.510

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
clock uncertainty                                                              0.000     0.000
output external delay                                                          0.000     0.000
data required time                                                                       0.000
----------------------------------------------------------------------------------------------
data required time                                                                       0.000
data arrival time                                                                      -11.510
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -11.510


#Path 7
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:ledf.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                       0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                     0.000     0.000
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
$iopadmap$helloworldfpga.ledf.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.ledf.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:ledf.outpad[0] (.output)                                                   0.000    11.510
data arrival time                                                                       11.510

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
clock uncertainty                                                              0.000     0.000
output external delay                                                          0.000     0.000
data required time                                                                       0.000
----------------------------------------------------------------------------------------------
data required time                                                                       0.000
data arrival time                                                                      -11.510
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -11.510


#Path 8
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                             0.000     0.000
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     4.290
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     5.286
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
led_dffe_Q_EN_LUT3_I2_4_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     6.281
led_dffe_Q_EN_LUT3_I2_4_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     7.277
led_dffe_Q_EN_LUT3_I2_2_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     7.277
led_dffe_Q_EN_LUT3_I2_2_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     8.273
led_dffe_Q_EN_LUT3_I2_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     8.273
led_dffe_Q_EN_LUT3_I2_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.578
led_dffe_Q_EN_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                             0.000     9.578
led_dffe_Q_EN_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                              1.462    11.040
cnt_dff_Q_2.QD[0] (Q_FRAG)                                                               0.000    11.040
data arrival time                                                                                 11.040

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
cnt_dff_Q_2.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                        0.000     0.000
cell setup time                                                                          0.105     0.105
data required time                                                                                 0.105
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.105
data arrival time                                                                                -11.040
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.935


#Path 9
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                             0.000     0.000
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     4.290
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     5.286
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
led_dffe_Q_EN_LUT3_I2_4_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     6.281
led_dffe_Q_EN_LUT3_I2_4_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     7.277
led_dffe_Q_EN_LUT3_I2_2_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     7.277
led_dffe_Q_EN_LUT3_I2_2_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     8.273
led_dffe_Q_EN_LUT3_I2_1_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     8.273
led_dffe_Q_EN_LUT3_I2_1_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     9.578
led_dffe_Q_EN_LUT3_I2_1.t_frag.XSL[0] (T_FRAG)                                           0.000     9.578
led_dffe_Q_EN_LUT3_I2_1.t_frag.XZ[0] (T_FRAG)                                            1.462    11.040
cnt_dff_Q_3.QD[0] (Q_FRAG)                                                               0.000    11.040
data arrival time                                                                                 11.040

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
cnt_dff_Q_3.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                        0.000     0.000
cell setup time                                                                          0.105     0.105
data required time                                                                                 0.105
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.105
data arrival time                                                                                -11.040
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.935


#Path 10
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                             0.000     0.000
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     4.290
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     5.286
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
led_dffe_Q_EN_LUT3_I2_4_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     6.281
led_dffe_Q_EN_LUT3_I2_4_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     7.277
led_dffe_Q_EN_LUT3_I2_2_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     7.277
led_dffe_Q_EN_LUT3_I2_2_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     8.273
led_dffe_Q_EN_LUT3_I2_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     8.273
led_dffe_Q_EN_LUT3_I2_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.578
led_dffe_Q_EN_LUT3_I2_O_LUT3_O.t_frag.XAB[0] (T_FRAG)                                    0.000     9.578
led_dffe_Q_EN_LUT3_I2_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.305    10.883
cnt_dff_Q_1.QD[0] (Q_FRAG)                                                               0.000    10.883
data arrival time                                                                                 10.883

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
cnt_dff_Q_1.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                        0.000     0.000
cell setup time                                                                          0.105     0.105
data required time                                                                                 0.105
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.105
data arrival time                                                                                -10.883
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.778


#Path 11
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                             0.000     0.000
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     4.290
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     5.286
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
led_dffe_Q_EN_LUT3_I2_4_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     6.281
led_dffe_Q_EN_LUT3_I2_4_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     7.277
led_dffe_Q_EN_LUT3_I2_2_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     7.277
led_dffe_Q_EN_LUT3_I2_2_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     8.273
led_dffe_Q_EN_LUT3_I2_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   0.000     8.273
led_dffe_Q_EN_LUT3_I2_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305     9.578
led_dffe_Q_EN_LUT3_I2_O_LUT4_O.c_frag.TBS[0] (C_FRAG)                                    0.000     9.578
led_dffe_Q_EN_LUT3_I2_O_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     0.996    10.574
cnt_dff_Q.QD[0] (Q_FRAG)                                                                 0.000    10.574
data arrival time                                                                                 10.574

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
cnt_dff_Q.QCK[0] (Q_FRAG)                                                                0.000     0.000
clock uncertainty                                                                        0.000     0.000
cell setup time                                                                          0.105     0.105
data required time                                                                                 0.105
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.105
data arrival time                                                                                -10.574
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.468


#Path 12
Startpoint: cnt_dff_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_10.QCK[0] (Q_FRAG)                                                                              0.000     0.000
cnt_dff_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     0.000     6.262
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.549     7.812
led_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.812
led_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.117
led_dffe_Q_EN_LUT3_I2_4.t_frag.XAB[0] (T_FRAG)                                                            0.000     9.117
led_dffe_Q_EN_LUT3_I2_4.t_frag.XZ[0] (T_FRAG)                                                             1.305    10.423
cnt_dff_Q_7.QD[0] (Q_FRAG)                                                                                0.000    10.423
data arrival time                                                                                                  10.423

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_7.QCK[0] (Q_FRAG)                                                                               0.000     0.000
clock uncertainty                                                                                         0.000     0.000
cell setup time                                                                                           0.105     0.105
data required time                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.105
data arrival time                                                                                                 -10.423
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -10.317


#Path 13
Startpoint: cnt_dff_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_10.QCK[0] (Q_FRAG)                                                                              0.000     0.000
cnt_dff_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     0.000     6.262
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.549     7.812
led_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.812
led_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.117
led_dffe_Q_EN_LUT3_I2_6.t_frag.XAB[0] (T_FRAG)                                                            0.000     9.117
led_dffe_Q_EN_LUT3_I2_6.t_frag.XZ[0] (T_FRAG)                                                             1.305    10.423
cnt_dff_Q_15.QD[0] (Q_FRAG)                                                                               0.000    10.423
data arrival time                                                                                                  10.423

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_15.QCK[0] (Q_FRAG)                                                                              0.000     0.000
clock uncertainty                                                                                         0.000     0.000
cell setup time                                                                                           0.105     0.105
data required time                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.105
data arrival time                                                                                                 -10.423
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -10.317


#Path 14
Startpoint: cnt_dff_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_10.QCK[0] (Q_FRAG)                                                                              0.000     0.000
cnt_dff_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     0.000     6.262
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.549     7.812
led_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.812
led_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.117
led_dffe_Q_EN_LUT3_I2_5.t_frag.XAB[0] (T_FRAG)                                                            0.000     9.117
led_dffe_Q_EN_LUT3_I2_5.t_frag.XZ[0] (T_FRAG)                                                             1.305    10.423
cnt_dff_Q_12.QD[0] (Q_FRAG)                                                                               0.000    10.423
data arrival time                                                                                                  10.423

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_12.QCK[0] (Q_FRAG)                                                                              0.000     0.000
clock uncertainty                                                                                         0.000     0.000
cell setup time                                                                                           0.105     0.105
data required time                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.105
data arrival time                                                                                                 -10.423
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -10.317


#Path 15
Startpoint: cnt_dff_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_10.QCK[0] (Q_FRAG)                                                                              0.000     0.000
cnt_dff_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     0.000     6.262
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.549     7.812
led_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.812
led_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.117
led_dffe_Q_EN_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                              0.000     9.117
led_dffe_Q_EN_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                               1.305    10.423
cnt_dff_Q_23.QD[0] (Q_FRAG)                                                                               0.000    10.423
data arrival time                                                                                                  10.423

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_23.QCK[0] (Q_FRAG)                                                                              0.000     0.000
clock uncertainty                                                                                         0.000     0.000
cell setup time                                                                                           0.105     0.105
data required time                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.105
data arrival time                                                                                                 -10.423
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -10.317


#Path 16
Startpoint: cnt_dff_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_10.QCK[0] (Q_FRAG)                                                                              0.000     0.000
cnt_dff_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     0.000     6.262
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.549     7.812
led_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.812
led_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.117
led_dffe_Q_EN_LUT3_I2_2.t_frag.XAB[0] (T_FRAG)                                                            0.000     9.117
led_dffe_Q_EN_LUT3_I2_2.t_frag.XZ[0] (T_FRAG)                                                             1.305    10.423
cnt_dff_Q_4.QD[0] (Q_FRAG)                                                                                0.000    10.423
data arrival time                                                                                                  10.423

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_4.QCK[0] (Q_FRAG)                                                                               0.000     0.000
clock uncertainty                                                                                         0.000     0.000
cell setup time                                                                                           0.105     0.105
data required time                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.105
data arrival time                                                                                                 -10.423
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -10.317


#Path 17
Startpoint: cnt_dff_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_10.QCK[0] (Q_FRAG)                                                                              0.000     0.000
cnt_dff_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     0.000     6.262
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.549     7.812
led_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.812
led_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.117
led_dffe_Q_EN_LUT3_I2_3.t_frag.XAB[0] (T_FRAG)                                                            0.000     9.117
led_dffe_Q_EN_LUT3_I2_3.t_frag.XZ[0] (T_FRAG)                                                             1.305    10.423
cnt_dff_Q_5.QD[0] (Q_FRAG)                                                                                0.000    10.423
data arrival time                                                                                                  10.423

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_5.QCK[0] (Q_FRAG)                                                                               0.000     0.000
clock uncertainty                                                                                         0.000     0.000
cell setup time                                                                                           0.105     0.105
data required time                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.105
data arrival time                                                                                                 -10.423
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -10.317


#Path 18
Startpoint: cnt_dff_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
cnt_dff_Q_10.QCK[0] (Q_FRAG)                                                                              0.000     0.000
cnt_dff_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
led_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                     0.000     6.262
led_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.549     7.812
led_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.812
led_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.117
led_dffe_Q.QEN[0] (Q_FRAG)                                                                                0.000     9.117
data arrival time                                                                                                   9.117

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                         0.000     0.000
cell setup time                                                                                          -0.591    -0.591
data required time                                                                                                 -0.591
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.591
data arrival time                                                                                                  -9.117
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -9.708


#Path 19
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                            0.000     0.000
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.593     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
led_dffe_Q_EN_LUT3_I2_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     5.286
led_dffe_Q_EN_LUT3_I2_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     6.591
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_2_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     6.591
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_2_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     7.896
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_2.t_frag.XAB[0] (T_FRAG)                                 0.000     7.896
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                  1.305     9.202
cnt_dff_Q_11.QD[0] (Q_FRAG)                                                             0.000     9.202
data arrival time                                                                                 9.202

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                0.000     0.000
cnt_dff_Q_11.QCK[0] (Q_FRAG)                                                            0.000     0.000
clock uncertainty                                                                       0.000     0.000
cell setup time                                                                         0.105     0.105
data required time                                                                                0.105
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.105
data arrival time                                                                                -9.202
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -9.096


#Path 20
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                             0.000     0.000
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     4.290
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     5.286
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     6.281
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     7.587
led_dffe_Q_EN_LUT3_I2_O_LUT2_O.t_frag.XSL[0] (T_FRAG)                                    0.000     7.587
led_dffe_Q_EN_LUT3_I2_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.462     9.049
cnt_dff_Q_8.QD[0] (Q_FRAG)                                                               0.000     9.049
data arrival time                                                                                  9.049

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
cnt_dff_Q_8.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                        0.000     0.000
cell setup time                                                                          0.105     0.105
data required time                                                                                 0.105
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.105
data arrival time                                                                                 -9.049
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.943


#Path 21
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                             0.000     0.000
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     4.290
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     5.286
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
led_dffe_Q_EN_LUT3_I2_4_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     6.281
led_dffe_Q_EN_LUT3_I2_4_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     7.277
led_dffe_Q_EN_LUT3_I2_O_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                  0.000     7.277
led_dffe_Q_EN_LUT3_I2_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                   1.305     8.582
cnt_dff_Q_6.QD[0] (Q_FRAG)                                                               0.000     8.582
data arrival time                                                                                  8.582

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
cnt_dff_Q_6.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                        0.000     0.000
cell setup time                                                                          0.105     0.105
data required time                                                                                 0.105
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.105
data arrival time                                                                                 -8.582
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.477


#Path 22
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                             0.000     0.000
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     4.290
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     5.286
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
cnt_dff_Q_10.QD[0] (Q_FRAG)                                                              0.000     7.587
data arrival time                                                                                  7.587

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
cnt_dff_Q_10.QCK[0] (Q_FRAG)                                                             0.000     0.000
clock uncertainty                                                                        0.000     0.000
cell setup time                                                                          0.105     0.105
data required time                                                                                 0.105
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.105
data arrival time                                                                                 -7.587
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.481


#Path 23
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                             0.000     0.000
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     4.290
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     5.286
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     5.286
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     6.281
led_dffe_Q_EN_LUT3_I2_O_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                  0.000     6.281
led_dffe_Q_EN_LUT3_I2_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                   1.305     7.587
cnt_dff_Q_9.QD[0] (Q_FRAG)                                                               0.000     7.587
data arrival time                                                                                  7.587

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
cnt_dff_Q_9.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                        0.000     0.000
cell setup time                                                                          0.105     0.105
data required time                                                                                 0.105
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.105
data arrival time                                                                                 -7.587
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.481


#Path 24
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                            0.000     0.000
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.593     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
led_dffe_Q_EN_LUT3_I2_6_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                0.000     4.290
led_dffe_Q_EN_LUT3_I2_6_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                 1.305     5.596
led_dffe_Q_EN_LUT3_I2_O_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                                 0.000     5.596
led_dffe_Q_EN_LUT3_I2_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                  1.305     6.901
cnt_dff_Q_14.QD[0] (Q_FRAG)                                                             0.000     6.901
data arrival time                                                                                 6.901

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                0.000     0.000
cnt_dff_Q_14.QCK[0] (Q_FRAG)                                                            0.000     0.000
clock uncertainty                                                                       0.000     0.000
cell setup time                                                                         0.105     0.105
data required time                                                                                0.105
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.105
data arrival time                                                                                -6.901
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -6.795


#Path 25
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                            0.000     0.000
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.593     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3.t_frag.XAB[0] (T_FRAG)                                 0.000     5.286
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                                  1.305     6.591
cnt_dff_Q_13.QD[0] (Q_FRAG)                                                             0.000     6.591
data arrival time                                                                                 6.591

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                0.000     0.000
cnt_dff_Q_13.QCK[0] (Q_FRAG)                                                            0.000     0.000
clock uncertainty                                                                       0.000     0.000
cell setup time                                                                         0.105     0.105
data required time                                                                                0.105
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.105
data arrival time                                                                                -6.591
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -6.486


#Path 26
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                            0.000     0.000
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.593     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.600
led_dffe_Q_EN_LUT3_I2_O_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                                 0.000     4.600
led_dffe_Q_EN_LUT3_I2_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                  1.305     5.905
cnt_dff_Q_17.QD[0] (Q_FRAG)                                                             0.000     5.905
data arrival time                                                                                 5.905

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                0.000     0.000
cnt_dff_Q_17.QCK[0] (Q_FRAG)                                                            0.000     0.000
clock uncertainty                                                                       0.000     0.000
cell setup time                                                                         0.105     0.105
data required time                                                                                0.105
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.105
data arrival time                                                                                -5.905
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -5.800


#Path 27
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                            0.000     0.000
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.593     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.600
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_5.t_frag.XAB[0] (T_FRAG)                                 0.000     4.600
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                                  1.305     5.905
cnt_dff_Q_18.QD[0] (Q_FRAG)                                                             0.000     5.905
data arrival time                                                                                 5.905

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                0.000     0.000
cnt_dff_Q_18.QCK[0] (Q_FRAG)                                                            0.000     0.000
clock uncertainty                                                                       0.000     0.000
cell setup time                                                                         0.105     0.105
data required time                                                                                0.105
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.105
data arrival time                                                                                -5.905
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -5.800


#Path 28
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                            0.000     0.000
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.593     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4.t_frag.XAB[0] (T_FRAG)                                 0.000     4.290
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                                  1.305     5.596
cnt_dff_Q_16.QD[0] (Q_FRAG)                                                             0.000     5.596
data arrival time                                                                                 5.596

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                0.000     0.000
cnt_dff_Q_16.QCK[0] (Q_FRAG)                                                            0.000     0.000
clock uncertainty                                                                       0.000     0.000
cell setup time                                                                         0.105     0.105
data required time                                                                                0.105
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.105
data arrival time                                                                                -5.596
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -5.490


#Path 29
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                            0.000     0.000
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.593     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6.t_frag.XAB[0] (T_FRAG)                                 0.000     3.295
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                                  1.305     4.600
cnt_dff_Q_19.QD[0] (Q_FRAG)                                                             0.000     4.600
data arrival time                                                                                 4.600

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                0.000     0.000
cnt_dff_Q_19.QCK[0] (Q_FRAG)                                                            0.000     0.000
clock uncertainty                                                                       0.000     0.000
cell setup time                                                                         0.105     0.105
data required time                                                                                0.105
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.105
data arrival time                                                                                -4.600
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -4.494


#Path 30
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                            0.000     0.000
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                           1.701     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_7.t_frag.XAB[0] (T_FRAG)                                 0.000     3.254
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                                  1.305     4.559
cnt_dff_Q_20.QD[0] (Q_FRAG)                                                             0.000     4.559
data arrival time                                                                                 4.559

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                0.000     0.000
cnt_dff_Q_20.QCK[0] (Q_FRAG)                                                            0.000     0.000
clock uncertainty                                                                       0.000     0.000
cell setup time                                                                         0.105     0.105
data required time                                                                                0.105
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.105
data arrival time                                                                                -4.559
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -4.454


#Path 31
Startpoint: cnt_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                  0.000     0.000
cnt_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT3_O_5.t_frag.XA2[0] (T_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                        1.605     3.307
cnt_dff_Q_21.QD[0] (Q_FRAG)                                                   0.000     3.307
data arrival time                                                                       3.307

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_21.QCK[0] (Q_FRAG)                                                  0.000     0.000
clock uncertainty                                                             0.000     0.000
cell setup time                                                               0.105     0.105
data required time                                                                      0.105
---------------------------------------------------------------------------------------------
data required time                                                                      0.105
data arrival time                                                                      -3.307
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -3.202


#Path 32
Startpoint: cnt_dff_Q_22.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : cnt_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_22.QCK[0] (Q_FRAG)                                                  0.000     0.000
cnt_dff_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_8.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT3_I2_O_LUT2_O_8.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
cnt_dff_Q_22.QD[0] (Q_FRAG)                                                   0.000     3.164
data arrival time                                                                       3.164

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
cnt_dff_Q_22.QCK[0] (Q_FRAG)                                                  0.000     0.000
clock uncertainty                                                             0.000     0.000
cell setup time                                                               0.105     0.105
data required time                                                                      0.105
---------------------------------------------------------------------------------------------
data required time                                                                      0.105
data arrival time                                                                      -3.164
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -3.058


#Path 33
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                       0.000     0.000
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701     1.701
led_LUT1_I0.f_frag.FS[0] (F_FRAG)                                0.000     1.701
led_LUT1_I0.f_frag.FZ[0] (F_FRAG)                                0.612     2.313
led_dffe_Q.QD[0] (Q_FRAG)                                        0.000     2.313
data arrival time                                                          2.313

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                  0.105     0.105
data required time                                                         0.105
--------------------------------------------------------------------------------
data required time                                                         0.105
data arrival time                                                         -2.313
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.208


#End of timing report
