--***************************************************************
--
-- Authors: C. A. Snyder
--				B. Rutledge
--				M. Bbela 	
--			
-- File: enhanced_prio.vhd
--
-- Design units:
--
-- ENTITY enhanced_prio
-- ARCHITECTURE prio_arch
-- Purpose:  
-- Inputs: r: 10 bit, represents votes
-- Outputs: fst: 4 bit
--				snd: 4 bit
-- 
-- Library/Package:
-- ieee.std_logic_1164: to use std_logic
--
-- Software/Version:
-- Simulated by: Altera Quartus v13.0.1
-- Synthesized by: Altera Quartus v13.0.1
--
-- Revision History
-- Version 1.0:
-- Date: 9/15/2015
-- Comments: Original
--
--*************************************************************** 
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;	
ENTITY enhanced_prio IS 
	PORT(
		r: IN std_logic_vector(9 DOWNTO 0);
		fst, snd: OUT std_logic_vector(3 DOWNTO 0)
	);
END enhanced_prio;
