
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 ebf23cd6, gcc 7.5.0-3ubuntu1~18.04 -fPIC -Os)


-- Executing script file `colorlight_5a_75b.ys' --

1. Executing Verilog-2005 frontend: /home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v
Parsing Verilog input from `/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v' to AST representation.
Storing AST representation for module `$abstract\InstructionCache'.
Storing AST representation for module `$abstract\DataCache'.
Storing AST representation for module `$abstract\VexRiscv'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v
Parsing Verilog input from `/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v' to AST representation.
Storing AST representation for module `$abstract\colorlight_5a_75b'.
Successfully finished Verilog frontend.

3. Executing ATTRMAP pass (move or copy attributes).

4. Executing SYNTH_ECP5 pass.

4.1. Executing Verilog-2005 frontend: /opt/yosys/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/opt/yosys/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /opt/yosys/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/opt/yosys/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

4.3. Executing HIERARCHY pass (managing design hierarchy).

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\colorlight_5a_75b'.
Generating RTLIL representation for module `\colorlight_5a_75b'.

4.4.1. Analyzing design hierarchy..
Top module:  \colorlight_5a_75b

4.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\VexRiscv'.
Generating RTLIL representation for module `\VexRiscv'.

4.4.3. Analyzing design hierarchy..
Top module:  \colorlight_5a_75b
Used module:     \VexRiscv

4.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\DataCache'.
Generating RTLIL representation for module `\DataCache'.
/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0: Warning: System task `$display' outside initial block is unsupported.

4.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\InstructionCache'.
Generating RTLIL representation for module `\InstructionCache'.

4.4.6. Analyzing design hierarchy..
Top module:  \colorlight_5a_75b
Used module:     \VexRiscv
Used module:         \DataCache
Used module:         \InstructionCache

4.4.7. Analyzing design hierarchy..
Top module:  \colorlight_5a_75b
Used module:     \VexRiscv
Used module:         \DataCache
Used module:         \InstructionCache
Removing unused module `$abstract\colorlight_5a_75b'.
Removing unused module `$abstract\VexRiscv'.
Removing unused module `$abstract\DataCache'.
Removing unused module `$abstract\InstructionCache'.
Removed 4 unused modules.

4.5. Executing PROC pass (convert processes to netlists).

4.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$794'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$793'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$792'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$791'.
Cleaned up 1 empty switch.

4.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:263$1815 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:218$1793 in module InstructionCache.
Marked 3 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:202$1788 in module InstructionCache.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:193$1786 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:185$1785 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:178$1784 in module InstructionCache.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:989$1755 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:929$1738 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:919$1735 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:910$1734 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:897$1731 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:882$1730 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:867$1729 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:852$1728 in module DataCache.
Marked 6 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:830$1725 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:818$1704 in module DataCache.
Marked 6 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:799$1696 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:790$1695 in module DataCache.
Marked 7 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:767$1691 in module DataCache.
Marked 5 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:751$1688 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:741$1685 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:717$1666 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:703$1664 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:689$1662 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:675$1660 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:661$1658 in module DataCache.
Marked 6 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:642$1655 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:635$1654 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:628$1652 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:618$1651 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:608$1650 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:598$1649 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:585$1648 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:578$1647 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:571$1646 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:564$1645 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:557$1644 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:542$1638 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:535$1636 in module DataCache.
Marked 5 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5232$1428 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5225$1427 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5148$1360 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5139$1357 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5130$1356 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5104$1347 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5090$1346 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5076$1341 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5026$1328 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5011$1327 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5004$1326 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4995$1322 in module VexRiscv.
Marked 8 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4941$1317 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$1306 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4914$1305 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4907$1304 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4900$1303 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4889$1296 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4873$1294 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4863$1293 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4853$1292 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4843$1291 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4827$1285 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4767$1275 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4732$1273 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4716$1268 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4636$1264 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4624$1257 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4586$1247 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4558$1245 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$1237 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4456$1236 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4390$1233 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4374$1230 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4360$1226 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4351$1224 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4275$1195 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4208$1188 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4193$1186 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4174$1185 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4164$1184 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4153$1179 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4132$1176 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4083$1162 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4073$1161 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4063$1158 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4050$1157 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3982$1139 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3937$1132 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3898$1125 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3878$1114 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3867$1110 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3856$1106 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3841$1102 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3834$1101 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3827$1100 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3800$1094 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3790$1093 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3783$1091 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3773$1088 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3760$1086 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3740$1085 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3733$1084 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3723$1083 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3715$1082 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3705$1081 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3694$1080 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3684$1079 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3677$1078 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3666$1077 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3650$1072 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3640$1071 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3629$1070 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3616$1059 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3609$1056 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3596$1055 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3589$1054 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3580$1053 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3573$1052 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3566$1051 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3559$1050 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3528$1047 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3519$1045 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3511$1044 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3474$1043 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3443$1041 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3413$1039 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3400$1038 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2636$1037 in module VexRiscv.
Marked 17 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564 in module colorlight_5a_75b.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:982$561 in module colorlight_5a_75b.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:971$560 in module colorlight_5a_75b.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:960$559 in module colorlight_5a_75b.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:949$558 in module colorlight_5a_75b.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:938$557 in module colorlight_5a_75b.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:927$556 in module colorlight_5a_75b.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:916$555 in module colorlight_5a_75b.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:905$554 in module colorlight_5a_75b.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:629$246 in module colorlight_5a_75b.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:600$235 in module colorlight_5a_75b.
Marked 1 switch rules as full_case in process $proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:570$224 in module colorlight_5a_75b.
Removed a total of 0 dead cases.

4.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 29 redundant assignments.
Promoted 607 assignments to connections.

4.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1985$1581'.
  Set init value: \CsrPlugin_minstret = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1984$1580'.
  Set init value: \CsrPlugin_mcycle = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:470$790'.
  Set init value: \regs1 = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:469$789'.
  Set init value: \regs0 = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:468$788'.
  Set init value: \array_muxed7 = 2'00
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:467$787'.
  Set init value: \array_muxed6 = 3'000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:466$786'.
  Set init value: \array_muxed5 = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:465$785'.
  Set init value: \array_muxed4 = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:464$784'.
  Set init value: \array_muxed3 = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:463$783'.
  Set init value: \array_muxed2 = 4'0000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:462$782'.
  Set init value: \array_muxed1 = 0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:461$781'.
  Set init value: \array_muxed0 = 30'000000000000000000000000000000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:439$780'.
  Set init value: \csr_bankarray_interface4_bank_bus_dat_r = 8'00000000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:422$779'.
  Set init value: \csr_bankarray_interface3_bank_bus_dat_r = 8'00000000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:357$778'.
  Set init value: \csr_bankarray_interface2_bank_bus_dat_r = 8'00000000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:348$777'.
  Set init value: \csr_bankarray_interface1_bank_bus_dat_r = 8'00000000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:344$776'.
  Set init value: \csr_bankarray_sel_r = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:340$775'.
  Set init value: \csr_bankarray_sram_bus_dat_r = 8'00000000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:299$774'.
  Set init value: \csr_bankarray_interface0_bank_bus_dat_r = 8'00000000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:295$773'.
  Set init value: \count = 20'11110100001001000000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:292$772'.
  Set init value: \error = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:291$771'.
  Set init value: \slave_sel_r = 4'0000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:290$770'.
  Set init value: \slave_sel = 4'0000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:289$769'.
  Set init value: \grant = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:283$768'.
  Set init value: \shared_ack = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:279$767'.
  Set init value: \shared_dat_r = 0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:276$766'.
  Set init value: \next_state = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:275$765'.
  Set init value: \state = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:274$764'.
  Set init value: \leds_re = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:273$763'.
  Set init value: \leds_storage = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:272$762'.
  Set init value: \int_rst = 1'1
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:264$760'.
  Set init value: \basesoc_wishbone_ack = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:255$759'.
  Set init value: \basesoc_interface_we = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:254$758'.
  Set init value: \basesoc_interface_adr = 14'00000000000000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:253$757'.
  Set init value: \basesoc_timer_value = 0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:252$756'.
  Set init value: \basesoc_timer_eventmanager_re = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:251$755'.
  Set init value: \basesoc_timer_eventmanager_storage = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:242$754'.
  Set init value: \basesoc_timer_zero_old_trigger = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:241$753'.
  Set init value: \basesoc_timer_zero_clear = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:239$752'.
  Set init value: \basesoc_timer_zero_pending = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:235$751'.
  Set init value: \basesoc_timer_value_status = 0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:234$750'.
  Set init value: \basesoc_timer_update_value_re = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:233$749'.
  Set init value: \basesoc_timer_update_value_storage = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:232$748'.
  Set init value: \basesoc_timer_en_re = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:231$747'.
  Set init value: \basesoc_timer_en_storage = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:230$746'.
  Set init value: \basesoc_timer_reload_re = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:229$745'.
  Set init value: \basesoc_timer_reload_storage = 0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:228$744'.
  Set init value: \basesoc_timer_load_re = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:227$743'.
  Set init value: \basesoc_timer_load_storage = 0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:211$741'.
  Set init value: \basesoc_uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:210$740'.
  Set init value: \basesoc_uart_rx_fifo_consume = 4'0000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:209$739'.
  Set init value: \basesoc_uart_rx_fifo_produce = 4'0000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:207$737'.
  Set init value: \basesoc_uart_rx_fifo_level0 = 5'00000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:200$736'.
  Set init value: \basesoc_uart_rx_fifo_readable = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:174$735'.
  Set init value: \basesoc_uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:173$734'.
  Set init value: \basesoc_uart_tx_fifo_consume = 4'0000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:172$733'.
  Set init value: \basesoc_uart_tx_fifo_produce = 4'0000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:170$731'.
  Set init value: \basesoc_uart_tx_fifo_level0 = 5'00000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:163$730'.
  Set init value: \basesoc_uart_tx_fifo_readable = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:141$727'.
  Set init value: \basesoc_uart_eventmanager_re = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:140$726'.
  Set init value: \basesoc_uart_eventmanager_storage = 2'00
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:139$725'.
  Set init value: \basesoc_uart_eventmanager_pending_w = 2'00
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:135$724'.
  Set init value: \basesoc_uart_eventmanager_status_w = 2'00
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:131$723'.
  Set init value: \basesoc_uart_rx_old_trigger = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:130$722'.
  Set init value: \basesoc_uart_rx_clear = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:128$721'.
  Set init value: \basesoc_uart_rx_pending = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:126$720'.
  Set init value: \basesoc_uart_tx_old_trigger = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:125$719'.
  Set init value: \basesoc_uart_tx_clear = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:123$718'.
  Set init value: \basesoc_uart_tx_pending = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:112$717'.
  Set init value: \basesoc_rx_busy = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:111$716'.
  Set init value: \basesoc_rx_bitcount = 4'0000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:110$715'.
  Set init value: \basesoc_rx_reg = 8'00000000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:109$714'.
  Set init value: \basesoc_rx_r = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:107$713'.
  Set init value: \basesoc_phase_accumulator_rx = 0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:106$712'.
  Set init value: \basesoc_uart_clk_rxen = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:105$711'.
  Set init value: \basesoc_source_payload_data = 8'00000000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:101$708'.
  Set init value: \basesoc_source_valid = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:100$707'.
  Set init value: \basesoc_tx_busy = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:99$706'.
  Set init value: \basesoc_tx_bitcount = 4'0000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:98$705'.
  Set init value: \basesoc_tx_reg = 8'00000000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:97$704'.
  Set init value: \basesoc_phase_accumulator_tx = 0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:96$703'.
  Set init value: \basesoc_uart_clk_txen = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:92$702'.
  Set init value: \basesoc_sink_ready = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:90$701'.
  Set init value: \basesoc_re = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:89$700'.
  Set init value: \basesoc_storage = 19791209
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:87$699'.
  Set init value: \basesoc_sram1_we = 4'0000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:80$697'.
  Set init value: \basesoc_interface1_ram_bus_ack = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:72$696'.
  Set init value: \basesoc_sram0_we = 4'0000
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:65$694'.
  Set init value: \basesoc_interface0_ram_bus_ack = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:52$692'.
  Set init value: \basesoc_basesoc_ram_bus_ack = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:22$690'.
  Set init value: \basesoc_cpu_interrupt = 0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:20$689'.
  Set init value: \basesoc_soccontroller_bus_errors = 0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:15$688'.
  Set init value: \basesoc_soccontroller_scratch_re = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:14$687'.
  Set init value: \basesoc_soccontroller_scratch_storage = 305419896
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:13$686'.
  Set init value: \basesoc_soccontroller_reset_re = 1'0
Found init rule in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:12$685'.
  Set init value: \basesoc_soccontroller_reset_storage = 1'0

4.5.5. Executing PROC_ARST pass (detect async resets in processes).

4.5.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$1818'.
     1/12: $0\decodeStage_hit_error[0:0]
     2/12: $0\decodeStage_hit_valid[0:0]
     3/12: $0\decodeStage_mmuRsp_refilling[0:0]
     4/12: $0\decodeStage_mmuRsp_exception[0:0]
     5/12: $0\decodeStage_mmuRsp_allowExecute[0:0]
     6/12: $0\decodeStage_mmuRsp_allowWrite[0:0]
     7/12: $0\decodeStage_mmuRsp_allowRead[0:0]
     8/12: $0\decodeStage_mmuRsp_isIoAccess[0:0]
     9/12: $0\decodeStage_mmuRsp_physicalAddress[31:0]
    10/12: $0\io_cpu_fetch_data_regNextWhen[31:0]
    11/12: $0\lineLoader_flushCounter[7:0]
    12/12: $0\lineLoader_address[31:0]
Creating decoders for process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:263$1815'.
     1/5: $0\lineLoader_wordIndex[2:0]
     2/5: $0\lineLoader_cmdSent[0:0]
     3/5: $0\lineLoader_flushPending[0:0]
     4/5: $0\lineLoader_hadError[0:0]
     5/5: $0\lineLoader_valid[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:218$1793'.
     1/1: $1\lineLoader_wayToAllocate_willIncrement[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:202$1788'.
     1/3: $3\io_cpu_prefetch_haltIt[0:0]
     2/3: $2\io_cpu_prefetch_haltIt[0:0]
     3/3: $1\io_cpu_prefetch_haltIt[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:193$1786'.
     1/2: $2\lineLoader_fire[0:0]
     2/2: $1\lineLoader_fire[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:185$1785'.
     1/1: $1\_zz_2_[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:178$1784'.
     1/1: $1\_zz_1_[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:172$1782'.
     1/1: $0\_zz_11_[31:0]
Creating decoders for process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:166$1778'.
     1/3: $0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781
     2/3: $0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_DATA[31:0]$1780
     3/3: $0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_ADDR[9:0]$1779
Creating decoders for process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:160$1776'.
     1/1: $0\_zz_10_[21:0]
Creating decoders for process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:154$1772'.
     1/3: $0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_EN[21:0]$1775
     2/3: $0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_DATA[21:0]$1774
     3/3: $0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_ADDR[6:0]$1773
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:989$1755'.
     1/9: $0\stageB_mmuRsp_physicalAddress[31:0] [31:12]
     2/9: $0\stageB_mmuRsp_physicalAddress[31:0] [11:5]
     3/9: $0\stageB_mmuRsp_physicalAddress[31:0] [4:0]
     4/9: $0\loader_error[0:0]
     5/9: $0\loader_waysAllocator[0:0]
     6/9: $0\loader_valid[0:0]
     7/9: $0\stageB_memCmdSent[0:0]
     8/9: $0\stageB_flusher_valid[0:0]
     9/9: $0\loader_counter_value[2:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
     1/21: $0\stageB_colisions[0:0]
     2/21: $0\stageB_mask[3:0]
     3/21: $0\stageB_waysHits[0:0]
     4/21: $0\stageB_dataReadRsp_0[31:0]
     5/21: $0\stageB_tagsReadRsp_0_address[19:0]
     6/21: $0\stageB_tagsReadRsp_0_error[0:0]
     7/21: $0\stageB_tagsReadRsp_0_valid[0:0]
     8/21: $0\stageB_mmuRsp_refilling[0:0]
     9/21: $0\stageB_mmuRsp_exception[0:0]
    10/21: $0\stageB_mmuRsp_allowExecute[0:0]
    11/21: $0\stageB_mmuRsp_allowWrite[0:0]
    12/21: $0\stageB_mmuRsp_allowRead[0:0]
    13/21: $0\stageB_mmuRsp_isIoAccess[0:0]
    14/21: $0\stageB_request_size[1:0]
    15/21: $0\stageB_request_data[31:0]
    16/21: $0\stageB_request_wr[0:0]
    17/21: $0\stage0_colisions_regNextWhen[0:0]
    18/21: $0\stageA_mask[3:0]
    19/21: $0\stageA_request_size[1:0]
    20/21: $0\stageA_request_data[31:0]
    21/21: $0\stageA_request_wr[0:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:929$1738'.
     1/1: $1\loader_counter_valueNext[2:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:919$1735'.
     1/1: $1\loader_counter_willIncrement[0:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:910$1734'.
     1/1: $1\io_cpu_writeBack_data[31:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:897$1731'.
     1/3: $3\io_mem_cmd_payload_wr[0:0]
     2/3: $2\io_mem_cmd_payload_wr[0:0]
     3/3: $1\io_mem_cmd_payload_wr[0:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:882$1730'.
     1/3: $3\io_mem_cmd_payload_last[0:0]
     2/3: $2\io_mem_cmd_payload_last[0:0]
     3/3: $1\io_mem_cmd_payload_last[0:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:867$1729'.
     1/3: $3\io_mem_cmd_payload_length[2:0]
     2/3: $2\io_mem_cmd_payload_length[2:0]
     3/3: $1\io_mem_cmd_payload_length[2:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:852$1728'.
     1/3: $3\io_mem_cmd_payload_address[31:0]
     2/3: $2\io_mem_cmd_payload_address[31:0]
     3/3: $1\io_mem_cmd_payload_address[31:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:830$1725'.
     1/6: $6\io_mem_cmd_valid[0:0]
     2/6: $5\io_mem_cmd_valid[0:0]
     3/6: $4\io_mem_cmd_valid[0:0]
     4/6: $3\io_mem_cmd_valid[0:0]
     5/6: $2\io_mem_cmd_valid[0:0]
     6/6: $1\io_mem_cmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:818$1704'.
     1/1: $1\io_cpu_writeBack_accessError[0:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:799$1696'.
     1/6: $6\io_cpu_redo[0:0]
     2/6: $5\io_cpu_redo[0:0]
     3/6: $4\io_cpu_redo[0:0]
     4/6: $3\io_cpu_redo[0:0]
     5/6: $2\io_cpu_redo[0:0]
     6/6: $1\io_cpu_redo[0:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:790$1695'.
     1/1: $1\io_cpu_flush_ready[0:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:767$1691'.
     1/7: $7\io_cpu_writeBack_haltIt[0:0]
     2/7: $6\io_cpu_writeBack_haltIt[0:0]
     3/7: $5\io_cpu_writeBack_haltIt[0:0]
     4/7: $4\io_cpu_writeBack_haltIt[0:0]
     5/7: $3\io_cpu_writeBack_haltIt[0:0]
     6/7: $2\io_cpu_writeBack_haltIt[0:0]
     7/7: $1\io_cpu_writeBack_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:751$1688'.
     1/5: $5\stageB_loaderValid[0:0]
     2/5: $4\stageB_loaderValid[0:0]
     3/5: $3\stageB_loaderValid[0:0]
     4/5: $2\stageB_loaderValid[0:0]
     5/5: $1\stageB_loaderValid[0:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:741$1685'.
     1/1: $1\stageB_mmuRspFreeze[0:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:717$1666'.
     1/1: $1\_zz_6_[3:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:703$1664'.
     1/4: $4\dataWriteCmd_payload_mask[3:0]
     2/4: $3\dataWriteCmd_payload_mask[3:0]
     3/4: $2\dataWriteCmd_payload_mask[3:0]
     4/4: $1\dataWriteCmd_payload_mask[3:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:689$1662'.
     1/4: $4\dataWriteCmd_payload_data[31:0]
     2/4: $3\dataWriteCmd_payload_data[31:0]
     3/4: $2\dataWriteCmd_payload_data[31:0]
     4/4: $1\dataWriteCmd_payload_data[31:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:675$1660'.
     1/4: $4\dataWriteCmd_payload_address[9:0]
     2/4: $3\dataWriteCmd_payload_address[9:0]
     3/4: $2\dataWriteCmd_payload_address[9:0]
     4/4: $1\dataWriteCmd_payload_address[9:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:661$1658'.
     1/4: $4\dataWriteCmd_payload_way[0:0]
     2/4: $3\dataWriteCmd_payload_way[0:0]
     3/4: $2\dataWriteCmd_payload_way[0:0]
     4/4: $1\dataWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:642$1655'.
     1/6: $6\dataWriteCmd_valid[0:0]
     2/6: $5\dataWriteCmd_valid[0:0]
     3/6: $4\dataWriteCmd_valid[0:0]
     4/6: $3\dataWriteCmd_valid[0:0]
     5/6: $2\dataWriteCmd_valid[0:0]
     6/6: $1\dataWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:635$1654'.
     1/1: $1\tagsWriteCmd_payload_data_address[19:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:628$1652'.
     1/1: $1\tagsWriteCmd_payload_data_error[0:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:618$1651'.
     1/2: $2\tagsWriteCmd_payload_data_valid[0:0]
     2/2: $1\tagsWriteCmd_payload_data_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:608$1650'.
     1/2: $2\tagsWriteCmd_payload_address[6:0]
     2/2: $1\tagsWriteCmd_payload_address[6:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:598$1649'.
     1/2: $2\tagsWriteCmd_payload_way[0:0]
     2/2: $1\tagsWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:585$1648'.
     1/3: $3\tagsWriteCmd_valid[0:0]
     2/3: $2\tagsWriteCmd_valid[0:0]
     3/3: $1\tagsWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:578$1647'.
     1/1: $1\dataReadCmd_payload[9:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:571$1646'.
     1/1: $1\dataReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:564$1645'.
     1/1: $1\tagsReadCmd_payload[6:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:557$1644'.
     1/1: $1\tagsReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:542$1638'.
     1/1: $1\_zz_2_[0:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:535$1636'.
     1/1: $1\_zz_1_[0:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:526$1631'.
     1/4: $0\_zz_27_[7:0]
     2/4: $0\_zz_26_[7:0]
     3/4: $0\_zz_25_[7:0]
     4/4: $0\_zz_24_[7:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$1614'.
     1/12: $0$memwr$\ways_0_data_symbol0$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$1583_EN[7:0]$1617
     2/12: $0$memwr$\ways_0_data_symbol0$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$1583_DATA[7:0]$1616
     3/12: $0$memwr$\ways_0_data_symbol0$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$1583_ADDR[9:0]$1615
     4/12: $0$memwr$\ways_0_data_symbol1$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$1584_EN[7:0]$1620
     5/12: $0$memwr$\ways_0_data_symbol1$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$1584_DATA[7:0]$1619
     6/12: $0$memwr$\ways_0_data_symbol1$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$1584_ADDR[9:0]$1618
     7/12: $0$memwr$\ways_0_data_symbol2$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$1585_EN[7:0]$1623
     8/12: $0$memwr$\ways_0_data_symbol2$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$1585_DATA[7:0]$1622
     9/12: $0$memwr$\ways_0_data_symbol2$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$1585_ADDR[9:0]$1621
    10/12: $0$memwr$\ways_0_data_symbol3$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$1586_EN[7:0]$1626
    11/12: $0$memwr$\ways_0_data_symbol3$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$1586_DATA[7:0]$1625
    12/12: $0$memwr$\ways_0_data_symbol3$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$1586_ADDR[9:0]$1624
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:508$1613'.
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:502$1611'.
     1/1: $0\_zz_10_[21:0]
Creating decoders for process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:496$1607'.
     1/3: $0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_EN[21:0]$1610
     2/3: $0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_DATA[21:0]$1609
     3/3: $0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_ADDR[6:0]$1608
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1985$1581'.
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1984$1580'.
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
     1/96: $0\memory_DivPlugin_rs1[32:0] [32]
     2/96: $0\memory_DivPlugin_accumulator[64:0] [31:0]
     3/96: $0\memory_DivPlugin_accumulator[64:0] [64:32]
     4/96: $0\decode_to_execute_SRC_LESS_UNSIGNED[0:0]
     5/96: $0\memory_to_writeBack_ENV_CTRL[1:0]
     6/96: $0\execute_to_memory_ENV_CTRL[1:0]
     7/96: $0\decode_to_execute_ENV_CTRL[1:0]
     8/96: $0\execute_to_memory_BRANCH_DO[0:0]
     9/96: $0\memory_to_writeBack_MEMORY_WR[0:0]
    10/96: $0\execute_to_memory_MEMORY_WR[0:0]
    11/96: $0\decode_to_execute_MEMORY_WR[0:0]
    12/96: $0\execute_to_memory_BYPASSABLE_MEMORY_STAGE[0:0]
    13/96: $0\decode_to_execute_BYPASSABLE_MEMORY_STAGE[0:0]
    14/96: $0\execute_to_memory_BRANCH_CALC[31:0]
    15/96: $0\memory_to_writeBack_FORMAL_PC_NEXT[31:0]
    16/96: $0\execute_to_memory_FORMAL_PC_NEXT[31:0]
    17/96: $0\decode_to_execute_FORMAL_PC_NEXT[31:0]
    18/96: $0\execute_to_memory_REGFILE_WRITE_DATA[31:0]
    19/96: $0\memory_to_writeBack_MEMORY_ADDRESS_LOW[1:0]
    20/96: $0\execute_to_memory_MEMORY_ADDRESS_LOW[1:0]
    21/96: $0\decode_to_execute_RS1[31:0]
    22/96: $0\decode_to_execute_CSR_READ_OPCODE[0:0]
    23/96: $0\decode_to_execute_ALU_CTRL[1:0]
    24/96: $0\decode_to_execute_CSR_WRITE_OPCODE[0:0]
    25/96: $0\memory_to_writeBack_MUL_LOW[51:0]
    26/96: $0\decode_to_execute_BRANCH_CTRL[1:0]
    27/96: $0\decode_to_execute_IS_RS1_SIGNED[0:0]
    28/96: $0\execute_to_memory_INSTRUCTION[31:0]
    29/96: $0\decode_to_execute_INSTRUCTION[31:0]
    30/96: $0\execute_to_memory_IS_DIV[0:0]
    31/96: $0\decode_to_execute_IS_DIV[0:0]
    32/96: $0\decode_to_execute_SRC2_CTRL[1:0]
    33/96: $0\decode_to_execute_SRC_USE_SUB_LESS[0:0]
    34/96: $0\decode_to_execute_PREDICTION_HAD_BRANCHED2[0:0]
    35/96: $0\memory_to_writeBack_IS_MUL[0:0]
    36/96: $0\execute_to_memory_IS_MUL[0:0]
    37/96: $0\decode_to_execute_IS_MUL[0:0]
    38/96: $0\execute_to_memory_MUL_HL[33:0]
    39/96: $0\decode_to_execute_RS2[31:0]
    40/96: $0\execute_to_memory_SHIFT_RIGHT[31:0]
    41/96: $0\decode_to_execute_IS_RS2_SIGNED[0:0]
    42/96: $0\decode_to_execute_MEMORY_MANAGMENT[0:0]
    43/96: $0\memory_to_writeBack_PC[31:0]
    44/96: $0\execute_to_memory_PC[31:0]
    45/96: $0\decode_to_execute_PC[31:0]
    46/96: $0\decode_to_execute_IS_CSR[0:0]
    47/96: $0\decode_to_execute_SRC1_CTRL[1:0]
    48/96: $0\memory_to_writeBack_MEMORY_ENABLE[0:0]
    49/96: $0\execute_to_memory_MEMORY_ENABLE[0:0]
    50/96: $0\decode_to_execute_MEMORY_ENABLE[0:0]
    51/96: $0\decode_to_execute_BYPASSABLE_EXECUTE_STAGE[0:0]
    52/96: $0\memory_to_writeBack_REGFILE_WRITE_VALID[0:0]
    53/96: $0\execute_to_memory_REGFILE_WRITE_VALID[0:0]
    54/96: $0\decode_to_execute_REGFILE_WRITE_VALID[0:0]
    55/96: $0\decode_to_execute_SRC2_FORCE_ZERO[0:0]
    56/96: $0\memory_to_writeBack_MUL_HH[33:0]
    57/96: $0\execute_to_memory_MUL_HH[33:0]
    58/96: $0\execute_to_memory_SHIFT_CTRL[1:0]
    59/96: $0\decode_to_execute_SHIFT_CTRL[1:0]
    60/96: $0\execute_to_memory_MUL_LH[33:0]
    61/96: $0\decode_to_execute_ALU_BITWISE_CTRL[1:0]
    62/96: $0\execute_to_memory_MUL_LL[31:0]
    63/96: $0\memory_DivPlugin_div_result[31:0]
    64/96: $0\memory_DivPlugin_div_done[0:0]
    65/96: $0\memory_DivPlugin_div_needRevert[0:0]
    66/96: $0\memory_DivPlugin_rs1[32:0] [31:0]
    67/96: $0\memory_DivPlugin_rs2[31:0]
    68/96: $0\CsrPlugin_mip_MSIP[0:0]
    69/96: $0\CsrPlugin_interrupt_targetPrivilege[1:0]
    70/96: $0\CsrPlugin_interrupt_code[3:0]
    71/96: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0]
    72/96: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0]
    73/96: $0\CsrPlugin_minstret[63:0]
    74/96: $0\CsrPlugin_mtval[31:0]
    75/96: $0\CsrPlugin_mcause_exceptionCode[3:0]
    76/96: $0\CsrPlugin_mcause_interrupt[0:0]
    77/96: $0\CsrPlugin_mepc[31:0]
    78/96: $0\CsrPlugin_mtvec_base[29:0]
    79/96: $0\CsrPlugin_mtvec_mode[1:0]
    80/96: $0\_zz_175_[31:0]
    81/96: $0\_zz_174_[4:0]
    82/96: $0\_zz_141_[0:0]
    83/96: $0\_zz_140_[2:0]
    84/96: $0\_zz_139_[3:0]
    85/96: $0\_zz_138_[31:0]
    86/96: $0\_zz_137_[31:0]
    87/96: $0\_zz_136_[0:0]
    88/96: $0\_zz_134_[0:0]
    89/96: $0\_zz_133_[2:0]
    90/96: $0\_zz_132_[3:0]
    91/96: $0\_zz_131_[31:0]
    92/96: $0\_zz_130_[31:0]
    93/96: $0\_zz_129_[0:0]
    94/96: $0\IBusCachedPlugin_s2_tightlyCoupledHit[0:0]
    95/96: $0\IBusCachedPlugin_s1_tightlyCoupledHit[0:0]
    96/96: $0\_zz_115_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
     1/41: $0\_zz_220_[0:0]
     2/41: $0\_zz_213_[0:0]
     3/41: $0\memory_DivPlugin_div_counter_value[5:0]
     4/41: $0\execute_CsrPlugin_wfiWake[0:0]
     5/41: $0\CsrPlugin_hadException[0:0]
     6/41: $0\CsrPlugin_interrupt_valid[0:0]
     7/41: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack[0:0]
     8/41: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory[0:0]
     9/41: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute[0:0]
    10/41: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode[0:0]
    11/41: $0\_zz_173_[0:0]
    12/41: $0\_zz_160_[0:0]
    13/41: $0\IBusCachedPlugin_fetchPc_booted[0:0]
    14/41: $0\_zz_214_[2:0]
    15/41: $0\_zz_212_[2:0]
    16/41: $0\memory_to_writeBack_REGFILE_WRITE_DATA[31:0]
    17/41: $0\memory_to_writeBack_INSTRUCTION[31:0]
    18/41: $0\_zz_210_[31:0]
    19/41: $0\CsrPlugin_mie_MSIE[0:0]
    20/41: $0\CsrPlugin_mie_MTIE[0:0]
    21/41: $0\CsrPlugin_mie_MEIE[0:0]
    22/41: $0\CsrPlugin_mstatus_MPP[1:0]
    23/41: $0\CsrPlugin_mstatus_MPIE[0:0]
    24/41: $0\CsrPlugin_mstatus_MIE[0:0]
    25/41: $0\DBusCachedPlugin_rspCounter[31:0]
    26/41: $0\_zz_135_[0:0]
    27/41: $0\_zz_128_[0:0]
    28/41: $0\IBusCachedPlugin_rspCounter[31:0]
    29/41: $0\IBusCachedPlugin_injector_decodeRemoved[0:0]
    30/41: $0\IBusCachedPlugin_injector_nextPcCalc_valids_4[0:0]
    31/41: $0\IBusCachedPlugin_injector_nextPcCalc_valids_3[0:0]
    32/41: $0\IBusCachedPlugin_injector_nextPcCalc_valids_2[0:0]
    33/41: $0\IBusCachedPlugin_injector_nextPcCalc_valids_1[0:0]
    34/41: $0\IBusCachedPlugin_injector_nextPcCalc_valids_0[0:0]
    35/41: $0\_zz_114_[0:0]
    36/41: $0\_zz_112_[0:0]
    37/41: $0\IBusCachedPlugin_fetchPc_inc[0:0]
    38/41: $0\IBusCachedPlugin_fetchPc_pcReg[31:0]
    39/41: $0\writeBack_arbitration_isValid[0:0]
    40/41: $0\memory_arbitration_isValid[0:0]
    41/41: $0\execute_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5232$1428'.
     1/1: $1\iBusWishbone_STB[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5225$1427'.
     1/1: $1\iBusWishbone_CYC[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5165$1368'.
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5148$1360'.
     1/2: $2\memory_DivPlugin_div_counter_valueNext[5:0]
     2/2: $1\memory_DivPlugin_div_counter_valueNext[5:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5139$1357'.
     1/1: $1\memory_DivPlugin_div_counter_willClear[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5130$1356'.
     1/2: $2\memory_DivPlugin_div_counter_willIncrement[0:0]
     2/2: $1\memory_DivPlugin_div_counter_willIncrement[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5104$1347'.
     1/1: $1\execute_MulPlugin_bSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5090$1346'.
     1/1: $1\execute_MulPlugin_aSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5076$1341'.
     1/1: $1\execute_CsrPlugin_writeData[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5026$1328'.
     1/11: $1\execute_CsrPlugin_readData[31:0] [31]
     2/11: $1\execute_CsrPlugin_readData[31:0] [25:20]
     3/11: $1\execute_CsrPlugin_readData[31:0] [6:4]
     4/11: $1\execute_CsrPlugin_readData[31:0] [7]
     5/11: $1\execute_CsrPlugin_readData[31:0] [30:26]
     6/11: $1\execute_CsrPlugin_readData[31:0] [12]
     7/11: $1\execute_CsrPlugin_readData[31:0] [10:8]
     8/11: $1\execute_CsrPlugin_readData[31:0] [19:13]
     9/11: $1\execute_CsrPlugin_readData[31:0] [3]
    10/11: $1\execute_CsrPlugin_readData[31:0] [2:0]
    11/11: $1\execute_CsrPlugin_readData[31:0] [11]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5011$1327'.
     1/2: $2\CsrPlugin_selfException_payload_code[3:0]
     2/2: $1\CsrPlugin_selfException_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5004$1326'.
     1/1: $1\CsrPlugin_selfException_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4995$1322'.
     1/2: $2\execute_CsrPlugin_illegalInstruction[0:0]
     2/2: $1\execute_CsrPlugin_illegalInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4941$1317'.
     1/8: $8\execute_CsrPlugin_illegalAccess[0:0]
     2/8: $7\execute_CsrPlugin_illegalAccess[0:0]
     3/8: $6\execute_CsrPlugin_illegalAccess[0:0]
     4/8: $5\execute_CsrPlugin_illegalAccess[0:0]
     5/8: $4\execute_CsrPlugin_illegalAccess[0:0]
     6/8: $3\execute_CsrPlugin_illegalAccess[0:0]
     7/8: $2\execute_CsrPlugin_illegalAccess[0:0]
     8/8: $1\execute_CsrPlugin_illegalAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$1306'.
     1/1: $1\CsrPlugin_xtvec_base[29:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4914$1305'.
     1/1: $1\CsrPlugin_xtvec_mode[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4907$1304'.
     1/1: $1\CsrPlugin_trapCause[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4900$1303'.
     1/1: $1\CsrPlugin_targetPrivilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4889$1296'.
     1/2: $2\CsrPlugin_pipelineLiberator_done[0:0]
     2/2: $1\CsrPlugin_pipelineLiberator_done[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4873$1294'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4863$1293'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4853$1292'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4843$1291'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4827$1285'.
     1/1: $1\CsrPlugin_privilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4797$1279'.
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4782$1278'.
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4767$1275'.
     1/2: $2\execute_BranchPlugin_branch_src2[31:0]
     2/2: $1\execute_BranchPlugin_branch_src2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4744$1274'.
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4732$1273'.
     1/1: $1\execute_BranchPlugin_branch_src1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4716$1268'.
     1/1: $1\_zz_191_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4694$1267'.
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4679$1266'.
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4655$1265'.
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4636$1264'.
     1/1: $1\_zz_184_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4624$1257'.
     1/3: $3\_zz_183_[0:0]
     2/3: $2\_zz_183_[0:0]
     3/3: $1\_zz_183_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4586$1247'.
     1/10: $10\_zz_171_[0:0]
     2/10: $9\_zz_171_[0:0]
     3/10: $8\_zz_171_[0:0]
     4/10: $7\_zz_171_[0:0]
     5/10: $6\_zz_171_[0:0]
     6/10: $5\_zz_171_[0:0]
     7/10: $4\_zz_171_[0:0]
     8/10: $3\_zz_171_[0:0]
     9/10: $2\_zz_171_[0:0]
    10/10: $1\_zz_171_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4558$1245'.
     1/10: $10\_zz_170_[0:0]
     2/10: $9\_zz_170_[0:0]
     3/10: $8\_zz_170_[0:0]
     4/10: $7\_zz_170_[0:0]
     5/10: $6\_zz_170_[0:0]
     6/10: $5\_zz_170_[0:0]
     7/10: $4\_zz_170_[0:0]
     8/10: $3\_zz_170_[0:0]
     9/10: $2\_zz_170_[0:0]
    10/10: $1\_zz_170_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4523$1244'.
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4486$1241'.
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$1237'.
     1/1: $1\execute_SrcPlugin_addSub[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4456$1236'.
     1/1: $1\_zz_167_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4433$1235'.
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4409$1234'.
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4390$1233'.
     1/1: $1\_zz_162_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4374$1230'.
     1/1: $1\_zz_161_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4360$1226'.
     1/1: $1\execute_IntAluPlugin_bitwise[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4351$1224'.
     1/1: $1\lastStageRegFileWrite_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4275$1195'.
     1/1: $1\writeBack_DBusCachedPlugin_rspFormated[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4255$1194'.
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4226$1191'.
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4208$1188'.
     1/2: $1\writeBack_DBusCachedPlugin_rspShifted[15:0] [15:8]
     2/2: $1\writeBack_DBusCachedPlugin_rspShifted[15:0] [7:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4193$1186'.
     1/4: $4\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     2/4: $3\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     3/4: $2\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     4/4: $1\DBusCachedPlugin_exceptionBus_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4174$1185'.
     1/5: $5\DBusCachedPlugin_exceptionBus_valid[0:0]
     2/5: $4\DBusCachedPlugin_exceptionBus_valid[0:0]
     3/5: $3\DBusCachedPlugin_exceptionBus_valid[0:0]
     4/5: $2\DBusCachedPlugin_exceptionBus_valid[0:0]
     5/5: $1\DBusCachedPlugin_exceptionBus_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4164$1184'.
     1/2: $2\DBusCachedPlugin_redoBranch_valid[0:0]
     2/2: $1\DBusCachedPlugin_redoBranch_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4153$1179'.
     1/1: $1\_zz_234_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4132$1176'.
     1/1: $1\_zz_143_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4083$1162'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4073$1161'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4063$1158'.
     1/2: $2\_zz_229_[0:0]
     2/2: $1\_zz_229_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4050$1157'.
     1/3: $3\IBusCachedPlugin_rsp_redoFetch[0:0]
     2/3: $2\IBusCachedPlugin_rsp_redoFetch[0:0]
     3/3: $1\IBusCachedPlugin_rsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4034$1146'.
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4010$1142'.
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3995$1141'.
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3982$1139'.
     1/1: $1\_zz_122_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3960$1138'.
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$1137'.
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3937$1132'.
     1/1: $1\IBusCachedPlugin_decodePrediction_cmd_hadBranch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3915$1131'.
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3898$1125'.
     1/1: $1\IBusCachedPlugin_iBusRsp_readyForError[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3878$1114'.
     1/1: $1\IBusCachedPlugin_iBusRsp_cacheRspArbitration_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3867$1110'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3856$1106'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_0_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3841$1102'.
     1/1: $1\IBusCachedPlugin_fetchPc_pc[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3834$1101'.
     1/1: $1\IBusCachedPlugin_fetchPc_pcRegPropagate[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3827$1100'.
     1/1: $1\IBusCachedPlugin_fetchPc_corrected[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3800$1094'.
     1/3: $3\CsrPlugin_jumpInterface_payload[31:0]
     2/3: $2\CsrPlugin_jumpInterface_payload[31:0]
     3/3: $1\CsrPlugin_jumpInterface_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3790$1093'.
     1/2: $2\CsrPlugin_jumpInterface_valid[0:0]
     2/2: $1\CsrPlugin_jumpInterface_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3783$1091'.
     1/1: $1\IBusCachedPlugin_incomingInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3773$1088'.
     1/2: $2\IBusCachedPlugin_fetcherflushIt[0:0]
     2/2: $1\IBusCachedPlugin_fetcherflushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3760$1086'.
     1/3: $3\IBusCachedPlugin_fetcherHalt[0:0]
     2/3: $2\IBusCachedPlugin_fetcherHalt[0:0]
     3/3: $1\IBusCachedPlugin_fetcherHalt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3740$1085'.
     1/4: $4\writeBack_arbitration_flushNext[0:0]
     2/4: $3\writeBack_arbitration_flushNext[0:0]
     3/4: $2\writeBack_arbitration_flushNext[0:0]
     4/4: $1\writeBack_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3733$1084'.
     1/1: $1\writeBack_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3723$1083'.
     1/2: $2\writeBack_arbitration_removeIt[0:0]
     2/2: $1\writeBack_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3715$1082'.
     1/1: $1\writeBack_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3705$1081'.
     1/2: $2\memory_arbitration_flushNext[0:0]
     2/2: $1\memory_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3694$1080'.
     1/2: $2\memory_arbitration_removeIt[0:0]
     2/2: $1\memory_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3684$1079'.
     1/2: $2\memory_arbitration_haltItself[0:0]
     2/2: $1\memory_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3677$1078'.
     1/1: $1\execute_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3666$1077'.
     1/2: $2\execute_arbitration_removeIt[0:0]
     2/2: $1\execute_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3650$1072'.
     1/4: $4\execute_arbitration_haltItself[0:0]
     2/4: $3\execute_arbitration_haltItself[0:0]
     3/4: $2\execute_arbitration_haltItself[0:0]
     4/4: $1\execute_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3640$1071'.
     1/2: $2\decode_arbitration_flushNext[0:0]
     2/2: $1\decode_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3629$1070'.
     1/2: $2\decode_arbitration_removeIt[0:0]
     2/2: $1\decode_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3616$1059'.
     1/3: $3\decode_arbitration_haltByOther[0:0]
     2/3: $2\decode_arbitration_haltByOther[0:0]
     3/3: $1\decode_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3609$1056'.
     1/1: $1\decode_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3596$1055'.
     1/2: $2\_zz_97_[31:0]
     2/2: $1\_zz_97_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3589$1054'.
     1/1: $1\_zz_96_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3580$1053'.
     1/1: $1\_zz_93_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3573$1052'.
     1/1: $1\_zz_92_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3566$1051'.
     1/1: $1\_zz_91_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3559$1050'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3528$1047'.
     1/3: $3\_zz_89_[31:0]
     2/3: $2\_zz_89_[31:0]
     3/3: $1\_zz_89_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3519$1045'.
     1/1: $1\decode_REGFILE_WRITE_VALID[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3511$1044'.
     1/1: $1\_zz_61_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3474$1043'.
     1/3: $3\_zz_43_[31:0]
     2/3: $2\_zz_43_[31:0]
     3/3: $1\_zz_43_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3443$1041'.
     1/11: $11\decode_RS1[31:0]
     2/11: $10\decode_RS1[31:0]
     3/11: $9\decode_RS1[31:0]
     4/11: $8\decode_RS1[31:0]
     5/11: $7\decode_RS1[31:0]
     6/11: $6\decode_RS1[31:0]
     7/11: $5\decode_RS1[31:0]
     8/11: $4\decode_RS1[31:0]
     9/11: $3\decode_RS1[31:0]
    10/11: $2\decode_RS1[31:0]
    11/11: $1\decode_RS1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3413$1039'.
     1/11: $11\decode_RS2[31:0]
     2/11: $10\decode_RS2[31:0]
     3/11: $9\decode_RS2[31:0]
     4/11: $8\decode_RS2[31:0]
     5/11: $7\decode_RS2[31:0]
     6/11: $6\decode_RS2[31:0]
     7/11: $5\decode_RS2[31:0]
     8/11: $4\decode_RS2[31:0]
     9/11: $3\decode_RS2[31:0]
    10/11: $2\decode_RS2[31:0]
    11/11: $1\decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3400$1038'.
     1/1: $1\_zz_42_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2636$1037'.
     1/1: $1\_zz_242_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2532$1035'.
     1/1: $0\_zz_241_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2526$1033'.
     1/1: $0\_zz_240_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2520$1029'.
     1/3: $0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032
     2/3: $0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_DATA[31:0]$1031
     3/3: $0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_ADDR[4:0]$1030
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:470$790'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:469$789'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:468$788'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:467$787'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:466$786'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:465$785'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:464$784'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:463$783'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:462$782'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:461$781'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:439$780'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:422$779'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:357$778'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:348$777'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:344$776'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:340$775'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:299$774'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:295$773'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:292$772'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:291$771'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:290$770'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:289$769'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:283$768'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:279$767'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:276$766'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:275$765'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:274$764'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:273$763'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:272$762'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:268$761'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:264$760'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:255$759'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:254$758'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:253$757'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:252$756'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:251$755'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:242$754'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:241$753'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:239$752'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:235$751'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:234$750'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:233$749'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:232$748'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:231$747'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:230$746'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:229$745'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:228$744'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:227$743'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:226$742'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:211$741'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:210$740'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:209$739'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:208$738'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:207$737'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:200$736'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:174$735'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:173$734'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:172$733'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:171$732'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:170$731'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:163$730'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:155$729'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:154$728'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:141$727'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:140$726'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:139$725'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:135$724'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:131$723'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:130$722'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:128$721'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:126$720'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:125$719'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:123$718'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:112$717'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:111$716'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:110$715'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:109$714'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:107$713'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:106$712'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:105$711'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:104$710'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:103$709'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:101$708'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:100$707'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:99$706'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:98$705'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:97$704'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:96$703'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:92$702'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:90$701'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:89$700'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:87$699'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:84$698'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:80$697'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:72$696'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:69$695'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:65$694'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:56$693'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:52$692'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:45$691'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:22$690'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:20$689'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:15$688'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:14$687'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:13$686'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:12$685'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1555$670'.
     1/1: $0\memdat_4[9:0]
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1549$665'.
     1/3: $0$memwr$\storage_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1551$177_EN[9:0]$668
     2/3: $0$memwr$\storage_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1551$177_DATA[9:0]$667
     3/3: $0$memwr$\storage_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1551$177_ADDR[3:0]$666
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1538$663'.
     1/1: $0\memdat_2[9:0]
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1532$658'.
     1/3: $0$memwr$\storage$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1534$176_EN[9:0]$661
     2/3: $0$memwr$\storage$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1534$176_DATA[9:0]$660
     3/3: $0$memwr$\storage$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1534$176_ADDR[3:0]$659
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1519$656'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1499$642'.
     1/12: $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1501$172_EN[31:0]$645
     2/12: $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1501$172_DATA[31:0]$644
     3/12: $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1501$172_ADDR[11:0]$643
     4/12: $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1503$173_EN[31:0]$648
     5/12: $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1503$173_DATA[31:0]$647
     6/12: $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1503$173_ADDR[11:0]$646
     7/12: $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1505$174_EN[31:0]$651
     8/12: $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1505$174_DATA[31:0]$650
     9/12: $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1505$174_ADDR[11:0]$649
    10/12: $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1507$175_EN[31:0]$654
    11/12: $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1507$175_DATA[31:0]$653
    12/12: $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1507$175_ADDR[11:0]$652
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1479$628'.
     1/12: $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1481$168_EN[31:0]$631
     2/12: $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1481$168_DATA[31:0]$630
     3/12: $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1481$168_ADDR[9:0]$629
     4/12: $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1483$169_EN[31:0]$634
     5/12: $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1483$169_DATA[31:0]$633
     6/12: $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1483$169_ADDR[9:0]$632
     7/12: $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1485$170_EN[31:0]$637
     8/12: $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1485$170_DATA[31:0]$636
     9/12: $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1485$170_ADDR[9:0]$635
    10/12: $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1487$171_EN[31:0]$640
    11/12: $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1487$171_DATA[31:0]$639
    12/12: $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1487$171_ADDR[9:0]$638
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1467$626'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
     1/77: $0\basesoc_timer_reload_storage[31:0] [31:24]
     2/77: $0\basesoc_phase_accumulator_rx[31:0]
     3/77: $0\basesoc_phase_accumulator_tx[31:0]
     4/77: $0\basesoc_soccontroller_scratch_storage[31:0] [31:24]
     5/77: $0\basesoc_storage[31:0] [15:8]
     6/77: $0\basesoc_storage[31:0] [23:16]
     7/77: $0\basesoc_timer_load_storage[31:0] [31:24]
     8/77: $0\basesoc_timer_reload_storage[31:0] [15:8]
     9/77: $0\basesoc_timer_reload_storage[31:0] [23:16]
    10/77: $0\basesoc_uart_clk_rxen[0:0]
    11/77: $0\basesoc_timer_load_storage[31:0] [15:8]
    12/77: $0\basesoc_timer_load_storage[31:0] [23:16]
    13/77: $0\basesoc_storage[31:0] [7:0]
    14/77: $0\basesoc_soccontroller_scratch_storage[31:0] [15:8]
    15/77: $0\basesoc_soccontroller_scratch_storage[31:0] [23:16]
    16/77: $0\basesoc_uart_clk_txen[0:0]
    17/77: $0\basesoc_storage[31:0] [31:24]
    18/77: $0\basesoc_re[0:0]
    19/77: $0\csr_bankarray_interface4_bank_bus_dat_r[7:0]
    20/77: $0\basesoc_uart_eventmanager_re[0:0]
    21/77: $0\csr_bankarray_interface3_bank_bus_dat_r[7:0]
    22/77: $0\basesoc_timer_eventmanager_re[0:0]
    23/77: $0\basesoc_timer_update_value_re[0:0]
    24/77: $0\basesoc_timer_en_re[0:0]
    25/77: $0\basesoc_timer_reload_re[0:0]
    26/77: $0\basesoc_timer_load_re[0:0]
    27/77: $0\csr_bankarray_interface2_bank_bus_dat_r[7:0]
    28/77: $0\leds_re[0:0]
    29/77: $0\csr_bankarray_interface1_bank_bus_dat_r[7:0]
    30/77: $0\csr_bankarray_sel_r[0:0]
    31/77: $0\basesoc_soccontroller_scratch_re[0:0]
    32/77: $0\basesoc_soccontroller_reset_re[0:0]
    33/77: $0\csr_bankarray_interface0_bank_bus_dat_r[7:0]
    34/77: $0\slave_sel_r[3:0]
    35/77: $0\state[0:0]
    36/77: $0\basesoc_timer_zero_old_trigger[0:0]
    37/77: $0\basesoc_uart_rx_old_trigger[0:0]
    38/77: $0\basesoc_uart_tx_old_trigger[0:0]
    39/77: $0\basesoc_rx_r[0:0]
    40/77: $0\basesoc_source_valid[0:0]
    41/77: $0\basesoc_sink_ready[0:0]
    42/77: $0\basesoc_interface1_ram_bus_ack[0:0]
    43/77: $0\basesoc_interface0_ram_bus_ack[0:0]
    44/77: $0\basesoc_basesoc_ram_bus_ack[0:0]
    45/77: $0\count[19:0]
    46/77: $0\grant[0:0]
    47/77: $0\leds_storage[0:0]
    48/77: $0\basesoc_timer_eventmanager_storage[0:0]
    49/77: $0\basesoc_timer_zero_pending[0:0]
    50/77: $0\basesoc_timer_value_status[31:0]
    51/77: $0\basesoc_timer_update_value_storage[0:0]
    52/77: $0\basesoc_timer_en_storage[0:0]
    53/77: $0\basesoc_timer_load_storage[31:0] [7:0]
    54/77: $0\basesoc_soccontroller_scratch_storage[31:0] [7:0]
    55/77: $0\basesoc_uart_rx_fifo_consume[3:0]
    56/77: $0\basesoc_uart_rx_fifo_produce[3:0]
    57/77: $0\basesoc_uart_rx_fifo_level0[4:0]
    58/77: $0\basesoc_uart_rx_fifo_readable[0:0]
    59/77: $0\basesoc_uart_tx_fifo_consume[3:0]
    60/77: $0\basesoc_uart_tx_fifo_produce[3:0]
    61/77: $0\basesoc_uart_tx_fifo_level0[4:0]
    62/77: $0\basesoc_uart_tx_fifo_readable[0:0]
    63/77: $0\basesoc_uart_eventmanager_storage[1:0]
    64/77: $0\basesoc_uart_rx_pending[0:0]
    65/77: $0\basesoc_uart_tx_pending[0:0]
    66/77: $0\basesoc_rx_busy[0:0]
    67/77: $0\basesoc_rx_bitcount[3:0]
    68/77: $0\basesoc_rx_reg[7:0]
    69/77: $0\basesoc_source_payload_data[7:0]
    70/77: $0\basesoc_tx_busy[0:0]
    71/77: $0\basesoc_tx_bitcount[3:0]
    72/77: $0\basesoc_tx_reg[7:0]
    73/77: $0\basesoc_timer_reload_storage[31:0] [7:0]
    74/77: $0\basesoc_soccontroller_bus_errors[31:0]
    75/77: $0\basesoc_timer_value[31:0]
    76/77: $0\basesoc_soccontroller_reset_storage[0:0]
    77/77: $0\serial_tx[0:0]
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:995$562'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:982$561'.
     1/1: $0\array_muxed7[1:0]
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:971$560'.
     1/1: $0\array_muxed6[2:0]
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:960$559'.
     1/1: $0\array_muxed5[0:0]
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:949$558'.
     1/1: $0\array_muxed4[0:0]
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:938$557'.
     1/1: $0\array_muxed3[0:0]
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:927$556'.
     1/1: $0\array_muxed2[3:0]
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:916$555'.
     1/1: $0\array_muxed1[31:0]
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:905$554'.
     1/1: $0\array_muxed0[29:0]
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:761$348'.
     1/1: $0\csr_bankarray_sram_bus_dat_r[7:0]
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:709$271'.
     1/3: $0\shared_dat_r[31:0]
     2/3: $0\shared_ack[0:0]
     3/3: $0\error[0:0]
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:668$256'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:629$246'.
     1/4: $0\next_state[0:0]
     2/4: $0\basesoc_wishbone_ack[0:0]
     3/4: $0\basesoc_interface_we[0:0]
     4/4: $0\basesoc_interface_adr[13:0]
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:618$243'.
     1/1: $0\basesoc_timer_zero_clear[0:0]
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:600$235'.
     1/1: $0\basesoc_uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:570$224'.
     1/1: $0\basesoc_uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:548$216'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:542$214'.
     1/1: $0\basesoc_uart_rx_clear[0:0]
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:537$213'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:531$211'.
     1/1: $0\basesoc_uart_tx_clear[0:0]
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:493$192'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:483$179'.
Creating decoders for process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:474$178'.

4.5.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\InstructionCache.\lineLoader_wayToAllocate_willIncrement' from process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:218$1793'.
No latch inferred for signal `\InstructionCache.\io_cpu_prefetch_haltIt' from process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:202$1788'.
No latch inferred for signal `\InstructionCache.\lineLoader_fire' from process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:193$1786'.
No latch inferred for signal `\InstructionCache.\_zz_2_' from process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:185$1785'.
No latch inferred for signal `\InstructionCache.\_zz_1_' from process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:178$1784'.
No latch inferred for signal `\DataCache.\loader_counter_valueNext' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:929$1738'.
No latch inferred for signal `\DataCache.\loader_counter_willIncrement' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:919$1735'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_data' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:910$1734'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_wr' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:897$1731'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_last' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:882$1730'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_length' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:867$1729'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_address' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:852$1728'.
No latch inferred for signal `\DataCache.\io_mem_cmd_valid' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:830$1725'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_accessError' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:818$1704'.
No latch inferred for signal `\DataCache.\io_cpu_redo' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:799$1696'.
No latch inferred for signal `\DataCache.\io_cpu_flush_ready' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:790$1695'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_haltIt' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:767$1691'.
No latch inferred for signal `\DataCache.\stageB_loaderValid' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:751$1688'.
No latch inferred for signal `\DataCache.\stageB_mmuRspFreeze' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:741$1685'.
No latch inferred for signal `\DataCache.\_zz_6_' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:717$1666'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_mask' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:703$1664'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_data' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:689$1662'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_address' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:675$1660'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_way' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:661$1658'.
No latch inferred for signal `\DataCache.\dataWriteCmd_valid' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:642$1655'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_address' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:635$1654'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_error' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:628$1652'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_valid' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:618$1651'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_address' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:608$1650'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_way' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:598$1649'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_valid' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:585$1648'.
No latch inferred for signal `\DataCache.\dataReadCmd_payload' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:578$1647'.
No latch inferred for signal `\DataCache.\dataReadCmd_valid' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:571$1646'.
No latch inferred for signal `\DataCache.\tagsReadCmd_payload' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:564$1645'.
No latch inferred for signal `\DataCache.\tagsReadCmd_valid' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:557$1644'.
No latch inferred for signal `\DataCache.\_zz_2_' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:542$1638'.
No latch inferred for signal `\DataCache.\_zz_1_' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:535$1636'.
No latch inferred for signal `\DataCache.\_zz_11_' from process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:508$1613'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_STB' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5232$1428'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_CYC' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5225$1427'.
No latch inferred for signal `\VexRiscv.\_zz_209_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5165$1368'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_valueNext' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5148$1360'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willClear' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5139$1357'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willIncrement' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5130$1356'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_bSigned' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5104$1347'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_aSigned' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5090$1346'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_writeData' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5076$1341'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_readData' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5026$1328'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_payload_code' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5011$1327'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_valid' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5004$1326'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalInstruction' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4995$1322'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalAccess' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4941$1317'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_base' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$1306'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_mode' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4914$1305'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_trapCause' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4907$1304'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_targetPrivilege' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4900$1303'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_done' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4889$1296'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4873$1294'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_memory' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4863$1293'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_execute' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4853$1292'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_decode' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4843$1291'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_privilege' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4827$1285'.
No latch inferred for signal `\VexRiscv.\_zz_197_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4797$1279'.
No latch inferred for signal `\VexRiscv.\_zz_195_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4782$1278'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src2' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4767$1275'.
No latch inferred for signal `\VexRiscv.\_zz_193_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4744$1274'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src1' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4732$1273'.
No latch inferred for signal `\VexRiscv.\_zz_191_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4716$1268'.
No latch inferred for signal `\VexRiscv.\_zz_190_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4694$1267'.
No latch inferred for signal `\VexRiscv.\_zz_188_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4679$1266'.
No latch inferred for signal `\VexRiscv.\_zz_186_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4655$1265'.
No latch inferred for signal `\VexRiscv.\_zz_184_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4636$1264'.
No latch inferred for signal `\VexRiscv.\_zz_183_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4624$1257'.
No latch inferred for signal `\VexRiscv.\_zz_171_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4586$1247'.
No latch inferred for signal `\VexRiscv.\_zz_170_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4558$1245'.
No latch inferred for signal `\VexRiscv.\_zz_169_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4523$1244'.
No latch inferred for signal `\VexRiscv.\_zz_168_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4486$1241'.
No latch inferred for signal `\VexRiscv.\execute_SrcPlugin_addSub' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$1237'.
No latch inferred for signal `\VexRiscv.\_zz_167_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4456$1236'.
No latch inferred for signal `\VexRiscv.\_zz_166_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4433$1235'.
No latch inferred for signal `\VexRiscv.\_zz_164_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4409$1234'.
No latch inferred for signal `\VexRiscv.\_zz_162_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4390$1233'.
No latch inferred for signal `\VexRiscv.\_zz_161_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4374$1230'.
No latch inferred for signal `\VexRiscv.\execute_IntAluPlugin_bitwise' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4360$1226'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_valid' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4351$1224'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspFormated' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4275$1195'.
No latch inferred for signal `\VexRiscv.\_zz_147_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4255$1194'.
No latch inferred for signal `\VexRiscv.\_zz_145_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4226$1191'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4208$1188'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_payload_code' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4193$1186'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_valid' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4174$1185'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_redoBranch_valid' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4164$1184'.
No latch inferred for signal `\VexRiscv.\_zz_234_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4153$1179'.
No latch inferred for signal `\VexRiscv.\_zz_143_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4132$1176'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_payload_code' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4083$1162'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_valid' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4073$1161'.
No latch inferred for signal `\VexRiscv.\_zz_229_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4063$1158'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_redoFetch' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4050$1157'.
No latch inferred for signal `\VexRiscv.\iBus_cmd_payload_address' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4034$1146'.
No latch inferred for signal `\VexRiscv.\_zz_126_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4010$1142'.
No latch inferred for signal `\VexRiscv.\_zz_124_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3995$1141'.
No latch inferred for signal `\VexRiscv.\_zz_122_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3982$1139'.
No latch inferred for signal `\VexRiscv.\_zz_121_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3960$1138'.
No latch inferred for signal `\VexRiscv.\_zz_119_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$1137'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePrediction_cmd_hadBranch' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3937$1132'.
No latch inferred for signal `\VexRiscv.\_zz_117_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3915$1131'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_readyForError' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3898$1125'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_cacheRspArbitration_halt' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3878$1114'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_1_halt' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3867$1110'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_0_halt' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3856$1106'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pc' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3841$1102'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcRegPropagate' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3834$1101'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_corrected' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3827$1100'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_payload' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3800$1094'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_valid' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3790$1093'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_incomingInstruction' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3783$1091'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetcherflushIt' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3773$1088'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetcherHalt' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3760$1086'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushNext' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3740$1085'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushIt' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3733$1084'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_removeIt' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3723$1083'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_haltItself' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3715$1082'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_flushNext' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3705$1081'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_removeIt' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3694$1080'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_haltItself' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3684$1079'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushNext' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3677$1078'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_removeIt' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3666$1077'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltItself' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3650$1072'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_flushNext' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3640$1071'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_removeIt' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3629$1070'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltByOther' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3616$1059'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltItself' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3609$1056'.
No latch inferred for signal `\VexRiscv.\_zz_97_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3596$1055'.
No latch inferred for signal `\VexRiscv.\_zz_96_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3589$1054'.
No latch inferred for signal `\VexRiscv.\_zz_93_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3580$1053'.
No latch inferred for signal `\VexRiscv.\_zz_92_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3573$1052'.
No latch inferred for signal `\VexRiscv.\_zz_91_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3566$1051'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3559$1050'.
No latch inferred for signal `\VexRiscv.\_zz_89_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3528$1047'.
No latch inferred for signal `\VexRiscv.\decode_REGFILE_WRITE_VALID' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3519$1045'.
No latch inferred for signal `\VexRiscv.\_zz_61_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3511$1044'.
No latch inferred for signal `\VexRiscv.\_zz_43_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3474$1043'.
No latch inferred for signal `\VexRiscv.\decode_RS1' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3443$1041'.
No latch inferred for signal `\VexRiscv.\decode_RS2' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3413$1039'.
No latch inferred for signal `\VexRiscv.\_zz_42_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3400$1038'.
No latch inferred for signal `\VexRiscv.\_zz_242_' from process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2636$1037'.
No latch inferred for signal `\colorlight_5a_75b.\basesoc_wishbone_err' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:268$761'.
No latch inferred for signal `\colorlight_5a_75b.\basesoc_uart_reset' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:226$742'.
No latch inferred for signal `\colorlight_5a_75b.\basesoc_uart_rx_fifo_replace' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:208$738'.
No latch inferred for signal `\colorlight_5a_75b.\basesoc_uart_tx_fifo_replace' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:171$732'.
No latch inferred for signal `\colorlight_5a_75b.\basesoc_uart_tx_fifo_sink_last' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:155$729'.
No latch inferred for signal `\colorlight_5a_75b.\basesoc_uart_tx_fifo_sink_first' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:154$728'.
No latch inferred for signal `\colorlight_5a_75b.\basesoc_source_last' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:104$710'.
No latch inferred for signal `\colorlight_5a_75b.\basesoc_source_first' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:103$709'.
No latch inferred for signal `\colorlight_5a_75b.\basesoc_interface1_ram_bus_err' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:84$698'.
No latch inferred for signal `\colorlight_5a_75b.\basesoc_interface0_ram_bus_err' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:69$695'.
No latch inferred for signal `\colorlight_5a_75b.\basesoc_basesoc_ram_bus_err' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:56$693'.
No latch inferred for signal `\colorlight_5a_75b.\basesoc_vexriscv' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:45$691'.
No latch inferred for signal `\colorlight_5a_75b.\array_muxed7' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:982$561'.
No latch inferred for signal `\colorlight_5a_75b.\array_muxed6' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:971$560'.
No latch inferred for signal `\colorlight_5a_75b.\array_muxed5' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:960$559'.
No latch inferred for signal `\colorlight_5a_75b.\array_muxed4' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:949$558'.
No latch inferred for signal `\colorlight_5a_75b.\array_muxed3' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:938$557'.
No latch inferred for signal `\colorlight_5a_75b.\array_muxed2' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:927$556'.
No latch inferred for signal `\colorlight_5a_75b.\array_muxed1' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:916$555'.
No latch inferred for signal `\colorlight_5a_75b.\array_muxed0' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:905$554'.
No latch inferred for signal `\colorlight_5a_75b.\csr_bankarray_sram_bus_dat_r' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:761$348'.
No latch inferred for signal `\colorlight_5a_75b.\shared_dat_r' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:709$271'.
No latch inferred for signal `\colorlight_5a_75b.\shared_ack' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:709$271'.
No latch inferred for signal `\colorlight_5a_75b.\error' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:709$271'.
No latch inferred for signal `\colorlight_5a_75b.\slave_sel' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:668$256'.
No latch inferred for signal `\colorlight_5a_75b.\basesoc_interface_adr' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:629$246'.
No latch inferred for signal `\colorlight_5a_75b.\basesoc_interface_we' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:629$246'.
No latch inferred for signal `\colorlight_5a_75b.\basesoc_wishbone_ack' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:629$246'.
No latch inferred for signal `\colorlight_5a_75b.\next_state' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:629$246'.
No latch inferred for signal `\colorlight_5a_75b.\basesoc_timer_zero_clear' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:618$243'.
No latch inferred for signal `\colorlight_5a_75b.\basesoc_uart_rx_fifo_wrport_adr' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:600$235'.
No latch inferred for signal `\colorlight_5a_75b.\basesoc_uart_tx_fifo_wrport_adr' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:570$224'.
No latch inferred for signal `\colorlight_5a_75b.\basesoc_uart_eventmanager_pending_w' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:548$216'.
No latch inferred for signal `\colorlight_5a_75b.\basesoc_uart_rx_clear' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:542$214'.
No latch inferred for signal `\colorlight_5a_75b.\basesoc_uart_eventmanager_status_w' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:537$213'.
No latch inferred for signal `\colorlight_5a_75b.\basesoc_uart_tx_clear' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:531$211'.
No latch inferred for signal `\colorlight_5a_75b.\basesoc_sram1_we' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:493$192'.
No latch inferred for signal `\colorlight_5a_75b.\basesoc_sram0_we' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:483$179'.
No latch inferred for signal `\colorlight_5a_75b.\basesoc_cpu_interrupt' from process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:474$178'.

4.5.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\InstructionCache.\_zz_3_' using process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$1818'.
  created $dff cell `$procdff$4498' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_address' using process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$1818'.
  created $dff cell `$procdff$4499' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushCounter' using process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$1818'.
  created $dff cell `$procdff$4500' with positive edge clock.
Creating register for signal `\InstructionCache.\io_cpu_fetch_data_regNextWhen' using process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$1818'.
  created $dff cell `$procdff$4501' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_physicalAddress' using process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$1818'.
  created $dff cell `$procdff$4502' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_isIoAccess' using process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$1818'.
  created $dff cell `$procdff$4503' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowRead' using process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$1818'.
  created $dff cell `$procdff$4504' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowWrite' using process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$1818'.
  created $dff cell `$procdff$4505' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowExecute' using process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$1818'.
  created $dff cell `$procdff$4506' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_exception' using process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$1818'.
  created $dff cell `$procdff$4507' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_refilling' using process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$1818'.
  created $dff cell `$procdff$4508' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_hit_valid' using process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$1818'.
  created $dff cell `$procdff$4509' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_hit_error' using process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$1818'.
  created $dff cell `$procdff$4510' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_valid' using process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:263$1815'.
  created $dff cell `$procdff$4511' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_hadError' using process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:263$1815'.
  created $dff cell `$procdff$4512' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushPending' using process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:263$1815'.
  created $dff cell `$procdff$4513' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_cmdSent' using process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:263$1815'.
  created $dff cell `$procdff$4514' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_wordIndex' using process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:263$1815'.
  created $dff cell `$procdff$4515' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_11_' using process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:172$1782'.
  created $dff cell `$procdff$4516' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_ADDR' using process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:166$1778'.
  created $dff cell `$procdff$4517' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_DATA' using process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:166$1778'.
  created $dff cell `$procdff$4518' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN' using process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:166$1778'.
  created $dff cell `$procdff$4519' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_10_' using process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:160$1776'.
  created $dff cell `$procdff$4520' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_ADDR' using process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:154$1772'.
  created $dff cell `$procdff$4521' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_DATA' using process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:154$1772'.
  created $dff cell `$procdff$4522' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_EN' using process `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:154$1772'.
  created $dff cell `$procdff$4523' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_physicalAddress' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:989$1755'.
  created $dff cell `$procdff$4524' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_valid' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:989$1755'.
  created $dff cell `$procdff$4525' with positive edge clock.
Creating register for signal `\DataCache.\stageB_memCmdSent' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:989$1755'.
  created $dff cell `$procdff$4526' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:989$1755'.
  created $dff cell `$procdff$4527' with positive edge clock.
Creating register for signal `\DataCache.\loader_counter_value' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:989$1755'.
  created $dff cell `$procdff$4528' with positive edge clock.
Creating register for signal `\DataCache.\loader_waysAllocator' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:989$1755'.
  created $dff cell `$procdff$4529' with positive edge clock.
Creating register for signal `\DataCache.\loader_error' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:989$1755'.
  created $dff cell `$procdff$4530' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_valid' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4531' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_way' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4532' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_address' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4533' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_valid' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4534' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_error' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4535' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_address' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4536' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_wr' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4537' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_data' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4538' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_size' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4539' with positive edge clock.
Creating register for signal `\DataCache.\stageA_mask' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4540' with positive edge clock.
Creating register for signal `\DataCache.\stage0_colisions_regNextWhen' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4541' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_wr' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4542' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_data' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4543' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_size' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4544' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isIoAccess' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4545' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowRead' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4546' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowWrite' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4547' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowExecute' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4548' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_exception' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4549' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_refilling' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4550' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_valid' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4551' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_error' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4552' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_address' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4553' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataReadRsp_0' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4554' with positive edge clock.
Creating register for signal `\DataCache.\stageB_waysHits' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4555' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mask' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4556' with positive edge clock.
Creating register for signal `\DataCache.\stageB_colisions' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
  created $dff cell `$procdff$4557' with positive edge clock.
Creating register for signal `\DataCache.\_zz_24_' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:526$1631'.
  created $dff cell `$procdff$4558' with positive edge clock.
Creating register for signal `\DataCache.\_zz_25_' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:526$1631'.
  created $dff cell `$procdff$4559' with positive edge clock.
Creating register for signal `\DataCache.\_zz_26_' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:526$1631'.
  created $dff cell `$procdff$4560' with positive edge clock.
Creating register for signal `\DataCache.\_zz_27_' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:526$1631'.
  created $dff cell `$procdff$4561' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$1583_ADDR' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$1614'.
  created $dff cell `$procdff$4562' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$1583_DATA' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$1614'.
  created $dff cell `$procdff$4563' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$1583_EN' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$1614'.
  created $dff cell `$procdff$4564' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$1584_ADDR' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$1614'.
  created $dff cell `$procdff$4565' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$1584_DATA' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$1614'.
  created $dff cell `$procdff$4566' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$1584_EN' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$1614'.
  created $dff cell `$procdff$4567' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$1585_ADDR' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$1614'.
  created $dff cell `$procdff$4568' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$1585_DATA' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$1614'.
  created $dff cell `$procdff$4569' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$1585_EN' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$1614'.
  created $dff cell `$procdff$4570' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$1586_ADDR' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$1614'.
  created $dff cell `$procdff$4571' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$1586_DATA' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$1614'.
  created $dff cell `$procdff$4572' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$1586_EN' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$1614'.
  created $dff cell `$procdff$4573' with positive edge clock.
Creating register for signal `\DataCache.\_zz_10_' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:502$1611'.
  created $dff cell `$procdff$4574' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_ADDR' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:496$1607'.
  created $dff cell `$procdff$4575' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_DATA' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:496$1607'.
  created $dff cell `$procdff$4576' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_EN' using process `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:496$1607'.
  created $dff cell `$procdff$4577' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_115_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4578' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s1_tightlyCoupledHit' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4579' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s2_tightlyCoupledHit' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4580' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_129_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4581' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_130_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4582' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_131_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4583' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_132_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4584' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_133_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4585' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_134_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4586' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_136_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4587' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_137_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4588' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_138_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4589' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_139_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4590' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_140_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4591' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_141_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4592' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_174_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4593' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_175_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4594' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtvec_mode' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4595' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtvec_base' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4596' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mepc' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4597' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MEIP' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4598' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MTIP' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4599' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MSIP' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4600' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_interrupt' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4601' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_exceptionCode' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4602' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtval' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4603' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcycle' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4604' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_minstret' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4605' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_code' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4606' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4607' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_code' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4608' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_targetPrivilege' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4609' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs1' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4610' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs2' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4611' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_accumulator' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4612' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_needRevert' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4613' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_done' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4614' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_result' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4615' with positive edge clock.
Creating register for signal `\VexRiscv.\externalInterruptArray_regNext' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4616' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LL' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4617' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_BITWISE_CTRL' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4618' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LH' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4619' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SHIFT_CTRL' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4620' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_CTRL' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4621' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HH' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4622' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_HH' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4623' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_FORCE_ZERO' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4624' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4625' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4626' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4627' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_EXECUTE_STAGE' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4628' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4629' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4630' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4631' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC1_CTRL' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4632' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_CSR' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4633' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PC' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4634' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_PC' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4635' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_PC' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4636' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_MANAGMENT' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4637' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS2_SIGNED' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4638' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_RIGHT' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4639' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS2' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4640' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HL' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4641' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_MUL' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4642' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_MUL' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4643' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_IS_MUL' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4644' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PREDICTION_HAD_BRANCHED2' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4645' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_USE_SUB_LESS' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4646' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_CTRL' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4647' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_DIV' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4648' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_DIV' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4649' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_INSTRUCTION' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4650' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_INSTRUCTION' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4651' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS1_SIGNED' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4652' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BRANCH_CTRL' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4653' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_LOW' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4654' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_WRITE_OPCODE' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4655' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_CTRL' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4656' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_READ_OPCODE' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4657' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS1' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4658' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ADDRESS_LOW' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4659' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ADDRESS_LOW' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4660' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4661' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4662' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4663' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4664' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_CALC' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4665' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4666' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4667' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_WR' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4668' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_WR' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4669' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_WR' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4670' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_DO' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4671' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ENV_CTRL' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4672' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_ENV_CTRL' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4673' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_ENV_CTRL' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4674' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_LESS_UNSIGNED' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4675' with positive edge clock.
Creating register for signal `\VexRiscv.\iBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4676' with positive edge clock.
Creating register for signal `\VexRiscv.\dBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
  created $dff cell `$procdff$4677' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_arbitration_isValid' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4678' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_arbitration_isValid' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4679' with positive edge clock.
Creating register for signal `\VexRiscv.\writeBack_arbitration_isValid' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4680' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcReg' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4681' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_booted' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4682' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_inc' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4683' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_112_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4684' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_114_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4685' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_0' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4686' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_1' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4687' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_2' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4688' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_3' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4689' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_4' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4690' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_decodeRemoved' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4691' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4692' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_128_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4693' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_135_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4694' with positive edge clock.
Creating register for signal `\VexRiscv.\DBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4695' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_160_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4696' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_173_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4697' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MIE' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4698' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPIE' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4699' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPP' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4700' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MEIE' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4701' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MTIE' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4702' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MSIE' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4703' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4704' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4705' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4706' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4707' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_valid' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4708' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_hadException' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4709' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_wfiWake' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4710' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_counter_value' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4711' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_210_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4712' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_INSTRUCTION' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4713' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4714' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_212_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4715' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_213_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4716' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_214_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4717' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_220_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
  created $dff cell `$procdff$4718' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_241_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2532$1035'.
  created $dff cell `$procdff$4719' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_240_' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2526$1033'.
  created $dff cell `$procdff$4720' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_ADDR' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2520$1029'.
  created $dff cell `$procdff$4721' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_DATA' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2520$1029'.
  created $dff cell `$procdff$4722' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN' using process `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2520$1029'.
  created $dff cell `$procdff$4723' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\memdat_4' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1555$670'.
  created $dff cell `$procdff$4724' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\memdat_3' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1549$665'.
  created $dff cell `$procdff$4725' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\storage_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1551$177_ADDR' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1549$665'.
  created $dff cell `$procdff$4726' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\storage_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1551$177_DATA' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1549$665'.
  created $dff cell `$procdff$4727' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\storage_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1551$177_EN' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1549$665'.
  created $dff cell `$procdff$4728' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\memdat_2' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1538$663'.
  created $dff cell `$procdff$4729' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\memdat_1' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1532$658'.
  created $dff cell `$procdff$4730' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\storage$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1534$176_ADDR' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1532$658'.
  created $dff cell `$procdff$4731' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\storage$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1534$176_DATA' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1532$658'.
  created $dff cell `$procdff$4732' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\storage$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1534$176_EN' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1532$658'.
  created $dff cell `$procdff$4733' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\memadr_2' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1519$656'.
  created $dff cell `$procdff$4734' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\memadr_1' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1499$642'.
  created $dff cell `$procdff$4735' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1501$172_ADDR' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1499$642'.
  created $dff cell `$procdff$4736' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1501$172_DATA' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1499$642'.
  created $dff cell `$procdff$4737' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1501$172_EN' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1499$642'.
  created $dff cell `$procdff$4738' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1503$173_ADDR' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1499$642'.
  created $dff cell `$procdff$4739' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1503$173_DATA' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1499$642'.
  created $dff cell `$procdff$4740' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1503$173_EN' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1499$642'.
  created $dff cell `$procdff$4741' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1505$174_ADDR' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1499$642'.
  created $dff cell `$procdff$4742' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1505$174_DATA' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1499$642'.
  created $dff cell `$procdff$4743' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1505$174_EN' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1499$642'.
  created $dff cell `$procdff$4744' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1507$175_ADDR' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1499$642'.
  created $dff cell `$procdff$4745' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1507$175_DATA' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1499$642'.
  created $dff cell `$procdff$4746' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1507$175_EN' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1499$642'.
  created $dff cell `$procdff$4747' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\memadr' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1479$628'.
  created $dff cell `$procdff$4748' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1481$168_ADDR' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1479$628'.
  created $dff cell `$procdff$4749' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1481$168_DATA' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1479$628'.
  created $dff cell `$procdff$4750' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1481$168_EN' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1479$628'.
  created $dff cell `$procdff$4751' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1483$169_ADDR' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1479$628'.
  created $dff cell `$procdff$4752' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1483$169_DATA' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1479$628'.
  created $dff cell `$procdff$4753' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1483$169_EN' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1479$628'.
  created $dff cell `$procdff$4754' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1485$170_ADDR' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1479$628'.
  created $dff cell `$procdff$4755' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1485$170_DATA' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1479$628'.
  created $dff cell `$procdff$4756' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1485$170_EN' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1479$628'.
  created $dff cell `$procdff$4757' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1487$171_ADDR' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1479$628'.
  created $dff cell `$procdff$4758' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1487$171_DATA' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1479$628'.
  created $dff cell `$procdff$4759' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1487$171_EN' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1479$628'.
  created $dff cell `$procdff$4760' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\memdat' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1467$626'.
  created $dff cell `$procdff$4761' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\serial_tx' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4762' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_soccontroller_reset_storage' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4763' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_soccontroller_reset_re' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4764' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_soccontroller_scratch_storage' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4765' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_soccontroller_scratch_re' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4766' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_soccontroller_bus_errors' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4767' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_basesoc_ram_bus_ack' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4768' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_interface0_ram_bus_ack' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4769' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_interface1_ram_bus_ack' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4770' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_storage' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4771' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_re' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4772' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_sink_ready' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4773' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_uart_clk_txen' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4774' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_phase_accumulator_tx' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4775' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_tx_reg' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4776' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_tx_bitcount' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4777' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_tx_busy' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4778' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_source_valid' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4779' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_source_payload_data' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4780' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_uart_clk_rxen' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4781' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_phase_accumulator_rx' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4782' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_rx_r' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4783' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_rx_reg' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4784' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_rx_bitcount' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4785' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_rx_busy' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4786' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_uart_tx_pending' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4787' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_uart_tx_old_trigger' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4788' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_uart_rx_pending' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4789' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_uart_rx_old_trigger' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4790' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_uart_eventmanager_storage' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4791' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_uart_eventmanager_re' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4792' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_uart_tx_fifo_readable' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4793' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_uart_tx_fifo_level0' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4794' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_uart_tx_fifo_produce' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4795' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_uart_tx_fifo_consume' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4796' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_uart_rx_fifo_readable' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4797' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_uart_rx_fifo_level0' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4798' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_uart_rx_fifo_produce' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4799' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_uart_rx_fifo_consume' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4800' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_timer_load_storage' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4801' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_timer_load_re' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4802' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_timer_reload_storage' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4803' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_timer_reload_re' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4804' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_timer_en_storage' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4805' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_timer_en_re' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4806' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_timer_update_value_storage' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4807' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_timer_update_value_re' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4808' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_timer_value_status' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4809' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_timer_zero_pending' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4810' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_timer_zero_old_trigger' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4811' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_timer_eventmanager_storage' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4812' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_timer_eventmanager_re' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4813' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\basesoc_timer_value' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4814' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\leds_storage' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4815' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\leds_re' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4816' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\state' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4817' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\grant' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4818' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\slave_sel_r' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4819' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\count' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4820' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\csr_bankarray_interface0_bank_bus_dat_r' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4821' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\csr_bankarray_sel_r' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4822' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\csr_bankarray_interface1_bank_bus_dat_r' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4823' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\csr_bankarray_interface2_bank_bus_dat_r' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4824' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\csr_bankarray_interface3_bank_bus_dat_r' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4825' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\csr_bankarray_interface4_bank_bus_dat_r' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4826' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\regs0' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4827' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\regs1' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
  created $dff cell `$procdff$4828' with positive edge clock.
Creating register for signal `\colorlight_5a_75b.\int_rst' using process `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:995$562'.
  created $dff cell `$procdff$4829' with positive edge clock.

4.5.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 7 empty switches in `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$1818'.
Removing empty process `InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:301$1818'.
Found and cleaned up 10 empty switches in `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:263$1815'.
Removing empty process `InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:263$1815'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:218$1793'.
Removing empty process `InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:218$1793'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:202$1788'.
Removing empty process `InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:202$1788'.
Found and cleaned up 2 empty switches in `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:193$1786'.
Removing empty process `InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:193$1786'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:185$1785'.
Removing empty process `InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:185$1785'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:178$1784'.
Removing empty process `InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:178$1784'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:172$1782'.
Removing empty process `InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:172$1782'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:166$1778'.
Removing empty process `InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:166$1778'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:160$1776'.
Removing empty process `InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:160$1776'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:154$1772'.
Removing empty process `InstructionCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:154$1772'.
Found and cleaned up 11 empty switches in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:989$1755'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:989$1755'.
Found and cleaned up 10 empty switches in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:936$1740'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:929$1738'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:929$1738'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:919$1735'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:919$1735'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:910$1734'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:910$1734'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:897$1731'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:897$1731'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:882$1730'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:882$1730'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:867$1729'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:867$1729'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:852$1728'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:852$1728'.
Found and cleaned up 6 empty switches in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:830$1725'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:830$1725'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:818$1704'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:818$1704'.
Found and cleaned up 6 empty switches in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:799$1696'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:799$1696'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:790$1695'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:790$1695'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:767$1691'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:767$1691'.
Found and cleaned up 5 empty switches in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:751$1688'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:751$1688'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:741$1685'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:741$1685'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:717$1666'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:717$1666'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:703$1664'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:703$1664'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:689$1662'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:689$1662'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:675$1660'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:675$1660'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:661$1658'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:661$1658'.
Found and cleaned up 6 empty switches in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:642$1655'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:642$1655'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:635$1654'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:635$1654'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:628$1652'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:628$1652'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:618$1651'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:618$1651'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:608$1650'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:608$1650'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:598$1649'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:598$1649'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:585$1648'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:585$1648'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:578$1647'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:578$1647'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:571$1646'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:571$1646'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:564$1645'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:564$1645'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:557$1644'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:557$1644'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:542$1638'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:542$1638'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:535$1636'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:535$1636'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:526$1631'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:526$1631'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$1614'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:511$1614'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:508$1613'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:502$1611'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:502$1611'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:496$1607'.
Removing empty process `DataCache.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:496$1607'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1985$1581'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1984$1580'.
Found and cleaned up 87 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5530$1492'.
Found and cleaned up 58 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5260$1440'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5232$1428'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5232$1428'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5225$1427'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5225$1427'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5165$1368'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5148$1360'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5148$1360'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5139$1357'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5139$1357'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5130$1356'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5130$1356'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5104$1347'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5104$1347'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5090$1346'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5090$1346'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5076$1341'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5076$1341'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5026$1328'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5026$1328'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5011$1327'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5011$1327'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5004$1326'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5004$1326'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4995$1322'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4995$1322'.
Found and cleaned up 8 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4941$1317'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4941$1317'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$1306'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$1306'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4914$1305'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4914$1305'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4907$1304'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4907$1304'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4900$1303'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4900$1303'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4889$1296'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4889$1296'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4873$1294'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4873$1294'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4863$1293'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4863$1293'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4853$1292'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4853$1292'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4843$1291'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4843$1291'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4827$1285'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4827$1285'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4797$1279'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4782$1278'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4767$1275'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4767$1275'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4744$1274'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4732$1273'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4732$1273'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4716$1268'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4716$1268'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4694$1267'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4679$1266'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4655$1265'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4636$1264'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4636$1264'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4624$1257'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4624$1257'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4586$1247'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4586$1247'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4558$1245'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4558$1245'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4523$1244'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4486$1241'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$1237'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$1237'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4456$1236'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4456$1236'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4433$1235'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4409$1234'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4390$1233'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4390$1233'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4374$1230'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4374$1230'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4360$1226'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4360$1226'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4351$1224'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4351$1224'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4275$1195'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4275$1195'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4255$1194'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4226$1191'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4208$1188'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4208$1188'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4193$1186'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4193$1186'.
Found and cleaned up 5 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4174$1185'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4174$1185'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4164$1184'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4164$1184'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4153$1179'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4153$1179'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4132$1176'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4132$1176'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4083$1162'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4083$1162'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4073$1161'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4073$1161'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4063$1158'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4063$1158'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4050$1157'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4050$1157'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4034$1146'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4010$1142'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3995$1141'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3982$1139'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3982$1139'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3960$1138'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$1137'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3937$1132'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3937$1132'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3915$1131'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3898$1125'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3898$1125'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3878$1114'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3878$1114'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3867$1110'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3867$1110'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3856$1106'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3856$1106'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3841$1102'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3841$1102'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3834$1101'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3834$1101'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3827$1100'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3827$1100'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3800$1094'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3800$1094'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3790$1093'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3790$1093'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3783$1091'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3783$1091'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3773$1088'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3773$1088'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3760$1086'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3760$1086'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3740$1085'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3740$1085'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3733$1084'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3733$1084'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3723$1083'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3723$1083'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3715$1082'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3715$1082'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3705$1081'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3705$1081'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3694$1080'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3694$1080'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3684$1079'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3684$1079'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3677$1078'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3677$1078'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3666$1077'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3666$1077'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3650$1072'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3650$1072'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3640$1071'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3640$1071'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3629$1070'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3629$1070'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3616$1059'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3616$1059'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3609$1056'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3609$1056'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3596$1055'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3596$1055'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3589$1054'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3589$1054'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3580$1053'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3580$1053'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3573$1052'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3573$1052'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3566$1051'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3566$1051'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3559$1050'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3559$1050'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3528$1047'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3528$1047'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3519$1045'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3519$1045'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3511$1044'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3511$1044'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3474$1043'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3474$1043'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3443$1041'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3443$1041'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3413$1039'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3413$1039'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3400$1038'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3400$1038'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2636$1037'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2636$1037'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2532$1035'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2532$1035'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2526$1033'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2526$1033'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2520$1029'.
Removing empty process `VexRiscv.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2520$1029'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:470$790'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:469$789'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:468$788'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:467$787'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:466$786'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:465$785'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:464$784'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:463$783'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:462$782'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:461$781'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:439$780'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:422$779'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:357$778'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:348$777'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:344$776'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:340$775'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:299$774'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:295$773'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:292$772'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:291$771'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:290$770'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:289$769'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:283$768'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:279$767'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:276$766'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:275$765'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:274$764'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:273$763'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:272$762'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:268$761'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:264$760'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:255$759'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:254$758'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:253$757'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:252$756'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:251$755'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:242$754'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:241$753'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:239$752'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:235$751'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:234$750'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:233$749'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:232$748'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:231$747'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:230$746'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:229$745'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:228$744'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:227$743'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:226$742'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:211$741'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:210$740'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:209$739'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:208$738'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:207$737'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:200$736'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:174$735'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:173$734'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:172$733'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:171$732'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:170$731'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:163$730'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:155$729'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:154$728'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:141$727'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:140$726'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:139$725'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:135$724'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:131$723'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:130$722'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:128$721'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:126$720'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:125$719'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:123$718'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:112$717'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:111$716'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:110$715'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:109$714'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:107$713'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:106$712'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:105$711'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:104$710'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:103$709'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:101$708'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:100$707'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:99$706'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:98$705'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:97$704'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:96$703'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:92$702'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:90$701'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:89$700'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:87$699'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:84$698'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:80$697'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:72$696'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:69$695'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:65$694'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:56$693'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:52$692'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:45$691'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:22$690'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:20$689'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:15$688'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:14$687'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:13$686'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:12$685'.
Found and cleaned up 1 empty switch in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1555$670'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1555$670'.
Found and cleaned up 1 empty switch in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1549$665'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1549$665'.
Found and cleaned up 1 empty switch in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1538$663'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1538$663'.
Found and cleaned up 1 empty switch in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1532$658'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1532$658'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1519$656'.
Found and cleaned up 4 empty switches in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1499$642'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1499$642'.
Found and cleaned up 4 empty switches in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1479$628'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1479$628'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1467$626'.
Found and cleaned up 82 empty switches in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:999$564'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:995$562'.
Found and cleaned up 1 empty switch in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:982$561'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:982$561'.
Found and cleaned up 1 empty switch in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:971$560'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:971$560'.
Found and cleaned up 1 empty switch in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:960$559'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:960$559'.
Found and cleaned up 1 empty switch in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:949$558'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:949$558'.
Found and cleaned up 1 empty switch in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:938$557'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:938$557'.
Found and cleaned up 1 empty switch in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:927$556'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:927$556'.
Found and cleaned up 1 empty switch in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:916$555'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:916$555'.
Found and cleaned up 1 empty switch in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:905$554'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:905$554'.
Found and cleaned up 1 empty switch in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:761$348'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:761$348'.
Found and cleaned up 1 empty switch in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:709$271'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:709$271'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:668$256'.
Found and cleaned up 2 empty switches in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:629$246'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:629$246'.
Found and cleaned up 1 empty switch in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:618$243'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:618$243'.
Found and cleaned up 1 empty switch in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:600$235'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:600$235'.
Found and cleaned up 1 empty switch in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:570$224'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:570$224'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:548$216'.
Found and cleaned up 1 empty switch in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:542$214'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:542$214'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:537$213'.
Found and cleaned up 1 empty switch in `\colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:531$211'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:531$211'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:493$192'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:483$179'.
Removing empty process `colorlight_5a_75b.$proc$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:474$178'.
Cleaned up 583 empty switches.

4.6. Executing FLATTEN pass (flatten design).
Using template VexRiscv for cells of type VexRiscv.
Using template DataCache for cells of type DataCache.
Using template InstructionCache for cells of type InstructionCache.
<suppressed ~3 debug messages>
No more expansions possible.
Deleting now unused module InstructionCache.
Deleting now unused module DataCache.
Deleting now unused module VexRiscv.

4.7. Executing TRIBUF pass.

4.8. Executing DEMINOUT pass (demote inout ports to input or output).

4.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_5a_75b.
<suppressed ~412 debug messages>

4.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_5a_75b..
Removed 485 unused cells and 3024 unused wires.
<suppressed ~610 debug messages>

4.11. Executing CHECK pass (checking for obvious problems).
checking module colorlight_5a_75b..
found and reported 0 problems.

4.12. Executing OPT pass (performing simple optimizations).

4.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_5a_75b.

4.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_5a_75b'.
<suppressed ~537 debug messages>
Removed a total of 179 cells.

4.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_5a_75b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$4468: \state -> 1'0
      Replacing known input bits on port A of cell $procmux$4197: \grant -> 1'0
      Replacing known input bits on port B of cell $procmux$4195: \grant -> 1'1
      Replacing known input bits on port A of cell $procmux$4193: \grant -> 1'1
      Replacing known input bits on port B of cell $procmux$4201: \grant -> 1'0
      Replacing known input bits on port A of cell $procmux$4199: \grant -> 1'0
      Replacing known input bits on port A of cell $procmux$4332: \basesoc_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$4328: \basesoc_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$4325: \basesoc_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$4335: \basesoc_rx_busy -> 1'0
      Replacing known input bits on port B of cell $techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1846: \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter -> { 1'1 \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0] }
      Replacing known input bits on port A of cell $techmap\VexRiscv.dataCache_1_.$procmux$1981: \VexRiscv.dataCache_1_.stageB_flusher_valid -> 1'0
      Replacing known input bits on port B of cell $techmap\VexRiscv.dataCache_1_.$procmux$1979: \VexRiscv.dataCache_1_.stageB_flusher_valid -> 1'1
      Replacing known input bits on port B of cell $techmap\VexRiscv.dataCache_1_.$procmux$2436: \VexRiscv.dataCache_1_.stageB_flusher_valid -> 1'1
  Analyzing evaluation results.
    dead port 1/2 on $mux $techmap\VexRiscv.$procmux$2940.
    dead port 1/2 on $mux $techmap\VexRiscv.$procmux$2949.
    dead port 1/2 on $mux $techmap\VexRiscv.$procmux$2958.
    dead port 1/2 on $mux $techmap\VexRiscv.$procmux$2967.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3051.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3166.
    dead port 1/2 on $mux $techmap\VexRiscv.$procmux$3294.
    dead port 1/2 on $mux $techmap\VexRiscv.$procmux$3315.
    dead port 1/2 on $mux $techmap\VexRiscv.$procmux$3318.
    dead port 1/2 on $mux $techmap\VexRiscv.$procmux$3324.
    dead port 1/2 on $mux $techmap\VexRiscv.$procmux$3337.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3339.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3345.
    dead port 1/2 on $mux $techmap\VexRiscv.$procmux$3355.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3357.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3363.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3381.
    dead port 1/2 on $mux $techmap\VexRiscv.$procmux$3394.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3396.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3402.
    dead port 1/2 on $mux $techmap\VexRiscv.$procmux$3412.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3414.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3420.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3438.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3484.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3490.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3496.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3505.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3511.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3517.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3523.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3532.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3602.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3674.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3692.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3752.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3774.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3784.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3786.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3792.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3802.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3804.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3810.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3822.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3828.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3837.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3847.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3849.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3855.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3865.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3867.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3873.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3885.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3891.
    dead port 2/2 on $mux $techmap\VexRiscv.$procmux$3900.
    dead port 2/2 on $mux $techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1903.
    dead port 1/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2047.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2049.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2055.
    dead port 1/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2082.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2084.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2090.
    dead port 1/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2100.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2102.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2108.
    dead port 1/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2121.
    dead port 1/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2124.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2126.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2133.
    dead port 1/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2136.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2138.
    dead port 1/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2145.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2147.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2153.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2173.
    dead port 1/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2175.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2177.
    dead port 1/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2184.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2186.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2192.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2208.
    dead port 1/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2211.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2213.
    dead port 1/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2220.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2222.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2229.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2231.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2237.
    dead port 1/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2254.
    dead port 1/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2256.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2258.
    dead port 1/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2265.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2267.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2273.
    dead port 1/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2293.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2295.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2301.
    dead port 1/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2314.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2316.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2322.
    dead port 1/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2335.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2337.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2343.
    dead port 1/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2356.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2358.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2364.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2381.
    dead port 1/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2383.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2385.
    dead port 1/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2392.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2394.
    dead port 2/2 on $mux $techmap\VexRiscv.dataCache_1_.$procmux$2400.
Removed 112 multiplexer ports.
<suppressed ~451 debug messages>

4.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_5a_75b.
    Consolidated identical input bits for $mux cell $procmux$3926:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1551$177_EN[9:0]$668
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1551$177_EN[9:0]$668 [0]
      New connections: $0$memwr$\storage_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1551$177_EN[9:0]$668 [9:1] = { $0$memwr$\storage_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1551$177_EN[9:0]$668 [0] $0$memwr$\storage_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1551$177_EN[9:0]$668 [0] $0$memwr$\storage_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1551$177_EN[9:0]$668 [0] $0$memwr$\storage_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1551$177_EN[9:0]$668 [0] $0$memwr$\storage_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1551$177_EN[9:0]$668 [0] $0$memwr$\storage_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1551$177_EN[9:0]$668 [0] $0$memwr$\storage_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1551$177_EN[9:0]$668 [0] $0$memwr$\storage_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1551$177_EN[9:0]$668 [0] $0$memwr$\storage_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1551$177_EN[9:0]$668 [0] }
    Consolidated identical input bits for $mux cell $procmux$3934:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1534$176_EN[9:0]$661
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1534$176_EN[9:0]$661 [0]
      New connections: $0$memwr$\storage$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1534$176_EN[9:0]$661 [9:1] = { $0$memwr$\storage$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1534$176_EN[9:0]$661 [0] $0$memwr$\storage$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1534$176_EN[9:0]$661 [0] $0$memwr$\storage$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1534$176_EN[9:0]$661 [0] $0$memwr$\storage$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1534$176_EN[9:0]$661 [0] $0$memwr$\storage$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1534$176_EN[9:0]$661 [0] $0$memwr$\storage$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1534$176_EN[9:0]$661 [0] $0$memwr$\storage$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1534$176_EN[9:0]$661 [0] $0$memwr$\storage$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1534$176_EN[9:0]$661 [0] $0$memwr$\storage$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1534$176_EN[9:0]$661 [0] }
    Consolidated identical input bits for $mux cell $procmux$3940:
      Old ports: A=0, B=255, Y=$0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1501$172_EN[31:0]$645
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1501$172_EN[31:0]$645 [0]
      New connections: $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1501$172_EN[31:0]$645 [31:1] = { 24'000000000000000000000000 $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1501$172_EN[31:0]$645 [0] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1501$172_EN[31:0]$645 [0] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1501$172_EN[31:0]$645 [0] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1501$172_EN[31:0]$645 [0] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1501$172_EN[31:0]$645 [0] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1501$172_EN[31:0]$645 [0] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1501$172_EN[31:0]$645 [0] }
    Consolidated identical input bits for $mux cell $procmux$3946:
      Old ports: A=0, B=65280, Y=$0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1503$173_EN[31:0]$648
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1503$173_EN[31:0]$648 [8]
      New connections: { $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1503$173_EN[31:0]$648 [31:9] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1503$173_EN[31:0]$648 [7:0] } = { 16'0000000000000000 $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1503$173_EN[31:0]$648 [8] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1503$173_EN[31:0]$648 [8] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1503$173_EN[31:0]$648 [8] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1503$173_EN[31:0]$648 [8] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1503$173_EN[31:0]$648 [8] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1503$173_EN[31:0]$648 [8] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1503$173_EN[31:0]$648 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$3952:
      Old ports: A=0, B=16711680, Y=$0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1505$174_EN[31:0]$651
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1505$174_EN[31:0]$651 [16]
      New connections: { $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1505$174_EN[31:0]$651 [31:17] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1505$174_EN[31:0]$651 [15:0] } = { 8'00000000 $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1505$174_EN[31:0]$651 [16] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1505$174_EN[31:0]$651 [16] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1505$174_EN[31:0]$651 [16] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1505$174_EN[31:0]$651 [16] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1505$174_EN[31:0]$651 [16] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1505$174_EN[31:0]$651 [16] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1505$174_EN[31:0]$651 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$3958:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1507$175_EN[31:0]$654
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1507$175_EN[31:0]$654 [24]
      New connections: { $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1507$175_EN[31:0]$654 [31:25] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1507$175_EN[31:0]$654 [23:0] } = { $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1507$175_EN[31:0]$654 [24] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1507$175_EN[31:0]$654 [24] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1507$175_EN[31:0]$654 [24] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1507$175_EN[31:0]$654 [24] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1507$175_EN[31:0]$654 [24] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1507$175_EN[31:0]$654 [24] $0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1507$175_EN[31:0]$654 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$3964:
      Old ports: A=0, B=255, Y=$0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1481$168_EN[31:0]$631
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1481$168_EN[31:0]$631 [0]
      New connections: $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1481$168_EN[31:0]$631 [31:1] = { 24'000000000000000000000000 $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1481$168_EN[31:0]$631 [0] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1481$168_EN[31:0]$631 [0] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1481$168_EN[31:0]$631 [0] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1481$168_EN[31:0]$631 [0] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1481$168_EN[31:0]$631 [0] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1481$168_EN[31:0]$631 [0] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1481$168_EN[31:0]$631 [0] }
    Consolidated identical input bits for $mux cell $procmux$3970:
      Old ports: A=0, B=65280, Y=$0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1483$169_EN[31:0]$634
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1483$169_EN[31:0]$634 [8]
      New connections: { $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1483$169_EN[31:0]$634 [31:9] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1483$169_EN[31:0]$634 [7:0] } = { 16'0000000000000000 $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1483$169_EN[31:0]$634 [8] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1483$169_EN[31:0]$634 [8] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1483$169_EN[31:0]$634 [8] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1483$169_EN[31:0]$634 [8] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1483$169_EN[31:0]$634 [8] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1483$169_EN[31:0]$634 [8] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1483$169_EN[31:0]$634 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$3976:
      Old ports: A=0, B=16711680, Y=$0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1485$170_EN[31:0]$637
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1485$170_EN[31:0]$637 [16]
      New connections: { $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1485$170_EN[31:0]$637 [31:17] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1485$170_EN[31:0]$637 [15:0] } = { 8'00000000 $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1485$170_EN[31:0]$637 [16] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1485$170_EN[31:0]$637 [16] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1485$170_EN[31:0]$637 [16] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1485$170_EN[31:0]$637 [16] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1485$170_EN[31:0]$637 [16] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1485$170_EN[31:0]$637 [16] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1485$170_EN[31:0]$637 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$3982:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1487$171_EN[31:0]$640
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1487$171_EN[31:0]$640 [24]
      New connections: { $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1487$171_EN[31:0]$640 [31:25] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1487$171_EN[31:0]$640 [23:0] } = { $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1487$171_EN[31:0]$640 [24] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1487$171_EN[31:0]$640 [24] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1487$171_EN[31:0]$640 [24] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1487$171_EN[31:0]$640 [24] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1487$171_EN[31:0]$640 [24] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1487$171_EN[31:0]$640 [24] $0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1487$171_EN[31:0]$640 [24] 24'000000000000000000000000 }
    New ctrl vector for $pmux cell $techmap\VexRiscv.$procmux$3061: $auto$opt_reduce.cc:134:opt_mux$4831
    New ctrl vector for $pmux cell $techmap\VexRiscv.$procmux$3307: { $techmap\VexRiscv.$procmux$3310_CMP $auto$opt_reduce.cc:134:opt_mux$4833 }
    New ctrl vector for $mux cell $techmap\VexRiscv.$procmux$3384: { }
    New ctrl vector for $mux cell $techmap\VexRiscv.$procmux$3441: { }
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.$procmux$3918:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032
      New ports: A=1'0, B=1'1, Y=$techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0]
      New connections: $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [31:1] = { $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] $techmap\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2522$795_EN[31:0]$1032 [0] }
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1916:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781
      New ports: A=1'0, B=1'1, Y=$techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0]
      New connections: $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [31:1] = { $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:168$1767_EN[31:0]$1781 [0] }
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1924:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_EN[21:0]$1775
      New ports: A=1'0, B=1'1, Y=$techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_EN[21:0]$1775 [0]
      New connections: $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_EN[21:0]$1775 [21:1] = { $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_EN[21:0]$1775 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_EN[21:0]$1775 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_EN[21:0]$1775 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_EN[21:0]$1775 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_EN[21:0]$1775 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_EN[21:0]$1775 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_EN[21:0]$1775 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_EN[21:0]$1775 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_EN[21:0]$1775 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_EN[21:0]$1775 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_EN[21:0]$1775 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_EN[21:0]$1775 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_EN[21:0]$1775 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_EN[21:0]$1775 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_EN[21:0]$1775 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_EN[21:0]$1775 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_EN[21:0]$1775 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_EN[21:0]$1775 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_EN[21:0]$1775 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_EN[21:0]$1775 [0] $techmap\VexRiscv.IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:156$1766_EN[21:0]$1775 [0] }
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.dataCache_1_.$procmux$2464:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$1583_EN[7:0]$1617
      New ports: A=1'0, B=1'1, Y=$techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$1583_EN[7:0]$1617 [0]
      New connections: $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$1583_EN[7:0]$1617 [7:1] = { $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$1583_EN[7:0]$1617 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$1583_EN[7:0]$1617 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$1583_EN[7:0]$1617 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$1583_EN[7:0]$1617 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$1583_EN[7:0]$1617 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$1583_EN[7:0]$1617 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:513$1583_EN[7:0]$1617 [0] }
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.dataCache_1_.$procmux$2470:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$1584_EN[7:0]$1620
      New ports: A=1'0, B=1'1, Y=$techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$1584_EN[7:0]$1620 [0]
      New connections: $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$1584_EN[7:0]$1620 [7:1] = { $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$1584_EN[7:0]$1620 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$1584_EN[7:0]$1620 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$1584_EN[7:0]$1620 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$1584_EN[7:0]$1620 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$1584_EN[7:0]$1620 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$1584_EN[7:0]$1620 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:516$1584_EN[7:0]$1620 [0] }
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.dataCache_1_.$procmux$2476:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$1585_EN[7:0]$1623
      New ports: A=1'0, B=1'1, Y=$techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$1585_EN[7:0]$1623 [0]
      New connections: $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$1585_EN[7:0]$1623 [7:1] = { $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$1585_EN[7:0]$1623 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$1585_EN[7:0]$1623 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$1585_EN[7:0]$1623 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$1585_EN[7:0]$1623 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$1585_EN[7:0]$1623 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$1585_EN[7:0]$1623 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:519$1585_EN[7:0]$1623 [0] }
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.dataCache_1_.$procmux$2482:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$1586_EN[7:0]$1626
      New ports: A=1'0, B=1'1, Y=$techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$1586_EN[7:0]$1626 [0]
      New connections: $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$1586_EN[7:0]$1626 [7:1] = { $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$1586_EN[7:0]$1626 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$1586_EN[7:0]$1626 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$1586_EN[7:0]$1626 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$1586_EN[7:0]$1626 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$1586_EN[7:0]$1626 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$1586_EN[7:0]$1626 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:522$1586_EN[7:0]$1626 [0] }
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.dataCache_1_.$procmux$2490:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_EN[21:0]$1610
      New ports: A=1'0, B=1'1, Y=$techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_EN[21:0]$1610 [0]
      New connections: $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_EN[21:0]$1610 [21:1] = { $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_EN[21:0]$1610 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_EN[21:0]$1610 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_EN[21:0]$1610 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_EN[21:0]$1610 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_EN[21:0]$1610 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_EN[21:0]$1610 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_EN[21:0]$1610 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_EN[21:0]$1610 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_EN[21:0]$1610 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_EN[21:0]$1610 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_EN[21:0]$1610 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_EN[21:0]$1610 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_EN[21:0]$1610 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_EN[21:0]$1610 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_EN[21:0]$1610 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_EN[21:0]$1610 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_EN[21:0]$1610 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_EN[21:0]$1610 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_EN[21:0]$1610 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_EN[21:0]$1610 [0] $techmap\VexRiscv.dataCache_1_.$0$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:498$1582_EN[21:0]$1610 [0] }
  Optimizing cells in module \colorlight_5a_75b.
Performed a total of 22 changes.

4.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_5a_75b'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

4.12.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $techmap\VexRiscv.$procdff$4579 ($dff) from module colorlight_5a_75b.
Removing $techmap\VexRiscv.$procdff$4599 ($dff) from module colorlight_5a_75b.
Removing $techmap\VexRiscv.IBusCachedPlugin_cache.$procdff$4506 ($dff) from module colorlight_5a_75b.
Removing $techmap\VexRiscv.IBusCachedPlugin_cache.$procdff$4507 ($dff) from module colorlight_5a_75b.
Removing $techmap\VexRiscv.IBusCachedPlugin_cache.$procdff$4508 ($dff) from module colorlight_5a_75b.
Removing $techmap\VexRiscv.dataCache_1_.$procdff$4529 ($dff) from module colorlight_5a_75b.
Removing $techmap\VexRiscv.dataCache_1_.$procdff$4546 ($dff) from module colorlight_5a_75b.
Removing $techmap\VexRiscv.dataCache_1_.$procdff$4547 ($dff) from module colorlight_5a_75b.
Removing $techmap\VexRiscv.dataCache_1_.$procdff$4549 ($dff) from module colorlight_5a_75b.
Removing $techmap\VexRiscv.dataCache_1_.$procdff$4550 ($dff) from module colorlight_5a_75b.
Promoting init spec \basesoc_soccontroller_scratch_re = 1'0 to constant driver in module colorlight_5a_75b.
Promoting init spec \basesoc_re = 1'0 to constant driver in module colorlight_5a_75b.
Promoting init spec \basesoc_uart_eventmanager_re = 1'0 to constant driver in module colorlight_5a_75b.
Promoting init spec \basesoc_timer_load_re = 1'0 to constant driver in module colorlight_5a_75b.
Promoting init spec \basesoc_timer_reload_re = 1'0 to constant driver in module colorlight_5a_75b.
Promoting init spec \basesoc_timer_en_re = 1'0 to constant driver in module colorlight_5a_75b.
Promoting init spec \basesoc_timer_eventmanager_re = 1'0 to constant driver in module colorlight_5a_75b.
Promoting init spec \leds_re = 1'0 to constant driver in module colorlight_5a_75b.
Promoting init spec \array_muxed6 = 3'000 to constant driver in module colorlight_5a_75b.
Promoting init spec \VexRiscv.CsrPlugin_minstret = 64'0000000000000000000000000000000000000000000000000000000000000000 to constant driver in module colorlight_5a_75b.
Promoting init spec \VexRiscv.CsrPlugin_mcycle = 64'0000000000000000000000000000000000000000000000000000000000000000 to constant driver in module colorlight_5a_75b.
Promoted 11 init specs to constant drivers.
Replaced 10 DFF cells.

4.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_5a_75b..
Removed 9 unused cells and 318 unused wires.
<suppressed ~30 debug messages>

4.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_5a_75b.
<suppressed ~36 debug messages>

4.12.9. Rerunning OPT passes. (Maybe there is more to do..)

4.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_5a_75b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4203$1187.
    dead port 2/2 on $mux $techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4203$1187.
Removed 2 multiplexer ports.
<suppressed ~433 debug messages>

4.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_5a_75b.
    New ctrl vector for $pmux cell $techmap\VexRiscv.$procmux$3093: { $techmap\VexRiscv.$procmux$2838_CMP $techmap\VexRiscv.$procmux$2875_CMP $techmap\VexRiscv.$procmux$2705_CMP $techmap\VexRiscv.$procmux$3071_CMP $techmap\VexRiscv.$procmux$3070_CMP $techmap\VexRiscv.$procmux$2845_CMP }
  Optimizing cells in module \colorlight_5a_75b.
Performed a total of 1 changes.

4.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_5a_75b'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.12.13. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $techmap\VexRiscv.$procdff$4580 ($dff) from module colorlight_5a_75b.
Replaced 1 DFF cells.

4.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_5a_75b..
Removed 1 unused cells and 30 unused wires.
<suppressed ~2 debug messages>

4.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_5a_75b.
<suppressed ~2 debug messages>

4.12.16. Rerunning OPT passes. (Maybe there is more to do..)

4.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_5a_75b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~432 debug messages>

4.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_5a_75b.
Performed a total of 0 changes.

4.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_5a_75b'.
Removed a total of 0 cells.

4.12.20. Executing OPT_RMDFF pass (remove dff with constant values).

4.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_5a_75b..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_5a_75b.

4.12.23. Finished OPT passes. (There is nothing left to do.)

4.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 19 address bits (of 32) from memory init port colorlight_5a_75b.$meminit$\mem$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$673 (mem).
Removed top 26 address bits (of 32) from memory init port colorlight_5a_75b.$meminit$\mem_3$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$674 (mem_3).
Removed top 24 bits (of 32) from port B of cell colorlight_5a_75b.$and$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:714$280 ($and).
Removed cell colorlight_5a_75b.$procmux$3928 ($mux).
Removed cell colorlight_5a_75b.$procmux$3930 ($mux).
Removed cell colorlight_5a_75b.$procmux$3936 ($mux).
Removed cell colorlight_5a_75b.$procmux$3938 ($mux).
Removed cell colorlight_5a_75b.$procmux$3942 ($mux).
Removed cell colorlight_5a_75b.$procmux$3944 ($mux).
Removed cell colorlight_5a_75b.$procmux$3948 ($mux).
Removed cell colorlight_5a_75b.$procmux$3950 ($mux).
Removed cell colorlight_5a_75b.$procmux$3954 ($mux).
Removed cell colorlight_5a_75b.$procmux$3956 ($mux).
Removed cell colorlight_5a_75b.$procmux$3960 ($mux).
Removed cell colorlight_5a_75b.$procmux$3962 ($mux).
Removed cell colorlight_5a_75b.$procmux$3966 ($mux).
Removed cell colorlight_5a_75b.$procmux$3968 ($mux).
Removed cell colorlight_5a_75b.$procmux$3972 ($mux).
Removed cell colorlight_5a_75b.$procmux$3974 ($mux).
Removed cell colorlight_5a_75b.$procmux$3978 ($mux).
Removed cell colorlight_5a_75b.$procmux$3980 ($mux).
Removed cell colorlight_5a_75b.$procmux$3984 ($mux).
Removed cell colorlight_5a_75b.$procmux$3986 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_5a_75b.$procmux$4061_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_5a_75b.$procmux$4070_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_5a_75b.$procmux$4071_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_5a_75b.$procmux$4072_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_5a_75b.$procmux$4088_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_5a_75b.$procmux$4089_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_5a_75b.$procmux$4090_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_5a_75b.$procmux$4091_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_5a_75b.$procmux$4092_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_5a_75b.$procmux$4093_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_5a_75b.$procmux$4094_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_5a_75b.$procmux$4095_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell colorlight_5a_75b.$procmux$4096_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell colorlight_5a_75b.$procmux$4097_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell colorlight_5a_75b.$procmux$4098_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell colorlight_5a_75b.$procmux$4099_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell colorlight_5a_75b.$procmux$4100_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell colorlight_5a_75b.$procmux$4101_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell colorlight_5a_75b.$procmux$4102_CMP0 ($eq).
Removed top 7 bits (of 8) from mux cell colorlight_5a_75b.$procmux$4108 ($mux).
Removed top 7 bits (of 8) from mux cell colorlight_5a_75b.$procmux$4110 ($mux).
Removed top 1 bits (of 4) from port B of cell colorlight_5a_75b.$procmux$4120_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_5a_75b.$procmux$4121_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_5a_75b.$procmux$4122_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_5a_75b.$procmux$4123_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_5a_75b.$procmux$4124_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_5a_75b.$procmux$4125_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_5a_75b.$procmux$4126_CMP0 ($eq).
Removed cell colorlight_5a_75b.$procmux$4455 ($mux).
Removed top 2 bits (of 10) from FF cell colorlight_5a_75b.$procdff$4727 ($dff).
Removed top 9 bits (of 10) from FF cell colorlight_5a_75b.$procdff$4728 ($dff).
Removed top 2 bits (of 10) from FF cell colorlight_5a_75b.$procdff$4732 ($dff).
Removed top 9 bits (of 10) from FF cell colorlight_5a_75b.$procdff$4733 ($dff).
Removed top 24 bits (of 32) from FF cell colorlight_5a_75b.$procdff$4737 ($dff).
Removed top 24 bits (of 32) from FF cell colorlight_5a_75b.$procdff$4738 ($dff).
Removed top 16 bits (of 32) from FF cell colorlight_5a_75b.$procdff$4740 ($dff).
Removed top 16 bits (of 32) from FF cell colorlight_5a_75b.$procdff$4741 ($dff).
Removed top 8 bits (of 32) from FF cell colorlight_5a_75b.$procdff$4743 ($dff).
Removed top 8 bits (of 32) from FF cell colorlight_5a_75b.$procdff$4744 ($dff).
Removed top 7 bits (of 32) from FF cell colorlight_5a_75b.$procdff$4747 ($dff).
Removed top 24 bits (of 32) from FF cell colorlight_5a_75b.$procdff$4750 ($dff).
Removed top 24 bits (of 32) from FF cell colorlight_5a_75b.$procdff$4751 ($dff).
Removed top 16 bits (of 32) from FF cell colorlight_5a_75b.$procdff$4753 ($dff).
Removed top 16 bits (of 32) from FF cell colorlight_5a_75b.$procdff$4754 ($dff).
Removed top 8 bits (of 32) from FF cell colorlight_5a_75b.$procdff$4756 ($dff).
Removed top 8 bits (of 32) from FF cell colorlight_5a_75b.$procdff$4757 ($dff).
Removed top 7 bits (of 32) from FF cell colorlight_5a_75b.$procdff$4760 ($dff).
Removed top 7 bits (of 8) from FF cell colorlight_5a_75b.$procdff$4823 ($dff).
Removed top 31 bits (of 32) from FF cell colorlight_5a_75b.$techmap\VexRiscv.$procdff$4723 ($dff).
Removed top 30 bits (of 32) from FF cell colorlight_5a_75b.$techmap\VexRiscv.$procdff$4616 ($dff).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$3922 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$3920 ($mux).
Removed top 2 bits (of 3) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$3912_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$3911_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$3910_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$3773_CMP0 ($eq).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$3608 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$3545 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$3499 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$3494 ($mux).
Removed top 1 bits (of 4) from mux cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$3488 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$3479_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$3469_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$3462_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$3458_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$3453_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$3449_CMP0 ($eq).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$3247 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$3169 ($mux).
Removed top 2 bits (of 12) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$3071_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$3069_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$3059_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$2875_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$2845_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$2710_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$2705_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$procmux$2647_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5629$1508 ($add).
Removed top 32 bits (of 33) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5628$1505 ($add).
Removed top 2 bits (of 4) from mux cell colorlight_5a_75b.$techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5568$1495 ($mux).
Removed top 2 bits (of 3) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5521$1488 ($add).
Removed top 2 bits (of 3) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5516$1485 ($add).
Removed top 27 bits (of 32) from mux cell colorlight_5a_75b.$techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5248$1434 ($mux).
Removed top 30 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5170$1370 ($and).
Removed top 1 bits (of 33) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$sub$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5161$1362 ($sub).
Removed top 5 bits (of 6) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5152$1361 ($add).
Removed top 14 bits (of 66) from port A of cell colorlight_5a_75b.$techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5129$1355 ($add).
Removed top 2 bits (of 66) from port Y of cell colorlight_5a_75b.$techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5129$1355 ($add).
Removed top 2 bits (of 66) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5129$1355 ($add).
Removed top 2 bits (of 52) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$1354 ($add).
Removed top 17 bits (of 34) from port A of cell colorlight_5a_75b.$techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5127$1353 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5127$1353 ($mul).
Removed top 17 bits (of 34) from port A of cell colorlight_5a_75b.$techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5126$1352 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5126$1352 ($mul).
Removed top 17 bits (of 34) from port A of cell colorlight_5a_75b.$techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125$1351 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125$1351 ($mul).
Removed top 1 bits (of 2) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4937$1307 ($eq).
Removed top 12 bits (of 32) from mux cell colorlight_5a_75b.$techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4773$1277 ($mux).
Removed top 2 bits (of 3) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4627$1259 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$1242 ($eq).
Removed top 27 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4310$1219 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4310$1218 ($and).
Removed top 25 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4310$1217 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4310$1216 ($and).
Removed top 30 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4310$1215 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4310$1214 ($and).
Removed top 19 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4310$1213 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4310$1212 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4310$1211 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4309$1209 ($eq).
Removed top 3 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4309$1208 ($and).
Removed top 3 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4309$1206 ($eq).
Removed top 29 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4307$1201 ($eq).
Removed top 29 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4307$1200 ($and).
Removed top 25 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4306$1199 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4306$1198 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4305$1197 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4305$1196 ($and).
Removed top 7 bits (of 32) from mux cell colorlight_5a_75b.$techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4048$1156 ($mux).
Removed top 12 bits (of 32) from mux cell colorlight_5a_75b.$techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4032$1144 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3938$1134 ($eq).
Removed top 29 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3842$1103 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3624$1065 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3624$1063 ($eq).
Removed top 3 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2516$1028 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2516$1026 ($eq).
Removed top 3 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2515$1024 ($eq).
Removed top 26 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2514$1022 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2510$1019 ($eq).
Removed top 7 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2510$1018 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2510$1017 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2510$1015 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2510$1013 ($eq).
Removed top 26 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2509$1012 ($eq).
Removed top 28 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2508$1010 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2508$1009 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2506$1008 ($and).
Removed top 26 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2504$1007 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2504$1006 ($and).
Removed top 30 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2504$1005 ($eq).
Removed top 30 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2504$1003 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2504$1002 ($and).
Removed top 25 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2504$1001 ($eq).
Removed top 18 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2503$1000 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2502$998 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2502$997 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2500$996 ($and).
Removed top 6 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2498$995 ($eq).
Removed top 6 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2498$994 ($and).
Removed top 19 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2497$993 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2497$991 ($eq).
Removed top 6 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2497$990 ($and).
Removed top 1 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2496$989 ($eq).
Removed top 1 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2496$988 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2495$987 ($eq).
Removed top 6 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2495$986 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2494$985 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2494$984 ($and).
Removed top 26 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2490$982 ($and).
Removed top 26 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2484$978 ($eq).
Removed top 26 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2484$977 ($eq).
Removed top 29 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2482$976 ($eq).
Removed top 29 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2481$974 ($eq).
Removed top 27 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2481$973 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2467$968 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2467$967 ($and).
Removed top 1 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2463$962 ($eq).
Removed top 1 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2463$961 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2462$960 ($eq).
Removed top 18 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2462$959 ($and).
Removed top 26 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$957 ($and).
Removed top 28 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2456$956 ($and).
Removed top 25 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2448$953 ($eq).
Removed top 29 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2441$950 ($eq).
Removed top 27 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2440$949 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2440$948 ($and).
Removed top 6 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2432$942 ($eq).
Removed top 6 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2432$941 ($and).
Removed top 19 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2431$940 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2431$939 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2430$938 ($eq).
Removed top 18 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2430$937 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2429$936 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2428$935 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2428$934 ($and).
Removed top 25 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2421$930 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2421$929 ($and).
Removed top 29 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2420$928 ($eq).
Removed top 27 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2420$927 ($and).
Removed top 25 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2416$924 ($and).
Removed top 26 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2409$920 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2407$919 ($and).
Removed top 26 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2405$918 ($eq).
Removed top 6 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2405$917 ($and).
Removed top 27 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2404$916 ($eq).
Removed top 26 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2404$915 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2403$914 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2403$913 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2400$909 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2399$907 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2399$906 ($and).
Removed top 25 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2397$905 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2397$904 ($and).
Removed top 25 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2395$903 ($and).
Removed top 26 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2389$899 ($eq).
Removed top 18 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2387$898 ($eq).
Removed top 18 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2387$897 ($and).
Removed top 19 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2386$896 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2386$895 ($and).
Removed top 26 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2384$894 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2382$893 ($and).
Removed top 19 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2380$892 ($and).
Removed top 26 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2379$891 ($eq).
Removed top 6 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2379$890 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2378$889 ($eq).
Removed top 6 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2378$888 ($and).
Removed top 27 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2377$887 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2377$886 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2375$885 ($and).
Removed top 26 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2368$882 ($eq).
Removed top 18 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2367$881 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2366$880 ($eq).
Removed top 18 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2364$879 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2362$878 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2362$877 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2361$876 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2361$875 ($and).
Removed top 27 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2359$874 ($and).
Removed top 19 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2353$870 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2353$869 ($and).
Removed top 25 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2351$866 ($and).
Removed top 3 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2349$865 ($and).
Removed top 1 bits (of 33) from port A of cell colorlight_5a_75b.$techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2328$863 ($add).
Removed top 32 bits (of 33) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2328$863 ($add).
Removed top 1 bits (of 33) from port Y of cell colorlight_5a_75b.$techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2328$863 ($add).
Removed top 19 bits (of 52) from port A of cell colorlight_5a_75b.$techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2307$855 ($add).
Removed top 2 bits (of 52) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2307$855 ($add).
Removed top 1 bits (of 52) from port Y of cell colorlight_5a_75b.$techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2307$855 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$sub$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2306$854 ($sub).
Removed top 1 bits (of 2) from port Y of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2305$853 ($and).
Removed top 1 bits (of 2) from port A of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2305$853 ($and).
Removed top 1 bits (of 2) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2305$853 ($and).
Removed top 1 bits (of 2) from port Y of cell colorlight_5a_75b.$techmap\VexRiscv.$not$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2305$852 ($not).
Removed top 1 bits (of 2) from port A of cell colorlight_5a_75b.$techmap\VexRiscv.$not$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2305$852 ($not).
Removed top 1 bits (of 33) from port Y of cell colorlight_5a_75b.$techmap\VexRiscv.$sshr$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2292$849 ($sshr).
Removed top 31 bits (of 32) from mux cell colorlight_5a_75b.$techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2289$848 ($mux).
Removed top 30 bits (of 32) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2285$844 ($add).
Removed top 1 bits (of 3) from mux cell colorlight_5a_75b.$techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2262$843 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_5a_75b.$techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2261$842 ($mux).
Removed top 4 bits (of 5) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$sub$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2250$841 ($sub).
Removed top 1 bits (of 2) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2228$815 ($eq).
Removed top 21 bits (of 22) from FF cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procdff$4577 ($dff).
Removed top 7 bits (of 8) from FF cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procdff$4573 ($dff).
Removed top 7 bits (of 8) from FF cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procdff$4570 ($dff).
Removed top 7 bits (of 8) from FF cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procdff$4567 ($dff).
Removed top 7 bits (of 8) from FF cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procdff$4564 ($dff).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2494 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2492 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2486 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2484 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2480 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2478 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2474 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2472 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2468 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2466 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2445 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2439 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2427 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2424 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2421 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2418 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2415 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2409 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2406 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2367 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2362 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2354 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2346 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2341 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2333 ($mux).
Removed top 7 bits (of 10) from mux cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2328 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2325 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2320 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2312 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2304 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2299 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2291 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2111 ($mux).
Removed top 27 bits (of 32) from mux cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2097 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2093 ($mux).
Removed top 6 bits (of 7) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1004$1757 ($add).
Removed top 2 bits (of 3) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:930$1739 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$eq$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:828$1720 ($eq).
Removed top 21 bits (of 22) from FF cell colorlight_5a_75b.$techmap\VexRiscv.IBusCachedPlugin_cache.$procdff$4523 ($dff).
Removed top 31 bits (of 32) from FF cell colorlight_5a_75b.$techmap\VexRiscv.IBusCachedPlugin_cache.$procdff$4519 ($dff).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1928 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1926 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1920 ($mux).
Removed cell colorlight_5a_75b.$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1918 ($mux).
Removed top 7 bits (of 8) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.IBusCachedPlugin_cache.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:306$1819 ($add).
Removed top 2 bits (of 3) from port B of cell colorlight_5a_75b.$techmap\VexRiscv.IBusCachedPlugin_cache.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:293$1817 ($add).
Removed top 7 bits (of 8) from port B of cell colorlight_5a_75b.$or$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:904$549 ($or).
Removed top 7 bits (of 8) from FF cell colorlight_5a_75b.$procdff$4738 ($dff).
Removed top 7 bits (of 16) from FF cell colorlight_5a_75b.$procdff$4741 ($dff).
Removed top 7 bits (of 24) from FF cell colorlight_5a_75b.$procdff$4744 ($dff).
Removed top 7 bits (of 8) from FF cell colorlight_5a_75b.$procdff$4751 ($dff).
Removed top 7 bits (of 16) from FF cell colorlight_5a_75b.$procdff$4754 ($dff).
Removed top 7 bits (of 24) from FF cell colorlight_5a_75b.$procdff$4757 ($dff).
Removed top 1 bits (of 52) from port A of cell colorlight_5a_75b.$techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$1354 ($add).
Removed top 1 bits (of 2) from port Y of cell colorlight_5a_75b.$techmap\VexRiscv.$sub$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2306$854 ($sub).
Removed top 1 bits (of 2) from port A of cell colorlight_5a_75b.$techmap\VexRiscv.$sub$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2306$854 ($sub).
Removed top 27 bits (of 32) from mux cell colorlight_5a_75b.$techmap\VexRiscv.dataCache_1_.$procmux$2106 ($mux).
Removed top 24 bits (of 32) from wire colorlight_5a_75b.$0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1481$168_EN[31:0]$631.
Removed top 16 bits (of 32) from wire colorlight_5a_75b.$0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1483$169_DATA[31:0]$633.
Removed top 8 bits (of 32) from wire colorlight_5a_75b.$0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1485$170_DATA[31:0]$636.
Removed top 8 bits (of 32) from wire colorlight_5a_75b.$0$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1485$170_EN[31:0]$637.
Removed top 24 bits (of 32) from wire colorlight_5a_75b.$0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1501$172_EN[31:0]$645.
Removed top 16 bits (of 32) from wire colorlight_5a_75b.$0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1503$173_DATA[31:0]$647.
Removed top 8 bits (of 32) from wire colorlight_5a_75b.$0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1505$174_DATA[31:0]$650.
Removed top 8 bits (of 32) from wire colorlight_5a_75b.$0$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1505$174_EN[31:0]$651.
Removed top 7 bits (of 8) from wire colorlight_5a_75b.$0\csr_bankarray_interface1_bank_bus_dat_r[7:0].
Removed top 24 bits (of 32) from wire colorlight_5a_75b.$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1481$168_DATA.
Removed top 16 bits (of 32) from wire colorlight_5a_75b.$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1483$169_DATA.
Removed top 8 bits (of 32) from wire colorlight_5a_75b.$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1485$170_DATA.
Removed top 24 bits (of 32) from wire colorlight_5a_75b.$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1501$172_DATA.
Removed top 16 bits (of 32) from wire colorlight_5a_75b.$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1503$173_DATA.
Removed top 16 bits (of 32) from wire colorlight_5a_75b.$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1503$173_EN.
Removed top 8 bits (of 32) from wire colorlight_5a_75b.$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1505$174_DATA.
Removed top 7 bits (of 8) from wire colorlight_5a_75b.$procmux$4108_Y.
Removed top 2 bits (of 4) from wire colorlight_5a_75b.$techmap\VexRiscv.$2\DBusCachedPlugin_exceptionBus_payload_code[3:0].
Removed top 1 bits (of 4) from wire colorlight_5a_75b.$techmap\VexRiscv.$3\DBusCachedPlugin_exceptionBus_payload_code[3:0].
Removed top 1 bits (of 2) from wire colorlight_5a_75b.$techmap\VexRiscv.$not$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2305$852_Y.
Removed top 2 bits (of 4) from wire colorlight_5a_75b.$techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5568$1495_Y.
Removed top 1 bits (of 3) from wire colorlight_5a_75b.VexRiscv._zz_289_.
Removed top 1 bits (of 3) from wire colorlight_5a_75b.VexRiscv._zz_290_.
Removed top 31 bits (of 32) from wire colorlight_5a_75b.VexRiscv._zz_317_.
Removed top 1 bits (of 2) from wire colorlight_5a_75b.VexRiscv._zz_334_.
Removed top 1 bits (of 33) from wire colorlight_5a_75b.VexRiscv._zz_354_.
Removed top 1 bits (of 8) from wire colorlight_5a_75b.VexRiscv._zz_464_.
Removed top 7 bits (of 32) from wire colorlight_5a_75b.VexRiscv._zz_94_.
Removed top 30 bits (of 32) from wire colorlight_5a_75b.VexRiscv.externalInterruptArray.
Removed top 30 bits (of 32) from wire colorlight_5a_75b.VexRiscv.externalInterruptArray_regNext.
Removed top 2 bits (of 66) from wire colorlight_5a_75b.VexRiscv.writeBack_MulPlugin_result.

4.14. Executing PEEPOPT pass (run peephole optimizers).
dffcemux pattern in colorlight_5a_75b: dff=$techmap\VexRiscv.$procdff$4665, cemux=$techmap\VexRiscv.$procmux$2526, rstmux=n/a; removed 1 constant bits.
dffcemux pattern in colorlight_5a_75b: dff=$techmap\VexRiscv.$procdff$4681, cemux=$techmap\VexRiscv.$procmux$3006, rstmux=$techmap\VexRiscv.$procmux$3009; removed 2 constant bits.
dffcemux pattern in colorlight_5a_75b: dff=$techmap\VexRiscv.$procdff$4578, cemux=$techmap\VexRiscv.$procmux$2748, rstmux=n/a; removed 2 constant bits.
dffcemux pattern in colorlight_5a_75b: dff=$techmap\VexRiscv.IBusCachedPlugin_cache.$procdff$4502, cemux=$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1842, rstmux=n/a; removed 2 constant bits.
dffcemux pattern in colorlight_5a_75b: dff=$techmap\VexRiscv.$procdff$4634, cemux=$techmap\VexRiscv.$procmux$2588, rstmux=n/a; removed 2 constant bits.
dffcemux pattern in colorlight_5a_75b: dff=$techmap\VexRiscv.IBusCachedPlugin_cache.$procdff$4499, cemux=$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1850, rstmux=n/a; removed 2 constant bits.
dffcemux pattern in colorlight_5a_75b: dff=$techmap\VexRiscv.$procdff$4635, cemux=$techmap\VexRiscv.$procmux$2586, rstmux=n/a; removed 2 constant bits.
dffcemux pattern in colorlight_5a_75b: dff=$techmap\VexRiscv.$procdff$4636, cemux=$techmap\VexRiscv.$procmux$2584, rstmux=n/a; removed 2 constant bits.

4.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_5a_75b..
Removed 0 unused cells and 87 unused wires.
<suppressed ~1 debug messages>

4.16. Executing SHARE pass (SAT-based resource sharing).
Found 17 cells in module colorlight_5a_75b that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\VexRiscv.dataCache_1_.$memrd$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:504$1612 ($memrd):
    Found 1 activation_patterns using ctrl signal \VexRiscv.dataCache_1_._zz_3_.
    No candidates found.
  Analyzing resource sharing options for $techmap\VexRiscv.dataCache_1_.$memrd$\ways_0_data_symbol3$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:531$1635 ($memrd):
    Found 1 activation_patterns using ctrl signal \VexRiscv.dataCache_1_._zz_3_.
    No candidates found.
  Analyzing resource sharing options for $techmap\VexRiscv.dataCache_1_.$memrd$\ways_0_data_symbol2$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:530$1634 ($memrd):
    Found 1 activation_patterns using ctrl signal \VexRiscv.dataCache_1_._zz_3_.
    No candidates found.
  Analyzing resource sharing options for $techmap\VexRiscv.dataCache_1_.$memrd$\ways_0_data_symbol1$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:529$1633 ($memrd):
    Found 1 activation_patterns using ctrl signal \VexRiscv.dataCache_1_._zz_3_.
    No candidates found.
  Analyzing resource sharing options for $techmap\VexRiscv.dataCache_1_.$memrd$\ways_0_data_symbol0$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:528$1632 ($memrd):
    Found 1 activation_patterns using ctrl signal \VexRiscv.dataCache_1_._zz_3_.
    No candidates found.
  Analyzing resource sharing options for $techmap\VexRiscv.IBusCachedPlugin_cache.$memrd$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:162$1777 ($memrd):
    Found 1 activation_patterns using ctrl signal \VexRiscv.IBusCachedPlugin_iBusRsp_stages_0_output_ready.
    No candidates found.
  Analyzing resource sharing options for $techmap\VexRiscv.IBusCachedPlugin_cache.$memrd$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:174$1783 ($memrd):
    Found 1 activation_patterns using ctrl signal \VexRiscv.IBusCachedPlugin_iBusRsp_stages_0_output_ready.
    No candidates found.
  Analyzing resource sharing options for $techmap\VexRiscv.$sshr$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2292$849 ($sshr):
    Found 1 activation_patterns using ctrl signal \VexRiscv.dataCache_1_.io_cpu_memory_isStuck.
    No candidates found.
  Analyzing resource sharing options for $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5127$1353 ($mul):
    Found 1 activation_patterns using ctrl signal \VexRiscv.dataCache_1_.io_cpu_memory_isStuck.
    Found 3 candidates: $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5126$1352 $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125$1351 $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5124$1350
    Analyzing resource sharing with $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5126$1352 ($mul):
      Found 1 activation_patterns using ctrl signal \VexRiscv.dataCache_1_.io_cpu_memory_isStuck.
      Activation pattern for cell $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5127$1353: \VexRiscv.dataCache_1_.io_cpu_memory_isStuck = 1'0
      Activation pattern for cell $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5126$1352: \VexRiscv.dataCache_1_.io_cpu_memory_isStuck = 1'0
      Size of SAT problem: 28 cells, 187 variables, 454 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: \VexRiscv.dataCache_1_.io_cpu_memory_isStuck = 1'0
    Analyzing resource sharing with $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125$1351 ($mul):
      Found 1 activation_patterns using ctrl signal \VexRiscv.dataCache_1_.io_cpu_memory_isStuck.
      Activation pattern for cell $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5127$1353: \VexRiscv.dataCache_1_.io_cpu_memory_isStuck = 1'0
      Activation pattern for cell $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125$1351: \VexRiscv.dataCache_1_.io_cpu_memory_isStuck = 1'0
      Size of SAT problem: 28 cells, 187 variables, 454 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: \VexRiscv.dataCache_1_.io_cpu_memory_isStuck = 1'0
    Analyzing resource sharing with $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5124$1350 ($mul):
      Found 1 activation_patterns using ctrl signal \VexRiscv.dataCache_1_.io_cpu_memory_isStuck.
      Activation pattern for cell $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5127$1353: \VexRiscv.dataCache_1_.io_cpu_memory_isStuck = 1'0
      Activation pattern for cell $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5124$1350: \VexRiscv.dataCache_1_.io_cpu_memory_isStuck = 1'0
      Size of SAT problem: 28 cells, 187 variables, 454 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: \VexRiscv.dataCache_1_.io_cpu_memory_isStuck = 1'0
  Analyzing resource sharing options for $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5126$1352 ($mul):
    Found 1 activation_patterns using ctrl signal \VexRiscv.dataCache_1_.io_cpu_memory_isStuck.
    Found 2 candidates: $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125$1351 $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5124$1350
    Analyzing resource sharing with $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125$1351 ($mul):
      Found 1 activation_patterns using ctrl signal \VexRiscv.dataCache_1_.io_cpu_memory_isStuck.
      Activation pattern for cell $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5126$1352: \VexRiscv.dataCache_1_.io_cpu_memory_isStuck = 1'0
      Activation pattern for cell $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125$1351: \VexRiscv.dataCache_1_.io_cpu_memory_isStuck = 1'0
      Size of SAT problem: 28 cells, 187 variables, 454 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: \VexRiscv.dataCache_1_.io_cpu_memory_isStuck = 1'0
    Analyzing resource sharing with $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5124$1350 ($mul):
      Found 1 activation_patterns using ctrl signal \VexRiscv.dataCache_1_.io_cpu_memory_isStuck.
      Activation pattern for cell $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5126$1352: \VexRiscv.dataCache_1_.io_cpu_memory_isStuck = 1'0
      Activation pattern for cell $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5124$1350: \VexRiscv.dataCache_1_.io_cpu_memory_isStuck = 1'0
      Size of SAT problem: 28 cells, 187 variables, 454 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: \VexRiscv.dataCache_1_.io_cpu_memory_isStuck = 1'0
  Analyzing resource sharing options for $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125$1351 ($mul):
    Found 1 activation_patterns using ctrl signal \VexRiscv.dataCache_1_.io_cpu_memory_isStuck.
    Found 1 candidates: $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5124$1350
    Analyzing resource sharing with $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5124$1350 ($mul):
      Found 1 activation_patterns using ctrl signal \VexRiscv.dataCache_1_.io_cpu_memory_isStuck.
      Activation pattern for cell $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125$1351: \VexRiscv.dataCache_1_.io_cpu_memory_isStuck = 1'0
      Activation pattern for cell $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5124$1350: \VexRiscv.dataCache_1_.io_cpu_memory_isStuck = 1'0
      Size of SAT problem: 28 cells, 187 variables, 454 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: \VexRiscv.dataCache_1_.io_cpu_memory_isStuck = 1'0
  Analyzing resource sharing options for $techmap\VexRiscv.$mul$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5124$1350 ($mul):
    Found 1 activation_patterns using ctrl signal \VexRiscv.dataCache_1_.io_cpu_memory_isStuck.
    No candidates found.
  Analyzing resource sharing options for $memrd$\storage_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1557$671 ($memrd):
    Found 1 activation_patterns using ctrl signal \basesoc_uart_rx_fifo_do_read.
    No candidates found.
  Analyzing resource sharing options for $memrd$\storage$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1540$664 ($memrd):
    Found 1 activation_patterns using ctrl signal \basesoc_uart_tx_fifo_do_read.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem_3$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1523$657 ($memrd):
    Found 1 activation_patterns using ctrl signal { \csr_bankarray_sel_r \done }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1511$655 ($memrd):
    Found 1 activation_patterns using ctrl signal \done.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1491$641 ($memrd):
    Found 1 activation_patterns using ctrl signal \done.
    No candidates found.

4.17. Executing TECHMAP pass (map to technology primitives).

4.17.1. Executing Verilog-2005 frontend: /opt/yosys/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/opt/yosys/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.17.2. Continuing TECHMAP pass.
No more expansions possible.

4.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_5a_75b.
<suppressed ~1 debug messages>

4.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_5a_75b..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.20. Executing TECHMAP pass (map to technology primitives).

4.20.1. Executing Verilog-2005 frontend: /opt/yosys/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/opt/yosys/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.20.2. Executing Verilog-2005 frontend: /opt/yosys/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/opt/yosys/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

4.20.3. Continuing TECHMAP pass.
Using template $paramod$4f6754d98eb10d060cb1338d1ad25ec95f03045a\_80_mul for cells of type $mul.
Using template $paramod$738639264c9aebc655ebda67fba0129d74a9b416\_80_mul for cells of type $mul.
Using template $paramod\$__MUL18X18\A_WIDTH=18\B_WIDTH=18\Y_WIDTH=34\A_SIGNED=1\B_SIGNED=1 for cells of type $__MUL18X18.
Using template $paramod\$__MUL18X18\A_WIDTH=18\B_WIDTH=18\Y_WIDTH=32\A_SIGNED=0\B_SIGNED=0 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~178 debug messages>

4.21. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module colorlight_5a_75b:
  creating $macc model for $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1025$581 ($add).
  creating $macc model for $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1041$584 ($add).
  creating $macc model for $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1054$588 ($add).
  creating $macc model for $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591 ($add).
  creating $macc model for $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1099$599 ($add).
  creating $macc model for $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1102$600 ($add).
  creating $macc model for $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1106$605 ($add).
  creating $macc model for $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1121$610 ($add).
  creating $macc model for $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1124$611 ($add).
  creating $macc model for $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1128$616 ($add).
  creating $macc model for $sub$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1110$606 ($sub).
  creating $macc model for $sub$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1132$617 ($sub).
  creating $macc model for $sub$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1153$619 ($sub).
  creating $macc model for $sub$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1188$625 ($sub).
  creating $macc model for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2285$844 ($add).
  creating $macc model for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2286$845 ($add).
  creating $macc model for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2307$855 ($add).
  creating $macc model for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2328$863 ($add).
  creating $macc model for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3842$1103 ($add).
  creating $macc model for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4032$1145 ($add).
  creating $macc model for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$1280 ($add).
  creating $macc model for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$1354 ($add).
  creating $macc model for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5129$1355 ($add).
  creating $macc model for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5152$1361 ($add).
  creating $macc model for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5516$1485 ($add).
  creating $macc model for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5521$1488 ($add).
  creating $macc model for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5628$1505 ($add).
  creating $macc model for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5629$1508 ($add).
  creating $macc model for $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1002$566 ($add).
  creating $macc model for $techmap\VexRiscv.$sub$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2250$841 ($sub).
  creating $macc model for $techmap\VexRiscv.$sub$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2306$854 ($sub).
  creating $macc model for $techmap\VexRiscv.$sub$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5161$1362 ($sub).
  creating $macc model for $techmap\VexRiscv.IBusCachedPlugin_cache.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:293$1817 ($add).
  creating $macc model for $techmap\VexRiscv.IBusCachedPlugin_cache.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:306$1819 ($add).
  creating $macc model for $techmap\VexRiscv.dataCache_1_.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1004$1757 ($add).
  creating $macc model for $techmap\VexRiscv.dataCache_1_.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:930$1739 ($add).
  merging $macc model for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2307$855 into $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$1354.
  merging $macc model for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2286$845 into $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2285$844.
  creating $alu model for $macc $techmap\VexRiscv.IBusCachedPlugin_cache.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:306$1819.
  creating $alu model for $macc $techmap\VexRiscv.IBusCachedPlugin_cache.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:293$1817.
  creating $alu model for $macc $techmap\VexRiscv.$sub$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5161$1362.
  creating $alu model for $macc $techmap\VexRiscv.$sub$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2306$854.
  creating $alu model for $macc $techmap\VexRiscv.$sub$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2250$841.
  creating $alu model for $macc $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1002$566.
  creating $alu model for $macc $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5629$1508.
  creating $alu model for $macc $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5628$1505.
  creating $alu model for $macc $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5521$1488.
  creating $alu model for $macc $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5516$1485.
  creating $alu model for $macc $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5152$1361.
  creating $alu model for $macc $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5129$1355.
  creating $alu model for $macc $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$1280.
  creating $alu model for $macc $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4032$1145.
  creating $alu model for $macc $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3842$1103.
  creating $alu model for $macc $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2328$863.
  creating $alu model for $macc $techmap\VexRiscv.dataCache_1_.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1004$1757.
  creating $alu model for $macc $techmap\VexRiscv.dataCache_1_.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:930$1739.
  creating $alu model for $macc $sub$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1188$625.
  creating $alu model for $macc $sub$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1153$619.
  creating $alu model for $macc $sub$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1132$617.
  creating $alu model for $macc $sub$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1110$606.
  creating $alu model for $macc $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1128$616.
  creating $alu model for $macc $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1124$611.
  creating $alu model for $macc $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1121$610.
  creating $alu model for $macc $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1106$605.
  creating $alu model for $macc $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1102$600.
  creating $alu model for $macc $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1099$599.
  creating $alu model for $macc $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591.
  creating $alu model for $macc $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1054$588.
  creating $alu model for $macc $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1041$584.
  creating $alu model for $macc $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1025$581.
  creating $macc cell for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2285$844: $auto$alumacc.cc:365:replace_macc$4873
  creating $macc cell for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$1354: $auto$alumacc.cc:365:replace_macc$4874
  creating $alu cell for $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1025$581: $auto$alumacc.cc:485:replace_alu$4875
  creating $alu cell for $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1041$584: $auto$alumacc.cc:485:replace_alu$4878
  creating $alu cell for $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1054$588: $auto$alumacc.cc:485:replace_alu$4881
  creating $alu cell for $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591: $auto$alumacc.cc:485:replace_alu$4884
  creating $alu cell for $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1099$599: $auto$alumacc.cc:485:replace_alu$4887
  creating $alu cell for $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1102$600: $auto$alumacc.cc:485:replace_alu$4890
  creating $alu cell for $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1106$605: $auto$alumacc.cc:485:replace_alu$4893
  creating $alu cell for $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1121$610: $auto$alumacc.cc:485:replace_alu$4896
  creating $alu cell for $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1124$611: $auto$alumacc.cc:485:replace_alu$4899
  creating $alu cell for $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1128$616: $auto$alumacc.cc:485:replace_alu$4902
  creating $alu cell for $sub$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1110$606: $auto$alumacc.cc:485:replace_alu$4905
  creating $alu cell for $sub$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1132$617: $auto$alumacc.cc:485:replace_alu$4908
  creating $alu cell for $sub$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1153$619: $auto$alumacc.cc:485:replace_alu$4911
  creating $alu cell for $sub$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1188$625: $auto$alumacc.cc:485:replace_alu$4914
  creating $alu cell for $techmap\VexRiscv.dataCache_1_.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:930$1739: $auto$alumacc.cc:485:replace_alu$4917
  creating $alu cell for $techmap\VexRiscv.dataCache_1_.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1004$1757: $auto$alumacc.cc:485:replace_alu$4920
  creating $alu cell for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2328$863: $auto$alumacc.cc:485:replace_alu$4923
  creating $alu cell for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3842$1103: $auto$alumacc.cc:485:replace_alu$4926
  creating $alu cell for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4032$1145: $auto$alumacc.cc:485:replace_alu$4929
  creating $alu cell for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$1280: $auto$alumacc.cc:485:replace_alu$4932
  creating $alu cell for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5129$1355: $auto$alumacc.cc:485:replace_alu$4935
  creating $alu cell for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5152$1361: $auto$alumacc.cc:485:replace_alu$4938
  creating $alu cell for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5516$1485: $auto$alumacc.cc:485:replace_alu$4941
  creating $alu cell for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5521$1488: $auto$alumacc.cc:485:replace_alu$4944
  creating $alu cell for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5628$1505: $auto$alumacc.cc:485:replace_alu$4947
  creating $alu cell for $techmap\VexRiscv.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5629$1508: $auto$alumacc.cc:485:replace_alu$4950
  creating $alu cell for $add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1002$566: $auto$alumacc.cc:485:replace_alu$4953
  creating $alu cell for $techmap\VexRiscv.$sub$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2250$841: $auto$alumacc.cc:485:replace_alu$4956
  creating $alu cell for $techmap\VexRiscv.$sub$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2306$854: $auto$alumacc.cc:485:replace_alu$4959
  creating $alu cell for $techmap\VexRiscv.$sub$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5161$1362: $auto$alumacc.cc:485:replace_alu$4962
  creating $alu cell for $techmap\VexRiscv.IBusCachedPlugin_cache.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:293$1817: $auto$alumacc.cc:485:replace_alu$4965
  creating $alu cell for $techmap\VexRiscv.IBusCachedPlugin_cache.$add$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:306$1819: $auto$alumacc.cc:485:replace_alu$4968
  created 32 $alu and 2 $macc cells.

4.22. Executing OPT pass (performing simple optimizations).

4.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_5a_75b.

4.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_5a_75b'.
<suppressed ~93 debug messages>
Removed a total of 31 cells.

4.22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_5a_75b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~392 debug messages>

4.22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_5a_75b.
Performed a total of 0 changes.

4.22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_5a_75b'.
Removed a total of 0 cells.

4.22.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_5a_75b..
Removed 2 unused cells and 64 unused wires.
<suppressed ~4 debug messages>

4.22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_5a_75b.

4.22.9. Rerunning OPT passes. (Maybe there is more to do..)

4.22.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_5a_75b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~392 debug messages>

4.22.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_5a_75b.
Performed a total of 0 changes.

4.22.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_5a_75b'.
Removed a total of 0 cells.

4.22.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.22.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_5a_75b..

4.22.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_5a_75b.

4.22.16. Finished OPT passes. (There is nothing left to do.)

4.23. Executing FSM pass (extract and optimize FSM).

4.23.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking colorlight_5a_75b.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_5a_75b.VexRiscv.CsrPlugin_interrupt_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_5a_75b.VexRiscv.CsrPlugin_interrupt_targetPrivilege as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_5a_75b.VexRiscv._zz_133_ as FSM state register:
    Users of register don't seem to benefit from recoding.

4.23.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.23.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_5a_75b..

4.23.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.23.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.23.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.23.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.24. Executing OPT pass (performing simple optimizations).

4.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_5a_75b.

4.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_5a_75b'.
Removed a total of 0 cells.

4.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_5a_75b..

4.24.5. Finished fast OPT passes.

4.25. Executing MEMORY pass.

4.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.25.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$675' in module `\colorlight_5a_75b': merged $dff to cell.
Checking cell `$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$676' in module `\colorlight_5a_75b': merged $dff to cell.
Checking cell `$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$677' in module `\colorlight_5a_75b': merged $dff to cell.
Checking cell `$memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$678' in module `\colorlight_5a_75b': merged $dff to cell.
Checking cell `$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$679' in module `\colorlight_5a_75b': merged $dff to cell.
Checking cell `$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$680' in module `\colorlight_5a_75b': merged $dff to cell.
Checking cell `$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$681' in module `\colorlight_5a_75b': merged $dff to cell.
Checking cell `$memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$682' in module `\colorlight_5a_75b': merged $dff to cell.
Checking cell `$memwr$\storage$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$683' in module `\colorlight_5a_75b': merged $dff to cell.
Checking cell `$memwr$\storage_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$684' in module `\colorlight_5a_75b': merged $dff to cell.
Checking cell `$techmap\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$1579' in module `\colorlight_5a_75b': merged $dff to cell.
Checking cell `$techmap\VexRiscv.IBusCachedPlugin_cache.$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$1825' in module `\colorlight_5a_75b': merged $dff to cell.
Checking cell `$techmap\VexRiscv.IBusCachedPlugin_cache.$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$1824' in module `\colorlight_5a_75b': merged $dff to cell.
Checking cell `$techmap\VexRiscv.dataCache_1_.$memwr$\ways_0_data_symbol0$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$1762' in module `\colorlight_5a_75b': merged $dff to cell.
Checking cell `$techmap\VexRiscv.dataCache_1_.$memwr$\ways_0_data_symbol1$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$1763' in module `\colorlight_5a_75b': merged $dff to cell.
Checking cell `$techmap\VexRiscv.dataCache_1_.$memwr$\ways_0_data_symbol2$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$1764' in module `\colorlight_5a_75b': merged $dff to cell.
Checking cell `$techmap\VexRiscv.dataCache_1_.$memwr$\ways_0_data_symbol3$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$1765' in module `\colorlight_5a_75b': merged $dff to cell.
Checking cell `$techmap\VexRiscv.dataCache_1_.$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$1761' in module `\colorlight_5a_75b': merged $dff to cell.
Checking cell `$memrd$\mem$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1468$627' in module `\colorlight_5a_75b': merged data $dff to cell.
Checking cell `$memrd$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1491$641' in module `\colorlight_5a_75b': merged address $dff to cell.
Checking cell `$memrd$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1511$655' in module `\colorlight_5a_75b': merged address $dff to cell.
Checking cell `$memrd$\mem_3$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1523$657' in module `\colorlight_5a_75b': merged address $dff to cell.
Checking cell `$memrd$\storage$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1540$664' in module `\colorlight_5a_75b': merged data $dff with rd enable to cell.
Checking cell `$memrd$\storage_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1557$671' in module `\colorlight_5a_75b': merged data $dff with rd enable to cell.
Checking cell `$techmap\VexRiscv.$memrd$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2528$1034' in module `\colorlight_5a_75b': merged data $dff to cell.
Checking cell `$techmap\VexRiscv.$memrd$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2534$1036' in module `\colorlight_5a_75b': merged data $dff to cell.
Checking cell `$techmap\VexRiscv.IBusCachedPlugin_cache.$memrd$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:174$1783' in module `\colorlight_5a_75b': merged data $dff with rd enable to cell.
Checking cell `$techmap\VexRiscv.IBusCachedPlugin_cache.$memrd$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:162$1777' in module `\colorlight_5a_75b': merged data $dff with rd enable to cell.
Checking cell `$techmap\VexRiscv.dataCache_1_.$memrd$\ways_0_data_symbol0$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:528$1632' in module `\colorlight_5a_75b': merged data $dff with rd enable to cell.
Checking cell `$techmap\VexRiscv.dataCache_1_.$memrd$\ways_0_data_symbol1$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:529$1633' in module `\colorlight_5a_75b': merged data $dff with rd enable to cell.
Checking cell `$techmap\VexRiscv.dataCache_1_.$memrd$\ways_0_data_symbol2$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:530$1634' in module `\colorlight_5a_75b': merged data $dff with rd enable to cell.
Checking cell `$techmap\VexRiscv.dataCache_1_.$memrd$\ways_0_data_symbol3$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:531$1635' in module `\colorlight_5a_75b': merged data $dff with rd enable to cell.
Checking cell `$techmap\VexRiscv.dataCache_1_.$memrd$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:504$1612' in module `\colorlight_5a_75b': merged data $dff with rd enable to cell.

4.25.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_5a_75b..
Removed 62 unused cells and 74 unused wires.
<suppressed ~66 debug messages>

4.25.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory colorlight_5a_75b.mem_1 by address:
  New clock domain: posedge \clk25
    Port 0 ($memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$675) has addr \basesoc_wishbone_adr [9:0].
      Active bits: 00000000000000000000000011111111
    Port 1 ($memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$676) has addr \basesoc_wishbone_adr [9:0].
      Active bits: 00000000000000001111111100000000
      Merging port 0 into this one.
      Active bits: 00000000000000001111111111111111
    Port 2 ($memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$677) has addr \basesoc_wishbone_adr [9:0].
      Active bits: 00000000111111110000000000000000
      Merging port 1 into this one.
      Active bits: 00000000111111111111111111111111
    Port 3 ($memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$678) has addr \basesoc_wishbone_adr [9:0].
      Active bits: 11111111000000000000000000000000
      Merging port 2 into this one.
      Active bits: 11111111111111111111111111111111
Consolidating write ports of memory colorlight_5a_75b.mem_2 by address:
  New clock domain: posedge \clk25
    Port 0 ($memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$679) has addr \basesoc_wishbone_adr [11:0].
      Active bits: 00000000000000000000000011111111
    Port 1 ($memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$680) has addr \basesoc_wishbone_adr [11:0].
      Active bits: 00000000000000001111111100000000
      Merging port 0 into this one.
      Active bits: 00000000000000001111111111111111
    Port 2 ($memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$681) has addr \basesoc_wishbone_adr [11:0].
      Active bits: 00000000111111110000000000000000
      Merging port 1 into this one.
      Active bits: 00000000111111111111111111111111
    Port 3 ($memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$682) has addr \basesoc_wishbone_adr [11:0].
      Active bits: 11111111000000000000000000000000
      Merging port 2 into this one.
      Active bits: 11111111111111111111111111111111

4.25.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_5a_75b..

4.25.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\VexRiscv.IBusCachedPlugin_cache.ways_0_datas' in module `\colorlight_5a_75b':
  $techmap\VexRiscv.IBusCachedPlugin_cache.$memwr$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$1825 ($memwr)
  $techmap\VexRiscv.IBusCachedPlugin_cache.$memrd$\ways_0_datas$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:174$1783 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\VexRiscv.IBusCachedPlugin_cache.ways_0_tags' in module `\colorlight_5a_75b':
  $techmap\VexRiscv.IBusCachedPlugin_cache.$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$1824 ($memwr)
  $techmap\VexRiscv.IBusCachedPlugin_cache.$memrd$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:162$1777 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\VexRiscv.RegFilePlugin_regFile' in module `\colorlight_5a_75b':
  $techmap\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$1579 ($memwr)
  $techmap\VexRiscv.$memrd$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2534$1036 ($memrd)
  $techmap\VexRiscv.$memrd$\RegFilePlugin_regFile$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2528$1034 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\VexRiscv.dataCache_1_.ways_0_data_symbol0' in module `\colorlight_5a_75b':
  $techmap\VexRiscv.dataCache_1_.$memwr$\ways_0_data_symbol0$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$1762 ($memwr)
  $techmap\VexRiscv.dataCache_1_.$memrd$\ways_0_data_symbol0$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:528$1632 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\VexRiscv.dataCache_1_.ways_0_data_symbol1' in module `\colorlight_5a_75b':
  $techmap\VexRiscv.dataCache_1_.$memwr$\ways_0_data_symbol1$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$1763 ($memwr)
  $techmap\VexRiscv.dataCache_1_.$memrd$\ways_0_data_symbol1$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:529$1633 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\VexRiscv.dataCache_1_.ways_0_data_symbol2' in module `\colorlight_5a_75b':
  $techmap\VexRiscv.dataCache_1_.$memwr$\ways_0_data_symbol2$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$1764 ($memwr)
  $techmap\VexRiscv.dataCache_1_.$memrd$\ways_0_data_symbol2$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:530$1634 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\VexRiscv.dataCache_1_.ways_0_data_symbol3' in module `\colorlight_5a_75b':
  $techmap\VexRiscv.dataCache_1_.$memwr$\ways_0_data_symbol3$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$1765 ($memwr)
  $techmap\VexRiscv.dataCache_1_.$memrd$\ways_0_data_symbol3$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:531$1635 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\VexRiscv.dataCache_1_.ways_0_tags' in module `\colorlight_5a_75b':
  $techmap\VexRiscv.dataCache_1_.$memwr$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:0$1761 ($memwr)
  $techmap\VexRiscv.dataCache_1_.$memrd$\ways_0_tags$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:504$1612 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\mem' in module `\colorlight_5a_75b':
  $meminit$\mem$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$673 ($meminit)
  $memrd$\mem$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1468$627 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\mem_1' in module `\colorlight_5a_75b':
  $memwr$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$678 ($memwr)
  $memrd$\mem_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1491$641 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\mem_2' in module `\colorlight_5a_75b':
  $memwr$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$682 ($memwr)
  $memrd$\mem_2$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1511$655 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\mem_3' in module `\colorlight_5a_75b':
  $meminit$\mem_3$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$674 ($meminit)
  $memrd$\mem_3$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1523$657 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage' in module `\colorlight_5a_75b':
  $memwr$\storage$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$683 ($memwr)
  $memrd$\storage$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1540$664 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage_1' in module `\colorlight_5a_75b':
  $memwr$\storage_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:0$684 ($memwr)
  $memrd$\storage_1$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1557$671 ($memrd)

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_5a_75b..

4.27. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing colorlight_5a_75b.VexRiscv.IBusCachedPlugin_cache.ways_0_datas:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #2 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #2 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13312 efficiency=44
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #2 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #2 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #2 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Selecting best of 6 rules:
    Efficiency for rule 2.5: efficiency=6, cells=32, acells=1
    Efficiency for rule 2.4: efficiency=12, cells=16, acells=1
    Efficiency for rule 2.3: efficiency=25, cells=8, acells=1
    Efficiency for rule 2.2: efficiency=44, cells=4, acells=1
    Efficiency for rule 2.1: efficiency=88, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=88, cells=2, acells=2
    Selected rule 2.1 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: VexRiscv.IBusCachedPlugin_cache.ways_0_datas.1.0.0
Processing colorlight_5a_75b.VexRiscv.IBusCachedPlugin_cache.ways_0_tags:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15616 efficiency=15
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #2 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=7
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #2 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=5
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #2 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #2 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #2 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Selecting best of 3 rules:
    Efficiency for rule 2.2: efficiency=5, cells=3, acells=1
    Efficiency for rule 2.1: efficiency=7, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=15, cells=1, acells=1
    Selected rule 1.1 with efficiency 15.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: VexRiscv.IBusCachedPlugin_cache.ways_0_tags.0.0.0
Processing colorlight_5a_75b.VexRiscv.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #2 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #2 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #2 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #2 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #2 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  No acceptable bram resources found.
Processing colorlight_5a_75b.VexRiscv.dataCache_1_.ways_0_data_symbol0:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #2 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #2 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #2 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #2 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #2 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Selecting best of 6 rules:
    Efficiency for rule 2.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 2.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 2.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 2.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 2.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 2.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1_.ways_0_data_symbol0.0.0.0
Processing colorlight_5a_75b.VexRiscv.dataCache_1_.ways_0_data_symbol1:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #2 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #2 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #2 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #2 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #2 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Selecting best of 6 rules:
    Efficiency for rule 2.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 2.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 2.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 2.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 2.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 2.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1_.ways_0_data_symbol1.0.0.0
Processing colorlight_5a_75b.VexRiscv.dataCache_1_.ways_0_data_symbol2:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #2 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #2 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #2 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #2 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #2 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Selecting best of 6 rules:
    Efficiency for rule 2.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 2.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 2.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 2.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 2.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 2.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1_.ways_0_data_symbol2.0.0.0
Processing colorlight_5a_75b.VexRiscv.dataCache_1_.ways_0_data_symbol3:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #2 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #2 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #2 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #2 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #2 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Selecting best of 6 rules:
    Efficiency for rule 2.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 2.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 2.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 2.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 2.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 2.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1_.ways_0_data_symbol3.0.0.0
Processing colorlight_5a_75b.VexRiscv.dataCache_1_.ways_0_tags:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15616 efficiency=15
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #2 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=7
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #2 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=5
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #2 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #2 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #2 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Selecting best of 3 rules:
    Efficiency for rule 2.2: efficiency=5, cells=3, acells=1
    Efficiency for rule 2.1: efficiency=7, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=15, cells=1, acells=1
    Selected rule 1.1 with efficiency 15.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1_.ways_0_tags.0.0.0
Processing colorlight_5a_75b.mem:
  Properties: ports=1 bits=262144 rports=1 wports=0 dbits=32 abits=13 words=8192
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #2 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #2 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #2 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Selecting best of 6 rules:
    Efficiency for rule 2.5: efficiency=50, cells=32, acells=1
    Efficiency for rule 2.4: efficiency=100, cells=16, acells=1
    Efficiency for rule 2.3: efficiency=100, cells=16, acells=2
    Efficiency for rule 2.2: efficiency=88, cells=16, acells=4
    Efficiency for rule 2.1: efficiency=88, cells=16, acells=8
    Efficiency for rule 1.1: efficiency=88, cells=16, acells=16
    Selected rule 2.4 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: mem.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: mem.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: mem.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: mem.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: mem.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: mem.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: mem.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: mem.7.0.0
      Creating $__ECP5_DP16KD cell at grid position <8 0 0>: mem.8.0.0
      Creating $__ECP5_DP16KD cell at grid position <9 0 0>: mem.9.0.0
      Creating $__ECP5_DP16KD cell at grid position <10 0 0>: mem.10.0.0
      Creating $__ECP5_DP16KD cell at grid position <11 0 0>: mem.11.0.0
      Creating $__ECP5_DP16KD cell at grid position <12 0 0>: mem.12.0.0
      Creating $__ECP5_DP16KD cell at grid position <13 0 0>: mem.13.0.0
      Creating $__ECP5_DP16KD cell at grid position <14 0 0>: mem.14.0.0
      Creating $__ECP5_DP16KD cell at grid position <15 0 0>: mem.15.0.0
Processing colorlight_5a_75b.mem_1:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #2 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #2 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13312 efficiency=44
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #2 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #2 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #2 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Selecting best of 6 rules:
    Efficiency for rule 2.5: efficiency=6, cells=32, acells=1
    Efficiency for rule 2.4: efficiency=12, cells=16, acells=1
    Efficiency for rule 2.3: efficiency=25, cells=8, acells=1
    Efficiency for rule 2.2: efficiency=44, cells=4, acells=1
    Efficiency for rule 2.1: efficiency=88, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=88, cells=2, acells=2
    Selected rule 2.1 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: mem_1.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: mem_1.1.0.0
Processing colorlight_5a_75b.mem_2:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=32 abits=12 words=4096
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #2 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #2 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #2 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #2 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Selecting best of 6 rules:
    Efficiency for rule 2.5: efficiency=25, cells=32, acells=1
    Efficiency for rule 2.4: efficiency=50, cells=16, acells=1
    Efficiency for rule 2.3: efficiency=100, cells=8, acells=1
    Efficiency for rule 2.2: efficiency=88, cells=8, acells=2
    Efficiency for rule 2.1: efficiency=88, cells=8, acells=4
    Efficiency for rule 1.1: efficiency=88, cells=8, acells=8
    Selected rule 2.3 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: mem_2.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: mem_2.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: mem_2.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: mem_2.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: mem_2.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: mem_2.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: mem_2.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: mem_2.7.0.0
Processing colorlight_5a_75b.mem_3:
  Properties: ports=1 bits=368 rports=1 wports=0 dbits=8 abits=6 words=46
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=466 dwaste=28 bwaste=18064 waste=18064 efficiency=1
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=978 dwaste=10 bwaste=18064 waste=18064 efficiency=1
    Rule #2 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2002 dwaste=1 bwaste=18064 waste=18064 efficiency=1
    Rule #2 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4050 dwaste=0 bwaste=16200 waste=16200 efficiency=1
    Rule #2 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8146 dwaste=0 bwaste=16292 waste=16292 efficiency=0
    Rule #2 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16338 dwaste=0 bwaste=16338 waste=16338 efficiency=0
    Rule #2 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  No acceptable bram resources found.
Processing colorlight_5a_75b.storage:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #2 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #2 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #2 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #2 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #2 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  No acceptable bram resources found.
Processing colorlight_5a_75b.storage_1:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #2 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #2 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #2 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #2 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #2 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  No acceptable bram resources found.

4.28. Executing TECHMAP pass (map to technology primitives).

4.28.1. Executing Verilog-2005 frontend: /opt/yosys/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/opt/yosys/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD'.
Successfully finished Verilog frontend.

4.28.2. Continuing TECHMAP pass.
Using template $paramod$66146bb229edd4f877c406a8ef738cbe2460ec10\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$5a90390417546827bab1756973af29854b5e6021\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$38a6ceff552095abb50ff0eccefe2c892e1674cc\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$66f6efd9ad8aa68a4d96b3a2440adb68f39876eb\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$903d550286893f2a2052112d826717bae0cfddd6\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$4c5313f0a9c8c4ef4c71d2928e1ef20d86df014f\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$9a0dc01950ba3086ff54be1ffc16295c8b31601e\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$cf77683046610746022cbc2dabdaf85a1d55de84\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$59afef2895c7acb780f89857856069ddc02892b2\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$bd2b9caea80e3dfd539154e3caa276e6c5b47c59\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$738adc145669da9185c9b83a9976d281c8ff878a\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$9121cd8283130d174be0f7a8f95474466daa4abd\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$4df08c88aa2a97cf6751b8dee6c0984ed0728a1e\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod\$__ECP5_PDPW16KD\CLKPOL2=1\CLKPOL3=1 for cells of type $__ECP5_PDPW16KD.
Using template $paramod$53ee28ef64dad4154760d925d330877195073d27\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$aa2e0c09c5d1d6aaed81f8ef21920a07bdc61c47\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$54d510122642281f7f5c8a2e9527c5b75e1a25e8\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$c6ae131c75f33dbfa0952d7ae461d5023945586d\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$3b7ace0082693ac2728daac7994634dd38fb78c7\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$5bdf8e2b9b490cdfc686f6458939bc6d028749a5\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$400d9d555d153e53cf78254689e48449a35add03\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
No more expansions possible.
<suppressed ~467 debug messages>

4.29. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing colorlight_5a_75b.VexRiscv.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk25.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk25.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=0 efficiency=50
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: VexRiscv.RegFilePlugin_regFile.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 1>: VexRiscv.RegFilePlugin_regFile.0.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: VexRiscv.RegFilePlugin_regFile.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 1>: VexRiscv.RegFilePlugin_regFile.0.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: VexRiscv.RegFilePlugin_regFile.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 1>: VexRiscv.RegFilePlugin_regFile.1.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: VexRiscv.RegFilePlugin_regFile.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 1>: VexRiscv.RegFilePlugin_regFile.1.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: VexRiscv.RegFilePlugin_regFile.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 1>: VexRiscv.RegFilePlugin_regFile.2.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: VexRiscv.RegFilePlugin_regFile.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 1>: VexRiscv.RegFilePlugin_regFile.2.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: VexRiscv.RegFilePlugin_regFile.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 1>: VexRiscv.RegFilePlugin_regFile.3.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: VexRiscv.RegFilePlugin_regFile.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 1>: VexRiscv.RegFilePlugin_regFile.3.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: VexRiscv.RegFilePlugin_regFile.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 1>: VexRiscv.RegFilePlugin_regFile.4.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: VexRiscv.RegFilePlugin_regFile.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 1>: VexRiscv.RegFilePlugin_regFile.4.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: VexRiscv.RegFilePlugin_regFile.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 1>: VexRiscv.RegFilePlugin_regFile.5.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: VexRiscv.RegFilePlugin_regFile.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 1>: VexRiscv.RegFilePlugin_regFile.5.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: VexRiscv.RegFilePlugin_regFile.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 1>: VexRiscv.RegFilePlugin_regFile.6.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: VexRiscv.RegFilePlugin_regFile.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 1>: VexRiscv.RegFilePlugin_regFile.6.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: VexRiscv.RegFilePlugin_regFile.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 1>: VexRiscv.RegFilePlugin_regFile.7.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: VexRiscv.RegFilePlugin_regFile.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 1>: VexRiscv.RegFilePlugin_regFile.7.1.1
Processing colorlight_5a_75b.mem_3:
  Properties: ports=1 bits=368 rports=1 wports=0 dbits=8 abits=6 words=46
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=2 dwaste=0 bwaste=8 waste=8 efficiency=95
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) rejected: requirement 'min wports 1' not met.
  No acceptable bram resources found.
Processing colorlight_5a_75b.storage:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=2 bwaste=32 waste=32 efficiency=83
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32 efficiency=83
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage.2.0.0
Processing colorlight_5a_75b.storage_1:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=2 bwaste=32 waste=32 efficiency=83
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32 efficiency=83
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_1.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_1.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_1.2.0.0

4.30. Executing TECHMAP pass (map to technology primitives).

4.30.1. Executing Verilog-2005 frontend: /opt/yosys/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/opt/yosys/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

4.30.2. Continuing TECHMAP pass.
Using template $paramod\$__TRELLIS_DPR16X4\CLKPOL2=1 for cells of type $__TRELLIS_DPR16X4.
No more expansions possible.
<suppressed ~49 debug messages>

4.31. Executing OPT pass (performing simple optimizations).

4.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_5a_75b.
<suppressed ~802 debug messages>

4.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_5a_75b'.
<suppressed ~261 debug messages>
Removed a total of 87 cells.

4.31.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_5a_75b..
Removed 9 unused cells and 996 unused wires.
<suppressed ~22 debug messages>

4.31.5. Finished fast OPT passes.

4.32. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \mem_3 in module \colorlight_5a_75b:
  created 46 $dff cells and 0 static cells of width 8.
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

4.33. Executing OPT pass (performing simple optimizations).

4.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_5a_75b.
<suppressed ~48 debug messages>

4.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_5a_75b'.
Removed a total of 0 cells.

4.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_5a_75b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~390 debug messages>

4.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_5a_75b.
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.$procmux$3009:
      Old ports: A={ $techmap\VexRiscv.$procmux$3006_Y [31:2] 2'xx }, B=0, Y=$techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0]
      New ports: A={ $techmap\VexRiscv.$procmux$3006_Y [31:2] 1'x }, B=31'0000000000000000000000000000000, Y={ $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [31:2] $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [0] }
      New connections: $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [1] = $techmap\VexRiscv.$0\IBusCachedPlugin_fetchPc_pcReg[31:0] [0]
    New ctrl vector for $pmux cell $techmap\VexRiscv.$procmux$3068: { $techmap\VexRiscv.$procmux$2838_CMP $techmap\VexRiscv.$procmux$2705_CMP $techmap\VexRiscv.$procmux$3071_CMP $techmap\VexRiscv.$procmux$3069_CMP }
    New ctrl vector for $pmux cell $techmap\VexRiscv.$procmux$3077: { $techmap\VexRiscv.$procmux$2838_CMP $techmap\VexRiscv.$procmux$2705_CMP $techmap\VexRiscv.$procmux$3080_CMP $techmap\VexRiscv.$procmux$3071_CMP }
    New ctrl vector for $pmux cell $techmap\VexRiscv.$procmux$3086: { $techmap\VexRiscv.$procmux$2838_CMP $techmap\VexRiscv.$procmux$2705_CMP $techmap\VexRiscv.$procmux$3071_CMP }
    New ctrl vector for $pmux cell $techmap\VexRiscv.$procmux$3093: { $techmap\VexRiscv.$procmux$2838_CMP $techmap\VexRiscv.$procmux$2875_CMP $techmap\VexRiscv.$procmux$2705_CMP $techmap\VexRiscv.$procmux$3071_CMP $techmap\VexRiscv.$procmux$2845_CMP }
    New ctrl vector for $pmux cell $techmap\VexRiscv.$procmux$3104: { $techmap\VexRiscv.$procmux$2838_CMP $techmap\VexRiscv.$procmux$2705_CMP $techmap\VexRiscv.$procmux$3071_CMP }
    New ctrl vector for $pmux cell $techmap\VexRiscv.$procmux$3112: { $techmap\VexRiscv.$procmux$2838_CMP $techmap\VexRiscv.$procmux$2875_CMP $techmap\VexRiscv.$procmux$2705_CMP $techmap\VexRiscv.$procmux$3080_CMP $techmap\VexRiscv.$procmux$3071_CMP }
    New ctrl vector for $pmux cell $techmap\VexRiscv.$procmux$3122: { $techmap\VexRiscv.$procmux$2838_CMP $techmap\VexRiscv.$procmux$2705_CMP $techmap\VexRiscv.$procmux$3071_CMP }
    New ctrl vector for $pmux cell $techmap\VexRiscv.$procmux$3130: { $techmap\VexRiscv.$procmux$2838_CMP $techmap\VexRiscv.$procmux$2705_CMP $techmap\VexRiscv.$procmux$3071_CMP }
    New ctrl vector for $pmux cell $techmap\VexRiscv.$procmux$3136: { $techmap\VexRiscv.$procmux$2838_CMP $techmap\VexRiscv.$procmux$2875_CMP $techmap\VexRiscv.$procmux$2705_CMP $techmap\VexRiscv.$procmux$2647_CMP $techmap\VexRiscv.$procmux$3071_CMP $techmap\VexRiscv.$procmux$2845_CMP $techmap\VexRiscv.$procmux$3069_CMP }
    New ctrl vector for $pmux cell $techmap\VexRiscv.$procmux$3154: { $techmap\VexRiscv.$procmux$2838_CMP $techmap\VexRiscv.$procmux$2875_CMP $techmap\VexRiscv.$procmux$2705_CMP $techmap\VexRiscv.$procmux$2647_CMP $techmap\VexRiscv.$procmux$3071_CMP $techmap\VexRiscv.$procmux$2845_CMP }
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.$procmux$3291:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] $techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4773$1277_Y [19:0] }, B=4, Y=$techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4773$1277_Y [19:0] }, B=21'000000000000000000100, Y=$techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New connections: $techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [31:21] = { $techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] }
    Consolidated identical input bits for $pmux cell $techmap\VexRiscv.$procmux$3468:
      Old ports: A={ \VexRiscv.dataCache_1__io_cpu_writeBack_data [31:16] \VexRiscv._zz_147_ [15:8] \VexRiscv._zz_145_ [7:0] }, B={ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_145_ [7:0] \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_147_ [15:8] \VexRiscv._zz_145_ [7:0] }, Y=\VexRiscv.writeBack_DBusCachedPlugin_rspFormated
      New ports: A={ \VexRiscv.dataCache_1__io_cpu_writeBack_data [31:16] \VexRiscv._zz_147_ [15:8] }, B={ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_144_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_146_ \VexRiscv._zz_147_ [15:8] }, Y=\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [31:8]
      New connections: \VexRiscv.writeBack_DBusCachedPlugin_rspFormated [7:0] = \VexRiscv._zz_145_ [7:0]
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.$procmux$3488:
      Old ports: A={ 1'1 \VexRiscv._zz_289_ }, B={ 1'1 \VexRiscv._zz_290_ }, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [2:0]
      New ports: A=\VexRiscv._zz_289_, B=\VexRiscv._zz_290_, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New connections: \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [2] = 1'1
    Consolidated identical input bits for $pmux cell $techmap\VexRiscv.$procmux$3541:
      Old ports: A=\VexRiscv.decode_to_execute_RS2, B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:0] }, Y=\VexRiscv.dataCache_1_.io_cpu_execute_args_data
      New ports: A=\VexRiscv.decode_to_execute_RS2 [31:8], B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:8] }, Y=\VexRiscv.dataCache_1_.io_cpu_execute_args_data [31:8]
      New connections: \VexRiscv.dataCache_1_.io_cpu_execute_args_data [7:0] = \VexRiscv.decode_to_execute_RS2 [7:0]
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2261$842:
      Old ports: A=2'01, B=2'11, Y=\VexRiscv._zz_289_
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_289_ [1]
      New connections: \VexRiscv._zz_289_ [0] = 1'1
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2262$843:
      Old ports: A=2'00, B=2'10, Y=\VexRiscv._zz_290_
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_290_ [1]
      New connections: \VexRiscv._zz_290_ [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4032$1144:
      Old ports: A={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:25] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11:8] 1'0 }, B={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19:12] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:21] 1'0 }, Y={ $techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4032$1144_Y [19:2] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1:0] }
      New ports: A={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11:8] }, B={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19:12] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [24:21] }, Y={ $techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4032$1144_Y [19:11] $techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4032$1144_Y [4:2] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1] }
      New connections: { $techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4032$1144_Y [10:5] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [0] } = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4773$1277:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] 1'0 }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [30:21] 1'0 }, Y=$techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4773$1277_Y [19:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [24:21] }, Y={ $techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4773$1277_Y [19:11] $techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4773$1277_Y [4:1] }
      New connections: { $techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4773$1277_Y [10:5] $techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4773$1277_Y [0] } = { \VexRiscv.decode_to_execute_INSTRUCTION [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5248$1434:
      Old ports: A={ \VexRiscv._zz_137_ [4:2] 2'00 }, B={ \VexRiscv._zz_214_ 2'00 }, Y={ \basesoc_cpu_dbus_adr [2:0] $techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5248$1434_Y [1:0] }
      New ports: A=\VexRiscv._zz_137_ [4:2], B=\VexRiscv._zz_214_, Y=\basesoc_cpu_dbus_adr [2:0]
      New connections: $techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5248$1434_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.dataCache_1_.$procmux$2079:
      Old ports: A=3'111, B=3'000, Y=$techmap\VexRiscv.dataCache_1_.$3\io_mem_cmd_payload_length[2:0]
      New ports: A=1'1, B=1'0, Y=$techmap\VexRiscv.dataCache_1_.$3\io_mem_cmd_payload_length[2:0] [0]
      New connections: $techmap\VexRiscv.dataCache_1_.$3\io_mem_cmd_payload_length[2:0] [2:1] = { $techmap\VexRiscv.dataCache_1_.$3\io_mem_cmd_payload_length[2:0] [0] $techmap\VexRiscv.dataCache_1_.$3\io_mem_cmd_payload_length[2:0] [0] }
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.dataCache_1_.$procmux$2097:
      Old ports: A=5'00000, B={ \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [4:2] 2'00 }, Y=$techmap\VexRiscv.dataCache_1_.$3\io_mem_cmd_payload_address[31:0] [4:0]
      New ports: A=3'000, B=\VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [4:2], Y=$techmap\VexRiscv.dataCache_1_.$3\io_mem_cmd_payload_address[31:0] [4:2]
      New connections: $techmap\VexRiscv.dataCache_1_.$3\io_mem_cmd_payload_address[31:0] [1:0] = 2'00
    Consolidated identical input bits for $pmux cell $techmap\VexRiscv.dataCache_1_.$procmux$2282:
      Old ports: A=4'1111, B=8'00010011, Y=\VexRiscv.dataCache_1_._zz_6_
      New ports: A=2'11, B=4'0001, Y=\VexRiscv.dataCache_1_._zz_6_ [2:1]
      New connections: { \VexRiscv.dataCache_1_._zz_6_ [3] \VexRiscv.dataCache_1_._zz_6_ [0] } = { \VexRiscv.dataCache_1_._zz_6_ [2] 1'1 }
  Optimizing cells in module \colorlight_5a_75b.
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.$procmux$3291:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4773$1277_Y [19:0] }, B=21'000000000000000000100, Y=$techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4773$1277_Y [19:11] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] $techmap\VexRiscv.$ternary$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4773$1277_Y [4:1] }, B=20'00000000000000000010, Y=$techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:1]
      New connections: $techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.$procmux$3297:
      Old ports: A=$techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2
      New ports: A=$techmap\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2 [20:0]
      New connections: \VexRiscv.execute_BranchPlugin_branch_src2 [31:21] = { \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] }
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.dataCache_1_.$procmux$2088:
      Old ports: A=$techmap\VexRiscv.dataCache_1_.$3\io_mem_cmd_payload_length[2:0], B=3'000, Y=\VexRiscv.dataCache_1__io_mem_cmd_payload_length
      New ports: A=$techmap\VexRiscv.dataCache_1_.$3\io_mem_cmd_payload_length[2:0] [0], B=1'0, Y=\VexRiscv.dataCache_1__io_mem_cmd_payload_length [0]
      New connections: \VexRiscv.dataCache_1__io_mem_cmd_payload_length [2:1] = { \VexRiscv.dataCache_1__io_mem_cmd_payload_length [0] \VexRiscv.dataCache_1__io_mem_cmd_payload_length [0] }
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.dataCache_1_.$procmux$2106:
      Old ports: A=$techmap\VexRiscv.dataCache_1_.$3\io_mem_cmd_payload_address[31:0] [4:0], B={ \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [4:2] 2'00 }, Y=\VexRiscv.dataCache_1__io_mem_cmd_payload_address [4:0]
      New ports: A=$techmap\VexRiscv.dataCache_1_.$3\io_mem_cmd_payload_address[31:0] [4:2], B=\VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [4:2], Y=\VexRiscv.dataCache_1__io_mem_cmd_payload_address [4:2]
      New connections: \VexRiscv.dataCache_1__io_mem_cmd_payload_address [1:0] = 2'00
  Optimizing cells in module \colorlight_5a_75b.
Performed a total of 27 changes.

4.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_5a_75b'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.33.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\mem_3[45]$5943 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[44]$5941 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[43]$5939 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[42]$5937 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[41]$5935 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[40]$5933 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[39]$5931 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[38]$5929 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[37]$5927 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[36]$5925 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[35]$5923 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[34]$5921 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[33]$5919 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[32]$5917 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[31]$5915 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[30]$5913 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[29]$5911 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[28]$5909 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[27]$5907 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[26]$5905 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[25]$5903 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[24]$5901 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[23]$5899 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[22]$5897 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[21]$5895 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[20]$5893 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[19]$5891 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[18]$5889 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[17]$5887 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[16]$5885 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[15]$5883 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[14]$5881 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[13]$5879 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[12]$5877 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[11]$5875 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[10]$5873 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[9]$5871 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[8]$5869 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[7]$5867 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[6]$5865 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[5]$5863 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[4]$5861 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[3]$5859 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[2]$5857 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[1]$5855 ($dff) from module colorlight_5a_75b.
Removing $memory\mem_3[0]$5853 ($dff) from module colorlight_5a_75b.
Replaced 46 DFF cells.

4.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_5a_75b..
Removed 0 unused cells and 127 unused wires.
<suppressed ~1 debug messages>

4.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_5a_75b.
<suppressed ~1 debug messages>

4.33.9. Rerunning OPT passes. (Maybe there is more to do..)

4.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_5a_75b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~390 debug messages>

4.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_5a_75b.
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][5][0]$6040:
      Old ports: A=8'01001100, B=8'01101001, Y=$memory\mem_3$rdmux[0][4][0]$a$5993
      New ports: A=2'10, B=2'01, Y={ $memory\mem_3$rdmux[0][4][0]$a$5993 [2] $memory\mem_3$rdmux[0][4][0]$a$5993 [0] }
      New connections: { $memory\mem_3$rdmux[0][4][0]$a$5993 [7:3] $memory\mem_3$rdmux[0][4][0]$a$5993 [1] } = { 2'01 $memory\mem_3$rdmux[0][4][0]$a$5993 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][5][10]$6070:
      Old ports: A=8'01000001, B=8'00101101, Y=$memory\mem_3$rdmux[0][4][5]$a$6008
      New ports: A=2'10, B=2'01, Y={ $memory\mem_3$rdmux[0][4][5]$a$6008 [6] $memory\mem_3$rdmux[0][4][5]$a$6008 [2] }
      New connections: { $memory\mem_3$rdmux[0][4][5]$a$6008 [7] $memory\mem_3$rdmux[0][4][5]$a$6008 [5:3] $memory\mem_3$rdmux[0][4][5]$a$6008 [1:0] } = { 1'0 $memory\mem_3$rdmux[0][4][5]$a$6008 [2] 1'0 $memory\mem_3$rdmux[0][4][5]$a$6008 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][5][11]$6073:
      Old ports: A=8'00110111, B=8'00110101, Y=$memory\mem_3$rdmux[0][4][5]$b$6009
      New ports: A=1'1, B=1'0, Y=$memory\mem_3$rdmux[0][4][5]$b$6009 [1]
      New connections: { $memory\mem_3$rdmux[0][4][5]$b$6009 [7:2] $memory\mem_3$rdmux[0][4][5]$b$6009 [0] } = 7'0011011
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][5][12]$6076:
      Old ports: A=8'01000010, B=8'00100000, Y=$memory\mem_3$rdmux[0][4][6]$a$6011
      New ports: A=2'01, B=2'10, Y={ $memory\mem_3$rdmux[0][4][6]$a$6011 [5] $memory\mem_3$rdmux[0][4][6]$a$6011 [1] }
      New connections: { $memory\mem_3$rdmux[0][4][6]$a$6011 [7:6] $memory\mem_3$rdmux[0][4][6]$a$6011 [4:2] $memory\mem_3$rdmux[0][4][6]$a$6011 [0] } = { 1'0 $memory\mem_3$rdmux[0][4][6]$a$6011 [1] 4'0000 }
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][5][13]$6079:
      Old ports: A=8'00110010, B=8'00110000, Y=$memory\mem_3$rdmux[0][4][6]$b$6012
      New ports: A=1'1, B=1'0, Y=$memory\mem_3$rdmux[0][4][6]$b$6012 [1]
      New connections: { $memory\mem_3$rdmux[0][4][6]$b$6012 [7:2] $memory\mem_3$rdmux[0][4][6]$b$6012 [0] } = 7'0011000
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][5][14]$6082:
      Old ports: A=8'00110010, B=8'00110000, Y=$memory\mem_3$rdmux[0][4][7]$a$6014
      New ports: A=1'1, B=1'0, Y=$memory\mem_3$rdmux[0][4][7]$a$6014 [1]
      New connections: { $memory\mem_3$rdmux[0][4][7]$a$6014 [7:2] $memory\mem_3$rdmux[0][4][7]$a$6014 [0] } = 7'0011000
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][5][15]$6085:
      Old ports: A=8'00101101, B=8'00110000, Y=$memory\mem_3$rdmux[0][4][7]$b$6015
      New ports: A=2'01, B=2'10, Y={ $memory\mem_3$rdmux[0][4][7]$b$6015 [4] $memory\mem_3$rdmux[0][4][7]$b$6015 [0] }
      New connections: { $memory\mem_3$rdmux[0][4][7]$b$6015 [7:5] $memory\mem_3$rdmux[0][4][7]$b$6015 [3:1] } = { 3'001 $memory\mem_3$rdmux[0][4][7]$b$6015 [0] $memory\mem_3$rdmux[0][4][7]$b$6015 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][5][16]$6088:
      Old ports: A=8'00110101, B=8'00101101, Y=$memory\mem_3$rdmux[0][4][8]$a$6017
      New ports: A=2'10, B=2'01, Y=$memory\mem_3$rdmux[0][4][8]$a$6017 [4:3]
      New connections: { $memory\mem_3$rdmux[0][4][8]$a$6017 [7:5] $memory\mem_3$rdmux[0][4][8]$a$6017 [2:0] } = 6'001101
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][5][17]$6091:
      Old ports: A=8'00110010, B=8'00111001, Y=$memory\mem_3$rdmux[0][4][8]$b$6018
      New ports: A=2'10, B=2'01, Y=$memory\mem_3$rdmux[0][4][8]$b$6018 [1:0]
      New connections: $memory\mem_3$rdmux[0][4][8]$b$6018 [7:2] = { 4'0011 $memory\mem_3$rdmux[0][4][8]$b$6018 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][5][18]$6094:
      Old ports: A=8'00100000, B=8'00110001, Y=$memory\mem_3$rdmux[0][4][9]$a$6020
      New ports: A=1'0, B=1'1, Y=$memory\mem_3$rdmux[0][4][9]$a$6020 [0]
      New connections: $memory\mem_3$rdmux[0][4][9]$a$6020 [7:1] = { 3'001 $memory\mem_3$rdmux[0][4][9]$a$6020 [0] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][5][19]$6097:
      Old ports: A=8'00111000, B=8'00111010, Y=$memory\mem_3$rdmux[0][4][9]$b$6021
      New ports: A=1'0, B=1'1, Y=$memory\mem_3$rdmux[0][4][9]$b$6021 [1]
      New connections: { $memory\mem_3$rdmux[0][4][9]$b$6021 [7:2] $memory\mem_3$rdmux[0][4][9]$b$6021 [0] } = 7'0011100
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][5][1]$6043:
      Old ports: A=8'01110100, B=8'01100101, Y=$memory\mem_3$rdmux[0][4][0]$b$5994
      New ports: A=2'10, B=2'01, Y={ $memory\mem_3$rdmux[0][4][0]$b$5994 [4] $memory\mem_3$rdmux[0][4][0]$b$5994 [0] }
      New connections: { $memory\mem_3$rdmux[0][4][0]$b$5994 [7:5] $memory\mem_3$rdmux[0][4][0]$b$5994 [3:1] } = 6'011010
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][5][21]$6103:
      Old ports: A=8'00111010, B=8'00110001, Y=$memory\mem_3$rdmux[0][4][10]$b$6024
      New ports: A=2'10, B=2'01, Y=$memory\mem_3$rdmux[0][4][10]$b$6024 [1:0]
      New connections: $memory\mem_3$rdmux[0][4][10]$b$6024 [7:2] = { 4'0011 $memory\mem_3$rdmux[0][4][10]$b$6024 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][5][22]$6106:
      Old ports: A=8'00111000, B=8'00000000, Y=$memory\mem_3$rdmux[0][4][11]$a$6026
      New ports: A=1'1, B=1'0, Y=$memory\mem_3$rdmux[0][4][11]$a$6026 [3]
      New connections: { $memory\mem_3$rdmux[0][4][11]$a$6026 [7:4] $memory\mem_3$rdmux[0][4][11]$a$6026 [2:0] } = { 2'00 $memory\mem_3$rdmux[0][4][11]$a$6026 [3] $memory\mem_3$rdmux[0][4][11]$a$6026 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][5][2]$6046:
      Old ports: A=8'01011000, B=8'00100000, Y=$memory\mem_3$rdmux[0][4][1]$a$5996
      New ports: A=2'01, B=2'10, Y={ $memory\mem_3$rdmux[0][4][1]$a$5996 [5] $memory\mem_3$rdmux[0][4][1]$a$5996 [3] }
      New connections: { $memory\mem_3$rdmux[0][4][1]$a$5996 [7:6] $memory\mem_3$rdmux[0][4][1]$a$5996 [4] $memory\mem_3$rdmux[0][4][1]$a$5996 [2:0] } = { 1'0 $memory\mem_3$rdmux[0][4][1]$a$5996 [3] $memory\mem_3$rdmux[0][4][1]$a$5996 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][5][3]$6049:
      Old ports: A=8'01000011, B=8'01010000, Y=$memory\mem_3$rdmux[0][4][1]$b$5997
      New ports: A=2'01, B=2'10, Y={ $memory\mem_3$rdmux[0][4][1]$b$5997 [4] $memory\mem_3$rdmux[0][4][1]$b$5997 [0] }
      New connections: { $memory\mem_3$rdmux[0][4][1]$b$5997 [7:5] $memory\mem_3$rdmux[0][4][1]$b$5997 [3:1] } = { 5'01000 $memory\mem_3$rdmux[0][4][1]$b$5997 [0] }
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][5][4]$6052:
      Old ports: A=8'01010101, B=8'00100000, Y=$memory\mem_3$rdmux[0][4][2]$a$5999
      New ports: A=2'01, B=2'10, Y={ $memory\mem_3$rdmux[0][4][2]$a$5999 [5] $memory\mem_3$rdmux[0][4][2]$a$5999 [0] }
      New connections: { $memory\mem_3$rdmux[0][4][2]$a$5999 [7:6] $memory\mem_3$rdmux[0][4][2]$a$5999 [4:1] } = { 1'0 $memory\mem_3$rdmux[0][4][2]$a$5999 [0] $memory\mem_3$rdmux[0][4][2]$a$5999 [0] 1'0 $memory\mem_3$rdmux[0][4][2]$a$5999 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][5][5]$6055:
      Old ports: A=8'01010100, B=8'01100101, Y=$memory\mem_3$rdmux[0][4][2]$b$6000
      New ports: A=2'10, B=2'01, Y={ $memory\mem_3$rdmux[0][4][2]$b$6000 [4] $memory\mem_3$rdmux[0][4][2]$b$6000 [0] }
      New connections: { $memory\mem_3$rdmux[0][4][2]$b$6000 [7:5] $memory\mem_3$rdmux[0][4][2]$b$6000 [3:1] } = { 2'01 $memory\mem_3$rdmux[0][4][2]$b$6000 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][5][6]$6058:
      Old ports: A=8'01110011, B=8'01110100, Y=$memory\mem_3$rdmux[0][4][3]$a$6002
      New ports: A=2'01, B=2'10, Y={ $memory\mem_3$rdmux[0][4][3]$a$6002 [2] $memory\mem_3$rdmux[0][4][3]$a$6002 [0] }
      New connections: { $memory\mem_3$rdmux[0][4][3]$a$6002 [7:3] $memory\mem_3$rdmux[0][4][3]$a$6002 [1] } = { 5'01110 $memory\mem_3$rdmux[0][4][3]$a$6002 [0] }
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][5][7]$6061:
      Old ports: A=8'00100000, B=8'01010011, Y=$memory\mem_3$rdmux[0][4][3]$b$6003
      New ports: A=2'10, B=2'01, Y={ $memory\mem_3$rdmux[0][4][3]$b$6003 [5] $memory\mem_3$rdmux[0][4][3]$b$6003 [0] }
      New connections: { $memory\mem_3$rdmux[0][4][3]$b$6003 [7:6] $memory\mem_3$rdmux[0][4][3]$b$6003 [4:1] } = { 1'0 $memory\mem_3$rdmux[0][4][3]$b$6003 [0] $memory\mem_3$rdmux[0][4][3]$b$6003 [0] 2'00 $memory\mem_3$rdmux[0][4][3]$b$6003 [0] }
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][5][8]$6064:
      Old ports: A=8'01101111, B=8'01000011, Y=$memory\mem_3$rdmux[0][4][4]$a$6005
      New ports: A=1'1, B=1'0, Y=$memory\mem_3$rdmux[0][4][4]$a$6005 [2]
      New connections: { $memory\mem_3$rdmux[0][4][4]$a$6005 [7:3] $memory\mem_3$rdmux[0][4][4]$a$6005 [1:0] } = { 2'01 $memory\mem_3$rdmux[0][4][4]$a$6005 [2] 1'0 $memory\mem_3$rdmux[0][4][4]$a$6005 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][5][9]$6067:
      Old ports: A=8'00100000, B=8'00110101, Y=$memory\mem_3$rdmux[0][4][4]$b$6006
      New ports: A=1'0, B=1'1, Y=$memory\mem_3$rdmux[0][4][4]$b$6006 [0]
      New connections: $memory\mem_3$rdmux[0][4][4]$b$6006 [7:1] = { 3'001 $memory\mem_3$rdmux[0][4][4]$b$6006 [0] 1'0 $memory\mem_3$rdmux[0][4][4]$b$6006 [0] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\VexRiscv.$procmux$3488:
      Old ports: A={ \VexRiscv._zz_289_ [1] 1'1 }, B={ \VexRiscv._zz_289_ [1] 1'0 }, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'1, B=1'0, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [0]
      New connections: \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1] = \VexRiscv._zz_289_ [1]
  Optimizing cells in module \colorlight_5a_75b.
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][4][0]$5992:
      Old ports: A=$memory\mem_3$rdmux[0][4][0]$a$5993, B=$memory\mem_3$rdmux[0][4][0]$b$5994, Y=$memory\mem_3$rdmux[0][3][0]$a$5969
      New ports: A={ $memory\mem_3$rdmux[0][4][0]$a$5993 [0] 2'01 $memory\mem_3$rdmux[0][4][0]$a$5993 [2] $memory\mem_3$rdmux[0][4][0]$a$5993 [0] }, B={ 1'1 $memory\mem_3$rdmux[0][4][0]$b$5994 [4] 2'01 $memory\mem_3$rdmux[0][4][0]$b$5994 [0] }, Y={ $memory\mem_3$rdmux[0][3][0]$a$5969 [5:2] $memory\mem_3$rdmux[0][3][0]$a$5969 [0] }
      New connections: { $memory\mem_3$rdmux[0][3][0]$a$5969 [7:6] $memory\mem_3$rdmux[0][3][0]$a$5969 [1] } = 3'010
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][4][10]$6022:
      Old ports: A=$memory\mem_3$rdmux[0][4][10]$a$6023, B=$memory\mem_3$rdmux[0][4][10]$b$6024, Y=$memory\mem_3$rdmux[0][3][5]$a$5984
      New ports: A=3'011, B={ $memory\mem_3$rdmux[0][4][10]$b$6024 [1] $memory\mem_3$rdmux[0][4][10]$b$6024 [1:0] }, Y={ $memory\mem_3$rdmux[0][3][5]$a$5984 [3] $memory\mem_3$rdmux[0][3][5]$a$5984 [1:0] }
      New connections: { $memory\mem_3$rdmux[0][3][5]$a$5984 [7:4] $memory\mem_3$rdmux[0][3][5]$a$5984 [2] } = 5'00110
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][4][11]$6025:
      Old ports: A=$memory\mem_3$rdmux[0][4][11]$a$6026, B=8'xxxxxxxx, Y=$memory\mem_3$rdmux[0][3][5]$b$5985
      New ports: A={ $memory\mem_3$rdmux[0][4][11]$a$6026 [3] 1'0 }, B=2'xx, Y={ $memory\mem_3$rdmux[0][3][5]$b$5985 [3] $memory\mem_3$rdmux[0][3][5]$b$5985 [0] }
      New connections: { $memory\mem_3$rdmux[0][3][5]$b$5985 [7:4] $memory\mem_3$rdmux[0][3][5]$b$5985 [2:1] } = { $memory\mem_3$rdmux[0][3][5]$b$5985 [0] $memory\mem_3$rdmux[0][3][5]$b$5985 [0] $memory\mem_3$rdmux[0][3][5]$b$5985 [3] $memory\mem_3$rdmux[0][3][5]$b$5985 [3] $memory\mem_3$rdmux[0][3][5]$b$5985 [0] $memory\mem_3$rdmux[0][3][5]$b$5985 [0] }
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][4][1]$5995:
      Old ports: A=$memory\mem_3$rdmux[0][4][1]$a$5996, B=$memory\mem_3$rdmux[0][4][1]$b$5997, Y=$memory\mem_3$rdmux[0][3][0]$b$5970
      New ports: A={ $memory\mem_3$rdmux[0][4][1]$a$5996 [3] $memory\mem_3$rdmux[0][4][1]$a$5996 [5] $memory\mem_3$rdmux[0][4][1]$a$5996 [3] $memory\mem_3$rdmux[0][4][1]$a$5996 [3] 1'0 }, B={ 2'10 $memory\mem_3$rdmux[0][4][1]$b$5997 [4] 1'0 $memory\mem_3$rdmux[0][4][1]$b$5997 [0] }, Y={ $memory\mem_3$rdmux[0][3][0]$b$5970 [6:3] $memory\mem_3$rdmux[0][3][0]$b$5970 [0] }
      New connections: { $memory\mem_3$rdmux[0][3][0]$b$5970 [7] $memory\mem_3$rdmux[0][3][0]$b$5970 [2:1] } = { 2'00 $memory\mem_3$rdmux[0][3][0]$b$5970 [0] }
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][4][2]$5998:
      Old ports: A=$memory\mem_3$rdmux[0][4][2]$a$5999, B=$memory\mem_3$rdmux[0][4][2]$b$6000, Y=$memory\mem_3$rdmux[0][3][1]$a$5972
      New ports: A={ $memory\mem_3$rdmux[0][4][2]$a$5999 [5] $memory\mem_3$rdmux[0][4][2]$a$5999 [0] $memory\mem_3$rdmux[0][4][2]$a$5999 [0] $memory\mem_3$rdmux[0][4][2]$a$5999 [0] }, B={ $memory\mem_3$rdmux[0][4][2]$b$6000 [0] $memory\mem_3$rdmux[0][4][2]$b$6000 [4] 1'1 $memory\mem_3$rdmux[0][4][2]$b$6000 [0] }, Y={ $memory\mem_3$rdmux[0][3][1]$a$5972 [5:4] $memory\mem_3$rdmux[0][3][1]$a$5972 [2] $memory\mem_3$rdmux[0][3][1]$a$5972 [0] }
      New connections: { $memory\mem_3$rdmux[0][3][1]$a$5972 [7:6] $memory\mem_3$rdmux[0][3][1]$a$5972 [3] $memory\mem_3$rdmux[0][3][1]$a$5972 [1] } = { 1'0 $memory\mem_3$rdmux[0][3][1]$a$5972 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][4][3]$6001:
      Old ports: A=$memory\mem_3$rdmux[0][4][3]$a$6002, B=$memory\mem_3$rdmux[0][4][3]$b$6003, Y=$memory\mem_3$rdmux[0][3][1]$b$5973
      New ports: A={ 2'11 $memory\mem_3$rdmux[0][4][3]$a$6002 [2] $memory\mem_3$rdmux[0][4][3]$a$6002 [0] }, B={ $memory\mem_3$rdmux[0][4][3]$b$6003 [5] $memory\mem_3$rdmux[0][4][3]$b$6003 [0] 1'0 $memory\mem_3$rdmux[0][4][3]$b$6003 [0] }, Y={ $memory\mem_3$rdmux[0][3][1]$b$5973 [5:4] $memory\mem_3$rdmux[0][3][1]$b$5973 [2] $memory\mem_3$rdmux[0][3][1]$b$5973 [0] }
      New connections: { $memory\mem_3$rdmux[0][3][1]$b$5973 [7:6] $memory\mem_3$rdmux[0][3][1]$b$5973 [3] $memory\mem_3$rdmux[0][3][1]$b$5973 [1] } = { 1'0 $memory\mem_3$rdmux[0][3][1]$b$5973 [4] 1'0 $memory\mem_3$rdmux[0][3][1]$b$5973 [0] }
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][4][4]$6004:
      Old ports: A=$memory\mem_3$rdmux[0][4][4]$a$6005, B=$memory\mem_3$rdmux[0][4][4]$b$6006, Y=$memory\mem_3$rdmux[0][3][2]$a$5975
      New ports: A={ $memory\mem_3$rdmux[0][4][4]$a$6005 [2] 1'0 $memory\mem_3$rdmux[0][4][4]$a$6005 [2] $memory\mem_3$rdmux[0][4][4]$a$6005 [2] 2'11 }, B={ 1'1 $memory\mem_3$rdmux[0][4][4]$b$6006 [0] 1'0 $memory\mem_3$rdmux[0][4][4]$b$6006 [0] 1'0 $memory\mem_3$rdmux[0][4][4]$b$6006 [0] }, Y=$memory\mem_3$rdmux[0][3][2]$a$5975 [5:0]
      New connections: $memory\mem_3$rdmux[0][3][2]$a$5975 [7:6] = { 1'0 $memory\mem_3$rdmux[0][3][2]$a$5975 [1] }
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][4][5]$6007:
      Old ports: A=$memory\mem_3$rdmux[0][4][5]$a$6008, B=$memory\mem_3$rdmux[0][4][5]$b$6009, Y=$memory\mem_3$rdmux[0][3][2]$b$5976
      New ports: A={ $memory\mem_3$rdmux[0][4][5]$a$6008 [6] 1'0 $memory\mem_3$rdmux[0][4][5]$a$6008 [2] $memory\mem_3$rdmux[0][4][5]$a$6008 [2] 1'0 }, B={ 4'0101 $memory\mem_3$rdmux[0][4][5]$b$6009 [1] }, Y={ $memory\mem_3$rdmux[0][3][2]$b$5976 [6] $memory\mem_3$rdmux[0][3][2]$b$5976 [4:1] }
      New connections: { $memory\mem_3$rdmux[0][3][2]$b$5976 [7] $memory\mem_3$rdmux[0][3][2]$b$5976 [5] $memory\mem_3$rdmux[0][3][2]$b$5976 [0] } = { 1'0 $memory\mem_3$rdmux[0][3][2]$b$5976 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][4][6]$6010:
      Old ports: A=$memory\mem_3$rdmux[0][4][6]$a$6011, B=$memory\mem_3$rdmux[0][4][6]$b$6012, Y=$memory\mem_3$rdmux[0][3][3]$a$5978
      New ports: A={ $memory\mem_3$rdmux[0][4][6]$a$6011 [1] $memory\mem_3$rdmux[0][4][6]$a$6011 [5] 1'0 $memory\mem_3$rdmux[0][4][6]$a$6011 [1] }, B={ 3'011 $memory\mem_3$rdmux[0][4][6]$b$6012 [1] }, Y={ $memory\mem_3$rdmux[0][3][3]$a$5978 [6:4] $memory\mem_3$rdmux[0][3][3]$a$5978 [1] }
      New connections: { $memory\mem_3$rdmux[0][3][3]$a$5978 [7] $memory\mem_3$rdmux[0][3][3]$a$5978 [3:2] $memory\mem_3$rdmux[0][3][3]$a$5978 [0] } = 4'0000
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][4][7]$6013:
      Old ports: A=$memory\mem_3$rdmux[0][4][7]$a$6014, B=$memory\mem_3$rdmux[0][4][7]$b$6015, Y=$memory\mem_3$rdmux[0][3][3]$b$5979
      New ports: A={ 1'1 $memory\mem_3$rdmux[0][4][7]$a$6014 [1] 1'0 }, B={ $memory\mem_3$rdmux[0][4][7]$b$6015 [4] 1'0 $memory\mem_3$rdmux[0][4][7]$b$6015 [0] }, Y={ $memory\mem_3$rdmux[0][3][3]$b$5979 [4] $memory\mem_3$rdmux[0][3][3]$b$5979 [1:0] }
      New connections: { $memory\mem_3$rdmux[0][3][3]$b$5979 [7:5] $memory\mem_3$rdmux[0][3][3]$b$5979 [3:2] } = { 3'001 $memory\mem_3$rdmux[0][3][3]$b$5979 [0] $memory\mem_3$rdmux[0][3][3]$b$5979 [0] }
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][4][8]$6016:
      Old ports: A=$memory\mem_3$rdmux[0][4][8]$a$6017, B=$memory\mem_3$rdmux[0][4][8]$b$6018, Y=$memory\mem_3$rdmux[0][3][4]$a$5981
      New ports: A={ $memory\mem_3$rdmux[0][4][8]$a$6017 [4:3] 3'101 }, B={ 1'1 $memory\mem_3$rdmux[0][4][8]$b$6018 [0] 1'0 $memory\mem_3$rdmux[0][4][8]$b$6018 [1:0] }, Y=$memory\mem_3$rdmux[0][3][4]$a$5981 [4:0]
      New connections: $memory\mem_3$rdmux[0][3][4]$a$5981 [7:5] = 3'001
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][4][9]$6019:
      Old ports: A=$memory\mem_3$rdmux[0][4][9]$a$6020, B=$memory\mem_3$rdmux[0][4][9]$b$6021, Y=$memory\mem_3$rdmux[0][3][4]$b$5982
      New ports: A={ $memory\mem_3$rdmux[0][4][9]$a$6020 [0] 2'00 $memory\mem_3$rdmux[0][4][9]$a$6020 [0] }, B={ 2'11 $memory\mem_3$rdmux[0][4][9]$b$6021 [1] 1'0 }, Y={ $memory\mem_3$rdmux[0][3][4]$b$5982 [4:3] $memory\mem_3$rdmux[0][3][4]$b$5982 [1:0] }
      New connections: { $memory\mem_3$rdmux[0][3][4]$b$5982 [7:5] $memory\mem_3$rdmux[0][3][4]$b$5982 [2] } = 4'0010
  Optimizing cells in module \colorlight_5a_75b.
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][3][0]$5968:
      Old ports: A=$memory\mem_3$rdmux[0][3][0]$a$5969, B=$memory\mem_3$rdmux[0][3][0]$b$5970, Y=$memory\mem_3$rdmux[0][2][0]$a$5957
      New ports: A={ 1'1 $memory\mem_3$rdmux[0][3][0]$a$5969 [5:2] 1'0 $memory\mem_3$rdmux[0][3][0]$a$5969 [0] }, B={ $memory\mem_3$rdmux[0][3][0]$b$5970 [6:3] 1'0 $memory\mem_3$rdmux[0][3][0]$b$5970 [0] $memory\mem_3$rdmux[0][3][0]$b$5970 [0] }, Y=$memory\mem_3$rdmux[0][2][0]$a$5957 [6:0]
      New connections: $memory\mem_3$rdmux[0][2][0]$a$5957 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][3][1]$5971:
      Old ports: A=$memory\mem_3$rdmux[0][3][1]$a$5972, B=$memory\mem_3$rdmux[0][3][1]$b$5973, Y=$memory\mem_3$rdmux[0][2][0]$b$5958
      New ports: A={ $memory\mem_3$rdmux[0][3][1]$a$5972 [2] $memory\mem_3$rdmux[0][3][1]$a$5972 [5:4] $memory\mem_3$rdmux[0][3][1]$a$5972 [2] 1'0 $memory\mem_3$rdmux[0][3][1]$a$5972 [0] }, B={ $memory\mem_3$rdmux[0][3][1]$b$5973 [4] $memory\mem_3$rdmux[0][3][1]$b$5973 [5:4] $memory\mem_3$rdmux[0][3][1]$b$5973 [2] $memory\mem_3$rdmux[0][3][1]$b$5973 [0] $memory\mem_3$rdmux[0][3][1]$b$5973 [0] }, Y={ $memory\mem_3$rdmux[0][2][0]$b$5958 [6:4] $memory\mem_3$rdmux[0][2][0]$b$5958 [2:0] }
      New connections: { $memory\mem_3$rdmux[0][2][0]$b$5958 [7] $memory\mem_3$rdmux[0][2][0]$b$5958 [3] } = 2'00
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][3][2]$5974:
      Old ports: A=$memory\mem_3$rdmux[0][3][2]$a$5975, B=$memory\mem_3$rdmux[0][3][2]$b$5976, Y=$memory\mem_3$rdmux[0][2][1]$a$5960
      New ports: A={ $memory\mem_3$rdmux[0][3][2]$a$5975 [1] $memory\mem_3$rdmux[0][3][2]$a$5975 [5:0] }, B={ $memory\mem_3$rdmux[0][3][2]$b$5976 [6] $memory\mem_3$rdmux[0][3][2]$b$5976 [2] $memory\mem_3$rdmux[0][3][2]$b$5976 [4:1] 1'1 }, Y=$memory\mem_3$rdmux[0][2][1]$a$5960 [6:0]
      New connections: $memory\mem_3$rdmux[0][2][1]$a$5960 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][3][3]$5977:
      Old ports: A=$memory\mem_3$rdmux[0][3][3]$a$5978, B=$memory\mem_3$rdmux[0][3][3]$b$5979, Y=$memory\mem_3$rdmux[0][2][1]$b$5961
      New ports: A={ $memory\mem_3$rdmux[0][3][3]$a$5978 [6:4] $memory\mem_3$rdmux[0][3][3]$a$5978 [1] 1'0 }, B={ 2'01 $memory\mem_3$rdmux[0][3][3]$b$5979 [4] $memory\mem_3$rdmux[0][3][3]$b$5979 [1:0] }, Y={ $memory\mem_3$rdmux[0][2][1]$b$5961 [6:4] $memory\mem_3$rdmux[0][2][1]$b$5961 [1:0] }
      New connections: { $memory\mem_3$rdmux[0][2][1]$b$5961 [7] $memory\mem_3$rdmux[0][2][1]$b$5961 [3:2] } = { 1'0 $memory\mem_3$rdmux[0][2][1]$b$5961 [0] $memory\mem_3$rdmux[0][2][1]$b$5961 [0] }
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][3][4]$5980:
      Old ports: A=$memory\mem_3$rdmux[0][3][4]$a$5981, B=$memory\mem_3$rdmux[0][3][4]$b$5982, Y=$memory\mem_3$rdmux[0][2][2]$a$5963
      New ports: A=$memory\mem_3$rdmux[0][3][4]$a$5981 [4:0], B={ $memory\mem_3$rdmux[0][3][4]$b$5982 [4:3] 1'0 $memory\mem_3$rdmux[0][3][4]$b$5982 [1:0] }, Y=$memory\mem_3$rdmux[0][2][2]$a$5963 [4:0]
      New connections: $memory\mem_3$rdmux[0][2][2]$a$5963 [7:5] = 3'001
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][3][5]$5983:
      Old ports: A=$memory\mem_3$rdmux[0][3][5]$a$5984, B=$memory\mem_3$rdmux[0][3][5]$b$5985, Y=$memory\mem_3$rdmux[0][2][2]$b$5964
      New ports: A={ 1'1 $memory\mem_3$rdmux[0][3][5]$a$5984 [3] 1'0 $memory\mem_3$rdmux[0][3][5]$a$5984 [1:0] }, B={ $memory\mem_3$rdmux[0][3][5]$b$5985 [3] $memory\mem_3$rdmux[0][3][5]$b$5985 [3] $memory\mem_3$rdmux[0][3][5]$b$5985 [0] $memory\mem_3$rdmux[0][3][5]$b$5985 [0] $memory\mem_3$rdmux[0][3][5]$b$5985 [0] }, Y=$memory\mem_3$rdmux[0][2][2]$b$5964 [4:0]
      New connections: $memory\mem_3$rdmux[0][2][2]$b$5964 [7:5] = { $memory\mem_3$rdmux[0][2][2]$b$5964 [2] $memory\mem_3$rdmux[0][2][2]$b$5964 [2] $memory\mem_3$rdmux[0][2][2]$b$5964 [4] }
  Optimizing cells in module \colorlight_5a_75b.
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][2][0]$5956:
      Old ports: A=$memory\mem_3$rdmux[0][2][0]$a$5957, B=$memory\mem_3$rdmux[0][2][0]$b$5958, Y=$memory\mem_3$rdmux[0][1][0]$a$5951
      New ports: A=$memory\mem_3$rdmux[0][2][0]$a$5957 [6:0], B={ $memory\mem_3$rdmux[0][2][0]$b$5958 [6:4] 1'0 $memory\mem_3$rdmux[0][2][0]$b$5958 [2:0] }, Y=$memory\mem_3$rdmux[0][1][0]$a$5951 [6:0]
      New connections: $memory\mem_3$rdmux[0][1][0]$a$5951 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][2][1]$5959:
      Old ports: A=$memory\mem_3$rdmux[0][2][1]$a$5960, B=$memory\mem_3$rdmux[0][2][1]$b$5961, Y=$memory\mem_3$rdmux[0][1][0]$b$5952
      New ports: A=$memory\mem_3$rdmux[0][2][1]$a$5960 [6:0], B={ $memory\mem_3$rdmux[0][2][1]$b$5961 [6:4] $memory\mem_3$rdmux[0][2][1]$b$5961 [0] $memory\mem_3$rdmux[0][2][1]$b$5961 [0] $memory\mem_3$rdmux[0][2][1]$b$5961 [1:0] }, Y=$memory\mem_3$rdmux[0][1][0]$b$5952 [6:0]
      New connections: $memory\mem_3$rdmux[0][1][0]$b$5952 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][2][2]$5962:
      Old ports: A=$memory\mem_3$rdmux[0][2][2]$a$5963, B=$memory\mem_3$rdmux[0][2][2]$b$5964, Y=$memory\mem_3$rdmux[0][1][1]$a$5954
      New ports: A={ 2'01 $memory\mem_3$rdmux[0][2][2]$a$5963 [4:0] }, B={ $memory\mem_3$rdmux[0][2][2]$b$5964 [2] $memory\mem_3$rdmux[0][2][2]$b$5964 [4] $memory\mem_3$rdmux[0][2][2]$b$5964 [4:0] }, Y=$memory\mem_3$rdmux[0][1][1]$a$5954 [6:0]
      New connections: $memory\mem_3$rdmux[0][1][1]$a$5954 [7] = $memory\mem_3$rdmux[0][1][1]$a$5954 [6]
  Optimizing cells in module \colorlight_5a_75b.
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][1][0]$5950:
      Old ports: A=$memory\mem_3$rdmux[0][1][0]$a$5951, B=$memory\mem_3$rdmux[0][1][0]$b$5952, Y=$memory\mem_3$rdmux[0][0][0]$a$5948
      New ports: A=$memory\mem_3$rdmux[0][1][0]$a$5951 [6:0], B=$memory\mem_3$rdmux[0][1][0]$b$5952 [6:0], Y=$memory\mem_3$rdmux[0][0][0]$a$5948 [6:0]
      New connections: $memory\mem_3$rdmux[0][0][0]$a$5948 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][1][1]$5953:
      Old ports: A=$memory\mem_3$rdmux[0][1][1]$a$5954, B=8'xxxxxxxx, Y=$memory\mem_3$rdmux[0][0][0]$b$5949
      New ports: A=$memory\mem_3$rdmux[0][1][1]$a$5954 [6:0], B=7'xxxxxxx, Y=$memory\mem_3$rdmux[0][0][0]$b$5949 [6:0]
      New connections: $memory\mem_3$rdmux[0][0][0]$b$5949 [7] = $memory\mem_3$rdmux[0][0][0]$b$5949 [6]
  Optimizing cells in module \colorlight_5a_75b.
Performed a total of 46 changes.

4.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_5a_75b'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

4.33.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_5a_75b..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

4.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_5a_75b.

4.33.16. Rerunning OPT passes. (Maybe there is more to do..)

4.33.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_5a_75b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~394 debug messages>

4.33.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_5a_75b.
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][4][0]$5992:
      Old ports: A={ $memory\mem_3$rdmux[0][4][0]$a$5993 [5] 2'01 $memory\mem_3$rdmux[0][4][0]$a$5993 [2] $memory\mem_3$rdmux[0][4][0]$a$5993 [5] }, B={ 1'1 $memory\mem_3$rdmux[0][4][0]$a$5993 [2] 2'01 $memory\mem_3$rdmux[0][4][0]$a$5993 [5] }, Y={ $memory\mem_3$rdmux[0][3][0]$a$5969 [5:2] $memory\mem_3$rdmux[0][3][0]$a$5969 [0] }
      New ports: A={ $memory\mem_3$rdmux[0][4][0]$a$5993 [5] 2'01 $memory\mem_3$rdmux[0][4][0]$a$5993 [2] }, B={ 1'1 $memory\mem_3$rdmux[0][4][0]$a$5993 [2] 2'01 }, Y=$memory\mem_3$rdmux[0][3][0]$a$5969 [5:2]
      New connections: $memory\mem_3$rdmux[0][3][0]$a$5969 [0] = $memory\mem_3$rdmux[0][4][0]$a$5993 [5]
    Consolidated identical input bits for $mux cell $memory\mem_3$rdmux[0][4][8]$6016:
      Old ports: A={ $memory\mem_3$rdmux[0][4][0]$a$5993 [2] $memory\mem_3$rdmux[0][4][0]$a$5993 [5] 3'101 }, B={ 1'1 $memory\mem_3$rdmux[0][4][0]$a$5993 [5] 1'0 $memory\mem_3$rdmux[0][4][0]$a$5993 [2] $memory\mem_3$rdmux[0][4][0]$a$5993 [5] }, Y=$memory\mem_3$rdmux[0][3][4]$a$5981 [4:0]
      New ports: A={ $memory\mem_3$rdmux[0][4][0]$a$5993 [2] 3'101 }, B={ 2'10 $memory\mem_3$rdmux[0][4][0]$a$5993 [2] $memory\mem_3$rdmux[0][4][0]$a$5993 [5] }, Y={ $memory\mem_3$rdmux[0][3][4]$a$5981 [4] $memory\mem_3$rdmux[0][3][4]$a$5981 [2:0] }
      New connections: $memory\mem_3$rdmux[0][3][4]$a$5981 [3] = $memory\mem_3$rdmux[0][4][0]$a$5993 [5]
  Optimizing cells in module \colorlight_5a_75b.
Performed a total of 2 changes.

4.33.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_5a_75b'.
Removed a total of 0 cells.

4.33.20. Executing OPT_RMDFF pass (remove dff with constant values).

4.33.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_5a_75b..

4.33.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_5a_75b.

4.33.23. Rerunning OPT passes. (Maybe there is more to do..)

4.33.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_5a_75b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~394 debug messages>

4.33.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_5a_75b.
Performed a total of 0 changes.

4.33.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_5a_75b'.
Removed a total of 0 cells.

4.33.27. Executing OPT_RMDFF pass (remove dff with constant values).

4.33.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_5a_75b..

4.33.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_5a_75b.

4.33.30. Finished OPT passes. (There is nothing left to do.)

4.34. Executing TECHMAP pass (map to technology primitives).

4.34.1. Executing Verilog-2005 frontend: /opt/yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.34.2. Executing Verilog-2005 frontend: /opt/yosys/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/opt/yosys/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

4.34.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=33 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=1\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=20\B_WIDTH=1\Y_WIDTH=20 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=17 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=9 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=30\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=24\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=4 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=33\Y_WIDTH=33 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=6\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=20\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=33\B_WIDTH=32\Y_WIDTH=33 for cells of type $alu.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$88abf4b792300efa328894e6936be740fdc22f6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using extmapper maccmap for cells of type $macc.
  add { 1'0 \VexRiscv.execute_to_memory_MUL_LL } (33 bits, signed)
  add { \VexRiscv.execute_to_memory_MUL_HL 16'0000000000000000 } (50 bits, signed)
  add { \VexRiscv.execute_to_memory_MUL_LH 16'0000000000000000 } (50 bits, signed)
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=1 for cells of type $alu.
  add \VexRiscv._zz_315_ (32 bits, signed)
  add { 1'0 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS } (2 bits, signed)
  add \VexRiscv._zz_316_ (32 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod$constmap:6e3026a439ed4a6e7983ca0e910890cc59b2f7b2$paramod$4953c9d565c18659745e06f13317fd2eea31522c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=3 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=4 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=52 for cells of type $fa.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=52\B_WIDTH=52\Y_WIDTH=52 for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=1 for cells of type $lcu.
No more expansions possible.
<suppressed ~4955 debug messages>

4.35. Executing OPT pass (performing simple optimizations).

4.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_5a_75b.
<suppressed ~3873 debug messages>

4.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_5a_75b'.
<suppressed ~2997 debug messages>
Removed a total of 999 cells.

4.35.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_5a_75b..
Removed 1603 unused cells and 3796 unused wires.
<suppressed ~1608 debug messages>

4.35.5. Finished fast OPT passes.

4.36. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

4.37. Executing dff2dffs pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into DFFs in colorlight_5a_75b.
  Merging $auto$simplemap.cc:277:simplemap_mux$14013 (A=1'0, B=$techmap\VexRiscv.$procmux$2630_Y, S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10245 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14728 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [0], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10247 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14729 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [1], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10248 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14730 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [2], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10249 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14731 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [3], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10250 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14732 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [4], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10251 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14733 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [5], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10252 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14734 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [6], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10253 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14735 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [7], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10254 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14736 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [8], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10255 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14737 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [9], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10256 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14738 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [10], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10257 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14739 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [11], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10258 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14740 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [12], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10259 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14741 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [13], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10260 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14742 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [14], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10261 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14743 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [15], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10262 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14744 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [16], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10263 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14745 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [17], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10264 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14746 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [18], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10265 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14747 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [19], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10266 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14748 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [20], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10267 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14749 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [21], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10268 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14750 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [22], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10269 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14751 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [23], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10270 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14752 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [24], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10271 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14753 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [25], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10272 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14754 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [26], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10273 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14755 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [27], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10274 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14756 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [28], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10275 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14757 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [29], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10276 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14758 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [30], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10277 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$14759 (A=1'0, B=$techmap\VexRiscv.$procmux$2500_Y [31], S=\VexRiscv.dataCache_1_.io_cpu_memory_isStuck) into $auto$simplemap.cc:420:simplemap_dff$10278 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13689 (A=$techmap\VexRiscv.$procmux$2676_Y [2], B=1'1, S=\VexRiscv.DBusCachedPlugin_exceptionBus_valid) into $auto$simplemap.cc:420:simplemap_dff$10417 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13690 (A=$techmap\VexRiscv.$procmux$2676_Y [3], B=1'0, S=\VexRiscv.DBusCachedPlugin_exceptionBus_valid) into $auto$simplemap.cc:420:simplemap_dff$10418 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13849 (A=$techmap\VexRiscv.$procmux$2644_Y, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$13864) into $auto$simplemap.cc:420:simplemap_dff$10456 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8943 (A=$procmux$4481_Y [0], B=1'0, S=\state) into $auto$simplemap.cc:420:simplemap_dff$12162 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8944 (A=$procmux$4481_Y [1], B=1'0, S=\state) into $auto$simplemap.cc:420:simplemap_dff$12163 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8945 (A=$procmux$4481_Y [2], B=1'0, S=\state) into $auto$simplemap.cc:420:simplemap_dff$12164 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8946 (A=$procmux$4481_Y [3], B=1'0, S=\state) into $auto$simplemap.cc:420:simplemap_dff$12165 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8947 (A=$procmux$4481_Y [4], B=1'0, S=\state) into $auto$simplemap.cc:420:simplemap_dff$12166 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8948 (A=$procmux$4481_Y [5], B=1'0, S=\state) into $auto$simplemap.cc:420:simplemap_dff$12167 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19384 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1954_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19072 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19372 (A=\VexRiscv.dataCache_1_.loader_counter_valueNext [0], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19073 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19373 (A=\VexRiscv.dataCache_1_.loader_counter_valueNext [1], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19074 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19374 (A=\VexRiscv.dataCache_1_.loader_counter_valueNext [2], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19075 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19381 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1966_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19076 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19378 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1973_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19077 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19375 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1983_Y, B=1'1, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19078 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19386 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1947_Y [0], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19079 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19387 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1947_Y [1], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19080 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19388 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1947_Y [2], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19081 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19389 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1947_Y [3], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19082 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19390 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1947_Y [4], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19083 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19396 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1942_Y [0], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19084 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19397 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1942_Y [1], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19085 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19398 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1942_Y [2], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19086 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19399 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1942_Y [3], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19087 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19400 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1942_Y [4], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19088 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19401 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1942_Y [5], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19089 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19402 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1942_Y [6], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19090 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19431 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [0], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19091 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19432 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [1], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19092 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19433 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [2], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19093 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19434 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [3], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19094 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19435 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [4], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19095 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19436 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [5], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19096 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19437 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [6], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19097 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19438 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [7], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19098 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19439 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [8], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19099 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19440 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [9], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19100 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19441 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [10], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19101 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19442 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [11], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19102 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19443 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [12], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19103 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19444 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [13], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19104 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19445 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [14], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19105 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19446 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [15], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19106 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19447 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [16], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19107 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19448 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [17], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19108 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19449 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [18], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19109 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19450 (A=$techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [19], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19110 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19876 (A=$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1852_Y [0], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19751 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19877 (A=$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1852_Y [1], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19752 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19878 (A=$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1852_Y [2], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19753 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19873 (A=$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1859_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19754 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19870 (A=$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1866_Y, B=1'1, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19755 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19868 (A=$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1871_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19756 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19865 (A=$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1882_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$19757 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19912 (A=$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1846_Y [0], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache._zz_13_) into $auto$simplemap.cc:420:simplemap_dff$19822 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19913 (A=$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1846_Y [1], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache._zz_13_) into $auto$simplemap.cc:420:simplemap_dff$19823 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19914 (A=$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1846_Y [2], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache._zz_13_) into $auto$simplemap.cc:420:simplemap_dff$19824 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19915 (A=$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1846_Y [3], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache._zz_13_) into $auto$simplemap.cc:420:simplemap_dff$19825 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19916 (A=$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1846_Y [4], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache._zz_13_) into $auto$simplemap.cc:420:simplemap_dff$19826 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19917 (A=$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1846_Y [5], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache._zz_13_) into $auto$simplemap.cc:420:simplemap_dff$19827 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19918 (A=$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1846_Y [6], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache._zz_13_) into $auto$simplemap.cc:420:simplemap_dff$19828 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$19919 (A=$techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1846_Y [7], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache._zz_13_) into $auto$simplemap.cc:420:simplemap_dff$19829 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8848 (A=$procmux$4432_Y, B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8959 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8843 (A=$procmux$4419_Y, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8960 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8122 (A=\csr_bankarray_csrbank0_reset0_re, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8961 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8403 (A=$procmux$4236_Y [0], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8962 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8404 (A=$procmux$4236_Y [1], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8963 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8405 (A=$procmux$4236_Y [2], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8964 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8406 (A=$procmux$4236_Y [3], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8965 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8407 (A=$procmux$4236_Y [4], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8966 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8408 (A=$procmux$4236_Y [5], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8967 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8409 (A=$procmux$4236_Y [6], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8968 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8410 (A=$procmux$4236_Y [7], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8969 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7867 (A=$procmux$4039_Y [0], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8970 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7868 (A=$procmux$4039_Y [1], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8971 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7869 (A=$procmux$4039_Y [2], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8972 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7870 (A=$procmux$4039_Y [3], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8973 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7871 (A=$procmux$4039_Y [4], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8974 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7872 (A=$procmux$4039_Y [5], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8975 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7873 (A=$procmux$4039_Y [6], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8976 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7874 (A=$procmux$4039_Y [7], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8977 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7883 (A=$procmux$4043_Y [0], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8978 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7884 (A=$procmux$4043_Y [1], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8979 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7885 (A=$procmux$4043_Y [2], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8980 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7886 (A=$procmux$4043_Y [3], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8981 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7887 (A=$procmux$4043_Y [4], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8982 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7888 (A=$procmux$4043_Y [5], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8983 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7889 (A=$procmux$4043_Y [6], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8984 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7890 (A=$procmux$4043_Y [7], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8985 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7721 (A=$procmux$3998_Y [0], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8986 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7722 (A=$procmux$3998_Y [1], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8987 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7723 (A=$procmux$3998_Y [2], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8988 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7724 (A=$procmux$3998_Y [3], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8989 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7725 (A=$procmux$3998_Y [4], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8990 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7726 (A=$procmux$3998_Y [5], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8991 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7727 (A=$procmux$3998_Y [6], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8992 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7728 (A=$procmux$3998_Y [7], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8993 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8714 (A=$procmux$4407_Y [0], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8994 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8715 (A=$procmux$4407_Y [1], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8995 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8716 (A=$procmux$4407_Y [2], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8996 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8717 (A=$procmux$4407_Y [3], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8997 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8718 (A=$procmux$4407_Y [4], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8998 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8719 (A=$procmux$4407_Y [5], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$8999 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8720 (A=$procmux$4407_Y [6], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9000 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8721 (A=$procmux$4407_Y [7], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9001 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8722 (A=$procmux$4407_Y [8], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9002 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8723 (A=$procmux$4407_Y [9], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9003 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8724 (A=$procmux$4407_Y [10], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9004 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8725 (A=$procmux$4407_Y [11], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9005 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8726 (A=$procmux$4407_Y [12], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9006 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8727 (A=$procmux$4407_Y [13], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9007 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8728 (A=$procmux$4407_Y [14], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9008 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8729 (A=$procmux$4407_Y [15], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9009 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8730 (A=$procmux$4407_Y [16], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9010 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8731 (A=$procmux$4407_Y [17], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9011 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8732 (A=$procmux$4407_Y [18], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9012 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8733 (A=$procmux$4407_Y [19], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9013 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8734 (A=$procmux$4407_Y [20], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9014 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8735 (A=$procmux$4407_Y [21], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9015 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8736 (A=$procmux$4407_Y [22], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9016 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8737 (A=$procmux$4407_Y [23], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9017 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8738 (A=$procmux$4407_Y [24], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9018 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8739 (A=$procmux$4407_Y [25], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9019 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8740 (A=$procmux$4407_Y [26], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9020 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8741 (A=$procmux$4407_Y [27], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9021 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8742 (A=$procmux$4407_Y [28], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9022 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8743 (A=$procmux$4407_Y [29], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9023 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8744 (A=$procmux$4407_Y [30], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9024 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8745 (A=$procmux$4407_Y [31], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9025 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8234 (A=$and$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1006$569_Y, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9026 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8233 (A=$and$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1010$572_Y, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9027 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8232 (A=$and$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1014$575_Y, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9028 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7851 (A=$procmux$4035_Y [0], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9029 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7852 (A=$procmux$4035_Y [1], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9030 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7853 (A=$procmux$4035_Y [2], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9031 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7854 (A=$procmux$4035_Y [3], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9032 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7855 (A=$procmux$4035_Y [4], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9033 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7856 (A=$procmux$4035_Y [5], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9034 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7857 (A=$procmux$4035_Y [6], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9035 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7858 (A=$procmux$4035_Y [7], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9036 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7737 (A=$procmux$4002_Y [0], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9037 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7738 (A=$procmux$4002_Y [1], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9038 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7739 (A=$procmux$4002_Y [2], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9039 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7740 (A=$procmux$4002_Y [3], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9040 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7741 (A=$procmux$4002_Y [4], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9041 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7742 (A=$procmux$4002_Y [5], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9042 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7743 (A=$procmux$4002_Y [6], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9043 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7744 (A=$procmux$4002_Y [7], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9044 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7753 (A=$procmux$4006_Y [0], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9045 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7754 (A=$procmux$4006_Y [1], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9046 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7755 (A=$procmux$4006_Y [2], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9047 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7756 (A=$procmux$4006_Y [3], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9048 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7757 (A=$procmux$4006_Y [4], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9049 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7758 (A=$procmux$4006_Y [5], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9050 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7759 (A=$procmux$4006_Y [6], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9051 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7760 (A=$procmux$4006_Y [7], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9052 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7901 (A=$procmux$4052_Y [0], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9053 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7902 (A=$procmux$4052_Y [1], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9054 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7903 (A=$procmux$4052_Y [2], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9055 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7904 (A=$procmux$4052_Y [3], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9056 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7905 (A=$procmux$4052_Y [4], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9057 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7906 (A=$procmux$4052_Y [5], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9058 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7907 (A=$procmux$4052_Y [6], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9059 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7908 (A=$procmux$4052_Y [7], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9060 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8231 (A=$procmux$4170_Y, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9061 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7892 (A=$procmux$4048_Y, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9062 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8598 (A=$procmux$4385_Y [0], B=1'0, S=$and$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1018$579_Y) into $auto$simplemap.cc:420:simplemap_dff$9103 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8599 (A=$procmux$4385_Y [1], B=1'0, S=$and$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1018$579_Y) into $auto$simplemap.cc:420:simplemap_dff$9104 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8600 (A=$procmux$4385_Y [2], B=1'0, S=$and$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1018$579_Y) into $auto$simplemap.cc:420:simplemap_dff$9105 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8601 (A=$procmux$4385_Y [3], B=1'0, S=$and$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1018$579_Y) into $auto$simplemap.cc:420:simplemap_dff$9106 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8593 (A=$procmux$4381_Y, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9107 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8227 (A=$procmux$4157_Y, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9108 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7810 (A=$procmux$4023_Y, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9117 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7649 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [0], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9118 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7650 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [1], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9119 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7651 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [2], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9120 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7652 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [3], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9121 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7653 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [4], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9122 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7654 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [5], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9123 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7655 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [6], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9124 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7656 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [7], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9125 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7657 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [8], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9126 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7658 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [9], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9127 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7659 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [10], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9128 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7660 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [11], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9129 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7661 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [12], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9130 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7662 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [13], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9131 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7663 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [14], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9132 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7664 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [15], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9133 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7665 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [16], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9134 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7666 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [17], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9135 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7667 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [18], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9136 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7668 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [19], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9137 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7669 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [20], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9138 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7670 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [21], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9139 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7671 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [22], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9140 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7672 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [23], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9141 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7673 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [24], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9142 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7674 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [25], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9143 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7675 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [26], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9144 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7676 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [27], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9145 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7677 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [28], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9146 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7678 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [29], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9147 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7679 (A=1'0, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [30], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9148 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7680 (A=1'1, B=$add$/home/nelson32/Repositorios-shared/curso_dirigido/cl-5a-75e-project-example/litex-vexriscv-blink/build/gateware/colorlight_5a_75b.v:1073$591_Y [31], S=\basesoc_rx_busy) into $auto$simplemap.cc:420:simplemap_dff$9149 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8222 (A=\regs1, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9150 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8504 (A=$procmux$4337_Y, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9163 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8498 (A=$procmux$4318_Y, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9164 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8221 (A=\basesoc_uart_tx_status, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9165 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8495 (A=$procmux$4310_Y, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9166 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8220 (A=\basesoc_uart_rx_status, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9167 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8491 (A=$procmux$4304_Y [0], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9168 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8492 (A=$procmux$4304_Y [1], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9169 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8488 (A=$procmux$4298_Y, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9170 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8481 (A=$procmux$4289_Y [0], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9171 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8482 (A=$procmux$4289_Y [1], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9172 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8483 (A=$procmux$4289_Y [2], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9173 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8484 (A=$procmux$4289_Y [3], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9174 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8485 (A=$procmux$4289_Y [4], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9175 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8462 (A=$procmux$4278_Y [0], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9176 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8463 (A=$procmux$4278_Y [1], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9177 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8464 (A=$procmux$4278_Y [2], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9178 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8465 (A=$procmux$4278_Y [3], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9179 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8454 (A=$procmux$4272_Y [0], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9180 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8455 (A=$procmux$4272_Y [1], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9181 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8456 (A=$procmux$4272_Y [2], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9182 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8457 (A=$procmux$4272_Y [3], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9183 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8449 (A=$procmux$4266_Y, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9184 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8442 (A=$procmux$4257_Y [0], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9185 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8443 (A=$procmux$4257_Y [1], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9186 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8444 (A=$procmux$4257_Y [2], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9187 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8445 (A=$procmux$4257_Y [3], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9188 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8446 (A=$procmux$4257_Y [4], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9189 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8423 (A=$procmux$4246_Y [0], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9190 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8424 (A=$procmux$4246_Y [1], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9191 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8425 (A=$procmux$4246_Y [2], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9192 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8426 (A=$procmux$4246_Y [3], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9193 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8415 (A=$procmux$4240_Y [0], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9194 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8416 (A=$procmux$4240_Y [1], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9195 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8417 (A=$procmux$4240_Y [2], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9196 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8418 (A=$procmux$4240_Y [3], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9197 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8387 (A=$procmux$4232_Y [0], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9198 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8388 (A=$procmux$4232_Y [1], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9199 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8389 (A=$procmux$4232_Y [2], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9200 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8390 (A=$procmux$4232_Y [3], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9201 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8391 (A=$procmux$4232_Y [4], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9202 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8392 (A=$procmux$4232_Y [5], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9203 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8393 (A=$procmux$4232_Y [6], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9204 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8394 (A=$procmux$4232_Y [7], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9205 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7819 (A=$procmux$4027_Y [0], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9206 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7820 (A=$procmux$4027_Y [1], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9207 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7821 (A=$procmux$4027_Y [2], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9208 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7822 (A=$procmux$4027_Y [3], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9209 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7823 (A=$procmux$4027_Y [4], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9210 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7824 (A=$procmux$4027_Y [5], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9211 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7825 (A=$procmux$4027_Y [6], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9212 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7826 (A=$procmux$4027_Y [7], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9213 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7835 (A=$procmux$4031_Y [0], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9214 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7836 (A=$procmux$4031_Y [1], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9215 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7837 (A=$procmux$4031_Y [2], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9216 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7838 (A=$procmux$4031_Y [3], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9217 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7839 (A=$procmux$4031_Y [4], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9218 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7840 (A=$procmux$4031_Y [5], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9219 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7841 (A=$procmux$4031_Y [6], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9220 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7842 (A=$procmux$4031_Y [7], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9221 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7769 (A=$procmux$4010_Y [0], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9222 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7770 (A=$procmux$4010_Y [1], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9223 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7771 (A=$procmux$4010_Y [2], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9224 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7772 (A=$procmux$4010_Y [3], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9225 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7773 (A=$procmux$4010_Y [4], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9226 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7774 (A=$procmux$4010_Y [5], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9227 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7775 (A=$procmux$4010_Y [6], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9228 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7776 (A=$procmux$4010_Y [7], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9229 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8642 (A=$procmux$4401_Y [0], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9230 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8643 (A=$procmux$4401_Y [1], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9231 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8644 (A=$procmux$4401_Y [2], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9232 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8645 (A=$procmux$4401_Y [3], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9233 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8646 (A=$procmux$4401_Y [4], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9234 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8647 (A=$procmux$4401_Y [5], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9235 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8648 (A=$procmux$4401_Y [6], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9236 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8649 (A=$procmux$4401_Y [7], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9237 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7785 (A=$procmux$4014_Y [0], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9238 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7786 (A=$procmux$4014_Y [1], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9239 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7787 (A=$procmux$4014_Y [2], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9240 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7788 (A=$procmux$4014_Y [3], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9241 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7789 (A=$procmux$4014_Y [4], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9242 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7790 (A=$procmux$4014_Y [5], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9243 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7791 (A=$procmux$4014_Y [6], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9244 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7792 (A=$procmux$4014_Y [7], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9245 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7801 (A=$procmux$4018_Y [0], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9246 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7802 (A=$procmux$4018_Y [1], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9247 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7803 (A=$procmux$4018_Y [2], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9248 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7804 (A=$procmux$4018_Y [3], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9249 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7805 (A=$procmux$4018_Y [4], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9250 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7806 (A=$procmux$4018_Y [5], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9251 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7807 (A=$procmux$4018_Y [6], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9252 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7808 (A=$procmux$4018_Y [7], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9253 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7641 (A=$procmux$3988_Y [0], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9254 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7642 (A=$procmux$3988_Y [1], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9255 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7643 (A=$procmux$3988_Y [2], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9256 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7644 (A=$procmux$3988_Y [3], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9257 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7645 (A=$procmux$3988_Y [4], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9258 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7646 (A=$procmux$3988_Y [5], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9259 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7647 (A=$procmux$3988_Y [6], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9260 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7648 (A=$procmux$3988_Y [7], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9261 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8378 (A=$procmux$4228_Y, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9262 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8376 (A=$procmux$4224_Y, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9263 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7993 (A=\csr_bankarray_csrbank2_update_value0_re, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9264 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8343 (A=$procmux$4220_Y [0], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9265 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8344 (A=$procmux$4220_Y [1], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9266 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8345 (A=$procmux$4220_Y [2], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9267 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8346 (A=$procmux$4220_Y [3], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9268 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8347 (A=$procmux$4220_Y [4], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9269 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8348 (A=$procmux$4220_Y [5], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9270 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8349 (A=$procmux$4220_Y [6], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9271 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8350 (A=$procmux$4220_Y [7], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9272 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8351 (A=$procmux$4220_Y [8], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9273 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8352 (A=$procmux$4220_Y [9], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9274 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8353 (A=$procmux$4220_Y [10], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9275 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8354 (A=$procmux$4220_Y [11], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9276 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8355 (A=$procmux$4220_Y [12], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9277 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8356 (A=$procmux$4220_Y [13], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9278 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8357 (A=$procmux$4220_Y [14], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9279 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8358 (A=$procmux$4220_Y [15], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9280 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8359 (A=$procmux$4220_Y [16], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9281 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8360 (A=$procmux$4220_Y [17], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9282 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8361 (A=$procmux$4220_Y [18], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9283 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8362 (A=$procmux$4220_Y [19], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9284 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8363 (A=$procmux$4220_Y [20], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9285 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8364 (A=$procmux$4220_Y [21], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9286 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8365 (A=$procmux$4220_Y [22], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9287 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8366 (A=$procmux$4220_Y [23], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9288 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8367 (A=$procmux$4220_Y [24], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9289 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8368 (A=$procmux$4220_Y [25], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9290 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8369 (A=$procmux$4220_Y [26], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9291 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8370 (A=$procmux$4220_Y [27], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9292 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8371 (A=$procmux$4220_Y [28], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9293 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8372 (A=$procmux$4220_Y [29], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9294 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8373 (A=$procmux$4220_Y [30], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9295 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8374 (A=$procmux$4220_Y [31], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9296 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8310 (A=$procmux$4216_Y, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9297 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8219 (A=\basesoc_timer_eventmanager_status_w, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9298 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8307 (A=$procmux$4210_Y, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9299 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8810 (A=$procmux$4415_Y [0], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9300 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8811 (A=$procmux$4415_Y [1], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9301 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8812 (A=$procmux$4415_Y [2], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9302 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8813 (A=$procmux$4415_Y [3], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9303 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8814 (A=$procmux$4415_Y [4], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9304 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8815 (A=$procmux$4415_Y [5], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9305 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8816 (A=$procmux$4415_Y [6], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9306 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8817 (A=$procmux$4415_Y [7], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9307 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8818 (A=$procmux$4415_Y [8], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9308 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8819 (A=$procmux$4415_Y [9], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9309 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8820 (A=$procmux$4415_Y [10], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9310 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8821 (A=$procmux$4415_Y [11], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9311 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8822 (A=$procmux$4415_Y [12], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9312 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8823 (A=$procmux$4415_Y [13], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9313 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8824 (A=$procmux$4415_Y [14], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9314 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8825 (A=$procmux$4415_Y [15], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9315 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8826 (A=$procmux$4415_Y [16], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9316 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8827 (A=$procmux$4415_Y [17], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9317 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8828 (A=$procmux$4415_Y [18], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9318 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8829 (A=$procmux$4415_Y [19], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9319 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8830 (A=$procmux$4415_Y [20], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9320 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8831 (A=$procmux$4415_Y [21], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9321 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8832 (A=$procmux$4415_Y [22], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9322 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8833 (A=$procmux$4415_Y [23], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9323 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8834 (A=$procmux$4415_Y [24], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9324 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8835 (A=$procmux$4415_Y [25], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9325 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8836 (A=$procmux$4415_Y [26], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9326 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8837 (A=$procmux$4415_Y [27], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9327 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8838 (A=$procmux$4415_Y [28], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9328 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8839 (A=$procmux$4415_Y [29], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9329 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8840 (A=$procmux$4415_Y [30], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9330 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8841 (A=$procmux$4415_Y [31], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9331 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8305 (A=$procmux$4206_Y, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9332 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8218 (A=\next_state, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9333 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8303 (A=$procmux$4197.Y_B, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9334 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8214 (A=\slave_sel [0], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9335 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8215 (A=\slave_sel [1], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9336 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8216 (A=\slave_sel [2], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9337 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8217 (A=\slave_sel [3], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9338 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8275 (A=$procmux$4189_Y [0], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9339 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8276 (A=$procmux$4189_Y [1], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9340 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8277 (A=$procmux$4189_Y [2], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9341 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8278 (A=$procmux$4189_Y [3], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9342 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8279 (A=$procmux$4189_Y [4], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9343 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8280 (A=$procmux$4189_Y [5], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9344 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8281 (A=$procmux$4189_Y [6], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9345 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8282 (A=$procmux$4189_Y [7], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9346 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8283 (A=$procmux$4189_Y [8], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9347 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8284 (A=$procmux$4189_Y [9], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9348 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8285 (A=$procmux$4189_Y [10], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9349 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8286 (A=$procmux$4189_Y [11], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9350 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8287 (A=$procmux$4189_Y [12], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9351 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8288 (A=$procmux$4189_Y [13], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9352 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8289 (A=$procmux$4189_Y [14], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9353 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8290 (A=$procmux$4189_Y [15], B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9354 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8291 (A=$procmux$4189_Y [16], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9355 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8292 (A=$procmux$4189_Y [17], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9356 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8293 (A=$procmux$4189_Y [18], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9357 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8294 (A=$procmux$4189_Y [19], B=1'1, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9358 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8206 (A=$procmux$4118_Y [0], B=1'0, S=$auto$simplemap.cc:168:logic_reduce$6673) into $auto$simplemap.cc:420:simplemap_dff$9359 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8207 (A=$procmux$4118_Y [1], B=1'0, S=$auto$simplemap.cc:168:logic_reduce$6673) into $auto$simplemap.cc:420:simplemap_dff$9360 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8208 (A=$procmux$4118_Y [2], B=1'0, S=$auto$simplemap.cc:168:logic_reduce$6673) into $auto$simplemap.cc:420:simplemap_dff$9361 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8209 (A=$procmux$4118_Y [3], B=1'0, S=$auto$simplemap.cc:168:logic_reduce$6673) into $auto$simplemap.cc:420:simplemap_dff$9362 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8210 (A=$procmux$4118_Y [4], B=1'0, S=$auto$simplemap.cc:168:logic_reduce$6673) into $auto$simplemap.cc:420:simplemap_dff$9363 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8211 (A=$procmux$4118_Y [5], B=1'0, S=$auto$simplemap.cc:168:logic_reduce$6673) into $auto$simplemap.cc:420:simplemap_dff$9364 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8212 (A=$procmux$4118_Y [6], B=1'0, S=$auto$simplemap.cc:168:logic_reduce$6673) into $auto$simplemap.cc:420:simplemap_dff$9365 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8213 (A=$procmux$4118_Y [7], B=1'0, S=$auto$simplemap.cc:168:logic_reduce$6673) into $auto$simplemap.cc:420:simplemap_dff$9366 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8121 (A=\csr_bankarray_sel, B=1'0, S=\int_rst) into $auto$simplemap.cc:420:simplemap_dff$9367 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8120 (A=$auto$wreduce.cc:460:run$4850 [0], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$6773) into $auto$simplemap.cc:420:simplemap_dff$9368 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8111 (A=$procmux$4086_Y [0], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$6794) into $auto$simplemap.cc:420:simplemap_dff$9369 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8112 (A=$procmux$4086_Y [1], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$6794) into $auto$simplemap.cc:420:simplemap_dff$9370 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8113 (A=$procmux$4086_Y [2], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$6794) into $auto$simplemap.cc:420:simplemap_dff$9371 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8114 (A=$procmux$4086_Y [3], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$6794) into $auto$simplemap.cc:420:simplemap_dff$9372 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8115 (A=$procmux$4086_Y [4], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$6794) into $auto$simplemap.cc:420:simplemap_dff$9373 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8116 (A=$procmux$4086_Y [5], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$6794) into $auto$simplemap.cc:420:simplemap_dff$9374 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8117 (A=$procmux$4086_Y [6], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$6794) into $auto$simplemap.cc:420:simplemap_dff$9375 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8118 (A=$procmux$4086_Y [7], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$6794) into $auto$simplemap.cc:420:simplemap_dff$9376 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7985 (A=$procmux$4067_Y [0], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$7039) into $auto$simplemap.cc:420:simplemap_dff$9377 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7986 (A=$procmux$4067_Y [1], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$7039) into $auto$simplemap.cc:420:simplemap_dff$9378 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7987 (A=$procmux$4067_Y [2], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$7039) into $auto$simplemap.cc:420:simplemap_dff$9379 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7988 (A=$procmux$4067_Y [3], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$7039) into $auto$simplemap.cc:420:simplemap_dff$9380 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7989 (A=$procmux$4067_Y [4], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$7039) into $auto$simplemap.cc:420:simplemap_dff$9381 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7990 (A=$procmux$4067_Y [5], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$7039) into $auto$simplemap.cc:420:simplemap_dff$9382 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7991 (A=$procmux$4067_Y [6], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$7039) into $auto$simplemap.cc:420:simplemap_dff$9383 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7992 (A=$procmux$4067_Y [7], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$7039) into $auto$simplemap.cc:420:simplemap_dff$9384 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7922 (A=$procmux$4058_Y [0], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$7096) into $auto$simplemap.cc:420:simplemap_dff$9385 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7923 (A=$procmux$4058_Y [1], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$7096) into $auto$simplemap.cc:420:simplemap_dff$9386 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7924 (A=$procmux$4058_Y [2], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$7096) into $auto$simplemap.cc:420:simplemap_dff$9387 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7925 (A=$procmux$4058_Y [3], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$7096) into $auto$simplemap.cc:420:simplemap_dff$9388 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7926 (A=$procmux$4058_Y [4], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$7096) into $auto$simplemap.cc:420:simplemap_dff$9389 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7927 (A=$procmux$4058_Y [5], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$7096) into $auto$simplemap.cc:420:simplemap_dff$9390 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7928 (A=$procmux$4058_Y [6], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$7096) into $auto$simplemap.cc:420:simplemap_dff$9391 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$7929 (A=$procmux$4058_Y [7], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$7096) into $auto$simplemap.cc:420:simplemap_dff$9392 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13105 (A=$techmap\VexRiscv.$logic_and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5526$1491_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9425 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13075 (A=$techmap\VexRiscv.$procmux$2811_Y [0], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9426 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13076 (A=$techmap\VexRiscv.$procmux$2811_Y [1], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9427 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13077 (A=$techmap\VexRiscv.$procmux$2811_Y [2], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9428 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13104 (A=$techmap\VexRiscv.$logic_and$/home/nelson32/Repositorios-shared/curso_dirigido/litex-dev/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5519$1486_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9429 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13066 (A=$techmap\VexRiscv.$procmux$2818_Y [0], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9430 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13067 (A=$techmap\VexRiscv.$procmux$2818_Y [1], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9431 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13068 (A=$techmap\VexRiscv.$procmux$2818_Y [2], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9432 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13002 (A=$techmap\VexRiscv.$procmux$2823_Y [0], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9433 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13003 (A=$techmap\VexRiscv.$procmux$2823_Y [1], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9434 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13004 (A=$techmap\VexRiscv.$procmux$2823_Y [2], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9435 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13005 (A=$techmap\VexRiscv.$procmux$2823_Y [3], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9436 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13006 (A=$techmap\VexRiscv.$procmux$2823_Y [4], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9437 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13007 (A=$techmap\VexRiscv.$procmux$2823_Y [5], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9438 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13008 (A=$techmap\VexRiscv.$procmux$2823_Y [6], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9439 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13009 (A=$techmap\VexRiscv.$procmux$2823_Y [7], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9440 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13010 (A=$techmap\VexRiscv.$procmux$2823_Y [8], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9441 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13011 (A=$techmap\VexRiscv.$procmux$2823_Y [9], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9442 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13012 (A=$techmap\VexRiscv.$procmux$2823_Y [10], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9443 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13013 (A=$techmap\VexRiscv.$procmux$2823_Y [11], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9444 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13014 (A=$techmap\VexRiscv.$procmux$2823_Y [12], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9445 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13015 (A=$techmap\VexRiscv.$procmux$2823_Y [13], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9446 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13016 (A=$techmap\VexRiscv.$procmux$2823_Y [14], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9447 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13017 (A=$techmap\VexRiscv.$procmux$2823_Y [15], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9448 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13018 (A=$techmap\VexRiscv.$procmux$2823_Y [16], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9449 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13019 (A=$techmap\VexRiscv.$procmux$2823_Y [17], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9450 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13020 (A=$techmap\VexRiscv.$procmux$2823_Y [18], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9451 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13021 (A=$techmap\VexRiscv.$procmux$2823_Y [19], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9452 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13022 (A=$techmap\VexRiscv.$procmux$2823_Y [20], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9453 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13023 (A=$techmap\VexRiscv.$procmux$2823_Y [21], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9454 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13024 (A=$techmap\VexRiscv.$procmux$2823_Y [22], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9455 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13025 (A=$techmap\VexRiscv.$procmux$2823_Y [23], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9456 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13026 (A=$techmap\VexRiscv.$procmux$2823_Y [24], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9457 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13027 (A=$techmap\VexRiscv.$procmux$2823_Y [25], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9458 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13028 (A=$techmap\VexRiscv.$procmux$2823_Y [26], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9459 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13029 (A=$techmap\VexRiscv.$procmux$2823_Y [27], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9460 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13030 (A=$techmap\VexRiscv.$procmux$2823_Y [28], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9461 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13031 (A=$techmap\VexRiscv.$procmux$2823_Y [29], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9462 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13032 (A=$techmap\VexRiscv.$procmux$2823_Y [30], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9463 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13033 (A=$techmap\VexRiscv.$procmux$2823_Y [31], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9464 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12945 (A=$techmap\VexRiscv.$procmux$2828_Y [7], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9472 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12946 (A=$techmap\VexRiscv.$procmux$2828_Y [8], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9473 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12947 (A=$techmap\VexRiscv.$procmux$2828_Y [9], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9474 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12948 (A=$techmap\VexRiscv.$procmux$2828_Y [10], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9475 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12949 (A=$techmap\VexRiscv.$procmux$2828_Y [11], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9476 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12950 (A=$techmap\VexRiscv.$procmux$2828_Y [12], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9477 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12951 (A=$techmap\VexRiscv.$procmux$2828_Y [13], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9478 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12952 (A=$techmap\VexRiscv.$procmux$2828_Y [14], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9479 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12966 (A=$techmap\VexRiscv.$procmux$2828_Y [28], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9493 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12967 (A=$techmap\VexRiscv.$procmux$2828_Y [29], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9494 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12809 (A=$techmap\VexRiscv.$procmux$2837_Y [0], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9497 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12810 (A=$techmap\VexRiscv.$procmux$2837_Y [1], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9498 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12811 (A=$techmap\VexRiscv.$procmux$2837_Y [2], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9499 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12812 (A=$techmap\VexRiscv.$procmux$2837_Y [3], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9500 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12813 (A=$techmap\VexRiscv.$procmux$2837_Y [4], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9501 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12814 (A=$techmap\VexRiscv.$procmux$2837_Y [5], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9502 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12815 (A=$techmap\VexRiscv.$procmux$2837_Y [6], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9503 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12816 (A=$techmap\VexRiscv.$procmux$2837_Y [7], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9504 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12817 (A=$techmap\VexRiscv.$procmux$2837_Y [8], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9505 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12818 (A=$techmap\VexRiscv.$procmux$2837_Y [9], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9506 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12819 (A=$techmap\VexRiscv.$procmux$2837_Y [10], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9507 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12820 (A=$techmap\VexRiscv.$procmux$2837_Y [11], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9508 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12821 (A=$techmap\VexRiscv.$procmux$2837_Y [12], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9509 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12822 (A=$techmap\VexRiscv.$procmux$2837_Y [13], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9510 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12823 (A=$techmap\VexRiscv.$procmux$2837_Y [14], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9511 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12824 (A=$techmap\VexRiscv.$procmux$2837_Y [15], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9512 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12825 (A=$techmap\VexRiscv.$procmux$2837_Y [16], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9513 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12826 (A=$techmap\VexRiscv.$procmux$2837_Y [17], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9514 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12827 (A=$techmap\VexRiscv.$procmux$2837_Y [18], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9515 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12828 (A=$techmap\VexRiscv.$procmux$2837_Y [19], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9516 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12829 (A=$techmap\VexRiscv.$procmux$2837_Y [20], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9517 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12830 (A=$techmap\VexRiscv.$procmux$2837_Y [21], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9518 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12831 (A=$techmap\VexRiscv.$procmux$2837_Y [22], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9519 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12832 (A=$techmap\VexRiscv.$procmux$2837_Y [23], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9520 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12833 (A=$techmap\VexRiscv.$procmux$2837_Y [24], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9521 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12834 (A=$techmap\VexRiscv.$procmux$2837_Y [25], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9522 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12835 (A=$techmap\VexRiscv.$procmux$2837_Y [26], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9523 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12836 (A=$techmap\VexRiscv.$procmux$2837_Y [27], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9524 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12837 (A=$techmap\VexRiscv.$procmux$2837_Y [28], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9525 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12838 (A=$techmap\VexRiscv.$procmux$2837_Y [29], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9526 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12839 (A=$techmap\VexRiscv.$procmux$2837_Y [30], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9527 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12840 (A=$techmap\VexRiscv.$procmux$2837_Y [31], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9528 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13098 (A=\VexRiscv.memory_DivPlugin_div_counter_valueNext [0], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9529 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13099 (A=\VexRiscv.memory_DivPlugin_div_counter_valueNext [1], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9530 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13100 (A=\VexRiscv.memory_DivPlugin_div_counter_valueNext [2], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9531 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13101 (A=\VexRiscv.memory_DivPlugin_div_counter_valueNext [3], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9532 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13102 (A=\VexRiscv.memory_DivPlugin_div_counter_valueNext [4], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9533 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13103 (A=\VexRiscv.memory_DivPlugin_div_counter_valueNext [5], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9534 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13097 (A=\VexRiscv.CsrPlugin_exception, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9535 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13094 (A=$techmap\VexRiscv.$procmux$2771_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9536 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13092 (A=$techmap\VexRiscv.$procmux$2777_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9537 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13090 (A=$techmap\VexRiscv.$procmux$2783_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9538 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13088 (A=$techmap\VexRiscv.$procmux$2789_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9539 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13086 (A=$techmap\VexRiscv.$procmux$2795_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9540 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12773 (A=$techmap\VexRiscv.$procmux$2844_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9541 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12770 (A=$techmap\VexRiscv.$procmux$2851_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9542 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12767 (A=$techmap\VexRiscv.$procmux$2858_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9543 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12710 (A=$techmap\VexRiscv.$procmux$2874_Y [0], B=1'1, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9544 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12711 (A=$techmap\VexRiscv.$procmux$2874_Y [1], B=1'1, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9545 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12703 (A=$techmap\VexRiscv.$procmux$2890_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9546 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12692 (A=$techmap\VexRiscv.$procmux$2906_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9547 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$13085 (A=\VexRiscv._zz_172_, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9548 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12690 (A=$techmap\VexRiscv.$procmux$2916_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9550 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12687 (A=$techmap\VexRiscv.$procmux$2923_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9551 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12684 (A=$techmap\VexRiscv.$procmux$2935_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9552 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12677 (A=$techmap\VexRiscv.$procmux$2944_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9553 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12674 (A=$techmap\VexRiscv.$procmux$2953_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9554 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12671 (A=$techmap\VexRiscv.$procmux$2962_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9555 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12668 (A=$techmap\VexRiscv.$procmux$2971_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9556 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12665 (A=$techmap\VexRiscv.$procmux$2978_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9557 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12662 (A=$techmap\VexRiscv.$procmux$2985_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9558 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12659 (A=$techmap\VexRiscv.$procmux$2992_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9559 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12655 (A=$techmap\VexRiscv.$procmux$3001_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9560 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12595 (A=$techmap\VexRiscv.$procmux$3006_Y [2], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9562 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12596 (A=$techmap\VexRiscv.$procmux$3006_Y [3], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9563 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12597 (A=$techmap\VexRiscv.$procmux$3006_Y [4], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9564 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12598 (A=$techmap\VexRiscv.$procmux$3006_Y [5], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9565 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12599 (A=$techmap\VexRiscv.$procmux$3006_Y [6], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9566 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12600 (A=$techmap\VexRiscv.$procmux$3006_Y [7], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9567 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12601 (A=$techmap\VexRiscv.$procmux$3006_Y [8], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9568 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12602 (A=$techmap\VexRiscv.$procmux$3006_Y [9], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9569 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12603 (A=$techmap\VexRiscv.$procmux$3006_Y [10], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9570 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12604 (A=$techmap\VexRiscv.$procmux$3006_Y [11], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9571 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12605 (A=$techmap\VexRiscv.$procmux$3006_Y [12], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9572 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12606 (A=$techmap\VexRiscv.$procmux$3006_Y [13], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9573 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12607 (A=$techmap\VexRiscv.$procmux$3006_Y [14], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9574 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12608 (A=$techmap\VexRiscv.$procmux$3006_Y [15], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9575 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12609 (A=$techmap\VexRiscv.$procmux$3006_Y [16], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9576 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12610 (A=$techmap\VexRiscv.$procmux$3006_Y [17], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9577 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12611 (A=$techmap\VexRiscv.$procmux$3006_Y [18], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9578 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12612 (A=$techmap\VexRiscv.$procmux$3006_Y [19], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9579 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12613 (A=$techmap\VexRiscv.$procmux$3006_Y [20], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9580 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12614 (A=$techmap\VexRiscv.$procmux$3006_Y [21], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9581 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12615 (A=$techmap\VexRiscv.$procmux$3006_Y [22], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9582 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12616 (A=$techmap\VexRiscv.$procmux$3006_Y [23], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9583 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12617 (A=$techmap\VexRiscv.$procmux$3006_Y [24], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9584 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12618 (A=$techmap\VexRiscv.$procmux$3006_Y [25], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9585 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12619 (A=$techmap\VexRiscv.$procmux$3006_Y [26], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9586 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12620 (A=$techmap\VexRiscv.$procmux$3006_Y [27], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9587 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12621 (A=$techmap\VexRiscv.$procmux$3006_Y [28], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9588 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12622 (A=$techmap\VexRiscv.$procmux$3006_Y [29], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9589 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12623 (A=$techmap\VexRiscv.$procmux$3006_Y [30], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9590 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12624 (A=$techmap\VexRiscv.$procmux$3006_Y [31], B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9591 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12591 (A=$techmap\VexRiscv.$procmux$3013_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9592 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12588 (A=$techmap\VexRiscv.$procmux$3020_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9593 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$12585 (A=$techmap\VexRiscv.$procmux$3027_Y, B=1'0, S=\VexRiscv.IBusCachedPlugin_cache.reset) into $auto$simplemap.cc:420:simplemap_dff$9594 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8893 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5850 [0], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9595 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8894 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5850 [1], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9596 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8895 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5850 [2], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9597 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8896 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5850 [3], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9598 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8897 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5850 [4], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9599 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8898 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5850 [5], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9600 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8899 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5850 [6], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9601 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8900 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5850 [7], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9602 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8901 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5852 [0], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9603 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8902 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5852 [1], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9604 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8903 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5852 [2], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9605 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8904 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5852 [3], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9606 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8905 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5852 [4], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9607 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8906 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5852 [5], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9608 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8907 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5852 [6], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9609 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8908 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5852 [7], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9610 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8909 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5852 [8], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9611 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8910 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5852 [9], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9612 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8911 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5852 [10], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9613 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8912 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5852 [11], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9614 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8913 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5852 [12], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9615 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8914 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5852 [13], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9616 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8915 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5852 [14], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9617 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8916 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5852 [15], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9618 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8917 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5852 [16], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9619 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8918 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5852 [17], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9620 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8919 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5852 [18], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9621 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8920 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5852 [19], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9622 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8921 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5852 [20], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9623 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8922 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5852 [21], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9624 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8923 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5852 [22], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9625 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$8924 (A=1'1, B=$auto$opt_expr.cc:189:group_cell_inputs$5852 [23], S=$auto$simplemap.cc:168:logic_reduce$6665) into $auto$simplemap.cc:420:simplemap_dff$9626 ($_DFF_P_).

4.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_5a_75b..
Removed 643 unused cells and 103 unused wires.
<suppressed ~644 debug messages>

4.39. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $__DFFS_PP1_ -> $__DFFSE_PP1
  $__DFFS_PP0_ -> $__DFFSE_PP0
  $__DFFS_PN1_ -> $__DFFSE_PN1
  $__DFFS_PN0_ -> $__DFFSE_PN0
  $__DFFS_NP1_ -> $__DFFSE_NP1
  $__DFFS_NP0_ -> $__DFFSE_NP0
  $__DFFS_NN1_ -> $__DFFSE_NN1
  $__DFFS_NN0_ -> $__DFFSE_NN0
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module colorlight_5a_75b:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10000 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [2] -> \VexRiscv.execute_to_memory_PC [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10001 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [3] -> \VexRiscv.execute_to_memory_PC [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10002 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [4] -> \VexRiscv.execute_to_memory_PC [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10003 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [5] -> \VexRiscv.execute_to_memory_PC [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10004 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [6] -> \VexRiscv.execute_to_memory_PC [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10005 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [7] -> \VexRiscv.execute_to_memory_PC [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10006 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [8] -> \VexRiscv.execute_to_memory_PC [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10007 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [9] -> \VexRiscv.execute_to_memory_PC [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10008 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [10] -> \VexRiscv.execute_to_memory_PC [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10009 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [11] -> \VexRiscv.execute_to_memory_PC [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10010 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [12] -> \VexRiscv.execute_to_memory_PC [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10011 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [13] -> \VexRiscv.execute_to_memory_PC [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10012 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [14] -> \VexRiscv.execute_to_memory_PC [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10013 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [15] -> \VexRiscv.execute_to_memory_PC [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10014 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [16] -> \VexRiscv.execute_to_memory_PC [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10015 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [17] -> \VexRiscv.execute_to_memory_PC [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10016 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [18] -> \VexRiscv.execute_to_memory_PC [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10017 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [19] -> \VexRiscv.execute_to_memory_PC [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10018 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [20] -> \VexRiscv.execute_to_memory_PC [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10019 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [21] -> \VexRiscv.execute_to_memory_PC [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10020 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [22] -> \VexRiscv.execute_to_memory_PC [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10021 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [23] -> \VexRiscv.execute_to_memory_PC [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10022 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [24] -> \VexRiscv.execute_to_memory_PC [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10023 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [25] -> \VexRiscv.execute_to_memory_PC [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10024 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [26] -> \VexRiscv.execute_to_memory_PC [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10025 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [27] -> \VexRiscv.execute_to_memory_PC [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10026 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [28] -> \VexRiscv.execute_to_memory_PC [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10027 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [29] -> \VexRiscv.execute_to_memory_PC [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10028 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [30] -> \VexRiscv.execute_to_memory_PC [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10029 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_PC[31:0] [31] -> \VexRiscv.execute_to_memory_PC [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10030 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [2] -> \VexRiscv.decode_to_execute_PC [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10031 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [3] -> \VexRiscv.decode_to_execute_PC [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10032 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [4] -> \VexRiscv.decode_to_execute_PC [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10033 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [5] -> \VexRiscv.decode_to_execute_PC [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10034 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [6] -> \VexRiscv.decode_to_execute_PC [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10035 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [7] -> \VexRiscv.decode_to_execute_PC [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10036 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [8] -> \VexRiscv.decode_to_execute_PC [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10037 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [9] -> \VexRiscv.decode_to_execute_PC [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10038 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [10] -> \VexRiscv.decode_to_execute_PC [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10039 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [11] -> \VexRiscv.decode_to_execute_PC [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10040 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [12] -> \VexRiscv.decode_to_execute_PC [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10041 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [13] -> \VexRiscv.decode_to_execute_PC [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10042 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [14] -> \VexRiscv.decode_to_execute_PC [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10043 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [15] -> \VexRiscv.decode_to_execute_PC [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10044 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [16] -> \VexRiscv.decode_to_execute_PC [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10045 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [17] -> \VexRiscv.decode_to_execute_PC [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10046 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [18] -> \VexRiscv.decode_to_execute_PC [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10047 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [19] -> \VexRiscv.decode_to_execute_PC [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10048 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [20] -> \VexRiscv.decode_to_execute_PC [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10049 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [21] -> \VexRiscv.decode_to_execute_PC [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10050 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [22] -> \VexRiscv.decode_to_execute_PC [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10051 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [23] -> \VexRiscv.decode_to_execute_PC [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10052 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [24] -> \VexRiscv.decode_to_execute_PC [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10053 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [25] -> \VexRiscv.decode_to_execute_PC [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10054 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [26] -> \VexRiscv.decode_to_execute_PC [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10055 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [27] -> \VexRiscv.decode_to_execute_PC [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10056 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [28] -> \VexRiscv.decode_to_execute_PC [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10057 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [29] -> \VexRiscv.decode_to_execute_PC [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10058 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [30] -> \VexRiscv.decode_to_execute_PC [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10059 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PC[31:0] [31] -> \VexRiscv.decode_to_execute_PC [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10060 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_IS_CSR[0:0] -> \VexRiscv.decode_to_execute_IS_CSR.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10061 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_SRC1_CTRL[1:0] [0] -> \VexRiscv.decode_to_execute_SRC1_CTRL [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10062 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_SRC1_CTRL[1:0] [1] -> \VexRiscv.decode_to_execute_SRC1_CTRL [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10063 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MEMORY_ENABLE[0:0] -> \VexRiscv.memory_to_writeBack_MEMORY_ENABLE.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10064 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MEMORY_ENABLE[0:0] -> \VexRiscv.execute_to_memory_MEMORY_ENABLE.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10065 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_MEMORY_ENABLE[0:0] -> \VexRiscv.decode_to_execute_MEMORY_ENABLE.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10066 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_BYPASSABLE_EXECUTE_STAGE[0:0] -> \VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10067 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_REGFILE_WRITE_VALID[0:0] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_VALID.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10068 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_VALID[0:0] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10069 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_REGFILE_WRITE_VALID[0:0] -> \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10070 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_SRC2_FORCE_ZERO[0:0] -> \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10071 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [0] -> \VexRiscv.memory_to_writeBack_MUL_HH [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10072 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [1] -> \VexRiscv.memory_to_writeBack_MUL_HH [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10073 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [2] -> \VexRiscv.memory_to_writeBack_MUL_HH [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10074 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [3] -> \VexRiscv.memory_to_writeBack_MUL_HH [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10075 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [4] -> \VexRiscv.memory_to_writeBack_MUL_HH [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10076 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [5] -> \VexRiscv.memory_to_writeBack_MUL_HH [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10077 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [6] -> \VexRiscv.memory_to_writeBack_MUL_HH [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10078 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [7] -> \VexRiscv.memory_to_writeBack_MUL_HH [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10079 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [8] -> \VexRiscv.memory_to_writeBack_MUL_HH [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10080 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [9] -> \VexRiscv.memory_to_writeBack_MUL_HH [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10081 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [10] -> \VexRiscv.memory_to_writeBack_MUL_HH [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10082 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [11] -> \VexRiscv.memory_to_writeBack_MUL_HH [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10083 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [12] -> \VexRiscv.memory_to_writeBack_MUL_HH [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10084 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [13] -> \VexRiscv.memory_to_writeBack_MUL_HH [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10085 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [14] -> \VexRiscv.memory_to_writeBack_MUL_HH [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10086 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [15] -> \VexRiscv.memory_to_writeBack_MUL_HH [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10087 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [16] -> \VexRiscv.memory_to_writeBack_MUL_HH [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10088 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [17] -> \VexRiscv.memory_to_writeBack_MUL_HH [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10089 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [18] -> \VexRiscv.memory_to_writeBack_MUL_HH [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10090 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [19] -> \VexRiscv.memory_to_writeBack_MUL_HH [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10091 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [20] -> \VexRiscv.memory_to_writeBack_MUL_HH [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10092 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [21] -> \VexRiscv.memory_to_writeBack_MUL_HH [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10093 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [22] -> \VexRiscv.memory_to_writeBack_MUL_HH [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10094 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [23] -> \VexRiscv.memory_to_writeBack_MUL_HH [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10095 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [24] -> \VexRiscv.memory_to_writeBack_MUL_HH [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10096 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [25] -> \VexRiscv.memory_to_writeBack_MUL_HH [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10097 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [26] -> \VexRiscv.memory_to_writeBack_MUL_HH [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10098 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [27] -> \VexRiscv.memory_to_writeBack_MUL_HH [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10099 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [28] -> \VexRiscv.memory_to_writeBack_MUL_HH [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10100 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [29] -> \VexRiscv.memory_to_writeBack_MUL_HH [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10101 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [30] -> \VexRiscv.memory_to_writeBack_MUL_HH [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10102 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_HH[33:0] [31] -> \VexRiscv.memory_to_writeBack_MUL_HH [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10105 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [0] -> \VexRiscv.execute_to_memory_MUL_HH [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10106 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [1] -> \VexRiscv.execute_to_memory_MUL_HH [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10107 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [2] -> \VexRiscv.execute_to_memory_MUL_HH [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10108 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [3] -> \VexRiscv.execute_to_memory_MUL_HH [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10109 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [4] -> \VexRiscv.execute_to_memory_MUL_HH [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10110 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [5] -> \VexRiscv.execute_to_memory_MUL_HH [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10111 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [6] -> \VexRiscv.execute_to_memory_MUL_HH [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10112 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [7] -> \VexRiscv.execute_to_memory_MUL_HH [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10113 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [8] -> \VexRiscv.execute_to_memory_MUL_HH [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10114 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [9] -> \VexRiscv.execute_to_memory_MUL_HH [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10115 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [10] -> \VexRiscv.execute_to_memory_MUL_HH [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10116 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [11] -> \VexRiscv.execute_to_memory_MUL_HH [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10117 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [12] -> \VexRiscv.execute_to_memory_MUL_HH [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10118 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [13] -> \VexRiscv.execute_to_memory_MUL_HH [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10119 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [14] -> \VexRiscv.execute_to_memory_MUL_HH [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10120 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [15] -> \VexRiscv.execute_to_memory_MUL_HH [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10121 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [16] -> \VexRiscv.execute_to_memory_MUL_HH [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10122 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [17] -> \VexRiscv.execute_to_memory_MUL_HH [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10123 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [18] -> \VexRiscv.execute_to_memory_MUL_HH [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10124 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [19] -> \VexRiscv.execute_to_memory_MUL_HH [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10125 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [20] -> \VexRiscv.execute_to_memory_MUL_HH [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10126 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [21] -> \VexRiscv.execute_to_memory_MUL_HH [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10127 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [22] -> \VexRiscv.execute_to_memory_MUL_HH [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10128 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [23] -> \VexRiscv.execute_to_memory_MUL_HH [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10129 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [24] -> \VexRiscv.execute_to_memory_MUL_HH [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10130 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [25] -> \VexRiscv.execute_to_memory_MUL_HH [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10131 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [26] -> \VexRiscv.execute_to_memory_MUL_HH [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10132 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [27] -> \VexRiscv.execute_to_memory_MUL_HH [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10133 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [28] -> \VexRiscv.execute_to_memory_MUL_HH [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10134 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [29] -> \VexRiscv.execute_to_memory_MUL_HH [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10135 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [30] -> \VexRiscv.execute_to_memory_MUL_HH [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10136 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HH[33:0] [31] -> \VexRiscv.execute_to_memory_MUL_HH [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10139 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_CTRL[1:0] [0] -> \VexRiscv.execute_to_memory_SHIFT_CTRL [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10140 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_CTRL[1:0] [1] -> \VexRiscv.execute_to_memory_SHIFT_CTRL [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10141 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_SHIFT_CTRL[1:0] [0] -> \VexRiscv.decode_to_execute_SHIFT_CTRL [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10142 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_SHIFT_CTRL[1:0] [1] -> \VexRiscv.decode_to_execute_SHIFT_CTRL [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10143 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [0] -> \VexRiscv.execute_to_memory_MUL_LH [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10144 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [1] -> \VexRiscv.execute_to_memory_MUL_LH [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10145 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [2] -> \VexRiscv.execute_to_memory_MUL_LH [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10146 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [3] -> \VexRiscv.execute_to_memory_MUL_LH [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10147 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [4] -> \VexRiscv.execute_to_memory_MUL_LH [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10148 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [5] -> \VexRiscv.execute_to_memory_MUL_LH [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10149 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [6] -> \VexRiscv.execute_to_memory_MUL_LH [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10150 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [7] -> \VexRiscv.execute_to_memory_MUL_LH [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10151 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [8] -> \VexRiscv.execute_to_memory_MUL_LH [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10152 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [9] -> \VexRiscv.execute_to_memory_MUL_LH [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10153 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [10] -> \VexRiscv.execute_to_memory_MUL_LH [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10154 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [11] -> \VexRiscv.execute_to_memory_MUL_LH [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10155 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [12] -> \VexRiscv.execute_to_memory_MUL_LH [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10156 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [13] -> \VexRiscv.execute_to_memory_MUL_LH [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10157 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [14] -> \VexRiscv.execute_to_memory_MUL_LH [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10158 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [15] -> \VexRiscv.execute_to_memory_MUL_LH [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10159 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [16] -> \VexRiscv.execute_to_memory_MUL_LH [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10160 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [17] -> \VexRiscv.execute_to_memory_MUL_LH [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10161 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [18] -> \VexRiscv.execute_to_memory_MUL_LH [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10162 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [19] -> \VexRiscv.execute_to_memory_MUL_LH [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10163 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [20] -> \VexRiscv.execute_to_memory_MUL_LH [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10164 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [21] -> \VexRiscv.execute_to_memory_MUL_LH [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10165 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [22] -> \VexRiscv.execute_to_memory_MUL_LH [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10166 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [23] -> \VexRiscv.execute_to_memory_MUL_LH [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10167 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [24] -> \VexRiscv.execute_to_memory_MUL_LH [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10168 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [25] -> \VexRiscv.execute_to_memory_MUL_LH [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10169 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [26] -> \VexRiscv.execute_to_memory_MUL_LH [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10170 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [27] -> \VexRiscv.execute_to_memory_MUL_LH [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10171 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [28] -> \VexRiscv.execute_to_memory_MUL_LH [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10172 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [29] -> \VexRiscv.execute_to_memory_MUL_LH [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10173 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [30] -> \VexRiscv.execute_to_memory_MUL_LH [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10174 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [31] -> \VexRiscv.execute_to_memory_MUL_LH [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10175 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [32] -> \VexRiscv.execute_to_memory_MUL_LH [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10176 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LH[33:0] [33] -> \VexRiscv.execute_to_memory_MUL_LH [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10177 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_ALU_BITWISE_CTRL[1:0] [0] -> \VexRiscv.decode_to_execute_ALU_BITWISE_CTRL [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10178 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_ALU_BITWISE_CTRL[1:0] [1] -> \VexRiscv.decode_to_execute_ALU_BITWISE_CTRL [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10179 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [0] -> \VexRiscv.execute_to_memory_MUL_LL [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10180 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [1] -> \VexRiscv.execute_to_memory_MUL_LL [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10181 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [2] -> \VexRiscv.execute_to_memory_MUL_LL [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10182 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [3] -> \VexRiscv.execute_to_memory_MUL_LL [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10183 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [4] -> \VexRiscv.execute_to_memory_MUL_LL [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10184 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [5] -> \VexRiscv.execute_to_memory_MUL_LL [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10185 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [6] -> \VexRiscv.execute_to_memory_MUL_LL [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10186 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [7] -> \VexRiscv.execute_to_memory_MUL_LL [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10187 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [8] -> \VexRiscv.execute_to_memory_MUL_LL [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10188 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [9] -> \VexRiscv.execute_to_memory_MUL_LL [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10189 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [10] -> \VexRiscv.execute_to_memory_MUL_LL [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10190 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [11] -> \VexRiscv.execute_to_memory_MUL_LL [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10191 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [12] -> \VexRiscv.execute_to_memory_MUL_LL [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10192 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [13] -> \VexRiscv.execute_to_memory_MUL_LL [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10193 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [14] -> \VexRiscv.execute_to_memory_MUL_LL [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10194 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [15] -> \VexRiscv.execute_to_memory_MUL_LL [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10195 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [16] -> \VexRiscv.execute_to_memory_MUL_LL [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10196 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [17] -> \VexRiscv.execute_to_memory_MUL_LL [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10197 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [18] -> \VexRiscv.execute_to_memory_MUL_LL [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10198 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [19] -> \VexRiscv.execute_to_memory_MUL_LL [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10199 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [20] -> \VexRiscv.execute_to_memory_MUL_LL [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10200 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [21] -> \VexRiscv.execute_to_memory_MUL_LL [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10201 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [22] -> \VexRiscv.execute_to_memory_MUL_LL [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10202 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [23] -> \VexRiscv.execute_to_memory_MUL_LL [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10203 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [24] -> \VexRiscv.execute_to_memory_MUL_LL [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10204 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [25] -> \VexRiscv.execute_to_memory_MUL_LL [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10205 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [26] -> \VexRiscv.execute_to_memory_MUL_LL [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10206 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [27] -> \VexRiscv.execute_to_memory_MUL_LL [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10207 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [28] -> \VexRiscv.execute_to_memory_MUL_LL [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10208 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [29] -> \VexRiscv.execute_to_memory_MUL_LL [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10209 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [30] -> \VexRiscv.execute_to_memory_MUL_LL [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10210 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_LL[31:0] [31] -> \VexRiscv.execute_to_memory_MUL_LL [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10213 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [0] -> \VexRiscv.memory_DivPlugin_div_result [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10214 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [1] -> \VexRiscv.memory_DivPlugin_div_result [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10215 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [2] -> \VexRiscv.memory_DivPlugin_div_result [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10216 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [3] -> \VexRiscv.memory_DivPlugin_div_result [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10217 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [4] -> \VexRiscv.memory_DivPlugin_div_result [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10218 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [5] -> \VexRiscv.memory_DivPlugin_div_result [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10219 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [6] -> \VexRiscv.memory_DivPlugin_div_result [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10220 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [7] -> \VexRiscv.memory_DivPlugin_div_result [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10221 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [8] -> \VexRiscv.memory_DivPlugin_div_result [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10222 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [9] -> \VexRiscv.memory_DivPlugin_div_result [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10223 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [10] -> \VexRiscv.memory_DivPlugin_div_result [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10224 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [11] -> \VexRiscv.memory_DivPlugin_div_result [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10225 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [12] -> \VexRiscv.memory_DivPlugin_div_result [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10226 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [13] -> \VexRiscv.memory_DivPlugin_div_result [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10227 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [14] -> \VexRiscv.memory_DivPlugin_div_result [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10228 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [15] -> \VexRiscv.memory_DivPlugin_div_result [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10229 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [16] -> \VexRiscv.memory_DivPlugin_div_result [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10230 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [17] -> \VexRiscv.memory_DivPlugin_div_result [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10231 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [18] -> \VexRiscv.memory_DivPlugin_div_result [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10232 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [19] -> \VexRiscv.memory_DivPlugin_div_result [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10233 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [20] -> \VexRiscv.memory_DivPlugin_div_result [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10234 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [21] -> \VexRiscv.memory_DivPlugin_div_result [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10235 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [22] -> \VexRiscv.memory_DivPlugin_div_result [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10236 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [23] -> \VexRiscv.memory_DivPlugin_div_result [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10237 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [24] -> \VexRiscv.memory_DivPlugin_div_result [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10238 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [25] -> \VexRiscv.memory_DivPlugin_div_result [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10239 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [26] -> \VexRiscv.memory_DivPlugin_div_result [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10240 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [27] -> \VexRiscv.memory_DivPlugin_div_result [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10241 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [28] -> \VexRiscv.memory_DivPlugin_div_result [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10242 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [29] -> \VexRiscv.memory_DivPlugin_div_result [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10243 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [30] -> \VexRiscv.memory_DivPlugin_div_result [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10244 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_result[31:0] [31] -> \VexRiscv.memory_DivPlugin_div_result [31].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10245 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2630_Y -> \VexRiscv.memory_DivPlugin_div_done.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10246 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_div_needRevert[0:0] -> \VexRiscv.memory_DivPlugin_div_needRevert.
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10247 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [0] -> \VexRiscv.memory_DivPlugin_accumulator [0].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10248 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [1] -> \VexRiscv.memory_DivPlugin_accumulator [1].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10249 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [2] -> \VexRiscv.memory_DivPlugin_accumulator [2].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10250 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [3] -> \VexRiscv.memory_DivPlugin_accumulator [3].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10251 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [4] -> \VexRiscv.memory_DivPlugin_accumulator [4].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10252 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [5] -> \VexRiscv.memory_DivPlugin_accumulator [5].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10253 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [6] -> \VexRiscv.memory_DivPlugin_accumulator [6].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10254 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [7] -> \VexRiscv.memory_DivPlugin_accumulator [7].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10255 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [8] -> \VexRiscv.memory_DivPlugin_accumulator [8].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10256 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [9] -> \VexRiscv.memory_DivPlugin_accumulator [9].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10257 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [10] -> \VexRiscv.memory_DivPlugin_accumulator [10].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10258 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [11] -> \VexRiscv.memory_DivPlugin_accumulator [11].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10259 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [12] -> \VexRiscv.memory_DivPlugin_accumulator [12].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10260 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [13] -> \VexRiscv.memory_DivPlugin_accumulator [13].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10261 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [14] -> \VexRiscv.memory_DivPlugin_accumulator [14].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10262 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [15] -> \VexRiscv.memory_DivPlugin_accumulator [15].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10263 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [16] -> \VexRiscv.memory_DivPlugin_accumulator [16].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10264 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [17] -> \VexRiscv.memory_DivPlugin_accumulator [17].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10265 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [18] -> \VexRiscv.memory_DivPlugin_accumulator [18].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10266 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [19] -> \VexRiscv.memory_DivPlugin_accumulator [19].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10267 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [20] -> \VexRiscv.memory_DivPlugin_accumulator [20].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10268 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [21] -> \VexRiscv.memory_DivPlugin_accumulator [21].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10269 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [22] -> \VexRiscv.memory_DivPlugin_accumulator [22].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10270 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [23] -> \VexRiscv.memory_DivPlugin_accumulator [23].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10271 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [24] -> \VexRiscv.memory_DivPlugin_accumulator [24].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10272 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [25] -> \VexRiscv.memory_DivPlugin_accumulator [25].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10273 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [26] -> \VexRiscv.memory_DivPlugin_accumulator [26].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10274 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [27] -> \VexRiscv.memory_DivPlugin_accumulator [27].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10275 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [28] -> \VexRiscv.memory_DivPlugin_accumulator [28].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10276 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [29] -> \VexRiscv.memory_DivPlugin_accumulator [29].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10277 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [30] -> \VexRiscv.memory_DivPlugin_accumulator [30].
  converting $__DFFS_PN0_ cell $auto$simplemap.cc:420:simplemap_dff$10278 to $__DFFSE_PN0 for $techmap\VexRiscv.$procmux$2500_Y [31] -> \VexRiscv.memory_DivPlugin_accumulator [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10312 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [0] -> \VexRiscv.memory_DivPlugin_rs2 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10313 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [1] -> \VexRiscv.memory_DivPlugin_rs2 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10314 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [2] -> \VexRiscv.memory_DivPlugin_rs2 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10315 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [3] -> \VexRiscv.memory_DivPlugin_rs2 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10316 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [4] -> \VexRiscv.memory_DivPlugin_rs2 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10317 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [5] -> \VexRiscv.memory_DivPlugin_rs2 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10318 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [6] -> \VexRiscv.memory_DivPlugin_rs2 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10319 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [7] -> \VexRiscv.memory_DivPlugin_rs2 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10320 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [8] -> \VexRiscv.memory_DivPlugin_rs2 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10321 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [9] -> \VexRiscv.memory_DivPlugin_rs2 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10322 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [10] -> \VexRiscv.memory_DivPlugin_rs2 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10323 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [11] -> \VexRiscv.memory_DivPlugin_rs2 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10324 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [12] -> \VexRiscv.memory_DivPlugin_rs2 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10325 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [13] -> \VexRiscv.memory_DivPlugin_rs2 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10326 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [14] -> \VexRiscv.memory_DivPlugin_rs2 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10327 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [15] -> \VexRiscv.memory_DivPlugin_rs2 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10328 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [16] -> \VexRiscv.memory_DivPlugin_rs2 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10329 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [17] -> \VexRiscv.memory_DivPlugin_rs2 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10330 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [18] -> \VexRiscv.memory_DivPlugin_rs2 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10331 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [19] -> \VexRiscv.memory_DivPlugin_rs2 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10332 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [20] -> \VexRiscv.memory_DivPlugin_rs2 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10333 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [21] -> \VexRiscv.memory_DivPlugin_rs2 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10334 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [22] -> \VexRiscv.memory_DivPlugin_rs2 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10335 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [23] -> \VexRiscv.memory_DivPlugin_rs2 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10336 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [24] -> \VexRiscv.memory_DivPlugin_rs2 [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10337 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [25] -> \VexRiscv.memory_DivPlugin_rs2 [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10338 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [26] -> \VexRiscv.memory_DivPlugin_rs2 [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10339 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [27] -> \VexRiscv.memory_DivPlugin_rs2 [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10340 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [28] -> \VexRiscv.memory_DivPlugin_rs2 [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10341 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [29] -> \VexRiscv.memory_DivPlugin_rs2 [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10342 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [30] -> \VexRiscv.memory_DivPlugin_rs2 [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10343 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs2[31:0] [31] -> \VexRiscv.memory_DivPlugin_rs2 [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10344 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [0] -> \VexRiscv.memory_DivPlugin_rs1 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10345 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [1] -> \VexRiscv.memory_DivPlugin_rs1 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10346 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [2] -> \VexRiscv.memory_DivPlugin_rs1 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10347 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [3] -> \VexRiscv.memory_DivPlugin_rs1 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10348 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [4] -> \VexRiscv.memory_DivPlugin_rs1 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10349 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [5] -> \VexRiscv.memory_DivPlugin_rs1 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10350 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [6] -> \VexRiscv.memory_DivPlugin_rs1 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10351 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [7] -> \VexRiscv.memory_DivPlugin_rs1 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10352 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [8] -> \VexRiscv.memory_DivPlugin_rs1 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10353 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [9] -> \VexRiscv.memory_DivPlugin_rs1 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10354 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [10] -> \VexRiscv.memory_DivPlugin_rs1 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10355 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [11] -> \VexRiscv.memory_DivPlugin_rs1 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10356 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [12] -> \VexRiscv.memory_DivPlugin_rs1 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10357 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [13] -> \VexRiscv.memory_DivPlugin_rs1 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10358 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [14] -> \VexRiscv.memory_DivPlugin_rs1 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10359 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [15] -> \VexRiscv.memory_DivPlugin_rs1 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10360 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [16] -> \VexRiscv.memory_DivPlugin_rs1 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10361 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [17] -> \VexRiscv.memory_DivPlugin_rs1 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10362 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [18] -> \VexRiscv.memory_DivPlugin_rs1 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10363 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [19] -> \VexRiscv.memory_DivPlugin_rs1 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10364 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [20] -> \VexRiscv.memory_DivPlugin_rs1 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10365 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [21] -> \VexRiscv.memory_DivPlugin_rs1 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10366 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [22] -> \VexRiscv.memory_DivPlugin_rs1 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10367 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [23] -> \VexRiscv.memory_DivPlugin_rs1 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10368 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [24] -> \VexRiscv.memory_DivPlugin_rs1 [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10369 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [25] -> \VexRiscv.memory_DivPlugin_rs1 [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10370 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [26] -> \VexRiscv.memory_DivPlugin_rs1 [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10371 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [27] -> \VexRiscv.memory_DivPlugin_rs1 [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10372 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [28] -> \VexRiscv.memory_DivPlugin_rs1 [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10373 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [29] -> \VexRiscv.memory_DivPlugin_rs1 [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10374 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [30] -> \VexRiscv.memory_DivPlugin_rs1 [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10375 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [31] -> \VexRiscv.memory_DivPlugin_rs1 [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10377 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_interrupt_targetPrivilege[1:0] [0] -> \VexRiscv.CsrPlugin_interrupt_targetPrivilege [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10378 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_interrupt_targetPrivilege[1:0] [1] -> \VexRiscv.CsrPlugin_interrupt_targetPrivilege [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10379 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_interrupt_code[3:0] [0] -> \VexRiscv.CsrPlugin_interrupt_code [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10380 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_interrupt_code[3:0] [1] -> \VexRiscv.CsrPlugin_interrupt_code [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10381 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_interrupt_code[3:0] [2] -> \VexRiscv.CsrPlugin_interrupt_code [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10382 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_interrupt_code[3:0] [3] -> \VexRiscv.CsrPlugin_interrupt_code [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10383 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [0] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10384 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [1] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10385 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [2] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10386 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [3] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10387 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [4] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10388 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [5] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10389 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [6] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10390 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [7] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10391 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [8] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10392 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [9] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10393 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [10] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10394 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [11] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10395 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [12] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10396 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [13] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10397 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [14] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10398 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [15] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10399 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [16] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10400 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [17] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10401 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [18] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10402 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [19] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10403 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [20] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10404 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [21] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10405 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [22] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10406 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [23] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10407 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [24] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10408 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [25] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10409 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [26] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10410 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [27] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10411 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [28] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10412 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [29] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10413 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [30] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10414 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0] [31] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10415 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0] [0] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10416 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0] [1] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [1].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$10417 to $__DFFSE_PP1 for $techmap\VexRiscv.$procmux$2676_Y [2] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [2].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$10418 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2676_Y [3] -> \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10419 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [0] -> \VexRiscv.CsrPlugin_mtval [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10420 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [1] -> \VexRiscv.CsrPlugin_mtval [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10421 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [2] -> \VexRiscv.CsrPlugin_mtval [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10422 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [3] -> \VexRiscv.CsrPlugin_mtval [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10423 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [4] -> \VexRiscv.CsrPlugin_mtval [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10424 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [5] -> \VexRiscv.CsrPlugin_mtval [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10425 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [6] -> \VexRiscv.CsrPlugin_mtval [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10426 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [7] -> \VexRiscv.CsrPlugin_mtval [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10427 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [8] -> \VexRiscv.CsrPlugin_mtval [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10428 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [9] -> \VexRiscv.CsrPlugin_mtval [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10429 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [10] -> \VexRiscv.CsrPlugin_mtval [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10430 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [11] -> \VexRiscv.CsrPlugin_mtval [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10431 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [12] -> \VexRiscv.CsrPlugin_mtval [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10432 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [13] -> \VexRiscv.CsrPlugin_mtval [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10433 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [14] -> \VexRiscv.CsrPlugin_mtval [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10434 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [15] -> \VexRiscv.CsrPlugin_mtval [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10435 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [16] -> \VexRiscv.CsrPlugin_mtval [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10436 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [17] -> \VexRiscv.CsrPlugin_mtval [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10437 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [18] -> \VexRiscv.CsrPlugin_mtval [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10438 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [19] -> \VexRiscv.CsrPlugin_mtval [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10439 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [20] -> \VexRiscv.CsrPlugin_mtval [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10440 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [21] -> \VexRiscv.CsrPlugin_mtval [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10441 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [22] -> \VexRiscv.CsrPlugin_mtval [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10442 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [23] -> \VexRiscv.CsrPlugin_mtval [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10443 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [24] -> \VexRiscv.CsrPlugin_mtval [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10444 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [25] -> \VexRiscv.CsrPlugin_mtval [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10445 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [26] -> \VexRiscv.CsrPlugin_mtval [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10446 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [27] -> \VexRiscv.CsrPlugin_mtval [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10447 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [28] -> \VexRiscv.CsrPlugin_mtval [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10448 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [29] -> \VexRiscv.CsrPlugin_mtval [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10449 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [30] -> \VexRiscv.CsrPlugin_mtval [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10450 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtval[31:0] [31] -> \VexRiscv.CsrPlugin_mtval [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10451 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mcause_exceptionCode[3:0] [0] -> \VexRiscv.CsrPlugin_mcause_exceptionCode [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10452 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mcause_exceptionCode[3:0] [1] -> \VexRiscv.CsrPlugin_mcause_exceptionCode [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10453 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mcause_exceptionCode[3:0] [2] -> \VexRiscv.CsrPlugin_mcause_exceptionCode [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10454 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mcause_exceptionCode[3:0] [3] -> \VexRiscv.CsrPlugin_mcause_exceptionCode [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10455 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mcause_interrupt[0:0] -> \VexRiscv.CsrPlugin_mcause_interrupt.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10490 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [0] -> \VexRiscv.CsrPlugin_mtvec_base [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10491 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [1] -> \VexRiscv.CsrPlugin_mtvec_base [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10492 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [2] -> \VexRiscv.CsrPlugin_mtvec_base [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10493 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [3] -> \VexRiscv.CsrPlugin_mtvec_base [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10494 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [4] -> \VexRiscv.CsrPlugin_mtvec_base [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10495 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [5] -> \VexRiscv.CsrPlugin_mtvec_base [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10496 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [6] -> \VexRiscv.CsrPlugin_mtvec_base [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10497 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [7] -> \VexRiscv.CsrPlugin_mtvec_base [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10498 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [8] -> \VexRiscv.CsrPlugin_mtvec_base [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10499 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [9] -> \VexRiscv.CsrPlugin_mtvec_base [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10500 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [10] -> \VexRiscv.CsrPlugin_mtvec_base [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10501 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [11] -> \VexRiscv.CsrPlugin_mtvec_base [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10502 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [12] -> \VexRiscv.CsrPlugin_mtvec_base [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10503 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [13] -> \VexRiscv.CsrPlugin_mtvec_base [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10504 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [14] -> \VexRiscv.CsrPlugin_mtvec_base [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10505 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [15] -> \VexRiscv.CsrPlugin_mtvec_base [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10506 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [16] -> \VexRiscv.CsrPlugin_mtvec_base [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10507 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [17] -> \VexRiscv.CsrPlugin_mtvec_base [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10508 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [18] -> \VexRiscv.CsrPlugin_mtvec_base [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10509 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [19] -> \VexRiscv.CsrPlugin_mtvec_base [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10510 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [20] -> \VexRiscv.CsrPlugin_mtvec_base [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10511 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [21] -> \VexRiscv.CsrPlugin_mtvec_base [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10512 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [22] -> \VexRiscv.CsrPlugin_mtvec_base [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10513 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [23] -> \VexRiscv.CsrPlugin_mtvec_base [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10514 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [24] -> \VexRiscv.CsrPlugin_mtvec_base [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10515 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [25] -> \VexRiscv.CsrPlugin_mtvec_base [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10516 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [26] -> \VexRiscv.CsrPlugin_mtvec_base [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10517 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [27] -> \VexRiscv.CsrPlugin_mtvec_base [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10518 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [28] -> \VexRiscv.CsrPlugin_mtvec_base [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10519 to $_DFFE_PP_ for $techmap\VexRiscv.$0\CsrPlugin_mtvec_base[29:0] [29] -> \VexRiscv.CsrPlugin_mtvec_base [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10520 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [0] -> \VexRiscv._zz_175_ [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10521 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [1] -> \VexRiscv._zz_175_ [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10522 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [2] -> \VexRiscv._zz_175_ [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10523 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [3] -> \VexRiscv._zz_175_ [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10524 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [4] -> \VexRiscv._zz_175_ [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10525 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [5] -> \VexRiscv._zz_175_ [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10526 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [6] -> \VexRiscv._zz_175_ [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10527 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [7] -> \VexRiscv._zz_175_ [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10528 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [8] -> \VexRiscv._zz_175_ [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10529 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [9] -> \VexRiscv._zz_175_ [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10530 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [10] -> \VexRiscv._zz_175_ [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10531 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [11] -> \VexRiscv._zz_175_ [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10532 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [12] -> \VexRiscv._zz_175_ [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10533 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [13] -> \VexRiscv._zz_175_ [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10534 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [14] -> \VexRiscv._zz_175_ [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10535 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [15] -> \VexRiscv._zz_175_ [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10536 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [16] -> \VexRiscv._zz_175_ [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10537 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [17] -> \VexRiscv._zz_175_ [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10538 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [18] -> \VexRiscv._zz_175_ [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10539 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [19] -> \VexRiscv._zz_175_ [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10540 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [20] -> \VexRiscv._zz_175_ [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10541 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [21] -> \VexRiscv._zz_175_ [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10542 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [22] -> \VexRiscv._zz_175_ [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10543 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [23] -> \VexRiscv._zz_175_ [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10544 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [24] -> \VexRiscv._zz_175_ [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10545 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [25] -> \VexRiscv._zz_175_ [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10546 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [26] -> \VexRiscv._zz_175_ [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10547 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [27] -> \VexRiscv._zz_175_ [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10548 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [28] -> \VexRiscv._zz_175_ [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10549 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [29] -> \VexRiscv._zz_175_ [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10550 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [30] -> \VexRiscv._zz_175_ [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10551 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_175_[31:0] [31] -> \VexRiscv._zz_175_ [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10552 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_174_[4:0] [0] -> \VexRiscv._zz_174_ [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10553 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_174_[4:0] [1] -> \VexRiscv._zz_174_ [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10554 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_174_[4:0] [2] -> \VexRiscv._zz_174_ [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10555 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_174_[4:0] [3] -> \VexRiscv._zz_174_ [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10556 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_174_[4:0] [4] -> \VexRiscv._zz_174_ [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10557 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_140_[2:0] [0] -> \VexRiscv._zz_140_ [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10558 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_140_[2:0] [1] -> \VexRiscv._zz_140_ [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10559 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_140_[2:0] [2] -> \VexRiscv._zz_140_ [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10560 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_139_[3:0] [0] -> \VexRiscv._zz_139_ [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10561 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_139_[3:0] [1] -> \VexRiscv._zz_139_ [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10562 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_139_[3:0] [2] -> \VexRiscv._zz_139_ [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10563 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_139_[3:0] [3] -> \VexRiscv._zz_139_ [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10564 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [0] -> \VexRiscv._zz_138_ [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10565 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [1] -> \VexRiscv._zz_138_ [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10566 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [2] -> \VexRiscv._zz_138_ [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10567 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [3] -> \VexRiscv._zz_138_ [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10568 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [4] -> \VexRiscv._zz_138_ [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10569 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [5] -> \VexRiscv._zz_138_ [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10570 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [6] -> \VexRiscv._zz_138_ [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10571 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [7] -> \VexRiscv._zz_138_ [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10572 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [8] -> \VexRiscv._zz_138_ [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10573 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [9] -> \VexRiscv._zz_138_ [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10574 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [10] -> \VexRiscv._zz_138_ [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10575 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [11] -> \VexRiscv._zz_138_ [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10576 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [12] -> \VexRiscv._zz_138_ [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10577 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [13] -> \VexRiscv._zz_138_ [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10578 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [14] -> \VexRiscv._zz_138_ [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10579 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [15] -> \VexRiscv._zz_138_ [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10580 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [16] -> \VexRiscv._zz_138_ [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10581 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [17] -> \VexRiscv._zz_138_ [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10582 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [18] -> \VexRiscv._zz_138_ [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10583 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [19] -> \VexRiscv._zz_138_ [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10584 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [20] -> \VexRiscv._zz_138_ [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10585 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [21] -> \VexRiscv._zz_138_ [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10586 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [22] -> \VexRiscv._zz_138_ [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10587 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [23] -> \VexRiscv._zz_138_ [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10588 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [24] -> \VexRiscv._zz_138_ [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10589 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [25] -> \VexRiscv._zz_138_ [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10590 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [26] -> \VexRiscv._zz_138_ [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10591 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [27] -> \VexRiscv._zz_138_ [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10592 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [28] -> \VexRiscv._zz_138_ [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10593 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [29] -> \VexRiscv._zz_138_ [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10594 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [30] -> \VexRiscv._zz_138_ [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10595 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_138_[31:0] [31] -> \VexRiscv._zz_138_ [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10598 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [2] -> \VexRiscv._zz_137_ [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10599 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [3] -> \VexRiscv._zz_137_ [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10600 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [4] -> \VexRiscv._zz_137_ [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10601 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [5] -> \VexRiscv._zz_137_ [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10602 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [6] -> \VexRiscv._zz_137_ [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10603 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [7] -> \VexRiscv._zz_137_ [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10604 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [8] -> \VexRiscv._zz_137_ [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10605 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [9] -> \VexRiscv._zz_137_ [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10606 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [10] -> \VexRiscv._zz_137_ [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10607 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [11] -> \VexRiscv._zz_137_ [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10608 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [12] -> \VexRiscv._zz_137_ [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10609 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [13] -> \VexRiscv._zz_137_ [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10610 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [14] -> \VexRiscv._zz_137_ [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10611 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [15] -> \VexRiscv._zz_137_ [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10612 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [16] -> \VexRiscv._zz_137_ [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10613 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [17] -> \VexRiscv._zz_137_ [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10614 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [18] -> \VexRiscv._zz_137_ [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10615 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [19] -> \VexRiscv._zz_137_ [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10616 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [20] -> \VexRiscv._zz_137_ [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10617 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [21] -> \VexRiscv._zz_137_ [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10618 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [22] -> \VexRiscv._zz_137_ [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10619 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [23] -> \VexRiscv._zz_137_ [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10620 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [24] -> \VexRiscv._zz_137_ [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10621 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [25] -> \VexRiscv._zz_137_ [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10622 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [26] -> \VexRiscv._zz_137_ [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10623 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [27] -> \VexRiscv._zz_137_ [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10624 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [28] -> \VexRiscv._zz_137_ [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10625 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [29] -> \VexRiscv._zz_137_ [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10626 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [30] -> \VexRiscv._zz_137_ [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10627 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_137_[31:0] [31] -> \VexRiscv._zz_137_ [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10628 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_136_[0:0] -> \VexRiscv._zz_136_.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10629 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_133_[2:0] [0] -> \VexRiscv._zz_133_ [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10630 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_133_[2:0] [1] -> \VexRiscv._zz_133_ [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10631 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_133_[2:0] [2] -> \VexRiscv._zz_133_ [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10632 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_132_[3:0] [0] -> \VexRiscv._zz_132_ [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10633 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_132_[3:0] [1] -> \VexRiscv._zz_132_ [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10634 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_132_[3:0] [2] -> \VexRiscv._zz_132_ [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10635 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_132_[3:0] [3] -> \VexRiscv._zz_132_ [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10636 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [0] -> \VexRiscv._zz_131_ [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10637 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [1] -> \VexRiscv._zz_131_ [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10638 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [2] -> \VexRiscv._zz_131_ [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10639 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [3] -> \VexRiscv._zz_131_ [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10640 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [4] -> \VexRiscv._zz_131_ [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10641 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [5] -> \VexRiscv._zz_131_ [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10642 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [6] -> \VexRiscv._zz_131_ [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10643 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [7] -> \VexRiscv._zz_131_ [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10644 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [8] -> \VexRiscv._zz_131_ [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10645 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [9] -> \VexRiscv._zz_131_ [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10646 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [10] -> \VexRiscv._zz_131_ [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10647 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [11] -> \VexRiscv._zz_131_ [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10648 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [12] -> \VexRiscv._zz_131_ [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10649 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [13] -> \VexRiscv._zz_131_ [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10650 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [14] -> \VexRiscv._zz_131_ [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10651 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [15] -> \VexRiscv._zz_131_ [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10652 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [16] -> \VexRiscv._zz_131_ [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10653 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [17] -> \VexRiscv._zz_131_ [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10654 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [18] -> \VexRiscv._zz_131_ [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10655 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [19] -> \VexRiscv._zz_131_ [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10656 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [20] -> \VexRiscv._zz_131_ [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10657 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [21] -> \VexRiscv._zz_131_ [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10658 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [22] -> \VexRiscv._zz_131_ [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10659 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [23] -> \VexRiscv._zz_131_ [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10660 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [24] -> \VexRiscv._zz_131_ [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10661 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [25] -> \VexRiscv._zz_131_ [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10662 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [26] -> \VexRiscv._zz_131_ [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10663 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [27] -> \VexRiscv._zz_131_ [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10664 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [28] -> \VexRiscv._zz_131_ [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10665 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [29] -> \VexRiscv._zz_131_ [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10666 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [30] -> \VexRiscv._zz_131_ [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10667 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_131_[31:0] [31] -> \VexRiscv._zz_131_ [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10670 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [2] -> \VexRiscv._zz_130_ [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10671 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [3] -> \VexRiscv._zz_130_ [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10672 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [4] -> \VexRiscv._zz_130_ [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10673 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [5] -> \VexRiscv._zz_130_ [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10674 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [6] -> \VexRiscv._zz_130_ [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10675 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [7] -> \VexRiscv._zz_130_ [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10676 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [8] -> \VexRiscv._zz_130_ [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10677 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [9] -> \VexRiscv._zz_130_ [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10678 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [10] -> \VexRiscv._zz_130_ [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10679 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [11] -> \VexRiscv._zz_130_ [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10680 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [12] -> \VexRiscv._zz_130_ [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10681 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [13] -> \VexRiscv._zz_130_ [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10682 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [14] -> \VexRiscv._zz_130_ [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10683 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [15] -> \VexRiscv._zz_130_ [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10684 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [16] -> \VexRiscv._zz_130_ [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10685 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [17] -> \VexRiscv._zz_130_ [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10686 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [18] -> \VexRiscv._zz_130_ [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10687 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [19] -> \VexRiscv._zz_130_ [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10688 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [20] -> \VexRiscv._zz_130_ [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10689 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [21] -> \VexRiscv._zz_130_ [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10690 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [22] -> \VexRiscv._zz_130_ [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10691 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [23] -> \VexRiscv._zz_130_ [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10692 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [24] -> \VexRiscv._zz_130_ [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10693 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [25] -> \VexRiscv._zz_130_ [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10694 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [26] -> \VexRiscv._zz_130_ [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10695 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [27] -> \VexRiscv._zz_130_ [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10696 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [28] -> \VexRiscv._zz_130_ [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10697 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [29] -> \VexRiscv._zz_130_ [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10698 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [30] -> \VexRiscv._zz_130_ [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10699 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_130_[31:0] [31] -> \VexRiscv._zz_130_ [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10700 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_129_[0:0] -> \VexRiscv._zz_129_.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10701 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [2] -> \VexRiscv._zz_115_ [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10702 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [3] -> \VexRiscv._zz_115_ [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10703 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [4] -> \VexRiscv._zz_115_ [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10704 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [5] -> \VexRiscv._zz_115_ [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10705 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [6] -> \VexRiscv._zz_115_ [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10706 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [7] -> \VexRiscv._zz_115_ [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10707 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [8] -> \VexRiscv._zz_115_ [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10708 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [9] -> \VexRiscv._zz_115_ [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10709 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [10] -> \VexRiscv._zz_115_ [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10710 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [11] -> \VexRiscv._zz_115_ [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10711 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [12] -> \VexRiscv._zz_115_ [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10712 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [13] -> \VexRiscv._zz_115_ [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10713 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [14] -> \VexRiscv._zz_115_ [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10714 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [15] -> \VexRiscv._zz_115_ [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10715 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [16] -> \VexRiscv._zz_115_ [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10716 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [17] -> \VexRiscv._zz_115_ [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10717 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [18] -> \VexRiscv._zz_115_ [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10718 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [19] -> \VexRiscv._zz_115_ [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10719 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [20] -> \VexRiscv._zz_115_ [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10720 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [21] -> \VexRiscv._zz_115_ [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10721 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [22] -> \VexRiscv._zz_115_ [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10722 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [23] -> \VexRiscv._zz_115_ [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10723 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [24] -> \VexRiscv._zz_115_ [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10724 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [25] -> \VexRiscv._zz_115_ [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10725 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [26] -> \VexRiscv._zz_115_ [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10726 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [27] -> \VexRiscv._zz_115_ [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10727 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [28] -> \VexRiscv._zz_115_ [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10728 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [29] -> \VexRiscv._zz_115_ [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10729 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [30] -> \VexRiscv._zz_115_ [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10730 to $_DFFE_PP_ for $techmap\VexRiscv.$0\_zz_115_[31:0] [31] -> \VexRiscv._zz_115_ [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17455 to $_DFFE_PP_ for $auto$rtlil.cc:1942:Mux$5585 [0] -> \memdat_2 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17456 to $_DFFE_PP_ for $auto$rtlil.cc:1942:Mux$5585 [1] -> \memdat_2 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17457 to $_DFFE_PP_ for $auto$rtlil.cc:1942:Mux$5585 [2] -> \memdat_2 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17458 to $_DFFE_PP_ for $auto$rtlil.cc:1942:Mux$5585 [3] -> \memdat_2 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18953 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_colisions[0:0] -> \VexRiscv.dataCache_1_.stageB_colisions.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18954 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_mask[3:0] [0] -> \VexRiscv.dataCache_1_.stageB_mask [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18955 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_mask[3:0] [1] -> \VexRiscv.dataCache_1_.stageB_mask [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18956 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_mask[3:0] [2] -> \VexRiscv.dataCache_1_.stageB_mask [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18957 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_mask[3:0] [3] -> \VexRiscv.dataCache_1_.stageB_mask [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18958 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_waysHits[0:0] -> \VexRiscv.dataCache_1_.stageB_waysHits.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18959 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [0] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18960 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [1] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18961 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [2] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18962 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [3] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18963 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [4] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18964 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [5] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18965 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [6] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18966 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [7] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18967 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [8] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18968 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [9] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18969 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [10] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18970 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [11] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18971 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [12] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18972 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [13] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18973 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [14] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18974 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [15] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18975 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [16] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18976 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [17] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18977 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [18] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18978 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [19] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18979 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [20] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18980 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [21] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18981 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [22] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18982 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [23] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18983 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [24] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18984 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [25] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18985 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [26] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18986 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [27] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18987 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [28] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18988 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [29] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18989 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [30] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18990 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_dataReadRsp_0[31:0] [31] -> \VexRiscv.dataCache_1_.stageB_dataReadRsp_0 [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18991 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_tagsReadRsp_0_error[0:0] -> \VexRiscv.dataCache_1_.stageB_tagsReadRsp_0_error.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18996 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_mmuRsp_isIoAccess[0:0] -> \VexRiscv.dataCache_1_.stageB_mmuRsp_isIoAccess.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18997 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_size[1:0] [0] -> \VexRiscv.dataCache_1_.stageB_request_size [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18998 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_size[1:0] [1] -> \VexRiscv.dataCache_1_.stageB_request_size [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18999 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [0] -> \VexRiscv.dataCache_1_.stageB_request_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19000 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [1] -> \VexRiscv.dataCache_1_.stageB_request_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19001 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [2] -> \VexRiscv.dataCache_1_.stageB_request_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19002 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [3] -> \VexRiscv.dataCache_1_.stageB_request_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19003 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [4] -> \VexRiscv.dataCache_1_.stageB_request_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19004 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [5] -> \VexRiscv.dataCache_1_.stageB_request_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19005 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [6] -> \VexRiscv.dataCache_1_.stageB_request_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19006 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [7] -> \VexRiscv.dataCache_1_.stageB_request_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19007 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [8] -> \VexRiscv.dataCache_1_.stageB_request_data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19008 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [9] -> \VexRiscv.dataCache_1_.stageB_request_data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19009 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [10] -> \VexRiscv.dataCache_1_.stageB_request_data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19010 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [11] -> \VexRiscv.dataCache_1_.stageB_request_data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19011 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [12] -> \VexRiscv.dataCache_1_.stageB_request_data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19012 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [13] -> \VexRiscv.dataCache_1_.stageB_request_data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19013 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [14] -> \VexRiscv.dataCache_1_.stageB_request_data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19014 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [15] -> \VexRiscv.dataCache_1_.stageB_request_data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19015 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [16] -> \VexRiscv.dataCache_1_.stageB_request_data [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19016 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [17] -> \VexRiscv.dataCache_1_.stageB_request_data [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19017 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [18] -> \VexRiscv.dataCache_1_.stageB_request_data [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19018 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [19] -> \VexRiscv.dataCache_1_.stageB_request_data [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19019 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [20] -> \VexRiscv.dataCache_1_.stageB_request_data [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19020 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [21] -> \VexRiscv.dataCache_1_.stageB_request_data [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19021 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [22] -> \VexRiscv.dataCache_1_.stageB_request_data [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19022 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [23] -> \VexRiscv.dataCache_1_.stageB_request_data [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19023 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [24] -> \VexRiscv.dataCache_1_.stageB_request_data [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19024 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [25] -> \VexRiscv.dataCache_1_.stageB_request_data [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19025 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [26] -> \VexRiscv.dataCache_1_.stageB_request_data [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19026 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [27] -> \VexRiscv.dataCache_1_.stageB_request_data [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19027 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [28] -> \VexRiscv.dataCache_1_.stageB_request_data [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19028 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [29] -> \VexRiscv.dataCache_1_.stageB_request_data [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19029 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [30] -> \VexRiscv.dataCache_1_.stageB_request_data [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19030 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_data[31:0] [31] -> \VexRiscv.dataCache_1_.stageB_request_data [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19031 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageB_request_wr[0:0] -> \VexRiscv.dataCache_1_.stageB_request_wr.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19032 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stage0_colisions_regNextWhen[0:0] -> \VexRiscv.dataCache_1_.stage0_colisions_regNextWhen.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19033 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_mask[3:0] [0] -> \VexRiscv.dataCache_1_.stageA_mask [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19034 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_mask[3:0] [1] -> \VexRiscv.dataCache_1_.stageA_mask [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19035 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_mask[3:0] [2] -> \VexRiscv.dataCache_1_.stageA_mask [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19036 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_mask[3:0] [3] -> \VexRiscv.dataCache_1_.stageA_mask [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19037 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_size[1:0] [0] -> \VexRiscv.dataCache_1_.stageA_request_size [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19038 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_size[1:0] [1] -> \VexRiscv.dataCache_1_.stageA_request_size [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19039 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [0] -> \VexRiscv.dataCache_1_.stageA_request_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19040 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [1] -> \VexRiscv.dataCache_1_.stageA_request_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19041 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [2] -> \VexRiscv.dataCache_1_.stageA_request_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19042 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [3] -> \VexRiscv.dataCache_1_.stageA_request_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19043 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [4] -> \VexRiscv.dataCache_1_.stageA_request_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19044 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [5] -> \VexRiscv.dataCache_1_.stageA_request_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19045 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [6] -> \VexRiscv.dataCache_1_.stageA_request_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19046 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [7] -> \VexRiscv.dataCache_1_.stageA_request_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19047 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [8] -> \VexRiscv.dataCache_1_.stageA_request_data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19048 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [9] -> \VexRiscv.dataCache_1_.stageA_request_data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19049 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [10] -> \VexRiscv.dataCache_1_.stageA_request_data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19050 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [11] -> \VexRiscv.dataCache_1_.stageA_request_data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19051 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [12] -> \VexRiscv.dataCache_1_.stageA_request_data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19052 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [13] -> \VexRiscv.dataCache_1_.stageA_request_data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19053 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [14] -> \VexRiscv.dataCache_1_.stageA_request_data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19054 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [15] -> \VexRiscv.dataCache_1_.stageA_request_data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19055 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [16] -> \VexRiscv.dataCache_1_.stageA_request_data [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19056 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [17] -> \VexRiscv.dataCache_1_.stageA_request_data [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19057 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [18] -> \VexRiscv.dataCache_1_.stageA_request_data [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19058 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [19] -> \VexRiscv.dataCache_1_.stageA_request_data [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19059 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [20] -> \VexRiscv.dataCache_1_.stageA_request_data [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19060 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [21] -> \VexRiscv.dataCache_1_.stageA_request_data [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19061 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [22] -> \VexRiscv.dataCache_1_.stageA_request_data [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19062 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [23] -> \VexRiscv.dataCache_1_.stageA_request_data [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19063 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [24] -> \VexRiscv.dataCache_1_.stageA_request_data [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19064 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [25] -> \VexRiscv.dataCache_1_.stageA_request_data [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19065 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [26] -> \VexRiscv.dataCache_1_.stageA_request_data [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19066 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [27] -> \VexRiscv.dataCache_1_.stageA_request_data [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19067 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [28] -> \VexRiscv.dataCache_1_.stageA_request_data [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19068 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [29] -> \VexRiscv.dataCache_1_.stageA_request_data [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19069 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [30] -> \VexRiscv.dataCache_1_.stageA_request_data [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19070 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_data[31:0] [31] -> \VexRiscv.dataCache_1_.stageA_request_data [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19071 to $_DFFE_PP_ for $techmap\VexRiscv.dataCache_1_.$0\stageA_request_wr[0:0] -> \VexRiscv.dataCache_1_.stageA_request_wr.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19072 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1954_Y -> \VexRiscv.dataCache_1_.loader_error.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19076 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1966_Y -> \VexRiscv.dataCache_1_.loader_valid.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19077 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1973_Y -> \VexRiscv.dataCache_1_.stageB_memCmdSent.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19079 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1947_Y [0] -> \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [0].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19080 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1947_Y [1] -> \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [1].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19081 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1947_Y [2] -> \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [2].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19082 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1947_Y [3] -> \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [3].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19083 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1947_Y [4] -> \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [4].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19091 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [0] -> \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [12].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19092 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [1] -> \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [13].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19093 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [2] -> \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [14].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19094 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [3] -> \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [15].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19095 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [4] -> \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [16].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19096 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [5] -> \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [17].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19097 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [6] -> \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [18].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19098 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [7] -> \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [19].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19099 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [8] -> \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [20].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19100 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [9] -> \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [21].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19101 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [10] -> \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [22].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19102 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [11] -> \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [23].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19103 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [12] -> \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [24].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19104 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [13] -> \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [25].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19105 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [14] -> \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [26].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19106 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [15] -> \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [27].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19107 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [16] -> \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [28].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19108 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [17] -> \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [29].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19109 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [18] -> \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [30].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19110 to $__DFFSE_PP0 for $techmap\VexRiscv.dataCache_1_.$procmux$1930_Y [19] -> \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [31].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19751 to $__DFFSE_PP0 for $techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1852_Y [0] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex [0].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19752 to $__DFFSE_PP0 for $techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1852_Y [1] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex [1].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19753 to $__DFFSE_PP0 for $techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1852_Y [2] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex [2].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19754 to $__DFFSE_PP0 for $techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1859_Y -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent.
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$19755 to $__DFFSE_PP1 for $techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1866_Y -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19756 to $__DFFSE_PP0 for $techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1871_Y -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_hadError.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19757 to $__DFFSE_PP0 for $techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1882_Y -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19758 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_hit_error[0:0] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_error.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19759 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_hit_valid[0:0] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19763 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [5] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19764 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [6] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19765 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [7] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19766 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [8] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19767 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [9] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19768 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [10] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19769 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [11] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19770 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [12] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19771 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [13] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19772 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [14] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19773 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [15] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19774 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [16] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19775 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [17] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19776 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [18] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19777 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [19] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19778 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [20] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19779 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [21] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19780 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [22] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19781 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [23] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19782 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [24] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19783 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [25] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19784 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [26] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19785 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [27] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19786 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [28] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19787 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [29] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19788 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [30] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19789 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\decodeStage_mmuRsp_physicalAddress[31:0] [31] -> \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19790 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [0] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19791 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [1] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19792 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [2] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19793 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [3] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19794 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [4] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19795 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [5] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19796 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [6] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19797 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [7] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19798 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [8] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19799 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [9] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19800 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [10] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19801 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [11] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19802 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [12] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19803 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [13] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19804 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [14] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19805 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [15] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19806 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [16] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19807 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [17] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19808 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [18] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19809 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [19] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19810 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [20] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19811 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [21] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19812 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [22] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19813 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [23] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19814 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [24] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19815 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [25] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19816 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [26] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19817 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [27] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19818 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [28] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19819 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [29] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19820 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [30] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19821 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\io_cpu_fetch_data_regNextWhen[31:0] [31] -> \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19822 to $__DFFSE_PP0 for $techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1846_Y [0] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [0].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19823 to $__DFFSE_PP0 for $techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1846_Y [1] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [1].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19824 to $__DFFSE_PP0 for $techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1846_Y [2] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [2].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19825 to $__DFFSE_PP0 for $techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1846_Y [3] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [3].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19826 to $__DFFSE_PP0 for $techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1846_Y [4] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [4].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19827 to $__DFFSE_PP0 for $techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1846_Y [5] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [5].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$19828 to $__DFFSE_PP0 for $techmap\VexRiscv.IBusCachedPlugin_cache.$procmux$1846_Y [6] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19833 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [5] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19834 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [6] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19835 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [7] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19836 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [8] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19837 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [9] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19838 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [10] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19839 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [11] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19840 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [12] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19841 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [13] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19842 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [14] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19843 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [15] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19844 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [16] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19845 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [17] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19846 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [18] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19847 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [19] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19848 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [20] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19849 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [21] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19850 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [22] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19851 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [23] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19852 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [24] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19853 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [25] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19854 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [26] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19855 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [27] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19856 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [28] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19857 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [29] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19858 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [30] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19859 to $_DFFE_PP_ for $techmap\VexRiscv.IBusCachedPlugin_cache.$0\lineLoader_address[31:0] [31] -> \VexRiscv.IBusCachedPlugin_cache.lineLoader_address [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6200 to $_DFFE_PP_ for $auto$rtlil.cc:1942:Mux$5600 [0] -> \memdat_4 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6201 to $_DFFE_PP_ for $auto$rtlil.cc:1942:Mux$5600 [1] -> \memdat_4 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6202 to $_DFFE_PP_ for $auto$rtlil.cc:1942:Mux$5600 [2] -> \memdat_4 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6203 to $_DFFE_PP_ for $auto$rtlil.cc:1942:Mux$5600 [3] -> \memdat_4 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7009 to $_DFFE_PP_ for $auto$rtlil.cc:1942:Mux$5605 [0] -> \memdat_4 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7010 to $_DFFE_PP_ for $auto$rtlil.cc:1942:Mux$5605 [1] -> \memdat_4 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7011 to $_DFFE_PP_ for $auto$rtlil.cc:1942:Mux$5605 [2] -> \memdat_4 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7012 to $_DFFE_PP_ for $auto$rtlil.cc:1942:Mux$5605 [3] -> \memdat_4 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8202 to $_DFFE_PP_ for $auto$rtlil.cc:1942:Mux$5590 [0] -> \memdat_2 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8203 to $_DFFE_PP_ for $auto$rtlil.cc:1942:Mux$5590 [1] -> \memdat_2 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8204 to $_DFFE_PP_ for $auto$rtlil.cc:1942:Mux$5590 [2] -> \memdat_2 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8205 to $_DFFE_PP_ for $auto$rtlil.cc:1942:Mux$5590 [3] -> \memdat_2 [7].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$8959 to $__DFFSE_PP1 for $procmux$4432_Y -> \serial_tx.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$8960 to $__DFFSE_PP0 for $procmux$4419_Y -> \basesoc_soccontroller_reset_storage.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$8962 to $__DFFSE_PP0 for $procmux$4236_Y [0] -> \basesoc_soccontroller_scratch_storage [0].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$8963 to $__DFFSE_PP0 for $procmux$4236_Y [1] -> \basesoc_soccontroller_scratch_storage [1].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$8964 to $__DFFSE_PP0 for $procmux$4236_Y [2] -> \basesoc_soccontroller_scratch_storage [2].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$8965 to $__DFFSE_PP1 for $procmux$4236_Y [3] -> \basesoc_soccontroller_scratch_storage [3].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$8966 to $__DFFSE_PP1 for $procmux$4236_Y [4] -> \basesoc_soccontroller_scratch_storage [4].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$8967 to $__DFFSE_PP1 for $procmux$4236_Y [5] -> \basesoc_soccontroller_scratch_storage [5].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$8968 to $__DFFSE_PP1 for $procmux$4236_Y [6] -> \basesoc_soccontroller_scratch_storage [6].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$8969 to $__DFFSE_PP0 for $procmux$4236_Y [7] -> \basesoc_soccontroller_scratch_storage [7].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$8970 to $__DFFSE_PP0 for $procmux$4039_Y [0] -> \basesoc_soccontroller_scratch_storage [8].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$8971 to $__DFFSE_PP1 for $procmux$4039_Y [1] -> \basesoc_soccontroller_scratch_storage [9].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$8972 to $__DFFSE_PP1 for $procmux$4039_Y [2] -> \basesoc_soccontroller_scratch_storage [10].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$8973 to $__DFFSE_PP0 for $procmux$4039_Y [3] -> \basesoc_soccontroller_scratch_storage [11].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$8974 to $__DFFSE_PP1 for $procmux$4039_Y [4] -> \basesoc_soccontroller_scratch_storage [12].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$8975 to $__DFFSE_PP0 for $procmux$4039_Y [5] -> \basesoc_soccontroller_scratch_storage [13].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$8976 to $__DFFSE_PP1 for $procmux$4039_Y [6] -> \basesoc_soccontroller_scratch_storage [14].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$8977 to $__DFFSE_PP0 for $procmux$4039_Y [7] -> \basesoc_soccontroller_scratch_storage [15].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$8978 to $__DFFSE_PP0 for $procmux$4043_Y [0] -> \basesoc_soccontroller_scratch_storage [16].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$8979 to $__DFFSE_PP0 for $procmux$4043_Y [1] -> \basesoc_soccontroller_scratch_storage [17].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$8980 to $__DFFSE_PP1 for $procmux$4043_Y [2] -> \basesoc_soccontroller_scratch_storage [18].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$8981 to $__DFFSE_PP0 for $procmux$4043_Y [3] -> \basesoc_soccontroller_scratch_storage [19].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$8982 to $__DFFSE_PP1 for $procmux$4043_Y [4] -> \basesoc_soccontroller_scratch_storage [20].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$8983 to $__DFFSE_PP1 for $procmux$4043_Y [5] -> \basesoc_soccontroller_scratch_storage [21].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$8984 to $__DFFSE_PP0 for $procmux$4043_Y [6] -> \basesoc_soccontroller_scratch_storage [22].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$8985 to $__DFFSE_PP0 for $procmux$4043_Y [7] -> \basesoc_soccontroller_scratch_storage [23].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$8986 to $__DFFSE_PP0 for $procmux$3998_Y [0] -> \basesoc_soccontroller_scratch_storage [24].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$8987 to $__DFFSE_PP1 for $procmux$3998_Y [1] -> \basesoc_soccontroller_scratch_storage [25].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$8988 to $__DFFSE_PP0 for $procmux$3998_Y [2] -> \basesoc_soccontroller_scratch_storage [26].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$8989 to $__DFFSE_PP0 for $procmux$3998_Y [3] -> \basesoc_soccontroller_scratch_storage [27].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$8990 to $__DFFSE_PP1 for $procmux$3998_Y [4] -> \basesoc_soccontroller_scratch_storage [28].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$8991 to $__DFFSE_PP0 for $procmux$3998_Y [5] -> \basesoc_soccontroller_scratch_storage [29].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$8992 to $__DFFSE_PP0 for $procmux$3998_Y [6] -> \basesoc_soccontroller_scratch_storage [30].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$8993 to $__DFFSE_PP0 for $procmux$3998_Y [7] -> \basesoc_soccontroller_scratch_storage [31].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$8994 to $__DFFSE_PP0 for $procmux$4407_Y [0] -> \basesoc_soccontroller_bus_errors [0].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$8995 to $__DFFSE_PP0 for $procmux$4407_Y [1] -> \basesoc_soccontroller_bus_errors [1].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$8996 to $__DFFSE_PP0 for $procmux$4407_Y [2] -> \basesoc_soccontroller_bus_errors [2].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$8997 to $__DFFSE_PP0 for $procmux$4407_Y [3] -> \basesoc_soccontroller_bus_errors [3].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$8998 to $__DFFSE_PP0 for $procmux$4407_Y [4] -> \basesoc_soccontroller_bus_errors [4].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$8999 to $__DFFSE_PP0 for $procmux$4407_Y [5] -> \basesoc_soccontroller_bus_errors [5].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9000 to $__DFFSE_PP0 for $procmux$4407_Y [6] -> \basesoc_soccontroller_bus_errors [6].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9001 to $__DFFSE_PP0 for $procmux$4407_Y [7] -> \basesoc_soccontroller_bus_errors [7].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9002 to $__DFFSE_PP0 for $procmux$4407_Y [8] -> \basesoc_soccontroller_bus_errors [8].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9003 to $__DFFSE_PP0 for $procmux$4407_Y [9] -> \basesoc_soccontroller_bus_errors [9].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9004 to $__DFFSE_PP0 for $procmux$4407_Y [10] -> \basesoc_soccontroller_bus_errors [10].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9005 to $__DFFSE_PP0 for $procmux$4407_Y [11] -> \basesoc_soccontroller_bus_errors [11].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9006 to $__DFFSE_PP0 for $procmux$4407_Y [12] -> \basesoc_soccontroller_bus_errors [12].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9007 to $__DFFSE_PP0 for $procmux$4407_Y [13] -> \basesoc_soccontroller_bus_errors [13].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9008 to $__DFFSE_PP0 for $procmux$4407_Y [14] -> \basesoc_soccontroller_bus_errors [14].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9009 to $__DFFSE_PP0 for $procmux$4407_Y [15] -> \basesoc_soccontroller_bus_errors [15].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9010 to $__DFFSE_PP0 for $procmux$4407_Y [16] -> \basesoc_soccontroller_bus_errors [16].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9011 to $__DFFSE_PP0 for $procmux$4407_Y [17] -> \basesoc_soccontroller_bus_errors [17].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9012 to $__DFFSE_PP0 for $procmux$4407_Y [18] -> \basesoc_soccontroller_bus_errors [18].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9013 to $__DFFSE_PP0 for $procmux$4407_Y [19] -> \basesoc_soccontroller_bus_errors [19].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9014 to $__DFFSE_PP0 for $procmux$4407_Y [20] -> \basesoc_soccontroller_bus_errors [20].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9015 to $__DFFSE_PP0 for $procmux$4407_Y [21] -> \basesoc_soccontroller_bus_errors [21].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9016 to $__DFFSE_PP0 for $procmux$4407_Y [22] -> \basesoc_soccontroller_bus_errors [22].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9017 to $__DFFSE_PP0 for $procmux$4407_Y [23] -> \basesoc_soccontroller_bus_errors [23].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9018 to $__DFFSE_PP0 for $procmux$4407_Y [24] -> \basesoc_soccontroller_bus_errors [24].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9019 to $__DFFSE_PP0 for $procmux$4407_Y [25] -> \basesoc_soccontroller_bus_errors [25].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9020 to $__DFFSE_PP0 for $procmux$4407_Y [26] -> \basesoc_soccontroller_bus_errors [26].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9021 to $__DFFSE_PP0 for $procmux$4407_Y [27] -> \basesoc_soccontroller_bus_errors [27].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9022 to $__DFFSE_PP0 for $procmux$4407_Y [28] -> \basesoc_soccontroller_bus_errors [28].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9023 to $__DFFSE_PP0 for $procmux$4407_Y [29] -> \basesoc_soccontroller_bus_errors [29].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9024 to $__DFFSE_PP0 for $procmux$4407_Y [30] -> \basesoc_soccontroller_bus_errors [30].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9025 to $__DFFSE_PP0 for $procmux$4407_Y [31] -> \basesoc_soccontroller_bus_errors [31].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$9029 to $__DFFSE_PP1 for $procmux$4035_Y [0] -> \basesoc_storage [0].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9030 to $__DFFSE_PP0 for $procmux$4035_Y [1] -> \basesoc_storage [1].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9031 to $__DFFSE_PP0 for $procmux$4035_Y [2] -> \basesoc_storage [2].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$9032 to $__DFFSE_PP1 for $procmux$4035_Y [3] -> \basesoc_storage [3].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9033 to $__DFFSE_PP0 for $procmux$4035_Y [4] -> \basesoc_storage [4].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$9034 to $__DFFSE_PP1 for $procmux$4035_Y [5] -> \basesoc_storage [5].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$9035 to $__DFFSE_PP1 for $procmux$4035_Y [6] -> \basesoc_storage [6].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9036 to $__DFFSE_PP0 for $procmux$4035_Y [7] -> \basesoc_storage [7].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$9037 to $__DFFSE_PP1 for $procmux$4002_Y [0] -> \basesoc_storage [8].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9038 to $__DFFSE_PP0 for $procmux$4002_Y [1] -> \basesoc_storage [9].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$9039 to $__DFFSE_PP1 for $procmux$4002_Y [2] -> \basesoc_storage [10].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$9040 to $__DFFSE_PP1 for $procmux$4002_Y [3] -> \basesoc_storage [11].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$9041 to $__DFFSE_PP1 for $procmux$4002_Y [4] -> \basesoc_storage [12].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$9042 to $__DFFSE_PP1 for $procmux$4002_Y [5] -> \basesoc_storage [13].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$9043 to $__DFFSE_PP1 for $procmux$4002_Y [6] -> \basesoc_storage [14].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$9044 to $__DFFSE_PP1 for $procmux$4002_Y [7] -> \basesoc_storage [15].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$9045 to $__DFFSE_PP1 for $procmux$4006_Y [0] -> \basesoc_storage [16].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9046 to $__DFFSE_PP0 for $procmux$4006_Y [1] -> \basesoc_storage [17].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$9047 to $__DFFSE_PP1 for $procmux$4006_Y [2] -> \basesoc_storage [18].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$9048 to $__DFFSE_PP1 for $procmux$4006_Y [3] -> \basesoc_storage [19].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9049 to $__DFFSE_PP0 for $procmux$4006_Y [4] -> \basesoc_storage [20].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$9050 to $__DFFSE_PP1 for $procmux$4006_Y [5] -> \basesoc_storage [21].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9051 to $__DFFSE_PP0 for $procmux$4006_Y [6] -> \basesoc_storage [22].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9052 to $__DFFSE_PP0 for $procmux$4006_Y [7] -> \basesoc_storage [23].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$9053 to $__DFFSE_PP1 for $procmux$4052_Y [0] -> \basesoc_storage [24].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9054 to $__DFFSE_PP0 for $procmux$4052_Y [1] -> \basesoc_storage [25].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9055 to $__DFFSE_PP0 for $procmux$4052_Y [2] -> \basesoc_storage [26].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9056 to $__DFFSE_PP0 for $procmux$4052_Y [3] -> \basesoc_storage [27].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9057 to $__DFFSE_PP0 for $procmux$4052_Y [4] -> \basesoc_storage [28].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9058 to $__DFFSE_PP0 for $procmux$4052_Y [5] -> \basesoc_storage [29].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9059 to $__DFFSE_PP0 for $procmux$4052_Y [6] -> \basesoc_storage [30].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9060 to $__DFFSE_PP0 for $procmux$4052_Y [7] -> \basesoc_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9095 to $_DFFE_PP_ for $0\basesoc_tx_reg[7:0] [0] -> \basesoc_tx_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9096 to $_DFFE_PP_ for $0\basesoc_tx_reg[7:0] [1] -> \basesoc_tx_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9097 to $_DFFE_PP_ for $0\basesoc_tx_reg[7:0] [2] -> \basesoc_tx_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9098 to $_DFFE_PP_ for $0\basesoc_tx_reg[7:0] [3] -> \basesoc_tx_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9099 to $_DFFE_PP_ for $0\basesoc_tx_reg[7:0] [4] -> \basesoc_tx_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9100 to $_DFFE_PP_ for $0\basesoc_tx_reg[7:0] [5] -> \basesoc_tx_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9101 to $_DFFE_PP_ for $0\basesoc_tx_reg[7:0] [6] -> \basesoc_tx_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9102 to $_DFFE_PP_ for $0\basesoc_tx_reg[7:0] [7] -> \basesoc_tx_reg [7].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9103 to $__DFFSE_PP0 for $procmux$4385_Y [0] -> \basesoc_tx_bitcount [0].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9104 to $__DFFSE_PP0 for $procmux$4385_Y [1] -> \basesoc_tx_bitcount [1].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9105 to $__DFFSE_PP0 for $procmux$4385_Y [2] -> \basesoc_tx_bitcount [2].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9106 to $__DFFSE_PP0 for $procmux$4385_Y [3] -> \basesoc_tx_bitcount [3].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9107 to $__DFFSE_PP0 for $procmux$4381_Y -> \basesoc_tx_busy.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9109 to $_DFFE_PP_ for $0\basesoc_source_payload_data[7:0] [0] -> \basesoc_source_payload_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9110 to $_DFFE_PP_ for $0\basesoc_source_payload_data[7:0] [1] -> \basesoc_source_payload_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9111 to $_DFFE_PP_ for $0\basesoc_source_payload_data[7:0] [2] -> \basesoc_source_payload_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9112 to $_DFFE_PP_ for $0\basesoc_source_payload_data[7:0] [3] -> \basesoc_source_payload_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9113 to $_DFFE_PP_ for $0\basesoc_source_payload_data[7:0] [4] -> \basesoc_source_payload_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9114 to $_DFFE_PP_ for $0\basesoc_source_payload_data[7:0] [5] -> \basesoc_source_payload_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9115 to $_DFFE_PP_ for $0\basesoc_source_payload_data[7:0] [6] -> \basesoc_source_payload_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9116 to $_DFFE_PP_ for $0\basesoc_source_payload_data[7:0] [7] -> \basesoc_source_payload_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9151 to $_DFFE_PP_ for $0\basesoc_rx_reg[7:0] [0] -> \basesoc_rx_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9152 to $_DFFE_PP_ for $0\basesoc_rx_reg[7:0] [1] -> \basesoc_rx_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9153 to $_DFFE_PP_ for $0\basesoc_rx_reg[7:0] [2] -> \basesoc_rx_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9154 to $_DFFE_PP_ for $0\basesoc_rx_reg[7:0] [3] -> \basesoc_rx_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9155 to $_DFFE_PP_ for $0\basesoc_rx_reg[7:0] [4] -> \basesoc_rx_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9156 to $_DFFE_PP_ for $0\basesoc_rx_reg[7:0] [5] -> \basesoc_rx_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9157 to $_DFFE_PP_ for $0\basesoc_rx_reg[7:0] [6] -> \basesoc_rx_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9158 to $_DFFE_PP_ for $0\basesoc_rx_reg[7:0] [7] -> \basesoc_rx_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9159 to $_DFFE_PP_ for $0\basesoc_rx_bitcount[3:0] [0] -> \basesoc_rx_bitcount [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9160 to $_DFFE_PP_ for $0\basesoc_rx_bitcount[3:0] [1] -> \basesoc_rx_bitcount [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9161 to $_DFFE_PP_ for $0\basesoc_rx_bitcount[3:0] [2] -> \basesoc_rx_bitcount [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9162 to $_DFFE_PP_ for $0\basesoc_rx_bitcount[3:0] [3] -> \basesoc_rx_bitcount [3].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9164 to $__DFFSE_PP0 for $procmux$4318_Y -> \basesoc_uart_tx_pending.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9166 to $__DFFSE_PP0 for $procmux$4310_Y -> \basesoc_uart_rx_pending.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9168 to $__DFFSE_PP0 for $procmux$4304_Y [0] -> \basesoc_uart_eventmanager_storage [0].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9169 to $__DFFSE_PP0 for $procmux$4304_Y [1] -> \basesoc_uart_eventmanager_storage [1].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9170 to $__DFFSE_PP0 for $procmux$4298_Y -> \basesoc_uart_tx_fifo_readable.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9171 to $__DFFSE_PP0 for $procmux$4289_Y [0] -> \basesoc_uart_tx_fifo_level0 [0].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9172 to $__DFFSE_PP0 for $procmux$4289_Y [1] -> \basesoc_uart_tx_fifo_level0 [1].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9173 to $__DFFSE_PP0 for $procmux$4289_Y [2] -> \basesoc_uart_tx_fifo_level0 [2].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9174 to $__DFFSE_PP0 for $procmux$4289_Y [3] -> \basesoc_uart_tx_fifo_level0 [3].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9175 to $__DFFSE_PP0 for $procmux$4289_Y [4] -> \basesoc_uart_tx_fifo_level0 [4].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9176 to $__DFFSE_PP0 for $procmux$4278_Y [0] -> \basesoc_uart_tx_fifo_produce [0].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9177 to $__DFFSE_PP0 for $procmux$4278_Y [1] -> \basesoc_uart_tx_fifo_produce [1].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9178 to $__DFFSE_PP0 for $procmux$4278_Y [2] -> \basesoc_uart_tx_fifo_produce [2].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9179 to $__DFFSE_PP0 for $procmux$4278_Y [3] -> \basesoc_uart_tx_fifo_produce [3].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9180 to $__DFFSE_PP0 for $procmux$4272_Y [0] -> \basesoc_uart_tx_fifo_consume [0].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9181 to $__DFFSE_PP0 for $procmux$4272_Y [1] -> \basesoc_uart_tx_fifo_consume [1].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9182 to $__DFFSE_PP0 for $procmux$4272_Y [2] -> \basesoc_uart_tx_fifo_consume [2].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9183 to $__DFFSE_PP0 for $procmux$4272_Y [3] -> \basesoc_uart_tx_fifo_consume [3].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9184 to $__DFFSE_PP0 for $procmux$4266_Y -> \basesoc_uart_rx_fifo_readable.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9185 to $__DFFSE_PP0 for $procmux$4257_Y [0] -> \basesoc_uart_rx_fifo_level0 [0].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9186 to $__DFFSE_PP0 for $procmux$4257_Y [1] -> \basesoc_uart_rx_fifo_level0 [1].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9187 to $__DFFSE_PP0 for $procmux$4257_Y [2] -> \basesoc_uart_rx_fifo_level0 [2].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9188 to $__DFFSE_PP0 for $procmux$4257_Y [3] -> \basesoc_uart_rx_fifo_level0 [3].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9189 to $__DFFSE_PP0 for $procmux$4257_Y [4] -> \basesoc_uart_rx_fifo_level0 [4].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9190 to $__DFFSE_PP0 for $procmux$4246_Y [0] -> \basesoc_uart_rx_fifo_produce [0].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9191 to $__DFFSE_PP0 for $procmux$4246_Y [1] -> \basesoc_uart_rx_fifo_produce [1].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9192 to $__DFFSE_PP0 for $procmux$4246_Y [2] -> \basesoc_uart_rx_fifo_produce [2].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9193 to $__DFFSE_PP0 for $procmux$4246_Y [3] -> \basesoc_uart_rx_fifo_produce [3].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9194 to $__DFFSE_PP0 for $procmux$4240_Y [0] -> \basesoc_uart_rx_fifo_consume [0].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9195 to $__DFFSE_PP0 for $procmux$4240_Y [1] -> \basesoc_uart_rx_fifo_consume [1].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9196 to $__DFFSE_PP0 for $procmux$4240_Y [2] -> \basesoc_uart_rx_fifo_consume [2].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9197 to $__DFFSE_PP0 for $procmux$4240_Y [3] -> \basesoc_uart_rx_fifo_consume [3].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9198 to $__DFFSE_PP0 for $procmux$4232_Y [0] -> \basesoc_timer_load_storage [0].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9199 to $__DFFSE_PP0 for $procmux$4232_Y [1] -> \basesoc_timer_load_storage [1].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9200 to $__DFFSE_PP0 for $procmux$4232_Y [2] -> \basesoc_timer_load_storage [2].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9201 to $__DFFSE_PP0 for $procmux$4232_Y [3] -> \basesoc_timer_load_storage [3].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9202 to $__DFFSE_PP0 for $procmux$4232_Y [4] -> \basesoc_timer_load_storage [4].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9203 to $__DFFSE_PP0 for $procmux$4232_Y [5] -> \basesoc_timer_load_storage [5].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9204 to $__DFFSE_PP0 for $procmux$4232_Y [6] -> \basesoc_timer_load_storage [6].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9205 to $__DFFSE_PP0 for $procmux$4232_Y [7] -> \basesoc_timer_load_storage [7].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9206 to $__DFFSE_PP0 for $procmux$4027_Y [0] -> \basesoc_timer_load_storage [8].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9207 to $__DFFSE_PP0 for $procmux$4027_Y [1] -> \basesoc_timer_load_storage [9].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9208 to $__DFFSE_PP0 for $procmux$4027_Y [2] -> \basesoc_timer_load_storage [10].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9209 to $__DFFSE_PP0 for $procmux$4027_Y [3] -> \basesoc_timer_load_storage [11].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9210 to $__DFFSE_PP0 for $procmux$4027_Y [4] -> \basesoc_timer_load_storage [12].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9211 to $__DFFSE_PP0 for $procmux$4027_Y [5] -> \basesoc_timer_load_storage [13].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9212 to $__DFFSE_PP0 for $procmux$4027_Y [6] -> \basesoc_timer_load_storage [14].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9213 to $__DFFSE_PP0 for $procmux$4027_Y [7] -> \basesoc_timer_load_storage [15].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9214 to $__DFFSE_PP0 for $procmux$4031_Y [0] -> \basesoc_timer_load_storage [16].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9215 to $__DFFSE_PP0 for $procmux$4031_Y [1] -> \basesoc_timer_load_storage [17].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9216 to $__DFFSE_PP0 for $procmux$4031_Y [2] -> \basesoc_timer_load_storage [18].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9217 to $__DFFSE_PP0 for $procmux$4031_Y [3] -> \basesoc_timer_load_storage [19].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9218 to $__DFFSE_PP0 for $procmux$4031_Y [4] -> \basesoc_timer_load_storage [20].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9219 to $__DFFSE_PP0 for $procmux$4031_Y [5] -> \basesoc_timer_load_storage [21].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9220 to $__DFFSE_PP0 for $procmux$4031_Y [6] -> \basesoc_timer_load_storage [22].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9221 to $__DFFSE_PP0 for $procmux$4031_Y [7] -> \basesoc_timer_load_storage [23].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9222 to $__DFFSE_PP0 for $procmux$4010_Y [0] -> \basesoc_timer_load_storage [24].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9223 to $__DFFSE_PP0 for $procmux$4010_Y [1] -> \basesoc_timer_load_storage [25].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9224 to $__DFFSE_PP0 for $procmux$4010_Y [2] -> \basesoc_timer_load_storage [26].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9225 to $__DFFSE_PP0 for $procmux$4010_Y [3] -> \basesoc_timer_load_storage [27].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9226 to $__DFFSE_PP0 for $procmux$4010_Y [4] -> \basesoc_timer_load_storage [28].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9227 to $__DFFSE_PP0 for $procmux$4010_Y [5] -> \basesoc_timer_load_storage [29].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9228 to $__DFFSE_PP0 for $procmux$4010_Y [6] -> \basesoc_timer_load_storage [30].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9229 to $__DFFSE_PP0 for $procmux$4010_Y [7] -> \basesoc_timer_load_storage [31].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9230 to $__DFFSE_PP0 for $procmux$4401_Y [0] -> \basesoc_timer_reload_storage [0].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9231 to $__DFFSE_PP0 for $procmux$4401_Y [1] -> \basesoc_timer_reload_storage [1].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9232 to $__DFFSE_PP0 for $procmux$4401_Y [2] -> \basesoc_timer_reload_storage [2].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9233 to $__DFFSE_PP0 for $procmux$4401_Y [3] -> \basesoc_timer_reload_storage [3].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9234 to $__DFFSE_PP0 for $procmux$4401_Y [4] -> \basesoc_timer_reload_storage [4].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9235 to $__DFFSE_PP0 for $procmux$4401_Y [5] -> \basesoc_timer_reload_storage [5].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9236 to $__DFFSE_PP0 for $procmux$4401_Y [6] -> \basesoc_timer_reload_storage [6].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9237 to $__DFFSE_PP0 for $procmux$4401_Y [7] -> \basesoc_timer_reload_storage [7].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9238 to $__DFFSE_PP0 for $procmux$4014_Y [0] -> \basesoc_timer_reload_storage [8].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9239 to $__DFFSE_PP0 for $procmux$4014_Y [1] -> \basesoc_timer_reload_storage [9].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9240 to $__DFFSE_PP0 for $procmux$4014_Y [2] -> \basesoc_timer_reload_storage [10].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9241 to $__DFFSE_PP0 for $procmux$4014_Y [3] -> \basesoc_timer_reload_storage [11].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9242 to $__DFFSE_PP0 for $procmux$4014_Y [4] -> \basesoc_timer_reload_storage [12].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9243 to $__DFFSE_PP0 for $procmux$4014_Y [5] -> \basesoc_timer_reload_storage [13].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9244 to $__DFFSE_PP0 for $procmux$4014_Y [6] -> \basesoc_timer_reload_storage [14].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9245 to $__DFFSE_PP0 for $procmux$4014_Y [7] -> \basesoc_timer_reload_storage [15].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9246 to $__DFFSE_PP0 for $procmux$4018_Y [0] -> \basesoc_timer_reload_storage [16].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9247 to $__DFFSE_PP0 for $procmux$4018_Y [1] -> \basesoc_timer_reload_storage [17].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9248 to $__DFFSE_PP0 for $procmux$4018_Y [2] -> \basesoc_timer_reload_storage [18].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9249 to $__DFFSE_PP0 for $procmux$4018_Y [3] -> \basesoc_timer_reload_storage [19].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9250 to $__DFFSE_PP0 for $procmux$4018_Y [4] -> \basesoc_timer_reload_storage [20].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9251 to $__DFFSE_PP0 for $procmux$4018_Y [5] -> \basesoc_timer_reload_storage [21].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9252 to $__DFFSE_PP0 for $procmux$4018_Y [6] -> \basesoc_timer_reload_storage [22].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9253 to $__DFFSE_PP0 for $procmux$4018_Y [7] -> \basesoc_timer_reload_storage [23].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9254 to $__DFFSE_PP0 for $procmux$3988_Y [0] -> \basesoc_timer_reload_storage [24].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9255 to $__DFFSE_PP0 for $procmux$3988_Y [1] -> \basesoc_timer_reload_storage [25].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9256 to $__DFFSE_PP0 for $procmux$3988_Y [2] -> \basesoc_timer_reload_storage [26].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9257 to $__DFFSE_PP0 for $procmux$3988_Y [3] -> \basesoc_timer_reload_storage [27].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9258 to $__DFFSE_PP0 for $procmux$3988_Y [4] -> \basesoc_timer_reload_storage [28].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9259 to $__DFFSE_PP0 for $procmux$3988_Y [5] -> \basesoc_timer_reload_storage [29].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9260 to $__DFFSE_PP0 for $procmux$3988_Y [6] -> \basesoc_timer_reload_storage [30].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9261 to $__DFFSE_PP0 for $procmux$3988_Y [7] -> \basesoc_timer_reload_storage [31].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9262 to $__DFFSE_PP0 for $procmux$4228_Y -> \basesoc_timer_en_storage.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9263 to $__DFFSE_PP0 for $procmux$4224_Y -> \basesoc_timer_update_value_storage.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9265 to $__DFFSE_PP0 for $procmux$4220_Y [0] -> \basesoc_timer_value_status [0].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9266 to $__DFFSE_PP0 for $procmux$4220_Y [1] -> \basesoc_timer_value_status [1].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9267 to $__DFFSE_PP0 for $procmux$4220_Y [2] -> \basesoc_timer_value_status [2].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9268 to $__DFFSE_PP0 for $procmux$4220_Y [3] -> \basesoc_timer_value_status [3].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9269 to $__DFFSE_PP0 for $procmux$4220_Y [4] -> \basesoc_timer_value_status [4].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9270 to $__DFFSE_PP0 for $procmux$4220_Y [5] -> \basesoc_timer_value_status [5].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9271 to $__DFFSE_PP0 for $procmux$4220_Y [6] -> \basesoc_timer_value_status [6].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9272 to $__DFFSE_PP0 for $procmux$4220_Y [7] -> \basesoc_timer_value_status [7].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9273 to $__DFFSE_PP0 for $procmux$4220_Y [8] -> \basesoc_timer_value_status [8].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9274 to $__DFFSE_PP0 for $procmux$4220_Y [9] -> \basesoc_timer_value_status [9].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9275 to $__DFFSE_PP0 for $procmux$4220_Y [10] -> \basesoc_timer_value_status [10].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9276 to $__DFFSE_PP0 for $procmux$4220_Y [11] -> \basesoc_timer_value_status [11].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9277 to $__DFFSE_PP0 for $procmux$4220_Y [12] -> \basesoc_timer_value_status [12].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9278 to $__DFFSE_PP0 for $procmux$4220_Y [13] -> \basesoc_timer_value_status [13].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9279 to $__DFFSE_PP0 for $procmux$4220_Y [14] -> \basesoc_timer_value_status [14].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9280 to $__DFFSE_PP0 for $procmux$4220_Y [15] -> \basesoc_timer_value_status [15].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9281 to $__DFFSE_PP0 for $procmux$4220_Y [16] -> \basesoc_timer_value_status [16].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9282 to $__DFFSE_PP0 for $procmux$4220_Y [17] -> \basesoc_timer_value_status [17].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9283 to $__DFFSE_PP0 for $procmux$4220_Y [18] -> \basesoc_timer_value_status [18].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9284 to $__DFFSE_PP0 for $procmux$4220_Y [19] -> \basesoc_timer_value_status [19].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9285 to $__DFFSE_PP0 for $procmux$4220_Y [20] -> \basesoc_timer_value_status [20].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9286 to $__DFFSE_PP0 for $procmux$4220_Y [21] -> \basesoc_timer_value_status [21].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9287 to $__DFFSE_PP0 for $procmux$4220_Y [22] -> \basesoc_timer_value_status [22].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9288 to $__DFFSE_PP0 for $procmux$4220_Y [23] -> \basesoc_timer_value_status [23].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9289 to $__DFFSE_PP0 for $procmux$4220_Y [24] -> \basesoc_timer_value_status [24].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9290 to $__DFFSE_PP0 for $procmux$4220_Y [25] -> \basesoc_timer_value_status [25].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9291 to $__DFFSE_PP0 for $procmux$4220_Y [26] -> \basesoc_timer_value_status [26].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9292 to $__DFFSE_PP0 for $procmux$4220_Y [27] -> \basesoc_timer_value_status [27].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9293 to $__DFFSE_PP0 for $procmux$4220_Y [28] -> \basesoc_timer_value_status [28].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9294 to $__DFFSE_PP0 for $procmux$4220_Y [29] -> \basesoc_timer_value_status [29].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9295 to $__DFFSE_PP0 for $procmux$4220_Y [30] -> \basesoc_timer_value_status [30].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9296 to $__DFFSE_PP0 for $procmux$4220_Y [31] -> \basesoc_timer_value_status [31].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9297 to $__DFFSE_PP0 for $procmux$4216_Y -> \basesoc_timer_zero_pending.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9299 to $__DFFSE_PP0 for $procmux$4210_Y -> \basesoc_timer_eventmanager_storage.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9332 to $__DFFSE_PP0 for $procmux$4206_Y -> \leds_storage.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9339 to $__DFFSE_PP0 for $procmux$4189_Y [0] -> \count [0].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9340 to $__DFFSE_PP0 for $procmux$4189_Y [1] -> \count [1].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9341 to $__DFFSE_PP0 for $procmux$4189_Y [2] -> \count [2].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9342 to $__DFFSE_PP0 for $procmux$4189_Y [3] -> \count [3].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9343 to $__DFFSE_PP0 for $procmux$4189_Y [4] -> \count [4].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9344 to $__DFFSE_PP0 for $procmux$4189_Y [5] -> \count [5].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$9345 to $__DFFSE_PP1 for $procmux$4189_Y [6] -> \count [6].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9346 to $__DFFSE_PP0 for $procmux$4189_Y [7] -> \count [7].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9347 to $__DFFSE_PP0 for $procmux$4189_Y [8] -> \count [8].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$9348 to $__DFFSE_PP1 for $procmux$4189_Y [9] -> \count [9].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9349 to $__DFFSE_PP0 for $procmux$4189_Y [10] -> \count [10].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9350 to $__DFFSE_PP0 for $procmux$4189_Y [11] -> \count [11].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9351 to $__DFFSE_PP0 for $procmux$4189_Y [12] -> \count [12].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9352 to $__DFFSE_PP0 for $procmux$4189_Y [13] -> \count [13].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$9353 to $__DFFSE_PP1 for $procmux$4189_Y [14] -> \count [14].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9354 to $__DFFSE_PP0 for $procmux$4189_Y [15] -> \count [15].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$9355 to $__DFFSE_PP1 for $procmux$4189_Y [16] -> \count [16].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$9356 to $__DFFSE_PP1 for $procmux$4189_Y [17] -> \count [17].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$9357 to $__DFFSE_PP1 for $procmux$4189_Y [18] -> \count [18].
  converting $__DFFS_PP1_ cell $auto$simplemap.cc:420:simplemap_dff$9358 to $__DFFSE_PP1 for $procmux$4189_Y [19] -> \count [19].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9426 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2811_Y [0] -> \VexRiscv._zz_214_ [0].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9427 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2811_Y [1] -> \VexRiscv._zz_214_ [1].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9428 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2811_Y [2] -> \VexRiscv._zz_214_ [2].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9430 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2818_Y [0] -> \VexRiscv._zz_212_ [0].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9431 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2818_Y [1] -> \VexRiscv._zz_212_ [1].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9432 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2818_Y [2] -> \VexRiscv._zz_212_ [2].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9433 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [0] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [0].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9434 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [1] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [1].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9435 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [2] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [2].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9436 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [3] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [3].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9437 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [4] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [4].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9438 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [5] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [5].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9439 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [6] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [6].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9440 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [7] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [7].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9441 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [8] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [8].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9442 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [9] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [9].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9443 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [10] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [10].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9444 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [11] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [11].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9445 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [12] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [12].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9446 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [13] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [13].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9447 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [14] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [14].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9448 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [15] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [15].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9449 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [16] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [16].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9450 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [17] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [17].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9451 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [18] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [18].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9452 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [19] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [19].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9453 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [20] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [20].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9454 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [21] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [21].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9455 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [22] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [22].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9456 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [23] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [23].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9457 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [24] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [24].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9458 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [25] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [25].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9459 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [26] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [26].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9460 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [27] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [27].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9461 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [28] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [28].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9462 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [29] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [29].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9463 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [30] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [30].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9464 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2823_Y [31] -> \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA [31].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9472 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2828_Y [7] -> \VexRiscv.memory_to_writeBack_INSTRUCTION [7].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9473 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2828_Y [8] -> \VexRiscv.memory_to_writeBack_INSTRUCTION [8].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9474 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2828_Y [9] -> \VexRiscv.memory_to_writeBack_INSTRUCTION [9].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9475 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2828_Y [10] -> \VexRiscv.memory_to_writeBack_INSTRUCTION [10].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9476 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2828_Y [11] -> \VexRiscv.memory_to_writeBack_INSTRUCTION [11].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9477 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2828_Y [12] -> \VexRiscv.memory_to_writeBack_INSTRUCTION [12].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9478 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2828_Y [13] -> \VexRiscv.memory_to_writeBack_INSTRUCTION [13].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9479 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2828_Y [14] -> \VexRiscv.memory_to_writeBack_INSTRUCTION [14].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9493 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2828_Y [28] -> \VexRiscv.memory_to_writeBack_INSTRUCTION [28].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9494 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2828_Y [29] -> \VexRiscv.memory_to_writeBack_INSTRUCTION [29].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9497 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [0] -> \VexRiscv._zz_210_ [0].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9498 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [1] -> \VexRiscv._zz_210_ [1].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9499 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [2] -> \VexRiscv._zz_210_ [2].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9500 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [3] -> \VexRiscv._zz_210_ [3].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9501 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [4] -> \VexRiscv._zz_210_ [4].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9502 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [5] -> \VexRiscv._zz_210_ [5].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9503 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [6] -> \VexRiscv._zz_210_ [6].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9504 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [7] -> \VexRiscv._zz_210_ [7].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9505 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [8] -> \VexRiscv._zz_210_ [8].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9506 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [9] -> \VexRiscv._zz_210_ [9].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9507 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [10] -> \VexRiscv._zz_210_ [10].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9508 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [11] -> \VexRiscv._zz_210_ [11].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9509 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [12] -> \VexRiscv._zz_210_ [12].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9510 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [13] -> \VexRiscv._zz_210_ [13].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9511 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [14] -> \VexRiscv._zz_210_ [14].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9512 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [15] -> \VexRiscv._zz_210_ [15].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9513 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [16] -> \VexRiscv._zz_210_ [16].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9514 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [17] -> \VexRiscv._zz_210_ [17].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9515 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [18] -> \VexRiscv._zz_210_ [18].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9516 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [19] -> \VexRiscv._zz_210_ [19].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9517 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [20] -> \VexRiscv._zz_210_ [20].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9518 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [21] -> \VexRiscv._zz_210_ [21].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9519 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [22] -> \VexRiscv._zz_210_ [22].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9520 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [23] -> \VexRiscv._zz_210_ [23].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9521 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [24] -> \VexRiscv._zz_210_ [24].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9522 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [25] -> \VexRiscv._zz_210_ [25].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9523 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [26] -> \VexRiscv._zz_210_ [26].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9524 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [27] -> \VexRiscv._zz_210_ [27].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9525 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [28] -> \VexRiscv._zz_210_ [28].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9526 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [29] -> \VexRiscv._zz_210_ [29].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9527 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [30] -> \VexRiscv._zz_210_ [30].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9528 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2837_Y [31] -> \VexRiscv._zz_210_ [31].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9541 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2844_Y -> \VexRiscv.CsrPlugin_mie_MSIE.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9542 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2851_Y -> \VexRiscv.CsrPlugin_mie_MTIE.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9543 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2858_Y -> \VexRiscv.CsrPlugin_mie_MEIE.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9550 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2916_Y -> \VexRiscv._zz_135_.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9551 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2923_Y -> \VexRiscv._zz_128_.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9552 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2935_Y -> \VexRiscv.IBusCachedPlugin_injector_decodeRemoved.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9553 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2944_Y -> \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9554 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2953_Y -> \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9555 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2962_Y -> \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9556 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2971_Y -> \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9557 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2978_Y -> \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9558 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2985_Y -> \VexRiscv._zz_114_.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9559 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$2992_Y -> \VexRiscv._zz_112_.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9560 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3001_Y -> \VexRiscv.IBusCachedPlugin_fetchPc_inc.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9562 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [2] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [2].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9563 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [3] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [3].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9564 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [4] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [4].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9565 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [5] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [5].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9566 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [6] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [6].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9567 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [7] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [7].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9568 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [8] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [8].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9569 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [9] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [9].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9570 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [10] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [10].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9571 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [11] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [11].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9572 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [12] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [12].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9573 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [13] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [13].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9574 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [14] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [14].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9575 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [15] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [15].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9576 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [16] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [16].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9577 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [17] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [17].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9578 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [18] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [18].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9579 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [19] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [19].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9580 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [20] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [20].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9581 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [21] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [21].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9582 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [22] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [22].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9583 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [23] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [23].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9584 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [24] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [24].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9585 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [25] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [25].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9586 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [26] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [26].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9587 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [27] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [27].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9588 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [28] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [28].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9589 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [29] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [29].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9590 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [30] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [30].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9591 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3006_Y [31] -> \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [31].
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9592 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3013_Y -> \VexRiscv.writeBack_arbitration_isValid.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9593 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3020_Y -> \VexRiscv.memory_arbitration_isValid.
  converting $__DFFS_PP0_ cell $auto$simplemap.cc:420:simplemap_dff$9594 to $__DFFSE_PP0 for $techmap\VexRiscv.$procmux$3027_Y -> \VexRiscv.execute_arbitration_isValid.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9627 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_SRC_LESS_UNSIGNED[0:0] -> \VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9628 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_ENV_CTRL[1:0] [0] -> \VexRiscv.memory_to_writeBack_ENV_CTRL [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9629 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_ENV_CTRL[1:0] [1] -> \VexRiscv.memory_to_writeBack_ENV_CTRL [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9630 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_ENV_CTRL[1:0] [0] -> \VexRiscv.execute_to_memory_ENV_CTRL [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9631 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_ENV_CTRL[1:0] [1] -> \VexRiscv.execute_to_memory_ENV_CTRL [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9632 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_ENV_CTRL[1:0] [0] -> \VexRiscv.decode_to_execute_ENV_CTRL [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9633 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_ENV_CTRL[1:0] [1] -> \VexRiscv.decode_to_execute_ENV_CTRL [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9634 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_DO[0:0] -> \VexRiscv.execute_to_memory_BRANCH_DO.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9635 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MEMORY_WR[0:0] -> \VexRiscv.memory_to_writeBack_MEMORY_WR.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9636 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MEMORY_WR[0:0] -> \VexRiscv.execute_to_memory_MEMORY_WR.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9637 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_MEMORY_WR[0:0] -> \VexRiscv.decode_to_execute_MEMORY_WR.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9638 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BYPASSABLE_MEMORY_STAGE[0:0] -> \VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9639 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_BYPASSABLE_MEMORY_STAGE[0:0] -> \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9640 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [1] -> \VexRiscv.execute_to_memory_BRANCH_CALC [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9641 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [2] -> \VexRiscv.execute_to_memory_BRANCH_CALC [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9642 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [3] -> \VexRiscv.execute_to_memory_BRANCH_CALC [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9643 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [4] -> \VexRiscv.execute_to_memory_BRANCH_CALC [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9644 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [5] -> \VexRiscv.execute_to_memory_BRANCH_CALC [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9645 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [6] -> \VexRiscv.execute_to_memory_BRANCH_CALC [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9646 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [7] -> \VexRiscv.execute_to_memory_BRANCH_CALC [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9647 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [8] -> \VexRiscv.execute_to_memory_BRANCH_CALC [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9648 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [9] -> \VexRiscv.execute_to_memory_BRANCH_CALC [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9649 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [10] -> \VexRiscv.execute_to_memory_BRANCH_CALC [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9650 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [11] -> \VexRiscv.execute_to_memory_BRANCH_CALC [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9651 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [12] -> \VexRiscv.execute_to_memory_BRANCH_CALC [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9652 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [13] -> \VexRiscv.execute_to_memory_BRANCH_CALC [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9653 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [14] -> \VexRiscv.execute_to_memory_BRANCH_CALC [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9654 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [15] -> \VexRiscv.execute_to_memory_BRANCH_CALC [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9655 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [16] -> \VexRiscv.execute_to_memory_BRANCH_CALC [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9656 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [17] -> \VexRiscv.execute_to_memory_BRANCH_CALC [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9657 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [18] -> \VexRiscv.execute_to_memory_BRANCH_CALC [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9658 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [19] -> \VexRiscv.execute_to_memory_BRANCH_CALC [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9659 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [20] -> \VexRiscv.execute_to_memory_BRANCH_CALC [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9660 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [21] -> \VexRiscv.execute_to_memory_BRANCH_CALC [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9661 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [22] -> \VexRiscv.execute_to_memory_BRANCH_CALC [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9662 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [23] -> \VexRiscv.execute_to_memory_BRANCH_CALC [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9663 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [24] -> \VexRiscv.execute_to_memory_BRANCH_CALC [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9664 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [25] -> \VexRiscv.execute_to_memory_BRANCH_CALC [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9665 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [26] -> \VexRiscv.execute_to_memory_BRANCH_CALC [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9666 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [27] -> \VexRiscv.execute_to_memory_BRANCH_CALC [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9667 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [28] -> \VexRiscv.execute_to_memory_BRANCH_CALC [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9668 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [29] -> \VexRiscv.execute_to_memory_BRANCH_CALC [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9669 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [30] -> \VexRiscv.execute_to_memory_BRANCH_CALC [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9670 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_BRANCH_CALC[31:0] [31] -> \VexRiscv.execute_to_memory_BRANCH_CALC [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9671 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [0] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9672 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [1] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9673 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [2] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9674 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [3] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9675 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [4] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9676 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [5] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9677 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [6] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9678 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [7] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9679 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [8] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9680 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [9] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9681 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [10] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9682 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [11] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9683 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [12] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9684 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [13] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9685 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [14] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9686 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [15] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9687 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [16] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9688 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [17] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9689 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [18] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9690 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [19] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9691 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [20] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9692 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [21] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9693 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [22] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9694 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [23] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9695 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [24] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9696 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [25] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9697 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [26] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9698 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [27] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9699 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [28] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9700 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [29] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9701 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [30] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9702 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_REGFILE_WRITE_DATA[31:0] [31] -> \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9703 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MEMORY_ADDRESS_LOW[1:0] [0] -> \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9704 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MEMORY_ADDRESS_LOW[1:0] [1] -> \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9705 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MEMORY_ADDRESS_LOW[1:0] [0] -> \VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9706 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MEMORY_ADDRESS_LOW[1:0] [1] -> \VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9707 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [0] -> \VexRiscv.decode_to_execute_RS1 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9708 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [1] -> \VexRiscv.decode_to_execute_RS1 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9709 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [2] -> \VexRiscv.decode_to_execute_RS1 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9710 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [3] -> \VexRiscv.decode_to_execute_RS1 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9711 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [4] -> \VexRiscv.decode_to_execute_RS1 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9712 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [5] -> \VexRiscv.decode_to_execute_RS1 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9713 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [6] -> \VexRiscv.decode_to_execute_RS1 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9714 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [7] -> \VexRiscv.decode_to_execute_RS1 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9715 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [8] -> \VexRiscv.decode_to_execute_RS1 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9716 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [9] -> \VexRiscv.decode_to_execute_RS1 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9717 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [10] -> \VexRiscv.decode_to_execute_RS1 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9718 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [11] -> \VexRiscv.decode_to_execute_RS1 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9719 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [12] -> \VexRiscv.decode_to_execute_RS1 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9720 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [13] -> \VexRiscv.decode_to_execute_RS1 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9721 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [14] -> \VexRiscv.decode_to_execute_RS1 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9722 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [15] -> \VexRiscv.decode_to_execute_RS1 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9723 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [16] -> \VexRiscv.decode_to_execute_RS1 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9724 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [17] -> \VexRiscv.decode_to_execute_RS1 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9725 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [18] -> \VexRiscv.decode_to_execute_RS1 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9726 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [19] -> \VexRiscv.decode_to_execute_RS1 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9727 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [20] -> \VexRiscv.decode_to_execute_RS1 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9728 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [21] -> \VexRiscv.decode_to_execute_RS1 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9729 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [22] -> \VexRiscv.decode_to_execute_RS1 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9730 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [23] -> \VexRiscv.decode_to_execute_RS1 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9731 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [24] -> \VexRiscv.decode_to_execute_RS1 [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9732 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [25] -> \VexRiscv.decode_to_execute_RS1 [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9733 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [26] -> \VexRiscv.decode_to_execute_RS1 [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9734 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [27] -> \VexRiscv.decode_to_execute_RS1 [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9735 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [28] -> \VexRiscv.decode_to_execute_RS1 [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9736 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [29] -> \VexRiscv.decode_to_execute_RS1 [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9737 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [30] -> \VexRiscv.decode_to_execute_RS1 [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9738 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS1[31:0] [31] -> \VexRiscv.decode_to_execute_RS1 [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9739 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_ALU_CTRL[1:0] [0] -> \VexRiscv.decode_to_execute_ALU_CTRL [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9740 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_ALU_CTRL[1:0] [1] -> \VexRiscv.decode_to_execute_ALU_CTRL [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9741 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_CSR_WRITE_OPCODE[0:0] -> \VexRiscv.decode_to_execute_CSR_WRITE_OPCODE.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9742 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [0] -> \VexRiscv.memory_to_writeBack_MUL_LOW [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9743 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [1] -> \VexRiscv.memory_to_writeBack_MUL_LOW [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9744 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [2] -> \VexRiscv.memory_to_writeBack_MUL_LOW [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9745 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [3] -> \VexRiscv.memory_to_writeBack_MUL_LOW [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9746 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [4] -> \VexRiscv.memory_to_writeBack_MUL_LOW [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9747 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [5] -> \VexRiscv.memory_to_writeBack_MUL_LOW [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9748 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [6] -> \VexRiscv.memory_to_writeBack_MUL_LOW [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9749 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [7] -> \VexRiscv.memory_to_writeBack_MUL_LOW [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9750 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [8] -> \VexRiscv.memory_to_writeBack_MUL_LOW [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9751 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [9] -> \VexRiscv.memory_to_writeBack_MUL_LOW [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9752 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [10] -> \VexRiscv.memory_to_writeBack_MUL_LOW [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9753 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [11] -> \VexRiscv.memory_to_writeBack_MUL_LOW [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9754 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [12] -> \VexRiscv.memory_to_writeBack_MUL_LOW [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9755 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [13] -> \VexRiscv.memory_to_writeBack_MUL_LOW [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9756 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [14] -> \VexRiscv.memory_to_writeBack_MUL_LOW [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9757 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [15] -> \VexRiscv.memory_to_writeBack_MUL_LOW [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9758 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [16] -> \VexRiscv.memory_to_writeBack_MUL_LOW [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9759 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [17] -> \VexRiscv.memory_to_writeBack_MUL_LOW [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9760 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [18] -> \VexRiscv.memory_to_writeBack_MUL_LOW [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9761 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [19] -> \VexRiscv.memory_to_writeBack_MUL_LOW [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9762 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [20] -> \VexRiscv.memory_to_writeBack_MUL_LOW [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9763 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [21] -> \VexRiscv.memory_to_writeBack_MUL_LOW [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9764 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [22] -> \VexRiscv.memory_to_writeBack_MUL_LOW [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9765 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [23] -> \VexRiscv.memory_to_writeBack_MUL_LOW [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9766 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [24] -> \VexRiscv.memory_to_writeBack_MUL_LOW [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9767 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [25] -> \VexRiscv.memory_to_writeBack_MUL_LOW [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9768 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [26] -> \VexRiscv.memory_to_writeBack_MUL_LOW [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9769 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [27] -> \VexRiscv.memory_to_writeBack_MUL_LOW [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9770 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [28] -> \VexRiscv.memory_to_writeBack_MUL_LOW [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9771 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [29] -> \VexRiscv.memory_to_writeBack_MUL_LOW [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9772 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [30] -> \VexRiscv.memory_to_writeBack_MUL_LOW [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9773 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [31] -> \VexRiscv.memory_to_writeBack_MUL_LOW [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9774 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [32] -> \VexRiscv.memory_to_writeBack_MUL_LOW [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9775 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [33] -> \VexRiscv.memory_to_writeBack_MUL_LOW [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9776 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [34] -> \VexRiscv.memory_to_writeBack_MUL_LOW [34].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9777 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [35] -> \VexRiscv.memory_to_writeBack_MUL_LOW [35].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9778 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [36] -> \VexRiscv.memory_to_writeBack_MUL_LOW [36].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9779 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [37] -> \VexRiscv.memory_to_writeBack_MUL_LOW [37].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9780 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [38] -> \VexRiscv.memory_to_writeBack_MUL_LOW [38].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9781 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [39] -> \VexRiscv.memory_to_writeBack_MUL_LOW [39].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9782 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [40] -> \VexRiscv.memory_to_writeBack_MUL_LOW [40].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9783 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [41] -> \VexRiscv.memory_to_writeBack_MUL_LOW [41].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9784 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [42] -> \VexRiscv.memory_to_writeBack_MUL_LOW [42].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9785 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [43] -> \VexRiscv.memory_to_writeBack_MUL_LOW [43].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9786 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [44] -> \VexRiscv.memory_to_writeBack_MUL_LOW [44].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9787 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [45] -> \VexRiscv.memory_to_writeBack_MUL_LOW [45].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9788 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [46] -> \VexRiscv.memory_to_writeBack_MUL_LOW [46].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9789 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [47] -> \VexRiscv.memory_to_writeBack_MUL_LOW [47].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9790 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [48] -> \VexRiscv.memory_to_writeBack_MUL_LOW [48].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9791 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [49] -> \VexRiscv.memory_to_writeBack_MUL_LOW [49].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9792 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [50] -> \VexRiscv.memory_to_writeBack_MUL_LOW [50].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9793 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_MUL_LOW[51:0] [51] -> \VexRiscv.memory_to_writeBack_MUL_LOW [51].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9794 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_BRANCH_CTRL[1:0] [0] -> \VexRiscv.decode_to_execute_BRANCH_CTRL [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9795 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_BRANCH_CTRL[1:0] [1] -> \VexRiscv.decode_to_execute_BRANCH_CTRL [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9796 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_IS_RS1_SIGNED[0:0] -> \VexRiscv.decode_to_execute_IS_RS1_SIGNED.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9804 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_INSTRUCTION[31:0] [7] -> \VexRiscv.execute_to_memory_INSTRUCTION [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9805 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_INSTRUCTION[31:0] [8] -> \VexRiscv.execute_to_memory_INSTRUCTION [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9806 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_INSTRUCTION[31:0] [9] -> \VexRiscv.execute_to_memory_INSTRUCTION [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9807 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_INSTRUCTION[31:0] [10] -> \VexRiscv.execute_to_memory_INSTRUCTION [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9808 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_INSTRUCTION[31:0] [11] -> \VexRiscv.execute_to_memory_INSTRUCTION [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9809 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_INSTRUCTION[31:0] [12] -> \VexRiscv.execute_to_memory_INSTRUCTION [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9810 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_INSTRUCTION[31:0] [13] -> \VexRiscv.execute_to_memory_INSTRUCTION [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9811 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_INSTRUCTION[31:0] [14] -> \VexRiscv.execute_to_memory_INSTRUCTION [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9825 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_INSTRUCTION[31:0] [28] -> \VexRiscv.execute_to_memory_INSTRUCTION [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9826 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_INSTRUCTION[31:0] [29] -> \VexRiscv.execute_to_memory_INSTRUCTION [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9829 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [0] -> \VexRiscv.decode_to_execute_INSTRUCTION [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9830 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [1] -> \VexRiscv.decode_to_execute_INSTRUCTION [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9831 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [2] -> \VexRiscv.decode_to_execute_INSTRUCTION [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9832 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [3] -> \VexRiscv.decode_to_execute_INSTRUCTION [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9833 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [4] -> \VexRiscv.decode_to_execute_INSTRUCTION [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9834 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [5] -> \VexRiscv.decode_to_execute_INSTRUCTION [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9835 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [6] -> \VexRiscv.decode_to_execute_INSTRUCTION [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9836 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [7] -> \VexRiscv.decode_to_execute_INSTRUCTION [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9837 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [8] -> \VexRiscv.decode_to_execute_INSTRUCTION [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9838 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [9] -> \VexRiscv.decode_to_execute_INSTRUCTION [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9839 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [10] -> \VexRiscv.decode_to_execute_INSTRUCTION [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9840 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [11] -> \VexRiscv.decode_to_execute_INSTRUCTION [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9841 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [12] -> \VexRiscv.decode_to_execute_INSTRUCTION [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9842 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [13] -> \VexRiscv.decode_to_execute_INSTRUCTION [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9843 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [14] -> \VexRiscv.decode_to_execute_INSTRUCTION [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9844 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [15] -> \VexRiscv.decode_to_execute_INSTRUCTION [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9845 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [16] -> \VexRiscv.decode_to_execute_INSTRUCTION [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9846 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [17] -> \VexRiscv.decode_to_execute_INSTRUCTION [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9847 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [18] -> \VexRiscv.decode_to_execute_INSTRUCTION [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9848 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [19] -> \VexRiscv.decode_to_execute_INSTRUCTION [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9849 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [20] -> \VexRiscv.decode_to_execute_INSTRUCTION [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9850 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [21] -> \VexRiscv.decode_to_execute_INSTRUCTION [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9851 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [22] -> \VexRiscv.decode_to_execute_INSTRUCTION [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9852 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [23] -> \VexRiscv.decode_to_execute_INSTRUCTION [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9853 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [24] -> \VexRiscv.decode_to_execute_INSTRUCTION [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9854 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [25] -> \VexRiscv.decode_to_execute_INSTRUCTION [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9855 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [26] -> \VexRiscv.decode_to_execute_INSTRUCTION [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9856 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [27] -> \VexRiscv.decode_to_execute_INSTRUCTION [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9857 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [28] -> \VexRiscv.decode_to_execute_INSTRUCTION [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9858 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [29] -> \VexRiscv.decode_to_execute_INSTRUCTION [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9859 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [30] -> \VexRiscv.decode_to_execute_INSTRUCTION [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9860 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_INSTRUCTION[31:0] [31] -> \VexRiscv.decode_to_execute_INSTRUCTION [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9861 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_IS_DIV[0:0] -> \VexRiscv.execute_to_memory_IS_DIV.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9862 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_IS_DIV[0:0] -> \VexRiscv.decode_to_execute_IS_DIV.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9863 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_SRC2_CTRL[1:0] [0] -> \VexRiscv.decode_to_execute_SRC2_CTRL [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9864 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_SRC2_CTRL[1:0] [1] -> \VexRiscv.decode_to_execute_SRC2_CTRL [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9865 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_SRC_USE_SUB_LESS[0:0] -> \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9866 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_PREDICTION_HAD_BRANCHED2[0:0] -> \VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9867 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_IS_MUL[0:0] -> \VexRiscv.memory_to_writeBack_IS_MUL.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9868 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_IS_MUL[0:0] -> \VexRiscv.execute_to_memory_IS_MUL.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9869 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_IS_MUL[0:0] -> \VexRiscv.decode_to_execute_IS_MUL.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9870 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [0] -> \VexRiscv.execute_to_memory_MUL_HL [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9871 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [1] -> \VexRiscv.execute_to_memory_MUL_HL [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9872 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [2] -> \VexRiscv.execute_to_memory_MUL_HL [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9873 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [3] -> \VexRiscv.execute_to_memory_MUL_HL [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9874 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [4] -> \VexRiscv.execute_to_memory_MUL_HL [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9875 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [5] -> \VexRiscv.execute_to_memory_MUL_HL [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9876 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [6] -> \VexRiscv.execute_to_memory_MUL_HL [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9877 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [7] -> \VexRiscv.execute_to_memory_MUL_HL [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9878 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [8] -> \VexRiscv.execute_to_memory_MUL_HL [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9879 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [9] -> \VexRiscv.execute_to_memory_MUL_HL [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9880 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [10] -> \VexRiscv.execute_to_memory_MUL_HL [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9881 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [11] -> \VexRiscv.execute_to_memory_MUL_HL [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9882 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [12] -> \VexRiscv.execute_to_memory_MUL_HL [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9883 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [13] -> \VexRiscv.execute_to_memory_MUL_HL [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9884 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [14] -> \VexRiscv.execute_to_memory_MUL_HL [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9885 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [15] -> \VexRiscv.execute_to_memory_MUL_HL [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9886 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [16] -> \VexRiscv.execute_to_memory_MUL_HL [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9887 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [17] -> \VexRiscv.execute_to_memory_MUL_HL [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9888 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [18] -> \VexRiscv.execute_to_memory_MUL_HL [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9889 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [19] -> \VexRiscv.execute_to_memory_MUL_HL [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9890 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [20] -> \VexRiscv.execute_to_memory_MUL_HL [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9891 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [21] -> \VexRiscv.execute_to_memory_MUL_HL [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9892 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [22] -> \VexRiscv.execute_to_memory_MUL_HL [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9893 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [23] -> \VexRiscv.execute_to_memory_MUL_HL [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9894 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [24] -> \VexRiscv.execute_to_memory_MUL_HL [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9895 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [25] -> \VexRiscv.execute_to_memory_MUL_HL [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9896 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [26] -> \VexRiscv.execute_to_memory_MUL_HL [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9897 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [27] -> \VexRiscv.execute_to_memory_MUL_HL [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9898 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [28] -> \VexRiscv.execute_to_memory_MUL_HL [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9899 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [29] -> \VexRiscv.execute_to_memory_MUL_HL [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9900 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [30] -> \VexRiscv.execute_to_memory_MUL_HL [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9901 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [31] -> \VexRiscv.execute_to_memory_MUL_HL [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9902 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [32] -> \VexRiscv.execute_to_memory_MUL_HL [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9903 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_MUL_HL[33:0] [33] -> \VexRiscv.execute_to_memory_MUL_HL [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9904 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [0] -> \VexRiscv.decode_to_execute_RS2 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9905 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [1] -> \VexRiscv.decode_to_execute_RS2 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9906 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [2] -> \VexRiscv.decode_to_execute_RS2 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9907 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [3] -> \VexRiscv.decode_to_execute_RS2 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9908 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [4] -> \VexRiscv.decode_to_execute_RS2 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9909 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [5] -> \VexRiscv.decode_to_execute_RS2 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9910 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [6] -> \VexRiscv.decode_to_execute_RS2 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9911 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [7] -> \VexRiscv.decode_to_execute_RS2 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9912 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [8] -> \VexRiscv.decode_to_execute_RS2 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9913 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [9] -> \VexRiscv.decode_to_execute_RS2 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9914 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [10] -> \VexRiscv.decode_to_execute_RS2 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9915 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [11] -> \VexRiscv.decode_to_execute_RS2 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9916 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [12] -> \VexRiscv.decode_to_execute_RS2 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9917 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [13] -> \VexRiscv.decode_to_execute_RS2 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9918 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [14] -> \VexRiscv.decode_to_execute_RS2 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9919 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [15] -> \VexRiscv.decode_to_execute_RS2 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9920 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [16] -> \VexRiscv.decode_to_execute_RS2 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9921 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [17] -> \VexRiscv.decode_to_execute_RS2 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9922 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [18] -> \VexRiscv.decode_to_execute_RS2 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9923 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [19] -> \VexRiscv.decode_to_execute_RS2 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9924 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [20] -> \VexRiscv.decode_to_execute_RS2 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9925 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [21] -> \VexRiscv.decode_to_execute_RS2 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9926 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [22] -> \VexRiscv.decode_to_execute_RS2 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9927 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [23] -> \VexRiscv.decode_to_execute_RS2 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9928 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [24] -> \VexRiscv.decode_to_execute_RS2 [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9929 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [25] -> \VexRiscv.decode_to_execute_RS2 [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9930 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [26] -> \VexRiscv.decode_to_execute_RS2 [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9931 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [27] -> \VexRiscv.decode_to_execute_RS2 [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9932 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [28] -> \VexRiscv.decode_to_execute_RS2 [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9933 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [29] -> \VexRiscv.decode_to_execute_RS2 [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9934 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [30] -> \VexRiscv.decode_to_execute_RS2 [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9935 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_RS2[31:0] [31] -> \VexRiscv.decode_to_execute_RS2 [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9936 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [0] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9937 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [1] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9938 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [2] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9939 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [3] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9940 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [4] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9941 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [5] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9942 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [6] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9943 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [7] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9944 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [8] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9945 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [9] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9946 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [10] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9947 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [11] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9948 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [12] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9949 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [13] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9950 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [14] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9951 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [15] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9952 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [16] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9953 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [17] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9954 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [18] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9955 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [19] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9956 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [20] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9957 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [21] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9958 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [22] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9959 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [23] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9960 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [24] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9961 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [25] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9962 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [26] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9963 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [27] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9964 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [28] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9965 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [29] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9966 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [30] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9967 to $_DFFE_PP_ for $techmap\VexRiscv.$0\execute_to_memory_SHIFT_RIGHT[31:0] [31] -> \VexRiscv.execute_to_memory_SHIFT_RIGHT [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9968 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_IS_RS2_SIGNED[0:0] -> \VexRiscv.decode_to_execute_IS_RS2_SIGNED.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9969 to $_DFFE_PP_ for $techmap\VexRiscv.$0\decode_to_execute_MEMORY_MANAGMENT[0:0] -> \VexRiscv.decode_to_execute_MEMORY_MANAGMENT.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9970 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [2] -> \VexRiscv.memory_to_writeBack_PC [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9971 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [3] -> \VexRiscv.memory_to_writeBack_PC [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9972 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [4] -> \VexRiscv.memory_to_writeBack_PC [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9973 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [5] -> \VexRiscv.memory_to_writeBack_PC [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9974 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [6] -> \VexRiscv.memory_to_writeBack_PC [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9975 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [7] -> \VexRiscv.memory_to_writeBack_PC [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9976 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [8] -> \VexRiscv.memory_to_writeBack_PC [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9977 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [9] -> \VexRiscv.memory_to_writeBack_PC [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9978 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [10] -> \VexRiscv.memory_to_writeBack_PC [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9979 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [11] -> \VexRiscv.memory_to_writeBack_PC [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9980 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [12] -> \VexRiscv.memory_to_writeBack_PC [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9981 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [13] -> \VexRiscv.memory_to_writeBack_PC [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9982 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [14] -> \VexRiscv.memory_to_writeBack_PC [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9983 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [15] -> \VexRiscv.memory_to_writeBack_PC [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9984 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [16] -> \VexRiscv.memory_to_writeBack_PC [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9985 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [17] -> \VexRiscv.memory_to_writeBack_PC [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9986 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [18] -> \VexRiscv.memory_to_writeBack_PC [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9987 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [19] -> \VexRiscv.memory_to_writeBack_PC [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9988 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [20] -> \VexRiscv.memory_to_writeBack_PC [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9989 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [21] -> \VexRiscv.memory_to_writeBack_PC [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9990 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [22] -> \VexRiscv.memory_to_writeBack_PC [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9991 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [23] -> \VexRiscv.memory_to_writeBack_PC [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9992 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [24] -> \VexRiscv.memory_to_writeBack_PC [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9993 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [25] -> \VexRiscv.memory_to_writeBack_PC [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9994 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [26] -> \VexRiscv.memory_to_writeBack_PC [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9995 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [27] -> \VexRiscv.memory_to_writeBack_PC [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9996 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [28] -> \VexRiscv.memory_to_writeBack_PC [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9997 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [29] -> \VexRiscv.memory_to_writeBack_PC [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9998 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [30] -> \VexRiscv.memory_to_writeBack_PC [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9999 to $_DFFE_PP_ for $techmap\VexRiscv.$0\memory_to_writeBack_PC[31:0] [31] -> \VexRiscv.memory_to_writeBack_PC [31].

4.40. Executing TECHMAP pass (map to technology primitives).

4.40.1. Executing Verilog-2005 frontend: /opt/yosys/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/opt/yosys/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFS_NN0_'.
Generating RTLIL representation for module `\$__DFFS_NN1_'.
Generating RTLIL representation for module `\$__DFFS_PN0_'.
Generating RTLIL representation for module `\$__DFFS_PN1_'.
Generating RTLIL representation for module `\$__DFFS_NP0_'.
Generating RTLIL representation for module `\$__DFFS_NP1_'.
Generating RTLIL representation for module `\$__DFFS_PP0_'.
Generating RTLIL representation for module `\$__DFFS_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$__DFFSE_NN0'.
Generating RTLIL representation for module `\$__DFFSE_NN1'.
Generating RTLIL representation for module `\$__DFFSE_PN0'.
Generating RTLIL representation for module `\$__DFFSE_PN1'.
Generating RTLIL representation for module `\$__DFFSE_NP0'.
Generating RTLIL representation for module `\$__DFFSE_NP1'.
Generating RTLIL representation for module `\$__DFFSE_PP0'.
Generating RTLIL representation for module `\$__DFFSE_PP1'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.40.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$__DFFSE_PP0 for cells of type $__DFFSE_PP0.
Using template \$__DFFS_PP0_ for cells of type $__DFFS_PP0_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$__DFFSE_PP1 for cells of type $__DFFSE_PP1.
Using template \$__DFFS_PP1_ for cells of type $__DFFS_PP1_.
Using template \$__DFFS_PN1_ for cells of type $__DFFS_PN1_.
Using template \$__DFFS_PN0_ for cells of type $__DFFS_PN0_.
Using template \$__DFFSE_PN0 for cells of type $__DFFSE_PN0.
No more expansions possible.
<suppressed ~2067 debug messages>

4.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_5a_75b.
<suppressed ~5118 debug messages>

4.42. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping colorlight_5a_75b.$techmap$techmap43960$auto$simplemap.cc:420:simplemap_dff$10248.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44773$auto$simplemap.cc:420:simplemap_dff$10245.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43959$auto$simplemap.cc:420:simplemap_dff$10249.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43958$auto$simplemap.cc:420:simplemap_dff$10250.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43957$auto$simplemap.cc:420:simplemap_dff$10251.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43956$auto$simplemap.cc:420:simplemap_dff$10252.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43955$auto$simplemap.cc:420:simplemap_dff$10253.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43954$auto$simplemap.cc:420:simplemap_dff$10254.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43953$auto$simplemap.cc:420:simplemap_dff$10255.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43952$auto$simplemap.cc:420:simplemap_dff$10256.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43951$auto$simplemap.cc:420:simplemap_dff$10257.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43950$auto$simplemap.cc:420:simplemap_dff$10258.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43949$auto$simplemap.cc:420:simplemap_dff$10259.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43948$auto$simplemap.cc:420:simplemap_dff$10260.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43947$auto$simplemap.cc:420:simplemap_dff$10261.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43946$auto$simplemap.cc:420:simplemap_dff$10262.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43945$auto$simplemap.cc:420:simplemap_dff$10263.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43944$auto$simplemap.cc:420:simplemap_dff$10264.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43943$auto$simplemap.cc:420:simplemap_dff$10265.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43942$auto$simplemap.cc:420:simplemap_dff$10266.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43941$auto$simplemap.cc:420:simplemap_dff$10267.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43940$auto$simplemap.cc:420:simplemap_dff$10268.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43939$auto$simplemap.cc:420:simplemap_dff$10269.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43938$auto$simplemap.cc:420:simplemap_dff$10270.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43937$auto$simplemap.cc:420:simplemap_dff$10271.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43936$auto$simplemap.cc:420:simplemap_dff$10272.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43935$auto$simplemap.cc:420:simplemap_dff$10273.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43934$auto$simplemap.cc:420:simplemap_dff$10274.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43933$auto$simplemap.cc:420:simplemap_dff$10275.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43932$auto$simplemap.cc:420:simplemap_dff$10276.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43931$auto$simplemap.cc:420:simplemap_dff$10277.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43930$auto$simplemap.cc:420:simplemap_dff$10278.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44775$auto$simplemap.cc:420:simplemap_dff$10247.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:42$43280 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44587$auto$simplemap.cc:420:simplemap_dff$9126.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44589$auto$simplemap.cc:420:simplemap_dff$9125.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44559$auto$simplemap.cc:420:simplemap_dff$9136.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44596$auto$simplemap.cc:420:simplemap_dff$9124.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44602$auto$simplemap.cc:420:simplemap_dff$9123.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44582$auto$simplemap.cc:420:simplemap_dff$9128.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44581$auto$simplemap.cc:420:simplemap_dff$9129.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44580$auto$simplemap.cc:420:simplemap_dff$9130.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44579$auto$simplemap.cc:420:simplemap_dff$9131.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44578$auto$simplemap.cc:420:simplemap_dff$9132.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44577$auto$simplemap.cc:420:simplemap_dff$9133.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44576$auto$simplemap.cc:420:simplemap_dff$9134.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44558$auto$simplemap.cc:420:simplemap_dff$9137.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44557$auto$simplemap.cc:420:simplemap_dff$9138.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44556$auto$simplemap.cc:420:simplemap_dff$9139.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44555$auto$simplemap.cc:420:simplemap_dff$9140.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44554$auto$simplemap.cc:420:simplemap_dff$9141.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44553$auto$simplemap.cc:420:simplemap_dff$9142.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44552$auto$simplemap.cc:420:simplemap_dff$9143.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44551$auto$simplemap.cc:420:simplemap_dff$9144.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43507$auto$simplemap.cc:420:simplemap_dff$9146.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43506$auto$simplemap.cc:420:simplemap_dff$9147.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43505$auto$simplemap.cc:420:simplemap_dff$9148.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43504$auto$simplemap.cc:420:simplemap_dff$9149.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44623$auto$simplemap.cc:420:simplemap_dff$9122.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44633$auto$simplemap.cc:420:simplemap_dff$9121.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44635$auto$simplemap.cc:420:simplemap_dff$9120.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44637$auto$simplemap.cc:420:simplemap_dff$9119.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44611$auto$simplemap.cc:420:simplemap_dff$9118.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44574$auto$simplemap.cc:420:simplemap_dff$9135.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44583$auto$simplemap.cc:420:simplemap_dff$9127.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap43508$auto$simplemap.cc:420:simplemap_dff$9145.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:22$43272 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44540$auto$simplemap.cc:420:simplemap_dff$9596.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44539$auto$simplemap.cc:420:simplemap_dff$9597.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44538$auto$simplemap.cc:420:simplemap_dff$9598.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44537$auto$simplemap.cc:420:simplemap_dff$9599.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44536$auto$simplemap.cc:420:simplemap_dff$9600.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44535$auto$simplemap.cc:420:simplemap_dff$9601.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44534$auto$simplemap.cc:420:simplemap_dff$9602.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44533$auto$simplemap.cc:420:simplemap_dff$9603.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44532$auto$simplemap.cc:420:simplemap_dff$9604.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44531$auto$simplemap.cc:420:simplemap_dff$9605.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44530$auto$simplemap.cc:420:simplemap_dff$9606.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44529$auto$simplemap.cc:420:simplemap_dff$9607.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44528$auto$simplemap.cc:420:simplemap_dff$9608.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44527$auto$simplemap.cc:420:simplemap_dff$9609.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44526$auto$simplemap.cc:420:simplemap_dff$9610.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44525$auto$simplemap.cc:420:simplemap_dff$9611.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44524$auto$simplemap.cc:420:simplemap_dff$9612.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44523$auto$simplemap.cc:420:simplemap_dff$9613.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44522$auto$simplemap.cc:420:simplemap_dff$9614.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44521$auto$simplemap.cc:420:simplemap_dff$9615.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44520$auto$simplemap.cc:420:simplemap_dff$9616.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44519$auto$simplemap.cc:420:simplemap_dff$9617.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44518$auto$simplemap.cc:420:simplemap_dff$9618.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44517$auto$simplemap.cc:420:simplemap_dff$9619.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44516$auto$simplemap.cc:420:simplemap_dff$9620.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44515$auto$simplemap.cc:420:simplemap_dff$9621.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44514$auto$simplemap.cc:420:simplemap_dff$9622.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44513$auto$simplemap.cc:420:simplemap_dff$9623.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44512$auto$simplemap.cc:420:simplemap_dff$9624.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44511$auto$simplemap.cc:420:simplemap_dff$9625.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44510$auto$simplemap.cc:420:simplemap_dff$9626.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).
Mapping colorlight_5a_75b.$techmap$techmap44712$auto$simplemap.cc:420:simplemap_dff$9595.$logic_not$/opt/yosys/bin/../share/yosys/ecp5/cells_map.v:23$43273 ($logic_not).

4.43. Executing ECP5_FFINIT pass (implement FF init values).
Handling FF init values in colorlight_5a_75b.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9132 (TRELLIS_FF): \basesoc_phase_accumulator_rx [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9119 (TRELLIS_FF): \basesoc_phase_accumulator_rx [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9125 (TRELLIS_FF): \basesoc_phase_accumulator_rx [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9130 (TRELLIS_FF): \basesoc_phase_accumulator_rx [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9129 (TRELLIS_FF): \basesoc_phase_accumulator_rx [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9118 (TRELLIS_FF): \basesoc_phase_accumulator_rx [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9127 (TRELLIS_FF): \basesoc_phase_accumulator_rx [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9133 (TRELLIS_FF): \basesoc_phase_accumulator_rx [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9123 (TRELLIS_FF): \basesoc_phase_accumulator_rx [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9131 (TRELLIS_FF): \basesoc_phase_accumulator_rx [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9128 (TRELLIS_FF): \basesoc_phase_accumulator_rx [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9122 (TRELLIS_FF): \basesoc_phase_accumulator_rx [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9124 (TRELLIS_FF): \basesoc_phase_accumulator_rx [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9126 (TRELLIS_FF): \basesoc_phase_accumulator_rx [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9142 (TRELLIS_FF): \basesoc_phase_accumulator_rx [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9141 (TRELLIS_FF): \basesoc_phase_accumulator_rx [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9138 (TRELLIS_FF): \basesoc_phase_accumulator_rx [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9144 (TRELLIS_FF): \basesoc_phase_accumulator_rx [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9143 (TRELLIS_FF): \basesoc_phase_accumulator_rx [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9121 (TRELLIS_FF): \basesoc_phase_accumulator_rx [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9137 (TRELLIS_FF): \basesoc_phase_accumulator_rx [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9136 (TRELLIS_FF): \basesoc_phase_accumulator_rx [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9135 (TRELLIS_FF): \basesoc_phase_accumulator_rx [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9134 (TRELLIS_FF): \basesoc_phase_accumulator_rx [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9120 (TRELLIS_FF): \basesoc_phase_accumulator_rx [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9149 (TRELLIS_FF): \basesoc_phase_accumulator_rx [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9147 (TRELLIS_FF): \basesoc_phase_accumulator_rx [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9145 (TRELLIS_FF): \basesoc_phase_accumulator_rx [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9148 (TRELLIS_FF): \basesoc_phase_accumulator_rx [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9146 (TRELLIS_FF): \basesoc_phase_accumulator_rx [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9139 (TRELLIS_FF): \basesoc_phase_accumulator_rx [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9102 (TRELLIS_FF): \basesoc_tx_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9101 (TRELLIS_FF): \basesoc_tx_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9100 (TRELLIS_FF): \basesoc_tx_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10565 (TRELLIS_FF): \VexRiscv._zz_138_ [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10566 (TRELLIS_FF): \VexRiscv._zz_138_ [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10567 (TRELLIS_FF): \VexRiscv._zz_138_ [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10568 (TRELLIS_FF): \VexRiscv._zz_138_ [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10569 (TRELLIS_FF): \VexRiscv._zz_138_ [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10570 (TRELLIS_FF): \VexRiscv._zz_138_ [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10571 (TRELLIS_FF): \VexRiscv._zz_138_ [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10572 (TRELLIS_FF): \VexRiscv._zz_138_ [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10573 (TRELLIS_FF): \VexRiscv._zz_138_ [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10574 (TRELLIS_FF): \VexRiscv._zz_138_ [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10575 (TRELLIS_FF): \VexRiscv._zz_138_ [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10576 (TRELLIS_FF): \VexRiscv._zz_138_ [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10577 (TRELLIS_FF): \VexRiscv._zz_138_ [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10578 (TRELLIS_FF): \VexRiscv._zz_138_ [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10579 (TRELLIS_FF): \VexRiscv._zz_138_ [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10580 (TRELLIS_FF): \VexRiscv._zz_138_ [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10581 (TRELLIS_FF): \VexRiscv._zz_138_ [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10582 (TRELLIS_FF): \VexRiscv._zz_138_ [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10583 (TRELLIS_FF): \VexRiscv._zz_138_ [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10584 (TRELLIS_FF): \VexRiscv._zz_138_ [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10585 (TRELLIS_FF): \VexRiscv._zz_138_ [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10586 (TRELLIS_FF): \VexRiscv._zz_138_ [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10587 (TRELLIS_FF): \VexRiscv._zz_138_ [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10588 (TRELLIS_FF): \VexRiscv._zz_138_ [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10589 (TRELLIS_FF): \VexRiscv._zz_138_ [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10590 (TRELLIS_FF): \VexRiscv._zz_138_ [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10591 (TRELLIS_FF): \VexRiscv._zz_138_ [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10592 (TRELLIS_FF): \VexRiscv._zz_138_ [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10593 (TRELLIS_FF): \VexRiscv._zz_138_ [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10594 (TRELLIS_FF): \VexRiscv._zz_138_ [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10595 (TRELLIS_FF): \VexRiscv._zz_138_ [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10564 (TRELLIS_FF): \VexRiscv._zz_138_ [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9099 (TRELLIS_FF): \basesoc_tx_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9096 (TRELLIS_FF): \basesoc_tx_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9094 (TRELLIS_FF): \basesoc_phase_accumulator_tx [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9093 (TRELLIS_FF): \basesoc_phase_accumulator_tx [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9333 (TRELLIS_FF): \state = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9054 (TRELLIS_FF): \basesoc_storage [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9050 (TRELLIS_FF): \basesoc_storage [21] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8972 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9392 (TRELLIS_FF): \csr_bankarray_interface4_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9304 (TRELLIS_FF): \basesoc_timer_value [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9228 (TRELLIS_FF): \basesoc_timer_load_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9155 (TRELLIS_FF): \basesoc_rx_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8960 (TRELLIS_FF): \basesoc_soccontroller_reset_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8961 (TRELLIS_FF): \basesoc_soccontroller_reset_re = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8964 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8965 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8966 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8967 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8968 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8969 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8970 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8971 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8973 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8974 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [12] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8975 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8976 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8977 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8978 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8979 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8980 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8981 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8982 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [20] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8983 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [21] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8984 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8985 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8986 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8987 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [25] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8988 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8989 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8990 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [28] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8991 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8992 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8993 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8995 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8962 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8996 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8997 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8998 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8999 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9000 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9001 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9002 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9003 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9004 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9005 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9006 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9007 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9008 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9009 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9010 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9011 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9012 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9013 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9014 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9015 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9016 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9017 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9018 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9019 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9020 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9021 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9022 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9023 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9024 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9025 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9030 (TRELLIS_FF): \basesoc_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9026 (TRELLIS_FF): \basesoc_basesoc_ram_bus_ack = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9027 (TRELLIS_FF): \basesoc_interface0_ram_bus_ack = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9028 (TRELLIS_FF): \basesoc_interface1_ram_bus_ack = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9031 (TRELLIS_FF): \basesoc_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9032 (TRELLIS_FF): \basesoc_storage [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9033 (TRELLIS_FF): \basesoc_storage [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9034 (TRELLIS_FF): \basesoc_storage [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9035 (TRELLIS_FF): \basesoc_storage [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9036 (TRELLIS_FF): \basesoc_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9037 (TRELLIS_FF): \basesoc_storage [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9038 (TRELLIS_FF): \basesoc_storage [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9039 (TRELLIS_FF): \basesoc_storage [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9040 (TRELLIS_FF): \basesoc_storage [11] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9041 (TRELLIS_FF): \basesoc_storage [12] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9042 (TRELLIS_FF): \basesoc_storage [13] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9043 (TRELLIS_FF): \basesoc_storage [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9044 (TRELLIS_FF): \basesoc_storage [15] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9045 (TRELLIS_FF): \basesoc_storage [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9046 (TRELLIS_FF): \basesoc_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9047 (TRELLIS_FF): \basesoc_storage [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9048 (TRELLIS_FF): \basesoc_storage [19] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9049 (TRELLIS_FF): \basesoc_storage [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9051 (TRELLIS_FF): \basesoc_storage [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9052 (TRELLIS_FF): \basesoc_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9053 (TRELLIS_FF): \basesoc_storage [24] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9055 (TRELLIS_FF): \basesoc_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9384 (TRELLIS_FF): \csr_bankarray_interface3_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9057 (TRELLIS_FF): \basesoc_storage [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9058 (TRELLIS_FF): \basesoc_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9059 (TRELLIS_FF): \basesoc_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9060 (TRELLIS_FF): \basesoc_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9064 (TRELLIS_FF): \basesoc_phase_accumulator_tx [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9029 (TRELLIS_FF): \basesoc_storage [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9062 (TRELLIS_FF): \basesoc_uart_clk_txen = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9065 (TRELLIS_FF): \basesoc_phase_accumulator_tx [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9066 (TRELLIS_FF): \basesoc_phase_accumulator_tx [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9067 (TRELLIS_FF): \basesoc_phase_accumulator_tx [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9068 (TRELLIS_FF): \basesoc_phase_accumulator_tx [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9069 (TRELLIS_FF): \basesoc_phase_accumulator_tx [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9070 (TRELLIS_FF): \basesoc_phase_accumulator_tx [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9071 (TRELLIS_FF): \basesoc_phase_accumulator_tx [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9072 (TRELLIS_FF): \basesoc_phase_accumulator_tx [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9073 (TRELLIS_FF): \basesoc_phase_accumulator_tx [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9074 (TRELLIS_FF): \basesoc_phase_accumulator_tx [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9075 (TRELLIS_FF): \basesoc_phase_accumulator_tx [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9076 (TRELLIS_FF): \basesoc_phase_accumulator_tx [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9077 (TRELLIS_FF): \basesoc_phase_accumulator_tx [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9078 (TRELLIS_FF): \basesoc_phase_accumulator_tx [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9079 (TRELLIS_FF): \basesoc_phase_accumulator_tx [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9080 (TRELLIS_FF): \basesoc_phase_accumulator_tx [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9081 (TRELLIS_FF): \basesoc_phase_accumulator_tx [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9082 (TRELLIS_FF): \basesoc_phase_accumulator_tx [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9083 (TRELLIS_FF): \basesoc_phase_accumulator_tx [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9084 (TRELLIS_FF): \basesoc_phase_accumulator_tx [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9085 (TRELLIS_FF): \basesoc_phase_accumulator_tx [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9086 (TRELLIS_FF): \basesoc_phase_accumulator_tx [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9087 (TRELLIS_FF): \basesoc_phase_accumulator_tx [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9088 (TRELLIS_FF): \basesoc_phase_accumulator_tx [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9089 (TRELLIS_FF): \basesoc_phase_accumulator_tx [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9090 (TRELLIS_FF): \basesoc_phase_accumulator_tx [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9091 (TRELLIS_FF): \basesoc_phase_accumulator_tx [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9092 (TRELLIS_FF): \basesoc_phase_accumulator_tx [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9063 (TRELLIS_FF): \basesoc_phase_accumulator_tx [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9097 (TRELLIS_FF): \basesoc_tx_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9098 (TRELLIS_FF): \basesoc_tx_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9104 (TRELLIS_FF): \basesoc_tx_bitcount [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9095 (TRELLIS_FF): \basesoc_tx_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9110 (TRELLIS_FF): \basesoc_source_payload_data [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9103 (TRELLIS_FF): \basesoc_tx_bitcount [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9107 (TRELLIS_FF): \basesoc_tx_busy = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9108 (TRELLIS_FF): \basesoc_source_valid = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9111 (TRELLIS_FF): \basesoc_source_payload_data [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9332 (TRELLIS_FF): \leds_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9300 (TRELLIS_FF): \basesoc_timer_value [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9109 (TRELLIS_FF): \basesoc_source_payload_data [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9117 (TRELLIS_FF): \basesoc_uart_clk_rxen = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9263 (TRELLIS_FF): \basesoc_timer_update_value_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9262 (TRELLIS_FF): \basesoc_timer_en_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9230 (TRELLIS_FF): \basesoc_timer_reload_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9170 (TRELLIS_FF): \basesoc_uart_tx_fifo_readable = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9061 (TRELLIS_FF): \basesoc_sink_ready = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8994 (TRELLIS_FF): \basesoc_soccontroller_bus_errors [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9163 (TRELLIS_FF): \basesoc_rx_busy = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9394 (TRELLIS_FF): \regs1 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9150 (TRELLIS_FF): \basesoc_rx_r = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9156 (TRELLIS_FF): \basesoc_rx_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9157 (TRELLIS_FF): \basesoc_rx_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9158 (TRELLIS_FF): \basesoc_rx_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9160 (TRELLIS_FF): \basesoc_rx_bitcount [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9151 (TRELLIS_FF): \basesoc_rx_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9161 (TRELLIS_FF): \basesoc_rx_bitcount [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9162 (TRELLIS_FF): \basesoc_rx_bitcount [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9169 (TRELLIS_FF): \basesoc_uart_eventmanager_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9152 (TRELLIS_FF): \basesoc_rx_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9159 (TRELLIS_FF): \basesoc_rx_bitcount [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9164 (TRELLIS_FF): \basesoc_uart_tx_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9165 (TRELLIS_FF): \basesoc_uart_tx_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9166 (TRELLIS_FF): \basesoc_uart_rx_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9167 (TRELLIS_FF): \basesoc_uart_rx_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9172 (TRELLIS_FF): \basesoc_uart_tx_fifo_level0 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9168 (TRELLIS_FF): \basesoc_uart_eventmanager_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9173 (TRELLIS_FF): \basesoc_uart_tx_fifo_level0 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9174 (TRELLIS_FF): \basesoc_uart_tx_fifo_level0 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9175 (TRELLIS_FF): \basesoc_uart_tx_fifo_level0 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9177 (TRELLIS_FF): \basesoc_uart_tx_fifo_produce [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9171 (TRELLIS_FF): \basesoc_uart_tx_fifo_level0 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9178 (TRELLIS_FF): \basesoc_uart_tx_fifo_produce [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9179 (TRELLIS_FF): \basesoc_uart_tx_fifo_produce [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9181 (TRELLIS_FF): \basesoc_uart_tx_fifo_consume [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9176 (TRELLIS_FF): \basesoc_uart_tx_fifo_produce [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9182 (TRELLIS_FF): \basesoc_uart_tx_fifo_consume [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9183 (TRELLIS_FF): \basesoc_uart_tx_fifo_consume [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9186 (TRELLIS_FF): \basesoc_uart_rx_fifo_level0 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9180 (TRELLIS_FF): \basesoc_uart_tx_fifo_consume [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9184 (TRELLIS_FF): \basesoc_uart_rx_fifo_readable = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9187 (TRELLIS_FF): \basesoc_uart_rx_fifo_level0 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9188 (TRELLIS_FF): \basesoc_uart_rx_fifo_level0 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9189 (TRELLIS_FF): \basesoc_uart_rx_fifo_level0 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9191 (TRELLIS_FF): \basesoc_uart_rx_fifo_produce [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9185 (TRELLIS_FF): \basesoc_uart_rx_fifo_level0 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9192 (TRELLIS_FF): \basesoc_uart_rx_fifo_produce [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9193 (TRELLIS_FF): \basesoc_uart_rx_fifo_produce [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9195 (TRELLIS_FF): \basesoc_uart_rx_fifo_consume [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9190 (TRELLIS_FF): \basesoc_uart_rx_fifo_produce [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9196 (TRELLIS_FF): \basesoc_uart_rx_fifo_consume [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9197 (TRELLIS_FF): \basesoc_uart_rx_fifo_consume [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9199 (TRELLIS_FF): \basesoc_timer_load_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9194 (TRELLIS_FF): \basesoc_uart_rx_fifo_consume [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9200 (TRELLIS_FF): \basesoc_timer_load_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9201 (TRELLIS_FF): \basesoc_timer_load_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9202 (TRELLIS_FF): \basesoc_timer_load_storage [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9203 (TRELLIS_FF): \basesoc_timer_load_storage [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9204 (TRELLIS_FF): \basesoc_timer_load_storage [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9205 (TRELLIS_FF): \basesoc_timer_load_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9206 (TRELLIS_FF): \basesoc_timer_load_storage [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9207 (TRELLIS_FF): \basesoc_timer_load_storage [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9208 (TRELLIS_FF): \basesoc_timer_load_storage [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9209 (TRELLIS_FF): \basesoc_timer_load_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9210 (TRELLIS_FF): \basesoc_timer_load_storage [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9211 (TRELLIS_FF): \basesoc_timer_load_storage [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9212 (TRELLIS_FF): \basesoc_timer_load_storage [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9213 (TRELLIS_FF): \basesoc_timer_load_storage [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9214 (TRELLIS_FF): \basesoc_timer_load_storage [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9215 (TRELLIS_FF): \basesoc_timer_load_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9216 (TRELLIS_FF): \basesoc_timer_load_storage [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9217 (TRELLIS_FF): \basesoc_timer_load_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9218 (TRELLIS_FF): \basesoc_timer_load_storage [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9219 (TRELLIS_FF): \basesoc_timer_load_storage [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9220 (TRELLIS_FF): \basesoc_timer_load_storage [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9221 (TRELLIS_FF): \basesoc_timer_load_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9222 (TRELLIS_FF): \basesoc_timer_load_storage [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9223 (TRELLIS_FF): \basesoc_timer_load_storage [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9224 (TRELLIS_FF): \basesoc_timer_load_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9225 (TRELLIS_FF): \basesoc_timer_load_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9226 (TRELLIS_FF): \basesoc_timer_load_storage [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9227 (TRELLIS_FF): \basesoc_timer_load_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9229 (TRELLIS_FF): \basesoc_timer_load_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9231 (TRELLIS_FF): \basesoc_timer_reload_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9198 (TRELLIS_FF): \basesoc_timer_load_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9232 (TRELLIS_FF): \basesoc_timer_reload_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9233 (TRELLIS_FF): \basesoc_timer_reload_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9234 (TRELLIS_FF): \basesoc_timer_reload_storage [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9235 (TRELLIS_FF): \basesoc_timer_reload_storage [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9236 (TRELLIS_FF): \basesoc_timer_reload_storage [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9237 (TRELLIS_FF): \basesoc_timer_reload_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9238 (TRELLIS_FF): \basesoc_timer_reload_storage [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9239 (TRELLIS_FF): \basesoc_timer_reload_storage [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9240 (TRELLIS_FF): \basesoc_timer_reload_storage [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9241 (TRELLIS_FF): \basesoc_timer_reload_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9242 (TRELLIS_FF): \basesoc_timer_reload_storage [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9243 (TRELLIS_FF): \basesoc_timer_reload_storage [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9244 (TRELLIS_FF): \basesoc_timer_reload_storage [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9245 (TRELLIS_FF): \basesoc_timer_reload_storage [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9246 (TRELLIS_FF): \basesoc_timer_reload_storage [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9247 (TRELLIS_FF): \basesoc_timer_reload_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9248 (TRELLIS_FF): \basesoc_timer_reload_storage [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9249 (TRELLIS_FF): \basesoc_timer_reload_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9250 (TRELLIS_FF): \basesoc_timer_reload_storage [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9251 (TRELLIS_FF): \basesoc_timer_reload_storage [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9252 (TRELLIS_FF): \basesoc_timer_reload_storage [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9253 (TRELLIS_FF): \basesoc_timer_reload_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9254 (TRELLIS_FF): \basesoc_timer_reload_storage [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9255 (TRELLIS_FF): \basesoc_timer_reload_storage [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9256 (TRELLIS_FF): \basesoc_timer_reload_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9257 (TRELLIS_FF): \basesoc_timer_reload_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9258 (TRELLIS_FF): \basesoc_timer_reload_storage [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9259 (TRELLIS_FF): \basesoc_timer_reload_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9260 (TRELLIS_FF): \basesoc_timer_reload_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9261 (TRELLIS_FF): \basesoc_timer_reload_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9266 (TRELLIS_FF): \basesoc_timer_value_status [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9264 (TRELLIS_FF): \basesoc_timer_update_value_re = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9267 (TRELLIS_FF): \basesoc_timer_value_status [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9268 (TRELLIS_FF): \basesoc_timer_value_status [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9269 (TRELLIS_FF): \basesoc_timer_value_status [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9270 (TRELLIS_FF): \basesoc_timer_value_status [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9271 (TRELLIS_FF): \basesoc_timer_value_status [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9272 (TRELLIS_FF): \basesoc_timer_value_status [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9273 (TRELLIS_FF): \basesoc_timer_value_status [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9274 (TRELLIS_FF): \basesoc_timer_value_status [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9275 (TRELLIS_FF): \basesoc_timer_value_status [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9276 (TRELLIS_FF): \basesoc_timer_value_status [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9277 (TRELLIS_FF): \basesoc_timer_value_status [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9278 (TRELLIS_FF): \basesoc_timer_value_status [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9279 (TRELLIS_FF): \basesoc_timer_value_status [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9280 (TRELLIS_FF): \basesoc_timer_value_status [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9281 (TRELLIS_FF): \basesoc_timer_value_status [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9282 (TRELLIS_FF): \basesoc_timer_value_status [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9283 (TRELLIS_FF): \basesoc_timer_value_status [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9284 (TRELLIS_FF): \basesoc_timer_value_status [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9285 (TRELLIS_FF): \basesoc_timer_value_status [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9286 (TRELLIS_FF): \basesoc_timer_value_status [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9287 (TRELLIS_FF): \basesoc_timer_value_status [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9288 (TRELLIS_FF): \basesoc_timer_value_status [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9289 (TRELLIS_FF): \basesoc_timer_value_status [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9290 (TRELLIS_FF): \basesoc_timer_value_status [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9291 (TRELLIS_FF): \basesoc_timer_value_status [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9292 (TRELLIS_FF): \basesoc_timer_value_status [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9293 (TRELLIS_FF): \basesoc_timer_value_status [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9294 (TRELLIS_FF): \basesoc_timer_value_status [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9295 (TRELLIS_FF): \basesoc_timer_value_status [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9296 (TRELLIS_FF): \basesoc_timer_value_status [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9301 (TRELLIS_FF): \basesoc_timer_value [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9265 (TRELLIS_FF): \basesoc_timer_value_status [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9297 (TRELLIS_FF): \basesoc_timer_zero_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9298 (TRELLIS_FF): \basesoc_timer_zero_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9299 (TRELLIS_FF): \basesoc_timer_eventmanager_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9302 (TRELLIS_FF): \basesoc_timer_value [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9303 (TRELLIS_FF): \basesoc_timer_value [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9305 (TRELLIS_FF): \basesoc_timer_value [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9306 (TRELLIS_FF): \basesoc_timer_value [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9307 (TRELLIS_FF): \basesoc_timer_value [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9308 (TRELLIS_FF): \basesoc_timer_value [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9309 (TRELLIS_FF): \basesoc_timer_value [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9310 (TRELLIS_FF): \basesoc_timer_value [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9311 (TRELLIS_FF): \basesoc_timer_value [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9312 (TRELLIS_FF): \basesoc_timer_value [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9313 (TRELLIS_FF): \basesoc_timer_value [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9314 (TRELLIS_FF): \basesoc_timer_value [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9315 (TRELLIS_FF): \basesoc_timer_value [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9316 (TRELLIS_FF): \basesoc_timer_value [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9317 (TRELLIS_FF): \basesoc_timer_value [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9318 (TRELLIS_FF): \basesoc_timer_value [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9319 (TRELLIS_FF): \basesoc_timer_value [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9320 (TRELLIS_FF): \basesoc_timer_value [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9321 (TRELLIS_FF): \basesoc_timer_value [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9322 (TRELLIS_FF): \basesoc_timer_value [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9323 (TRELLIS_FF): \basesoc_timer_value [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9324 (TRELLIS_FF): \basesoc_timer_value [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9325 (TRELLIS_FF): \basesoc_timer_value [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9326 (TRELLIS_FF): \basesoc_timer_value [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9327 (TRELLIS_FF): \basesoc_timer_value [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9328 (TRELLIS_FF): \basesoc_timer_value [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9329 (TRELLIS_FF): \basesoc_timer_value [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9330 (TRELLIS_FF): \basesoc_timer_value [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9331 (TRELLIS_FF): \basesoc_timer_value [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9336 (TRELLIS_FF): \slave_sel_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9116 (TRELLIS_FF): \basesoc_source_payload_data [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9115 (TRELLIS_FF): \basesoc_source_payload_data [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9334 (TRELLIS_FF): \grant = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9337 (TRELLIS_FF): \slave_sel_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9338 (TRELLIS_FF): \slave_sel_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9340 (TRELLIS_FF): \count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9335 (TRELLIS_FF): \slave_sel_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9341 (TRELLIS_FF): \count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9342 (TRELLIS_FF): \count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9343 (TRELLIS_FF): \count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9344 (TRELLIS_FF): \count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9345 (TRELLIS_FF): \count [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9346 (TRELLIS_FF): \count [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9347 (TRELLIS_FF): \count [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9348 (TRELLIS_FF): \count [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9349 (TRELLIS_FF): \count [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9350 (TRELLIS_FF): \count [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9351 (TRELLIS_FF): \count [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9352 (TRELLIS_FF): \count [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9353 (TRELLIS_FF): \count [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9354 (TRELLIS_FF): \count [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9355 (TRELLIS_FF): \count [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9356 (TRELLIS_FF): \count [17] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9357 (TRELLIS_FF): \count [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9358 (TRELLIS_FF): \count [19] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9395 (TRELLIS_FF): \int_rst = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9339 (TRELLIS_FF): \count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9361 (TRELLIS_FF): \csr_bankarray_interface0_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9362 (TRELLIS_FF): \csr_bankarray_interface0_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9363 (TRELLIS_FF): \csr_bankarray_interface0_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9364 (TRELLIS_FF): \csr_bankarray_interface0_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9365 (TRELLIS_FF): \csr_bankarray_interface0_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9366 (TRELLIS_FF): \csr_bankarray_interface0_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9370 (TRELLIS_FF): \csr_bankarray_interface2_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9359 (TRELLIS_FF): \csr_bankarray_interface0_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9367 (TRELLIS_FF): \csr_bankarray_sel_r = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9368 (TRELLIS_FF): \csr_bankarray_interface1_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9371 (TRELLIS_FF): \csr_bankarray_interface2_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9372 (TRELLIS_FF): \csr_bankarray_interface2_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9375 (TRELLIS_FF): \csr_bankarray_interface2_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9378 (TRELLIS_FF): \csr_bankarray_interface3_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9369 (TRELLIS_FF): \csr_bankarray_interface2_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9056 (TRELLIS_FF): \basesoc_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9383 (TRELLIS_FF): \csr_bankarray_interface3_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9377 (TRELLIS_FF): \csr_bankarray_interface3_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9387 (TRELLIS_FF): \csr_bankarray_interface4_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9373 (TRELLIS_FF): \csr_bankarray_interface2_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9389 (TRELLIS_FF): \csr_bankarray_interface4_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9393 (TRELLIS_FF): \regs0 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9360 (TRELLIS_FF): \csr_bankarray_interface0_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9385 (TRELLIS_FF): \csr_bankarray_interface4_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9380 (TRELLIS_FF): \csr_bankarray_interface3_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9381 (TRELLIS_FF): \csr_bankarray_interface3_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9388 (TRELLIS_FF): \csr_bankarray_interface4_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9379 (TRELLIS_FF): \csr_bankarray_interface3_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8963 (TRELLIS_FF): \basesoc_soccontroller_scratch_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9382 (TRELLIS_FF): \csr_bankarray_interface3_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9386 (TRELLIS_FF): \csr_bankarray_interface4_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9114 (TRELLIS_FF): \basesoc_source_payload_data [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9113 (TRELLIS_FF): \basesoc_source_payload_data [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9112 (TRELLIS_FF): \basesoc_source_payload_data [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9153 (TRELLIS_FF): \basesoc_rx_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9154 (TRELLIS_FF): \basesoc_rx_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9390 (TRELLIS_FF): \csr_bankarray_interface4_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9391 (TRELLIS_FF): \csr_bankarray_interface4_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9374 (TRELLIS_FF): \csr_bankarray_interface2_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9376 (TRELLIS_FF): \csr_bankarray_interface2_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9106 (TRELLIS_FF): \basesoc_tx_bitcount [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9105 (TRELLIS_FF): \basesoc_tx_bitcount [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9140 (TRELLIS_FF): \basesoc_phase_accumulator_rx [22] = 0

4.44. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in colorlight_5a_75b.

4.45. Executing ATTRMVCP pass (move or copy attributes).

4.46. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_5a_75b..
Removed 0 unused cells and 13169 unused wires.
<suppressed ~1 debug messages>

4.47. Executing TECHMAP pass (map to technology primitives).

4.47.1. Executing Verilog-2005 frontend: /opt/yosys/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/opt/yosys/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.47.2. Executing Verilog-2005 frontend: /opt/yosys/bin/../share/yosys/ecp5/abc9_map.v
Parsing Verilog input from `/opt/yosys/bin/../share/yosys/ecp5/abc9_map.v' to AST representation.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

4.47.3. Continuing TECHMAP pass.
Using template $paramod$9048f572f1d4eabebb73ab36e311d1f3d4081593\TRELLIS_DPR16X4 for cells of type TRELLIS_DPR16X4.
No more expansions possible.
<suppressed ~51 debug messages>

4.48. Executing Verilog-2005 frontend: /opt/yosys/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/opt/yosys/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_FF_'.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Successfully finished Verilog frontend.

4.49. Executing Verilog-2005 frontend: /opt/yosys/bin/../share/yosys/ecp5/abc9_model.v
Parsing Verilog input from `/opt/yosys/bin/../share/yosys/ecp5/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DPR16X4_COMB'.
Successfully finished Verilog frontend.

4.50. Executing ABC9 pass.

4.50.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.50.2. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module colorlight_5a_75b.
Found 0 SCCs.

4.50.3. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

4.50.4. Executing ABC9_OPS pass (helper functions for ABC9).

4.50.5. Executing ABC9_OPS pass (helper functions for ABC9).

4.50.6. Executing FLATTEN pass (flatten design).
Using template $paramod$ac505e136aebbc99b3eaec15200172410abd2050\CCU2C for cells of type $paramod$ac505e136aebbc99b3eaec15200172410abd2050\CCU2C.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
<suppressed ~13 debug messages>
No more expansions possible.

4.50.7. Executing TECHMAP pass (map to technology primitives).

4.50.7.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.50.7.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~22 debug messages>

4.50.8. Executing OPT pass (performing simple optimizations).

4.50.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_5a_75b$holes.
<suppressed ~18 debug messages>

4.50.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_5a_75b$holes'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.50.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_5a_75b$holes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.50.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_5a_75b$holes.
Performed a total of 0 changes.

4.50.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_5a_75b$holes'.
Removed a total of 0 cells.

4.50.8.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.50.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_5a_75b$holes..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

4.50.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_5a_75b$holes.

4.50.8.9. Finished OPT passes. (There is nothing left to do.)

4.50.9. Executing AIGMAP pass (map logic to AIG).
Module colorlight_5a_75b: replaced 5456 cells with 31007 new cells, skipped 6174 cells.
  replaced 3 cell types:
    2395 $_OR_
     215 $_XOR_
    2846 $_MUX_
  not replaced 9 cell types:
    2132 $_NOT_
    1594 $_AND_
     271 CCU2C
      36 TRELLIS_DPR16X4
    2067 TRELLIS_FF
      32 DP16KD
       4 MULT18X18D
       2 PDPW16KD
      36 $__ABC9_DPR16X4_COMB
Module colorlight_5a_75b$holes: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
       2 $_OR_
       2 $_XOR_
      14 $_MUX_
  not replaced 3 cell types:
      31 $specify2
       4 $_NOT_
       4 $_AND_

4.50.9.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.50.9.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.50.9.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 13172 AND gates and 39795 wires from module `colorlight_5a_75b' to a netlist network with 2550 inputs and 3380 outputs.

4.50.9.4. Executing ABC9_EXE pass (technology mapping using ABC9).

4.50.9.5. Executing ABC9.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   2550/   3380  and =   11172  lev =   32 (4.69)  mem = 0.28 MB  box = 307  bb = 36
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   2550/   3380  and =   15137  lev =   18 (3.36)  mem = 0.32 MB  ch = 2034  box = 307  bb = 36
ABC: + &if -W 200 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   60. Obj =  140. Set =  636. CutMin = no
ABC: Node =   15137.  Ch =  1846.  Total mem =    3.68 MB. Peak cut mem =    0.24 MB.
ABC: P:  Del = 3222.00.  Ar =   10751.0.  Edge =    15303.  Cut =   173686.  T =     0.04 sec
ABC: P:  Del = 3167.00.  Ar =   10565.0.  Edge =    14924.  Cut =   170921.  T =     0.04 sec
ABC: P:  Del = 3167.00.  Ar =    5964.0.  Edge =    13085.  Cut =   342928.  T =     0.07 sec
ABC: F:  Del = 3165.00.  Ar =    4427.0.  Edge =    11743.  Cut =   281586.  T =     0.06 sec
ABC: A:  Del = 3165.00.  Ar =    4052.0.  Edge =    10576.  Cut =   264989.  T =     0.09 sec
ABC: A:  Del = 3165.00.  Ar =    4020.0.  Edge =    10488.  Cut =   271733.  T =     0.09 sec
ABC: Total time =     0.39 sec
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   2550/   3380  and =   10623  lev =   20 (3.29)  mem = 0.27 MB  box = 307  bb = 36
ABC: Mapping (K=7)  :  lut =   2834  edge =   10413  lev =    8 (1.80)  levB =   26  mem = 0.14 MB
ABC: LUT = 2834 : 2=427 15.1 %  3=904 31.9 %  4=853 30.1 %  5=531 18.7 %  6=53 1.9 %  7=66 2.3 %  Ave = 3.67
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 2.66 seconds, total: 2.66 seconds

4.50.9.6. Executing AIGER frontend.
<suppressed ~11873 debug messages>
Removed 15966 unused cells and 24754 unused wires.

4.50.9.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     2851
ABC RESULTS:            \CCU2C cells:      271
ABC RESULTS:   $__ABC9_DPR16X4_COMB cells:       36
ABC RESULTS:           input signals:      313
ABC RESULTS:          output signals:     1526
Removing temp directory.

4.51. Executing TECHMAP pass (map to technology primitives).

4.51.1. Executing Verilog-2005 frontend: /opt/yosys/bin/../share/yosys/ecp5/abc9_unmap.v
Parsing Verilog input from `/opt/yosys/bin/../share/yosys/ecp5/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__ABC9_DPR16X4_COMB'.
Successfully finished Verilog frontend.

4.51.2. Continuing TECHMAP pass.
Using template \$__ABC9_DPR16X4_COMB for cells of type $__ABC9_DPR16X4_COMB.
No more expansions possible.
<suppressed ~36 debug messages>
Removed 482 unused cells and 51737 unused wires.

4.52. Executing TECHMAP pass (map to technology primitives).

4.52.1. Executing Verilog-2005 frontend: /opt/yosys/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/opt/yosys/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFS_NN0_'.
Generating RTLIL representation for module `\$__DFFS_NN1_'.
Generating RTLIL representation for module `\$__DFFS_PN0_'.
Generating RTLIL representation for module `\$__DFFS_PN1_'.
Generating RTLIL representation for module `\$__DFFS_NP0_'.
Generating RTLIL representation for module `\$__DFFS_NP1_'.
Generating RTLIL representation for module `\$__DFFS_PP0_'.
Generating RTLIL representation for module `\$__DFFS_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$__DFFSE_NN0'.
Generating RTLIL representation for module `\$__DFFSE_NN1'.
Generating RTLIL representation for module `\$__DFFSE_PN0'.
Generating RTLIL representation for module `\$__DFFSE_PN1'.
Generating RTLIL representation for module `\$__DFFSE_NP0'.
Generating RTLIL representation for module `\$__DFFSE_NP1'.
Generating RTLIL representation for module `\$__DFFSE_PP0'.
Generating RTLIL representation for module `\$__DFFSE_PP1'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.52.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=5\LUT=32'11001100101011111111111110101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod$379eea5b6dae64cce9074d4abcbbbb5bd8a9a5a8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=16777216 for cells of type $lut.
Using template $paramod$b432507a0bcbf09569f465b302202943963c8020\$lut for cells of type $lut.
Using template $paramod$76a7f61e92cff0cc39cf9e95b206769eb34c6d60\$lut for cells of type $lut.
Using template $paramod$871da597c1a546e7087f4c8d528f481d6842f736\$lut for cells of type $lut.
Using template $paramod$3b6573ad822c31f20a46d591ebb5c72918abaa9f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011100010111011 for cells of type $lut.
Using template $paramod$0bb22f4a70a8dacf45f2a9787a5568868ed91f59\$lut for cells of type $lut.
Using template $paramod$668da2e19056cd50890be927e89d3b5c6e8889ce\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod$4c2365bcf12a4b879602b677e83e09cb77bce82d\$lut for cells of type $lut.
Using template $paramod$e05bcf791c14177410d9db41200931da74611e49\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010101100 for cells of type $lut.
Using template $paramod$a80f566055829ab64cf78349dc25341487592418\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10101010110011001100110011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11101110001000101011100010111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11001010101011111100101010100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1145044992 for cells of type $lut.
Using template $paramod$97325bd02dde55d66fbf3ae990db84d4922a8efa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001101011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000101010101010101011001100 for cells of type $lut.
Using template $paramod$e9e6439013f148062864f20b3c8b0e571a602f5b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000101010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110001010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001111101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11001010111111111100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000100000001111000011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000100100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=4096 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110110111010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000010000100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001001000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10011001000010010000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000011011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010000110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10101000111111110000000001010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=50225 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10000000010000001000100001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001101000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1431634931 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111011000000001010101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111110000101000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11011101110101010001000100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=62972 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10101111000000001000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111000010101111111100000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001101011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10111011101100110001000100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1073741824 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=4980736 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1624297472 for cells of type $lut.
Using template $paramod$dca6d75905ffd8585a90d0978b97ecc872a213db\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000001001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000010001000 for cells of type $lut.
Using template $paramod$444f4a856c39bb99c21c6a9aa9c17df490bf5c2c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10101111100011110000010100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110010101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10010000000010010000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010100110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=13430954 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100011011011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10000100101001010000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001001010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111100100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10010000000000000000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=355966399 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11001100000000001111111000110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10000000000010001010000000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=859002127 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=892354362 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=356450304 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111110001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111001100110000111101010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=5439 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=859000927 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1879048192 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010101000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=252663091 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111000011110101010100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=825294332 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=839004722 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111111000110010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000110011001100110010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=858981877 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=4959 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10101111101000001111110000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=838676732 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11001110000000101111111000110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=252654421 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111000111110110000100000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=857800684 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=47067902 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1431646991 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001101011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11001100101010101010101011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11001010110010101010111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=590589951 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=117440512 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11100010111000101011101110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=838873650 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=16719133 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111011000010111111100000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=15781034 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110110101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00100111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=131072 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=65536 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=245366784 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000001110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101011110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10000010010000010000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111010101010000101100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000001010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1073803504 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=48896 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=855847699 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=60576 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=42273 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001101010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010011110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10101111001000110000000000000000 for cells of type $lut.
Using template $paramod$ec673655e4d2d4f5d50fe7540a6605ee67659b4d\$lut for cells of type $lut.
Using template $paramod$3b6bd7c0263b9750674477e4d1b8143d86f1fc9f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110010111101110000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111110000011101111001000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111110111100100000111000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11101111111111111111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010101010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00101010 for cells of type $lut.
Using template $paramod$60b1dc870e6afee00646bb8967a359b6c1c13925\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1769472 for cells of type $lut.
Using template $paramod$ca12df521078f1d475fa46e8258c3f42b5c1d0e1\$lut for cells of type $lut.
Using template $paramod$3d35d4cae5dc7c49d538475613984e47c3e89595\$lut for cells of type $lut.
Using template $paramod$c6f437708e59953c5637606097b581fa6b2b8b78\$lut for cells of type $lut.
Using template $paramod$9c1fdb72bfab429eb035e50b86046f0edb412905\$lut for cells of type $lut.
Using template $paramod$f712f4317f64d649452006bf3d47553559ce0a44\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111001100100000000000110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1245279 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=324993024 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101111101010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=262864896 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110101010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=8192 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=63232 for cells of type $lut.
Using template $paramod$e987ed42799f4a491f9dab9d5b137ce87d5b1d80\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11011000111111111101100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111001000000000011100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111100010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111110101110100101010000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001010000000 for cells of type $lut.
Using template $paramod$bb4c7b5c93ead7cfdc58a9c86cc813664c23186a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111001010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110010011011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=19123695 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100000101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000001010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110111110101011010001010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111011111010100101000101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1410399930 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=16187647 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100011111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=16384 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101101001100110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011001011010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000010101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=16715278 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10101010101010100000000011110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111110010100000000011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111000000001100101011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111101011000000000010101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=17105679 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001011110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod$5e6caa2148ae4278e5f122312fb8a848044c0503\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=168100353 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=519 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100001001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=131075 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010011010010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000000010000 for cells of type $lut.
Using template $paramod$c3177d97e896931cb7aa4eab5cc2be75c78c6831\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111110000011101111010000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10100101001000010000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101110100001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101100001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110101001100010000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111101000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=41553 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod$1929d44748517239e36a599c0facfb62ddb99607\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1621139616 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=234933966 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010101011100101 for cells of type $lut.
Using template $paramod$a566d812f19165706e24e03c061c5a0f36821b98\$lut for cells of type $lut.
Using template $paramod$2c4dccdce886d9d6b7922ea162c98cd918bb9e32\$lut for cells of type $lut.
Using template $paramod$e1c127de6d02e8d1da9989610e13697a0d7cc5bd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1024 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=2147483647 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1060155296 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=825488895 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=322134015 for cells of type $lut.
Using template $paramod$5b67c98343ba0a29f905f2161294eb22091e24c7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1376319 for cells of type $lut.
Using template $paramod$c77942ab5d3bf53ea6ab51aa24e1f9ff54db4706\$lut for cells of type $lut.
Using template $paramod$f24fff378c43502656b25bb58f48d557c04fea03\$lut for cells of type $lut.
Using template $paramod$0700a6b61f016cad9c456142f954115e5fdd5717\$lut for cells of type $lut.
Using template $paramod$f12d5ab4b9649247fb8a5402602c00d9c829c5f4\$lut for cells of type $lut.
Using template $paramod$4b4f3402e6dc4d400915db166c6645889c79213f\$lut for cells of type $lut.
Using template $paramod$63037c3f9d5f80a5c4028eb18be94a02b09fe8b0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111010101011000000101010101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111010000010101010110010101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11000000111010100000000000000000 for cells of type $lut.
Using template $paramod$3c4f57153d0a70e0145347f9797fe2f72d1b032c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=512 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000010011 for cells of type $lut.
Using template $paramod$c66cce3adfe48e291db1c1f61d252d44f2a76865\$lut for cells of type $lut.
Using template $paramod$e2f6903dd412260fa95c07462dcf4475a45574fc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=536870912 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000000000000 for cells of type $lut.
Using template $paramod$dfe227f1d5968f490a3de208194242d8c278afb5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10100000111011000000000000000000 for cells of type $lut.
Using template $paramod$34468614abf7388fec1afcb21ee852cb2b84a09d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000010 for cells of type $lut.
Using template $paramod$b3565a715f3e9092f8cc519f1a37ca5ba391ee23\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110110011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110101010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=67108864 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111000000001111111100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=817508604 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10101010101010101010101011101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111000000001010110010101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111111111101111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101010110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1425953018 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1414594298 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11101111101010110100010100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=858984277 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11101111000000001100110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=65372 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111000011001111111100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011111110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101111101001110 for cells of type $lut.
Using template $paramod$e9e4baaf6746d8d486b283f2230a52307c5c5bcd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111000000001111111111000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=838925050 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10111111101100111000110010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=16733011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1431646271 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=16725301 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000000011 for cells of type $lut.
Using template $paramod$e9c6c60236fc17977c4771ba9cb726de21702cce\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111000000001111111110100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=13500639 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1148483444 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=76298175 for cells of type $lut.
Using template $paramod$834b8b991cdc51486f85cb1de128abec0e0a0e10\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010001010100 for cells of type $lut.
Using template $paramod$8080d71c26e8ae2216ece913d1c23e2036929858\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11001010111110101111111111111111 for cells of type $lut.
Using template $paramod$3884b267b3528c32e70248743c14bd3e6a904984\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10101010101010101000101010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101111100010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001110101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011001010 for cells of type $lut.
Using template $paramod$f612ecbf46c24852087977e7e87eb8d41a574b48\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=19 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100001111 for cells of type $lut.
Using template $paramod$334889bf66c15b43362561e4725e23e49d355815\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=859004927 for cells of type $lut.
Using template $paramod$749d155523dfb0c693a1c7febece425fc14e16b6\$lut for cells of type $lut.
Using template $paramod$4d4257d282ef6fa280372279183a3b52539670cf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=259 for cells of type $lut.
Using template $paramod$284642811b719b69566aeec6ad1e7b830d0d27e7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1374901759 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1364587519 for cells of type $lut.
Using template $paramod$1d6b29fcb2ce1e84ee44a94f24ae4246c2f83600\$lut for cells of type $lut.
Using template $paramod$b123bd26d4fa12ba76434689b4572e6b4d9e51c4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011000111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110001100110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1342198033 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11101111111000101110111111101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1789547861 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1017488805 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1016699289 for cells of type $lut.
Using template $paramod$ea112c470cc47f1eeb387f8c5cb9a12d9660d041\$lut for cells of type $lut.
Using template $paramod$572b0becfc8ce21860a77c9102950143bc98ac84\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11001100110011001010110011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10101010101010101100101010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001100000001 for cells of type $lut.
Using template $paramod$36952a0f7af8f5e61e0d7c804be02003979e8438\$lut for cells of type $lut.
Using template $paramod$f3a69a75ccad833424614953c7b40f3676438c80\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11011100000000001111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=14271 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=83887874 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000111110110000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1431637811 for cells of type $lut.
Using template $paramod$d47a582f92e345dffa0594bf4cbd189bf1e7eac7\$lut for cells of type $lut.
Using template $paramod$a31de96ada27717cf4378de17fb9a7d33a084e68\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=268435456 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=3150128 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101111100011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=12472 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110001010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101000101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11011011 for cells of type $lut.
Using template $paramod$320f41173ffc2edc4c137b7cb1be5c51d28b6cf9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10000100001000010000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=33825 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=71582788 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10100010001000100010001000100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11010111010111110000000000000000 for cells of type $lut.
Using template $paramod$af0f174e82ac4dcf4693941561d7eb9dfa2159aa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11001100110011001100110011001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32183679 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=147587276 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100000111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000000100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=547397792 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=16782336 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100000001010 for cells of type $lut.
Using template $paramod$f7854454e12d3ef88b3676db4c221fc8090af0af\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110000001100 for cells of type $lut.
Using template $paramod$00af7625baa0efbc75f177c60f523cf63306dc16\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110010001100 for cells of type $lut.
Using template $paramod$bd963618c33358295f26e800fb3a599081b8b6c7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=196609 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111110011111111000011010110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110011111001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=262376792 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11000000100000001110000011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001000 for cells of type $lut.
Using template $paramod$8bda29164a46f8178504c691a086851a3c005f4f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111100100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11000000111111111110101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111110101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110110011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11101110001000101110001011100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111100000011001010110010101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111010000010101100101011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111100001100001011100010111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11011111111111111111111111111111 for cells of type $lut.
Using template $paramod$801e8edb501aa8b5786e3fad78d3014a75291595\$lut for cells of type $lut.
Using template $paramod$3e45b9f56d0cc2d208ccdd8f01b3e4f9fd3d6628\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111011111111111111111111111111 for cells of type $lut.
Using template $paramod$8654a0780d986075228f1b0193fff7cdb9895e94\$lut for cells of type $lut.
Using template $paramod$495b3879529ec10761d28aadc0923cd3deadd2c3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111111011101000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10100000111011001111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11000000111010101111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10101110000011001111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11101100101000001111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11000000000000001111000010111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10001000000000001100110011100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10100000000000001111000011011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11000000000000001110001011100010 for cells of type $lut.
No more expansions possible.
<suppressed ~10048 debug messages>

4.53. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in colorlight_5a_75b.
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121580.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121579.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121578.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121577.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121576.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121575.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121574.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121479.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121476.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121475.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121475.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121474.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121474.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121474.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121474.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121474.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121474.lut6 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121471.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121471.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121471.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121471.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121471.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121471.lut6 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121467.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121448.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121447.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121446.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121445.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121444.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121443.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121442.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121441.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121440.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121439.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121438.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121437.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121436.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121435.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121434.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121433.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121432.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121431.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121430.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121429.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121428.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121427.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121426.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121425.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121424.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121423.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121422.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121421.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121420.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121419.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[13].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[13].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[13].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[13].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[13].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[14].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[14].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[14].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[14].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[14].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[15].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[15].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[15].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[15].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[15].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[16].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[16].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[16].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[16].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[16].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[17].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[17].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[17].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[17].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[17].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[18].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[18].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[18].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[18].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[18].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[19].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[19].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[19].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[19].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[19].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[20].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[20].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[20].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[20].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[20].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[21].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[21].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[21].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[21].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[21].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[22].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[22].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[22].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[22].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[22].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[23].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[23].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[23].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[23].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[23].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[24].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[24].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[24].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[24].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[24].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[25].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[25].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[25].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[25].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[25].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[26].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[26].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[26].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[26].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[26].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[27].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[27].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[27].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[27].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[27].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[28].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[28].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[28].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[28].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[28].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[29].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[29].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[29].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[29].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[29].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[30].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[30].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[30].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[30].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[30].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[31].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[31].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[31].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[31].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[31].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_BRANCH_DO.lut2 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_BRANCH_DO.lut3 (4 -> 1)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_BRANCH_DO.lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_BRANCH_DO.lut6 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_BRANCH_DO.lut7 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$8826.lut2 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$8826.lut4 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$8826.lut5 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$8826.lut6 (4 -> 2)
  Optimizing lut $abc$121093$lut\VexRiscv.decode_RS1[0].lut2 (4 -> 2)
  Optimizing lut $abc$121093$lut\VexRiscv.decode_RS1[0].lut3 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8494.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$8378.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8373.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$8362.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8357.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$8346.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8341.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$8330.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8325.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut\VexRiscv.decode_RS2[0].lut2 (4 -> 2)
  Optimizing lut $abc$121093$lut\VexRiscv.decode_RS2[0].lut3 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv._zz_89_[0].lut1 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$7508.lut3 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6941.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$6875.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$6809.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut\VexRiscv.decode_RS2[12].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$6650.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$6581.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut\VexRiscv.decode_RS2[14].lut2 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.decode_RS2[14].lut3 (4 -> 1)
  Optimizing lut $abc$121093$lut\VexRiscv.decode_RS2[15].lut2 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.decode_RS2[15].lut3 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv._zz_94_[22].lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut\VexRiscv._zz_94_[23].lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut\VexRiscv._zz_94_[17].lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut\VexRiscv._zz_94_[18].lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$3962.lut2 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$3962.lut3 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$3945.lut1 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$3945.lut2 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$3945.lut3 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$11079.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11079.lut3 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$11079.lut4 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11079.lut5 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$11079.lut6 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11073.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11073.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11073.lut3 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$11073.lut4 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$11073.lut5 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$11073.lut6 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$10982.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$10982.lut2 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$10977.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10973.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10973.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10973.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10973.lut4 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$10973.lut5 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$10973.lut7 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$10930.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10930.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10930.lut4 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10930.lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10930.lut6 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10930.lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10884.lut2 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$10683.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10622.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10622.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10622.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10622.lut4 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$10622.lut5 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$10622.lut7 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$10593.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10593.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10593.lut4 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10593.lut6 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10593.lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut$techmap\VexRiscv.$procmux$2971_Y.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$techmap\VexRiscv.$procmux$2985_Y.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_8_[0].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_8_[0].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_8_[0].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_8_[0].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_8_[0].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_8_[1].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_8_[1].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_8_[1].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_8_[1].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_8_[1].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_8_[2].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_8_[2].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_8_[2].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_8_[2].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_8_[2].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[5].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[5].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[5].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[5].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[5].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[5].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[6].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[6].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[6].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[6].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[6].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[12].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[12].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[12].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[12].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[12].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$9991.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$8479.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$8464.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$8449.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$8434.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$8419.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121137.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121137.lut3 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8298.lut2 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8298.lut3 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$8276.lut2 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8276.lut3 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$8247.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121141.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$8237.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$8237.lut3 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8219.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$8219.lut3 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8203.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$8203.lut3 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8185.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$8185.lut3 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8164.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$8147.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$8129.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$8111.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$8093.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$8075.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$8057.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121193.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$6391.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$6391.lut3 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6381.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$6324.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$6324.lut3 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6314.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$6277.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$6277.lut3 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6267.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$6190.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$6190.lut3 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6180.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$6138.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut\VexRiscv._zz_89_[20].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$5707.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$5648.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$5640.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$5581.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$5573.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$5514.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$5506.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$5441.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$5433.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$5371.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121293.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$10705.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10705.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10705.lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10705.lut6 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10705.lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10603.lut3 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$10699.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10699.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10774.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10774.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10774.lut4 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10774.lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10774.lut6 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10774.lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10598.lut3 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$10801.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10801.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10801.lut4 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10801.lut6 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10801.lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10782.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10782.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10782.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10782.lut4 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10826.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10837.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10843.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10843.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10843.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10843.lut4 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10843.lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10843.lut6 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10852.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10852.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10852.lut4 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10852.lut6 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10852.lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10862.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10639.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10639.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10639.lut4 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10639.lut6 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10639.lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[17].lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[16].lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[15].lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[14].lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[12].lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$11033.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11033.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11033.lut3 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$11033.lut4 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$11033.lut5 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$11033.lut6 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$10758.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10758.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10758.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10758.lut4 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10758.lut6 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10758.lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11040.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$11040.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11040.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11040.lut4 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$11040.lut6 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$11040.lut7 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$11055.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11055.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10645.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10645.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10645.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10645.lut4 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10906.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10906.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10906.lut4 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10906.lut6 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10906.lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11181.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11181.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11181.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11181.lut4 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11181.lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11181.lut6 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$11181.lut7 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$10748.lut3 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$10742.lut3 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$10790.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10790.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10790.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10790.lut4 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10858.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10858.lut4 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10858.lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10858.lut6 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10858.lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10581.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10581.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10581.lut4 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10581.lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10581.lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10715.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10715.lut4 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10715.lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10715.lut6 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10715.lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11117.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.dataCache_1_.stage0_colisions.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$12215.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$12226.lut2 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$12226.lut3 (4 -> 3)
  Optimizing lut $abc$121093$lut$techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0][0].lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[2].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[2].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[2].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[2].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[2].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[2].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10096.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[4].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[4].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[4].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[4].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[4].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[4].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[3].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[3].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[3].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[3].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[3].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10075.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10054.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[1].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[1].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[1].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[1].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[1].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10117.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[0].lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[0].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[0].lut4 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[0].lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[0].lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10138.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11108.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11099.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11099.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10676.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10676.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10676.lut4 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10612.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10612.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10612.lut4 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10612.lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10612.lut7 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$10813.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10813.lut4 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10813.lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10813.lut6 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10813.lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10660.lut3 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$10632.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10632.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10632.lut4 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10587.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10587.lut3 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[20].lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[19].lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[18].lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[11].lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[10].lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[9].lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[8].lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[6].lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$7038.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv._zz_89_[5].lut1 (4 -> 2)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[5].lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121173.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv._zz_89_[3].lut1 (4 -> 2)
  Optimizing lut $abc$121093$lut\VexRiscv._zz_89_[2].lut1 (4 -> 2)
  Optimizing lut $abc$121093$lut\VexRiscv._zz_89_[1].lut1 (4 -> 2)
  Optimizing lut $abc$121093$lut\VexRiscv._zz_89_[31].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv._zz_42_[31].lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$7990.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$7986.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$8008.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8004.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$8026.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8022.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$8039.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$7950.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10441.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[30].lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$10449.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[27].lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$10525.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10525.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10525.lut4 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10525.lut6 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10525.lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10436.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10536.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10536.lut3 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$10454.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10547.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10547.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10547.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10547.lut4 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10547.lut6 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10547.lut7 (4 -> 0)
  Optimizing lut $abc$121093$lut\basesoc_wishbone_adr[1].lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut\basesoc_wishbone_adr[1].lut2 (4 -> 1)
  Optimizing lut $abc$121093$lut\basesoc_wishbone_adr[1].lut3 (4 -> 3)
  Optimizing lut $abc$121093$lut\basesoc_wishbone_adr[0].lut1 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$3547.lut2 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$3547.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$3556.lut3 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$3556.lut5 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$3556.lut7 (4 -> 1)
  Optimizing lut $abc$121093$lut$0\basesoc_rx_bitcount[3:0][3].lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[12].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10012.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[6].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10033.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[1].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$techmap\VexRiscv.$procmux$2953_Y.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[0].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[3].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$techmap\VexRiscv.$procmux$2944_Y.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$9544.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10159.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_8_[2].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10180.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_8_[1].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10201.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10235.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[23].lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$10306.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10428.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$10436.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10441.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[22].lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$10449.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10454.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$techmap\VexRiscv.$procmux$2962_Y.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10441.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10449.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10504.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10525.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10536.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10436.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10454.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10547.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10581.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10587.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10593.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10598.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10603.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10593.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10612.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10622.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10632.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10632.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10639.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10645.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10626.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10655.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10660.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10660.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10676.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10603.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10699.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10705.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$10715.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10709.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10724.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10731.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10742.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10742.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10748.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10758.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10748.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10768.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10774.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$10782.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10790.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10598.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10801.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10813.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10801.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10822.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10837.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10843.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10837.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$10852.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10858.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10852.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10639.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10871.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$10875.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10884.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10884.lut1 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$10894.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$10900.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$10906.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10911.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$10911.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$10930.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$10949.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10953.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10973.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10982.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$10986.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$10990.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$11033.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11040.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11047.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10906.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11055.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$11063.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$11067.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$11073.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11079.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$procmux$4415_Y[0].lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$11099.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11108.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10676.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11117.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11145.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11181.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11185.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$11108.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11206.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$11210.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11235.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$10284.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10612.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11884.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11920.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11946.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$12200.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$12205.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$12192.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$12209.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$12257.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$12283.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$12353.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$13771.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$13778.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$3556.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$3538.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$3547.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\basesoc_wishbone_adr[2].lut1 (4 -> 2)
  Optimizing lut $abc$121093$lut\slave_sel[1].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$3659.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$3673.lut0 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$3855.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$3864.lut0 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$3890.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$3901.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$3912.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$3923.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$3945.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$3962.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$3962.lut1 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$4063.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121221.lut1 (4 -> 2)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[26].lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[25].lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$5219.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$5243.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$5247.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv._zz_42_[31].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv._zz_89_[31].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$5340.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$5351.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$5365.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$5371.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$5377.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$5391.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$5411.lut0 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$5420.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$5484.lut0 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$5493.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121207.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$5551.lut0 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$5560.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121206.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$5618.lut0 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$5627.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121205.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121204.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$5685.lut0 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$5694.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$5715.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121203.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$5752.lut0 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$5761.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$5774.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$5789.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$5782.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121202.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$5823.lut0 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$5832.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$5845.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$5853.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121201.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$5899.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$5912.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$5920.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121200.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$5966.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$5979.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$5987.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121199.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6039.lut0 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$6048.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$6061.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$6069.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv._zz_89_[20].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$6127.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$6138.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6169.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$6180.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6190.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121196.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$6256.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$6267.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6277.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$6294.lut0 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$6303.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$6314.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6324.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121194.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$6370.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$6381.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6391.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$6417.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$6429.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6429.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$6465.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$6487.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6498.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6498.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$6535.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$6556.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6570.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut\VexRiscv.decode_RS2[14].lut1 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$6581.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6639.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$6650.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6663.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6667.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$6701.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6712.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6712.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$6726.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6733.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$6760.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$6803.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6809.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6818.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6827.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$6869.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6875.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6884.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6893.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$6935.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6941.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6950.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6959.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[7].lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$7012.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$7012.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$7024.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$7085.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$7085.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$7097.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$7156.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$7156.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$7165.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$7219.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$7230.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$7230.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$7239.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$7264.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$7312.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$7312.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$7321.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$7340.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$7370.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$7390.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$7390.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$7399.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121222.lut1 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$7472.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$7472.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$7481.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$7508.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$7527.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$7547.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$7556.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$7929.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$7956.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8039.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8057.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8075.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8093.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8111.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8129.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8147.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121146.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$8164.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8185.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121144.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$8203.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$8219.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121142.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$8237.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$8247.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8307.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8307.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$8325.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8341.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8357.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8373.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8389.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8389.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$8404.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8404.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$8419.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8434.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8449.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8464.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8479.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8494.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$8725.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$8826.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$8826.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$8853.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$8880.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$8890.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$8905.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$8929.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$8949.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$8955.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$8964.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$8990.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$9126.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$9152.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$9173.lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$9306.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$9376.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$9429.lut1 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$9480.lut0 (4 -> 1)
  Optimizing lut $abc$121093$lut$aiger121092$9491.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$9507.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$9556.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[31].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$9613.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[30].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$9634.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[29].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$9655.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[28].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$9676.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[27].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$9697.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[26].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$9718.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[25].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$9739.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[24].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$9760.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[23].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$9781.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[22].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$9802.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[21].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$9823.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[20].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$9844.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[19].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$9865.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[18].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$9886.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[17].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$9907.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[16].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$9928.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[15].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$9949.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[14].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$9970.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10705.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11079.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10525.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[28].lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$procmux$4337_Y.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$procmux$4415_Y[0].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0][0].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0][1].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$techmap\VexRiscv.$0\CsrPlugin_mepc[31:0][6].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$auto$dff2dffe.cc:158:make_patterns_logic$40953.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut$techmap\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0][1].lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[0].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[1].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[2].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[3].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[4].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[5].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_5_[6].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_8_[0].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_8_[1].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_8_[2].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_cache._zz_8_[0].lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[12].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[13].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[14].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[15].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[16].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[17].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[18].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[19].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[20].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[21].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[22].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[23].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[24].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[25].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[26].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[27].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[28].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[29].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[30].lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[31].lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121158.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121160.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121161.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121162.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[24].lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$7547.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_BRANCH_DO.lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut\VexRiscv._zz_89_[20].lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut\VexRiscv._zz_89_[31].lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut\VexRiscv._zz_94_[16].lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut\VexRiscv._zz_94_[21].lut1 (4 -> 1)
  Optimizing lut $abc$121093$lut\VexRiscv.dataCache_1_.stage0_colisions.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.dataCache_1_.stage0_colisions.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.decode_IS_MUL.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv._zz_515_.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_BRANCH_DO.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$6087.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[10].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[11].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[12].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[14].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[15].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[16].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[17].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[18].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[19].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[20].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[21].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[22].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[23].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[24].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[25].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[26].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[27].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[28].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[30].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[5].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[6].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[7].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[8].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[9].lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut\basesoc_wishbone_adr[0].lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut\basesoc_wishbone_adr[1].lut0 (4 -> 1)
  Optimizing lut $abc$121093$lut\basesoc_wishbone_adr[2].lut0 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$11117.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$11059.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10813.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10715.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10581.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$10858.lut1 (4 -> 0)
  Optimizing lut $abc$121093$lut\next_state.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121103.lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[13].lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121131.lut0 (4 -> 0)
  Optimizing lut $abc$121093$lut$aiger121092$8298.lut1 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$8276.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121148.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121150.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121152.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121154.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121156.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121178.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121214.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121221.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121222.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$3890.lut1 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$3912.lut1 (4 -> 2)
  Optimizing lut $abc$121093$lut$aiger121092$3855.lut1 (4 -> 2)
  Optimizing lut $abc$121093$lut\VexRiscv.execute_SRC2[21].lut1 (4 -> 3)
  Optimizing lut $abc$121093$lut$aiger121092$4150.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121244.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121293.lut0 (4 -> 3)
  Optimizing lut $abc$121093$lut$techmap\VexRiscv.$0\CsrPlugin_mepc[31:0][6].lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121331.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121346.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121356.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121584.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121419.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121420.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121421.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121422.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121423.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121424.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121425.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121426.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121427.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121428.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121429.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121430.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121431.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121432.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121433.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121434.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121435.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121436.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121437.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121438.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121439.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121440.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121441.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121442.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121443.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121444.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121445.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121446.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121447.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121448.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121449.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121449.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121458.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121467.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121468.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121467.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121471.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121472.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121473.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121474.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121475.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121476.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121476.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121478.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121480.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121482.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121483.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121484.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121485.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121486.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121487.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121488.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121581.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1064:reintegrate$121584.lut0 (4 -> 3)
Removed 0 unused cells and 5718 unused wires.

4.54. Executing AUTONAME pass.
Renamed 138006 objects in module colorlight_5a_75b (117 iterations).
<suppressed ~12423 debug messages>

4.55. Executing HIERARCHY pass (managing design hierarchy).

4.55.1. Analyzing design hierarchy..
Top module:  \colorlight_5a_75b

4.55.2. Analyzing design hierarchy..
Top module:  \colorlight_5a_75b
Removed 0 unused modules.

4.56. Printing statistics.

=== colorlight_5a_75b ===

   Number of wires:               6323
   Number of wire bits:          20928
   Number of public wires:        6323
   Number of public wire bits:   20928
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7575
     CCU2C                         271
     DP16KD                         32
     L6MUX21                       251
     LUT4                         4011
     MULT18X18D                      4
     PDPW16KD                        2
     PFUMX                         901
     TRELLIS_DPR16X4                36
     TRELLIS_FF                   2067

4.57. Executing CHECK pass (checking for obvious problems).
checking module colorlight_5a_75b..
Warning: Wire colorlight_5a_75b.array_muxed0 has an unprocessed 'init' attribute.
Warning: Wire colorlight_5a_75b.array_muxed2 has an unprocessed 'init' attribute.
Warning: Wire colorlight_5a_75b.array_muxed3 has an unprocessed 'init' attribute.
Warning: Wire colorlight_5a_75b.array_muxed4 has an unprocessed 'init' attribute.
Warning: Wire colorlight_5a_75b.array_muxed5 has an unprocessed 'init' attribute.
Warning: Wire colorlight_5a_75b.array_muxed7 has an unprocessed 'init' attribute.
Warning: Wire colorlight_5a_75b.basesoc_cpu_interrupt has an unprocessed 'init' attribute.
Warning: Wire colorlight_5a_75b.basesoc_interface_adr has an unprocessed 'init' attribute.
Warning: Wire colorlight_5a_75b.basesoc_interface_we has an unprocessed 'init' attribute.
Warning: Wire colorlight_5a_75b.basesoc_sram0_we has an unprocessed 'init' attribute.
Warning: Wire colorlight_5a_75b.basesoc_sram1_we has an unprocessed 'init' attribute.
Warning: Wire colorlight_5a_75b.basesoc_timer_zero_clear has an unprocessed 'init' attribute.
Warning: Wire colorlight_5a_75b.basesoc_uart_eventmanager_status_w has an unprocessed 'init' attribute.
Warning: Wire colorlight_5a_75b.basesoc_uart_rx_clear has an unprocessed 'init' attribute.
Warning: Wire colorlight_5a_75b.basesoc_uart_tx_clear has an unprocessed 'init' attribute.
Warning: Wire colorlight_5a_75b.csr_bankarray_sram_bus_dat_r has an unprocessed 'init' attribute.
Warning: Wire colorlight_5a_75b.next_state has an unprocessed 'init' attribute.
Warning: Wire colorlight_5a_75b.shared_ack has an unprocessed 'init' attribute.
Warning: Wire colorlight_5a_75b.slave_sel has an unprocessed 'init' attribute.
found and reported 19 problems.

4.58. Executing JSON backend.

Warnings: 20 unique messages, 20 total
End of script. Logfile hash: 3de6481aa2, CPU: user 20.23s system 0.42s, MEM: 1425.41 MB peak
Yosys 0.9+2406 (git sha1 ebf23cd6, gcc 7.5.0-3ubuntu1~18.04 -fPIC -Os)
Time spent: 29% 10x techmap (6 sec), 13% 25x opt_clean (2 sec), ...
