DOORBELL_SELFRING_GPA_APER_MODE	,	V_30
dummy_page	,	V_42
virt	,	V_102
mmBIOS_SCRATCH_0	,	V_9
def	,	V_48
smnPCIE_CNTL2	,	V_60
BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP3_MASK	,	V_78
mmBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_BASE_LOW	,	V_32
mmPCIE_INDEX	,	V_97
upper_32_bits	,	F_15
BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP4_MASK	,	V_80
mmBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_BASE_HIGH	,	V_35
tmp	,	V_3
enable	,	V_11
doorbell	,	V_33
nbio_v6_1_get_rev_id	,	F_1
mmINTERRUPT_CNTL2	,	V_41
BIF_BX_PF0_GPU_HDP_FLUSH_DONE__SDMA0_MASK	,	V_92
val	,	V_10
BIF_SDMA0_DOORBELL_RANGE	,	V_22
nbio_v6_1_update_medium_grain_light_sleep	,	F_21
nbio_v6_1_get_clockgating_state	,	F_22
SIZE	,	V_24
mmBIF_BX_PF0_GPU_HDP_FLUSH_REQ	,	V_68
RREG32_PCIE	,	F_19
doorbell_range	,	V_20
nbio_sdma_doorbell_range_reg	,	V_21
nbio_v6_1_hdp_flush_reg	,	V_66
nbio_v6_1_detect_hw_virt	,	F_24
mmRCC_DEV0_EPF0_STRAP0	,	V_5
ih_doorbell_range	,	V_37
adev	,	V_2
PCIE_CNTL2__REPLAY_MEM_LS_EN_MASK	,	V_64
CPM_CONTROL__TXCLK_LCNT_GATE_ENABLE_MASK	,	V_56
BIF_IH_DOORBELL_RANGE	,	V_39
mmRCC_PF_0_0_RCC_DOORBELL_APER_EN	,	V_25
mmINTERRUPT_CNTL	,	V_44
flags	,	V_65
mmPCIE_DATA	,	V_99
BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP6_MASK	,	V_84
cg_flags	,	V_51
BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP1_MASK	,	V_74
RREG32	,	F_2
BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP7_MASK	,	V_86
nbio_v6_1_enable_doorbell_selfring_aperture	,	F_13
interrupt_cntl	,	V_40
CPM_CONTROL__LCLK_DYN_GATE_ENABLE_MASK	,	V_53
BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP0_MASK	,	V_72
OFFSET	,	V_23
BIF_DOORBELL_APER_EN	,	V_27
CPM_CONTROL__REFCLK_REGS_GATE_ENABLE_MASK	,	V_59
doorbell_index	,	V_19
WREG32_PCIE	,	F_20
AMDGPU_SRIOV_CAPS_ENABLE_IOV	,	V_105
uint32_t	,	T_2
INTERRUPT_CNTL	,	V_45
nbio_v6_1_get_memsize	,	F_9
PCIE_CNTL2__MST_MEM_LS_EN_MASK	,	V_63
CPM_CONTROL__TXCLK_PERM_GATE_ENABLE_MASK	,	V_55
AMDGPU_SRIOV_CAPS_IS_VF	,	V_104
nbio_v6_1_get_atombios_scratch_regs	,	F_4
hdp_flush_req_offset	,	V_67
instance	,	V_17
data	,	V_49
mmBIF_FB_EN	,	V_12
BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP9_MASK	,	V_90
nbio_v6_1_update_medium_grain_clock_gating	,	F_18
nbio_v6_1_hdp_flush	,	F_8
lower_32_bits	,	F_14
mmRCC_PF_0_0_RCC_IOV_FUNC_IDENTIFIER	,	V_101
u32	,	T_1
reg	,	V_100
nbio_v6_1_init	,	F_23
use_doorbell	,	V_18
AMD_CG_SUPPORT_BIF_LS	,	V_61
smnCPM_CONTROL	,	V_50
nbio_v6_1_ih_doorbell_range	,	F_16
DOORBELL_SELFRING_GPA_APER_EN	,	V_29
REG_SET_FIELD	,	F_11
DOORBELL_SELFRING_GPA_APER_SIZE	,	V_31
IH_REQ_NONSNOOP_EN	,	V_47
index_offset	,	V_96
nbio_v6_1_pcie_index_data	,	V_95
AMDGPU_PASSTHROUGH_MODE	,	V_106
ref_and_mask_cp3	,	V_77
ref_and_mask_cp2	,	V_75
ref_and_mask_cp1	,	V_73
ref_and_mask_cp0	,	V_71
IH_DUMMY_RD_OVERRIDE	,	V_46
BIF_FB_EN__FB_WRITE_EN_MASK	,	V_14
ref_and_mask_cp9	,	V_89
ref_and_mask_cp8	,	V_87
idx	,	V_8
ref_and_mask_cp7	,	V_85
ref_and_mask_cp6	,	V_83
ref_and_mask_cp5	,	V_81
nbio_v6_1_enable_doorbell_aperture	,	F_12
CPM_CONTROL__TXCLK_REGS_GATE_ENABLE_MASK	,	V_57
ref_and_mask_cp4	,	V_79
CPM_CONTROL__TXCLK_DYN_GATE_ENABLE_MASK	,	V_54
RCC_PF_0_0_RCC_DOORBELL_APER_EN	,	V_26
WREG32	,	F_6
mmBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_CNTL	,	V_36
mmBIF_BX_PF0_HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_15
BIF_FB_EN__FB_READ_EN_MASK	,	V_13
nbio_v6_1_set_atombios_scratch_regs	,	F_5
nbio_v6_1_sdma_doorbell_range	,	F_10
hdp_flush_done_offset	,	V_69
caps	,	V_103
is_virtual_machine	,	F_25
mmBIF_IH_DOORBELL_RANGE	,	V_38
RCC_DEV0_EPF0_STRAP0__STRAP_ATI_REV_ID_DEV0_F0_MASK	,	V_6
PCIE_CNTL2__SLV_MEM_LS_EN_MASK	,	V_62
RCC_DEV0_EPF0_STRAP0__STRAP_ATI_REV_ID_DEV0_F0__SHIFT	,	V_7
AMD_CG_SUPPORT_BIF_MGCG	,	V_52
addr	,	V_43
SOC15_REG_OFFSET	,	F_3
amdgpu_device	,	V_1
BIF_BX_PF0_GPU_HDP_FLUSH_DONE__SDMA1_MASK	,	V_94
mmRCC_PF_0_0_RCC_CONFIG_MEMSIZE	,	V_16
data_offset	,	V_98
mmBIF_BX_PF0_GPU_HDP_FLUSH_DONE	,	V_70
BIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_CNTL	,	V_28
nbio_v6_1_mc_access_enable	,	F_7
ref_and_mask_sdma0	,	V_91
BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP8_MASK	,	V_88
ref_and_mask_sdma1	,	V_93
nbio_v6_1_ih_control	,	F_17
BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP2_MASK	,	V_76
CPM_CONTROL__TXCLK_PRBS_GATE_ENABLE_MASK	,	V_58
BIF_BX_PF0_GPU_HDP_FLUSH_DONE__CP5_MASK	,	V_82
NBIO	,	V_4
base	,	V_34
