package be.lmenten.avr.core.data;

public enum CoreControlRegister
{
	SREG,
	SPH,
	SPL,
	MCUCR,
	MCUSR,
	SMCR,
	PRR0,
	PRR1,
	WDTCSR,
	OSCCAL,
	CLKPR,
	RAMD,
	RAMX,
	RAMY,
	RAMZ,
	EIND,
	;
}
