
---------- Begin Simulation Statistics ----------
host_inst_rate                                 180141                       # Simulator instruction rate (inst/s)
host_mem_usage                                 404964                       # Number of bytes of host memory used
host_seconds                                   111.02                       # Real time elapsed on the host
host_tick_rate                              434808192                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.048274                       # Number of seconds simulated
sim_ticks                                 48274426000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7233921                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 40616.832109                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 31830.257979                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6188746                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    42451697500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.144483                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1045175                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            451367                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  18901030000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593807                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 80678.363439                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 79005.631677                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                837242                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   32885872470                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.327440                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              407617                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           159213                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  19625314931                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 53955.628680                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.656062                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           82678                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4460943468                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8478780                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 51857.093080                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 45744.290838                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7025988                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     75337569970                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.171344                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1452792                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             610580                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  38526344931                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099332                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997150                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.081998                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8478780                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 51857.093080                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 45744.290838                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7025988                       # number of overall hits
system.cpu.dcache.overall_miss_latency    75337569970                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.171344                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1452792                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            610580                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  38526344931                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099332                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842211                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592795                       # number of replacements
system.cpu.dcache.sampled_refs                 593819                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.081998                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7515410                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501348253000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13043634                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 66869.117647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 65206.210191                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13042954                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       45471000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  680                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                50                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     40949500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             628                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 48666.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20703.101587                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       292000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13043634                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 66869.117647                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 65206.210191                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13042954                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        45471000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   680                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 50                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     40949500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              628                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.713422                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            365.272262                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13043634                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 66869.117647                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 65206.210191                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13042954                       # number of overall hits
system.cpu.icache.overall_miss_latency       45471000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  680                       # number of overall misses
system.cpu.icache.overall_mshr_hits                50                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     40949500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.sampled_refs                    630                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                365.272262                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13042954                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           546601935000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 70409.596419                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     38918622782                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                552746                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     70045.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 54681.818182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               770500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594438                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       92609.620600                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  78226.824562                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         446204                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            13727894500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.249368                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       148234                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      6238                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       11107661500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.238869                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  141993                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    77968.511427                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 62446.343033                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         19366832459                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    15511234485                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.999919                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594449                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        92607.946305                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   78225.000704                       # average overall mshr miss latency
system.l2.demand_hits                          446204                       # number of demand (read+write) hits
system.l2.demand_miss_latency             13728665000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.249382                       # miss rate for demand accesses
system.l2.demand_misses                        148245                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       6238                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        11108263000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.238883                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   142004                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.490010                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.251777                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   8028.331651                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4125.108815                       # Average occupied blocks per context
system.l2.overall_accesses                     594449                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       92607.946305                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  72007.032432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         446204                       # number of overall hits
system.l2.overall_miss_latency            13728665000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.249382                       # miss rate for overall accesses
system.l2.overall_misses                       148245                       # number of overall misses
system.l2.overall_mshr_hits                      6238                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       50026885782                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.168729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  694750                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.806993                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        446062                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        72759                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       671441                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           578493                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        20163                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         678316                       # number of replacements
system.l2.sampled_refs                         694700                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      12153.440466                       # Cycle average of tags in use
system.l2.total_refs                           694644                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   547618867500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 76091589                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         107914                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       150890                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        12554                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       196485                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         209115                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS             18                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       711202                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     16091192                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.623931                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.888731                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     14037598     87.24%     87.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       264813      1.65%     88.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       245493      1.53%     90.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       293184      1.82%     92.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       220860      1.37%     93.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       139982      0.87%     94.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       114946      0.71%     95.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        63114      0.39%     95.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       711202      4.42%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     16091192                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039791                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597946                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152949                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        12551                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039791                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8451030                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.045726                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.045726                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      5989484                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12606                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     30185535                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6021593                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4025418                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1337341                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        54696                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6860411                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6829551                       # DTB hits
system.switch_cpus_1.dtb.data_misses            30860                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6184260                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6153423                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            30837                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        676151                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            676128                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            209115                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3023503                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7137752                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       285402                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             30447990                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        802066                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.010222                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3023503                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       107932                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.488371                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     17428533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.747020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.228790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13314294     76.39%     76.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          42715      0.25%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         103058      0.59%     77.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          85706      0.49%     77.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         107152      0.61%     78.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          62475      0.36%     78.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         152063      0.87%     79.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         199880      1.15%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3361190     19.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     17428533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               3028729                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         158471                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               41157                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.694562                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6972668                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           676151                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6617832                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11616784                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.846836                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5604217                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.567856                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11650520                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        17708                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       3204864                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7368860                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2946357                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       863441                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18564357                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6296517                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1826366                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14208843                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        28093                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         3084                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1337341                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        66443                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2552202                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1970                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         2397                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3770908                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       308438                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         2397                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8656                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         9052                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.488824                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.488824                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       839882      5.24%      5.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8171      0.05%      5.29% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.29% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4635337     28.91%     34.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     34.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     34.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3206387     20.00%     54.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     54.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     54.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6632934     41.36%     95.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       712499      4.44%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16035210                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       157877                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009846                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           20      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          468      0.30%      0.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        62734     39.74%     40.05% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     40.05% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     40.05% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        93130     58.99%     99.03% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         1525      0.97%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     17428533                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.920055                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.586371                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     11178890     64.14%     64.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1982639     11.38%     75.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1772552     10.17%     85.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1104037      6.33%     92.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       598624      3.43%     95.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       316595      1.82%     97.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       227055      1.30%     98.58% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       129573      0.74%     99.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8       118568      0.68%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     17428533                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.783839                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18523200                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16035210                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8522326                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1172373                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7188033                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3023515                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3023503                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       324585                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       114589                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7368860                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       863441                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               20457262                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      5035170                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193389                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        66530                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6499556                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       942799                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        25726                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     42620364                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27214087                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     25620374                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3564625                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1337341                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       991840                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     16426955                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2830525                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 44863                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
