Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Aug  1 02:44:02 2024
| Host         : omar_ragab running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DSP_control_sets_placed.rpt
| Design       : DSP
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             428 |           65 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------+------------------+------------------+----------------+
|  Clock Signal  |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                |                  |                1 |              2 |
|  clk_IBUF_BUFG | CECARRYIN_IBUF | RSTCARRYIN_IBUF  |                2 |              4 |
|  clk_IBUF_BUFG | CEOPMODE_IBUF  | RSTOPMODE_IBUF   |                4 |             16 |
|  clk_IBUF_BUFG | CEA_IBUF       | RSTA_IBUF        |                7 |             36 |
|  clk_IBUF_BUFG | CED_IBUF       | RSTD_IBUF        |                3 |             36 |
|  clk_IBUF_BUFG | CEB_IBUF       | RSTB_IBUF        |               10 |             72 |
|  clk_IBUF_BUFG | CEM_IBUF       | RSTM_IBUF        |               13 |             72 |
|  clk_IBUF_BUFG | CEP_IBUF       | RSTP_IBUF        |               12 |             96 |
|  clk_IBUF_BUFG | CEC_IBUF       | RSTC_IBUF        |               14 |             96 |
+----------------+----------------+------------------+------------------+----------------+


