README.rst
============

Update 8 Octobre 2022, MM Louerat

directory
---------
/users/cao/mariem/coriolis-2.x/src/alliance-check-toolkit/benchs/SAR/tsmc_c018

goal
----------
SARlogic synthesis, P&P, transistor simulation and sta

target process : TSMC 180

tools
-----
yosys for synthesis
coriolis for place and route
eldo for transistor simulation
/users/soft/mentor/amsv-2019.4_2/amsv/bin/eldo
hitas for static timing analysis

cleanup
---------
make clean removes the design files (netlist, layout)
./hitas/clean_sta removes the files generated by static timing analysis
./eldo/clean_eldo removes the files generated by simulation with eldo

synthesis
----------
make vst

provides:
-rw-r--r-- 1 mariem utmp   364  7 oct.  14:21 SARlogic.tcl
-rw-r--r-- 1 mariem utmp 14114  7 oct.  14:21 SARlogic.blif
-rw-r--r-- 1 mariem utmp 40188  7 oct.  14:21 sarlogic.vst
-rw-r--r-- 1 mariem utmp 12500  7 oct.  14:21 SARlogic.spi


place and route
-------------------
make cgt

use PythonScript
doDesign
executon step by step

provides
-rw-r--r-- 1 mariem utmp 105876  7 oct.  14:23 sarlogic_r.vst
-rw-r--r-- 1 mariem utmp  31330  7 oct.  14:23 sarlogic_r.spi
-rw-r--r-- 1 mariem utmp 501954  7 oct.  14:23 sarlogic_r.gds

simulation at transistor level
-------------------------------
eldo is the signoff simulator

env for launching eldo
source ./eldo/go_eldo

launching eldo on transistor netlist before placement
****************************************************
eldo top_eldo.cir

top_eldo.cir contains the description of the hierarchical netlist BEFORE routing, using:
SARlogic.spi, the netlist generated
SARlogic_simu.spi, the top level netlist 

top_eldo.cir is the simulation netlist including SARlogic_simu.spi, with techno models and 
all the cells (.INCLUDE refering to the standard cell library). 


provides
-rw-r--r-- 1 mariem utmp   81509  7 oct.  14:38 top_eldo.wdb
-rw-r--r-- 1 mariem utmp     946  7 oct.  14:38 top_eldo.swd
-rw-r--r-- 1 mariem utmp 3363494  7 oct.  14:38 top_eldo.chi
-rw-r--r-- 1 mariem utmp  641541  7 oct.  14:38 top_eldo.errm.log

ezwave top_eldo.wdb
displays the plots

launching eldo on transistor netlist AFTER placement
****************************************************
cells have been added by the placer for the router
sarlogic_r.spi is the new netlist after placement and routing
sarlogic_r_simu.spi is the new top level netlist after placement
top_r_eldo.cir is the simulation netlist including sarlogic_r_simu.spi, with techno models and 
all the cells (.INCLUDE refering to the standard cell library). 

BEWARE that the order of the connectors in the top view sarlogic_r_simu.spi have been changed compared to SARlogic_simu.spi

eldo top_r_eldo.cir
top_r_eldo.cir contains the description of the hierarchical netlist AFTER routing

provides
-rw-r--r-- 1 mariem utmp   99762  7 oct.  15:08 top_r_eldo.wdb
-rw-r--r-- 1 mariem utmp    1045  7 oct.  15:08 top_r_eldo.swd
-rw-r--r-- 1 mariem utmp 3405785  7 oct.  15:08 top_r_eldo.chi
-rw-r--r-- 1 mariem utmp  652409  7 oct.  15:08 top_r_eldo.errm.log

ezwave top_r_eldo.wdb
displays the plots of the simulation after routing

static timing analysis
-------------------------
hitas is used
to set the environment
bash
source ./hitas/avt_env.sh

sta on netlist BEFORE placement and routing
*********************************************
launching hitas on the netlist BEFORE placement and routing
the netlist is prepared in
top_hitas_eldo.cir
where the netlist is described including the leaf cells (with .INCLUDE)
BUT the transistor model is included in db.tcl
since the model as provided for eldo cannot be read by hitas as is.

./hitas/db.tcl

the files are provided:
-rw-r--r-- 1 mariem utmp    1397  7 oct.  15:44 SARlogic.stat
-rw-r--r-- 1 mariem utmp   40782  7 oct.  15:44 SARlogic.rep
-rw-r--r-- 1 mariem utmp  510098  7 oct.  15:44 SARlogic.cnv
-rw-r--r-- 1 mariem utmp  343906  7 oct.  15:44 SARlogic.cns
-rw-r--r-- 1 mariem utmp  134415  7 oct.  15:44 SARlogic.rcx
-rw-r--r-- 1 mariem utmp  309110  7 oct.  15:44 SARlogic.dtx
-rw-r--r-- 1 mariem utmp  922406  7 oct.  15:44 SARlogic.stm

xtas provides a GUI to analyse timing paths
File/open data base
Tools/GetPaths

sta on netlist AFTER placement and routing
*********************************************
launching hitas on the netlist AFTER placement and routing
the netlis is prepared in
top_r_hitas_eldo.cir
where the netlist is described including the leaf cells (with .INCLUDE)
BUT the transistor model is included in db_r.tcl
since the model as provided for eldo cannot be read by hitas as is.

./hitas/db_r.tcl

the files are provided
-rw-r--r-- 1 mariem utmp    1405  7 oct.  15:57 sarlogic_r.stat
-rw-r--r-- 1 mariem utmp   40786  7 oct.  15:57 sarlogic_r.rep
-rw-r--r-- 1 mariem utmp  510053  7 oct.  15:57 sarlogic_r.cnv
-rw-r--r-- 1 mariem utmp  343928  7 oct.  15:57 sarlogic_r.cns
-rw-r--r-- 1 mariem utmp  134486  7 oct.  15:57 sarlogic_r.rcx
-rw-r--r-- 1 mariem utmp  309106  7 oct.  15:57 sarlogic_r.dtx
-rw-r--r-- 1 mariem utmp  922408  7 oct.  15:57 sarlogic_r.stm

xtas provides a GUI to analyse timing paths
File/open data base
Tools/GetPaths

