** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_utils_v3_0_14".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/c_reg_fd_v12_0_10".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/c_shift_ram_v12_0_18".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axi_utils_v2_0_10".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_pipe_v3_0_10".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_6".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/mult_gen_v12_0_22".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/floating_point_v7_1_19".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/axis_combiner_v1_1_31".
Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
vmap xbip_utils_v3_0_14 modelsim_lib/msim/xbip_utils_v3_0_14 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
vmap c_reg_fd_v12_0_10 modelsim_lib/msim/c_reg_fd_v12_0_10 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
vmap c_shift_ram_v12_0_18 modelsim_lib/msim/c_shift_ram_v12_0_18 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
vmap axi_utils_v2_0_10 modelsim_lib/msim/axi_utils_v2_0_10 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
vmap xbip_pipe_v3_0_10 modelsim_lib/msim/xbip_pipe_v3_0_10 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
vmap xbip_dsp48_wrapper_v3_0_6 modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_6 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
vmap mult_gen_v12_0_22 modelsim_lib/msim/mult_gen_v12_0_22 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
vmap floating_point_v7_1_19 modelsim_lib/msim/floating_point_v7_1_19 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
vmap axis_combiner_v1_1_31 modelsim_lib/msim/axis_combiner_v1_1_31 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 11:17:30 on Oct 19,2025
vcom -93 -work xbip_utils_v3_0_14 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd 
-- Loading package STANDARD
End time: 11:17:30 on Oct 19,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 11:17:30 on Oct 19,2025
vcom -93 -work c_reg_fd_v12_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd 
-- Loading package STANDARD
End time: 11:17:30 on Oct 19,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 11:17:30 on Oct 19,2025
vcom -93 -work c_shift_ram_v12_0_18 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd 
-- Loading package STANDARD
End time: 11:17:31 on Oct 19,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 11:17:31 on Oct 19,2025
vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_0/sim/c_shift_ram_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity c_shift_ram_0
-- Compiling architecture c_shift_ram_0_arch of c_shift_ram_0
End time: 11:17:31 on Oct 19,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 11:17:31 on Oct 19,2025
vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.srcs/sources_1/new/get_maxof8.v ../../../../Activation_accelerator.srcs/sources_1/new/serial_max.v ../../../../Activation_accelerator.srcs/sources_1/new/max.v 
-- Skipping module get_maxof8
-- Skipping module serial_max
-- Skipping module max

Top level modules:
	max
End time: 11:17:31 on Oct 19,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 11:17:31 on Oct 19,2025
vcom -93 -work axi_utils_v2_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd 
-- Loading package STANDARD
End time: 11:17:31 on Oct 19,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 11:17:31 on Oct 19,2025
vcom -93 -work xbip_pipe_v3_0_10 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd 
-- Loading package STANDARD
End time: 11:17:31 on Oct 19,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 11:17:31 on Oct 19,2025
vcom -93 -work xbip_dsp48_wrapper_v3_0_6 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd 
-- Loading package STANDARD
End time: 11:17:32 on Oct 19,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 11:17:32 on Oct 19,2025
vcom -93 -work mult_gen_v12_0_22 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd 
-- Loading package STANDARD
End time: 11:17:33 on Oct 19,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 11:17:33 on Oct 19,2025
vcom -93 -work floating_point_v7_1_19 ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/floating_point_v7_1_rfs.vhd 
-- Loading package STANDARD
End time: 11:17:35 on Oct 19,2025, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 11:17:35 on Oct 19,2025
vlog -incr -mfcu -work floating_point_v7_1_19 "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/floating_point_v7_1_rfs.v 

Top level modules:
End time: 11:17:35 on Oct 19,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 11:17:35 on Oct 19,2025
vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_0/sim/floating_point_0.v 
-- Skipping module floating_point_0

Top level modules:
	floating_point_0
End time: 11:17:35 on Oct 19,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 11:17:35 on Oct 19,2025
vlog -incr -mfcu -work axis_combiner_v1_1_31 "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.ip_user_files/ipstatic/hdl/axis_combiner_v1_1_vl_rfs.v 
-- Skipping module axis_combiner_v1_1_31_top

Top level modules:
	axis_combiner_v1_1_31_top
End time: 11:17:35 on Oct 19,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 11:17:35 on Oct 19,2025
vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/axis_combiner_0/sim/axis_combiner_0.v ../../../../Activation_accelerator.srcs/sources_1/new/sub_max.v 
-- Skipping module axis_combiner_0
-- Skipping module sub_max

Top level modules:
	sub_max
End time: 11:17:35 on Oct 19,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 11:17:35 on Oct 19,2025
vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_2/sim/c_shift_ram_2.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity c_shift_ram_2
-- Compiling architecture c_shift_ram_2_arch of c_shift_ram_2
End time: 11:17:35 on Oct 19,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 11:17:35 on Oct 19,2025
vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_2/sim/floating_point_2.v ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_1/sim/floating_point_1.v 
-- Compiling module floating_point_2
-- Skipping module floating_point_1

Top level modules:
	floating_point_2
	floating_point_1
End time: 11:17:35 on Oct 19,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 11:17:35 on Oct 19,2025
vcom -93 -work xil_defaultlib ../../../../Activation_accelerator.gen/sources_1/ip/c_shift_ram_1/sim/c_shift_ram_1.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity c_shift_ram_1
-- Compiling architecture c_shift_ram_1_arch of c_shift_ram_1
End time: 11:17:35 on Oct 19,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 11:17:35 on Oct 19,2025
vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../Activation_accelerator.ip_user_files/ipstatic/hdl" ../../../../Activation_accelerator.srcs/sources_1/new/acc.v ../../../../Activation_accelerator.srcs/sources_1/new/acc_fifo.v ../../../../Activation_accelerator.srcs/sources_1/new/add8.v ../../../../Activation_accelerator.srcs/sources_1/new/gen_tlast.v ../../../../Activation_accelerator.srcs/sources_1/new/accumulator.v ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_3/sim/floating_point_3.v ../../../../Activation_accelerator.srcs/sources_1/new/latency4_fifo.v ../../../../Activation_accelerator.srcs/sources_1/new/reciprocal.v ../../../../Activation_accelerator.srcs/sources_1/new/reciprocal_lut.v ../../../../Activation_accelerator.srcs/sources_1/new/divide.v ../../../../Activation_accelerator.gen/sources_1/ip/floating_point_fixed/sim/floating_point_fixed.v ../../../../Activation_accelerator.srcs/sources_1/new/exp_from_uv.v ../../../../Activation_accelerator.srcs/sources_1/new/expv2.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_max_0_0/sim/design_1_max_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_sub_max_0_0/sim/design_1_sub_max_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_accumulator_0_0/sim/design_1_accumulator_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_divide_0_0/sim/design_1_divide_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_expv2_0_0/sim/design_1_expv2_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v ../../../../Activation_accelerator.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v ../../../../Activation_accelerator.srcs/sim_1/new/block_tb.v 
-- Skipping module acc
-- Skipping module acc_fifo
-- Skipping module add8
-- Skipping module gen_tlast
-- Skipping module accumulator
-- Skipping module floating_point_3
-- Skipping module latency4_fifo
-- Skipping module reciprocal
-- Skipping module reciprocal_lut
-- Skipping module divide
-- Skipping module floating_point_fixed
-- Skipping module exp_from_uv
-- Skipping module expv2
-- Skipping module design_1_max_0_0
-- Skipping module design_1_sub_max_0_0
-- Skipping module design_1_accumulator_0_0
-- Skipping module design_1_divide_0_0
-- Skipping module design_1_expv2_0_0
-- Skipping module design_1
-- Skipping module design_1_wrapper
-- Skipping module block_tb

Top level modules:
	block_tb
End time: 11:17:35 on Oct 19,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 11:17:35 on Oct 19,2025
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 11:17:35 on Oct 19,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
