[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/UnitPartSelect/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 523
LIB: work
FILE: ${SURELOG_DIR}/tests/UnitPartSelect/top.sv
n<> u<522> t<Top_level_rule> c<1> l<1:1> el<43:1>
  n<> u<1> t<Null_rule> p<522> s<521> l<1:1>
  n<> u<521> t<Source_text> p<522> c<149> l<1:1> el<41:10>
    n<> u<149> t<Description> p<521> c<148> s<275> l<1:1> el<19:10>
      n<> u<148> t<Module_declaration> p<149> c<5> l<1:1> el<19:10>
        n<> u<5> t<Module_nonansi_header> p<148> c<2> s<22> l<1:1> el<1:15>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<toto> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:12>
          n<> u<4> t<List_of_ports> p<5> l<1:12> el<1:14>
        n<> u<22> t<Module_item> p<148> c<21> s<47> l<3:3> el<3:22>
          n<> u<21> t<Non_port_module_item> p<22> c<20> l<3:3> el<3:22>
            n<> u<20> t<Module_or_generate_item> p<21> c<19> l<3:3> el<3:22>
              n<> u<19> t<Module_common_item> p<20> c<18> l<3:3> el<3:22>
                n<> u<18> t<Module_or_generate_item_declaration> p<19> c<17> l<3:3> el<3:22>
                  n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<3:3> el<3:22>
                    n<> u<16> t<Parameter_declaration> p<17> c<6> l<3:3> el<3:21>
                      n<> u<6> t<Data_type_or_implicit> p<16> s<15> l<3:13> el<3:13>
                      n<> u<15> t<List_of_param_assignments> p<16> c<14> l<3:13> el<3:21>
                        n<> u<14> t<Param_assignment> p<15> c<7> l<3:13> el<3:21>
                          n<IDLE> u<7> t<STRING_CONST> p<14> s<13> l<3:13> el<3:17>
                          n<> u<13> t<Constant_param_expression> p<14> c<12> l<3:20> el<3:21>
                            n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<3:20> el<3:21>
                              n<> u<11> t<Constant_expression> p<12> c<10> l<3:20> el<3:21>
                                n<> u<10> t<Constant_primary> p<11> c<9> l<3:20> el<3:21>
                                  n<> u<9> t<Primary_literal> p<10> c<8> l<3:20> el<3:21>
                                    n<0> u<8> t<INT_CONST> p<9> l<3:20> el<3:21>
        n<> u<47> t<Module_item> p<148> c<46> s<146> l<5:3> el<5:25>
          n<> u<46> t<Non_port_module_item> p<47> c<45> l<5:3> el<5:25>
            n<> u<45> t<Module_or_generate_item> p<46> c<44> l<5:3> el<5:25>
              n<> u<44> t<Module_common_item> p<45> c<43> l<5:3> el<5:25>
                n<> u<43> t<Module_or_generate_item_declaration> p<44> c<42> l<5:3> el<5:25>
                  n<> u<42> t<Package_or_generate_item_declaration> p<43> c<41> l<5:3> el<5:25>
                    n<> u<41> t<Data_declaration> p<42> c<40> l<5:3> el<5:25>
                      n<> u<40> t<Variable_declaration> p<41> c<34> l<5:3> el<5:25>
                        n<> u<34> t<Data_type> p<40> c<23> s<39> l<5:3> el<5:12>
                          n<> u<23> t<IntVec_TypeReg> p<34> s<33> l<5:3> el<5:6>
                          n<> u<33> t<Packed_dimension> p<34> c<32> l<5:7> el<5:12>
                            n<> u<32> t<Constant_range> p<33> c<27> l<5:8> el<5:11>
                              n<> u<27> t<Constant_expression> p<32> c<26> s<31> l<5:8> el<5:9>
                                n<> u<26> t<Constant_primary> p<27> c<25> l<5:8> el<5:9>
                                  n<> u<25> t<Primary_literal> p<26> c<24> l<5:8> el<5:9>
                                    n<3> u<24> t<INT_CONST> p<25> l<5:8> el<5:9>
                              n<> u<31> t<Constant_expression> p<32> c<30> l<5:10> el<5:11>
                                n<> u<30> t<Constant_primary> p<31> c<29> l<5:10> el<5:11>
                                  n<> u<29> t<Primary_literal> p<30> c<28> l<5:10> el<5:11>
                                    n<0> u<28> t<INT_CONST> p<29> l<5:10> el<5:11>
                        n<> u<39> t<List_of_variable_decl_assignments> p<40> c<36> l<5:13> el<5:24>
                          n<> u<36> t<Variable_decl_assignment> p<39> c<35> s<38> l<5:13> el<5:18>
                            n<state> u<35> t<STRING_CONST> p<36> l<5:13> el<5:18>
                          n<> u<38> t<Variable_decl_assignment> p<39> c<37> l<5:20> el<5:24>
                            n<next> u<37> t<STRING_CONST> p<38> l<5:20> el<5:24>
        n<> u<146> t<Module_item> p<148> c<145> s<147> l<7:3> el<17:6>
          n<> u<145> t<Non_port_module_item> p<146> c<144> l<7:3> el<17:6>
            n<> u<144> t<Module_or_generate_item> p<145> c<143> l<7:3> el<17:6>
              n<> u<143> t<Module_common_item> p<144> c<142> l<7:3> el<17:6>
                n<> u<142> t<Always_construct> p<143> c<48> l<7:3> el<17:6>
                  n<> u<48> t<ALWAYS> p<142> s<141> l<7:3> el<7:9>
                  n<> u<141> t<Statement> p<142> c<140> l<7:10> el<17:6>
                    n<> u<140> t<Statement_item> p<141> c<139> l<7:10> el<17:6>
                      n<> u<139> t<Procedural_timing_control_statement> p<140> c<56> l<7:10> el<17:6>
                        n<> u<56> t<Procedural_timing_control> p<139> c<55> s<138> l<7:10> el<7:25>
                          n<> u<55> t<Event_control> p<56> c<54> l<7:10> el<7:25>
                            n<> u<54> t<Event_expression> p<55> c<49> l<7:12> el<7:23>
                              n<> u<49> t<Edge_Posedge> p<54> s<53> l<7:12> el<7:19>
                              n<> u<53> t<Expression> p<54> c<52> l<7:20> el<7:23>
                                n<> u<52> t<Primary> p<53> c<51> l<7:20> el<7:23>
                                  n<> u<51> t<Primary_literal> p<52> c<50> l<7:20> el<7:23>
                                    n<clk> u<50> t<STRING_CONST> p<51> l<7:20> el<7:23>
                        n<> u<138> t<Statement_or_null> p<139> c<137> l<7:26> el<17:6>
                          n<> u<137> t<Statement> p<138> c<136> l<7:26> el<17:6>
                            n<> u<136> t<Statement_item> p<137> c<135> l<7:26> el<17:6>
                              n<> u<135> t<Seq_block> p<136> c<73> l<7:26> el<17:6>
                                n<> u<73> t<Statement_or_null> p<135> c<72> s<100> l<9:5> el<9:25>
                                  n<> u<72> t<Statement> p<73> c<71> l<9:5> el<9:25>
                                    n<> u<71> t<Statement_item> p<72> c<70> l<9:5> el<9:25>
                                      n<> u<70> t<Nonblocking_assignment> p<71> c<65> l<9:5> el<9:24>
                                        n<> u<65> t<Variable_lvalue> p<70> c<58> s<69> l<9:5> el<9:16>
                                          n<> u<58> t<Ps_or_hierarchical_identifier> p<65> c<57> s<64> l<9:5> el<9:10>
                                            n<state> u<57> t<STRING_CONST> p<58> l<9:5> el<9:10>
                                          n<> u<64> t<Select> p<65> c<63> l<9:10> el<9:16>
                                            n<> u<63> t<Bit_select> p<64> c<62> l<9:10> el<9:16>
                                              n<> u<62> t<Expression> p<63> c<61> l<9:11> el<9:15>
                                                n<> u<61> t<Primary> p<62> c<60> l<9:11> el<9:15>
                                                  n<> u<60> t<Primary_literal> p<61> c<59> l<9:11> el<9:15>
                                                    n<IDLE> u<59> t<STRING_CONST> p<60> l<9:11> el<9:15>
                                        n<> u<69> t<Expression> p<70> c<68> l<9:20> el<9:24>
                                          n<> u<68> t<Primary> p<69> c<67> l<9:20> el<9:24>
                                            n<> u<67> t<Primary_literal> p<68> c<66> l<9:20> el<9:24>
                                              n<> u<66> t<Number_1Tickb1> p<67> l<9:20> el<9:24>
                                n<> u<100> t<Statement_or_null> p<135> c<99> s<133> l<11:5> el<12:8>
                                  n<> u<99> t<Statement> p<100> c<98> l<11:5> el<12:8>
                                    n<> u<98> t<Statement_item> p<99> c<97> l<11:5> el<12:8>
                                      n<> u<97> t<Conditional_statement> p<98> c<91> l<11:5> el<12:8>
                                        n<> u<91> t<Cond_predicate> p<97> c<90> s<96> l<11:9> el<11:30>
                                          n<> u<90> t<Expression_or_cond_pattern> p<91> c<89> l<11:9> el<11:30>
                                            n<> u<89> t<Expression> p<90> c<83> l<11:9> el<11:30>
                                              n<> u<83> t<Expression> p<89> c<82> s<88> l<11:9> el<11:27>
                                                n<> u<82> t<Primary> p<83> c<81> l<11:9> el<11:27>
                                                  n<> u<81> t<Complex_func_call> p<82> c<74> l<11:9> el<11:27>
                                                    n<InterruptStatus> u<74> t<STRING_CONST> p<81> s<80> l<11:9> el<11:24>
                                                    n<> u<80> t<Select> p<81> c<79> l<11:24> el<11:27>
                                                      n<> u<79> t<Bit_select> p<80> c<78> l<11:24> el<11:27>
                                                        n<> u<78> t<Expression> p<79> c<77> l<11:25> el<11:26>
                                                          n<> u<77> t<Primary> p<78> c<76> l<11:25> el<11:26>
                                                            n<> u<76> t<Primary_literal> p<77> c<75> l<11:25> el<11:26>
                                                              n<0> u<75> t<INT_CONST> p<76> l<11:25> el<11:26>
                                              n<> u<88> t<BinOp_Equiv> p<89> s<87> l<11:27> el<11:29>
                                              n<> u<87> t<Expression> p<89> c<86> l<11:29> el<11:30>
                                                n<> u<86> t<Primary> p<87> c<85> l<11:29> el<11:30>
                                                  n<> u<85> t<Primary_literal> p<86> c<84> l<11:29> el<11:30>
                                                    n<0> u<84> t<INT_CONST> p<85> l<11:29> el<11:30>
                                        n<> u<96> t<Statement_or_null> p<97> c<95> l<11:32> el<12:8>
                                          n<> u<95> t<Statement> p<96> c<94> l<11:32> el<12:8>
                                            n<> u<94> t<Statement_item> p<95> c<93> l<11:32> el<12:8>
                                              n<> u<93> t<Seq_block> p<94> c<92> l<11:32> el<12:8>
                                                n<> u<92> t<END> p<93> l<12:5> el<12:8>
                                n<> u<133> t<Statement_or_null> p<135> c<132> s<134> l<14:5> el<15:8>
                                  n<> u<132> t<Statement> p<133> c<131> l<14:5> el<15:8>
                                    n<> u<131> t<Statement_item> p<132> c<130> l<14:5> el<15:8>
                                      n<> u<130> t<Conditional_statement> p<131> c<124> l<14:5> el<15:8>
                                        n<> u<124> t<Cond_predicate> p<130> c<123> s<129> l<14:9> el<14:42>
                                          n<> u<123> t<Expression_or_cond_pattern> p<124> c<122> l<14:9> el<14:42>
                                            n<> u<122> t<Expression> p<123> c<116> l<14:9> el<14:42>
                                              n<> u<116> t<Expression> p<122> c<115> s<121> l<14:9> el<14:29>
                                                n<> u<115> t<Primary> p<116> c<114> l<14:9> el<14:29>
                                                  n<> u<114> t<Complex_func_call> p<115> c<101> l<14:9> el<14:29>
                                                    n<ConnectionState> u<101> t<STRING_CONST> p<114> s<113> l<14:9> el<14:24>
                                                    n<> u<113> t<Select> p<114> c<102> l<14:24> el<14:29>
                                                      n<> u<102> t<Bit_select> p<113> s<112> l<14:24> el<14:24>
                                                      n<> u<112> t<Part_select_range> p<113> c<111> l<14:25> el<14:28>
                                                        n<> u<111> t<Constant_range> p<112> c<106> l<14:25> el<14:28>
                                                          n<> u<106> t<Constant_expression> p<111> c<105> s<110> l<14:25> el<14:26>
                                                            n<> u<105> t<Constant_primary> p<106> c<104> l<14:25> el<14:26>
                                                              n<> u<104> t<Primary_literal> p<105> c<103> l<14:25> el<14:26>
                                                                n<3> u<103> t<INT_CONST> p<104> l<14:25> el<14:26>
                                                          n<> u<110> t<Constant_expression> p<111> c<109> l<14:27> el<14:28>
                                                            n<> u<109> t<Constant_primary> p<110> c<108> l<14:27> el<14:28>
                                                              n<> u<108> t<Primary_literal> p<109> c<107> l<14:27> el<14:28>
                                                                n<0> u<107> t<INT_CONST> p<108> l<14:27> el<14:28>
                                              n<> u<121> t<BinOp_Not> p<122> s<120> l<14:29> el<14:31>
                                              n<> u<120> t<Expression> p<122> c<119> l<14:31> el<14:42>
                                                n<> u<119> t<Primary> p<120> c<118> l<14:31> el<14:42>
                                                  n<> u<118> t<Primary_literal> p<119> c<117> l<14:31> el<14:42>
                                                    n<ESTABLISHED> u<117> t<STRING_CONST> p<118> l<14:31> el<14:42>
                                        n<> u<129> t<Statement_or_null> p<130> c<128> l<14:44> el<15:8>
                                          n<> u<128> t<Statement> p<129> c<127> l<14:44> el<15:8>
                                            n<> u<127> t<Statement_item> p<128> c<126> l<14:44> el<15:8>
                                              n<> u<126> t<Seq_block> p<127> c<125> l<14:44> el<15:8>
                                                n<> u<125> t<END> p<126> l<15:5> el<15:8>
                                n<> u<134> t<END> p<135> l<17:3> el<17:6>
        n<> u<147> t<ENDMODULE> p<148> l<19:1> el<19:10>
    n<> u<275> t<Description> p<521> c<274> s<419> l<21:1> el<27:10>
      n<> u<274> t<Module_declaration> p<275> c<165> l<21:1> el<27:10>
        n<> u<165> t<Module_nonansi_header> p<274> c<150> s<182> l<21:1> el<21:19>
          n<module> u<150> t<Module_keyword> p<165> s<151> l<21:1> el<21:7>
          n<dut> u<151> t<STRING_CONST> p<165> s<164> l<21:8> el<21:11>
          n<> u<164> t<List_of_ports> p<165> c<157> l<21:12> el<21:18>
            n<> u<157> t<Port> p<164> c<156> s<163> l<21:13> el<21:14>
              n<> u<156> t<Port_expression> p<157> c<155> l<21:13> el<21:14>
                n<> u<155> t<Port_reference> p<156> c<152> l<21:13> el<21:14>
                  n<a> u<152> t<STRING_CONST> p<155> s<154> l<21:13> el<21:14>
                  n<> u<154> t<Constant_select> p<155> c<153> l<21:14> el<21:14>
                    n<> u<153> t<Constant_bit_select> p<154> l<21:14> el<21:14>
            n<> u<163> t<Port> p<164> c<162> l<21:16> el<21:17>
              n<> u<162> t<Port_expression> p<163> c<161> l<21:16> el<21:17>
                n<> u<161> t<Port_reference> p<162> c<158> l<21:16> el<21:17>
                  n<o> u<158> t<STRING_CONST> p<161> s<160> l<21:16> el<21:17>
                  n<> u<160> t<Constant_select> p<161> c<159> l<21:17> el<21:17>
                    n<> u<159> t<Constant_bit_select> p<160> l<21:17> el<21:17>
        n<> u<182> t<Module_item> p<274> c<181> s<199> l<22:5> el<22:19>
          n<> u<181> t<Port_declaration> p<182> c<180> l<22:5> el<22:18>
            n<> u<180> t<Input_declaration> p<181> c<177> l<22:5> el<22:18>
              n<> u<177> t<Net_port_type> p<180> c<176> s<179> l<22:11> el<22:16>
                n<> u<176> t<Data_type_or_implicit> p<177> c<175> l<22:11> el<22:16>
                  n<> u<175> t<Packed_dimension> p<176> c<174> l<22:11> el<22:16>
                    n<> u<174> t<Constant_range> p<175> c<169> l<22:12> el<22:15>
                      n<> u<169> t<Constant_expression> p<174> c<168> s<173> l<22:12> el<22:13>
                        n<> u<168> t<Constant_primary> p<169> c<167> l<22:12> el<22:13>
                          n<> u<167> t<Primary_literal> p<168> c<166> l<22:12> el<22:13>
                            n<3> u<166> t<INT_CONST> p<167> l<22:12> el<22:13>
                      n<> u<173> t<Constant_expression> p<174> c<172> l<22:14> el<22:15>
                        n<> u<172> t<Constant_primary> p<173> c<171> l<22:14> el<22:15>
                          n<> u<171> t<Primary_literal> p<172> c<170> l<22:14> el<22:15>
                            n<0> u<170> t<INT_CONST> p<171> l<22:14> el<22:15>
              n<> u<179> t<List_of_port_identifiers> p<180> c<178> l<22:17> el<22:18>
                n<a> u<178> t<STRING_CONST> p<179> l<22:17> el<22:18>
        n<> u<199> t<Module_item> p<274> c<198> s<221> l<23:5> el<23:20>
          n<> u<198> t<Port_declaration> p<199> c<197> l<23:5> el<23:19>
            n<> u<197> t<Output_declaration> p<198> c<194> l<23:5> el<23:19>
              n<> u<194> t<Net_port_type> p<197> c<193> s<196> l<23:12> el<23:17>
                n<> u<193> t<Data_type_or_implicit> p<194> c<192> l<23:12> el<23:17>
                  n<> u<192> t<Packed_dimension> p<193> c<191> l<23:12> el<23:17>
                    n<> u<191> t<Constant_range> p<192> c<186> l<23:13> el<23:16>
                      n<> u<186> t<Constant_expression> p<191> c<185> s<190> l<23:13> el<23:14>
                        n<> u<185> t<Constant_primary> p<186> c<184> l<23:13> el<23:14>
                          n<> u<184> t<Primary_literal> p<185> c<183> l<23:13> el<23:14>
                            n<2> u<183> t<INT_CONST> p<184> l<23:13> el<23:14>
                      n<> u<190> t<Constant_expression> p<191> c<189> l<23:15> el<23:16>
                        n<> u<189> t<Constant_primary> p<190> c<188> l<23:15> el<23:16>
                          n<> u<188> t<Primary_literal> p<189> c<187> l<23:15> el<23:16>
                            n<0> u<187> t<INT_CONST> p<188> l<23:15> el<23:16>
              n<> u<196> t<List_of_port_identifiers> p<197> c<195> l<23:18> el<23:19>
                n<o> u<195> t<STRING_CONST> p<196> l<23:18> el<23:19>
        n<> u<221> t<Module_item> p<274> c<220> s<244> l<24:5> el<24:18>
          n<> u<220> t<Non_port_module_item> p<221> c<219> l<24:5> el<24:18>
            n<> u<219> t<Module_or_generate_item> p<220> c<218> l<24:5> el<24:18>
              n<> u<218> t<Module_common_item> p<219> c<217> l<24:5> el<24:18>
                n<> u<217> t<Module_or_generate_item_declaration> p<218> c<216> l<24:5> el<24:18>
                  n<> u<216> t<Package_or_generate_item_declaration> p<217> c<215> l<24:5> el<24:18>
                    n<> u<215> t<Net_declaration> p<216> c<200> l<24:5> el<24:18>
                      n<> u<200> t<NetType_Wire> p<215> s<211> l<24:5> el<24:9>
                      n<> u<211> t<Data_type_or_implicit> p<215> c<210> s<214> l<24:10> el<24:15>
                        n<> u<210> t<Packed_dimension> p<211> c<209> l<24:10> el<24:15>
                          n<> u<209> t<Constant_range> p<210> c<204> l<24:11> el<24:14>
                            n<> u<204> t<Constant_expression> p<209> c<203> s<208> l<24:11> el<24:12>
                              n<> u<203> t<Constant_primary> p<204> c<202> l<24:11> el<24:12>
                                n<> u<202> t<Primary_literal> p<203> c<201> l<24:11> el<24:12>
                                  n<3> u<201> t<INT_CONST> p<202> l<24:11> el<24:12>
                            n<> u<208> t<Constant_expression> p<209> c<207> l<24:13> el<24:14>
                              n<> u<207> t<Constant_primary> p<208> c<206> l<24:13> el<24:14>
                                n<> u<206> t<Primary_literal> p<207> c<205> l<24:13> el<24:14>
                                  n<0> u<205> t<INT_CONST> p<206> l<24:13> el<24:14>
                      n<> u<214> t<List_of_net_decl_assignments> p<215> c<213> l<24:16> el<24:17>
                        n<> u<213> t<Net_decl_assignment> p<214> c<212> l<24:16> el<24:17>
                          n<a> u<212> t<STRING_CONST> p<213> l<24:16> el<24:17>
        n<> u<244> t<Module_item> p<274> c<243> s<272> l<25:5> el<25:17>
          n<> u<243> t<Non_port_module_item> p<244> c<242> l<25:5> el<25:17>
            n<> u<242> t<Module_or_generate_item> p<243> c<241> l<25:5> el<25:17>
              n<> u<241> t<Module_common_item> p<242> c<240> l<25:5> el<25:17>
                n<> u<240> t<Module_or_generate_item_declaration> p<241> c<239> l<25:5> el<25:17>
                  n<> u<239> t<Package_or_generate_item_declaration> p<240> c<238> l<25:5> el<25:17>
                    n<> u<238> t<Data_declaration> p<239> c<237> l<25:5> el<25:17>
                      n<> u<237> t<Variable_declaration> p<238> c<233> l<25:5> el<25:17>
                        n<> u<233> t<Data_type> p<237> c<222> s<236> l<25:5> el<25:14>
                          n<> u<222> t<IntVec_TypeReg> p<233> s<232> l<25:5> el<25:8>
                          n<> u<232> t<Packed_dimension> p<233> c<231> l<25:9> el<25:14>
                            n<> u<231> t<Constant_range> p<232> c<226> l<25:10> el<25:13>
                              n<> u<226> t<Constant_expression> p<231> c<225> s<230> l<25:10> el<25:11>
                                n<> u<225> t<Constant_primary> p<226> c<224> l<25:10> el<25:11>
                                  n<> u<224> t<Primary_literal> p<225> c<223> l<25:10> el<25:11>
                                    n<2> u<223> t<INT_CONST> p<224> l<25:10> el<25:11>
                              n<> u<230> t<Constant_expression> p<231> c<229> l<25:12> el<25:13>
                                n<> u<229> t<Constant_primary> p<230> c<228> l<25:12> el<25:13>
                                  n<> u<228> t<Primary_literal> p<229> c<227> l<25:12> el<25:13>
                                    n<0> u<227> t<INT_CONST> p<228> l<25:12> el<25:13>
                        n<> u<236> t<List_of_variable_decl_assignments> p<237> c<235> l<25:15> el<25:16>
                          n<> u<235> t<Variable_decl_assignment> p<236> c<234> l<25:15> el<25:16>
                            n<o> u<234> t<STRING_CONST> p<235> l<25:15> el<25:16>
        n<> u<272> t<Module_item> p<274> c<271> s<273> l<26:3> el<26:21>
          n<> u<271> t<Non_port_module_item> p<272> c<270> l<26:3> el<26:21>
            n<> u<270> t<Module_or_generate_item> p<271> c<269> l<26:3> el<26:21>
              n<> u<269> t<Module_common_item> p<270> c<268> l<26:3> el<26:21>
                n<> u<268> t<Continuous_assign> p<269> c<267> l<26:3> el<26:21>
                  n<> u<267> t<List_of_net_assignments> p<268> c<266> l<26:10> el<26:20>
                    n<> u<266> t<Net_assignment> p<267> c<249> l<26:10> el<26:20>
                      n<> u<249> t<Net_lvalue> p<266> c<246> s<265> l<26:10> el<26:11>
                        n<> u<246> t<Ps_or_hierarchical_identifier> p<249> c<245> s<248> l<26:10> el<26:11>
                          n<o> u<245> t<STRING_CONST> p<246> l<26:10> el<26:11>
                        n<> u<248> t<Constant_select> p<249> c<247> l<26:12> el<26:12>
                          n<> u<247> t<Constant_bit_select> p<248> l<26:12> el<26:12>
                      n<> u<265> t<Expression> p<266> c<264> l<26:14> el<26:20>
                        n<> u<264> t<Primary> p<265> c<263> l<26:14> el<26:20>
                          n<> u<263> t<Complex_func_call> p<264> c<250> l<26:14> el<26:20>
                            n<a> u<250> t<STRING_CONST> p<263> s<262> l<26:14> el<26:15>
                            n<> u<262> t<Select> p<263> c<251> l<26:15> el<26:20>
                              n<> u<251> t<Bit_select> p<262> s<261> l<26:15> el<26:15>
                              n<> u<261> t<Part_select_range> p<262> c<260> l<26:16> el<26:19>
                                n<> u<260> t<Constant_range> p<261> c<255> l<26:16> el<26:19>
                                  n<> u<255> t<Constant_expression> p<260> c<254> s<259> l<26:16> el<26:17>
                                    n<> u<254> t<Constant_primary> p<255> c<253> l<26:16> el<26:17>
                                      n<> u<253> t<Primary_literal> p<254> c<252> l<26:16> el<26:17>
                                        n<3> u<252> t<INT_CONST> p<253> l<26:16> el<26:17>
                                  n<> u<259> t<Constant_expression> p<260> c<258> l<26:18> el<26:19>
                                    n<> u<258> t<Constant_primary> p<259> c<257> l<26:18> el<26:19>
                                      n<> u<257> t<Primary_literal> p<258> c<256> l<26:18> el<26:19>
                                        n<1> u<256> t<INT_CONST> p<257> l<26:18> el<26:19>
        n<> u<273> t<ENDMODULE> p<274> l<27:1> el<27:10>
    n<> u<419> t<Description> p<521> c<418> s<520> l<30:1> el<35:10>
      n<> u<418> t<Module_declaration> p<419> c<311> l<30:1> el<35:10>
        n<> u<311> t<Module_ansi_header> p<418> c<276> s<332> l<30:1> el<30:55>
          n<module> u<276> t<Module_keyword> p<311> s<277> l<30:1> el<30:7>
          n<dut_part_select> u<277> t<STRING_CONST> p<311> s<310> l<30:8> el<30:23>
          n<> u<310> t<List_of_port_declarations> p<311> c<293> l<30:23> el<30:54>
            n<> u<293> t<Ansi_port_declaration> p<310> c<291> s<309> l<30:24> el<30:37>
              n<> u<291> t<Net_port_header> p<293> c<278> s<292> l<30:24> el<30:35>
                n<> u<278> t<PortDir_Inp> p<291> s<290> l<30:24> el<30:29>
                n<> u<290> t<Net_port_type> p<291> c<289> l<30:30> el<30:35>
                  n<> u<289> t<Data_type_or_implicit> p<290> c<288> l<30:30> el<30:35>
                    n<> u<288> t<Packed_dimension> p<289> c<287> l<30:30> el<30:35>
                      n<> u<287> t<Constant_range> p<288> c<282> l<30:31> el<30:34>
                        n<> u<282> t<Constant_expression> p<287> c<281> s<286> l<30:31> el<30:32>
                          n<> u<281> t<Constant_primary> p<282> c<280> l<30:31> el<30:32>
                            n<> u<280> t<Primary_literal> p<281> c<279> l<30:31> el<30:32>
                              n<2> u<279> t<INT_CONST> p<280> l<30:31> el<30:32>
                        n<> u<286> t<Constant_expression> p<287> c<285> l<30:33> el<30:34>
                          n<> u<285> t<Constant_primary> p<286> c<284> l<30:33> el<30:34>
                            n<> u<284> t<Primary_literal> p<285> c<283> l<30:33> el<30:34>
                              n<0> u<283> t<INT_CONST> p<284> l<30:33> el<30:34>
              n<a> u<292> t<STRING_CONST> p<293> l<30:36> el<30:37>
            n<> u<309> t<Ansi_port_declaration> p<310> c<307> l<30:39> el<30:53>
              n<> u<307> t<Net_port_header> p<309> c<294> s<308> l<30:39> el<30:51>
                n<> u<294> t<PortDir_Out> p<307> s<306> l<30:39> el<30:45>
                n<> u<306> t<Net_port_type> p<307> c<305> l<30:46> el<30:51>
                  n<> u<305> t<Data_type_or_implicit> p<306> c<304> l<30:46> el<30:51>
                    n<> u<304> t<Packed_dimension> p<305> c<303> l<30:46> el<30:51>
                      n<> u<303> t<Constant_range> p<304> c<298> l<30:47> el<30:50>
                        n<> u<298> t<Constant_expression> p<303> c<297> s<302> l<30:47> el<30:48>
                          n<> u<297> t<Constant_primary> p<298> c<296> l<30:47> el<30:48>
                            n<> u<296> t<Primary_literal> p<297> c<295> l<30:47> el<30:48>
                              n<2> u<295> t<INT_CONST> p<296> l<30:47> el<30:48>
                        n<> u<302> t<Constant_expression> p<303> c<301> l<30:49> el<30:50>
                          n<> u<301> t<Constant_primary> p<302> c<300> l<30:49> el<30:50>
                            n<> u<300> t<Primary_literal> p<301> c<299> l<30:49> el<30:50>
                              n<0> u<299> t<INT_CONST> p<300> l<30:49> el<30:50>
              n<b> u<308> t<STRING_CONST> p<309> l<30:52> el<30:53>
        n<> u<332> t<Non_port_module_item> p<418> c<331> s<354> l<31:3> el<31:16>
          n<> u<331> t<Module_or_generate_item> p<332> c<330> l<31:3> el<31:16>
            n<> u<330> t<Module_common_item> p<331> c<329> l<31:3> el<31:16>
              n<> u<329> t<Module_or_generate_item_declaration> p<330> c<328> l<31:3> el<31:16>
                n<> u<328> t<Package_or_generate_item_declaration> p<329> c<327> l<31:3> el<31:16>
                  n<> u<327> t<Net_declaration> p<328> c<312> l<31:3> el<31:16>
                    n<> u<312> t<NetType_Wire> p<327> s<323> l<31:3> el<31:7>
                    n<> u<323> t<Data_type_or_implicit> p<327> c<322> s<326> l<31:8> el<31:13>
                      n<> u<322> t<Packed_dimension> p<323> c<321> l<31:8> el<31:13>
                        n<> u<321> t<Constant_range> p<322> c<316> l<31:9> el<31:12>
                          n<> u<316> t<Constant_expression> p<321> c<315> s<320> l<31:9> el<31:10>
                            n<> u<315> t<Constant_primary> p<316> c<314> l<31:9> el<31:10>
                              n<> u<314> t<Primary_literal> p<315> c<313> l<31:9> el<31:10>
                                n<2> u<313> t<INT_CONST> p<314> l<31:9> el<31:10>
                          n<> u<320> t<Constant_expression> p<321> c<319> l<31:11> el<31:12>
                            n<> u<319> t<Constant_primary> p<320> c<318> l<31:11> el<31:12>
                              n<> u<318> t<Primary_literal> p<319> c<317> l<31:11> el<31:12>
                                n<0> u<317> t<INT_CONST> p<318> l<31:11> el<31:12>
                    n<> u<326> t<List_of_net_decl_assignments> p<327> c<325> l<31:14> el<31:15>
                      n<> u<325> t<Net_decl_assignment> p<326> c<324> l<31:14> el<31:15>
                        n<a> u<324> t<STRING_CONST> p<325> l<31:14> el<31:15>
        n<> u<354> t<Non_port_module_item> p<418> c<353> s<379> l<32:3> el<32:15>
          n<> u<353> t<Module_or_generate_item> p<354> c<352> l<32:3> el<32:15>
            n<> u<352> t<Module_common_item> p<353> c<351> l<32:3> el<32:15>
              n<> u<351> t<Module_or_generate_item_declaration> p<352> c<350> l<32:3> el<32:15>
                n<> u<350> t<Package_or_generate_item_declaration> p<351> c<349> l<32:3> el<32:15>
                  n<> u<349> t<Data_declaration> p<350> c<348> l<32:3> el<32:15>
                    n<> u<348> t<Variable_declaration> p<349> c<344> l<32:3> el<32:15>
                      n<> u<344> t<Data_type> p<348> c<333> s<347> l<32:3> el<32:12>
                        n<> u<333> t<IntVec_TypeReg> p<344> s<343> l<32:3> el<32:6>
                        n<> u<343> t<Packed_dimension> p<344> c<342> l<32:7> el<32:12>
                          n<> u<342> t<Constant_range> p<343> c<337> l<32:8> el<32:11>
                            n<> u<337> t<Constant_expression> p<342> c<336> s<341> l<32:8> el<32:9>
                              n<> u<336> t<Constant_primary> p<337> c<335> l<32:8> el<32:9>
                                n<> u<335> t<Primary_literal> p<336> c<334> l<32:8> el<32:9>
                                  n<2> u<334> t<INT_CONST> p<335> l<32:8> el<32:9>
                            n<> u<341> t<Constant_expression> p<342> c<340> l<32:10> el<32:11>
                              n<> u<340> t<Constant_primary> p<341> c<339> l<32:10> el<32:11>
                                n<> u<339> t<Primary_literal> p<340> c<338> l<32:10> el<32:11>
                                  n<0> u<338> t<INT_CONST> p<339> l<32:10> el<32:11>
                      n<> u<347> t<List_of_variable_decl_assignments> p<348> c<346> l<32:13> el<32:14>
                        n<> u<346> t<Variable_decl_assignment> p<347> c<345> l<32:13> el<32:14>
                          n<b> u<345> t<STRING_CONST> p<346> l<32:13> el<32:14>
        n<> u<379> t<Non_port_module_item> p<418> c<378> s<416> l<33:3> el<33:22>
          n<> u<378> t<Module_or_generate_item> p<379> c<377> l<33:3> el<33:22>
            n<> u<377> t<Module_common_item> p<378> c<376> l<33:3> el<33:22>
              n<> u<376> t<Continuous_assign> p<377> c<375> l<33:3> el<33:22>
                n<> u<375> t<List_of_net_assignments> p<376> c<374> l<33:10> el<33:21>
                  n<> u<374> t<Net_assignment> p<375> c<363> l<33:10> el<33:21>
                    n<> u<363> t<Net_lvalue> p<374> c<356> s<373> l<33:10> el<33:14>
                      n<> u<356> t<Ps_or_hierarchical_identifier> p<363> c<355> s<362> l<33:10> el<33:11>
                        n<b> u<355> t<STRING_CONST> p<356> l<33:10> el<33:11>
                      n<> u<362> t<Constant_select> p<363> c<361> l<33:11> el<33:14>
                        n<> u<361> t<Constant_bit_select> p<362> c<360> l<33:11> el<33:14>
                          n<> u<360> t<Constant_expression> p<361> c<359> l<33:12> el<33:13>
                            n<> u<359> t<Constant_primary> p<360> c<358> l<33:12> el<33:13>
                              n<> u<358> t<Primary_literal> p<359> c<357> l<33:12> el<33:13>
                                n<2> u<357> t<INT_CONST> p<358> l<33:12> el<33:13>
                    n<> u<373> t<Expression> p<374> c<372> l<33:17> el<33:21>
                      n<> u<372> t<Primary> p<373> c<371> l<33:17> el<33:21>
                        n<> u<371> t<Complex_func_call> p<372> c<364> l<33:17> el<33:21>
                          n<a> u<364> t<STRING_CONST> p<371> s<370> l<33:17> el<33:18>
                          n<> u<370> t<Select> p<371> c<369> l<33:18> el<33:21>
                            n<> u<369> t<Bit_select> p<370> c<368> l<33:18> el<33:21>
                              n<> u<368> t<Expression> p<369> c<367> l<33:19> el<33:20>
                                n<> u<367> t<Primary> p<368> c<366> l<33:19> el<33:20>
                                  n<> u<366> t<Primary_literal> p<367> c<365> l<33:19> el<33:20>
                                    n<0> u<365> t<INT_CONST> p<366> l<33:19> el<33:20>
        n<> u<416> t<Non_port_module_item> p<418> c<415> s<417> l<34:3> el<34:26>
          n<> u<415> t<Module_or_generate_item> p<416> c<414> l<34:3> el<34:26>
            n<> u<414> t<Module_common_item> p<415> c<413> l<34:3> el<34:26>
              n<> u<413> t<Continuous_assign> p<414> c<412> l<34:3> el<34:26>
                n<> u<412> t<List_of_net_assignments> p<413> c<411> l<34:10> el<34:25>
                  n<> u<411> t<Net_assignment> p<412> c<394> l<34:10> el<34:25>
                    n<> u<394> t<Net_lvalue> p<411> c<381> s<410> l<34:10> el<34:16>
                      n<> u<381> t<Ps_or_hierarchical_identifier> p<394> c<380> s<393> l<34:10> el<34:11>
                        n<b> u<380> t<STRING_CONST> p<381> l<34:10> el<34:11>
                      n<> u<393> t<Constant_select> p<394> c<382> l<34:11> el<34:16>
                        n<> u<382> t<Constant_bit_select> p<393> s<392> l<34:11> el<34:11>
                        n<> u<392> t<Constant_part_select_range> p<393> c<391> l<34:12> el<34:15>
                          n<> u<391> t<Constant_range> p<392> c<386> l<34:12> el<34:15>
                            n<> u<386> t<Constant_expression> p<391> c<385> s<390> l<34:12> el<34:13>
                              n<> u<385> t<Constant_primary> p<386> c<384> l<34:12> el<34:13>
                                n<> u<384> t<Primary_literal> p<385> c<383> l<34:12> el<34:13>
                                  n<1> u<383> t<INT_CONST> p<384> l<34:12> el<34:13>
                            n<> u<390> t<Constant_expression> p<391> c<389> l<34:14> el<34:15>
                              n<> u<389> t<Constant_primary> p<390> c<388> l<34:14> el<34:15>
                                n<> u<388> t<Primary_literal> p<389> c<387> l<34:14> el<34:15>
                                  n<0> u<387> t<INT_CONST> p<388> l<34:14> el<34:15>
                    n<> u<410> t<Expression> p<411> c<409> l<34:19> el<34:25>
                      n<> u<409> t<Primary> p<410> c<408> l<34:19> el<34:25>
                        n<> u<408> t<Complex_func_call> p<409> c<395> l<34:19> el<34:25>
                          n<a> u<395> t<STRING_CONST> p<408> s<407> l<34:19> el<34:20>
                          n<> u<407> t<Select> p<408> c<396> l<34:20> el<34:25>
                            n<> u<396> t<Bit_select> p<407> s<406> l<34:20> el<34:20>
                            n<> u<406> t<Part_select_range> p<407> c<405> l<34:21> el<34:24>
                              n<> u<405> t<Constant_range> p<406> c<400> l<34:21> el<34:24>
                                n<> u<400> t<Constant_expression> p<405> c<399> s<404> l<34:21> el<34:22>
                                  n<> u<399> t<Constant_primary> p<400> c<398> l<34:21> el<34:22>
                                    n<> u<398> t<Primary_literal> p<399> c<397> l<34:21> el<34:22>
                                      n<2> u<397> t<INT_CONST> p<398> l<34:21> el<34:22>
                                n<> u<404> t<Constant_expression> p<405> c<403> l<34:23> el<34:24>
                                  n<> u<403> t<Constant_primary> p<404> c<402> l<34:23> el<34:24>
                                    n<> u<402> t<Primary_literal> p<403> c<401> l<34:23> el<34:24>
                                      n<1> u<401> t<INT_CONST> p<402> l<34:23> el<34:24>
        n<> u<417> t<ENDMODULE> p<418> l<35:1> el<35:10>
    n<> u<520> t<Description> p<521> c<519> l<38:1> el<41:10>
      n<> u<519> t<Module_declaration> p<520> c<455> l<38:1> el<41:10>
        n<> u<455> t<Module_ansi_header> p<519> c<420> s<480> l<38:1> el<38:51>
          n<module> u<420> t<Module_keyword> p<455> s<421> l<38:1> el<38:7>
          n<dut_no_decl> u<421> t<STRING_CONST> p<455> s<454> l<38:8> el<38:19>
          n<> u<454> t<List_of_port_declarations> p<455> c<437> l<38:19> el<38:50>
            n<> u<437> t<Ansi_port_declaration> p<454> c<435> s<453> l<38:20> el<38:33>
              n<> u<435> t<Net_port_header> p<437> c<422> s<436> l<38:20> el<38:31>
                n<> u<422> t<PortDir_Inp> p<435> s<434> l<38:20> el<38:25>
                n<> u<434> t<Net_port_type> p<435> c<433> l<38:26> el<38:31>
                  n<> u<433> t<Data_type_or_implicit> p<434> c<432> l<38:26> el<38:31>
                    n<> u<432> t<Packed_dimension> p<433> c<431> l<38:26> el<38:31>
                      n<> u<431> t<Constant_range> p<432> c<426> l<38:27> el<38:30>
                        n<> u<426> t<Constant_expression> p<431> c<425> s<430> l<38:27> el<38:28>
                          n<> u<425> t<Constant_primary> p<426> c<424> l<38:27> el<38:28>
                            n<> u<424> t<Primary_literal> p<425> c<423> l<38:27> el<38:28>
                              n<2> u<423> t<INT_CONST> p<424> l<38:27> el<38:28>
                        n<> u<430> t<Constant_expression> p<431> c<429> l<38:29> el<38:30>
                          n<> u<429> t<Constant_primary> p<430> c<428> l<38:29> el<38:30>
                            n<> u<428> t<Primary_literal> p<429> c<427> l<38:29> el<38:30>
                              n<0> u<427> t<INT_CONST> p<428> l<38:29> el<38:30>
              n<a> u<436> t<STRING_CONST> p<437> l<38:32> el<38:33>
            n<> u<453> t<Ansi_port_declaration> p<454> c<451> l<38:35> el<38:49>
              n<> u<451> t<Net_port_header> p<453> c<438> s<452> l<38:35> el<38:47>
                n<> u<438> t<PortDir_Out> p<451> s<450> l<38:35> el<38:41>
                n<> u<450> t<Net_port_type> p<451> c<449> l<38:42> el<38:47>
                  n<> u<449> t<Data_type_or_implicit> p<450> c<448> l<38:42> el<38:47>
                    n<> u<448> t<Packed_dimension> p<449> c<447> l<38:42> el<38:47>
                      n<> u<447> t<Constant_range> p<448> c<442> l<38:43> el<38:46>
                        n<> u<442> t<Constant_expression> p<447> c<441> s<446> l<38:43> el<38:44>
                          n<> u<441> t<Constant_primary> p<442> c<440> l<38:43> el<38:44>
                            n<> u<440> t<Primary_literal> p<441> c<439> l<38:43> el<38:44>
                              n<2> u<439> t<INT_CONST> p<440> l<38:43> el<38:44>
                        n<> u<446> t<Constant_expression> p<447> c<445> l<38:45> el<38:46>
                          n<> u<445> t<Constant_primary> p<446> c<444> l<38:45> el<38:46>
                            n<> u<444> t<Primary_literal> p<445> c<443> l<38:45> el<38:46>
                              n<0> u<443> t<INT_CONST> p<444> l<38:45> el<38:46>
              n<b> u<452> t<STRING_CONST> p<453> l<38:48> el<38:49>
        n<> u<480> t<Non_port_module_item> p<519> c<479> s<517> l<39:3> el<39:22>
          n<> u<479> t<Module_or_generate_item> p<480> c<478> l<39:3> el<39:22>
            n<> u<478> t<Module_common_item> p<479> c<477> l<39:3> el<39:22>
              n<> u<477> t<Continuous_assign> p<478> c<476> l<39:3> el<39:22>
                n<> u<476> t<List_of_net_assignments> p<477> c<475> l<39:10> el<39:21>
                  n<> u<475> t<Net_assignment> p<476> c<464> l<39:10> el<39:21>
                    n<> u<464> t<Net_lvalue> p<475> c<457> s<474> l<39:10> el<39:14>
                      n<> u<457> t<Ps_or_hierarchical_identifier> p<464> c<456> s<463> l<39:10> el<39:11>
                        n<b> u<456> t<STRING_CONST> p<457> l<39:10> el<39:11>
                      n<> u<463> t<Constant_select> p<464> c<462> l<39:11> el<39:14>
                        n<> u<462> t<Constant_bit_select> p<463> c<461> l<39:11> el<39:14>
                          n<> u<461> t<Constant_expression> p<462> c<460> l<39:12> el<39:13>
                            n<> u<460> t<Constant_primary> p<461> c<459> l<39:12> el<39:13>
                              n<> u<459> t<Primary_literal> p<460> c<458> l<39:12> el<39:13>
                                n<2> u<458> t<INT_CONST> p<459> l<39:12> el<39:13>
                    n<> u<474> t<Expression> p<475> c<473> l<39:17> el<39:21>
                      n<> u<473> t<Primary> p<474> c<472> l<39:17> el<39:21>
                        n<> u<472> t<Complex_func_call> p<473> c<465> l<39:17> el<39:21>
                          n<a> u<465> t<STRING_CONST> p<472> s<471> l<39:17> el<39:18>
                          n<> u<471> t<Select> p<472> c<470> l<39:18> el<39:21>
                            n<> u<470> t<Bit_select> p<471> c<469> l<39:18> el<39:21>
                              n<> u<469> t<Expression> p<470> c<468> l<39:19> el<39:20>
                                n<> u<468> t<Primary> p<469> c<467> l<39:19> el<39:20>
                                  n<> u<467> t<Primary_literal> p<468> c<466> l<39:19> el<39:20>
                                    n<0> u<466> t<INT_CONST> p<467> l<39:19> el<39:20>
        n<> u<517> t<Non_port_module_item> p<519> c<516> s<518> l<40:3> el<40:26>
          n<> u<516> t<Module_or_generate_item> p<517> c<515> l<40:3> el<40:26>
            n<> u<515> t<Module_common_item> p<516> c<514> l<40:3> el<40:26>
              n<> u<514> t<Continuous_assign> p<515> c<513> l<40:3> el<40:26>
                n<> u<513> t<List_of_net_assignments> p<514> c<512> l<40:10> el<40:25>
                  n<> u<512> t<Net_assignment> p<513> c<495> l<40:10> el<40:25>
                    n<> u<495> t<Net_lvalue> p<512> c<482> s<511> l<40:10> el<40:16>
                      n<> u<482> t<Ps_or_hierarchical_identifier> p<495> c<481> s<494> l<40:10> el<40:11>
                        n<b> u<481> t<STRING_CONST> p<482> l<40:10> el<40:11>
                      n<> u<494> t<Constant_select> p<495> c<483> l<40:11> el<40:16>
                        n<> u<483> t<Constant_bit_select> p<494> s<493> l<40:11> el<40:11>
                        n<> u<493> t<Constant_part_select_range> p<494> c<492> l<40:12> el<40:15>
                          n<> u<492> t<Constant_range> p<493> c<487> l<40:12> el<40:15>
                            n<> u<487> t<Constant_expression> p<492> c<486> s<491> l<40:12> el<40:13>
                              n<> u<486> t<Constant_primary> p<487> c<485> l<40:12> el<40:13>
                                n<> u<485> t<Primary_literal> p<486> c<484> l<40:12> el<40:13>
                                  n<1> u<484> t<INT_CONST> p<485> l<40:12> el<40:13>
                            n<> u<491> t<Constant_expression> p<492> c<490> l<40:14> el<40:15>
                              n<> u<490> t<Constant_primary> p<491> c<489> l<40:14> el<40:15>
                                n<> u<489> t<Primary_literal> p<490> c<488> l<40:14> el<40:15>
                                  n<0> u<488> t<INT_CONST> p<489> l<40:14> el<40:15>
                    n<> u<511> t<Expression> p<512> c<510> l<40:19> el<40:25>
                      n<> u<510> t<Primary> p<511> c<509> l<40:19> el<40:25>
                        n<> u<509> t<Complex_func_call> p<510> c<496> l<40:19> el<40:25>
                          n<a> u<496> t<STRING_CONST> p<509> s<508> l<40:19> el<40:20>
                          n<> u<508> t<Select> p<509> c<497> l<40:20> el<40:25>
                            n<> u<497> t<Bit_select> p<508> s<507> l<40:20> el<40:20>
                            n<> u<507> t<Part_select_range> p<508> c<506> l<40:21> el<40:24>
                              n<> u<506> t<Constant_range> p<507> c<501> l<40:21> el<40:24>
                                n<> u<501> t<Constant_expression> p<506> c<500> s<505> l<40:21> el<40:22>
                                  n<> u<500> t<Constant_primary> p<501> c<499> l<40:21> el<40:22>
                                    n<> u<499> t<Primary_literal> p<500> c<498> l<40:21> el<40:22>
                                      n<2> u<498> t<INT_CONST> p<499> l<40:21> el<40:22>
                                n<> u<505> t<Constant_expression> p<506> c<504> l<40:23> el<40:24>
                                  n<> u<504> t<Constant_primary> p<505> c<503> l<40:23> el<40:24>
                                    n<> u<503> t<Primary_literal> p<504> c<502> l<40:23> el<40:24>
                                      n<1> u<502> t<INT_CONST> p<503> l<40:23> el<40:24>
        n<> u<518> t<ENDMODULE> p<519> l<41:1> el<41:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitPartSelect/top.sv:1:1: No timescale set for "toto".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitPartSelect/top.sv:21:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitPartSelect/top.sv:30:1: No timescale set for "dut_part_select".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitPartSelect/top.sv:38:1: No timescale set for "dut_no_decl".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/UnitPartSelect/top.sv:21:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitPartSelect/top.sv:38:1: Compile module "work@dut_no_decl".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitPartSelect/top.sv:30:1: Compile module "work@dut_part_select".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitPartSelect/top.sv:1:1: Compile module "work@toto".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[NTE:CP0309] ${SURELOG_DIR}/tests/UnitPartSelect/top.sv:38:48: Implicit port type (wire) for "b".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             1
Begin                                                  3
BitSelect                                              6
ClassDefn                                              8
ClassTypespec                                          1
Constant                                              85
ContAssign                                             5
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
EventControl                                           1
Function                                               9
IODecl                                                11
IfStmt                                                 2
IntTypespec                                            9
LogicNet                                              12
LogicTypespec                                          7
Module                                                 4
Operation                                              3
Package                                                1
ParamAssign                                            1
Parameter                                              1
PartSelect                                             6
Port                                                   6
Range                                                 30
RefObj                                                 4
RefTypespec                                           18
Task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/UnitPartSelect/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:1:3, endln:27:11
      |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: , line:6:14, endln:6:17
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:1:3, endln:27:11
      |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:1:3, endln:27:11
      |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: , line:18:14, endln:18:17
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:1:3, endln:27:11
      |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: , line:24:14, endln:24:17
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:30:3, endln:52:11
      |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiTypedef:
      \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiClassDefn:
        \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:30:3, endln:52:11
      |vpiImportTypespec:
      \_ClassTypespec: (process), line:34:21, endln:34:28
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process), line:34:21, endln:34:28
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:30:3, endln:52:11
      |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_EnumTypespec: (state), line:32:13, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:30:3, endln:52:11
      |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:30:3, endln:52:11
      |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:30:3, endln:52:11
      |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:30:3, endln:52:11
      |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: (state), line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:30:3, endln:52:11
      |vpiName:state
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiImportTypespec:
    \_EnumTypespec: (state), line:32:13, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:55:3, endln:69:11
      |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:55:3, endln:69:11
      |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:55:3, endln:69:11
      |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:26, endln:66:29
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiImportTypespec:
      \_IntTypespec: , line:66:26, endln:66:29
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: , line:66:14, endln:66:17
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:26, endln:66:29
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:55:3, endln:69:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/UnitPartSelect/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:21:1, endln:27:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiTypedef:
  \_LogicTypespec: , line:24:5, endln:24:15
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:21:1, endln:27:10
    |vpiRange:
    \_Range: , line:24:10, endln:24:15
      |vpiParent:
      \_LogicTypespec: , line:24:5, endln:24:15
      |vpiLeftRange:
      \_Constant: , line:24:11, endln:24:12
        |vpiParent:
        \_Range: , line:24:10, endln:24:15
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:24:13, endln:24:14
        |vpiParent:
        \_Range: , line:24:10, endln:24:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:25:5, endln:25:14
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:21:1, endln:27:10
    |vpiRange:
    \_Range: , line:25:9, endln:25:14
      |vpiParent:
      \_LogicTypespec: , line:25:5, endln:25:14
      |vpiLeftRange:
      \_Constant: , line:25:10, endln:25:11
        |vpiParent:
        \_Range: , line:25:9, endln:25:14
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:25:12, endln:25:13
        |vpiParent:
        \_Range: , line:25:9, endln:25:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicNet: (work@dut.a), line:22:17, endln:22:18
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:21:1, endln:27:10
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dut.o), line:23:18, endln:23:19
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:21:1, endln:27:10
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:24:5, endln:24:15
  |vpiImportTypespec:
  \_LogicNet: (work@dut.a), line:24:16, endln:24:17
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:21:1, endln:27:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.a), line:24:5, endln:24:15
      |vpiParent:
      \_LogicNet: (work@dut.a), line:24:16, endln:24:17
      |vpiFullName:work@dut.a
      |vpiActual:
      \_LogicTypespec: , line:24:5, endln:24:15
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:25:5, endln:25:14
  |vpiImportTypespec:
  \_LogicNet: (work@dut.o), line:25:15, endln:25:16
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:21:1, endln:27:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.o), line:25:5, endln:25:14
      |vpiParent:
      \_LogicNet: (work@dut.o), line:25:15, endln:25:16
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicTypespec: , line:25:5, endln:25:14
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:48
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.a), line:22:17, endln:22:18
  |vpiNet:
  \_LogicNet: (work@dut.o), line:23:18, endln:23:19
  |vpiNet:
  \_LogicNet: (work@dut.a), line:24:16, endln:24:17
  |vpiNet:
  \_LogicNet: (work@dut.o), line:25:15, endln:25:16
  |vpiPort:
  \_Port: (a), line:21:13, endln:21:14
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:21:1, endln:27:10
    |vpiName:a
    |vpiDirection:1
  |vpiPort:
  \_Port: (o), line:21:16, endln:21:17
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:21:1, endln:27:10
    |vpiName:o
    |vpiDirection:2
  |vpiContAssign:
  \_ContAssign: , line:26:10, endln:26:20
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:21:1, endln:27:10
    |vpiRhs:
    \_PartSelect: a (work@dut.a), line:26:14, endln:26:20
      |vpiParent:
      \_ContAssign: , line:26:10, endln:26:20
      |vpiName:a
      |vpiFullName:work@dut.a
      |vpiDefName:a
      |vpiActual:
      \_LogicNet: (work@dut.a), line:22:17, endln:22:18
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_Constant: , line:26:16, endln:26:17
        |vpiParent:
        \_PartSelect: a (work@dut.a), line:26:14, endln:26:20
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:26:18, endln:26:19
        |vpiParent:
        \_PartSelect: a (work@dut.a), line:26:14, endln:26:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@dut.o), line:26:10, endln:26:11
      |vpiParent:
      \_ContAssign: , line:26:10, endln:26:20
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicNet: (work@dut.o), line:23:18, endln:23:19
|vpiAllModules:
\_Module: work@dut_no_decl (work@dut_no_decl), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:38:1, endln:41:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut_no_decl
  |vpiImportTypespec:
  \_LogicNet: (work@dut_no_decl.a), line:38:32, endln:38:33
    |vpiParent:
    \_Module: work@dut_no_decl (work@dut_no_decl), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:38:1, endln:41:10
    |vpiName:a
    |vpiFullName:work@dut_no_decl.a
  |vpiImportTypespec:
  \_LogicNet: (work@dut_no_decl.b), line:38:48, endln:38:49
    |vpiParent:
    \_Module: work@dut_no_decl (work@dut_no_decl), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:38:1, endln:41:10
    |vpiName:b
    |vpiFullName:work@dut_no_decl.b
  |vpiDefName:work@dut_no_decl
  |vpiNet:
  \_LogicNet: (work@dut_no_decl.a), line:38:32, endln:38:33
  |vpiNet:
  \_LogicNet: (work@dut_no_decl.b), line:38:48, endln:38:49
  |vpiPort:
  \_Port: (a), line:38:32, endln:38:33
    |vpiParent:
    \_Module: work@dut_no_decl (work@dut_no_decl), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:38:1, endln:41:10
    |vpiName:a
    |vpiDirection:1
  |vpiPort:
  \_Port: (b), line:38:48, endln:38:49
    |vpiParent:
    \_Module: work@dut_no_decl (work@dut_no_decl), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:38:1, endln:41:10
    |vpiName:b
    |vpiDirection:2
  |vpiContAssign:
  \_ContAssign: , line:39:10, endln:39:21
    |vpiParent:
    \_Module: work@dut_no_decl (work@dut_no_decl), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:38:1, endln:41:10
    |vpiRhs:
    \_BitSelect: (work@dut_no_decl.a), line:39:18, endln:39:21
      |vpiParent:
      \_ContAssign: , line:39:10, endln:39:21
      |vpiName:a
      |vpiFullName:work@dut_no_decl.a
      |vpiActual:
      \_LogicNet: (work@dut_no_decl.a), line:38:32, endln:38:33
      |vpiIndex:
      \_Constant: , line:39:19, endln:39:20
        |vpiParent:
        \_BitSelect: (work@dut_no_decl.a), line:39:18, endln:39:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_BitSelect: (work@dut_no_decl.b), line:39:11, endln:39:14
      |vpiParent:
      \_ContAssign: , line:39:10, endln:39:21
      |vpiName:b
      |vpiFullName:work@dut_no_decl.b
      |vpiActual:
      \_LogicNet: (work@dut_no_decl.b), line:38:48, endln:38:49
      |vpiIndex:
      \_Constant: , line:39:12, endln:39:13
        |vpiParent:
        \_BitSelect: (work@dut_no_decl.b), line:39:11, endln:39:14
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
  |vpiContAssign:
  \_ContAssign: , line:40:10, endln:40:25
    |vpiParent:
    \_Module: work@dut_no_decl (work@dut_no_decl), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:38:1, endln:41:10
    |vpiRhs:
    \_PartSelect: a (work@dut_no_decl.a), line:40:19, endln:40:25
      |vpiParent:
      \_ContAssign: , line:40:10, endln:40:25
      |vpiName:a
      |vpiFullName:work@dut_no_decl.a
      |vpiDefName:a
      |vpiActual:
      \_LogicNet: (work@dut_no_decl.a), line:38:32, endln:38:33
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_Constant: , line:40:21, endln:40:22
        |vpiParent:
        \_PartSelect: a (work@dut_no_decl.a), line:40:19, endln:40:25
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:40:23, endln:40:24
        |vpiParent:
        \_PartSelect: a (work@dut_no_decl.a), line:40:19, endln:40:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_PartSelect: b (work@dut_no_decl.b), line:40:12, endln:40:15
      |vpiParent:
      \_ContAssign: , line:40:10, endln:40:25
      |vpiName:b
      |vpiFullName:work@dut_no_decl.b
      |vpiDefName:b
      |vpiActual:
      \_LogicNet: (work@dut_no_decl.b), line:38:48, endln:38:49
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_Constant: , line:40:12, endln:40:13
        |vpiParent:
        \_PartSelect: b (work@dut_no_decl.b), line:40:12, endln:40:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:40:14, endln:40:15
        |vpiParent:
        \_PartSelect: b (work@dut_no_decl.b), line:40:12, endln:40:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
|vpiAllModules:
\_Module: work@dut_part_select (work@dut_part_select), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:30:1, endln:35:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut_part_select
  |vpiTypedef:
  \_LogicTypespec: , line:31:3, endln:31:13
    |vpiParent:
    \_Module: work@dut_part_select (work@dut_part_select), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:30:1, endln:35:10
    |vpiRange:
    \_Range: , line:31:8, endln:31:13
      |vpiParent:
      \_LogicTypespec: , line:31:3, endln:31:13
      |vpiLeftRange:
      \_Constant: , line:31:9, endln:31:10
        |vpiParent:
        \_Range: , line:31:8, endln:31:13
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:31:11, endln:31:12
        |vpiParent:
        \_Range: , line:31:8, endln:31:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:32:3, endln:32:12
    |vpiParent:
    \_Module: work@dut_part_select (work@dut_part_select), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:30:1, endln:35:10
    |vpiRange:
    \_Range: , line:32:7, endln:32:12
      |vpiParent:
      \_LogicTypespec: , line:32:3, endln:32:12
      |vpiLeftRange:
      \_Constant: , line:32:8, endln:32:9
        |vpiParent:
        \_Range: , line:32:7, endln:32:12
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:32:10, endln:32:11
        |vpiParent:
        \_Range: , line:32:7, endln:32:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicNet: (work@dut_part_select.a), line:30:36, endln:30:37
    |vpiParent:
    \_Module: work@dut_part_select (work@dut_part_select), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:30:1, endln:35:10
    |vpiName:a
    |vpiFullName:work@dut_part_select.a
  |vpiImportTypespec:
  \_LogicNet: (work@dut_part_select.b), line:30:52, endln:30:53
    |vpiParent:
    \_Module: work@dut_part_select (work@dut_part_select), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:30:1, endln:35:10
    |vpiName:b
    |vpiFullName:work@dut_part_select.b
  |vpiImportTypespec:
  \_LogicTypespec: , line:31:3, endln:31:13
  |vpiImportTypespec:
  \_LogicNet: (work@dut_part_select.a), line:31:14, endln:31:15
    |vpiParent:
    \_Module: work@dut_part_select (work@dut_part_select), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:30:1, endln:35:10
    |vpiTypespec:
    \_RefTypespec: (work@dut_part_select.a), line:31:3, endln:31:13
      |vpiParent:
      \_LogicNet: (work@dut_part_select.a), line:31:14, endln:31:15
      |vpiFullName:work@dut_part_select.a
      |vpiActual:
      \_LogicTypespec: , line:31:3, endln:31:13
    |vpiName:a
    |vpiFullName:work@dut_part_select.a
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:32:3, endln:32:12
  |vpiImportTypespec:
  \_LogicNet: (work@dut_part_select.b), line:32:13, endln:32:14
    |vpiParent:
    \_Module: work@dut_part_select (work@dut_part_select), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:30:1, endln:35:10
    |vpiTypespec:
    \_RefTypespec: (work@dut_part_select.b), line:32:3, endln:32:12
      |vpiParent:
      \_LogicNet: (work@dut_part_select.b), line:32:13, endln:32:14
      |vpiFullName:work@dut_part_select.b
      |vpiActual:
      \_LogicTypespec: , line:32:3, endln:32:12
    |vpiName:b
    |vpiFullName:work@dut_part_select.b
    |vpiNetType:48
  |vpiDefName:work@dut_part_select
  |vpiNet:
  \_LogicNet: (work@dut_part_select.a), line:30:36, endln:30:37
  |vpiNet:
  \_LogicNet: (work@dut_part_select.b), line:30:52, endln:30:53
  |vpiNet:
  \_LogicNet: (work@dut_part_select.a), line:31:14, endln:31:15
  |vpiNet:
  \_LogicNet: (work@dut_part_select.b), line:32:13, endln:32:14
  |vpiPort:
  \_Port: (a), line:30:36, endln:30:37
    |vpiParent:
    \_Module: work@dut_part_select (work@dut_part_select), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:30:1, endln:35:10
    |vpiName:a
    |vpiDirection:1
  |vpiPort:
  \_Port: (b), line:30:52, endln:30:53
    |vpiParent:
    \_Module: work@dut_part_select (work@dut_part_select), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:30:1, endln:35:10
    |vpiName:b
    |vpiDirection:2
  |vpiContAssign:
  \_ContAssign: , line:33:10, endln:33:21
    |vpiParent:
    \_Module: work@dut_part_select (work@dut_part_select), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:30:1, endln:35:10
    |vpiRhs:
    \_BitSelect: (work@dut_part_select.a), line:33:18, endln:33:21
      |vpiParent:
      \_ContAssign: , line:33:10, endln:33:21
      |vpiName:a
      |vpiFullName:work@dut_part_select.a
      |vpiActual:
      \_LogicNet: (work@dut_part_select.a), line:30:36, endln:30:37
      |vpiIndex:
      \_Constant: , line:33:19, endln:33:20
        |vpiParent:
        \_BitSelect: (work@dut_part_select.a), line:33:18, endln:33:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_BitSelect: (work@dut_part_select.b), line:33:11, endln:33:14
      |vpiParent:
      \_ContAssign: , line:33:10, endln:33:21
      |vpiName:b
      |vpiFullName:work@dut_part_select.b
      |vpiActual:
      \_LogicNet: (work@dut_part_select.b), line:30:52, endln:30:53
      |vpiIndex:
      \_Constant: , line:33:12, endln:33:13
        |vpiParent:
        \_BitSelect: (work@dut_part_select.b), line:33:11, endln:33:14
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
  |vpiContAssign:
  \_ContAssign: , line:34:10, endln:34:25
    |vpiParent:
    \_Module: work@dut_part_select (work@dut_part_select), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:30:1, endln:35:10
    |vpiRhs:
    \_PartSelect: a (work@dut_part_select.a), line:34:19, endln:34:25
      |vpiParent:
      \_ContAssign: , line:34:10, endln:34:25
      |vpiName:a
      |vpiFullName:work@dut_part_select.a
      |vpiDefName:a
      |vpiActual:
      \_LogicNet: (work@dut_part_select.a), line:30:36, endln:30:37
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_Constant: , line:34:21, endln:34:22
        |vpiParent:
        \_PartSelect: a (work@dut_part_select.a), line:34:19, endln:34:25
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:34:23, endln:34:24
        |vpiParent:
        \_PartSelect: a (work@dut_part_select.a), line:34:19, endln:34:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_PartSelect: b (work@dut_part_select.b), line:34:12, endln:34:15
      |vpiParent:
      \_ContAssign: , line:34:10, endln:34:25
      |vpiName:b
      |vpiFullName:work@dut_part_select.b
      |vpiDefName:b
      |vpiActual:
      \_LogicNet: (work@dut_part_select.b), line:30:52, endln:30:53
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_Constant: , line:34:12, endln:34:13
        |vpiParent:
        \_PartSelect: b (work@dut_part_select.b), line:34:12, endln:34:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:34:14, endln:34:15
        |vpiParent:
        \_PartSelect: b (work@dut_part_select.b), line:34:12, endln:34:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
|vpiAllModules:
\_Module: work@toto (work@toto), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:1:1, endln:19:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@toto
  |vpiParameter:
  \_Parameter: (work@toto.IDLE), line:3:13, endln:3:21
    |vpiParent:
    \_Module: work@toto (work@toto), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:1:1, endln:19:10
    |UINT:0
    |vpiName:IDLE
    |vpiFullName:work@toto.IDLE
  |vpiParamAssign:
  \_ParamAssign: , line:3:13, endln:3:21
    |vpiParent:
    \_Module: work@toto (work@toto), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:1:1, endln:19:10
    |vpiRhs:
    \_Constant: , line:3:20, endln:3:21
      |vpiParent:
      \_ParamAssign: , line:3:13, endln:3:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@toto.IDLE), line:3:13, endln:3:21
  |vpiTypedef:
  \_LogicTypespec: , line:5:3, endln:5:12
    |vpiParent:
    \_Module: work@toto (work@toto), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:1:1, endln:19:10
    |vpiRange:
    \_Range: , line:5:7, endln:5:12
      |vpiParent:
      \_LogicTypespec: , line:5:3, endln:5:12
      |vpiLeftRange:
      \_Constant: , line:5:8, endln:5:9
        |vpiParent:
        \_Range: , line:5:7, endln:5:12
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:10, endln:5:11
        |vpiParent:
        \_Range: , line:5:7, endln:5:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:5:3, endln:5:12
    |vpiParent:
    \_Module: work@toto (work@toto), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:1:1, endln:19:10
    |vpiRange:
    \_Range: , line:5:7, endln:5:12
      |vpiParent:
      \_LogicTypespec: , line:5:3, endln:5:12
      |vpiLeftRange:
      \_Constant: , line:5:8, endln:5:9
        |vpiParent:
        \_Range: , line:5:7, endln:5:12
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:10, endln:5:11
        |vpiParent:
        \_Range: , line:5:7, endln:5:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:3, endln:5:12
  |vpiImportTypespec:
  \_LogicNet: (work@toto.state), line:5:13, endln:5:18
    |vpiParent:
    \_Module: work@toto (work@toto), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:1:1, endln:19:10
    |vpiTypespec:
    \_RefTypespec: (work@toto.state), line:5:3, endln:5:12
      |vpiParent:
      \_LogicNet: (work@toto.state), line:5:13, endln:5:18
      |vpiFullName:work@toto.state
      |vpiActual:
      \_LogicTypespec: , line:5:3, endln:5:12
    |vpiName:state
    |vpiFullName:work@toto.state
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:3, endln:5:12
  |vpiImportTypespec:
  \_LogicNet: (work@toto.next), line:5:20, endln:5:24
    |vpiParent:
    \_Module: work@toto (work@toto), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:1:1, endln:19:10
    |vpiTypespec:
    \_RefTypespec: (work@toto.next), line:5:3, endln:5:12
      |vpiParent:
      \_LogicNet: (work@toto.next), line:5:20, endln:5:24
      |vpiFullName:work@toto.next
      |vpiActual:
      \_LogicTypespec: , line:5:3, endln:5:12
    |vpiName:next
    |vpiFullName:work@toto.next
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicNet: (work@toto.clk), line:7:20, endln:7:23
    |vpiParent:
    \_Module: work@toto (work@toto), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:1:1, endln:19:10
    |vpiName:clk
    |vpiFullName:work@toto.clk
    |vpiNetType:1
  |vpiDefName:work@toto
  |vpiNet:
  \_LogicNet: (work@toto.state), line:5:13, endln:5:18
  |vpiNet:
  \_LogicNet: (work@toto.next), line:5:20, endln:5:24
  |vpiNet:
  \_LogicNet: (work@toto.clk), line:7:20, endln:7:23
  |vpiProcess:
  \_Always: , line:7:3, endln:17:6
    |vpiParent:
    \_Module: work@toto (work@toto), file:${SURELOG_DIR}/tests/UnitPartSelect/top.sv, line:1:1, endln:19:10
    |vpiStmt:
    \_EventControl: , line:7:10, endln:7:25
      |vpiParent:
      \_Always: , line:7:3, endln:17:6
      |vpiCondition:
      \_Operation: , line:7:12, endln:7:23
        |vpiParent:
        \_EventControl: , line:7:10, endln:7:25
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@toto.clk), line:7:20, endln:7:23
          |vpiParent:
          \_Operation: , line:7:12, endln:7:23
          |vpiName:clk
          |vpiFullName:work@toto.clk
          |vpiActual:
          \_LogicNet: (work@toto.clk), line:7:20, endln:7:23
      |vpiStmt:
      \_Begin: (work@toto), line:7:26, endln:17:6
        |vpiParent:
        \_EventControl: , line:7:10, endln:7:25
        |vpiFullName:work@toto
        |vpiImportTypespec:
        \_LogicNet: (work@toto.InterruptStatus), line:11:24, endln:11:27
          |vpiParent:
          \_Begin: (work@toto), line:7:26, endln:17:6
          |vpiName:InterruptStatus
          |vpiFullName:work@toto.InterruptStatus
          |vpiNetType:1
        |vpiImportTypespec:
        \_LogicNet: (work@toto.ConnectionState), line:14:9, endln:14:29
          |vpiParent:
          \_Begin: (work@toto), line:7:26, endln:17:6
          |vpiName:ConnectionState
          |vpiFullName:work@toto.ConnectionState
          |vpiNetType:1
        |vpiImportTypespec:
        \_LogicNet: (work@toto.ESTABLISHED), line:14:31, endln:14:42
          |vpiParent:
          \_Begin: (work@toto), line:7:26, endln:17:6
          |vpiName:ESTABLISHED
          |vpiFullName:work@toto.ESTABLISHED
          |vpiNetType:1
        |vpiStmt:
        \_Assignment: , line:9:5, endln:9:24
          |vpiParent:
          \_Begin: (work@toto), line:7:26, endln:17:6
          |vpiOpType:82
          |vpiRhs:
          \_Constant: , line:9:20, endln:9:24
            |vpiParent:
            \_Assignment: , line:9:5, endln:9:24
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiConstType:3
          |vpiLhs:
          \_BitSelect: (work@toto.state), line:9:10, endln:9:16
            |vpiParent:
            \_Assignment: , line:9:5, endln:9:24
            |vpiName:state
            |vpiFullName:work@toto.state
            |vpiActual:
            \_LogicNet: (work@toto.state), line:5:13, endln:5:18
            |vpiIndex:
            \_RefObj: (work@toto.IDLE), line:9:11, endln:9:15
              |vpiParent:
              \_BitSelect: (work@toto.state), line:9:10, endln:9:16
              |vpiName:IDLE
              |vpiFullName:work@toto.IDLE
              |vpiActual:
              \_Parameter: (work@toto.IDLE), line:3:13, endln:3:21
        |vpiStmt:
        \_IfStmt: , line:11:5, endln:12:8
          |vpiParent:
          \_Begin: (work@toto), line:7:26, endln:17:6
          |vpiCondition:
          \_Operation: , line:11:9, endln:11:30
            |vpiParent:
            \_IfStmt: , line:11:5, endln:12:8
            |vpiOpType:14
            |vpiOperand:
            \_BitSelect: (work@toto.InterruptStatus), line:11:24, endln:11:27
              |vpiParent:
              \_Operation: , line:11:9, endln:11:30
              |vpiName:InterruptStatus
              |vpiFullName:work@toto.InterruptStatus
              |vpiActual:
              \_LogicNet: (work@toto.InterruptStatus), line:11:24, endln:11:27
              |vpiIndex:
              \_Constant: , line:11:25, endln:11:26
                |vpiParent:
                \_BitSelect: (work@toto.InterruptStatus), line:11:24, endln:11:27
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiOperand:
            \_Constant: , line:11:29, endln:11:30
              |vpiParent:
              \_Operation: , line:11:9, endln:11:30
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
          |vpiStmt:
          \_Begin: (work@toto), line:11:32, endln:12:8
            |vpiParent:
            \_IfStmt: , line:11:5, endln:12:8
            |vpiFullName:work@toto
        |vpiStmt:
        \_IfStmt: , line:14:5, endln:15:8
          |vpiParent:
          \_Begin: (work@toto), line:7:26, endln:17:6
          |vpiCondition:
          \_Operation: , line:14:9, endln:14:42
            |vpiParent:
            \_IfStmt: , line:14:5, endln:15:8
            |vpiOpType:15
            |vpiOperand:
            \_PartSelect: ConnectionState (work@toto.ConnectionState), line:14:9, endln:14:29
              |vpiParent:
              \_Operation: , line:14:9, endln:14:42
              |vpiName:ConnectionState
              |vpiFullName:work@toto.ConnectionState
              |vpiDefName:ConnectionState
              |vpiActual:
              \_LogicNet: (work@toto.ConnectionState), line:14:9, endln:14:29
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_Constant: , line:14:25, endln:14:26
                |vpiParent:
                \_PartSelect: ConnectionState (work@toto.ConnectionState), line:14:9, endln:14:29
                |vpiDecompile:3
                |vpiSize:64
                |UINT:3
                |vpiConstType:9
              |vpiRightRange:
              \_Constant: , line:14:27, endln:14:28
                |vpiParent:
                \_PartSelect: ConnectionState (work@toto.ConnectionState), line:14:9, endln:14:29
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiOperand:
            \_RefObj: (work@toto.ESTABLISHED), line:14:31, endln:14:42
              |vpiParent:
              \_Operation: , line:14:9, endln:14:42
              |vpiName:ESTABLISHED
              |vpiFullName:work@toto.ESTABLISHED
              |vpiActual:
              \_LogicNet: (work@toto.ESTABLISHED), line:14:31, endln:14:42
          |vpiStmt:
          \_Begin: (work@toto), line:14:44, endln:15:8
            |vpiParent:
            \_IfStmt: , line:14:5, endln:15:8
            |vpiFullName:work@toto
    |vpiAlwaysType:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 1
