<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="content-type" content="text/html; charset=windows-1250">
<title>
Component  documentation - Properties
</title>
<STYLE type="text/css">
body{
  background-color: white;
  margin:0px;
  font: 13px Helvetica Neue, Helvetica, Arial, sans-serif;
}
A:visited {
	COLOR: #2D8AA7; TEXT-DECORATION: none
}
A:link {
	COLOR: #2D8AA7; TEXT-DECORATION: none
}
A:active {
	COLOR: #2D8AA7; TEXT-DECORATION: none
}
A:hover {
	COLOR: #2D8AA7; TEXT-DECORATION: underline
}
.VSP {
	COLOR: #2D8AA7; FONT: bold italic 14px Helvetica Neue, Helvetica, Arial, sans-serif;
}
.reflink {
	FONT: 11px/18px Helvetica Neue, Helvetica, Arial, sans-serif;
 	COLOR: #2D8AA7;
}
.user_text {
	FONT: 12px/18px Helvetica Neue, Helvetica, Arial, sans-serif;
	COLOR: #000000;
}
.bluetext {
  COLOR: #695F52;
}
.versionspec {
  padding:5px; 
  background-color: RGB(243, 242, 230);
  margin-top:5px;
  margin-bottom:5px;  
}
.versionspecdetail {
  padding:5px; 
  background-color: RGB(243, 242, 230);
  margin-top:5px;
  margin-bottom:5px;  
}
.versionspeclabel {
  font-style: italic;
}
LI.DEF {
  list-style-image: url(DefaultLI.gif) ;
}
LI.BAS {
	list-style-image: url(BasicLI.gif) ;
}
LI.ADV {
	list-style-image: url(AdvancedLI.gif) ;
}
LI.EXP {
	list-style-image: url(ExpertLI.gif) ;
}
.titlebox {  
  font: bold 18px Helvetica Neue, Helvetica, Arial, sans-serif;
  color: #51626F;
  margin-bottom: 10px;
}
.lefttitlebox {
  background-color:#C3CFD1;  
}
.lefttitle {
  color:#51626F;
  font: bold 11px Helvetica Neue, Helvetica, Arial, sans-serif;   
}
.beanname {
  font: bold 14px/18px Helvetica Neue, Helvetica, Arial, sans-serif;
  padding-top:6px;
  padding-bottom:5px;
  margin-bottom: 5px;
  border-bottom-style: dotted;
  border-bottom-width: 1;  
}
.descrtext {
  font-style: italic;
  font: 14px/18px Helvetica Neue, Helvetica, Arial, sans-serif;  
  padding-bottom:9px;
}
.footer {
  color: #b0b0b0; 
  font: 9px Helvetica Neue, Helvetica, Arial, sans-serif;
  text-align: center;
  border-top-style: solid;
  border-top-color: #BOBOBO;
  border-top-width: 1px;  
  padding-top: 5px;
  margin-top: 20px;
}
.info_name {
  font: 9px Helvetica Neue, Helvetica, Arial, sans-serif;
  padding: 0px;
  color: black;
}
.info_text {
  font: 11px Helvetica Neue, Helvetica, Arial, sans-serif;
}
.text_title {
  COLOR: #000000; 
  FONT: bold 14px Helvetica Neue, Helvetica, Arial, sans-serif;
}
.descr_line {
  COLOR: gray; 
  FONT: 9px Helvetica Neue, Helvetica, Arial, sans-serif;
}
</STYLE>

</head>

<body>

<table border="0"  cellspacing="0" cellpadding="0">
  <tr>
    <td valign="top" width="150" >
      <table  width="150" height="160" cellpadding="3" cellspacing="0" border="0">
        <tbody>
        <tr class="lefttitlebox">
          <td width="4"></td>
          <td align="center" valign="middle" height="30" width="128">
            <span class="lefttitle">
<b>Init_FLASH</b>
            </span>
          </td>
        </tr>
        <tr height="700">
          <td width="4"></td>
          <td width="128" valign="top">
            &nbsp;<br />
            <div class="reflink">
<!---HTMLLISTBEG_SHORT DON'T CHANGE THIS LINE-->
<a href="Init_FLASH_HCS12.html">General Info</a><br />
<i>Properties</i><br />
<a href="Init_FLASH_HCS12Methods.html">Methods</a><br />
<!---HTMLLISTEND DON'T CHANGE THIS LINE-->
<br /><br /><br />
<a href="../../DOCs/BeanInitUsage.html">Init Code Usage</a><br/><br/>
<a href="../../DOCs/BEANindex.html">Component Index</a><br/>
<a href="../../DOCs/CPUindex.html">CPU Component Index</a><br/>
<a href="../../DOCs/EmbeddedBeans.html">Embedded Components</a><br/>
<a href="../../DOCs/BeanCategories.html">Component Categories</a><br/>

<br /><br /><br />
<center>
<img src="Init_FLASH_HCS12_b.gif" alt="Component icon"/>


</center>
            </div>
          </td>
        </tr>
        </tbody>
      </table>
    </td>
    <td width="1" class="lefttitlebox" valign="top">
      <table class="lefttitlebox" width="1" cellpadding="0" cellspacing="0" height="100%" border="0">
        <tr class="lefttitlebox"><td width="1"></td></tr>
      </table>
    </td>
    <td style="padding-left:15px;padding-right:10px;" valign="top" align="left" width="100%">

<!--      <table border="0" cellPadding="0" cellSpacing="0" width="100%">
        <tbody>
        <tr>
          <td class="titlebox">-->
          
           <div class="titlebox">
              <div class="beanname">
                Component
                
                
                Init_FLASH for HCS12
              </div>
              <div class="descrtext">Flash Memory (FLASH)</div>
              <div class="info_name">Component Level: <span class="info_text"><a href="../../DOCs/BeanCategoriesInfo.html#LevelAbstraction">Peripheral Initialization</a></span></div>
              <div class="info_name">Category: 
                <span class="info_text">
                <a href="../../DOCs/BeanCategoriesInfo.html">CPU Internal Peripherals-Peripheral Initialization</a>
                
                </span>
              </div>
            </div>
                      
<!--
            </td>
        </tr>

        <tr>        
-->  
            
<!--            <td align="left"> -->
<!--                   <br /> -->                  
     <div class="text_title">
          Properties:
		 </div>		 
		 <div class="descr_line">                  
                  (Properties are parameters of the component. Please see the <a href="../../DOCs/EmbeddedBeans.html">Embedded Components page</a> for more information.)                   
     </div>
                  
<div class="user_text">
<ul>
<li>
<a name="DeviceName">
<b>Component name</b></a> - Name of the component.
</li>
<li>
<a name="FlashDevice">
<b>Device</b></a> - Selection of the Flash memory device module.
</li>
<li>
<a name="SettingGrp">
<b>Settings</b></a> - Common Flash module settings.
<ul>
  <li>
  <a name="ClockGrp">
  <b>Clock settings</b></a> - Clock/timing settings of the module.
  <ul>
        <li class="versionspecdetail">
    <a name="ClassicFlsGrp">
    </a><i>Settings only if &quot;IntFLASH&quot; supports &quot;Prescaler by 8&quot; divider.</i>
    <ul>
      <li>
      <a name="PrescalerBy8">
      <b>Prescaler by 8</b></a> - Enables a prescaler by 8, to divide the Flash module input oscillator clock before feeding into the CLKDIV divider.<br />
 This item modifies the PRDIV8 bit in the FCLKDIV register.
      </li>
    </ul>
    </li>
        <li>
    <a name="ClockDivider">
    <b>Clock Divider</b></a> - This item should divides the Flash module input oscillator clock down to a frequency 150kHz - 200kHz for HCS12 and HCS12X flash module without Emulated EEPROM (P-Flash) feature, and to a frequency 0.8 MHz - 1.05 MHz for a flash module with Emulated EEPROM (P-Flash) feature.<br />
 This item modifies the FDIVn bits in the FCLKDIV register.
    </li>
        <li class="versionspecdetail">
    <a name="CLKLOCKgrp">
    </a><i>Settings only if FLASH module support locking of divider register.</i>
    <ul>
      <li>
      <a name="ClkDivLocked">
      <b>Clock divider locked</b></a> - If Clock divider value is locked, it cannot be changed (it become writtable only after reset). This item modifies FDIVLCK bit in FCLKDIV register.
      </li>
    </ul>
    </li>
        <li>
    <a name="Frequency">
    <b>Frequency</b></a> - Frequency of the Flash internal clock (for information only). This item is influenced by the following properties: <a href="#PrescalerBy8">Prescaler by 8</a>, <a href="#ClockDivider">Clock Divider</a>.
    </li>
  </ul>
  </li>
    <li class="versionspec">
  <a name="HCS12Grp">
  <span class="versionspeclabel">Settings supported for Freescale HCS12 derivatives only.</span></a>
  <ul>
        <li class="versionspecdetail">
    <a name="ClassicFlsGrp1">
    </a><i>Settings only if the Flash module supports bank switching.</i>
    <ul>
      <li>
      <a name="BankSelect">
      <b>Register Bank Select</b></a> - This item determines which of the available Flash register bank is initialized last in the initialization sequence.<br />
If the selected cpu contains more than one Flash block, this item modifies BKSEL bit (or BKSEL[1:0] bits).
      </li>
      <li>
      <a name="FlashBlocks">
      <b>Flash blocks</b></a> - List of Flash block arrays on the selected derivative.
      <br />One Item of the list looks like:<br />
  <a name="FlashBlock">
  <b>Flash Block 0</b></a> - Setting of a Flash block
  <ul>
    <li>
    <a name="OpenFlash">
    <b>Flash Protection Open</b></a> - The function of this item depends on the specific type of the Flash module (please check the datasheet).<BR />
On older devices, the status of this property opens the Flash array for program or erase.
<UL>
<LI>"no" - the whole Flash block is protected and the <a href="#HiAddrRange">Protection of Higher Address range</a> and the <a href="#LoAddrRange">Protection of Lower Address range</a> properties have no effect.</LI>
<LI>"yes" - the Flash block is not protected and enabled for program or erase.</LI>
</UL>
On newer devices, the status of this property determines the protection function for program or erase.
<UL>
<li> "no" -  the <a href="#HiAddrRange">Protection of Higher Address range</a> and the <a href="#LoAddrRange">Protection of Lower Address range</a> properties defines area to be unprotected and the rest of the Flash block is protected (useful for EEPROM emulation).</li>
<LI> "yes" - the Flash block is not protected and enabled for program or erase.</LI>
</UL>
This item modifies the FPOPEN bit in the FPROT register.
    </li>
    <li>
    <a name="HiAddrRange">
    <b>Protection of Higher Address range</b></a> - This item determines whether (and how large) there is a protected area in the higher space of the Flash address map.<br />
This item modifies the FPHDIS bit and FPHS0 to FPHS1 bits in the FPROT register.
    </li>
    <li>
    <a name="LoAddrRange">
    <b>Protection of Lower Address range</b></a> - This item determines whether (and how large) there is a protected area in the lower space of the Flash address map.<br />
This item modifies the FPLDIS bit and FPLS0 to FPLS1 bits in the FPROT register.
    </li>
  </ul>
      </li>
    </ul>
    </li>
      </ul>
  </li>
      <li class="versionspecdetail">
  <a name="HCS12Xderivatives">
  <span class="versionspeclabel">Settings supported for Freescale HCS12 G, HY, P,  VR and HCS12X derivatives only.</span></a>
  <ul>
    <li>
    <a name="NB_ProtSettings">
    <b>Protection settings</b></a> - Protection settings
    <ul>
      <li>
      <a name="NB_OpenFlash">
      <b>Flash Protection Open</b></a> - This property determines the protection function for program or erase. 
<UL>
<li> "no" -  the <a href="#NB_HiAddrRange">Protection of Higher Address range</a> and the <a href="#NB_LoAddrRange">Protection of Lower Address range</a> properties defines area to be unprotected and the rest of the flash block is protected (useful for EEPROM emulation).</li>
<LI> "yes" - the Flash block is not protected and enabled for program or erase.</LI>
</UL>
This item modifies the FPOPEN bit in the FPROT register.
      </li>
      <li>
      <a name="NB_HiAddrRange">
      <b>Protection of Higher Address range</b></a> - This item determines whether (and how large) there is a protected/unprotected area in the higher space of the Flash address map.<br />
This item modifies the FPHDIS bit and FPHS0 to FPHS1 bits in the FPROT register.
      </li>
      <li>
      <a name="NB_LoAddrRange">
      <b>Protection of Lower Address range</b></a> - This item determines whether (and how large) there is a protected/unprotected area in the lower space of the Flash address map.<br />
This item modifies the FPLDIS bit and FPLS0 to FPLS1 bit in the FPROT register.
      </li>
            <li class="versionspecdetail">
      <a name="DfprotGrp">
      </a><i>Settings only if D-Flash supports DFPROT register for protection settings.</i>
      <ul>
        <li>
        <a name="DFlashProt">
        <b>D-Flash protection control</b></a> - Enables D-Flash memory protection control with size defined by following property.<br />
This item modifies the DPOPEN bit in the DFPROT register.
        </li>
        <li>
        <a name="DFprotSize">
        <b>Protection size</b></a> - Size of the protected D-Flash area.<br />
This item modifies the DPS[3:0] bits in the DFPROT register.
        </li>
      </ul>
      </li>
                  <li class="versionspecdetail">
      <a name="PfalshGrp0">
      </a><i>Settings only if flash support P-Flash module with EEPROM emulation.</i>
      <ul>
        <li>
        <a name="BufferRAM">
        <b>Buffer RAM Writes</b></a> - The item enables writes to the Buffer RAM partitioned for EEE. This item modifies EPOPEN bit in the EPROT register.
        </li>
        <li>
        <a name="BufRamProtection">
        <b>Buffer RAM protection</b></a> - The item sets the protection of buffer RAM EEE partition. This item modifies EPDIS and EPS[2:0] bits in EPROT register.
        </li>
      </ul>
      </li>
          </ul>
    </li>
  </ul>
  </li>
  </ul>
</li>
<li>
<a name="IntGrp">
<b>Interrupts</b></a> - Interrupts settings of the module.
<ul>
  <li>
  <a name="CommandIntGrp">
  <b>Command status</b></a> - Command status interrupt settings.
  <ul>
    <li>
    <a name="CommandInt">
    <b>Interrupt</b></a> - Interrupt vector (for information only).
    </li>
    <li>
    <a name="ComplIntEn">
    <b>Complete interrupt</b></a> - Command complete interrupt.<br />
 This item modifies the CCIE bit in the FCNFG register.
    </li>
        <li class="versionspecdetail">
    <a name="ClassicFlsGrp0">
    </a><i>Settings only if the Flash module supports &quot;Empty interrupt flag&quot;</i>
    <ul>
      <li>
      <a name="EmptyIntEn">
      <b>Empty interrupt</b></a> - Command buffer empty interrupt.<br />
 This item modifies the CBEIE bit in the FCNFG register.
      </li>
    </ul>
    </li>
        <li>
    <a name="CommandIntPriority">
    <b>Interrupt priority</b></a> - Priority of Command status interrupt.
    </li>
    <li>
    <a name="ISRHandleCommandStatus">
    <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
    </li>
  </ul>
  </li>
    <li class="versionspecdetail">
  <a name="PfalshGrp">
  </a><i>Settings only if the flash supports P-Flash module.</i>
  <ul>
    <li>
    <a name="ErrIntGrp">
    <b>Error</b></a> - Error interrupt settings.
    <ul>
      <li>
      <a name="ErrInt">
      <b>Interrupt</b></a> - Interrupt vector (for information only).
      </li>
            <li class="versionspecdetail">
      <a name="EEEgrp">
      </a><i>Settings only if the flash module supports Emulated EEPROM feature.</i>
      <ul>
        <li>
        <a name="EraseErrInt">
        <b>Erase error interrupt</b></a> - The item controls interrupt generation when a failure is detected during an EEE erase operation.<br />
This item modifies ERSERIE  bit in the FERCNFG register.
        </li>
        <li>
        <a name="PgmErrInt">
        <b>Program error interrupt</b></a> - The item controls interrupt generation when a failure is detected during an EEE program operation.<br />
This item modifies PGMERIE  bit in the FERCNFG register.
        </li>
        <li>
        <a name="ProtErrInt">
        <b>Protection violation error interrupt</b></a> - The item controls interrupt generation when a protection violation is detected during a write to the buffer RAM EEE partition.<br />
This item modifies EPVIOLIE  bit in the FERCNFG register.
        </li>
        <li>
        <a name="Type1ErrInt">
        <b>Error Type 1 interrupt</b></a> - The item controls interrupt generation when a change state error is detected during an EEE operation.<br />
This item modifies ERSVIE1  bit in the FERCNFG register.
        </li>
        <li>
        <a name="Type0ErrInt">
        <b>Error Type 0 interrupt</b></a> - The item controls interrupt generation when a sector format error is detected during an EEE operation.<br />
This item modifies ERSVIE0  bit in the FERCNFG register.
        </li>
      </ul>
      </li>
            <li>
      <a name="DoubleBitFaultInt">
      <b>Double bit fault detect interrupt</b></a> - The item controls interrupt generation when a double bit fault is detected during a Flash block read operation.<br />
This item modifies DFDIE  bit in the FERCNFG register.
      </li>
      <li>
      <a name="SingleBitFaultInt">
      <b>Single bit fault detect interrupt</b></a> - The item controls interrupt generation when a single bit fault is detected during a Flash block read operation.<br />
This item modifies SFDIE  bit in the FERCNFG register.
      </li>
      <li>
      <a name="IgnoreSingleFault">
      <b>Ignore single bit fault</b></a> - If true, single bit faults detected during array reads are not reported and single bit fault will not be generated.<br />
This item modifies the IGNSF bit in the FCNFG register. 
      </li>
      <li>
      <a name="ForceDoubleDetect">
      <b>Force double bit fault detect</b></a> - The item allows the user to simulate a double bit fault during flash read operation. If yes, any flash read operation will force &quot;Double bit fault detect interrupt flag&quot; to be set.<br />
 this item modifies the FDFD bit in the FCNFG register.
      </li>
      <li>
      <a name="ForceSingleDetect">
      <b>Force single bit fault detect</b></a> - The item allows the user to simulate a single bit fault during flash read operation. If yes, any flash read operation will force &quot;Single bit fault detect interrupt flag&quot; to be set.<br />
 this item modifies the FSFD bit in the FCNFG register.
      </li>
      <li>
      <a name="ErrIntPriority">
      <b>Interrupt priority</b></a> - Priority of Error interrupt.
      </li>
      <li>
      <a name="ISRHandleError">
      <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
      </li>
    </ul>
    </li>
  </ul>
  </li>
      <li class="versionspecdetail">
  <a name="KFamilyGrp2">
  <span class="versionspeclabel">Settings supported for Freescale HCS12 KC128, KG128, KG256, KL128, KT256 derivatives only.</span></a>
  <ul>
    <li>
    <a name="DoubleFaultIntGrp">
    <b>Double fault detect</b></a> - Double fault detect interrupt settings.
    <ul>
      <li>
      <a name="DoubleFaultInt">
      <b>Interrupt</b></a> - Interrupt vector (for information only).
      </li>
      <li>
      <a name="DoublefaultIntEn">
      <b>Double fault detect</b></a> - Double fault detect interrupt enable.<br />
 This item modifies the DFDIE bit in the FCNFG register.
      </li>
      <li>
      <a name="DoubleFaultIntPriority">
      <b>Interrupt priority</b></a> - Priority of Double fault interrupt.
      </li>
      <li>
      <a name="ISRHandleDoubleFault">
      <b>ISR name</b></a> - Name of the interrupt service routine (ISR) invoked by this interrupt vector.<br />
Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the component module header file.
      </li>
    </ul>
    </li>
  </ul>
  </li>
  </ul>
</li>
<a name="NON_MCU_INIT">
</a>
  <li>
  <a name="InitGrp">
  <b>Initialization</b></a> - Initialization options of the module.
  <ul>
    <li>
    <a name="InitEnable">
    <b>Call Init method</b></a> - The Init method of the component may be called after power-on or reset (in initialization code) by PE.<br />
 yes - The Init method is called by PE.<br />
 no - The Init method is not called by PE, it should be called in the user's code.
    </li>
  </ul>
  </li>
     </ul>
<!---USERBEG DON'T CHANGE THIS LINE-->

<!---USEREND DON'T CHANGE THIS LINE-->
</div>
           <p class="footer">
            PROCESSOR EXPERT is trademark of Freescale Semiconductor, Inc.
            <br />
            Copyright 1997 - 2011 Freescale Semiconductor, Inc.
           </p>
    </td>
  </tr>

</table>

</body>
</html>
