{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608471709385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608471709410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 20 16:41:49 2020 " "Processing started: Sun Dec 20 16:41:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608471709410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471709410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lock -c Lock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lock -c Lock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471709410 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608471710939 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608471710940 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testbench.v " "Can't analyze file -- file testbench.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1608471745613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471745627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471745627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_control.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_control " "Found entity 1: bcd_control" {  } { { "bcd_control.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471745638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471745638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refresh_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file refresh_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 refresh_counter " "Found entity 1: refresh_counter" {  } { { "refresh_counter.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/refresh_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471745650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471745650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anode_control.v 1 1 " "Found 1 design units, including 1 entities, in source file anode_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 anode_control " "Found entity 1: anode_control" {  } { { "anode_control.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/anode_control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471745667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471745667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/clock_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471745685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471745685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_cathodes.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_cathodes.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_cathodes " "Found entity 1: bcd_to_cathodes" {  } { { "bcd_to_cathodes.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_to_cathodes.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471745695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471745695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/increase_digit.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/increase_digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 increase_digit " "Found entity 1: increase_digit" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471745708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471745708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_anode.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_anode.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_anode " "Found entity 1: shift_anode" {  } { { "shift_anode.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/shift_anode.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471745718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471745718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/state_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/state_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_manager " "Found entity 1: state_manager" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471745742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471745742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "show_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file show_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 show_manager " "Found entity 1: show_manager" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471745758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471745758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_saver.v 1 1 " "Found 1 design units, including 1 entities, in source file data_saver.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_saver " "Found entity 1: data_saver" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471745778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471745778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/state_indicator.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/state_indicator.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_indicator " "Found entity 1: state_indicator" {  } { { "output_files/state_indicator.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_indicator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471745793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471745793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file button_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_debouncer.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/button_debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471745807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471745807 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(191) " "Verilog HDL Instantiation warning at top.v(191): instance has no name" {  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 191 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608471745809 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(242) " "Verilog HDL Instantiation warning at top.v(242): instance has no name" {  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 242 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608471745810 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608471745947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:button_debouncer_button_next " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:button_debouncer_button_next\"" {  } { { "top.v" "button_debouncer_button_next" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471746020 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 button_debouncer.v(40) " "Verilog HDL assignment warning at button_debouncer.v(40): truncated value with size 32 to match size of target (16)" {  } { { "button_debouncer.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/button_debouncer.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608471746023 "|top|button_debouncer:button_debouncer_button_next"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:refreshclock_generator " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:refreshclock_generator\"" {  } { { "top.v" "refreshclock_generator" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471746043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refresh_counter refresh_counter:Refreshcounter_wrapper " "Elaborating entity \"refresh_counter\" for hierarchy \"refresh_counter:Refreshcounter_wrapper\"" {  } { { "top.v" "Refreshcounter_wrapper" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471746058 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 refresh_counter.v(7) " "Verilog HDL assignment warning at refresh_counter.v(7): truncated value with size 32 to match size of target (3)" {  } { { "refresh_counter.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/refresh_counter.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608471746068 "|top|refresh_counter:Refreshcounter_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anode_control anode_control:anode_control_wrapper " "Elaborating entity \"anode_control\" for hierarchy \"anode_control:anode_control_wrapper\"" {  } { { "top.v" "anode_control_wrapper" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471746076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "show_manager show_manager:comb_3 " "Elaborating entity \"show_manager\" for hierarchy \"show_manager:comb_3\"" {  } { { "top.v" "comb_3" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471746096 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "position_pointer_insertdata show_manager.v(60) " "Verilog HDL Always Construct warning at show_manager.v(60): variable \"position_pointer_insertdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746103 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit1_insertdata show_manager.v(61) " "Verilog HDL Always Construct warning at show_manager.v(61): variable \"digit1_insertdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746103 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit2_insertdata show_manager.v(62) " "Verilog HDL Always Construct warning at show_manager.v(62): variable \"digit2_insertdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746103 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit3_insertdata show_manager.v(63) " "Verilog HDL Always Construct warning at show_manager.v(63): variable \"digit3_insertdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746104 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit4_insertdata show_manager.v(64) " "Verilog HDL Always Construct warning at show_manager.v(64): variable \"digit4_insertdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746104 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit5_insertdata show_manager.v(65) " "Verilog HDL Always Construct warning at show_manager.v(65): variable \"digit5_insertdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746104 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit6_insertdata show_manager.v(66) " "Verilog HDL Always Construct warning at show_manager.v(66): variable \"digit6_insertdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746104 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit7_insertdata show_manager.v(67) " "Verilog HDL Always Construct warning at show_manager.v(67): variable \"digit7_insertdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746104 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit8_insertdata show_manager.v(68) " "Verilog HDL Always Construct warning at show_manager.v(68): variable \"digit8_insertdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746104 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "position_pointer_insertnewpass show_manager.v(72) " "Verilog HDL Always Construct warning at show_manager.v(72): variable \"position_pointer_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746106 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit1_insertnewpass show_manager.v(73) " "Verilog HDL Always Construct warning at show_manager.v(73): variable \"digit1_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746106 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit2_insertnewpass show_manager.v(74) " "Verilog HDL Always Construct warning at show_manager.v(74): variable \"digit2_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746106 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit3_insertnewpass show_manager.v(75) " "Verilog HDL Always Construct warning at show_manager.v(75): variable \"digit3_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746107 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit4_insertnewpass show_manager.v(76) " "Verilog HDL Always Construct warning at show_manager.v(76): variable \"digit4_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746107 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit5_insertnewpass show_manager.v(77) " "Verilog HDL Always Construct warning at show_manager.v(77): variable \"digit5_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746107 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit6_insertnewpass show_manager.v(78) " "Verilog HDL Always Construct warning at show_manager.v(78): variable \"digit6_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746107 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit7_insertnewpass show_manager.v(79) " "Verilog HDL Always Construct warning at show_manager.v(79): variable \"digit7_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746107 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit8_insertnewpass show_manager.v(80) " "Verilog HDL Always Construct warning at show_manager.v(80): variable \"digit8_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746108 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit1_insertnewpass show_manager.v(84) " "Verilog HDL Always Construct warning at show_manager.v(84): variable \"digit1_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746108 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit2_insertnewpass show_manager.v(85) " "Verilog HDL Always Construct warning at show_manager.v(85): variable \"digit2_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746108 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit3_insertnewpass show_manager.v(86) " "Verilog HDL Always Construct warning at show_manager.v(86): variable \"digit3_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746108 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit4_insertnewpass show_manager.v(87) " "Verilog HDL Always Construct warning at show_manager.v(87): variable \"digit4_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746108 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit5_insertnewpass show_manager.v(88) " "Verilog HDL Always Construct warning at show_manager.v(88): variable \"digit5_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746108 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit6_insertnewpass show_manager.v(89) " "Verilog HDL Always Construct warning at show_manager.v(89): variable \"digit6_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746109 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit7_insertnewpass show_manager.v(90) " "Verilog HDL Always Construct warning at show_manager.v(90): variable \"digit7_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746109 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit8_insertnewpass show_manager.v(91) " "Verilog HDL Always Construct warning at show_manager.v(91): variable \"digit8_insertnewpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746109 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "position_pointer_insertpass show_manager.v(95) " "Verilog HDL Always Construct warning at show_manager.v(95): variable \"position_pointer_insertpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746109 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit1_insertpass show_manager.v(96) " "Verilog HDL Always Construct warning at show_manager.v(96): variable \"digit1_insertpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746109 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit2_insertpass show_manager.v(97) " "Verilog HDL Always Construct warning at show_manager.v(97): variable \"digit2_insertpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746110 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit3_insertpass show_manager.v(98) " "Verilog HDL Always Construct warning at show_manager.v(98): variable \"digit3_insertpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746110 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit4_insertpass show_manager.v(99) " "Verilog HDL Always Construct warning at show_manager.v(99): variable \"digit4_insertpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746110 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit5_insertpass show_manager.v(100) " "Verilog HDL Always Construct warning at show_manager.v(100): variable \"digit5_insertpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746110 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit6_insertpass show_manager.v(101) " "Verilog HDL Always Construct warning at show_manager.v(101): variable \"digit6_insertpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746110 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit7_insertpass show_manager.v(102) " "Verilog HDL Always Construct warning at show_manager.v(102): variable \"digit7_insertpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746110 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit8_insertpass show_manager.v(103) " "Verilog HDL Always Construct warning at show_manager.v(103): variable \"digit8_insertpass\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746110 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit1_data show_manager.v(107) " "Verilog HDL Always Construct warning at show_manager.v(107): variable \"digit1_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746110 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit2_data show_manager.v(108) " "Verilog HDL Always Construct warning at show_manager.v(108): variable \"digit2_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746111 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit3_data show_manager.v(109) " "Verilog HDL Always Construct warning at show_manager.v(109): variable \"digit3_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746111 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit4_data show_manager.v(110) " "Verilog HDL Always Construct warning at show_manager.v(110): variable \"digit4_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746111 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit5_data show_manager.v(111) " "Verilog HDL Always Construct warning at show_manager.v(111): variable \"digit5_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746111 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit6_data show_manager.v(112) " "Verilog HDL Always Construct warning at show_manager.v(112): variable \"digit6_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746112 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit7_data show_manager.v(113) " "Verilog HDL Always Construct warning at show_manager.v(113): variable \"digit7_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746112 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit8_data show_manager.v(114) " "Verilog HDL Always Construct warning at show_manager.v(114): variable \"digit8_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746112 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "show_manager.v(57) " "Verilog HDL Case Statement warning at show_manager.v(57): incomplete case statement has no default case item" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 57 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1608471746112 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit1 show_manager.v(55) " "Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable \"digit1\", which holds its previous value in one or more paths through the always construct" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471746112 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit2 show_manager.v(55) " "Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable \"digit2\", which holds its previous value in one or more paths through the always construct" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471746114 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit3 show_manager.v(55) " "Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable \"digit3\", which holds its previous value in one or more paths through the always construct" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471746114 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit4 show_manager.v(55) " "Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable \"digit4\", which holds its previous value in one or more paths through the always construct" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471746114 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit5 show_manager.v(55) " "Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable \"digit5\", which holds its previous value in one or more paths through the always construct" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471746114 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit6 show_manager.v(55) " "Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable \"digit6\", which holds its previous value in one or more paths through the always construct" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471746114 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit7 show_manager.v(55) " "Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable \"digit7\", which holds its previous value in one or more paths through the always construct" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471746114 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit8 show_manager.v(55) " "Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable \"digit8\", which holds its previous value in one or more paths through the always construct" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471746114 "|top|show_manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "position_pointer show_manager.v(55) " "Verilog HDL Always Construct warning at show_manager.v(55): inferring latch(es) for variable \"position_pointer\", which holds its previous value in one or more paths through the always construct" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471746114 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_pointer\[0\] show_manager.v(55) " "Inferred latch for \"position_pointer\[0\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746114 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_pointer\[1\] show_manager.v(55) " "Inferred latch for \"position_pointer\[1\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746114 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_pointer\[2\] show_manager.v(55) " "Inferred latch for \"position_pointer\[2\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746115 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit8\[0\] show_manager.v(55) " "Inferred latch for \"digit8\[0\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746115 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit8\[1\] show_manager.v(55) " "Inferred latch for \"digit8\[1\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746115 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit8\[2\] show_manager.v(55) " "Inferred latch for \"digit8\[2\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746115 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit8\[3\] show_manager.v(55) " "Inferred latch for \"digit8\[3\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746115 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit7\[0\] show_manager.v(55) " "Inferred latch for \"digit7\[0\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746115 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit7\[1\] show_manager.v(55) " "Inferred latch for \"digit7\[1\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746116 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit7\[2\] show_manager.v(55) " "Inferred latch for \"digit7\[2\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746116 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit7\[3\] show_manager.v(55) " "Inferred latch for \"digit7\[3\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746116 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit6\[0\] show_manager.v(55) " "Inferred latch for \"digit6\[0\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746116 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit6\[1\] show_manager.v(55) " "Inferred latch for \"digit6\[1\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746116 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit6\[2\] show_manager.v(55) " "Inferred latch for \"digit6\[2\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746116 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit6\[3\] show_manager.v(55) " "Inferred latch for \"digit6\[3\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746116 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit5\[0\] show_manager.v(55) " "Inferred latch for \"digit5\[0\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746116 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit5\[1\] show_manager.v(55) " "Inferred latch for \"digit5\[1\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746117 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit5\[2\] show_manager.v(55) " "Inferred latch for \"digit5\[2\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746117 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit5\[3\] show_manager.v(55) " "Inferred latch for \"digit5\[3\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746117 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit4\[0\] show_manager.v(55) " "Inferred latch for \"digit4\[0\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746117 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit4\[1\] show_manager.v(55) " "Inferred latch for \"digit4\[1\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746117 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit4\[2\] show_manager.v(55) " "Inferred latch for \"digit4\[2\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746117 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit4\[3\] show_manager.v(55) " "Inferred latch for \"digit4\[3\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746117 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[0\] show_manager.v(55) " "Inferred latch for \"digit3\[0\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746117 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[1\] show_manager.v(55) " "Inferred latch for \"digit3\[1\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746117 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[2\] show_manager.v(55) " "Inferred latch for \"digit3\[2\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746117 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[3\] show_manager.v(55) " "Inferred latch for \"digit3\[3\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746118 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[0\] show_manager.v(55) " "Inferred latch for \"digit2\[0\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746118 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[1\] show_manager.v(55) " "Inferred latch for \"digit2\[1\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746118 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[2\] show_manager.v(55) " "Inferred latch for \"digit2\[2\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746118 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[3\] show_manager.v(55) " "Inferred latch for \"digit2\[3\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746118 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[0\] show_manager.v(55) " "Inferred latch for \"digit1\[0\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746118 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[1\] show_manager.v(55) " "Inferred latch for \"digit1\[1\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746118 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[2\] show_manager.v(55) " "Inferred latch for \"digit1\[2\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746118 "|top|show_manager:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[3\] show_manager.v(55) " "Inferred latch for \"digit1\[3\]\" at show_manager.v(55)" {  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746118 "|top|show_manager:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_control bcd_control:bcd_control_wrapper " "Elaborating entity \"bcd_control\" for hierarchy \"bcd_control:bcd_control_wrapper\"" {  } { { "top.v" "bcd_control_wrapper" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471746122 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit1 bcd_control.v(22) " "Verilog HDL Always Construct warning at bcd_control.v(22): variable \"digit1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746124 "|top|bcd_control:bcd_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit2 bcd_control.v(24) " "Verilog HDL Always Construct warning at bcd_control.v(24): variable \"digit2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746124 "|top|bcd_control:bcd_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit3 bcd_control.v(26) " "Verilog HDL Always Construct warning at bcd_control.v(26): variable \"digit3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746124 "|top|bcd_control:bcd_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit4 bcd_control.v(28) " "Verilog HDL Always Construct warning at bcd_control.v(28): variable \"digit4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746124 "|top|bcd_control:bcd_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit5 bcd_control.v(30) " "Verilog HDL Always Construct warning at bcd_control.v(30): variable \"digit5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746125 "|top|bcd_control:bcd_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit6 bcd_control.v(32) " "Verilog HDL Always Construct warning at bcd_control.v(32): variable \"digit6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746125 "|top|bcd_control:bcd_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit7 bcd_control.v(34) " "Verilog HDL Always Construct warning at bcd_control.v(34): variable \"digit7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746125 "|top|bcd_control:bcd_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit8 bcd_control.v(36) " "Verilog HDL Always Construct warning at bcd_control.v(36): variable \"digit8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746125 "|top|bcd_control:bcd_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "position_pointer bcd_control.v(39) " "Verilog HDL Always Construct warning at bcd_control.v(39): variable \"position_pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746125 "|top|bcd_control:bcd_control_wrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state bcd_control.v(39) " "Verilog HDL Always Construct warning at bcd_control.v(39): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_control.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/bcd_control.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608471746125 "|top|bcd_control:bcd_control_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_cathodes bcd_to_cathodes:bcd_to_cathodes_wrapper " "Elaborating entity \"bcd_to_cathodes\" for hierarchy \"bcd_to_cathodes:bcd_to_cathodes_wrapper\"" {  } { { "top.v" "bcd_to_cathodes_wrapper" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471746128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_manager state_manager:comb_4 " "Elaborating entity \"state_manager\" for hierarchy \"state_manager:comb_4\"" {  } { { "top.v" "comb_4" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471746137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_indicator state_indicator:state_indicator_wrapper " "Elaborating entity \"state_indicator\" for hierarchy \"state_indicator:state_indicator_wrapper\"" {  } { { "top.v" "state_indicator_wrapper" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471746143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "increase_digit increase_digit:increase_digit_wrapper_insertdata " "Elaborating entity \"increase_digit\" for hierarchy \"increase_digit:increase_digit_wrapper_insertdata\"" {  } { { "top.v" "increase_digit_wrapper_insertdata" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471746150 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 increase_digit.v(23) " "Verilog HDL assignment warning at increase_digit.v(23): truncated value with size 32 to match size of target (4)" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608471746153 "|top|increase_digit:increase_digit_wrapper_insertdata"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 increase_digit.v(25) " "Verilog HDL assignment warning at increase_digit.v(25): truncated value with size 32 to match size of target (4)" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608471746153 "|top|increase_digit:increase_digit_wrapper_insertdata"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 increase_digit.v(27) " "Verilog HDL assignment warning at increase_digit.v(27): truncated value with size 32 to match size of target (4)" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608471746154 "|top|increase_digit:increase_digit_wrapper_insertdata"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 increase_digit.v(29) " "Verilog HDL assignment warning at increase_digit.v(29): truncated value with size 32 to match size of target (4)" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608471746154 "|top|increase_digit:increase_digit_wrapper_insertdata"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 increase_digit.v(31) " "Verilog HDL assignment warning at increase_digit.v(31): truncated value with size 32 to match size of target (4)" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608471746154 "|top|increase_digit:increase_digit_wrapper_insertdata"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 increase_digit.v(33) " "Verilog HDL assignment warning at increase_digit.v(33): truncated value with size 32 to match size of target (4)" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608471746154 "|top|increase_digit:increase_digit_wrapper_insertdata"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 increase_digit.v(35) " "Verilog HDL assignment warning at increase_digit.v(35): truncated value with size 32 to match size of target (4)" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608471746154 "|top|increase_digit:increase_digit_wrapper_insertdata"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 increase_digit.v(37) " "Verilog HDL assignment warning at increase_digit.v(37): truncated value with size 32 to match size of target (4)" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608471746154 "|top|increase_digit:increase_digit_wrapper_insertdata"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 increase_digit.v(39) " "Verilog HDL assignment warning at increase_digit.v(39): truncated value with size 32 to match size of target (4)" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608471746154 "|top|increase_digit:increase_digit_wrapper_insertdata"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_anode shift_anode:shift_anode_wrapper_insertdata " "Elaborating entity \"shift_anode\" for hierarchy \"shift_anode:shift_anode_wrapper_insertdata\"" {  } { { "top.v" "shift_anode_wrapper_insertdata" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471746158 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 shift_anode.v(13) " "Verilog HDL assignment warning at shift_anode.v(13): truncated value with size 32 to match size of target (3)" {  } { { "shift_anode.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/shift_anode.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608471746161 "|top|shift_anode:shift_anode_wrapper_insertdata"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_saver data_saver:data_saver_wrapper_data " "Elaborating entity \"data_saver\" for hierarchy \"data_saver:data_saver_wrapper_data\"" {  } { { "top.v" "data_saver_wrapper_data" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471746170 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit1_data data_saver.v(26) " "Verilog HDL Always Construct warning at data_saver.v(26): inferring latch(es) for variable \"digit1_data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471746173 "|top|data_saver:data_saver_wrapper_data"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit2_data data_saver.v(26) " "Verilog HDL Always Construct warning at data_saver.v(26): inferring latch(es) for variable \"digit2_data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471746173 "|top|data_saver:data_saver_wrapper_data"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit3_data data_saver.v(26) " "Verilog HDL Always Construct warning at data_saver.v(26): inferring latch(es) for variable \"digit3_data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471746173 "|top|data_saver:data_saver_wrapper_data"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit4_data data_saver.v(26) " "Verilog HDL Always Construct warning at data_saver.v(26): inferring latch(es) for variable \"digit4_data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471746173 "|top|data_saver:data_saver_wrapper_data"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit5_data data_saver.v(26) " "Verilog HDL Always Construct warning at data_saver.v(26): inferring latch(es) for variable \"digit5_data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471746173 "|top|data_saver:data_saver_wrapper_data"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit6_data data_saver.v(26) " "Verilog HDL Always Construct warning at data_saver.v(26): inferring latch(es) for variable \"digit6_data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471746174 "|top|data_saver:data_saver_wrapper_data"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit7_data data_saver.v(26) " "Verilog HDL Always Construct warning at data_saver.v(26): inferring latch(es) for variable \"digit7_data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471746174 "|top|data_saver:data_saver_wrapper_data"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit8_data data_saver.v(26) " "Verilog HDL Always Construct warning at data_saver.v(26): inferring latch(es) for variable \"digit8_data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608471746174 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit8_data\[0\] data_saver.v(26) " "Inferred latch for \"digit8_data\[0\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746174 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit8_data\[1\] data_saver.v(26) " "Inferred latch for \"digit8_data\[1\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746174 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit8_data\[2\] data_saver.v(26) " "Inferred latch for \"digit8_data\[2\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746174 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit8_data\[3\] data_saver.v(26) " "Inferred latch for \"digit8_data\[3\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746174 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit7_data\[0\] data_saver.v(26) " "Inferred latch for \"digit7_data\[0\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746174 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit7_data\[1\] data_saver.v(26) " "Inferred latch for \"digit7_data\[1\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746174 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit7_data\[2\] data_saver.v(26) " "Inferred latch for \"digit7_data\[2\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746174 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit7_data\[3\] data_saver.v(26) " "Inferred latch for \"digit7_data\[3\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746174 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit6_data\[0\] data_saver.v(26) " "Inferred latch for \"digit6_data\[0\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746174 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit6_data\[1\] data_saver.v(26) " "Inferred latch for \"digit6_data\[1\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746174 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit6_data\[2\] data_saver.v(26) " "Inferred latch for \"digit6_data\[2\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746174 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit6_data\[3\] data_saver.v(26) " "Inferred latch for \"digit6_data\[3\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746175 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit5_data\[0\] data_saver.v(26) " "Inferred latch for \"digit5_data\[0\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746175 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit5_data\[1\] data_saver.v(26) " "Inferred latch for \"digit5_data\[1\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746175 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit5_data\[2\] data_saver.v(26) " "Inferred latch for \"digit5_data\[2\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746175 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit5_data\[3\] data_saver.v(26) " "Inferred latch for \"digit5_data\[3\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746175 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit4_data\[0\] data_saver.v(26) " "Inferred latch for \"digit4_data\[0\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746175 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit4_data\[1\] data_saver.v(26) " "Inferred latch for \"digit4_data\[1\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746175 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit4_data\[2\] data_saver.v(26) " "Inferred latch for \"digit4_data\[2\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746176 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit4_data\[3\] data_saver.v(26) " "Inferred latch for \"digit4_data\[3\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746176 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3_data\[0\] data_saver.v(26) " "Inferred latch for \"digit3_data\[0\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746176 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3_data\[1\] data_saver.v(26) " "Inferred latch for \"digit3_data\[1\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746176 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3_data\[2\] data_saver.v(26) " "Inferred latch for \"digit3_data\[2\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746176 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3_data\[3\] data_saver.v(26) " "Inferred latch for \"digit3_data\[3\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746176 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2_data\[0\] data_saver.v(26) " "Inferred latch for \"digit2_data\[0\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746176 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2_data\[1\] data_saver.v(26) " "Inferred latch for \"digit2_data\[1\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746176 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2_data\[2\] data_saver.v(26) " "Inferred latch for \"digit2_data\[2\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746176 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2_data\[3\] data_saver.v(26) " "Inferred latch for \"digit2_data\[3\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746176 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1_data\[0\] data_saver.v(26) " "Inferred latch for \"digit1_data\[0\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746176 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1_data\[1\] data_saver.v(26) " "Inferred latch for \"digit1_data\[1\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746176 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1_data\[2\] data_saver.v(26) " "Inferred latch for \"digit1_data\[2\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746176 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1_data\[3\] data_saver.v(26) " "Inferred latch for \"digit1_data\[3\]\" at data_saver.v(26)" {  } { { "data_saver.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/data_saver.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471746177 "|top|data_saver:data_saver_wrapper_data"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "24 " "Inferred 24 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertnewpass\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertnewpass\|Mod2\"" {  } { { "output_files/increase_digit.v" "Mod2" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471747283 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertpass\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertpass\|Mod2\"" {  } { { "output_files/increase_digit.v" "Mod2" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471747283 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertdata\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertdata\|Mod2\"" {  } { { "output_files/increase_digit.v" "Mod2" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471747283 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertpass\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertpass\|Mod1\"" {  } { { "output_files/increase_digit.v" "Mod1" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471747283 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertnewpass\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertnewpass\|Mod1\"" {  } { { "output_files/increase_digit.v" "Mod1" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471747283 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertdata\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertdata\|Mod1\"" {  } { { "output_files/increase_digit.v" "Mod1" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471747283 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertnewpass\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertnewpass\|Mod0\"" {  } { { "output_files/increase_digit.v" "Mod0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471747283 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertpass\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertpass\|Mod0\"" {  } { { "output_files/increase_digit.v" "Mod0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471747283 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertdata\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertdata\|Mod0\"" {  } { { "output_files/increase_digit.v" "Mod0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471747283 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertpass\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertpass\|Mod3\"" {  } { { "output_files/increase_digit.v" "Mod3" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471747283 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertnewpass\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertnewpass\|Mod3\"" {  } { { "output_files/increase_digit.v" "Mod3" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471747283 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertdata\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertdata\|Mod3\"" {  } { { "output_files/increase_digit.v" "Mod3" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471747283 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertnewpass\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertnewpass\|Mod6\"" {  } { { "output_files/increase_digit.v" "Mod6" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471747283 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertpass\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertpass\|Mod6\"" {  } { { "output_files/increase_digit.v" "Mod6" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471747283 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertdata\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertdata\|Mod6\"" {  } { { "output_files/increase_digit.v" "Mod6" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471747283 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertpass\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertpass\|Mod5\"" {  } { { "output_files/increase_digit.v" "Mod5" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471747283 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertnewpass\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertnewpass\|Mod5\"" {  } { { "output_files/increase_digit.v" "Mod5" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471747283 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertdata\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertdata\|Mod5\"" {  } { { "output_files/increase_digit.v" "Mod5" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471747283 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertnewpass\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertnewpass\|Mod4\"" {  } { { "output_files/increase_digit.v" "Mod4" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471747283 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertpass\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertpass\|Mod4\"" {  } { { "output_files/increase_digit.v" "Mod4" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471747283 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertdata\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertdata\|Mod4\"" {  } { { "output_files/increase_digit.v" "Mod4" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471747283 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertpass\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertpass\|Mod7\"" {  } { { "output_files/increase_digit.v" "Mod7" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471747283 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertnewpass\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertnewpass\|Mod7\"" {  } { { "output_files/increase_digit.v" "Mod7" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471747283 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "increase_digit:increase_digit_wrapper_insertdata\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"increase_digit:increase_digit_wrapper_insertdata\|Mod7\"" {  } { { "output_files/increase_digit.v" "Mod7" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471747283 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1608471747283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod2\"" {  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471747442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod2 " "Instantiated megafunction \"increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608471747442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608471747442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608471747442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608471747442 ""}  } { { "output_files/increase_digit.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/increase_digit.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608471747442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j9m " "Found entity 1: lpm_divide_j9m" {  } { { "db/lpm_divide_j9m.tdf" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/lpm_divide_j9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471747550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471747550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471747596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471747596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_44f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_44f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_44f " "Found entity 1: alt_u_div_44f" {  } { { "db/alt_u_div_44f.tdf" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471747657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471747657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471747770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471747770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608471747888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471747888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit3\[0\] " "Latch show_manager:comb_3\|digit3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749819 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit2\[0\] " "Latch show_manager:comb_3\|digit2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749820 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit1\[0\] " "Latch show_manager:comb_3\|digit1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749820 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit4\[0\] " "Latch show_manager:comb_3\|digit4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749820 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit7\[0\] " "Latch show_manager:comb_3\|digit7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749820 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit6\[0\] " "Latch show_manager:comb_3\|digit6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749820 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit5\[0\] " "Latch show_manager:comb_3\|digit5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749821 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit8\[0\] " "Latch show_manager:comb_3\|digit8\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749821 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit2\[1\] " "Latch show_manager:comb_3\|digit2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749821 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit3\[1\] " "Latch show_manager:comb_3\|digit3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749822 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit1\[1\] " "Latch show_manager:comb_3\|digit1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749822 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit4\[1\] " "Latch show_manager:comb_3\|digit4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749823 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit7\[1\] " "Latch show_manager:comb_3\|digit7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749823 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit6\[1\] " "Latch show_manager:comb_3\|digit6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749823 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit5\[1\] " "Latch show_manager:comb_3\|digit5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749824 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit8\[1\] " "Latch show_manager:comb_3\|digit8\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749825 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit2\[2\] " "Latch show_manager:comb_3\|digit2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749825 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit3\[2\] " "Latch show_manager:comb_3\|digit3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749825 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit1\[2\] " "Latch show_manager:comb_3\|digit1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749826 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit4\[2\] " "Latch show_manager:comb_3\|digit4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749826 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit7\[2\] " "Latch show_manager:comb_3\|digit7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749827 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit6\[2\] " "Latch show_manager:comb_3\|digit6\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749827 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit5\[2\] " "Latch show_manager:comb_3\|digit5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749828 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit8\[2\] " "Latch show_manager:comb_3\|digit8\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749828 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit2\[3\] " "Latch show_manager:comb_3\|digit2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749828 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit3\[3\] " "Latch show_manager:comb_3\|digit3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749829 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit1\[3\] " "Latch show_manager:comb_3\|digit1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749830 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit4\[3\] " "Latch show_manager:comb_3\|digit4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749830 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit7\[3\] " "Latch show_manager:comb_3\|digit7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749831 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit6\[3\] " "Latch show_manager:comb_3\|digit6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749831 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit5\[3\] " "Latch show_manager:comb_3\|digit5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749834 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|digit8\[3\] " "Latch show_manager:comb_3\|digit8\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[2\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749835 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|position_pointer\[0\] " "Latch show_manager:comb_3\|position_pointer\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[1\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749835 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|position_pointer\[1\] " "Latch show_manager:comb_3\|position_pointer\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[1\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749835 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "show_manager:comb_3\|position_pointer\[2\] " "Latch show_manager:comb_3\|position_pointer\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_manager:comb_4\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal state_manager:comb_4\|state\[1\]" {  } { { "output_files/state_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/output_files/state_manager.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608471749835 ""}  } { { "show_manager.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/show_manager.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608471749835 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608471750658 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertpass\|lpm_divide:Mod6\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertpass\|lpm_divide:Mod6\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471751960 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertdata\|lpm_divide:Mod6\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertdata\|lpm_divide:Mod6\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471751960 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertpass\|lpm_divide:Mod5\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertpass\|lpm_divide:Mod5\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471751960 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod5\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod5\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471751960 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertpass\|lpm_divide:Mod4\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertpass\|lpm_divide:Mod4\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471751960 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertdata\|lpm_divide:Mod4\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertdata\|lpm_divide:Mod4\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471751960 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertpass\|lpm_divide:Mod7\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertpass\|lpm_divide:Mod7\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471751960 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod7\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod7\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471751960 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod2\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod2\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471751960 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertpass\|lpm_divide:Mod2\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertpass\|lpm_divide:Mod2\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471751960 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertdata\|lpm_divide:Mod2\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertdata\|lpm_divide:Mod2\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471751960 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertpass\|lpm_divide:Mod1\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertpass\|lpm_divide:Mod1\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471751960 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod1\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod1\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471751960 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertdata\|lpm_divide:Mod1\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertdata\|lpm_divide:Mod1\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471751960 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod0\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod0\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471751960 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertdata\|lpm_divide:Mod0\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertdata\|lpm_divide:Mod0\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471751960 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertpass\|lpm_divide:Mod3\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertpass\|lpm_divide:Mod3\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471751960 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod3\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertnewpass\|lpm_divide:Mod3\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471751960 ""} { "Info" "ISCL_SCL_CELL_NAME" "increase_digit:increase_digit_wrapper_insertdata\|lpm_divide:Mod3\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0 " "Logic cell \"increase_digit:increase_digit_wrapper_insertdata\|lpm_divide:Mod3\|lpm_divide_j9m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_44f:divider\|add_sub_4_result_int\[0\]~0\"" {  } { { "db/alt_u_div_44f.tdf" "add_sub_4_result_int\[0\]~0" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/db/alt_u_div_44f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471751960 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1608471751960 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608471752574 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608471752574 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[0\] " "No output dependent on input pin \"switch\[0\]\"" {  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471752886 "|top|switch[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[1\] " "No output dependent on input pin \"switch\[1\]\"" {  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471752886 "|top|switch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[2\] " "No output dependent on input pin \"switch\[2\]\"" {  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471752886 "|top|switch[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[3\] " "No output dependent on input pin \"switch\[3\]\"" {  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471752886 "|top|switch[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[4\] " "No output dependent on input pin \"switch\[4\]\"" {  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471752886 "|top|switch[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[5\] " "No output dependent on input pin \"switch\[5\]\"" {  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471752886 "|top|switch[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[6\] " "No output dependent on input pin \"switch\[6\]\"" {  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471752886 "|top|switch[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[7\] " "No output dependent on input pin \"switch\[7\]\"" {  } { { "top.v" "" { Text "C:/P2P/Documents/code/Quartus Prime Light/ZamokV3FPGAProject/top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608471752886 "|top|switch[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1608471752886 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1033 " "Implemented 1033 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608471752886 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608471752886 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1000 " "Implemented 1000 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608471752886 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608471752886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 166 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 166 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608471753028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 20 16:42:33 2020 " "Processing ended: Sun Dec 20 16:42:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608471753028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608471753028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608471753028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608471753028 ""}
