$date
	Sun Oct 23 00:11:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#800293
b1011 !
1"
#800294
b1011 &
b1011 %
1$
#800295
0"
#800298
b100010 &
b100010 %
#800302
b10001 &
b10001 %
#800306
b110100 &
b110100 %
#800310
b11010 &
b11010 %
#800314
b1101 &
b1101 %
#800318
b101000 &
b101000 %
#800322
b10100 &
b10100 %
#800326
b1010 &
b1010 %
#800330
b101 &
b101 %
#800334
b10000 &
b10000 %
#800338
b1000 &
b1000 %
#800342
b100 &
b100 %
#800346
b10 &
b10 %
#800350
b1 &
1#
b1 %
#800354
b0 &
b0 %
0#
0$
#1724426
b1101 &
b1101 %
1$
b1101 !
1"
#1724427
0"
#1724430
b101000 &
b101000 %
#1724434
b10100 &
b10100 %
#1724438
b1010 &
b1010 %
#1724442
b101 &
b101 %
#1724446
b10000 &
b10000 %
#1724450
b1000 &
b1000 %
#1724454
b100 &
b100 %
#1724458
b10 &
b10 %
#1724462
b1 &
1#
b1 %
#1724466
b0 &
b0 %
0#
0$
#2763662
b11010 &
b11010 %
1$
b11010 !
1"
#2763663
0"
#2763666
b1101 &
b1101 %
#2763670
b101000 &
b101000 %
#2763674
b10100 &
b10100 %
#2763678
b1010 &
b1010 %
#2763682
b101 &
b101 %
#2763686
b10000 &
b10000 %
#2763690
b1000 &
b1000 %
#2763694
b100 &
b100 %
#2763698
b10 &
b10 %
#2763702
b1 &
1#
b1 %
#2763706
b0 &
b0 %
0#
0$
#4500012
