# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vsim -voptargs=+acc work.display_controller_tb
# vsim -voptargs="+acc" work.display_controller_tb 
# Start time: 17:31:02 on Sep 16,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.display_controller_tb(fast)
# Loading work.display_controller(fast)
# Loading work.display_logic(fast)
add wave -position insertpoint  \
sim:/display_controller_tb/clk \
sim:/display_controller_tb/reset \
sim:/display_controller_tb/s1 \
sim:/display_controller_tb/s2 \
sim:/display_controller_tb/t1 \
sim:/display_controller_tb/t2 \
sim:/display_controller_tb/seg \
sim:/display_controller_tb/t1_expected \
sim:/display_controller_tb/t2_expected \
sim:/display_controller_tb/seg_expected \
sim:/display_controller_tb/vectornum \
sim:/display_controller_tb/t1_prev
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: dweiss  Hostname: GGMZ0R3  ProcessID: 12692
#           Attempting to use alternate WLF file "./wlfta0q0k6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta0q0k6
add wave -position insertpoint  \
sim:/display_controller_tb/dut/toggle \
sim:/display_controller_tb/dut/counter
run -all
# Reading test vectors
# 512 tests completed with 0 errors
# ** Note: $finish    : C:/Users/diego/College/2025/E155/Lab 2/FPGA/sim/display_controller_tb.sv(80)
#    Time: 1308191 ns  Iteration: 0  Instance: /display_controller_tb
# 1
# Break in Module display_controller_tb at C:/Users/diego/College/2025/E155/Lab 2/FPGA/sim/display_controller_tb.sv line 80
vlog -reportprogress 300 -work work {C:/Users/diego/College/2025/E155/Lab 2/FPGA/src/display_controller.sv}
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:33:37 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/Lab 2/FPGA/src/display_controller.sv 
# -- Compiling module display_controller
# 
# Top level modules:
# 	display_controller
# End time: 17:33:38 on Sep 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.display_controller_tb(fast)
# Loading work.display_controller(fast)
# Loading work.display_logic(fast)
run -all
# Reading test vectors
# Break key hit
# Break in Module display_controller_tb at C:/Users/diego/College/2025/E155/Lab 2/FPGA/sim/display_controller_tb.sv line 33
vlog -reportprogress 300 -work work {C:/Users/diego/College/2025/E155/Lab 2/FPGA/src/display_controller.sv}
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:34:12 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/Lab 2/FPGA/src/display_controller.sv 
# -- Compiling module display_controller
# 
# Top level modules:
# 	display_controller
# End time: 17:34:12 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.display_controller_tb(fast)
# Loading work.display_controller(fast)
# Loading work.display_logic(fast)
run -all
# Reading test vectors
# Break key hit
# Break in Module display_controller_tb at C:/Users/diego/College/2025/E155/Lab 2/FPGA/sim/display_controller_tb.sv line 33
vlog -reportprogress 300 -work work {C:/Users/diego/College/2025/E155/Lab 2/FPGA/src/display_controller.sv}
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:34:35 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/Lab 2/FPGA/src/display_controller.sv 
# -- Compiling module display_controller
# 
# Top level modules:
# 	display_controller
# End time: 17:34:35 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.display_controller_tb(fast)
# Loading work.display_controller(fast)
# Loading work.display_logic(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (9) for port 's'. The port definition is at: C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/src/display_logic.sv(6).
#    Time: 0 ns  Iteration: 0  Instance: /display_controller_tb/dut/DISPLAY File: C:/Users/diego/College/2025/E155/Lab 2/FPGA/src/display_controller.sv Line: 28
vlog -reportprogress 300 -work work {C:/Users/diego/College/2025/E155/Lab 2/FPGA/src/display_controller.sv}
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:34:58 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/Lab 2/FPGA/src/display_controller.sv 
# -- Compiling module display_controller
# 
# Top level modules:
# 	display_controller
# End time: 17:34:58 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.display_controller_tb(fast)
# Loading work.display_controller(fast)
# Loading work.display_logic(fast)
run -all
# Reading test vectors
# Break key hit
# Break in Module display_controller_tb at C:/Users/diego/College/2025/E155/Lab 2/FPGA/sim/display_controller_tb.sv line 33
vlog -reportprogress 300 -work work {C:/Users/diego/College/2025/E155/Lab 2/FPGA/src/display_controller.sv}
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:35:58 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/Lab 2/FPGA/src/display_controller.sv 
# -- Compiling module display_controller
# 
# Top level modules:
# 	display_controller
# End time: 17:35:58 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.display_controller_tb(fast)
# Loading work.display_controller(fast)
# Loading work.display_logic(fast)
run -all
# Reading test vectors
# Break key hit
# Break in Module display_controller_tb at C:/Users/diego/College/2025/E155/Lab 2/FPGA/sim/display_controller_tb.sv line 33
vlog -reportprogress 300 -work work {C:/Users/diego/College/2025/E155/Lab 2/FPGA/src/display_controller.sv}
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:36:30 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/Lab 2/FPGA/src/display_controller.sv 
# -- Compiling module display_controller
# 
# Top level modules:
# 	display_controller
# End time: 17:36:30 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.display_controller_tb(fast)
# Loading work.display_controller(fast)
# Loading work.display_logic(fast)
run -all
# Reading test vectors
# Break key hit
# Break in Module display_controller_tb at C:/Users/diego/College/2025/E155/Lab 2/FPGA/sim/display_controller_tb.sv line 33
vlog -reportprogress 300 -work work {C:/Users/diego/College/2025/E155/Lab 2/FPGA/src/display_controller.sv}
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:36:57 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/Lab 2/FPGA/src/display_controller.sv 
# -- Compiling module display_controller
# 
# Top level modules:
# 	display_controller
# End time: 17:36:57 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.display_controller_tb(fast)
# Loading work.display_controller(fast)
# Loading work.display_logic(fast)
run -all
# Reading test vectors
# Break key hit
# Break in Module display_controller_tb at C:/Users/diego/College/2025/E155/Lab 2/FPGA/sim/display_controller_tb.sv line 33
quit -sim
# End time: 17:37:32 on Sep 16,2025, Elapsed time: 0:06:30
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work {C:/Users/diego/College/2025/E155/Lab 2/FPGA/src/display_controller.sv}
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:37:38 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/Lab 2/FPGA/src/display_controller.sv 
# -- Compiling module display_controller
# 
# Top level modules:
# 	display_controller
# End time: 17:37:38 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/diego/College/2025/E155/Lab 2/FPGA/src/display_logic.sv}
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:37:38 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/Lab 2/FPGA/src/display_logic.sv 
# -- Compiling module display_logic
# 
# Top level modules:
# 	display_logic
# End time: 17:37:38 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/diego/College/2025/E155/Lab 2/FPGA/src/lab2_dw.sv}
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:37:38 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/Lab 2/FPGA/src/lab2_dw.sv 
# -- Compiling module lab2_dw
# 
# Top level modules:
# 	lab2_dw
# End time: 17:37:38 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/diego/College/2025/E155/Lab 2/FPGA/src/led_controller.sv}
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:37:38 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/Lab 2/FPGA/src/led_controller.sv 
# -- Compiling module led_controller
# 
# Top level modules:
# 	led_controller
# End time: 17:37:38 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/diego/College/2025/E155/Lab 2/FPGA/sim/display_controller_tb.sv}
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:37:48 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/Lab 2/FPGA/sim/display_controller_tb.sv 
# -- Compiling module display_controller_tb
# 
# Top level modules:
# 	display_controller_tb
# End time: 17:37:48 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/diego/College/2025/E155/Lab 2/FPGA/sim/display_logic_tb.sv}
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:37:48 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/Lab 2/FPGA/sim/display_logic_tb.sv 
# -- Compiling module display_logic_tb
# 
# Top level modules:
# 	display_logic_tb
# End time: 17:37:48 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/diego/College/2025/E155/Lab 2/FPGA/sim/lab2_dw_tb.sv}
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:37:48 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/Lab 2/FPGA/sim/lab2_dw_tb.sv 
# -- Compiling module lab2_dw_tb
# 
# Top level modules:
# 	lab2_dw_tb
# End time: 17:37:49 on Sep 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/diego/College/2025/E155/Lab 2/FPGA/sim/led_controller_tb.sv}
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:37:49 on Sep 16,2025
# vlog -reportprogress 300 -work work C:/Users/diego/College/2025/E155/Lab 2/FPGA/sim/led_controller_tb.sv 
# -- Compiling module led_controller_tb
# 
# Top level modules:
# 	led_controller_tb
# End time: 17:37:49 on Sep 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.display_controller_tb
# vsim -voptargs="+acc" work.display_controller_tb 
# Start time: 17:38:16 on Sep 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.display_controller_tb(fast)
# Loading work.display_controller(fast)
# Loading work.display_logic(fast)
run -all
# Reading test vectors
# Break key hit
# Simulation stop requested.
# End time: 17:38:42 on Sep 16,2025, Elapsed time: 0:00:26
# Errors: 0, Warnings: 1
