<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Mark6: src/extern/PF_RING-4.7.0/drivers/broadcom/tg3/tg3-3.99k/tg3.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Mark6</div>
   <div id="projectbrief">Mark6 VLBI data acquisition software.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_249616ead0532db7c581c28062f7a49e.html">src</a>      </li>
      <li class="navelem"><a class="el" href="dir_99a38eff05bc1388efa7bcbb456e2008.html">extern</a>      </li>
      <li class="navelem"><a class="el" href="dir_53c688ba8854e22dd560901b085b7a24.html">PF_RING-4.7.0</a>      </li>
      <li class="navelem"><a class="el" href="dir_08abce4056e40422ca54188a7ad15713.html">drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_2eb02fd92a965ecd821875a0a052753b.html">broadcom</a>      </li>
      <li class="navelem"><a class="el" href="dir_199cef644a6ef55e069a984946d37cd6.html">tg3</a>      </li>
      <li class="navelem"><a class="el" href="dir_5cefcdfa24f4dab8355d37f9444e8ad5.html">tg3-3.99k</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">tg3.h</div>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* $Id: tg3.h,v 1.37.2.32 2002/03/11 12:18:18 davem Exp $</span>
<a name="l00002"></a>00002 <span class="comment"> * tg3.h: Definitions for Broadcom Tigon3 ethernet driver.</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> * Copyright (C) 2001, 2002, 2003, 2004 David S. Miller (davem@redhat.com)</span>
<a name="l00005"></a>00005 <span class="comment"> * Copyright (C) 2001 Jeff Garzik (jgarzik@pobox.com)</span>
<a name="l00006"></a>00006 <span class="comment"> * Copyright (C) 2004 Sun Microsystems Inc.</span>
<a name="l00007"></a>00007 <span class="comment"> */</span>
<a name="l00008"></a>00008 
<a name="l00009"></a>00009 <span class="preprocessor">#ifndef _T3_H</span>
<a name="l00010"></a>00010 <span class="preprocessor"></span><span class="preprocessor">#define _T3_H</span>
<a name="l00011"></a>00011 <span class="preprocessor"></span>
<a name="l00012"></a>00012 <span class="preprocessor">#include &quot;tg3_compat.h&quot;</span>
<a name="l00013"></a>00013 
<a name="l00014"></a>00014 <span class="preprocessor">#define TG3_64BIT_REG_HIGH      0x00UL</span>
<a name="l00015"></a>00015 <span class="preprocessor"></span><span class="preprocessor">#define TG3_64BIT_REG_LOW       0x04UL</span>
<a name="l00016"></a>00016 <span class="preprocessor"></span>
<a name="l00017"></a>00017 <span class="comment">/* Descriptor block info. */</span>
<a name="l00018"></a>00018 <span class="preprocessor">#define TG3_BDINFO_HOST_ADDR        0x0UL </span><span class="comment">/* 64-bit */</span>
<a name="l00019"></a>00019 <span class="preprocessor">#define TG3_BDINFO_MAXLEN_FLAGS     0x8UL </span><span class="comment">/* 32-bit */</span>
<a name="l00020"></a>00020 <span class="preprocessor">#define  BDINFO_FLAGS_USE_EXT_RECV   0x00000001 </span><span class="comment">/* ext rx_buffer_desc */</span>
<a name="l00021"></a>00021 <span class="preprocessor">#define  BDINFO_FLAGS_DISABLED       0x00000002</span>
<a name="l00022"></a>00022 <span class="preprocessor"></span><span class="preprocessor">#define  BDINFO_FLAGS_MAXLEN_MASK    0xffff0000</span>
<a name="l00023"></a>00023 <span class="preprocessor"></span><span class="preprocessor">#define  BDINFO_FLAGS_MAXLEN_SHIFT   16</span>
<a name="l00024"></a>00024 <span class="preprocessor"></span><span class="preprocessor">#define TG3_BDINFO_NIC_ADDR     0xcUL </span><span class="comment">/* 32-bit */</span>
<a name="l00025"></a>00025 <span class="preprocessor">#define TG3_BDINFO_SIZE         0x10UL</span>
<a name="l00026"></a>00026 <span class="preprocessor"></span>
<a name="l00027"></a>00027 <span class="preprocessor">#define RX_COPY_THRESHOLD       256</span>
<a name="l00028"></a>00028 <span class="preprocessor"></span>
<a name="l00029"></a>00029 <span class="preprocessor">#define TG3_RX_INTERNAL_RING_SZ_5906    32</span>
<a name="l00030"></a>00030 <span class="preprocessor"></span>
<a name="l00031"></a>00031 <span class="preprocessor">#define RX_STD_MAX_SIZE         1536</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span><span class="preprocessor">#define RX_STD_MAX_SIZE_5705        512</span>
<a name="l00033"></a>00033 <span class="preprocessor"></span><span class="preprocessor">#define RX_JUMBO_MAX_SIZE       0xdeadbeef </span><span class="comment">/* XXX */</span>
<a name="l00034"></a>00034 
<a name="l00035"></a>00035 <span class="comment">/* First 256 bytes are a mirror of PCI config space. */</span>
<a name="l00036"></a>00036 <span class="preprocessor">#define TG3PCI_VENDOR           0x00000000</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span><span class="preprocessor">#define  TG3PCI_VENDOR_BROADCOM      0x14e4</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span><span class="preprocessor">#define TG3PCI_DEVICE           0x00000002</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="preprocessor">#define  TG3PCI_DEVICE_TIGON3_1      0x1644 </span><span class="comment">/* BCM5700 */</span>
<a name="l00040"></a>00040 <span class="preprocessor">#define  TG3PCI_DEVICE_TIGON3_2      0x1645 </span><span class="comment">/* BCM5701 */</span>
<a name="l00041"></a>00041 <span class="preprocessor">#define  TG3PCI_DEVICE_TIGON3_3      0x1646 </span><span class="comment">/* BCM5702 */</span>
<a name="l00042"></a>00042 <span class="preprocessor">#define  TG3PCI_DEVICE_TIGON3_4      0x1647 </span><span class="comment">/* BCM5703 */</span>
<a name="l00043"></a>00043 <span class="preprocessor">#define  TG3PCI_DEVICE_TIGON3_5761S  0x1688</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span><span class="preprocessor">#define  TG3PCI_DEVICE_TIGON3_5761SE     0x1689</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define  TG3PCI_DEVICE_TIGON3_57780  0x1692</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span><span class="preprocessor">#define  TG3PCI_DEVICE_TIGON3_57760  0x1690</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span><span class="preprocessor">#define  TG3PCI_DEVICE_TIGON3_57790  0x1694</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span><span class="preprocessor">#define  TG3PCI_DEVICE_TIGON3_57720  0x168c</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define  TG3PCI_DEVICE_TIGON3_57788  0x1691</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span><span class="preprocessor">#define  TG3PCI_DEVICE_TIGON3_5785_G     0x1699 </span><span class="comment">/* GPHY */</span>
<a name="l00051"></a>00051 <span class="preprocessor">#define  TG3PCI_DEVICE_TIGON3_5785_F     0x16a0 </span><span class="comment">/* 10/100 only */</span>
<a name="l00052"></a>00052 <span class="comment">/* 0x04 --&gt; 0x64 unused */</span>
<a name="l00053"></a>00053 <span class="preprocessor">#define TG3PCI_MSI_DATA         0x00000064</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="comment">/* 0x66 --&gt; 0x68 unused */</span>
<a name="l00055"></a>00055 <span class="preprocessor">#define TG3PCI_MISC_HOST_CTRL       0x00000068</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define  MISC_HOST_CTRL_CLEAR_INT    0x00000001</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="preprocessor">#define  MISC_HOST_CTRL_MASK_PCI_INT     0x00000002</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="preprocessor">#define  MISC_HOST_CTRL_BYTE_SWAP    0x00000004</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span><span class="preprocessor">#define  MISC_HOST_CTRL_WORD_SWAP    0x00000008</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span><span class="preprocessor">#define  MISC_HOST_CTRL_PCISTATE_RW  0x00000010</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="preprocessor">#define  MISC_HOST_CTRL_CLKREG_RW    0x00000020</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="preprocessor">#define  MISC_HOST_CTRL_REGWORD_SWAP     0x00000040</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="preprocessor">#define  MISC_HOST_CTRL_INDIR_ACCESS     0x00000080</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span><span class="preprocessor">#define  MISC_HOST_CTRL_IRQ_MASK_MODE    0x00000100</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#define  MISC_HOST_CTRL_TAGGED_STATUS    0x00000200</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#define  MISC_HOST_CTRL_CHIPREV      0xffff0000</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define  MISC_HOST_CTRL_CHIPREV_SHIFT    16</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="preprocessor">#define  GET_CHIP_REV_ID(MISC_HOST_CTRL) \</span>
<a name="l00069"></a>00069 <span class="preprocessor">     (((MISC_HOST_CTRL) &amp; MISC_HOST_CTRL_CHIPREV) &gt;&gt; \</span>
<a name="l00070"></a>00070 <span class="preprocessor">      MISC_HOST_CTRL_CHIPREV_SHIFT)</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5700_A0      0x7000</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5700_A1      0x7001</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5700_B0      0x7100</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5700_B1      0x7101</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5700_B3      0x7102</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5700_ALTIMA      0x7104</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5700_C0      0x7200</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5701_A0      0x0000</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5701_B0      0x0100</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5701_B2      0x0102</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5701_B5      0x0105</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5703_A0      0x1000</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5703_A1      0x1001</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5703_A2      0x1002</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5703_A3      0x1003</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5704_A0      0x2000</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5704_A1      0x2001</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5704_A2      0x2002</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5704_A3      0x2003</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5705_A0      0x3000</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5705_A1      0x3001</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5705_A2      0x3002</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5705_A3      0x3003</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5750_A0      0x4000</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5750_A1      0x4001</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5750_A3      0x4003</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5750_C2      0x4202</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5752_A0_HW       0x5000</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5752_A0      0x6000</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5752_A1      0x6001</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5714_A2      0x9002</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_5906_A1      0xc001</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_57780_A0         0x57780000</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">#define  CHIPREV_ID_57780_A1         0x57780001</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">#define  GET_ASIC_REV(CHIP_REV_ID)  ((CHIP_REV_ID) &gt;&gt; 12)</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">#define   ASIC_REV_5700          0x07</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">#define   ASIC_REV_5701          0x00</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">#define   ASIC_REV_5703          0x01</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#define   ASIC_REV_5704          0x02</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#define   ASIC_REV_5705          0x03</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define   ASIC_REV_5750          0x04</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#define   ASIC_REV_5752          0x06</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define   ASIC_REV_5780          0x08</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#define   ASIC_REV_5714          0x09</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#define   ASIC_REV_5755          0x0a</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#define   ASIC_REV_5787          0x0b</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#define   ASIC_REV_5906          0x0c</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">#define   ASIC_REV_USE_PROD_ID_REG   0x0f</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#define   ASIC_REV_5784          0x5784</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#define   ASIC_REV_5761          0x5761</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#define   ASIC_REV_5785          0x5785</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define   ASIC_REV_57780         0x57780</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#define  GET_CHIP_REV(CHIP_REV_ID)  ((CHIP_REV_ID) &gt;&gt; 8)</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#define   CHIPREV_5700_AX        0x70</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define   CHIPREV_5700_BX        0x71</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#define   CHIPREV_5700_CX        0x72</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">#define   CHIPREV_5701_AX        0x00</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">#define   CHIPREV_5703_AX        0x10</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">#define   CHIPREV_5704_AX        0x20</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor">#define   CHIPREV_5704_BX        0x21</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#define   CHIPREV_5750_AX        0x40</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#define   CHIPREV_5750_BX        0x41</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define   CHIPREV_5784_AX        0x57840</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#define   CHIPREV_5761_AX        0x57610</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#define  GET_METAL_REV(CHIP_REV_ID) ((CHIP_REV_ID) &amp; 0xff)</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">#define   METAL_REV_A0           0x00</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">#define   METAL_REV_A1           0x01</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#define   METAL_REV_B0           0x00</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#define   METAL_REV_B1           0x01</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">#define   METAL_REV_B2           0x02</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#define TG3PCI_DMA_RW_CTRL      0x0000006c</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_MIN_DMA      0x000000ff</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_MIN_DMA_SHIFT    0</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_READ_BNDRY_MASK  0x00000700</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_READ_BNDRY_DISAB     0x00000000</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_READ_BNDRY_16    0x00000100</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_READ_BNDRY_128_PCIX  0x00000100</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_READ_BNDRY_32    0x00000200</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_READ_BNDRY_256_PCIX  0x00000200</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_READ_BNDRY_64    0x00000300</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_READ_BNDRY_384_PCIX  0x00000300</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_READ_BNDRY_128   0x00000400</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_READ_BNDRY_256   0x00000500</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_READ_BNDRY_512   0x00000600</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_READ_BNDRY_1024  0x00000700</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_WRITE_BNDRY_MASK     0x00003800</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_WRITE_BNDRY_DISAB    0x00000000</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_WRITE_BNDRY_16   0x00000800</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_WRITE_BNDRY_128_PCIX 0x00000800</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_WRITE_BNDRY_32   0x00001000</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_WRITE_BNDRY_256_PCIX 0x00001000</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_WRITE_BNDRY_64   0x00001800</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_WRITE_BNDRY_384_PCIX 0x00001800</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_WRITE_BNDRY_128  0x00002000</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_WRITE_BNDRY_256  0x00002800</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_WRITE_BNDRY_512  0x00003000</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_WRITE_BNDRY_1024     0x00003800</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_ONE_DMA      0x00004000</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_READ_WATER       0x00070000</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_READ_WATER_SHIFT     16</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_WRITE_WATER      0x00380000</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_WRITE_WATER_SHIFT    19</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_USE_MEM_READ_MULT    0x00400000</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_ASSERT_ALL_BE    0x00800000</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_PCI_READ_CMD     0x0f000000</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_PCI_READ_CMD_SHIFT   24</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_PCI_WRITE_CMD    0xf0000000</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_PCI_WRITE_CMD_SHIFT  28</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_WRITE_BNDRY_64_PCIE  0x10000000</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_WRITE_BNDRY_128_PCIE 0x30000000</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">#define  DMA_RWCTRL_WRITE_BNDRY_DISAB_PCIE 0x70000000</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="preprocessor">#define TG3PCI_PCISTATE         0x00000070</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="preprocessor">#define  PCISTATE_FORCE_RESET        0x00000001</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">#define  PCISTATE_INT_NOT_ACTIVE     0x00000002</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="preprocessor">#define  PCISTATE_CONV_PCI_MODE      0x00000004</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#define  PCISTATE_BUS_SPEED_HIGH     0x00000008</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#define  PCISTATE_BUS_32BIT      0x00000010</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#define  PCISTATE_ROM_ENABLE         0x00000020</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">#define  PCISTATE_ROM_RETRY_ENABLE   0x00000040</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">#define  PCISTATE_FLAT_VIEW      0x00000100</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">#define  PCISTATE_RETRY_SAME_DMA     0x00002000</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="preprocessor">#define  PCISTATE_ALLOW_APE_CTLSPC_WR    0x00010000</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="preprocessor">#define  PCISTATE_ALLOW_APE_SHMEM_WR     0x00020000</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#define TG3PCI_CLOCK_CTRL       0x00000074</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="preprocessor">#define  CLOCK_CTRL_CORECLK_DISABLE  0x00000200</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="preprocessor">#define  CLOCK_CTRL_RXCLK_DISABLE    0x00000400</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#define  CLOCK_CTRL_TXCLK_DISABLE    0x00000800</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#define  CLOCK_CTRL_ALTCLK       0x00001000</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#define  CLOCK_CTRL_PWRDOWN_PLL133   0x00008000</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="preprocessor">#define  CLOCK_CTRL_44MHZ_CORE       0x00040000</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="preprocessor">#define  CLOCK_CTRL_625_CORE         0x00100000</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="preprocessor">#define  CLOCK_CTRL_FORCE_CLKRUN     0x00200000</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="preprocessor">#define  CLOCK_CTRL_CLKRUN_OENABLE   0x00400000</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="preprocessor">#define  CLOCK_CTRL_DELAY_PCI_GRANT  0x80000000</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="preprocessor">#define TG3PCI_REG_BASE_ADDR        0x00000078</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="preprocessor">#define TG3PCI_MEM_WIN_BASE_ADDR    0x0000007c</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span><span class="preprocessor">#define TG3PCI_REG_DATA         0x00000080</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#define TG3PCI_MEM_WIN_DATA     0x00000084</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#define TG3PCI_MODE_CTRL        0x00000088</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">#define TG3PCI_MISC_CFG         0x0000008c</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">#define TG3PCI_MISC_LOCAL_CTRL      0x00000090</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="comment">/* 0x94 --&gt; 0x98 unused */</span>
<a name="l00213"></a>00213 <span class="preprocessor">#define TG3PCI_STD_RING_PROD_IDX    0x00000098 </span><span class="comment">/* 64-bit */</span>
<a name="l00214"></a>00214 <span class="preprocessor">#define TG3PCI_RCV_RET_RING_CON_IDX 0x000000a0 </span><span class="comment">/* 64-bit */</span>
<a name="l00215"></a>00215 <span class="preprocessor">#define TG3PCI_SND_PROD_IDX     0x000000a8 </span><span class="comment">/* 64-bit */</span>
<a name="l00216"></a>00216 <span class="comment">/* 0xb0 --&gt; 0xb8 unused */</span>
<a name="l00217"></a>00217 <span class="preprocessor">#define TG3PCI_DUAL_MAC_CTRL        0x000000b8</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span><span class="preprocessor">#define  DUAL_MAC_CTRL_CH_MASK       0x00000003</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#define  DUAL_MAC_CTRL_ID        0x00000004</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#define TG3PCI_PRODID_ASICREV       0x000000bc</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="preprocessor">#define  PROD_ID_ASIC_REV_MASK       0x0fffffff</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="comment">/* 0xc0 --&gt; 0x100 unused */</span>
<a name="l00223"></a>00223 
<a name="l00224"></a>00224 <span class="preprocessor">#define TG3_CORR_ERR_STAT       0x00000110</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">#define  TG3_CORR_ERR_STAT_CLEAR    0xffffffff</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span>
<a name="l00227"></a>00227 <span class="comment">/* 0x100 --&gt; 0x200 unused */</span>
<a name="l00228"></a>00228 
<a name="l00229"></a>00229 <span class="comment">/* Mailbox registers */</span>
<a name="l00230"></a>00230 <span class="preprocessor">#define MAILBOX_INTERRUPT_0     0x00000200 </span><span class="comment">/* 64-bit */</span>
<a name="l00231"></a>00231 <span class="preprocessor">#define MAILBOX_INTERRUPT_1     0x00000208 </span><span class="comment">/* 64-bit */</span>
<a name="l00232"></a>00232 <span class="preprocessor">#define MAILBOX_INTERRUPT_2     0x00000210 </span><span class="comment">/* 64-bit */</span>
<a name="l00233"></a>00233 <span class="preprocessor">#define MAILBOX_INTERRUPT_3     0x00000218 </span><span class="comment">/* 64-bit */</span>
<a name="l00234"></a>00234 <span class="preprocessor">#define MAILBOX_GENERAL_0       0x00000220 </span><span class="comment">/* 64-bit */</span>
<a name="l00235"></a>00235 <span class="preprocessor">#define MAILBOX_GENERAL_1       0x00000228 </span><span class="comment">/* 64-bit */</span>
<a name="l00236"></a>00236 <span class="preprocessor">#define MAILBOX_GENERAL_2       0x00000230 </span><span class="comment">/* 64-bit */</span>
<a name="l00237"></a>00237 <span class="preprocessor">#define MAILBOX_GENERAL_3       0x00000238 </span><span class="comment">/* 64-bit */</span>
<a name="l00238"></a>00238 <span class="preprocessor">#define MAILBOX_GENERAL_4       0x00000240 </span><span class="comment">/* 64-bit */</span>
<a name="l00239"></a>00239 <span class="preprocessor">#define MAILBOX_GENERAL_5       0x00000248 </span><span class="comment">/* 64-bit */</span>
<a name="l00240"></a>00240 <span class="preprocessor">#define MAILBOX_GENERAL_6       0x00000250 </span><span class="comment">/* 64-bit */</span>
<a name="l00241"></a>00241 <span class="preprocessor">#define MAILBOX_GENERAL_7       0x00000258 </span><span class="comment">/* 64-bit */</span>
<a name="l00242"></a>00242 <span class="preprocessor">#define MAILBOX_RELOAD_STAT     0x00000260 </span><span class="comment">/* 64-bit */</span>
<a name="l00243"></a>00243 <span class="preprocessor">#define MAILBOX_RCV_STD_PROD_IDX    0x00000268 </span><span class="comment">/* 64-bit */</span>
<a name="l00244"></a>00244 <span class="preprocessor">#define MAILBOX_RCV_JUMBO_PROD_IDX  0x00000270 </span><span class="comment">/* 64-bit */</span>
<a name="l00245"></a>00245 <span class="preprocessor">#define MAILBOX_RCV_MINI_PROD_IDX   0x00000278 </span><span class="comment">/* 64-bit */</span>
<a name="l00246"></a>00246 <span class="preprocessor">#define MAILBOX_RCVRET_CON_IDX_0    0x00000280 </span><span class="comment">/* 64-bit */</span>
<a name="l00247"></a>00247 <span class="preprocessor">#define MAILBOX_RCVRET_CON_IDX_1    0x00000288 </span><span class="comment">/* 64-bit */</span>
<a name="l00248"></a>00248 <span class="preprocessor">#define MAILBOX_RCVRET_CON_IDX_2    0x00000290 </span><span class="comment">/* 64-bit */</span>
<a name="l00249"></a>00249 <span class="preprocessor">#define MAILBOX_RCVRET_CON_IDX_3    0x00000298 </span><span class="comment">/* 64-bit */</span>
<a name="l00250"></a>00250 <span class="preprocessor">#define MAILBOX_RCVRET_CON_IDX_4    0x000002a0 </span><span class="comment">/* 64-bit */</span>
<a name="l00251"></a>00251 <span class="preprocessor">#define MAILBOX_RCVRET_CON_IDX_5    0x000002a8 </span><span class="comment">/* 64-bit */</span>
<a name="l00252"></a>00252 <span class="preprocessor">#define MAILBOX_RCVRET_CON_IDX_6    0x000002b0 </span><span class="comment">/* 64-bit */</span>
<a name="l00253"></a>00253 <span class="preprocessor">#define MAILBOX_RCVRET_CON_IDX_7    0x000002b8 </span><span class="comment">/* 64-bit */</span>
<a name="l00254"></a>00254 <span class="preprocessor">#define MAILBOX_RCVRET_CON_IDX_8    0x000002c0 </span><span class="comment">/* 64-bit */</span>
<a name="l00255"></a>00255 <span class="preprocessor">#define MAILBOX_RCVRET_CON_IDX_9    0x000002c8 </span><span class="comment">/* 64-bit */</span>
<a name="l00256"></a>00256 <span class="preprocessor">#define MAILBOX_RCVRET_CON_IDX_10   0x000002d0 </span><span class="comment">/* 64-bit */</span>
<a name="l00257"></a>00257 <span class="preprocessor">#define MAILBOX_RCVRET_CON_IDX_11   0x000002d8 </span><span class="comment">/* 64-bit */</span>
<a name="l00258"></a>00258 <span class="preprocessor">#define MAILBOX_RCVRET_CON_IDX_12   0x000002e0 </span><span class="comment">/* 64-bit */</span>
<a name="l00259"></a>00259 <span class="preprocessor">#define MAILBOX_RCVRET_CON_IDX_13   0x000002e8 </span><span class="comment">/* 64-bit */</span>
<a name="l00260"></a>00260 <span class="preprocessor">#define MAILBOX_RCVRET_CON_IDX_14   0x000002f0 </span><span class="comment">/* 64-bit */</span>
<a name="l00261"></a>00261 <span class="preprocessor">#define MAILBOX_RCVRET_CON_IDX_15   0x000002f8 </span><span class="comment">/* 64-bit */</span>
<a name="l00262"></a>00262 <span class="preprocessor">#define MAILBOX_SNDHOST_PROD_IDX_0  0x00000300 </span><span class="comment">/* 64-bit */</span>
<a name="l00263"></a>00263 <span class="preprocessor">#define MAILBOX_SNDHOST_PROD_IDX_1  0x00000308 </span><span class="comment">/* 64-bit */</span>
<a name="l00264"></a>00264 <span class="preprocessor">#define MAILBOX_SNDHOST_PROD_IDX_2  0x00000310 </span><span class="comment">/* 64-bit */</span>
<a name="l00265"></a>00265 <span class="preprocessor">#define MAILBOX_SNDHOST_PROD_IDX_3  0x00000318 </span><span class="comment">/* 64-bit */</span>
<a name="l00266"></a>00266 <span class="preprocessor">#define MAILBOX_SNDHOST_PROD_IDX_4  0x00000320 </span><span class="comment">/* 64-bit */</span>
<a name="l00267"></a>00267 <span class="preprocessor">#define MAILBOX_SNDHOST_PROD_IDX_5  0x00000328 </span><span class="comment">/* 64-bit */</span>
<a name="l00268"></a>00268 <span class="preprocessor">#define MAILBOX_SNDHOST_PROD_IDX_6  0x00000330 </span><span class="comment">/* 64-bit */</span>
<a name="l00269"></a>00269 <span class="preprocessor">#define MAILBOX_SNDHOST_PROD_IDX_7  0x00000338 </span><span class="comment">/* 64-bit */</span>
<a name="l00270"></a>00270 <span class="preprocessor">#define MAILBOX_SNDHOST_PROD_IDX_8  0x00000340 </span><span class="comment">/* 64-bit */</span>
<a name="l00271"></a>00271 <span class="preprocessor">#define MAILBOX_SNDHOST_PROD_IDX_9  0x00000348 </span><span class="comment">/* 64-bit */</span>
<a name="l00272"></a>00272 <span class="preprocessor">#define MAILBOX_SNDHOST_PROD_IDX_10 0x00000350 </span><span class="comment">/* 64-bit */</span>
<a name="l00273"></a>00273 <span class="preprocessor">#define MAILBOX_SNDHOST_PROD_IDX_11 0x00000358 </span><span class="comment">/* 64-bit */</span>
<a name="l00274"></a>00274 <span class="preprocessor">#define MAILBOX_SNDHOST_PROD_IDX_12 0x00000360 </span><span class="comment">/* 64-bit */</span>
<a name="l00275"></a>00275 <span class="preprocessor">#define MAILBOX_SNDHOST_PROD_IDX_13 0x00000368 </span><span class="comment">/* 64-bit */</span>
<a name="l00276"></a>00276 <span class="preprocessor">#define MAILBOX_SNDHOST_PROD_IDX_14 0x00000370 </span><span class="comment">/* 64-bit */</span>
<a name="l00277"></a>00277 <span class="preprocessor">#define MAILBOX_SNDHOST_PROD_IDX_15 0x00000378 </span><span class="comment">/* 64-bit */</span>
<a name="l00278"></a>00278 <span class="preprocessor">#define MAILBOX_SNDNIC_PROD_IDX_0   0x00000380 </span><span class="comment">/* 64-bit */</span>
<a name="l00279"></a>00279 <span class="preprocessor">#define MAILBOX_SNDNIC_PROD_IDX_1   0x00000388 </span><span class="comment">/* 64-bit */</span>
<a name="l00280"></a>00280 <span class="preprocessor">#define MAILBOX_SNDNIC_PROD_IDX_2   0x00000390 </span><span class="comment">/* 64-bit */</span>
<a name="l00281"></a>00281 <span class="preprocessor">#define MAILBOX_SNDNIC_PROD_IDX_3   0x00000398 </span><span class="comment">/* 64-bit */</span>
<a name="l00282"></a>00282 <span class="preprocessor">#define MAILBOX_SNDNIC_PROD_IDX_4   0x000003a0 </span><span class="comment">/* 64-bit */</span>
<a name="l00283"></a>00283 <span class="preprocessor">#define MAILBOX_SNDNIC_PROD_IDX_5   0x000003a8 </span><span class="comment">/* 64-bit */</span>
<a name="l00284"></a>00284 <span class="preprocessor">#define MAILBOX_SNDNIC_PROD_IDX_6   0x000003b0 </span><span class="comment">/* 64-bit */</span>
<a name="l00285"></a>00285 <span class="preprocessor">#define MAILBOX_SNDNIC_PROD_IDX_7   0x000003b8 </span><span class="comment">/* 64-bit */</span>
<a name="l00286"></a>00286 <span class="preprocessor">#define MAILBOX_SNDNIC_PROD_IDX_8   0x000003c0 </span><span class="comment">/* 64-bit */</span>
<a name="l00287"></a>00287 <span class="preprocessor">#define MAILBOX_SNDNIC_PROD_IDX_9   0x000003c8 </span><span class="comment">/* 64-bit */</span>
<a name="l00288"></a>00288 <span class="preprocessor">#define MAILBOX_SNDNIC_PROD_IDX_10  0x000003d0 </span><span class="comment">/* 64-bit */</span>
<a name="l00289"></a>00289 <span class="preprocessor">#define MAILBOX_SNDNIC_PROD_IDX_11  0x000003d8 </span><span class="comment">/* 64-bit */</span>
<a name="l00290"></a>00290 <span class="preprocessor">#define MAILBOX_SNDNIC_PROD_IDX_12  0x000003e0 </span><span class="comment">/* 64-bit */</span>
<a name="l00291"></a>00291 <span class="preprocessor">#define MAILBOX_SNDNIC_PROD_IDX_13  0x000003e8 </span><span class="comment">/* 64-bit */</span>
<a name="l00292"></a>00292 <span class="preprocessor">#define MAILBOX_SNDNIC_PROD_IDX_14  0x000003f0 </span><span class="comment">/* 64-bit */</span>
<a name="l00293"></a>00293 <span class="preprocessor">#define MAILBOX_SNDNIC_PROD_IDX_15  0x000003f8 </span><span class="comment">/* 64-bit */</span>
<a name="l00294"></a>00294 
<a name="l00295"></a>00295 <span class="comment">/* MAC control registers */</span>
<a name="l00296"></a>00296 <span class="preprocessor">#define MAC_MODE            0x00000400</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_RESET          0x00000001</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_HALF_DUPLEX        0x00000002</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_PORT_MODE_MASK     0x0000000c</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_PORT_MODE_TBI      0x0000000c</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_PORT_MODE_GMII     0x00000008</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_PORT_MODE_MII      0x00000004</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_PORT_MODE_NONE     0x00000000</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_PORT_INT_LPBACK    0x00000010</span>
<a name="l00305"></a>00305 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_TAGGED_MAC_CTRL    0x00000080</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_TX_BURSTING        0x00000100</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_MAX_DEFER      0x00000200</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_LINK_POLARITY      0x00000400</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_RXSTAT_ENABLE      0x00000800</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_RXSTAT_CLEAR       0x00001000</span>
<a name="l00311"></a>00311 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_RXSTAT_FLUSH       0x00002000</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_TXSTAT_ENABLE      0x00004000</span>
<a name="l00313"></a>00313 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_TXSTAT_CLEAR       0x00008000</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_TXSTAT_FLUSH       0x00010000</span>
<a name="l00315"></a>00315 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_SEND_CONFIGS       0x00020000</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_MAGIC_PKT_ENABLE   0x00040000</span>
<a name="l00317"></a>00317 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_ACPI_ENABLE        0x00080000</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_MIP_ENABLE         0x00100000</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_TDE_ENABLE         0x00200000</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_RDE_ENABLE         0x00400000</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_FHDE_ENABLE        0x00800000</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_KEEP_FRAME_IN_WOL  0x01000000</span>
<a name="l00323"></a>00323 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_APE_RX_EN      0x08000000</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MODE_APE_TX_EN      0x10000000</span>
<a name="l00325"></a>00325 <span class="preprocessor"></span><span class="preprocessor">#define MAC_STATUS          0x00000404</span>
<a name="l00326"></a>00326 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_STATUS_PCS_SYNCED       0x00000001</span>
<a name="l00327"></a>00327 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_STATUS_SIGNAL_DET       0x00000002</span>
<a name="l00328"></a>00328 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_STATUS_RCVD_CFG         0x00000004</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_STATUS_CFG_CHANGED      0x00000008</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_STATUS_SYNC_CHANGED     0x00000010</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_STATUS_PORT_DEC_ERR     0x00000400</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_STATUS_LNKSTATE_CHANGED     0x00001000</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_STATUS_MI_COMPLETION    0x00400000</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_STATUS_MI_INTERRUPT     0x00800000</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_STATUS_AP_ERROR         0x01000000</span>
<a name="l00336"></a>00336 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_STATUS_ODI_ERROR        0x02000000</span>
<a name="l00337"></a>00337 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_STATUS_RXSTAT_OVERRUN   0x04000000</span>
<a name="l00338"></a>00338 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_STATUS_TXSTAT_OVERRUN   0x08000000</span>
<a name="l00339"></a>00339 <span class="preprocessor"></span><span class="preprocessor">#define MAC_EVENT           0x00000408</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_EVENT_PORT_DECODE_ERR   0x00000400</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_EVENT_LNKSTATE_CHANGED  0x00001000</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_EVENT_MI_COMPLETION     0x00400000</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_EVENT_MI_INTERRUPT      0x00800000</span>
<a name="l00344"></a>00344 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_EVENT_AP_ERROR      0x01000000</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_EVENT_ODI_ERROR         0x02000000</span>
<a name="l00346"></a>00346 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_EVENT_RXSTAT_OVERRUN    0x04000000</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_EVENT_TXSTAT_OVERRUN    0x08000000</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span><span class="preprocessor">#define MAC_LED_CTRL            0x0000040c</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span><span class="preprocessor">#define  LED_CTRL_LNKLED_OVERRIDE    0x00000001</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span><span class="preprocessor">#define  LED_CTRL_1000MBPS_ON        0x00000002</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#define  LED_CTRL_100MBPS_ON         0x00000004</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="preprocessor">#define  LED_CTRL_10MBPS_ON      0x00000008</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="preprocessor">#define  LED_CTRL_TRAFFIC_OVERRIDE   0x00000010</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span><span class="preprocessor">#define  LED_CTRL_TRAFFIC_BLINK      0x00000020</span>
<a name="l00355"></a>00355 <span class="preprocessor"></span><span class="preprocessor">#define  LED_CTRL_TRAFFIC_LED        0x00000040</span>
<a name="l00356"></a>00356 <span class="preprocessor"></span><span class="preprocessor">#define  LED_CTRL_1000MBPS_STATUS    0x00000080</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span><span class="preprocessor">#define  LED_CTRL_100MBPS_STATUS     0x00000100</span>
<a name="l00358"></a>00358 <span class="preprocessor"></span><span class="preprocessor">#define  LED_CTRL_10MBPS_STATUS      0x00000200</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span><span class="preprocessor">#define  LED_CTRL_TRAFFIC_STATUS     0x00000400</span>
<a name="l00360"></a>00360 <span class="preprocessor"></span><span class="preprocessor">#define  LED_CTRL_MODE_MAC       0x00000000</span>
<a name="l00361"></a>00361 <span class="preprocessor"></span><span class="preprocessor">#define  LED_CTRL_MODE_PHY_1         0x00000800</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#define  LED_CTRL_MODE_PHY_2         0x00001000</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#define  LED_CTRL_MODE_SHASTA_MAC    0x00002000</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="preprocessor">#define  LED_CTRL_MODE_SHARED        0x00004000</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span><span class="preprocessor">#define  LED_CTRL_MODE_COMBO         0x00008000</span>
<a name="l00366"></a>00366 <span class="preprocessor"></span><span class="preprocessor">#define  LED_CTRL_BLINK_RATE_MASK    0x7ff80000</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span><span class="preprocessor">#define  LED_CTRL_BLINK_RATE_SHIFT   19</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span><span class="preprocessor">#define  LED_CTRL_BLINK_PER_OVERRIDE     0x00080000</span>
<a name="l00369"></a>00369 <span class="preprocessor"></span><span class="preprocessor">#define  LED_CTRL_BLINK_RATE_OVERRIDE    0x80000000</span>
<a name="l00370"></a>00370 <span class="preprocessor"></span><span class="preprocessor">#define MAC_ADDR_0_HIGH         0x00000410 </span><span class="comment">/* upper 2 bytes */</span>
<a name="l00371"></a>00371 <span class="preprocessor">#define MAC_ADDR_0_LOW          0x00000414 </span><span class="comment">/* lower 4 bytes */</span>
<a name="l00372"></a>00372 <span class="preprocessor">#define MAC_ADDR_1_HIGH         0x00000418 </span><span class="comment">/* upper 2 bytes */</span>
<a name="l00373"></a>00373 <span class="preprocessor">#define MAC_ADDR_1_LOW          0x0000041c </span><span class="comment">/* lower 4 bytes */</span>
<a name="l00374"></a>00374 <span class="preprocessor">#define MAC_ADDR_2_HIGH         0x00000420 </span><span class="comment">/* upper 2 bytes */</span>
<a name="l00375"></a>00375 <span class="preprocessor">#define MAC_ADDR_2_LOW          0x00000424 </span><span class="comment">/* lower 4 bytes */</span>
<a name="l00376"></a>00376 <span class="preprocessor">#define MAC_ADDR_3_HIGH         0x00000428 </span><span class="comment">/* upper 2 bytes */</span>
<a name="l00377"></a>00377 <span class="preprocessor">#define MAC_ADDR_3_LOW          0x0000042c </span><span class="comment">/* lower 4 bytes */</span>
<a name="l00378"></a>00378 <span class="preprocessor">#define MAC_ACPI_MBUF_PTR       0x00000430</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span><span class="preprocessor">#define MAC_ACPI_LEN_OFFSET     0x00000434</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span><span class="preprocessor">#define  ACPI_LENOFF_LEN_MASK        0x0000ffff</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span><span class="preprocessor">#define  ACPI_LENOFF_LEN_SHIFT       0</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span><span class="preprocessor">#define  ACPI_LENOFF_OFF_MASK        0x0fff0000</span>
<a name="l00383"></a>00383 <span class="preprocessor"></span><span class="preprocessor">#define  ACPI_LENOFF_OFF_SHIFT       16</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_BACKOFF_SEED     0x00000438</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#define  TX_BACKOFF_SEED_MASK        0x000003ff</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_MTU_SIZE         0x0000043c</span>
<a name="l00387"></a>00387 <span class="preprocessor"></span><span class="preprocessor">#define  RX_MTU_SIZE_MASK        0x0000ffff</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span><span class="preprocessor">#define MAC_PCS_TEST            0x00000440</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span><span class="preprocessor">#define  PCS_TEST_PATTERN_MASK       0x000fffff</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span><span class="preprocessor">#define  PCS_TEST_PATTERN_SHIFT      0</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span><span class="preprocessor">#define  PCS_TEST_ENABLE         0x00100000</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_AUTO_NEG         0x00000444</span>
<a name="l00393"></a>00393 <span class="preprocessor"></span><span class="preprocessor">#define  TX_AUTO_NEG_MASK        0x0000ffff</span>
<a name="l00394"></a>00394 <span class="preprocessor"></span><span class="preprocessor">#define  TX_AUTO_NEG_SHIFT       0</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_AUTO_NEG         0x00000448</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#define  RX_AUTO_NEG_MASK        0x0000ffff</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="preprocessor">#define  RX_AUTO_NEG_SHIFT       0</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span><span class="preprocessor">#define MAC_MI_COM          0x0000044c</span>
<a name="l00399"></a>00399 <span class="preprocessor"></span><span class="preprocessor">#define  MI_COM_CMD_MASK         0x0c000000</span>
<a name="l00400"></a>00400 <span class="preprocessor"></span><span class="preprocessor">#define  MI_COM_CMD_WRITE        0x04000000</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span><span class="preprocessor">#define  MI_COM_CMD_READ         0x08000000</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span><span class="preprocessor">#define  MI_COM_READ_FAILED      0x10000000</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span><span class="preprocessor">#define  MI_COM_START            0x20000000</span>
<a name="l00404"></a>00404 <span class="preprocessor"></span><span class="preprocessor">#define  MI_COM_BUSY             0x20000000</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span><span class="preprocessor">#define  MI_COM_PHY_ADDR_MASK        0x03e00000</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#define  MI_COM_PHY_ADDR_SHIFT       21</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="preprocessor">#define  MI_COM_REG_ADDR_MASK        0x001f0000</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="preprocessor">#define  MI_COM_REG_ADDR_SHIFT       16</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span><span class="preprocessor">#define  MI_COM_DATA_MASK        0x0000ffff</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span><span class="preprocessor">#define MAC_MI_STAT         0x00000450</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MI_STAT_LNKSTAT_ATTN_ENAB   0x00000001</span>
<a name="l00412"></a>00412 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MI_STAT_10MBPS_MODE     0x00000002</span>
<a name="l00413"></a>00413 <span class="preprocessor"></span><span class="preprocessor">#define MAC_MI_MODE         0x00000454</span>
<a name="l00414"></a>00414 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MI_MODE_CLK_10MHZ       0x00000001</span>
<a name="l00415"></a>00415 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MI_MODE_SHORT_PREAMBLE  0x00000002</span>
<a name="l00416"></a>00416 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MI_MODE_AUTO_POLL       0x00000010</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MI_MODE_500KHZ_CONST    0x00008000</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_MI_MODE_BASE        0x000c0000 </span><span class="comment">/* XXX magic values XXX */</span>
<a name="l00419"></a>00419 <span class="preprocessor">#define MAC_AUTO_POLL_STATUS        0x00000458</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_AUTO_POLL_ERROR         0x00000001</span>
<a name="l00421"></a>00421 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_MODE         0x0000045c</span>
<a name="l00422"></a>00422 <span class="preprocessor"></span><span class="preprocessor">#define  TX_MODE_RESET           0x00000001</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span><span class="preprocessor">#define  TX_MODE_ENABLE          0x00000002</span>
<a name="l00424"></a>00424 <span class="preprocessor"></span><span class="preprocessor">#define  TX_MODE_FLOW_CTRL_ENABLE    0x00000010</span>
<a name="l00425"></a>00425 <span class="preprocessor"></span><span class="preprocessor">#define  TX_MODE_BIG_BCKOFF_ENABLE   0x00000020</span>
<a name="l00426"></a>00426 <span class="preprocessor"></span><span class="preprocessor">#define  TX_MODE_LONG_PAUSE_ENABLE   0x00000040</span>
<a name="l00427"></a>00427 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATUS           0x00000460</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span><span class="preprocessor">#define  TX_STATUS_XOFFED        0x00000001</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="preprocessor">#define  TX_STATUS_SENT_XOFF         0x00000002</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="preprocessor">#define  TX_STATUS_SENT_XON      0x00000004</span>
<a name="l00431"></a>00431 <span class="preprocessor"></span><span class="preprocessor">#define  TX_STATUS_LINK_UP       0x00000008</span>
<a name="l00432"></a>00432 <span class="preprocessor"></span><span class="preprocessor">#define  TX_STATUS_ODI_UNDERRUN      0x00000010</span>
<a name="l00433"></a>00433 <span class="preprocessor"></span><span class="preprocessor">#define  TX_STATUS_ODI_OVERRUN       0x00000020</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_LENGTHS          0x00000464</span>
<a name="l00435"></a>00435 <span class="preprocessor"></span><span class="preprocessor">#define  TX_LENGTHS_SLOT_TIME_MASK   0x000000ff</span>
<a name="l00436"></a>00436 <span class="preprocessor"></span><span class="preprocessor">#define  TX_LENGTHS_SLOT_TIME_SHIFT  0</span>
<a name="l00437"></a>00437 <span class="preprocessor"></span><span class="preprocessor">#define  TX_LENGTHS_IPG_MASK         0x00000f00</span>
<a name="l00438"></a>00438 <span class="preprocessor"></span><span class="preprocessor">#define  TX_LENGTHS_IPG_SHIFT        8</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="preprocessor">#define  TX_LENGTHS_IPG_CRS_MASK     0x00003000</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="preprocessor">#define  TX_LENGTHS_IPG_CRS_SHIFT    12</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_MODE         0x00000468</span>
<a name="l00442"></a>00442 <span class="preprocessor"></span><span class="preprocessor">#define  RX_MODE_RESET           0x00000001</span>
<a name="l00443"></a>00443 <span class="preprocessor"></span><span class="preprocessor">#define  RX_MODE_ENABLE          0x00000002</span>
<a name="l00444"></a>00444 <span class="preprocessor"></span><span class="preprocessor">#define  RX_MODE_FLOW_CTRL_ENABLE    0x00000004</span>
<a name="l00445"></a>00445 <span class="preprocessor"></span><span class="preprocessor">#define  RX_MODE_KEEP_MAC_CTRL       0x00000008</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span><span class="preprocessor">#define  RX_MODE_KEEP_PAUSE      0x00000010</span>
<a name="l00447"></a>00447 <span class="preprocessor"></span><span class="preprocessor">#define  RX_MODE_ACCEPT_OVERSIZED    0x00000020</span>
<a name="l00448"></a>00448 <span class="preprocessor"></span><span class="preprocessor">#define  RX_MODE_ACCEPT_RUNTS        0x00000040</span>
<a name="l00449"></a>00449 <span class="preprocessor"></span><span class="preprocessor">#define  RX_MODE_LEN_CHECK       0x00000080</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span><span class="preprocessor">#define  RX_MODE_PROMISC         0x00000100</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span><span class="preprocessor">#define  RX_MODE_NO_CRC_CHECK        0x00000200</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span><span class="preprocessor">#define  RX_MODE_KEEP_VLAN_TAG       0x00000400</span>
<a name="l00453"></a>00453 <span class="preprocessor"></span><span class="preprocessor">#define  RX_MODE_IPV6_CSUM_ENABLE    0x01000000</span>
<a name="l00454"></a>00454 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_STATUS           0x0000046c</span>
<a name="l00455"></a>00455 <span class="preprocessor"></span><span class="preprocessor">#define  RX_STATUS_REMOTE_TX_XOFFED  0x00000001</span>
<a name="l00456"></a>00456 <span class="preprocessor"></span><span class="preprocessor">#define  RX_STATUS_XOFF_RCVD         0x00000002</span>
<a name="l00457"></a>00457 <span class="preprocessor"></span><span class="preprocessor">#define  RX_STATUS_XON_RCVD      0x00000004</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span><span class="preprocessor">#define MAC_HASH_REG_0          0x00000470</span>
<a name="l00459"></a>00459 <span class="preprocessor"></span><span class="preprocessor">#define MAC_HASH_REG_1          0x00000474</span>
<a name="l00460"></a>00460 <span class="preprocessor"></span><span class="preprocessor">#define MAC_HASH_REG_2          0x00000478</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span><span class="preprocessor">#define MAC_HASH_REG_3          0x0000047c</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_RULE_0          0x00000480</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_VALUE_0         0x00000484</span>
<a name="l00464"></a>00464 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_RULE_1          0x00000488</span>
<a name="l00465"></a>00465 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_VALUE_1         0x0000048c</span>
<a name="l00466"></a>00466 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_RULE_2          0x00000490</span>
<a name="l00467"></a>00467 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_VALUE_2         0x00000494</span>
<a name="l00468"></a>00468 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_RULE_3          0x00000498</span>
<a name="l00469"></a>00469 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_VALUE_3         0x0000049c</span>
<a name="l00470"></a>00470 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_RULE_4          0x000004a0</span>
<a name="l00471"></a>00471 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_VALUE_4         0x000004a4</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_RULE_5          0x000004a8</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_VALUE_5         0x000004ac</span>
<a name="l00474"></a>00474 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_RULE_6          0x000004b0</span>
<a name="l00475"></a>00475 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_VALUE_6         0x000004b4</span>
<a name="l00476"></a>00476 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_RULE_7          0x000004b8</span>
<a name="l00477"></a>00477 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_VALUE_7         0x000004bc</span>
<a name="l00478"></a>00478 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_RULE_8          0x000004c0</span>
<a name="l00479"></a>00479 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_VALUE_8         0x000004c4</span>
<a name="l00480"></a>00480 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_RULE_9          0x000004c8</span>
<a name="l00481"></a>00481 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_VALUE_9         0x000004cc</span>
<a name="l00482"></a>00482 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_RULE_10         0x000004d0</span>
<a name="l00483"></a>00483 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_VALUE_10        0x000004d4</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_RULE_11         0x000004d8</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_VALUE_11        0x000004dc</span>
<a name="l00486"></a>00486 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_RULE_12         0x000004e0</span>
<a name="l00487"></a>00487 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_VALUE_12        0x000004e4</span>
<a name="l00488"></a>00488 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_RULE_13         0x000004e8</span>
<a name="l00489"></a>00489 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_VALUE_13        0x000004ec</span>
<a name="l00490"></a>00490 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_RULE_14         0x000004f0</span>
<a name="l00491"></a>00491 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_VALUE_14        0x000004f4</span>
<a name="l00492"></a>00492 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_RULE_15         0x000004f8</span>
<a name="l00493"></a>00493 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_VALUE_15        0x000004fc</span>
<a name="l00494"></a>00494 <span class="preprocessor"></span><span class="preprocessor">#define  RCV_RULE_DISABLE_MASK       0x7fffffff</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RCV_RULE_CFG        0x00000500</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="preprocessor">#define  RCV_RULE_CFG_DEFAULT_CLASS 0x00000008</span>
<a name="l00497"></a>00497 <span class="preprocessor"></span><span class="preprocessor">#define MAC_LOW_WMARK_MAX_RX_FRAME  0x00000504</span>
<a name="l00498"></a>00498 <span class="preprocessor"></span><span class="comment">/* 0x508 --&gt; 0x520 unused */</span>
<a name="l00499"></a>00499 <span class="preprocessor">#define MAC_HASHREGU_0          0x00000520</span>
<a name="l00500"></a>00500 <span class="preprocessor"></span><span class="preprocessor">#define MAC_HASHREGU_1          0x00000524</span>
<a name="l00501"></a>00501 <span class="preprocessor"></span><span class="preprocessor">#define MAC_HASHREGU_2          0x00000528</span>
<a name="l00502"></a>00502 <span class="preprocessor"></span><span class="preprocessor">#define MAC_HASHREGU_3          0x0000052c</span>
<a name="l00503"></a>00503 <span class="preprocessor"></span><span class="preprocessor">#define MAC_EXTADDR_0_HIGH      0x00000530</span>
<a name="l00504"></a>00504 <span class="preprocessor"></span><span class="preprocessor">#define MAC_EXTADDR_0_LOW       0x00000534</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span><span class="preprocessor">#define MAC_EXTADDR_1_HIGH      0x00000538</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span><span class="preprocessor">#define MAC_EXTADDR_1_LOW       0x0000053c</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span><span class="preprocessor">#define MAC_EXTADDR_2_HIGH      0x00000540</span>
<a name="l00508"></a>00508 <span class="preprocessor"></span><span class="preprocessor">#define MAC_EXTADDR_2_LOW       0x00000544</span>
<a name="l00509"></a>00509 <span class="preprocessor"></span><span class="preprocessor">#define MAC_EXTADDR_3_HIGH      0x00000548</span>
<a name="l00510"></a>00510 <span class="preprocessor"></span><span class="preprocessor">#define MAC_EXTADDR_3_LOW       0x0000054c</span>
<a name="l00511"></a>00511 <span class="preprocessor"></span><span class="preprocessor">#define MAC_EXTADDR_4_HIGH      0x00000550</span>
<a name="l00512"></a>00512 <span class="preprocessor"></span><span class="preprocessor">#define MAC_EXTADDR_4_LOW       0x00000554</span>
<a name="l00513"></a>00513 <span class="preprocessor"></span><span class="preprocessor">#define MAC_EXTADDR_5_HIGH      0x00000558</span>
<a name="l00514"></a>00514 <span class="preprocessor"></span><span class="preprocessor">#define MAC_EXTADDR_5_LOW       0x0000055c</span>
<a name="l00515"></a>00515 <span class="preprocessor"></span><span class="preprocessor">#define MAC_EXTADDR_6_HIGH      0x00000560</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span><span class="preprocessor">#define MAC_EXTADDR_6_LOW       0x00000564</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span><span class="preprocessor">#define MAC_EXTADDR_7_HIGH      0x00000568</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="preprocessor">#define MAC_EXTADDR_7_LOW       0x0000056c</span>
<a name="l00519"></a>00519 <span class="preprocessor"></span><span class="preprocessor">#define MAC_EXTADDR_8_HIGH      0x00000570</span>
<a name="l00520"></a>00520 <span class="preprocessor"></span><span class="preprocessor">#define MAC_EXTADDR_8_LOW       0x00000574</span>
<a name="l00521"></a>00521 <span class="preprocessor"></span><span class="preprocessor">#define MAC_EXTADDR_9_HIGH      0x00000578</span>
<a name="l00522"></a>00522 <span class="preprocessor"></span><span class="preprocessor">#define MAC_EXTADDR_9_LOW       0x0000057c</span>
<a name="l00523"></a>00523 <span class="preprocessor"></span><span class="preprocessor">#define MAC_EXTADDR_10_HIGH     0x00000580</span>
<a name="l00524"></a>00524 <span class="preprocessor"></span><span class="preprocessor">#define MAC_EXTADDR_10_LOW      0x00000584</span>
<a name="l00525"></a>00525 <span class="preprocessor"></span><span class="preprocessor">#define MAC_EXTADDR_11_HIGH     0x00000588</span>
<a name="l00526"></a>00526 <span class="preprocessor"></span><span class="preprocessor">#define MAC_EXTADDR_11_LOW      0x0000058c</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span><span class="preprocessor">#define MAC_SERDES_CFG          0x00000590</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_SERDES_CFG_EDGE_SELECT  0x00001000</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span><span class="preprocessor">#define MAC_SERDES_STAT         0x00000594</span>
<a name="l00530"></a>00530 <span class="preprocessor"></span><span class="comment">/* 0x598 --&gt; 0x5a0 unused */</span>
<a name="l00531"></a>00531 <span class="preprocessor">#define MAC_PHYCFG1         0x000005a0</span>
<a name="l00532"></a>00532 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG1_RGMII_INT       0x00000001</span>
<a name="l00533"></a>00533 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG1_RXCLK_TO_MASK   0x00001ff0</span>
<a name="l00534"></a>00534 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG1_RXCLK_TIMEOUT   0x00001000</span>
<a name="l00535"></a>00535 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG1_TXCLK_TO_MASK   0x01ff0000</span>
<a name="l00536"></a>00536 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG1_TXCLK_TIMEOUT   0x01000000</span>
<a name="l00537"></a>00537 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG1_RGMII_EXT_RX_DEC    0x02000000</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG1_RGMII_SND_STAT_EN   0x04000000</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG1_TXC_DRV         0x20000000</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="preprocessor">#define MAC_PHYCFG2         0x000005a4</span>
<a name="l00541"></a>00541 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_INBAND_ENABLE   0x00000001</span>
<a name="l00542"></a>00542 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_EMODE_MASK_MASK     0x000001c0</span>
<a name="l00543"></a>00543 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_EMODE_MASK_AC131    0x000000c0</span>
<a name="l00544"></a>00544 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_EMODE_MASK_50610    0x00000100</span>
<a name="l00545"></a>00545 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_EMODE_MASK_RT8211   0x00000000</span>
<a name="l00546"></a>00546 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_EMODE_MASK_RT8201   0x000001c0</span>
<a name="l00547"></a>00547 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_EMODE_COMP_MASK     0x00000e00</span>
<a name="l00548"></a>00548 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_EMODE_COMP_AC131    0x00000600</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_EMODE_COMP_50610    0x00000400</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_EMODE_COMP_RT8211   0x00000800</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_EMODE_COMP_RT8201   0x00000000</span>
<a name="l00552"></a>00552 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_FMODE_MASK_MASK     0x00007000</span>
<a name="l00553"></a>00553 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_FMODE_MASK_AC131    0x00006000</span>
<a name="l00554"></a>00554 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_FMODE_MASK_50610    0x00004000</span>
<a name="l00555"></a>00555 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_FMODE_MASK_RT8211   0x00000000</span>
<a name="l00556"></a>00556 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_FMODE_MASK_RT8201   0x00007000</span>
<a name="l00557"></a>00557 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_FMODE_COMP_MASK     0x00038000</span>
<a name="l00558"></a>00558 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_FMODE_COMP_AC131    0x00030000</span>
<a name="l00559"></a>00559 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_FMODE_COMP_50610    0x00008000</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_FMODE_COMP_RT8211   0x00038000</span>
<a name="l00561"></a>00561 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_FMODE_COMP_RT8201   0x00000000</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_GMODE_MASK_MASK     0x001c0000</span>
<a name="l00563"></a>00563 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_GMODE_MASK_AC131    0x001c0000</span>
<a name="l00564"></a>00564 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_GMODE_MASK_50610    0x00100000</span>
<a name="l00565"></a>00565 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_GMODE_MASK_RT8211   0x00000000</span>
<a name="l00566"></a>00566 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_GMODE_MASK_RT8201   0x001c0000</span>
<a name="l00567"></a>00567 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_GMODE_COMP_MASK     0x00e00000</span>
<a name="l00568"></a>00568 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_GMODE_COMP_AC131    0x00e00000</span>
<a name="l00569"></a>00569 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_GMODE_COMP_50610    0x00000000</span>
<a name="l00570"></a>00570 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_GMODE_COMP_RT8211   0x00200000</span>
<a name="l00571"></a>00571 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_GMODE_COMP_RT8201   0x00000000</span>
<a name="l00572"></a>00572 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_ACT_MASK_MASK   0x03000000</span>
<a name="l00573"></a>00573 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_ACT_MASK_AC131  0x03000000</span>
<a name="l00574"></a>00574 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_ACT_MASK_50610  0x01000000</span>
<a name="l00575"></a>00575 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_ACT_MASK_RT8211     0x03000000</span>
<a name="l00576"></a>00576 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_ACT_MASK_RT8201     0x01000000</span>
<a name="l00577"></a>00577 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_ACT_COMP_MASK   0x0c000000</span>
<a name="l00578"></a>00578 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_ACT_COMP_AC131  0x00000000</span>
<a name="l00579"></a>00579 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_ACT_COMP_50610  0x00000000</span>
<a name="l00580"></a>00580 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_ACT_COMP_RT8211     0x00000000</span>
<a name="l00581"></a>00581 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_ACT_COMP_RT8201     0x08000000</span>
<a name="l00582"></a>00582 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_QUAL_MASK_MASK  0x30000000</span>
<a name="l00583"></a>00583 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_QUAL_MASK_AC131     0x30000000</span>
<a name="l00584"></a>00584 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_QUAL_MASK_50610     0x30000000</span>
<a name="l00585"></a>00585 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_QUAL_MASK_RT8211    0x30000000</span>
<a name="l00586"></a>00586 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_QUAL_MASK_RT8201    0x30000000</span>
<a name="l00587"></a>00587 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_QUAL_COMP_MASK  0xc0000000</span>
<a name="l00588"></a>00588 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_QUAL_COMP_AC131     0x00000000</span>
<a name="l00589"></a>00589 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_QUAL_COMP_50610     0x00000000</span>
<a name="l00590"></a>00590 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_QUAL_COMP_RT8211    0x00000000</span>
<a name="l00591"></a>00591 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_PHYCFG2_QUAL_COMP_RT8201    0x00000000</span>
<a name="l00592"></a>00592 <span class="preprocessor"></span><span class="preprocessor">#define MAC_PHYCFG2_50610_LED_MODES \</span>
<a name="l00593"></a>00593 <span class="preprocessor">    (MAC_PHYCFG2_EMODE_MASK_50610 | \</span>
<a name="l00594"></a>00594 <span class="preprocessor">     MAC_PHYCFG2_EMODE_COMP_50610 | \</span>
<a name="l00595"></a>00595 <span class="preprocessor">     MAC_PHYCFG2_FMODE_MASK_50610 | \</span>
<a name="l00596"></a>00596 <span class="preprocessor">     MAC_PHYCFG2_FMODE_COMP_50610 | \</span>
<a name="l00597"></a>00597 <span class="preprocessor">     MAC_PHYCFG2_GMODE_MASK_50610 | \</span>
<a name="l00598"></a>00598 <span class="preprocessor">     MAC_PHYCFG2_GMODE_COMP_50610 | \</span>
<a name="l00599"></a>00599 <span class="preprocessor">     MAC_PHYCFG2_ACT_MASK_50610 | \</span>
<a name="l00600"></a>00600 <span class="preprocessor">     MAC_PHYCFG2_ACT_COMP_50610 | \</span>
<a name="l00601"></a>00601 <span class="preprocessor">     MAC_PHYCFG2_QUAL_MASK_50610 | \</span>
<a name="l00602"></a>00602 <span class="preprocessor">     MAC_PHYCFG2_QUAL_COMP_50610)</span>
<a name="l00603"></a>00603 <span class="preprocessor"></span><span class="preprocessor">#define MAC_PHYCFG2_AC131_LED_MODES \</span>
<a name="l00604"></a>00604 <span class="preprocessor">    (MAC_PHYCFG2_EMODE_MASK_AC131 | \</span>
<a name="l00605"></a>00605 <span class="preprocessor">     MAC_PHYCFG2_EMODE_COMP_AC131 | \</span>
<a name="l00606"></a>00606 <span class="preprocessor">     MAC_PHYCFG2_FMODE_MASK_AC131 | \</span>
<a name="l00607"></a>00607 <span class="preprocessor">     MAC_PHYCFG2_FMODE_COMP_AC131 | \</span>
<a name="l00608"></a>00608 <span class="preprocessor">     MAC_PHYCFG2_GMODE_MASK_AC131 | \</span>
<a name="l00609"></a>00609 <span class="preprocessor">     MAC_PHYCFG2_GMODE_COMP_AC131 | \</span>
<a name="l00610"></a>00610 <span class="preprocessor">     MAC_PHYCFG2_ACT_MASK_AC131 | \</span>
<a name="l00611"></a>00611 <span class="preprocessor">     MAC_PHYCFG2_ACT_COMP_AC131 | \</span>
<a name="l00612"></a>00612 <span class="preprocessor">     MAC_PHYCFG2_QUAL_MASK_AC131 | \</span>
<a name="l00613"></a>00613 <span class="preprocessor">     MAC_PHYCFG2_QUAL_COMP_AC131)</span>
<a name="l00614"></a>00614 <span class="preprocessor"></span><span class="preprocessor">#define MAC_PHYCFG2_RTL8211C_LED_MODES \</span>
<a name="l00615"></a>00615 <span class="preprocessor">    (MAC_PHYCFG2_EMODE_MASK_RT8211 | \</span>
<a name="l00616"></a>00616 <span class="preprocessor">     MAC_PHYCFG2_EMODE_COMP_RT8211 | \</span>
<a name="l00617"></a>00617 <span class="preprocessor">     MAC_PHYCFG2_FMODE_MASK_RT8211 | \</span>
<a name="l00618"></a>00618 <span class="preprocessor">     MAC_PHYCFG2_FMODE_COMP_RT8211 | \</span>
<a name="l00619"></a>00619 <span class="preprocessor">     MAC_PHYCFG2_GMODE_MASK_RT8211 | \</span>
<a name="l00620"></a>00620 <span class="preprocessor">     MAC_PHYCFG2_GMODE_COMP_RT8211 | \</span>
<a name="l00621"></a>00621 <span class="preprocessor">     MAC_PHYCFG2_ACT_MASK_RT8211 | \</span>
<a name="l00622"></a>00622 <span class="preprocessor">     MAC_PHYCFG2_ACT_COMP_RT8211 | \</span>
<a name="l00623"></a>00623 <span class="preprocessor">     MAC_PHYCFG2_QUAL_MASK_RT8211 | \</span>
<a name="l00624"></a>00624 <span class="preprocessor">     MAC_PHYCFG2_QUAL_COMP_RT8211)</span>
<a name="l00625"></a>00625 <span class="preprocessor"></span><span class="preprocessor">#define MAC_PHYCFG2_RTL8201E_LED_MODES \</span>
<a name="l00626"></a>00626 <span class="preprocessor">    (MAC_PHYCFG2_EMODE_MASK_RT8201 | \</span>
<a name="l00627"></a>00627 <span class="preprocessor">     MAC_PHYCFG2_EMODE_COMP_RT8201 | \</span>
<a name="l00628"></a>00628 <span class="preprocessor">     MAC_PHYCFG2_FMODE_MASK_RT8201 | \</span>
<a name="l00629"></a>00629 <span class="preprocessor">     MAC_PHYCFG2_FMODE_COMP_RT8201 | \</span>
<a name="l00630"></a>00630 <span class="preprocessor">     MAC_PHYCFG2_GMODE_MASK_RT8201 | \</span>
<a name="l00631"></a>00631 <span class="preprocessor">     MAC_PHYCFG2_GMODE_COMP_RT8201 | \</span>
<a name="l00632"></a>00632 <span class="preprocessor">     MAC_PHYCFG2_ACT_MASK_RT8201 | \</span>
<a name="l00633"></a>00633 <span class="preprocessor">     MAC_PHYCFG2_ACT_COMP_RT8201 | \</span>
<a name="l00634"></a>00634 <span class="preprocessor">     MAC_PHYCFG2_QUAL_MASK_RT8201 | \</span>
<a name="l00635"></a>00635 <span class="preprocessor">     MAC_PHYCFG2_QUAL_COMP_RT8201)</span>
<a name="l00636"></a>00636 <span class="preprocessor"></span><span class="preprocessor">#define MAC_EXT_RGMII_MODE      0x000005a8</span>
<a name="l00637"></a>00637 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_RGMII_MODE_TX_ENABLE    0x00000001</span>
<a name="l00638"></a>00638 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_RGMII_MODE_TX_LOWPWR    0x00000002</span>
<a name="l00639"></a>00639 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_RGMII_MODE_TX_RESET     0x00000004</span>
<a name="l00640"></a>00640 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_RGMII_MODE_RX_INT_B     0x00000100</span>
<a name="l00641"></a>00641 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_RGMII_MODE_RX_QUALITY   0x00000200</span>
<a name="l00642"></a>00642 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_RGMII_MODE_RX_ACTIVITY  0x00000400</span>
<a name="l00643"></a>00643 <span class="preprocessor"></span><span class="preprocessor">#define  MAC_RGMII_MODE_RX_ENG_DET   0x00000800</span>
<a name="l00644"></a>00644 <span class="preprocessor"></span><span class="comment">/* 0x5ac --&gt; 0x5b0 unused */</span>
<a name="l00645"></a>00645 <span class="preprocessor">#define SERDES_RX_CTRL          0x000005b0  </span><span class="comment">/* 5780/5714 only */</span>
<a name="l00646"></a>00646 <span class="preprocessor">#define  SERDES_RX_SIG_DETECT        0x00000400</span>
<a name="l00647"></a>00647 <span class="preprocessor"></span><span class="preprocessor">#define SG_DIG_CTRL         0x000005b0</span>
<a name="l00648"></a>00648 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_USING_HW_AUTONEG     0x80000000</span>
<a name="l00649"></a>00649 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_SOFT_RESET       0x40000000</span>
<a name="l00650"></a>00650 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_DISABLE_LINKRDY      0x20000000</span>
<a name="l00651"></a>00651 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_CRC16_CLEAR_N        0x01000000</span>
<a name="l00652"></a>00652 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_EN10B            0x00800000</span>
<a name="l00653"></a>00653 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_CLEAR_STATUS         0x00400000</span>
<a name="l00654"></a>00654 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_LOCAL_DUPLEX_STATUS  0x00200000</span>
<a name="l00655"></a>00655 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_LOCAL_LINK_STATUS    0x00100000</span>
<a name="l00656"></a>00656 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_SPEED_STATUS_MASK    0x000c0000</span>
<a name="l00657"></a>00657 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_SPEED_STATUS_SHIFT   18</span>
<a name="l00658"></a>00658 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_JUMBO_PACKET_DISABLE     0x00020000</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_RESTART_AUTONEG      0x00010000</span>
<a name="l00660"></a>00660 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_FIBER_MODE       0x00008000</span>
<a name="l00661"></a>00661 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_REMOTE_FAULT_MASK    0x00006000</span>
<a name="l00662"></a>00662 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_PAUSE_MASK       0x00001800</span>
<a name="l00663"></a>00663 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_PAUSE_CAP        0x00000800</span>
<a name="l00664"></a>00664 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_ASYM_PAUSE       0x00001000</span>
<a name="l00665"></a>00665 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_GBIC_ENABLE      0x00000400</span>
<a name="l00666"></a>00666 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_CHECK_END_ENABLE     0x00000200</span>
<a name="l00667"></a>00667 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_SGMII_AUTONEG_TIMER  0x00000100</span>
<a name="l00668"></a>00668 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_CLOCK_PHASE_SELECT   0x00000080</span>
<a name="l00669"></a>00669 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_GMII_INPUT_SELECT    0x00000040</span>
<a name="l00670"></a>00670 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_MRADV_CRC16_SELECT   0x00000020</span>
<a name="l00671"></a>00671 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_COMMA_DETECT_ENABLE  0x00000010</span>
<a name="l00672"></a>00672 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_AUTONEG_TIMER_REDUCE     0x00000008</span>
<a name="l00673"></a>00673 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_AUTONEG_LOW_ENABLE   0x00000004</span>
<a name="l00674"></a>00674 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_REMOTE_LOOPBACK      0x00000002</span>
<a name="l00675"></a>00675 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_LOOPBACK         0x00000001</span>
<a name="l00676"></a>00676 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_COMMON_SETUP (SG_DIG_CRC16_CLEAR_N | \</span>
<a name="l00677"></a>00677 <span class="preprocessor">                  SG_DIG_LOCAL_DUPLEX_STATUS | \</span>
<a name="l00678"></a>00678 <span class="preprocessor">                  SG_DIG_LOCAL_LINK_STATUS | \</span>
<a name="l00679"></a>00679 <span class="preprocessor">                  (0x2 &lt;&lt; SG_DIG_SPEED_STATUS_SHIFT) | \</span>
<a name="l00680"></a>00680 <span class="preprocessor">                  SG_DIG_FIBER_MODE | SG_DIG_GBIC_ENABLE)</span>
<a name="l00681"></a>00681 <span class="preprocessor"></span><span class="preprocessor">#define SG_DIG_STATUS           0x000005b4</span>
<a name="l00682"></a>00682 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_CRC16_BUS_MASK       0xffff0000</span>
<a name="l00683"></a>00683 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_PARTNER_FAULT_MASK   0x00600000 </span><span class="comment">/* If !MRADV_CRC16_SELECT */</span>
<a name="l00684"></a>00684 <span class="preprocessor">#define  SG_DIG_PARTNER_ASYM_PAUSE   0x00100000 </span><span class="comment">/* If !MRADV_CRC16_SELECT */</span>
<a name="l00685"></a>00685 <span class="preprocessor">#define  SG_DIG_PARTNER_PAUSE_CAPABLE    0x00080000 </span><span class="comment">/* If !MRADV_CRC16_SELECT */</span>
<a name="l00686"></a>00686 <span class="preprocessor">#define  SG_DIG_PARTNER_HALF_DUPLEX  0x00040000 </span><span class="comment">/* If !MRADV_CRC16_SELECT */</span>
<a name="l00687"></a>00687 <span class="preprocessor">#define  SG_DIG_PARTNER_FULL_DUPLEX  0x00020000 </span><span class="comment">/* If !MRADV_CRC16_SELECT */</span>
<a name="l00688"></a>00688 <span class="preprocessor">#define  SG_DIG_PARTNER_NEXT_PAGE    0x00010000 </span><span class="comment">/* If !MRADV_CRC16_SELECT */</span>
<a name="l00689"></a>00689 <span class="preprocessor">#define  SG_DIG_AUTONEG_STATE_MASK   0x00000ff0</span>
<a name="l00690"></a>00690 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_COMMA_DETECTOR       0x00000008</span>
<a name="l00691"></a>00691 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_MAC_ACK_STATUS       0x00000004</span>
<a name="l00692"></a>00692 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_AUTONEG_COMPLETE     0x00000002</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span><span class="preprocessor">#define  SG_DIG_AUTONEG_ERROR        0x00000001</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span><span class="comment">/* 0x5b8 --&gt; 0x600 unused */</span>
<a name="l00695"></a>00695 <span class="preprocessor">#define MAC_TX_MAC_STATE_BASE       0x00000600 </span><span class="comment">/* 16 bytes */</span>
<a name="l00696"></a>00696 <span class="preprocessor">#define MAC_RX_MAC_STATE_BASE       0x00000610 </span><span class="comment">/* 20 bytes */</span>
<a name="l00697"></a>00697 <span class="comment">/* 0x624 --&gt; 0x800 unused */</span>
<a name="l00698"></a>00698 <span class="preprocessor">#define MAC_TX_STATS_OCTETS     0x00000800</span>
<a name="l00699"></a>00699 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_RESV1      0x00000804</span>
<a name="l00700"></a>00700 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_COLLISIONS     0x00000808</span>
<a name="l00701"></a>00701 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_XON_SENT       0x0000080c</span>
<a name="l00702"></a>00702 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_XOFF_SENT      0x00000810</span>
<a name="l00703"></a>00703 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_RESV2      0x00000814</span>
<a name="l00704"></a>00704 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_MAC_ERRORS     0x00000818</span>
<a name="l00705"></a>00705 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_SINGLE_COLLISIONS  0x0000081c</span>
<a name="l00706"></a>00706 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_MULT_COLLISIONS    0x00000820</span>
<a name="l00707"></a>00707 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_DEFERRED       0x00000824</span>
<a name="l00708"></a>00708 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_RESV3      0x00000828</span>
<a name="l00709"></a>00709 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_EXCESSIVE_COL  0x0000082c</span>
<a name="l00710"></a>00710 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_LATE_COL       0x00000830</span>
<a name="l00711"></a>00711 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_RESV4_1        0x00000834</span>
<a name="l00712"></a>00712 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_RESV4_2        0x00000838</span>
<a name="l00713"></a>00713 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_RESV4_3        0x0000083c</span>
<a name="l00714"></a>00714 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_RESV4_4        0x00000840</span>
<a name="l00715"></a>00715 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_RESV4_5        0x00000844</span>
<a name="l00716"></a>00716 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_RESV4_6        0x00000848</span>
<a name="l00717"></a>00717 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_RESV4_7        0x0000084c</span>
<a name="l00718"></a>00718 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_RESV4_8        0x00000850</span>
<a name="l00719"></a>00719 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_RESV4_9        0x00000854</span>
<a name="l00720"></a>00720 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_RESV4_10       0x00000858</span>
<a name="l00721"></a>00721 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_RESV4_11       0x0000085c</span>
<a name="l00722"></a>00722 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_RESV4_12       0x00000860</span>
<a name="l00723"></a>00723 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_RESV4_13       0x00000864</span>
<a name="l00724"></a>00724 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_RESV4_14       0x00000868</span>
<a name="l00725"></a>00725 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_UCAST      0x0000086c</span>
<a name="l00726"></a>00726 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_MCAST      0x00000870</span>
<a name="l00727"></a>00727 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_BCAST      0x00000874</span>
<a name="l00728"></a>00728 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_RESV5_1        0x00000878</span>
<a name="l00729"></a>00729 <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STATS_RESV5_2        0x0000087c</span>
<a name="l00730"></a>00730 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_STATS_OCTETS     0x00000880</span>
<a name="l00731"></a>00731 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_STATS_RESV1      0x00000884</span>
<a name="l00732"></a>00732 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_STATS_FRAGMENTS      0x00000888</span>
<a name="l00733"></a>00733 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_STATS_UCAST      0x0000088c</span>
<a name="l00734"></a>00734 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_STATS_MCAST      0x00000890</span>
<a name="l00735"></a>00735 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_STATS_BCAST      0x00000894</span>
<a name="l00736"></a>00736 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_STATS_FCS_ERRORS     0x00000898</span>
<a name="l00737"></a>00737 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_STATS_ALIGN_ERRORS   0x0000089c</span>
<a name="l00738"></a>00738 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_STATS_XON_PAUSE_RECVD    0x000008a0</span>
<a name="l00739"></a>00739 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_STATS_XOFF_PAUSE_RECVD   0x000008a4</span>
<a name="l00740"></a>00740 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_STATS_MAC_CTRL_RECVD 0x000008a8</span>
<a name="l00741"></a>00741 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_STATS_XOFF_ENTERED   0x000008ac</span>
<a name="l00742"></a>00742 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_STATS_FRAME_TOO_LONG 0x000008b0</span>
<a name="l00743"></a>00743 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_STATS_JABBERS        0x000008b4</span>
<a name="l00744"></a>00744 <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_STATS_UNDERSIZE      0x000008b8</span>
<a name="l00745"></a>00745 <span class="preprocessor"></span><span class="comment">/* 0x8bc --&gt; 0xc00 unused */</span>
<a name="l00746"></a>00746 
<a name="l00747"></a>00747 <span class="comment">/* Send data initiator control registers */</span>
<a name="l00748"></a>00748 <span class="preprocessor">#define SNDDATAI_MODE           0x00000c00</span>
<a name="l00749"></a>00749 <span class="preprocessor"></span><span class="preprocessor">#define  SNDDATAI_MODE_RESET         0x00000001</span>
<a name="l00750"></a>00750 <span class="preprocessor"></span><span class="preprocessor">#define  SNDDATAI_MODE_ENABLE        0x00000002</span>
<a name="l00751"></a>00751 <span class="preprocessor"></span><span class="preprocessor">#define  SNDDATAI_MODE_STAT_OFLOW_ENAB   0x00000004</span>
<a name="l00752"></a>00752 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_STATUS         0x00000c04</span>
<a name="l00753"></a>00753 <span class="preprocessor"></span><span class="preprocessor">#define  SNDDATAI_STATUS_STAT_OFLOW  0x00000004</span>
<a name="l00754"></a>00754 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_STATSCTRL      0x00000c08</span>
<a name="l00755"></a>00755 <span class="preprocessor"></span><span class="preprocessor">#define  SNDDATAI_SCTRL_ENABLE       0x00000001</span>
<a name="l00756"></a>00756 <span class="preprocessor"></span><span class="preprocessor">#define  SNDDATAI_SCTRL_FASTUPD      0x00000002</span>
<a name="l00757"></a>00757 <span class="preprocessor"></span><span class="preprocessor">#define  SNDDATAI_SCTRL_CLEAR        0x00000004</span>
<a name="l00758"></a>00758 <span class="preprocessor"></span><span class="preprocessor">#define  SNDDATAI_SCTRL_FLUSH        0x00000008</span>
<a name="l00759"></a>00759 <span class="preprocessor"></span><span class="preprocessor">#define  SNDDATAI_SCTRL_FORCE_ZERO   0x00000010</span>
<a name="l00760"></a>00760 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_STATSENAB      0x00000c0c</span>
<a name="l00761"></a>00761 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_STATSINCMASK       0x00000c10</span>
<a name="l00762"></a>00762 <span class="preprocessor"></span><span class="preprocessor">#define ISO_PKT_TX          0x00000c20</span>
<a name="l00763"></a>00763 <span class="preprocessor"></span><span class="comment">/* 0xc24 --&gt; 0xc80 unused */</span>
<a name="l00764"></a>00764 <span class="preprocessor">#define SNDDATAI_COS_CNT_0      0x00000c80</span>
<a name="l00765"></a>00765 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_COS_CNT_1      0x00000c84</span>
<a name="l00766"></a>00766 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_COS_CNT_2      0x00000c88</span>
<a name="l00767"></a>00767 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_COS_CNT_3      0x00000c8c</span>
<a name="l00768"></a>00768 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_COS_CNT_4      0x00000c90</span>
<a name="l00769"></a>00769 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_COS_CNT_5      0x00000c94</span>
<a name="l00770"></a>00770 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_COS_CNT_6      0x00000c98</span>
<a name="l00771"></a>00771 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_COS_CNT_7      0x00000c9c</span>
<a name="l00772"></a>00772 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_COS_CNT_8      0x00000ca0</span>
<a name="l00773"></a>00773 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_COS_CNT_9      0x00000ca4</span>
<a name="l00774"></a>00774 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_COS_CNT_10     0x00000ca8</span>
<a name="l00775"></a>00775 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_COS_CNT_11     0x00000cac</span>
<a name="l00776"></a>00776 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_COS_CNT_12     0x00000cb0</span>
<a name="l00777"></a>00777 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_COS_CNT_13     0x00000cb4</span>
<a name="l00778"></a>00778 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_COS_CNT_14     0x00000cb8</span>
<a name="l00779"></a>00779 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_COS_CNT_15     0x00000cbc</span>
<a name="l00780"></a>00780 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_DMA_RDQ_FULL_CNT   0x00000cc0</span>
<a name="l00781"></a>00781 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_DMA_PRIO_RDQ_FULL_CNT  0x00000cc4</span>
<a name="l00782"></a>00782 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_SDCQ_FULL_CNT      0x00000cc8</span>
<a name="l00783"></a>00783 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_NICRNG_SSND_PIDX_CNT   0x00000ccc</span>
<a name="l00784"></a>00784 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_STATS_UPDATED_CNT  0x00000cd0</span>
<a name="l00785"></a>00785 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_INTERRUPTS_CNT     0x00000cd4</span>
<a name="l00786"></a>00786 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_AVOID_INTERRUPTS_CNT   0x00000cd8</span>
<a name="l00787"></a>00787 <span class="preprocessor"></span><span class="preprocessor">#define SNDDATAI_SND_THRESH_HIT_CNT 0x00000cdc</span>
<a name="l00788"></a>00788 <span class="preprocessor"></span><span class="comment">/* 0xce0 --&gt; 0x1000 unused */</span>
<a name="l00789"></a>00789 
<a name="l00790"></a>00790 <span class="comment">/* Send data completion control registers */</span>
<a name="l00791"></a>00791 <span class="preprocessor">#define SNDDATAC_MODE           0x00001000</span>
<a name="l00792"></a>00792 <span class="preprocessor"></span><span class="preprocessor">#define  SNDDATAC_MODE_RESET         0x00000001</span>
<a name="l00793"></a>00793 <span class="preprocessor"></span><span class="preprocessor">#define  SNDDATAC_MODE_ENABLE        0x00000002</span>
<a name="l00794"></a>00794 <span class="preprocessor"></span><span class="preprocessor">#define  SNDDATAC_MODE_CDELAY        0x00000010</span>
<a name="l00795"></a>00795 <span class="preprocessor"></span><span class="comment">/* 0x1004 --&gt; 0x1400 unused */</span>
<a name="l00796"></a>00796 
<a name="l00797"></a>00797 <span class="comment">/* Send BD ring selector */</span>
<a name="l00798"></a>00798 <span class="preprocessor">#define SNDBDS_MODE         0x00001400</span>
<a name="l00799"></a>00799 <span class="preprocessor"></span><span class="preprocessor">#define  SNDBDS_MODE_RESET       0x00000001</span>
<a name="l00800"></a>00800 <span class="preprocessor"></span><span class="preprocessor">#define  SNDBDS_MODE_ENABLE      0x00000002</span>
<a name="l00801"></a>00801 <span class="preprocessor"></span><span class="preprocessor">#define  SNDBDS_MODE_ATTN_ENABLE     0x00000004</span>
<a name="l00802"></a>00802 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDS_STATUS           0x00001404</span>
<a name="l00803"></a>00803 <span class="preprocessor"></span><span class="preprocessor">#define  SNDBDS_STATUS_ERROR_ATTN    0x00000004</span>
<a name="l00804"></a>00804 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDS_HWDIAG           0x00001408</span>
<a name="l00805"></a>00805 <span class="preprocessor"></span><span class="comment">/* 0x140c --&gt; 0x1440 */</span>
<a name="l00806"></a>00806 <span class="preprocessor">#define SNDBDS_SEL_CON_IDX_0        0x00001440</span>
<a name="l00807"></a>00807 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDS_SEL_CON_IDX_1        0x00001444</span>
<a name="l00808"></a>00808 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDS_SEL_CON_IDX_2        0x00001448</span>
<a name="l00809"></a>00809 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDS_SEL_CON_IDX_3        0x0000144c</span>
<a name="l00810"></a>00810 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDS_SEL_CON_IDX_4        0x00001450</span>
<a name="l00811"></a>00811 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDS_SEL_CON_IDX_5        0x00001454</span>
<a name="l00812"></a>00812 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDS_SEL_CON_IDX_6        0x00001458</span>
<a name="l00813"></a>00813 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDS_SEL_CON_IDX_7        0x0000145c</span>
<a name="l00814"></a>00814 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDS_SEL_CON_IDX_8        0x00001460</span>
<a name="l00815"></a>00815 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDS_SEL_CON_IDX_9        0x00001464</span>
<a name="l00816"></a>00816 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDS_SEL_CON_IDX_10       0x00001468</span>
<a name="l00817"></a>00817 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDS_SEL_CON_IDX_11       0x0000146c</span>
<a name="l00818"></a>00818 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDS_SEL_CON_IDX_12       0x00001470</span>
<a name="l00819"></a>00819 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDS_SEL_CON_IDX_13       0x00001474</span>
<a name="l00820"></a>00820 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDS_SEL_CON_IDX_14       0x00001478</span>
<a name="l00821"></a>00821 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDS_SEL_CON_IDX_15       0x0000147c</span>
<a name="l00822"></a>00822 <span class="preprocessor"></span><span class="comment">/* 0x1480 --&gt; 0x1800 unused */</span>
<a name="l00823"></a>00823 
<a name="l00824"></a>00824 <span class="comment">/* Send BD initiator control registers */</span>
<a name="l00825"></a>00825 <span class="preprocessor">#define SNDBDI_MODE         0x00001800</span>
<a name="l00826"></a>00826 <span class="preprocessor"></span><span class="preprocessor">#define  SNDBDI_MODE_RESET       0x00000001</span>
<a name="l00827"></a>00827 <span class="preprocessor"></span><span class="preprocessor">#define  SNDBDI_MODE_ENABLE      0x00000002</span>
<a name="l00828"></a>00828 <span class="preprocessor"></span><span class="preprocessor">#define  SNDBDI_MODE_ATTN_ENABLE     0x00000004</span>
<a name="l00829"></a>00829 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDI_STATUS           0x00001804</span>
<a name="l00830"></a>00830 <span class="preprocessor"></span><span class="preprocessor">#define  SNDBDI_STATUS_ERROR_ATTN    0x00000004</span>
<a name="l00831"></a>00831 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDI_IN_PROD_IDX_0        0x00001808</span>
<a name="l00832"></a>00832 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDI_IN_PROD_IDX_1        0x0000180c</span>
<a name="l00833"></a>00833 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDI_IN_PROD_IDX_2        0x00001810</span>
<a name="l00834"></a>00834 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDI_IN_PROD_IDX_3        0x00001814</span>
<a name="l00835"></a>00835 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDI_IN_PROD_IDX_4        0x00001818</span>
<a name="l00836"></a>00836 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDI_IN_PROD_IDX_5        0x0000181c</span>
<a name="l00837"></a>00837 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDI_IN_PROD_IDX_6        0x00001820</span>
<a name="l00838"></a>00838 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDI_IN_PROD_IDX_7        0x00001824</span>
<a name="l00839"></a>00839 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDI_IN_PROD_IDX_8        0x00001828</span>
<a name="l00840"></a>00840 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDI_IN_PROD_IDX_9        0x0000182c</span>
<a name="l00841"></a>00841 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDI_IN_PROD_IDX_10       0x00001830</span>
<a name="l00842"></a>00842 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDI_IN_PROD_IDX_11       0x00001834</span>
<a name="l00843"></a>00843 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDI_IN_PROD_IDX_12       0x00001838</span>
<a name="l00844"></a>00844 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDI_IN_PROD_IDX_13       0x0000183c</span>
<a name="l00845"></a>00845 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDI_IN_PROD_IDX_14       0x00001840</span>
<a name="l00846"></a>00846 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDI_IN_PROD_IDX_15       0x00001844</span>
<a name="l00847"></a>00847 <span class="preprocessor"></span><span class="comment">/* 0x1848 --&gt; 0x1c00 unused */</span>
<a name="l00848"></a>00848 
<a name="l00849"></a>00849 <span class="comment">/* Send BD completion control registers */</span>
<a name="l00850"></a>00850 <span class="preprocessor">#define SNDBDC_MODE         0x00001c00</span>
<a name="l00851"></a>00851 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDC_MODE_RESET        0x00000001</span>
<a name="l00852"></a>00852 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDC_MODE_ENABLE       0x00000002</span>
<a name="l00853"></a>00853 <span class="preprocessor"></span><span class="preprocessor">#define SNDBDC_MODE_ATTN_ENABLE      0x00000004</span>
<a name="l00854"></a>00854 <span class="preprocessor"></span><span class="comment">/* 0x1c04 --&gt; 0x2000 unused */</span>
<a name="l00855"></a>00855 
<a name="l00856"></a>00856 <span class="comment">/* Receive list placement control registers */</span>
<a name="l00857"></a>00857 <span class="preprocessor">#define RCVLPC_MODE         0x00002000</span>
<a name="l00858"></a>00858 <span class="preprocessor"></span><span class="preprocessor">#define  RCVLPC_MODE_RESET       0x00000001</span>
<a name="l00859"></a>00859 <span class="preprocessor"></span><span class="preprocessor">#define  RCVLPC_MODE_ENABLE      0x00000002</span>
<a name="l00860"></a>00860 <span class="preprocessor"></span><span class="preprocessor">#define  RCVLPC_MODE_CLASS0_ATTN_ENAB    0x00000004</span>
<a name="l00861"></a>00861 <span class="preprocessor"></span><span class="preprocessor">#define  RCVLPC_MODE_MAPOOR_AATTN_ENAB   0x00000008</span>
<a name="l00862"></a>00862 <span class="preprocessor"></span><span class="preprocessor">#define  RCVLPC_MODE_STAT_OFLOW_ENAB     0x00000010</span>
<a name="l00863"></a>00863 <span class="preprocessor"></span><span class="preprocessor">#define RCVLPC_STATUS           0x00002004</span>
<a name="l00864"></a>00864 <span class="preprocessor"></span><span class="preprocessor">#define  RCVLPC_STATUS_CLASS0        0x00000004</span>
<a name="l00865"></a>00865 <span class="preprocessor"></span><span class="preprocessor">#define  RCVLPC_STATUS_MAPOOR        0x00000008</span>
<a name="l00866"></a>00866 <span class="preprocessor"></span><span class="preprocessor">#define  RCVLPC_STATUS_STAT_OFLOW    0x00000010</span>
<a name="l00867"></a>00867 <span class="preprocessor"></span><span class="preprocessor">#define RCVLPC_LOCK         0x00002008</span>
<a name="l00868"></a>00868 <span class="preprocessor"></span><span class="preprocessor">#define  RCVLPC_LOCK_REQ_MASK        0x0000ffff</span>
<a name="l00869"></a>00869 <span class="preprocessor"></span><span class="preprocessor">#define  RCVLPC_LOCK_REQ_SHIFT       0</span>
<a name="l00870"></a>00870 <span class="preprocessor"></span><span class="preprocessor">#define  RCVLPC_LOCK_GRANT_MASK      0xffff0000</span>
<a name="l00871"></a>00871 <span class="preprocessor"></span><span class="preprocessor">#define  RCVLPC_LOCK_GRANT_SHIFT     16</span>
<a name="l00872"></a>00872 <span class="preprocessor"></span><span class="preprocessor">#define RCVLPC_NON_EMPTY_BITS       0x0000200c</span>
<a name="l00873"></a>00873 <span class="preprocessor"></span><span class="preprocessor">#define  RCVLPC_NON_EMPTY_BITS_MASK  0x0000ffff</span>
<a name="l00874"></a>00874 <span class="preprocessor"></span><span class="preprocessor">#define RCVLPC_CONFIG           0x00002010</span>
<a name="l00875"></a>00875 <span class="preprocessor"></span><span class="preprocessor">#define RCVLPC_STATSCTRL        0x00002014</span>
<a name="l00876"></a>00876 <span class="preprocessor"></span><span class="preprocessor">#define  RCVLPC_STATSCTRL_ENABLE     0x00000001</span>
<a name="l00877"></a>00877 <span class="preprocessor"></span><span class="preprocessor">#define  RCVLPC_STATSCTRL_FASTUPD    0x00000002</span>
<a name="l00878"></a>00878 <span class="preprocessor"></span><span class="preprocessor">#define RCVLPC_STATS_ENABLE     0x00002018</span>
<a name="l00879"></a>00879 <span class="preprocessor"></span><span class="preprocessor">#define  RCVLPC_STATSENAB_ASF_FIX    0x00000002</span>
<a name="l00880"></a>00880 <span class="preprocessor"></span><span class="preprocessor">#define  RCVLPC_STATSENAB_DACK_FIX   0x00040000</span>
<a name="l00881"></a>00881 <span class="preprocessor"></span><span class="preprocessor">#define  RCVLPC_STATSENAB_LNGBRST_RFIX   0x00400000</span>
<a name="l00882"></a>00882 <span class="preprocessor"></span><span class="preprocessor">#define RCVLPC_STATS_INCMASK        0x0000201c</span>
<a name="l00883"></a>00883 <span class="preprocessor"></span><span class="comment">/* 0x2020 --&gt; 0x2100 unused */</span>
<a name="l00884"></a>00884 <span class="preprocessor">#define RCVLPC_SELLST_BASE      0x00002100 </span><span class="comment">/* 16 16-byte entries */</span>
<a name="l00885"></a>00885 <span class="preprocessor">#define  SELLST_TAIL            0x00000004</span>
<a name="l00886"></a>00886 <span class="preprocessor"></span><span class="preprocessor">#define  SELLST_CONT            0x00000008</span>
<a name="l00887"></a>00887 <span class="preprocessor"></span><span class="preprocessor">#define  SELLST_UNUSED          0x0000000c</span>
<a name="l00888"></a>00888 <span class="preprocessor"></span><span class="preprocessor">#define RCVLPC_COS_CNTL_BASE        0x00002200 </span><span class="comment">/* 16 4-byte entries */</span>
<a name="l00889"></a>00889 <span class="preprocessor">#define RCVLPC_DROP_FILTER_CNT      0x00002240</span>
<a name="l00890"></a>00890 <span class="preprocessor"></span><span class="preprocessor">#define RCVLPC_DMA_WQ_FULL_CNT      0x00002244</span>
<a name="l00891"></a>00891 <span class="preprocessor"></span><span class="preprocessor">#define RCVLPC_DMA_HIPRIO_WQ_FULL_CNT   0x00002248</span>
<a name="l00892"></a>00892 <span class="preprocessor"></span><span class="preprocessor">#define RCVLPC_NO_RCV_BD_CNT        0x0000224c</span>
<a name="l00893"></a>00893 <span class="preprocessor"></span><span class="preprocessor">#define RCVLPC_IN_DISCARDS_CNT      0x00002250</span>
<a name="l00894"></a>00894 <span class="preprocessor"></span><span class="preprocessor">#define RCVLPC_IN_ERRORS_CNT        0x00002254</span>
<a name="l00895"></a>00895 <span class="preprocessor"></span><span class="preprocessor">#define RCVLPC_RCV_THRESH_HIT_CNT   0x00002258</span>
<a name="l00896"></a>00896 <span class="preprocessor"></span><span class="comment">/* 0x225c --&gt; 0x2400 unused */</span>
<a name="l00897"></a>00897 
<a name="l00898"></a>00898 <span class="comment">/* Receive Data and Receive BD Initiator Control */</span>
<a name="l00899"></a>00899 <span class="preprocessor">#define RCVDBDI_MODE            0x00002400</span>
<a name="l00900"></a>00900 <span class="preprocessor"></span><span class="preprocessor">#define  RCVDBDI_MODE_RESET      0x00000001</span>
<a name="l00901"></a>00901 <span class="preprocessor"></span><span class="preprocessor">#define  RCVDBDI_MODE_ENABLE         0x00000002</span>
<a name="l00902"></a>00902 <span class="preprocessor"></span><span class="preprocessor">#define  RCVDBDI_MODE_JUMBOBD_NEEDED     0x00000004</span>
<a name="l00903"></a>00903 <span class="preprocessor"></span><span class="preprocessor">#define  RCVDBDI_MODE_FRM_TOO_BIG    0x00000008</span>
<a name="l00904"></a>00904 <span class="preprocessor"></span><span class="preprocessor">#define  RCVDBDI_MODE_INV_RING_SZ    0x00000010</span>
<a name="l00905"></a>00905 <span class="preprocessor"></span><span class="preprocessor">#define RCVDBDI_STATUS          0x00002404</span>
<a name="l00906"></a>00906 <span class="preprocessor"></span><span class="preprocessor">#define  RCVDBDI_STATUS_JUMBOBD_NEEDED   0x00000004</span>
<a name="l00907"></a>00907 <span class="preprocessor"></span><span class="preprocessor">#define  RCVDBDI_STATUS_FRM_TOO_BIG  0x00000008</span>
<a name="l00908"></a>00908 <span class="preprocessor"></span><span class="preprocessor">#define  RCVDBDI_STATUS_INV_RING_SZ  0x00000010</span>
<a name="l00909"></a>00909 <span class="preprocessor"></span><span class="preprocessor">#define RCVDBDI_SPLIT_FRAME_MINSZ   0x00002408</span>
<a name="l00910"></a>00910 <span class="preprocessor"></span><span class="comment">/* 0x240c --&gt; 0x2440 unused */</span>
<a name="l00911"></a>00911 <span class="preprocessor">#define RCVDBDI_JUMBO_BD        0x00002440 </span><span class="comment">/* TG3_BDINFO_... */</span>
<a name="l00912"></a>00912 <span class="preprocessor">#define RCVDBDI_STD_BD          0x00002450 </span><span class="comment">/* TG3_BDINFO_... */</span>
<a name="l00913"></a>00913 <span class="preprocessor">#define RCVDBDI_MINI_BD         0x00002460 </span><span class="comment">/* TG3_BDINFO_... */</span>
<a name="l00914"></a>00914 <span class="preprocessor">#define RCVDBDI_JUMBO_CON_IDX       0x00002470</span>
<a name="l00915"></a>00915 <span class="preprocessor"></span><span class="preprocessor">#define RCVDBDI_STD_CON_IDX     0x00002474</span>
<a name="l00916"></a>00916 <span class="preprocessor"></span><span class="preprocessor">#define RCVDBDI_MINI_CON_IDX        0x00002478</span>
<a name="l00917"></a>00917 <span class="preprocessor"></span><span class="comment">/* 0x247c --&gt; 0x2480 unused */</span>
<a name="l00918"></a>00918 <span class="preprocessor">#define RCVDBDI_BD_PROD_IDX_0       0x00002480</span>
<a name="l00919"></a>00919 <span class="preprocessor"></span><span class="preprocessor">#define RCVDBDI_BD_PROD_IDX_1       0x00002484</span>
<a name="l00920"></a>00920 <span class="preprocessor"></span><span class="preprocessor">#define RCVDBDI_BD_PROD_IDX_2       0x00002488</span>
<a name="l00921"></a>00921 <span class="preprocessor"></span><span class="preprocessor">#define RCVDBDI_BD_PROD_IDX_3       0x0000248c</span>
<a name="l00922"></a>00922 <span class="preprocessor"></span><span class="preprocessor">#define RCVDBDI_BD_PROD_IDX_4       0x00002490</span>
<a name="l00923"></a>00923 <span class="preprocessor"></span><span class="preprocessor">#define RCVDBDI_BD_PROD_IDX_5       0x00002494</span>
<a name="l00924"></a>00924 <span class="preprocessor"></span><span class="preprocessor">#define RCVDBDI_BD_PROD_IDX_6       0x00002498</span>
<a name="l00925"></a>00925 <span class="preprocessor"></span><span class="preprocessor">#define RCVDBDI_BD_PROD_IDX_7       0x0000249c</span>
<a name="l00926"></a>00926 <span class="preprocessor"></span><span class="preprocessor">#define RCVDBDI_BD_PROD_IDX_8       0x000024a0</span>
<a name="l00927"></a>00927 <span class="preprocessor"></span><span class="preprocessor">#define RCVDBDI_BD_PROD_IDX_9       0x000024a4</span>
<a name="l00928"></a>00928 <span class="preprocessor"></span><span class="preprocessor">#define RCVDBDI_BD_PROD_IDX_10      0x000024a8</span>
<a name="l00929"></a>00929 <span class="preprocessor"></span><span class="preprocessor">#define RCVDBDI_BD_PROD_IDX_11      0x000024ac</span>
<a name="l00930"></a>00930 <span class="preprocessor"></span><span class="preprocessor">#define RCVDBDI_BD_PROD_IDX_12      0x000024b0</span>
<a name="l00931"></a>00931 <span class="preprocessor"></span><span class="preprocessor">#define RCVDBDI_BD_PROD_IDX_13      0x000024b4</span>
<a name="l00932"></a>00932 <span class="preprocessor"></span><span class="preprocessor">#define RCVDBDI_BD_PROD_IDX_14      0x000024b8</span>
<a name="l00933"></a>00933 <span class="preprocessor"></span><span class="preprocessor">#define RCVDBDI_BD_PROD_IDX_15      0x000024bc</span>
<a name="l00934"></a>00934 <span class="preprocessor"></span><span class="preprocessor">#define RCVDBDI_HWDIAG          0x000024c0</span>
<a name="l00935"></a>00935 <span class="preprocessor"></span><span class="comment">/* 0x24c4 --&gt; 0x2800 unused */</span>
<a name="l00936"></a>00936 
<a name="l00937"></a>00937 <span class="comment">/* Receive Data Completion Control */</span>
<a name="l00938"></a>00938 <span class="preprocessor">#define RCVDCC_MODE         0x00002800</span>
<a name="l00939"></a>00939 <span class="preprocessor"></span><span class="preprocessor">#define  RCVDCC_MODE_RESET       0x00000001</span>
<a name="l00940"></a>00940 <span class="preprocessor"></span><span class="preprocessor">#define  RCVDCC_MODE_ENABLE      0x00000002</span>
<a name="l00941"></a>00941 <span class="preprocessor"></span><span class="preprocessor">#define  RCVDCC_MODE_ATTN_ENABLE     0x00000004</span>
<a name="l00942"></a>00942 <span class="preprocessor"></span><span class="comment">/* 0x2804 --&gt; 0x2c00 unused */</span>
<a name="l00943"></a>00943 
<a name="l00944"></a>00944 <span class="comment">/* Receive BD Initiator Control Registers */</span>
<a name="l00945"></a>00945 <span class="preprocessor">#define RCVBDI_MODE         0x00002c00</span>
<a name="l00946"></a>00946 <span class="preprocessor"></span><span class="preprocessor">#define  RCVBDI_MODE_RESET       0x00000001</span>
<a name="l00947"></a>00947 <span class="preprocessor"></span><span class="preprocessor">#define  RCVBDI_MODE_ENABLE      0x00000002</span>
<a name="l00948"></a>00948 <span class="preprocessor"></span><span class="preprocessor">#define  RCVBDI_MODE_RCB_ATTN_ENAB   0x00000004</span>
<a name="l00949"></a>00949 <span class="preprocessor"></span><span class="preprocessor">#define RCVBDI_STATUS           0x00002c04</span>
<a name="l00950"></a>00950 <span class="preprocessor"></span><span class="preprocessor">#define  RCVBDI_STATUS_RCB_ATTN      0x00000004</span>
<a name="l00951"></a>00951 <span class="preprocessor"></span><span class="preprocessor">#define RCVBDI_JUMBO_PROD_IDX       0x00002c08</span>
<a name="l00952"></a>00952 <span class="preprocessor"></span><span class="preprocessor">#define RCVBDI_STD_PROD_IDX     0x00002c0c</span>
<a name="l00953"></a>00953 <span class="preprocessor"></span><span class="preprocessor">#define RCVBDI_MINI_PROD_IDX        0x00002c10</span>
<a name="l00954"></a>00954 <span class="preprocessor"></span><span class="preprocessor">#define RCVBDI_MINI_THRESH      0x00002c14</span>
<a name="l00955"></a>00955 <span class="preprocessor"></span><span class="preprocessor">#define RCVBDI_STD_THRESH       0x00002c18</span>
<a name="l00956"></a>00956 <span class="preprocessor"></span><span class="preprocessor">#define RCVBDI_JUMBO_THRESH     0x00002c1c</span>
<a name="l00957"></a>00957 <span class="preprocessor"></span><span class="comment">/* 0x2c20 --&gt; 0x3000 unused */</span>
<a name="l00958"></a>00958 
<a name="l00959"></a>00959 <span class="comment">/* Receive BD Completion Control Registers */</span>
<a name="l00960"></a>00960 <span class="preprocessor">#define RCVCC_MODE          0x00003000</span>
<a name="l00961"></a>00961 <span class="preprocessor"></span><span class="preprocessor">#define  RCVCC_MODE_RESET        0x00000001</span>
<a name="l00962"></a>00962 <span class="preprocessor"></span><span class="preprocessor">#define  RCVCC_MODE_ENABLE       0x00000002</span>
<a name="l00963"></a>00963 <span class="preprocessor"></span><span class="preprocessor">#define  RCVCC_MODE_ATTN_ENABLE      0x00000004</span>
<a name="l00964"></a>00964 <span class="preprocessor"></span><span class="preprocessor">#define RCVCC_STATUS            0x00003004</span>
<a name="l00965"></a>00965 <span class="preprocessor"></span><span class="preprocessor">#define  RCVCC_STATUS_ERROR_ATTN     0x00000004</span>
<a name="l00966"></a>00966 <span class="preprocessor"></span><span class="preprocessor">#define RCVCC_JUMP_PROD_IDX     0x00003008</span>
<a name="l00967"></a>00967 <span class="preprocessor"></span><span class="preprocessor">#define RCVCC_STD_PROD_IDX      0x0000300c</span>
<a name="l00968"></a>00968 <span class="preprocessor"></span><span class="preprocessor">#define RCVCC_MINI_PROD_IDX     0x00003010</span>
<a name="l00969"></a>00969 <span class="preprocessor"></span><span class="comment">/* 0x3014 --&gt; 0x3400 unused */</span>
<a name="l00970"></a>00970 
<a name="l00971"></a>00971 <span class="comment">/* Receive list selector control registers */</span>
<a name="l00972"></a>00972 <span class="preprocessor">#define RCVLSC_MODE         0x00003400</span>
<a name="l00973"></a>00973 <span class="preprocessor"></span><span class="preprocessor">#define  RCVLSC_MODE_RESET       0x00000001</span>
<a name="l00974"></a>00974 <span class="preprocessor"></span><span class="preprocessor">#define  RCVLSC_MODE_ENABLE      0x00000002</span>
<a name="l00975"></a>00975 <span class="preprocessor"></span><span class="preprocessor">#define  RCVLSC_MODE_ATTN_ENABLE     0x00000004</span>
<a name="l00976"></a>00976 <span class="preprocessor"></span><span class="preprocessor">#define RCVLSC_STATUS           0x00003404</span>
<a name="l00977"></a>00977 <span class="preprocessor"></span><span class="preprocessor">#define  RCVLSC_STATUS_ERROR_ATTN    0x00000004</span>
<a name="l00978"></a>00978 <span class="preprocessor"></span><span class="comment">/* 0x3408 --&gt; 0x3600 unused */</span>
<a name="l00979"></a>00979 
<a name="l00980"></a>00980 <span class="comment">/* CPMU registers */</span>
<a name="l00981"></a>00981 <span class="preprocessor">#define TG3_CPMU_CTRL           0x00003600</span>
<a name="l00982"></a>00982 <span class="preprocessor"></span><span class="preprocessor">#define  CPMU_CTRL_LINK_IDLE_MODE    0x00000200</span>
<a name="l00983"></a>00983 <span class="preprocessor"></span><span class="preprocessor">#define  CPMU_CTRL_LINK_AWARE_MODE   0x00000400</span>
<a name="l00984"></a>00984 <span class="preprocessor"></span><span class="preprocessor">#define  CPMU_CTRL_LINK_SPEED_MODE   0x00004000</span>
<a name="l00985"></a>00985 <span class="preprocessor"></span><span class="preprocessor">#define  CPMU_CTRL_GPHY_10MB_RXONLY  0x00010000</span>
<a name="l00986"></a>00986 <span class="preprocessor"></span><span class="preprocessor">#define TG3_CPMU_LSPD_10MB_CLK      0x00003604</span>
<a name="l00987"></a>00987 <span class="preprocessor"></span><span class="preprocessor">#define  CPMU_LSPD_10MB_MACCLK_MASK  0x001f0000</span>
<a name="l00988"></a>00988 <span class="preprocessor"></span><span class="preprocessor">#define  CPMU_LSPD_10MB_MACCLK_6_25  0x00130000</span>
<a name="l00989"></a>00989 <span class="preprocessor"></span><span class="comment">/* 0x3608 --&gt; 0x360c unused */</span>
<a name="l00990"></a>00990 
<a name="l00991"></a>00991 <span class="preprocessor">#define TG3_CPMU_LSPD_1000MB_CLK    0x0000360c</span>
<a name="l00992"></a>00992 <span class="preprocessor"></span><span class="preprocessor">#define  CPMU_LSPD_1000MB_MACCLK_62_5    0x00000000</span>
<a name="l00993"></a>00993 <span class="preprocessor"></span><span class="preprocessor">#define  CPMU_LSPD_1000MB_MACCLK_12_5    0x00110000</span>
<a name="l00994"></a>00994 <span class="preprocessor"></span><span class="preprocessor">#define  CPMU_LSPD_1000MB_MACCLK_MASK    0x001f0000</span>
<a name="l00995"></a>00995 <span class="preprocessor"></span><span class="preprocessor">#define TG3_CPMU_LNK_AWARE_PWRMD    0x00003610</span>
<a name="l00996"></a>00996 <span class="preprocessor"></span><span class="preprocessor">#define  CPMU_LNK_AWARE_MACCLK_MASK  0x001f0000</span>
<a name="l00997"></a>00997 <span class="preprocessor"></span><span class="preprocessor">#define  CPMU_LNK_AWARE_MACCLK_6_25  0x00130000</span>
<a name="l00998"></a>00998 <span class="preprocessor"></span><span class="comment">/* 0x3614 --&gt; 0x361c unused */</span>
<a name="l00999"></a>00999 
<a name="l01000"></a>01000 <span class="preprocessor">#define TG3_CPMU_HST_ACC        0x0000361c</span>
<a name="l01001"></a>01001 <span class="preprocessor"></span><span class="preprocessor">#define  CPMU_HST_ACC_MACCLK_MASK    0x001f0000</span>
<a name="l01002"></a>01002 <span class="preprocessor"></span><span class="preprocessor">#define  CPMU_HST_ACC_MACCLK_6_25    0x00130000</span>
<a name="l01003"></a>01003 <span class="preprocessor"></span><span class="comment">/* 0x3620 --&gt; 0x3630 unused */</span>
<a name="l01004"></a>01004 
<a name="l01005"></a>01005 <span class="preprocessor">#define TG3_CPMU_CLCK_STAT      0x00003630</span>
<a name="l01006"></a>01006 <span class="preprocessor"></span><span class="preprocessor">#define  CPMU_CLCK_STAT_MAC_CLCK_MASK    0x001f0000</span>
<a name="l01007"></a>01007 <span class="preprocessor"></span><span class="preprocessor">#define  CPMU_CLCK_STAT_MAC_CLCK_62_5    0x00000000</span>
<a name="l01008"></a>01008 <span class="preprocessor"></span><span class="preprocessor">#define  CPMU_CLCK_STAT_MAC_CLCK_12_5    0x00110000</span>
<a name="l01009"></a>01009 <span class="preprocessor"></span><span class="preprocessor">#define  CPMU_CLCK_STAT_MAC_CLCK_6_25    0x00130000</span>
<a name="l01010"></a>01010 <span class="preprocessor"></span><span class="comment">/* 0x3634 --&gt; 0x365c unused */</span>
<a name="l01011"></a>01011 
<a name="l01012"></a>01012 <span class="preprocessor">#define TG3_CPMU_MUTEX_REQ      0x0000365c</span>
<a name="l01013"></a>01013 <span class="preprocessor"></span><span class="preprocessor">#define  CPMU_MUTEX_REQ_DRIVER       0x00001000</span>
<a name="l01014"></a>01014 <span class="preprocessor"></span><span class="preprocessor">#define TG3_CPMU_MUTEX_GNT      0x00003660</span>
<a name="l01015"></a>01015 <span class="preprocessor"></span><span class="preprocessor">#define  CPMU_MUTEX_GNT_DRIVER       0x00001000</span>
<a name="l01016"></a>01016 <span class="preprocessor"></span><span class="comment">/* 0x3664 --&gt; 0x3800 unused */</span>
<a name="l01017"></a>01017 
<a name="l01018"></a>01018 <span class="comment">/* Mbuf cluster free registers */</span>
<a name="l01019"></a>01019 <span class="preprocessor">#define MBFREE_MODE         0x00003800</span>
<a name="l01020"></a>01020 <span class="preprocessor"></span><span class="preprocessor">#define  MBFREE_MODE_RESET       0x00000001</span>
<a name="l01021"></a>01021 <span class="preprocessor"></span><span class="preprocessor">#define  MBFREE_MODE_ENABLE      0x00000002</span>
<a name="l01022"></a>01022 <span class="preprocessor"></span><span class="preprocessor">#define MBFREE_STATUS           0x00003804</span>
<a name="l01023"></a>01023 <span class="preprocessor"></span><span class="comment">/* 0x3808 --&gt; 0x3c00 unused */</span>
<a name="l01024"></a>01024 
<a name="l01025"></a>01025 <span class="comment">/* Host coalescing control registers */</span>
<a name="l01026"></a>01026 <span class="preprocessor">#define HOSTCC_MODE         0x00003c00</span>
<a name="l01027"></a>01027 <span class="preprocessor"></span><span class="preprocessor">#define  HOSTCC_MODE_RESET       0x00000001</span>
<a name="l01028"></a>01028 <span class="preprocessor"></span><span class="preprocessor">#define  HOSTCC_MODE_ENABLE      0x00000002</span>
<a name="l01029"></a>01029 <span class="preprocessor"></span><span class="preprocessor">#define  HOSTCC_MODE_ATTN        0x00000004</span>
<a name="l01030"></a>01030 <span class="preprocessor"></span><span class="preprocessor">#define  HOSTCC_MODE_NOW         0x00000008</span>
<a name="l01031"></a>01031 <span class="preprocessor"></span><span class="preprocessor">#define  HOSTCC_MODE_FULL_STATUS     0x00000000</span>
<a name="l01032"></a>01032 <span class="preprocessor"></span><span class="preprocessor">#define  HOSTCC_MODE_64BYTE      0x00000080</span>
<a name="l01033"></a>01033 <span class="preprocessor"></span><span class="preprocessor">#define  HOSTCC_MODE_32BYTE      0x00000100</span>
<a name="l01034"></a>01034 <span class="preprocessor"></span><span class="preprocessor">#define  HOSTCC_MODE_CLRTICK_RXBD    0x00000200</span>
<a name="l01035"></a>01035 <span class="preprocessor"></span><span class="preprocessor">#define  HOSTCC_MODE_CLRTICK_TXBD    0x00000400</span>
<a name="l01036"></a>01036 <span class="preprocessor"></span><span class="preprocessor">#define  HOSTCC_MODE_NOINT_ON_NOW    0x00000800</span>
<a name="l01037"></a>01037 <span class="preprocessor"></span><span class="preprocessor">#define  HOSTCC_MODE_NOINT_ON_FORCE  0x00001000</span>
<a name="l01038"></a>01038 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_STATUS           0x00003c04</span>
<a name="l01039"></a>01039 <span class="preprocessor"></span><span class="preprocessor">#define  HOSTCC_STATUS_ERROR_ATTN    0x00000004</span>
<a name="l01040"></a>01040 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_RXCOL_TICKS      0x00003c08</span>
<a name="l01041"></a>01041 <span class="preprocessor"></span><span class="preprocessor">#define  LOW_RXCOL_TICKS         0x00000032</span>
<a name="l01042"></a>01042 <span class="preprocessor"></span><span class="preprocessor">#define  LOW_RXCOL_TICKS_CLRTCKS     0x00000014</span>
<a name="l01043"></a>01043 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_RXCOL_TICKS         0x00000048</span>
<a name="l01044"></a>01044 <span class="preprocessor"></span><span class="preprocessor">#define  HIGH_RXCOL_TICKS        0x00000096</span>
<a name="l01045"></a>01045 <span class="preprocessor"></span><span class="preprocessor">#define  MAX_RXCOL_TICKS         0x000003ff</span>
<a name="l01046"></a>01046 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_TXCOL_TICKS      0x00003c0c</span>
<a name="l01047"></a>01047 <span class="preprocessor"></span><span class="preprocessor">#define  LOW_TXCOL_TICKS         0x00000096</span>
<a name="l01048"></a>01048 <span class="preprocessor"></span><span class="preprocessor">#define  LOW_TXCOL_TICKS_CLRTCKS     0x00000048</span>
<a name="l01049"></a>01049 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_TXCOL_TICKS         0x0000012c</span>
<a name="l01050"></a>01050 <span class="preprocessor"></span><span class="preprocessor">#define  HIGH_TXCOL_TICKS        0x00000145</span>
<a name="l01051"></a>01051 <span class="preprocessor"></span><span class="preprocessor">#define  MAX_TXCOL_TICKS         0x000003ff</span>
<a name="l01052"></a>01052 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_RXMAX_FRAMES     0x00003c10</span>
<a name="l01053"></a>01053 <span class="preprocessor"></span><span class="preprocessor">#define  LOW_RXMAX_FRAMES        0x00000005</span>
<a name="l01054"></a>01054 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_RXMAX_FRAMES        0x00000008</span>
<a name="l01055"></a>01055 <span class="preprocessor"></span><span class="preprocessor">#define  HIGH_RXMAX_FRAMES       0x00000012</span>
<a name="l01056"></a>01056 <span class="preprocessor"></span><span class="preprocessor">#define  MAX_RXMAX_FRAMES        0x000000ff</span>
<a name="l01057"></a>01057 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_TXMAX_FRAMES     0x00003c14</span>
<a name="l01058"></a>01058 <span class="preprocessor"></span><span class="preprocessor">#define  LOW_TXMAX_FRAMES        0x00000035</span>
<a name="l01059"></a>01059 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_TXMAX_FRAMES        0x0000004b</span>
<a name="l01060"></a>01060 <span class="preprocessor"></span><span class="preprocessor">#define  HIGH_TXMAX_FRAMES       0x00000052</span>
<a name="l01061"></a>01061 <span class="preprocessor"></span><span class="preprocessor">#define  MAX_TXMAX_FRAMES        0x000000ff</span>
<a name="l01062"></a>01062 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_RXCOAL_TICK_INT      0x00003c18</span>
<a name="l01063"></a>01063 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_RXCOAL_TICK_INT     0x00000019</span>
<a name="l01064"></a>01064 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_RXCOAL_TICK_INT_CLRTCKS 0x00000014</span>
<a name="l01065"></a>01065 <span class="preprocessor"></span><span class="preprocessor">#define  MAX_RXCOAL_TICK_INT         0x000003ff</span>
<a name="l01066"></a>01066 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_TXCOAL_TICK_INT      0x00003c1c</span>
<a name="l01067"></a>01067 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_TXCOAL_TICK_INT     0x00000019</span>
<a name="l01068"></a>01068 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_TXCOAL_TICK_INT_CLRTCKS 0x00000014</span>
<a name="l01069"></a>01069 <span class="preprocessor"></span><span class="preprocessor">#define  MAX_TXCOAL_TICK_INT         0x000003ff</span>
<a name="l01070"></a>01070 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_RXCOAL_MAXF_INT      0x00003c20</span>
<a name="l01071"></a>01071 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_RXCOAL_MAXF_INT     0x00000005</span>
<a name="l01072"></a>01072 <span class="preprocessor"></span><span class="preprocessor">#define  MAX_RXCOAL_MAXF_INT         0x000000ff</span>
<a name="l01073"></a>01073 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_TXCOAL_MAXF_INT      0x00003c24</span>
<a name="l01074"></a>01074 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_TXCOAL_MAXF_INT     0x00000005</span>
<a name="l01075"></a>01075 <span class="preprocessor"></span><span class="preprocessor">#define  MAX_TXCOAL_MAXF_INT         0x000000ff</span>
<a name="l01076"></a>01076 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_STAT_COAL_TICKS      0x00003c28</span>
<a name="l01077"></a>01077 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_STAT_COAL_TICKS     0x000f4240</span>
<a name="l01078"></a>01078 <span class="preprocessor"></span><span class="preprocessor">#define  MAX_STAT_COAL_TICKS         0xd693d400</span>
<a name="l01079"></a>01079 <span class="preprocessor"></span><span class="preprocessor">#define  MIN_STAT_COAL_TICKS         0x00000064</span>
<a name="l01080"></a>01080 <span class="preprocessor"></span><span class="comment">/* 0x3c2c --&gt; 0x3c30 unused */</span>
<a name="l01081"></a>01081 <span class="preprocessor">#define HOSTCC_STATS_BLK_HOST_ADDR  0x00003c30 </span><span class="comment">/* 64-bit */</span>
<a name="l01082"></a>01082 <span class="preprocessor">#define HOSTCC_STATUS_BLK_HOST_ADDR 0x00003c38 </span><span class="comment">/* 64-bit */</span>
<a name="l01083"></a>01083 <span class="preprocessor">#define HOSTCC_STATS_BLK_NIC_ADDR   0x00003c40</span>
<a name="l01084"></a>01084 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_STATUS_BLK_NIC_ADDR  0x00003c44</span>
<a name="l01085"></a>01085 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_FLOW_ATTN        0x00003c48</span>
<a name="l01086"></a>01086 <span class="preprocessor"></span><span class="comment">/* 0x3c4c --&gt; 0x3c50 unused */</span>
<a name="l01087"></a>01087 <span class="preprocessor">#define HOSTCC_JUMBO_CON_IDX        0x00003c50</span>
<a name="l01088"></a>01088 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_STD_CON_IDX      0x00003c54</span>
<a name="l01089"></a>01089 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_MINI_CON_IDX     0x00003c58</span>
<a name="l01090"></a>01090 <span class="preprocessor"></span><span class="comment">/* 0x3c5c --&gt; 0x3c80 unused */</span>
<a name="l01091"></a>01091 <span class="preprocessor">#define HOSTCC_RET_PROD_IDX_0       0x00003c80</span>
<a name="l01092"></a>01092 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_RET_PROD_IDX_1       0x00003c84</span>
<a name="l01093"></a>01093 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_RET_PROD_IDX_2       0x00003c88</span>
<a name="l01094"></a>01094 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_RET_PROD_IDX_3       0x00003c8c</span>
<a name="l01095"></a>01095 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_RET_PROD_IDX_4       0x00003c90</span>
<a name="l01096"></a>01096 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_RET_PROD_IDX_5       0x00003c94</span>
<a name="l01097"></a>01097 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_RET_PROD_IDX_6       0x00003c98</span>
<a name="l01098"></a>01098 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_RET_PROD_IDX_7       0x00003c9c</span>
<a name="l01099"></a>01099 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_RET_PROD_IDX_8       0x00003ca0</span>
<a name="l01100"></a>01100 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_RET_PROD_IDX_9       0x00003ca4</span>
<a name="l01101"></a>01101 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_RET_PROD_IDX_10      0x00003ca8</span>
<a name="l01102"></a>01102 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_RET_PROD_IDX_11      0x00003cac</span>
<a name="l01103"></a>01103 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_RET_PROD_IDX_12      0x00003cb0</span>
<a name="l01104"></a>01104 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_RET_PROD_IDX_13      0x00003cb4</span>
<a name="l01105"></a>01105 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_RET_PROD_IDX_14      0x00003cb8</span>
<a name="l01106"></a>01106 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_RET_PROD_IDX_15      0x00003cbc</span>
<a name="l01107"></a>01107 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_SND_CON_IDX_0        0x00003cc0</span>
<a name="l01108"></a>01108 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_SND_CON_IDX_1        0x00003cc4</span>
<a name="l01109"></a>01109 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_SND_CON_IDX_2        0x00003cc8</span>
<a name="l01110"></a>01110 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_SND_CON_IDX_3        0x00003ccc</span>
<a name="l01111"></a>01111 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_SND_CON_IDX_4        0x00003cd0</span>
<a name="l01112"></a>01112 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_SND_CON_IDX_5        0x00003cd4</span>
<a name="l01113"></a>01113 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_SND_CON_IDX_6        0x00003cd8</span>
<a name="l01114"></a>01114 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_SND_CON_IDX_7        0x00003cdc</span>
<a name="l01115"></a>01115 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_SND_CON_IDX_8        0x00003ce0</span>
<a name="l01116"></a>01116 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_SND_CON_IDX_9        0x00003ce4</span>
<a name="l01117"></a>01117 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_SND_CON_IDX_10       0x00003ce8</span>
<a name="l01118"></a>01118 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_SND_CON_IDX_11       0x00003cec</span>
<a name="l01119"></a>01119 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_SND_CON_IDX_12       0x00003cf0</span>
<a name="l01120"></a>01120 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_SND_CON_IDX_13       0x00003cf4</span>
<a name="l01121"></a>01121 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_SND_CON_IDX_14       0x00003cf8</span>
<a name="l01122"></a>01122 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_SND_CON_IDX_15       0x00003cfc</span>
<a name="l01123"></a>01123 <span class="preprocessor"></span><span class="preprocessor">#define HOSTCC_STATBLCK_RING1       0x00003d00</span>
<a name="l01124"></a>01124 <span class="preprocessor"></span><span class="comment">/* 0x3d00 --&gt; 0x4000 unused */</span>
<a name="l01125"></a>01125 
<a name="l01126"></a>01126 <span class="comment">/* Memory arbiter control registers */</span>
<a name="l01127"></a>01127 <span class="preprocessor">#define MEMARB_MODE         0x00004000</span>
<a name="l01128"></a>01128 <span class="preprocessor"></span><span class="preprocessor">#define  MEMARB_MODE_RESET       0x00000001</span>
<a name="l01129"></a>01129 <span class="preprocessor"></span><span class="preprocessor">#define  MEMARB_MODE_ENABLE      0x00000002</span>
<a name="l01130"></a>01130 <span class="preprocessor"></span><span class="preprocessor">#define MEMARB_STATUS           0x00004004</span>
<a name="l01131"></a>01131 <span class="preprocessor"></span><span class="preprocessor">#define MEMARB_TRAP_ADDR_LOW        0x00004008</span>
<a name="l01132"></a>01132 <span class="preprocessor"></span><span class="preprocessor">#define MEMARB_TRAP_ADDR_HIGH       0x0000400c</span>
<a name="l01133"></a>01133 <span class="preprocessor"></span><span class="comment">/* 0x4010 --&gt; 0x4400 unused */</span>
<a name="l01134"></a>01134 
<a name="l01135"></a>01135 <span class="comment">/* Buffer manager control registers */</span>
<a name="l01136"></a>01136 <span class="preprocessor">#define BUFMGR_MODE         0x00004400</span>
<a name="l01137"></a>01137 <span class="preprocessor"></span><span class="preprocessor">#define  BUFMGR_MODE_RESET       0x00000001</span>
<a name="l01138"></a>01138 <span class="preprocessor"></span><span class="preprocessor">#define  BUFMGR_MODE_ENABLE      0x00000002</span>
<a name="l01139"></a>01139 <span class="preprocessor"></span><span class="preprocessor">#define  BUFMGR_MODE_ATTN_ENABLE     0x00000004</span>
<a name="l01140"></a>01140 <span class="preprocessor"></span><span class="preprocessor">#define  BUFMGR_MODE_BM_TEST         0x00000008</span>
<a name="l01141"></a>01141 <span class="preprocessor"></span><span class="preprocessor">#define  BUFMGR_MODE_MBLOW_ATTN_ENAB     0x00000010</span>
<a name="l01142"></a>01142 <span class="preprocessor"></span><span class="preprocessor">#define BUFMGR_STATUS           0x00004404</span>
<a name="l01143"></a>01143 <span class="preprocessor"></span><span class="preprocessor">#define  BUFMGR_STATUS_ERROR         0x00000004</span>
<a name="l01144"></a>01144 <span class="preprocessor"></span><span class="preprocessor">#define  BUFMGR_STATUS_MBLOW         0x00000010</span>
<a name="l01145"></a>01145 <span class="preprocessor"></span><span class="preprocessor">#define BUFMGR_MB_POOL_ADDR     0x00004408</span>
<a name="l01146"></a>01146 <span class="preprocessor"></span><span class="preprocessor">#define BUFMGR_MB_POOL_SIZE     0x0000440c</span>
<a name="l01147"></a>01147 <span class="preprocessor"></span><span class="preprocessor">#define BUFMGR_MB_RDMA_LOW_WATER    0x00004410</span>
<a name="l01148"></a>01148 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_MB_RDMA_LOW_WATER   0x00000050</span>
<a name="l01149"></a>01149 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_MB_RDMA_LOW_WATER_5705  0x00000000</span>
<a name="l01150"></a>01150 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_MB_RDMA_LOW_WATER_JUMBO 0x00000130</span>
<a name="l01151"></a>01151 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_MB_RDMA_LOW_WATER_JUMBO_5780 0x00000000</span>
<a name="l01152"></a>01152 <span class="preprocessor"></span><span class="preprocessor">#define BUFMGR_MB_MACRX_LOW_WATER   0x00004414</span>
<a name="l01153"></a>01153 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_MB_MACRX_LOW_WATER   0x00000020</span>
<a name="l01154"></a>01154 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_MB_MACRX_LOW_WATER_5705  0x00000010</span>
<a name="l01155"></a>01155 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_MB_MACRX_LOW_WATER_5906  0x00000004</span>
<a name="l01156"></a>01156 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_MB_MACRX_LOW_WATER_JUMBO 0x00000098</span>
<a name="l01157"></a>01157 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_MB_MACRX_LOW_WATER_JUMBO_5780 0x0000004b</span>
<a name="l01158"></a>01158 <span class="preprocessor"></span><span class="preprocessor">#define BUFMGR_MB_HIGH_WATER        0x00004418</span>
<a name="l01159"></a>01159 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_MB_HIGH_WATER       0x00000060</span>
<a name="l01160"></a>01160 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_MB_HIGH_WATER_5705  0x00000060</span>
<a name="l01161"></a>01161 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_MB_HIGH_WATER_5906  0x00000010</span>
<a name="l01162"></a>01162 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_MB_HIGH_WATER_JUMBO     0x0000017c</span>
<a name="l01163"></a>01163 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_MB_HIGH_WATER_JUMBO_5780 0x00000096</span>
<a name="l01164"></a>01164 <span class="preprocessor"></span><span class="preprocessor">#define BUFMGR_RX_MB_ALLOC_REQ      0x0000441c</span>
<a name="l01165"></a>01165 <span class="preprocessor"></span><span class="preprocessor">#define  BUFMGR_MB_ALLOC_BIT         0x10000000</span>
<a name="l01166"></a>01166 <span class="preprocessor"></span><span class="preprocessor">#define BUFMGR_RX_MB_ALLOC_RESP     0x00004420</span>
<a name="l01167"></a>01167 <span class="preprocessor"></span><span class="preprocessor">#define BUFMGR_TX_MB_ALLOC_REQ      0x00004424</span>
<a name="l01168"></a>01168 <span class="preprocessor"></span><span class="preprocessor">#define BUFMGR_TX_MB_ALLOC_RESP     0x00004428</span>
<a name="l01169"></a>01169 <span class="preprocessor"></span><span class="preprocessor">#define BUFMGR_DMA_DESC_POOL_ADDR   0x0000442c</span>
<a name="l01170"></a>01170 <span class="preprocessor"></span><span class="preprocessor">#define BUFMGR_DMA_DESC_POOL_SIZE   0x00004430</span>
<a name="l01171"></a>01171 <span class="preprocessor"></span><span class="preprocessor">#define BUFMGR_DMA_LOW_WATER        0x00004434</span>
<a name="l01172"></a>01172 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_DMA_LOW_WATER       0x00000005</span>
<a name="l01173"></a>01173 <span class="preprocessor"></span><span class="preprocessor">#define BUFMGR_DMA_HIGH_WATER       0x00004438</span>
<a name="l01174"></a>01174 <span class="preprocessor"></span><span class="preprocessor">#define  DEFAULT_DMA_HIGH_WATER      0x0000000a</span>
<a name="l01175"></a>01175 <span class="preprocessor"></span><span class="preprocessor">#define BUFMGR_RX_DMA_ALLOC_REQ     0x0000443c</span>
<a name="l01176"></a>01176 <span class="preprocessor"></span><span class="preprocessor">#define BUFMGR_RX_DMA_ALLOC_RESP    0x00004440</span>
<a name="l01177"></a>01177 <span class="preprocessor"></span><span class="preprocessor">#define BUFMGR_TX_DMA_ALLOC_REQ     0x00004444</span>
<a name="l01178"></a>01178 <span class="preprocessor"></span><span class="preprocessor">#define BUFMGR_TX_DMA_ALLOC_RESP    0x00004448</span>
<a name="l01179"></a>01179 <span class="preprocessor"></span><span class="preprocessor">#define BUFMGR_HWDIAG_0         0x0000444c</span>
<a name="l01180"></a>01180 <span class="preprocessor"></span><span class="preprocessor">#define BUFMGR_HWDIAG_1         0x00004450</span>
<a name="l01181"></a>01181 <span class="preprocessor"></span><span class="preprocessor">#define BUFMGR_HWDIAG_2         0x00004454</span>
<a name="l01182"></a>01182 <span class="preprocessor"></span><span class="comment">/* 0x4458 --&gt; 0x4800 unused */</span>
<a name="l01183"></a>01183 
<a name="l01184"></a>01184 <span class="comment">/* Read DMA control registers */</span>
<a name="l01185"></a>01185 <span class="preprocessor">#define RDMAC_MODE          0x00004800</span>
<a name="l01186"></a>01186 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_MODE_RESET        0x00000001</span>
<a name="l01187"></a>01187 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_MODE_ENABLE       0x00000002</span>
<a name="l01188"></a>01188 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_MODE_TGTABORT_ENAB    0x00000004</span>
<a name="l01189"></a>01189 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_MODE_MSTABORT_ENAB    0x00000008</span>
<a name="l01190"></a>01190 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_MODE_PARITYERR_ENAB   0x00000010</span>
<a name="l01191"></a>01191 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_MODE_ADDROFLOW_ENAB   0x00000020</span>
<a name="l01192"></a>01192 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_MODE_FIFOOFLOW_ENAB   0x00000040</span>
<a name="l01193"></a>01193 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_MODE_FIFOURUN_ENAB    0x00000080</span>
<a name="l01194"></a>01194 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_MODE_FIFOOREAD_ENAB   0x00000100</span>
<a name="l01195"></a>01195 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_MODE_LNGREAD_ENAB     0x00000200</span>
<a name="l01196"></a>01196 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_MODE_SPLIT_ENABLE     0x00000800</span>
<a name="l01197"></a>01197 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_MODE_BD_SBD_CRPT_ENAB     0x00000800</span>
<a name="l01198"></a>01198 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_MODE_SPLIT_RESET      0x00001000</span>
<a name="l01199"></a>01199 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_MODE_MBUF_RBD_CRPT_ENAB   0x00001000</span>
<a name="l01200"></a>01200 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_MODE_MBUF_SBD_CRPT_ENAB   0x00002000</span>
<a name="l01201"></a>01201 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_MODE_FIFO_SIZE_128    0x00020000</span>
<a name="l01202"></a>01202 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_MODE_FIFO_LONG_BURST  0x00030000</span>
<a name="l01203"></a>01203 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_MODE_IPV4_LSO_EN      0x08000000</span>
<a name="l01204"></a>01204 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_MODE_IPV6_LSO_EN      0x10000000</span>
<a name="l01205"></a>01205 <span class="preprocessor"></span><span class="preprocessor">#define RDMAC_STATUS            0x00004804</span>
<a name="l01206"></a>01206 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_STATUS_TGTABORT       0x00000004</span>
<a name="l01207"></a>01207 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_STATUS_MSTABORT       0x00000008</span>
<a name="l01208"></a>01208 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_STATUS_PARITYERR      0x00000010</span>
<a name="l01209"></a>01209 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_STATUS_ADDROFLOW      0x00000020</span>
<a name="l01210"></a>01210 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_STATUS_FIFOOFLOW      0x00000040</span>
<a name="l01211"></a>01211 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_STATUS_FIFOURUN       0x00000080</span>
<a name="l01212"></a>01212 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_STATUS_FIFOOREAD      0x00000100</span>
<a name="l01213"></a>01213 <span class="preprocessor"></span><span class="preprocessor">#define  RDMAC_STATUS_LNGREAD        0x00000200</span>
<a name="l01214"></a>01214 <span class="preprocessor"></span><span class="comment">/* 0x4808 --&gt; 0x4c00 unused */</span>
<a name="l01215"></a>01215 
<a name="l01216"></a>01216 <span class="comment">/* Write DMA control registers */</span>
<a name="l01217"></a>01217 <span class="preprocessor">#define WDMAC_MODE          0x00004c00</span>
<a name="l01218"></a>01218 <span class="preprocessor"></span><span class="preprocessor">#define  WDMAC_MODE_RESET        0x00000001</span>
<a name="l01219"></a>01219 <span class="preprocessor"></span><span class="preprocessor">#define  WDMAC_MODE_ENABLE       0x00000002</span>
<a name="l01220"></a>01220 <span class="preprocessor"></span><span class="preprocessor">#define  WDMAC_MODE_TGTABORT_ENAB    0x00000004</span>
<a name="l01221"></a>01221 <span class="preprocessor"></span><span class="preprocessor">#define  WDMAC_MODE_MSTABORT_ENAB    0x00000008</span>
<a name="l01222"></a>01222 <span class="preprocessor"></span><span class="preprocessor">#define  WDMAC_MODE_PARITYERR_ENAB   0x00000010</span>
<a name="l01223"></a>01223 <span class="preprocessor"></span><span class="preprocessor">#define  WDMAC_MODE_ADDROFLOW_ENAB   0x00000020</span>
<a name="l01224"></a>01224 <span class="preprocessor"></span><span class="preprocessor">#define  WDMAC_MODE_FIFOOFLOW_ENAB   0x00000040</span>
<a name="l01225"></a>01225 <span class="preprocessor"></span><span class="preprocessor">#define  WDMAC_MODE_FIFOURUN_ENAB    0x00000080</span>
<a name="l01226"></a>01226 <span class="preprocessor"></span><span class="preprocessor">#define  WDMAC_MODE_FIFOOREAD_ENAB   0x00000100</span>
<a name="l01227"></a>01227 <span class="preprocessor"></span><span class="preprocessor">#define  WDMAC_MODE_LNGREAD_ENAB     0x00000200</span>
<a name="l01228"></a>01228 <span class="preprocessor"></span><span class="preprocessor">#define  WDMAC_MODE_RX_ACCEL         0x00000400</span>
<a name="l01229"></a>01229 <span class="preprocessor"></span><span class="preprocessor">#define  WDMAC_MODE_STATUS_TAG_FIX   0x20000000</span>
<a name="l01230"></a>01230 <span class="preprocessor"></span><span class="preprocessor">#define  WDMAC_MODE_BURST_ALL_DATA   0xc0000000</span>
<a name="l01231"></a>01231 <span class="preprocessor"></span><span class="preprocessor">#define WDMAC_STATUS            0x00004c04</span>
<a name="l01232"></a>01232 <span class="preprocessor"></span><span class="preprocessor">#define  WDMAC_STATUS_TGTABORT       0x00000004</span>
<a name="l01233"></a>01233 <span class="preprocessor"></span><span class="preprocessor">#define  WDMAC_STATUS_MSTABORT       0x00000008</span>
<a name="l01234"></a>01234 <span class="preprocessor"></span><span class="preprocessor">#define  WDMAC_STATUS_PARITYERR      0x00000010</span>
<a name="l01235"></a>01235 <span class="preprocessor"></span><span class="preprocessor">#define  WDMAC_STATUS_ADDROFLOW      0x00000020</span>
<a name="l01236"></a>01236 <span class="preprocessor"></span><span class="preprocessor">#define  WDMAC_STATUS_FIFOOFLOW      0x00000040</span>
<a name="l01237"></a>01237 <span class="preprocessor"></span><span class="preprocessor">#define  WDMAC_STATUS_FIFOURUN       0x00000080</span>
<a name="l01238"></a>01238 <span class="preprocessor"></span><span class="preprocessor">#define  WDMAC_STATUS_FIFOOREAD      0x00000100</span>
<a name="l01239"></a>01239 <span class="preprocessor"></span><span class="preprocessor">#define  WDMAC_STATUS_LNGREAD        0x00000200</span>
<a name="l01240"></a>01240 <span class="preprocessor"></span><span class="comment">/* 0x4c08 --&gt; 0x5000 unused */</span>
<a name="l01241"></a>01241 
<a name="l01242"></a>01242 <span class="comment">/* Per-cpu register offsets (arm9) */</span>
<a name="l01243"></a>01243 <span class="preprocessor">#define CPU_MODE            0x00000000</span>
<a name="l01244"></a>01244 <span class="preprocessor"></span><span class="preprocessor">#define  CPU_MODE_RESET          0x00000001</span>
<a name="l01245"></a>01245 <span class="preprocessor"></span><span class="preprocessor">#define  CPU_MODE_HALT           0x00000400</span>
<a name="l01246"></a>01246 <span class="preprocessor"></span><span class="preprocessor">#define CPU_STATE           0x00000004</span>
<a name="l01247"></a>01247 <span class="preprocessor"></span><span class="preprocessor">#define CPU_EVTMASK         0x00000008</span>
<a name="l01248"></a>01248 <span class="preprocessor"></span><span class="comment">/* 0xc --&gt; 0x1c reserved */</span>
<a name="l01249"></a>01249 <span class="preprocessor">#define CPU_PC              0x0000001c</span>
<a name="l01250"></a>01250 <span class="preprocessor"></span><span class="preprocessor">#define CPU_INSN            0x00000020</span>
<a name="l01251"></a>01251 <span class="preprocessor"></span><span class="preprocessor">#define CPU_SPAD_UFLOW          0x00000024</span>
<a name="l01252"></a>01252 <span class="preprocessor"></span><span class="preprocessor">#define CPU_WDOG_CLEAR          0x00000028</span>
<a name="l01253"></a>01253 <span class="preprocessor"></span><span class="preprocessor">#define CPU_WDOG_VECTOR         0x0000002c</span>
<a name="l01254"></a>01254 <span class="preprocessor"></span><span class="preprocessor">#define CPU_WDOG_PC         0x00000030</span>
<a name="l01255"></a>01255 <span class="preprocessor"></span><span class="preprocessor">#define CPU_HW_BP           0x00000034</span>
<a name="l01256"></a>01256 <span class="preprocessor"></span><span class="comment">/* 0x38 --&gt; 0x44 unused */</span>
<a name="l01257"></a>01257 <span class="preprocessor">#define CPU_WDOG_SAVED_STATE        0x00000044</span>
<a name="l01258"></a>01258 <span class="preprocessor"></span><span class="preprocessor">#define CPU_LAST_BRANCH_ADDR        0x00000048</span>
<a name="l01259"></a>01259 <span class="preprocessor"></span><span class="preprocessor">#define CPU_SPAD_UFLOW_SET      0x0000004c</span>
<a name="l01260"></a>01260 <span class="preprocessor"></span><span class="comment">/* 0x50 --&gt; 0x200 unused */</span>
<a name="l01261"></a>01261 <span class="preprocessor">#define CPU_R0              0x00000200</span>
<a name="l01262"></a>01262 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R1              0x00000204</span>
<a name="l01263"></a>01263 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R2              0x00000208</span>
<a name="l01264"></a>01264 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R3              0x0000020c</span>
<a name="l01265"></a>01265 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R4              0x00000210</span>
<a name="l01266"></a>01266 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R5              0x00000214</span>
<a name="l01267"></a>01267 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R6              0x00000218</span>
<a name="l01268"></a>01268 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R7              0x0000021c</span>
<a name="l01269"></a>01269 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R8              0x00000220</span>
<a name="l01270"></a>01270 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R9              0x00000224</span>
<a name="l01271"></a>01271 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R10             0x00000228</span>
<a name="l01272"></a>01272 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R11             0x0000022c</span>
<a name="l01273"></a>01273 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R12             0x00000230</span>
<a name="l01274"></a>01274 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R13             0x00000234</span>
<a name="l01275"></a>01275 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R14             0x00000238</span>
<a name="l01276"></a>01276 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R15             0x0000023c</span>
<a name="l01277"></a>01277 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R16             0x00000240</span>
<a name="l01278"></a>01278 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R17             0x00000244</span>
<a name="l01279"></a>01279 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R18             0x00000248</span>
<a name="l01280"></a>01280 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R19             0x0000024c</span>
<a name="l01281"></a>01281 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R20             0x00000250</span>
<a name="l01282"></a>01282 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R21             0x00000254</span>
<a name="l01283"></a>01283 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R22             0x00000258</span>
<a name="l01284"></a>01284 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R23             0x0000025c</span>
<a name="l01285"></a>01285 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R24             0x00000260</span>
<a name="l01286"></a>01286 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R25             0x00000264</span>
<a name="l01287"></a>01287 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R26             0x00000268</span>
<a name="l01288"></a>01288 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R27             0x0000026c</span>
<a name="l01289"></a>01289 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R28             0x00000270</span>
<a name="l01290"></a>01290 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R29             0x00000274</span>
<a name="l01291"></a>01291 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R30             0x00000278</span>
<a name="l01292"></a>01292 <span class="preprocessor"></span><span class="preprocessor">#define CPU_R31             0x0000027c</span>
<a name="l01293"></a>01293 <span class="preprocessor"></span><span class="comment">/* 0x280 --&gt; 0x400 unused */</span>
<a name="l01294"></a>01294 
<a name="l01295"></a>01295 <span class="preprocessor">#define RX_CPU_BASE         0x00005000</span>
<a name="l01296"></a>01296 <span class="preprocessor"></span><span class="preprocessor">#define RX_CPU_MODE         0x00005000</span>
<a name="l01297"></a>01297 <span class="preprocessor"></span><span class="preprocessor">#define RX_CPU_STATE            0x00005004</span>
<a name="l01298"></a>01298 <span class="preprocessor"></span><span class="preprocessor">#define RX_CPU_PGMCTR           0x0000501c</span>
<a name="l01299"></a>01299 <span class="preprocessor"></span><span class="preprocessor">#define RX_CPU_HWBKPT           0x00005034</span>
<a name="l01300"></a>01300 <span class="preprocessor"></span><span class="preprocessor">#define TX_CPU_BASE         0x00005400</span>
<a name="l01301"></a>01301 <span class="preprocessor"></span><span class="preprocessor">#define TX_CPU_MODE         0x00005400</span>
<a name="l01302"></a>01302 <span class="preprocessor"></span><span class="preprocessor">#define TX_CPU_STATE            0x00005404</span>
<a name="l01303"></a>01303 <span class="preprocessor"></span><span class="preprocessor">#define TX_CPU_PGMCTR           0x0000541c</span>
<a name="l01304"></a>01304 <span class="preprocessor"></span>
<a name="l01305"></a>01305 <span class="preprocessor">#define VCPU_STATUS         0x00005100</span>
<a name="l01306"></a>01306 <span class="preprocessor"></span><span class="preprocessor">#define  VCPU_STATUS_INIT_DONE       0x04000000</span>
<a name="l01307"></a>01307 <span class="preprocessor"></span><span class="preprocessor">#define  VCPU_STATUS_DRV_RESET       0x08000000</span>
<a name="l01308"></a>01308 <span class="preprocessor"></span>
<a name="l01309"></a>01309 <span class="preprocessor">#define VCPU_CFGSHDW            0x00005104</span>
<a name="l01310"></a>01310 <span class="preprocessor"></span><span class="preprocessor">#define  VCPU_CFGSHDW_WOL_ENABLE     0x00000001</span>
<a name="l01311"></a>01311 <span class="preprocessor"></span><span class="preprocessor">#define  VCPU_CFGSHDW_WOL_MAGPKT     0x00000004</span>
<a name="l01312"></a>01312 <span class="preprocessor"></span><span class="preprocessor">#define  VCPU_CFGSHDW_ASPM_DBNC      0x00001000</span>
<a name="l01313"></a>01313 <span class="preprocessor"></span>
<a name="l01314"></a>01314 <span class="comment">/* Mailboxes */</span>
<a name="l01315"></a>01315 <span class="preprocessor">#define GRCMBOX_BASE            0x00005600</span>
<a name="l01316"></a>01316 <span class="preprocessor"></span><span class="preprocessor">#define GRCMBOX_INTERRUPT_0     0x00005800 </span><span class="comment">/* 64-bit */</span>
<a name="l01317"></a>01317 <span class="preprocessor">#define GRCMBOX_INTERRUPT_1     0x00005808 </span><span class="comment">/* 64-bit */</span>
<a name="l01318"></a>01318 <span class="preprocessor">#define GRCMBOX_INTERRUPT_2     0x00005810 </span><span class="comment">/* 64-bit */</span>
<a name="l01319"></a>01319 <span class="preprocessor">#define GRCMBOX_INTERRUPT_3     0x00005818 </span><span class="comment">/* 64-bit */</span>
<a name="l01320"></a>01320 <span class="preprocessor">#define GRCMBOX_GENERAL_0       0x00005820 </span><span class="comment">/* 64-bit */</span>
<a name="l01321"></a>01321 <span class="preprocessor">#define GRCMBOX_GENERAL_1       0x00005828 </span><span class="comment">/* 64-bit */</span>
<a name="l01322"></a>01322 <span class="preprocessor">#define GRCMBOX_GENERAL_2       0x00005830 </span><span class="comment">/* 64-bit */</span>
<a name="l01323"></a>01323 <span class="preprocessor">#define GRCMBOX_GENERAL_3       0x00005838 </span><span class="comment">/* 64-bit */</span>
<a name="l01324"></a>01324 <span class="preprocessor">#define GRCMBOX_GENERAL_4       0x00005840 </span><span class="comment">/* 64-bit */</span>
<a name="l01325"></a>01325 <span class="preprocessor">#define GRCMBOX_GENERAL_5       0x00005848 </span><span class="comment">/* 64-bit */</span>
<a name="l01326"></a>01326 <span class="preprocessor">#define GRCMBOX_GENERAL_6       0x00005850 </span><span class="comment">/* 64-bit */</span>
<a name="l01327"></a>01327 <span class="preprocessor">#define GRCMBOX_GENERAL_7       0x00005858 </span><span class="comment">/* 64-bit */</span>
<a name="l01328"></a>01328 <span class="preprocessor">#define GRCMBOX_RELOAD_STAT     0x00005860 </span><span class="comment">/* 64-bit */</span>
<a name="l01329"></a>01329 <span class="preprocessor">#define GRCMBOX_RCVSTD_PROD_IDX     0x00005868 </span><span class="comment">/* 64-bit */</span>
<a name="l01330"></a>01330 <span class="preprocessor">#define GRCMBOX_RCVJUMBO_PROD_IDX   0x00005870 </span><span class="comment">/* 64-bit */</span>
<a name="l01331"></a>01331 <span class="preprocessor">#define GRCMBOX_RCVMINI_PROD_IDX    0x00005878 </span><span class="comment">/* 64-bit */</span>
<a name="l01332"></a>01332 <span class="preprocessor">#define GRCMBOX_RCVRET_CON_IDX_0    0x00005880 </span><span class="comment">/* 64-bit */</span>
<a name="l01333"></a>01333 <span class="preprocessor">#define GRCMBOX_RCVRET_CON_IDX_1    0x00005888 </span><span class="comment">/* 64-bit */</span>
<a name="l01334"></a>01334 <span class="preprocessor">#define GRCMBOX_RCVRET_CON_IDX_2    0x00005890 </span><span class="comment">/* 64-bit */</span>
<a name="l01335"></a>01335 <span class="preprocessor">#define GRCMBOX_RCVRET_CON_IDX_3    0x00005898 </span><span class="comment">/* 64-bit */</span>
<a name="l01336"></a>01336 <span class="preprocessor">#define GRCMBOX_RCVRET_CON_IDX_4    0x000058a0 </span><span class="comment">/* 64-bit */</span>
<a name="l01337"></a>01337 <span class="preprocessor">#define GRCMBOX_RCVRET_CON_IDX_5    0x000058a8 </span><span class="comment">/* 64-bit */</span>
<a name="l01338"></a>01338 <span class="preprocessor">#define GRCMBOX_RCVRET_CON_IDX_6    0x000058b0 </span><span class="comment">/* 64-bit */</span>
<a name="l01339"></a>01339 <span class="preprocessor">#define GRCMBOX_RCVRET_CON_IDX_7    0x000058b8 </span><span class="comment">/* 64-bit */</span>
<a name="l01340"></a>01340 <span class="preprocessor">#define GRCMBOX_RCVRET_CON_IDX_8    0x000058c0 </span><span class="comment">/* 64-bit */</span>
<a name="l01341"></a>01341 <span class="preprocessor">#define GRCMBOX_RCVRET_CON_IDX_9    0x000058c8 </span><span class="comment">/* 64-bit */</span>
<a name="l01342"></a>01342 <span class="preprocessor">#define GRCMBOX_RCVRET_CON_IDX_10   0x000058d0 </span><span class="comment">/* 64-bit */</span>
<a name="l01343"></a>01343 <span class="preprocessor">#define GRCMBOX_RCVRET_CON_IDX_11   0x000058d8 </span><span class="comment">/* 64-bit */</span>
<a name="l01344"></a>01344 <span class="preprocessor">#define GRCMBOX_RCVRET_CON_IDX_12   0x000058e0 </span><span class="comment">/* 64-bit */</span>
<a name="l01345"></a>01345 <span class="preprocessor">#define GRCMBOX_RCVRET_CON_IDX_13   0x000058e8 </span><span class="comment">/* 64-bit */</span>
<a name="l01346"></a>01346 <span class="preprocessor">#define GRCMBOX_RCVRET_CON_IDX_14   0x000058f0 </span><span class="comment">/* 64-bit */</span>
<a name="l01347"></a>01347 <span class="preprocessor">#define GRCMBOX_RCVRET_CON_IDX_15   0x000058f8 </span><span class="comment">/* 64-bit */</span>
<a name="l01348"></a>01348 <span class="preprocessor">#define GRCMBOX_SNDHOST_PROD_IDX_0  0x00005900 </span><span class="comment">/* 64-bit */</span>
<a name="l01349"></a>01349 <span class="preprocessor">#define GRCMBOX_SNDHOST_PROD_IDX_1  0x00005908 </span><span class="comment">/* 64-bit */</span>
<a name="l01350"></a>01350 <span class="preprocessor">#define GRCMBOX_SNDHOST_PROD_IDX_2  0x00005910 </span><span class="comment">/* 64-bit */</span>
<a name="l01351"></a>01351 <span class="preprocessor">#define GRCMBOX_SNDHOST_PROD_IDX_3  0x00005918 </span><span class="comment">/* 64-bit */</span>
<a name="l01352"></a>01352 <span class="preprocessor">#define GRCMBOX_SNDHOST_PROD_IDX_4  0x00005920 </span><span class="comment">/* 64-bit */</span>
<a name="l01353"></a>01353 <span class="preprocessor">#define GRCMBOX_SNDHOST_PROD_IDX_5  0x00005928 </span><span class="comment">/* 64-bit */</span>
<a name="l01354"></a>01354 <span class="preprocessor">#define GRCMBOX_SNDHOST_PROD_IDX_6  0x00005930 </span><span class="comment">/* 64-bit */</span>
<a name="l01355"></a>01355 <span class="preprocessor">#define GRCMBOX_SNDHOST_PROD_IDX_7  0x00005938 </span><span class="comment">/* 64-bit */</span>
<a name="l01356"></a>01356 <span class="preprocessor">#define GRCMBOX_SNDHOST_PROD_IDX_8  0x00005940 </span><span class="comment">/* 64-bit */</span>
<a name="l01357"></a>01357 <span class="preprocessor">#define GRCMBOX_SNDHOST_PROD_IDX_9  0x00005948 </span><span class="comment">/* 64-bit */</span>
<a name="l01358"></a>01358 <span class="preprocessor">#define GRCMBOX_SNDHOST_PROD_IDX_10 0x00005950 </span><span class="comment">/* 64-bit */</span>
<a name="l01359"></a>01359 <span class="preprocessor">#define GRCMBOX_SNDHOST_PROD_IDX_11 0x00005958 </span><span class="comment">/* 64-bit */</span>
<a name="l01360"></a>01360 <span class="preprocessor">#define GRCMBOX_SNDHOST_PROD_IDX_12 0x00005960 </span><span class="comment">/* 64-bit */</span>
<a name="l01361"></a>01361 <span class="preprocessor">#define GRCMBOX_SNDHOST_PROD_IDX_13 0x00005968 </span><span class="comment">/* 64-bit */</span>
<a name="l01362"></a>01362 <span class="preprocessor">#define GRCMBOX_SNDHOST_PROD_IDX_14 0x00005970 </span><span class="comment">/* 64-bit */</span>
<a name="l01363"></a>01363 <span class="preprocessor">#define GRCMBOX_SNDHOST_PROD_IDX_15 0x00005978 </span><span class="comment">/* 64-bit */</span>
<a name="l01364"></a>01364 <span class="preprocessor">#define GRCMBOX_SNDNIC_PROD_IDX_0   0x00005980 </span><span class="comment">/* 64-bit */</span>
<a name="l01365"></a>01365 <span class="preprocessor">#define GRCMBOX_SNDNIC_PROD_IDX_1   0x00005988 </span><span class="comment">/* 64-bit */</span>
<a name="l01366"></a>01366 <span class="preprocessor">#define GRCMBOX_SNDNIC_PROD_IDX_2   0x00005990 </span><span class="comment">/* 64-bit */</span>
<a name="l01367"></a>01367 <span class="preprocessor">#define GRCMBOX_SNDNIC_PROD_IDX_3   0x00005998 </span><span class="comment">/* 64-bit */</span>
<a name="l01368"></a>01368 <span class="preprocessor">#define GRCMBOX_SNDNIC_PROD_IDX_4   0x000059a0 </span><span class="comment">/* 64-bit */</span>
<a name="l01369"></a>01369 <span class="preprocessor">#define GRCMBOX_SNDNIC_PROD_IDX_5   0x000059a8 </span><span class="comment">/* 64-bit */</span>
<a name="l01370"></a>01370 <span class="preprocessor">#define GRCMBOX_SNDNIC_PROD_IDX_6   0x000059b0 </span><span class="comment">/* 64-bit */</span>
<a name="l01371"></a>01371 <span class="preprocessor">#define GRCMBOX_SNDNIC_PROD_IDX_7   0x000059b8 </span><span class="comment">/* 64-bit */</span>
<a name="l01372"></a>01372 <span class="preprocessor">#define GRCMBOX_SNDNIC_PROD_IDX_8   0x000059c0 </span><span class="comment">/* 64-bit */</span>
<a name="l01373"></a>01373 <span class="preprocessor">#define GRCMBOX_SNDNIC_PROD_IDX_9   0x000059c8 </span><span class="comment">/* 64-bit */</span>
<a name="l01374"></a>01374 <span class="preprocessor">#define GRCMBOX_SNDNIC_PROD_IDX_10  0x000059d0 </span><span class="comment">/* 64-bit */</span>
<a name="l01375"></a>01375 <span class="preprocessor">#define GRCMBOX_SNDNIC_PROD_IDX_11  0x000059d8 </span><span class="comment">/* 64-bit */</span>
<a name="l01376"></a>01376 <span class="preprocessor">#define GRCMBOX_SNDNIC_PROD_IDX_12  0x000059e0 </span><span class="comment">/* 64-bit */</span>
<a name="l01377"></a>01377 <span class="preprocessor">#define GRCMBOX_SNDNIC_PROD_IDX_13  0x000059e8 </span><span class="comment">/* 64-bit */</span>
<a name="l01378"></a>01378 <span class="preprocessor">#define GRCMBOX_SNDNIC_PROD_IDX_14  0x000059f0 </span><span class="comment">/* 64-bit */</span>
<a name="l01379"></a>01379 <span class="preprocessor">#define GRCMBOX_SNDNIC_PROD_IDX_15  0x000059f8 </span><span class="comment">/* 64-bit */</span>
<a name="l01380"></a>01380 <span class="preprocessor">#define GRCMBOX_HIGH_PRIO_EV_VECTOR 0x00005a00</span>
<a name="l01381"></a>01381 <span class="preprocessor"></span><span class="preprocessor">#define GRCMBOX_HIGH_PRIO_EV_MASK   0x00005a04</span>
<a name="l01382"></a>01382 <span class="preprocessor"></span><span class="preprocessor">#define GRCMBOX_LOW_PRIO_EV_VEC     0x00005a08</span>
<a name="l01383"></a>01383 <span class="preprocessor"></span><span class="preprocessor">#define GRCMBOX_LOW_PRIO_EV_MASK    0x00005a0c</span>
<a name="l01384"></a>01384 <span class="preprocessor"></span><span class="comment">/* 0x5a10 --&gt; 0x5c00 */</span>
<a name="l01385"></a>01385 
<a name="l01386"></a>01386 <span class="comment">/* Flow Through queues */</span>
<a name="l01387"></a>01387 <span class="preprocessor">#define FTQ_RESET           0x00005c00</span>
<a name="l01388"></a>01388 <span class="preprocessor"></span><span class="comment">/* 0x5c04 --&gt; 0x5c10 unused */</span>
<a name="l01389"></a>01389 <span class="preprocessor">#define FTQ_DMA_NORM_READ_CTL       0x00005c10</span>
<a name="l01390"></a>01390 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_DMA_NORM_READ_FULL_CNT  0x00005c14</span>
<a name="l01391"></a>01391 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_DMA_NORM_READ_FIFO_ENQDEQ   0x00005c18</span>
<a name="l01392"></a>01392 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_DMA_NORM_READ_WRITE_PEEK    0x00005c1c</span>
<a name="l01393"></a>01393 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_DMA_HIGH_READ_CTL       0x00005c20</span>
<a name="l01394"></a>01394 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_DMA_HIGH_READ_FULL_CNT  0x00005c24</span>
<a name="l01395"></a>01395 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_DMA_HIGH_READ_FIFO_ENQDEQ   0x00005c28</span>
<a name="l01396"></a>01396 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_DMA_HIGH_READ_WRITE_PEEK    0x00005c2c</span>
<a name="l01397"></a>01397 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_DMA_COMP_DISC_CTL       0x00005c30</span>
<a name="l01398"></a>01398 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_DMA_COMP_DISC_FULL_CNT  0x00005c34</span>
<a name="l01399"></a>01399 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_DMA_COMP_DISC_FIFO_ENQDEQ   0x00005c38</span>
<a name="l01400"></a>01400 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_DMA_COMP_DISC_WRITE_PEEK    0x00005c3c</span>
<a name="l01401"></a>01401 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_SEND_BD_COMP_CTL        0x00005c40</span>
<a name="l01402"></a>01402 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_SEND_BD_COMP_FULL_CNT   0x00005c44</span>
<a name="l01403"></a>01403 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_SEND_BD_COMP_FIFO_ENQDEQ    0x00005c48</span>
<a name="l01404"></a>01404 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_SEND_BD_COMP_WRITE_PEEK 0x00005c4c</span>
<a name="l01405"></a>01405 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_SEND_DATA_INIT_CTL      0x00005c50</span>
<a name="l01406"></a>01406 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_SEND_DATA_INIT_FULL_CNT 0x00005c54</span>
<a name="l01407"></a>01407 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_SEND_DATA_INIT_FIFO_ENQDEQ  0x00005c58</span>
<a name="l01408"></a>01408 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_SEND_DATA_INIT_WRITE_PEEK   0x00005c5c</span>
<a name="l01409"></a>01409 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_DMA_NORM_WRITE_CTL      0x00005c60</span>
<a name="l01410"></a>01410 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_DMA_NORM_WRITE_FULL_CNT 0x00005c64</span>
<a name="l01411"></a>01411 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_DMA_NORM_WRITE_FIFO_ENQDEQ  0x00005c68</span>
<a name="l01412"></a>01412 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_DMA_NORM_WRITE_WRITE_PEEK   0x00005c6c</span>
<a name="l01413"></a>01413 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_DMA_HIGH_WRITE_CTL      0x00005c70</span>
<a name="l01414"></a>01414 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_DMA_HIGH_WRITE_FULL_CNT 0x00005c74</span>
<a name="l01415"></a>01415 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_DMA_HIGH_WRITE_FIFO_ENQDEQ  0x00005c78</span>
<a name="l01416"></a>01416 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_DMA_HIGH_WRITE_WRITE_PEEK   0x00005c7c</span>
<a name="l01417"></a>01417 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_SWTYPE1_CTL         0x00005c80</span>
<a name="l01418"></a>01418 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_SWTYPE1_FULL_CNT        0x00005c84</span>
<a name="l01419"></a>01419 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_SWTYPE1_FIFO_ENQDEQ     0x00005c88</span>
<a name="l01420"></a>01420 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_SWTYPE1_WRITE_PEEK      0x00005c8c</span>
<a name="l01421"></a>01421 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_SEND_DATA_COMP_CTL      0x00005c90</span>
<a name="l01422"></a>01422 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_SEND_DATA_COMP_FULL_CNT 0x00005c94</span>
<a name="l01423"></a>01423 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_SEND_DATA_COMP_FIFO_ENQDEQ  0x00005c98</span>
<a name="l01424"></a>01424 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_SEND_DATA_COMP_WRITE_PEEK   0x00005c9c</span>
<a name="l01425"></a>01425 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_HOST_COAL_CTL       0x00005ca0</span>
<a name="l01426"></a>01426 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_HOST_COAL_FULL_CNT      0x00005ca4</span>
<a name="l01427"></a>01427 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_HOST_COAL_FIFO_ENQDEQ   0x00005ca8</span>
<a name="l01428"></a>01428 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_HOST_COAL_WRITE_PEEK    0x00005cac</span>
<a name="l01429"></a>01429 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_MAC_TX_CTL          0x00005cb0</span>
<a name="l01430"></a>01430 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_MAC_TX_FULL_CNT     0x00005cb4</span>
<a name="l01431"></a>01431 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_MAC_TX_FIFO_ENQDEQ      0x00005cb8</span>
<a name="l01432"></a>01432 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_MAC_TX_WRITE_PEEK       0x00005cbc</span>
<a name="l01433"></a>01433 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_MB_FREE_CTL         0x00005cc0</span>
<a name="l01434"></a>01434 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_MB_FREE_FULL_CNT        0x00005cc4</span>
<a name="l01435"></a>01435 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_MB_FREE_FIFO_ENQDEQ     0x00005cc8</span>
<a name="l01436"></a>01436 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_MB_FREE_WRITE_PEEK      0x00005ccc</span>
<a name="l01437"></a>01437 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_RCVBD_COMP_CTL      0x00005cd0</span>
<a name="l01438"></a>01438 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_RCVBD_COMP_FULL_CNT     0x00005cd4</span>
<a name="l01439"></a>01439 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_RCVBD_COMP_FIFO_ENQDEQ  0x00005cd8</span>
<a name="l01440"></a>01440 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_RCVBD_COMP_WRITE_PEEK   0x00005cdc</span>
<a name="l01441"></a>01441 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_RCVLST_PLMT_CTL     0x00005ce0</span>
<a name="l01442"></a>01442 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_RCVLST_PLMT_FULL_CNT    0x00005ce4</span>
<a name="l01443"></a>01443 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_RCVLST_PLMT_FIFO_ENQDEQ 0x00005ce8</span>
<a name="l01444"></a>01444 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_RCVLST_PLMT_WRITE_PEEK  0x00005cec</span>
<a name="l01445"></a>01445 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_RCVDATA_INI_CTL     0x00005cf0</span>
<a name="l01446"></a>01446 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_RCVDATA_INI_FULL_CNT    0x00005cf4</span>
<a name="l01447"></a>01447 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_RCVDATA_INI_FIFO_ENQDEQ 0x00005cf8</span>
<a name="l01448"></a>01448 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_RCVDATA_INI_WRITE_PEEK  0x00005cfc</span>
<a name="l01449"></a>01449 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_RCVDATA_COMP_CTL        0x00005d00</span>
<a name="l01450"></a>01450 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_RCVDATA_COMP_FULL_CNT   0x00005d04</span>
<a name="l01451"></a>01451 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_RCVDATA_COMP_FIFO_ENQDEQ    0x00005d08</span>
<a name="l01452"></a>01452 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_RCVDATA_COMP_WRITE_PEEK 0x00005d0c</span>
<a name="l01453"></a>01453 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_SWTYPE2_CTL         0x00005d10</span>
<a name="l01454"></a>01454 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_SWTYPE2_FULL_CNT        0x00005d14</span>
<a name="l01455"></a>01455 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_SWTYPE2_FIFO_ENQDEQ     0x00005d18</span>
<a name="l01456"></a>01456 <span class="preprocessor"></span><span class="preprocessor">#define FTQ_SWTYPE2_WRITE_PEEK      0x00005d1c</span>
<a name="l01457"></a>01457 <span class="preprocessor"></span><span class="comment">/* 0x5d20 --&gt; 0x6000 unused */</span>
<a name="l01458"></a>01458 
<a name="l01459"></a>01459 <span class="comment">/* Message signaled interrupt registers */</span>
<a name="l01460"></a>01460 <span class="preprocessor">#define MSGINT_MODE         0x00006000</span>
<a name="l01461"></a>01461 <span class="preprocessor"></span><span class="preprocessor">#define  MSGINT_MODE_RESET       0x00000001</span>
<a name="l01462"></a>01462 <span class="preprocessor"></span><span class="preprocessor">#define  MSGINT_MODE_ENABLE      0x00000002</span>
<a name="l01463"></a>01463 <span class="preprocessor"></span><span class="preprocessor">#define MSGINT_STATUS           0x00006004</span>
<a name="l01464"></a>01464 <span class="preprocessor"></span><span class="preprocessor">#define MSGINT_FIFO         0x00006008</span>
<a name="l01465"></a>01465 <span class="preprocessor"></span><span class="comment">/* 0x600c --&gt; 0x6400 unused */</span>
<a name="l01466"></a>01466 
<a name="l01467"></a>01467 <span class="comment">/* DMA completion registers */</span>
<a name="l01468"></a>01468 <span class="preprocessor">#define DMAC_MODE           0x00006400</span>
<a name="l01469"></a>01469 <span class="preprocessor"></span><span class="preprocessor">#define  DMAC_MODE_RESET         0x00000001</span>
<a name="l01470"></a>01470 <span class="preprocessor"></span><span class="preprocessor">#define  DMAC_MODE_ENABLE        0x00000002</span>
<a name="l01471"></a>01471 <span class="preprocessor"></span><span class="comment">/* 0x6404 --&gt; 0x6800 unused */</span>
<a name="l01472"></a>01472 
<a name="l01473"></a>01473 <span class="comment">/* GRC registers */</span>
<a name="l01474"></a>01474 <span class="preprocessor">#define GRC_MODE            0x00006800</span>
<a name="l01475"></a>01475 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MODE_UPD_ON_COAL       0x00000001</span>
<a name="l01476"></a>01476 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MODE_BSWAP_NONFRM_DATA 0x00000002</span>
<a name="l01477"></a>01477 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MODE_WSWAP_NONFRM_DATA 0x00000004</span>
<a name="l01478"></a>01478 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MODE_BSWAP_DATA        0x00000010</span>
<a name="l01479"></a>01479 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MODE_WSWAP_DATA        0x00000020</span>
<a name="l01480"></a>01480 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MODE_SPLITHDR      0x00000100</span>
<a name="l01481"></a>01481 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MODE_NOFRM_CRACKING    0x00000200</span>
<a name="l01482"></a>01482 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MODE_INCL_CRC      0x00000400</span>
<a name="l01483"></a>01483 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MODE_ALLOW_BAD_FRMS    0x00000800</span>
<a name="l01484"></a>01484 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MODE_NOIRQ_ON_SENDS    0x00002000</span>
<a name="l01485"></a>01485 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MODE_NOIRQ_ON_RCV      0x00004000</span>
<a name="l01486"></a>01486 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MODE_FORCE_PCI32BIT    0x00008000</span>
<a name="l01487"></a>01487 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MODE_HOST_STACKUP      0x00010000</span>
<a name="l01488"></a>01488 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MODE_HOST_SENDBDS      0x00020000</span>
<a name="l01489"></a>01489 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MODE_NO_TX_PHDR_CSUM   0x00100000</span>
<a name="l01490"></a>01490 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MODE_NVRAM_WR_ENABLE   0x00200000</span>
<a name="l01491"></a>01491 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MODE_NO_RX_PHDR_CSUM   0x00800000</span>
<a name="l01492"></a>01492 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MODE_IRQ_ON_TX_CPU_ATTN    0x01000000</span>
<a name="l01493"></a>01493 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MODE_IRQ_ON_RX_CPU_ATTN    0x02000000</span>
<a name="l01494"></a>01494 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MODE_IRQ_ON_MAC_ATTN   0x04000000</span>
<a name="l01495"></a>01495 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MODE_IRQ_ON_DMA_ATTN   0x08000000</span>
<a name="l01496"></a>01496 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MODE_IRQ_ON_FLOW_ATTN  0x10000000</span>
<a name="l01497"></a>01497 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MODE_4X_NIC_SEND_RINGS 0x20000000</span>
<a name="l01498"></a>01498 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MODE_MCAST_FRM_ENABLE  0x40000000</span>
<a name="l01499"></a>01499 <span class="preprocessor"></span><span class="preprocessor">#define GRC_MISC_CFG            0x00006804</span>
<a name="l01500"></a>01500 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MISC_CFG_CORECLK_RESET 0x00000001</span>
<a name="l01501"></a>01501 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MISC_CFG_PRESCALAR_MASK    0x000000fe</span>
<a name="l01502"></a>01502 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MISC_CFG_PRESCALAR_SHIFT   1</span>
<a name="l01503"></a>01503 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MISC_CFG_BOARD_ID_MASK 0x0001e000</span>
<a name="l01504"></a>01504 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MISC_CFG_BOARD_ID_5700 0x0001e000</span>
<a name="l01505"></a>01505 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MISC_CFG_BOARD_ID_5701 0x00000000</span>
<a name="l01506"></a>01506 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MISC_CFG_BOARD_ID_5702FE   0x00004000</span>
<a name="l01507"></a>01507 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MISC_CFG_BOARD_ID_5703 0x00000000</span>
<a name="l01508"></a>01508 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MISC_CFG_BOARD_ID_5703S    0x00002000</span>
<a name="l01509"></a>01509 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MISC_CFG_BOARD_ID_5704 0x00000000</span>
<a name="l01510"></a>01510 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MISC_CFG_BOARD_ID_5704CIOBE 0x00004000</span>
<a name="l01511"></a>01511 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MISC_CFG_BOARD_ID_5704_A2  0x00008000</span>
<a name="l01512"></a>01512 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MISC_CFG_BOARD_ID_5788 0x00010000</span>
<a name="l01513"></a>01513 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MISC_CFG_BOARD_ID_5788M    0x00018000</span>
<a name="l01514"></a>01514 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MISC_CFG_BOARD_ID_AC91002A1 0x00018000</span>
<a name="l01515"></a>01515 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MISC_CFG_EPHY_IDDQ     0x00200000</span>
<a name="l01516"></a>01516 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_MISC_CFG_KEEP_GPHY_POWER   0x04000000</span>
<a name="l01517"></a>01517 <span class="preprocessor"></span><span class="preprocessor">#define GRC_LOCAL_CTRL          0x00006808</span>
<a name="l01518"></a>01518 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_INT_ACTIVE     0x00000001</span>
<a name="l01519"></a>01519 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_CLEARINT       0x00000002</span>
<a name="l01520"></a>01520 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_SETINT     0x00000004</span>
<a name="l01521"></a>01521 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_INT_ON_ATTN    0x00000008</span>
<a name="l01522"></a>01522 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_GPIO_UART_SEL  0x00000010  </span><span class="comment">/* 5755 only */</span>
<a name="l01523"></a>01523 <span class="preprocessor">#define  GRC_LCLCTRL_USE_SIG_DETECT 0x00000010  </span><span class="comment">/* 5714/5780 only */</span>
<a name="l01524"></a>01524 <span class="preprocessor">#define  GRC_LCLCTRL_USE_EXT_SIG_DETECT 0x00000020  </span><span class="comment">/* 5714/5780 only */</span>
<a name="l01525"></a>01525 <span class="preprocessor">#define  GRC_LCLCTRL_GPIO_INPUT3    0x00000020</span>
<a name="l01526"></a>01526 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_GPIO_OE3       0x00000040</span>
<a name="l01527"></a>01527 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_GPIO_OUTPUT3   0x00000080</span>
<a name="l01528"></a>01528 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_GPIO_INPUT0    0x00000100</span>
<a name="l01529"></a>01529 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_GPIO_INPUT1    0x00000200</span>
<a name="l01530"></a>01530 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_GPIO_INPUT2    0x00000400</span>
<a name="l01531"></a>01531 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_GPIO_OE0       0x00000800</span>
<a name="l01532"></a>01532 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_GPIO_OE1       0x00001000</span>
<a name="l01533"></a>01533 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_GPIO_OE2       0x00002000</span>
<a name="l01534"></a>01534 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_GPIO_OUTPUT0   0x00004000</span>
<a name="l01535"></a>01535 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_GPIO_OUTPUT1   0x00008000</span>
<a name="l01536"></a>01536 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_GPIO_OUTPUT2   0x00010000</span>
<a name="l01537"></a>01537 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_EXTMEM_ENABLE  0x00020000</span>
<a name="l01538"></a>01538 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_MEMSZ_MASK     0x001c0000</span>
<a name="l01539"></a>01539 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_MEMSZ_256K     0x00000000</span>
<a name="l01540"></a>01540 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_MEMSZ_512K     0x00040000</span>
<a name="l01541"></a>01541 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_MEMSZ_1M       0x00080000</span>
<a name="l01542"></a>01542 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_MEMSZ_2M       0x000c0000</span>
<a name="l01543"></a>01543 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_MEMSZ_4M       0x00100000</span>
<a name="l01544"></a>01544 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_MEMSZ_8M       0x00140000</span>
<a name="l01545"></a>01545 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_MEMSZ_16M      0x00180000</span>
<a name="l01546"></a>01546 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_BANK_SELECT    0x00200000</span>
<a name="l01547"></a>01547 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_SSRAM_TYPE     0x00400000</span>
<a name="l01548"></a>01548 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_LCLCTRL_AUTO_SEEPROM   0x01000000</span>
<a name="l01549"></a>01549 <span class="preprocessor"></span><span class="preprocessor">#define GRC_TIMER           0x0000680c</span>
<a name="l01550"></a>01550 <span class="preprocessor"></span><span class="preprocessor">#define GRC_RX_CPU_EVENT        0x00006810</span>
<a name="l01551"></a>01551 <span class="preprocessor"></span><span class="preprocessor">#define  GRC_RX_CPU_DRIVER_EVENT    0x00004000</span>
<a name="l01552"></a>01552 <span class="preprocessor"></span><span class="preprocessor">#define GRC_RX_TIMER_REF        0x00006814</span>
<a name="l01553"></a>01553 <span class="preprocessor"></span><span class="preprocessor">#define GRC_RX_CPU_SEM          0x00006818</span>
<a name="l01554"></a>01554 <span class="preprocessor"></span><span class="preprocessor">#define GRC_REMOTE_RX_CPU_ATTN      0x0000681c</span>
<a name="l01555"></a>01555 <span class="preprocessor"></span><span class="preprocessor">#define GRC_TX_CPU_EVENT        0x00006820</span>
<a name="l01556"></a>01556 <span class="preprocessor"></span><span class="preprocessor">#define GRC_TX_TIMER_REF        0x00006824</span>
<a name="l01557"></a>01557 <span class="preprocessor"></span><span class="preprocessor">#define GRC_TX_CPU_SEM          0x00006828</span>
<a name="l01558"></a>01558 <span class="preprocessor"></span><span class="preprocessor">#define GRC_REMOTE_TX_CPU_ATTN      0x0000682c</span>
<a name="l01559"></a>01559 <span class="preprocessor"></span><span class="preprocessor">#define GRC_MEM_POWER_UP        0x00006830 </span><span class="comment">/* 64-bit */</span>
<a name="l01560"></a>01560 <span class="preprocessor">#define GRC_EEPROM_ADDR         0x00006838</span>
<a name="l01561"></a>01561 <span class="preprocessor"></span><span class="preprocessor">#define  EEPROM_ADDR_WRITE      0x00000000</span>
<a name="l01562"></a>01562 <span class="preprocessor"></span><span class="preprocessor">#define  EEPROM_ADDR_READ       0x80000000</span>
<a name="l01563"></a>01563 <span class="preprocessor"></span><span class="preprocessor">#define  EEPROM_ADDR_COMPLETE       0x40000000</span>
<a name="l01564"></a>01564 <span class="preprocessor"></span><span class="preprocessor">#define  EEPROM_ADDR_FSM_RESET      0x20000000</span>
<a name="l01565"></a>01565 <span class="preprocessor"></span><span class="preprocessor">#define  EEPROM_ADDR_DEVID_MASK     0x1c000000</span>
<a name="l01566"></a>01566 <span class="preprocessor"></span><span class="preprocessor">#define  EEPROM_ADDR_DEVID_SHIFT    26</span>
<a name="l01567"></a>01567 <span class="preprocessor"></span><span class="preprocessor">#define  EEPROM_ADDR_START      0x02000000</span>
<a name="l01568"></a>01568 <span class="preprocessor"></span><span class="preprocessor">#define  EEPROM_ADDR_CLKPERD_SHIFT  16</span>
<a name="l01569"></a>01569 <span class="preprocessor"></span><span class="preprocessor">#define  EEPROM_ADDR_ADDR_MASK      0x0000ffff</span>
<a name="l01570"></a>01570 <span class="preprocessor"></span><span class="preprocessor">#define  EEPROM_ADDR_ADDR_SHIFT     0</span>
<a name="l01571"></a>01571 <span class="preprocessor"></span><span class="preprocessor">#define  EEPROM_DEFAULT_CLOCK_PERIOD    0x60</span>
<a name="l01572"></a>01572 <span class="preprocessor"></span><span class="preprocessor">#define  EEPROM_CHIP_SIZE       (64 * 1024)</span>
<a name="l01573"></a>01573 <span class="preprocessor"></span><span class="preprocessor">#define GRC_EEPROM_DATA         0x0000683c</span>
<a name="l01574"></a>01574 <span class="preprocessor"></span><span class="preprocessor">#define GRC_EEPROM_CTRL         0x00006840</span>
<a name="l01575"></a>01575 <span class="preprocessor"></span><span class="preprocessor">#define GRC_MDI_CTRL            0x00006844</span>
<a name="l01576"></a>01576 <span class="preprocessor"></span><span class="preprocessor">#define GRC_SEEPROM_DELAY       0x00006848</span>
<a name="l01577"></a>01577 <span class="preprocessor"></span><span class="comment">/* 0x684c --&gt; 0x6890 unused */</span>
<a name="l01578"></a>01578 <span class="preprocessor">#define GRC_VCPU_EXT_CTRL       0x00006890</span>
<a name="l01579"></a>01579 <span class="preprocessor"></span><span class="preprocessor">#define GRC_VCPU_EXT_CTRL_HALT_CPU   0x00400000</span>
<a name="l01580"></a>01580 <span class="preprocessor"></span><span class="preprocessor">#define GRC_VCPU_EXT_CTRL_DISABLE_WOL    0x20000000</span>
<a name="l01581"></a>01581 <span class="preprocessor"></span><span class="preprocessor">#define GRC_FASTBOOT_PC         0x00006894  </span><span class="comment">/* 5752, 5755, 5787 */</span>
<a name="l01582"></a>01582 
<a name="l01583"></a>01583 <span class="comment">/* 0x6c00 --&gt; 0x7000 unused */</span>
<a name="l01584"></a>01584 
<a name="l01585"></a>01585 <span class="comment">/* NVRAM Control registers */</span>
<a name="l01586"></a>01586 <span class="preprocessor">#define NVRAM_CMD           0x00007000</span>
<a name="l01587"></a>01587 <span class="preprocessor"></span><span class="preprocessor">#define  NVRAM_CMD_RESET         0x00000001</span>
<a name="l01588"></a>01588 <span class="preprocessor"></span><span class="preprocessor">#define  NVRAM_CMD_DONE          0x00000008</span>
<a name="l01589"></a>01589 <span class="preprocessor"></span><span class="preprocessor">#define  NVRAM_CMD_GO            0x00000010</span>
<a name="l01590"></a>01590 <span class="preprocessor"></span><span class="preprocessor">#define  NVRAM_CMD_WR            0x00000020</span>
<a name="l01591"></a>01591 <span class="preprocessor"></span><span class="preprocessor">#define  NVRAM_CMD_RD            0x00000000</span>
<a name="l01592"></a>01592 <span class="preprocessor"></span><span class="preprocessor">#define  NVRAM_CMD_ERASE         0x00000040</span>
<a name="l01593"></a>01593 <span class="preprocessor"></span><span class="preprocessor">#define  NVRAM_CMD_FIRST         0x00000080</span>
<a name="l01594"></a>01594 <span class="preprocessor"></span><span class="preprocessor">#define  NVRAM_CMD_LAST          0x00000100</span>
<a name="l01595"></a>01595 <span class="preprocessor"></span><span class="preprocessor">#define  NVRAM_CMD_WREN          0x00010000</span>
<a name="l01596"></a>01596 <span class="preprocessor"></span><span class="preprocessor">#define  NVRAM_CMD_WRDI          0x00020000</span>
<a name="l01597"></a>01597 <span class="preprocessor"></span><span class="preprocessor">#define NVRAM_STAT          0x00007004</span>
<a name="l01598"></a>01598 <span class="preprocessor"></span><span class="preprocessor">#define NVRAM_WRDATA            0x00007008</span>
<a name="l01599"></a>01599 <span class="preprocessor"></span><span class="preprocessor">#define NVRAM_ADDR          0x0000700c</span>
<a name="l01600"></a>01600 <span class="preprocessor"></span><span class="preprocessor">#define  NVRAM_ADDR_MSK         0x00ffffff</span>
<a name="l01601"></a>01601 <span class="preprocessor"></span><span class="preprocessor">#define NVRAM_RDDATA            0x00007010</span>
<a name="l01602"></a>01602 <span class="preprocessor"></span><span class="preprocessor">#define NVRAM_CFG1          0x00007014</span>
<a name="l01603"></a>01603 <span class="preprocessor"></span><span class="preprocessor">#define  NVRAM_CFG1_FLASHIF_ENAB     0x00000001</span>
<a name="l01604"></a>01604 <span class="preprocessor"></span><span class="preprocessor">#define  NVRAM_CFG1_BUFFERED_MODE    0x00000002</span>
<a name="l01605"></a>01605 <span class="preprocessor"></span><span class="preprocessor">#define  NVRAM_CFG1_PASS_THRU        0x00000004</span>
<a name="l01606"></a>01606 <span class="preprocessor"></span><span class="preprocessor">#define  NVRAM_CFG1_STATUS_BITS      0x00000070</span>
<a name="l01607"></a>01607 <span class="preprocessor"></span><span class="preprocessor">#define  NVRAM_CFG1_BIT_BANG         0x00000008</span>
<a name="l01608"></a>01608 <span class="preprocessor"></span><span class="preprocessor">#define  NVRAM_CFG1_FLASH_SIZE       0x02000000</span>
<a name="l01609"></a>01609 <span class="preprocessor"></span><span class="preprocessor">#define  NVRAM_CFG1_COMPAT_BYPASS    0x80000000</span>
<a name="l01610"></a>01610 <span class="preprocessor"></span><span class="preprocessor">#define  NVRAM_CFG1_VENDOR_MASK      0x03000003</span>
<a name="l01611"></a>01611 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_VENDOR_ATMEL_EEPROM   0x02000000</span>
<a name="l01612"></a>01612 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_VENDOR_ATMEL_FLASH_BUFFERED   0x02000003</span>
<a name="l01613"></a>01613 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_VENDOR_ATMEL_FLASH_UNBUFFERED     0x00000003</span>
<a name="l01614"></a>01614 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_VENDOR_ST             0x03000001</span>
<a name="l01615"></a>01615 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_VENDOR_SAIFUN         0x01000003</span>
<a name="l01616"></a>01616 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_VENDOR_SST_SMALL      0x00000001</span>
<a name="l01617"></a>01617 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_VENDOR_SST_LARGE      0x02000001</span>
<a name="l01618"></a>01618 <span class="preprocessor"></span><span class="preprocessor">#define  NVRAM_CFG1_5752VENDOR_MASK  0x03c00003</span>
<a name="l01619"></a>01619 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5752VENDOR_ATMEL_EEPROM_64KHZ     0x00000000</span>
<a name="l01620"></a>01620 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5752VENDOR_ATMEL_EEPROM_376KHZ    0x02000000</span>
<a name="l01621"></a>01621 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5752VENDOR_ATMEL_FLASH_BUFFERED   0x02000003</span>
<a name="l01622"></a>01622 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5752VENDOR_ST_M45PE10     0x02400000</span>
<a name="l01623"></a>01623 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5752VENDOR_ST_M45PE20     0x02400002</span>
<a name="l01624"></a>01624 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5752VENDOR_ST_M45PE40     0x02400001</span>
<a name="l01625"></a>01625 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5755VENDOR_ATMEL_FLASH_1  0x03400001</span>
<a name="l01626"></a>01626 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5755VENDOR_ATMEL_FLASH_2  0x03400002</span>
<a name="l01627"></a>01627 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5755VENDOR_ATMEL_FLASH_3  0x03400000</span>
<a name="l01628"></a>01628 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5755VENDOR_ATMEL_FLASH_4  0x00000003</span>
<a name="l01629"></a>01629 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5755VENDOR_ATMEL_FLASH_5  0x02000003</span>
<a name="l01630"></a>01630 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5755VENDOR_ATMEL_EEPROM_64KHZ     0x03c00003</span>
<a name="l01631"></a>01631 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5755VENDOR_ATMEL_EEPROM_376KHZ    0x03c00002</span>
<a name="l01632"></a>01632 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5787VENDOR_ATMEL_EEPROM_64KHZ     0x03000003</span>
<a name="l01633"></a>01633 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5787VENDOR_ATMEL_EEPROM_376KHZ    0x03000002</span>
<a name="l01634"></a>01634 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5787VENDOR_MICRO_EEPROM_64KHZ     0x03000000</span>
<a name="l01635"></a>01635 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5787VENDOR_MICRO_EEPROM_376KHZ    0x02000000</span>
<a name="l01636"></a>01636 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5761VENDOR_ATMEL_MDB021D  0x00800003</span>
<a name="l01637"></a>01637 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5761VENDOR_ATMEL_MDB041D  0x00800000</span>
<a name="l01638"></a>01638 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5761VENDOR_ATMEL_MDB081D  0x00800002</span>
<a name="l01639"></a>01639 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5761VENDOR_ATMEL_MDB161D  0x00800001</span>
<a name="l01640"></a>01640 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5761VENDOR_ATMEL_ADB021D  0x00000003</span>
<a name="l01641"></a>01641 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5761VENDOR_ATMEL_ADB041D  0x00000000</span>
<a name="l01642"></a>01642 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5761VENDOR_ATMEL_ADB081D  0x00000002</span>
<a name="l01643"></a>01643 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5761VENDOR_ATMEL_ADB161D  0x00000001</span>
<a name="l01644"></a>01644 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5761VENDOR_ST_M_M45PE20   0x02800001</span>
<a name="l01645"></a>01645 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5761VENDOR_ST_M_M45PE40   0x02800000</span>
<a name="l01646"></a>01646 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5761VENDOR_ST_M_M45PE80   0x02800002</span>
<a name="l01647"></a>01647 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5761VENDOR_ST_M_M45PE16   0x02800003</span>
<a name="l01648"></a>01648 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5761VENDOR_ST_A_M45PE20   0x02000001</span>
<a name="l01649"></a>01649 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5761VENDOR_ST_A_M45PE40   0x02000000</span>
<a name="l01650"></a>01650 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5761VENDOR_ST_A_M45PE80   0x02000002</span>
<a name="l01651"></a>01651 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5761VENDOR_ST_A_M45PE16   0x02000003</span>
<a name="l01652"></a>01652 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_57780VENDOR_ATMEL_AT45DB011D 0x00400000</span>
<a name="l01653"></a>01653 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_57780VENDOR_ATMEL_AT45DB011B 0x03400000</span>
<a name="l01654"></a>01654 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_57780VENDOR_ATMEL_AT45DB021D 0x00400002</span>
<a name="l01655"></a>01655 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_57780VENDOR_ATMEL_AT45DB021B 0x03400002</span>
<a name="l01656"></a>01656 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_57780VENDOR_ATMEL_AT45DB041D 0x00400001</span>
<a name="l01657"></a>01657 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_57780VENDOR_ATMEL_AT45DB041B 0x03400001</span>
<a name="l01658"></a>01658 <span class="preprocessor"></span><span class="preprocessor">#define  NVRAM_CFG1_5752PAGE_SIZE_MASK   0x70000000</span>
<a name="l01659"></a>01659 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5752PAGE_SIZE_256     0x00000000</span>
<a name="l01660"></a>01660 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5752PAGE_SIZE_512     0x10000000</span>
<a name="l01661"></a>01661 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5752PAGE_SIZE_1K      0x20000000</span>
<a name="l01662"></a>01662 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5752PAGE_SIZE_2K      0x30000000</span>
<a name="l01663"></a>01663 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5752PAGE_SIZE_4K      0x40000000</span>
<a name="l01664"></a>01664 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5752PAGE_SIZE_264     0x50000000</span>
<a name="l01665"></a>01665 <span class="preprocessor"></span><span class="preprocessor">#define  FLASH_5752PAGE_SIZE_528     0x60000000</span>
<a name="l01666"></a>01666 <span class="preprocessor"></span><span class="preprocessor">#define NVRAM_CFG2          0x00007018</span>
<a name="l01667"></a>01667 <span class="preprocessor"></span><span class="preprocessor">#define NVRAM_CFG3          0x0000701c</span>
<a name="l01668"></a>01668 <span class="preprocessor"></span><span class="preprocessor">#define NVRAM_SWARB         0x00007020</span>
<a name="l01669"></a>01669 <span class="preprocessor"></span><span class="preprocessor">#define  SWARB_REQ_SET0          0x00000001</span>
<a name="l01670"></a>01670 <span class="preprocessor"></span><span class="preprocessor">#define  SWARB_REQ_SET1          0x00000002</span>
<a name="l01671"></a>01671 <span class="preprocessor"></span><span class="preprocessor">#define  SWARB_REQ_SET2          0x00000004</span>
<a name="l01672"></a>01672 <span class="preprocessor"></span><span class="preprocessor">#define  SWARB_REQ_SET3          0x00000008</span>
<a name="l01673"></a>01673 <span class="preprocessor"></span><span class="preprocessor">#define  SWARB_REQ_CLR0          0x00000010</span>
<a name="l01674"></a>01674 <span class="preprocessor"></span><span class="preprocessor">#define  SWARB_REQ_CLR1          0x00000020</span>
<a name="l01675"></a>01675 <span class="preprocessor"></span><span class="preprocessor">#define  SWARB_REQ_CLR2          0x00000040</span>
<a name="l01676"></a>01676 <span class="preprocessor"></span><span class="preprocessor">#define  SWARB_REQ_CLR3          0x00000080</span>
<a name="l01677"></a>01677 <span class="preprocessor"></span><span class="preprocessor">#define  SWARB_GNT0          0x00000100</span>
<a name="l01678"></a>01678 <span class="preprocessor"></span><span class="preprocessor">#define  SWARB_GNT1          0x00000200</span>
<a name="l01679"></a>01679 <span class="preprocessor"></span><span class="preprocessor">#define  SWARB_GNT2          0x00000400</span>
<a name="l01680"></a>01680 <span class="preprocessor"></span><span class="preprocessor">#define  SWARB_GNT3          0x00000800</span>
<a name="l01681"></a>01681 <span class="preprocessor"></span><span class="preprocessor">#define  SWARB_REQ0          0x00001000</span>
<a name="l01682"></a>01682 <span class="preprocessor"></span><span class="preprocessor">#define  SWARB_REQ1          0x00002000</span>
<a name="l01683"></a>01683 <span class="preprocessor"></span><span class="preprocessor">#define  SWARB_REQ2          0x00004000</span>
<a name="l01684"></a>01684 <span class="preprocessor"></span><span class="preprocessor">#define  SWARB_REQ3          0x00008000</span>
<a name="l01685"></a>01685 <span class="preprocessor"></span><span class="preprocessor">#define NVRAM_ACCESS            0x00007024</span>
<a name="l01686"></a>01686 <span class="preprocessor"></span><span class="preprocessor">#define  ACCESS_ENABLE           0x00000001</span>
<a name="l01687"></a>01687 <span class="preprocessor"></span><span class="preprocessor">#define  ACCESS_WR_ENABLE        0x00000002</span>
<a name="l01688"></a>01688 <span class="preprocessor"></span><span class="preprocessor">#define NVRAM_WRITE1            0x00007028</span>
<a name="l01689"></a>01689 <span class="preprocessor"></span><span class="comment">/* 0x702c unused */</span>
<a name="l01690"></a>01690 
<a name="l01691"></a>01691 <span class="preprocessor">#define NVRAM_ADDR_LOCKOUT      0x00007030</span>
<a name="l01692"></a>01692 <span class="preprocessor"></span><span class="comment">/* 0x7034 --&gt; 0x7500 unused */</span>
<a name="l01693"></a>01693 
<a name="l01694"></a>01694 <span class="preprocessor">#define OTP_MODE            0x00007500</span>
<a name="l01695"></a>01695 <span class="preprocessor"></span><span class="preprocessor">#define OTP_MODE_OTP_THRU_GRC        0x00000001</span>
<a name="l01696"></a>01696 <span class="preprocessor"></span><span class="preprocessor">#define OTP_CTRL            0x00007504</span>
<a name="l01697"></a>01697 <span class="preprocessor"></span><span class="preprocessor">#define OTP_CTRL_OTP_PROG_ENABLE     0x00200000</span>
<a name="l01698"></a>01698 <span class="preprocessor"></span><span class="preprocessor">#define OTP_CTRL_OTP_CMD_READ        0x00000000</span>
<a name="l01699"></a>01699 <span class="preprocessor"></span><span class="preprocessor">#define OTP_CTRL_OTP_CMD_INIT        0x00000008</span>
<a name="l01700"></a>01700 <span class="preprocessor"></span><span class="preprocessor">#define OTP_CTRL_OTP_CMD_START       0x00000001</span>
<a name="l01701"></a>01701 <span class="preprocessor"></span><span class="preprocessor">#define OTP_STATUS          0x00007508</span>
<a name="l01702"></a>01702 <span class="preprocessor"></span><span class="preprocessor">#define OTP_STATUS_CMD_DONE      0x00000001</span>
<a name="l01703"></a>01703 <span class="preprocessor"></span><span class="preprocessor">#define OTP_ADDRESS         0x0000750c</span>
<a name="l01704"></a>01704 <span class="preprocessor"></span><span class="preprocessor">#define OTP_ADDRESS_MAGIC1       0x000000a0</span>
<a name="l01705"></a>01705 <span class="preprocessor"></span><span class="preprocessor">#define OTP_ADDRESS_MAGIC2       0x00000080</span>
<a name="l01706"></a>01706 <span class="preprocessor"></span><span class="comment">/* 0x7510 unused */</span>
<a name="l01707"></a>01707 
<a name="l01708"></a>01708 <span class="preprocessor">#define OTP_READ_DATA           0x00007514</span>
<a name="l01709"></a>01709 <span class="preprocessor"></span><span class="comment">/* 0x7518 --&gt; 0x7c04 unused */</span>
<a name="l01710"></a>01710 
<a name="l01711"></a>01711 <span class="preprocessor">#define PCIE_TRANSACTION_CFG        0x00007c04</span>
<a name="l01712"></a>01712 <span class="preprocessor"></span><span class="preprocessor">#define PCIE_TRANS_CFG_1SHOT_MSI     0x20000000</span>
<a name="l01713"></a>01713 <span class="preprocessor"></span><span class="preprocessor">#define PCIE_TRANS_CFG_LOM       0x00000020</span>
<a name="l01714"></a>01714 <span class="preprocessor"></span>
<a name="l01715"></a>01715 <span class="preprocessor">#define PCIE_PWR_MGMT_THRESH        0x00007d28</span>
<a name="l01716"></a>01716 <span class="preprocessor"></span><span class="preprocessor">#define PCIE_PWR_MGMT_L1_THRESH_MSK  0x0000ff00</span>
<a name="l01717"></a>01717 <span class="preprocessor"></span><span class="preprocessor">#define PCIE_PWR_MGMT_L1_THRESH_4MS  0x0000ff00</span>
<a name="l01718"></a>01718 <span class="preprocessor"></span><span class="preprocessor">#define PCIE_PWR_MGMT_EXT_ASPM_TMR_EN    0x01000000</span>
<a name="l01719"></a>01719 <span class="preprocessor"></span>
<a name="l01720"></a>01720 <span class="preprocessor">#define PCIE_LINK_CTRL          0x00007d54</span>
<a name="l01721"></a>01721 <span class="preprocessor"></span><span class="preprocessor">#define  PCIE_LINK_CTRL_L1_PLL_PD_EN     0x00000008</span>
<a name="l01722"></a>01722 <span class="preprocessor"></span><span class="preprocessor">#define  PCIE_LINK_CTRL_L1_PLL_PD_DIS    0x00000080</span>
<a name="l01723"></a>01723 <span class="preprocessor"></span>
<a name="l01724"></a>01724 <span class="preprocessor">#define TG3_PCIE_EIDLE_DELAY        0x00007e70</span>
<a name="l01725"></a>01725 <span class="preprocessor"></span><span class="preprocessor">#define  TG3_PCIE_EIDLE_DELAY_MASK   0x0000001f</span>
<a name="l01726"></a>01726 <span class="preprocessor"></span><span class="preprocessor">#define  TG3_PCIE_EIDLE_DELAY_13_CLKS    0x0000000c</span>
<a name="l01727"></a>01727 <span class="preprocessor"></span>
<a name="l01728"></a>01728 <span class="comment">/* OTP bit definitions */</span>
<a name="l01729"></a>01729 <span class="preprocessor">#define TG3_OTP_AGCTGT_MASK     0x000000e0</span>
<a name="l01730"></a>01730 <span class="preprocessor"></span><span class="preprocessor">#define TG3_OTP_AGCTGT_SHIFT        1</span>
<a name="l01731"></a>01731 <span class="preprocessor"></span><span class="preprocessor">#define TG3_OTP_HPFFLTR_MASK        0x00000300</span>
<a name="l01732"></a>01732 <span class="preprocessor"></span><span class="preprocessor">#define TG3_OTP_HPFFLTR_SHIFT       1</span>
<a name="l01733"></a>01733 <span class="preprocessor"></span><span class="preprocessor">#define TG3_OTP_HPFOVER_MASK        0x00000400</span>
<a name="l01734"></a>01734 <span class="preprocessor"></span><span class="preprocessor">#define TG3_OTP_HPFOVER_SHIFT       1</span>
<a name="l01735"></a>01735 <span class="preprocessor"></span><span class="preprocessor">#define TG3_OTP_LPFDIS_MASK     0x00000800</span>
<a name="l01736"></a>01736 <span class="preprocessor"></span><span class="preprocessor">#define TG3_OTP_LPFDIS_SHIFT        11</span>
<a name="l01737"></a>01737 <span class="preprocessor"></span><span class="preprocessor">#define TG3_OTP_VDAC_MASK       0xff000000</span>
<a name="l01738"></a>01738 <span class="preprocessor"></span><span class="preprocessor">#define TG3_OTP_VDAC_SHIFT      24</span>
<a name="l01739"></a>01739 <span class="preprocessor"></span><span class="preprocessor">#define TG3_OTP_10BTAMP_MASK        0x0000f000</span>
<a name="l01740"></a>01740 <span class="preprocessor"></span><span class="preprocessor">#define TG3_OTP_10BTAMP_SHIFT       8</span>
<a name="l01741"></a>01741 <span class="preprocessor"></span><span class="preprocessor">#define TG3_OTP_ROFF_MASK       0x00e00000</span>
<a name="l01742"></a>01742 <span class="preprocessor"></span><span class="preprocessor">#define TG3_OTP_ROFF_SHIFT      11</span>
<a name="l01743"></a>01743 <span class="preprocessor"></span><span class="preprocessor">#define TG3_OTP_RCOFF_MASK      0x001c0000</span>
<a name="l01744"></a>01744 <span class="preprocessor"></span><span class="preprocessor">#define TG3_OTP_RCOFF_SHIFT     16</span>
<a name="l01745"></a>01745 <span class="preprocessor"></span>
<a name="l01746"></a>01746 <span class="preprocessor">#define TG3_OTP_DEFAULT         0x286c1640</span>
<a name="l01747"></a>01747 <span class="preprocessor"></span>
<a name="l01748"></a>01748 <span class="comment">/* Hardware Selfboot NVRAM layout */</span>
<a name="l01749"></a>01749 <span class="preprocessor">#define TG3_NVM_HWSB_CFG1       0x00000004</span>
<a name="l01750"></a>01750 <span class="preprocessor"></span><span class="preprocessor">#define  TG3_NVM_HWSB_CFG1_MAJMSK   0xf8000000</span>
<a name="l01751"></a>01751 <span class="preprocessor"></span><span class="preprocessor">#define  TG3_NVM_HWSB_CFG1_MAJSFT   27</span>
<a name="l01752"></a>01752 <span class="preprocessor"></span><span class="preprocessor">#define  TG3_NVM_HWSB_CFG1_MINMSK   0x07c00000</span>
<a name="l01753"></a>01753 <span class="preprocessor"></span><span class="preprocessor">#define  TG3_NVM_HWSB_CFG1_MINSFT   22</span>
<a name="l01754"></a>01754 <span class="preprocessor"></span>
<a name="l01755"></a>01755 <span class="preprocessor">#define TG3_EEPROM_MAGIC        0x669955aa</span>
<a name="l01756"></a>01756 <span class="preprocessor"></span><span class="preprocessor">#define TG3_EEPROM_MAGIC_FW     0xa5000000</span>
<a name="l01757"></a>01757 <span class="preprocessor"></span><span class="preprocessor">#define TG3_EEPROM_MAGIC_FW_MSK     0xff000000</span>
<a name="l01758"></a>01758 <span class="preprocessor"></span><span class="preprocessor">#define TG3_EEPROM_SB_FORMAT_MASK   0x00e00000</span>
<a name="l01759"></a>01759 <span class="preprocessor"></span><span class="preprocessor">#define TG3_EEPROM_SB_FORMAT_1      0x00200000</span>
<a name="l01760"></a>01760 <span class="preprocessor"></span><span class="preprocessor">#define TG3_EEPROM_SB_REVISION_MASK 0x001f0000</span>
<a name="l01761"></a>01761 <span class="preprocessor"></span><span class="preprocessor">#define TG3_EEPROM_SB_REVISION_0    0x00000000</span>
<a name="l01762"></a>01762 <span class="preprocessor"></span><span class="preprocessor">#define TG3_EEPROM_SB_REVISION_2    0x00020000</span>
<a name="l01763"></a>01763 <span class="preprocessor"></span><span class="preprocessor">#define TG3_EEPROM_SB_REVISION_3    0x00030000</span>
<a name="l01764"></a>01764 <span class="preprocessor"></span><span class="preprocessor">#define TG3_EEPROM_MAGIC_HW     0xabcd</span>
<a name="l01765"></a>01765 <span class="preprocessor"></span><span class="preprocessor">#define TG3_EEPROM_MAGIC_HW_MSK     0xffff</span>
<a name="l01766"></a>01766 <span class="preprocessor"></span>
<a name="l01767"></a>01767 <span class="preprocessor">#define TG3_NVM_DIR_START       0x18</span>
<a name="l01768"></a>01768 <span class="preprocessor"></span><span class="preprocessor">#define TG3_NVM_DIR_END         0x78</span>
<a name="l01769"></a>01769 <span class="preprocessor"></span><span class="preprocessor">#define TG3_NVM_DIRENT_SIZE     0xc</span>
<a name="l01770"></a>01770 <span class="preprocessor"></span><span class="preprocessor">#define TG3_NVM_DIRTYPE_SHIFT       24</span>
<a name="l01771"></a>01771 <span class="preprocessor"></span><span class="preprocessor">#define TG3_NVM_DIRTYPE_ASFINI      1</span>
<a name="l01772"></a>01772 <span class="preprocessor"></span><span class="preprocessor">#define TG3_NVM_PTREV_BCVER     0x94</span>
<a name="l01773"></a>01773 <span class="preprocessor"></span><span class="preprocessor">#define TG3_NVM_BCVER_MAJMSK        0x0000ff00</span>
<a name="l01774"></a>01774 <span class="preprocessor"></span><span class="preprocessor">#define TG3_NVM_BCVER_MAJSFT        8</span>
<a name="l01775"></a>01775 <span class="preprocessor"></span><span class="preprocessor">#define TG3_NVM_BCVER_MINMSK        0x000000ff</span>
<a name="l01776"></a>01776 <span class="preprocessor"></span>
<a name="l01777"></a>01777 <span class="preprocessor">#define TG3_EEPROM_SB_F1R0_EDH_OFF  0x10</span>
<a name="l01778"></a>01778 <span class="preprocessor"></span><span class="preprocessor">#define TG3_EEPROM_SB_F1R2_EDH_OFF  0x14</span>
<a name="l01779"></a>01779 <span class="preprocessor"></span><span class="preprocessor">#define TG3_EEPROM_SB_F1R2_MBA_OFF  0x10</span>
<a name="l01780"></a>01780 <span class="preprocessor"></span><span class="preprocessor">#define TG3_EEPROM_SB_F1R3_EDH_OFF  0x18</span>
<a name="l01781"></a>01781 <span class="preprocessor"></span><span class="preprocessor">#define TG3_EEPROM_SB_EDH_MAJ_MASK  0x00000700</span>
<a name="l01782"></a>01782 <span class="preprocessor"></span><span class="preprocessor">#define TG3_EEPROM_SB_EDH_MAJ_SHFT  8</span>
<a name="l01783"></a>01783 <span class="preprocessor"></span><span class="preprocessor">#define TG3_EEPROM_SB_EDH_MIN_MASK  0x000000ff</span>
<a name="l01784"></a>01784 <span class="preprocessor"></span><span class="preprocessor">#define TG3_EEPROM_SB_EDH_BLD_MASK  0x0000f800</span>
<a name="l01785"></a>01785 <span class="preprocessor"></span><span class="preprocessor">#define TG3_EEPROM_SB_EDH_BLD_SHFT  11</span>
<a name="l01786"></a>01786 <span class="preprocessor"></span>
<a name="l01787"></a>01787 
<a name="l01788"></a>01788 <span class="comment">/* 32K Window into NIC internal memory */</span>
<a name="l01789"></a>01789 <span class="preprocessor">#define NIC_SRAM_WIN_BASE       0x00008000</span>
<a name="l01790"></a>01790 <span class="preprocessor"></span>
<a name="l01791"></a>01791 <span class="comment">/* Offsets into first 32k of NIC internal memory. */</span>
<a name="l01792"></a>01792 <span class="preprocessor">#define NIC_SRAM_PAGE_ZERO      0x00000000</span>
<a name="l01793"></a>01793 <span class="preprocessor"></span><span class="preprocessor">#define NIC_SRAM_SEND_RCB       0x00000100 </span><span class="comment">/* 16 * TG3_BDINFO_... */</span>
<a name="l01794"></a>01794 <span class="preprocessor">#define NIC_SRAM_RCV_RET_RCB        0x00000200 </span><span class="comment">/* 16 * TG3_BDINFO_... */</span>
<a name="l01795"></a>01795 <span class="preprocessor">#define NIC_SRAM_STATS_BLK      0x00000300</span>
<a name="l01796"></a>01796 <span class="preprocessor"></span><span class="preprocessor">#define NIC_SRAM_STATUS_BLK     0x00000b00</span>
<a name="l01797"></a>01797 <span class="preprocessor"></span>
<a name="l01798"></a>01798 <span class="preprocessor">#define NIC_SRAM_FIRMWARE_MBOX      0x00000b50</span>
<a name="l01799"></a>01799 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_FIRMWARE_MBOX_MAGIC1   0x4B657654</span>
<a name="l01800"></a>01800 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_FIRMWARE_MBOX_MAGIC2   0x4861764b </span><span class="comment">/* !dma on linkchg */</span>
<a name="l01801"></a>01801 
<a name="l01802"></a>01802 <span class="preprocessor">#define NIC_SRAM_DATA_SIG       0x00000b54</span>
<a name="l01803"></a>01803 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_DATA_SIG_MAGIC     0x4b657654 </span><span class="comment">/* ascii for &#39;KevT&#39; */</span>
<a name="l01804"></a>01804 
<a name="l01805"></a>01805 <span class="preprocessor">#define NIC_SRAM_DATA_CFG           0x00000b58</span>
<a name="l01806"></a>01806 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_DATA_CFG_LED_MODE_MASK     0x0000000c</span>
<a name="l01807"></a>01807 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_DATA_CFG_LED_MODE_MAC      0x00000000</span>
<a name="l01808"></a>01808 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_DATA_CFG_LED_MODE_PHY_1    0x00000004</span>
<a name="l01809"></a>01809 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_DATA_CFG_LED_MODE_PHY_2    0x00000008</span>
<a name="l01810"></a>01810 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_DATA_CFG_PHY_TYPE_MASK     0x00000030</span>
<a name="l01811"></a>01811 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_DATA_CFG_PHY_TYPE_UNKNOWN  0x00000000</span>
<a name="l01812"></a>01812 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_DATA_CFG_PHY_TYPE_COPPER   0x00000010</span>
<a name="l01813"></a>01813 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_DATA_CFG_PHY_TYPE_FIBER    0x00000020</span>
<a name="l01814"></a>01814 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_DATA_CFG_WOL_ENABLE        0x00000040</span>
<a name="l01815"></a>01815 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_DATA_CFG_ASF_ENABLE        0x00000080</span>
<a name="l01816"></a>01816 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_DATA_CFG_EEPROM_WP         0x00000100</span>
<a name="l01817"></a>01817 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_DATA_CFG_MINI_PCI      0x00001000</span>
<a name="l01818"></a>01818 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_DATA_CFG_FIBER_WOL         0x00004000</span>
<a name="l01819"></a>01819 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_DATA_CFG_NO_GPIO2      0x00100000</span>
<a name="l01820"></a>01820 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_DATA_CFG_APE_ENABLE        0x00200000</span>
<a name="l01821"></a>01821 <span class="preprocessor"></span>
<a name="l01822"></a>01822 <span class="preprocessor">#define NIC_SRAM_DATA_VER           0x00000b5c</span>
<a name="l01823"></a>01823 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_DATA_VER_SHIFT         16</span>
<a name="l01824"></a>01824 <span class="preprocessor"></span>
<a name="l01825"></a>01825 <span class="preprocessor">#define NIC_SRAM_DATA_PHY_ID        0x00000b74</span>
<a name="l01826"></a>01826 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_DATA_PHY_ID1_MASK  0xffff0000</span>
<a name="l01827"></a>01827 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_DATA_PHY_ID2_MASK  0x0000ffff</span>
<a name="l01828"></a>01828 <span class="preprocessor"></span>
<a name="l01829"></a>01829 <span class="preprocessor">#define NIC_SRAM_FW_CMD_MBOX        0x00000b78</span>
<a name="l01830"></a>01830 <span class="preprocessor"></span><span class="preprocessor">#define  FWCMD_NICDRV_ALIVE      0x00000001</span>
<a name="l01831"></a>01831 <span class="preprocessor"></span><span class="preprocessor">#define  FWCMD_NICDRV_PAUSE_FW       0x00000002</span>
<a name="l01832"></a>01832 <span class="preprocessor"></span><span class="preprocessor">#define  FWCMD_NICDRV_IPV4ADDR_CHG   0x00000003</span>
<a name="l01833"></a>01833 <span class="preprocessor"></span><span class="preprocessor">#define  FWCMD_NICDRV_IPV6ADDR_CHG   0x00000004</span>
<a name="l01834"></a>01834 <span class="preprocessor"></span><span class="preprocessor">#define  FWCMD_NICDRV_FIX_DMAR       0x00000005</span>
<a name="l01835"></a>01835 <span class="preprocessor"></span><span class="preprocessor">#define  FWCMD_NICDRV_FIX_DMAW       0x00000006</span>
<a name="l01836"></a>01836 <span class="preprocessor"></span><span class="preprocessor">#define  FWCMD_NICDRV_LINK_UPDATE    0x0000000c</span>
<a name="l01837"></a>01837 <span class="preprocessor"></span><span class="preprocessor">#define  FWCMD_NICDRV_ALIVE2         0x0000000d</span>
<a name="l01838"></a>01838 <span class="preprocessor"></span><span class="preprocessor">#define  FWCMD_NICDRV_ALIVE3         0x0000000e</span>
<a name="l01839"></a>01839 <span class="preprocessor"></span><span class="preprocessor">#define NIC_SRAM_FW_CMD_LEN_MBOX    0x00000b7c</span>
<a name="l01840"></a>01840 <span class="preprocessor"></span><span class="preprocessor">#define NIC_SRAM_FW_CMD_DATA_MBOX   0x00000b80</span>
<a name="l01841"></a>01841 <span class="preprocessor"></span><span class="preprocessor">#define NIC_SRAM_FW_ASF_STATUS_MBOX 0x00000c00</span>
<a name="l01842"></a>01842 <span class="preprocessor"></span><span class="preprocessor">#define NIC_SRAM_FW_DRV_STATE_MBOX  0x00000c04</span>
<a name="l01843"></a>01843 <span class="preprocessor"></span><span class="preprocessor">#define  DRV_STATE_START         0x00000001</span>
<a name="l01844"></a>01844 <span class="preprocessor"></span><span class="preprocessor">#define  DRV_STATE_START_DONE        0x80000001</span>
<a name="l01845"></a>01845 <span class="preprocessor"></span><span class="preprocessor">#define  DRV_STATE_UNLOAD        0x00000002</span>
<a name="l01846"></a>01846 <span class="preprocessor"></span><span class="preprocessor">#define  DRV_STATE_UNLOAD_DONE       0x80000002</span>
<a name="l01847"></a>01847 <span class="preprocessor"></span><span class="preprocessor">#define  DRV_STATE_WOL           0x00000003</span>
<a name="l01848"></a>01848 <span class="preprocessor"></span><span class="preprocessor">#define  DRV_STATE_SUSPEND       0x00000004</span>
<a name="l01849"></a>01849 <span class="preprocessor"></span>
<a name="l01850"></a>01850 <span class="preprocessor">#define NIC_SRAM_FW_RESET_TYPE_MBOX 0x00000c08</span>
<a name="l01851"></a>01851 <span class="preprocessor"></span>
<a name="l01852"></a>01852 <span class="preprocessor">#define NIC_SRAM_MAC_ADDR_HIGH_MBOX 0x00000c14</span>
<a name="l01853"></a>01853 <span class="preprocessor"></span><span class="preprocessor">#define NIC_SRAM_MAC_ADDR_LOW_MBOX  0x00000c18</span>
<a name="l01854"></a>01854 <span class="preprocessor"></span>
<a name="l01855"></a>01855 <span class="preprocessor">#define NIC_SRAM_WOL_MBOX       0x00000d30</span>
<a name="l01856"></a>01856 <span class="preprocessor"></span><span class="preprocessor">#define  WOL_SIGNATURE           0x474c0000</span>
<a name="l01857"></a>01857 <span class="preprocessor"></span><span class="preprocessor">#define  WOL_DRV_STATE_SHUTDOWN      0x00000001</span>
<a name="l01858"></a>01858 <span class="preprocessor"></span><span class="preprocessor">#define  WOL_DRV_WOL             0x00000002</span>
<a name="l01859"></a>01859 <span class="preprocessor"></span><span class="preprocessor">#define  WOL_SET_MAGIC_PKT       0x00000004</span>
<a name="l01860"></a>01860 <span class="preprocessor"></span>
<a name="l01861"></a>01861 <span class="preprocessor">#define NIC_SRAM_DATA_CFG_2     0x00000d38</span>
<a name="l01862"></a>01862 <span class="preprocessor"></span>
<a name="l01863"></a>01863 <span class="preprocessor">#define  NIC_SRAM_DATA_CFG_2_APD_EN  0x00000400</span>
<a name="l01864"></a>01864 <span class="preprocessor"></span><span class="preprocessor">#define  SHASTA_EXT_LED_MODE_MASK    0x00018000</span>
<a name="l01865"></a>01865 <span class="preprocessor"></span><span class="preprocessor">#define  SHASTA_EXT_LED_LEGACY       0x00000000</span>
<a name="l01866"></a>01866 <span class="preprocessor"></span><span class="preprocessor">#define  SHASTA_EXT_LED_SHARED       0x00008000</span>
<a name="l01867"></a>01867 <span class="preprocessor"></span><span class="preprocessor">#define  SHASTA_EXT_LED_MAC      0x00010000</span>
<a name="l01868"></a>01868 <span class="preprocessor"></span><span class="preprocessor">#define  SHASTA_EXT_LED_COMBO        0x00018000</span>
<a name="l01869"></a>01869 <span class="preprocessor"></span>
<a name="l01870"></a>01870 <span class="preprocessor">#define NIC_SRAM_DATA_CFG_3     0x00000d3c</span>
<a name="l01871"></a>01871 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_ASPM_DEBOUNCE      0x00000002</span>
<a name="l01872"></a>01872 <span class="preprocessor"></span>
<a name="l01873"></a>01873 <span class="preprocessor">#define NIC_SRAM_DATA_CFG_4     0x00000d60</span>
<a name="l01874"></a>01874 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_GMII_MODE      0x00000002</span>
<a name="l01875"></a>01875 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_RGMII_INBAND_DISABLE   0x00000004</span>
<a name="l01876"></a>01876 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_RGMII_EXT_IBND_RX_EN   0x00000008</span>
<a name="l01877"></a>01877 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_RGMII_EXT_IBND_TX_EN   0x00000010</span>
<a name="l01878"></a>01878 <span class="preprocessor"></span>
<a name="l01879"></a>01879 <span class="preprocessor">#define NIC_SRAM_RX_MINI_BUFFER_DESC    0x00001000</span>
<a name="l01880"></a>01880 <span class="preprocessor"></span>
<a name="l01881"></a>01881 <span class="preprocessor">#define NIC_SRAM_DMA_DESC_POOL_BASE 0x00002000</span>
<a name="l01882"></a>01882 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_DMA_DESC_POOL_SIZE     0x00002000</span>
<a name="l01883"></a>01883 <span class="preprocessor"></span><span class="preprocessor">#define NIC_SRAM_TX_BUFFER_DESC     0x00004000 </span><span class="comment">/* 512 entries */</span>
<a name="l01884"></a>01884 <span class="preprocessor">#define NIC_SRAM_RX_BUFFER_DESC     0x00006000 </span><span class="comment">/* 256 entries */</span>
<a name="l01885"></a>01885 <span class="preprocessor">#define NIC_SRAM_RX_JUMBO_BUFFER_DESC   0x00007000 </span><span class="comment">/* 256 entries */</span>
<a name="l01886"></a>01886 <span class="preprocessor">#define NIC_SRAM_MBUF_POOL_BASE     0x00008000</span>
<a name="l01887"></a>01887 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_MBUF_POOL_SIZE96   0x00018000</span>
<a name="l01888"></a>01888 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_MBUF_POOL_SIZE64   0x00010000</span>
<a name="l01889"></a>01889 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_MBUF_POOL_BASE5705    0x00010000</span>
<a name="l01890"></a>01890 <span class="preprocessor"></span><span class="preprocessor">#define  NIC_SRAM_MBUF_POOL_SIZE5705    0x0000e000</span>
<a name="l01891"></a>01891 <span class="preprocessor"></span>
<a name="l01892"></a>01892 
<a name="l01893"></a>01893 <span class="comment">/* Currently this is fixed. */</span>
<a name="l01894"></a>01894 <span class="preprocessor">#define TG3_PHY_PCIE_ADDR       0x00</span>
<a name="l01895"></a>01895 <span class="preprocessor"></span><span class="preprocessor">#define TG3_PHY_MII_ADDR        0x01</span>
<a name="l01896"></a>01896 <span class="preprocessor"></span>
<a name="l01897"></a>01897 
<a name="l01898"></a>01898 <span class="comment">/*** Tigon3 specific PHY PCIE registers. ***/</span>
<a name="l01899"></a>01899 
<a name="l01900"></a>01900 <span class="preprocessor">#define TG3_PCIEPHY_BLOCK_ADDR      0x1f</span>
<a name="l01901"></a>01901 <span class="preprocessor"></span><span class="preprocessor">#define  TG3_PCIEPHY_XGXS_BLK1      0x0801</span>
<a name="l01902"></a>01902 <span class="preprocessor"></span><span class="preprocessor">#define  TG3_PCIEPHY_TXB_BLK        0x0861</span>
<a name="l01903"></a>01903 <span class="preprocessor"></span><span class="preprocessor">#define  TG3_PCIEPHY_BLOCK_SHIFT    4</span>
<a name="l01904"></a>01904 <span class="preprocessor"></span>
<a name="l01905"></a>01905 <span class="comment">/* TG3_PCIEPHY_TXB_BLK */</span>
<a name="l01906"></a>01906 <span class="preprocessor">#define TG3_PCIEPHY_TX0CTRL1        0x15</span>
<a name="l01907"></a>01907 <span class="preprocessor"></span><span class="preprocessor">#define  TG3_PCIEPHY_TX0CTRL1_TXOCM 0x0003</span>
<a name="l01908"></a>01908 <span class="preprocessor"></span><span class="preprocessor">#define  TG3_PCIEPHY_TX0CTRL1_RDCTL 0x0008</span>
<a name="l01909"></a>01909 <span class="preprocessor"></span><span class="preprocessor">#define  TG3_PCIEPHY_TX0CTRL1_TXCMV 0x0030</span>
<a name="l01910"></a>01910 <span class="preprocessor"></span><span class="preprocessor">#define  TG3_PCIEPHY_TX0CTRL1_TKSEL 0x0040</span>
<a name="l01911"></a>01911 <span class="preprocessor"></span><span class="preprocessor">#define  TG3_PCIEPHY_TX0CTRL1_NB_EN 0x0400</span>
<a name="l01912"></a>01912 <span class="preprocessor"></span>
<a name="l01913"></a>01913 <span class="comment">/* TG3_PCIEPHY_XGXS_BLK1 */</span>
<a name="l01914"></a>01914 <span class="preprocessor">#define TG3_PCIEPHY_PWRMGMT4        0x1a</span>
<a name="l01915"></a>01915 <span class="preprocessor"></span><span class="preprocessor">#define TG3_PCIEPHY_PWRMGMT4_L1PLLPD_EN 0x0038</span>
<a name="l01916"></a>01916 <span class="preprocessor"></span><span class="preprocessor">#define TG3_PCIEPHY_PWRMGMT4_LOWPWR_EN  0x4000</span>
<a name="l01917"></a>01917 <span class="preprocessor"></span>
<a name="l01918"></a>01918 
<a name="l01919"></a>01919 <span class="comment">/*** Tigon3 specific PHY MII registers. ***/</span>
<a name="l01920"></a>01920 <span class="preprocessor">#define  TG3_BMCR_SPEED1000     0x0040</span>
<a name="l01921"></a>01921 <span class="preprocessor"></span>
<a name="l01922"></a>01922 <span class="preprocessor">#define MII_TG3_CTRL            0x09 </span><span class="comment">/* 1000-baseT control register */</span>
<a name="l01923"></a>01923 <span class="preprocessor">#define  MII_TG3_CTRL_ADV_1000_HALF 0x0100</span>
<a name="l01924"></a>01924 <span class="preprocessor"></span><span class="preprocessor">#define  MII_TG3_CTRL_ADV_1000_FULL 0x0200</span>
<a name="l01925"></a>01925 <span class="preprocessor"></span><span class="preprocessor">#define  MII_TG3_CTRL_AS_MASTER     0x0800</span>
<a name="l01926"></a>01926 <span class="preprocessor"></span><span class="preprocessor">#define  MII_TG3_CTRL_ENABLE_AS_MASTER  0x1000</span>
<a name="l01927"></a>01927 <span class="preprocessor"></span>
<a name="l01928"></a>01928 <span class="preprocessor">#define MII_TG3_EXT_CTRL        0x10 </span><span class="comment">/* Extended control register */</span>
<a name="l01929"></a>01929 <span class="preprocessor">#define  MII_TG3_EXT_CTRL_FIFO_ELASTIC  0x0001</span>
<a name="l01930"></a>01930 <span class="preprocessor"></span><span class="preprocessor">#define  MII_TG3_EXT_CTRL_LNK3_LED_MODE 0x0002</span>
<a name="l01931"></a>01931 <span class="preprocessor"></span><span class="preprocessor">#define  MII_TG3_EXT_CTRL_FORCE_LED_OFF 0x0008</span>
<a name="l01932"></a>01932 <span class="preprocessor"></span><span class="preprocessor">#define  MII_TG3_EXT_CTRL_TBI       0x8000</span>
<a name="l01933"></a>01933 <span class="preprocessor"></span>
<a name="l01934"></a>01934 <span class="preprocessor">#define MII_TG3_EXT_STAT        0x11 </span><span class="comment">/* Extended status register */</span>
<a name="l01935"></a>01935 <span class="preprocessor">#define  MII_TG3_EXT_STAT_LPASS     0x0100</span>
<a name="l01936"></a>01936 <span class="preprocessor"></span>
<a name="l01937"></a>01937 <span class="preprocessor">#define MII_TG3_DSP_RW_PORT     0x15 </span><span class="comment">/* DSP coefficient read/write port */</span>
<a name="l01938"></a>01938 
<a name="l01939"></a>01939 <span class="preprocessor">#define MII_TG3_DSP_ADDRESS     0x17 </span><span class="comment">/* DSP address register */</span>
<a name="l01940"></a>01940 
<a name="l01941"></a>01941 <span class="preprocessor">#define MII_TG3_DSP_TAP1        0x0001</span>
<a name="l01942"></a>01942 <span class="preprocessor"></span><span class="preprocessor">#define  MII_TG3_DSP_TAP1_AGCTGT_DFLT   0x0007</span>
<a name="l01943"></a>01943 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_DSP_AADJ1CH0        0x001f</span>
<a name="l01944"></a>01944 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_DSP_AADJ1CH3        0x601f</span>
<a name="l01945"></a>01945 <span class="preprocessor"></span><span class="preprocessor">#define  MII_TG3_DSP_AADJ1CH3_ADCCKADJ  0x0002</span>
<a name="l01946"></a>01946 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_DSP_EXP8        0x0708</span>
<a name="l01947"></a>01947 <span class="preprocessor"></span><span class="preprocessor">#define  MII_TG3_DSP_EXP8_REJ2MHz   0x0001</span>
<a name="l01948"></a>01948 <span class="preprocessor"></span><span class="preprocessor">#define  MII_TG3_DSP_EXP8_AEDW      0x0200</span>
<a name="l01949"></a>01949 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_DSP_EXP75       0x0f75</span>
<a name="l01950"></a>01950 <span class="preprocessor"></span><span class="preprocessor">#define  MII_TG3_DSP_EXP75_SUP_CM_OSC   0x0001</span>
<a name="l01951"></a>01951 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_DSP_EXP96       0x0f96</span>
<a name="l01952"></a>01952 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_DSP_EXP97       0x0f97</span>
<a name="l01953"></a>01953 <span class="preprocessor"></span>
<a name="l01954"></a>01954 <span class="preprocessor">#define MII_TG3_AUX_CTRL        0x18 </span><span class="comment">/* auxilliary control register */</span>
<a name="l01955"></a>01955 
<a name="l01956"></a>01956 <span class="preprocessor">#define MII_TG3_AUXCTL_PCTL_100TX_LPWR  0x0010</span>
<a name="l01957"></a>01957 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_AUXCTL_PCTL_SPR_ISOLATE 0x0020</span>
<a name="l01958"></a>01958 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_AUXCTL_PCTL_VREG_11V    0x0180</span>
<a name="l01959"></a>01959 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_AUXCTL_SHDWSEL_PWRCTL   0x0002</span>
<a name="l01960"></a>01960 <span class="preprocessor"></span>
<a name="l01961"></a>01961 <span class="preprocessor">#define MII_TG3_AUXCTL_MISC_WREN    0x8000</span>
<a name="l01962"></a>01962 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_AUXCTL_MISC_FORCE_AMDIX 0x0200</span>
<a name="l01963"></a>01963 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_AUXCTL_MISC_RDSEL_MISC  0x7000</span>
<a name="l01964"></a>01964 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_AUXCTL_SHDWSEL_MISC 0x0007</span>
<a name="l01965"></a>01965 <span class="preprocessor"></span>
<a name="l01966"></a>01966 <span class="preprocessor">#define MII_TG3_AUXCTL_ACTL_SMDSP_ENA   0x0800</span>
<a name="l01967"></a>01967 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_AUXCTL_ACTL_TX_6DB  0x0400</span>
<a name="l01968"></a>01968 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_AUXCTL_SHDWSEL_AUXCTL   0x0000</span>
<a name="l01969"></a>01969 <span class="preprocessor"></span>
<a name="l01970"></a>01970 <span class="preprocessor">#define MII_TG3_AUX_STAT        0x19 </span><span class="comment">/* auxilliary status register */</span>
<a name="l01971"></a>01971 <span class="preprocessor">#define MII_TG3_AUX_STAT_LPASS      0x0004</span>
<a name="l01972"></a>01972 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_AUX_STAT_SPDMASK    0x0700</span>
<a name="l01973"></a>01973 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_AUX_STAT_10HALF     0x0100</span>
<a name="l01974"></a>01974 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_AUX_STAT_10FULL     0x0200</span>
<a name="l01975"></a>01975 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_AUX_STAT_100HALF    0x0300</span>
<a name="l01976"></a>01976 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_AUX_STAT_100_4      0x0400</span>
<a name="l01977"></a>01977 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_AUX_STAT_100FULL    0x0500</span>
<a name="l01978"></a>01978 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_AUX_STAT_1000HALF   0x0600</span>
<a name="l01979"></a>01979 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_AUX_STAT_1000FULL   0x0700</span>
<a name="l01980"></a>01980 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_AUX_STAT_100        0x0008</span>
<a name="l01981"></a>01981 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_AUX_STAT_FULL       0x0001</span>
<a name="l01982"></a>01982 <span class="preprocessor"></span>
<a name="l01983"></a>01983 <span class="preprocessor">#define MII_TG3_ISTAT           0x1a </span><span class="comment">/* IRQ status register */</span>
<a name="l01984"></a>01984 <span class="preprocessor">#define MII_TG3_IMASK           0x1b </span><span class="comment">/* IRQ mask register */</span>
<a name="l01985"></a>01985 
<a name="l01986"></a>01986 <span class="comment">/* ISTAT/IMASK event bits */</span>
<a name="l01987"></a>01987 <span class="preprocessor">#define MII_TG3_INT_LINKCHG     0x0002</span>
<a name="l01988"></a>01988 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_INT_SPEEDCHG        0x0004</span>
<a name="l01989"></a>01989 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_INT_DUPLEXCHG       0x0008</span>
<a name="l01990"></a>01990 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_INT_ANEG_PAGE_RX    0x0400</span>
<a name="l01991"></a>01991 <span class="preprocessor"></span>
<a name="l01992"></a>01992 <span class="preprocessor">#define MII_TG3_MISC_SHDW       0x1c</span>
<a name="l01993"></a>01993 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_MISC_SHDW_WREN      0x8000</span>
<a name="l01994"></a>01994 <span class="preprocessor"></span>
<a name="l01995"></a>01995 <span class="preprocessor">#define MII_TG3_MISC_SHDW_APD_WKTM_84MS 0x0001</span>
<a name="l01996"></a>01996 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_MISC_SHDW_APD_ENABLE    0x0020</span>
<a name="l01997"></a>01997 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_MISC_SHDW_APD_SEL   0x2800</span>
<a name="l01998"></a>01998 <span class="preprocessor"></span>
<a name="l01999"></a>01999 <span class="preprocessor">#define MII_TG3_MISC_SHDW_SCR5_C125OE   0x0001</span>
<a name="l02000"></a>02000 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_MISC_SHDW_SCR5_DLLAPD   0x0002</span>
<a name="l02001"></a>02001 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_MISC_SHDW_SCR5_SDTL 0x0004</span>
<a name="l02002"></a>02002 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_MISC_SHDW_SCR5_DLPTLM   0x0008</span>
<a name="l02003"></a>02003 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_MISC_SHDW_SCR5_LPED 0x0010</span>
<a name="l02004"></a>02004 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_MISC_SHDW_SCR5_SEL  0x1400</span>
<a name="l02005"></a>02005 <span class="preprocessor"></span>
<a name="l02006"></a>02006 <span class="preprocessor">#define MII_TG3_TEST1           0x1e</span>
<a name="l02007"></a>02007 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_TEST1_TRIM_EN       0x0010</span>
<a name="l02008"></a>02008 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_TEST1_CRC_EN        0x8000</span>
<a name="l02009"></a>02009 <span class="preprocessor"></span>
<a name="l02010"></a>02010 
<a name="l02011"></a>02011 <span class="comment">/* Fast Ethernet Tranceiver definitions */</span>
<a name="l02012"></a>02012 <span class="preprocessor">#define MII_TG3_FET_PTEST       0x17</span>
<a name="l02013"></a>02013 <span class="preprocessor"></span><span class="preprocessor">#define  MII_TG3_FET_PTEST_FRC_TX_LINK  0x1000</span>
<a name="l02014"></a>02014 <span class="preprocessor"></span><span class="preprocessor">#define  MII_TG3_FET_PTEST_FRC_TX_LOCK  0x0800</span>
<a name="l02015"></a>02015 <span class="preprocessor"></span>
<a name="l02016"></a>02016 <span class="preprocessor">#define MII_TG3_FET_TEST        0x1f</span>
<a name="l02017"></a>02017 <span class="preprocessor"></span><span class="preprocessor">#define  MII_TG3_FET_SHADOW_EN      0x0080</span>
<a name="l02018"></a>02018 <span class="preprocessor"></span>
<a name="l02019"></a>02019 <span class="preprocessor">#define MII_TG3_FET_SHDW_MISCCTRL   0x10</span>
<a name="l02020"></a>02020 <span class="preprocessor"></span><span class="preprocessor">#define  MII_TG3_FET_SHDW_MISCCTRL_MDIX 0x4000</span>
<a name="l02021"></a>02021 <span class="preprocessor"></span>
<a name="l02022"></a>02022 <span class="preprocessor">#define MII_TG3_FET_SHDW_AUXMODE4   0x1a</span>
<a name="l02023"></a>02023 <span class="preprocessor"></span><span class="preprocessor">#define MII_TG3_FET_SHDW_AUXMODE4_SBPD  0x0008</span>
<a name="l02024"></a>02024 <span class="preprocessor"></span>
<a name="l02025"></a>02025 <span class="preprocessor">#define MII_TG3_FET_SHDW_AUXSTAT2   0x1b</span>
<a name="l02026"></a>02026 <span class="preprocessor"></span><span class="preprocessor">#define  MII_TG3_FET_SHDW_AUXSTAT2_APD  0x0020</span>
<a name="l02027"></a>02027 <span class="preprocessor"></span>
<a name="l02028"></a>02028 
<a name="l02029"></a>02029 <span class="comment">/* APE registers.  Accessible through BAR1 */</span>
<a name="l02030"></a>02030 <span class="preprocessor">#define TG3_APE_EVENT           0x000c</span>
<a name="l02031"></a>02031 <span class="preprocessor"></span><span class="preprocessor">#define  APE_EVENT_1             0x00000001</span>
<a name="l02032"></a>02032 <span class="preprocessor"></span><span class="preprocessor">#define TG3_APE_LOCK_REQ        0x002c</span>
<a name="l02033"></a>02033 <span class="preprocessor"></span><span class="preprocessor">#define  APE_LOCK_REQ_DRIVER         0x00001000</span>
<a name="l02034"></a>02034 <span class="preprocessor"></span><span class="preprocessor">#define TG3_APE_LOCK_GRANT      0x004c</span>
<a name="l02035"></a>02035 <span class="preprocessor"></span><span class="preprocessor">#define  APE_LOCK_GRANT_DRIVER       0x00001000</span>
<a name="l02036"></a>02036 <span class="preprocessor"></span><span class="preprocessor">#define TG3_APE_SEG_SIG         0x4000</span>
<a name="l02037"></a>02037 <span class="preprocessor"></span><span class="preprocessor">#define  APE_SEG_SIG_MAGIC       0x41504521</span>
<a name="l02038"></a>02038 <span class="preprocessor"></span>
<a name="l02039"></a>02039 <span class="comment">/* APE shared memory.  Accessible through BAR1 */</span>
<a name="l02040"></a>02040 <span class="preprocessor">#define TG3_APE_FW_STATUS       0x400c</span>
<a name="l02041"></a>02041 <span class="preprocessor"></span><span class="preprocessor">#define  APE_FW_STATUS_READY         0x00000100</span>
<a name="l02042"></a>02042 <span class="preprocessor"></span><span class="preprocessor">#define TG3_APE_FW_VERSION      0x4018</span>
<a name="l02043"></a>02043 <span class="preprocessor"></span><span class="preprocessor">#define  APE_FW_VERSION_MAJMSK       0xff000000</span>
<a name="l02044"></a>02044 <span class="preprocessor"></span><span class="preprocessor">#define  APE_FW_VERSION_MAJSFT       24</span>
<a name="l02045"></a>02045 <span class="preprocessor"></span><span class="preprocessor">#define  APE_FW_VERSION_MINMSK       0x00ff0000</span>
<a name="l02046"></a>02046 <span class="preprocessor"></span><span class="preprocessor">#define  APE_FW_VERSION_MINSFT       16</span>
<a name="l02047"></a>02047 <span class="preprocessor"></span><span class="preprocessor">#define  APE_FW_VERSION_REVMSK       0x0000ff00</span>
<a name="l02048"></a>02048 <span class="preprocessor"></span><span class="preprocessor">#define  APE_FW_VERSION_REVSFT       8</span>
<a name="l02049"></a>02049 <span class="preprocessor"></span><span class="preprocessor">#define  APE_FW_VERSION_BLDMSK       0x000000ff</span>
<a name="l02050"></a>02050 <span class="preprocessor"></span><span class="preprocessor">#define TG3_APE_HOST_SEG_SIG        0x4200</span>
<a name="l02051"></a>02051 <span class="preprocessor"></span><span class="preprocessor">#define  APE_HOST_SEG_SIG_MAGIC      0x484f5354</span>
<a name="l02052"></a>02052 <span class="preprocessor"></span><span class="preprocessor">#define TG3_APE_HOST_SEG_LEN        0x4204</span>
<a name="l02053"></a>02053 <span class="preprocessor"></span><span class="preprocessor">#define  APE_HOST_SEG_LEN_MAGIC      0x0000001c</span>
<a name="l02054"></a>02054 <span class="preprocessor"></span><span class="preprocessor">#define TG3_APE_HOST_INIT_COUNT     0x4208</span>
<a name="l02055"></a>02055 <span class="preprocessor"></span><span class="preprocessor">#define TG3_APE_HOST_DRIVER_ID      0x420c</span>
<a name="l02056"></a>02056 <span class="preprocessor"></span><span class="preprocessor">#define  APE_HOST_DRIVER_ID_MAGIC    0xf0035100</span>
<a name="l02057"></a>02057 <span class="preprocessor"></span><span class="preprocessor">#define TG3_APE_HOST_BEHAVIOR       0x4210</span>
<a name="l02058"></a>02058 <span class="preprocessor"></span><span class="preprocessor">#define  APE_HOST_BEHAV_NO_PHYLOCK   0x00000001</span>
<a name="l02059"></a>02059 <span class="preprocessor"></span><span class="preprocessor">#define TG3_APE_HOST_HEARTBEAT_INT_MS   0x4214</span>
<a name="l02060"></a>02060 <span class="preprocessor"></span><span class="preprocessor">#define  APE_HOST_HEARTBEAT_INT_DISABLE  0</span>
<a name="l02061"></a>02061 <span class="preprocessor"></span><span class="preprocessor">#define  APE_HOST_HEARTBEAT_INT_5SEC     5000</span>
<a name="l02062"></a>02062 <span class="preprocessor"></span><span class="preprocessor">#define TG3_APE_HOST_HEARTBEAT_COUNT    0x4218</span>
<a name="l02063"></a>02063 <span class="preprocessor"></span>
<a name="l02064"></a>02064 <span class="preprocessor">#define TG3_APE_EVENT_STATUS        0x4300</span>
<a name="l02065"></a>02065 <span class="preprocessor"></span>
<a name="l02066"></a>02066 <span class="preprocessor">#define  APE_EVENT_STATUS_DRIVER_EVNT    0x00000010</span>
<a name="l02067"></a>02067 <span class="preprocessor"></span><span class="preprocessor">#define  APE_EVENT_STATUS_STATE_CHNGE    0x00000500</span>
<a name="l02068"></a>02068 <span class="preprocessor"></span><span class="preprocessor">#define  APE_EVENT_STATUS_STATE_START    0x00010000</span>
<a name="l02069"></a>02069 <span class="preprocessor"></span><span class="preprocessor">#define  APE_EVENT_STATUS_STATE_UNLOAD   0x00020000</span>
<a name="l02070"></a>02070 <span class="preprocessor"></span><span class="preprocessor">#define  APE_EVENT_STATUS_STATE_WOL  0x00030000</span>
<a name="l02071"></a>02071 <span class="preprocessor"></span><span class="preprocessor">#define  APE_EVENT_STATUS_STATE_SUSPEND  0x00040000</span>
<a name="l02072"></a>02072 <span class="preprocessor"></span><span class="preprocessor">#define  APE_EVENT_STATUS_EVENT_PENDING  0x80000000</span>
<a name="l02073"></a>02073 <span class="preprocessor"></span>
<a name="l02074"></a>02074 <span class="comment">/* APE convenience enumerations. */</span>
<a name="l02075"></a>02075 <span class="preprocessor">#define TG3_APE_LOCK_GRC                1</span>
<a name="l02076"></a>02076 <span class="preprocessor"></span><span class="preprocessor">#define TG3_APE_LOCK_MEM                4</span>
<a name="l02077"></a>02077 <span class="preprocessor"></span>
<a name="l02078"></a>02078 
<a name="l02079"></a>02079 
<a name="l02080"></a>02080 <span class="comment">/* There are two ways to manage the TX descriptors on the tigon3.</span>
<a name="l02081"></a>02081 <span class="comment"> * Either the descriptors are in host DMA&#39;able memory, or they</span>
<a name="l02082"></a>02082 <span class="comment"> * exist only in the cards on-chip SRAM.  All 16 send bds are under</span>
<a name="l02083"></a>02083 <span class="comment"> * the same mode, they may not be configured individually.</span>
<a name="l02084"></a>02084 <span class="comment"> *</span>
<a name="l02085"></a>02085 <span class="comment"> * This driver always uses host memory TX descriptors.</span>
<a name="l02086"></a>02086 <span class="comment"> *</span>
<a name="l02087"></a>02087 <span class="comment"> * To use host memory TX descriptors:</span>
<a name="l02088"></a>02088 <span class="comment"> *  1) Set GRC_MODE_HOST_SENDBDS in GRC_MODE register.</span>
<a name="l02089"></a>02089 <span class="comment"> *     Make sure GRC_MODE_4X_NIC_SEND_RINGS is clear.</span>
<a name="l02090"></a>02090 <span class="comment"> *  2) Allocate DMA&#39;able memory.</span>
<a name="l02091"></a>02091 <span class="comment"> *  3) In NIC_SRAM_SEND_RCB (of desired index) of on-chip SRAM:</span>
<a name="l02092"></a>02092 <span class="comment"> *     a) Set TG3_BDINFO_HOST_ADDR to DMA address of memory</span>
<a name="l02093"></a>02093 <span class="comment"> *        obtained in step 2</span>
<a name="l02094"></a>02094 <span class="comment"> *     b) Set TG3_BDINFO_NIC_ADDR to NIC_SRAM_TX_BUFFER_DESC.</span>
<a name="l02095"></a>02095 <span class="comment"> *     c) Set len field of TG3_BDINFO_MAXLEN_FLAGS to number</span>
<a name="l02096"></a>02096 <span class="comment"> *            of TX descriptors.  Leave flags field clear.</span>
<a name="l02097"></a>02097 <span class="comment"> *  4) Access TX descriptors via host memory.  The chip</span>
<a name="l02098"></a>02098 <span class="comment"> *     will refetch into local SRAM as needed when producer</span>
<a name="l02099"></a>02099 <span class="comment"> *     index mailboxes are updated.</span>
<a name="l02100"></a>02100 <span class="comment"> *</span>
<a name="l02101"></a>02101 <span class="comment"> * To use on-chip TX descriptors:</span>
<a name="l02102"></a>02102 <span class="comment"> *  1) Set GRC_MODE_4X_NIC_SEND_RINGS in GRC_MODE register.</span>
<a name="l02103"></a>02103 <span class="comment"> *     Make sure GRC_MODE_HOST_SENDBDS is clear.</span>
<a name="l02104"></a>02104 <span class="comment"> *  2) In NIC_SRAM_SEND_RCB (of desired index) of on-chip SRAM:</span>
<a name="l02105"></a>02105 <span class="comment"> *     a) Set TG3_BDINFO_HOST_ADDR to zero.</span>
<a name="l02106"></a>02106 <span class="comment"> *     b) Set TG3_BDINFO_NIC_ADDR to NIC_SRAM_TX_BUFFER_DESC</span>
<a name="l02107"></a>02107 <span class="comment"> *     c) TG3_BDINFO_MAXLEN_FLAGS is don&#39;t care.</span>
<a name="l02108"></a>02108 <span class="comment"> *  3) Access TX descriptors directly in on-chip SRAM</span>
<a name="l02109"></a>02109 <span class="comment"> *     using normal {read,write}l().  (and not using</span>
<a name="l02110"></a>02110 <span class="comment"> *         pointer dereferencing of ioremap()&#39;d memory like</span>
<a name="l02111"></a>02111 <span class="comment"> *     the broken Broadcom driver does)</span>
<a name="l02112"></a>02112 <span class="comment"> *</span>
<a name="l02113"></a>02113 <span class="comment"> * Note that BDINFO_FLAGS_DISABLED should be set in the flags field of</span>
<a name="l02114"></a>02114 <span class="comment"> * TG3_BDINFO_MAXLEN_FLAGS of all unused SEND_RCB indices.</span>
<a name="l02115"></a>02115 <span class="comment"> */</span>
<a name="l02116"></a>02116 <span class="keyword">struct </span><a class="code" href="structtg3__tx__buffer__desc.html">tg3_tx_buffer_desc</a> {
<a name="l02117"></a>02117     u32             addr_hi;
<a name="l02118"></a>02118     u32             addr_lo;
<a name="l02119"></a>02119 
<a name="l02120"></a>02120     u32             len_flags;
<a name="l02121"></a>02121 <span class="preprocessor">#define TXD_FLAG_TCPUDP_CSUM        0x0001</span>
<a name="l02122"></a>02122 <span class="preprocessor"></span><span class="preprocessor">#define TXD_FLAG_IP_CSUM        0x0002</span>
<a name="l02123"></a>02123 <span class="preprocessor"></span><span class="preprocessor">#define TXD_FLAG_END            0x0004</span>
<a name="l02124"></a>02124 <span class="preprocessor"></span><span class="preprocessor">#define TXD_FLAG_IP_FRAG        0x0008</span>
<a name="l02125"></a>02125 <span class="preprocessor"></span><span class="preprocessor">#define TXD_FLAG_IP_FRAG_END        0x0010</span>
<a name="l02126"></a>02126 <span class="preprocessor"></span><span class="preprocessor">#define TXD_FLAG_VLAN           0x0040</span>
<a name="l02127"></a>02127 <span class="preprocessor"></span><span class="preprocessor">#define TXD_FLAG_COAL_NOW       0x0080</span>
<a name="l02128"></a>02128 <span class="preprocessor"></span><span class="preprocessor">#define TXD_FLAG_CPU_PRE_DMA        0x0100</span>
<a name="l02129"></a>02129 <span class="preprocessor"></span><span class="preprocessor">#define TXD_FLAG_CPU_POST_DMA       0x0200</span>
<a name="l02130"></a>02130 <span class="preprocessor"></span><span class="preprocessor">#define TXD_FLAG_ADD_SRC_ADDR       0x1000</span>
<a name="l02131"></a>02131 <span class="preprocessor"></span><span class="preprocessor">#define TXD_FLAG_CHOOSE_SRC_ADDR    0x6000</span>
<a name="l02132"></a>02132 <span class="preprocessor"></span><span class="preprocessor">#define TXD_FLAG_NO_CRC         0x8000</span>
<a name="l02133"></a>02133 <span class="preprocessor"></span><span class="preprocessor">#define TXD_LEN_SHIFT           16</span>
<a name="l02134"></a>02134 <span class="preprocessor"></span>
<a name="l02135"></a>02135     u32             <a class="code" href="structvlan__tag.html">vlan_tag</a>;
<a name="l02136"></a>02136 <span class="preprocessor">#define TXD_VLAN_TAG_SHIFT      0</span>
<a name="l02137"></a>02137 <span class="preprocessor"></span><span class="preprocessor">#define TXD_MSS_SHIFT           16</span>
<a name="l02138"></a>02138 <span class="preprocessor"></span>};
<a name="l02139"></a>02139 
<a name="l02140"></a>02140 <span class="preprocessor">#define TXD_ADDR            0x00UL </span><span class="comment">/* 64-bit */</span>
<a name="l02141"></a>02141 <span class="preprocessor">#define TXD_LEN_FLAGS           0x08UL </span><span class="comment">/* 32-bit (upper 16-bits are len) */</span>
<a name="l02142"></a>02142 <span class="preprocessor">#define TXD_VLAN_TAG            0x0cUL </span><span class="comment">/* 32-bit (upper 16-bits are tag) */</span>
<a name="l02143"></a>02143 <span class="preprocessor">#define TXD_SIZE            0x10UL</span>
<a name="l02144"></a>02144 <span class="preprocessor"></span>
<a name="l02145"></a>02145 <span class="keyword">struct </span><a class="code" href="structtg3__rx__buffer__desc.html">tg3_rx_buffer_desc</a> {
<a name="l02146"></a>02146     u32             addr_hi;
<a name="l02147"></a>02147     u32             addr_lo;
<a name="l02148"></a>02148 
<a name="l02149"></a>02149     u32             idx_len;
<a name="l02150"></a>02150 <span class="preprocessor">#define RXD_IDX_MASK    0xffff0000</span>
<a name="l02151"></a>02151 <span class="preprocessor"></span><span class="preprocessor">#define RXD_IDX_SHIFT   16</span>
<a name="l02152"></a>02152 <span class="preprocessor"></span><span class="preprocessor">#define RXD_LEN_MASK    0x0000ffff</span>
<a name="l02153"></a>02153 <span class="preprocessor"></span><span class="preprocessor">#define RXD_LEN_SHIFT   0</span>
<a name="l02154"></a>02154 <span class="preprocessor"></span>
<a name="l02155"></a>02155     u32             type_flags;
<a name="l02156"></a>02156 <span class="preprocessor">#define RXD_TYPE_SHIFT  16</span>
<a name="l02157"></a>02157 <span class="preprocessor"></span><span class="preprocessor">#define RXD_FLAGS_SHIFT 0</span>
<a name="l02158"></a>02158 <span class="preprocessor"></span>
<a name="l02159"></a>02159 <span class="preprocessor">#define RXD_FLAG_END            0x0004</span>
<a name="l02160"></a>02160 <span class="preprocessor"></span><span class="preprocessor">#define RXD_FLAG_MINI           0x0800</span>
<a name="l02161"></a>02161 <span class="preprocessor"></span><span class="preprocessor">#define RXD_FLAG_JUMBO          0x0020</span>
<a name="l02162"></a>02162 <span class="preprocessor"></span><span class="preprocessor">#define RXD_FLAG_VLAN           0x0040</span>
<a name="l02163"></a>02163 <span class="preprocessor"></span><span class="preprocessor">#define RXD_FLAG_ERROR          0x0400</span>
<a name="l02164"></a>02164 <span class="preprocessor"></span><span class="preprocessor">#define RXD_FLAG_IP_CSUM        0x1000</span>
<a name="l02165"></a>02165 <span class="preprocessor"></span><span class="preprocessor">#define RXD_FLAG_TCPUDP_CSUM        0x2000</span>
<a name="l02166"></a>02166 <span class="preprocessor"></span><span class="preprocessor">#define RXD_FLAG_IS_TCP         0x4000</span>
<a name="l02167"></a>02167 <span class="preprocessor"></span>
<a name="l02168"></a>02168     u32             ip_tcp_csum;
<a name="l02169"></a>02169 <span class="preprocessor">#define RXD_IPCSUM_MASK     0xffff0000</span>
<a name="l02170"></a>02170 <span class="preprocessor"></span><span class="preprocessor">#define RXD_IPCSUM_SHIFT    16</span>
<a name="l02171"></a>02171 <span class="preprocessor"></span><span class="preprocessor">#define RXD_TCPCSUM_MASK    0x0000ffff</span>
<a name="l02172"></a>02172 <span class="preprocessor"></span><span class="preprocessor">#define RXD_TCPCSUM_SHIFT   0</span>
<a name="l02173"></a>02173 <span class="preprocessor"></span>
<a name="l02174"></a>02174     u32             err_vlan;
<a name="l02175"></a>02175 
<a name="l02176"></a>02176 <span class="preprocessor">#define RXD_VLAN_MASK           0x0000ffff</span>
<a name="l02177"></a>02177 <span class="preprocessor"></span>
<a name="l02178"></a>02178 <span class="preprocessor">#define RXD_ERR_BAD_CRC         0x00010000</span>
<a name="l02179"></a>02179 <span class="preprocessor"></span><span class="preprocessor">#define RXD_ERR_COLLISION       0x00020000</span>
<a name="l02180"></a>02180 <span class="preprocessor"></span><span class="preprocessor">#define RXD_ERR_LINK_LOST       0x00040000</span>
<a name="l02181"></a>02181 <span class="preprocessor"></span><span class="preprocessor">#define RXD_ERR_PHY_DECODE      0x00080000</span>
<a name="l02182"></a>02182 <span class="preprocessor"></span><span class="preprocessor">#define RXD_ERR_ODD_NIBBLE_RCVD_MII 0x00100000</span>
<a name="l02183"></a>02183 <span class="preprocessor"></span><span class="preprocessor">#define RXD_ERR_MAC_ABRT        0x00200000</span>
<a name="l02184"></a>02184 <span class="preprocessor"></span><span class="preprocessor">#define RXD_ERR_TOO_SMALL       0x00400000</span>
<a name="l02185"></a>02185 <span class="preprocessor"></span><span class="preprocessor">#define RXD_ERR_NO_RESOURCES        0x00800000</span>
<a name="l02186"></a>02186 <span class="preprocessor"></span><span class="preprocessor">#define RXD_ERR_HUGE_FRAME      0x01000000</span>
<a name="l02187"></a>02187 <span class="preprocessor"></span><span class="preprocessor">#define RXD_ERR_MASK            0xffff0000</span>
<a name="l02188"></a>02188 <span class="preprocessor"></span>
<a name="l02189"></a>02189     u32             reserved;
<a name="l02190"></a>02190     u32             opaque;
<a name="l02191"></a>02191 <span class="preprocessor">#define RXD_OPAQUE_INDEX_MASK       0x0000ffff</span>
<a name="l02192"></a>02192 <span class="preprocessor"></span><span class="preprocessor">#define RXD_OPAQUE_INDEX_SHIFT      0</span>
<a name="l02193"></a>02193 <span class="preprocessor"></span><span class="preprocessor">#define RXD_OPAQUE_RING_STD     0x00010000</span>
<a name="l02194"></a>02194 <span class="preprocessor"></span><span class="preprocessor">#define RXD_OPAQUE_RING_JUMBO       0x00020000</span>
<a name="l02195"></a>02195 <span class="preprocessor"></span><span class="preprocessor">#define RXD_OPAQUE_RING_MINI        0x00040000</span>
<a name="l02196"></a>02196 <span class="preprocessor"></span><span class="preprocessor">#define RXD_OPAQUE_RING_MASK        0x00070000</span>
<a name="l02197"></a>02197 <span class="preprocessor"></span>};
<a name="l02198"></a>02198 
<a name="l02199"></a>02199 <span class="keyword">struct </span><a class="code" href="structtg3__ext__rx__buffer__desc.html">tg3_ext_rx_buffer_desc</a> {
<a name="l02200"></a>02200     <span class="keyword">struct </span>{
<a name="l02201"></a>02201         u32         addr_hi;
<a name="l02202"></a>02202         u32         addr_lo;
<a name="l02203"></a>02203     }               addrlist[3];
<a name="l02204"></a>02204     u32             len2_len1;
<a name="l02205"></a>02205     u32             resv_len3;
<a name="l02206"></a>02206     <span class="keyword">struct </span><a class="code" href="structtg3__rx__buffer__desc.html">tg3_rx_buffer_desc</a>   std;
<a name="l02207"></a>02207 };
<a name="l02208"></a>02208 
<a name="l02209"></a>02209 <span class="comment">/* We only use this when testing out the DMA engine</span>
<a name="l02210"></a>02210 <span class="comment"> * at probe time.  This is the internal format of buffer</span>
<a name="l02211"></a>02211 <span class="comment"> * descriptors used by the chip at NIC_SRAM_DMA_DESCS.</span>
<a name="l02212"></a>02212 <span class="comment"> */</span>
<a name="l02213"></a>02213 <span class="keyword">struct </span><a class="code" href="structtg3__internal__buffer__desc.html">tg3_internal_buffer_desc</a> {
<a name="l02214"></a>02214     u32             addr_hi;
<a name="l02215"></a>02215     u32             addr_lo;
<a name="l02216"></a>02216     u32             nic_mbuf;
<a name="l02217"></a>02217     <span class="comment">/* XXX FIX THIS */</span>
<a name="l02218"></a>02218 <span class="preprocessor">#ifdef __BIG_ENDIAN</span>
<a name="l02219"></a>02219 <span class="preprocessor"></span>    u16             cqid_sqid;
<a name="l02220"></a>02220     u16             len;
<a name="l02221"></a>02221 <span class="preprocessor">#else</span>
<a name="l02222"></a>02222 <span class="preprocessor"></span>    u16             len;
<a name="l02223"></a>02223     u16             cqid_sqid;
<a name="l02224"></a>02224 <span class="preprocessor">#endif</span>
<a name="l02225"></a>02225 <span class="preprocessor"></span>    u32             flags;
<a name="l02226"></a>02226     u32             __cookie1;
<a name="l02227"></a>02227     u32             __cookie2;
<a name="l02228"></a>02228     u32             __cookie3;
<a name="l02229"></a>02229 };
<a name="l02230"></a>02230 
<a name="l02231"></a>02231 <span class="preprocessor">#define TG3_HW_STATUS_SIZE      0x50</span>
<a name="l02232"></a>02232 <span class="preprocessor"></span><span class="keyword">struct </span><a class="code" href="structtg3__hw__status.html">tg3_hw_status</a> {
<a name="l02233"></a>02233     <span class="keyword">volatile</span> u32            status;
<a name="l02234"></a>02234 <span class="preprocessor">#define SD_STATUS_UPDATED       0x00000001</span>
<a name="l02235"></a>02235 <span class="preprocessor"></span><span class="preprocessor">#define SD_STATUS_LINK_CHG      0x00000002</span>
<a name="l02236"></a>02236 <span class="preprocessor"></span><span class="preprocessor">#define SD_STATUS_ERROR         0x00000004</span>
<a name="l02237"></a>02237 <span class="preprocessor"></span>
<a name="l02238"></a>02238     <span class="keyword">volatile</span> u32            status_tag;
<a name="l02239"></a>02239 
<a name="l02240"></a>02240 <span class="preprocessor">#ifdef __BIG_ENDIAN</span>
<a name="l02241"></a>02241 <span class="preprocessor"></span>    <span class="keyword">volatile</span> u16            rx_consumer;
<a name="l02242"></a>02242     <span class="keyword">volatile</span> u16            rx_jumbo_consumer;
<a name="l02243"></a>02243 <span class="preprocessor">#else</span>
<a name="l02244"></a>02244 <span class="preprocessor"></span>    <span class="keyword">volatile</span> u16            rx_jumbo_consumer;
<a name="l02245"></a>02245     <span class="keyword">volatile</span> u16            rx_consumer;
<a name="l02246"></a>02246 <span class="preprocessor">#endif</span>
<a name="l02247"></a>02247 <span class="preprocessor"></span>
<a name="l02248"></a>02248 <span class="preprocessor">#ifdef __BIG_ENDIAN</span>
<a name="l02249"></a>02249 <span class="preprocessor"></span>    <span class="keyword">volatile</span> u16            reserved;
<a name="l02250"></a>02250     <span class="keyword">volatile</span> u16            rx_mini_consumer;
<a name="l02251"></a>02251 <span class="preprocessor">#else</span>
<a name="l02252"></a>02252 <span class="preprocessor"></span>    <span class="keyword">volatile</span> u16            rx_mini_consumer;
<a name="l02253"></a>02253     <span class="keyword">volatile</span> u16            reserved;
<a name="l02254"></a>02254 <span class="preprocessor">#endif</span>
<a name="l02255"></a>02255 <span class="preprocessor"></span>    <span class="keyword">struct </span>{
<a name="l02256"></a>02256 <span class="preprocessor">#ifdef __BIG_ENDIAN</span>
<a name="l02257"></a>02257 <span class="preprocessor"></span>        <span class="keyword">volatile</span> u16        tx_consumer;
<a name="l02258"></a>02258         <span class="keyword">volatile</span> u16        rx_producer;
<a name="l02259"></a>02259 <span class="preprocessor">#else</span>
<a name="l02260"></a>02260 <span class="preprocessor"></span>        <span class="keyword">volatile</span> u16        rx_producer;
<a name="l02261"></a>02261         <span class="keyword">volatile</span> u16        tx_consumer;
<a name="l02262"></a>02262 <span class="preprocessor">#endif</span>
<a name="l02263"></a>02263 <span class="preprocessor"></span>    }               idx[16];
<a name="l02264"></a>02264 };
<a name="l02265"></a>02265 
<a name="l02266"></a>02266 <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l02267"></a>02267     u32 high, low;
<a name="l02268"></a>02268 } <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>;
<a name="l02269"></a>02269 
<a name="l02270"></a>02270 <span class="keyword">struct </span><a class="code" href="structtg3__hw__stats.html">tg3_hw_stats</a> {
<a name="l02271"></a>02271     u8              __reserved0[0x400-0x300];
<a name="l02272"></a>02272 
<a name="l02273"></a>02273     <span class="comment">/* Statistics maintained by Receive MAC. */</span>
<a name="l02274"></a>02274     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_octets;
<a name="l02275"></a>02275     u64             __reserved1;
<a name="l02276"></a>02276     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_fragments;
<a name="l02277"></a>02277     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_ucast_packets;
<a name="l02278"></a>02278     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_mcast_packets;
<a name="l02279"></a>02279     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_bcast_packets;
<a name="l02280"></a>02280     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_fcs_errors;
<a name="l02281"></a>02281     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_align_errors;
<a name="l02282"></a>02282     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_xon_pause_rcvd;
<a name="l02283"></a>02283     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_xoff_pause_rcvd;
<a name="l02284"></a>02284     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_mac_ctrl_rcvd;
<a name="l02285"></a>02285     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_xoff_entered;
<a name="l02286"></a>02286     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_frame_too_long_errors;
<a name="l02287"></a>02287     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_jabbers;
<a name="l02288"></a>02288     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_undersize_packets;
<a name="l02289"></a>02289     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_in_length_errors;
<a name="l02290"></a>02290     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_out_length_errors;
<a name="l02291"></a>02291     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_64_or_less_octet_packets;
<a name="l02292"></a>02292     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_65_to_127_octet_packets;
<a name="l02293"></a>02293     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_128_to_255_octet_packets;
<a name="l02294"></a>02294     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_256_to_511_octet_packets;
<a name="l02295"></a>02295     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_512_to_1023_octet_packets;
<a name="l02296"></a>02296     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_1024_to_1522_octet_packets;
<a name="l02297"></a>02297     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_1523_to_2047_octet_packets;
<a name="l02298"></a>02298     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_2048_to_4095_octet_packets;
<a name="l02299"></a>02299     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_4096_to_8191_octet_packets;
<a name="l02300"></a>02300     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_8192_to_9022_octet_packets;
<a name="l02301"></a>02301 
<a name="l02302"></a>02302     u64             __unused0[37];
<a name="l02303"></a>02303 
<a name="l02304"></a>02304     <span class="comment">/* Statistics maintained by Transmit MAC. */</span>
<a name="l02305"></a>02305     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_octets;
<a name="l02306"></a>02306     u64             __reserved2;
<a name="l02307"></a>02307     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_collisions;
<a name="l02308"></a>02308     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_xon_sent;
<a name="l02309"></a>02309     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_xoff_sent;
<a name="l02310"></a>02310     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_flow_control;
<a name="l02311"></a>02311     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_mac_errors;
<a name="l02312"></a>02312     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_single_collisions;
<a name="l02313"></a>02313     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_mult_collisions;
<a name="l02314"></a>02314     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_deferred;
<a name="l02315"></a>02315     u64             __reserved3;
<a name="l02316"></a>02316     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_excessive_collisions;
<a name="l02317"></a>02317     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_late_collisions;
<a name="l02318"></a>02318     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_collide_2times;
<a name="l02319"></a>02319     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_collide_3times;
<a name="l02320"></a>02320     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_collide_4times;
<a name="l02321"></a>02321     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_collide_5times;
<a name="l02322"></a>02322     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_collide_6times;
<a name="l02323"></a>02323     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_collide_7times;
<a name="l02324"></a>02324     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_collide_8times;
<a name="l02325"></a>02325     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_collide_9times;
<a name="l02326"></a>02326     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_collide_10times;
<a name="l02327"></a>02327     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_collide_11times;
<a name="l02328"></a>02328     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_collide_12times;
<a name="l02329"></a>02329     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_collide_13times;
<a name="l02330"></a>02330     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_collide_14times;
<a name="l02331"></a>02331     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_collide_15times;
<a name="l02332"></a>02332     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_ucast_packets;
<a name="l02333"></a>02333     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_mcast_packets;
<a name="l02334"></a>02334     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_bcast_packets;
<a name="l02335"></a>02335     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_carrier_sense_errors;
<a name="l02336"></a>02336     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_discards;
<a name="l02337"></a>02337     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_errors;
<a name="l02338"></a>02338 
<a name="l02339"></a>02339     u64             __unused1[31];
<a name="l02340"></a>02340 
<a name="l02341"></a>02341     <span class="comment">/* Statistics maintained by Receive List Placement. */</span>
<a name="l02342"></a>02342     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            COS_rx_packets[16];
<a name="l02343"></a>02343     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            COS_rx_filter_dropped;
<a name="l02344"></a>02344     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            dma_writeq_full;
<a name="l02345"></a>02345     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            dma_write_prioq_full;
<a name="l02346"></a>02346     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rxbds_empty;
<a name="l02347"></a>02347     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_discards;
<a name="l02348"></a>02348     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_errors;
<a name="l02349"></a>02349     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            rx_threshold_hit;
<a name="l02350"></a>02350 
<a name="l02351"></a>02351     u64             __unused2[9];
<a name="l02352"></a>02352 
<a name="l02353"></a>02353     <span class="comment">/* Statistics maintained by Send Data Initiator. */</span>
<a name="l02354"></a>02354     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            COS_out_packets[16];
<a name="l02355"></a>02355     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            dma_readq_full;
<a name="l02356"></a>02356     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            dma_read_prioq_full;
<a name="l02357"></a>02357     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            tx_comp_queue_full;
<a name="l02358"></a>02358 
<a name="l02359"></a>02359     <span class="comment">/* Statistics maintained by Host Coalescing. */</span>
<a name="l02360"></a>02360     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            ring_set_send_prod_index;
<a name="l02361"></a>02361     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            ring_status_update;
<a name="l02362"></a>02362     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            nic_irqs;
<a name="l02363"></a>02363     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            nic_avoided_irqs;
<a name="l02364"></a>02364     <a class="code" href="structtg3__stat64__t.html">tg3_stat64_t</a>            nic_tx_threshold_hit;
<a name="l02365"></a>02365 
<a name="l02366"></a>02366     u8              __reserved4[0xb00-0x9c0];
<a name="l02367"></a>02367 };
<a name="l02368"></a>02368 
<a name="l02369"></a>02369 <span class="comment">/* &#39;mapping&#39; is superfluous as the chip does not write into</span>
<a name="l02370"></a>02370 <span class="comment"> * the tx/rx post rings so we could just fetch it from there.</span>
<a name="l02371"></a>02371 <span class="comment"> * But the cache behavior is better how we are doing it now.</span>
<a name="l02372"></a>02372 <span class="comment"> */</span>
<a name="l02373"></a>02373 <span class="keyword">struct </span><a class="code" href="structring__info.html">ring_info</a> {
<a name="l02374"></a>02374     <span class="keyword">struct </span>sk_buff          *skb;
<a name="l02375"></a>02375     DECLARE_PCI_UNMAP_ADDR(mapping)
<a name="l02376"></a>02376 };
<a name="l02377"></a>02377 
<a name="l02378"></a>02378 <span class="keyword">struct </span><a class="code" href="structtx__ring__info.html">tx_ring_info</a> {
<a name="l02379"></a>02379     <span class="keyword">struct </span>sk_buff          *skb;
<a name="l02380"></a>02380 <span class="preprocessor">#ifndef BCM_HAS_SKB_DMA_MAP</span>
<a name="l02381"></a>02381 <span class="preprocessor"></span>    dma_addr_t          mapping;
<a name="l02382"></a>02382 <span class="preprocessor">#endif</span>
<a name="l02383"></a>02383 <span class="preprocessor"></span>    u32             prev_vlan_tag;
<a name="l02384"></a>02384 };
<a name="l02385"></a>02385 
<a name="l02386"></a>02386 <span class="keyword">struct </span><a class="code" href="structtg3__config__info.html">tg3_config_info</a> {
<a name="l02387"></a>02387     u32             flags;
<a name="l02388"></a>02388 };
<a name="l02389"></a>02389 
<a name="l02390"></a>02390 <span class="keyword">struct </span><a class="code" href="structtg3__link__config.html">tg3_link_config</a> {
<a name="l02391"></a>02391     <span class="comment">/* Describes what we&#39;re trying to get. */</span>
<a name="l02392"></a>02392     u32             advertising;
<a name="l02393"></a>02393     u16             speed;
<a name="l02394"></a>02394     u8              duplex;
<a name="l02395"></a>02395     u8              autoneg;
<a name="l02396"></a>02396     u8              flowctrl;
<a name="l02397"></a>02397 
<a name="l02398"></a>02398     <span class="comment">/* Describes what we actually have. */</span>
<a name="l02399"></a>02399     u8              active_flowctrl;
<a name="l02400"></a>02400 
<a name="l02401"></a>02401     u8              active_duplex;
<a name="l02402"></a>02402 <span class="preprocessor">#define SPEED_INVALID       0xffff</span>
<a name="l02403"></a>02403 <span class="preprocessor"></span><span class="preprocessor">#define DUPLEX_INVALID      0xff</span>
<a name="l02404"></a>02404 <span class="preprocessor"></span><span class="preprocessor">#define AUTONEG_INVALID     0xff</span>
<a name="l02405"></a>02405 <span class="preprocessor"></span>    u16             active_speed;
<a name="l02406"></a>02406 
<a name="l02407"></a>02407     <span class="comment">/* When we go in and out of low power mode we need</span>
<a name="l02408"></a>02408 <span class="comment">     * to swap with this state.</span>
<a name="l02409"></a>02409 <span class="comment">     */</span>
<a name="l02410"></a>02410     <span class="keywordtype">int</span>             phy_is_low_power;
<a name="l02411"></a>02411     u16             orig_speed;
<a name="l02412"></a>02412     u8              orig_duplex;
<a name="l02413"></a>02413     u8              orig_autoneg;
<a name="l02414"></a>02414     u32             orig_advertising;
<a name="l02415"></a>02415 };
<a name="l02416"></a>02416 
<a name="l02417"></a>02417 <span class="keyword">struct </span><a class="code" href="structtg3__bufmgr__config.html">tg3_bufmgr_config</a> {
<a name="l02418"></a>02418     u32     mbuf_read_dma_low_water;
<a name="l02419"></a>02419     u32     mbuf_mac_rx_low_water;
<a name="l02420"></a>02420     u32     mbuf_high_water;
<a name="l02421"></a>02421 
<a name="l02422"></a>02422     u32     mbuf_read_dma_low_water_jumbo;
<a name="l02423"></a>02423     u32     mbuf_mac_rx_low_water_jumbo;
<a name="l02424"></a>02424     u32     mbuf_high_water_jumbo;
<a name="l02425"></a>02425 
<a name="l02426"></a>02426     u32     dma_low_water;
<a name="l02427"></a>02427     u32     dma_high_water;
<a name="l02428"></a>02428 };
<a name="l02429"></a>02429 
<a name="l02430"></a>02430 <span class="keyword">struct </span><a class="code" href="structtg3__ethtool__stats.html">tg3_ethtool_stats</a> {
<a name="l02431"></a>02431     <span class="comment">/* Statistics maintained by Receive MAC. */</span>
<a name="l02432"></a>02432     u64             rx_octets;
<a name="l02433"></a>02433     u64     rx_fragments;
<a name="l02434"></a>02434     u64     rx_ucast_packets;
<a name="l02435"></a>02435     u64     rx_mcast_packets;
<a name="l02436"></a>02436     u64     rx_bcast_packets;
<a name="l02437"></a>02437     u64     rx_fcs_errors;
<a name="l02438"></a>02438     u64     rx_align_errors;
<a name="l02439"></a>02439     u64     rx_xon_pause_rcvd;
<a name="l02440"></a>02440     u64     rx_xoff_pause_rcvd;
<a name="l02441"></a>02441     u64     rx_mac_ctrl_rcvd;
<a name="l02442"></a>02442     u64     rx_xoff_entered;
<a name="l02443"></a>02443     u64     rx_frame_too_long_errors;
<a name="l02444"></a>02444     u64     rx_jabbers;
<a name="l02445"></a>02445     u64     rx_undersize_packets;
<a name="l02446"></a>02446     u64     rx_in_length_errors;
<a name="l02447"></a>02447     u64     rx_out_length_errors;
<a name="l02448"></a>02448     u64     rx_64_or_less_octet_packets;
<a name="l02449"></a>02449     u64     rx_65_to_127_octet_packets;
<a name="l02450"></a>02450     u64     rx_128_to_255_octet_packets;
<a name="l02451"></a>02451     u64     rx_256_to_511_octet_packets;
<a name="l02452"></a>02452     u64     rx_512_to_1023_octet_packets;
<a name="l02453"></a>02453     u64     rx_1024_to_1522_octet_packets;
<a name="l02454"></a>02454     u64     rx_1523_to_2047_octet_packets;
<a name="l02455"></a>02455     u64     rx_2048_to_4095_octet_packets;
<a name="l02456"></a>02456     u64     rx_4096_to_8191_octet_packets;
<a name="l02457"></a>02457     u64     rx_8192_to_9022_octet_packets;
<a name="l02458"></a>02458 
<a name="l02459"></a>02459     <span class="comment">/* Statistics maintained by Transmit MAC. */</span>
<a name="l02460"></a>02460     u64     tx_octets;
<a name="l02461"></a>02461     u64     tx_collisions;
<a name="l02462"></a>02462     u64     tx_xon_sent;
<a name="l02463"></a>02463     u64     tx_xoff_sent;
<a name="l02464"></a>02464     u64     tx_flow_control;
<a name="l02465"></a>02465     u64     tx_mac_errors;
<a name="l02466"></a>02466     u64     tx_single_collisions;
<a name="l02467"></a>02467     u64     tx_mult_collisions;
<a name="l02468"></a>02468     u64     tx_deferred;
<a name="l02469"></a>02469     u64     tx_excessive_collisions;
<a name="l02470"></a>02470     u64     tx_late_collisions;
<a name="l02471"></a>02471     u64     tx_collide_2times;
<a name="l02472"></a>02472     u64     tx_collide_3times;
<a name="l02473"></a>02473     u64     tx_collide_4times;
<a name="l02474"></a>02474     u64     tx_collide_5times;
<a name="l02475"></a>02475     u64     tx_collide_6times;
<a name="l02476"></a>02476     u64     tx_collide_7times;
<a name="l02477"></a>02477     u64     tx_collide_8times;
<a name="l02478"></a>02478     u64     tx_collide_9times;
<a name="l02479"></a>02479     u64     tx_collide_10times;
<a name="l02480"></a>02480     u64     tx_collide_11times;
<a name="l02481"></a>02481     u64     tx_collide_12times;
<a name="l02482"></a>02482     u64     tx_collide_13times;
<a name="l02483"></a>02483     u64     tx_collide_14times;
<a name="l02484"></a>02484     u64     tx_collide_15times;
<a name="l02485"></a>02485     u64     tx_ucast_packets;
<a name="l02486"></a>02486     u64     tx_mcast_packets;
<a name="l02487"></a>02487     u64     tx_bcast_packets;
<a name="l02488"></a>02488     u64     tx_carrier_sense_errors;
<a name="l02489"></a>02489     u64     tx_discards;
<a name="l02490"></a>02490     u64     tx_errors;
<a name="l02491"></a>02491 
<a name="l02492"></a>02492     <span class="comment">/* Statistics maintained by Receive List Placement. */</span>
<a name="l02493"></a>02493     u64     dma_writeq_full;
<a name="l02494"></a>02494     u64     dma_write_prioq_full;
<a name="l02495"></a>02495     u64     rxbds_empty;
<a name="l02496"></a>02496     u64     rx_discards;
<a name="l02497"></a>02497     u64     rx_errors;
<a name="l02498"></a>02498     u64     rx_threshold_hit;
<a name="l02499"></a>02499 
<a name="l02500"></a>02500     <span class="comment">/* Statistics maintained by Send Data Initiator. */</span>
<a name="l02501"></a>02501     u64     dma_readq_full;
<a name="l02502"></a>02502     u64     dma_read_prioq_full;
<a name="l02503"></a>02503     u64     tx_comp_queue_full;
<a name="l02504"></a>02504 
<a name="l02505"></a>02505     <span class="comment">/* Statistics maintained by Host Coalescing. */</span>
<a name="l02506"></a>02506     u64     ring_set_send_prod_index;
<a name="l02507"></a>02507     u64     ring_status_update;
<a name="l02508"></a>02508     u64     nic_irqs;
<a name="l02509"></a>02509     u64     nic_avoided_irqs;
<a name="l02510"></a>02510     u64     nic_tx_threshold_hit;
<a name="l02511"></a>02511 };
<a name="l02512"></a>02512 
<a name="l02513"></a>02513 <span class="keyword">struct </span><a class="code" href="structtg3__rx__prodring__set.html">tg3_rx_prodring_set</a> {
<a name="l02514"></a>02514     u32             rx_std_ptr;
<a name="l02515"></a>02515     u32             rx_jmb_ptr;
<a name="l02516"></a>02516     <span class="keyword">struct </span><a class="code" href="structtg3__rx__buffer__desc.html">tg3_rx_buffer_desc</a>   *rx_std;
<a name="l02517"></a>02517     <span class="keyword">struct </span><a class="code" href="structtg3__ext__rx__buffer__desc.html">tg3_ext_rx_buffer_desc</a>   *rx_jmb;
<a name="l02518"></a>02518     <span class="keyword">struct </span><a class="code" href="structring__info.html">ring_info</a>        *rx_std_buffers;
<a name="l02519"></a>02519     <span class="keyword">struct </span><a class="code" href="structring__info.html">ring_info</a>        *rx_jmb_buffers;
<a name="l02520"></a>02520     dma_addr_t          rx_std_mapping;
<a name="l02521"></a>02521     dma_addr_t          rx_jmb_mapping;
<a name="l02522"></a>02522 };
<a name="l02523"></a>02523 
<a name="l02524"></a>02524 <span class="preprocessor">#define TG3_IRQ_MAX_VECS 1</span>
<a name="l02525"></a>02525 <span class="preprocessor"></span>
<a name="l02526"></a>02526 <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a> {
<a name="l02527"></a>02527 <span class="preprocessor">#ifdef TG3_NAPI</span>
<a name="l02528"></a>02528 <span class="preprocessor"></span>    <span class="keyword">struct </span>napi_struct      napi    ____cacheline_aligned;
<a name="l02529"></a>02529 <span class="preprocessor">#endif</span>
<a name="l02530"></a>02530 <span class="preprocessor"></span>    <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a>          *tp;
<a name="l02531"></a>02531     <span class="keyword">struct </span><a class="code" href="structtg3__hw__status.html">tg3_hw_status</a>        *hw_status;
<a name="l02532"></a>02532 
<a name="l02533"></a>02533     u32             last_tag;
<a name="l02534"></a>02534     u32             last_irq_tag;
<a name="l02535"></a>02535     u32             int_mbox;
<a name="l02536"></a>02536     u32             tx_prod;
<a name="l02537"></a>02537     u32             tx_cons;
<a name="l02538"></a>02538     u32             tx_pending;
<a name="l02539"></a>02539     u32             prodmbox;
<a name="l02540"></a>02540 
<a name="l02541"></a>02541     u32             consmbox;
<a name="l02542"></a>02542     u32             rx_rcb_ptr;
<a name="l02543"></a>02543 
<a name="l02544"></a>02544     <span class="keyword">struct </span><a class="code" href="structtg3__rx__buffer__desc.html">tg3_rx_buffer_desc</a>   *rx_rcb;
<a name="l02545"></a>02545     <span class="keyword">struct </span><a class="code" href="structtg3__tx__buffer__desc.html">tg3_tx_buffer_desc</a>   *tx_ring;
<a name="l02546"></a>02546     <span class="keyword">struct </span><a class="code" href="structtx__ring__info.html">tx_ring_info</a>     *tx_buffers;
<a name="l02547"></a>02547 
<a name="l02548"></a>02548     dma_addr_t          status_mapping;
<a name="l02549"></a>02549     dma_addr_t          rx_rcb_mapping;
<a name="l02550"></a>02550     dma_addr_t          tx_desc_mapping;
<a name="l02551"></a>02551 };
<a name="l02552"></a>02552 
<a name="l02553"></a>02553 <span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> {
<a name="l02554"></a>02554     <span class="comment">/* begin &quot;general, frequently-used members&quot; cacheline section */</span>
<a name="l02555"></a>02555 
<a name="l02556"></a>02556     <span class="comment">/* If the IRQ handler (which runs lockless) needs to be</span>
<a name="l02557"></a>02557 <span class="comment">     * quiesced, the following bitmask state is used.  The</span>
<a name="l02558"></a>02558 <span class="comment">     * SYNC flag is set by non-IRQ context code to initiate</span>
<a name="l02559"></a>02559 <span class="comment">     * the quiescence.</span>
<a name="l02560"></a>02560 <span class="comment">     *</span>
<a name="l02561"></a>02561 <span class="comment">     * When the IRQ handler notices that SYNC is set, it</span>
<a name="l02562"></a>02562 <span class="comment">     * disables interrupts and returns.</span>
<a name="l02563"></a>02563 <span class="comment">     *</span>
<a name="l02564"></a>02564 <span class="comment">     * When all outstanding IRQ handlers have returned after</span>
<a name="l02565"></a>02565 <span class="comment">     * the SYNC flag has been set, the setter can be assured</span>
<a name="l02566"></a>02566 <span class="comment">     * that interrupts will no longer get run.</span>
<a name="l02567"></a>02567 <span class="comment">     *</span>
<a name="l02568"></a>02568 <span class="comment">     * In this way all SMP driver locks are never acquired</span>
<a name="l02569"></a>02569 <span class="comment">     * in hw IRQ context, only sw IRQ context or lower.</span>
<a name="l02570"></a>02570 <span class="comment">     */</span>
<a name="l02571"></a>02571     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>            irq_sync;
<a name="l02572"></a>02572 
<a name="l02573"></a>02573     <span class="comment">/* SMP locking strategy:</span>
<a name="l02574"></a>02574 <span class="comment">     *</span>
<a name="l02575"></a>02575 <span class="comment">     * lock: Held during reset, PHY access, timer, and when</span>
<a name="l02576"></a>02576 <span class="comment">     *       updating tg3_flags and tg3_flags2.</span>
<a name="l02577"></a>02577 <span class="comment">     *</span>
<a name="l02578"></a>02578 <span class="comment">     * netif_tx_lock: Held during tg3_start_xmit. tg3_tx holds</span>
<a name="l02579"></a>02579 <span class="comment">     *                netif_tx_lock when it needs to call</span>
<a name="l02580"></a>02580 <span class="comment">     *                netif_wake_queue.</span>
<a name="l02581"></a>02581 <span class="comment">     *</span>
<a name="l02582"></a>02582 <span class="comment">     * Both of these locks are to be held with BH safety.</span>
<a name="l02583"></a>02583 <span class="comment">     *</span>
<a name="l02584"></a>02584 <span class="comment">     * Because the IRQ handler, tg3_poll, and tg3_start_xmit</span>
<a name="l02585"></a>02585 <span class="comment">     * are running lockless, it is necessary to completely</span>
<a name="l02586"></a>02586 <span class="comment">     * quiesce the chip with tg3_netif_stop and tg3_full_lock</span>
<a name="l02587"></a>02587 <span class="comment">     * before reconfiguring the device.</span>
<a name="l02588"></a>02588 <span class="comment">     *</span>
<a name="l02589"></a>02589 <span class="comment">     * indirect_lock: Held when accessing registers indirectly</span>
<a name="l02590"></a>02590 <span class="comment">     *                with IRQ disabling.</span>
<a name="l02591"></a>02591 <span class="comment">     */</span>
<a name="l02592"></a>02592     spinlock_t          lock;
<a name="l02593"></a>02593     spinlock_t          indirect_lock;
<a name="l02594"></a>02594 
<a name="l02595"></a>02595     u32             (*read32) (<span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *, u32);
<a name="l02596"></a>02596     void                (*write32) (<span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *, u32, u32);
<a name="l02597"></a>02597     u32             (*read32_mbox) (<span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *, u32);
<a name="l02598"></a>02598     void                (*write32_mbox) (<span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *, u32,
<a name="l02599"></a>02599                              u32);
<a name="l02600"></a>02600     <span class="keywordtype">void</span> __iomem            *regs;
<a name="l02601"></a>02601     <span class="keywordtype">void</span> __iomem            *aperegs;
<a name="l02602"></a>02602     <span class="keyword">struct </span>net_device       *dev;
<a name="l02603"></a>02603     <span class="keyword">struct </span>pci_dev          *pdev;
<a name="l02604"></a>02604 
<a name="l02605"></a>02605     u32             msg_enable;
<a name="l02606"></a>02606 
<a name="l02607"></a>02607     <span class="comment">/* begin &quot;tx thread&quot; cacheline section */</span>
<a name="l02608"></a>02608     void                (*write32_tx_mbox) (<span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *, u32,
<a name="l02609"></a>02609                                 u32);
<a name="l02610"></a>02610 
<a name="l02611"></a>02611     <span class="comment">/* begin &quot;rx thread&quot; cacheline section */</span>
<a name="l02612"></a>02612     <span class="keyword">struct </span><a class="code" href="structtg3__napi.html">tg3_napi</a>         napi[TG3_IRQ_MAX_VECS];
<a name="l02613"></a>02613     void                (*write32_rx_mbox) (<span class="keyword">struct </span><a class="code" href="structtg3.html">tg3</a> *, u32,
<a name="l02614"></a>02614                                 u32);
<a name="l02615"></a>02615     u32             rx_pending;
<a name="l02616"></a>02616     u32             rx_jumbo_pending;
<a name="l02617"></a>02617     u32             rx_std_max_post;
<a name="l02618"></a>02618     u32             rx_pkt_map_sz;
<a name="l02619"></a>02619 <span class="preprocessor">#if TG3_VLAN_TAG_USED</span>
<a name="l02620"></a>02620 <span class="preprocessor"></span>    <span class="keyword">struct </span>vlan_group       *vlgrp;
<a name="l02621"></a>02621 <span class="preprocessor">#endif</span>
<a name="l02622"></a>02622 <span class="preprocessor"></span>
<a name="l02623"></a>02623     <span class="keyword">struct </span><a class="code" href="structtg3__rx__prodring__set.html">tg3_rx_prodring_set</a>  prodring[1];
<a name="l02624"></a>02624 
<a name="l02625"></a>02625 
<a name="l02626"></a>02626     <span class="comment">/* begin &quot;everything else&quot; cacheline(s) section */</span>
<a name="l02627"></a>02627     <span class="keyword">struct </span><a class="code" href="structnet__device__stats.html">net_device_stats</a>     net_stats;
<a name="l02628"></a>02628     <span class="keyword">struct </span><a class="code" href="structnet__device__stats.html">net_device_stats</a>     net_stats_prev;
<a name="l02629"></a>02629     <span class="keyword">struct </span><a class="code" href="structtg3__ethtool__stats.html">tg3_ethtool_stats</a>    estats;
<a name="l02630"></a>02630     <span class="keyword">struct </span><a class="code" href="structtg3__ethtool__stats.html">tg3_ethtool_stats</a>    estats_prev;
<a name="l02631"></a>02631 
<a name="l02632"></a>02632     <span class="keyword">union </span>{
<a name="l02633"></a>02633     <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>           phy_crc_errors;
<a name="l02634"></a>02634     <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>           last_event_jiffies;
<a name="l02635"></a>02635     };
<a name="l02636"></a>02636 
<a name="l02637"></a>02637     u16             rx_offset;
<a name="l02638"></a>02638     u16             rx_copy_thresh;
<a name="l02639"></a>02639     u32             tg3_flags;
<a name="l02640"></a>02640 <span class="preprocessor">#define TG3_FLAG_TAGGED_STATUS      0x00000001</span>
<a name="l02641"></a>02641 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_TXD_MBOX_HWBUG     0x00000002</span>
<a name="l02642"></a>02642 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_RX_CHECKSUMS       0x00000004</span>
<a name="l02643"></a>02643 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_USE_LINKCHG_REG    0x00000008</span>
<a name="l02644"></a>02644 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_USE_MI_INTERRUPT   0x00000010</span>
<a name="l02645"></a>02645 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_ENABLE_ASF     0x00000020</span>
<a name="l02646"></a>02646 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_ASPM_WORKAROUND    0x00000040</span>
<a name="l02647"></a>02647 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_POLL_SERDES        0x00000080</span>
<a name="l02648"></a>02648 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_MBOX_WRITE_REORDER 0x00000100</span>
<a name="l02649"></a>02649 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_PCIX_TARGET_HWBUG  0x00000200</span>
<a name="l02650"></a>02650 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_WOL_SPEED_100MB    0x00000400</span>
<a name="l02651"></a>02651 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_WOL_ENABLE     0x00000800</span>
<a name="l02652"></a>02652 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_EEPROM_WRITE_PROT  0x00001000</span>
<a name="l02653"></a>02653 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_NVRAM          0x00002000</span>
<a name="l02654"></a>02654 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_NVRAM_BUFFERED     0x00004000</span>
<a name="l02655"></a>02655 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_SUPPORT_MSI        0x00008000</span>
<a name="l02656"></a>02656 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_PCIX_MODE      0x00020000</span>
<a name="l02657"></a>02657 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_PCI_HIGH_SPEED     0x00040000</span>
<a name="l02658"></a>02658 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_PCI_32BIT      0x00080000</span>
<a name="l02659"></a>02659 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_SRAM_USE_CONFIG    0x00100000</span>
<a name="l02660"></a>02660 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_TX_RECOVERY_PENDING    0x00200000</span>
<a name="l02661"></a>02661 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_WOL_CAP        0x00400000</span>
<a name="l02662"></a>02662 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_JUMBO_RING_ENABLE  0x00800000</span>
<a name="l02663"></a>02663 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_10_100_ONLY        0x01000000</span>
<a name="l02664"></a>02664 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_PAUSE_AUTONEG      0x02000000</span>
<a name="l02665"></a>02665 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_CPMU_PRESENT       0x04000000</span>
<a name="l02666"></a>02666 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_40BIT_DMA_BUG      0x08000000</span>
<a name="l02667"></a>02667 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_BROKEN_CHECKSUMS   0x10000000</span>
<a name="l02668"></a>02668 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_JUMBO_CAPABLE      0x20000000</span>
<a name="l02669"></a>02669 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_CHIP_RESETTING     0x40000000</span>
<a name="l02670"></a>02670 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLAG_INIT_COMPLETE      0x80000000</span>
<a name="l02671"></a>02671 <span class="preprocessor"></span>    u32             tg3_flags2;
<a name="l02672"></a>02672 <span class="preprocessor">#define TG3_FLG2_RESTART_TIMER      0x00000001</span>
<a name="l02673"></a>02673 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_TSO_BUG        0x00000002</span>
<a name="l02674"></a>02674 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_NO_ETH_WIRE_SPEED  0x00000004</span>
<a name="l02675"></a>02675 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_IS_5788        0x00000008</span>
<a name="l02676"></a>02676 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_MAX_RXPEND_64      0x00000010</span>
<a name="l02677"></a>02677 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_TSO_CAPABLE        0x00000020</span>
<a name="l02678"></a>02678 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_PHY_ADC_BUG        0x00000040</span>
<a name="l02679"></a>02679 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_PHY_5704_A0_BUG    0x00000080</span>
<a name="l02680"></a>02680 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_PHY_BER_BUG        0x00000100</span>
<a name="l02681"></a>02681 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_PCI_EXPRESS        0x00000200</span>
<a name="l02682"></a>02682 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_ASF_NEW_HANDSHAKE  0x00000400</span>
<a name="l02683"></a>02683 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_HW_AUTONEG     0x00000800</span>
<a name="l02684"></a>02684 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_IS_NIC         0x00001000</span>
<a name="l02685"></a>02685 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_PHY_SERDES     0x00002000</span>
<a name="l02686"></a>02686 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_CAPACITIVE_COUPLING    0x00004000</span>
<a name="l02687"></a>02687 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_FLASH          0x00008000</span>
<a name="l02688"></a>02688 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_HW_TSO_1       0x00010000</span>
<a name="l02689"></a>02689 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_SERDES_PREEMPHASIS 0x00020000</span>
<a name="l02690"></a>02690 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_5705_PLUS      0x00040000</span>
<a name="l02691"></a>02691 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_5750_PLUS      0x00080000</span>
<a name="l02692"></a>02692 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_PROTECTED_NVRAM    0x00100000</span>
<a name="l02693"></a>02693 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_USING_MSI      0x00200000</span>
<a name="l02694"></a>02694 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_MII_SERDES     0x00800000</span>
<a name="l02695"></a>02695 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_ANY_SERDES     (TG3_FLG2_PHY_SERDES |  \</span>
<a name="l02696"></a>02696 <span class="preprocessor">                    TG3_FLG2_MII_SERDES)</span>
<a name="l02697"></a>02697 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_PARALLEL_DETECT    0x01000000</span>
<a name="l02698"></a>02698 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_ICH_WORKAROUND     0x02000000</span>
<a name="l02699"></a>02699 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_5780_CLASS     0x04000000</span>
<a name="l02700"></a>02700 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_HW_TSO_2       0x08000000</span>
<a name="l02701"></a>02701 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_HW_TSO         (TG3_FLG2_HW_TSO_1 | TG3_FLG2_HW_TSO_2)</span>
<a name="l02702"></a>02702 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_1SHOT_MSI      0x10000000</span>
<a name="l02703"></a>02703 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_PHY_JITTER_BUG     0x20000000</span>
<a name="l02704"></a>02704 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_NO_FWARE_REPORTED  0x40000000</span>
<a name="l02705"></a>02705 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG2_PHY_ADJUST_TRIM    0x80000000</span>
<a name="l02706"></a>02706 <span class="preprocessor"></span>    u32             tg3_flags3;
<a name="l02707"></a>02707 <span class="preprocessor">#define TG3_FLG3_NO_NVRAM_ADDR_TRANS    0x00000001</span>
<a name="l02708"></a>02708 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG3_ENABLE_APE     0x00000002</span>
<a name="l02709"></a>02709 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG3_5701_DMA_BUG       0x00000008</span>
<a name="l02710"></a>02710 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG3_USE_PHYLIB     0x00000010</span>
<a name="l02711"></a>02711 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG3_MDIOBUS_INITED     0x00000020</span>
<a name="l02712"></a>02712 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG3_MDIOBUS_PAUSED     0x00000040</span>
<a name="l02713"></a>02713 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG3_PHY_CONNECTED      0x00000080</span>
<a name="l02714"></a>02714 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG3_RGMII_INBAND_DISABLE   0x00000100</span>
<a name="l02715"></a>02715 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG3_RGMII_EXT_IBND_RX_EN   0x00000200</span>
<a name="l02716"></a>02716 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG3_RGMII_EXT_IBND_TX_EN   0x00000400</span>
<a name="l02717"></a>02717 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG3_CLKREQ_BUG     0x00000800</span>
<a name="l02718"></a>02718 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG3_PHY_ENABLE_APD     0x00001000</span>
<a name="l02719"></a>02719 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG3_5755_PLUS      0x00002000</span>
<a name="l02720"></a>02720 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG3_NO_NVRAM       0x00004000</span>
<a name="l02721"></a>02721 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG3_PHY_IS_FET     0x00008000</span>
<a name="l02722"></a>02722 <span class="preprocessor"></span><span class="preprocessor">#define TG3_FLG3_TOGGLE_10_100_L1PLLPD  0x00010000</span>
<a name="l02723"></a>02723 <span class="preprocessor"></span>
<a name="l02724"></a>02724     <span class="keyword">struct </span>timer_list       timer;
<a name="l02725"></a>02725     u16             timer_counter;
<a name="l02726"></a>02726     u16             timer_multiplier;
<a name="l02727"></a>02727     u32             timer_offset;
<a name="l02728"></a>02728     u16             asf_counter;
<a name="l02729"></a>02729     u16             asf_multiplier;
<a name="l02730"></a>02730 
<a name="l02731"></a>02731     <span class="comment">/* 1 second counter for transient serdes link events */</span>
<a name="l02732"></a>02732     u32             serdes_counter;
<a name="l02733"></a>02733 <span class="preprocessor">#define SERDES_AN_TIMEOUT_5704S     2</span>
<a name="l02734"></a>02734 <span class="preprocessor"></span><span class="preprocessor">#define SERDES_PARALLEL_DET_TIMEOUT 1</span>
<a name="l02735"></a>02735 <span class="preprocessor"></span><span class="preprocessor">#define SERDES_AN_TIMEOUT_5714S     1</span>
<a name="l02736"></a>02736 <span class="preprocessor"></span>
<a name="l02737"></a>02737     <span class="keyword">struct </span><a class="code" href="structtg3__link__config.html">tg3_link_config</a>      link_config;
<a name="l02738"></a>02738     <span class="keyword">struct </span><a class="code" href="structtg3__bufmgr__config.html">tg3_bufmgr_config</a>    bufmgr_config;
<a name="l02739"></a>02739 
<a name="l02740"></a>02740     <span class="comment">/* cache h/w values, often passed straight to h/w */</span>
<a name="l02741"></a>02741     u32             rx_mode;
<a name="l02742"></a>02742     u32             tx_mode;
<a name="l02743"></a>02743     u32             mac_mode;
<a name="l02744"></a>02744     u32             mi_mode;
<a name="l02745"></a>02745     u32             misc_host_ctrl;
<a name="l02746"></a>02746     u32             grc_mode;
<a name="l02747"></a>02747     u32             grc_local_ctrl;
<a name="l02748"></a>02748     u32             dma_rwctrl;
<a name="l02749"></a>02749     u32             coalesce_mode;
<a name="l02750"></a>02750     u32             pwrmgmt_thresh;
<a name="l02751"></a>02751 
<a name="l02752"></a>02752     <span class="comment">/* PCI block */</span>
<a name="l02753"></a>02753     u32             pci_chip_rev_id;
<a name="l02754"></a>02754     u16             pci_cmd;
<a name="l02755"></a>02755     u8              pci_cacheline_sz;
<a name="l02756"></a>02756     u8              pci_lat_timer;
<a name="l02757"></a>02757 <span class="preprocessor">#if (LINUX_VERSION_CODE &lt; 0x2060a)</span>
<a name="l02758"></a>02758 <span class="preprocessor"></span>    u32             pci_cfg_state[64 / <span class="keyword">sizeof</span>(u32)];
<a name="l02759"></a>02759 <span class="preprocessor">#endif</span>
<a name="l02760"></a>02760 <span class="preprocessor"></span>
<a name="l02761"></a>02761     <span class="keywordtype">int</span>             pm_cap;
<a name="l02762"></a>02762     <span class="keywordtype">int</span>             msi_cap;
<a name="l02763"></a>02763     <span class="keyword">union </span>{
<a name="l02764"></a>02764     <span class="keywordtype">int</span>             pcix_cap;
<a name="l02765"></a>02765     <span class="keywordtype">int</span>             pcie_cap;
<a name="l02766"></a>02766     };
<a name="l02767"></a>02767 
<a name="l02768"></a>02768 <span class="preprocessor">#ifdef BCM_INCLUDE_PHYLIB_SUPPORT</span>
<a name="l02769"></a>02769 <span class="preprocessor"></span>    <span class="keyword">struct </span>mii_bus          *mdio_bus;
<a name="l02770"></a>02770     <span class="keywordtype">int</span>             mdio_irq[PHY_MAX_ADDR];
<a name="l02771"></a>02771 <span class="preprocessor">#endif</span>
<a name="l02772"></a>02772 <span class="preprocessor"></span>
<a name="l02773"></a>02773     u8              phy_addr;
<a name="l02774"></a>02774 
<a name="l02775"></a>02775     <span class="comment">/* PHY info */</span>
<a name="l02776"></a>02776     u32             phy_id;
<a name="l02777"></a>02777 <span class="preprocessor">#define PHY_ID_MASK         0xfffffff0</span>
<a name="l02778"></a>02778 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_BCM5400          0x60008040</span>
<a name="l02779"></a>02779 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_BCM5401          0x60008050</span>
<a name="l02780"></a>02780 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_BCM5411          0x60008070</span>
<a name="l02781"></a>02781 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_BCM5701          0x60008110</span>
<a name="l02782"></a>02782 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_BCM5703          0x60008160</span>
<a name="l02783"></a>02783 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_BCM5704          0x60008190</span>
<a name="l02784"></a>02784 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_BCM5705          0x600081a0</span>
<a name="l02785"></a>02785 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_BCM5750          0x60008180</span>
<a name="l02786"></a>02786 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_BCM5752          0x60008100</span>
<a name="l02787"></a>02787 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_BCM5714          0x60008340</span>
<a name="l02788"></a>02788 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_BCM5780          0x60008350</span>
<a name="l02789"></a>02789 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_BCM5755          0xbc050cc0</span>
<a name="l02790"></a>02790 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_BCM5787          0xbc050ce0</span>
<a name="l02791"></a>02791 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_BCM5756          0xbc050ed0</span>
<a name="l02792"></a>02792 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_BCM5784          0xbc050fa0</span>
<a name="l02793"></a>02793 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_BCM5761          0xbc050fd0</span>
<a name="l02794"></a>02794 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_BCM5906          0xdc00ac40</span>
<a name="l02795"></a>02795 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_BCM8002          0x60010140</span>
<a name="l02796"></a>02796 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_INVALID          0xffffffff</span>
<a name="l02797"></a>02797 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_REV_MASK         0x0000000f</span>
<a name="l02798"></a>02798 <span class="preprocessor"></span><span class="preprocessor">#define PHY_REV_BCM5401_B0      0x1</span>
<a name="l02799"></a>02799 <span class="preprocessor"></span><span class="preprocessor">#define PHY_REV_BCM5401_B2      0x3</span>
<a name="l02800"></a>02800 <span class="preprocessor"></span><span class="preprocessor">#define PHY_REV_BCM5401_C0      0x6</span>
<a name="l02801"></a>02801 <span class="preprocessor"></span><span class="preprocessor">#define PHY_REV_BCM5411_X0      0x1 </span><span class="comment">/* Found on Netgear GA302T */</span>
<a name="l02802"></a>02802 <span class="preprocessor">#ifdef BCM_INCLUDE_PHYLIB_SUPPORT</span>
<a name="l02803"></a>02803 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_BCM50610         0x0143bd60</span>
<a name="l02804"></a>02804 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_BCM50610M        0x0143bd70</span>
<a name="l02805"></a>02805 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_BCMAC131         0x0143bc70</span>
<a name="l02806"></a>02806 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_RTL8211C         0x001cc910</span>
<a name="l02807"></a>02807 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_RTL8201E         0x00008200</span>
<a name="l02808"></a>02808 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_BCM57780         0x03625d90</span>
<a name="l02809"></a>02809 <span class="preprocessor"></span><span class="preprocessor">#define TG3_PHY_OUI_MASK        0xfffffc00</span>
<a name="l02810"></a>02810 <span class="preprocessor"></span><span class="preprocessor">#define TG3_PHY_OUI_1           0x00206000</span>
<a name="l02811"></a>02811 <span class="preprocessor"></span><span class="preprocessor">#define TG3_PHY_OUI_2           0x0143bc00</span>
<a name="l02812"></a>02812 <span class="preprocessor"></span><span class="preprocessor">#define TG3_PHY_OUI_3           0x03625c00</span>
<a name="l02813"></a>02813 <span class="preprocessor"></span><span class="preprocessor">#else </span><span class="comment">/* BCM_INCLUDE_PHYLIB_SUPPORT */</span>
<a name="l02814"></a>02814 <span class="preprocessor">#define PHY_ID_BCM50610         0xbc050d60</span>
<a name="l02815"></a>02815 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_BCM50610M        0xbc050d70</span>
<a name="l02816"></a>02816 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_BCMAC131         0xbc050c70</span>
<a name="l02817"></a>02817 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_RTL8211C         0xc8007110</span>
<a name="l02818"></a>02818 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_RTL8201E         0xc800aaa0</span>
<a name="l02819"></a>02819 <span class="preprocessor"></span><span class="preprocessor">#define PHY_ID_BCM57780         0x5c0d8990</span>
<a name="l02820"></a>02820 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* BCM_INCLUDE_PHYLIB_SUPPORT */</span>
<a name="l02821"></a>02821 
<a name="l02822"></a>02822     u32             led_ctrl;
<a name="l02823"></a>02823     u32             phy_otp;
<a name="l02824"></a>02824 
<a name="l02825"></a>02825     <span class="keywordtype">char</span>                board_part_number[24];
<a name="l02826"></a>02826 <span class="preprocessor">#define TG3_VER_SIZE 32</span>
<a name="l02827"></a>02827 <span class="preprocessor"></span>    <span class="keywordtype">char</span>                fw_ver[TG3_VER_SIZE];
<a name="l02828"></a>02828     u32             nic_sram_data_cfg;
<a name="l02829"></a>02829     u32             pci_clock_ctrl;
<a name="l02830"></a>02830     <span class="keyword">struct </span>pci_dev          *pdev_peer;
<a name="l02831"></a>02831 
<a name="l02832"></a>02832     <span class="comment">/* This macro assumes the passed PHY ID is already masked</span>
<a name="l02833"></a>02833 <span class="comment">     * with PHY_ID_MASK.</span>
<a name="l02834"></a>02834 <span class="comment">     */</span>
<a name="l02835"></a>02835 <span class="preprocessor">#define KNOWN_PHY_ID(X)     \</span>
<a name="l02836"></a>02836 <span class="preprocessor">    ((X) == PHY_ID_BCM5400 || (X) == PHY_ID_BCM5401 || \</span>
<a name="l02837"></a>02837 <span class="preprocessor">     (X) == PHY_ID_BCM5411 || (X) == PHY_ID_BCM5701 || \</span>
<a name="l02838"></a>02838 <span class="preprocessor">     (X) == PHY_ID_BCM5703 || (X) == PHY_ID_BCM5704 || \</span>
<a name="l02839"></a>02839 <span class="preprocessor">     (X) == PHY_ID_BCM5705 || (X) == PHY_ID_BCM5750 || \</span>
<a name="l02840"></a>02840 <span class="preprocessor">     (X) == PHY_ID_BCM5752 || (X) == PHY_ID_BCM5714 || \</span>
<a name="l02841"></a>02841 <span class="preprocessor">     (X) == PHY_ID_BCM5780 || (X) == PHY_ID_BCM5787 || \</span>
<a name="l02842"></a>02842 <span class="preprocessor">     (X) == PHY_ID_BCM5755 || (X) == PHY_ID_BCM5756 || \</span>
<a name="l02843"></a>02843 <span class="preprocessor">     (X) == PHY_ID_BCM5906 || (X) == PHY_ID_BCM5761 || \</span>
<a name="l02844"></a>02844 <span class="preprocessor">     (X) == PHY_ID_BCM8002)</span>
<a name="l02845"></a>02845 <span class="preprocessor"></span>
<a name="l02846"></a>02846     <span class="keyword">struct </span><a class="code" href="structtg3__hw__stats.html">tg3_hw_stats</a>     *hw_stats;
<a name="l02847"></a>02847     dma_addr_t          stats_mapping;
<a name="l02848"></a>02848     <span class="keyword">struct </span>work_struct      reset_task;
<a name="l02849"></a>02849 
<a name="l02850"></a>02850     <span class="keywordtype">int</span>             nvram_lock_cnt;
<a name="l02851"></a>02851     u32             nvram_size;
<a name="l02852"></a>02852 <span class="preprocessor">#define TG3_NVRAM_SIZE_64KB     0x00010000</span>
<a name="l02853"></a>02853 <span class="preprocessor"></span><span class="preprocessor">#define TG3_NVRAM_SIZE_128KB        0x00020000</span>
<a name="l02854"></a>02854 <span class="preprocessor"></span><span class="preprocessor">#define TG3_NVRAM_SIZE_256KB        0x00040000</span>
<a name="l02855"></a>02855 <span class="preprocessor"></span><span class="preprocessor">#define TG3_NVRAM_SIZE_512KB        0x00080000</span>
<a name="l02856"></a>02856 <span class="preprocessor"></span><span class="preprocessor">#define TG3_NVRAM_SIZE_1MB      0x00100000</span>
<a name="l02857"></a>02857 <span class="preprocessor"></span><span class="preprocessor">#define TG3_NVRAM_SIZE_2MB      0x00200000</span>
<a name="l02858"></a>02858 <span class="preprocessor"></span>
<a name="l02859"></a>02859     u32             nvram_pagesize;
<a name="l02860"></a>02860     u32             nvram_jedecnum;
<a name="l02861"></a>02861 
<a name="l02862"></a>02862 <span class="preprocessor">#define JEDEC_ATMEL         0x1f</span>
<a name="l02863"></a>02863 <span class="preprocessor"></span><span class="preprocessor">#define JEDEC_ST            0x20</span>
<a name="l02864"></a>02864 <span class="preprocessor"></span><span class="preprocessor">#define JEDEC_SAIFUN            0x4f</span>
<a name="l02865"></a>02865 <span class="preprocessor"></span><span class="preprocessor">#define JEDEC_SST           0xbf</span>
<a name="l02866"></a>02866 <span class="preprocessor"></span>
<a name="l02867"></a>02867 <span class="preprocessor">#define ATMEL_AT24C64_CHIP_SIZE     TG3_NVRAM_SIZE_64KB</span>
<a name="l02868"></a>02868 <span class="preprocessor"></span><span class="preprocessor">#define ATMEL_AT24C64_PAGE_SIZE     (32)</span>
<a name="l02869"></a>02869 <span class="preprocessor"></span>
<a name="l02870"></a>02870 <span class="preprocessor">#define ATMEL_AT24C512_CHIP_SIZE    TG3_NVRAM_SIZE_512KB</span>
<a name="l02871"></a>02871 <span class="preprocessor"></span><span class="preprocessor">#define ATMEL_AT24C512_PAGE_SIZE    (128)</span>
<a name="l02872"></a>02872 <span class="preprocessor"></span>
<a name="l02873"></a>02873 <span class="preprocessor">#define ATMEL_AT45DB0X1B_PAGE_POS   9</span>
<a name="l02874"></a>02874 <span class="preprocessor"></span><span class="preprocessor">#define ATMEL_AT45DB0X1B_PAGE_SIZE  264</span>
<a name="l02875"></a>02875 <span class="preprocessor"></span>
<a name="l02876"></a>02876 <span class="preprocessor">#define ATMEL_AT25F512_PAGE_SIZE    256</span>
<a name="l02877"></a>02877 <span class="preprocessor"></span>
<a name="l02878"></a>02878 <span class="preprocessor">#define ST_M45PEX0_PAGE_SIZE        256</span>
<a name="l02879"></a>02879 <span class="preprocessor"></span>
<a name="l02880"></a>02880 <span class="preprocessor">#define SAIFUN_SA25F0XX_PAGE_SIZE   256</span>
<a name="l02881"></a>02881 <span class="preprocessor"></span>
<a name="l02882"></a>02882 <span class="preprocessor">#define SST_25VF0X0_PAGE_SIZE       4098</span>
<a name="l02883"></a>02883 <span class="preprocessor"></span>
<a name="l02884"></a>02884     <span class="keyword">struct </span>ethtool_coalesce     coal;
<a name="l02885"></a>02885 
<a name="l02886"></a>02886     <span class="comment">/* firmware info */</span>
<a name="l02887"></a>02887     <span class="keyword">const</span> <span class="keywordtype">char</span>          *fw_needed;
<a name="l02888"></a>02888     <span class="keyword">const</span> <span class="keyword">struct </span><a class="code" href="structtg3__firmware.html">tg3_firmware</a>       *fw;
<a name="l02889"></a>02889     u32             fw_len; <span class="comment">/* includes BSS */</span>
<a name="l02890"></a>02890 };
<a name="l02891"></a>02891 
<a name="l02892"></a>02892 <span class="preprocessor">#endif </span><span class="comment">/* !(_T3_H) */</span>
</pre></div></div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Wed Sep 28 2011 14:20:25 for Mark6 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
