;redcode
;assert 1
	SPL 0, <-52
	ADD 210, 30
	SUB @-126, 128
	MOV -507, <-27
	MOV -507, <-27
	SPL 188, #72
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN @0, -9
	DJN @0, -9
	SUB @-1, <0
	MOV -1, <-20
	SUB @121, 106
	ADD 7, 901
	SLT -30, -9
	SUB @121, 103
	SPL 0, <-742
	SPL 0, <-742
	SUB <900, @2
	SLT 30, 9
	SLT 30, 9
	SPL <0, #90
	SPL 100, <101
	SPL 0, <320
	SPL 0, <1
	SPL 0, <320
	SPL 0, <320
	SPL 0, <320
	SLT #12, @20
	MOV -507, <-27
	SUB <0, @2
	SUB #18, <-7
	SUB -207, <-120
	ADD 210, 30
	SUB #72, @200
	SUB @-30, 9
	ADD 210, 30
	JMN 12, 200
	JMN 12, 200
	SPL <0, #91
	ADD 210, 30
	SUB <0, @2
	SUB <0, @2
	ADD 210, 30
	ADD 210, 30
	ADD 210, 30
	DJN 1, @20
	DJN 1, @20
	MOV -507, <-27
	SPL 188, #72
