report number csl tr 75 102 institution stanford university computer systems laboratory title high performance emulation author wallach walter a jr date november 1975 abstract the stanford emmy is examined as an emulation engine using the 360 emulator and the deltran interpreter as examples the performance of the current emmy architecture is examined as a high performance emulation vehicle the problems of using a sequential vertically organized processor for high speed emulation are developed and discussed a flexible control structure for high speed emulation studies is derived from an existing high performance processor this structure issues a stream of microinstructions to a central command bus allowing user defined execution resources to execute them in overlapped fashion these execution resources may be added or deleted with little or no processor rewiring ftp reports stanford edu pub cstr reports csl tr 75 102 csl tr 75 102 pdf
