{"vcs1":{"timestamp_begin":1731054654.193454511, "rt":2.77, "ut":1.60, "st":0.31}}
{"vcselab":{"timestamp_begin":1731054657.057414638, "rt":2.48, "ut":0.24, "st":0.24}}
{"link":{"timestamp_begin":1731054659.624158534, "rt":0.39, "ut":0.13, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731054653.413097975}
{"VCS_COMP_START_TIME": 1731054653.413097975}
{"VCS_COMP_END_TIME": 1731054663.320396806}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 334908}}
{"stitch_vcselab": {"peak_mem": 231620}}
