This is the first homework assignment for ECE571, Introduction to System Verilog.

For this homework we are to create an arbiter slice module and test bench, a 4bit arbiter, one using behavioral and one using structural, a 4 bit test bench, and N bit arbiter using structural and a N bit Arbiter testbench.

Notes:
Compile with appropriate Testbench and run.

Erik Fox Winter '21
Prof. Mark Faust
