{
  "Top": "mmult_hw",
  "RtlTop": "mmult_hw",
  "RtlPrefix": "",
  "RtlSubPrefix": "mmult_hw_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_stream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<64>, 4, 5, 5>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_stream": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<64>, 4, 5, 5>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top mmult_hw -name mmult_hw"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "mmult_hw"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "1.25",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "1255626"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mmult_hw",
    "Version": "1.0",
    "DisplayName": "Mmult_hw",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_mmult_hw_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/.\/mmult_fixed.cpp",
      "..\/..\/mmult_fixed.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/mmult_hw_CONTROL_BUS_s_axi.vhd",
      "impl\/vhdl\/mmult_hw_in_buf_V_0.vhd",
      "impl\/vhdl\/mmult_hw_mac_muladd_8s_8ns_16s_17_4_1.vhd",
      "impl\/vhdl\/mmult_hw_mac_muladd_8s_8ns_17s_18_4_1.vhd",
      "impl\/vhdl\/mmult_hw_mac_muladd_8s_8ns_32ns_32_4_1.vhd",
      "impl\/vhdl\/mmult_hw_mul_8s_8ns_16_1_1.vhd",
      "impl\/vhdl\/mmult_hw_offset_buf_V.vhd",
      "impl\/vhdl\/mmult_hw_out_buf_V.vhd",
      "impl\/vhdl\/mmult_hw_regslice_both.vhd",
      "impl\/vhdl\/mmult_hw_weight_buf_V_0.vhd",
      "impl\/vhdl\/mmult_hw.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mmult_hw_CONTROL_BUS_s_axi.v",
      "impl\/verilog\/mmult_hw_in_buf_V_0.v",
      "impl\/verilog\/mmult_hw_mac_muladd_8s_8ns_16s_17_4_1.v",
      "impl\/verilog\/mmult_hw_mac_muladd_8s_8ns_17s_18_4_1.v",
      "impl\/verilog\/mmult_hw_mac_muladd_8s_8ns_32ns_32_4_1.v",
      "impl\/verilog\/mmult_hw_mul_8s_8ns_16_1_1.v",
      "impl\/verilog\/mmult_hw_offset_buf_V.v",
      "impl\/verilog\/mmult_hw_out_buf_V.v",
      "impl\/verilog\/mmult_hw_regslice_both.v",
      "impl\/verilog\/mmult_hw_weight_buf_V_0.v",
      "impl\/verilog\/mmult_hw.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/mmult_hw_v1_0\/data\/mmult_hw.mdd",
      "impl\/misc\/drivers\/mmult_hw_v1_0\/data\/mmult_hw.tcl",
      "impl\/misc\/drivers\/mmult_hw_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/mmult_hw_v1_0\/src\/xmmult_hw.c",
      "impl\/misc\/drivers\/mmult_hw_v1_0\/src\/xmmult_hw.h",
      "impl\/misc\/drivers\/mmult_hw_v1_0\/src\/xmmult_hw_hw.h",
      "impl\/misc\/drivers\/mmult_hw_v1_0\/src\/xmmult_hw_linux.c",
      "impl\/misc\/drivers\/mmult_hw_v1_0\/src\/xmmult_hw_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/mmult_hw.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/ubuntu\/cs5222\/workspace\/zynq\/hls\/test_replica1\/accel\/solution0\/.debug\/mmult_hw.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CONTROL_BUS:in_stream:out_stream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "in_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "64",
      "portPrefix": "in_stream_",
      "ports": [
        "in_stream_TDATA",
        "in_stream_TDEST",
        "in_stream_TID",
        "in_stream_TKEEP",
        "in_stream_TLAST",
        "in_stream_TREADY",
        "in_stream_TSTRB",
        "in_stream_TUSER",
        "in_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "in_stream"
        }]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "out_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "out_stream_",
      "ports": [
        "out_stream_TDATA",
        "out_stream_TDEST",
        "out_stream_TID",
        "out_stream_TKEEP",
        "out_stream_TLAST",
        "out_stream_TREADY",
        "out_stream_TSTRB",
        "out_stream_TUSER",
        "out_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "out_stream"
        }]
    },
    "s_axi_CONTROL_BUS": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_CONTROL_BUS_",
      "paramPrefix": "C_S_AXI_CONTROL_BUS_",
      "ports": [
        "s_axi_CONTROL_BUS_ARADDR",
        "s_axi_CONTROL_BUS_ARREADY",
        "s_axi_CONTROL_BUS_ARVALID",
        "s_axi_CONTROL_BUS_AWADDR",
        "s_axi_CONTROL_BUS_AWREADY",
        "s_axi_CONTROL_BUS_AWVALID",
        "s_axi_CONTROL_BUS_BREADY",
        "s_axi_CONTROL_BUS_BRESP",
        "s_axi_CONTROL_BUS_BVALID",
        "s_axi_CONTROL_BUS_RDATA",
        "s_axi_CONTROL_BUS_RREADY",
        "s_axi_CONTROL_BUS_RRESP",
        "s_axi_CONTROL_BUS_RVALID",
        "s_axi_CONTROL_BUS_WDATA",
        "s_axi_CONTROL_BUS_WREADY",
        "s_axi_CONTROL_BUS_WSTRB",
        "s_axi_CONTROL_BUS_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_CONTROL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CONTROL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "in_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_TDEST": {
      "dir": "in",
      "width": "5"
    },
    "in_stream_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "in_stream_TSTRB": {
      "dir": "in",
      "width": "8"
    },
    "in_stream_TUSER": {
      "dir": "in",
      "width": "4"
    },
    "in_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TID": {
      "dir": "in",
      "width": "5"
    },
    "out_stream_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "out_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_stream_TDEST": {
      "dir": "out",
      "width": "5"
    },
    "out_stream_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "out_stream_TSTRB": {
      "dir": "out",
      "width": "8"
    },
    "out_stream_TUSER": {
      "dir": "out",
      "width": "4"
    },
    "out_stream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_TID": {
      "dir": "out",
      "width": "5"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "mmult_hw"},
    "Info": {"mmult_hw": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"mmult_hw": {
        "Latency": {
          "LatencyBest": "1255626",
          "LatencyAvg": "1255626",
          "LatencyWorst": "1255626",
          "PipelineII": "1255627",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.742"
        },
        "Loops": [
          {
            "Name": "LOAD_OFFSET",
            "TripCount": "5",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "LOAD_WEIGHT_VITIS_LOOP_57_2",
            "TripCount": "320",
            "Latency": "1280",
            "PipelineII": "4",
            "PipelineDepth": "5"
          },
          {
            "Name": "LT",
            "TripCount": "64",
            "Latency": "1254336",
            "PipelineII": "",
            "PipelineDepth": "19599",
            "Loops": [
              {
                "Name": "LOAD_INPUT_VITIS_LOOP_76_4",
                "TripCount": "4096",
                "Latency": "16384",
                "PipelineII": "4",
                "PipelineDepth": "5"
              },
              {
                "Name": "L1_L2",
                "TripCount": "1280",
                "Latency": "2566",
                "PipelineII": "2",
                "PipelineDepth": "9"
              },
              {
                "Name": "STORE_OUTPUT_VITIS_LOOP_109_6",
                "TripCount": "640",
                "Latency": "642",
                "PipelineII": "1",
                "PipelineDepth": "4"
              }
            ]
          }
        ],
        "Area": {
          "BRAM_18K": "132",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "47",
          "DSP": "129",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "58",
          "FF": "7322",
          "AVAIL_FF": "106400",
          "UTIL_FF": "6",
          "LUT": "25167",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "47",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-03-13 01:36:15 +08",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
