$date
  Mon Oct 17 11:20:03 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_componentex $end
$var reg 8 ! a[7:0] $end
$var reg 8 " b[7:0] $end
$var reg 8 # o[7:0] $end
$var reg 3 $ s[2:0] $end
$scope module instancia_componentex $end
$var reg 8 % a[7:0] $end
$var reg 8 & b[7:0] $end
$var reg 3 ' s[2:0] $end
$var reg 8 ( o[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000 !
b00000000 "
b00000000 #
b000 $
b00000000 %
b00000000 &
b000 '
b00000000 (
#20000000
b00100101 !
b00110000 "
b01010101 #
b00100101 %
b00110000 &
b01010101 (
#30000000
b001 $
b001 '
#50000000
#60000000
b11110101 #
b010 $
b010 '
b11110101 (
#80000000
#90000000
b00110101 #
b011 $
b011 '
b00110101 (
#110000000
#120000000
b00100000 #
b100 $
b100 '
b00100000 (
#140000000
#150000000
b00010101 #
b101 $
b101 '
b00010101 (
#170000000
#180000000
b110 $
b110 '
#200000000
#210000000
b111 $
b111 '
#250000000
b01010101 #
b000 $
b000 '
b01010101 (
