Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o H:/Semester 5/EL 203 - 4.5 - Embedded Hardware Designs/Project/Calculator/binary_to_BCD_isim_beh.exe -prj H:/Semester 5/EL 203 - 4.5 - Embedded Hardware Designs/Project/Calculator/binary_to_BCD_beh.prj work.binary_to_BCD 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "H:/Semester 5/EL 203 - 4.5 - Embedded Hardware Designs/Project/Calculator/binary_to_BCD.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behaviour of entity binary_to_bcd
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable H:/Semester 5/EL 203 - 4.5 - Embedded Hardware Designs/Project/Calculator/binary_to_BCD_isim_beh.exe
Fuse Memory Usage: 34128 KB
Fuse CPU Usage: 358 ms
