@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MF284 |Setting synthesis effort to medium for the design
@N: MO231 :"c:\users\cheec\desktop\libero_projects\sccb_test\hdl\sccb_ctrl.v":97:4:97:9|Found counter in view:work.SCCB_CTRL(verilog) instance step[7:0] 
@N: MO231 :"c:\users\cheec\desktop\libero_projects\sccb_test\hdl\sccb_ctrl.v":68:4:68:9|Found counter in view:work.SCCB_CTRL(verilog) instance SCCB_CLK_cnt[7:0] 
@N: FP130 |Promoting Net SCCB_CTRL_0.SCCB_CLK on CLKINT  I_21 
@N: FP130 |Promoting Net xclk_c on CLKINT  I_22 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
