@W: MT530 :"c:\eda\cpu74hc194\hdl\hc194.v":34:0:34:5|Found inferred clock hc194|CP which controls 4 sequential elements including Qaux[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
