add x1, x1, #3476, lsl #0
sub x2, x2, #966, lsl #0
bics x30, x1, x2, ror #46
and x0, x0, x0

