<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/alpha/ipr.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_a4feaad68b70f9faac265221bd8821b4.html">alpha</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ipr.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ipr_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2003-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ipr_8hh.html">arch/alpha/ipr.hh</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;cstring&gt;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceAlphaISA.html">AlphaISA</a> {</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#ae81c75c652a16ffa33a787ce6dc3114f">   38</a></span>&#160;<a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093f">md_ipr_names</a> <a class="code" href="namespaceAlphaISA.html#ae81c75c652a16ffa33a787ce6dc3114f">MiscRegIndexToIpr</a>[<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa28050954180d5b486752df49f77007b3">NumInternalProcRegs</a>] = {</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    <span class="comment">//Write only</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fabd12d77e5d1b5e2f277183ed988afe6a">RAW_IPR_HWINT_CLR</a>,      <span class="comment">// H/W interrupt clear register</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa4293854e8a0bffd4382f11d5ac6932e3">RAW_IPR_SL_XMIT</a>,        <span class="comment">// serial line transmit register</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa6600bf90613804d29376ec14a421fc50">RAW_IPR_DC_FLUSH</a>,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fab9697271c0ca13d65155460f1ebc7a5d">RAW_IPR_IC_FLUSH</a>,       <span class="comment">// instruction cache flush control</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faaefde26f0a099183f53605ae531c9936">RAW_IPR_ALT_MODE</a>,       <span class="comment">// alternate mode register</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fae3473cc2095376356f3e7e2e65bef3f0">RAW_IPR_DTB_IA</a>,         <span class="comment">// DTLB invalidate all register</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa677b78e05bbab6b4d92b40c2cdffb039">RAW_IPR_DTB_IAP</a>,        <span class="comment">// DTLB invalidate all process register</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa926a22859f61011bf05f0a951da06fbd">RAW_IPR_ITB_IA</a>,         <span class="comment">// ITLB invalidate all register</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa53467cd417449e387d2c027afd6fcec5">RAW_IPR_ITB_IAP</a>,        <span class="comment">// ITLB invalidate all process register</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="comment">//Read only</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fabb6778b92c8b2e4463f9fdcbdaf54aaa">RAW_IPR_INTID</a>,          <span class="comment">// interrupt ID register</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fad6f2dc7f971d6769ac3ebdea1e39e7c0">RAW_IPR_SL_RCV</a>,         <span class="comment">// serial line receive register</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faf91efafd5e635e82df4f5d88f5c34603">RAW_IPR_MM_STAT</a>,        <span class="comment">// data MMU fault status register</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fabd0d28e52febeef7c967167ff9a3922f">RAW_IPR_ITB_PTE_TEMP</a>,   <span class="comment">// ITLB page table entry temp register</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faa63187671639d21c5d10a814e2c8a3d1">RAW_IPR_DTB_PTE_TEMP</a>,   <span class="comment">// DTLB page table entry temporary register</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa0f553cf6723234aec19a6f635216f00b">RAW_IPR_ISR</a>,            <span class="comment">// interrupt summary register</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa3fcb93f93ff8429fad08a005e73287aa">RAW_IPR_ITB_TAG</a>,        <span class="comment">// ITLB tag register</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa1e28ff9bd1853b8b820c8f53135b4373">RAW_IPR_ITB_PTE</a>,        <span class="comment">// ITLB page table entry register</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fad4444cb903570da21316f572f6ceac18">RAW_IPR_ITB_ASN</a>,        <span class="comment">// ITLB address space register</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa9bfeb2067346225426b1fc046b3c9285">RAW_IPR_ITB_IS</a>,         <span class="comment">// ITLB invalidate select register</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fac9568d9985665f838841661959de8713">RAW_IPR_SIRR</a>,           <span class="comment">// software interrupt request register</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa9ca7817d02f7a77696f33949140b0e01">RAW_IPR_ASTRR</a>,          <span class="comment">// asynchronous system trap request register</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa2855b7964985c859625f958dc60570f1">RAW_IPR_ASTER</a>,          <span class="comment">// asynchronous system trap enable register</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa82fab385a2bd4b11e99cf527a8e9400a">RAW_IPR_EXC_ADDR</a>,       <span class="comment">// exception address register</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa794707ed2e55f4435d008b5ab6c44e9f">RAW_IPR_EXC_SUM</a>,        <span class="comment">// exception summary register</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fac8252f142616dc24ffd4087a80410c5b">RAW_IPR_EXC_MASK</a>,       <span class="comment">// exception mask register</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa359e0ef48d0dc74c6667947ffd144c5a">RAW_IPR_PAL_BASE</a>,       <span class="comment">// PAL base address register</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa71eea481c93e619d096ce71c679352b7">RAW_IPR_ICM</a>,            <span class="comment">// instruction current mode</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa5ee215afc59067dae844ec93fa7ef1c7">RAW_IPR_IPLR</a>,           <span class="comment">// interrupt priority level register</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faf2cef16c88ddc6c438ca968fed5a5d1d">RAW_IPR_IFAULT_VA_FORM</a>, <span class="comment">// formatted faulting virtual addr register</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa0fe682b92a87376b0aa9a19b9020c062">RAW_IPR_IVPTBR</a>,         <span class="comment">// virtual page table base register</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa0260aea2bd648f8fdbfdcf785cc2b73b">RAW_IPR_ICSR</a>,           <span class="comment">// instruction control and status register</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fac7effa8564104e20e26e8206b3f037a6">RAW_IPR_IC_PERR_STAT</a>,   <span class="comment">// inst cache parity error status register</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fac7791d2c2173f990397107a6ce03bae3">RAW_IPR_PMCTR</a>,          <span class="comment">// performance counter register</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="comment">// PAL temporary registers...</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="comment">// register meanings gleaned from osfpal.s source code</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa2a1f85f9999ebd98e5a32cec09cd51d9">RAW_IPR_PALtemp0</a>,       <span class="comment">// local scratch</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fad3d71b998916577e51b5f7e0f9bcfefc">RAW_IPR_PALtemp1</a>,       <span class="comment">// local scratch</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faa40f5910ce486538d7b4c8988944d219">RAW_IPR_PALtemp2</a>,       <span class="comment">// entUna</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa15114871b8073b2891d84a6b4e2fe596">RAW_IPR_PALtemp3</a>,       <span class="comment">// CPU specific impure area pointer</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa95c4bf5a11f1dc04776ea24f4417346c">RAW_IPR_PALtemp4</a>,       <span class="comment">// memory management temp</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa57acdb3b8a30ace2ee0c2f84983440b9">RAW_IPR_PALtemp5</a>,       <span class="comment">// memory management temp</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa0919780f4818d82d1b349c953e1d1e76">RAW_IPR_PALtemp6</a>,       <span class="comment">// memory management temp</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa0e6df17cc57287700be386110cfb8ac8">RAW_IPR_PALtemp7</a>,       <span class="comment">// entIF</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faef9af849e1e2365690974b4aa7d68ecc">RAW_IPR_PALtemp8</a>,       <span class="comment">// intmask</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa6dbeb152d5038c3e516e77de5a079608">RAW_IPR_PALtemp9</a>,       <span class="comment">// entSys</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa93cbefb9642e90f71ab0ef1bf7b142b6">RAW_IPR_PALtemp10</a>,      <span class="comment">// ??</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fabfe187c723467fdaa56c5bdc242e18b8">RAW_IPR_PALtemp11</a>,      <span class="comment">// entInt</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa66fc765089b62c0e876cc0be87bf926c">RAW_IPR_PALtemp12</a>,      <span class="comment">// entArith</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faaf2c7f4029ba9c792537d65b377f2efe">RAW_IPR_PALtemp13</a>,      <span class="comment">// reserved for platform specific PAL</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fae6c28fe73fa8fdf88636543736cc0616">RAW_IPR_PALtemp14</a>,      <span class="comment">// reserved for platform specific PAL</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faefb3e93fb3ddd3296c8c6fa4517514da">RAW_IPR_PALtemp15</a>,      <span class="comment">// reserved for platform specific PAL</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa3fed17a9518635ce3a00168d9930676f">RAW_IPR_PALtemp16</a>,      <span class="comment">// scratch / whami&lt;7:0&gt; / mces&lt;4:0&gt;</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa8761b97351b81e03d7add7c851113dff">RAW_IPR_PALtemp17</a>,      <span class="comment">// sysval</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa3e0d3f3d2c722339fa82e7b576f2be02">RAW_IPR_PALtemp18</a>,      <span class="comment">// usp</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa6dbbbbfbe9bf87fd6fa2b95ef3a89847">RAW_IPR_PALtemp19</a>,      <span class="comment">// ksp</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa95ce4aee2b6b154ce2e1cae76e92329a">RAW_IPR_PALtemp20</a>,      <span class="comment">// PTBR</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa9e18b019b766f3976c626ad8d2ec3616">RAW_IPR_PALtemp21</a>,      <span class="comment">// entMM</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa4cda35422a8961e769a97b3e3b976d69">RAW_IPR_PALtemp22</a>,      <span class="comment">// kgp</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa8392374df20eefb63d3bb20ca1c41848">RAW_IPR_PALtemp23</a>,      <span class="comment">// PCBB</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa9e401c51bd512b16d9c580ae9ef1f48f">RAW_IPR_DTB_ASN</a>,        <span class="comment">// DTLB address space number register</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa590f85b177d104741248e561a0a14ac8">RAW_IPR_DTB_CM</a>,         <span class="comment">// DTLB current mode register</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faad0f672c776a5ba96a9f6c72bb5bb4a6">RAW_IPR_DTB_TAG</a>,        <span class="comment">// DTLB tag register</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faceb89bb48e1ab63a032278264056864a">RAW_IPR_DTB_PTE</a>,        <span class="comment">// DTLB page table entry register</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa16a83deee2c430d42ee4e904df213928">RAW_IPR_VA</a>,             <span class="comment">// fault virtual address register</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fae9b3b9d0bc1816348497f82eb39c9dfb">RAW_IPR_VA_FORM</a>,        <span class="comment">// formatted virtual address register</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faf6f3a754302ef2ca3f4c79b3f3d171dc">RAW_IPR_MVPTBR</a>,         <span class="comment">// MTU virtual page table base register</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa2729a471ee13cd41ba5abf6ea6690776">RAW_IPR_DTB_IS</a>,         <span class="comment">// DTLB invalidate single register</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa1cff4d8d32bd5d81b1fb91023c8f5f1e">RAW_IPR_CC</a>,             <span class="comment">// cycle counter register</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fad1ed6b0ab3e10c1f6a97e19bf2ae1d46">RAW_IPR_CC_CTL</a>,         <span class="comment">// cycle counter control register</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa6331e743da6ceaa681a3e8520bf6452a">RAW_IPR_MCSR</a>,           <span class="comment">// MTU control register</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fac3b94f08b1dc415c541d86d14c5d44c7">RAW_IPR_DC_PERR_STAT</a>,   <span class="comment">// Dcache parity error status register</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa1b90a4d0e6fdb544ec103b22910fe87b">RAW_IPR_DC_TEST_CTL</a>,    <span class="comment">// Dcache test tag control register</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fab704e0018a62feb7d0e6ec66d41789dd">RAW_IPR_DC_TEST_TAG</a>,    <span class="comment">// Dcache test tag register</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fabeb851d244f1993eb8cfa3d955eae673">RAW_IPR_DC_TEST_TAG_TEMP</a>, <span class="comment">// Dcache test tag temporary register</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faa47a813d7895d40312873f650545c830">RAW_IPR_DC_MODE</a>,        <span class="comment">// Dcache mode register</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa71d1bd1b6419f59bdc63bdb0a7b31292">RAW_IPR_MAF_MODE</a>        <span class="comment">// miss address file mode register</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;};</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#a5400504f79ff4501ded06ac88b000cb0">  126</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespaceAlphaISA.html#a5400504f79ff4501ded06ac88b000cb0">IprToMiscRegIndex</a>[<a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fad5842e4b40e57807bd0ac53c1f6c4b78">MaxInternalProcRegs</a>];</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="namespaceAlphaISA.html#ab1a2b6460dff5af1c61705fefbc74869">  129</a></span>&#160;<a class="code" href="namespaceAlphaISA.html#ab1a2b6460dff5af1c61705fefbc74869">initializeIprTable</a>()</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;{</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">bool</span> initialized = <span class="keyword">false</span>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordflow">if</span> (initialized)</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    memset(IprToMiscRegIndex, -1, <a class="code" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fad5842e4b40e57807bd0ac53c1f6c4b78">MaxInternalProcRegs</a> * <span class="keyword">sizeof</span>(<span class="keywordtype">int</span>));</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a> = 0; <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a> &lt; <a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa28050954180d5b486752df49f77007b3">NumInternalProcRegs</a>; <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>++)</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        IprToMiscRegIndex[MiscRegIndexToIpr[<a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>]] = <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;}</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;} <span class="comment">// namespace AlphaISA</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa6dbbbbfbe9bf87fd6fa2b95ef3a89847"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa6dbbbbfbe9bf87fd6fa2b95ef3a89847">AlphaISA::RAW_IPR_PALtemp19</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00091">ipr.hh:91</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fac7effa8564104e20e26e8206b3f037a6"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fac7effa8564104e20e26e8206b3f037a6">AlphaISA::RAW_IPR_IC_PERR_STAT</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00067">ipr.hh:67</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa2a1f85f9999ebd98e5a32cec09cd51d9"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa2a1f85f9999ebd98e5a32cec09cd51d9">AlphaISA::RAW_IPR_PALtemp0</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00072">ipr.hh:72</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093faef9af849e1e2365690974b4aa7d68ecc"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faef9af849e1e2365690974b4aa7d68ecc">AlphaISA::RAW_IPR_PALtemp8</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00080">ipr.hh:80</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa677b78e05bbab6b4d92b40c2cdffb039"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa677b78e05bbab6b4d92b40c2cdffb039">AlphaISA::RAW_IPR_DTB_IAP</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00107">ipr.hh:107</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fae6c28fe73fa8fdf88636543736cc0616"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fae6c28fe73fa8fdf88636543736cc0616">AlphaISA::RAW_IPR_PALtemp14</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00086">ipr.hh:86</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fad1ed6b0ab3e10c1f6a97e19bf2ae1d46"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fad1ed6b0ab3e10c1f6a97e19bf2ae1d46">AlphaISA::RAW_IPR_CC_CTL</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00112">ipr.hh:112</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa8392374df20eefb63d3bb20ca1c41848"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa8392374df20eefb63d3bb20ca1c41848">AlphaISA::RAW_IPR_PALtemp23</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00095">ipr.hh:95</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa1e28ff9bd1853b8b820c8f53135b4373"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa1e28ff9bd1853b8b820c8f53135b4373">AlphaISA::RAW_IPR_ITB_PTE</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00044">ipr.hh:44</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa15114871b8073b2891d84a6b4e2fe596"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa15114871b8073b2891d84a6b4e2fe596">AlphaISA::RAW_IPR_PALtemp3</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00075">ipr.hh:75</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa16a83deee2c430d42ee4e904df213928"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa16a83deee2c430d42ee4e904df213928">AlphaISA::RAW_IPR_VA</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00104">ipr.hh:104</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ab1a2b6460dff5af1c61705fefbc74869"><div class="ttname"><a href="namespaceAlphaISA.html#ab1a2b6460dff5af1c61705fefbc74869">AlphaISA::initializeIprTable</a></div><div class="ttdeci">void initializeIprTable()</div><div class="ttdef"><b>Definition:</b> <a href="ipr_8cc_source.html#l00129">ipr.cc:129</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa0e6df17cc57287700be386110cfb8ac8"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa0e6df17cc57287700be386110cfb8ac8">AlphaISA::RAW_IPR_PALtemp7</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00079">ipr.hh:79</a></div></div>
<div class="ttc" id="ipr_8hh_html"><div class="ttname"><a href="ipr_8hh.html">ipr.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fac3b94f08b1dc415c541d86d14c5d44c7"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fac3b94f08b1dc415c541d86d14c5d44c7">AlphaISA::RAW_IPR_DC_PERR_STAT</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00116">ipr.hh:116</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa3fcb93f93ff8429fad08a005e73287aa"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa3fcb93f93ff8429fad08a005e73287aa">AlphaISA::RAW_IPR_ITB_TAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00043">ipr.hh:43</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa57acdb3b8a30ace2ee0c2f84983440b9"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa57acdb3b8a30ace2ee0c2f84983440b9">AlphaISA::RAW_IPR_PALtemp5</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00077">ipr.hh:77</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fae9b3b9d0bc1816348497f82eb39c9dfb"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fae9b3b9d0bc1816348497f82eb39c9dfb">AlphaISA::RAW_IPR_VA_FORM</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00105">ipr.hh:105</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa8761b97351b81e03d7add7c851113dff"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa8761b97351b81e03d7add7c851113dff">AlphaISA::RAW_IPR_PALtemp17</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00089">ipr.hh:89</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa3e0d3f3d2c722339fa82e7b576f2be02"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa3e0d3f3d2c722339fa82e7b576f2be02">AlphaISA::RAW_IPR_PALtemp18</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00090">ipr.hh:90</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa2855b7964985c859625f958dc60570f1"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa2855b7964985c859625f958dc60570f1">AlphaISA::RAW_IPR_ASTER</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00052">ipr.hh:52</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fac7791d2c2173f990397107a6ce03bae3"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fac7791d2c2173f990397107a6ce03bae3">AlphaISA::RAW_IPR_PMCTR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00068">ipr.hh:68</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fad5842e4b40e57807bd0ac53c1f6c4b78"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fad5842e4b40e57807bd0ac53c1f6c4b78">AlphaISA::MaxInternalProcRegs</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00123">ipr.hh:123</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fabd12d77e5d1b5e2f277183ed988afe6a"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fabd12d77e5d1b5e2f277183ed988afe6a">AlphaISA::RAW_IPR_HWINT_CLR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00062">ipr.hh:62</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa3fed17a9518635ce3a00168d9930676f"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa3fed17a9518635ce3a00168d9930676f">AlphaISA::RAW_IPR_PALtemp16</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00088">ipr.hh:88</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa0fe682b92a87376b0aa9a19b9020c062"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa0fe682b92a87376b0aa9a19b9020c062">AlphaISA::RAW_IPR_IVPTBR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00061">ipr.hh:61</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa95c4bf5a11f1dc04776ea24f4417346c"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa95c4bf5a11f1dc04776ea24f4417346c">AlphaISA::RAW_IPR_PALtemp4</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00076">ipr.hh:76</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093faad0f672c776a5ba96a9f6c72bb5bb4a6"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faad0f672c776a5ba96a9f6c72bb5bb4a6">AlphaISA::RAW_IPR_DTB_TAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00099">ipr.hh:99</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa590f85b177d104741248e561a0a14ac8"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa590f85b177d104741248e561a0a14ac8">AlphaISA::RAW_IPR_DTB_CM</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00098">ipr.hh:98</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093faa40f5910ce486538d7b4c8988944d219"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faa40f5910ce486538d7b4c8988944d219">AlphaISA::RAW_IPR_PALtemp2</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00074">ipr.hh:74</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa359e0ef48d0dc74c6667947ffd144c5a"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa359e0ef48d0dc74c6667947ffd144c5a">AlphaISA::RAW_IPR_PAL_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00056">ipr.hh:56</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa82fab385a2bd4b11e99cf527a8e9400a"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa82fab385a2bd4b11e99cf527a8e9400a">AlphaISA::RAW_IPR_EXC_ADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00053">ipr.hh:53</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa5ee215afc59067dae844ec93fa7ef1c7"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa5ee215afc59067dae844ec93fa7ef1c7">AlphaISA::RAW_IPR_IPLR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00058">ipr.hh:58</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa9ca7817d02f7a77696f33949140b0e01"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa9ca7817d02f7a77696f33949140b0e01">AlphaISA::RAW_IPR_ASTRR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00051">ipr.hh:51</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa6600bf90613804d29376ec14a421fc50"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa6600bf90613804d29376ec14a421fc50">AlphaISA::RAW_IPR_DC_FLUSH</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00115">ipr.hh:115</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093faf2cef16c88ddc6c438ca968fed5a5d1d"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faf2cef16c88ddc6c438ca968fed5a5d1d">AlphaISA::RAW_IPR_IFAULT_VA_FORM</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00060">ipr.hh:60</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa4293854e8a0bffd4382f11d5ac6932e3"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa4293854e8a0bffd4382f11d5ac6932e3">AlphaISA::RAW_IPR_SL_XMIT</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00063">ipr.hh:63</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa93cbefb9642e90f71ab0ef1bf7b142b6"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa93cbefb9642e90f71ab0ef1bf7b142b6">AlphaISA::RAW_IPR_PALtemp10</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00082">ipr.hh:82</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa9e18b019b766f3976c626ad8d2ec3616"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa9e18b019b766f3976c626ad8d2ec3616">AlphaISA::RAW_IPR_PALtemp21</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00093">ipr.hh:93</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa0260aea2bd648f8fdbfdcf785cc2b73b"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa0260aea2bd648f8fdbfdcf785cc2b73b">AlphaISA::RAW_IPR_ICSR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00065">ipr.hh:65</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093f"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093f">AlphaISA::md_ipr_names</a></div><div class="ttdeci">md_ipr_names</div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00041">ipr.hh:41</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093faaf2c7f4029ba9c792537d65b377f2efe"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faaf2c7f4029ba9c792537d65b377f2efe">AlphaISA::RAW_IPR_PALtemp13</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00085">ipr.hh:85</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa1b90a4d0e6fdb544ec103b22910fe87b"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa1b90a4d0e6fdb544ec103b22910fe87b">AlphaISA::RAW_IPR_DC_TEST_CTL</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00117">ipr.hh:117</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa71eea481c93e619d096ce71c679352b7"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa71eea481c93e619d096ce71c679352b7">AlphaISA::RAW_IPR_ICM</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00057">ipr.hh:57</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa6331e743da6ceaa681a3e8520bf6452a"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa6331e743da6ceaa681a3e8520bf6452a">AlphaISA::RAW_IPR_MCSR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00113">ipr.hh:113</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa0919780f4818d82d1b349c953e1d1e76"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa0919780f4818d82d1b349c953e1d1e76">AlphaISA::RAW_IPR_PALtemp6</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00078">ipr.hh:78</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093faa63187671639d21c5d10a814e2c8a3d1"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faa63187671639d21c5d10a814e2c8a3d1">AlphaISA::RAW_IPR_DTB_PTE_TEMP</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00101">ipr.hh:101</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fab704e0018a62feb7d0e6ec66d41789dd"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fab704e0018a62feb7d0e6ec66d41789dd">AlphaISA::RAW_IPR_DC_TEST_TAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00118">ipr.hh:118</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fabb6778b92c8b2e4463f9fdcbdaf54aaa"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fabb6778b92c8b2e4463f9fdcbdaf54aaa">AlphaISA::RAW_IPR_INTID</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00059">ipr.hh:59</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093faceb89bb48e1ab63a032278264056864a"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faceb89bb48e1ab63a032278264056864a">AlphaISA::RAW_IPR_DTB_PTE</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00100">ipr.hh:100</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a5400504f79ff4501ded06ac88b000cb0"><div class="ttname"><a href="namespaceAlphaISA.html#a5400504f79ff4501ded06ac88b000cb0">AlphaISA::IprToMiscRegIndex</a></div><div class="ttdeci">int IprToMiscRegIndex[MaxInternalProcRegs]</div><div class="ttdef"><b>Definition:</b> <a href="ipr_8cc_source.html#l00126">ipr.cc:126</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fad6f2dc7f971d6769ac3ebdea1e39e7c0"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fad6f2dc7f971d6769ac3ebdea1e39e7c0">AlphaISA::RAW_IPR_SL_RCV</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00064">ipr.hh:64</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa9bfeb2067346225426b1fc046b3c9285"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa9bfeb2067346225426b1fc046b3c9285">AlphaISA::RAW_IPR_ITB_IS</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00049">ipr.hh:49</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fae3473cc2095376356f3e7e2e65bef3f0"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fae3473cc2095376356f3e7e2e65bef3f0">AlphaISA::RAW_IPR_DTB_IA</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00108">ipr.hh:108</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fac8252f142616dc24ffd4087a80410c5b"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fac8252f142616dc24ffd4087a80410c5b">AlphaISA::RAW_IPR_EXC_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00055">ipr.hh:55</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa2729a471ee13cd41ba5abf6ea6690776"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa2729a471ee13cd41ba5abf6ea6690776">AlphaISA::RAW_IPR_DTB_IS</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00109">ipr.hh:109</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa71d1bd1b6419f59bdc63bdb0a7b31292"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa71d1bd1b6419f59bdc63bdb0a7b31292">AlphaISA::RAW_IPR_MAF_MODE</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00121">ipr.hh:121</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa794707ed2e55f4435d008b5ab6c44e9f"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa794707ed2e55f4435d008b5ab6c44e9f">AlphaISA::RAW_IPR_EXC_SUM</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00054">ipr.hh:54</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fad3d71b998916577e51b5f7e0f9bcfefc"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fad3d71b998916577e51b5f7e0f9bcfefc">AlphaISA::RAW_IPR_PALtemp1</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00073">ipr.hh:73</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093faf91efafd5e635e82df4f5d88f5c34603"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faf91efafd5e635e82df4f5d88f5c34603">AlphaISA::RAW_IPR_MM_STAT</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00103">ipr.hh:103</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fabd0d28e52febeef7c967167ff9a3922f"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fabd0d28e52febeef7c967167ff9a3922f">AlphaISA::RAW_IPR_ITB_PTE_TEMP</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00046">ipr.hh:46</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fad4444cb903570da21316f572f6ceac18"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fad4444cb903570da21316f572f6ceac18">AlphaISA::RAW_IPR_ITB_ASN</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00045">ipr.hh:45</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fac9568d9985665f838841661959de8713"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fac9568d9985665f838841661959de8713">AlphaISA::RAW_IPR_SIRR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00050">ipr.hh:50</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa0f553cf6723234aec19a6f635216f00b"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa0f553cf6723234aec19a6f635216f00b">AlphaISA::RAW_IPR_ISR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00042">ipr.hh:42</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa53467cd417449e387d2c027afd6fcec5"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa53467cd417449e387d2c027afd6fcec5">AlphaISA::RAW_IPR_ITB_IAP</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00048">ipr.hh:48</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa9e401c51bd512b16d9c580ae9ef1f48f"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa9e401c51bd512b16d9c580ae9ef1f48f">AlphaISA::RAW_IPR_DTB_ASN</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00097">ipr.hh:97</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fabfe187c723467fdaa56c5bdc242e18b8"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fabfe187c723467fdaa56c5bdc242e18b8">AlphaISA::RAW_IPR_PALtemp11</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00083">ipr.hh:83</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa6dbeb152d5038c3e516e77de5a079608"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa6dbeb152d5038c3e516e77de5a079608">AlphaISA::RAW_IPR_PALtemp9</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00081">ipr.hh:81</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093faf6f3a754302ef2ca3f4c79b3f3d171dc"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faf6f3a754302ef2ca3f4c79b3f3d171dc">AlphaISA::RAW_IPR_MVPTBR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00106">ipr.hh:106</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ae81c75c652a16ffa33a787ce6dc3114f"><div class="ttname"><a href="namespaceAlphaISA.html#ae81c75c652a16ffa33a787ce6dc3114f">AlphaISA::MiscRegIndexToIpr</a></div><div class="ttdeci">md_ipr_names MiscRegIndexToIpr[NumInternalProcRegs]</div><div class="ttdef"><b>Definition:</b> <a href="ipr_8cc_source.html#l00038">ipr.cc:38</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fab9697271c0ca13d65155460f1ebc7a5d"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fab9697271c0ca13d65155460f1ebc7a5d">AlphaISA::RAW_IPR_IC_FLUSH</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00066">ipr.hh:66</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html"><div class="ttname"><a href="namespaceAlphaISA.html">AlphaISA</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2decoder_8cc_source.html#l00033">decoder.cc:33</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa1cff4d8d32bd5d81b1fb91023c8f5f1e"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa1cff4d8d32bd5d81b1fb91023c8f5f1e">AlphaISA::RAW_IPR_CC</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00111">ipr.hh:111</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a0aec5ee396ee2840c29facb40fa90530"><div class="ttname"><a href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">X86ISA::x</a></div><div class="ttdeci">Bitfield&lt; 1 &gt; x</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00105">types.hh:105</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa4cda35422a8961e769a97b3e3b976d69"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa4cda35422a8961e769a97b3e3b976d69">AlphaISA::RAW_IPR_PALtemp22</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00094">ipr.hh:94</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa28050954180d5b486752df49f77007b3"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa28050954180d5b486752df49f77007b3">AlphaISA::NumInternalProcRegs</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00217">ipr.hh:217</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa95ce4aee2b6b154ce2e1cae76e92329a"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa95ce4aee2b6b154ce2e1cae76e92329a">AlphaISA::RAW_IPR_PALtemp20</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00092">ipr.hh:92</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093faefb3e93fb3ddd3296c8c6fa4517514da"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faefb3e93fb3ddd3296c8c6fa4517514da">AlphaISA::RAW_IPR_PALtemp15</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00087">ipr.hh:87</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa66fc765089b62c0e876cc0be87bf926c"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa66fc765089b62c0e876cc0be87bf926c">AlphaISA::RAW_IPR_PALtemp12</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00084">ipr.hh:84</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fabeb851d244f1993eb8cfa3d955eae673"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fabeb851d244f1993eb8cfa3d955eae673">AlphaISA::RAW_IPR_DC_TEST_TAG_TEMP</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00119">ipr.hh:119</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093faa47a813d7895d40312873f650545c830"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faa47a813d7895d40312873f650545c830">AlphaISA::RAW_IPR_DC_MODE</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00120">ipr.hh:120</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093faaefde26f0a099183f53605ae531c9936"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faaefde26f0a099183f53605ae531c9936">AlphaISA::RAW_IPR_ALT_MODE</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00110">ipr.hh:110</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a22ad001dfcd9ff66fb3484ded573093fa926a22859f61011bf05f0a951da06fbd"><div class="ttname"><a href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa926a22859f61011bf05f0a951da06fbd">AlphaISA::RAW_IPR_ITB_IA</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00047">ipr.hh:47</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
