$date
	Mon Nov  6 23:31:19 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_Nx1_tb $end
$var wire 4 ! y_tb [3:0] $end
$var parameter 32 " M_tb $end
$var parameter 32 # N_tb $end
$var reg 2 $ sel_tb [1:0] $end
$var reg 4 % x_tb [3:0] $end
$scope module DUT $end
$var wire 2 & sel [1:0] $end
$var wire 4 ' x [3:0] $end
$var wire 4 ( y [3:0] $end
$var parameter 32 ) M $end
$var parameter 32 * N $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 *
b10 )
b100 #
b10 "
$end
#0
$dumpvars
b1 (
b101 '
b0 &
b101 %
b0 $
b1 !
$end
#10
b0 !
b0 (
b1 $
b1 &
#20
b1 !
b1 (
b10 $
b10 &
#30
b0 !
b0 (
b11 $
b11 &
#1000
