module ram_wrapper #(
parameter DEPTH = 32,
parameter DATA_WIDTH = 32
)(
    input  logic               clk, // Clock signal
    input  logic               write_en, // Write enable signal
    output logic               read_en, // Read enable signal
    logic  [DATA_WIDTH-1:0]    data_in, // Data input for write operations
    logic  [DATA_WIDTH-1:0]    data_out, // Data output for read operations
    logic  [$clog2(DEPTH)-1:0] write_addr, // Write address for write operations
    logic  [$clog2(DEPTH)-1:0] read_addr // Read address for read operations
)

logic [DATA_WIDTH-1:0] ram [DEPTH-1:0]; // RAM array to hold the data

// Write operation: On the rising edge of the clock, if write_en is high, write data_in to the RAM at the specified write_addr
always_ff @(posedge clk) begin
    if (write_en) begin
        ram[write_addr] <=data_in;
end
end

// Read operation: On the rising edge of the clock, if read_en is high, read data from the RAM at the specified read_addr and output it on data_out
always_ff @(posedge clk) begin
    if (read_en) begin
        data_out <= ram[read_addr];
end
end
endmodule