/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  reg [5:0] _01_;
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [17:0] celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [12:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _00_ <= 5'h00;
    else _00_ <= { celloutsig_0_7z[0], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_8z };
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 6'h00;
    else _01_ <= { in_data[97], celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[58:49] < in_data[62:53];
  assign celloutsig_0_3z = { in_data[48:44], celloutsig_0_2z, celloutsig_0_1z } < { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_18z = _01_[2:0] < celloutsig_1_17z[12:10];
  assign celloutsig_0_4z = in_data[65:43] < { in_data[52:32], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_8z = { in_data[72:70], celloutsig_0_2z } < in_data[72:69];
  assign celloutsig_0_1z = { in_data[16:4], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } < in_data[76:60];
  assign celloutsig_0_13z = { celloutsig_0_7z[2:0], celloutsig_0_1z } < celloutsig_0_7z;
  assign celloutsig_0_2z = { in_data[55:50], celloutsig_0_0z } < { in_data[2:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_8z = celloutsig_1_3z[7:4] < celloutsig_1_0z[14:11];
  assign celloutsig_1_11z = { in_data[105:99], celloutsig_1_5z } < { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_1_13z = in_data[185:180] < celloutsig_1_10z[12:7];
  assign celloutsig_1_15z = { celloutsig_1_10z[10], celloutsig_1_5z, celloutsig_1_7z } < { celloutsig_1_3z[5:1], _01_, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_17z = { celloutsig_1_4z[2:0], celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_6z } * in_data[182:170];
  assign celloutsig_1_19z = { celloutsig_1_17z[8:6], celloutsig_1_15z, celloutsig_1_1z } * { celloutsig_1_6z[5:4], celloutsig_1_12z };
  assign celloutsig_0_5z = { in_data[11], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z } * { in_data[50:48], celloutsig_0_0z };
  assign celloutsig_0_6z = { in_data[89:82], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z } * in_data[34:24];
  assign celloutsig_0_7z = { celloutsig_0_6z[5], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } * { in_data[13:11], celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_6z[7:2], celloutsig_0_4z, _00_ } * { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_14z = celloutsig_0_6z[10:3] * celloutsig_0_11z[10:3];
  assign celloutsig_1_0z = in_data[122:105] * in_data[138:121];
  assign celloutsig_1_1z = in_data[181:179] * celloutsig_1_0z[2:0];
  assign celloutsig_1_2z = in_data[104:102] * celloutsig_1_0z[14:12];
  assign celloutsig_1_3z = in_data[149:141] * in_data[123:115];
  assign celloutsig_1_4z = { celloutsig_1_3z[2:1], celloutsig_1_2z } * { celloutsig_1_2z[1:0], celloutsig_1_1z };
  assign celloutsig_1_5z = in_data[131:122] * celloutsig_1_0z[15:6];
  assign celloutsig_1_6z = { celloutsig_1_4z[3:2], celloutsig_1_4z } * { celloutsig_1_5z[1], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_7z = celloutsig_1_0z[5:2] * celloutsig_1_6z[4:1];
  assign celloutsig_1_9z = { celloutsig_1_2z[1], celloutsig_1_1z, celloutsig_1_6z } * { celloutsig_1_6z[1:0], celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_1z, celloutsig_1_9z } * { celloutsig_1_9z[4:3], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_5z[6:3], celloutsig_1_11z } * celloutsig_1_10z[12:8];
  assign { out_data[128], out_data[102:96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
