0.7
2020.2
Oct 14 2022
05:20:55
F:/Digital_Track/Design_Projects/UART/RX_DATA_SAMPLING.v,1693862093,verilog,,F:/Digital_Track/Design_Projects/UART/RX_DESERIALIZER.v,,RX_DATA_SAMPLING,,,,,,,,
F:/Digital_Track/Design_Projects/UART/RX_DESERIALIZER.v,1693851701,verilog,,F:/Digital_Track/Design_Projects/UART/RX_EDGE_BIT_COUNTER.v,,RX_DESERIALIZER,,,,,,,,
F:/Digital_Track/Design_Projects/UART/RX_EDGE_BIT_COUNTER.v,1693862124,verilog,,F:/Digital_Track/Design_Projects/UART/RX_FSM.v,,RX_EDGE_BIT_COUNTER,,,,,,,,
F:/Digital_Track/Design_Projects/UART/RX_FSM.v,1693861587,verilog,,F:/Digital_Track/Design_Projects/UART/RX_PARITY_CHECK.v,,RX_FSM,,,,,,,,
F:/Digital_Track/Design_Projects/UART/RX_PARITY_CHECK.v,1693859917,verilog,,F:/Digital_Track/Design_Projects/UART/RX_START_CHECK.v,,RX_PARITY_CHECK,,,,,,,,
F:/Digital_Track/Design_Projects/UART/RX_START_CHECK.v,1693860083,verilog,,F:/Digital_Track/Design_Projects/UART/RX_STOP_CHECK.v,,RX_START_CHECK,,,,,,,,
F:/Digital_Track/Design_Projects/UART/RX_STOP_CHECK.v,1693860093,verilog,,F:/Digital_Track/Design_Projects/UART/UART_RX.v,,RX_STOP_CHECK,,,,,,,,
F:/Digital_Track/Design_Projects/UART/TBs/RX_TB.v,1693863955,verilog,,,,RX_TB,,,,,,,,
F:/Digital_Track/Design_Projects/UART/TBs/TX_TB.v,1692705681,verilog,,,,TX_TB,,,,,,,,
F:/Digital_Track/Design_Projects/UART/TX_FSM.v,1692672525,verilog,,F:/Digital_Track/Design_Projects/UART/TX_OUTPUT.v,,TX_FSM,,,,,,,,
F:/Digital_Track/Design_Projects/UART/TX_OUTPUT.v,1692408912,verilog,,F:/Digital_Track/Design_Projects/UART/TX_PARITY_CALC.v,,TX_OUTPUT,,,,,,,,
F:/Digital_Track/Design_Projects/UART/TX_PARITY_CALC.v,1692706086,verilog,,F:/Digital_Track/Design_Projects/UART/TX_SERIALIZER.v,,TX_PARITY_CALC,,,,,,,,
F:/Digital_Track/Design_Projects/UART/TX_SERIALIZER.v,1692602732,verilog,,F:/Digital_Track/Design_Projects/UART/UART_TX.v,,TX_SERIALIZER,,,,,,,,
F:/Digital_Track/Design_Projects/UART/UART_RX.v,1693862114,verilog,,F:/Digital_Track/Design_Projects/UART/TBs/RX_TB.v,,UART_RX,,,,,,,,
F:/Digital_Track/Design_Projects/UART/UART_TX.v,1692602718,verilog,,F:/Digital_Track/Design_Projects/UART/TBs/TX_TB.v,,UART_TX,,,,,,,,
F:/Digital_Track/Design_Projects/UART/Vivado/UART.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
