
Project_TCS34725.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a294  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000398  0800a464  0800a464  0000b464  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a7fc  0800a7fc  0000c064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a7fc  0800a7fc  0000b7fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a804  0800a804  0000c064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a804  0800a804  0000b804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a808  0800a808  0000b808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  0800a80c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000026ec  20000064  0800a870  0000c064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002750  0800a870  0000c750  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015214  00000000  00000000  0000c094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031be  00000000  00000000  000212a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001170  00000000  00000000  00024468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dbe  00000000  00000000  000255d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023baa  00000000  00000000  00026396  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017d97  00000000  00000000  00049f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d4a03  00000000  00000000  00061cd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001366da  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e5c  00000000  00000000  00136720  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0013b57c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000064 	.word	0x20000064
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a44c 	.word	0x0800a44c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000068 	.word	0x20000068
 800020c:	0800a44c 	.word	0x0800a44c

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <UART_RX_IsEmpty>:
volatile int UART_TX_Empty = 0;
volatile int UART_TX_Busy = 0;
volatile int UART_RX_Empty = 0;
volatile int UART_RX_Busy = 0;

uint8_t UART_RX_IsEmpty(void) {
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
	return (UART_RX_Empty == UART_RX_Busy);
 8000610:	4b06      	ldr	r3, [pc, #24]	@ (800062c <UART_RX_IsEmpty+0x20>)
 8000612:	681a      	ldr	r2, [r3, #0]
 8000614:	4b06      	ldr	r3, [pc, #24]	@ (8000630 <UART_RX_IsEmpty+0x24>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	429a      	cmp	r2, r3
 800061a:	bf0c      	ite	eq
 800061c:	2301      	moveq	r3, #1
 800061e:	2300      	movne	r3, #0
 8000620:	b2db      	uxtb	r3, r3
}
 8000622:	4618      	mov	r0, r3
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr
 800062c:	200006f0 	.word	0x200006f0
 8000630:	200006f4 	.word	0x200006f4

08000634 <UART_RX_GetChar>:

int16_t UART_RX_GetChar(void) {
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
	int16_t tmp;
	if (!UART_RX_IsEmpty()) {
 800063a:	f7ff ffe7 	bl	800060c <UART_RX_IsEmpty>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d113      	bne.n	800066c <UART_RX_GetChar+0x38>
		tmp = UART_RxBuf[UART_RX_Busy];
 8000644:	4b0c      	ldr	r3, [pc, #48]	@ (8000678 <UART_RX_GetChar+0x44>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a0c      	ldr	r2, [pc, #48]	@ (800067c <UART_RX_GetChar+0x48>)
 800064a:	5cd3      	ldrb	r3, [r2, r3]
 800064c:	80fb      	strh	r3, [r7, #6]
		UART_RX_Busy = (UART_RX_Busy + 1) % UART_RXBUF_LEN;
 800064e:	4b0a      	ldr	r3, [pc, #40]	@ (8000678 <UART_RX_GetChar+0x44>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	3301      	adds	r3, #1
 8000654:	425a      	negs	r2, r3
 8000656:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800065a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800065e:	bf58      	it	pl
 8000660:	4253      	negpl	r3, r2
 8000662:	4a05      	ldr	r2, [pc, #20]	@ (8000678 <UART_RX_GetChar+0x44>)
 8000664:	6013      	str	r3, [r2, #0]
		return tmp;
 8000666:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800066a:	e001      	b.n	8000670 <UART_RX_GetChar+0x3c>
	} else {
		return -1;
 800066c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
	}
}
 8000670:	4618      	mov	r0, r3
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	200006f4 	.word	0x200006f4
 800067c:	20000668 	.word	0x20000668

08000680 <UART_TX_FSend>:

void UART_TX_FSend(char *format, ...) {
 8000680:	b40f      	push	{r0, r1, r2, r3}
 8000682:	b580      	push	{r7, lr}
 8000684:	b0a4      	sub	sp, #144	@ 0x90
 8000686:	af00      	add	r7, sp, #0
	char tmp_rs[128];
	int i;
	volatile int idx;
	va_list arglist;
	va_start(arglist, format);
 8000688:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800068c:	607b      	str	r3, [r7, #4]
	vsprintf(tmp_rs, format, arglist);
 800068e:	f107 030c 	add.w	r3, r7, #12
 8000692:	687a      	ldr	r2, [r7, #4]
 8000694:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8000698:	4618      	mov	r0, r3
 800069a:	f009 fa3b 	bl	8009b14 <vsiprintf>
	va_end(arglist);
	idx = UART_TX_Empty;
 800069e:	4b2f      	ldr	r3, [pc, #188]	@ (800075c <UART_TX_FSend+0xdc>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < strlen(tmp_rs); i++) {
 80006a4:	2300      	movs	r3, #0
 80006a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80006aa:	e016      	b.n	80006da <UART_TX_FSend+0x5a>
		UART_TxBuf[idx] = tmp_rs[i];
 80006ac:	68bb      	ldr	r3, [r7, #8]
 80006ae:	f107 010c 	add.w	r1, r7, #12
 80006b2:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80006b6:	440a      	add	r2, r1
 80006b8:	7811      	ldrb	r1, [r2, #0]
 80006ba:	4a29      	ldr	r2, [pc, #164]	@ (8000760 <UART_TX_FSend+0xe0>)
 80006bc:	54d1      	strb	r1, [r2, r3]
		idx++;
 80006be:	68bb      	ldr	r3, [r7, #8]
 80006c0:	3301      	adds	r3, #1
 80006c2:	60bb      	str	r3, [r7, #8]
		if (idx >= UART_TXBUF_LEN)
 80006c4:	68bb      	ldr	r3, [r7, #8]
 80006c6:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 80006ca:	db01      	blt.n	80006d0 <UART_TX_FSend+0x50>
			idx = 0;
 80006cc:	2300      	movs	r3, #0
 80006ce:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < strlen(tmp_rs); i++) {
 80006d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80006d4:	3301      	adds	r3, #1
 80006d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80006da:	f107 030c 	add.w	r3, r7, #12
 80006de:	4618      	mov	r0, r3
 80006e0:	f7ff fda0 	bl	8000224 <strlen>
 80006e4:	4602      	mov	r2, r0
 80006e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80006ea:	429a      	cmp	r2, r3
 80006ec:	d8de      	bhi.n	80006ac <UART_TX_FSend+0x2c>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006ee:	b672      	cpsid	i
}
 80006f0:	bf00      	nop
	}
	__disable_irq();
	if ((UART_TX_Empty == UART_TX_Busy) && (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) {
 80006f2:	4b1a      	ldr	r3, [pc, #104]	@ (800075c <UART_TX_FSend+0xdc>)
 80006f4:	681a      	ldr	r2, [r3, #0]
 80006f6:	4b1b      	ldr	r3, [pc, #108]	@ (8000764 <UART_TX_FSend+0xe4>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	429a      	cmp	r2, r3
 80006fc:	d122      	bne.n	8000744 <UART_TX_FSend+0xc4>
 80006fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000768 <UART_TX_FSend+0xe8>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000708:	2b80      	cmp	r3, #128	@ 0x80
 800070a:	d11b      	bne.n	8000744 <UART_TX_FSend+0xc4>
		UART_TX_Empty = idx;
 800070c:	68bb      	ldr	r3, [r7, #8]
 800070e:	4a13      	ldr	r2, [pc, #76]	@ (800075c <UART_TX_FSend+0xdc>)
 8000710:	6013      	str	r3, [r2, #0]
		uint8_t tmp = UART_TxBuf[UART_TX_Busy];
 8000712:	4b14      	ldr	r3, [pc, #80]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	4a12      	ldr	r2, [pc, #72]	@ (8000760 <UART_TX_FSend+0xe0>)
 8000718:	5cd3      	ldrb	r3, [r2, r3]
 800071a:	70fb      	strb	r3, [r7, #3]
		UART_TX_Busy++;
 800071c:	4b11      	ldr	r3, [pc, #68]	@ (8000764 <UART_TX_FSend+0xe4>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	3301      	adds	r3, #1
 8000722:	4a10      	ldr	r2, [pc, #64]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000724:	6013      	str	r3, [r2, #0]
		if (UART_TX_Busy >= UART_TXBUF_LEN)
 8000726:	4b0f      	ldr	r3, [pc, #60]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 800072e:	db02      	blt.n	8000736 <UART_TX_FSend+0xb6>
			UART_TX_Busy = 0;
 8000730:	4b0c      	ldr	r3, [pc, #48]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 8000736:	1cfb      	adds	r3, r7, #3
 8000738:	2201      	movs	r2, #1
 800073a:	4619      	mov	r1, r3
 800073c:	480a      	ldr	r0, [pc, #40]	@ (8000768 <UART_TX_FSend+0xe8>)
 800073e:	f008 fa17 	bl	8008b70 <HAL_UART_Transmit_IT>
	if ((UART_TX_Empty == UART_TX_Busy) && (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) {
 8000742:	e002      	b.n	800074a <UART_TX_FSend+0xca>
	} else {
		UART_TX_Empty = idx;
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	4a05      	ldr	r2, [pc, #20]	@ (800075c <UART_TX_FSend+0xdc>)
 8000748:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800074a:	b662      	cpsie	i
}
 800074c:	bf00      	nop
	}
	__enable_irq();
}
 800074e:	bf00      	nop
 8000750:	3790      	adds	r7, #144	@ 0x90
 8000752:	46bd      	mov	sp, r7
 8000754:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000758:	b004      	add	sp, #16
 800075a:	4770      	bx	lr
 800075c:	200006e8 	.word	0x200006e8
 8000760:	20000080 	.word	0x20000080
 8000764:	200006ec 	.word	0x200006ec
 8000768:	200025bc 	.word	0x200025bc

0800076c <ColorBuffer_IsEmpty>:

/**
 * @brief Check if color buffer is empty
 * @return 1 if empty, 0 otherwise
 */
uint8_t ColorBuffer_IsEmpty(void) {
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
    return (ColorBuffer_Count == 0);
 8000770:	4b05      	ldr	r3, [pc, #20]	@ (8000788 <ColorBuffer_IsEmpty+0x1c>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	2b00      	cmp	r3, #0
 8000776:	bf0c      	ite	eq
 8000778:	2301      	moveq	r3, #1
 800077a:	2300      	movne	r3, #0
 800077c:	b2db      	uxtb	r3, r3
}
 800077e:	4618      	mov	r0, r3
 8000780:	46bd      	mov	sp, r7
 8000782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000786:	4770      	bx	lr
 8000788:	20002320 	.word	0x20002320

0800078c <ColorBuffer_IsFull>:

/**
 * @brief Check if color buffer is full
 * @return 1 if full, 0 otherwise
 */
uint8_t ColorBuffer_IsFull(void) {
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
    return (ColorBuffer_Count == COLOR_BUFFER_SIZE);
 8000790:	4b06      	ldr	r3, [pc, #24]	@ (80007ac <ColorBuffer_IsFull+0x20>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8000798:	bf0c      	ite	eq
 800079a:	2301      	moveq	r3, #1
 800079c:	2300      	movne	r3, #0
 800079e:	b2db      	uxtb	r3, r3
}
 80007a0:	4618      	mov	r0, r3
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	20002320 	.word	0x20002320

080007b0 <ColorBuffer_Put>:
 * @brief Add new color data entry to buffer
 * @param data Pointer to TCS34725_Data_t structure
 * @param timestamp Timestamp in milliseconds
 * @return 1 if successful, 0 if buffer is full
 */
uint8_t ColorBuffer_Put(TCS34725_Data_t *data, uint32_t timestamp) {
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
 80007b8:	6039      	str	r1, [r7, #0]
    if (ColorBuffer_IsFull()) {
 80007ba:	f7ff ffe7 	bl	800078c <ColorBuffer_IsFull>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <ColorBuffer_Put+0x18>
        return 0; // Buffer is full
 80007c4:	2300      	movs	r3, #0
 80007c6:	e02e      	b.n	8000826 <ColorBuffer_Put+0x76>
  __ASM volatile ("cpsid i" : : : "memory");
 80007c8:	b672      	cpsid	i
}
 80007ca:	bf00      	nop
    }

    __disable_irq();
    ColorBuffer[ColorBuffer_Head].data = *data;
 80007cc:	4b18      	ldr	r3, [pc, #96]	@ (8000830 <ColorBuffer_Put+0x80>)
 80007ce:	681a      	ldr	r2, [r3, #0]
 80007d0:	4918      	ldr	r1, [pc, #96]	@ (8000834 <ColorBuffer_Put+0x84>)
 80007d2:	4613      	mov	r3, r2
 80007d4:	005b      	lsls	r3, r3, #1
 80007d6:	4413      	add	r3, r2
 80007d8:	009b      	lsls	r3, r3, #2
 80007da:	440b      	add	r3, r1
 80007dc:	687a      	ldr	r2, [r7, #4]
 80007de:	6810      	ldr	r0, [r2, #0]
 80007e0:	6851      	ldr	r1, [r2, #4]
 80007e2:	c303      	stmia	r3!, {r0, r1}
    ColorBuffer[ColorBuffer_Head].timestamp = timestamp;
 80007e4:	4b12      	ldr	r3, [pc, #72]	@ (8000830 <ColorBuffer_Put+0x80>)
 80007e6:	681a      	ldr	r2, [r3, #0]
 80007e8:	4912      	ldr	r1, [pc, #72]	@ (8000834 <ColorBuffer_Put+0x84>)
 80007ea:	4613      	mov	r3, r2
 80007ec:	005b      	lsls	r3, r3, #1
 80007ee:	4413      	add	r3, r2
 80007f0:	009b      	lsls	r3, r3, #2
 80007f2:	440b      	add	r3, r1
 80007f4:	3308      	adds	r3, #8
 80007f6:	683a      	ldr	r2, [r7, #0]
 80007f8:	601a      	str	r2, [r3, #0]
    ColorBuffer_Head = (ColorBuffer_Head + 1) % COLOR_BUFFER_SIZE;
 80007fa:	4b0d      	ldr	r3, [pc, #52]	@ (8000830 <ColorBuffer_Put+0x80>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	1c5a      	adds	r2, r3, #1
 8000800:	4b0d      	ldr	r3, [pc, #52]	@ (8000838 <ColorBuffer_Put+0x88>)
 8000802:	fba3 1302 	umull	r1, r3, r3, r2
 8000806:	099b      	lsrs	r3, r3, #6
 8000808:	f44f 7116 	mov.w	r1, #600	@ 0x258
 800080c:	fb01 f303 	mul.w	r3, r1, r3
 8000810:	1ad3      	subs	r3, r2, r3
 8000812:	4a07      	ldr	r2, [pc, #28]	@ (8000830 <ColorBuffer_Put+0x80>)
 8000814:	6013      	str	r3, [r2, #0]
    ColorBuffer_Count++;
 8000816:	4b09      	ldr	r3, [pc, #36]	@ (800083c <ColorBuffer_Put+0x8c>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	3301      	adds	r3, #1
 800081c:	4a07      	ldr	r2, [pc, #28]	@ (800083c <ColorBuffer_Put+0x8c>)
 800081e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000820:	b662      	cpsie	i
}
 8000822:	bf00      	nop
    __enable_irq();

    return 1;
 8000824:	2301      	movs	r3, #1
}
 8000826:	4618      	mov	r0, r3
 8000828:	3708      	adds	r7, #8
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	20002318 	.word	0x20002318
 8000834:	200006f8 	.word	0x200006f8
 8000838:	1b4e81b5 	.word	0x1b4e81b5
 800083c:	20002320 	.word	0x20002320

08000840 <ColorBuffer_GetLatest>:

/**
 * @brief Get latest (most recent) color data entry
 * @return Pointer to ColorBufferEntry_t or NULL if buffer is empty
 */
ColorBufferEntry_t* ColorBuffer_GetLatest(void) {
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
    if (ColorBuffer_IsEmpty()) {
 8000846:	f7ff ff91 	bl	800076c <ColorBuffer_IsEmpty>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <ColorBuffer_GetLatest+0x14>
        return NULL;
 8000850:	2300      	movs	r3, #0
 8000852:	e012      	b.n	800087a <ColorBuffer_GetLatest+0x3a>
    }

    // Latest entry is at head-1 position (circular buffer)
    uint32_t latest_index;
    if (ColorBuffer_Head == 0) {
 8000854:	4b0b      	ldr	r3, [pc, #44]	@ (8000884 <ColorBuffer_GetLatest+0x44>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	2b00      	cmp	r3, #0
 800085a:	d103      	bne.n	8000864 <ColorBuffer_GetLatest+0x24>
        latest_index = COLOR_BUFFER_SIZE - 1;
 800085c:	f240 2357 	movw	r3, #599	@ 0x257
 8000860:	607b      	str	r3, [r7, #4]
 8000862:	e003      	b.n	800086c <ColorBuffer_GetLatest+0x2c>
    } else {
        latest_index = ColorBuffer_Head - 1;
 8000864:	4b07      	ldr	r3, [pc, #28]	@ (8000884 <ColorBuffer_GetLatest+0x44>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	3b01      	subs	r3, #1
 800086a:	607b      	str	r3, [r7, #4]
    }

    return &ColorBuffer[latest_index];
 800086c:	687a      	ldr	r2, [r7, #4]
 800086e:	4613      	mov	r3, r2
 8000870:	005b      	lsls	r3, r3, #1
 8000872:	4413      	add	r3, r2
 8000874:	009b      	lsls	r3, r3, #2
 8000876:	4a04      	ldr	r2, [pc, #16]	@ (8000888 <ColorBuffer_GetLatest+0x48>)
 8000878:	4413      	add	r3, r2
}
 800087a:	4618      	mov	r0, r3
 800087c:	3708      	adds	r7, #8
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	20002318 	.word	0x20002318
 8000888:	200006f8 	.word	0x200006f8

0800088c <ColorBuffer_GetByTimeOffset>:
/**
 * @brief Get color data entry by time offset from current time
 * @param timeOffsetMs Time offset in milliseconds (0 = latest, higher = older)
 * @return Pointer to ColorBufferEntry_t or NULL if not found or out of range
 */
ColorBufferEntry_t* ColorBuffer_GetByTimeOffset(uint32_t timeOffsetMs) {
 800088c:	b580      	push	{r7, lr}
 800088e:	b088      	sub	sp, #32
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
    if (ColorBuffer_IsEmpty()) {
 8000894:	f7ff ff6a 	bl	800076c <ColorBuffer_IsEmpty>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <ColorBuffer_GetByTimeOffset+0x16>
        return NULL;
 800089e:	2300      	movs	r3, #0
 80008a0:	e059      	b.n	8000956 <ColorBuffer_GetByTimeOffset+0xca>
    }

    // Validate time offset range: 00001 - Tmax = 600 * Tint
    uint32_t maxOffset = COLOR_BUFFER_SIZE * timer_interval;
 80008a2:	4b2f      	ldr	r3, [pc, #188]	@ (8000960 <ColorBuffer_GetByTimeOffset+0xd4>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	f44f 7216 	mov.w	r2, #600	@ 0x258
 80008aa:	fb02 f303 	mul.w	r3, r2, r3
 80008ae:	617b      	str	r3, [r7, #20]
    if (timeOffsetMs == 0 || timeOffsetMs > maxOffset) {
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d003      	beq.n	80008be <ColorBuffer_GetByTimeOffset+0x32>
 80008b6:	687a      	ldr	r2, [r7, #4]
 80008b8:	697b      	ldr	r3, [r7, #20]
 80008ba:	429a      	cmp	r2, r3
 80008bc:	d901      	bls.n	80008c2 <ColorBuffer_GetByTimeOffset+0x36>
        return NULL; // Invalid range
 80008be:	2300      	movs	r3, #0
 80008c0:	e049      	b.n	8000956 <ColorBuffer_GetByTimeOffset+0xca>
    }

    // Get current timestamp (assuming HAL_GetTick() gives current time)
    uint32_t currentTime = HAL_GetTick();
 80008c2:	f003 fae5 	bl	8003e90 <HAL_GetTick>
 80008c6:	6138      	str	r0, [r7, #16]
    uint32_t targetTime = currentTime - timeOffsetMs;
 80008c8:	693a      	ldr	r2, [r7, #16]
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	1ad3      	subs	r3, r2, r3
 80008ce:	60fb      	str	r3, [r7, #12]

    // Start from latest entry and go backwards
    uint32_t index;
    if (ColorBuffer_Head == 0) {
 80008d0:	4b24      	ldr	r3, [pc, #144]	@ (8000964 <ColorBuffer_GetByTimeOffset+0xd8>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d103      	bne.n	80008e0 <ColorBuffer_GetByTimeOffset+0x54>
        index = COLOR_BUFFER_SIZE - 1;
 80008d8:	f240 2357 	movw	r3, #599	@ 0x257
 80008dc:	61fb      	str	r3, [r7, #28]
 80008de:	e003      	b.n	80008e8 <ColorBuffer_GetByTimeOffset+0x5c>
    } else {
        index = ColorBuffer_Head - 1;
 80008e0:	4b20      	ldr	r3, [pc, #128]	@ (8000964 <ColorBuffer_GetByTimeOffset+0xd8>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	3b01      	subs	r3, #1
 80008e6:	61fb      	str	r3, [r7, #28]
    }

    uint32_t checked = 0;
 80008e8:	2300      	movs	r3, #0
 80008ea:	61bb      	str	r3, [r7, #24]

    while (checked < ColorBuffer_Count) {
 80008ec:	e020      	b.n	8000930 <ColorBuffer_GetByTimeOffset+0xa4>
        if (ColorBuffer[index].timestamp <= targetTime) {
 80008ee:	491e      	ldr	r1, [pc, #120]	@ (8000968 <ColorBuffer_GetByTimeOffset+0xdc>)
 80008f0:	69fa      	ldr	r2, [r7, #28]
 80008f2:	4613      	mov	r3, r2
 80008f4:	005b      	lsls	r3, r3, #1
 80008f6:	4413      	add	r3, r2
 80008f8:	009b      	lsls	r3, r3, #2
 80008fa:	440b      	add	r3, r1
 80008fc:	3308      	adds	r3, #8
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	68fa      	ldr	r2, [r7, #12]
 8000902:	429a      	cmp	r2, r3
 8000904:	d307      	bcc.n	8000916 <ColorBuffer_GetByTimeOffset+0x8a>
            // Found entry that is at or before target time
            return &ColorBuffer[index];
 8000906:	69fa      	ldr	r2, [r7, #28]
 8000908:	4613      	mov	r3, r2
 800090a:	005b      	lsls	r3, r3, #1
 800090c:	4413      	add	r3, r2
 800090e:	009b      	lsls	r3, r3, #2
 8000910:	4a15      	ldr	r2, [pc, #84]	@ (8000968 <ColorBuffer_GetByTimeOffset+0xdc>)
 8000912:	4413      	add	r3, r2
 8000914:	e01f      	b.n	8000956 <ColorBuffer_GetByTimeOffset+0xca>
        }

        // Move to previous entry
        if (index == 0) {
 8000916:	69fb      	ldr	r3, [r7, #28]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d103      	bne.n	8000924 <ColorBuffer_GetByTimeOffset+0x98>
            index = COLOR_BUFFER_SIZE - 1;
 800091c:	f240 2357 	movw	r3, #599	@ 0x257
 8000920:	61fb      	str	r3, [r7, #28]
 8000922:	e002      	b.n	800092a <ColorBuffer_GetByTimeOffset+0x9e>
        } else {
            index--;
 8000924:	69fb      	ldr	r3, [r7, #28]
 8000926:	3b01      	subs	r3, #1
 8000928:	61fb      	str	r3, [r7, #28]
        }
        checked++;
 800092a:	69bb      	ldr	r3, [r7, #24]
 800092c:	3301      	adds	r3, #1
 800092e:	61bb      	str	r3, [r7, #24]
    while (checked < ColorBuffer_Count) {
 8000930:	4b0e      	ldr	r3, [pc, #56]	@ (800096c <ColorBuffer_GetByTimeOffset+0xe0>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	69ba      	ldr	r2, [r7, #24]
 8000936:	429a      	cmp	r2, r3
 8000938:	d3d9      	bcc.n	80008ee <ColorBuffer_GetByTimeOffset+0x62>
    }

    // If no exact match found, return oldest available entry
    if (ColorBuffer_Count > 0) {
 800093a:	4b0c      	ldr	r3, [pc, #48]	@ (800096c <ColorBuffer_GetByTimeOffset+0xe0>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	2b00      	cmp	r3, #0
 8000940:	d008      	beq.n	8000954 <ColorBuffer_GetByTimeOffset+0xc8>
        // Return oldest entry (tail)
        return &ColorBuffer[ColorBuffer_Tail];
 8000942:	4b0b      	ldr	r3, [pc, #44]	@ (8000970 <ColorBuffer_GetByTimeOffset+0xe4>)
 8000944:	681a      	ldr	r2, [r3, #0]
 8000946:	4613      	mov	r3, r2
 8000948:	005b      	lsls	r3, r3, #1
 800094a:	4413      	add	r3, r2
 800094c:	009b      	lsls	r3, r3, #2
 800094e:	4a06      	ldr	r2, [pc, #24]	@ (8000968 <ColorBuffer_GetByTimeOffset+0xdc>)
 8000950:	4413      	add	r3, r2
 8000952:	e000      	b.n	8000956 <ColorBuffer_GetByTimeOffset+0xca>
    }

    return NULL;
 8000954:	2300      	movs	r3, #0
}
 8000956:	4618      	mov	r0, r3
 8000958:	3720      	adds	r7, #32
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	20000000 	.word	0x20000000
 8000964:	20002318 	.word	0x20002318
 8000968:	200006f8 	.word	0x200006f8
 800096c:	20002320 	.word	0x20002320
 8000970:	2000231c 	.word	0x2000231c

08000974 <crc16_ccitt>:
 * Wartość początkowa: 0x0000
 * Wartość końcowa XOR: 0x0000
 * Odbicie bitów: brak
 */
uint16_t crc16_ccitt(const uint8_t* buffer, size_t size)
{
 8000974:	b480      	push	{r7}
 8000976:	b085      	sub	sp, #20
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
 800097c:	6039      	str	r1, [r7, #0]
    uint16_t crc = 0;  // Wartość początkowa: 0x0000
 800097e:	2300      	movs	r3, #0
 8000980:	81fb      	strh	r3, [r7, #14]
    while (size-- > 0)
 8000982:	e014      	b.n	80009ae <crc16_ccitt+0x3a>
    {
    	crc = (crc << 8) ^ ccitt_hash[((crc >> 8) ^ *(buffer++)) & 0x00FF];
 8000984:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000988:	021b      	lsls	r3, r3, #8
 800098a:	b21a      	sxth	r2, r3
 800098c:	89fb      	ldrh	r3, [r7, #14]
 800098e:	0a1b      	lsrs	r3, r3, #8
 8000990:	b29b      	uxth	r3, r3
 8000992:	4618      	mov	r0, r3
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	1c59      	adds	r1, r3, #1
 8000998:	6079      	str	r1, [r7, #4]
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	4043      	eors	r3, r0
 800099e:	b2db      	uxtb	r3, r3
 80009a0:	4909      	ldr	r1, [pc, #36]	@ (80009c8 <crc16_ccitt+0x54>)
 80009a2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80009a6:	b21b      	sxth	r3, r3
 80009a8:	4053      	eors	r3, r2
 80009aa:	b21b      	sxth	r3, r3
 80009ac:	81fb      	strh	r3, [r7, #14]
    while (size-- > 0)
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	1e5a      	subs	r2, r3, #1
 80009b2:	603a      	str	r2, [r7, #0]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d1e5      	bne.n	8000984 <crc16_ccitt+0x10>
    }
    return crc;  // Brak końcowego XOR (0x0000)
 80009b8:	89fb      	ldrh	r3, [r7, #14]
 80009ba:	4618      	mov	r0, r3
 80009bc:	3714      	adds	r7, #20
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop
 80009c8:	0800a59c 	.word	0x0800a59c

080009cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009d2:	2300      	movs	r3, #0
 80009d4:	607b      	str	r3, [r7, #4]
 80009d6:	4b10      	ldr	r3, [pc, #64]	@ (8000a18 <MX_DMA_Init+0x4c>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009da:	4a0f      	ldr	r2, [pc, #60]	@ (8000a18 <MX_DMA_Init+0x4c>)
 80009dc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80009e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009e2:	4b0d      	ldr	r3, [pc, #52]	@ (8000a18 <MX_DMA_Init+0x4c>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80009ea:	607b      	str	r3, [r7, #4]
 80009ec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80009ee:	2200      	movs	r2, #0
 80009f0:	2100      	movs	r1, #0
 80009f2:	200b      	movs	r0, #11
 80009f4:	f003 fb57 	bl	80040a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80009f8:	200b      	movs	r0, #11
 80009fa:	f003 fb70 	bl	80040de <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80009fe:	2200      	movs	r2, #0
 8000a00:	2100      	movs	r1, #0
 8000a02:	2011      	movs	r0, #17
 8000a04:	f003 fb4f 	bl	80040a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000a08:	2011      	movs	r0, #17
 8000a0a:	f003 fb68 	bl	80040de <HAL_NVIC_EnableIRQ>

}
 8000a0e:	bf00      	nop
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	40023800 	.word	0x40023800

08000a1c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b08a      	sub	sp, #40	@ 0x28
 8000a20:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a22:	f107 0314 	add.w	r3, r7, #20
 8000a26:	2200      	movs	r2, #0
 8000a28:	601a      	str	r2, [r3, #0]
 8000a2a:	605a      	str	r2, [r3, #4]
 8000a2c:	609a      	str	r2, [r3, #8]
 8000a2e:	60da      	str	r2, [r3, #12]
 8000a30:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a32:	2300      	movs	r3, #0
 8000a34:	613b      	str	r3, [r7, #16]
 8000a36:	4b3d      	ldr	r3, [pc, #244]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3a:	4a3c      	ldr	r2, [pc, #240]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a3c:	f043 0304 	orr.w	r3, r3, #4
 8000a40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a42:	4b3a      	ldr	r3, [pc, #232]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a46:	f003 0304 	and.w	r3, r3, #4
 8000a4a:	613b      	str	r3, [r7, #16]
 8000a4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a4e:	2300      	movs	r3, #0
 8000a50:	60fb      	str	r3, [r7, #12]
 8000a52:	4b36      	ldr	r3, [pc, #216]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a56:	4a35      	ldr	r2, [pc, #212]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a5e:	4b33      	ldr	r3, [pc, #204]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a66:	60fb      	str	r3, [r7, #12]
 8000a68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	60bb      	str	r3, [r7, #8]
 8000a6e:	4b2f      	ldr	r3, [pc, #188]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a72:	4a2e      	ldr	r2, [pc, #184]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a74:	f043 0301 	orr.w	r3, r3, #1
 8000a78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a7a:	4b2c      	ldr	r3, [pc, #176]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a7e:	f003 0301 	and.w	r3, r3, #1
 8000a82:	60bb      	str	r3, [r7, #8]
 8000a84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a86:	2300      	movs	r3, #0
 8000a88:	607b      	str	r3, [r7, #4]
 8000a8a:	4b28      	ldr	r3, [pc, #160]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a8e:	4a27      	ldr	r2, [pc, #156]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a90:	f043 0302 	orr.w	r3, r3, #2
 8000a94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a96:	4b25      	ldr	r3, [pc, #148]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9a:	f003 0302 	and.w	r3, r3, #2
 8000a9e:	607b      	str	r3, [r7, #4]
 8000aa0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	2108      	movs	r1, #8
 8000aa6:	4822      	ldr	r0, [pc, #136]	@ (8000b30 <MX_GPIO_Init+0x114>)
 8000aa8:	f004 f86a 	bl	8004b80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000aac:	2200      	movs	r2, #0
 8000aae:	2120      	movs	r1, #32
 8000ab0:	4820      	ldr	r0, [pc, #128]	@ (8000b34 <MX_GPIO_Init+0x118>)
 8000ab2:	f004 f865 	bl	8004b80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ab6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000aba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000abc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ac0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ac6:	f107 0314 	add.w	r3, r7, #20
 8000aca:	4619      	mov	r1, r3
 8000acc:	4818      	ldr	r0, [pc, #96]	@ (8000b30 <MX_GPIO_Init+0x114>)
 8000ace:	f003 feab 	bl	8004828 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ad2:	2304      	movs	r3, #4
 8000ad4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ad6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ada:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000adc:	2301      	movs	r3, #1
 8000ade:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ae0:	f107 0314 	add.w	r3, r7, #20
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	4812      	ldr	r0, [pc, #72]	@ (8000b30 <MX_GPIO_Init+0x114>)
 8000ae8:	f003 fe9e 	bl	8004828 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000aec:	2308      	movs	r3, #8
 8000aee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000af0:	2301      	movs	r3, #1
 8000af2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af4:	2300      	movs	r3, #0
 8000af6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af8:	2300      	movs	r3, #0
 8000afa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000afc:	f107 0314 	add.w	r3, r7, #20
 8000b00:	4619      	mov	r1, r3
 8000b02:	480b      	ldr	r0, [pc, #44]	@ (8000b30 <MX_GPIO_Init+0x114>)
 8000b04:	f003 fe90 	bl	8004828 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000b08:	2320      	movs	r3, #32
 8000b0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b10:	2300      	movs	r3, #0
 8000b12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b14:	2300      	movs	r3, #0
 8000b16:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000b18:	f107 0314 	add.w	r3, r7, #20
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	4805      	ldr	r0, [pc, #20]	@ (8000b34 <MX_GPIO_Init+0x118>)
 8000b20:	f003 fe82 	bl	8004828 <HAL_GPIO_Init>

}
 8000b24:	bf00      	nop
 8000b26:	3728      	adds	r7, #40	@ 0x28
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	40023800 	.word	0x40023800
 8000b30:	40020800 	.word	0x40020800
 8000b34:	40020000 	.word	0x40020000

08000b38 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b3c:	4b12      	ldr	r3, [pc, #72]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b3e:	4a13      	ldr	r2, [pc, #76]	@ (8000b8c <MX_I2C1_Init+0x54>)
 8000b40:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000b42:	4b11      	ldr	r3, [pc, #68]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b44:	4a12      	ldr	r2, [pc, #72]	@ (8000b90 <MX_I2C1_Init+0x58>)
 8000b46:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b48:	4b0f      	ldr	r3, [pc, #60]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b54:	4b0c      	ldr	r3, [pc, #48]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b56:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000b5a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000b62:	4b09      	ldr	r3, [pc, #36]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b68:	4b07      	ldr	r3, [pc, #28]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b6e:	4b06      	ldr	r3, [pc, #24]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b74:	4804      	ldr	r0, [pc, #16]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b76:	f004 f81d 	bl	8004bb4 <HAL_I2C_Init>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b80:	f000 f9e6 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b84:	bf00      	nop
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	20002324 	.word	0x20002324
 8000b8c:	40005400 	.word	0x40005400
 8000b90:	000186a0 	.word	0x000186a0

08000b94 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b08a      	sub	sp, #40	@ 0x28
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b9c:	f107 0314 	add.w	r3, r7, #20
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	601a      	str	r2, [r3, #0]
 8000ba4:	605a      	str	r2, [r3, #4]
 8000ba6:	609a      	str	r2, [r3, #8]
 8000ba8:	60da      	str	r2, [r3, #12]
 8000baa:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a50      	ldr	r2, [pc, #320]	@ (8000cf4 <HAL_I2C_MspInit+0x160>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	f040 8099 	bne.w	8000cea <HAL_I2C_MspInit+0x156>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bb8:	2300      	movs	r3, #0
 8000bba:	613b      	str	r3, [r7, #16]
 8000bbc:	4b4e      	ldr	r3, [pc, #312]	@ (8000cf8 <HAL_I2C_MspInit+0x164>)
 8000bbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc0:	4a4d      	ldr	r2, [pc, #308]	@ (8000cf8 <HAL_I2C_MspInit+0x164>)
 8000bc2:	f043 0302 	orr.w	r3, r3, #2
 8000bc6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bc8:	4b4b      	ldr	r3, [pc, #300]	@ (8000cf8 <HAL_I2C_MspInit+0x164>)
 8000bca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bcc:	f003 0302 	and.w	r3, r3, #2
 8000bd0:	613b      	str	r3, [r7, #16]
 8000bd2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000bd4:	23c0      	movs	r3, #192	@ 0xc0
 8000bd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bd8:	2312      	movs	r3, #18
 8000bda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000be0:	2303      	movs	r3, #3
 8000be2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000be4:	2304      	movs	r3, #4
 8000be6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000be8:	f107 0314 	add.w	r3, r7, #20
 8000bec:	4619      	mov	r1, r3
 8000bee:	4843      	ldr	r0, [pc, #268]	@ (8000cfc <HAL_I2C_MspInit+0x168>)
 8000bf0:	f003 fe1a 	bl	8004828 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	60fb      	str	r3, [r7, #12]
 8000bf8:	4b3f      	ldr	r3, [pc, #252]	@ (8000cf8 <HAL_I2C_MspInit+0x164>)
 8000bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bfc:	4a3e      	ldr	r2, [pc, #248]	@ (8000cf8 <HAL_I2C_MspInit+0x164>)
 8000bfe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c02:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c04:	4b3c      	ldr	r3, [pc, #240]	@ (8000cf8 <HAL_I2C_MspInit+0x164>)
 8000c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c0c:	60fb      	str	r3, [r7, #12]
 8000c0e:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8000c10:	4b3b      	ldr	r3, [pc, #236]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c12:	4a3c      	ldr	r2, [pc, #240]	@ (8000d04 <HAL_I2C_MspInit+0x170>)
 8000c14:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8000c16:	4b3a      	ldr	r3, [pc, #232]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c18:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000c1c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c1e:	4b38      	ldr	r3, [pc, #224]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c24:	4b36      	ldr	r3, [pc, #216]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000c2a:	4b35      	ldr	r3, [pc, #212]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c2c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c30:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c32:	4b33      	ldr	r3, [pc, #204]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c38:	4b31      	ldr	r3, [pc, #196]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8000c3e:	4b30      	ldr	r3, [pc, #192]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000c44:	4b2e      	ldr	r3, [pc, #184]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c46:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000c4a:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000c4c:	4b2c      	ldr	r3, [pc, #176]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8000c52:	482b      	ldr	r0, [pc, #172]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c54:	f003 fa5e 	bl	8004114 <HAL_DMA_Init>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 8000c5e:	f000 f977 	bl	8000f50 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4a26      	ldr	r2, [pc, #152]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c66:	639a      	str	r2, [r3, #56]	@ 0x38
 8000c68:	4a25      	ldr	r2, [pc, #148]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8000c6e:	4b26      	ldr	r3, [pc, #152]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c70:	4a26      	ldr	r2, [pc, #152]	@ (8000d0c <HAL_I2C_MspInit+0x178>)
 8000c72:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8000c74:	4b24      	ldr	r3, [pc, #144]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c76:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000c7a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c7c:	4b22      	ldr	r3, [pc, #136]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c7e:	2240      	movs	r2, #64	@ 0x40
 8000c80:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c82:	4b21      	ldr	r3, [pc, #132]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000c88:	4b1f      	ldr	r3, [pc, #124]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c8a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c8e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c90:	4b1d      	ldr	r3, [pc, #116]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c96:	4b1c      	ldr	r3, [pc, #112]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000c9c:	4b1a      	ldr	r3, [pc, #104]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000ca2:	4b19      	ldr	r3, [pc, #100]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ca8:	4b17      	ldr	r3, [pc, #92]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000cae:	4816      	ldr	r0, [pc, #88]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000cb0:	f003 fa30 	bl	8004114 <HAL_DMA_Init>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <HAL_I2C_MspInit+0x12a>
    {
      Error_Handler();
 8000cba:	f000 f949 	bl	8000f50 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	4a11      	ldr	r2, [pc, #68]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000cc2:	635a      	str	r2, [r3, #52]	@ 0x34
 8000cc4:	4a10      	ldr	r2, [pc, #64]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2100      	movs	r1, #0
 8000cce:	201f      	movs	r0, #31
 8000cd0:	f003 f9e9 	bl	80040a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000cd4:	201f      	movs	r0, #31
 8000cd6:	f003 fa02 	bl	80040de <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2100      	movs	r1, #0
 8000cde:	2020      	movs	r0, #32
 8000ce0:	f003 f9e1 	bl	80040a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000ce4:	2020      	movs	r0, #32
 8000ce6:	f003 f9fa 	bl	80040de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000cea:	bf00      	nop
 8000cec:	3728      	adds	r7, #40	@ 0x28
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40005400 	.word	0x40005400
 8000cf8:	40023800 	.word	0x40023800
 8000cfc:	40020400 	.word	0x40020400
 8000d00:	20002378 	.word	0x20002378
 8000d04:	40026010 	.word	0x40026010
 8000d08:	200023d8 	.word	0x200023d8
 8000d0c:	400260a0 	.word	0x400260a0

08000d10 <HAL_UART_TxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b084      	sub	sp, #16
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
   if(huart==&huart2){
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	4a13      	ldr	r2, [pc, #76]	@ (8000d68 <HAL_UART_TxCpltCallback+0x58>)
 8000d1c:	4293      	cmp	r3, r2
 8000d1e:	d11e      	bne.n	8000d5e <HAL_UART_TxCpltCallback+0x4e>
	   if(UART_TX_Empty!=UART_TX_Busy){
 8000d20:	4b12      	ldr	r3, [pc, #72]	@ (8000d6c <HAL_UART_TxCpltCallback+0x5c>)
 8000d22:	681a      	ldr	r2, [r3, #0]
 8000d24:	4b12      	ldr	r3, [pc, #72]	@ (8000d70 <HAL_UART_TxCpltCallback+0x60>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	429a      	cmp	r2, r3
 8000d2a:	d018      	beq.n	8000d5e <HAL_UART_TxCpltCallback+0x4e>
		   uint8_t tmp=UART_TxBuf[UART_TX_Busy];
 8000d2c:	4b10      	ldr	r3, [pc, #64]	@ (8000d70 <HAL_UART_TxCpltCallback+0x60>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a10      	ldr	r2, [pc, #64]	@ (8000d74 <HAL_UART_TxCpltCallback+0x64>)
 8000d32:	5cd3      	ldrb	r3, [r2, r3]
 8000d34:	73fb      	strb	r3, [r7, #15]
		   UART_TX_Busy++;
 8000d36:	4b0e      	ldr	r3, [pc, #56]	@ (8000d70 <HAL_UART_TxCpltCallback+0x60>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	3301      	adds	r3, #1
 8000d3c:	4a0c      	ldr	r2, [pc, #48]	@ (8000d70 <HAL_UART_TxCpltCallback+0x60>)
 8000d3e:	6013      	str	r3, [r2, #0]
		   if(UART_TX_Busy >= UART_TXBUF_LEN)UART_TX_Busy=0;
 8000d40:	4b0b      	ldr	r3, [pc, #44]	@ (8000d70 <HAL_UART_TxCpltCallback+0x60>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 8000d48:	db02      	blt.n	8000d50 <HAL_UART_TxCpltCallback+0x40>
 8000d4a:	4b09      	ldr	r3, [pc, #36]	@ (8000d70 <HAL_UART_TxCpltCallback+0x60>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	601a      	str	r2, [r3, #0]
		   HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 8000d50:	f107 030f 	add.w	r3, r7, #15
 8000d54:	2201      	movs	r2, #1
 8000d56:	4619      	mov	r1, r3
 8000d58:	4803      	ldr	r0, [pc, #12]	@ (8000d68 <HAL_UART_TxCpltCallback+0x58>)
 8000d5a:	f007 ff09 	bl	8008b70 <HAL_UART_Transmit_IT>
	   }
   }
}
 8000d5e:	bf00      	nop
 8000d60:	3710      	adds	r7, #16
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	200025bc 	.word	0x200025bc
 8000d6c:	200006e8 	.word	0x200006e8
 8000d70:	200006ec 	.word	0x200006ec
 8000d74:	20000080 	.word	0x20000080

08000d78 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
	 if(huart==&huart2){
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	4a0e      	ldr	r2, [pc, #56]	@ (8000dbc <HAL_UART_RxCpltCallback+0x44>)
 8000d84:	4293      	cmp	r3, r2
 8000d86:	d114      	bne.n	8000db2 <HAL_UART_RxCpltCallback+0x3a>
		 UART_RX_Empty++;
 8000d88:	4b0d      	ldr	r3, [pc, #52]	@ (8000dc0 <HAL_UART_RxCpltCallback+0x48>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	4a0c      	ldr	r2, [pc, #48]	@ (8000dc0 <HAL_UART_RxCpltCallback+0x48>)
 8000d90:	6013      	str	r3, [r2, #0]
		 if(UART_RX_Empty>=UART_RXBUF_LEN)UART_RX_Empty=0;
 8000d92:	4b0b      	ldr	r3, [pc, #44]	@ (8000dc0 <HAL_UART_RxCpltCallback+0x48>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d98:	dd02      	ble.n	8000da0 <HAL_UART_RxCpltCallback+0x28>
 8000d9a:	4b09      	ldr	r3, [pc, #36]	@ (8000dc0 <HAL_UART_RxCpltCallback+0x48>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	601a      	str	r2, [r3, #0]
		 HAL_UART_Receive_IT(&huart2,&UART_RxBuf[UART_RX_Empty],1);
 8000da0:	4b07      	ldr	r3, [pc, #28]	@ (8000dc0 <HAL_UART_RxCpltCallback+0x48>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a07      	ldr	r2, [pc, #28]	@ (8000dc4 <HAL_UART_RxCpltCallback+0x4c>)
 8000da6:	4413      	add	r3, r2
 8000da8:	2201      	movs	r2, #1
 8000daa:	4619      	mov	r1, r3
 8000dac:	4803      	ldr	r0, [pc, #12]	@ (8000dbc <HAL_UART_RxCpltCallback+0x44>)
 8000dae:	f007 ff15 	bl	8008bdc <HAL_UART_Receive_IT>

	 }
}
 8000db2:	bf00      	nop
 8000db4:	3708      	adds	r7, #8
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	200025bc 	.word	0x200025bc
 8000dc0:	200006f0 	.word	0x200006f0
 8000dc4:	20000668 	.word	0x20000668

08000dc8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dcc:	f002 fffa 	bl	8003dc4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dd0:	f000 f820 	bl	8000e14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dd4:	f7ff fe22 	bl	8000a1c <MX_GPIO_Init>
  MX_DMA_Init();
 8000dd8:	f7ff fdf8 	bl	80009cc <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000ddc:	f002 ff4e 	bl	8003c7c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000de0:	f7ff feaa 	bl	8000b38 <MX_I2C1_Init>
  MX_TIM3_Init();
 8000de4:	f002 fed4 	bl	8003b90 <MX_TIM3_Init>
  TCS34725_Init(&hi2c1);
 8000de8:	4806      	ldr	r0, [pc, #24]	@ (8000e04 <main+0x3c>)
 8000dea:	f002 fe65 	bl	8003ab8 <TCS34725_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2,&UART_RxBuf[0],1);
 8000dee:	2201      	movs	r2, #1
 8000df0:	4905      	ldr	r1, [pc, #20]	@ (8000e08 <main+0x40>)
 8000df2:	4806      	ldr	r0, [pc, #24]	@ (8000e0c <main+0x44>)
 8000df4:	f007 fef2 	bl	8008bdc <HAL_UART_Receive_IT>
  UART_TX_FSend("STM INIT\n");
 8000df8:	4805      	ldr	r0, [pc, #20]	@ (8000e10 <main+0x48>)
 8000dfa:	f7ff fc41 	bl	8000680 <UART_TX_FSend>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
   //Przetwarzanie znakow ktore przychodza do bufora kolejki UART
    process_protocol_data();
 8000dfe:	f001 fc9d 	bl	800273c <process_protocol_data>
 8000e02:	e7fc      	b.n	8000dfe <main+0x36>
 8000e04:	20002324 	.word	0x20002324
 8000e08:	20000668 	.word	0x20000668
 8000e0c:	200025bc 	.word	0x200025bc
 8000e10:	0800a464 	.word	0x0800a464

08000e14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b094      	sub	sp, #80	@ 0x50
 8000e18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e1a:	f107 031c 	add.w	r3, r7, #28
 8000e1e:	2234      	movs	r2, #52	@ 0x34
 8000e20:	2100      	movs	r1, #0
 8000e22:	4618      	mov	r0, r3
 8000e24:	f008 fe80 	bl	8009b28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e28:	f107 0308 	add.w	r3, r7, #8
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]
 8000e30:	605a      	str	r2, [r3, #4]
 8000e32:	609a      	str	r2, [r3, #8]
 8000e34:	60da      	str	r2, [r3, #12]
 8000e36:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e38:	2300      	movs	r3, #0
 8000e3a:	607b      	str	r3, [r7, #4]
 8000e3c:	4b2a      	ldr	r3, [pc, #168]	@ (8000ee8 <SystemClock_Config+0xd4>)
 8000e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e40:	4a29      	ldr	r2, [pc, #164]	@ (8000ee8 <SystemClock_Config+0xd4>)
 8000e42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e46:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e48:	4b27      	ldr	r3, [pc, #156]	@ (8000ee8 <SystemClock_Config+0xd4>)
 8000e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e50:	607b      	str	r3, [r7, #4]
 8000e52:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000e54:	2300      	movs	r3, #0
 8000e56:	603b      	str	r3, [r7, #0]
 8000e58:	4b24      	ldr	r3, [pc, #144]	@ (8000eec <SystemClock_Config+0xd8>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000e60:	4a22      	ldr	r2, [pc, #136]	@ (8000eec <SystemClock_Config+0xd8>)
 8000e62:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e66:	6013      	str	r3, [r2, #0]
 8000e68:	4b20      	ldr	r3, [pc, #128]	@ (8000eec <SystemClock_Config+0xd8>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e70:	603b      	str	r3, [r7, #0]
 8000e72:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e74:	2302      	movs	r3, #2
 8000e76:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e7c:	2310      	movs	r3, #16
 8000e7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e80:	2302      	movs	r3, #2
 8000e82:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e84:	2300      	movs	r3, #0
 8000e86:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000e88:	2310      	movs	r3, #16
 8000e8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000e8c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000e90:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000e92:	2304      	movs	r3, #4
 8000e94:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000e96:	2302      	movs	r3, #2
 8000e98:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e9a:	2302      	movs	r3, #2
 8000e9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e9e:	f107 031c 	add.w	r3, r7, #28
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f006 fed8 	bl	8007c58 <HAL_RCC_OscConfig>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000eae:	f000 f84f 	bl	8000f50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000eb2:	230f      	movs	r3, #15
 8000eb4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000eb6:	2302      	movs	r3, #2
 8000eb8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ebe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ec2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ec8:	f107 0308 	add.w	r3, r7, #8
 8000ecc:	2102      	movs	r1, #2
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f006 fb78 	bl	80075c4 <HAL_RCC_ClockConfig>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000eda:	f000 f839 	bl	8000f50 <Error_Handler>
  }
}
 8000ede:	bf00      	nop
 8000ee0:	3750      	adds	r7, #80	@ 0x50
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	40023800 	.word	0x40023800
 8000eec:	40007000 	.word	0x40007000

08000ef0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3){
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4a0f      	ldr	r2, [pc, #60]	@ (8000f3c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d118      	bne.n	8000f34 <HAL_TIM_PeriodElapsedCallback+0x44>
		timer_counter++;
 8000f02:	4b0f      	ldr	r3, [pc, #60]	@ (8000f40 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	3301      	adds	r3, #1
 8000f08:	4a0d      	ldr	r2, [pc, #52]	@ (8000f40 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000f0a:	6013      	str	r3, [r2, #0]

		if (timer_counter >= timer_interval) {
 8000f0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000f40 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	4b0c      	ldr	r3, [pc, #48]	@ (8000f44 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	429a      	cmp	r2, r3
 8000f16:	d30d      	bcc.n	8000f34 <HAL_TIM_PeriodElapsedCallback+0x44>
			// Read sensor data
			TCS34725_ReadRawData(&hi2c1, &colorData);
 8000f18:	490b      	ldr	r1, [pc, #44]	@ (8000f48 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000f1a:	480c      	ldr	r0, [pc, #48]	@ (8000f4c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000f1c:	f002 fdfa 	bl	8003b14 <TCS34725_ReadRawData>

			// Store data in circular buffer with timestamp
			ColorBuffer_Put(&colorData, HAL_GetTick());
 8000f20:	f002 ffb6 	bl	8003e90 <HAL_GetTick>
 8000f24:	4603      	mov	r3, r0
 8000f26:	4619      	mov	r1, r3
 8000f28:	4807      	ldr	r0, [pc, #28]	@ (8000f48 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000f2a:	f7ff fc41 	bl	80007b0 <ColorBuffer_Put>

			timer_counter=0;
 8000f2e:	4b04      	ldr	r3, [pc, #16]	@ (8000f40 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	601a      	str	r2, [r3, #0]
		}

	}
}
 8000f34:	bf00      	nop
 8000f36:	3708      	adds	r7, #8
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	40000400 	.word	0x40000400
 8000f40:	20002438 	.word	0x20002438
 8000f44:	20000000 	.word	0x20000000
 8000f48:	2000243c 	.word	0x2000243c
 8000f4c:	20002324 	.word	0x20002324

08000f50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000f54:	b672      	cpsid	i
}
 8000f56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f58:	bf00      	nop
 8000f5a:	e7fd      	b.n	8000f58 <Error_Handler+0x8>

08000f5c <format_ans_data>:
 * @param buffer_size Size of output buffer
 * @param data Pointer to color data
 * @return Number of characters written
 */
static int format_ans_data(char *buffer, size_t buffer_size,
		TCS34725_Data_t *data) {
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b088      	sub	sp, #32
 8000f60:	af04      	add	r7, sp, #16
 8000f62:	60f8      	str	r0, [r7, #12]
 8000f64:	60b9      	str	r1, [r7, #8]
 8000f66:	607a      	str	r2, [r7, #4]
	return snprintf(buffer, buffer_size, "ANS"
			"R%05u"
			"G%05u"
			"B%05u"
			"C%05u", data->r, data->g, data->b, data->c);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	885b      	ldrh	r3, [r3, #2]
	return snprintf(buffer, buffer_size, "ANS"
 8000f6c:	4618      	mov	r0, r3
			"C%05u", data->r, data->g, data->b, data->c);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	889b      	ldrh	r3, [r3, #4]
	return snprintf(buffer, buffer_size, "ANS"
 8000f72:	461a      	mov	r2, r3
			"C%05u", data->r, data->g, data->b, data->c);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	88db      	ldrh	r3, [r3, #6]
	return snprintf(buffer, buffer_size, "ANS"
 8000f78:	4619      	mov	r1, r3
			"C%05u", data->r, data->g, data->b, data->c);
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	881b      	ldrh	r3, [r3, #0]
	return snprintf(buffer, buffer_size, "ANS"
 8000f7e:	9302      	str	r3, [sp, #8]
 8000f80:	9101      	str	r1, [sp, #4]
 8000f82:	9200      	str	r2, [sp, #0]
 8000f84:	4603      	mov	r3, r0
 8000f86:	4a05      	ldr	r2, [pc, #20]	@ (8000f9c <format_ans_data+0x40>)
 8000f88:	68b9      	ldr	r1, [r7, #8]
 8000f8a:	68f8      	ldr	r0, [r7, #12]
 8000f8c:	f008 fd54 	bl	8009a38 <sniprintf>
 8000f90:	4603      	mov	r3, r0
}
 8000f92:	4618      	mov	r0, r3
 8000f94:	3710      	adds	r7, #16
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	0800a470 	.word	0x0800a470

08000fa0 <format_hex_data>:
 * @param buffer_size Size of output buffer
 * @param data Pointer to color data
 * @return Number of characters written
 */
static int format_hex_data(char *buffer, size_t buffer_size,
		TCS34725_Data_t *data) {
 8000fa0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000fa4:	b094      	sub	sp, #80	@ 0x50
 8000fa6:	af04      	add	r7, sp, #16
 8000fa8:	6378      	str	r0, [r7, #52]	@ 0x34
 8000faa:	6339      	str	r1, [r7, #48]	@ 0x30
 8000fac:	62fa      	str	r2, [r7, #44]	@ 0x2c
	// Normalize 16-bit values (0-65535) to 8-bit (0-255)
	uint8_t r_norm = (uint8_t) ((data->r * 255ULL) / 65535);
 8000fae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fb0:	885b      	ldrh	r3, [r3, #2]
 8000fb2:	b29b      	uxth	r3, r3
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	4698      	mov	r8, r3
 8000fb8:	4691      	mov	r9, r2
 8000fba:	4642      	mov	r2, r8
 8000fbc:	464b      	mov	r3, r9
 8000fbe:	f04f 0000 	mov.w	r0, #0
 8000fc2:	f04f 0100 	mov.w	r1, #0
 8000fc6:	0219      	lsls	r1, r3, #8
 8000fc8:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8000fcc:	0210      	lsls	r0, r2, #8
 8000fce:	4602      	mov	r2, r0
 8000fd0:	460b      	mov	r3, r1
 8000fd2:	ebb2 0408 	subs.w	r4, r2, r8
 8000fd6:	eb63 0509 	sbc.w	r5, r3, r9
 8000fda:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000fde:	f04f 0300 	mov.w	r3, #0
 8000fe2:	4620      	mov	r0, r4
 8000fe4:	4629      	mov	r1, r5
 8000fe6:	f7ff f97b 	bl	80002e0 <__aeabi_uldivmod>
 8000fea:	4602      	mov	r2, r0
 8000fec:	460b      	mov	r3, r1
 8000fee:	4613      	mov	r3, r2
 8000ff0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t g_norm = (uint8_t) ((data->g * 255ULL) / 65535);
 8000ff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ff6:	889b      	ldrh	r3, [r3, #4]
 8000ff8:	b29b      	uxth	r3, r3
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	469a      	mov	sl, r3
 8000ffe:	4693      	mov	fp, r2
 8001000:	4652      	mov	r2, sl
 8001002:	465b      	mov	r3, fp
 8001004:	f04f 0000 	mov.w	r0, #0
 8001008:	f04f 0100 	mov.w	r1, #0
 800100c:	0219      	lsls	r1, r3, #8
 800100e:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8001012:	0210      	lsls	r0, r2, #8
 8001014:	4602      	mov	r2, r0
 8001016:	460b      	mov	r3, r1
 8001018:	ebb2 010a 	subs.w	r1, r2, sl
 800101c:	6239      	str	r1, [r7, #32]
 800101e:	eb63 030b 	sbc.w	r3, r3, fp
 8001022:	627b      	str	r3, [r7, #36]	@ 0x24
 8001024:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001028:	f04f 0300 	mov.w	r3, #0
 800102c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001030:	f7ff f956 	bl	80002e0 <__aeabi_uldivmod>
 8001034:	4602      	mov	r2, r0
 8001036:	460b      	mov	r3, r1
 8001038:	4613      	mov	r3, r2
 800103a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	uint8_t b_norm = (uint8_t) ((data->b * 255ULL) / 65535);
 800103e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001040:	88db      	ldrh	r3, [r3, #6]
 8001042:	b29b      	uxth	r3, r3
 8001044:	2200      	movs	r2, #0
 8001046:	61bb      	str	r3, [r7, #24]
 8001048:	61fa      	str	r2, [r7, #28]
 800104a:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 800104e:	4622      	mov	r2, r4
 8001050:	462b      	mov	r3, r5
 8001052:	f04f 0000 	mov.w	r0, #0
 8001056:	f04f 0100 	mov.w	r1, #0
 800105a:	0219      	lsls	r1, r3, #8
 800105c:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8001060:	0210      	lsls	r0, r2, #8
 8001062:	4602      	mov	r2, r0
 8001064:	460b      	mov	r3, r1
 8001066:	4621      	mov	r1, r4
 8001068:	1a51      	subs	r1, r2, r1
 800106a:	6139      	str	r1, [r7, #16]
 800106c:	4629      	mov	r1, r5
 800106e:	eb63 0301 	sbc.w	r3, r3, r1
 8001072:	617b      	str	r3, [r7, #20]
 8001074:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001078:	f04f 0300 	mov.w	r3, #0
 800107c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001080:	f7ff f92e 	bl	80002e0 <__aeabi_uldivmod>
 8001084:	4602      	mov	r2, r0
 8001086:	460b      	mov	r3, r1
 8001088:	4613      	mov	r3, r2
 800108a:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	uint8_t c_norm = (uint8_t) ((data->c * 255ULL) / 65535);
 800108e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001090:	881b      	ldrh	r3, [r3, #0]
 8001092:	b29b      	uxth	r3, r3
 8001094:	2200      	movs	r2, #0
 8001096:	60bb      	str	r3, [r7, #8]
 8001098:	60fa      	str	r2, [r7, #12]
 800109a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800109e:	4622      	mov	r2, r4
 80010a0:	462b      	mov	r3, r5
 80010a2:	f04f 0000 	mov.w	r0, #0
 80010a6:	f04f 0100 	mov.w	r1, #0
 80010aa:	0219      	lsls	r1, r3, #8
 80010ac:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 80010b0:	0210      	lsls	r0, r2, #8
 80010b2:	4602      	mov	r2, r0
 80010b4:	460b      	mov	r3, r1
 80010b6:	4621      	mov	r1, r4
 80010b8:	1a51      	subs	r1, r2, r1
 80010ba:	6039      	str	r1, [r7, #0]
 80010bc:	4629      	mov	r1, r5
 80010be:	eb63 0301 	sbc.w	r3, r3, r1
 80010c2:	607b      	str	r3, [r7, #4]
 80010c4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80010c8:	f04f 0300 	mov.w	r3, #0
 80010cc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80010d0:	f7ff f906 	bl	80002e0 <__aeabi_uldivmod>
 80010d4:	4602      	mov	r2, r0
 80010d6:	460b      	mov	r3, r1
 80010d8:	4613      	mov	r3, r2
 80010da:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c

	return snprintf(buffer, buffer_size, "HEX%02X%02X%02X%02X", r_norm, g_norm,
 80010de:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 80010e2:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80010e6:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80010ea:	f897 103c 	ldrb.w	r1, [r7, #60]	@ 0x3c
 80010ee:	9102      	str	r1, [sp, #8]
 80010f0:	9201      	str	r2, [sp, #4]
 80010f2:	9300      	str	r3, [sp, #0]
 80010f4:	4603      	mov	r3, r0
 80010f6:	4a05      	ldr	r2, [pc, #20]	@ (800110c <format_hex_data+0x16c>)
 80010f8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80010fa:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80010fc:	f008 fc9c 	bl	8009a38 <sniprintf>
 8001100:	4603      	mov	r3, r0
			b_norm, c_norm);
}
 8001102:	4618      	mov	r0, r3
 8001104:	3740      	adds	r7, #64	@ 0x40
 8001106:	46bd      	mov	sp, r7
 8001108:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800110c:	0800a488 	.word	0x0800a488

08001110 <convert_char_to_int>:
/**
 * @brief Konwertuje string cyfr ASCII na liczbę całkowitą
 * @param str Wskaźnik do stringu z cyframi ASCII
 * @return Przekonwertowana wartość lub -1 w przypadku błędu
 */
int convert_char_to_int(char *str) {
 8001110:	b580      	push	{r7, lr}
 8001112:	b086      	sub	sp, #24
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
	int result = 0;
 8001118:	2300      	movs	r3, #0
 800111a:	617b      	str	r3, [r7, #20]
	int len = strlen(str);
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	f7ff f881 	bl	8000224 <strlen>
 8001122:	4603      	mov	r3, r0
 8001124:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < len; i++) {
 8001126:	2300      	movs	r3, #0
 8001128:	613b      	str	r3, [r7, #16]
 800112a:	e01e      	b.n	800116a <convert_char_to_int+0x5a>
		if (str[i] < '0' || str[i] > '9') {
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	687a      	ldr	r2, [r7, #4]
 8001130:	4413      	add	r3, r2
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	2b2f      	cmp	r3, #47	@ 0x2f
 8001136:	d905      	bls.n	8001144 <convert_char_to_int+0x34>
 8001138:	693b      	ldr	r3, [r7, #16]
 800113a:	687a      	ldr	r2, [r7, #4]
 800113c:	4413      	add	r3, r2
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	2b39      	cmp	r3, #57	@ 0x39
 8001142:	d902      	bls.n	800114a <convert_char_to_int+0x3a>
			return -1; // Nie cyfra
 8001144:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001148:	e014      	b.n	8001174 <convert_char_to_int+0x64>
		}
		result = result * 10 + (str[i] - '0');
 800114a:	697a      	ldr	r2, [r7, #20]
 800114c:	4613      	mov	r3, r2
 800114e:	009b      	lsls	r3, r3, #2
 8001150:	4413      	add	r3, r2
 8001152:	005b      	lsls	r3, r3, #1
 8001154:	4619      	mov	r1, r3
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	687a      	ldr	r2, [r7, #4]
 800115a:	4413      	add	r3, r2
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	3b30      	subs	r3, #48	@ 0x30
 8001160:	440b      	add	r3, r1
 8001162:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < len; i++) {
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	3301      	adds	r3, #1
 8001168:	613b      	str	r3, [r7, #16]
 800116a:	693a      	ldr	r2, [r7, #16]
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	429a      	cmp	r2, r3
 8001170:	dbdc      	blt.n	800112c <convert_char_to_int+0x1c>
	}
	return result;
 8001172:	697b      	ldr	r3, [r7, #20]
}
 8001174:	4618      	mov	r0, r3
 8001176:	3718      	adds	r7, #24
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}

0800117c <convert_hex_to_int>:
 * @brief Konwertuje string heksadecymalny ASCII na liczbę całkowitą
 * @param hex_str Wskaźnik do stringu hex (bez prefiksu 0x)
 * @param len Długość stringu hex
 * @return Przekonwertowana wartość lub 0 w przypadku błędu
 */
uint16_t convert_hex_to_int(const char *hex_str, size_t len) {
 800117c:	b480      	push	{r7}
 800117e:	b085      	sub	sp, #20
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
 8001184:	6039      	str	r1, [r7, #0]
	uint16_t result = 0;
 8001186:	2300      	movs	r3, #0
 8001188:	81fb      	strh	r3, [r7, #14]
	for (size_t i = 0; i < len; i++) {
 800118a:	2300      	movs	r3, #0
 800118c:	60bb      	str	r3, [r7, #8]
 800118e:	e035      	b.n	80011fc <convert_hex_to_int+0x80>
		result <<= 4;
 8001190:	89fb      	ldrh	r3, [r7, #14]
 8001192:	011b      	lsls	r3, r3, #4
 8001194:	81fb      	strh	r3, [r7, #14]
		if (hex_str[i] >= '0' && hex_str[i] <= '9') {
 8001196:	687a      	ldr	r2, [r7, #4]
 8001198:	68bb      	ldr	r3, [r7, #8]
 800119a:	4413      	add	r3, r2
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	2b2f      	cmp	r3, #47	@ 0x2f
 80011a0:	d910      	bls.n	80011c4 <convert_hex_to_int+0x48>
 80011a2:	687a      	ldr	r2, [r7, #4]
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	4413      	add	r3, r2
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	2b39      	cmp	r3, #57	@ 0x39
 80011ac:	d80a      	bhi.n	80011c4 <convert_hex_to_int+0x48>
			result += hex_str[i] - '0';
 80011ae:	687a      	ldr	r2, [r7, #4]
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	4413      	add	r3, r2
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	461a      	mov	r2, r3
 80011b8:	89fb      	ldrh	r3, [r7, #14]
 80011ba:	4413      	add	r3, r2
 80011bc:	b29b      	uxth	r3, r3
 80011be:	3b30      	subs	r3, #48	@ 0x30
 80011c0:	81fb      	strh	r3, [r7, #14]
 80011c2:	e018      	b.n	80011f6 <convert_hex_to_int+0x7a>
		} else if (hex_str[i] >= 'A' && hex_str[i] <= 'F') {
 80011c4:	687a      	ldr	r2, [r7, #4]
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	4413      	add	r3, r2
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	2b40      	cmp	r3, #64	@ 0x40
 80011ce:	d910      	bls.n	80011f2 <convert_hex_to_int+0x76>
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	68bb      	ldr	r3, [r7, #8]
 80011d4:	4413      	add	r3, r2
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	2b46      	cmp	r3, #70	@ 0x46
 80011da:	d80a      	bhi.n	80011f2 <convert_hex_to_int+0x76>
			result += hex_str[i] - 'A' + 10;
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	68bb      	ldr	r3, [r7, #8]
 80011e0:	4413      	add	r3, r2
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	461a      	mov	r2, r3
 80011e6:	89fb      	ldrh	r3, [r7, #14]
 80011e8:	4413      	add	r3, r2
 80011ea:	b29b      	uxth	r3, r3
 80011ec:	3b37      	subs	r3, #55	@ 0x37
 80011ee:	81fb      	strh	r3, [r7, #14]
 80011f0:	e001      	b.n	80011f6 <convert_hex_to_int+0x7a>
		} else {
			return 0; // Bląd konwersji hex
 80011f2:	2300      	movs	r3, #0
 80011f4:	e007      	b.n	8001206 <convert_hex_to_int+0x8a>
	for (size_t i = 0; i < len; i++) {
 80011f6:	68bb      	ldr	r3, [r7, #8]
 80011f8:	3301      	adds	r3, #1
 80011fa:	60bb      	str	r3, [r7, #8]
 80011fc:	68ba      	ldr	r2, [r7, #8]
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	429a      	cmp	r2, r3
 8001202:	d3c5      	bcc.n	8001190 <convert_hex_to_int+0x14>
		}
	}
	return result;
 8001204:	89fb      	ldrh	r3, [r7, #14]
}
 8001206:	4618      	mov	r0, r3
 8001208:	3714      	adds	r7, #20
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
	...

08001214 <hex_decode_string>:
 * @param hex_str Input hex string (e.g., "5354415254")
 * @param output Output buffer for decoded bytes
 * @param output_size Size of output buffer
 * @return Number of decoded bytes, or -1 on error
 */
int hex_decode_string(const char *hex_str, char *output, size_t output_size) {
 8001214:	b580      	push	{r7, lr}
 8001216:	b08a      	sub	sp, #40	@ 0x28
 8001218:	af00      	add	r7, sp, #0
 800121a:	60f8      	str	r0, [r7, #12]
 800121c:	60b9      	str	r1, [r7, #8]
 800121e:	607a      	str	r2, [r7, #4]
	if (!hex_str || !output || output_size == 0) {
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d005      	beq.n	8001232 <hex_decode_string+0x1e>
 8001226:	68bb      	ldr	r3, [r7, #8]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d002      	beq.n	8001232 <hex_decode_string+0x1e>
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d102      	bne.n	8001238 <hex_decode_string+0x24>
		return -1;
 8001232:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001236:	e051      	b.n	80012dc <hex_decode_string+0xc8>
	}

	size_t hex_len = strlen(hex_str);
 8001238:	68f8      	ldr	r0, [r7, #12]
 800123a:	f7fe fff3 	bl	8000224 <strlen>
 800123e:	6238      	str	r0, [r7, #32]
	if (hex_len % 2 != 0) {
 8001240:	6a3b      	ldr	r3, [r7, #32]
 8001242:	f003 0301 	and.w	r3, r3, #1
 8001246:	2b00      	cmp	r3, #0
 8001248:	d002      	beq.n	8001250 <hex_decode_string+0x3c>
		return -1; // Hex string must have even length
 800124a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800124e:	e045      	b.n	80012dc <hex_decode_string+0xc8>
	}

	size_t byte_count = hex_len / 2;
 8001250:	6a3b      	ldr	r3, [r7, #32]
 8001252:	085b      	lsrs	r3, r3, #1
 8001254:	61fb      	str	r3, [r7, #28]
	if (byte_count >= output_size) {
 8001256:	69fa      	ldr	r2, [r7, #28]
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	429a      	cmp	r2, r3
 800125c:	d302      	bcc.n	8001264 <hex_decode_string+0x50>
		return -1; // Output buffer too small
 800125e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001262:	e03b      	b.n	80012dc <hex_decode_string+0xc8>
	}

	for (size_t i = 0; i < byte_count; i++) {
 8001264:	2300      	movs	r3, #0
 8001266:	627b      	str	r3, [r7, #36]	@ 0x24
 8001268:	e02e      	b.n	80012c8 <hex_decode_string+0xb4>
		char hex_pair[3] = { hex_str[i * 2], hex_str[i * 2 + 1], '\0' };
 800126a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800126c:	005b      	lsls	r3, r3, #1
 800126e:	68fa      	ldr	r2, [r7, #12]
 8001270:	4413      	add	r3, r2
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	753b      	strb	r3, [r7, #20]
 8001276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001278:	005b      	lsls	r3, r3, #1
 800127a:	3301      	adds	r3, #1
 800127c:	68fa      	ldr	r2, [r7, #12]
 800127e:	4413      	add	r3, r2
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	757b      	strb	r3, [r7, #21]
 8001284:	2300      	movs	r3, #0
 8001286:	75bb      	strb	r3, [r7, #22]
		uint16_t byte_val = convert_hex_to_int(hex_pair, 2);
 8001288:	f107 0314 	add.w	r3, r7, #20
 800128c:	2102      	movs	r1, #2
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff ff74 	bl	800117c <convert_hex_to_int>
 8001294:	4603      	mov	r3, r0
 8001296:	837b      	strh	r3, [r7, #26]
		if (byte_val == 0 && strcmp(hex_pair, "00") != 0) {
 8001298:	8b7b      	ldrh	r3, [r7, #26]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d10b      	bne.n	80012b6 <hex_decode_string+0xa2>
 800129e:	f107 0314 	add.w	r3, r7, #20
 80012a2:	4910      	ldr	r1, [pc, #64]	@ (80012e4 <hex_decode_string+0xd0>)
 80012a4:	4618      	mov	r0, r3
 80012a6:	f7fe ffb3 	bl	8000210 <strcmp>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d002      	beq.n	80012b6 <hex_decode_string+0xa2>
			return -1; // Invalid hex character
 80012b0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012b4:	e012      	b.n	80012dc <hex_decode_string+0xc8>
		}
		output[i] = (char) byte_val;
 80012b6:	68ba      	ldr	r2, [r7, #8]
 80012b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012ba:	4413      	add	r3, r2
 80012bc:	8b7a      	ldrh	r2, [r7, #26]
 80012be:	b2d2      	uxtb	r2, r2
 80012c0:	701a      	strb	r2, [r3, #0]
	for (size_t i = 0; i < byte_count; i++) {
 80012c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012c4:	3301      	adds	r3, #1
 80012c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80012c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012ca:	69fb      	ldr	r3, [r7, #28]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d3cc      	bcc.n	800126a <hex_decode_string+0x56>
	}

	output[byte_count] = '\0';
 80012d0:	68ba      	ldr	r2, [r7, #8]
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	4413      	add	r3, r2
 80012d6:	2200      	movs	r2, #0
 80012d8:	701a      	strb	r2, [r3, #0]
	return (int) byte_count;
 80012da:	69fb      	ldr	r3, [r7, #28]
}
 80012dc:	4618      	mov	r0, r3
 80012de:	3728      	adds	r7, #40	@ 0x28
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	0800a49c 	.word	0x0800a49c

080012e8 <hex_encode_string>:
 * @param input Input ASCII string
 * @param output Output buffer for hex string
 * @param output_size Size of output buffer
 * @return Number of hex characters written, or -1 on error
 */
int hex_encode_string(const char *input, char *output, size_t output_size) {
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b088      	sub	sp, #32
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	60f8      	str	r0, [r7, #12]
 80012f0:	60b9      	str	r1, [r7, #8]
 80012f2:	607a      	str	r2, [r7, #4]
	if (!input || !output || output_size == 0) {
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d005      	beq.n	8001306 <hex_encode_string+0x1e>
 80012fa:	68bb      	ldr	r3, [r7, #8]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d002      	beq.n	8001306 <hex_encode_string+0x1e>
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d102      	bne.n	800130c <hex_encode_string+0x24>
		return -1;
 8001306:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800130a:	e02c      	b.n	8001366 <hex_encode_string+0x7e>
	}

	size_t input_len = strlen(input);
 800130c:	68f8      	ldr	r0, [r7, #12]
 800130e:	f7fe ff89 	bl	8000224 <strlen>
 8001312:	61b8      	str	r0, [r7, #24]
	size_t required_size = input_len * 2 + 1; // 2 hex chars per byte + null terminator
 8001314:	69bb      	ldr	r3, [r7, #24]
 8001316:	005b      	lsls	r3, r3, #1
 8001318:	3301      	adds	r3, #1
 800131a:	617b      	str	r3, [r7, #20]

	if (required_size > output_size) {
 800131c:	697a      	ldr	r2, [r7, #20]
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	429a      	cmp	r2, r3
 8001322:	d902      	bls.n	800132a <hex_encode_string+0x42>
		return -1; // Output buffer too small
 8001324:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001328:	e01d      	b.n	8001366 <hex_encode_string+0x7e>
	}

	for (size_t i = 0; i < input_len; i++) {
 800132a:	2300      	movs	r3, #0
 800132c:	61fb      	str	r3, [r7, #28]
 800132e:	e00e      	b.n	800134e <hex_encode_string+0x66>
		sprintf(&output[i * 2], "%02X", (uint8_t) input[i]);
 8001330:	69fb      	ldr	r3, [r7, #28]
 8001332:	005b      	lsls	r3, r3, #1
 8001334:	68ba      	ldr	r2, [r7, #8]
 8001336:	18d0      	adds	r0, r2, r3
 8001338:	68fa      	ldr	r2, [r7, #12]
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	4413      	add	r3, r2
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	461a      	mov	r2, r3
 8001342:	490b      	ldr	r1, [pc, #44]	@ (8001370 <hex_encode_string+0x88>)
 8001344:	f008 fbae 	bl	8009aa4 <siprintf>
	for (size_t i = 0; i < input_len; i++) {
 8001348:	69fb      	ldr	r3, [r7, #28]
 800134a:	3301      	adds	r3, #1
 800134c:	61fb      	str	r3, [r7, #28]
 800134e:	69fa      	ldr	r2, [r7, #28]
 8001350:	69bb      	ldr	r3, [r7, #24]
 8001352:	429a      	cmp	r2, r3
 8001354:	d3ec      	bcc.n	8001330 <hex_encode_string+0x48>
	}

	output[input_len * 2] = '\0';
 8001356:	69bb      	ldr	r3, [r7, #24]
 8001358:	005b      	lsls	r3, r3, #1
 800135a:	68ba      	ldr	r2, [r7, #8]
 800135c:	4413      	add	r3, r2
 800135e:	2200      	movs	r2, #0
 8001360:	701a      	strb	r2, [r3, #0]
	return (int) (input_len * 2);
 8001362:	69bb      	ldr	r3, [r7, #24]
 8001364:	005b      	lsls	r3, r3, #1
}
 8001366:	4618      	mov	r0, r3
 8001368:	3720      	adds	r7, #32
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	0800a4a0 	.word	0x0800a4a0

08001374 <parse_command>:
/**
 * @brief Parsuje komendę z stringa i zwraca odpowiadający enum Command
 * @param command_str String z komendą
 * @return Command wartość enum
 */
Command parse_command(const char *command_str) {
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
	if (!command_str) {
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d102      	bne.n	8001388 <parse_command+0x14>
		return CMD_INVALID;
 8001382:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001386:	e076      	b.n	8001476 <parse_command+0x102>
	}

	if (strcmp(command_str, CMD_STR_START) == 0) {
 8001388:	493d      	ldr	r1, [pc, #244]	@ (8001480 <parse_command+0x10c>)
 800138a:	6878      	ldr	r0, [r7, #4]
 800138c:	f7fe ff40 	bl	8000210 <strcmp>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d101      	bne.n	800139a <parse_command+0x26>
		return START_CMD;
 8001396:	2300      	movs	r3, #0
 8001398:	e06d      	b.n	8001476 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_STOP) == 0) {
 800139a:	493a      	ldr	r1, [pc, #232]	@ (8001484 <parse_command+0x110>)
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	f7fe ff37 	bl	8000210 <strcmp>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d101      	bne.n	80013ac <parse_command+0x38>
		return STOP_CMD;
 80013a8:	2301      	movs	r3, #1
 80013aa:	e064      	b.n	8001476 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_SETINT) == 0) {
 80013ac:	4936      	ldr	r1, [pc, #216]	@ (8001488 <parse_command+0x114>)
 80013ae:	6878      	ldr	r0, [r7, #4]
 80013b0:	f7fe ff2e 	bl	8000210 <strcmp>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d101      	bne.n	80013be <parse_command+0x4a>
		return SETINT_CMD;
 80013ba:	2302      	movs	r3, #2
 80013bc:	e05b      	b.n	8001476 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_SETGAIN) == 0) {
 80013be:	4933      	ldr	r1, [pc, #204]	@ (800148c <parse_command+0x118>)
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f7fe ff25 	bl	8000210 <strcmp>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d101      	bne.n	80013d0 <parse_command+0x5c>
		return SETGAIN_CMD;
 80013cc:	2303      	movs	r3, #3
 80013ce:	e052      	b.n	8001476 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_SETTIME) == 0) {
 80013d0:	492f      	ldr	r1, [pc, #188]	@ (8001490 <parse_command+0x11c>)
 80013d2:	6878      	ldr	r0, [r7, #4]
 80013d4:	f7fe ff1c 	bl	8000210 <strcmp>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d101      	bne.n	80013e2 <parse_command+0x6e>
		return SETTIME_CMD;
 80013de:	2304      	movs	r3, #4
 80013e0:	e049      	b.n	8001476 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_GETINT) == 0) {
 80013e2:	492c      	ldr	r1, [pc, #176]	@ (8001494 <parse_command+0x120>)
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	f7fe ff13 	bl	8000210 <strcmp>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d101      	bne.n	80013f4 <parse_command+0x80>
		return GETINT_CMD;
 80013f0:	2306      	movs	r3, #6
 80013f2:	e040      	b.n	8001476 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_GETGAIN) == 0) {
 80013f4:	4928      	ldr	r1, [pc, #160]	@ (8001498 <parse_command+0x124>)
 80013f6:	6878      	ldr	r0, [r7, #4]
 80013f8:	f7fe ff0a 	bl	8000210 <strcmp>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d101      	bne.n	8001406 <parse_command+0x92>
		return GETGAIN_CMD;
 8001402:	2307      	movs	r3, #7
 8001404:	e037      	b.n	8001476 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_GETTIME) == 0) {
 8001406:	4925      	ldr	r1, [pc, #148]	@ (800149c <parse_command+0x128>)
 8001408:	6878      	ldr	r0, [r7, #4]
 800140a:	f7fe ff01 	bl	8000210 <strcmp>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d101      	bne.n	8001418 <parse_command+0xa4>
		return GETTIME_CMD;
 8001414:	2308      	movs	r3, #8
 8001416:	e02e      	b.n	8001476 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_RDRAW) == 0) {
 8001418:	4921      	ldr	r1, [pc, #132]	@ (80014a0 <parse_command+0x12c>)
 800141a:	6878      	ldr	r0, [r7, #4]
 800141c:	f7fe fef8 	bl	8000210 <strcmp>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d101      	bne.n	800142a <parse_command+0xb6>
		return RDRAW_CMD;
 8001426:	230a      	movs	r3, #10
 8001428:	e025      	b.n	8001476 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_RDARC) == 0) {
 800142a:	491e      	ldr	r1, [pc, #120]	@ (80014a4 <parse_command+0x130>)
 800142c:	6878      	ldr	r0, [r7, #4]
 800142e:	f7fe feef 	bl	8000210 <strcmp>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d101      	bne.n	800143c <parse_command+0xc8>
		return RDARC_CMD;
 8001438:	230b      	movs	r3, #11
 800143a:	e01c      	b.n	8001476 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_RDHEX) == 0) {
 800143c:	491a      	ldr	r1, [pc, #104]	@ (80014a8 <parse_command+0x134>)
 800143e:	6878      	ldr	r0, [r7, #4]
 8001440:	f7fe fee6 	bl	8000210 <strcmp>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d101      	bne.n	800144e <parse_command+0xda>
		return RDHEX_CMD;
 800144a:	230c      	movs	r3, #12
 800144c:	e013      	b.n	8001476 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_SETLED) == 0) {
 800144e:	4917      	ldr	r1, [pc, #92]	@ (80014ac <parse_command+0x138>)
 8001450:	6878      	ldr	r0, [r7, #4]
 8001452:	f7fe fedd 	bl	8000210 <strcmp>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d101      	bne.n	8001460 <parse_command+0xec>
		return SETLED_CMD;
 800145c:	2305      	movs	r3, #5
 800145e:	e00a      	b.n	8001476 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_GETLED) == 0) {
 8001460:	4913      	ldr	r1, [pc, #76]	@ (80014b0 <parse_command+0x13c>)
 8001462:	6878      	ldr	r0, [r7, #4]
 8001464:	f7fe fed4 	bl	8000210 <strcmp>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d101      	bne.n	8001472 <parse_command+0xfe>
		return GETLED_CMD;
 800146e:	2309      	movs	r3, #9
 8001470:	e001      	b.n	8001476 <parse_command+0x102>
	}

	return CMD_INVALID;
 8001472:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001476:	4618      	mov	r0, r3
 8001478:	3708      	adds	r7, #8
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	0800a4a8 	.word	0x0800a4a8
 8001484:	0800a4b0 	.word	0x0800a4b0
 8001488:	0800a4b8 	.word	0x0800a4b8
 800148c:	0800a4c0 	.word	0x0800a4c0
 8001490:	0800a4c8 	.word	0x0800a4c8
 8001494:	0800a4d0 	.word	0x0800a4d0
 8001498:	0800a4d8 	.word	0x0800a4d8
 800149c:	0800a4e0 	.word	0x0800a4e0
 80014a0:	0800a4e8 	.word	0x0800a4e8
 80014a4:	0800a4f0 	.word	0x0800a4f0
 80014a8:	0800a4f8 	.word	0x0800a4f8
 80014ac:	0800a500 	.word	0x0800a500
 80014b0:	0800a508 	.word	0x0800a508

080014b4 <get_command_param_len>:
/**
 * @brief Zwraca długość parametrów dla danej komendy
 * @param cmd Command enum
 * @return Długość parametrów w znakach, 0 jeśli komenda nie ma parametrów
 */
uint8_t get_command_param_len(Command cmd) {
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	4603      	mov	r3, r0
 80014bc:	71fb      	strb	r3, [r7, #7]
	switch (cmd) {
 80014be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c2:	3b02      	subs	r3, #2
 80014c4:	2b0a      	cmp	r3, #10
 80014c6:	d825      	bhi.n	8001514 <get_command_param_len+0x60>
 80014c8:	a201      	add	r2, pc, #4	@ (adr r2, 80014d0 <get_command_param_len+0x1c>)
 80014ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014ce:	bf00      	nop
 80014d0:	080014fd 	.word	0x080014fd
 80014d4:	08001501 	.word	0x08001501
 80014d8:	08001505 	.word	0x08001505
 80014dc:	08001511 	.word	0x08001511
 80014e0:	08001515 	.word	0x08001515
 80014e4:	08001515 	.word	0x08001515
 80014e8:	08001515 	.word	0x08001515
 80014ec:	08001515 	.word	0x08001515
 80014f0:	08001515 	.word	0x08001515
 80014f4:	08001509 	.word	0x08001509
 80014f8:	0800150d 	.word	0x0800150d
	case SETINT_CMD:
		return PARAM_LEN_SETINT;
 80014fc:	2305      	movs	r3, #5
 80014fe:	e00a      	b.n	8001516 <get_command_param_len+0x62>
	case SETGAIN_CMD:
		return PARAM_LEN_SETGAIN;
 8001500:	2301      	movs	r3, #1
 8001502:	e008      	b.n	8001516 <get_command_param_len+0x62>
	case SETTIME_CMD:
		return PARAM_LEN_SETTIME;
 8001504:	2301      	movs	r3, #1
 8001506:	e006      	b.n	8001516 <get_command_param_len+0x62>
	case RDARC_CMD:
		return PARAM_LEN_RDARC;
 8001508:	2305      	movs	r3, #5
 800150a:	e004      	b.n	8001516 <get_command_param_len+0x62>
	case RDHEX_CMD:
		return PARAM_LEN_RDHEX;
 800150c:	2305      	movs	r3, #5
 800150e:	e002      	b.n	8001516 <get_command_param_len+0x62>
	case SETLED_CMD:
		return PARAM_LEN_SETLED;
 8001510:	2301      	movs	r3, #1
 8001512:	e000      	b.n	8001516 <get_command_param_len+0x62>
	case GETGAIN_CMD:
	case GETTIME_CMD:
	case GETLED_CMD:
	case RDRAW_CMD:
	default:
		return 0; // Komendy bez parametrów
 8001514:	2300      	movs	r3, #0
	}
}
 8001516:	4618      	mov	r0, r3
 8001518:	370c      	adds	r7, #12
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop

08001524 <parse_frame>:
 * @param response_buffer Bufor na odpowiedź błędu (jeśli potrzeba)
 * @param response_size Rozmiar bufora odpowiedzi
 * @return ParseResult - wynik parsowania
 */
ParseResult parse_frame(const char *buffer, size_t len, Frame *frame,
		char *response_buffer, size_t response_size) {
 8001524:	b590      	push	{r4, r7, lr}
 8001526:	b0ef      	sub	sp, #444	@ 0x1bc
 8001528:	af04      	add	r7, sp, #16
 800152a:	f507 74d4 	add.w	r4, r7, #424	@ 0x1a8
 800152e:	f5a4 74ce 	sub.w	r4, r4, #412	@ 0x19c
 8001532:	6020      	str	r0, [r4, #0]
 8001534:	f507 70d4 	add.w	r0, r7, #424	@ 0x1a8
 8001538:	f5a0 70d0 	sub.w	r0, r0, #416	@ 0x1a0
 800153c:	6001      	str	r1, [r0, #0]
 800153e:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001542:	f5a1 71d2 	sub.w	r1, r1, #420	@ 0x1a4
 8001546:	600a      	str	r2, [r1, #0]
 8001548:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 800154c:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001550:	6013      	str	r3, [r2, #0]

	if (!buffer || !frame) {
 8001552:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001556:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d006      	beq.n	800156e <parse_frame+0x4a>
 8001560:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001564:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d102      	bne.n	8001574 <parse_frame+0x50>
		return PARSE_INVALID_FORMAT;
 800156e:	2303      	movs	r3, #3
 8001570:	f000 bd34 	b.w	8001fdc <parse_frame+0xab8>
	}

	// Sprawdź minimalną długość ramki
	if (len < MIN_FRAME_LEN) {
 8001574:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001578:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	2b10      	cmp	r3, #16
 8001580:	d802      	bhi.n	8001588 <parse_frame+0x64>
		return PARSE_TOO_SHORT;
 8001582:	2302      	movs	r3, #2
 8001584:	f000 bd2a 	b.w	8001fdc <parse_frame+0xab8>
	}

	// Znalezienie poczatku ramki
	size_t start_pos = 0;
 8001588:	2300      	movs	r3, #0
 800158a:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
	for (size_t i = 0; i < len; i++) {
 800158e:	2300      	movs	r3, #0
 8001590:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001594:	e014      	b.n	80015c0 <parse_frame+0x9c>
		if (buffer[i] == PROTOCOL_START_BYTE) {
 8001596:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800159a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80015a4:	4413      	add	r3, r2
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	2b26      	cmp	r3, #38	@ 0x26
 80015aa:	d104      	bne.n	80015b6 <parse_frame+0x92>
			start_pos = i;
 80015ac:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80015b0:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
			break;
 80015b4:	e00d      	b.n	80015d2 <parse_frame+0xae>
	for (size_t i = 0; i < len; i++) {
 80015b6:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80015ba:	3301      	adds	r3, #1
 80015bc:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80015c0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80015c4:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80015c8:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	429a      	cmp	r2, r3
 80015d0:	d3e1      	bcc.n	8001596 <parse_frame+0x72>
		}
	}

	if (start_pos + MIN_FRAME_LEN > len) {
 80015d2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 80015d6:	3311      	adds	r3, #17
 80015d8:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 80015dc:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80015e0:	6812      	ldr	r2, [r2, #0]
 80015e2:	429a      	cmp	r2, r3
 80015e4:	d202      	bcs.n	80015ec <parse_frame+0xc8>
		return PARSE_TOO_SHORT;
 80015e6:	2302      	movs	r3, #2
 80015e8:	f000 bcf8 	b.w	8001fdc <parse_frame+0xab8>
	}

	// Sprawdzenie czy jestesmy na koncu ramki
	if (buffer[len - 1] != PROTOCOL_END_BYTE) {
 80015ec:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80015f0:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	3b01      	subs	r3, #1
 80015f8:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 80015fc:	f5a2 72ce 	sub.w	r2, r2, #412	@ 0x19c
 8001600:	6812      	ldr	r2, [r2, #0]
 8001602:	4413      	add	r3, r2
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	2b2a      	cmp	r3, #42	@ 0x2a
 8001608:	d002      	beq.n	8001610 <parse_frame+0xec>
		return PARSE_INVALID_FORMAT;
 800160a:	2303      	movs	r3, #3
 800160c:	f000 bce6 	b.w	8001fdc <parse_frame+0xab8>
	}

	size_t pos = start_pos + 1; // Po znaku startowym
 8001610:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001614:	3301      	adds	r3, #1
 8001616:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	// Sprawdza zabornione znaki & i * tylko w nagłowku
	size_t header_end = start_pos + 1 + FIELD_ADDR_LEN + FIELD_ADDR_LEN
 800161a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 800161e:	330c      	adds	r3, #12
 8001620:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
			+ FIELD_DATA_LEN + FIELD_ID_LEN;
	for (size_t i = start_pos + 1; i < header_end && i < len; i++) {
 8001624:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001628:	3301      	adds	r3, #1
 800162a:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800162e:	e01d      	b.n	800166c <parse_frame+0x148>
		if (buffer[i] == '&' || buffer[i] == '*') {
 8001630:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001634:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800163e:	4413      	add	r3, r2
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	2b26      	cmp	r3, #38	@ 0x26
 8001644:	d00a      	beq.n	800165c <parse_frame+0x138>
 8001646:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800164a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001654:	4413      	add	r3, r2
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	2b2a      	cmp	r3, #42	@ 0x2a
 800165a:	d102      	bne.n	8001662 <parse_frame+0x13e>
			return PARSE_FORBIDDEN_CHARS;
 800165c:	2304      	movs	r3, #4
 800165e:	f000 bcbd 	b.w	8001fdc <parse_frame+0xab8>
	for (size_t i = start_pos + 1; i < header_end && i < len; i++) {
 8001662:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001666:	3301      	adds	r3, #1
 8001668:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800166c:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8001670:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001674:	429a      	cmp	r2, r3
 8001676:	d208      	bcs.n	800168a <parse_frame+0x166>
 8001678:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800167c:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001680:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	429a      	cmp	r2, r3
 8001688:	d3d2      	bcc.n	8001630 <parse_frame+0x10c>
		}
	}

	//Sprwdzanie czy długosc ramki jest poprawna
	if (pos + FIELD_ADDR_LEN > len) {
 800168a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800168e:	3303      	adds	r3, #3
 8001690:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 8001694:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001698:	6812      	ldr	r2, [r2, #0]
 800169a:	429a      	cmp	r2, r3
 800169c:	d202      	bcs.n	80016a4 <parse_frame+0x180>
		return PARSE_INVALID_FORMAT;
 800169e:	2303      	movs	r3, #3
 80016a0:	f000 bc9c 	b.w	8001fdc <parse_frame+0xab8>
	}

	memcpy(frame->sender, &buffer[pos], FIELD_ADDR_LEN);
 80016a4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80016a8:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80016ac:	6818      	ldr	r0, [r3, #0]
 80016ae:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80016b2:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80016bc:	4413      	add	r3, r2
 80016be:	2203      	movs	r2, #3
 80016c0:	4619      	mov	r1, r3
 80016c2:	f008 fa79 	bl	8009bb8 <memcpy>
	frame->sender[FIELD_ADDR_LEN] = '\0';
 80016c6:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80016ca:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2200      	movs	r2, #0
 80016d2:	70da      	strb	r2, [r3, #3]
	pos += FIELD_ADDR_LEN;
 80016d4:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80016d8:	3303      	adds	r3, #3
 80016da:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	//Sprwdzanie czy długosc ramki jest poprawna
	if (pos + FIELD_ADDR_LEN > len) {
 80016de:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80016e2:	3303      	adds	r3, #3
 80016e4:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 80016e8:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80016ec:	6812      	ldr	r2, [r2, #0]
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d202      	bcs.n	80016f8 <parse_frame+0x1d4>
		return PARSE_INVALID_FORMAT;
 80016f2:	2303      	movs	r3, #3
 80016f4:	f000 bc72 	b.w	8001fdc <parse_frame+0xab8>
	}

	memcpy(frame->receiver, &buffer[pos], FIELD_ADDR_LEN);
 80016f8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80016fc:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	1d18      	adds	r0, r3, #4
 8001704:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001708:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800170c:	681a      	ldr	r2, [r3, #0]
 800170e:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001712:	4413      	add	r3, r2
 8001714:	2203      	movs	r2, #3
 8001716:	4619      	mov	r1, r3
 8001718:	f008 fa4e 	bl	8009bb8 <memcpy>
	frame->receiver[FIELD_ADDR_LEN] = '\0';
 800171c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001720:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	2200      	movs	r2, #0
 8001728:	71da      	strb	r2, [r3, #7]
	pos += FIELD_ADDR_LEN;
 800172a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800172e:	3303      	adds	r3, #3
 8001730:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	// Sprawdza czy odbiorca to STM
	if (strcmp(frame->receiver, DEVICE_ID) != 0) {
 8001734:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001738:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	3304      	adds	r3, #4
 8001740:	49c8      	ldr	r1, [pc, #800]	@ (8001a64 <parse_frame+0x540>)
 8001742:	4618      	mov	r0, r3
 8001744:	f7fe fd64 	bl	8000210 <strcmp>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d002      	beq.n	8001754 <parse_frame+0x230>
		return PARSE_WRONG_RECIPIENT;
 800174e:	2301      	movs	r3, #1
 8001750:	f000 bc44 	b.w	8001fdc <parse_frame+0xab8>
	}

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + FIELD_DATA_LEN > len) {
 8001754:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001758:	3303      	adds	r3, #3
 800175a:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 800175e:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001762:	6812      	ldr	r2, [r2, #0]
 8001764:	429a      	cmp	r2, r3
 8001766:	d202      	bcs.n	800176e <parse_frame+0x24a>
		return PARSE_INVALID_FORMAT;
 8001768:	2303      	movs	r3, #3
 800176a:	f000 bc37 	b.w	8001fdc <parse_frame+0xab8>
	}

	char len_str[FIELD_DATA_LEN + 1];
	memcpy(len_str, &buffer[pos], FIELD_DATA_LEN);
 800176e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001772:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800177c:	18d1      	adds	r1, r2, r3
 800177e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001782:	2203      	movs	r2, #3
 8001784:	4618      	mov	r0, r3
 8001786:	f008 fa17 	bl	8009bb8 <memcpy>
	len_str[FIELD_DATA_LEN] = '\0';
 800178a:	2300      	movs	r3, #0
 800178c:	f887 3143 	strb.w	r3, [r7, #323]	@ 0x143
	frame->data_len = convert_char_to_int(len_str);
 8001790:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001794:	4618      	mov	r0, r3
 8001796:	f7ff fcbb 	bl	8001110 <convert_char_to_int>
 800179a:	4603      	mov	r3, r0
 800179c:	b29a      	uxth	r2, r3
 800179e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80017a2:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	811a      	strh	r2, [r3, #8]
	if (frame->data_len < 0 || frame->data_len > MAX_PAYLOAD_LEN) {
 80017aa:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80017ae:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	891b      	ldrh	r3, [r3, #8]
 80017b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80017ba:	d902      	bls.n	80017c2 <parse_frame+0x29e>
		return PARSE_INVALID_FORMAT;
 80017bc:	2303      	movs	r3, #3
 80017be:	f000 bc0d 	b.w	8001fdc <parse_frame+0xab8>
	}
	pos += FIELD_DATA_LEN;
 80017c2:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80017c6:	3303      	adds	r3, #3
 80017c8:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + FIELD_ID_LEN > len) {
 80017cc:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80017d0:	3302      	adds	r3, #2
 80017d2:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 80017d6:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80017da:	6812      	ldr	r2, [r2, #0]
 80017dc:	429a      	cmp	r2, r3
 80017de:	d201      	bcs.n	80017e4 <parse_frame+0x2c0>
		return PARSE_INVALID_FORMAT;
 80017e0:	2303      	movs	r3, #3
 80017e2:	e3fb      	b.n	8001fdc <parse_frame+0xab8>
	}

	char id_str[FIELD_ID_LEN + 1];
	memcpy(id_str, &buffer[pos], FIELD_ID_LEN);
 80017e4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80017e8:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80017f2:	4413      	add	r3, r2
 80017f4:	881b      	ldrh	r3, [r3, #0]
 80017f6:	b29b      	uxth	r3, r3
 80017f8:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
	id_str[FIELD_ID_LEN] = '\0';
 80017fc:	2300      	movs	r3, #0
 80017fe:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e
	frame->frame_id = convert_char_to_int(id_str);
 8001802:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 8001806:	4618      	mov	r0, r3
 8001808:	f7ff fc82 	bl	8001110 <convert_char_to_int>
 800180c:	4603      	mov	r3, r0
 800180e:	b2da      	uxtb	r2, r3
 8001810:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001814:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	729a      	strb	r2, [r3, #10]
	pos += FIELD_ID_LEN;
 800181c:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001820:	3302      	adds	r3, #2
 8001822:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + frame->data_len > len) {
 8001826:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800182a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	891b      	ldrh	r3, [r3, #8]
 8001832:	461a      	mov	r2, r3
 8001834:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001838:	4413      	add	r3, r2
 800183a:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 800183e:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001842:	6812      	ldr	r2, [r2, #0]
 8001844:	429a      	cmp	r2, r3
 8001846:	d201      	bcs.n	800184c <parse_frame+0x328>
		return PARSE_INVALID_FORMAT;
 8001848:	2303      	movs	r3, #3
 800184a:	e3c7      	b.n	8001fdc <parse_frame+0xab8>
	}
	if (frame->data_len > 0) {
 800184c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001850:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	891b      	ldrh	r3, [r3, #8]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d04c      	beq.n	80018f6 <parse_frame+0x3d2>
		// Extract hex-encoded data field
		char hex_data[MAX_PAYLOAD_LEN + 1];
		memcpy(hex_data, &buffer[pos], frame->data_len);
 800185c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001860:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800186a:	18d1      	adds	r1, r2, r3
 800186c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001870:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	891b      	ldrh	r3, [r3, #8]
 8001878:	461a      	mov	r2, r3
 800187a:	f107 0310 	add.w	r3, r7, #16
 800187e:	4618      	mov	r0, r3
 8001880:	f008 f99a 	bl	8009bb8 <memcpy>
		hex_data[frame->data_len] = '\0';
 8001884:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001888:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	891b      	ldrh	r3, [r3, #8]
 8001890:	461a      	mov	r2, r3
 8001892:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001896:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800189a:	2100      	movs	r1, #0
 800189c:	5499      	strb	r1, [r3, r2]

		// Validate hex data length (must be even)
		if (frame->data_len % 2 != 0) {
 800189e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80018a2:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	891b      	ldrh	r3, [r3, #8]
 80018aa:	f003 0301 	and.w	r3, r3, #1
 80018ae:	b29b      	uxth	r3, r3
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <parse_frame+0x394>
			return PARSE_LENGTH_MISMATCH;
 80018b4:	2305      	movs	r3, #5
 80018b6:	e391      	b.n	8001fdc <parse_frame+0xab8>
		}

		// Decode hex string to ASCII
		int decoded_len = hex_decode_string(hex_data, frame->data,
 80018b8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80018bc:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f103 010b 	add.w	r1, r3, #11
 80018c6:	f107 0310 	add.w	r3, r7, #16
 80018ca:	f240 1201 	movw	r2, #257	@ 0x101
 80018ce:	4618      	mov	r0, r3
 80018d0:	f7ff fca0 	bl	8001214 <hex_decode_string>
 80018d4:	f8c7 0158 	str.w	r0, [r7, #344]	@ 0x158
				sizeof(frame->data));
		if (decoded_len < 0) {
 80018d8:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80018dc:	2b00      	cmp	r3, #0
 80018de:	da01      	bge.n	80018e4 <parse_frame+0x3c0>
			return PARSE_INVALID_FORMAT;
 80018e0:	2303      	movs	r3, #3
 80018e2:	e37b      	b.n	8001fdc <parse_frame+0xab8>
		}

		// Update data length to decoded length
		frame->data_len = decoded_len;
 80018e4:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80018e8:	b29a      	uxth	r2, r3
 80018ea:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80018ee:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	811a      	strh	r2, [r3, #8]
	}
	pos += (frame->data_len * 2); // Skip the original hex data in buffer (2 hex chars per byte)
 80018f6:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80018fa:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	891b      	ldrh	r3, [r3, #8]
 8001902:	005b      	lsls	r3, r3, #1
 8001904:	461a      	mov	r2, r3
 8001906:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800190a:	4413      	add	r3, r2
 800190c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + FIELD_CRC_LEN > len - 1) {
 8001910:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001914:	1d1a      	adds	r2, r3, #4
 8001916:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800191a:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	3b01      	subs	r3, #1
 8001922:	429a      	cmp	r2, r3
 8001924:	d901      	bls.n	800192a <parse_frame+0x406>
		return PARSE_INVALID_FORMAT;
 8001926:	2303      	movs	r3, #3
 8001928:	e358      	b.n	8001fdc <parse_frame+0xab8>
	}

	char crc_str[FIELD_CRC_LEN + 1];
	memcpy(crc_str, &buffer[pos], FIELD_CRC_LEN);
 800192a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800192e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001938:	4413      	add	r3, r2
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
	crc_str[FIELD_CRC_LEN] = '\0';
 8001940:	2300      	movs	r3, #0
 8001942:	f887 3138 	strb.w	r3, [r7, #312]	@ 0x138

	//Sprawdza zabornione znaki w crc
	for (size_t i = pos; i < pos + FIELD_CRC_LEN; i++) {
 8001946:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800194a:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 800194e:	e01c      	b.n	800198a <parse_frame+0x466>
		if (buffer[i] == '&' || buffer[i] == '*') {
 8001950:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001954:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 800195e:	4413      	add	r3, r2
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	2b26      	cmp	r3, #38	@ 0x26
 8001964:	d00a      	beq.n	800197c <parse_frame+0x458>
 8001966:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800196a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8001974:	4413      	add	r3, r2
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	2b2a      	cmp	r3, #42	@ 0x2a
 800197a:	d101      	bne.n	8001980 <parse_frame+0x45c>
			return PARSE_FORBIDDEN_CHARS;
 800197c:	2304      	movs	r3, #4
 800197e:	e32d      	b.n	8001fdc <parse_frame+0xab8>
	for (size_t i = pos; i < pos + FIELD_CRC_LEN; i++) {
 8001980:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8001984:	3301      	adds	r3, #1
 8001986:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 800198a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800198e:	3304      	adds	r3, #4
 8001990:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001994:	429a      	cmp	r2, r3
 8001996:	d3db      	bcc.n	8001950 <parse_frame+0x42c>
		}
	}

	frame->crc = convert_hex_to_int(crc_str, FIELD_CRC_LEN);
 8001998:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 800199c:	2104      	movs	r1, #4
 800199e:	4618      	mov	r0, r3
 80019a0:	f7ff fbec 	bl	800117c <convert_hex_to_int>
 80019a4:	4603      	mov	r3, r0
 80019a6:	461a      	mov	r2, r3
 80019a8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80019ac:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f8a3 2210 	strh.w	r2, [r3, #528]	@ 0x210
	if (frame->crc == 0 && strcmp(crc_str, "0000") != 0) {
 80019b6:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80019ba:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d10a      	bne.n	80019de <parse_frame+0x4ba>
 80019c8:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 80019cc:	4926      	ldr	r1, [pc, #152]	@ (8001a68 <parse_frame+0x544>)
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7fe fc1e 	bl	8000210 <strcmp>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <parse_frame+0x4ba>
		return PARSE_INVALID_FORMAT;
 80019da:	2303      	movs	r3, #3
 80019dc:	e2fe      	b.n	8001fdc <parse_frame+0xab8>
	}
	pos += FIELD_CRC_LEN;
 80019de:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80019e2:	3304      	adds	r3, #4
 80019e4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	//Sprawdzenie czy jestesmy na koncu ramki
	if (pos != len - 1) {
 80019e8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80019ec:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	3b01      	subs	r3, #1
 80019f4:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 80019f8:	429a      	cmp	r2, r3
 80019fa:	d001      	beq.n	8001a00 <parse_frame+0x4dc>
		return PARSE_INVALID_FORMAT;
 80019fc:	2303      	movs	r3, #3
 80019fe:	e2ed      	b.n	8001fdc <parse_frame+0xab8>
	}

	//Obliczenie crc z odebranych danych i porownanie
	uint16_t calculated_crc = calculate_frame_crc(frame);
 8001a00:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001a04:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001a08:	6818      	ldr	r0, [r3, #0]
 8001a0a:	f000 faef 	bl	8001fec <calculate_frame_crc>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156

	if (calculated_crc != frame->crc) {
 8001a14:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001a18:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 8001a22:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8001a26:	429a      	cmp	r2, r3
 8001a28:	d061      	beq.n	8001aee <parse_frame+0x5ca>
		if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001a2a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001a2e:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d058      	beq.n	8001aea <parse_frame+0x5c6>
 8001a38:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001a3c:	2bff      	cmp	r3, #255	@ 0xff
 8001a3e:	d954      	bls.n	8001aea <parse_frame+0x5c6>
				&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001a40:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001a44:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7fe fbea 	bl	8000224 <strlen>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b03      	cmp	r3, #3
 8001a54:	d149      	bne.n	8001aea <parse_frame+0x5c6>
			bool valid_sender = true;
 8001a56:	2301      	movs	r3, #1
 8001a58:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 8001a62:	e01f      	b.n	8001aa4 <parse_frame+0x580>
 8001a64:	0800a510 	.word	0x0800a510
 8001a68:	0800a514 	.word	0x0800a514
				char c = frame->sender[i];
 8001a6c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001a70:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001a7a:	4413      	add	r3, r2
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145
				if (c == '&' || c == '*') {
 8001a82:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 8001a86:	2b26      	cmp	r3, #38	@ 0x26
 8001a88:	d003      	beq.n	8001a92 <parse_frame+0x56e>
 8001a8a:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 8001a8e:	2b2a      	cmp	r3, #42	@ 0x2a
 8001a90:	d103      	bne.n	8001a9a <parse_frame+0x576>
					valid_sender = false;
 8001a92:	2300      	movs	r3, #0
 8001a94:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197
					break;
 8001a98:	e008      	b.n	8001aac <parse_frame+0x588>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001a9a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 8001aa4:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001aa8:	2b02      	cmp	r3, #2
 8001aaa:	dddf      	ble.n	8001a6c <parse_frame+0x548>
				}
			}
			if (valid_sender) {
 8001aac:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d01a      	beq.n	8001aea <parse_frame+0x5c6>
				build_response_frame(response_buffer, response_size, DEVICE_ID,
						frame->sender, frame->frame_id, NULL, WRCHSUM);
 8001ab4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001ab8:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001abc:	681a      	ldr	r2, [r3, #0]
				build_response_frame(response_buffer, response_size, DEVICE_ID,
 8001abe:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001ac2:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	7a9b      	ldrb	r3, [r3, #10]
 8001aca:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001ace:	f5a1 70d4 	sub.w	r0, r1, #424	@ 0x1a8
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	9102      	str	r1, [sp, #8]
 8001ad6:	2100      	movs	r1, #0
 8001ad8:	9101      	str	r1, [sp, #4]
 8001ada:	9300      	str	r3, [sp, #0]
 8001adc:	4613      	mov	r3, r2
 8001ade:	4aba      	ldr	r2, [pc, #744]	@ (8001dc8 <parse_frame+0x8a4>)
 8001ae0:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 8001ae4:	6800      	ldr	r0, [r0, #0]
 8001ae6:	f000 fb3b 	bl	8002160 <build_response_frame>
			}
		}
		return PARSE_CRC_ERROR;
 8001aea:	2306      	movs	r3, #6
 8001aec:	e276      	b.n	8001fdc <parse_frame+0xab8>
	}

	// Znajdywanie długości nazwy komendy
	size_t cmd_name_len = 0;
 8001aee:	2300      	movs	r3, #0
 8001af0:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
	for (size_t i = 0; i < frame->data_len && i < MAX_PAYLOAD_LEN; i++) {
 8001af4:	2300      	movs	r3, #0
 8001af6:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8001afa:	e021      	b.n	8001b40 <parse_frame+0x61c>
		if (frame->data[i] >= 'A' && frame->data[i] <= 'Z') {
 8001afc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001b00:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001b0a:	4413      	add	r3, r2
 8001b0c:	330b      	adds	r3, #11
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	2b40      	cmp	r3, #64	@ 0x40
 8001b12:	d924      	bls.n	8001b5e <parse_frame+0x63a>
 8001b14:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001b18:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001b22:	4413      	add	r3, r2
 8001b24:	330b      	adds	r3, #11
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	2b5a      	cmp	r3, #90	@ 0x5a
 8001b2a:	d818      	bhi.n	8001b5e <parse_frame+0x63a>
			cmd_name_len++;
 8001b2c:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001b30:	3301      	adds	r3, #1
 8001b32:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
	for (size_t i = 0; i < frame->data_len && i < MAX_PAYLOAD_LEN; i++) {
 8001b36:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8001b40:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001b44:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	891b      	ldrh	r3, [r3, #8]
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d203      	bcs.n	8001b5e <parse_frame+0x63a>
 8001b56:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001b5a:	2bff      	cmp	r3, #255	@ 0xff
 8001b5c:	d9ce      	bls.n	8001afc <parse_frame+0x5d8>
		} else {
			break; // Koniec nazwy komendy
		}
	}

	if (cmd_name_len == 0) {
 8001b5e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d15d      	bne.n	8001c22 <parse_frame+0x6fe>
		// Brak nazwy komendy
		if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001b66:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001b6a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d054      	beq.n	8001c1e <parse_frame+0x6fa>
 8001b74:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001b78:	2bff      	cmp	r3, #255	@ 0xff
 8001b7a:	d950      	bls.n	8001c1e <parse_frame+0x6fa>
				&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001b7c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001b80:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4618      	mov	r0, r3
 8001b88:	f7fe fb4c 	bl	8000224 <strlen>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b03      	cmp	r3, #3
 8001b90:	d145      	bne.n	8001c1e <parse_frame+0x6fa>
			bool valid_sender = true;
 8001b92:	2301      	movs	r3, #1
 8001b94:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001b98:	2300      	movs	r3, #0
 8001b9a:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001b9e:	e01b      	b.n	8001bd8 <parse_frame+0x6b4>
				char c = frame->sender[i];
 8001ba0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001ba4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001bae:	4413      	add	r3, r2
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	f887 3146 	strb.w	r3, [r7, #326]	@ 0x146
				if (c == '&' || c == '*') {
 8001bb6:	f897 3146 	ldrb.w	r3, [r7, #326]	@ 0x146
 8001bba:	2b26      	cmp	r3, #38	@ 0x26
 8001bbc:	d003      	beq.n	8001bc6 <parse_frame+0x6a2>
 8001bbe:	f897 3146 	ldrb.w	r3, [r7, #326]	@ 0x146
 8001bc2:	2b2a      	cmp	r3, #42	@ 0x2a
 8001bc4:	d103      	bne.n	8001bce <parse_frame+0x6aa>
					valid_sender = false;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
					break;
 8001bcc:	e008      	b.n	8001be0 <parse_frame+0x6bc>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001bce:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001bd8:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001bdc:	2b02      	cmp	r3, #2
 8001bde:	dddf      	ble.n	8001ba0 <parse_frame+0x67c>
				}
			}
			if (valid_sender) {
 8001be0:	f897 3187 	ldrb.w	r3, [r7, #391]	@ 0x187
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d01a      	beq.n	8001c1e <parse_frame+0x6fa>
				build_response_frame(response_buffer, response_size, DEVICE_ID,
						frame->sender, frame->frame_id, NULL, WRCMD);
 8001be8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001bec:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001bf0:	681a      	ldr	r2, [r3, #0]
				build_response_frame(response_buffer, response_size, DEVICE_ID,
 8001bf2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001bf6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	7a9b      	ldrb	r3, [r3, #10]
 8001bfe:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001c02:	f5a1 70d4 	sub.w	r0, r1, #424	@ 0x1a8
 8001c06:	2101      	movs	r1, #1
 8001c08:	9102      	str	r1, [sp, #8]
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	9101      	str	r1, [sp, #4]
 8001c0e:	9300      	str	r3, [sp, #0]
 8001c10:	4613      	mov	r3, r2
 8001c12:	4a6d      	ldr	r2, [pc, #436]	@ (8001dc8 <parse_frame+0x8a4>)
 8001c14:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 8001c18:	6800      	ldr	r0, [r0, #0]
 8001c1a:	f000 faa1 	bl	8002160 <build_response_frame>
			}
		}
		return PARSE_CMD_ERROR;
 8001c1e:	2307      	movs	r3, #7
 8001c20:	e1dc      	b.n	8001fdc <parse_frame+0xab8>
	}

	//Wyodrębnienie nazwy komendy
	char cmd_name[32];
	//Sprawdza czy długość nazwy komendy jest poprawna, jezeli nie to skraca do maksymalnej długości, aby moc zapisac do stringa pusty znak na koncu
	if (cmd_name_len >= sizeof(cmd_name)) {
 8001c22:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001c26:	2b1f      	cmp	r3, #31
 8001c28:	d902      	bls.n	8001c30 <parse_frame+0x70c>
		cmd_name_len = sizeof(cmd_name) - 1;
 8001c2a:	231f      	movs	r3, #31
 8001c2c:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
	}
	memcpy(cmd_name, frame->data, cmd_name_len);
 8001c30:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001c34:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f103 010b 	add.w	r1, r3, #11
 8001c3e:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001c42:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 8001c46:	4618      	mov	r0, r3
 8001c48:	f007 ffb6 	bl	8009bb8 <memcpy>
	cmd_name[cmd_name_len] = '\0';
 8001c4c:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8001c50:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001c54:	4413      	add	r3, r2
 8001c56:	2200      	movs	r2, #0
 8001c58:	701a      	strb	r2, [r3, #0]

	//Parsowanie komendy
	Command cmd = parse_command(cmd_name);
 8001c5a:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7ff fb88 	bl	8001374 <parse_command>
 8001c64:	4603      	mov	r3, r0
 8001c66:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
	if (cmd == CMD_INVALID) {
 8001c6a:	f997 3155 	ldrsb.w	r3, [r7, #341]	@ 0x155
 8001c6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001c72:	d15d      	bne.n	8001d30 <parse_frame+0x80c>
		//Nieznana komenda
		if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001c74:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001c78:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d054      	beq.n	8001d2c <parse_frame+0x808>
 8001c82:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001c86:	2bff      	cmp	r3, #255	@ 0xff
 8001c88:	d950      	bls.n	8001d2c <parse_frame+0x808>
				&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001c8a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001c8e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7fe fac5 	bl	8000224 <strlen>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b03      	cmp	r3, #3
 8001c9e:	d145      	bne.n	8001d2c <parse_frame+0x808>
			bool valid_sender = true;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8001cac:	e01b      	b.n	8001ce6 <parse_frame+0x7c2>
				char c = frame->sender[i];
 8001cae:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001cb2:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001cbc:	4413      	add	r3, r2
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
				if (c == '&' || c == '*') {
 8001cc4:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 8001cc8:	2b26      	cmp	r3, #38	@ 0x26
 8001cca:	d003      	beq.n	8001cd4 <parse_frame+0x7b0>
 8001ccc:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 8001cd0:	2b2a      	cmp	r3, #42	@ 0x2a
 8001cd2:	d103      	bne.n	8001cdc <parse_frame+0x7b8>
					valid_sender = false;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
					break;
 8001cda:	e008      	b.n	8001cee <parse_frame+0x7ca>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001cdc:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8001ce6:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001cea:	2b02      	cmp	r3, #2
 8001cec:	dddf      	ble.n	8001cae <parse_frame+0x78a>
				}
			}
			if (valid_sender) {
 8001cee:	f897 317f 	ldrb.w	r3, [r7, #383]	@ 0x17f
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d01a      	beq.n	8001d2c <parse_frame+0x808>
				build_response_frame(response_buffer, response_size, DEVICE_ID,
						frame->sender, frame->frame_id, NULL, WRCMD);
 8001cf6:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001cfa:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001cfe:	681a      	ldr	r2, [r3, #0]
				build_response_frame(response_buffer, response_size, DEVICE_ID,
 8001d00:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001d04:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	7a9b      	ldrb	r3, [r3, #10]
 8001d0c:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001d10:	f5a1 70d4 	sub.w	r0, r1, #424	@ 0x1a8
 8001d14:	2101      	movs	r1, #1
 8001d16:	9102      	str	r1, [sp, #8]
 8001d18:	2100      	movs	r1, #0
 8001d1a:	9101      	str	r1, [sp, #4]
 8001d1c:	9300      	str	r3, [sp, #0]
 8001d1e:	4613      	mov	r3, r2
 8001d20:	4a29      	ldr	r2, [pc, #164]	@ (8001dc8 <parse_frame+0x8a4>)
 8001d22:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 8001d26:	6800      	ldr	r0, [r0, #0]
 8001d28:	f000 fa1a 	bl	8002160 <build_response_frame>
			}
		}
		return PARSE_CMD_ERROR;
 8001d2c:	2307      	movs	r3, #7
 8001d2e:	e155      	b.n	8001fdc <parse_frame+0xab8>
	}

	uint8_t expected_param_len = get_command_param_len(cmd);
 8001d30:	f997 3155 	ldrsb.w	r3, [r7, #341]	@ 0x155
 8001d34:	4618      	mov	r0, r3
 8001d36:	f7ff fbbd 	bl	80014b4 <get_command_param_len>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	f887 3154 	strb.w	r3, [r7, #340]	@ 0x154

	// Jeśli komenda nie ma parametrów, dane muszą być dokładnie równe nazwie komendy
	if (expected_param_len == 0) {
 8001d40:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d16b      	bne.n	8001e20 <parse_frame+0x8fc>
		if (frame->data_len != cmd_name_len) {
 8001d48:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001d4c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	891b      	ldrh	r3, [r3, #8]
 8001d54:	461a      	mov	r2, r3
 8001d56:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	f000 80d0 	beq.w	8001f00 <parse_frame+0x9dc>
			///Dlugosc danych nie jest rowna dlugosci nazwy komendy zwracanie bledu
			if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001d60:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001d64:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d056      	beq.n	8001e1c <parse_frame+0x8f8>
 8001d6e:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001d72:	2bff      	cmp	r3, #255	@ 0xff
 8001d74:	d952      	bls.n	8001e1c <parse_frame+0x8f8>
					&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001d76:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001d7a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4618      	mov	r0, r3
 8001d82:	f7fe fa4f 	bl	8000224 <strlen>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b03      	cmp	r3, #3
 8001d8a:	d147      	bne.n	8001e1c <parse_frame+0x8f8>
				bool valid_sender = true;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
				for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001d92:	2300      	movs	r3, #0
 8001d94:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 8001d98:	e01d      	b.n	8001dd6 <parse_frame+0x8b2>
					char c = frame->sender[i];
 8001d9a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001d9e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001da8:	4413      	add	r3, r2
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e
					if (c == '&' || c == '*') {
 8001db0:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8001db4:	2b26      	cmp	r3, #38	@ 0x26
 8001db6:	d003      	beq.n	8001dc0 <parse_frame+0x89c>
 8001db8:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8001dbc:	2b2a      	cmp	r3, #42	@ 0x2a
 8001dbe:	d105      	bne.n	8001dcc <parse_frame+0x8a8>
						valid_sender = false;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
						break;
 8001dc6:	e00a      	b.n	8001dde <parse_frame+0x8ba>
 8001dc8:	0800a510 	.word	0x0800a510
				for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001dcc:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 8001dd6:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001dda:	2b02      	cmp	r3, #2
 8001ddc:	dddd      	ble.n	8001d9a <parse_frame+0x876>
					}
				}
				if (valid_sender) {
 8001dde:	f897 3177 	ldrb.w	r3, [r7, #375]	@ 0x177
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d01a      	beq.n	8001e1c <parse_frame+0x8f8>
					build_response_frame(response_buffer, response_size,
					DEVICE_ID, frame->sender, frame->frame_id, NULL, WRCMD);
 8001de6:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001dea:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001dee:	681a      	ldr	r2, [r3, #0]
					build_response_frame(response_buffer, response_size,
 8001df0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001df4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	7a9b      	ldrb	r3, [r3, #10]
 8001dfc:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001e00:	f5a1 70d4 	sub.w	r0, r1, #424	@ 0x1a8
 8001e04:	2101      	movs	r1, #1
 8001e06:	9102      	str	r1, [sp, #8]
 8001e08:	2100      	movs	r1, #0
 8001e0a:	9101      	str	r1, [sp, #4]
 8001e0c:	9300      	str	r3, [sp, #0]
 8001e0e:	4613      	mov	r3, r2
 8001e10:	4a75      	ldr	r2, [pc, #468]	@ (8001fe8 <parse_frame+0xac4>)
 8001e12:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 8001e16:	6800      	ldr	r0, [r0, #0]
 8001e18:	f000 f9a2 	bl	8002160 <build_response_frame>
				}
			}
			return PARSE_CMD_ERROR;
 8001e1c:	2307      	movs	r3, #7
 8001e1e:	e0dd      	b.n	8001fdc <parse_frame+0xab8>
		}
	} else {
		// Komenda ma parametry
		size_t expected_total_len = cmd_name_len + expected_param_len;
 8001e20:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8001e24:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 8001e28:	4413      	add	r3, r2
 8001e2a:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
		if (frame->data_len != expected_total_len) {
 8001e2e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001e32:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	891b      	ldrh	r3, [r3, #8]
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d05d      	beq.n	8001f00 <parse_frame+0x9dc>
			if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001e44:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001e48:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d054      	beq.n	8001efc <parse_frame+0x9d8>
 8001e52:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001e56:	2bff      	cmp	r3, #255	@ 0xff
 8001e58:	d950      	bls.n	8001efc <parse_frame+0x9d8>
					&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001e5a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001e5e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7fe f9dd 	bl	8000224 <strlen>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b03      	cmp	r3, #3
 8001e6e:	d145      	bne.n	8001efc <parse_frame+0x9d8>
				bool valid_sender = true;
 8001e70:	2301      	movs	r3, #1
 8001e72:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001e76:	2300      	movs	r3, #0
 8001e78:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8001e7c:	e01b      	b.n	8001eb6 <parse_frame+0x992>
					char c = frame->sender[i];
 8001e7e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001e82:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001e8c:	4413      	add	r3, r2
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
					if (c == '&' || c == '*') {
 8001e94:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001e98:	2b26      	cmp	r3, #38	@ 0x26
 8001e9a:	d003      	beq.n	8001ea4 <parse_frame+0x980>
 8001e9c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001ea0:	2b2a      	cmp	r3, #42	@ 0x2a
 8001ea2:	d103      	bne.n	8001eac <parse_frame+0x988>
						valid_sender = false;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
						break;
 8001eaa:	e008      	b.n	8001ebe <parse_frame+0x99a>
				for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001eac:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8001eb6:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001eba:	2b02      	cmp	r3, #2
 8001ebc:	dddf      	ble.n	8001e7e <parse_frame+0x95a>
					}
				}
				if (valid_sender) {
 8001ebe:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d01a      	beq.n	8001efc <parse_frame+0x9d8>
					build_response_frame(response_buffer, response_size,
					DEVICE_ID, frame->sender, frame->frame_id, NULL, WRLEN);
 8001ec6:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001eca:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001ece:	681a      	ldr	r2, [r3, #0]
					build_response_frame(response_buffer, response_size,
 8001ed0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001ed4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	7a9b      	ldrb	r3, [r3, #10]
 8001edc:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001ee0:	f5a1 70d4 	sub.w	r0, r1, #424	@ 0x1a8
 8001ee4:	2102      	movs	r1, #2
 8001ee6:	9102      	str	r1, [sp, #8]
 8001ee8:	2100      	movs	r1, #0
 8001eea:	9101      	str	r1, [sp, #4]
 8001eec:	9300      	str	r3, [sp, #0]
 8001eee:	4613      	mov	r3, r2
 8001ef0:	4a3d      	ldr	r2, [pc, #244]	@ (8001fe8 <parse_frame+0xac4>)
 8001ef2:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 8001ef6:	6800      	ldr	r0, [r0, #0]
 8001ef8:	f000 f932 	bl	8002160 <build_response_frame>
				}
			}
			return PARSE_LENGTH_MISMATCH;
 8001efc:	2305      	movs	r3, #5
 8001efe:	e06d      	b.n	8001fdc <parse_frame+0xab8>
		}
	}

	frame->command = cmd;
 8001f00:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001f04:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f897 2155 	ldrb.w	r2, [r7, #341]	@ 0x155
 8001f0e:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c

	frame->params_len = 0;
 8001f12:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001f16:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	f883 220e 	strb.w	r2, [r3, #526]	@ 0x20e
	frame->params[0] = '\0';
 8001f22:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001f26:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
	if (expected_param_len > 0) {
 8001f32:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d04f      	beq.n	8001fda <parse_frame+0xab6>
		if (cmd_name_len < frame->data_len) {
 8001f3a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001f3e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	891b      	ldrh	r3, [r3, #8]
 8001f46:	461a      	mov	r2, r3
 8001f48:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d244      	bcs.n	8001fda <parse_frame+0xab6>
			size_t param_start = cmd_name_len;
 8001f50:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001f54:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
			size_t param_len = frame->data_len - cmd_name_len;
 8001f58:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001f5c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	891b      	ldrh	r3, [r3, #8]
 8001f64:	461a      	mov	r2, r3
 8001f66:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
			if (param_len > MAX_PAYLOAD_LEN) {
 8001f70:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001f74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f78:	d903      	bls.n	8001f82 <parse_frame+0xa5e>
				param_len = MAX_PAYLOAD_LEN;
 8001f7a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f7e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
			}
			memcpy(frame->params, &frame->data[param_start], param_len);
 8001f82:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001f86:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f203 100d 	addw	r0, r3, #269	@ 0x10d
 8001f90:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001f94:	f5a3 72d2 	sub.w	r2, r3, #420	@ 0x1a4
 8001f98:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8001f9c:	3308      	adds	r3, #8
 8001f9e:	6812      	ldr	r2, [r2, #0]
 8001fa0:	4413      	add	r3, r2
 8001fa2:	3303      	adds	r3, #3
 8001fa4:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 8001fa8:	4619      	mov	r1, r3
 8001faa:	f007 fe05 	bl	8009bb8 <memcpy>
			frame->params[param_len] = '\0';
 8001fae:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001fb2:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001fbc:	4413      	add	r3, r2
 8001fbe:	f203 130d 	addw	r3, r3, #269	@ 0x10d
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	701a      	strb	r2, [r3, #0]
			frame->params_len = param_len;
 8001fc6:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001fca:	b2da      	uxtb	r2, r3
 8001fcc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001fd0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f883 220e 	strb.w	r2, [r3, #526]	@ 0x20e
		}
	}
	return PARSE_OK;
 8001fda:	2300      	movs	r3, #0
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f507 77d6 	add.w	r7, r7, #428	@ 0x1ac
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd90      	pop	{r4, r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	0800a510 	.word	0x0800a510

08001fec <calculate_frame_crc>:
 * @return Wartość CRC16
 *
 * CRC jest obliczane z pól: Nadawca + Odbiorca + Długość + ID + Dane
 * (bez znaków &, CRC oraz *)
 */
uint16_t calculate_frame_crc(const Frame *frame) {
 8001fec:	b580      	push	{r7, lr}
 8001fee:	f5ad 7d4e 	sub.w	sp, sp, #824	@ 0x338
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8001ff8:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 8001ffc:	6018      	str	r0, [r3, #0]
	if (!frame)
 8001ffe:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8002002:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d101      	bne.n	8002010 <calculate_frame_crc+0x24>
		return 0;
 800200c:	2300      	movs	r3, #0
 800200e:	e09d      	b.n	800214c <calculate_frame_crc+0x160>

	// Prepare buffer with data for CRC calculation
	// CRC is calculated on the hex-encoded data as transmitted on wire
	char crc_buffer[MAX_FRAME_LEN];
	size_t pos = 0;
 8002010:	2300      	movs	r3, #0
 8002012:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334

	// Sender
	memcpy(&crc_buffer[pos], frame->sender, FIELD_ADDR_LEN);
 8002016:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 800201a:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 800201e:	18d0      	adds	r0, r2, r3
 8002020:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8002024:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	2203      	movs	r2, #3
 800202c:	4619      	mov	r1, r3
 800202e:	f007 fdc3 	bl	8009bb8 <memcpy>
	pos += FIELD_ADDR_LEN;
 8002032:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8002036:	3303      	adds	r3, #3
 8002038:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334

	// Receiver
	memcpy(&crc_buffer[pos], frame->receiver, FIELD_ADDR_LEN);
 800203c:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8002040:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8002044:	18d0      	adds	r0, r2, r3
 8002046:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 800204a:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	3304      	adds	r3, #4
 8002052:	2203      	movs	r2, #3
 8002054:	4619      	mov	r1, r3
 8002056:	f007 fdaf 	bl	8009bb8 <memcpy>
	pos += FIELD_ADDR_LEN;
 800205a:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 800205e:	3303      	adds	r3, #3
 8002060:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334

	// Length (as 3 ASCII digits, representing hex-encoded data length)
	char len_str[4];
	int hex_data_len = frame->data_len * 2; // Hex-encoded length
 8002064:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8002068:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	891b      	ldrh	r3, [r3, #8]
 8002070:	005b      	lsls	r3, r3, #1
 8002072:	f8c7 3330 	str.w	r3, [r7, #816]	@ 0x330
	sprintf(len_str, "%03d", hex_data_len);
 8002076:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 800207a:	f8d7 2330 	ldr.w	r2, [r7, #816]	@ 0x330
 800207e:	4936      	ldr	r1, [pc, #216]	@ (8002158 <calculate_frame_crc+0x16c>)
 8002080:	4618      	mov	r0, r3
 8002082:	f007 fd0f 	bl	8009aa4 <siprintf>
	memcpy(&crc_buffer[pos], len_str, FIELD_DATA_LEN);
 8002086:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 800208a:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 800208e:	4413      	add	r3, r2
 8002090:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 8002094:	2203      	movs	r2, #3
 8002096:	4618      	mov	r0, r3
 8002098:	f007 fd8e 	bl	8009bb8 <memcpy>
	pos += FIELD_DATA_LEN;
 800209c:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 80020a0:	3303      	adds	r3, #3
 80020a2:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334

	// Frame ID (as 2 ASCII digits)
	char id_str[3];
	sprintf(id_str, "%02d", frame->frame_id);
 80020a6:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 80020aa:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	7a9b      	ldrb	r3, [r3, #10]
 80020b2:	461a      	mov	r2, r3
 80020b4:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80020b8:	4928      	ldr	r1, [pc, #160]	@ (800215c <calculate_frame_crc+0x170>)
 80020ba:	4618      	mov	r0, r3
 80020bc:	f007 fcf2 	bl	8009aa4 <siprintf>
	memcpy(&crc_buffer[pos], id_str, FIELD_ID_LEN);
 80020c0:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 80020c4:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 80020c8:	4413      	add	r3, r2
 80020ca:	f507 724e 	add.w	r2, r7, #824	@ 0x338
 80020ce:	f5a2 7294 	sub.w	r2, r2, #296	@ 0x128
 80020d2:	8812      	ldrh	r2, [r2, #0]
 80020d4:	801a      	strh	r2, [r3, #0]
	pos += FIELD_ID_LEN;
 80020d6:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 80020da:	3302      	adds	r3, #2
 80020dc:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334

	// Data (hex-encoded)
	if (frame->data_len > 0) {
 80020e0:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 80020e4:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	891b      	ldrh	r3, [r3, #8]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d025      	beq.n	800213c <calculate_frame_crc+0x150>
		char hex_data[MAX_PAYLOAD_LEN * 2 + 1];
		int hex_len = hex_encode_string(frame->data, hex_data,
 80020f0:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 80020f4:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	330b      	adds	r3, #11
 80020fc:	f107 010c 	add.w	r1, r7, #12
 8002100:	f240 2201 	movw	r2, #513	@ 0x201
 8002104:	4618      	mov	r0, r3
 8002106:	f7ff f8ef 	bl	80012e8 <hex_encode_string>
 800210a:	f8c7 032c 	str.w	r0, [r7, #812]	@ 0x32c
				sizeof(hex_data));
		if (hex_len > 0) {
 800210e:	f8d7 332c 	ldr.w	r3, [r7, #812]	@ 0x32c
 8002112:	2b00      	cmp	r3, #0
 8002114:	dd12      	ble.n	800213c <calculate_frame_crc+0x150>
			memcpy(&crc_buffer[pos], hex_data, hex_len);
 8002116:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 800211a:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 800211e:	4413      	add	r3, r2
 8002120:	f8d7 232c 	ldr.w	r2, [r7, #812]	@ 0x32c
 8002124:	f107 010c 	add.w	r1, r7, #12
 8002128:	4618      	mov	r0, r3
 800212a:	f007 fd45 	bl	8009bb8 <memcpy>
			pos += hex_len;
 800212e:	f8d7 332c 	ldr.w	r3, [r7, #812]	@ 0x32c
 8002132:	f8d7 2334 	ldr.w	r2, [r7, #820]	@ 0x334
 8002136:	4413      	add	r3, r2
 8002138:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334
		}
	}

	// Calculate CRC16-CCITT
	return crc16_ccitt((const uint8_t*) crc_buffer, pos);
 800213c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002140:	f8d7 1334 	ldr.w	r1, [r7, #820]	@ 0x334
 8002144:	4618      	mov	r0, r3
 8002146:	f7fe fc15 	bl	8000974 <crc16_ccitt>
 800214a:	4603      	mov	r3, r0
}
 800214c:	4618      	mov	r0, r3
 800214e:	f507 774e 	add.w	r7, r7, #824	@ 0x338
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	0800a51c 	.word	0x0800a51c
 800215c:	0800a524 	.word	0x0800a524

08002160 <build_response_frame>:
 * @param error Kod błędu (ignorowany jeśli response_data != NULL)
 * @return true jeśli budowanie powiodło się, false w przypadku błędu
 */
bool build_response_frame(char *buffer, size_t buffer_size, const char *sender,
		const char *receiver, uint8_t frame_id, const char *response_data,
		ErrorCode error) {
 8002160:	b590      	push	{r4, r7, lr}
 8002162:	f2ad 4d54 	subw	sp, sp, #1108	@ 0x454
 8002166:	af00      	add	r7, sp, #0
 8002168:	f507 648a 	add.w	r4, r7, #1104	@ 0x450
 800216c:	f2a4 4444 	subw	r4, r4, #1092	@ 0x444
 8002170:	6020      	str	r0, [r4, #0]
 8002172:	f507 608a 	add.w	r0, r7, #1104	@ 0x450
 8002176:	f5a0 6089 	sub.w	r0, r0, #1096	@ 0x448
 800217a:	6001      	str	r1, [r0, #0]
 800217c:	f507 618a 	add.w	r1, r7, #1104	@ 0x450
 8002180:	f2a1 414c 	subw	r1, r1, #1100	@ 0x44c
 8002184:	600a      	str	r2, [r1, #0]
 8002186:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 800218a:	f5a2 628a 	sub.w	r2, r2, #1104	@ 0x450
 800218e:	6013      	str	r3, [r2, #0]
	if (!buffer || !sender || buffer_size < MIN_FRAME_LEN) {
 8002190:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002194:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d00d      	beq.n	80021ba <build_response_frame+0x5a>
 800219e:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80021a2:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d006      	beq.n	80021ba <build_response_frame+0x5a>
 80021ac:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80021b0:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	2b10      	cmp	r3, #16
 80021b8:	d801      	bhi.n	80021be <build_response_frame+0x5e>
		return false;
 80021ba:	2300      	movs	r3, #0
 80021bc:	e1a8      	b.n	8002510 <build_response_frame+0x3b0>

	// Przygotuj dane odpowiedzi
	char raw_data[MAX_PAYLOAD_LEN];
	size_t raw_data_len;

	if (response_data != NULL) {
 80021be:	f8d7 3464 	ldr.w	r3, [r7, #1124]	@ 0x464
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d016      	beq.n	80021f4 <build_response_frame+0x94>
		strncpy(raw_data, response_data, sizeof(raw_data) - 1);
 80021c6:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 80021ca:	22ff      	movs	r2, #255	@ 0xff
 80021cc:	f8d7 1464 	ldr.w	r1, [r7, #1124]	@ 0x464
 80021d0:	4618      	mov	r0, r3
 80021d2:	f007 fcb1 	bl	8009b38 <strncpy>
		raw_data[sizeof(raw_data) - 1] = '\0';
 80021d6:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80021da:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80021de:	2200      	movs	r2, #0
 80021e0:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
		raw_data_len = strlen(raw_data);
 80021e4:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 80021e8:	4618      	mov	r0, r3
 80021ea:	f7fe f81b 	bl	8000224 <strlen>
 80021ee:	f8c7 044c 	str.w	r0, [r7, #1100]	@ 0x44c
 80021f2:	e04f      	b.n	8002294 <build_response_frame+0x134>
	} else {
		switch (error) {
 80021f4:	f897 3468 	ldrb.w	r3, [r7, #1128]	@ 0x468
 80021f8:	2b04      	cmp	r3, #4
 80021fa:	d835      	bhi.n	8002268 <build_response_frame+0x108>
 80021fc:	a201      	add	r2, pc, #4	@ (adr r2, 8002204 <build_response_frame+0xa4>)
 80021fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002202:	bf00      	nop
 8002204:	08002219 	.word	0x08002219
 8002208:	08002229 	.word	0x08002229
 800220c:	08002239 	.word	0x08002239
 8002210:	08002249 	.word	0x08002249
 8002214:	08002259 	.word	0x08002259
		case WRCHSUM:
			strncpy(raw_data, WRCHSUM_STR, sizeof(raw_data) - 1);
 8002218:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 800221c:	22ff      	movs	r2, #255	@ 0xff
 800221e:	49bf      	ldr	r1, [pc, #764]	@ (800251c <build_response_frame+0x3bc>)
 8002220:	4618      	mov	r0, r3
 8002222:	f007 fc89 	bl	8009b38 <strncpy>
			break;
 8002226:	e027      	b.n	8002278 <build_response_frame+0x118>
		case WRCMD:
			strncpy(raw_data, WRCMD_STR, sizeof(raw_data) - 1);
 8002228:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 800222c:	22ff      	movs	r2, #255	@ 0xff
 800222e:	49bc      	ldr	r1, [pc, #752]	@ (8002520 <build_response_frame+0x3c0>)
 8002230:	4618      	mov	r0, r3
 8002232:	f007 fc81 	bl	8009b38 <strncpy>
			break;
 8002236:	e01f      	b.n	8002278 <build_response_frame+0x118>
		case WRLEN:
			strncpy(raw_data, WRLEN_STR, sizeof(raw_data) - 1);
 8002238:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 800223c:	22ff      	movs	r2, #255	@ 0xff
 800223e:	49b9      	ldr	r1, [pc, #740]	@ (8002524 <build_response_frame+0x3c4>)
 8002240:	4618      	mov	r0, r3
 8002242:	f007 fc79 	bl	8009b38 <strncpy>
			break;
 8002246:	e017      	b.n	8002278 <build_response_frame+0x118>
		case WRPOS:
			strncpy(raw_data, WRPOS_STR, sizeof(raw_data) - 1);
 8002248:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 800224c:	22ff      	movs	r2, #255	@ 0xff
 800224e:	49b6      	ldr	r1, [pc, #728]	@ (8002528 <build_response_frame+0x3c8>)
 8002250:	4618      	mov	r0, r3
 8002252:	f007 fc71 	bl	8009b38 <strncpy>
			break;
 8002256:	e00f      	b.n	8002278 <build_response_frame+0x118>
		case WRFRM:
			strncpy(raw_data, WRFRM_STR, sizeof(raw_data) - 1);
 8002258:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 800225c:	22ff      	movs	r2, #255	@ 0xff
 800225e:	49b3      	ldr	r1, [pc, #716]	@ (800252c <build_response_frame+0x3cc>)
 8002260:	4618      	mov	r0, r3
 8002262:	f007 fc69 	bl	8009b38 <strncpy>
			break;
 8002266:	e007      	b.n	8002278 <build_response_frame+0x118>
		default:
			strncpy(raw_data, WRFRM_STR, sizeof(raw_data) - 1);
 8002268:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 800226c:	22ff      	movs	r2, #255	@ 0xff
 800226e:	49af      	ldr	r1, [pc, #700]	@ (800252c <build_response_frame+0x3cc>)
 8002270:	4618      	mov	r0, r3
 8002272:	f007 fc61 	bl	8009b38 <strncpy>
			break;
 8002276:	bf00      	nop
		}
		raw_data[sizeof(raw_data) - 1] = '\0';
 8002278:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 800227c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002280:	2200      	movs	r2, #0
 8002282:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
		raw_data_len = strlen(raw_data);
 8002286:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 800228a:	4618      	mov	r0, r3
 800228c:	f7fd ffca 	bl	8000224 <strlen>
 8002290:	f8c7 044c 	str.w	r0, [r7, #1100]	@ 0x44c
	}

	// Encode raw data to hex string for transmission
	char hex_data[MAX_PAYLOAD_LEN * 2 + 1];
	int hex_len = hex_encode_string(raw_data, hex_data, sizeof(hex_data));
 8002294:	f507 7196 	add.w	r1, r7, #300	@ 0x12c
 8002298:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 800229c:	f240 2201 	movw	r2, #513	@ 0x201
 80022a0:	4618      	mov	r0, r3
 80022a2:	f7ff f821 	bl	80012e8 <hex_encode_string>
 80022a6:	f8c7 0448 	str.w	r0, [r7, #1096]	@ 0x448
	if (hex_len < 0) {
 80022aa:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	da01      	bge.n	80022b6 <build_response_frame+0x156>
		return false; // Encoding failed
 80022b2:	2300      	movs	r3, #0
 80022b4:	e12c      	b.n	8002510 <build_response_frame+0x3b0>
	}

	const char *data = hex_data;
 80022b6:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 80022ba:	f8c7 3444 	str.w	r3, [r7, #1092]	@ 0x444
	size_t data_len = hex_len;
 80022be:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 80022c2:	f8c7 3440 	str.w	r3, [r7, #1088]	@ 0x440

	// Sprawdza czy dane zmieszczą się w buforze
	size_t total_len = FIELD_START_LEN + FIELD_ADDR_LEN + FIELD_ADDR_LEN
 80022c6:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 80022ca:	3311      	adds	r3, #17
 80022cc:	f8c7 343c 	str.w	r3, [r7, #1084]	@ 0x43c
			+ FIELD_DATA_LEN +
			FIELD_ID_LEN + data_len + FIELD_CRC_LEN + FIELD_END_LEN;
	if (total_len > buffer_size) {
 80022d0:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80022d4:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 80022d8:	f8d7 243c 	ldr.w	r2, [r7, #1084]	@ 0x43c
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	429a      	cmp	r2, r3
 80022e0:	d901      	bls.n	80022e6 <build_response_frame+0x186>
		return false;
 80022e2:	2300      	movs	r3, #0
 80022e4:	e114      	b.n	8002510 <build_response_frame+0x3b0>
	}

	size_t pos = 0;
 80022e6:	2300      	movs	r3, #0
 80022e8:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Znak startowy
	buffer[pos++] = PROTOCOL_START_BYTE;
 80022ec:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80022f0:	1c5a      	adds	r2, r3, #1
 80022f2:	f8c7 2438 	str.w	r2, [r7, #1080]	@ 0x438
 80022f6:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 80022fa:	f2a2 4244 	subw	r2, r2, #1092	@ 0x444
 80022fe:	6812      	ldr	r2, [r2, #0]
 8002300:	4413      	add	r3, r2
 8002302:	2226      	movs	r2, #38	@ 0x26
 8002304:	701a      	strb	r2, [r3, #0]

	// Nadawca (3 znaki)
	memcpy(&buffer[pos], sender, FIELD_ADDR_LEN);
 8002306:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 800230a:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002314:	18d0      	adds	r0, r2, r3
 8002316:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 800231a:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 800231e:	2203      	movs	r2, #3
 8002320:	6819      	ldr	r1, [r3, #0]
 8002322:	f007 fc49 	bl	8009bb8 <memcpy>
	pos += FIELD_ADDR_LEN;
 8002326:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 800232a:	3303      	adds	r3, #3
 800232c:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Odbiorca (3 znaki)
	memcpy(&buffer[pos], receiver, FIELD_ADDR_LEN);
 8002330:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002334:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 800233e:	18d0      	adds	r0, r2, r3
 8002340:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002344:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 8002348:	2203      	movs	r2, #3
 800234a:	6819      	ldr	r1, [r3, #0]
 800234c:	f007 fc34 	bl	8009bb8 <memcpy>
	pos += FIELD_ADDR_LEN;
 8002350:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002354:	3303      	adds	r3, #3
 8002356:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Długość danych (3 cyfry ASCII)
	char len_str[4];
	sprintf(len_str, "%03d", data_len);
 800235a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800235e:	f8d7 2440 	ldr.w	r2, [r7, #1088]	@ 0x440
 8002362:	4973      	ldr	r1, [pc, #460]	@ (8002530 <build_response_frame+0x3d0>)
 8002364:	4618      	mov	r0, r3
 8002366:	f007 fb9d 	bl	8009aa4 <siprintf>
	memcpy(&buffer[pos], len_str, FIELD_DATA_LEN);
 800236a:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 800236e:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002378:	4413      	add	r3, r2
 800237a:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 800237e:	2203      	movs	r2, #3
 8002380:	4618      	mov	r0, r3
 8002382:	f007 fc19 	bl	8009bb8 <memcpy>
	pos += FIELD_DATA_LEN;
 8002386:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 800238a:	3303      	adds	r3, #3
 800238c:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// ID ramki (2 cyfry ASCII)
	char id_str[3];
	sprintf(id_str, "%02d", frame_id);
 8002390:	f897 2460 	ldrb.w	r2, [r7, #1120]	@ 0x460
 8002394:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8002398:	4966      	ldr	r1, [pc, #408]	@ (8002534 <build_response_frame+0x3d4>)
 800239a:	4618      	mov	r0, r3
 800239c:	f007 fb82 	bl	8009aa4 <siprintf>
	memcpy(&buffer[pos], id_str, FIELD_ID_LEN);
 80023a0:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80023a4:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80023ae:	4413      	add	r3, r2
 80023b0:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 80023b4:	f5a2 724b 	sub.w	r2, r2, #812	@ 0x32c
 80023b8:	8812      	ldrh	r2, [r2, #0]
 80023ba:	801a      	strh	r2, [r3, #0]
	pos += FIELD_ID_LEN;
 80023bc:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80023c0:	3302      	adds	r3, #2
 80023c2:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Dane odpowiedzi (hex-encoded)
	memcpy(&buffer[pos], data, data_len);
 80023c6:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80023ca:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80023d4:	4413      	add	r3, r2
 80023d6:	f8d7 2440 	ldr.w	r2, [r7, #1088]	@ 0x440
 80023da:	f8d7 1444 	ldr.w	r1, [r7, #1092]	@ 0x444
 80023de:	4618      	mov	r0, r3
 80023e0:	f007 fbea 	bl	8009bb8 <memcpy>
	pos += data_len;
 80023e4:	f8d7 2438 	ldr.w	r2, [r7, #1080]	@ 0x438
 80023e8:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 80023ec:	4413      	add	r3, r2
 80023ee:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Oblicz CRC dla całej ramki (bez & i *)
	char crc_buffer[MAX_FRAME_LEN - 2];
	size_t crc_pos = 0;
 80023f2:	2300      	movs	r3, #0
 80023f4:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434

	// Kopiuj pola do bufora CRC (od nadawcy do danych)
	// Note: CRC is calculated on the hex-encoded data as transmitted
	memcpy(&crc_buffer[crc_pos], sender, FIELD_ADDR_LEN);
 80023f8:	f107 0214 	add.w	r2, r7, #20
 80023fc:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002400:	18d0      	adds	r0, r2, r3
 8002402:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002406:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 800240a:	2203      	movs	r2, #3
 800240c:	6819      	ldr	r1, [r3, #0]
 800240e:	f007 fbd3 	bl	8009bb8 <memcpy>
	crc_pos += FIELD_ADDR_LEN;
 8002412:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002416:	3303      	adds	r3, #3
 8002418:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
	memcpy(&crc_buffer[crc_pos], receiver, FIELD_ADDR_LEN);
 800241c:	f107 0214 	add.w	r2, r7, #20
 8002420:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002424:	18d0      	adds	r0, r2, r3
 8002426:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 800242a:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 800242e:	2203      	movs	r2, #3
 8002430:	6819      	ldr	r1, [r3, #0]
 8002432:	f007 fbc1 	bl	8009bb8 <memcpy>
	crc_pos += FIELD_ADDR_LEN;
 8002436:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 800243a:	3303      	adds	r3, #3
 800243c:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
	memcpy(&crc_buffer[crc_pos], len_str, FIELD_DATA_LEN);
 8002440:	f107 0214 	add.w	r2, r7, #20
 8002444:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002448:	4413      	add	r3, r2
 800244a:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 800244e:	2203      	movs	r2, #3
 8002450:	4618      	mov	r0, r3
 8002452:	f007 fbb1 	bl	8009bb8 <memcpy>
	crc_pos += FIELD_DATA_LEN;
 8002456:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 800245a:	3303      	adds	r3, #3
 800245c:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
	memcpy(&crc_buffer[crc_pos], id_str, FIELD_ID_LEN);
 8002460:	f107 0214 	add.w	r2, r7, #20
 8002464:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002468:	4413      	add	r3, r2
 800246a:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 800246e:	f5a2 724b 	sub.w	r2, r2, #812	@ 0x32c
 8002472:	8812      	ldrh	r2, [r2, #0]
 8002474:	801a      	strh	r2, [r3, #0]
	crc_pos += FIELD_ID_LEN;
 8002476:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 800247a:	3302      	adds	r3, #2
 800247c:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
	memcpy(&crc_buffer[crc_pos], data, data_len);
 8002480:	f107 0214 	add.w	r2, r7, #20
 8002484:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002488:	4413      	add	r3, r2
 800248a:	f8d7 2440 	ldr.w	r2, [r7, #1088]	@ 0x440
 800248e:	f8d7 1444 	ldr.w	r1, [r7, #1092]	@ 0x444
 8002492:	4618      	mov	r0, r3
 8002494:	f007 fb90 	bl	8009bb8 <memcpy>
	crc_pos += data_len;
 8002498:	f8d7 2434 	ldr.w	r2, [r7, #1076]	@ 0x434
 800249c:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 80024a0:	4413      	add	r3, r2
 80024a2:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434

	uint16_t crc = crc16_ccitt((const uint8_t*) crc_buffer, crc_pos);
 80024a6:	f107 0314 	add.w	r3, r7, #20
 80024aa:	f8d7 1434 	ldr.w	r1, [r7, #1076]	@ 0x434
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7fe fa60 	bl	8000974 <crc16_ccitt>
 80024b4:	4603      	mov	r3, r0
 80024b6:	f8a7 3432 	strh.w	r3, [r7, #1074]	@ 0x432

	// CRC jako 4 znaki hex ASCII (Big Endian)
	sprintf(&buffer[pos], "%04X", crc);
 80024ba:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80024be:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80024c8:	4413      	add	r3, r2
 80024ca:	f8b7 2432 	ldrh.w	r2, [r7, #1074]	@ 0x432
 80024ce:	491a      	ldr	r1, [pc, #104]	@ (8002538 <build_response_frame+0x3d8>)
 80024d0:	4618      	mov	r0, r3
 80024d2:	f007 fae7 	bl	8009aa4 <siprintf>
	pos += FIELD_CRC_LEN;
 80024d6:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80024da:	3304      	adds	r3, #4
 80024dc:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Znak końcowy
	buffer[pos++] = PROTOCOL_END_BYTE;
 80024e0:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80024e4:	1c5a      	adds	r2, r3, #1
 80024e6:	f8c7 2438 	str.w	r2, [r7, #1080]	@ 0x438
 80024ea:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 80024ee:	f2a2 4244 	subw	r2, r2, #1092	@ 0x444
 80024f2:	6812      	ldr	r2, [r2, #0]
 80024f4:	4413      	add	r3, r2
 80024f6:	222a      	movs	r2, #42	@ 0x2a
 80024f8:	701a      	strb	r2, [r3, #0]

	// Zakończ string
	buffer[pos] = '\0';
 80024fa:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80024fe:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002508:	4413      	add	r3, r2
 800250a:	2200      	movs	r2, #0
 800250c:	701a      	strb	r2, [r3, #0]

	return true;
 800250e:	2301      	movs	r3, #1
}
 8002510:	4618      	mov	r0, r3
 8002512:	f207 4754 	addw	r7, r7, #1108	@ 0x454
 8002516:	46bd      	mov	sp, r7
 8002518:	bd90      	pop	{r4, r7, pc}
 800251a:	bf00      	nop
 800251c:	0800a52c 	.word	0x0800a52c
 8002520:	0800a534 	.word	0x0800a534
 8002524:	0800a53c 	.word	0x0800a53c
 8002528:	0800a544 	.word	0x0800a544
 800252c:	0800a54c 	.word	0x0800a54c
 8002530:	0800a51c 	.word	0x0800a51c
 8002534:	0800a524 	.word	0x0800a524
 8002538:	0800a554 	.word	0x0800a554

0800253c <process_received_frame>:
/**
 * @brief Przetwarza odebraną kompletną ramkę protokołu
 * @param buffer Bufor zawierający kompletną ramkę
 * @param len Długość bufora
 */
void process_received_frame(const char *buffer, uint16_t len) {
 800253c:	b590      	push	{r4, r7, lr}
 800253e:	f5ad 7d57 	sub.w	sp, sp, #860	@ 0x35c
 8002542:	af04      	add	r7, sp, #16
 8002544:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8002548:	f5a3 7351 	sub.w	r3, r3, #836	@ 0x344
 800254c:	6018      	str	r0, [r3, #0]
 800254e:	460a      	mov	r2, r1
 8002550:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8002554:	f2a3 3346 	subw	r3, r3, #838	@ 0x346
 8002558:	801a      	strh	r2, [r3, #0]
	Frame frame;
	char response[MAX_FRAME_LEN];
	ParseResult result = parse_frame(buffer, len, &frame, response,
 800255a:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 800255e:	f2a3 3346 	subw	r3, r3, #838	@ 0x346
 8002562:	8819      	ldrh	r1, [r3, #0]
 8002564:	f107 030c 	add.w	r3, r7, #12
 8002568:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 800256c:	f507 7052 	add.w	r0, r7, #840	@ 0x348
 8002570:	f5a0 7051 	sub.w	r0, r0, #836	@ 0x344
 8002574:	f240 1411 	movw	r4, #273	@ 0x111
 8002578:	9400      	str	r4, [sp, #0]
 800257a:	6800      	ldr	r0, [r0, #0]
 800257c:	f7fe ffd2 	bl	8001524 <parse_frame>
 8002580:	4603      	mov	r3, r0
 8002582:	f887 3337 	strb.w	r3, [r7, #823]	@ 0x337
			sizeof(response));

	if (result == PARSE_OK) {
 8002586:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 800258a:	2b00      	cmp	r3, #0
 800258c:	d109      	bne.n	80025a2 <process_received_frame+0x66>
		// Handle command processing
		process_command(&frame, response, sizeof(response));
 800258e:	f107 010c 	add.w	r1, r7, #12
 8002592:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002596:	f240 1211 	movw	r2, #273	@ 0x111
 800259a:	4618      	mov	r0, r3
 800259c:	f000 fa72 	bl	8002a84 <process_command>
				}
			}
		}
	}
	//PARSE_TOO_SHORT, PARSE_WRONG_RECIPIENT, PARSE_FORBIDDEN_CHARS ingorowanie bez odpowiedzi
}
 80025a0:	e0c3      	b.n	800272a <process_received_frame+0x1ee>
	} else if (result == PARSE_CRC_ERROR) {
 80025a2:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 80025a6:	2b06      	cmp	r3, #6
 80025a8:	d10c      	bne.n	80025c4 <process_received_frame+0x88>
		if (strlen(response) > 0) {
 80025aa:	f107 030c 	add.w	r3, r7, #12
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	f000 80ba 	beq.w	800272a <process_received_frame+0x1ee>
			UART_TX_FSend("%s", response);
 80025b6:	f107 030c 	add.w	r3, r7, #12
 80025ba:	4619      	mov	r1, r3
 80025bc:	485d      	ldr	r0, [pc, #372]	@ (8002734 <process_received_frame+0x1f8>)
 80025be:	f7fe f85f 	bl	8000680 <UART_TX_FSend>
}
 80025c2:	e0b2      	b.n	800272a <process_received_frame+0x1ee>
	} else if (result == PARSE_LENGTH_MISMATCH) {
 80025c4:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 80025c8:	2b05      	cmp	r3, #5
 80025ca:	d150      	bne.n	800266e <process_received_frame+0x132>
		if (strlen(frame.sender) == FIELD_ADDR_LEN) {
 80025cc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7fd fe27 	bl	8000224 <strlen>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b03      	cmp	r3, #3
 80025da:	f040 80a6 	bne.w	800272a <process_received_frame+0x1ee>
			bool valid_sender = true;
 80025de:	2301      	movs	r3, #1
 80025e0:	f887 3347 	strb.w	r3, [r7, #839]	@ 0x347
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 80025e4:	2300      	movs	r3, #0
 80025e6:	f8c7 3340 	str.w	r3, [r7, #832]	@ 0x340
 80025ea:	e01a      	b.n	8002622 <process_received_frame+0xe6>
				char ch = frame.sender[i];
 80025ec:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 80025f0:	f5a3 720a 	sub.w	r2, r3, #552	@ 0x228
 80025f4:	f8d7 3340 	ldr.w	r3, [r7, #832]	@ 0x340
 80025f8:	4413      	add	r3, r2
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	f887 3335 	strb.w	r3, [r7, #821]	@ 0x335
				if (ch == '&' || ch == '*') {
 8002600:	f897 3335 	ldrb.w	r3, [r7, #821]	@ 0x335
 8002604:	2b26      	cmp	r3, #38	@ 0x26
 8002606:	d003      	beq.n	8002610 <process_received_frame+0xd4>
 8002608:	f897 3335 	ldrb.w	r3, [r7, #821]	@ 0x335
 800260c:	2b2a      	cmp	r3, #42	@ 0x2a
 800260e:	d103      	bne.n	8002618 <process_received_frame+0xdc>
					valid_sender = false;
 8002610:	2300      	movs	r3, #0
 8002612:	f887 3347 	strb.w	r3, [r7, #839]	@ 0x347
					break;
 8002616:	e008      	b.n	800262a <process_received_frame+0xee>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8002618:	f8d7 3340 	ldr.w	r3, [r7, #832]	@ 0x340
 800261c:	3301      	adds	r3, #1
 800261e:	f8c7 3340 	str.w	r3, [r7, #832]	@ 0x340
 8002622:	f8d7 3340 	ldr.w	r3, [r7, #832]	@ 0x340
 8002626:	2b02      	cmp	r3, #2
 8002628:	dde0      	ble.n	80025ec <process_received_frame+0xb0>
			if (valid_sender) {
 800262a:	f897 3347 	ldrb.w	r3, [r7, #839]	@ 0x347
 800262e:	2b00      	cmp	r3, #0
 8002630:	d07b      	beq.n	800272a <process_received_frame+0x1ee>
				if (build_response_frame(response, sizeof(response), DEVICE_ID,
 8002632:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8002636:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 800263a:	7a9b      	ldrb	r3, [r3, #10]
 800263c:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8002640:	f107 000c 	add.w	r0, r7, #12
 8002644:	2102      	movs	r1, #2
 8002646:	9102      	str	r1, [sp, #8]
 8002648:	2100      	movs	r1, #0
 800264a:	9101      	str	r1, [sp, #4]
 800264c:	9300      	str	r3, [sp, #0]
 800264e:	4613      	mov	r3, r2
 8002650:	4a39      	ldr	r2, [pc, #228]	@ (8002738 <process_received_frame+0x1fc>)
 8002652:	f240 1111 	movw	r1, #273	@ 0x111
 8002656:	f7ff fd83 	bl	8002160 <build_response_frame>
 800265a:	4603      	mov	r3, r0
 800265c:	2b00      	cmp	r3, #0
 800265e:	d064      	beq.n	800272a <process_received_frame+0x1ee>
					UART_TX_FSend("%s", response);
 8002660:	f107 030c 	add.w	r3, r7, #12
 8002664:	4619      	mov	r1, r3
 8002666:	4833      	ldr	r0, [pc, #204]	@ (8002734 <process_received_frame+0x1f8>)
 8002668:	f7fe f80a 	bl	8000680 <UART_TX_FSend>
}
 800266c:	e05d      	b.n	800272a <process_received_frame+0x1ee>
	} else if (result == PARSE_CMD_ERROR) {
 800266e:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 8002672:	2b07      	cmp	r3, #7
 8002674:	d10b      	bne.n	800268e <process_received_frame+0x152>
		if (strlen(response) > 0) {
 8002676:	f107 030c 	add.w	r3, r7, #12
 800267a:	781b      	ldrb	r3, [r3, #0]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d054      	beq.n	800272a <process_received_frame+0x1ee>
			UART_TX_FSend("%s", response);
 8002680:	f107 030c 	add.w	r3, r7, #12
 8002684:	4619      	mov	r1, r3
 8002686:	482b      	ldr	r0, [pc, #172]	@ (8002734 <process_received_frame+0x1f8>)
 8002688:	f7fd fffa 	bl	8000680 <UART_TX_FSend>
}
 800268c:	e04d      	b.n	800272a <process_received_frame+0x1ee>
	} else if (result == PARSE_INVALID_FORMAT) {
 800268e:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 8002692:	2b03      	cmp	r3, #3
 8002694:	d149      	bne.n	800272a <process_received_frame+0x1ee>
		if (strlen(frame.sender) == FIELD_ADDR_LEN) {
 8002696:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800269a:	4618      	mov	r0, r3
 800269c:	f7fd fdc2 	bl	8000224 <strlen>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b03      	cmp	r3, #3
 80026a4:	d141      	bne.n	800272a <process_received_frame+0x1ee>
			bool valid_sender = true;
 80026a6:	2301      	movs	r3, #1
 80026a8:	f887 333f 	strb.w	r3, [r7, #831]	@ 0x33f
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 80026ac:	2300      	movs	r3, #0
 80026ae:	f8c7 3338 	str.w	r3, [r7, #824]	@ 0x338
 80026b2:	e01a      	b.n	80026ea <process_received_frame+0x1ae>
				char ch = frame.sender[i];
 80026b4:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 80026b8:	f5a3 720a 	sub.w	r2, r3, #552	@ 0x228
 80026bc:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 80026c0:	4413      	add	r3, r2
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	f887 3336 	strb.w	r3, [r7, #822]	@ 0x336
				if (ch == '&' || ch == '*') {
 80026c8:	f897 3336 	ldrb.w	r3, [r7, #822]	@ 0x336
 80026cc:	2b26      	cmp	r3, #38	@ 0x26
 80026ce:	d003      	beq.n	80026d8 <process_received_frame+0x19c>
 80026d0:	f897 3336 	ldrb.w	r3, [r7, #822]	@ 0x336
 80026d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80026d6:	d103      	bne.n	80026e0 <process_received_frame+0x1a4>
					valid_sender = false;
 80026d8:	2300      	movs	r3, #0
 80026da:	f887 333f 	strb.w	r3, [r7, #831]	@ 0x33f
					break;
 80026de:	e008      	b.n	80026f2 <process_received_frame+0x1b6>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 80026e0:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 80026e4:	3301      	adds	r3, #1
 80026e6:	f8c7 3338 	str.w	r3, [r7, #824]	@ 0x338
 80026ea:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 80026ee:	2b02      	cmp	r3, #2
 80026f0:	dde0      	ble.n	80026b4 <process_received_frame+0x178>
			if (valid_sender) {
 80026f2:	f897 333f 	ldrb.w	r3, [r7, #831]	@ 0x33f
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d017      	beq.n	800272a <process_received_frame+0x1ee>
				if (build_response_frame(response, sizeof(response), DEVICE_ID,
 80026fa:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80026fe:	f107 000c 	add.w	r0, r7, #12
 8002702:	2204      	movs	r2, #4
 8002704:	9202      	str	r2, [sp, #8]
 8002706:	2200      	movs	r2, #0
 8002708:	9201      	str	r2, [sp, #4]
 800270a:	2200      	movs	r2, #0
 800270c:	9200      	str	r2, [sp, #0]
 800270e:	4a0a      	ldr	r2, [pc, #40]	@ (8002738 <process_received_frame+0x1fc>)
 8002710:	f240 1111 	movw	r1, #273	@ 0x111
 8002714:	f7ff fd24 	bl	8002160 <build_response_frame>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d005      	beq.n	800272a <process_received_frame+0x1ee>
					UART_TX_FSend("%s", response);
 800271e:	f107 030c 	add.w	r3, r7, #12
 8002722:	4619      	mov	r1, r3
 8002724:	4803      	ldr	r0, [pc, #12]	@ (8002734 <process_received_frame+0x1f8>)
 8002726:	f7fd ffab 	bl	8000680 <UART_TX_FSend>
}
 800272a:	bf00      	nop
 800272c:	f507 7753 	add.w	r7, r7, #844	@ 0x34c
 8002730:	46bd      	mov	sp, r7
 8002732:	bd90      	pop	{r4, r7, pc}
 8002734:	0800a55c 	.word	0x0800a55c
 8002738:	0800a510 	.word	0x0800a510

0800273c <process_protocol_data>:

/**
 * @brief Przetwarza dane protokołu z bufora UART używając maszyny stanów
 */
void process_protocol_data(void) {
 800273c:	b580      	push	{r7, lr}
 800273e:	b0c8      	sub	sp, #288	@ 0x120
 8002740:	af00      	add	r7, sp, #0
	static size_t header_pos = 0;          // Pozycja w nagłówku
	static size_t data_pos = 0;            // Pozycja w danych
	static size_t crc_pos = 0;             // Pozycja w CRC

	// Przetwarzaj wszystkie dostępne znaki z bufora
	while (!UART_RX_IsEmpty()) {
 8002742:	e18a      	b.n	8002a5a <process_protocol_data+0x31e>
		int16_t received_char = UART_RX_GetChar();
 8002744:	f7fd ff76 	bl	8000634 <UART_RX_GetChar>
 8002748:	4603      	mov	r3, r0
 800274a:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e
		if (received_char == -1) {
 800274e:	f9b7 311e 	ldrsh.w	r3, [r7, #286]	@ 0x11e
 8002752:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002756:	f000 8187 	beq.w	8002a68 <process_protocol_data+0x32c>
			break; // Brak danych
		}

		char c = (char) received_char;
 800275a:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800275e:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d

		switch (state) {
 8002762:	4b9b      	ldr	r3, [pc, #620]	@ (80029d0 <process_protocol_data+0x294>)
 8002764:	781b      	ldrb	r3, [r3, #0]
 8002766:	2b03      	cmp	r3, #3
 8002768:	f200 8177 	bhi.w	8002a5a <process_protocol_data+0x31e>
 800276c:	a201      	add	r2, pc, #4	@ (adr r2, 8002774 <process_protocol_data+0x38>)
 800276e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002772:	bf00      	nop
 8002774:	08002785 	.word	0x08002785
 8002778:	080027b5 	.word	0x080027b5
 800277c:	080028a1 	.word	0x080028a1
 8002780:	08002961 	.word	0x08002961
		case STATE_IDLE:
			// Czekanie na znak startu &
			if (c == PROTOCOL_START_BYTE) {
 8002784:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8002788:	2b26      	cmp	r3, #38	@ 0x26
 800278a:	f040 815f 	bne.w	8002a4c <process_protocol_data+0x310>
				buffer_pos = 0;
 800278e:	4b91      	ldr	r3, [pc, #580]	@ (80029d4 <process_protocol_data+0x298>)
 8002790:	2200      	movs	r2, #0
 8002792:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 8002794:	4b8f      	ldr	r3, [pc, #572]	@ (80029d4 <process_protocol_data+0x298>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	1c5a      	adds	r2, r3, #1
 800279a:	498e      	ldr	r1, [pc, #568]	@ (80029d4 <process_protocol_data+0x298>)
 800279c:	600a      	str	r2, [r1, #0]
 800279e:	498e      	ldr	r1, [pc, #568]	@ (80029d8 <process_protocol_data+0x29c>)
 80027a0:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 80027a4:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 80027a6:	4b8d      	ldr	r3, [pc, #564]	@ (80029dc <process_protocol_data+0x2a0>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	601a      	str	r2, [r3, #0]
				state = STATE_HEADER;
 80027ac:	4b88      	ldr	r3, [pc, #544]	@ (80029d0 <process_protocol_data+0x294>)
 80027ae:	2201      	movs	r2, #1
 80027b0:	701a      	strb	r2, [r3, #0]
			}
			// Ignoruje wszystko przed &
			break;
 80027b2:	e14b      	b.n	8002a4c <process_protocol_data+0x310>

		case STATE_HEADER:
			// Sprawdza czy to nowy znak startu, jezeli tak to reset parsera
			if (c == PROTOCOL_START_BYTE) {
 80027b4:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80027b8:	2b26      	cmp	r3, #38	@ 0x26
 80027ba:	d10f      	bne.n	80027dc <process_protocol_data+0xa0>
				buffer_pos = 0;
 80027bc:	4b85      	ldr	r3, [pc, #532]	@ (80029d4 <process_protocol_data+0x298>)
 80027be:	2200      	movs	r2, #0
 80027c0:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 80027c2:	4b84      	ldr	r3, [pc, #528]	@ (80029d4 <process_protocol_data+0x298>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	1c5a      	adds	r2, r3, #1
 80027c8:	4982      	ldr	r1, [pc, #520]	@ (80029d4 <process_protocol_data+0x298>)
 80027ca:	600a      	str	r2, [r1, #0]
 80027cc:	4982      	ldr	r1, [pc, #520]	@ (80029d8 <process_protocol_data+0x29c>)
 80027ce:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 80027d2:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 80027d4:	4b81      	ldr	r3, [pc, #516]	@ (80029dc <process_protocol_data+0x2a0>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	601a      	str	r2, [r3, #0]
				break;
 80027da:	e13e      	b.n	8002a5a <process_protocol_data+0x31e>
			}

			// Sprawdza zabronione znaki w nagłówku
			if (c == PROTOCOL_END_BYTE) {
 80027dc:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80027e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80027e2:	d109      	bne.n	80027f8 <process_protocol_data+0xbc>
				state = STATE_IDLE;
 80027e4:	4b7a      	ldr	r3, [pc, #488]	@ (80029d0 <process_protocol_data+0x294>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 80027ea:	4b7a      	ldr	r3, [pc, #488]	@ (80029d4 <process_protocol_data+0x298>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	601a      	str	r2, [r3, #0]
				header_pos = 0;
 80027f0:	4b7a      	ldr	r3, [pc, #488]	@ (80029dc <process_protocol_data+0x2a0>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	601a      	str	r2, [r3, #0]
				break;
 80027f6:	e130      	b.n	8002a5a <process_protocol_data+0x31e>
			}

			// Pobieranie nagłówka Sender(3) + Receiver(3) + Len(3) + ID(2) = 11
			frame_buffer[buffer_pos++] = c;
 80027f8:	4b76      	ldr	r3, [pc, #472]	@ (80029d4 <process_protocol_data+0x298>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	1c5a      	adds	r2, r3, #1
 80027fe:	4975      	ldr	r1, [pc, #468]	@ (80029d4 <process_protocol_data+0x298>)
 8002800:	600a      	str	r2, [r1, #0]
 8002802:	4975      	ldr	r1, [pc, #468]	@ (80029d8 <process_protocol_data+0x29c>)
 8002804:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 8002808:	54ca      	strb	r2, [r1, r3]
			header_pos++;
 800280a:	4b74      	ldr	r3, [pc, #464]	@ (80029dc <process_protocol_data+0x2a0>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	3301      	adds	r3, #1
 8002810:	4a72      	ldr	r2, [pc, #456]	@ (80029dc <process_protocol_data+0x2a0>)
 8002812:	6013      	str	r3, [r2, #0]

			// Sprawdza czy odebrano cały nagłówek
			if (header_pos
					>= FIELD_ADDR_LEN + FIELD_ADDR_LEN + FIELD_DATA_LEN
 8002814:	4b71      	ldr	r3, [pc, #452]	@ (80029dc <process_protocol_data+0x2a0>)
 8002816:	681b      	ldr	r3, [r3, #0]
			if (header_pos
 8002818:	2b0a      	cmp	r3, #10
 800281a:	f240 8119 	bls.w	8002a50 <process_protocol_data+0x314>

				//Zapisanie pol nagłówka do odpowiednich zmiennych
				char sender[FIELD_ADDR_LEN + 1];
				char receiver[FIELD_ADDR_LEN + 1];
				char id_str[FIELD_ID_LEN + 1];
				memcpy(sender, &frame_buffer[1], FIELD_ADDR_LEN);
 800281e:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8002822:	2203      	movs	r2, #3
 8002824:	496e      	ldr	r1, [pc, #440]	@ (80029e0 <process_protocol_data+0x2a4>)
 8002826:	4618      	mov	r0, r3
 8002828:	f007 f9c6 	bl	8009bb8 <memcpy>
				sender[FIELD_ADDR_LEN] = '\0';
 800282c:	2300      	movs	r3, #0
 800282e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
				memcpy(receiver, &frame_buffer[1 + FIELD_ADDR_LEN],
 8002832:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002836:	2203      	movs	r2, #3
 8002838:	496a      	ldr	r1, [pc, #424]	@ (80029e4 <process_protocol_data+0x2a8>)
 800283a:	4618      	mov	r0, r3
 800283c:	f007 f9bc 	bl	8009bb8 <memcpy>
				FIELD_ADDR_LEN);
				receiver[FIELD_ADDR_LEN] = '\0';
 8002840:	2300      	movs	r3, #0
 8002842:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
				memcpy(id_str,
 8002846:	4b64      	ldr	r3, [pc, #400]	@ (80029d8 <process_protocol_data+0x29c>)
 8002848:	895b      	ldrh	r3, [r3, #10]
 800284a:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
						&frame_buffer[1 + FIELD_ADDR_LEN + FIELD_ADDR_LEN
								+ FIELD_DATA_LEN], FIELD_ID_LEN);
				id_str[FIELD_ID_LEN] = '\0';
 800284e:	2300      	movs	r3, #0
 8002850:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e

				// Parsuj długość danych z nagłówka
				char len_str[FIELD_DATA_LEN + 1];
				// Kopiowanie danych z bufora do len_str
				memcpy(len_str,
 8002854:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002858:	2203      	movs	r2, #3
 800285a:	4963      	ldr	r1, [pc, #396]	@ (80029e8 <process_protocol_data+0x2ac>)
 800285c:	4618      	mov	r0, r3
 800285e:	f007 f9ab 	bl	8009bb8 <memcpy>
						&frame_buffer[1 + FIELD_ADDR_LEN + FIELD_ADDR_LEN],
						FIELD_DATA_LEN);
				//Dodanie znaku pustego na koniec stringa
				len_str[FIELD_DATA_LEN] = '\0';
 8002862:	2300      	movs	r3, #0
 8002864:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b

				expected_data_len = convert_char_to_int(len_str);
 8002868:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800286c:	4618      	mov	r0, r3
 800286e:	f7fe fc4f 	bl	8001110 <convert_char_to_int>
 8002872:	4603      	mov	r3, r0
 8002874:	b29a      	uxth	r2, r3
 8002876:	4b5d      	ldr	r3, [pc, #372]	@ (80029ec <process_protocol_data+0x2b0>)
 8002878:	801a      	strh	r2, [r3, #0]

				// Sprawdza poprawność długości
				if (expected_data_len < 0 || expected_data_len > MAX_PAYLOAD_LEN) {
 800287a:	4b5c      	ldr	r3, [pc, #368]	@ (80029ec <process_protocol_data+0x2b0>)
 800287c:	881b      	ldrh	r3, [r3, #0]
 800287e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002882:	d906      	bls.n	8002892 <process_protocol_data+0x156>
					// Błędna długość i reset do IDLE
					state = STATE_IDLE;
 8002884:	4b52      	ldr	r3, [pc, #328]	@ (80029d0 <process_protocol_data+0x294>)
 8002886:	2200      	movs	r2, #0
 8002888:	701a      	strb	r2, [r3, #0]
					buffer_pos = 0;
 800288a:	4b52      	ldr	r3, [pc, #328]	@ (80029d4 <process_protocol_data+0x298>)
 800288c:	2200      	movs	r2, #0
 800288e:	601a      	str	r2, [r3, #0]
 8002890:	e0e3      	b.n	8002a5a <process_protocol_data+0x31e>
					break;
				}

				// Pobieranie danych
				data_pos = 0;
 8002892:	4b57      	ldr	r3, [pc, #348]	@ (80029f0 <process_protocol_data+0x2b4>)
 8002894:	2200      	movs	r2, #0
 8002896:	601a      	str	r2, [r3, #0]
				state = STATE_DATA;
 8002898:	4b4d      	ldr	r3, [pc, #308]	@ (80029d0 <process_protocol_data+0x294>)
 800289a:	2202      	movs	r2, #2
 800289c:	701a      	strb	r2, [r3, #0]
			}
			break;
 800289e:	e0d7      	b.n	8002a50 <process_protocol_data+0x314>

		case STATE_DATA:
			// Check for new frame start byte (resynchronization)
			if (c == PROTOCOL_START_BYTE) {
 80028a0:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80028a4:	2b26      	cmp	r3, #38	@ 0x26
 80028a6:	d11b      	bne.n	80028e0 <process_protocol_data+0x1a4>
				// Start of new frame detected - reset parser and begin new frame
				buffer_pos = 0;
 80028a8:	4b4a      	ldr	r3, [pc, #296]	@ (80029d4 <process_protocol_data+0x298>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 80028ae:	4b49      	ldr	r3, [pc, #292]	@ (80029d4 <process_protocol_data+0x298>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	1c5a      	adds	r2, r3, #1
 80028b4:	4947      	ldr	r1, [pc, #284]	@ (80029d4 <process_protocol_data+0x298>)
 80028b6:	600a      	str	r2, [r1, #0]
 80028b8:	4947      	ldr	r1, [pc, #284]	@ (80029d8 <process_protocol_data+0x29c>)
 80028ba:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 80028be:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 80028c0:	4b46      	ldr	r3, [pc, #280]	@ (80029dc <process_protocol_data+0x2a0>)
 80028c2:	2200      	movs	r2, #0
 80028c4:	601a      	str	r2, [r3, #0]
				data_pos = 0;
 80028c6:	4b4a      	ldr	r3, [pc, #296]	@ (80029f0 <process_protocol_data+0x2b4>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	601a      	str	r2, [r3, #0]
				expected_data_len = 0;
 80028cc:	4b47      	ldr	r3, [pc, #284]	@ (80029ec <process_protocol_data+0x2b0>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	801a      	strh	r2, [r3, #0]
				crc_pos = 0;
 80028d2:	4b48      	ldr	r3, [pc, #288]	@ (80029f4 <process_protocol_data+0x2b8>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	601a      	str	r2, [r3, #0]
				state = STATE_HEADER;
 80028d8:	4b3d      	ldr	r3, [pc, #244]	@ (80029d0 <process_protocol_data+0x294>)
 80028da:	2201      	movs	r2, #1
 80028dc:	701a      	strb	r2, [r3, #0]
				break;
 80028de:	e0bc      	b.n	8002a5a <process_protocol_data+0x31e>
			}

			frame_buffer[buffer_pos++] = c;
 80028e0:	4b3c      	ldr	r3, [pc, #240]	@ (80029d4 <process_protocol_data+0x298>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	1c5a      	adds	r2, r3, #1
 80028e6:	493b      	ldr	r1, [pc, #236]	@ (80029d4 <process_protocol_data+0x298>)
 80028e8:	600a      	str	r2, [r1, #0]
 80028ea:	493b      	ldr	r1, [pc, #236]	@ (80029d8 <process_protocol_data+0x29c>)
 80028ec:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 80028f0:	54ca      	strb	r2, [r1, r3]
			data_pos++;
 80028f2:	4b3f      	ldr	r3, [pc, #252]	@ (80029f0 <process_protocol_data+0x2b4>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	3301      	adds	r3, #1
 80028f8:	4a3d      	ldr	r2, [pc, #244]	@ (80029f0 <process_protocol_data+0x2b4>)
 80028fa:	6013      	str	r3, [r2, #0]

			//Sprawdza czy maksymalny rozmiar nie jest przekroczony
			if (buffer_pos >= MAX_FRAME_LEN) {
 80028fc:	4b35      	ldr	r3, [pc, #212]	@ (80029d4 <process_protocol_data+0x298>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 8002904:	d906      	bls.n	8002914 <process_protocol_data+0x1d8>
				state = STATE_IDLE;
 8002906:	4b32      	ldr	r3, [pc, #200]	@ (80029d0 <process_protocol_data+0x294>)
 8002908:	2200      	movs	r2, #0
 800290a:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 800290c:	4b31      	ldr	r3, [pc, #196]	@ (80029d4 <process_protocol_data+0x298>)
 800290e:	2200      	movs	r2, #0
 8002910:	601a      	str	r2, [r3, #0]
				break;
 8002912:	e0a2      	b.n	8002a5a <process_protocol_data+0x31e>
			}

			// Sprawdza czy odebrano wszystkie dane
			if (data_pos >= expected_data_len) {
 8002914:	4b35      	ldr	r3, [pc, #212]	@ (80029ec <process_protocol_data+0x2b0>)
 8002916:	881b      	ldrh	r3, [r3, #0]
 8002918:	461a      	mov	r2, r3
 800291a:	4b35      	ldr	r3, [pc, #212]	@ (80029f0 <process_protocol_data+0x2b4>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	429a      	cmp	r2, r3
 8002920:	f200 8098 	bhi.w	8002a54 <process_protocol_data+0x318>
				//Zapisanie danych do odpowiedniej zmiennej
				size_t data_start = 1 + FIELD_ADDR_LEN + FIELD_ADDR_LEN
 8002924:	230c      	movs	r3, #12
 8002926:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
						+ FIELD_DATA_LEN + FIELD_ID_LEN;
				char data_str[MAX_PAYLOAD_LEN + 1];
				memcpy(data_str, &frame_buffer[data_start], expected_data_len);
 800292a:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800292e:	4a2a      	ldr	r2, [pc, #168]	@ (80029d8 <process_protocol_data+0x29c>)
 8002930:	1899      	adds	r1, r3, r2
 8002932:	4b2e      	ldr	r3, [pc, #184]	@ (80029ec <process_protocol_data+0x2b0>)
 8002934:	881b      	ldrh	r3, [r3, #0]
 8002936:	461a      	mov	r2, r3
 8002938:	1d3b      	adds	r3, r7, #4
 800293a:	4618      	mov	r0, r3
 800293c:	f007 f93c 	bl	8009bb8 <memcpy>
				data_str[expected_data_len] = '\0';
 8002940:	4b2a      	ldr	r3, [pc, #168]	@ (80029ec <process_protocol_data+0x2b0>)
 8002942:	881b      	ldrh	r3, [r3, #0]
 8002944:	461a      	mov	r2, r3
 8002946:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800294a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800294e:	2100      	movs	r1, #0
 8002950:	5499      	strb	r1, [r3, r2]

				// Przejscie do pobierania CRC
				crc_pos = 0;
 8002952:	4b28      	ldr	r3, [pc, #160]	@ (80029f4 <process_protocol_data+0x2b8>)
 8002954:	2200      	movs	r2, #0
 8002956:	601a      	str	r2, [r3, #0]
				state = STATE_CRC_END;
 8002958:	4b1d      	ldr	r3, [pc, #116]	@ (80029d0 <process_protocol_data+0x294>)
 800295a:	2203      	movs	r2, #3
 800295c:	701a      	strb	r2, [r3, #0]
			}
			break;
 800295e:	e079      	b.n	8002a54 <process_protocol_data+0x318>

		case STATE_CRC_END:
			// Sprawdza czy to nowy znak startu
			if (c == PROTOCOL_START_BYTE) {
 8002960:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8002964:	2b26      	cmp	r3, #38	@ 0x26
 8002966:	d115      	bne.n	8002994 <process_protocol_data+0x258>
				buffer_pos = 0;
 8002968:	4b1a      	ldr	r3, [pc, #104]	@ (80029d4 <process_protocol_data+0x298>)
 800296a:	2200      	movs	r2, #0
 800296c:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 800296e:	4b19      	ldr	r3, [pc, #100]	@ (80029d4 <process_protocol_data+0x298>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	1c5a      	adds	r2, r3, #1
 8002974:	4917      	ldr	r1, [pc, #92]	@ (80029d4 <process_protocol_data+0x298>)
 8002976:	600a      	str	r2, [r1, #0]
 8002978:	4917      	ldr	r1, [pc, #92]	@ (80029d8 <process_protocol_data+0x29c>)
 800297a:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 800297e:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 8002980:	4b16      	ldr	r3, [pc, #88]	@ (80029dc <process_protocol_data+0x2a0>)
 8002982:	2200      	movs	r2, #0
 8002984:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 8002986:	4b1b      	ldr	r3, [pc, #108]	@ (80029f4 <process_protocol_data+0x2b8>)
 8002988:	2200      	movs	r2, #0
 800298a:	601a      	str	r2, [r3, #0]
				state = STATE_HEADER;
 800298c:	4b10      	ldr	r3, [pc, #64]	@ (80029d0 <process_protocol_data+0x294>)
 800298e:	2201      	movs	r2, #1
 8002990:	701a      	strb	r2, [r3, #0]
				break;
 8002992:	e062      	b.n	8002a5a <process_protocol_data+0x31e>
			}

			// Sprawdza czy przyszedł znak końca ramki
			if (c == PROTOCOL_END_BYTE) {
 8002994:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8002998:	2b2a      	cmp	r3, #42	@ 0x2a
 800299a:	d12d      	bne.n	80029f8 <process_protocol_data+0x2bc>
				// Dodaje gwiazdke do bufora, aby parse_frame widzialo komplet
				frame_buffer[buffer_pos++] = c;
 800299c:	4b0d      	ldr	r3, [pc, #52]	@ (80029d4 <process_protocol_data+0x298>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	1c5a      	adds	r2, r3, #1
 80029a2:	490c      	ldr	r1, [pc, #48]	@ (80029d4 <process_protocol_data+0x298>)
 80029a4:	600a      	str	r2, [r1, #0]
 80029a6:	490c      	ldr	r1, [pc, #48]	@ (80029d8 <process_protocol_data+0x29c>)
 80029a8:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 80029ac:	54ca      	strb	r2, [r1, r3]

				// Przekazuje do przetworzenia
				process_received_frame(frame_buffer, buffer_pos);
 80029ae:	4b09      	ldr	r3, [pc, #36]	@ (80029d4 <process_protocol_data+0x298>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	b29b      	uxth	r3, r3
 80029b4:	4619      	mov	r1, r3
 80029b6:	4808      	ldr	r0, [pc, #32]	@ (80029d8 <process_protocol_data+0x29c>)
 80029b8:	f7ff fdc0 	bl	800253c <process_received_frame>

				// Resetuje stan
				state = STATE_IDLE;
 80029bc:	4b04      	ldr	r3, [pc, #16]	@ (80029d0 <process_protocol_data+0x294>)
 80029be:	2200      	movs	r2, #0
 80029c0:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 80029c2:	4b04      	ldr	r3, [pc, #16]	@ (80029d4 <process_protocol_data+0x298>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 80029c8:	4b0a      	ldr	r3, [pc, #40]	@ (80029f4 <process_protocol_data+0x2b8>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	601a      	str	r2, [r3, #0]
				break;
 80029ce:	e044      	b.n	8002a5a <process_protocol_data+0x31e>
 80029d0:	20002445 	.word	0x20002445
 80029d4:	20002448 	.word	0x20002448
 80029d8:	2000244c 	.word	0x2000244c
 80029dc:	20002560 	.word	0x20002560
 80029e0:	2000244d 	.word	0x2000244d
 80029e4:	20002450 	.word	0x20002450
 80029e8:	20002453 	.word	0x20002453
 80029ec:	20002564 	.word	0x20002564
 80029f0:	20002568 	.word	0x20002568
 80029f4:	2000256c 	.word	0x2000256c
			}

			// Jeśli to nie gwiazdka, zbiera znaki CRC
			frame_buffer[buffer_pos++] = c;
 80029f8:	4b1e      	ldr	r3, [pc, #120]	@ (8002a74 <process_protocol_data+0x338>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	1c5a      	adds	r2, r3, #1
 80029fe:	491d      	ldr	r1, [pc, #116]	@ (8002a74 <process_protocol_data+0x338>)
 8002a00:	600a      	str	r2, [r1, #0]
 8002a02:	491d      	ldr	r1, [pc, #116]	@ (8002a78 <process_protocol_data+0x33c>)
 8002a04:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 8002a08:	54ca      	strb	r2, [r1, r3]
			crc_pos++;
 8002a0a:	4b1c      	ldr	r3, [pc, #112]	@ (8002a7c <process_protocol_data+0x340>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	3301      	adds	r3, #1
 8002a10:	4a1a      	ldr	r2, [pc, #104]	@ (8002a7c <process_protocol_data+0x340>)
 8002a12:	6013      	str	r3, [r2, #0]

			// Sprawdza czy długosc crc jest poprawna
			if (crc_pos > FIELD_CRC_LEN) {
 8002a14:	4b19      	ldr	r3, [pc, #100]	@ (8002a7c <process_protocol_data+0x340>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2b04      	cmp	r3, #4
 8002a1a:	d908      	bls.n	8002a2e <process_protocol_data+0x2f2>
				state = STATE_IDLE;
 8002a1c:	4b18      	ldr	r3, [pc, #96]	@ (8002a80 <process_protocol_data+0x344>)
 8002a1e:	2200      	movs	r2, #0
 8002a20:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 8002a22:	4b14      	ldr	r3, [pc, #80]	@ (8002a74 <process_protocol_data+0x338>)
 8002a24:	2200      	movs	r2, #0
 8002a26:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 8002a28:	4b14      	ldr	r3, [pc, #80]	@ (8002a7c <process_protocol_data+0x340>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	601a      	str	r2, [r3, #0]
			}

			// Sprawdza czy bufor nie jest przepelniony
			if (buffer_pos >= MAX_FRAME_LEN) {
 8002a2e:	4b11      	ldr	r3, [pc, #68]	@ (8002a74 <process_protocol_data+0x338>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 8002a36:	d90f      	bls.n	8002a58 <process_protocol_data+0x31c>
				state = STATE_IDLE;
 8002a38:	4b11      	ldr	r3, [pc, #68]	@ (8002a80 <process_protocol_data+0x344>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 8002a3e:	4b0d      	ldr	r3, [pc, #52]	@ (8002a74 <process_protocol_data+0x338>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 8002a44:	4b0d      	ldr	r3, [pc, #52]	@ (8002a7c <process_protocol_data+0x340>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	601a      	str	r2, [r3, #0]
			}
			break;
 8002a4a:	e005      	b.n	8002a58 <process_protocol_data+0x31c>
			break;
 8002a4c:	bf00      	nop
 8002a4e:	e004      	b.n	8002a5a <process_protocol_data+0x31e>
			break;
 8002a50:	bf00      	nop
 8002a52:	e002      	b.n	8002a5a <process_protocol_data+0x31e>
			break;
 8002a54:	bf00      	nop
 8002a56:	e000      	b.n	8002a5a <process_protocol_data+0x31e>
			break;
 8002a58:	bf00      	nop
	while (!UART_RX_IsEmpty()) {
 8002a5a:	f7fd fdd7 	bl	800060c <UART_RX_IsEmpty>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	f43f ae6f 	beq.w	8002744 <process_protocol_data+0x8>
		}
	}
}
 8002a66:	e000      	b.n	8002a6a <process_protocol_data+0x32e>
			break; // Brak danych
 8002a68:	bf00      	nop
}
 8002a6a:	bf00      	nop
 8002a6c:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	20002448 	.word	0x20002448
 8002a78:	2000244c 	.word	0x2000244c
 8002a7c:	2000256c 	.word	0x2000256c
 8002a80:	20002445 	.word	0x20002445

08002a84 <process_command>:
 * @brief Process parsed command frame
 * @param frame Pointer to parsed frame structure
 * @param response_buffer Buffer for response
 * @param response_size Size of response buffer
 */
void process_command(Frame *frame, char *response_buffer, size_t response_size) {
 8002a84:	b590      	push	{r4, r7, lr}
 8002a86:	b0d9      	sub	sp, #356	@ 0x164
 8002a88:	af04      	add	r7, sp, #16
 8002a8a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002a8e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002a92:	6018      	str	r0, [r3, #0]
 8002a94:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002a98:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002a9c:	6019      	str	r1, [r3, #0]
 8002a9e:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002aa2:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002aa6:	601a      	str	r2, [r3, #0]
	char data_buffer[MAX_PAYLOAD_LEN];
	ErrorCode error = 0;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	switch (frame->command) {
 8002aae:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002ab2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f993 310c 	ldrsb.w	r3, [r3, #268]	@ 0x10c
 8002abc:	2b0c      	cmp	r3, #12
 8002abe:	f200 8691 	bhi.w	80037e4 <process_command+0xd60>
 8002ac2:	a201      	add	r2, pc, #4	@ (adr r2, 8002ac8 <process_command+0x44>)
 8002ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ac8:	08002afd 	.word	0x08002afd
 8002acc:	08002b5b 	.word	0x08002b5b
 8002ad0:	08003113 	.word	0x08003113
 8002ad4:	080032ed 	.word	0x080032ed
 8002ad8:	08003487 	.word	0x08003487
 8002adc:	0800361f 	.word	0x0800361f
 8002ae0:	08003285 	.word	0x08003285
 8002ae4:	08003401 	.word	0x08003401
 8002ae8:	080035b3 	.word	0x080035b3
 8002aec:	08003743 	.word	0x08003743
 8002af0:	08002bb9 	.word	0x08002bb9
 8002af4:	08002c9b 	.word	0x08002c9b
 8002af8:	08002f11 	.word	0x08002f11
	case START_CMD:
		// Start data collection
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, RESP_OK, 0)) {
 8002afc:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002b00:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002b04:	681a      	ldr	r2, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002b06:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002b0a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	7a9b      	ldrb	r3, [r3, #10]
 8002b12:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 8002b16:	f5a1 71a6 	sub.w	r1, r1, #332	@ 0x14c
 8002b1a:	f507 70a8 	add.w	r0, r7, #336	@ 0x150
 8002b1e:	f5a0 70a4 	sub.w	r0, r0, #328	@ 0x148
 8002b22:	2400      	movs	r4, #0
 8002b24:	9402      	str	r4, [sp, #8]
 8002b26:	4cc2      	ldr	r4, [pc, #776]	@ (8002e30 <process_command+0x3ac>)
 8002b28:	9401      	str	r4, [sp, #4]
 8002b2a:	9300      	str	r3, [sp, #0]
 8002b2c:	4613      	mov	r3, r2
 8002b2e:	4ac1      	ldr	r2, [pc, #772]	@ (8002e34 <process_command+0x3b0>)
 8002b30:	6809      	ldr	r1, [r1, #0]
 8002b32:	6800      	ldr	r0, [r0, #0]
 8002b34:	f7ff fb14 	bl	8002160 <build_response_frame>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	f000 867c 	beq.w	8003838 <process_command+0xdb4>
			HAL_TIM_Base_Start_IT(&htim3);
 8002b40:	48bd      	ldr	r0, [pc, #756]	@ (8002e38 <process_command+0x3b4>)
 8002b42:	f005 fb77 	bl	8008234 <HAL_TIM_Base_Start_IT>
			UART_TX_FSend("%s", response_buffer);
 8002b46:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002b4a:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002b4e:	6819      	ldr	r1, [r3, #0]
 8002b50:	48ba      	ldr	r0, [pc, #744]	@ (8002e3c <process_command+0x3b8>)
 8002b52:	f7fd fd95 	bl	8000680 <UART_TX_FSend>
		}
		break;
 8002b56:	f000 be6f 	b.w	8003838 <process_command+0xdb4>

	case STOP_CMD:
		// Stop data collection
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, RESP_OK, 0)) {
 8002b5a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002b5e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002b62:	681a      	ldr	r2, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002b64:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002b68:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	7a9b      	ldrb	r3, [r3, #10]
 8002b70:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 8002b74:	f5a1 71a6 	sub.w	r1, r1, #332	@ 0x14c
 8002b78:	f507 70a8 	add.w	r0, r7, #336	@ 0x150
 8002b7c:	f5a0 70a4 	sub.w	r0, r0, #328	@ 0x148
 8002b80:	2400      	movs	r4, #0
 8002b82:	9402      	str	r4, [sp, #8]
 8002b84:	4caa      	ldr	r4, [pc, #680]	@ (8002e30 <process_command+0x3ac>)
 8002b86:	9401      	str	r4, [sp, #4]
 8002b88:	9300      	str	r3, [sp, #0]
 8002b8a:	4613      	mov	r3, r2
 8002b8c:	4aa9      	ldr	r2, [pc, #676]	@ (8002e34 <process_command+0x3b0>)
 8002b8e:	6809      	ldr	r1, [r1, #0]
 8002b90:	6800      	ldr	r0, [r0, #0]
 8002b92:	f7ff fae5 	bl	8002160 <build_response_frame>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	f000 864f 	beq.w	800383c <process_command+0xdb8>
			HAL_TIM_Base_Stop_IT(&htim3);
 8002b9e:	48a6      	ldr	r0, [pc, #664]	@ (8002e38 <process_command+0x3b4>)
 8002ba0:	f005 fbb8 	bl	8008314 <HAL_TIM_Base_Stop_IT>
			UART_TX_FSend("%s", response_buffer);
 8002ba4:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002ba8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002bac:	6819      	ldr	r1, [r3, #0]
 8002bae:	48a3      	ldr	r0, [pc, #652]	@ (8002e3c <process_command+0x3b8>)
 8002bb0:	f7fd fd66 	bl	8000680 <UART_TX_FSend>
		}
		break;
 8002bb4:	f000 be42 	b.w	800383c <process_command+0xdb8>

	case RDRAW_CMD:
		// Read raw sensor data in ANS format
	{
		ColorBufferEntry_t *latest = ColorBuffer_GetLatest();
 8002bb8:	f7fd fe42 	bl	8000840 <ColorBuffer_GetLatest>
 8002bbc:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118
		if (latest != NULL) {
 8002bc0:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d035      	beq.n	8002c34 <process_command+0x1b0>
			format_ans_data(data_buffer, sizeof(data_buffer), &latest->data);
 8002bc8:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002bcc:	f107 0310 	add.w	r3, r7, #16
 8002bd0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f7fe f9c1 	bl	8000f5c <format_ans_data>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, data_buffer, 0)) {
 8002bda:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002bde:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002be2:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002be4:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002be8:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	7a9b      	ldrb	r3, [r3, #10]
 8002bf0:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8002bf4:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 8002bf8:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8002bfc:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 8002c00:	2200      	movs	r2, #0
 8002c02:	9202      	str	r2, [sp, #8]
 8002c04:	f107 0210 	add.w	r2, r7, #16
 8002c08:	9201      	str	r2, [sp, #4]
 8002c0a:	9300      	str	r3, [sp, #0]
 8002c0c:	4623      	mov	r3, r4
 8002c0e:	4a89      	ldr	r2, [pc, #548]	@ (8002e34 <process_command+0x3b0>)
 8002c10:	6809      	ldr	r1, [r1, #0]
 8002c12:	6800      	ldr	r0, [r0, #0]
 8002c14:	f7ff faa4 	bl	8002160 <build_response_frame>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	f000 8610 	beq.w	8003840 <process_command+0xdbc>
				UART_TX_FSend("%s", response_buffer);
 8002c20:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002c24:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002c28:	6819      	ldr	r1, [r3, #0]
 8002c2a:	4884      	ldr	r0, [pc, #528]	@ (8002e3c <process_command+0x3b8>)
 8002c2c:	f7fd fd28 	bl	8000680 <UART_TX_FSend>
					frame->sender, frame->frame_id, data_buffer, 0)) {
				UART_TX_FSend("%s", response_buffer);
			}
		}
	}
		break;
 8002c30:	f000 be06 	b.w	8003840 <process_command+0xdbc>
			sprintf(data_buffer, "ANSNODATA");
 8002c34:	f107 0310 	add.w	r3, r7, #16
 8002c38:	4981      	ldr	r1, [pc, #516]	@ (8002e40 <process_command+0x3bc>)
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f006 ff32 	bl	8009aa4 <siprintf>
					frame->sender, frame->frame_id, data_buffer, 0)) {
 8002c40:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002c44:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002c48:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002c4a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002c4e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	7a9b      	ldrb	r3, [r3, #10]
 8002c56:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8002c5a:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 8002c5e:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8002c62:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 8002c66:	2200      	movs	r2, #0
 8002c68:	9202      	str	r2, [sp, #8]
 8002c6a:	f107 0210 	add.w	r2, r7, #16
 8002c6e:	9201      	str	r2, [sp, #4]
 8002c70:	9300      	str	r3, [sp, #0]
 8002c72:	4623      	mov	r3, r4
 8002c74:	4a6f      	ldr	r2, [pc, #444]	@ (8002e34 <process_command+0x3b0>)
 8002c76:	6809      	ldr	r1, [r1, #0]
 8002c78:	6800      	ldr	r0, [r0, #0]
 8002c7a:	f7ff fa71 	bl	8002160 <build_response_frame>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	f000 85dd 	beq.w	8003840 <process_command+0xdbc>
				UART_TX_FSend("%s", response_buffer);
 8002c86:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002c8a:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002c8e:	6819      	ldr	r1, [r3, #0]
 8002c90:	486a      	ldr	r0, [pc, #424]	@ (8002e3c <process_command+0x3b8>)
 8002c92:	f7fd fcf5 	bl	8000680 <UART_TX_FSend>
		break;
 8002c96:	f000 bdd3 	b.w	8003840 <process_command+0xdbc>

	case RDARC_CMD:
		// Read archived data by time offset (5 digits)
	{
		if (frame->params_len != PARAM_LEN_RDARC) {
 8002c9a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002c9e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 8002ca8:	2b05      	cmp	r3, #5
 8002caa:	d003      	beq.n	8002cb4 <process_command+0x230>
			error = WRLEN;
 8002cac:	2302      	movs	r3, #2
 8002cae:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
 8002cb2:	e0fb      	b.n	8002eac <process_command+0x428>
		} else {
			// Parse time offset parameter (5 ASCII digits)
			uint32_t time_offset = 0;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
			for (int i = 0; i < 5; i++) {
 8002cba:	2300      	movs	r3, #0
 8002cbc:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8002cc0:	e02a      	b.n	8002d18 <process_command+0x294>
				char digit = frame->params[i];
 8002cc2:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002cc6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8002cd0:	4413      	add	r3, r2
 8002cd2:	f203 130d 	addw	r3, r3, #269	@ 0x10d
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
				if (digit < '0' || digit > '9') {
 8002cdc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ce0:	2b2f      	cmp	r3, #47	@ 0x2f
 8002ce2:	d903      	bls.n	8002cec <process_command+0x268>
 8002ce4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ce8:	2b39      	cmp	r3, #57	@ 0x39
 8002cea:	d903      	bls.n	8002cf4 <process_command+0x270>
					error = WRCMD;
 8002cec:	2301      	movs	r3, #1
 8002cee:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
					break;
 8002cf2:	e015      	b.n	8002d20 <process_command+0x29c>
				}
				time_offset = time_offset * 10 + (digit - '0');
 8002cf4:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	4413      	add	r3, r2
 8002cfe:	005b      	lsls	r3, r3, #1
 8002d00:	461a      	mov	r2, r3
 8002d02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d06:	4413      	add	r3, r2
 8002d08:	3b30      	subs	r3, #48	@ 0x30
 8002d0a:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
			for (int i = 0; i < 5; i++) {
 8002d0e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8002d12:	3301      	adds	r3, #1
 8002d14:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8002d18:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8002d1c:	2b04      	cmp	r3, #4
 8002d1e:	ddd0      	ble.n	8002cc2 <process_command+0x23e>
			}

			if (!error) {
 8002d20:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	f040 80c1 	bne.w	8002eac <process_command+0x428>
				// Validate time offset range: 00001 - Tmax = 600 * Tint
				extern volatile uint32_t timer_interval;
				uint32_t max_offset = COLOR_BUFFER_SIZE * timer_interval;
 8002d2a:	4b46      	ldr	r3, [pc, #280]	@ (8002e44 <process_command+0x3c0>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8002d32:	fb02 f303 	mul.w	r3, r2, r3
 8002d36:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
				if (time_offset == 0 || time_offset > max_offset) {
 8002d3a:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d005      	beq.n	8002d4e <process_command+0x2ca>
 8002d42:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002d46:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002d4a:	429a      	cmp	r2, r3
 8002d4c:	d931      	bls.n	8002db2 <process_command+0x32e>
					sprintf(data_buffer, "ANSOUTOFRANGE");
 8002d4e:	f107 0310 	add.w	r3, r7, #16
 8002d52:	493d      	ldr	r1, [pc, #244]	@ (8002e48 <process_command+0x3c4>)
 8002d54:	4618      	mov	r0, r3
 8002d56:	f006 fea5 	bl	8009aa4 <siprintf>
					if (build_response_frame(response_buffer, response_size,
					DEVICE_ID, frame->sender, frame->frame_id, data_buffer,
 8002d5a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002d5e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002d62:	681c      	ldr	r4, [r3, #0]
					if (build_response_frame(response_buffer, response_size,
 8002d64:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002d68:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	7a9b      	ldrb	r3, [r3, #10]
 8002d70:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8002d74:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 8002d78:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8002d7c:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 8002d80:	2200      	movs	r2, #0
 8002d82:	9202      	str	r2, [sp, #8]
 8002d84:	f107 0210 	add.w	r2, r7, #16
 8002d88:	9201      	str	r2, [sp, #4]
 8002d8a:	9300      	str	r3, [sp, #0]
 8002d8c:	4623      	mov	r3, r4
 8002d8e:	4a29      	ldr	r2, [pc, #164]	@ (8002e34 <process_command+0x3b0>)
 8002d90:	6809      	ldr	r1, [r1, #0]
 8002d92:	6800      	ldr	r0, [r0, #0]
 8002d94:	f7ff f9e4 	bl	8002160 <build_response_frame>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	f000 8086 	beq.w	8002eac <process_command+0x428>
							0)) {
						UART_TX_FSend("%s", response_buffer);
 8002da0:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002da4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002da8:	6819      	ldr	r1, [r3, #0]
 8002daa:	4824      	ldr	r0, [pc, #144]	@ (8002e3c <process_command+0x3b8>)
 8002dac:	f7fd fc68 	bl	8000680 <UART_TX_FSend>
					if (build_response_frame(response_buffer, response_size,
 8002db0:	e07c      	b.n	8002eac <process_command+0x428>
					}
				} else {
					ColorBufferEntry_t *entry = ColorBuffer_GetByTimeOffset(
 8002db2:	f8d7 0148 	ldr.w	r0, [r7, #328]	@ 0x148
 8002db6:	f7fd fd69 	bl	800088c <ColorBuffer_GetByTimeOffset>
 8002dba:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
							time_offset);
					if (entry != NULL) {
 8002dbe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d042      	beq.n	8002e4c <process_command+0x3c8>
						format_ans_data(data_buffer, sizeof(data_buffer),
 8002dc6:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8002dca:	f107 0310 	add.w	r3, r7, #16
 8002dce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7fe f8c2 	bl	8000f5c <format_ans_data>
								&entry->data);
						if (build_response_frame(response_buffer, response_size,
						DEVICE_ID, frame->sender, frame->frame_id, data_buffer,
 8002dd8:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002ddc:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002de0:	681c      	ldr	r4, [r3, #0]
						if (build_response_frame(response_buffer, response_size,
 8002de2:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002de6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	7a9b      	ldrb	r3, [r3, #10]
 8002dee:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8002df2:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 8002df6:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8002dfa:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 8002dfe:	2200      	movs	r2, #0
 8002e00:	9202      	str	r2, [sp, #8]
 8002e02:	f107 0210 	add.w	r2, r7, #16
 8002e06:	9201      	str	r2, [sp, #4]
 8002e08:	9300      	str	r3, [sp, #0]
 8002e0a:	4623      	mov	r3, r4
 8002e0c:	4a09      	ldr	r2, [pc, #36]	@ (8002e34 <process_command+0x3b0>)
 8002e0e:	6809      	ldr	r1, [r1, #0]
 8002e10:	6800      	ldr	r0, [r0, #0]
 8002e12:	f7ff f9a5 	bl	8002160 <build_response_frame>
 8002e16:	4603      	mov	r3, r0
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d047      	beq.n	8002eac <process_command+0x428>
								0)) {
							UART_TX_FSend("%s", response_buffer);
 8002e1c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002e20:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002e24:	6819      	ldr	r1, [r3, #0]
 8002e26:	4805      	ldr	r0, [pc, #20]	@ (8002e3c <process_command+0x3b8>)
 8002e28:	f7fd fc2a 	bl	8000680 <UART_TX_FSend>
 8002e2c:	e03e      	b.n	8002eac <process_command+0x428>
 8002e2e:	bf00      	nop
 8002e30:	0800a560 	.word	0x0800a560
 8002e34:	0800a510 	.word	0x0800a510
 8002e38:	20002574 	.word	0x20002574
 8002e3c:	0800a55c 	.word	0x0800a55c
 8002e40:	0800a564 	.word	0x0800a564
 8002e44:	20000000 	.word	0x20000000
 8002e48:	0800a570 	.word	0x0800a570
						}
					} else {
						// No data found for given time offset
						sprintf(data_buffer, "ANSNODATA");
 8002e4c:	f107 0310 	add.w	r3, r7, #16
 8002e50:	49c6      	ldr	r1, [pc, #792]	@ (800316c <process_command+0x6e8>)
 8002e52:	4618      	mov	r0, r3
 8002e54:	f006 fe26 	bl	8009aa4 <siprintf>
						if (build_response_frame(response_buffer, response_size,
						DEVICE_ID, frame->sender, frame->frame_id, data_buffer,
 8002e58:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002e5c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002e60:	681c      	ldr	r4, [r3, #0]
						if (build_response_frame(response_buffer, response_size,
 8002e62:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002e66:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	7a9b      	ldrb	r3, [r3, #10]
 8002e6e:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8002e72:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 8002e76:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8002e7a:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 8002e7e:	2200      	movs	r2, #0
 8002e80:	9202      	str	r2, [sp, #8]
 8002e82:	f107 0210 	add.w	r2, r7, #16
 8002e86:	9201      	str	r2, [sp, #4]
 8002e88:	9300      	str	r3, [sp, #0]
 8002e8a:	4623      	mov	r3, r4
 8002e8c:	4ab8      	ldr	r2, [pc, #736]	@ (8003170 <process_command+0x6ec>)
 8002e8e:	6809      	ldr	r1, [r1, #0]
 8002e90:	6800      	ldr	r0, [r0, #0]
 8002e92:	f7ff f965 	bl	8002160 <build_response_frame>
 8002e96:	4603      	mov	r3, r0
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d007      	beq.n	8002eac <process_command+0x428>
								0)) {
							UART_TX_FSend("%s", response_buffer);
 8002e9c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002ea0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002ea4:	6819      	ldr	r1, [r3, #0]
 8002ea6:	48b3      	ldr	r0, [pc, #716]	@ (8003174 <process_command+0x6f0>)
 8002ea8:	f7fd fbea 	bl	8000680 <UART_TX_FSend>
					}
				}
			}
		}

		if (error) {
 8002eac:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	f000 84c7 	beq.w	8003844 <process_command+0xdc0>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 8002eb6:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002eba:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002ebe:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002ec0:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002ec4:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	7a9b      	ldrb	r3, [r3, #10]
 8002ecc:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8002ed0:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 8002ed4:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8002ed8:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 8002edc:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8002ee0:	9202      	str	r2, [sp, #8]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	9201      	str	r2, [sp, #4]
 8002ee6:	9300      	str	r3, [sp, #0]
 8002ee8:	4623      	mov	r3, r4
 8002eea:	4aa1      	ldr	r2, [pc, #644]	@ (8003170 <process_command+0x6ec>)
 8002eec:	6809      	ldr	r1, [r1, #0]
 8002eee:	6800      	ldr	r0, [r0, #0]
 8002ef0:	f7ff f936 	bl	8002160 <build_response_frame>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	f000 84a4 	beq.w	8003844 <process_command+0xdc0>
				UART_TX_FSend("%s", response_buffer);
 8002efc:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002f00:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002f04:	6819      	ldr	r1, [r3, #0]
 8002f06:	489b      	ldr	r0, [pc, #620]	@ (8003174 <process_command+0x6f0>)
 8002f08:	f7fd fbba 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 8002f0c:	f000 bc9a 	b.w	8003844 <process_command+0xdc0>

	case RDHEX_CMD:
		// Read normalized 8-bit color data in HEX format with TIME OFFSET
	{
		// 1. Sprawdzenie długości (teraz będzie zgodna, jak poprawisz protocol.h na 5)
		if (frame->params_len != PARAM_LEN_RDHEX) {
 8002f10:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002f14:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 8002f1e:	2b05      	cmp	r3, #5
 8002f20:	d003      	beq.n	8002f2a <process_command+0x4a6>
			error = WRLEN;
 8002f22:	2302      	movs	r3, #2
 8002f24:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
 8002f28:	e0c2      	b.n	80030b0 <process_command+0x62c>
		} else {
			// 2. Parsowanie parametru (00000 - 99999)
			uint32_t time_offset = 0;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
			for (int i = 0; i < 5; i++) {
 8002f30:	2300      	movs	r3, #0
 8002f32:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8002f36:	e02a      	b.n	8002f8e <process_command+0x50a>
				char digit = frame->params[i];
 8002f38:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002f3c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002f40:	681a      	ldr	r2, [r3, #0]
 8002f42:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002f46:	4413      	add	r3, r2
 8002f48:	f203 130d 	addw	r3, r3, #269	@ 0x10d
 8002f4c:	781b      	ldrb	r3, [r3, #0]
 8002f4e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
				if (digit < '0' || digit > '9') {
 8002f52:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002f56:	2b2f      	cmp	r3, #47	@ 0x2f
 8002f58:	d903      	bls.n	8002f62 <process_command+0x4de>
 8002f5a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002f5e:	2b39      	cmp	r3, #57	@ 0x39
 8002f60:	d903      	bls.n	8002f6a <process_command+0x4e6>
					error = WRCMD;
 8002f62:	2301      	movs	r3, #1
 8002f64:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
					break;
 8002f68:	e015      	b.n	8002f96 <process_command+0x512>
				}
				time_offset = time_offset * 10 + (digit - '0');
 8002f6a:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 8002f6e:	4613      	mov	r3, r2
 8002f70:	009b      	lsls	r3, r3, #2
 8002f72:	4413      	add	r3, r2
 8002f74:	005b      	lsls	r3, r3, #1
 8002f76:	461a      	mov	r2, r3
 8002f78:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002f7c:	4413      	add	r3, r2
 8002f7e:	3b30      	subs	r3, #48	@ 0x30
 8002f80:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
			for (int i = 0; i < 5; i++) {
 8002f84:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002f88:	3301      	adds	r3, #1
 8002f8a:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8002f8e:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002f92:	2b04      	cmp	r3, #4
 8002f94:	ddd0      	ble.n	8002f38 <process_command+0x4b4>
			}

			if (!error) {
 8002f96:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	f040 8088 	bne.w	80030b0 <process_command+0x62c>
				// 3. Pobranie danych
				ColorBufferEntry_t *entry = NULL;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138

				// Obsługa 00000 jako "daj najnowszy"
				if (time_offset == 0) {
 8002fa6:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d104      	bne.n	8002fb8 <process_command+0x534>
					entry = ColorBuffer_GetLatest();
 8002fae:	f7fd fc47 	bl	8000840 <ColorBuffer_GetLatest>
 8002fb2:	f8c7 0138 	str.w	r0, [r7, #312]	@ 0x138
 8002fb6:	e013      	b.n	8002fe0 <process_command+0x55c>
				} else {
					extern volatile uint32_t timer_interval;
					uint32_t max_offset = COLOR_BUFFER_SIZE
							* timer_interval;
 8002fb8:	4b6f      	ldr	r3, [pc, #444]	@ (8003178 <process_command+0x6f4>)
 8002fba:	681b      	ldr	r3, [r3, #0]
					uint32_t max_offset = COLOR_BUFFER_SIZE
 8002fbc:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8002fc0:	fb02 f303 	mul.w	r3, r2, r3
 8002fc4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128

					if (time_offset <= max_offset) {
 8002fc8:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 8002fcc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d805      	bhi.n	8002fe0 <process_command+0x55c>
						entry = ColorBuffer_GetByTimeOffset(time_offset);
 8002fd4:	f8d7 0140 	ldr.w	r0, [r7, #320]	@ 0x140
 8002fd8:	f7fd fc58 	bl	800088c <ColorBuffer_GetByTimeOffset>
 8002fdc:	f8c7 0138 	str.w	r0, [r7, #312]	@ 0x138
					}
				}

				if (entry != NULL) {
 8002fe0:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d033      	beq.n	8003050 <process_command+0x5cc>
					format_hex_data(data_buffer, sizeof(data_buffer),
 8002fe8:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 8002fec:	f107 0310 	add.w	r3, r7, #16
 8002ff0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f7fd ffd3 	bl	8000fa0 <format_hex_data>
							&entry->data);
					if (build_response_frame(response_buffer, response_size,
							DEVICE_ID, frame->sender, frame->frame_id,
 8002ffa:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002ffe:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003002:	681c      	ldr	r4, [r3, #0]
					if (build_response_frame(response_buffer, response_size,
 8003004:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003008:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	7a9b      	ldrb	r3, [r3, #10]
 8003010:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003014:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 8003018:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 800301c:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 8003020:	2200      	movs	r2, #0
 8003022:	9202      	str	r2, [sp, #8]
 8003024:	f107 0210 	add.w	r2, r7, #16
 8003028:	9201      	str	r2, [sp, #4]
 800302a:	9300      	str	r3, [sp, #0]
 800302c:	4623      	mov	r3, r4
 800302e:	4a50      	ldr	r2, [pc, #320]	@ (8003170 <process_command+0x6ec>)
 8003030:	6809      	ldr	r1, [r1, #0]
 8003032:	6800      	ldr	r0, [r0, #0]
 8003034:	f7ff f894 	bl	8002160 <build_response_frame>
 8003038:	4603      	mov	r3, r0
 800303a:	2b00      	cmp	r3, #0
 800303c:	d038      	beq.n	80030b0 <process_command+0x62c>
							data_buffer, 0)) {
						UART_TX_FSend("%s", response_buffer);
 800303e:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003042:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003046:	6819      	ldr	r1, [r3, #0]
 8003048:	484a      	ldr	r0, [pc, #296]	@ (8003174 <process_command+0x6f0>)
 800304a:	f7fd fb19 	bl	8000680 <UART_TX_FSend>
 800304e:	e02f      	b.n	80030b0 <process_command+0x62c>
					}
				} else {
					sprintf(data_buffer, "HEX00000000");
 8003050:	f107 0310 	add.w	r3, r7, #16
 8003054:	4949      	ldr	r1, [pc, #292]	@ (800317c <process_command+0x6f8>)
 8003056:	4618      	mov	r0, r3
 8003058:	f006 fd24 	bl	8009aa4 <siprintf>
					if (build_response_frame(response_buffer, response_size,
							DEVICE_ID, frame->sender, frame->frame_id,
 800305c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003060:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003064:	681c      	ldr	r4, [r3, #0]
					if (build_response_frame(response_buffer, response_size,
 8003066:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800306a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	7a9b      	ldrb	r3, [r3, #10]
 8003072:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003076:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 800307a:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 800307e:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 8003082:	2200      	movs	r2, #0
 8003084:	9202      	str	r2, [sp, #8]
 8003086:	f107 0210 	add.w	r2, r7, #16
 800308a:	9201      	str	r2, [sp, #4]
 800308c:	9300      	str	r3, [sp, #0]
 800308e:	4623      	mov	r3, r4
 8003090:	4a37      	ldr	r2, [pc, #220]	@ (8003170 <process_command+0x6ec>)
 8003092:	6809      	ldr	r1, [r1, #0]
 8003094:	6800      	ldr	r0, [r0, #0]
 8003096:	f7ff f863 	bl	8002160 <build_response_frame>
 800309a:	4603      	mov	r3, r0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d007      	beq.n	80030b0 <process_command+0x62c>
							data_buffer, 0)) {
						UART_TX_FSend("%s", response_buffer);
 80030a0:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80030a4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80030a8:	6819      	ldr	r1, [r3, #0]
 80030aa:	4832      	ldr	r0, [pc, #200]	@ (8003174 <process_command+0x6f0>)
 80030ac:	f7fd fae8 	bl	8000680 <UART_TX_FSend>
					}
				}
			}
		}

		if (error) {
 80030b0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	f000 83c7 	beq.w	8003848 <process_command+0xdc4>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 80030ba:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80030be:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80030c2:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80030c4:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80030c8:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	7a9b      	ldrb	r3, [r3, #10]
 80030d0:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80030d4:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 80030d8:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80030dc:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 80030e0:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 80030e4:	9202      	str	r2, [sp, #8]
 80030e6:	2200      	movs	r2, #0
 80030e8:	9201      	str	r2, [sp, #4]
 80030ea:	9300      	str	r3, [sp, #0]
 80030ec:	4623      	mov	r3, r4
 80030ee:	4a20      	ldr	r2, [pc, #128]	@ (8003170 <process_command+0x6ec>)
 80030f0:	6809      	ldr	r1, [r1, #0]
 80030f2:	6800      	ldr	r0, [r0, #0]
 80030f4:	f7ff f834 	bl	8002160 <build_response_frame>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	f000 83a4 	beq.w	8003848 <process_command+0xdc4>
				UART_TX_FSend("%s", response_buffer);
 8003100:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003104:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003108:	6819      	ldr	r1, [r3, #0]
 800310a:	481a      	ldr	r0, [pc, #104]	@ (8003174 <process_command+0x6f0>)
 800310c:	f7fd fab8 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 8003110:	e39a      	b.n	8003848 <process_command+0xdc4>

	case SETINT_CMD:
		// Set collection interval (5 digits)
	{
		if (frame->params_len != PARAM_LEN_SETINT) {
 8003112:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003116:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 8003120:	2b05      	cmp	r3, #5
 8003122:	d003      	beq.n	800312c <process_command+0x6a8>
			error = WRLEN;
 8003124:	2302      	movs	r3, #2
 8003126:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
 800312a:	e07a      	b.n	8003222 <process_command+0x79e>
		} else {
			// Parse interval parameter (5 ASCII digits)
			uint32_t new_interval = 0;
 800312c:	2300      	movs	r3, #0
 800312e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
			for (int i = 0; i < 5; i++) {
 8003132:	2300      	movs	r3, #0
 8003134:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8003138:	e034      	b.n	80031a4 <process_command+0x720>
				char digit = frame->params[i];
 800313a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800313e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8003148:	4413      	add	r3, r2
 800314a:	f203 130d 	addw	r3, r3, #269	@ 0x10d
 800314e:	781b      	ldrb	r3, [r3, #0]
 8003150:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112
				if (digit < '0' || digit > '9') {
 8003154:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 8003158:	2b2f      	cmp	r3, #47	@ 0x2f
 800315a:	d903      	bls.n	8003164 <process_command+0x6e0>
 800315c:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 8003160:	2b39      	cmp	r3, #57	@ 0x39
 8003162:	d90d      	bls.n	8003180 <process_command+0x6fc>
					error = WRCMD;
 8003164:	2301      	movs	r3, #1
 8003166:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
					break;
 800316a:	e01f      	b.n	80031ac <process_command+0x728>
 800316c:	0800a564 	.word	0x0800a564
 8003170:	0800a510 	.word	0x0800a510
 8003174:	0800a55c 	.word	0x0800a55c
 8003178:	20000000 	.word	0x20000000
 800317c:	0800a580 	.word	0x0800a580
				}
				new_interval = new_interval * 10 + (digit - '0');
 8003180:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8003184:	4613      	mov	r3, r2
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	4413      	add	r3, r2
 800318a:	005b      	lsls	r3, r3, #1
 800318c:	461a      	mov	r2, r3
 800318e:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 8003192:	4413      	add	r3, r2
 8003194:	3b30      	subs	r3, #48	@ 0x30
 8003196:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
			for (int i = 0; i < 5; i++) {
 800319a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800319e:	3301      	adds	r3, #1
 80031a0:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 80031a4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80031a8:	2b04      	cmp	r3, #4
 80031aa:	ddc6      	ble.n	800313a <process_command+0x6b6>
			}

			if (!error && new_interval > 0) {
 80031ac:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d131      	bne.n	8003218 <process_command+0x794>
 80031b4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d02d      	beq.n	8003218 <process_command+0x794>
				extern volatile uint32_t timer_interval;

				timer_interval = new_interval;
 80031bc:	4ab8      	ldr	r2, [pc, #736]	@ (80034a0 <process_command+0xa1c>)
 80031be:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80031c2:	6013      	str	r3, [r2, #0]

				if (build_response_frame(response_buffer, response_size,
				DEVICE_ID, frame->sender, frame->frame_id, RESP_OK, 0)) {
 80031c4:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80031c8:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80031cc:	681a      	ldr	r2, [r3, #0]
				if (build_response_frame(response_buffer, response_size,
 80031ce:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80031d2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	7a9b      	ldrb	r3, [r3, #10]
 80031da:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 80031de:	f5a1 71a6 	sub.w	r1, r1, #332	@ 0x14c
 80031e2:	f507 70a8 	add.w	r0, r7, #336	@ 0x150
 80031e6:	f5a0 70a4 	sub.w	r0, r0, #328	@ 0x148
 80031ea:	2400      	movs	r4, #0
 80031ec:	9402      	str	r4, [sp, #8]
 80031ee:	4cad      	ldr	r4, [pc, #692]	@ (80034a4 <process_command+0xa20>)
 80031f0:	9401      	str	r4, [sp, #4]
 80031f2:	9300      	str	r3, [sp, #0]
 80031f4:	4613      	mov	r3, r2
 80031f6:	4aac      	ldr	r2, [pc, #688]	@ (80034a8 <process_command+0xa24>)
 80031f8:	6809      	ldr	r1, [r1, #0]
 80031fa:	6800      	ldr	r0, [r0, #0]
 80031fc:	f7fe ffb0 	bl	8002160 <build_response_frame>
 8003200:	4603      	mov	r3, r0
 8003202:	2b00      	cmp	r3, #0
 8003204:	d00c      	beq.n	8003220 <process_command+0x79c>
					UART_TX_FSend("%s", response_buffer);
 8003206:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800320a:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800320e:	6819      	ldr	r1, [r3, #0]
 8003210:	48a6      	ldr	r0, [pc, #664]	@ (80034ac <process_command+0xa28>)
 8003212:	f7fd fa35 	bl	8000680 <UART_TX_FSend>
			if (!error && new_interval > 0) {
 8003216:	e003      	b.n	8003220 <process_command+0x79c>
				}
			} else {
				error = WRCMD;
 8003218:	2301      	movs	r3, #1
 800321a:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
 800321e:	e000      	b.n	8003222 <process_command+0x79e>
			if (!error && new_interval > 0) {
 8003220:	bf00      	nop
			}
		}

		if (error) {
 8003222:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003226:	2b00      	cmp	r3, #0
 8003228:	f000 8310 	beq.w	800384c <process_command+0xdc8>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 800322c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003230:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003234:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8003236:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800323a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	7a9b      	ldrb	r3, [r3, #10]
 8003242:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003246:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 800324a:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 800324e:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 8003252:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8003256:	9202      	str	r2, [sp, #8]
 8003258:	2200      	movs	r2, #0
 800325a:	9201      	str	r2, [sp, #4]
 800325c:	9300      	str	r3, [sp, #0]
 800325e:	4623      	mov	r3, r4
 8003260:	4a91      	ldr	r2, [pc, #580]	@ (80034a8 <process_command+0xa24>)
 8003262:	6809      	ldr	r1, [r1, #0]
 8003264:	6800      	ldr	r0, [r0, #0]
 8003266:	f7fe ff7b 	bl	8002160 <build_response_frame>
 800326a:	4603      	mov	r3, r0
 800326c:	2b00      	cmp	r3, #0
 800326e:	f000 82ed 	beq.w	800384c <process_command+0xdc8>
				UART_TX_FSend("%s", response_buffer);
 8003272:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003276:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800327a:	6819      	ldr	r1, [r3, #0]
 800327c:	488b      	ldr	r0, [pc, #556]	@ (80034ac <process_command+0xa28>)
 800327e:	f7fd f9ff 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 8003282:	e2e3      	b.n	800384c <process_command+0xdc8>

	case GETINT_CMD:
		// Get current collection interval
	{
		extern volatile uint32_t timer_interval;
		sprintf(data_buffer, "%05lu", timer_interval);
 8003284:	4b86      	ldr	r3, [pc, #536]	@ (80034a0 <process_command+0xa1c>)
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	f107 0310 	add.w	r3, r7, #16
 800328c:	4988      	ldr	r1, [pc, #544]	@ (80034b0 <process_command+0xa2c>)
 800328e:	4618      	mov	r0, r3
 8003290:	f006 fc08 	bl	8009aa4 <siprintf>
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, data_buffer, 0)) {
 8003294:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003298:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800329c:	681c      	ldr	r4, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 800329e:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80032a2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	7a9b      	ldrb	r3, [r3, #10]
 80032aa:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80032ae:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 80032b2:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80032b6:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 80032ba:	2200      	movs	r2, #0
 80032bc:	9202      	str	r2, [sp, #8]
 80032be:	f107 0210 	add.w	r2, r7, #16
 80032c2:	9201      	str	r2, [sp, #4]
 80032c4:	9300      	str	r3, [sp, #0]
 80032c6:	4623      	mov	r3, r4
 80032c8:	4a77      	ldr	r2, [pc, #476]	@ (80034a8 <process_command+0xa24>)
 80032ca:	6809      	ldr	r1, [r1, #0]
 80032cc:	6800      	ldr	r0, [r0, #0]
 80032ce:	f7fe ff47 	bl	8002160 <build_response_frame>
 80032d2:	4603      	mov	r3, r0
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	f000 82bb 	beq.w	8003850 <process_command+0xdcc>
			UART_TX_FSend("%s", response_buffer);
 80032da:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80032de:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80032e2:	6819      	ldr	r1, [r3, #0]
 80032e4:	4871      	ldr	r0, [pc, #452]	@ (80034ac <process_command+0xa28>)
 80032e6:	f7fd f9cb 	bl	8000680 <UART_TX_FSend>
		}
	}
		break;
 80032ea:	e2b1      	b.n	8003850 <process_command+0xdcc>

	case SETGAIN_CMD:
		// Set gain index (1 digit: 0-3)
	{
		if (frame->params_len != PARAM_LEN_SETGAIN) {
 80032ec:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80032f0:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d003      	beq.n	8003306 <process_command+0x882>
			error = WRLEN;
 80032fe:	2302      	movs	r3, #2
 8003300:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
 8003304:	e04b      	b.n	800339e <process_command+0x91a>
		} else {
			char gain_char = frame->params[0];
 8003306:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800330a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 8003314:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
			if (gain_char >= '0' && gain_char <= '3') {
 8003318:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 800331c:	2b2f      	cmp	r3, #47	@ 0x2f
 800331e:	d93b      	bls.n	8003398 <process_command+0x914>
 8003320:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8003324:	2b33      	cmp	r3, #51	@ 0x33
 8003326:	d837      	bhi.n	8003398 <process_command+0x914>
				current_gain_index = gain_char - '0';
 8003328:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 800332c:	3b30      	subs	r3, #48	@ 0x30
 800332e:	b2da      	uxtb	r2, r3
 8003330:	4b60      	ldr	r3, [pc, #384]	@ (80034b4 <process_command+0xa30>)
 8003332:	701a      	strb	r2, [r3, #0]
				TCS34725_WriteReg(&hi2c1, TCS34725_CONTROL, current_gain_index);
 8003334:	4b5f      	ldr	r3, [pc, #380]	@ (80034b4 <process_command+0xa30>)
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	b2db      	uxtb	r3, r3
 800333a:	461a      	mov	r2, r3
 800333c:	210f      	movs	r1, #15
 800333e:	485e      	ldr	r0, [pc, #376]	@ (80034b8 <process_command+0xa34>)
 8003340:	f000 fb7a 	bl	8003a38 <TCS34725_WriteReg>
				if (build_response_frame(response_buffer, response_size,
				DEVICE_ID, frame->sender, frame->frame_id, RESP_OK, 0)) {
 8003344:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003348:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800334c:	681a      	ldr	r2, [r3, #0]
				if (build_response_frame(response_buffer, response_size,
 800334e:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003352:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	7a9b      	ldrb	r3, [r3, #10]
 800335a:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 800335e:	f5a1 71a6 	sub.w	r1, r1, #332	@ 0x14c
 8003362:	f507 70a8 	add.w	r0, r7, #336	@ 0x150
 8003366:	f5a0 70a4 	sub.w	r0, r0, #328	@ 0x148
 800336a:	2400      	movs	r4, #0
 800336c:	9402      	str	r4, [sp, #8]
 800336e:	4c4d      	ldr	r4, [pc, #308]	@ (80034a4 <process_command+0xa20>)
 8003370:	9401      	str	r4, [sp, #4]
 8003372:	9300      	str	r3, [sp, #0]
 8003374:	4613      	mov	r3, r2
 8003376:	4a4c      	ldr	r2, [pc, #304]	@ (80034a8 <process_command+0xa24>)
 8003378:	6809      	ldr	r1, [r1, #0]
 800337a:	6800      	ldr	r0, [r0, #0]
 800337c:	f7fe fef0 	bl	8002160 <build_response_frame>
 8003380:	4603      	mov	r3, r0
 8003382:	2b00      	cmp	r3, #0
 8003384:	d00b      	beq.n	800339e <process_command+0x91a>
					UART_TX_FSend("%s", response_buffer);
 8003386:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800338a:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800338e:	6819      	ldr	r1, [r3, #0]
 8003390:	4846      	ldr	r0, [pc, #280]	@ (80034ac <process_command+0xa28>)
 8003392:	f7fd f975 	bl	8000680 <UART_TX_FSend>
				if (build_response_frame(response_buffer, response_size,
 8003396:	e002      	b.n	800339e <process_command+0x91a>
				}
			} else {
				error = WRCMD;
 8003398:	2301      	movs	r3, #1
 800339a:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
			}
		}

		if (error) {
 800339e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	f000 8256 	beq.w	8003854 <process_command+0xdd0>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 80033a8:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80033ac:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80033b0:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80033b2:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80033b6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	7a9b      	ldrb	r3, [r3, #10]
 80033be:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80033c2:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 80033c6:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80033ca:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 80033ce:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 80033d2:	9202      	str	r2, [sp, #8]
 80033d4:	2200      	movs	r2, #0
 80033d6:	9201      	str	r2, [sp, #4]
 80033d8:	9300      	str	r3, [sp, #0]
 80033da:	4623      	mov	r3, r4
 80033dc:	4a32      	ldr	r2, [pc, #200]	@ (80034a8 <process_command+0xa24>)
 80033de:	6809      	ldr	r1, [r1, #0]
 80033e0:	6800      	ldr	r0, [r0, #0]
 80033e2:	f7fe febd 	bl	8002160 <build_response_frame>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	f000 8233 	beq.w	8003854 <process_command+0xdd0>
				UART_TX_FSend("%s", response_buffer);
 80033ee:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80033f2:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80033f6:	6819      	ldr	r1, [r3, #0]
 80033f8:	482c      	ldr	r0, [pc, #176]	@ (80034ac <process_command+0xa28>)
 80033fa:	f7fd f941 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 80033fe:	e229      	b.n	8003854 <process_command+0xdd0>

	case GETGAIN_CMD:
		// Get current gain index
	{
		sprintf(data_buffer, "%01u", current_gain_index);
 8003400:	4b2c      	ldr	r3, [pc, #176]	@ (80034b4 <process_command+0xa30>)
 8003402:	781b      	ldrb	r3, [r3, #0]
 8003404:	b2db      	uxtb	r3, r3
 8003406:	461a      	mov	r2, r3
 8003408:	f107 0310 	add.w	r3, r7, #16
 800340c:	492b      	ldr	r1, [pc, #172]	@ (80034bc <process_command+0xa38>)
 800340e:	4618      	mov	r0, r3
 8003410:	f006 fb48 	bl	8009aa4 <siprintf>
		TCS34725_WriteReg(&hi2c1, TCS34725_ATIME, TIME_TABLE[current_time_index]);
 8003414:	4b2a      	ldr	r3, [pc, #168]	@ (80034c0 <process_command+0xa3c>)
 8003416:	781b      	ldrb	r3, [r3, #0]
 8003418:	b2db      	uxtb	r3, r3
 800341a:	461a      	mov	r2, r3
 800341c:	4b29      	ldr	r3, [pc, #164]	@ (80034c4 <process_command+0xa40>)
 800341e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003422:	b2db      	uxtb	r3, r3
 8003424:	461a      	mov	r2, r3
 8003426:	2101      	movs	r1, #1
 8003428:	4823      	ldr	r0, [pc, #140]	@ (80034b8 <process_command+0xa34>)
 800342a:	f000 fb05 	bl	8003a38 <TCS34725_WriteReg>
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, data_buffer, 0)) {
 800342e:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003432:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003436:	681c      	ldr	r4, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8003438:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800343c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	7a9b      	ldrb	r3, [r3, #10]
 8003444:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003448:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 800344c:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003450:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 8003454:	2200      	movs	r2, #0
 8003456:	9202      	str	r2, [sp, #8]
 8003458:	f107 0210 	add.w	r2, r7, #16
 800345c:	9201      	str	r2, [sp, #4]
 800345e:	9300      	str	r3, [sp, #0]
 8003460:	4623      	mov	r3, r4
 8003462:	4a11      	ldr	r2, [pc, #68]	@ (80034a8 <process_command+0xa24>)
 8003464:	6809      	ldr	r1, [r1, #0]
 8003466:	6800      	ldr	r0, [r0, #0]
 8003468:	f7fe fe7a 	bl	8002160 <build_response_frame>
 800346c:	4603      	mov	r3, r0
 800346e:	2b00      	cmp	r3, #0
 8003470:	f000 81f2 	beq.w	8003858 <process_command+0xdd4>
			UART_TX_FSend("%s", response_buffer);
 8003474:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003478:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800347c:	6819      	ldr	r1, [r3, #0]
 800347e:	480b      	ldr	r0, [pc, #44]	@ (80034ac <process_command+0xa28>)
 8003480:	f7fd f8fe 	bl	8000680 <UART_TX_FSend>
		}
	}
		break;
 8003484:	e1e8      	b.n	8003858 <process_command+0xdd4>

	case SETTIME_CMD:
		// Set integration time index (1 digit: 0-5)
	{
		if (frame->params_len != PARAM_LEN_SETTIME) {
 8003486:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800348a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 8003494:	2b01      	cmp	r3, #1
 8003496:	d017      	beq.n	80034c8 <process_command+0xa44>
			error = WRLEN;
 8003498:	2302      	movs	r3, #2
 800349a:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
 800349e:	e057      	b.n	8003550 <process_command+0xacc>
 80034a0:	20000000 	.word	0x20000000
 80034a4:	0800a560 	.word	0x0800a560
 80034a8:	0800a510 	.word	0x0800a510
 80034ac:	0800a55c 	.word	0x0800a55c
 80034b0:	0800a58c 	.word	0x0800a58c
 80034b4:	20000004 	.word	0x20000004
 80034b8:	20002324 	.word	0x20002324
 80034bc:	0800a594 	.word	0x0800a594
 80034c0:	20000005 	.word	0x20000005
 80034c4:	0800a79c 	.word	0x0800a79c
		} else {
			char time_char = frame->params[0];
 80034c8:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80034cc:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 80034d6:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
			if (time_char >= '0' && time_char <= '5') {
 80034da:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 80034de:	2b2f      	cmp	r3, #47	@ 0x2f
 80034e0:	d933      	bls.n	800354a <process_command+0xac6>
 80034e2:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 80034e6:	2b35      	cmp	r3, #53	@ 0x35
 80034e8:	d82f      	bhi.n	800354a <process_command+0xac6>
				current_time_index = time_char - '0';
 80034ea:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 80034ee:	3b30      	subs	r3, #48	@ 0x30
 80034f0:	b2da      	uxtb	r2, r3
 80034f2:	4bb5      	ldr	r3, [pc, #724]	@ (80037c8 <process_command+0xd44>)
 80034f4:	701a      	strb	r2, [r3, #0]
				// TODO: Apply integration time setting to TCS34725 sensor
				if (build_response_frame(response_buffer, response_size,
				DEVICE_ID, frame->sender, frame->frame_id, RESP_OK, 0)) {
 80034f6:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80034fa:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80034fe:	681a      	ldr	r2, [r3, #0]
				if (build_response_frame(response_buffer, response_size,
 8003500:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003504:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	7a9b      	ldrb	r3, [r3, #10]
 800350c:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 8003510:	f5a1 71a6 	sub.w	r1, r1, #332	@ 0x14c
 8003514:	f507 70a8 	add.w	r0, r7, #336	@ 0x150
 8003518:	f5a0 70a4 	sub.w	r0, r0, #328	@ 0x148
 800351c:	2400      	movs	r4, #0
 800351e:	9402      	str	r4, [sp, #8]
 8003520:	4caa      	ldr	r4, [pc, #680]	@ (80037cc <process_command+0xd48>)
 8003522:	9401      	str	r4, [sp, #4]
 8003524:	9300      	str	r3, [sp, #0]
 8003526:	4613      	mov	r3, r2
 8003528:	4aa9      	ldr	r2, [pc, #676]	@ (80037d0 <process_command+0xd4c>)
 800352a:	6809      	ldr	r1, [r1, #0]
 800352c:	6800      	ldr	r0, [r0, #0]
 800352e:	f7fe fe17 	bl	8002160 <build_response_frame>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	d00b      	beq.n	8003550 <process_command+0xacc>
					UART_TX_FSend("%s", response_buffer);
 8003538:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800353c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003540:	6819      	ldr	r1, [r3, #0]
 8003542:	48a4      	ldr	r0, [pc, #656]	@ (80037d4 <process_command+0xd50>)
 8003544:	f7fd f89c 	bl	8000680 <UART_TX_FSend>
				if (build_response_frame(response_buffer, response_size,
 8003548:	e002      	b.n	8003550 <process_command+0xacc>
				}
			} else {
				error = WRCMD;
 800354a:	2301      	movs	r3, #1
 800354c:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
			}
		}

		if (error) {
 8003550:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003554:	2b00      	cmp	r3, #0
 8003556:	f000 8181 	beq.w	800385c <process_command+0xdd8>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 800355a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800355e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003562:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8003564:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003568:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	7a9b      	ldrb	r3, [r3, #10]
 8003570:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003574:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 8003578:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 800357c:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 8003580:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8003584:	9202      	str	r2, [sp, #8]
 8003586:	2200      	movs	r2, #0
 8003588:	9201      	str	r2, [sp, #4]
 800358a:	9300      	str	r3, [sp, #0]
 800358c:	4623      	mov	r3, r4
 800358e:	4a90      	ldr	r2, [pc, #576]	@ (80037d0 <process_command+0xd4c>)
 8003590:	6809      	ldr	r1, [r1, #0]
 8003592:	6800      	ldr	r0, [r0, #0]
 8003594:	f7fe fde4 	bl	8002160 <build_response_frame>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	f000 815e 	beq.w	800385c <process_command+0xdd8>
				UART_TX_FSend("%s", response_buffer);
 80035a0:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80035a4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80035a8:	6819      	ldr	r1, [r3, #0]
 80035aa:	488a      	ldr	r0, [pc, #552]	@ (80037d4 <process_command+0xd50>)
 80035ac:	f7fd f868 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 80035b0:	e154      	b.n	800385c <process_command+0xdd8>

	case GETTIME_CMD:
		// Get current integration time index
	{
		sprintf(data_buffer, "%01u", current_time_index);
 80035b2:	4b85      	ldr	r3, [pc, #532]	@ (80037c8 <process_command+0xd44>)
 80035b4:	781b      	ldrb	r3, [r3, #0]
 80035b6:	b2db      	uxtb	r3, r3
 80035b8:	461a      	mov	r2, r3
 80035ba:	f107 0310 	add.w	r3, r7, #16
 80035be:	4986      	ldr	r1, [pc, #536]	@ (80037d8 <process_command+0xd54>)
 80035c0:	4618      	mov	r0, r3
 80035c2:	f006 fa6f 	bl	8009aa4 <siprintf>
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, data_buffer, 0)) {
 80035c6:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80035ca:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80035ce:	681c      	ldr	r4, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80035d0:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80035d4:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	7a9b      	ldrb	r3, [r3, #10]
 80035dc:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80035e0:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 80035e4:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80035e8:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 80035ec:	2200      	movs	r2, #0
 80035ee:	9202      	str	r2, [sp, #8]
 80035f0:	f107 0210 	add.w	r2, r7, #16
 80035f4:	9201      	str	r2, [sp, #4]
 80035f6:	9300      	str	r3, [sp, #0]
 80035f8:	4623      	mov	r3, r4
 80035fa:	4a75      	ldr	r2, [pc, #468]	@ (80037d0 <process_command+0xd4c>)
 80035fc:	6809      	ldr	r1, [r1, #0]
 80035fe:	6800      	ldr	r0, [r0, #0]
 8003600:	f7fe fdae 	bl	8002160 <build_response_frame>
 8003604:	4603      	mov	r3, r0
 8003606:	2b00      	cmp	r3, #0
 8003608:	f000 812a 	beq.w	8003860 <process_command+0xddc>
			UART_TX_FSend("%s", response_buffer);
 800360c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003610:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003614:	6819      	ldr	r1, [r3, #0]
 8003616:	486f      	ldr	r0, [pc, #444]	@ (80037d4 <process_command+0xd50>)
 8003618:	f7fd f832 	bl	8000680 <UART_TX_FSend>
		}
	}
		break;
 800361c:	e120      	b.n	8003860 <process_command+0xddc>

	case SETLED_CMD:
		// Set LED state (1 digit: '0' = OFF, '1' = ON)
	{
		if (frame->params_len != PARAM_LEN_SETLED) {
 800361e:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003622:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 800362c:	2b01      	cmp	r3, #1
 800362e:	d003      	beq.n	8003638 <process_command+0xbb4>
			error = WRLEN;
 8003630:	2302      	movs	r3, #2
 8003632:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
 8003636:	e053      	b.n	80036e0 <process_command+0xc5c>
		} else {
			char led_char = frame->params[0];
 8003638:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800363c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 8003646:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
			if (led_char == '0' || led_char == '1') {
 800364a:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 800364e:	2b30      	cmp	r3, #48	@ 0x30
 8003650:	d003      	beq.n	800365a <process_command+0xbd6>
 8003652:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 8003656:	2b31      	cmp	r3, #49	@ 0x31
 8003658:	d13f      	bne.n	80036da <process_command+0xc56>
				led_state = led_char - '0';
 800365a:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 800365e:	3b30      	subs	r3, #48	@ 0x30
 8003660:	b2da      	uxtb	r2, r3
 8003662:	4b5e      	ldr	r3, [pc, #376]	@ (80037dc <process_command+0xd58>)
 8003664:	701a      	strb	r2, [r3, #0]

				// Apply LED state to hardware (PC3 GPIO pin)
				if (led_state == 1) {
 8003666:	4b5d      	ldr	r3, [pc, #372]	@ (80037dc <process_command+0xd58>)
 8003668:	781b      	ldrb	r3, [r3, #0]
 800366a:	b2db      	uxtb	r3, r3
 800366c:	2b01      	cmp	r3, #1
 800366e:	d105      	bne.n	800367c <process_command+0xbf8>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 8003670:	2201      	movs	r2, #1
 8003672:	2108      	movs	r1, #8
 8003674:	485a      	ldr	r0, [pc, #360]	@ (80037e0 <process_command+0xd5c>)
 8003676:	f001 fa83 	bl	8004b80 <HAL_GPIO_WritePin>
 800367a:	e004      	b.n	8003686 <process_command+0xc02>
				} else {
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 800367c:	2200      	movs	r2, #0
 800367e:	2108      	movs	r1, #8
 8003680:	4857      	ldr	r0, [pc, #348]	@ (80037e0 <process_command+0xd5c>)
 8003682:	f001 fa7d 	bl	8004b80 <HAL_GPIO_WritePin>
				}

				if (build_response_frame(response_buffer, response_size,
				DEVICE_ID, frame->sender, frame->frame_id, RESP_OK, 0)) {
 8003686:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800368a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800368e:	681a      	ldr	r2, [r3, #0]
				if (build_response_frame(response_buffer, response_size,
 8003690:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003694:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	7a9b      	ldrb	r3, [r3, #10]
 800369c:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 80036a0:	f5a1 71a6 	sub.w	r1, r1, #332	@ 0x14c
 80036a4:	f507 70a8 	add.w	r0, r7, #336	@ 0x150
 80036a8:	f5a0 70a4 	sub.w	r0, r0, #328	@ 0x148
 80036ac:	2400      	movs	r4, #0
 80036ae:	9402      	str	r4, [sp, #8]
 80036b0:	4c46      	ldr	r4, [pc, #280]	@ (80037cc <process_command+0xd48>)
 80036b2:	9401      	str	r4, [sp, #4]
 80036b4:	9300      	str	r3, [sp, #0]
 80036b6:	4613      	mov	r3, r2
 80036b8:	4a45      	ldr	r2, [pc, #276]	@ (80037d0 <process_command+0xd4c>)
 80036ba:	6809      	ldr	r1, [r1, #0]
 80036bc:	6800      	ldr	r0, [r0, #0]
 80036be:	f7fe fd4f 	bl	8002160 <build_response_frame>
 80036c2:	4603      	mov	r3, r0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d00b      	beq.n	80036e0 <process_command+0xc5c>
					UART_TX_FSend("%s", response_buffer);
 80036c8:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80036cc:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80036d0:	6819      	ldr	r1, [r3, #0]
 80036d2:	4840      	ldr	r0, [pc, #256]	@ (80037d4 <process_command+0xd50>)
 80036d4:	f7fc ffd4 	bl	8000680 <UART_TX_FSend>
				if (build_response_frame(response_buffer, response_size,
 80036d8:	e002      	b.n	80036e0 <process_command+0xc5c>
				}
			} else {
				error = WRCMD;
 80036da:	2301      	movs	r3, #1
 80036dc:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
			}
		}

		if (error) {
 80036e0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	f000 80bd 	beq.w	8003864 <process_command+0xde0>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 80036ea:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80036ee:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80036f2:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80036f4:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80036f8:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	7a9b      	ldrb	r3, [r3, #10]
 8003700:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003704:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 8003708:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 800370c:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 8003710:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8003714:	9202      	str	r2, [sp, #8]
 8003716:	2200      	movs	r2, #0
 8003718:	9201      	str	r2, [sp, #4]
 800371a:	9300      	str	r3, [sp, #0]
 800371c:	4623      	mov	r3, r4
 800371e:	4a2c      	ldr	r2, [pc, #176]	@ (80037d0 <process_command+0xd4c>)
 8003720:	6809      	ldr	r1, [r1, #0]
 8003722:	6800      	ldr	r0, [r0, #0]
 8003724:	f7fe fd1c 	bl	8002160 <build_response_frame>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	f000 809a 	beq.w	8003864 <process_command+0xde0>
				UART_TX_FSend("%s", response_buffer);
 8003730:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003734:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003738:	6819      	ldr	r1, [r3, #0]
 800373a:	4826      	ldr	r0, [pc, #152]	@ (80037d4 <process_command+0xd50>)
 800373c:	f7fc ffa0 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 8003740:	e090      	b.n	8003864 <process_command+0xde0>

	case GETLED_CMD:
		// Get current LED state
	{
		// Read actual LED state from hardware (PC3)
		GPIO_PinState actual_state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3);
 8003742:	2108      	movs	r1, #8
 8003744:	4826      	ldr	r0, [pc, #152]	@ (80037e0 <process_command+0xd5c>)
 8003746:	f001 fa03 	bl	8004b50 <HAL_GPIO_ReadPin>
 800374a:	4603      	mov	r3, r0
 800374c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
		uint8_t actual_led_state = (actual_state == GPIO_PIN_SET) ? 1 : 0;
 8003750:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003754:	2b01      	cmp	r3, #1
 8003756:	bf0c      	ite	eq
 8003758:	2301      	moveq	r3, #1
 800375a:	2300      	movne	r3, #0
 800375c:	b2db      	uxtb	r3, r3
 800375e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

		sprintf(data_buffer, "%01u", actual_led_state);
 8003762:	f897 2116 	ldrb.w	r2, [r7, #278]	@ 0x116
 8003766:	f107 0310 	add.w	r3, r7, #16
 800376a:	491b      	ldr	r1, [pc, #108]	@ (80037d8 <process_command+0xd54>)
 800376c:	4618      	mov	r0, r3
 800376e:	f006 f999 	bl	8009aa4 <siprintf>
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, data_buffer, 0)) {
 8003772:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003776:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800377a:	681c      	ldr	r4, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 800377c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003780:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	7a9b      	ldrb	r3, [r3, #10]
 8003788:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 800378c:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 8003790:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003794:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 8003798:	2200      	movs	r2, #0
 800379a:	9202      	str	r2, [sp, #8]
 800379c:	f107 0210 	add.w	r2, r7, #16
 80037a0:	9201      	str	r2, [sp, #4]
 80037a2:	9300      	str	r3, [sp, #0]
 80037a4:	4623      	mov	r3, r4
 80037a6:	4a0a      	ldr	r2, [pc, #40]	@ (80037d0 <process_command+0xd4c>)
 80037a8:	6809      	ldr	r1, [r1, #0]
 80037aa:	6800      	ldr	r0, [r0, #0]
 80037ac:	f7fe fcd8 	bl	8002160 <build_response_frame>
 80037b0:	4603      	mov	r3, r0
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d058      	beq.n	8003868 <process_command+0xde4>
			UART_TX_FSend("%s", response_buffer);
 80037b6:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80037ba:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80037be:	6819      	ldr	r1, [r3, #0]
 80037c0:	4804      	ldr	r0, [pc, #16]	@ (80037d4 <process_command+0xd50>)
 80037c2:	f7fc ff5d 	bl	8000680 <UART_TX_FSend>
		}
	}
		break;
 80037c6:	e04f      	b.n	8003868 <process_command+0xde4>
 80037c8:	20000005 	.word	0x20000005
 80037cc:	0800a560 	.word	0x0800a560
 80037d0:	0800a510 	.word	0x0800a510
 80037d4:	0800a55c 	.word	0x0800a55c
 80037d8:	0800a594 	.word	0x0800a594
 80037dc:	20002444 	.word	0x20002444
 80037e0:	40020800 	.word	0x40020800

	default:
		// Unknown command
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, NULL, WRCMD)) {
 80037e4:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80037e8:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80037ec:	681a      	ldr	r2, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80037ee:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80037f2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	7a9b      	ldrb	r3, [r3, #10]
 80037fa:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 80037fe:	f5a1 71a6 	sub.w	r1, r1, #332	@ 0x14c
 8003802:	f507 70a8 	add.w	r0, r7, #336	@ 0x150
 8003806:	f5a0 70a4 	sub.w	r0, r0, #328	@ 0x148
 800380a:	2401      	movs	r4, #1
 800380c:	9402      	str	r4, [sp, #8]
 800380e:	2400      	movs	r4, #0
 8003810:	9401      	str	r4, [sp, #4]
 8003812:	9300      	str	r3, [sp, #0]
 8003814:	4613      	mov	r3, r2
 8003816:	4a18      	ldr	r2, [pc, #96]	@ (8003878 <process_command+0xdf4>)
 8003818:	6809      	ldr	r1, [r1, #0]
 800381a:	6800      	ldr	r0, [r0, #0]
 800381c:	f7fe fca0 	bl	8002160 <build_response_frame>
 8003820:	4603      	mov	r3, r0
 8003822:	2b00      	cmp	r3, #0
 8003824:	d022      	beq.n	800386c <process_command+0xde8>
			UART_TX_FSend("%s", response_buffer);
 8003826:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800382a:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800382e:	6819      	ldr	r1, [r3, #0]
 8003830:	4812      	ldr	r0, [pc, #72]	@ (800387c <process_command+0xdf8>)
 8003832:	f7fc ff25 	bl	8000680 <UART_TX_FSend>
		}
		break;
 8003836:	e019      	b.n	800386c <process_command+0xde8>
		break;
 8003838:	bf00      	nop
 800383a:	e018      	b.n	800386e <process_command+0xdea>
		break;
 800383c:	bf00      	nop
 800383e:	e016      	b.n	800386e <process_command+0xdea>
		break;
 8003840:	bf00      	nop
 8003842:	e014      	b.n	800386e <process_command+0xdea>
		break;
 8003844:	bf00      	nop
 8003846:	e012      	b.n	800386e <process_command+0xdea>
		break;
 8003848:	bf00      	nop
 800384a:	e010      	b.n	800386e <process_command+0xdea>
		break;
 800384c:	bf00      	nop
 800384e:	e00e      	b.n	800386e <process_command+0xdea>
		break;
 8003850:	bf00      	nop
 8003852:	e00c      	b.n	800386e <process_command+0xdea>
		break;
 8003854:	bf00      	nop
 8003856:	e00a      	b.n	800386e <process_command+0xdea>
		break;
 8003858:	bf00      	nop
 800385a:	e008      	b.n	800386e <process_command+0xdea>
		break;
 800385c:	bf00      	nop
 800385e:	e006      	b.n	800386e <process_command+0xdea>
		break;
 8003860:	bf00      	nop
 8003862:	e004      	b.n	800386e <process_command+0xdea>
		break;
 8003864:	bf00      	nop
 8003866:	e002      	b.n	800386e <process_command+0xdea>
		break;
 8003868:	bf00      	nop
 800386a:	e000      	b.n	800386e <process_command+0xdea>
		break;
 800386c:	bf00      	nop
	}
}
 800386e:	bf00      	nop
 8003870:	f507 77aa 	add.w	r7, r7, #340	@ 0x154
 8003874:	46bd      	mov	sp, r7
 8003876:	bd90      	pop	{r4, r7, pc}
 8003878:	0800a510 	.word	0x0800a510
 800387c:	0800a55c 	.word	0x0800a55c

08003880 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b082      	sub	sp, #8
 8003884:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003886:	2300      	movs	r3, #0
 8003888:	607b      	str	r3, [r7, #4]
 800388a:	4b10      	ldr	r3, [pc, #64]	@ (80038cc <HAL_MspInit+0x4c>)
 800388c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800388e:	4a0f      	ldr	r2, [pc, #60]	@ (80038cc <HAL_MspInit+0x4c>)
 8003890:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003894:	6453      	str	r3, [r2, #68]	@ 0x44
 8003896:	4b0d      	ldr	r3, [pc, #52]	@ (80038cc <HAL_MspInit+0x4c>)
 8003898:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800389a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800389e:	607b      	str	r3, [r7, #4]
 80038a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80038a2:	2300      	movs	r3, #0
 80038a4:	603b      	str	r3, [r7, #0]
 80038a6:	4b09      	ldr	r3, [pc, #36]	@ (80038cc <HAL_MspInit+0x4c>)
 80038a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038aa:	4a08      	ldr	r2, [pc, #32]	@ (80038cc <HAL_MspInit+0x4c>)
 80038ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80038b2:	4b06      	ldr	r3, [pc, #24]	@ (80038cc <HAL_MspInit+0x4c>)
 80038b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038ba:	603b      	str	r3, [r7, #0]
 80038bc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80038be:	2007      	movs	r0, #7
 80038c0:	f000 fbe6 	bl	8004090 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80038c4:	bf00      	nop
 80038c6:	3708      	adds	r7, #8
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	40023800 	.word	0x40023800

080038d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80038d0:	b480      	push	{r7}
 80038d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80038d4:	bf00      	nop
 80038d6:	e7fd      	b.n	80038d4 <NMI_Handler+0x4>

080038d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80038d8:	b480      	push	{r7}
 80038da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80038dc:	bf00      	nop
 80038de:	e7fd      	b.n	80038dc <HardFault_Handler+0x4>

080038e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80038e0:	b480      	push	{r7}
 80038e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80038e4:	bf00      	nop
 80038e6:	e7fd      	b.n	80038e4 <MemManage_Handler+0x4>

080038e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80038e8:	b480      	push	{r7}
 80038ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80038ec:	bf00      	nop
 80038ee:	e7fd      	b.n	80038ec <BusFault_Handler+0x4>

080038f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80038f0:	b480      	push	{r7}
 80038f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80038f4:	bf00      	nop
 80038f6:	e7fd      	b.n	80038f4 <UsageFault_Handler+0x4>

080038f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80038f8:	b480      	push	{r7}
 80038fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80038fc:	bf00      	nop
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr

08003906 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003906:	b480      	push	{r7}
 8003908:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800390a:	bf00      	nop
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr

08003914 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003914:	b480      	push	{r7}
 8003916:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003918:	bf00      	nop
 800391a:	46bd      	mov	sp, r7
 800391c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003920:	4770      	bx	lr

08003922 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003922:	b580      	push	{r7, lr}
 8003924:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003926:	f000 fa9f 	bl	8003e68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800392a:	bf00      	nop
 800392c:	bd80      	pop	{r7, pc}
	...

08003930 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8003934:	4802      	ldr	r0, [pc, #8]	@ (8003940 <DMA1_Stream0_IRQHandler+0x10>)
 8003936:	f000 fd2d 	bl	8004394 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800393a:	bf00      	nop
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	20002378 	.word	0x20002378

08003944 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8003948:	4802      	ldr	r0, [pc, #8]	@ (8003954 <DMA1_Stream6_IRQHandler+0x10>)
 800394a:	f000 fd23 	bl	8004394 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800394e:	bf00      	nop
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	200023d8 	.word	0x200023d8

08003958 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800395c:	4802      	ldr	r0, [pc, #8]	@ (8003968 <I2C1_EV_IRQHandler+0x10>)
 800395e:	f001 fdb3 	bl	80054c8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8003962:	bf00      	nop
 8003964:	bd80      	pop	{r7, pc}
 8003966:	bf00      	nop
 8003968:	20002324 	.word	0x20002324

0800396c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003970:	4802      	ldr	r0, [pc, #8]	@ (800397c <I2C1_ER_IRQHandler+0x10>)
 8003972:	f001 ff1a 	bl	80057aa <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8003976:	bf00      	nop
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	20002324 	.word	0x20002324

08003980 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003984:	4802      	ldr	r0, [pc, #8]	@ (8003990 <USART2_IRQHandler+0x10>)
 8003986:	f005 f94f 	bl	8008c28 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800398a:	bf00      	nop
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	200025bc 	.word	0x200025bc

08003994 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003998:	4802      	ldr	r0, [pc, #8]	@ (80039a4 <TIM3_IRQHandler+0x10>)
 800399a:	f004 fcea 	bl	8008372 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800399e:	bf00      	nop
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	20002574 	.word	0x20002574

080039a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b086      	sub	sp, #24
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80039b0:	4a14      	ldr	r2, [pc, #80]	@ (8003a04 <_sbrk+0x5c>)
 80039b2:	4b15      	ldr	r3, [pc, #84]	@ (8003a08 <_sbrk+0x60>)
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80039bc:	4b13      	ldr	r3, [pc, #76]	@ (8003a0c <_sbrk+0x64>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d102      	bne.n	80039ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80039c4:	4b11      	ldr	r3, [pc, #68]	@ (8003a0c <_sbrk+0x64>)
 80039c6:	4a12      	ldr	r2, [pc, #72]	@ (8003a10 <_sbrk+0x68>)
 80039c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80039ca:	4b10      	ldr	r3, [pc, #64]	@ (8003a0c <_sbrk+0x64>)
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	4413      	add	r3, r2
 80039d2:	693a      	ldr	r2, [r7, #16]
 80039d4:	429a      	cmp	r2, r3
 80039d6:	d207      	bcs.n	80039e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80039d8:	f006 f8c2 	bl	8009b60 <__errno>
 80039dc:	4603      	mov	r3, r0
 80039de:	220c      	movs	r2, #12
 80039e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80039e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80039e6:	e009      	b.n	80039fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80039e8:	4b08      	ldr	r3, [pc, #32]	@ (8003a0c <_sbrk+0x64>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80039ee:	4b07      	ldr	r3, [pc, #28]	@ (8003a0c <_sbrk+0x64>)
 80039f0:	681a      	ldr	r2, [r3, #0]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	4413      	add	r3, r2
 80039f6:	4a05      	ldr	r2, [pc, #20]	@ (8003a0c <_sbrk+0x64>)
 80039f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80039fa:	68fb      	ldr	r3, [r7, #12]
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	3718      	adds	r7, #24
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}
 8003a04:	20020000 	.word	0x20020000
 8003a08:	00000400 	.word	0x00000400
 8003a0c:	20002570 	.word	0x20002570
 8003a10:	20002750 	.word	0x20002750

08003a14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003a14:	b480      	push	{r7}
 8003a16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003a18:	4b06      	ldr	r3, [pc, #24]	@ (8003a34 <SystemInit+0x20>)
 8003a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a1e:	4a05      	ldr	r2, [pc, #20]	@ (8003a34 <SystemInit+0x20>)
 8003a20:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003a24:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003a28:	bf00      	nop
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr
 8003a32:	bf00      	nop
 8003a34:	e000ed00 	.word	0xe000ed00

08003a38 <TCS34725_WriteReg>:

uint8_t dma_buffer[8];

// Funkcja pomocnicza do zapisu rejestru
// Zawsze dodajemy TCS34725_COMMAND_BIT do adresu rejestru
void TCS34725_WriteReg(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t value) {
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b086      	sub	sp, #24
 8003a3c:	af02      	add	r7, sp, #8
 8003a3e:	6078      	str	r0, [r7, #4]
 8003a40:	460b      	mov	r3, r1
 8003a42:	70fb      	strb	r3, [r7, #3]
 8003a44:	4613      	mov	r3, r2
 8003a46:	70bb      	strb	r3, [r7, #2]
    uint8_t data[2];
    data[0] = TCS34725_COMMAND_BIT | reg;
 8003a48:	78fb      	ldrb	r3, [r7, #3]
 8003a4a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003a4e:	b2db      	uxtb	r3, r3
 8003a50:	733b      	strb	r3, [r7, #12]
    data[1] = value;
 8003a52:	78bb      	ldrb	r3, [r7, #2]
 8003a54:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(hi2c, TCS34725_ADDRESS, data, 2, 10);
 8003a56:	f107 020c 	add.w	r2, r7, #12
 8003a5a:	230a      	movs	r3, #10
 8003a5c:	9300      	str	r3, [sp, #0]
 8003a5e:	2302      	movs	r3, #2
 8003a60:	2152      	movs	r1, #82	@ 0x52
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f001 fa00 	bl	8004e68 <HAL_I2C_Master_Transmit>
}
 8003a68:	bf00      	nop
 8003a6a:	3710      	adds	r7, #16
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}

08003a70 <TCS34725_ReadReg8>:

// Funkcja pomocnicza do odczytu rejestru (8-bit)
static uint8_t TCS34725_ReadReg8(I2C_HandleTypeDef *hi2c, uint8_t reg) {
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b086      	sub	sp, #24
 8003a74:	af02      	add	r7, sp, #8
 8003a76:	6078      	str	r0, [r7, #4]
 8003a78:	460b      	mov	r3, r1
 8003a7a:	70fb      	strb	r3, [r7, #3]
    uint8_t cmd = TCS34725_COMMAND_BIT | reg;
 8003a7c:	78fb      	ldrb	r3, [r7, #3]
 8003a7e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003a82:	b2db      	uxtb	r3, r3
 8003a84:	73fb      	strb	r3, [r7, #15]
    uint8_t data = 0;
 8003a86:	2300      	movs	r3, #0
 8003a88:	73bb      	strb	r3, [r7, #14]

    HAL_I2C_Master_Transmit(hi2c, TCS34725_ADDRESS, &cmd, 1, 10);
 8003a8a:	f107 020f 	add.w	r2, r7, #15
 8003a8e:	230a      	movs	r3, #10
 8003a90:	9300      	str	r3, [sp, #0]
 8003a92:	2301      	movs	r3, #1
 8003a94:	2152      	movs	r1, #82	@ 0x52
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f001 f9e6 	bl	8004e68 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(hi2c, TCS34725_ADDRESS, &data, 1, 10);
 8003a9c:	f107 020e 	add.w	r2, r7, #14
 8003aa0:	230a      	movs	r3, #10
 8003aa2:	9300      	str	r3, [sp, #0]
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	2152      	movs	r1, #82	@ 0x52
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	f001 fadb 	bl	8005064 <HAL_I2C_Master_Receive>

    return data;
 8003aae:	7bbb      	ldrb	r3, [r7, #14]
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	3710      	adds	r7, #16
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}

08003ab8 <TCS34725_Init>:

/**
 * @brief Inicjalizacja czujnika
 * @return 1 jeśli OK (znaleziono ID 0x44), 0 jeśli błąd
 */
uint8_t TCS34725_Init(I2C_HandleTypeDef *hi2c) {
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b084      	sub	sp, #16
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
    // 1. Sprawdź ID układu [cite: 813]
    // Oczekiwana wartość dla TCS34725 to 0x44 (dla TCS34727 byłoby 0x4D)
    uint8_t id = TCS34725_ReadReg8(hi2c, TCS34725_ID);
 8003ac0:	2112      	movs	r1, #18
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	f7ff ffd4 	bl	8003a70 <TCS34725_ReadReg8>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	73fb      	strb	r3, [r7, #15]
    if (id != 0x44) {
 8003acc:	7bfb      	ldrb	r3, [r7, #15]
 8003ace:	2b44      	cmp	r3, #68	@ 0x44
 8003ad0:	d001      	beq.n	8003ad6 <TCS34725_Init+0x1e>
        return 0; // Błąd: Nie wykryto czujnika lub zły model
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	e01a      	b.n	8003b0c <TCS34725_Init+0x54>
    }

    // 2. Konfiguracja czasu integracji (np. 154ms) [cite: 720]
    TCS34725_WriteReg(hi2c, TCS34725_ATIME, TCS34725_INTEGRATIONTIME_154MS);
 8003ad6:	22c0      	movs	r2, #192	@ 0xc0
 8003ad8:	2101      	movs	r1, #1
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f7ff ffac 	bl	8003a38 <TCS34725_WriteReg>

    // 3. Konfiguracja wzmocnienia (np. 4x) [cite: 794]
    TCS34725_WriteReg(hi2c, TCS34725_CONTROL, TCS34725_GAIN_4X);
 8003ae0:	2201      	movs	r2, #1
 8003ae2:	210f      	movs	r1, #15
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f7ff ffa7 	bl	8003a38 <TCS34725_WriteReg>

    // 4. Włączenie zasilania (PON) [cite: 705]
    TCS34725_WriteReg(hi2c, TCS34725_ENABLE, TCS34725_ENABLE_PON);
 8003aea:	2201      	movs	r2, #1
 8003aec:	2100      	movs	r1, #0
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f7ff ffa2 	bl	8003a38 <TCS34725_WriteReg>
    HAL_Delay(3); // Wymagane > 2.4ms opóźnienia po PON [cite: 708]
 8003af4:	2003      	movs	r0, #3
 8003af6:	f000 f9d7 	bl	8003ea8 <HAL_Delay>

    // 5. Włączenie przetwornika ADC (AEN) [cite: 705]
    // Utrzymujemy PON i dodajemy AEN
    TCS34725_WriteReg(hi2c, TCS34725_ENABLE, TCS34725_ENABLE_PON | TCS34725_ENABLE_AEN);
 8003afa:	2203      	movs	r2, #3
 8003afc:	2100      	movs	r1, #0
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f7ff ff9a 	bl	8003a38 <TCS34725_WriteReg>

    // Opcjonalnie: Poczekaj na pierwszy pomiar (czas integracji)
    HAL_Delay(154);
 8003b04:	209a      	movs	r0, #154	@ 0x9a
 8003b06:	f000 f9cf 	bl	8003ea8 <HAL_Delay>

    return 1; // Sukces
 8003b0a:	2301      	movs	r3, #1
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3710      	adds	r7, #16
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <TCS34725_ReadRawData>:

/**
 * @brief Odczytuje wszystkie 4 kanały (C, R, G, B)
 * Wykorzystuje Auto-Increment do szybkiego odczytu.
 */
void TCS34725_ReadRawData(I2C_HandleTypeDef *hi2c, TCS34725_Data_t *data) {
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b088      	sub	sp, #32
 8003b18:	af02      	add	r7, sp, #8
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	6039      	str	r1, [r7, #0]
    // Ustawiamy bit COMMAND (0x80) oraz bit AUTO-INCREMENT (0x20)
    // Adres początkowy to 0x14 (CDATAL) [cite: 839]
    uint8_t cmd = TCS34725_COMMAND_BIT | 0x20 | TCS34725_CDATAL;
 8003b1e:	23b4      	movs	r3, #180	@ 0xb4
 8003b20:	75fb      	strb	r3, [r7, #23]
    uint8_t buffer[8];

    // Zapisz adres rejestru, od którego chcemy zacząć czytać
    HAL_I2C_Master_Transmit(hi2c, TCS34725_ADDRESS, &cmd, 1, 10);
 8003b22:	f107 0217 	add.w	r2, r7, #23
 8003b26:	230a      	movs	r3, #10
 8003b28:	9300      	str	r3, [sp, #0]
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	2152      	movs	r1, #82	@ 0x52
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	f001 f99a 	bl	8004e68 <HAL_I2C_Master_Transmit>

    // Odczytaj 8 bajtów (CDATAL, CDATAH, RDATAL, RDATAH, GDATAL, GDATAH, BDATAL, BDATAH)
    HAL_I2C_Master_Receive(hi2c, TCS34725_ADDRESS, buffer, 8, 10);
 8003b34:	f107 020c 	add.w	r2, r7, #12
 8003b38:	230a      	movs	r3, #10
 8003b3a:	9300      	str	r3, [sp, #0]
 8003b3c:	2308      	movs	r3, #8
 8003b3e:	2152      	movs	r1, #82	@ 0x52
 8003b40:	6878      	ldr	r0, [r7, #4]
 8003b42:	f001 fa8f 	bl	8005064 <HAL_I2C_Master_Receive>

    // Złożenie bajtów (Little Endian - najpierw młodszy bajt) [cite: 839]
    data->c = (uint16_t)(buffer[1] << 8) | buffer[0];
 8003b46:	7b7b      	ldrb	r3, [r7, #13]
 8003b48:	021b      	lsls	r3, r3, #8
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	7b3a      	ldrb	r2, [r7, #12]
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	b29a      	uxth	r2, r3
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	801a      	strh	r2, [r3, #0]
    data->r = (uint16_t)(buffer[3] << 8) | buffer[2];
 8003b56:	7bfb      	ldrb	r3, [r7, #15]
 8003b58:	021b      	lsls	r3, r3, #8
 8003b5a:	b29b      	uxth	r3, r3
 8003b5c:	7bba      	ldrb	r2, [r7, #14]
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	b29a      	uxth	r2, r3
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	805a      	strh	r2, [r3, #2]
    data->g = (uint16_t)(buffer[5] << 8) | buffer[4];
 8003b66:	7c7b      	ldrb	r3, [r7, #17]
 8003b68:	021b      	lsls	r3, r3, #8
 8003b6a:	b29b      	uxth	r3, r3
 8003b6c:	7c3a      	ldrb	r2, [r7, #16]
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	b29a      	uxth	r2, r3
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	809a      	strh	r2, [r3, #4]
    data->b = (uint16_t)(buffer[7] << 8) | buffer[6];
 8003b76:	7cfb      	ldrb	r3, [r7, #19]
 8003b78:	021b      	lsls	r3, r3, #8
 8003b7a:	b29b      	uxth	r3, r3
 8003b7c:	7cba      	ldrb	r2, [r7, #18]
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	b29a      	uxth	r2, r3
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	80da      	strh	r2, [r3, #6]
}
 8003b86:	bf00      	nop
 8003b88:	3718      	adds	r7, #24
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
	...

08003b90 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b086      	sub	sp, #24
 8003b94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003b96:	f107 0308 	add.w	r3, r7, #8
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	601a      	str	r2, [r3, #0]
 8003b9e:	605a      	str	r2, [r3, #4]
 8003ba0:	609a      	str	r2, [r3, #8]
 8003ba2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ba4:	463b      	mov	r3, r7
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	601a      	str	r2, [r3, #0]
 8003baa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003bac:	4b1d      	ldr	r3, [pc, #116]	@ (8003c24 <MX_TIM3_Init+0x94>)
 8003bae:	4a1e      	ldr	r2, [pc, #120]	@ (8003c28 <MX_TIM3_Init+0x98>)
 8003bb0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8399;
 8003bb2:	4b1c      	ldr	r3, [pc, #112]	@ (8003c24 <MX_TIM3_Init+0x94>)
 8003bb4:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8003bb8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003bba:	4b1a      	ldr	r3, [pc, #104]	@ (8003c24 <MX_TIM3_Init+0x94>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 8003bc0:	4b18      	ldr	r3, [pc, #96]	@ (8003c24 <MX_TIM3_Init+0x94>)
 8003bc2:	2209      	movs	r2, #9
 8003bc4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003bc6:	4b17      	ldr	r3, [pc, #92]	@ (8003c24 <MX_TIM3_Init+0x94>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003bcc:	4b15      	ldr	r3, [pc, #84]	@ (8003c24 <MX_TIM3_Init+0x94>)
 8003bce:	2200      	movs	r2, #0
 8003bd0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003bd2:	4814      	ldr	r0, [pc, #80]	@ (8003c24 <MX_TIM3_Init+0x94>)
 8003bd4:	f004 fade 	bl	8008194 <HAL_TIM_Base_Init>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d001      	beq.n	8003be2 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8003bde:	f7fd f9b7 	bl	8000f50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003be2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003be6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003be8:	f107 0308 	add.w	r3, r7, #8
 8003bec:	4619      	mov	r1, r3
 8003bee:	480d      	ldr	r0, [pc, #52]	@ (8003c24 <MX_TIM3_Init+0x94>)
 8003bf0:	f004 fcaf 	bl	8008552 <HAL_TIM_ConfigClockSource>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d001      	beq.n	8003bfe <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8003bfa:	f7fd f9a9 	bl	8000f50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c02:	2300      	movs	r3, #0
 8003c04:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003c06:	463b      	mov	r3, r7
 8003c08:	4619      	mov	r1, r3
 8003c0a:	4806      	ldr	r0, [pc, #24]	@ (8003c24 <MX_TIM3_Init+0x94>)
 8003c0c:	f004 fed0 	bl	80089b0 <HAL_TIMEx_MasterConfigSynchronization>
 8003c10:	4603      	mov	r3, r0
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d001      	beq.n	8003c1a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8003c16:	f7fd f99b 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003c1a:	bf00      	nop
 8003c1c:	3718      	adds	r7, #24
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}
 8003c22:	bf00      	nop
 8003c24:	20002574 	.word	0x20002574
 8003c28:	40000400 	.word	0x40000400

08003c2c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a0e      	ldr	r2, [pc, #56]	@ (8003c74 <HAL_TIM_Base_MspInit+0x48>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d115      	bne.n	8003c6a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003c3e:	2300      	movs	r3, #0
 8003c40:	60fb      	str	r3, [r7, #12]
 8003c42:	4b0d      	ldr	r3, [pc, #52]	@ (8003c78 <HAL_TIM_Base_MspInit+0x4c>)
 8003c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c46:	4a0c      	ldr	r2, [pc, #48]	@ (8003c78 <HAL_TIM_Base_MspInit+0x4c>)
 8003c48:	f043 0302 	orr.w	r3, r3, #2
 8003c4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c4e:	4b0a      	ldr	r3, [pc, #40]	@ (8003c78 <HAL_TIM_Base_MspInit+0x4c>)
 8003c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c52:	f003 0302 	and.w	r3, r3, #2
 8003c56:	60fb      	str	r3, [r7, #12]
 8003c58:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	2100      	movs	r1, #0
 8003c5e:	201d      	movs	r0, #29
 8003c60:	f000 fa21 	bl	80040a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003c64:	201d      	movs	r0, #29
 8003c66:	f000 fa3a 	bl	80040de <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003c6a:	bf00      	nop
 8003c6c:	3710      	adds	r7, #16
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}
 8003c72:	bf00      	nop
 8003c74:	40000400 	.word	0x40000400
 8003c78:	40023800 	.word	0x40023800

08003c7c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003c80:	4b11      	ldr	r3, [pc, #68]	@ (8003cc8 <MX_USART2_UART_Init+0x4c>)
 8003c82:	4a12      	ldr	r2, [pc, #72]	@ (8003ccc <MX_USART2_UART_Init+0x50>)
 8003c84:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003c86:	4b10      	ldr	r3, [pc, #64]	@ (8003cc8 <MX_USART2_UART_Init+0x4c>)
 8003c88:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003c8c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003c8e:	4b0e      	ldr	r3, [pc, #56]	@ (8003cc8 <MX_USART2_UART_Init+0x4c>)
 8003c90:	2200      	movs	r2, #0
 8003c92:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003c94:	4b0c      	ldr	r3, [pc, #48]	@ (8003cc8 <MX_USART2_UART_Init+0x4c>)
 8003c96:	2200      	movs	r2, #0
 8003c98:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003c9a:	4b0b      	ldr	r3, [pc, #44]	@ (8003cc8 <MX_USART2_UART_Init+0x4c>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003ca0:	4b09      	ldr	r3, [pc, #36]	@ (8003cc8 <MX_USART2_UART_Init+0x4c>)
 8003ca2:	220c      	movs	r2, #12
 8003ca4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003ca6:	4b08      	ldr	r3, [pc, #32]	@ (8003cc8 <MX_USART2_UART_Init+0x4c>)
 8003ca8:	2200      	movs	r2, #0
 8003caa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003cac:	4b06      	ldr	r3, [pc, #24]	@ (8003cc8 <MX_USART2_UART_Init+0x4c>)
 8003cae:	2200      	movs	r2, #0
 8003cb0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003cb2:	4805      	ldr	r0, [pc, #20]	@ (8003cc8 <MX_USART2_UART_Init+0x4c>)
 8003cb4:	f004 ff0c 	bl	8008ad0 <HAL_UART_Init>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d001      	beq.n	8003cc2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003cbe:	f7fd f947 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003cc2:	bf00      	nop
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	bf00      	nop
 8003cc8:	200025bc 	.word	0x200025bc
 8003ccc:	40004400 	.word	0x40004400

08003cd0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b08a      	sub	sp, #40	@ 0x28
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cd8:	f107 0314 	add.w	r3, r7, #20
 8003cdc:	2200      	movs	r2, #0
 8003cde:	601a      	str	r2, [r3, #0]
 8003ce0:	605a      	str	r2, [r3, #4]
 8003ce2:	609a      	str	r2, [r3, #8]
 8003ce4:	60da      	str	r2, [r3, #12]
 8003ce6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a1d      	ldr	r2, [pc, #116]	@ (8003d64 <HAL_UART_MspInit+0x94>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d133      	bne.n	8003d5a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	613b      	str	r3, [r7, #16]
 8003cf6:	4b1c      	ldr	r3, [pc, #112]	@ (8003d68 <HAL_UART_MspInit+0x98>)
 8003cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cfa:	4a1b      	ldr	r2, [pc, #108]	@ (8003d68 <HAL_UART_MspInit+0x98>)
 8003cfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d00:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d02:	4b19      	ldr	r3, [pc, #100]	@ (8003d68 <HAL_UART_MspInit+0x98>)
 8003d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d0a:	613b      	str	r3, [r7, #16]
 8003d0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d0e:	2300      	movs	r3, #0
 8003d10:	60fb      	str	r3, [r7, #12]
 8003d12:	4b15      	ldr	r3, [pc, #84]	@ (8003d68 <HAL_UART_MspInit+0x98>)
 8003d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d16:	4a14      	ldr	r2, [pc, #80]	@ (8003d68 <HAL_UART_MspInit+0x98>)
 8003d18:	f043 0301 	orr.w	r3, r3, #1
 8003d1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d1e:	4b12      	ldr	r3, [pc, #72]	@ (8003d68 <HAL_UART_MspInit+0x98>)
 8003d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d22:	f003 0301 	and.w	r3, r3, #1
 8003d26:	60fb      	str	r3, [r7, #12]
 8003d28:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003d2a:	230c      	movs	r3, #12
 8003d2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d2e:	2302      	movs	r3, #2
 8003d30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d32:	2300      	movs	r3, #0
 8003d34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d36:	2303      	movs	r3, #3
 8003d38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003d3a:	2307      	movs	r3, #7
 8003d3c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d3e:	f107 0314 	add.w	r3, r7, #20
 8003d42:	4619      	mov	r1, r3
 8003d44:	4809      	ldr	r0, [pc, #36]	@ (8003d6c <HAL_UART_MspInit+0x9c>)
 8003d46:	f000 fd6f 	bl	8004828 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	2100      	movs	r1, #0
 8003d4e:	2026      	movs	r0, #38	@ 0x26
 8003d50:	f000 f9a9 	bl	80040a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003d54:	2026      	movs	r0, #38	@ 0x26
 8003d56:	f000 f9c2 	bl	80040de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003d5a:	bf00      	nop
 8003d5c:	3728      	adds	r7, #40	@ 0x28
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	bf00      	nop
 8003d64:	40004400 	.word	0x40004400
 8003d68:	40023800 	.word	0x40023800
 8003d6c:	40020000 	.word	0x40020000

08003d70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003d70:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003da8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003d74:	f7ff fe4e 	bl	8003a14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003d78:	480c      	ldr	r0, [pc, #48]	@ (8003dac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003d7a:	490d      	ldr	r1, [pc, #52]	@ (8003db0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003d7c:	4a0d      	ldr	r2, [pc, #52]	@ (8003db4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003d7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003d80:	e002      	b.n	8003d88 <LoopCopyDataInit>

08003d82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003d82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003d84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003d86:	3304      	adds	r3, #4

08003d88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003d88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003d8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003d8c:	d3f9      	bcc.n	8003d82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003d8e:	4a0a      	ldr	r2, [pc, #40]	@ (8003db8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003d90:	4c0a      	ldr	r4, [pc, #40]	@ (8003dbc <LoopFillZerobss+0x22>)
  movs r3, #0
 8003d92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003d94:	e001      	b.n	8003d9a <LoopFillZerobss>

08003d96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003d96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003d98:	3204      	adds	r2, #4

08003d9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003d9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003d9c:	d3fb      	bcc.n	8003d96 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003d9e:	f005 fee5 	bl	8009b6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003da2:	f7fd f811 	bl	8000dc8 <main>
  bx  lr    
 8003da6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003da8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003dac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003db0:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8003db4:	0800a80c 	.word	0x0800a80c
  ldr r2, =_sbss
 8003db8:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8003dbc:	20002750 	.word	0x20002750

08003dc0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003dc0:	e7fe      	b.n	8003dc0 <ADC_IRQHandler>
	...

08003dc4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003dc8:	4b0e      	ldr	r3, [pc, #56]	@ (8003e04 <HAL_Init+0x40>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a0d      	ldr	r2, [pc, #52]	@ (8003e04 <HAL_Init+0x40>)
 8003dce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003dd2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003dd4:	4b0b      	ldr	r3, [pc, #44]	@ (8003e04 <HAL_Init+0x40>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a0a      	ldr	r2, [pc, #40]	@ (8003e04 <HAL_Init+0x40>)
 8003dda:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003dde:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003de0:	4b08      	ldr	r3, [pc, #32]	@ (8003e04 <HAL_Init+0x40>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a07      	ldr	r2, [pc, #28]	@ (8003e04 <HAL_Init+0x40>)
 8003de6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003dec:	2003      	movs	r0, #3
 8003dee:	f000 f94f 	bl	8004090 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003df2:	2000      	movs	r0, #0
 8003df4:	f000 f808 	bl	8003e08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003df8:	f7ff fd42 	bl	8003880 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003dfc:	2300      	movs	r3, #0
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	bd80      	pop	{r7, pc}
 8003e02:	bf00      	nop
 8003e04:	40023c00 	.word	0x40023c00

08003e08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b082      	sub	sp, #8
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003e10:	4b12      	ldr	r3, [pc, #72]	@ (8003e5c <HAL_InitTick+0x54>)
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	4b12      	ldr	r3, [pc, #72]	@ (8003e60 <HAL_InitTick+0x58>)
 8003e16:	781b      	ldrb	r3, [r3, #0]
 8003e18:	4619      	mov	r1, r3
 8003e1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003e1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e26:	4618      	mov	r0, r3
 8003e28:	f000 f967 	bl	80040fa <HAL_SYSTICK_Config>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d001      	beq.n	8003e36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	e00e      	b.n	8003e54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2b0f      	cmp	r3, #15
 8003e3a:	d80a      	bhi.n	8003e52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	6879      	ldr	r1, [r7, #4]
 8003e40:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003e44:	f000 f92f 	bl	80040a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003e48:	4a06      	ldr	r2, [pc, #24]	@ (8003e64 <HAL_InitTick+0x5c>)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	e000      	b.n	8003e54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	3708      	adds	r7, #8
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}
 8003e5c:	20000008 	.word	0x20000008
 8003e60:	20000010 	.word	0x20000010
 8003e64:	2000000c 	.word	0x2000000c

08003e68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003e6c:	4b06      	ldr	r3, [pc, #24]	@ (8003e88 <HAL_IncTick+0x20>)
 8003e6e:	781b      	ldrb	r3, [r3, #0]
 8003e70:	461a      	mov	r2, r3
 8003e72:	4b06      	ldr	r3, [pc, #24]	@ (8003e8c <HAL_IncTick+0x24>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4413      	add	r3, r2
 8003e78:	4a04      	ldr	r2, [pc, #16]	@ (8003e8c <HAL_IncTick+0x24>)
 8003e7a:	6013      	str	r3, [r2, #0]
}
 8003e7c:	bf00      	nop
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e84:	4770      	bx	lr
 8003e86:	bf00      	nop
 8003e88:	20000010 	.word	0x20000010
 8003e8c:	20002604 	.word	0x20002604

08003e90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003e90:	b480      	push	{r7}
 8003e92:	af00      	add	r7, sp, #0
  return uwTick;
 8003e94:	4b03      	ldr	r3, [pc, #12]	@ (8003ea4 <HAL_GetTick+0x14>)
 8003e96:	681b      	ldr	r3, [r3, #0]
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea0:	4770      	bx	lr
 8003ea2:	bf00      	nop
 8003ea4:	20002604 	.word	0x20002604

08003ea8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b084      	sub	sp, #16
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003eb0:	f7ff ffee 	bl	8003e90 <HAL_GetTick>
 8003eb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ec0:	d005      	beq.n	8003ece <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8003eec <HAL_Delay+0x44>)
 8003ec4:	781b      	ldrb	r3, [r3, #0]
 8003ec6:	461a      	mov	r2, r3
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	4413      	add	r3, r2
 8003ecc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003ece:	bf00      	nop
 8003ed0:	f7ff ffde 	bl	8003e90 <HAL_GetTick>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	68fa      	ldr	r2, [r7, #12]
 8003edc:	429a      	cmp	r2, r3
 8003ede:	d8f7      	bhi.n	8003ed0 <HAL_Delay+0x28>
  {
  }
}
 8003ee0:	bf00      	nop
 8003ee2:	bf00      	nop
 8003ee4:	3710      	adds	r7, #16
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}
 8003eea:	bf00      	nop
 8003eec:	20000010 	.word	0x20000010

08003ef0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b085      	sub	sp, #20
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	f003 0307 	and.w	r3, r3, #7
 8003efe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f00:	4b0c      	ldr	r3, [pc, #48]	@ (8003f34 <__NVIC_SetPriorityGrouping+0x44>)
 8003f02:	68db      	ldr	r3, [r3, #12]
 8003f04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f06:	68ba      	ldr	r2, [r7, #8]
 8003f08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f18:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003f1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f22:	4a04      	ldr	r2, [pc, #16]	@ (8003f34 <__NVIC_SetPriorityGrouping+0x44>)
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	60d3      	str	r3, [r2, #12]
}
 8003f28:	bf00      	nop
 8003f2a:	3714      	adds	r7, #20
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f32:	4770      	bx	lr
 8003f34:	e000ed00 	.word	0xe000ed00

08003f38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f3c:	4b04      	ldr	r3, [pc, #16]	@ (8003f50 <__NVIC_GetPriorityGrouping+0x18>)
 8003f3e:	68db      	ldr	r3, [r3, #12]
 8003f40:	0a1b      	lsrs	r3, r3, #8
 8003f42:	f003 0307 	and.w	r3, r3, #7
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4e:	4770      	bx	lr
 8003f50:	e000ed00 	.word	0xe000ed00

08003f54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	db0b      	blt.n	8003f7e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f66:	79fb      	ldrb	r3, [r7, #7]
 8003f68:	f003 021f 	and.w	r2, r3, #31
 8003f6c:	4907      	ldr	r1, [pc, #28]	@ (8003f8c <__NVIC_EnableIRQ+0x38>)
 8003f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f72:	095b      	lsrs	r3, r3, #5
 8003f74:	2001      	movs	r0, #1
 8003f76:	fa00 f202 	lsl.w	r2, r0, r2
 8003f7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003f7e:	bf00      	nop
 8003f80:	370c      	adds	r7, #12
 8003f82:	46bd      	mov	sp, r7
 8003f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f88:	4770      	bx	lr
 8003f8a:	bf00      	nop
 8003f8c:	e000e100 	.word	0xe000e100

08003f90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b083      	sub	sp, #12
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	4603      	mov	r3, r0
 8003f98:	6039      	str	r1, [r7, #0]
 8003f9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	db0a      	blt.n	8003fba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	b2da      	uxtb	r2, r3
 8003fa8:	490c      	ldr	r1, [pc, #48]	@ (8003fdc <__NVIC_SetPriority+0x4c>)
 8003faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fae:	0112      	lsls	r2, r2, #4
 8003fb0:	b2d2      	uxtb	r2, r2
 8003fb2:	440b      	add	r3, r1
 8003fb4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003fb8:	e00a      	b.n	8003fd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	b2da      	uxtb	r2, r3
 8003fbe:	4908      	ldr	r1, [pc, #32]	@ (8003fe0 <__NVIC_SetPriority+0x50>)
 8003fc0:	79fb      	ldrb	r3, [r7, #7]
 8003fc2:	f003 030f 	and.w	r3, r3, #15
 8003fc6:	3b04      	subs	r3, #4
 8003fc8:	0112      	lsls	r2, r2, #4
 8003fca:	b2d2      	uxtb	r2, r2
 8003fcc:	440b      	add	r3, r1
 8003fce:	761a      	strb	r2, [r3, #24]
}
 8003fd0:	bf00      	nop
 8003fd2:	370c      	adds	r7, #12
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fda:	4770      	bx	lr
 8003fdc:	e000e100 	.word	0xe000e100
 8003fe0:	e000ed00 	.word	0xe000ed00

08003fe4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b089      	sub	sp, #36	@ 0x24
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	60f8      	str	r0, [r7, #12]
 8003fec:	60b9      	str	r1, [r7, #8]
 8003fee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f003 0307 	and.w	r3, r3, #7
 8003ff6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ff8:	69fb      	ldr	r3, [r7, #28]
 8003ffa:	f1c3 0307 	rsb	r3, r3, #7
 8003ffe:	2b04      	cmp	r3, #4
 8004000:	bf28      	it	cs
 8004002:	2304      	movcs	r3, #4
 8004004:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004006:	69fb      	ldr	r3, [r7, #28]
 8004008:	3304      	adds	r3, #4
 800400a:	2b06      	cmp	r3, #6
 800400c:	d902      	bls.n	8004014 <NVIC_EncodePriority+0x30>
 800400e:	69fb      	ldr	r3, [r7, #28]
 8004010:	3b03      	subs	r3, #3
 8004012:	e000      	b.n	8004016 <NVIC_EncodePriority+0x32>
 8004014:	2300      	movs	r3, #0
 8004016:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004018:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800401c:	69bb      	ldr	r3, [r7, #24]
 800401e:	fa02 f303 	lsl.w	r3, r2, r3
 8004022:	43da      	mvns	r2, r3
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	401a      	ands	r2, r3
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800402c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	fa01 f303 	lsl.w	r3, r1, r3
 8004036:	43d9      	mvns	r1, r3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800403c:	4313      	orrs	r3, r2
         );
}
 800403e:	4618      	mov	r0, r3
 8004040:	3724      	adds	r7, #36	@ 0x24
 8004042:	46bd      	mov	sp, r7
 8004044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004048:	4770      	bx	lr
	...

0800404c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b082      	sub	sp, #8
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	3b01      	subs	r3, #1
 8004058:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800405c:	d301      	bcc.n	8004062 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800405e:	2301      	movs	r3, #1
 8004060:	e00f      	b.n	8004082 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004062:	4a0a      	ldr	r2, [pc, #40]	@ (800408c <SysTick_Config+0x40>)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	3b01      	subs	r3, #1
 8004068:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800406a:	210f      	movs	r1, #15
 800406c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004070:	f7ff ff8e 	bl	8003f90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004074:	4b05      	ldr	r3, [pc, #20]	@ (800408c <SysTick_Config+0x40>)
 8004076:	2200      	movs	r2, #0
 8004078:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800407a:	4b04      	ldr	r3, [pc, #16]	@ (800408c <SysTick_Config+0x40>)
 800407c:	2207      	movs	r2, #7
 800407e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004080:	2300      	movs	r3, #0
}
 8004082:	4618      	mov	r0, r3
 8004084:	3708      	adds	r7, #8
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
 800408a:	bf00      	nop
 800408c:	e000e010 	.word	0xe000e010

08004090 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b082      	sub	sp, #8
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	f7ff ff29 	bl	8003ef0 <__NVIC_SetPriorityGrouping>
}
 800409e:	bf00      	nop
 80040a0:	3708      	adds	r7, #8
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}

080040a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80040a6:	b580      	push	{r7, lr}
 80040a8:	b086      	sub	sp, #24
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	4603      	mov	r3, r0
 80040ae:	60b9      	str	r1, [r7, #8]
 80040b0:	607a      	str	r2, [r7, #4]
 80040b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80040b4:	2300      	movs	r3, #0
 80040b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80040b8:	f7ff ff3e 	bl	8003f38 <__NVIC_GetPriorityGrouping>
 80040bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040be:	687a      	ldr	r2, [r7, #4]
 80040c0:	68b9      	ldr	r1, [r7, #8]
 80040c2:	6978      	ldr	r0, [r7, #20]
 80040c4:	f7ff ff8e 	bl	8003fe4 <NVIC_EncodePriority>
 80040c8:	4602      	mov	r2, r0
 80040ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040ce:	4611      	mov	r1, r2
 80040d0:	4618      	mov	r0, r3
 80040d2:	f7ff ff5d 	bl	8003f90 <__NVIC_SetPriority>
}
 80040d6:	bf00      	nop
 80040d8:	3718      	adds	r7, #24
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}

080040de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040de:	b580      	push	{r7, lr}
 80040e0:	b082      	sub	sp, #8
 80040e2:	af00      	add	r7, sp, #0
 80040e4:	4603      	mov	r3, r0
 80040e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040ec:	4618      	mov	r0, r3
 80040ee:	f7ff ff31 	bl	8003f54 <__NVIC_EnableIRQ>
}
 80040f2:	bf00      	nop
 80040f4:	3708      	adds	r7, #8
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}

080040fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80040fa:	b580      	push	{r7, lr}
 80040fc:	b082      	sub	sp, #8
 80040fe:	af00      	add	r7, sp, #0
 8004100:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f7ff ffa2 	bl	800404c <SysTick_Config>
 8004108:	4603      	mov	r3, r0
}
 800410a:	4618      	mov	r0, r3
 800410c:	3708      	adds	r7, #8
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
	...

08004114 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b086      	sub	sp, #24
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800411c:	2300      	movs	r3, #0
 800411e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004120:	f7ff feb6 	bl	8003e90 <HAL_GetTick>
 8004124:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d101      	bne.n	8004130 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	e099      	b.n	8004264 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2202      	movs	r2, #2
 8004134:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2200      	movs	r2, #0
 800413c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f022 0201 	bic.w	r2, r2, #1
 800414e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004150:	e00f      	b.n	8004172 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004152:	f7ff fe9d 	bl	8003e90 <HAL_GetTick>
 8004156:	4602      	mov	r2, r0
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	1ad3      	subs	r3, r2, r3
 800415c:	2b05      	cmp	r3, #5
 800415e:	d908      	bls.n	8004172 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2220      	movs	r2, #32
 8004164:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2203      	movs	r2, #3
 800416a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e078      	b.n	8004264 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 0301 	and.w	r3, r3, #1
 800417c:	2b00      	cmp	r3, #0
 800417e:	d1e8      	bne.n	8004152 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004188:	697a      	ldr	r2, [r7, #20]
 800418a:	4b38      	ldr	r3, [pc, #224]	@ (800426c <HAL_DMA_Init+0x158>)
 800418c:	4013      	ands	r3, r2
 800418e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	685a      	ldr	r2, [r3, #4]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	689b      	ldr	r3, [r3, #8]
 8004198:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800419e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	691b      	ldr	r3, [r3, #16]
 80041a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	699b      	ldr	r3, [r3, #24]
 80041b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6a1b      	ldr	r3, [r3, #32]
 80041bc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80041be:	697a      	ldr	r2, [r7, #20]
 80041c0:	4313      	orrs	r3, r2
 80041c2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c8:	2b04      	cmp	r3, #4
 80041ca:	d107      	bne.n	80041dc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041d4:	4313      	orrs	r3, r2
 80041d6:	697a      	ldr	r2, [r7, #20]
 80041d8:	4313      	orrs	r3, r2
 80041da:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	697a      	ldr	r2, [r7, #20]
 80041e2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	695b      	ldr	r3, [r3, #20]
 80041ea:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	f023 0307 	bic.w	r3, r3, #7
 80041f2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f8:	697a      	ldr	r2, [r7, #20]
 80041fa:	4313      	orrs	r3, r2
 80041fc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004202:	2b04      	cmp	r3, #4
 8004204:	d117      	bne.n	8004236 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800420a:	697a      	ldr	r2, [r7, #20]
 800420c:	4313      	orrs	r3, r2
 800420e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004214:	2b00      	cmp	r3, #0
 8004216:	d00e      	beq.n	8004236 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	f000 fa89 	bl	8004730 <DMA_CheckFifoParam>
 800421e:	4603      	mov	r3, r0
 8004220:	2b00      	cmp	r3, #0
 8004222:	d008      	beq.n	8004236 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2240      	movs	r2, #64	@ 0x40
 8004228:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2201      	movs	r2, #1
 800422e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004232:	2301      	movs	r3, #1
 8004234:	e016      	b.n	8004264 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	697a      	ldr	r2, [r7, #20]
 800423c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f000 fa40 	bl	80046c4 <DMA_CalcBaseAndBitshift>
 8004244:	4603      	mov	r3, r0
 8004246:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800424c:	223f      	movs	r2, #63	@ 0x3f
 800424e:	409a      	lsls	r2, r3
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2200      	movs	r2, #0
 8004258:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2201      	movs	r2, #1
 800425e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004262:	2300      	movs	r3, #0
}
 8004264:	4618      	mov	r0, r3
 8004266:	3718      	adds	r7, #24
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}
 800426c:	f010803f 	.word	0xf010803f

08004270 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b084      	sub	sp, #16
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800427c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800427e:	f7ff fe07 	bl	8003e90 <HAL_GetTick>
 8004282:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800428a:	b2db      	uxtb	r3, r3
 800428c:	2b02      	cmp	r3, #2
 800428e:	d008      	beq.n	80042a2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2280      	movs	r2, #128	@ 0x80
 8004294:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e052      	b.n	8004348 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f022 0216 	bic.w	r2, r2, #22
 80042b0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	695a      	ldr	r2, [r3, #20]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80042c0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d103      	bne.n	80042d2 <HAL_DMA_Abort+0x62>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d007      	beq.n	80042e2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f022 0208 	bic.w	r2, r2, #8
 80042e0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f022 0201 	bic.w	r2, r2, #1
 80042f0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042f2:	e013      	b.n	800431c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80042f4:	f7ff fdcc 	bl	8003e90 <HAL_GetTick>
 80042f8:	4602      	mov	r2, r0
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	2b05      	cmp	r3, #5
 8004300:	d90c      	bls.n	800431c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2220      	movs	r2, #32
 8004306:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2203      	movs	r2, #3
 800430c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2200      	movs	r2, #0
 8004314:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004318:	2303      	movs	r3, #3
 800431a:	e015      	b.n	8004348 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 0301 	and.w	r3, r3, #1
 8004326:	2b00      	cmp	r3, #0
 8004328:	d1e4      	bne.n	80042f4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800432e:	223f      	movs	r2, #63	@ 0x3f
 8004330:	409a      	lsls	r2, r3
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2201      	movs	r2, #1
 800433a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2200      	movs	r2, #0
 8004342:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004346:	2300      	movs	r3, #0
}
 8004348:	4618      	mov	r0, r3
 800434a:	3710      	adds	r7, #16
 800434c:	46bd      	mov	sp, r7
 800434e:	bd80      	pop	{r7, pc}

08004350 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004350:	b480      	push	{r7}
 8004352:	b083      	sub	sp, #12
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800435e:	b2db      	uxtb	r3, r3
 8004360:	2b02      	cmp	r3, #2
 8004362:	d004      	beq.n	800436e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2280      	movs	r2, #128	@ 0x80
 8004368:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e00c      	b.n	8004388 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2205      	movs	r2, #5
 8004372:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	681a      	ldr	r2, [r3, #0]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f022 0201 	bic.w	r2, r2, #1
 8004384:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004386:	2300      	movs	r3, #0
}
 8004388:	4618      	mov	r0, r3
 800438a:	370c      	adds	r7, #12
 800438c:	46bd      	mov	sp, r7
 800438e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004392:	4770      	bx	lr

08004394 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b086      	sub	sp, #24
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800439c:	2300      	movs	r3, #0
 800439e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80043a0:	4b8e      	ldr	r3, [pc, #568]	@ (80045dc <HAL_DMA_IRQHandler+0x248>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a8e      	ldr	r2, [pc, #568]	@ (80045e0 <HAL_DMA_IRQHandler+0x24c>)
 80043a6:	fba2 2303 	umull	r2, r3, r2, r3
 80043aa:	0a9b      	lsrs	r3, r3, #10
 80043ac:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043b2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80043b4:	693b      	ldr	r3, [r7, #16]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043be:	2208      	movs	r2, #8
 80043c0:	409a      	lsls	r2, r3
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	4013      	ands	r3, r2
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d01a      	beq.n	8004400 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 0304 	and.w	r3, r3, #4
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d013      	beq.n	8004400 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f022 0204 	bic.w	r2, r2, #4
 80043e6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043ec:	2208      	movs	r2, #8
 80043ee:	409a      	lsls	r2, r3
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043f8:	f043 0201 	orr.w	r2, r3, #1
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004404:	2201      	movs	r2, #1
 8004406:	409a      	lsls	r2, r3
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	4013      	ands	r3, r2
 800440c:	2b00      	cmp	r3, #0
 800440e:	d012      	beq.n	8004436 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	695b      	ldr	r3, [r3, #20]
 8004416:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800441a:	2b00      	cmp	r3, #0
 800441c:	d00b      	beq.n	8004436 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004422:	2201      	movs	r2, #1
 8004424:	409a      	lsls	r2, r3
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800442e:	f043 0202 	orr.w	r2, r3, #2
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800443a:	2204      	movs	r2, #4
 800443c:	409a      	lsls	r2, r3
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	4013      	ands	r3, r2
 8004442:	2b00      	cmp	r3, #0
 8004444:	d012      	beq.n	800446c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 0302 	and.w	r3, r3, #2
 8004450:	2b00      	cmp	r3, #0
 8004452:	d00b      	beq.n	800446c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004458:	2204      	movs	r2, #4
 800445a:	409a      	lsls	r2, r3
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004464:	f043 0204 	orr.w	r2, r3, #4
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004470:	2210      	movs	r2, #16
 8004472:	409a      	lsls	r2, r3
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	4013      	ands	r3, r2
 8004478:	2b00      	cmp	r3, #0
 800447a:	d043      	beq.n	8004504 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 0308 	and.w	r3, r3, #8
 8004486:	2b00      	cmp	r3, #0
 8004488:	d03c      	beq.n	8004504 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800448e:	2210      	movs	r2, #16
 8004490:	409a      	lsls	r2, r3
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d018      	beq.n	80044d6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d108      	bne.n	80044c4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d024      	beq.n	8004504 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	4798      	blx	r3
 80044c2:	e01f      	b.n	8004504 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d01b      	beq.n	8004504 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	4798      	blx	r3
 80044d4:	e016      	b.n	8004504 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d107      	bne.n	80044f4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f022 0208 	bic.w	r2, r2, #8
 80044f2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d003      	beq.n	8004504 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004500:	6878      	ldr	r0, [r7, #4]
 8004502:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004508:	2220      	movs	r2, #32
 800450a:	409a      	lsls	r2, r3
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	4013      	ands	r3, r2
 8004510:	2b00      	cmp	r3, #0
 8004512:	f000 808f 	beq.w	8004634 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 0310 	and.w	r3, r3, #16
 8004520:	2b00      	cmp	r3, #0
 8004522:	f000 8087 	beq.w	8004634 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800452a:	2220      	movs	r2, #32
 800452c:	409a      	lsls	r2, r3
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004538:	b2db      	uxtb	r3, r3
 800453a:	2b05      	cmp	r3, #5
 800453c:	d136      	bne.n	80045ac <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f022 0216 	bic.w	r2, r2, #22
 800454c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	695a      	ldr	r2, [r3, #20]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800455c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004562:	2b00      	cmp	r3, #0
 8004564:	d103      	bne.n	800456e <HAL_DMA_IRQHandler+0x1da>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800456a:	2b00      	cmp	r3, #0
 800456c:	d007      	beq.n	800457e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	681a      	ldr	r2, [r3, #0]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f022 0208 	bic.w	r2, r2, #8
 800457c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004582:	223f      	movs	r2, #63	@ 0x3f
 8004584:	409a      	lsls	r2, r3
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2201      	movs	r2, #1
 800458e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2200      	movs	r2, #0
 8004596:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d07e      	beq.n	80046a0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	4798      	blx	r3
        }
        return;
 80045aa:	e079      	b.n	80046a0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d01d      	beq.n	80045f6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d10d      	bne.n	80045e4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d031      	beq.n	8004634 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	4798      	blx	r3
 80045d8:	e02c      	b.n	8004634 <HAL_DMA_IRQHandler+0x2a0>
 80045da:	bf00      	nop
 80045dc:	20000008 	.word	0x20000008
 80045e0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d023      	beq.n	8004634 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045f0:	6878      	ldr	r0, [r7, #4]
 80045f2:	4798      	blx	r3
 80045f4:	e01e      	b.n	8004634 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004600:	2b00      	cmp	r3, #0
 8004602:	d10f      	bne.n	8004624 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f022 0210 	bic.w	r2, r2, #16
 8004612:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2201      	movs	r2, #1
 8004618:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2200      	movs	r2, #0
 8004620:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004628:	2b00      	cmp	r3, #0
 800462a:	d003      	beq.n	8004634 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004630:	6878      	ldr	r0, [r7, #4]
 8004632:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004638:	2b00      	cmp	r3, #0
 800463a:	d032      	beq.n	80046a2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004640:	f003 0301 	and.w	r3, r3, #1
 8004644:	2b00      	cmp	r3, #0
 8004646:	d022      	beq.n	800468e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2205      	movs	r2, #5
 800464c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f022 0201 	bic.w	r2, r2, #1
 800465e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	3301      	adds	r3, #1
 8004664:	60bb      	str	r3, [r7, #8]
 8004666:	697a      	ldr	r2, [r7, #20]
 8004668:	429a      	cmp	r2, r3
 800466a:	d307      	bcc.n	800467c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f003 0301 	and.w	r3, r3, #1
 8004676:	2b00      	cmp	r3, #0
 8004678:	d1f2      	bne.n	8004660 <HAL_DMA_IRQHandler+0x2cc>
 800467a:	e000      	b.n	800467e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800467c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2201      	movs	r2, #1
 8004682:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2200      	movs	r2, #0
 800468a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004692:	2b00      	cmp	r3, #0
 8004694:	d005      	beq.n	80046a2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	4798      	blx	r3
 800469e:	e000      	b.n	80046a2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80046a0:	bf00      	nop
    }
  }
}
 80046a2:	3718      	adds	r7, #24
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}

080046a8 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b083      	sub	sp, #12
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80046b6:	b2db      	uxtb	r3, r3
}
 80046b8:	4618      	mov	r0, r3
 80046ba:	370c      	adds	r7, #12
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr

080046c4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b085      	sub	sp, #20
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	b2db      	uxtb	r3, r3
 80046d2:	3b10      	subs	r3, #16
 80046d4:	4a14      	ldr	r2, [pc, #80]	@ (8004728 <DMA_CalcBaseAndBitshift+0x64>)
 80046d6:	fba2 2303 	umull	r2, r3, r2, r3
 80046da:	091b      	lsrs	r3, r3, #4
 80046dc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80046de:	4a13      	ldr	r2, [pc, #76]	@ (800472c <DMA_CalcBaseAndBitshift+0x68>)
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	4413      	add	r3, r2
 80046e4:	781b      	ldrb	r3, [r3, #0]
 80046e6:	461a      	mov	r2, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2b03      	cmp	r3, #3
 80046f0:	d909      	bls.n	8004706 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80046fa:	f023 0303 	bic.w	r3, r3, #3
 80046fe:	1d1a      	adds	r2, r3, #4
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	659a      	str	r2, [r3, #88]	@ 0x58
 8004704:	e007      	b.n	8004716 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800470e:	f023 0303 	bic.w	r3, r3, #3
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800471a:	4618      	mov	r0, r3
 800471c:	3714      	adds	r7, #20
 800471e:	46bd      	mov	sp, r7
 8004720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004724:	4770      	bx	lr
 8004726:	bf00      	nop
 8004728:	aaaaaaab 	.word	0xaaaaaaab
 800472c:	0800a7c0 	.word	0x0800a7c0

08004730 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004730:	b480      	push	{r7}
 8004732:	b085      	sub	sp, #20
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004738:	2300      	movs	r3, #0
 800473a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004740:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	699b      	ldr	r3, [r3, #24]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d11f      	bne.n	800478a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	2b03      	cmp	r3, #3
 800474e:	d856      	bhi.n	80047fe <DMA_CheckFifoParam+0xce>
 8004750:	a201      	add	r2, pc, #4	@ (adr r2, 8004758 <DMA_CheckFifoParam+0x28>)
 8004752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004756:	bf00      	nop
 8004758:	08004769 	.word	0x08004769
 800475c:	0800477b 	.word	0x0800477b
 8004760:	08004769 	.word	0x08004769
 8004764:	080047ff 	.word	0x080047ff
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800476c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004770:	2b00      	cmp	r3, #0
 8004772:	d046      	beq.n	8004802 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004774:	2301      	movs	r3, #1
 8004776:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004778:	e043      	b.n	8004802 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800477e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004782:	d140      	bne.n	8004806 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004788:	e03d      	b.n	8004806 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	699b      	ldr	r3, [r3, #24]
 800478e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004792:	d121      	bne.n	80047d8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	2b03      	cmp	r3, #3
 8004798:	d837      	bhi.n	800480a <DMA_CheckFifoParam+0xda>
 800479a:	a201      	add	r2, pc, #4	@ (adr r2, 80047a0 <DMA_CheckFifoParam+0x70>)
 800479c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047a0:	080047b1 	.word	0x080047b1
 80047a4:	080047b7 	.word	0x080047b7
 80047a8:	080047b1 	.word	0x080047b1
 80047ac:	080047c9 	.word	0x080047c9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	73fb      	strb	r3, [r7, #15]
      break;
 80047b4:	e030      	b.n	8004818 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047ba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d025      	beq.n	800480e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047c6:	e022      	b.n	800480e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047cc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80047d0:	d11f      	bne.n	8004812 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80047d6:	e01c      	b.n	8004812 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	2b02      	cmp	r3, #2
 80047dc:	d903      	bls.n	80047e6 <DMA_CheckFifoParam+0xb6>
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	2b03      	cmp	r3, #3
 80047e2:	d003      	beq.n	80047ec <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80047e4:	e018      	b.n	8004818 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	73fb      	strb	r3, [r7, #15]
      break;
 80047ea:	e015      	b.n	8004818 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d00e      	beq.n	8004816 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	73fb      	strb	r3, [r7, #15]
      break;
 80047fc:	e00b      	b.n	8004816 <DMA_CheckFifoParam+0xe6>
      break;
 80047fe:	bf00      	nop
 8004800:	e00a      	b.n	8004818 <DMA_CheckFifoParam+0xe8>
      break;
 8004802:	bf00      	nop
 8004804:	e008      	b.n	8004818 <DMA_CheckFifoParam+0xe8>
      break;
 8004806:	bf00      	nop
 8004808:	e006      	b.n	8004818 <DMA_CheckFifoParam+0xe8>
      break;
 800480a:	bf00      	nop
 800480c:	e004      	b.n	8004818 <DMA_CheckFifoParam+0xe8>
      break;
 800480e:	bf00      	nop
 8004810:	e002      	b.n	8004818 <DMA_CheckFifoParam+0xe8>
      break;   
 8004812:	bf00      	nop
 8004814:	e000      	b.n	8004818 <DMA_CheckFifoParam+0xe8>
      break;
 8004816:	bf00      	nop
    }
  } 
  
  return status; 
 8004818:	7bfb      	ldrb	r3, [r7, #15]
}
 800481a:	4618      	mov	r0, r3
 800481c:	3714      	adds	r7, #20
 800481e:	46bd      	mov	sp, r7
 8004820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004824:	4770      	bx	lr
 8004826:	bf00      	nop

08004828 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004828:	b480      	push	{r7}
 800482a:	b089      	sub	sp, #36	@ 0x24
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004832:	2300      	movs	r3, #0
 8004834:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004836:	2300      	movs	r3, #0
 8004838:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800483a:	2300      	movs	r3, #0
 800483c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800483e:	2300      	movs	r3, #0
 8004840:	61fb      	str	r3, [r7, #28]
 8004842:	e165      	b.n	8004b10 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004844:	2201      	movs	r2, #1
 8004846:	69fb      	ldr	r3, [r7, #28]
 8004848:	fa02 f303 	lsl.w	r3, r2, r3
 800484c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	697a      	ldr	r2, [r7, #20]
 8004854:	4013      	ands	r3, r2
 8004856:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004858:	693a      	ldr	r2, [r7, #16]
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	429a      	cmp	r2, r3
 800485e:	f040 8154 	bne.w	8004b0a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	f003 0303 	and.w	r3, r3, #3
 800486a:	2b01      	cmp	r3, #1
 800486c:	d005      	beq.n	800487a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004876:	2b02      	cmp	r3, #2
 8004878:	d130      	bne.n	80048dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004880:	69fb      	ldr	r3, [r7, #28]
 8004882:	005b      	lsls	r3, r3, #1
 8004884:	2203      	movs	r2, #3
 8004886:	fa02 f303 	lsl.w	r3, r2, r3
 800488a:	43db      	mvns	r3, r3
 800488c:	69ba      	ldr	r2, [r7, #24]
 800488e:	4013      	ands	r3, r2
 8004890:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	68da      	ldr	r2, [r3, #12]
 8004896:	69fb      	ldr	r3, [r7, #28]
 8004898:	005b      	lsls	r3, r3, #1
 800489a:	fa02 f303 	lsl.w	r3, r2, r3
 800489e:	69ba      	ldr	r2, [r7, #24]
 80048a0:	4313      	orrs	r3, r2
 80048a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	69ba      	ldr	r2, [r7, #24]
 80048a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80048b0:	2201      	movs	r2, #1
 80048b2:	69fb      	ldr	r3, [r7, #28]
 80048b4:	fa02 f303 	lsl.w	r3, r2, r3
 80048b8:	43db      	mvns	r3, r3
 80048ba:	69ba      	ldr	r2, [r7, #24]
 80048bc:	4013      	ands	r3, r2
 80048be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	091b      	lsrs	r3, r3, #4
 80048c6:	f003 0201 	and.w	r2, r3, #1
 80048ca:	69fb      	ldr	r3, [r7, #28]
 80048cc:	fa02 f303 	lsl.w	r3, r2, r3
 80048d0:	69ba      	ldr	r2, [r7, #24]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	69ba      	ldr	r2, [r7, #24]
 80048da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	f003 0303 	and.w	r3, r3, #3
 80048e4:	2b03      	cmp	r3, #3
 80048e6:	d017      	beq.n	8004918 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	68db      	ldr	r3, [r3, #12]
 80048ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80048ee:	69fb      	ldr	r3, [r7, #28]
 80048f0:	005b      	lsls	r3, r3, #1
 80048f2:	2203      	movs	r2, #3
 80048f4:	fa02 f303 	lsl.w	r3, r2, r3
 80048f8:	43db      	mvns	r3, r3
 80048fa:	69ba      	ldr	r2, [r7, #24]
 80048fc:	4013      	ands	r3, r2
 80048fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	689a      	ldr	r2, [r3, #8]
 8004904:	69fb      	ldr	r3, [r7, #28]
 8004906:	005b      	lsls	r3, r3, #1
 8004908:	fa02 f303 	lsl.w	r3, r2, r3
 800490c:	69ba      	ldr	r2, [r7, #24]
 800490e:	4313      	orrs	r3, r2
 8004910:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	69ba      	ldr	r2, [r7, #24]
 8004916:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	f003 0303 	and.w	r3, r3, #3
 8004920:	2b02      	cmp	r3, #2
 8004922:	d123      	bne.n	800496c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004924:	69fb      	ldr	r3, [r7, #28]
 8004926:	08da      	lsrs	r2, r3, #3
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	3208      	adds	r2, #8
 800492c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004930:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004932:	69fb      	ldr	r3, [r7, #28]
 8004934:	f003 0307 	and.w	r3, r3, #7
 8004938:	009b      	lsls	r3, r3, #2
 800493a:	220f      	movs	r2, #15
 800493c:	fa02 f303 	lsl.w	r3, r2, r3
 8004940:	43db      	mvns	r3, r3
 8004942:	69ba      	ldr	r2, [r7, #24]
 8004944:	4013      	ands	r3, r2
 8004946:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	691a      	ldr	r2, [r3, #16]
 800494c:	69fb      	ldr	r3, [r7, #28]
 800494e:	f003 0307 	and.w	r3, r3, #7
 8004952:	009b      	lsls	r3, r3, #2
 8004954:	fa02 f303 	lsl.w	r3, r2, r3
 8004958:	69ba      	ldr	r2, [r7, #24]
 800495a:	4313      	orrs	r3, r2
 800495c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800495e:	69fb      	ldr	r3, [r7, #28]
 8004960:	08da      	lsrs	r2, r3, #3
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	3208      	adds	r2, #8
 8004966:	69b9      	ldr	r1, [r7, #24]
 8004968:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004972:	69fb      	ldr	r3, [r7, #28]
 8004974:	005b      	lsls	r3, r3, #1
 8004976:	2203      	movs	r2, #3
 8004978:	fa02 f303 	lsl.w	r3, r2, r3
 800497c:	43db      	mvns	r3, r3
 800497e:	69ba      	ldr	r2, [r7, #24]
 8004980:	4013      	ands	r3, r2
 8004982:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	f003 0203 	and.w	r2, r3, #3
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	005b      	lsls	r3, r3, #1
 8004990:	fa02 f303 	lsl.w	r3, r2, r3
 8004994:	69ba      	ldr	r2, [r7, #24]
 8004996:	4313      	orrs	r3, r2
 8004998:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	69ba      	ldr	r2, [r7, #24]
 800499e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	f000 80ae 	beq.w	8004b0a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049ae:	2300      	movs	r3, #0
 80049b0:	60fb      	str	r3, [r7, #12]
 80049b2:	4b5d      	ldr	r3, [pc, #372]	@ (8004b28 <HAL_GPIO_Init+0x300>)
 80049b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049b6:	4a5c      	ldr	r2, [pc, #368]	@ (8004b28 <HAL_GPIO_Init+0x300>)
 80049b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80049bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80049be:	4b5a      	ldr	r3, [pc, #360]	@ (8004b28 <HAL_GPIO_Init+0x300>)
 80049c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80049c6:	60fb      	str	r3, [r7, #12]
 80049c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80049ca:	4a58      	ldr	r2, [pc, #352]	@ (8004b2c <HAL_GPIO_Init+0x304>)
 80049cc:	69fb      	ldr	r3, [r7, #28]
 80049ce:	089b      	lsrs	r3, r3, #2
 80049d0:	3302      	adds	r3, #2
 80049d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	f003 0303 	and.w	r3, r3, #3
 80049de:	009b      	lsls	r3, r3, #2
 80049e0:	220f      	movs	r2, #15
 80049e2:	fa02 f303 	lsl.w	r3, r2, r3
 80049e6:	43db      	mvns	r3, r3
 80049e8:	69ba      	ldr	r2, [r7, #24]
 80049ea:	4013      	ands	r3, r2
 80049ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	4a4f      	ldr	r2, [pc, #316]	@ (8004b30 <HAL_GPIO_Init+0x308>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d025      	beq.n	8004a42 <HAL_GPIO_Init+0x21a>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	4a4e      	ldr	r2, [pc, #312]	@ (8004b34 <HAL_GPIO_Init+0x30c>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d01f      	beq.n	8004a3e <HAL_GPIO_Init+0x216>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	4a4d      	ldr	r2, [pc, #308]	@ (8004b38 <HAL_GPIO_Init+0x310>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d019      	beq.n	8004a3a <HAL_GPIO_Init+0x212>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4a4c      	ldr	r2, [pc, #304]	@ (8004b3c <HAL_GPIO_Init+0x314>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d013      	beq.n	8004a36 <HAL_GPIO_Init+0x20e>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	4a4b      	ldr	r2, [pc, #300]	@ (8004b40 <HAL_GPIO_Init+0x318>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d00d      	beq.n	8004a32 <HAL_GPIO_Init+0x20a>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	4a4a      	ldr	r2, [pc, #296]	@ (8004b44 <HAL_GPIO_Init+0x31c>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d007      	beq.n	8004a2e <HAL_GPIO_Init+0x206>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	4a49      	ldr	r2, [pc, #292]	@ (8004b48 <HAL_GPIO_Init+0x320>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d101      	bne.n	8004a2a <HAL_GPIO_Init+0x202>
 8004a26:	2306      	movs	r3, #6
 8004a28:	e00c      	b.n	8004a44 <HAL_GPIO_Init+0x21c>
 8004a2a:	2307      	movs	r3, #7
 8004a2c:	e00a      	b.n	8004a44 <HAL_GPIO_Init+0x21c>
 8004a2e:	2305      	movs	r3, #5
 8004a30:	e008      	b.n	8004a44 <HAL_GPIO_Init+0x21c>
 8004a32:	2304      	movs	r3, #4
 8004a34:	e006      	b.n	8004a44 <HAL_GPIO_Init+0x21c>
 8004a36:	2303      	movs	r3, #3
 8004a38:	e004      	b.n	8004a44 <HAL_GPIO_Init+0x21c>
 8004a3a:	2302      	movs	r3, #2
 8004a3c:	e002      	b.n	8004a44 <HAL_GPIO_Init+0x21c>
 8004a3e:	2301      	movs	r3, #1
 8004a40:	e000      	b.n	8004a44 <HAL_GPIO_Init+0x21c>
 8004a42:	2300      	movs	r3, #0
 8004a44:	69fa      	ldr	r2, [r7, #28]
 8004a46:	f002 0203 	and.w	r2, r2, #3
 8004a4a:	0092      	lsls	r2, r2, #2
 8004a4c:	4093      	lsls	r3, r2
 8004a4e:	69ba      	ldr	r2, [r7, #24]
 8004a50:	4313      	orrs	r3, r2
 8004a52:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004a54:	4935      	ldr	r1, [pc, #212]	@ (8004b2c <HAL_GPIO_Init+0x304>)
 8004a56:	69fb      	ldr	r3, [r7, #28]
 8004a58:	089b      	lsrs	r3, r3, #2
 8004a5a:	3302      	adds	r3, #2
 8004a5c:	69ba      	ldr	r2, [r7, #24]
 8004a5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004a62:	4b3a      	ldr	r3, [pc, #232]	@ (8004b4c <HAL_GPIO_Init+0x324>)
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a68:	693b      	ldr	r3, [r7, #16]
 8004a6a:	43db      	mvns	r3, r3
 8004a6c:	69ba      	ldr	r2, [r7, #24]
 8004a6e:	4013      	ands	r3, r2
 8004a70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d003      	beq.n	8004a86 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004a7e:	69ba      	ldr	r2, [r7, #24]
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	4313      	orrs	r3, r2
 8004a84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004a86:	4a31      	ldr	r2, [pc, #196]	@ (8004b4c <HAL_GPIO_Init+0x324>)
 8004a88:	69bb      	ldr	r3, [r7, #24]
 8004a8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004a8c:	4b2f      	ldr	r3, [pc, #188]	@ (8004b4c <HAL_GPIO_Init+0x324>)
 8004a8e:	68db      	ldr	r3, [r3, #12]
 8004a90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	43db      	mvns	r3, r3
 8004a96:	69ba      	ldr	r2, [r7, #24]
 8004a98:	4013      	ands	r3, r2
 8004a9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d003      	beq.n	8004ab0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004aa8:	69ba      	ldr	r2, [r7, #24]
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004ab0:	4a26      	ldr	r2, [pc, #152]	@ (8004b4c <HAL_GPIO_Init+0x324>)
 8004ab2:	69bb      	ldr	r3, [r7, #24]
 8004ab4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004ab6:	4b25      	ldr	r3, [pc, #148]	@ (8004b4c <HAL_GPIO_Init+0x324>)
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	43db      	mvns	r3, r3
 8004ac0:	69ba      	ldr	r2, [r7, #24]
 8004ac2:	4013      	ands	r3, r2
 8004ac4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d003      	beq.n	8004ada <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004ad2:	69ba      	ldr	r2, [r7, #24]
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004ada:	4a1c      	ldr	r2, [pc, #112]	@ (8004b4c <HAL_GPIO_Init+0x324>)
 8004adc:	69bb      	ldr	r3, [r7, #24]
 8004ade:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004ae0:	4b1a      	ldr	r3, [pc, #104]	@ (8004b4c <HAL_GPIO_Init+0x324>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	43db      	mvns	r3, r3
 8004aea:	69ba      	ldr	r2, [r7, #24]
 8004aec:	4013      	ands	r3, r2
 8004aee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d003      	beq.n	8004b04 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004afc:	69ba      	ldr	r2, [r7, #24]
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	4313      	orrs	r3, r2
 8004b02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004b04:	4a11      	ldr	r2, [pc, #68]	@ (8004b4c <HAL_GPIO_Init+0x324>)
 8004b06:	69bb      	ldr	r3, [r7, #24]
 8004b08:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b0a:	69fb      	ldr	r3, [r7, #28]
 8004b0c:	3301      	adds	r3, #1
 8004b0e:	61fb      	str	r3, [r7, #28]
 8004b10:	69fb      	ldr	r3, [r7, #28]
 8004b12:	2b0f      	cmp	r3, #15
 8004b14:	f67f ae96 	bls.w	8004844 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004b18:	bf00      	nop
 8004b1a:	bf00      	nop
 8004b1c:	3724      	adds	r7, #36	@ 0x24
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b24:	4770      	bx	lr
 8004b26:	bf00      	nop
 8004b28:	40023800 	.word	0x40023800
 8004b2c:	40013800 	.word	0x40013800
 8004b30:	40020000 	.word	0x40020000
 8004b34:	40020400 	.word	0x40020400
 8004b38:	40020800 	.word	0x40020800
 8004b3c:	40020c00 	.word	0x40020c00
 8004b40:	40021000 	.word	0x40021000
 8004b44:	40021400 	.word	0x40021400
 8004b48:	40021800 	.word	0x40021800
 8004b4c:	40013c00 	.word	0x40013c00

08004b50 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b085      	sub	sp, #20
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
 8004b58:	460b      	mov	r3, r1
 8004b5a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	691a      	ldr	r2, [r3, #16]
 8004b60:	887b      	ldrh	r3, [r7, #2]
 8004b62:	4013      	ands	r3, r2
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d002      	beq.n	8004b6e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	73fb      	strb	r3, [r7, #15]
 8004b6c:	e001      	b.n	8004b72 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004b72:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	3714      	adds	r7, #20
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr

08004b80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b083      	sub	sp, #12
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
 8004b88:	460b      	mov	r3, r1
 8004b8a:	807b      	strh	r3, [r7, #2]
 8004b8c:	4613      	mov	r3, r2
 8004b8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004b90:	787b      	ldrb	r3, [r7, #1]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d003      	beq.n	8004b9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004b96:	887a      	ldrh	r2, [r7, #2]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004b9c:	e003      	b.n	8004ba6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004b9e:	887b      	ldrh	r3, [r7, #2]
 8004ba0:	041a      	lsls	r2, r3, #16
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	619a      	str	r2, [r3, #24]
}
 8004ba6:	bf00      	nop
 8004ba8:	370c      	adds	r7, #12
 8004baa:	46bd      	mov	sp, r7
 8004bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb0:	4770      	bx	lr
	...

08004bb4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b084      	sub	sp, #16
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d101      	bne.n	8004bc6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e12b      	b.n	8004e1e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bcc:	b2db      	uxtb	r3, r3
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d106      	bne.n	8004be0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004bda:	6878      	ldr	r0, [r7, #4]
 8004bdc:	f7fb ffda 	bl	8000b94 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2224      	movs	r2, #36	@ 0x24
 8004be4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f022 0201 	bic.w	r2, r2, #1
 8004bf6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004c06:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004c16:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004c18:	f002 fdc6 	bl	80077a8 <HAL_RCC_GetPCLK1Freq>
 8004c1c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	4a81      	ldr	r2, [pc, #516]	@ (8004e28 <HAL_I2C_Init+0x274>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d807      	bhi.n	8004c38 <HAL_I2C_Init+0x84>
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	4a80      	ldr	r2, [pc, #512]	@ (8004e2c <HAL_I2C_Init+0x278>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	bf94      	ite	ls
 8004c30:	2301      	movls	r3, #1
 8004c32:	2300      	movhi	r3, #0
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	e006      	b.n	8004c46 <HAL_I2C_Init+0x92>
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	4a7d      	ldr	r2, [pc, #500]	@ (8004e30 <HAL_I2C_Init+0x27c>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	bf94      	ite	ls
 8004c40:	2301      	movls	r3, #1
 8004c42:	2300      	movhi	r3, #0
 8004c44:	b2db      	uxtb	r3, r3
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d001      	beq.n	8004c4e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	e0e7      	b.n	8004e1e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	4a78      	ldr	r2, [pc, #480]	@ (8004e34 <HAL_I2C_Init+0x280>)
 8004c52:	fba2 2303 	umull	r2, r3, r2, r3
 8004c56:	0c9b      	lsrs	r3, r3, #18
 8004c58:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	68ba      	ldr	r2, [r7, #8]
 8004c6a:	430a      	orrs	r2, r1
 8004c6c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	6a1b      	ldr	r3, [r3, #32]
 8004c74:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	4a6a      	ldr	r2, [pc, #424]	@ (8004e28 <HAL_I2C_Init+0x274>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d802      	bhi.n	8004c88 <HAL_I2C_Init+0xd4>
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	3301      	adds	r3, #1
 8004c86:	e009      	b.n	8004c9c <HAL_I2C_Init+0xe8>
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004c8e:	fb02 f303 	mul.w	r3, r2, r3
 8004c92:	4a69      	ldr	r2, [pc, #420]	@ (8004e38 <HAL_I2C_Init+0x284>)
 8004c94:	fba2 2303 	umull	r2, r3, r2, r3
 8004c98:	099b      	lsrs	r3, r3, #6
 8004c9a:	3301      	adds	r3, #1
 8004c9c:	687a      	ldr	r2, [r7, #4]
 8004c9e:	6812      	ldr	r2, [r2, #0]
 8004ca0:	430b      	orrs	r3, r1
 8004ca2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	69db      	ldr	r3, [r3, #28]
 8004caa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004cae:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	495c      	ldr	r1, [pc, #368]	@ (8004e28 <HAL_I2C_Init+0x274>)
 8004cb8:	428b      	cmp	r3, r1
 8004cba:	d819      	bhi.n	8004cf0 <HAL_I2C_Init+0x13c>
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	1e59      	subs	r1, r3, #1
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	005b      	lsls	r3, r3, #1
 8004cc6:	fbb1 f3f3 	udiv	r3, r1, r3
 8004cca:	1c59      	adds	r1, r3, #1
 8004ccc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004cd0:	400b      	ands	r3, r1
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d00a      	beq.n	8004cec <HAL_I2C_Init+0x138>
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	1e59      	subs	r1, r3, #1
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	005b      	lsls	r3, r3, #1
 8004ce0:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ce4:	3301      	adds	r3, #1
 8004ce6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cea:	e051      	b.n	8004d90 <HAL_I2C_Init+0x1dc>
 8004cec:	2304      	movs	r3, #4
 8004cee:	e04f      	b.n	8004d90 <HAL_I2C_Init+0x1dc>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d111      	bne.n	8004d1c <HAL_I2C_Init+0x168>
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	1e58      	subs	r0, r3, #1
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6859      	ldr	r1, [r3, #4]
 8004d00:	460b      	mov	r3, r1
 8004d02:	005b      	lsls	r3, r3, #1
 8004d04:	440b      	add	r3, r1
 8004d06:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d0a:	3301      	adds	r3, #1
 8004d0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	bf0c      	ite	eq
 8004d14:	2301      	moveq	r3, #1
 8004d16:	2300      	movne	r3, #0
 8004d18:	b2db      	uxtb	r3, r3
 8004d1a:	e012      	b.n	8004d42 <HAL_I2C_Init+0x18e>
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	1e58      	subs	r0, r3, #1
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6859      	ldr	r1, [r3, #4]
 8004d24:	460b      	mov	r3, r1
 8004d26:	009b      	lsls	r3, r3, #2
 8004d28:	440b      	add	r3, r1
 8004d2a:	0099      	lsls	r1, r3, #2
 8004d2c:	440b      	add	r3, r1
 8004d2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d32:	3301      	adds	r3, #1
 8004d34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	bf0c      	ite	eq
 8004d3c:	2301      	moveq	r3, #1
 8004d3e:	2300      	movne	r3, #0
 8004d40:	b2db      	uxtb	r3, r3
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d001      	beq.n	8004d4a <HAL_I2C_Init+0x196>
 8004d46:	2301      	movs	r3, #1
 8004d48:	e022      	b.n	8004d90 <HAL_I2C_Init+0x1dc>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d10e      	bne.n	8004d70 <HAL_I2C_Init+0x1bc>
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	1e58      	subs	r0, r3, #1
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6859      	ldr	r1, [r3, #4]
 8004d5a:	460b      	mov	r3, r1
 8004d5c:	005b      	lsls	r3, r3, #1
 8004d5e:	440b      	add	r3, r1
 8004d60:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d64:	3301      	adds	r3, #1
 8004d66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d6a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d6e:	e00f      	b.n	8004d90 <HAL_I2C_Init+0x1dc>
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	1e58      	subs	r0, r3, #1
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6859      	ldr	r1, [r3, #4]
 8004d78:	460b      	mov	r3, r1
 8004d7a:	009b      	lsls	r3, r3, #2
 8004d7c:	440b      	add	r3, r1
 8004d7e:	0099      	lsls	r1, r3, #2
 8004d80:	440b      	add	r3, r1
 8004d82:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d86:	3301      	adds	r3, #1
 8004d88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d8c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004d90:	6879      	ldr	r1, [r7, #4]
 8004d92:	6809      	ldr	r1, [r1, #0]
 8004d94:	4313      	orrs	r3, r2
 8004d96:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	69da      	ldr	r2, [r3, #28]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6a1b      	ldr	r3, [r3, #32]
 8004daa:	431a      	orrs	r2, r3
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	430a      	orrs	r2, r1
 8004db2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004dbe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004dc2:	687a      	ldr	r2, [r7, #4]
 8004dc4:	6911      	ldr	r1, [r2, #16]
 8004dc6:	687a      	ldr	r2, [r7, #4]
 8004dc8:	68d2      	ldr	r2, [r2, #12]
 8004dca:	4311      	orrs	r1, r2
 8004dcc:	687a      	ldr	r2, [r7, #4]
 8004dce:	6812      	ldr	r2, [r2, #0]
 8004dd0:	430b      	orrs	r3, r1
 8004dd2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	68db      	ldr	r3, [r3, #12]
 8004dda:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	695a      	ldr	r2, [r3, #20]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	699b      	ldr	r3, [r3, #24]
 8004de6:	431a      	orrs	r2, r3
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	430a      	orrs	r2, r1
 8004dee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	681a      	ldr	r2, [r3, #0]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f042 0201 	orr.w	r2, r2, #1
 8004dfe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2200      	movs	r2, #0
 8004e04:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2220      	movs	r2, #32
 8004e0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2200      	movs	r2, #0
 8004e12:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2200      	movs	r2, #0
 8004e18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004e1c:	2300      	movs	r3, #0
}
 8004e1e:	4618      	mov	r0, r3
 8004e20:	3710      	adds	r7, #16
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}
 8004e26:	bf00      	nop
 8004e28:	000186a0 	.word	0x000186a0
 8004e2c:	001e847f 	.word	0x001e847f
 8004e30:	003d08ff 	.word	0x003d08ff
 8004e34:	431bde83 	.word	0x431bde83
 8004e38:	10624dd3 	.word	0x10624dd3

08004e3c <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b083      	sub	sp, #12
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	695b      	ldr	r3, [r3, #20]
 8004e4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e4e:	2b80      	cmp	r3, #128	@ 0x80
 8004e50:	d103      	bne.n	8004e5a <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	2200      	movs	r2, #0
 8004e58:	611a      	str	r2, [r3, #16]
  }
}
 8004e5a:	bf00      	nop
 8004e5c:	370c      	adds	r7, #12
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e64:	4770      	bx	lr
	...

08004e68 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b088      	sub	sp, #32
 8004e6c:	af02      	add	r7, sp, #8
 8004e6e:	60f8      	str	r0, [r7, #12]
 8004e70:	607a      	str	r2, [r7, #4]
 8004e72:	461a      	mov	r2, r3
 8004e74:	460b      	mov	r3, r1
 8004e76:	817b      	strh	r3, [r7, #10]
 8004e78:	4613      	mov	r3, r2
 8004e7a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004e7c:	f7ff f808 	bl	8003e90 <HAL_GetTick>
 8004e80:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	2b20      	cmp	r3, #32
 8004e8c:	f040 80e0 	bne.w	8005050 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	9300      	str	r3, [sp, #0]
 8004e94:	2319      	movs	r3, #25
 8004e96:	2201      	movs	r2, #1
 8004e98:	4970      	ldr	r1, [pc, #448]	@ (800505c <HAL_I2C_Master_Transmit+0x1f4>)
 8004e9a:	68f8      	ldr	r0, [r7, #12]
 8004e9c:	f002 f90e 	bl	80070bc <I2C_WaitOnFlagUntilTimeout>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d001      	beq.n	8004eaa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004ea6:	2302      	movs	r3, #2
 8004ea8:	e0d3      	b.n	8005052 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004eb0:	2b01      	cmp	r3, #1
 8004eb2:	d101      	bne.n	8004eb8 <HAL_I2C_Master_Transmit+0x50>
 8004eb4:	2302      	movs	r3, #2
 8004eb6:	e0cc      	b.n	8005052 <HAL_I2C_Master_Transmit+0x1ea>
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2201      	movs	r2, #1
 8004ebc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f003 0301 	and.w	r3, r3, #1
 8004eca:	2b01      	cmp	r3, #1
 8004ecc:	d007      	beq.n	8004ede <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f042 0201 	orr.w	r2, r2, #1
 8004edc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	681a      	ldr	r2, [r3, #0]
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004eec:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	2221      	movs	r2, #33	@ 0x21
 8004ef2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2210      	movs	r2, #16
 8004efa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2200      	movs	r2, #0
 8004f02:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	687a      	ldr	r2, [r7, #4]
 8004f08:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	893a      	ldrh	r2, [r7, #8]
 8004f0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f14:	b29a      	uxth	r2, r3
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	4a50      	ldr	r2, [pc, #320]	@ (8005060 <HAL_I2C_Master_Transmit+0x1f8>)
 8004f1e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004f20:	8979      	ldrh	r1, [r7, #10]
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	6a3a      	ldr	r2, [r7, #32]
 8004f26:	68f8      	ldr	r0, [r7, #12]
 8004f28:	f001 fed0 	bl	8006ccc <I2C_MasterRequestWrite>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d001      	beq.n	8004f36 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	e08d      	b.n	8005052 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f36:	2300      	movs	r3, #0
 8004f38:	613b      	str	r3, [r7, #16]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	695b      	ldr	r3, [r3, #20]
 8004f40:	613b      	str	r3, [r7, #16]
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	699b      	ldr	r3, [r3, #24]
 8004f48:	613b      	str	r3, [r7, #16]
 8004f4a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004f4c:	e066      	b.n	800501c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f4e:	697a      	ldr	r2, [r7, #20]
 8004f50:	6a39      	ldr	r1, [r7, #32]
 8004f52:	68f8      	ldr	r0, [r7, #12]
 8004f54:	f002 f9cc 	bl	80072f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d00d      	beq.n	8004f7a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f62:	2b04      	cmp	r3, #4
 8004f64:	d107      	bne.n	8004f76 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	681a      	ldr	r2, [r3, #0]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f74:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	e06b      	b.n	8005052 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f7e:	781a      	ldrb	r2, [r3, #0]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f8a:	1c5a      	adds	r2, r3, #1
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f94:	b29b      	uxth	r3, r3
 8004f96:	3b01      	subs	r3, #1
 8004f98:	b29a      	uxth	r2, r3
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fa2:	3b01      	subs	r3, #1
 8004fa4:	b29a      	uxth	r2, r3
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	695b      	ldr	r3, [r3, #20]
 8004fb0:	f003 0304 	and.w	r3, r3, #4
 8004fb4:	2b04      	cmp	r3, #4
 8004fb6:	d11b      	bne.n	8004ff0 <HAL_I2C_Master_Transmit+0x188>
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d017      	beq.n	8004ff0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fc4:	781a      	ldrb	r2, [r3, #0]
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fd0:	1c5a      	adds	r2, r3, #1
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fda:	b29b      	uxth	r3, r3
 8004fdc:	3b01      	subs	r3, #1
 8004fde:	b29a      	uxth	r2, r3
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fe8:	3b01      	subs	r3, #1
 8004fea:	b29a      	uxth	r2, r3
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ff0:	697a      	ldr	r2, [r7, #20]
 8004ff2:	6a39      	ldr	r1, [r7, #32]
 8004ff4:	68f8      	ldr	r0, [r7, #12]
 8004ff6:	f002 f9c3 	bl	8007380 <I2C_WaitOnBTFFlagUntilTimeout>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d00d      	beq.n	800501c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005004:	2b04      	cmp	r3, #4
 8005006:	d107      	bne.n	8005018 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005016:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	e01a      	b.n	8005052 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005020:	2b00      	cmp	r3, #0
 8005022:	d194      	bne.n	8004f4e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005032:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2220      	movs	r2, #32
 8005038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2200      	movs	r2, #0
 8005040:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2200      	movs	r2, #0
 8005048:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800504c:	2300      	movs	r3, #0
 800504e:	e000      	b.n	8005052 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005050:	2302      	movs	r3, #2
  }
}
 8005052:	4618      	mov	r0, r3
 8005054:	3718      	adds	r7, #24
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}
 800505a:	bf00      	nop
 800505c:	00100002 	.word	0x00100002
 8005060:	ffff0000 	.word	0xffff0000

08005064 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b08c      	sub	sp, #48	@ 0x30
 8005068:	af02      	add	r7, sp, #8
 800506a:	60f8      	str	r0, [r7, #12]
 800506c:	607a      	str	r2, [r7, #4]
 800506e:	461a      	mov	r2, r3
 8005070:	460b      	mov	r3, r1
 8005072:	817b      	strh	r3, [r7, #10]
 8005074:	4613      	mov	r3, r2
 8005076:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005078:	f7fe ff0a 	bl	8003e90 <HAL_GetTick>
 800507c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005084:	b2db      	uxtb	r3, r3
 8005086:	2b20      	cmp	r3, #32
 8005088:	f040 8217 	bne.w	80054ba <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800508c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800508e:	9300      	str	r3, [sp, #0]
 8005090:	2319      	movs	r3, #25
 8005092:	2201      	movs	r2, #1
 8005094:	497c      	ldr	r1, [pc, #496]	@ (8005288 <HAL_I2C_Master_Receive+0x224>)
 8005096:	68f8      	ldr	r0, [r7, #12]
 8005098:	f002 f810 	bl	80070bc <I2C_WaitOnFlagUntilTimeout>
 800509c:	4603      	mov	r3, r0
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d001      	beq.n	80050a6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80050a2:	2302      	movs	r3, #2
 80050a4:	e20a      	b.n	80054bc <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d101      	bne.n	80050b4 <HAL_I2C_Master_Receive+0x50>
 80050b0:	2302      	movs	r3, #2
 80050b2:	e203      	b.n	80054bc <HAL_I2C_Master_Receive+0x458>
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2201      	movs	r2, #1
 80050b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f003 0301 	and.w	r3, r3, #1
 80050c6:	2b01      	cmp	r3, #1
 80050c8:	d007      	beq.n	80050da <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f042 0201 	orr.w	r2, r2, #1
 80050d8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	681a      	ldr	r2, [r3, #0]
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80050e8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	2222      	movs	r2, #34	@ 0x22
 80050ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2210      	movs	r2, #16
 80050f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	2200      	movs	r2, #0
 80050fe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	893a      	ldrh	r2, [r7, #8]
 800510a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005110:	b29a      	uxth	r2, r3
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	4a5c      	ldr	r2, [pc, #368]	@ (800528c <HAL_I2C_Master_Receive+0x228>)
 800511a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800511c:	8979      	ldrh	r1, [r7, #10]
 800511e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005120:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005122:	68f8      	ldr	r0, [r7, #12]
 8005124:	f001 fe54 	bl	8006dd0 <I2C_MasterRequestRead>
 8005128:	4603      	mov	r3, r0
 800512a:	2b00      	cmp	r3, #0
 800512c:	d001      	beq.n	8005132 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e1c4      	b.n	80054bc <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005136:	2b00      	cmp	r3, #0
 8005138:	d113      	bne.n	8005162 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800513a:	2300      	movs	r3, #0
 800513c:	623b      	str	r3, [r7, #32]
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	695b      	ldr	r3, [r3, #20]
 8005144:	623b      	str	r3, [r7, #32]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	699b      	ldr	r3, [r3, #24]
 800514c:	623b      	str	r3, [r7, #32]
 800514e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800515e:	601a      	str	r2, [r3, #0]
 8005160:	e198      	b.n	8005494 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005166:	2b01      	cmp	r3, #1
 8005168:	d11b      	bne.n	80051a2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	681a      	ldr	r2, [r3, #0]
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005178:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800517a:	2300      	movs	r3, #0
 800517c:	61fb      	str	r3, [r7, #28]
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	695b      	ldr	r3, [r3, #20]
 8005184:	61fb      	str	r3, [r7, #28]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	699b      	ldr	r3, [r3, #24]
 800518c:	61fb      	str	r3, [r7, #28]
 800518e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	681a      	ldr	r2, [r3, #0]
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800519e:	601a      	str	r2, [r3, #0]
 80051a0:	e178      	b.n	8005494 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051a6:	2b02      	cmp	r3, #2
 80051a8:	d11b      	bne.n	80051e2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051b8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	681a      	ldr	r2, [r3, #0]
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051ca:	2300      	movs	r3, #0
 80051cc:	61bb      	str	r3, [r7, #24]
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	695b      	ldr	r3, [r3, #20]
 80051d4:	61bb      	str	r3, [r7, #24]
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	699b      	ldr	r3, [r3, #24]
 80051dc:	61bb      	str	r3, [r7, #24]
 80051de:	69bb      	ldr	r3, [r7, #24]
 80051e0:	e158      	b.n	8005494 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	681a      	ldr	r2, [r3, #0]
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80051f0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051f2:	2300      	movs	r3, #0
 80051f4:	617b      	str	r3, [r7, #20]
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	695b      	ldr	r3, [r3, #20]
 80051fc:	617b      	str	r3, [r7, #20]
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	699b      	ldr	r3, [r3, #24]
 8005204:	617b      	str	r3, [r7, #20]
 8005206:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005208:	e144      	b.n	8005494 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800520e:	2b03      	cmp	r3, #3
 8005210:	f200 80f1 	bhi.w	80053f6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005218:	2b01      	cmp	r3, #1
 800521a:	d123      	bne.n	8005264 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800521c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800521e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005220:	68f8      	ldr	r0, [r7, #12]
 8005222:	f002 f927 	bl	8007474 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005226:	4603      	mov	r3, r0
 8005228:	2b00      	cmp	r3, #0
 800522a:	d001      	beq.n	8005230 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	e145      	b.n	80054bc <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	691a      	ldr	r2, [r3, #16]
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800523a:	b2d2      	uxtb	r2, r2
 800523c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005242:	1c5a      	adds	r2, r3, #1
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800524c:	3b01      	subs	r3, #1
 800524e:	b29a      	uxth	r2, r3
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005258:	b29b      	uxth	r3, r3
 800525a:	3b01      	subs	r3, #1
 800525c:	b29a      	uxth	r2, r3
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005262:	e117      	b.n	8005494 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005268:	2b02      	cmp	r3, #2
 800526a:	d14e      	bne.n	800530a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800526c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800526e:	9300      	str	r3, [sp, #0]
 8005270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005272:	2200      	movs	r2, #0
 8005274:	4906      	ldr	r1, [pc, #24]	@ (8005290 <HAL_I2C_Master_Receive+0x22c>)
 8005276:	68f8      	ldr	r0, [r7, #12]
 8005278:	f001 ff20 	bl	80070bc <I2C_WaitOnFlagUntilTimeout>
 800527c:	4603      	mov	r3, r0
 800527e:	2b00      	cmp	r3, #0
 8005280:	d008      	beq.n	8005294 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	e11a      	b.n	80054bc <HAL_I2C_Master_Receive+0x458>
 8005286:	bf00      	nop
 8005288:	00100002 	.word	0x00100002
 800528c:	ffff0000 	.word	0xffff0000
 8005290:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	681a      	ldr	r2, [r3, #0]
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	691a      	ldr	r2, [r3, #16]
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ae:	b2d2      	uxtb	r2, r2
 80052b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052b6:	1c5a      	adds	r2, r3, #1
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052c0:	3b01      	subs	r3, #1
 80052c2:	b29a      	uxth	r2, r3
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052cc:	b29b      	uxth	r3, r3
 80052ce:	3b01      	subs	r3, #1
 80052d0:	b29a      	uxth	r2, r3
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	691a      	ldr	r2, [r3, #16]
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e0:	b2d2      	uxtb	r2, r2
 80052e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e8:	1c5a      	adds	r2, r3, #1
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052f2:	3b01      	subs	r3, #1
 80052f4:	b29a      	uxth	r2, r3
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052fe:	b29b      	uxth	r3, r3
 8005300:	3b01      	subs	r3, #1
 8005302:	b29a      	uxth	r2, r3
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005308:	e0c4      	b.n	8005494 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800530a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800530c:	9300      	str	r3, [sp, #0]
 800530e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005310:	2200      	movs	r2, #0
 8005312:	496c      	ldr	r1, [pc, #432]	@ (80054c4 <HAL_I2C_Master_Receive+0x460>)
 8005314:	68f8      	ldr	r0, [r7, #12]
 8005316:	f001 fed1 	bl	80070bc <I2C_WaitOnFlagUntilTimeout>
 800531a:	4603      	mov	r3, r0
 800531c:	2b00      	cmp	r3, #0
 800531e:	d001      	beq.n	8005324 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005320:	2301      	movs	r3, #1
 8005322:	e0cb      	b.n	80054bc <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005332:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	691a      	ldr	r2, [r3, #16]
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800533e:	b2d2      	uxtb	r2, r2
 8005340:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005346:	1c5a      	adds	r2, r3, #1
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005350:	3b01      	subs	r3, #1
 8005352:	b29a      	uxth	r2, r3
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800535c:	b29b      	uxth	r3, r3
 800535e:	3b01      	subs	r3, #1
 8005360:	b29a      	uxth	r2, r3
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005368:	9300      	str	r3, [sp, #0]
 800536a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800536c:	2200      	movs	r2, #0
 800536e:	4955      	ldr	r1, [pc, #340]	@ (80054c4 <HAL_I2C_Master_Receive+0x460>)
 8005370:	68f8      	ldr	r0, [r7, #12]
 8005372:	f001 fea3 	bl	80070bc <I2C_WaitOnFlagUntilTimeout>
 8005376:	4603      	mov	r3, r0
 8005378:	2b00      	cmp	r3, #0
 800537a:	d001      	beq.n	8005380 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	e09d      	b.n	80054bc <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800538e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	691a      	ldr	r2, [r3, #16]
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800539a:	b2d2      	uxtb	r2, r2
 800539c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053a2:	1c5a      	adds	r2, r3, #1
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053ac:	3b01      	subs	r3, #1
 80053ae:	b29a      	uxth	r2, r3
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053b8:	b29b      	uxth	r3, r3
 80053ba:	3b01      	subs	r3, #1
 80053bc:	b29a      	uxth	r2, r3
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	691a      	ldr	r2, [r3, #16]
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053cc:	b2d2      	uxtb	r2, r2
 80053ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053d4:	1c5a      	adds	r2, r3, #1
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053de:	3b01      	subs	r3, #1
 80053e0:	b29a      	uxth	r2, r3
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053ea:	b29b      	uxth	r3, r3
 80053ec:	3b01      	subs	r3, #1
 80053ee:	b29a      	uxth	r2, r3
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80053f4:	e04e      	b.n	8005494 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80053f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053f8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80053fa:	68f8      	ldr	r0, [r7, #12]
 80053fc:	f002 f83a 	bl	8007474 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005400:	4603      	mov	r3, r0
 8005402:	2b00      	cmp	r3, #0
 8005404:	d001      	beq.n	800540a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005406:	2301      	movs	r3, #1
 8005408:	e058      	b.n	80054bc <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	691a      	ldr	r2, [r3, #16]
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005414:	b2d2      	uxtb	r2, r2
 8005416:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800541c:	1c5a      	adds	r2, r3, #1
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005426:	3b01      	subs	r3, #1
 8005428:	b29a      	uxth	r2, r3
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005432:	b29b      	uxth	r3, r3
 8005434:	3b01      	subs	r3, #1
 8005436:	b29a      	uxth	r2, r3
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	695b      	ldr	r3, [r3, #20]
 8005442:	f003 0304 	and.w	r3, r3, #4
 8005446:	2b04      	cmp	r3, #4
 8005448:	d124      	bne.n	8005494 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800544e:	2b03      	cmp	r3, #3
 8005450:	d107      	bne.n	8005462 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	681a      	ldr	r2, [r3, #0]
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005460:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	691a      	ldr	r2, [r3, #16]
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800546c:	b2d2      	uxtb	r2, r2
 800546e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005474:	1c5a      	adds	r2, r3, #1
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800547e:	3b01      	subs	r3, #1
 8005480:	b29a      	uxth	r2, r3
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800548a:	b29b      	uxth	r3, r3
 800548c:	3b01      	subs	r3, #1
 800548e:	b29a      	uxth	r2, r3
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005498:	2b00      	cmp	r3, #0
 800549a:	f47f aeb6 	bne.w	800520a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2220      	movs	r2, #32
 80054a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2200      	movs	r2, #0
 80054aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2200      	movs	r2, #0
 80054b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80054b6:	2300      	movs	r3, #0
 80054b8:	e000      	b.n	80054bc <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80054ba:	2302      	movs	r3, #2
  }
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3728      	adds	r7, #40	@ 0x28
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}
 80054c4:	00010004 	.word	0x00010004

080054c8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b088      	sub	sp, #32
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80054d0:	2300      	movs	r3, #0
 80054d2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054e0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80054e8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054f0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80054f2:	7bfb      	ldrb	r3, [r7, #15]
 80054f4:	2b10      	cmp	r3, #16
 80054f6:	d003      	beq.n	8005500 <HAL_I2C_EV_IRQHandler+0x38>
 80054f8:	7bfb      	ldrb	r3, [r7, #15]
 80054fa:	2b40      	cmp	r3, #64	@ 0x40
 80054fc:	f040 80c1 	bne.w	8005682 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	699b      	ldr	r3, [r3, #24]
 8005506:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	695b      	ldr	r3, [r3, #20]
 800550e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8005510:	69fb      	ldr	r3, [r7, #28]
 8005512:	f003 0301 	and.w	r3, r3, #1
 8005516:	2b00      	cmp	r3, #0
 8005518:	d10d      	bne.n	8005536 <HAL_I2C_EV_IRQHandler+0x6e>
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8005520:	d003      	beq.n	800552a <HAL_I2C_EV_IRQHandler+0x62>
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005528:	d101      	bne.n	800552e <HAL_I2C_EV_IRQHandler+0x66>
 800552a:	2301      	movs	r3, #1
 800552c:	e000      	b.n	8005530 <HAL_I2C_EV_IRQHandler+0x68>
 800552e:	2300      	movs	r3, #0
 8005530:	2b01      	cmp	r3, #1
 8005532:	f000 8132 	beq.w	800579a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005536:	69fb      	ldr	r3, [r7, #28]
 8005538:	f003 0301 	and.w	r3, r3, #1
 800553c:	2b00      	cmp	r3, #0
 800553e:	d00c      	beq.n	800555a <HAL_I2C_EV_IRQHandler+0x92>
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	0a5b      	lsrs	r3, r3, #9
 8005544:	f003 0301 	and.w	r3, r3, #1
 8005548:	2b00      	cmp	r3, #0
 800554a:	d006      	beq.n	800555a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800554c:	6878      	ldr	r0, [r7, #4]
 800554e:	f002 f81d 	bl	800758c <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	f000 fd9b 	bl	800608e <I2C_Master_SB>
 8005558:	e092      	b.n	8005680 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800555a:	69fb      	ldr	r3, [r7, #28]
 800555c:	08db      	lsrs	r3, r3, #3
 800555e:	f003 0301 	and.w	r3, r3, #1
 8005562:	2b00      	cmp	r3, #0
 8005564:	d009      	beq.n	800557a <HAL_I2C_EV_IRQHandler+0xb2>
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	0a5b      	lsrs	r3, r3, #9
 800556a:	f003 0301 	and.w	r3, r3, #1
 800556e:	2b00      	cmp	r3, #0
 8005570:	d003      	beq.n	800557a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f000 fe11 	bl	800619a <I2C_Master_ADD10>
 8005578:	e082      	b.n	8005680 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800557a:	69fb      	ldr	r3, [r7, #28]
 800557c:	085b      	lsrs	r3, r3, #1
 800557e:	f003 0301 	and.w	r3, r3, #1
 8005582:	2b00      	cmp	r3, #0
 8005584:	d009      	beq.n	800559a <HAL_I2C_EV_IRQHandler+0xd2>
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	0a5b      	lsrs	r3, r3, #9
 800558a:	f003 0301 	and.w	r3, r3, #1
 800558e:	2b00      	cmp	r3, #0
 8005590:	d003      	beq.n	800559a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f000 fe2b 	bl	80061ee <I2C_Master_ADDR>
 8005598:	e072      	b.n	8005680 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800559a:	69bb      	ldr	r3, [r7, #24]
 800559c:	089b      	lsrs	r3, r3, #2
 800559e:	f003 0301 	and.w	r3, r3, #1
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d03b      	beq.n	800561e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80055b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80055b4:	f000 80f3 	beq.w	800579e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80055b8:	69fb      	ldr	r3, [r7, #28]
 80055ba:	09db      	lsrs	r3, r3, #7
 80055bc:	f003 0301 	and.w	r3, r3, #1
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d00f      	beq.n	80055e4 <HAL_I2C_EV_IRQHandler+0x11c>
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	0a9b      	lsrs	r3, r3, #10
 80055c8:	f003 0301 	and.w	r3, r3, #1
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d009      	beq.n	80055e4 <HAL_I2C_EV_IRQHandler+0x11c>
 80055d0:	69fb      	ldr	r3, [r7, #28]
 80055d2:	089b      	lsrs	r3, r3, #2
 80055d4:	f003 0301 	and.w	r3, r3, #1
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d103      	bne.n	80055e4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	f000 f9f3 	bl	80059c8 <I2C_MasterTransmit_TXE>
 80055e2:	e04d      	b.n	8005680 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80055e4:	69fb      	ldr	r3, [r7, #28]
 80055e6:	089b      	lsrs	r3, r3, #2
 80055e8:	f003 0301 	and.w	r3, r3, #1
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	f000 80d6 	beq.w	800579e <HAL_I2C_EV_IRQHandler+0x2d6>
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	0a5b      	lsrs	r3, r3, #9
 80055f6:	f003 0301 	and.w	r3, r3, #1
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	f000 80cf 	beq.w	800579e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005600:	7bbb      	ldrb	r3, [r7, #14]
 8005602:	2b21      	cmp	r3, #33	@ 0x21
 8005604:	d103      	bne.n	800560e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f000 fa7a 	bl	8005b00 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800560c:	e0c7      	b.n	800579e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800560e:	7bfb      	ldrb	r3, [r7, #15]
 8005610:	2b40      	cmp	r3, #64	@ 0x40
 8005612:	f040 80c4 	bne.w	800579e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f000 fae8 	bl	8005bec <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800561c:	e0bf      	b.n	800579e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005628:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800562c:	f000 80b7 	beq.w	800579e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005630:	69fb      	ldr	r3, [r7, #28]
 8005632:	099b      	lsrs	r3, r3, #6
 8005634:	f003 0301 	and.w	r3, r3, #1
 8005638:	2b00      	cmp	r3, #0
 800563a:	d00f      	beq.n	800565c <HAL_I2C_EV_IRQHandler+0x194>
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	0a9b      	lsrs	r3, r3, #10
 8005640:	f003 0301 	and.w	r3, r3, #1
 8005644:	2b00      	cmp	r3, #0
 8005646:	d009      	beq.n	800565c <HAL_I2C_EV_IRQHandler+0x194>
 8005648:	69fb      	ldr	r3, [r7, #28]
 800564a:	089b      	lsrs	r3, r3, #2
 800564c:	f003 0301 	and.w	r3, r3, #1
 8005650:	2b00      	cmp	r3, #0
 8005652:	d103      	bne.n	800565c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f000 fb61 	bl	8005d1c <I2C_MasterReceive_RXNE>
 800565a:	e011      	b.n	8005680 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800565c:	69fb      	ldr	r3, [r7, #28]
 800565e:	089b      	lsrs	r3, r3, #2
 8005660:	f003 0301 	and.w	r3, r3, #1
 8005664:	2b00      	cmp	r3, #0
 8005666:	f000 809a 	beq.w	800579e <HAL_I2C_EV_IRQHandler+0x2d6>
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	0a5b      	lsrs	r3, r3, #9
 800566e:	f003 0301 	and.w	r3, r3, #1
 8005672:	2b00      	cmp	r3, #0
 8005674:	f000 8093 	beq.w	800579e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005678:	6878      	ldr	r0, [r7, #4]
 800567a:	f000 fc17 	bl	8005eac <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800567e:	e08e      	b.n	800579e <HAL_I2C_EV_IRQHandler+0x2d6>
 8005680:	e08d      	b.n	800579e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005686:	2b00      	cmp	r3, #0
 8005688:	d004      	beq.n	8005694 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	695b      	ldr	r3, [r3, #20]
 8005690:	61fb      	str	r3, [r7, #28]
 8005692:	e007      	b.n	80056a4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	699b      	ldr	r3, [r3, #24]
 800569a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	695b      	ldr	r3, [r3, #20]
 80056a2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80056a4:	69fb      	ldr	r3, [r7, #28]
 80056a6:	085b      	lsrs	r3, r3, #1
 80056a8:	f003 0301 	and.w	r3, r3, #1
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d012      	beq.n	80056d6 <HAL_I2C_EV_IRQHandler+0x20e>
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	0a5b      	lsrs	r3, r3, #9
 80056b4:	f003 0301 	and.w	r3, r3, #1
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d00c      	beq.n	80056d6 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d003      	beq.n	80056cc <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	699b      	ldr	r3, [r3, #24]
 80056ca:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80056cc:	69b9      	ldr	r1, [r7, #24]
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f000 ffdc 	bl	800668c <I2C_Slave_ADDR>
 80056d4:	e066      	b.n	80057a4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80056d6:	69fb      	ldr	r3, [r7, #28]
 80056d8:	091b      	lsrs	r3, r3, #4
 80056da:	f003 0301 	and.w	r3, r3, #1
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d009      	beq.n	80056f6 <HAL_I2C_EV_IRQHandler+0x22e>
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	0a5b      	lsrs	r3, r3, #9
 80056e6:	f003 0301 	and.w	r3, r3, #1
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d003      	beq.n	80056f6 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80056ee:	6878      	ldr	r0, [r7, #4]
 80056f0:	f001 f816 	bl	8006720 <I2C_Slave_STOPF>
 80056f4:	e056      	b.n	80057a4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80056f6:	7bbb      	ldrb	r3, [r7, #14]
 80056f8:	2b21      	cmp	r3, #33	@ 0x21
 80056fa:	d002      	beq.n	8005702 <HAL_I2C_EV_IRQHandler+0x23a>
 80056fc:	7bbb      	ldrb	r3, [r7, #14]
 80056fe:	2b29      	cmp	r3, #41	@ 0x29
 8005700:	d125      	bne.n	800574e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005702:	69fb      	ldr	r3, [r7, #28]
 8005704:	09db      	lsrs	r3, r3, #7
 8005706:	f003 0301 	and.w	r3, r3, #1
 800570a:	2b00      	cmp	r3, #0
 800570c:	d00f      	beq.n	800572e <HAL_I2C_EV_IRQHandler+0x266>
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	0a9b      	lsrs	r3, r3, #10
 8005712:	f003 0301 	and.w	r3, r3, #1
 8005716:	2b00      	cmp	r3, #0
 8005718:	d009      	beq.n	800572e <HAL_I2C_EV_IRQHandler+0x266>
 800571a:	69fb      	ldr	r3, [r7, #28]
 800571c:	089b      	lsrs	r3, r3, #2
 800571e:	f003 0301 	and.w	r3, r3, #1
 8005722:	2b00      	cmp	r3, #0
 8005724:	d103      	bne.n	800572e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8005726:	6878      	ldr	r0, [r7, #4]
 8005728:	f000 fef2 	bl	8006510 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800572c:	e039      	b.n	80057a2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800572e:	69fb      	ldr	r3, [r7, #28]
 8005730:	089b      	lsrs	r3, r3, #2
 8005732:	f003 0301 	and.w	r3, r3, #1
 8005736:	2b00      	cmp	r3, #0
 8005738:	d033      	beq.n	80057a2 <HAL_I2C_EV_IRQHandler+0x2da>
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	0a5b      	lsrs	r3, r3, #9
 800573e:	f003 0301 	and.w	r3, r3, #1
 8005742:	2b00      	cmp	r3, #0
 8005744:	d02d      	beq.n	80057a2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f000 ff1f 	bl	800658a <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800574c:	e029      	b.n	80057a2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800574e:	69fb      	ldr	r3, [r7, #28]
 8005750:	099b      	lsrs	r3, r3, #6
 8005752:	f003 0301 	and.w	r3, r3, #1
 8005756:	2b00      	cmp	r3, #0
 8005758:	d00f      	beq.n	800577a <HAL_I2C_EV_IRQHandler+0x2b2>
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	0a9b      	lsrs	r3, r3, #10
 800575e:	f003 0301 	and.w	r3, r3, #1
 8005762:	2b00      	cmp	r3, #0
 8005764:	d009      	beq.n	800577a <HAL_I2C_EV_IRQHandler+0x2b2>
 8005766:	69fb      	ldr	r3, [r7, #28]
 8005768:	089b      	lsrs	r3, r3, #2
 800576a:	f003 0301 	and.w	r3, r3, #1
 800576e:	2b00      	cmp	r3, #0
 8005770:	d103      	bne.n	800577a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f000 ff2a 	bl	80065cc <I2C_SlaveReceive_RXNE>
 8005778:	e014      	b.n	80057a4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800577a:	69fb      	ldr	r3, [r7, #28]
 800577c:	089b      	lsrs	r3, r3, #2
 800577e:	f003 0301 	and.w	r3, r3, #1
 8005782:	2b00      	cmp	r3, #0
 8005784:	d00e      	beq.n	80057a4 <HAL_I2C_EV_IRQHandler+0x2dc>
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	0a5b      	lsrs	r3, r3, #9
 800578a:	f003 0301 	and.w	r3, r3, #1
 800578e:	2b00      	cmp	r3, #0
 8005790:	d008      	beq.n	80057a4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f000 ff58 	bl	8006648 <I2C_SlaveReceive_BTF>
 8005798:	e004      	b.n	80057a4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800579a:	bf00      	nop
 800579c:	e002      	b.n	80057a4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800579e:	bf00      	nop
 80057a0:	e000      	b.n	80057a4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80057a2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80057a4:	3720      	adds	r7, #32
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}

080057aa <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80057aa:	b580      	push	{r7, lr}
 80057ac:	b08a      	sub	sp, #40	@ 0x28
 80057ae:	af00      	add	r7, sp, #0
 80057b0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	695b      	ldr	r3, [r3, #20]
 80057b8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80057c2:	2300      	movs	r3, #0
 80057c4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80057cc:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80057ce:	6a3b      	ldr	r3, [r7, #32]
 80057d0:	0a1b      	lsrs	r3, r3, #8
 80057d2:	f003 0301 	and.w	r3, r3, #1
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d00e      	beq.n	80057f8 <HAL_I2C_ER_IRQHandler+0x4e>
 80057da:	69fb      	ldr	r3, [r7, #28]
 80057dc:	0a1b      	lsrs	r3, r3, #8
 80057de:	f003 0301 	and.w	r3, r3, #1
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d008      	beq.n	80057f8 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80057e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057e8:	f043 0301 	orr.w	r3, r3, #1
 80057ec:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80057f6:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80057f8:	6a3b      	ldr	r3, [r7, #32]
 80057fa:	0a5b      	lsrs	r3, r3, #9
 80057fc:	f003 0301 	and.w	r3, r3, #1
 8005800:	2b00      	cmp	r3, #0
 8005802:	d00e      	beq.n	8005822 <HAL_I2C_ER_IRQHandler+0x78>
 8005804:	69fb      	ldr	r3, [r7, #28]
 8005806:	0a1b      	lsrs	r3, r3, #8
 8005808:	f003 0301 	and.w	r3, r3, #1
 800580c:	2b00      	cmp	r3, #0
 800580e:	d008      	beq.n	8005822 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8005810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005812:	f043 0302 	orr.w	r3, r3, #2
 8005816:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8005820:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005822:	6a3b      	ldr	r3, [r7, #32]
 8005824:	0a9b      	lsrs	r3, r3, #10
 8005826:	f003 0301 	and.w	r3, r3, #1
 800582a:	2b00      	cmp	r3, #0
 800582c:	d03f      	beq.n	80058ae <HAL_I2C_ER_IRQHandler+0x104>
 800582e:	69fb      	ldr	r3, [r7, #28]
 8005830:	0a1b      	lsrs	r3, r3, #8
 8005832:	f003 0301 	and.w	r3, r3, #1
 8005836:	2b00      	cmp	r3, #0
 8005838:	d039      	beq.n	80058ae <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800583a:	7efb      	ldrb	r3, [r7, #27]
 800583c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005842:	b29b      	uxth	r3, r3
 8005844:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800584c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005852:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8005854:	7ebb      	ldrb	r3, [r7, #26]
 8005856:	2b20      	cmp	r3, #32
 8005858:	d112      	bne.n	8005880 <HAL_I2C_ER_IRQHandler+0xd6>
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d10f      	bne.n	8005880 <HAL_I2C_ER_IRQHandler+0xd6>
 8005860:	7cfb      	ldrb	r3, [r7, #19]
 8005862:	2b21      	cmp	r3, #33	@ 0x21
 8005864:	d008      	beq.n	8005878 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8005866:	7cfb      	ldrb	r3, [r7, #19]
 8005868:	2b29      	cmp	r3, #41	@ 0x29
 800586a:	d005      	beq.n	8005878 <HAL_I2C_ER_IRQHandler+0xce>
 800586c:	7cfb      	ldrb	r3, [r7, #19]
 800586e:	2b28      	cmp	r3, #40	@ 0x28
 8005870:	d106      	bne.n	8005880 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2b21      	cmp	r3, #33	@ 0x21
 8005876:	d103      	bne.n	8005880 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8005878:	6878      	ldr	r0, [r7, #4]
 800587a:	f001 f881 	bl	8006980 <I2C_Slave_AF>
 800587e:	e016      	b.n	80058ae <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005888:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800588a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800588c:	f043 0304 	orr.w	r3, r3, #4
 8005890:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005892:	7efb      	ldrb	r3, [r7, #27]
 8005894:	2b10      	cmp	r3, #16
 8005896:	d002      	beq.n	800589e <HAL_I2C_ER_IRQHandler+0xf4>
 8005898:	7efb      	ldrb	r3, [r7, #27]
 800589a:	2b40      	cmp	r3, #64	@ 0x40
 800589c:	d107      	bne.n	80058ae <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	681a      	ldr	r2, [r3, #0]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058ac:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80058ae:	6a3b      	ldr	r3, [r7, #32]
 80058b0:	0adb      	lsrs	r3, r3, #11
 80058b2:	f003 0301 	and.w	r3, r3, #1
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d00e      	beq.n	80058d8 <HAL_I2C_ER_IRQHandler+0x12e>
 80058ba:	69fb      	ldr	r3, [r7, #28]
 80058bc:	0a1b      	lsrs	r3, r3, #8
 80058be:	f003 0301 	and.w	r3, r3, #1
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d008      	beq.n	80058d8 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80058c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c8:	f043 0308 	orr.w	r3, r3, #8
 80058cc:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 80058d6:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80058d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d008      	beq.n	80058f0 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80058e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058e4:	431a      	orrs	r2, r3
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f001 f8bc 	bl	8006a68 <I2C_ITError>
  }
}
 80058f0:	bf00      	nop
 80058f2:	3728      	adds	r7, #40	@ 0x28
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bd80      	pop	{r7, pc}

080058f8 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80058f8:	b480      	push	{r7}
 80058fa:	b083      	sub	sp, #12
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005900:	bf00      	nop
 8005902:	370c      	adds	r7, #12
 8005904:	46bd      	mov	sp, r7
 8005906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590a:	4770      	bx	lr

0800590c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800590c:	b480      	push	{r7}
 800590e:	b083      	sub	sp, #12
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005914:	bf00      	nop
 8005916:	370c      	adds	r7, #12
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr

08005920 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005920:	b480      	push	{r7}
 8005922:	b083      	sub	sp, #12
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005928:	bf00      	nop
 800592a:	370c      	adds	r7, #12
 800592c:	46bd      	mov	sp, r7
 800592e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005932:	4770      	bx	lr

08005934 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005934:	b480      	push	{r7}
 8005936:	b083      	sub	sp, #12
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800593c:	bf00      	nop
 800593e:	370c      	adds	r7, #12
 8005940:	46bd      	mov	sp, r7
 8005942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005946:	4770      	bx	lr

08005948 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005948:	b480      	push	{r7}
 800594a:	b083      	sub	sp, #12
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
 8005950:	460b      	mov	r3, r1
 8005952:	70fb      	strb	r3, [r7, #3]
 8005954:	4613      	mov	r3, r2
 8005956:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005958:	bf00      	nop
 800595a:	370c      	adds	r7, #12
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr

08005964 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005964:	b480      	push	{r7}
 8005966:	b083      	sub	sp, #12
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800596c:	bf00      	nop
 800596e:	370c      	adds	r7, #12
 8005970:	46bd      	mov	sp, r7
 8005972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005976:	4770      	bx	lr

08005978 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005978:	b480      	push	{r7}
 800597a:	b083      	sub	sp, #12
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005980:	bf00      	nop
 8005982:	370c      	adds	r7, #12
 8005984:	46bd      	mov	sp, r7
 8005986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598a:	4770      	bx	lr

0800598c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800598c:	b480      	push	{r7}
 800598e:	b083      	sub	sp, #12
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005994:	bf00      	nop
 8005996:	370c      	adds	r7, #12
 8005998:	46bd      	mov	sp, r7
 800599a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599e:	4770      	bx	lr

080059a0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b083      	sub	sp, #12
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80059a8:	bf00      	nop
 80059aa:	370c      	adds	r7, #12
 80059ac:	46bd      	mov	sp, r7
 80059ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b2:	4770      	bx	lr

080059b4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b083      	sub	sp, #12
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80059bc:	bf00      	nop
 80059be:	370c      	adds	r7, #12
 80059c0:	46bd      	mov	sp, r7
 80059c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c6:	4770      	bx	lr

080059c8 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b084      	sub	sp, #16
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059d6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80059de:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059e4:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d150      	bne.n	8005a90 <I2C_MasterTransmit_TXE+0xc8>
 80059ee:	7bfb      	ldrb	r3, [r7, #15]
 80059f0:	2b21      	cmp	r3, #33	@ 0x21
 80059f2:	d14d      	bne.n	8005a90 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	2b08      	cmp	r3, #8
 80059f8:	d01d      	beq.n	8005a36 <I2C_MasterTransmit_TXE+0x6e>
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	2b20      	cmp	r3, #32
 80059fe:	d01a      	beq.n	8005a36 <I2C_MasterTransmit_TXE+0x6e>
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005a06:	d016      	beq.n	8005a36 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	685a      	ldr	r2, [r3, #4]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005a16:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2211      	movs	r2, #17
 8005a1c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2200      	movs	r2, #0
 8005a22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2220      	movs	r2, #32
 8005a2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f7ff ff62 	bl	80058f8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005a34:	e060      	b.n	8005af8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	685a      	ldr	r2, [r3, #4]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005a44:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	681a      	ldr	r2, [r3, #0]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a54:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2220      	movs	r2, #32
 8005a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a6a:	b2db      	uxtb	r3, r3
 8005a6c:	2b40      	cmp	r3, #64	@ 0x40
 8005a6e:	d107      	bne.n	8005a80 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2200      	movs	r2, #0
 8005a74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005a78:	6878      	ldr	r0, [r7, #4]
 8005a7a:	f7ff ff7d 	bl	8005978 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005a7e:	e03b      	b.n	8005af8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2200      	movs	r2, #0
 8005a84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f7ff ff35 	bl	80058f8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005a8e:	e033      	b.n	8005af8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005a90:	7bfb      	ldrb	r3, [r7, #15]
 8005a92:	2b21      	cmp	r3, #33	@ 0x21
 8005a94:	d005      	beq.n	8005aa2 <I2C_MasterTransmit_TXE+0xda>
 8005a96:	7bbb      	ldrb	r3, [r7, #14]
 8005a98:	2b40      	cmp	r3, #64	@ 0x40
 8005a9a:	d12d      	bne.n	8005af8 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005a9c:	7bfb      	ldrb	r3, [r7, #15]
 8005a9e:	2b22      	cmp	r3, #34	@ 0x22
 8005aa0:	d12a      	bne.n	8005af8 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005aa6:	b29b      	uxth	r3, r3
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d108      	bne.n	8005abe <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	685a      	ldr	r2, [r3, #4]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005aba:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005abc:	e01c      	b.n	8005af8 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005ac4:	b2db      	uxtb	r3, r3
 8005ac6:	2b40      	cmp	r3, #64	@ 0x40
 8005ac8:	d103      	bne.n	8005ad2 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005aca:	6878      	ldr	r0, [r7, #4]
 8005acc:	f000 f88e 	bl	8005bec <I2C_MemoryTransmit_TXE_BTF>
}
 8005ad0:	e012      	b.n	8005af8 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ad6:	781a      	ldrb	r2, [r3, #0]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ae2:	1c5a      	adds	r2, r3, #1
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005aec:	b29b      	uxth	r3, r3
 8005aee:	3b01      	subs	r3, #1
 8005af0:	b29a      	uxth	r2, r3
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005af6:	e7ff      	b.n	8005af8 <I2C_MasterTransmit_TXE+0x130>
 8005af8:	bf00      	nop
 8005afa:	3710      	adds	r7, #16
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}

08005b00 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b084      	sub	sp, #16
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b0c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b14:	b2db      	uxtb	r3, r3
 8005b16:	2b21      	cmp	r3, #33	@ 0x21
 8005b18:	d164      	bne.n	8005be4 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b1e:	b29b      	uxth	r3, r3
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d012      	beq.n	8005b4a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b28:	781a      	ldrb	r2, [r3, #0]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b34:	1c5a      	adds	r2, r3, #1
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b3e:	b29b      	uxth	r3, r3
 8005b40:	3b01      	subs	r3, #1
 8005b42:	b29a      	uxth	r2, r3
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005b48:	e04c      	b.n	8005be4 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2b08      	cmp	r3, #8
 8005b4e:	d01d      	beq.n	8005b8c <I2C_MasterTransmit_BTF+0x8c>
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	2b20      	cmp	r3, #32
 8005b54:	d01a      	beq.n	8005b8c <I2C_MasterTransmit_BTF+0x8c>
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005b5c:	d016      	beq.n	8005b8c <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	685a      	ldr	r2, [r3, #4]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005b6c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2211      	movs	r2, #17
 8005b72:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2200      	movs	r2, #0
 8005b78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2220      	movs	r2, #32
 8005b80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005b84:	6878      	ldr	r0, [r7, #4]
 8005b86:	f7ff feb7 	bl	80058f8 <HAL_I2C_MasterTxCpltCallback>
}
 8005b8a:	e02b      	b.n	8005be4 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	685a      	ldr	r2, [r3, #4]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005b9a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	681a      	ldr	r2, [r3, #0]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005baa:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2220      	movs	r2, #32
 8005bb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005bc0:	b2db      	uxtb	r3, r3
 8005bc2:	2b40      	cmp	r3, #64	@ 0x40
 8005bc4:	d107      	bne.n	8005bd6 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005bce:	6878      	ldr	r0, [r7, #4]
 8005bd0:	f7ff fed2 	bl	8005978 <HAL_I2C_MemTxCpltCallback>
}
 8005bd4:	e006      	b.n	8005be4 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8005bde:	6878      	ldr	r0, [r7, #4]
 8005be0:	f7ff fe8a 	bl	80058f8 <HAL_I2C_MasterTxCpltCallback>
}
 8005be4:	bf00      	nop
 8005be6:	3710      	adds	r7, #16
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}

08005bec <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b084      	sub	sp, #16
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bfa:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d11d      	bne.n	8005c40 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c08:	2b01      	cmp	r3, #1
 8005c0a:	d10b      	bne.n	8005c24 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c10:	b2da      	uxtb	r2, r3
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c1c:	1c9a      	adds	r2, r3, #2
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8005c22:	e077      	b.n	8005d14 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c28:	b29b      	uxth	r3, r3
 8005c2a:	121b      	asrs	r3, r3, #8
 8005c2c:	b2da      	uxtb	r2, r3
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c38:	1c5a      	adds	r2, r3, #1
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005c3e:	e069      	b.n	8005d14 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d10b      	bne.n	8005c60 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c4c:	b2da      	uxtb	r2, r3
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c58:	1c5a      	adds	r2, r3, #1
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005c5e:	e059      	b.n	8005d14 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c64:	2b02      	cmp	r3, #2
 8005c66:	d152      	bne.n	8005d0e <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005c68:	7bfb      	ldrb	r3, [r7, #15]
 8005c6a:	2b22      	cmp	r3, #34	@ 0x22
 8005c6c:	d10d      	bne.n	8005c8a <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	681a      	ldr	r2, [r3, #0]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c7c:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c82:	1c5a      	adds	r2, r3, #1
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005c88:	e044      	b.n	8005d14 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c8e:	b29b      	uxth	r3, r3
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d015      	beq.n	8005cc0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005c94:	7bfb      	ldrb	r3, [r7, #15]
 8005c96:	2b21      	cmp	r3, #33	@ 0x21
 8005c98:	d112      	bne.n	8005cc0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c9e:	781a      	ldrb	r2, [r3, #0]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005caa:	1c5a      	adds	r2, r3, #1
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cb4:	b29b      	uxth	r3, r3
 8005cb6:	3b01      	subs	r3, #1
 8005cb8:	b29a      	uxth	r2, r3
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005cbe:	e029      	b.n	8005d14 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cc4:	b29b      	uxth	r3, r3
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d124      	bne.n	8005d14 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8005cca:	7bfb      	ldrb	r3, [r7, #15]
 8005ccc:	2b21      	cmp	r3, #33	@ 0x21
 8005cce:	d121      	bne.n	8005d14 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	685a      	ldr	r2, [r3, #4]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005cde:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	681a      	ldr	r2, [r3, #0]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005cee:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2220      	movs	r2, #32
 8005cfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2200      	movs	r2, #0
 8005d02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f7ff fe36 	bl	8005978 <HAL_I2C_MemTxCpltCallback>
}
 8005d0c:	e002      	b.n	8005d14 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f7ff f894 	bl	8004e3c <I2C_Flush_DR>
}
 8005d14:	bf00      	nop
 8005d16:	3710      	adds	r7, #16
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd80      	pop	{r7, pc}

08005d1c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b084      	sub	sp, #16
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d2a:	b2db      	uxtb	r3, r3
 8005d2c:	2b22      	cmp	r3, #34	@ 0x22
 8005d2e:	f040 80b9 	bne.w	8005ea4 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d36:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	2b03      	cmp	r3, #3
 8005d44:	d921      	bls.n	8005d8a <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	691a      	ldr	r2, [r3, #16]
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d50:	b2d2      	uxtb	r2, r2
 8005d52:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d58:	1c5a      	adds	r2, r3, #1
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d62:	b29b      	uxth	r3, r3
 8005d64:	3b01      	subs	r3, #1
 8005d66:	b29a      	uxth	r2, r3
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d70:	b29b      	uxth	r3, r3
 8005d72:	2b03      	cmp	r3, #3
 8005d74:	f040 8096 	bne.w	8005ea4 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	685a      	ldr	r2, [r3, #4]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d86:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8005d88:	e08c      	b.n	8005ea4 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d8e:	2b02      	cmp	r3, #2
 8005d90:	d07f      	beq.n	8005e92 <I2C_MasterReceive_RXNE+0x176>
 8005d92:	68bb      	ldr	r3, [r7, #8]
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d002      	beq.n	8005d9e <I2C_MasterReceive_RXNE+0x82>
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d179      	bne.n	8005e92 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005d9e:	6878      	ldr	r0, [r7, #4]
 8005da0:	f001 fb36 	bl	8007410 <I2C_WaitOnSTOPRequestThroughIT>
 8005da4:	4603      	mov	r3, r0
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d14c      	bne.n	8005e44 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005db8:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	685a      	ldr	r2, [r3, #4]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005dc8:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	691a      	ldr	r2, [r3, #16]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dd4:	b2d2      	uxtb	r2, r2
 8005dd6:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ddc:	1c5a      	adds	r2, r3, #1
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005de6:	b29b      	uxth	r3, r3
 8005de8:	3b01      	subs	r3, #1
 8005dea:	b29a      	uxth	r2, r3
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2220      	movs	r2, #32
 8005df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005dfe:	b2db      	uxtb	r3, r3
 8005e00:	2b40      	cmp	r3, #64	@ 0x40
 8005e02:	d10a      	bne.n	8005e1a <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2200      	movs	r2, #0
 8005e08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f7ff fdba 	bl	800598c <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005e18:	e044      	b.n	8005ea4 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2b08      	cmp	r3, #8
 8005e26:	d002      	beq.n	8005e2e <I2C_MasterReceive_RXNE+0x112>
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	2b20      	cmp	r3, #32
 8005e2c:	d103      	bne.n	8005e36 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2200      	movs	r2, #0
 8005e32:	631a      	str	r2, [r3, #48]	@ 0x30
 8005e34:	e002      	b.n	8005e3c <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2212      	movs	r2, #18
 8005e3a:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005e3c:	6878      	ldr	r0, [r7, #4]
 8005e3e:	f7ff fd65 	bl	800590c <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005e42:	e02f      	b.n	8005ea4 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	685a      	ldr	r2, [r3, #4]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005e52:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	691a      	ldr	r2, [r3, #16]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e5e:	b2d2      	uxtb	r2, r2
 8005e60:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e66:	1c5a      	adds	r2, r3, #1
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e70:	b29b      	uxth	r3, r3
 8005e72:	3b01      	subs	r3, #1
 8005e74:	b29a      	uxth	r2, r3
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2220      	movs	r2, #32
 8005e7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f7ff fd88 	bl	80059a0 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005e90:	e008      	b.n	8005ea4 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	685a      	ldr	r2, [r3, #4]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ea0:	605a      	str	r2, [r3, #4]
}
 8005ea2:	e7ff      	b.n	8005ea4 <I2C_MasterReceive_RXNE+0x188>
 8005ea4:	bf00      	nop
 8005ea6:	3710      	adds	r7, #16
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bd80      	pop	{r7, pc}

08005eac <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b084      	sub	sp, #16
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eb8:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ebe:	b29b      	uxth	r3, r3
 8005ec0:	2b04      	cmp	r3, #4
 8005ec2:	d11b      	bne.n	8005efc <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	685a      	ldr	r2, [r3, #4]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ed2:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	691a      	ldr	r2, [r3, #16]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ede:	b2d2      	uxtb	r2, r2
 8005ee0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ee6:	1c5a      	adds	r2, r3, #1
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ef0:	b29b      	uxth	r3, r3
 8005ef2:	3b01      	subs	r3, #1
 8005ef4:	b29a      	uxth	r2, r3
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8005efa:	e0c4      	b.n	8006086 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	2b03      	cmp	r3, #3
 8005f04:	d129      	bne.n	8005f5a <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	685a      	ldr	r2, [r3, #4]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f14:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2b04      	cmp	r3, #4
 8005f1a:	d00a      	beq.n	8005f32 <I2C_MasterReceive_BTF+0x86>
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2b02      	cmp	r3, #2
 8005f20:	d007      	beq.n	8005f32 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	681a      	ldr	r2, [r3, #0]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f30:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	691a      	ldr	r2, [r3, #16]
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f3c:	b2d2      	uxtb	r2, r2
 8005f3e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f44:	1c5a      	adds	r2, r3, #1
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f4e:	b29b      	uxth	r3, r3
 8005f50:	3b01      	subs	r3, #1
 8005f52:	b29a      	uxth	r2, r3
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005f58:	e095      	b.n	8006086 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f5e:	b29b      	uxth	r3, r3
 8005f60:	2b02      	cmp	r3, #2
 8005f62:	d17d      	bne.n	8006060 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	2b01      	cmp	r3, #1
 8005f68:	d002      	beq.n	8005f70 <I2C_MasterReceive_BTF+0xc4>
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2b10      	cmp	r3, #16
 8005f6e:	d108      	bne.n	8005f82 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f7e:	601a      	str	r2, [r3, #0]
 8005f80:	e016      	b.n	8005fb0 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2b04      	cmp	r3, #4
 8005f86:	d002      	beq.n	8005f8e <I2C_MasterReceive_BTF+0xe2>
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2b02      	cmp	r3, #2
 8005f8c:	d108      	bne.n	8005fa0 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	681a      	ldr	r2, [r3, #0]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005f9c:	601a      	str	r2, [r3, #0]
 8005f9e:	e007      	b.n	8005fb0 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fae:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	691a      	ldr	r2, [r3, #16]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fba:	b2d2      	uxtb	r2, r2
 8005fbc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fc2:	1c5a      	adds	r2, r3, #1
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fcc:	b29b      	uxth	r3, r3
 8005fce:	3b01      	subs	r3, #1
 8005fd0:	b29a      	uxth	r2, r3
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	691a      	ldr	r2, [r3, #16]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fe0:	b2d2      	uxtb	r2, r2
 8005fe2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fe8:	1c5a      	adds	r2, r3, #1
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ff2:	b29b      	uxth	r3, r3
 8005ff4:	3b01      	subs	r3, #1
 8005ff6:	b29a      	uxth	r2, r3
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	685a      	ldr	r2, [r3, #4]
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800600a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2220      	movs	r2, #32
 8006010:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800601a:	b2db      	uxtb	r3, r3
 800601c:	2b40      	cmp	r3, #64	@ 0x40
 800601e:	d10a      	bne.n	8006036 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2200      	movs	r2, #0
 8006024:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2200      	movs	r2, #0
 800602c:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	f7ff fcac 	bl	800598c <HAL_I2C_MemRxCpltCallback>
}
 8006034:	e027      	b.n	8006086 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2200      	movs	r2, #0
 800603a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	2b08      	cmp	r3, #8
 8006042:	d002      	beq.n	800604a <I2C_MasterReceive_BTF+0x19e>
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2b20      	cmp	r3, #32
 8006048:	d103      	bne.n	8006052 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2200      	movs	r2, #0
 800604e:	631a      	str	r2, [r3, #48]	@ 0x30
 8006050:	e002      	b.n	8006058 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2212      	movs	r2, #18
 8006056:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006058:	6878      	ldr	r0, [r7, #4]
 800605a:	f7ff fc57 	bl	800590c <HAL_I2C_MasterRxCpltCallback>
}
 800605e:	e012      	b.n	8006086 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	691a      	ldr	r2, [r3, #16]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800606a:	b2d2      	uxtb	r2, r2
 800606c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006072:	1c5a      	adds	r2, r3, #1
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800607c:	b29b      	uxth	r3, r3
 800607e:	3b01      	subs	r3, #1
 8006080:	b29a      	uxth	r2, r3
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8006086:	bf00      	nop
 8006088:	3710      	adds	r7, #16
 800608a:	46bd      	mov	sp, r7
 800608c:	bd80      	pop	{r7, pc}

0800608e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800608e:	b480      	push	{r7}
 8006090:	b083      	sub	sp, #12
 8006092:	af00      	add	r7, sp, #0
 8006094:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800609c:	b2db      	uxtb	r3, r3
 800609e:	2b40      	cmp	r3, #64	@ 0x40
 80060a0:	d117      	bne.n	80060d2 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d109      	bne.n	80060be <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060ae:	b2db      	uxtb	r3, r3
 80060b0:	461a      	mov	r2, r3
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80060ba:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80060bc:	e067      	b.n	800618e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060c2:	b2db      	uxtb	r3, r3
 80060c4:	f043 0301 	orr.w	r3, r3, #1
 80060c8:	b2da      	uxtb	r2, r3
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	611a      	str	r2, [r3, #16]
}
 80060d0:	e05d      	b.n	800618e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	691b      	ldr	r3, [r3, #16]
 80060d6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80060da:	d133      	bne.n	8006144 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	2b21      	cmp	r3, #33	@ 0x21
 80060e6:	d109      	bne.n	80060fc <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060ec:	b2db      	uxtb	r3, r3
 80060ee:	461a      	mov	r2, r3
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80060f8:	611a      	str	r2, [r3, #16]
 80060fa:	e008      	b.n	800610e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006100:	b2db      	uxtb	r3, r3
 8006102:	f043 0301 	orr.w	r3, r3, #1
 8006106:	b2da      	uxtb	r2, r3
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006112:	2b00      	cmp	r3, #0
 8006114:	d004      	beq.n	8006120 <I2C_Master_SB+0x92>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800611a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800611c:	2b00      	cmp	r3, #0
 800611e:	d108      	bne.n	8006132 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006124:	2b00      	cmp	r3, #0
 8006126:	d032      	beq.n	800618e <I2C_Master_SB+0x100>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800612c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800612e:	2b00      	cmp	r3, #0
 8006130:	d02d      	beq.n	800618e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	685a      	ldr	r2, [r3, #4]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006140:	605a      	str	r2, [r3, #4]
}
 8006142:	e024      	b.n	800618e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006148:	2b00      	cmp	r3, #0
 800614a:	d10e      	bne.n	800616a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006150:	b29b      	uxth	r3, r3
 8006152:	11db      	asrs	r3, r3, #7
 8006154:	b2db      	uxtb	r3, r3
 8006156:	f003 0306 	and.w	r3, r3, #6
 800615a:	b2db      	uxtb	r3, r3
 800615c:	f063 030f 	orn	r3, r3, #15
 8006160:	b2da      	uxtb	r2, r3
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	611a      	str	r2, [r3, #16]
}
 8006168:	e011      	b.n	800618e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800616e:	2b01      	cmp	r3, #1
 8006170:	d10d      	bne.n	800618e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006176:	b29b      	uxth	r3, r3
 8006178:	11db      	asrs	r3, r3, #7
 800617a:	b2db      	uxtb	r3, r3
 800617c:	f003 0306 	and.w	r3, r3, #6
 8006180:	b2db      	uxtb	r3, r3
 8006182:	f063 030e 	orn	r3, r3, #14
 8006186:	b2da      	uxtb	r2, r3
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	611a      	str	r2, [r3, #16]
}
 800618e:	bf00      	nop
 8006190:	370c      	adds	r7, #12
 8006192:	46bd      	mov	sp, r7
 8006194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006198:	4770      	bx	lr

0800619a <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800619a:	b480      	push	{r7}
 800619c:	b083      	sub	sp, #12
 800619e:	af00      	add	r7, sp, #0
 80061a0:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061a6:	b2da      	uxtb	r2, r3
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d004      	beq.n	80061c0 <I2C_Master_ADD10+0x26>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d108      	bne.n	80061d2 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d00c      	beq.n	80061e2 <I2C_Master_ADD10+0x48>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d007      	beq.n	80061e2 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	685a      	ldr	r2, [r3, #4]
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80061e0:	605a      	str	r2, [r3, #4]
  }
}
 80061e2:	bf00      	nop
 80061e4:	370c      	adds	r7, #12
 80061e6:	46bd      	mov	sp, r7
 80061e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ec:	4770      	bx	lr

080061ee <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80061ee:	b480      	push	{r7}
 80061f0:	b091      	sub	sp, #68	@ 0x44
 80061f2:	af00      	add	r7, sp, #0
 80061f4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80061fc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006204:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800620a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006212:	b2db      	uxtb	r3, r3
 8006214:	2b22      	cmp	r3, #34	@ 0x22
 8006216:	f040 8169 	bne.w	80064ec <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800621e:	2b00      	cmp	r3, #0
 8006220:	d10f      	bne.n	8006242 <I2C_Master_ADDR+0x54>
 8006222:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006226:	2b40      	cmp	r3, #64	@ 0x40
 8006228:	d10b      	bne.n	8006242 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800622a:	2300      	movs	r3, #0
 800622c:	633b      	str	r3, [r7, #48]	@ 0x30
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	695b      	ldr	r3, [r3, #20]
 8006234:	633b      	str	r3, [r7, #48]	@ 0x30
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	699b      	ldr	r3, [r3, #24]
 800623c:	633b      	str	r3, [r7, #48]	@ 0x30
 800623e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006240:	e160      	b.n	8006504 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006246:	2b00      	cmp	r3, #0
 8006248:	d11d      	bne.n	8006286 <I2C_Master_ADDR+0x98>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	691b      	ldr	r3, [r3, #16]
 800624e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006252:	d118      	bne.n	8006286 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006254:	2300      	movs	r3, #0
 8006256:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	695b      	ldr	r3, [r3, #20]
 800625e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	699b      	ldr	r3, [r3, #24]
 8006266:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	681a      	ldr	r2, [r3, #0]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006278:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800627e:	1c5a      	adds	r2, r3, #1
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	651a      	str	r2, [r3, #80]	@ 0x50
 8006284:	e13e      	b.n	8006504 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800628a:	b29b      	uxth	r3, r3
 800628c:	2b00      	cmp	r3, #0
 800628e:	d113      	bne.n	80062b8 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006290:	2300      	movs	r3, #0
 8006292:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	695b      	ldr	r3, [r3, #20]
 800629a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	699b      	ldr	r3, [r3, #24]
 80062a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80062a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	681a      	ldr	r2, [r3, #0]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062b4:	601a      	str	r2, [r3, #0]
 80062b6:	e115      	b.n	80064e4 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062bc:	b29b      	uxth	r3, r3
 80062be:	2b01      	cmp	r3, #1
 80062c0:	f040 808a 	bne.w	80063d8 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80062c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062c6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80062ca:	d137      	bne.n	800633c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	681a      	ldr	r2, [r3, #0]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80062da:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	685b      	ldr	r3, [r3, #4]
 80062e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80062e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80062ea:	d113      	bne.n	8006314 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	681a      	ldr	r2, [r3, #0]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80062fa:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062fc:	2300      	movs	r3, #0
 80062fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	695b      	ldr	r3, [r3, #20]
 8006306:	627b      	str	r3, [r7, #36]	@ 0x24
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	699b      	ldr	r3, [r3, #24]
 800630e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006312:	e0e7      	b.n	80064e4 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006314:	2300      	movs	r3, #0
 8006316:	623b      	str	r3, [r7, #32]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	695b      	ldr	r3, [r3, #20]
 800631e:	623b      	str	r3, [r7, #32]
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	699b      	ldr	r3, [r3, #24]
 8006326:	623b      	str	r3, [r7, #32]
 8006328:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	681a      	ldr	r2, [r3, #0]
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006338:	601a      	str	r2, [r3, #0]
 800633a:	e0d3      	b.n	80064e4 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800633c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800633e:	2b08      	cmp	r3, #8
 8006340:	d02e      	beq.n	80063a0 <I2C_Master_ADDR+0x1b2>
 8006342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006344:	2b20      	cmp	r3, #32
 8006346:	d02b      	beq.n	80063a0 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8006348:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800634a:	2b12      	cmp	r3, #18
 800634c:	d102      	bne.n	8006354 <I2C_Master_ADDR+0x166>
 800634e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006350:	2b01      	cmp	r3, #1
 8006352:	d125      	bne.n	80063a0 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006354:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006356:	2b04      	cmp	r3, #4
 8006358:	d00e      	beq.n	8006378 <I2C_Master_ADDR+0x18a>
 800635a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800635c:	2b02      	cmp	r3, #2
 800635e:	d00b      	beq.n	8006378 <I2C_Master_ADDR+0x18a>
 8006360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006362:	2b10      	cmp	r3, #16
 8006364:	d008      	beq.n	8006378 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	681a      	ldr	r2, [r3, #0]
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006374:	601a      	str	r2, [r3, #0]
 8006376:	e007      	b.n	8006388 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	681a      	ldr	r2, [r3, #0]
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006386:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006388:	2300      	movs	r3, #0
 800638a:	61fb      	str	r3, [r7, #28]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	695b      	ldr	r3, [r3, #20]
 8006392:	61fb      	str	r3, [r7, #28]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	699b      	ldr	r3, [r3, #24]
 800639a:	61fb      	str	r3, [r7, #28]
 800639c:	69fb      	ldr	r3, [r7, #28]
 800639e:	e0a1      	b.n	80064e4 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063ae:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063b0:	2300      	movs	r3, #0
 80063b2:	61bb      	str	r3, [r7, #24]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	695b      	ldr	r3, [r3, #20]
 80063ba:	61bb      	str	r3, [r7, #24]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	699b      	ldr	r3, [r3, #24]
 80063c2:	61bb      	str	r3, [r7, #24]
 80063c4:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80063d4:	601a      	str	r2, [r3, #0]
 80063d6:	e085      	b.n	80064e4 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063dc:	b29b      	uxth	r3, r3
 80063de:	2b02      	cmp	r3, #2
 80063e0:	d14d      	bne.n	800647e <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80063e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063e4:	2b04      	cmp	r3, #4
 80063e6:	d016      	beq.n	8006416 <I2C_Master_ADDR+0x228>
 80063e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063ea:	2b02      	cmp	r3, #2
 80063ec:	d013      	beq.n	8006416 <I2C_Master_ADDR+0x228>
 80063ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063f0:	2b10      	cmp	r3, #16
 80063f2:	d010      	beq.n	8006416 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	681a      	ldr	r2, [r3, #0]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006402:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681a      	ldr	r2, [r3, #0]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006412:	601a      	str	r2, [r3, #0]
 8006414:	e007      	b.n	8006426 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006424:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006430:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006434:	d117      	bne.n	8006466 <I2C_Master_ADDR+0x278>
 8006436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006438:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800643c:	d00b      	beq.n	8006456 <I2C_Master_ADDR+0x268>
 800643e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006440:	2b01      	cmp	r3, #1
 8006442:	d008      	beq.n	8006456 <I2C_Master_ADDR+0x268>
 8006444:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006446:	2b08      	cmp	r3, #8
 8006448:	d005      	beq.n	8006456 <I2C_Master_ADDR+0x268>
 800644a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800644c:	2b10      	cmp	r3, #16
 800644e:	d002      	beq.n	8006456 <I2C_Master_ADDR+0x268>
 8006450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006452:	2b20      	cmp	r3, #32
 8006454:	d107      	bne.n	8006466 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	685a      	ldr	r2, [r3, #4]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006464:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006466:	2300      	movs	r3, #0
 8006468:	617b      	str	r3, [r7, #20]
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	695b      	ldr	r3, [r3, #20]
 8006470:	617b      	str	r3, [r7, #20]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	699b      	ldr	r3, [r3, #24]
 8006478:	617b      	str	r3, [r7, #20]
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	e032      	b.n	80064e4 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	681a      	ldr	r2, [r3, #0]
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800648c:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006498:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800649c:	d117      	bne.n	80064ce <I2C_Master_ADDR+0x2e0>
 800649e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064a0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80064a4:	d00b      	beq.n	80064be <I2C_Master_ADDR+0x2d0>
 80064a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064a8:	2b01      	cmp	r3, #1
 80064aa:	d008      	beq.n	80064be <I2C_Master_ADDR+0x2d0>
 80064ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064ae:	2b08      	cmp	r3, #8
 80064b0:	d005      	beq.n	80064be <I2C_Master_ADDR+0x2d0>
 80064b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064b4:	2b10      	cmp	r3, #16
 80064b6:	d002      	beq.n	80064be <I2C_Master_ADDR+0x2d0>
 80064b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064ba:	2b20      	cmp	r3, #32
 80064bc:	d107      	bne.n	80064ce <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	685a      	ldr	r2, [r3, #4]
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80064cc:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064ce:	2300      	movs	r3, #0
 80064d0:	613b      	str	r3, [r7, #16]
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	695b      	ldr	r3, [r3, #20]
 80064d8:	613b      	str	r3, [r7, #16]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	699b      	ldr	r3, [r3, #24]
 80064e0:	613b      	str	r3, [r7, #16]
 80064e2:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2200      	movs	r2, #0
 80064e8:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80064ea:	e00b      	b.n	8006504 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064ec:	2300      	movs	r3, #0
 80064ee:	60fb      	str	r3, [r7, #12]
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	695b      	ldr	r3, [r3, #20]
 80064f6:	60fb      	str	r3, [r7, #12]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	699b      	ldr	r3, [r3, #24]
 80064fe:	60fb      	str	r3, [r7, #12]
 8006500:	68fb      	ldr	r3, [r7, #12]
}
 8006502:	e7ff      	b.n	8006504 <I2C_Master_ADDR+0x316>
 8006504:	bf00      	nop
 8006506:	3744      	adds	r7, #68	@ 0x44
 8006508:	46bd      	mov	sp, r7
 800650a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650e:	4770      	bx	lr

08006510 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b084      	sub	sp, #16
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800651e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006524:	b29b      	uxth	r3, r3
 8006526:	2b00      	cmp	r3, #0
 8006528:	d02b      	beq.n	8006582 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800652e:	781a      	ldrb	r2, [r3, #0]
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800653a:	1c5a      	adds	r2, r3, #1
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006544:	b29b      	uxth	r3, r3
 8006546:	3b01      	subs	r3, #1
 8006548:	b29a      	uxth	r2, r3
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006552:	b29b      	uxth	r3, r3
 8006554:	2b00      	cmp	r3, #0
 8006556:	d114      	bne.n	8006582 <I2C_SlaveTransmit_TXE+0x72>
 8006558:	7bfb      	ldrb	r3, [r7, #15]
 800655a:	2b29      	cmp	r3, #41	@ 0x29
 800655c:	d111      	bne.n	8006582 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	685a      	ldr	r2, [r3, #4]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800656c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2221      	movs	r2, #33	@ 0x21
 8006572:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2228      	movs	r2, #40	@ 0x28
 8006578:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	f7ff f9cf 	bl	8005920 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006582:	bf00      	nop
 8006584:	3710      	adds	r7, #16
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}

0800658a <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800658a:	b480      	push	{r7}
 800658c:	b083      	sub	sp, #12
 800658e:	af00      	add	r7, sp, #0
 8006590:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006596:	b29b      	uxth	r3, r3
 8006598:	2b00      	cmp	r3, #0
 800659a:	d011      	beq.n	80065c0 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065a0:	781a      	ldrb	r2, [r3, #0]
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ac:	1c5a      	adds	r2, r3, #1
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065b6:	b29b      	uxth	r3, r3
 80065b8:	3b01      	subs	r3, #1
 80065ba:	b29a      	uxth	r2, r3
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80065c0:	bf00      	nop
 80065c2:	370c      	adds	r7, #12
 80065c4:	46bd      	mov	sp, r7
 80065c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ca:	4770      	bx	lr

080065cc <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b084      	sub	sp, #16
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065da:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065e0:	b29b      	uxth	r3, r3
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d02c      	beq.n	8006640 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	691a      	ldr	r2, [r3, #16]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065f0:	b2d2      	uxtb	r2, r2
 80065f2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065f8:	1c5a      	adds	r2, r3, #1
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006602:	b29b      	uxth	r3, r3
 8006604:	3b01      	subs	r3, #1
 8006606:	b29a      	uxth	r2, r3
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006610:	b29b      	uxth	r3, r3
 8006612:	2b00      	cmp	r3, #0
 8006614:	d114      	bne.n	8006640 <I2C_SlaveReceive_RXNE+0x74>
 8006616:	7bfb      	ldrb	r3, [r7, #15]
 8006618:	2b2a      	cmp	r3, #42	@ 0x2a
 800661a:	d111      	bne.n	8006640 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	685a      	ldr	r2, [r3, #4]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800662a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2222      	movs	r2, #34	@ 0x22
 8006630:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2228      	movs	r2, #40	@ 0x28
 8006636:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f7ff f97a 	bl	8005934 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006640:	bf00      	nop
 8006642:	3710      	adds	r7, #16
 8006644:	46bd      	mov	sp, r7
 8006646:	bd80      	pop	{r7, pc}

08006648 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006648:	b480      	push	{r7}
 800664a:	b083      	sub	sp, #12
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006654:	b29b      	uxth	r3, r3
 8006656:	2b00      	cmp	r3, #0
 8006658:	d012      	beq.n	8006680 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	691a      	ldr	r2, [r3, #16]
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006664:	b2d2      	uxtb	r2, r2
 8006666:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800666c:	1c5a      	adds	r2, r3, #1
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006676:	b29b      	uxth	r3, r3
 8006678:	3b01      	subs	r3, #1
 800667a:	b29a      	uxth	r2, r3
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006680:	bf00      	nop
 8006682:	370c      	adds	r7, #12
 8006684:	46bd      	mov	sp, r7
 8006686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668a:	4770      	bx	lr

0800668c <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b084      	sub	sp, #16
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
 8006694:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006696:	2300      	movs	r3, #0
 8006698:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066a0:	b2db      	uxtb	r3, r3
 80066a2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80066a6:	2b28      	cmp	r3, #40	@ 0x28
 80066a8:	d127      	bne.n	80066fa <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	685a      	ldr	r2, [r3, #4]
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066b8:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	089b      	lsrs	r3, r3, #2
 80066be:	f003 0301 	and.w	r3, r3, #1
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d101      	bne.n	80066ca <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80066c6:	2301      	movs	r3, #1
 80066c8:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	09db      	lsrs	r3, r3, #7
 80066ce:	f003 0301 	and.w	r3, r3, #1
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d103      	bne.n	80066de <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	68db      	ldr	r3, [r3, #12]
 80066da:	81bb      	strh	r3, [r7, #12]
 80066dc:	e002      	b.n	80066e4 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	699b      	ldr	r3, [r3, #24]
 80066e2:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2200      	movs	r2, #0
 80066e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80066ec:	89ba      	ldrh	r2, [r7, #12]
 80066ee:	7bfb      	ldrb	r3, [r7, #15]
 80066f0:	4619      	mov	r1, r3
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f7ff f928 	bl	8005948 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80066f8:	e00e      	b.n	8006718 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066fa:	2300      	movs	r3, #0
 80066fc:	60bb      	str	r3, [r7, #8]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	695b      	ldr	r3, [r3, #20]
 8006704:	60bb      	str	r3, [r7, #8]
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	699b      	ldr	r3, [r3, #24]
 800670c:	60bb      	str	r3, [r7, #8]
 800670e:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2200      	movs	r2, #0
 8006714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8006718:	bf00      	nop
 800671a:	3710      	adds	r7, #16
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}

08006720 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b084      	sub	sp, #16
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800672e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	685a      	ldr	r2, [r3, #4]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800673e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8006740:	2300      	movs	r3, #0
 8006742:	60bb      	str	r3, [r7, #8]
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	695b      	ldr	r3, [r3, #20]
 800674a:	60bb      	str	r3, [r7, #8]
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	681a      	ldr	r2, [r3, #0]
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f042 0201 	orr.w	r2, r2, #1
 800675a:	601a      	str	r2, [r3, #0]
 800675c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	681a      	ldr	r2, [r3, #0]
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800676c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006778:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800677c:	d172      	bne.n	8006864 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800677e:	7bfb      	ldrb	r3, [r7, #15]
 8006780:	2b22      	cmp	r3, #34	@ 0x22
 8006782:	d002      	beq.n	800678a <I2C_Slave_STOPF+0x6a>
 8006784:	7bfb      	ldrb	r3, [r7, #15]
 8006786:	2b2a      	cmp	r3, #42	@ 0x2a
 8006788:	d135      	bne.n	80067f6 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	685b      	ldr	r3, [r3, #4]
 8006792:	b29a      	uxth	r2, r3
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800679c:	b29b      	uxth	r3, r3
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d005      	beq.n	80067ae <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067a6:	f043 0204 	orr.w	r2, r3, #4
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	685a      	ldr	r2, [r3, #4]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80067bc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067c2:	4618      	mov	r0, r3
 80067c4:	f7fd ff70 	bl	80046a8 <HAL_DMA_GetState>
 80067c8:	4603      	mov	r3, r0
 80067ca:	2b01      	cmp	r3, #1
 80067cc:	d049      	beq.n	8006862 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067d2:	4a69      	ldr	r2, [pc, #420]	@ (8006978 <I2C_Slave_STOPF+0x258>)
 80067d4:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067da:	4618      	mov	r0, r3
 80067dc:	f7fd fdb8 	bl	8004350 <HAL_DMA_Abort_IT>
 80067e0:	4603      	mov	r3, r0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d03d      	beq.n	8006862 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067ec:	687a      	ldr	r2, [r7, #4]
 80067ee:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80067f0:	4610      	mov	r0, r2
 80067f2:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80067f4:	e035      	b.n	8006862 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	b29a      	uxth	r2, r3
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006808:	b29b      	uxth	r3, r3
 800680a:	2b00      	cmp	r3, #0
 800680c:	d005      	beq.n	800681a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006812:	f043 0204 	orr.w	r2, r3, #4
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	685a      	ldr	r2, [r3, #4]
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006828:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800682e:	4618      	mov	r0, r3
 8006830:	f7fd ff3a 	bl	80046a8 <HAL_DMA_GetState>
 8006834:	4603      	mov	r3, r0
 8006836:	2b01      	cmp	r3, #1
 8006838:	d014      	beq.n	8006864 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800683e:	4a4e      	ldr	r2, [pc, #312]	@ (8006978 <I2C_Slave_STOPF+0x258>)
 8006840:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006846:	4618      	mov	r0, r3
 8006848:	f7fd fd82 	bl	8004350 <HAL_DMA_Abort_IT>
 800684c:	4603      	mov	r3, r0
 800684e:	2b00      	cmp	r3, #0
 8006850:	d008      	beq.n	8006864 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006856:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006858:	687a      	ldr	r2, [r7, #4]
 800685a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800685c:	4610      	mov	r0, r2
 800685e:	4798      	blx	r3
 8006860:	e000      	b.n	8006864 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006862:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006868:	b29b      	uxth	r3, r3
 800686a:	2b00      	cmp	r3, #0
 800686c:	d03e      	beq.n	80068ec <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	695b      	ldr	r3, [r3, #20]
 8006874:	f003 0304 	and.w	r3, r3, #4
 8006878:	2b04      	cmp	r3, #4
 800687a:	d112      	bne.n	80068a2 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	691a      	ldr	r2, [r3, #16]
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006886:	b2d2      	uxtb	r2, r2
 8006888:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800688e:	1c5a      	adds	r2, r3, #1
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006898:	b29b      	uxth	r3, r3
 800689a:	3b01      	subs	r3, #1
 800689c:	b29a      	uxth	r2, r3
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	695b      	ldr	r3, [r3, #20]
 80068a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068ac:	2b40      	cmp	r3, #64	@ 0x40
 80068ae:	d112      	bne.n	80068d6 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	691a      	ldr	r2, [r3, #16]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ba:	b2d2      	uxtb	r2, r2
 80068bc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068c2:	1c5a      	adds	r2, r3, #1
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068cc:	b29b      	uxth	r3, r3
 80068ce:	3b01      	subs	r3, #1
 80068d0:	b29a      	uxth	r2, r3
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068da:	b29b      	uxth	r3, r3
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d005      	beq.n	80068ec <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068e4:	f043 0204 	orr.w	r2, r3, #4
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d003      	beq.n	80068fc <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80068f4:	6878      	ldr	r0, [r7, #4]
 80068f6:	f000 f8b7 	bl	8006a68 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80068fa:	e039      	b.n	8006970 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80068fc:	7bfb      	ldrb	r3, [r7, #15]
 80068fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8006900:	d109      	bne.n	8006916 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2200      	movs	r2, #0
 8006906:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2228      	movs	r2, #40	@ 0x28
 800690c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006910:	6878      	ldr	r0, [r7, #4]
 8006912:	f7ff f80f 	bl	8005934 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800691c:	b2db      	uxtb	r3, r3
 800691e:	2b28      	cmp	r3, #40	@ 0x28
 8006920:	d111      	bne.n	8006946 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	4a15      	ldr	r2, [pc, #84]	@ (800697c <I2C_Slave_STOPF+0x25c>)
 8006926:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2200      	movs	r2, #0
 800692c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2220      	movs	r2, #32
 8006932:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2200      	movs	r2, #0
 800693a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800693e:	6878      	ldr	r0, [r7, #4]
 8006940:	f7ff f810 	bl	8005964 <HAL_I2C_ListenCpltCallback>
}
 8006944:	e014      	b.n	8006970 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800694a:	2b22      	cmp	r3, #34	@ 0x22
 800694c:	d002      	beq.n	8006954 <I2C_Slave_STOPF+0x234>
 800694e:	7bfb      	ldrb	r3, [r7, #15]
 8006950:	2b22      	cmp	r3, #34	@ 0x22
 8006952:	d10d      	bne.n	8006970 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2200      	movs	r2, #0
 8006958:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2220      	movs	r2, #32
 800695e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2200      	movs	r2, #0
 8006966:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	f7fe ffe2 	bl	8005934 <HAL_I2C_SlaveRxCpltCallback>
}
 8006970:	bf00      	nop
 8006972:	3710      	adds	r7, #16
 8006974:	46bd      	mov	sp, r7
 8006976:	bd80      	pop	{r7, pc}
 8006978:	08006f6d 	.word	0x08006f6d
 800697c:	ffff0000 	.word	0xffff0000

08006980 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b084      	sub	sp, #16
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800698e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006994:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	2b08      	cmp	r3, #8
 800699a:	d002      	beq.n	80069a2 <I2C_Slave_AF+0x22>
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	2b20      	cmp	r3, #32
 80069a0:	d129      	bne.n	80069f6 <I2C_Slave_AF+0x76>
 80069a2:	7bfb      	ldrb	r3, [r7, #15]
 80069a4:	2b28      	cmp	r3, #40	@ 0x28
 80069a6:	d126      	bne.n	80069f6 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	4a2e      	ldr	r2, [pc, #184]	@ (8006a64 <I2C_Slave_AF+0xe4>)
 80069ac:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	685a      	ldr	r2, [r3, #4]
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80069bc:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80069c6:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	681a      	ldr	r2, [r3, #0]
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80069d6:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2200      	movs	r2, #0
 80069dc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2220      	movs	r2, #32
 80069e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2200      	movs	r2, #0
 80069ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f7fe ffb8 	bl	8005964 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80069f4:	e031      	b.n	8006a5a <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80069f6:	7bfb      	ldrb	r3, [r7, #15]
 80069f8:	2b21      	cmp	r3, #33	@ 0x21
 80069fa:	d129      	bne.n	8006a50 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	4a19      	ldr	r2, [pc, #100]	@ (8006a64 <I2C_Slave_AF+0xe4>)
 8006a00:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2221      	movs	r2, #33	@ 0x21
 8006a06:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2220      	movs	r2, #32
 8006a0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2200      	movs	r2, #0
 8006a14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	685a      	ldr	r2, [r3, #4]
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006a26:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006a30:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a40:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f7fe f9fa 	bl	8004e3c <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006a48:	6878      	ldr	r0, [r7, #4]
 8006a4a:	f7fe ff69 	bl	8005920 <HAL_I2C_SlaveTxCpltCallback>
}
 8006a4e:	e004      	b.n	8006a5a <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006a58:	615a      	str	r2, [r3, #20]
}
 8006a5a:	bf00      	nop
 8006a5c:	3710      	adds	r7, #16
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	bd80      	pop	{r7, pc}
 8006a62:	bf00      	nop
 8006a64:	ffff0000 	.word	0xffff0000

08006a68 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b084      	sub	sp, #16
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a76:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006a7e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006a80:	7bbb      	ldrb	r3, [r7, #14]
 8006a82:	2b10      	cmp	r3, #16
 8006a84:	d002      	beq.n	8006a8c <I2C_ITError+0x24>
 8006a86:	7bbb      	ldrb	r3, [r7, #14]
 8006a88:	2b40      	cmp	r3, #64	@ 0x40
 8006a8a:	d10a      	bne.n	8006aa2 <I2C_ITError+0x3a>
 8006a8c:	7bfb      	ldrb	r3, [r7, #15]
 8006a8e:	2b22      	cmp	r3, #34	@ 0x22
 8006a90:	d107      	bne.n	8006aa2 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	681a      	ldr	r2, [r3, #0]
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006aa0:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006aa2:	7bfb      	ldrb	r3, [r7, #15]
 8006aa4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006aa8:	2b28      	cmp	r3, #40	@ 0x28
 8006aaa:	d107      	bne.n	8006abc <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2228      	movs	r2, #40	@ 0x28
 8006ab6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006aba:	e015      	b.n	8006ae8 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ac6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006aca:	d00a      	beq.n	8006ae2 <I2C_ITError+0x7a>
 8006acc:	7bfb      	ldrb	r3, [r7, #15]
 8006ace:	2b60      	cmp	r3, #96	@ 0x60
 8006ad0:	d007      	beq.n	8006ae2 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2220      	movs	r2, #32
 8006ad6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2200      	movs	r2, #0
 8006ade:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006af2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006af6:	d162      	bne.n	8006bbe <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	685a      	ldr	r2, [r3, #4]
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006b06:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b0c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006b10:	b2db      	uxtb	r3, r3
 8006b12:	2b01      	cmp	r3, #1
 8006b14:	d020      	beq.n	8006b58 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b1a:	4a6a      	ldr	r2, [pc, #424]	@ (8006cc4 <I2C_ITError+0x25c>)
 8006b1c:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b22:	4618      	mov	r0, r3
 8006b24:	f7fd fc14 	bl	8004350 <HAL_DMA_Abort_IT>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	f000 8089 	beq.w	8006c42 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	681a      	ldr	r2, [r3, #0]
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f022 0201 	bic.w	r2, r2, #1
 8006b3e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2220      	movs	r2, #32
 8006b44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b4e:	687a      	ldr	r2, [r7, #4]
 8006b50:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006b52:	4610      	mov	r0, r2
 8006b54:	4798      	blx	r3
 8006b56:	e074      	b.n	8006c42 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b5c:	4a59      	ldr	r2, [pc, #356]	@ (8006cc4 <I2C_ITError+0x25c>)
 8006b5e:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b64:	4618      	mov	r0, r3
 8006b66:	f7fd fbf3 	bl	8004350 <HAL_DMA_Abort_IT>
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d068      	beq.n	8006c42 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	695b      	ldr	r3, [r3, #20]
 8006b76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b7a:	2b40      	cmp	r3, #64	@ 0x40
 8006b7c:	d10b      	bne.n	8006b96 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	691a      	ldr	r2, [r3, #16]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b88:	b2d2      	uxtb	r2, r2
 8006b8a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b90:	1c5a      	adds	r2, r3, #1
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	681a      	ldr	r2, [r3, #0]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f022 0201 	bic.w	r2, r2, #1
 8006ba4:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2220      	movs	r2, #32
 8006baa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bb4:	687a      	ldr	r2, [r7, #4]
 8006bb6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006bb8:	4610      	mov	r0, r2
 8006bba:	4798      	blx	r3
 8006bbc:	e041      	b.n	8006c42 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006bc4:	b2db      	uxtb	r3, r3
 8006bc6:	2b60      	cmp	r3, #96	@ 0x60
 8006bc8:	d125      	bne.n	8006c16 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2220      	movs	r2, #32
 8006bce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	695b      	ldr	r3, [r3, #20]
 8006bde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006be2:	2b40      	cmp	r3, #64	@ 0x40
 8006be4:	d10b      	bne.n	8006bfe <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	691a      	ldr	r2, [r3, #16]
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bf0:	b2d2      	uxtb	r2, r2
 8006bf2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bf8:	1c5a      	adds	r2, r3, #1
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	681a      	ldr	r2, [r3, #0]
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f022 0201 	bic.w	r2, r2, #1
 8006c0c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	f7fe fed0 	bl	80059b4 <HAL_I2C_AbortCpltCallback>
 8006c14:	e015      	b.n	8006c42 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	695b      	ldr	r3, [r3, #20]
 8006c1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c20:	2b40      	cmp	r3, #64	@ 0x40
 8006c22:	d10b      	bne.n	8006c3c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	691a      	ldr	r2, [r3, #16]
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c2e:	b2d2      	uxtb	r2, r2
 8006c30:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c36:	1c5a      	adds	r2, r3, #1
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006c3c:	6878      	ldr	r0, [r7, #4]
 8006c3e:	f7fe feaf 	bl	80059a0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c46:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	f003 0301 	and.w	r3, r3, #1
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d10e      	bne.n	8006c70 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d109      	bne.n	8006c70 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d104      	bne.n	8006c70 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d007      	beq.n	8006c80 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	685a      	ldr	r2, [r3, #4]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006c7e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c86:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c8c:	f003 0304 	and.w	r3, r3, #4
 8006c90:	2b04      	cmp	r3, #4
 8006c92:	d113      	bne.n	8006cbc <I2C_ITError+0x254>
 8006c94:	7bfb      	ldrb	r3, [r7, #15]
 8006c96:	2b28      	cmp	r3, #40	@ 0x28
 8006c98:	d110      	bne.n	8006cbc <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	4a0a      	ldr	r2, [pc, #40]	@ (8006cc8 <I2C_ITError+0x260>)
 8006c9e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2220      	movs	r2, #32
 8006caa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006cb6:	6878      	ldr	r0, [r7, #4]
 8006cb8:	f7fe fe54 	bl	8005964 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006cbc:	bf00      	nop
 8006cbe:	3710      	adds	r7, #16
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bd80      	pop	{r7, pc}
 8006cc4:	08006f6d 	.word	0x08006f6d
 8006cc8:	ffff0000 	.word	0xffff0000

08006ccc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b088      	sub	sp, #32
 8006cd0:	af02      	add	r7, sp, #8
 8006cd2:	60f8      	str	r0, [r7, #12]
 8006cd4:	607a      	str	r2, [r7, #4]
 8006cd6:	603b      	str	r3, [r7, #0]
 8006cd8:	460b      	mov	r3, r1
 8006cda:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ce0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006ce2:	697b      	ldr	r3, [r7, #20]
 8006ce4:	2b08      	cmp	r3, #8
 8006ce6:	d006      	beq.n	8006cf6 <I2C_MasterRequestWrite+0x2a>
 8006ce8:	697b      	ldr	r3, [r7, #20]
 8006cea:	2b01      	cmp	r3, #1
 8006cec:	d003      	beq.n	8006cf6 <I2C_MasterRequestWrite+0x2a>
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006cf4:	d108      	bne.n	8006d08 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	681a      	ldr	r2, [r3, #0]
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006d04:	601a      	str	r2, [r3, #0]
 8006d06:	e00b      	b.n	8006d20 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d0c:	2b12      	cmp	r3, #18
 8006d0e:	d107      	bne.n	8006d20 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	681a      	ldr	r2, [r3, #0]
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006d1e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	9300      	str	r3, [sp, #0]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2200      	movs	r2, #0
 8006d28:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006d2c:	68f8      	ldr	r0, [r7, #12]
 8006d2e:	f000 f9c5 	bl	80070bc <I2C_WaitOnFlagUntilTimeout>
 8006d32:	4603      	mov	r3, r0
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d00d      	beq.n	8006d54 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d46:	d103      	bne.n	8006d50 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006d4e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006d50:	2303      	movs	r3, #3
 8006d52:	e035      	b.n	8006dc0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	691b      	ldr	r3, [r3, #16]
 8006d58:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006d5c:	d108      	bne.n	8006d70 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006d5e:	897b      	ldrh	r3, [r7, #10]
 8006d60:	b2db      	uxtb	r3, r3
 8006d62:	461a      	mov	r2, r3
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006d6c:	611a      	str	r2, [r3, #16]
 8006d6e:	e01b      	b.n	8006da8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006d70:	897b      	ldrh	r3, [r7, #10]
 8006d72:	11db      	asrs	r3, r3, #7
 8006d74:	b2db      	uxtb	r3, r3
 8006d76:	f003 0306 	and.w	r3, r3, #6
 8006d7a:	b2db      	uxtb	r3, r3
 8006d7c:	f063 030f 	orn	r3, r3, #15
 8006d80:	b2da      	uxtb	r2, r3
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	687a      	ldr	r2, [r7, #4]
 8006d8c:	490e      	ldr	r1, [pc, #56]	@ (8006dc8 <I2C_MasterRequestWrite+0xfc>)
 8006d8e:	68f8      	ldr	r0, [r7, #12]
 8006d90:	f000 fa0e 	bl	80071b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d94:	4603      	mov	r3, r0
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d001      	beq.n	8006d9e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	e010      	b.n	8006dc0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006d9e:	897b      	ldrh	r3, [r7, #10]
 8006da0:	b2da      	uxtb	r2, r3
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	687a      	ldr	r2, [r7, #4]
 8006dac:	4907      	ldr	r1, [pc, #28]	@ (8006dcc <I2C_MasterRequestWrite+0x100>)
 8006dae:	68f8      	ldr	r0, [r7, #12]
 8006db0:	f000 f9fe 	bl	80071b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006db4:	4603      	mov	r3, r0
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d001      	beq.n	8006dbe <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006dba:	2301      	movs	r3, #1
 8006dbc:	e000      	b.n	8006dc0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006dbe:	2300      	movs	r3, #0
}
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	3718      	adds	r7, #24
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd80      	pop	{r7, pc}
 8006dc8:	00010008 	.word	0x00010008
 8006dcc:	00010002 	.word	0x00010002

08006dd0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b088      	sub	sp, #32
 8006dd4:	af02      	add	r7, sp, #8
 8006dd6:	60f8      	str	r0, [r7, #12]
 8006dd8:	607a      	str	r2, [r7, #4]
 8006dda:	603b      	str	r3, [r7, #0]
 8006ddc:	460b      	mov	r3, r1
 8006dde:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006de4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	681a      	ldr	r2, [r3, #0]
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006df4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006df6:	697b      	ldr	r3, [r7, #20]
 8006df8:	2b08      	cmp	r3, #8
 8006dfa:	d006      	beq.n	8006e0a <I2C_MasterRequestRead+0x3a>
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	2b01      	cmp	r3, #1
 8006e00:	d003      	beq.n	8006e0a <I2C_MasterRequestRead+0x3a>
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006e08:	d108      	bne.n	8006e1c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	681a      	ldr	r2, [r3, #0]
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006e18:	601a      	str	r2, [r3, #0]
 8006e1a:	e00b      	b.n	8006e34 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e20:	2b11      	cmp	r3, #17
 8006e22:	d107      	bne.n	8006e34 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	681a      	ldr	r2, [r3, #0]
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006e32:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	9300      	str	r3, [sp, #0]
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006e40:	68f8      	ldr	r0, [r7, #12]
 8006e42:	f000 f93b 	bl	80070bc <I2C_WaitOnFlagUntilTimeout>
 8006e46:	4603      	mov	r3, r0
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d00d      	beq.n	8006e68 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e5a:	d103      	bne.n	8006e64 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006e62:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006e64:	2303      	movs	r3, #3
 8006e66:	e079      	b.n	8006f5c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	691b      	ldr	r3, [r3, #16]
 8006e6c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006e70:	d108      	bne.n	8006e84 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006e72:	897b      	ldrh	r3, [r7, #10]
 8006e74:	b2db      	uxtb	r3, r3
 8006e76:	f043 0301 	orr.w	r3, r3, #1
 8006e7a:	b2da      	uxtb	r2, r3
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	611a      	str	r2, [r3, #16]
 8006e82:	e05f      	b.n	8006f44 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006e84:	897b      	ldrh	r3, [r7, #10]
 8006e86:	11db      	asrs	r3, r3, #7
 8006e88:	b2db      	uxtb	r3, r3
 8006e8a:	f003 0306 	and.w	r3, r3, #6
 8006e8e:	b2db      	uxtb	r3, r3
 8006e90:	f063 030f 	orn	r3, r3, #15
 8006e94:	b2da      	uxtb	r2, r3
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	687a      	ldr	r2, [r7, #4]
 8006ea0:	4930      	ldr	r1, [pc, #192]	@ (8006f64 <I2C_MasterRequestRead+0x194>)
 8006ea2:	68f8      	ldr	r0, [r7, #12]
 8006ea4:	f000 f984 	bl	80071b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d001      	beq.n	8006eb2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	e054      	b.n	8006f5c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006eb2:	897b      	ldrh	r3, [r7, #10]
 8006eb4:	b2da      	uxtb	r2, r3
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	687a      	ldr	r2, [r7, #4]
 8006ec0:	4929      	ldr	r1, [pc, #164]	@ (8006f68 <I2C_MasterRequestRead+0x198>)
 8006ec2:	68f8      	ldr	r0, [r7, #12]
 8006ec4:	f000 f974 	bl	80071b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006ec8:	4603      	mov	r3, r0
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d001      	beq.n	8006ed2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006ece:	2301      	movs	r3, #1
 8006ed0:	e044      	b.n	8006f5c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	613b      	str	r3, [r7, #16]
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	695b      	ldr	r3, [r3, #20]
 8006edc:	613b      	str	r3, [r7, #16]
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	699b      	ldr	r3, [r3, #24]
 8006ee4:	613b      	str	r3, [r7, #16]
 8006ee6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	681a      	ldr	r2, [r3, #0]
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006ef6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	9300      	str	r3, [sp, #0]
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2200      	movs	r2, #0
 8006f00:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006f04:	68f8      	ldr	r0, [r7, #12]
 8006f06:	f000 f8d9 	bl	80070bc <I2C_WaitOnFlagUntilTimeout>
 8006f0a:	4603      	mov	r3, r0
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d00d      	beq.n	8006f2c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f1e:	d103      	bne.n	8006f28 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006f26:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8006f28:	2303      	movs	r3, #3
 8006f2a:	e017      	b.n	8006f5c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006f2c:	897b      	ldrh	r3, [r7, #10]
 8006f2e:	11db      	asrs	r3, r3, #7
 8006f30:	b2db      	uxtb	r3, r3
 8006f32:	f003 0306 	and.w	r3, r3, #6
 8006f36:	b2db      	uxtb	r3, r3
 8006f38:	f063 030e 	orn	r3, r3, #14
 8006f3c:	b2da      	uxtb	r2, r3
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	687a      	ldr	r2, [r7, #4]
 8006f48:	4907      	ldr	r1, [pc, #28]	@ (8006f68 <I2C_MasterRequestRead+0x198>)
 8006f4a:	68f8      	ldr	r0, [r7, #12]
 8006f4c:	f000 f930 	bl	80071b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f50:	4603      	mov	r3, r0
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d001      	beq.n	8006f5a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006f56:	2301      	movs	r3, #1
 8006f58:	e000      	b.n	8006f5c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006f5a:	2300      	movs	r3, #0
}
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	3718      	adds	r7, #24
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}
 8006f64:	00010008 	.word	0x00010008
 8006f68:	00010002 	.word	0x00010002

08006f6c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b086      	sub	sp, #24
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006f74:	2300      	movs	r3, #0
 8006f76:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f7c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006f7e:	697b      	ldr	r3, [r7, #20]
 8006f80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f84:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006f86:	4b4b      	ldr	r3, [pc, #300]	@ (80070b4 <I2C_DMAAbort+0x148>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	08db      	lsrs	r3, r3, #3
 8006f8c:	4a4a      	ldr	r2, [pc, #296]	@ (80070b8 <I2C_DMAAbort+0x14c>)
 8006f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8006f92:	0a1a      	lsrs	r2, r3, #8
 8006f94:	4613      	mov	r3, r2
 8006f96:	009b      	lsls	r3, r3, #2
 8006f98:	4413      	add	r3, r2
 8006f9a:	00da      	lsls	r2, r3, #3
 8006f9c:	1ad3      	subs	r3, r2, r3
 8006f9e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d106      	bne.n	8006fb4 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006faa:	f043 0220 	orr.w	r2, r3, #32
 8006fae:	697b      	ldr	r3, [r7, #20]
 8006fb0:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8006fb2:	e00a      	b.n	8006fca <I2C_DMAAbort+0x5e>
    }
    count--;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	3b01      	subs	r3, #1
 8006fb8:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006fc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006fc8:	d0ea      	beq.n	8006fa0 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006fca:	697b      	ldr	r3, [r7, #20]
 8006fcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d003      	beq.n	8006fda <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006fd2:	697b      	ldr	r3, [r7, #20]
 8006fd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d003      	beq.n	8006fea <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006fe2:	697b      	ldr	r3, [r7, #20]
 8006fe4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	681a      	ldr	r2, [r3, #0]
 8006ff0:	697b      	ldr	r3, [r7, #20]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ff8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8006ffa:	697b      	ldr	r3, [r7, #20]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007000:	697b      	ldr	r3, [r7, #20]
 8007002:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007004:	2b00      	cmp	r3, #0
 8007006:	d003      	beq.n	8007010 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007008:	697b      	ldr	r3, [r7, #20]
 800700a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800700c:	2200      	movs	r2, #0
 800700e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007014:	2b00      	cmp	r3, #0
 8007016:	d003      	beq.n	8007020 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007018:	697b      	ldr	r3, [r7, #20]
 800701a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800701c:	2200      	movs	r2, #0
 800701e:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007020:	697b      	ldr	r3, [r7, #20]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	681a      	ldr	r2, [r3, #0]
 8007026:	697b      	ldr	r3, [r7, #20]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f022 0201 	bic.w	r2, r2, #1
 800702e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007030:	697b      	ldr	r3, [r7, #20]
 8007032:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007036:	b2db      	uxtb	r3, r3
 8007038:	2b60      	cmp	r3, #96	@ 0x60
 800703a:	d10e      	bne.n	800705a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800703c:	697b      	ldr	r3, [r7, #20]
 800703e:	2220      	movs	r2, #32
 8007040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007044:	697b      	ldr	r3, [r7, #20]
 8007046:	2200      	movs	r2, #0
 8007048:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800704c:	697b      	ldr	r3, [r7, #20]
 800704e:	2200      	movs	r2, #0
 8007050:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007052:	6978      	ldr	r0, [r7, #20]
 8007054:	f7fe fcae 	bl	80059b4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007058:	e027      	b.n	80070aa <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800705a:	7cfb      	ldrb	r3, [r7, #19]
 800705c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007060:	2b28      	cmp	r3, #40	@ 0x28
 8007062:	d117      	bne.n	8007094 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007064:	697b      	ldr	r3, [r7, #20]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	681a      	ldr	r2, [r3, #0]
 800706a:	697b      	ldr	r3, [r7, #20]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f042 0201 	orr.w	r2, r2, #1
 8007072:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007074:	697b      	ldr	r3, [r7, #20]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	681a      	ldr	r2, [r3, #0]
 800707a:	697b      	ldr	r3, [r7, #20]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007082:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	2200      	movs	r2, #0
 8007088:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800708a:	697b      	ldr	r3, [r7, #20]
 800708c:	2228      	movs	r2, #40	@ 0x28
 800708e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8007092:	e007      	b.n	80070a4 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8007094:	697b      	ldr	r3, [r7, #20]
 8007096:	2220      	movs	r2, #32
 8007098:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800709c:	697b      	ldr	r3, [r7, #20]
 800709e:	2200      	movs	r2, #0
 80070a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80070a4:	6978      	ldr	r0, [r7, #20]
 80070a6:	f7fe fc7b 	bl	80059a0 <HAL_I2C_ErrorCallback>
}
 80070aa:	bf00      	nop
 80070ac:	3718      	adds	r7, #24
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bd80      	pop	{r7, pc}
 80070b2:	bf00      	nop
 80070b4:	20000008 	.word	0x20000008
 80070b8:	14f8b589 	.word	0x14f8b589

080070bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b084      	sub	sp, #16
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	60f8      	str	r0, [r7, #12]
 80070c4:	60b9      	str	r1, [r7, #8]
 80070c6:	603b      	str	r3, [r7, #0]
 80070c8:	4613      	mov	r3, r2
 80070ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80070cc:	e048      	b.n	8007160 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80070d4:	d044      	beq.n	8007160 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070d6:	f7fc fedb 	bl	8003e90 <HAL_GetTick>
 80070da:	4602      	mov	r2, r0
 80070dc:	69bb      	ldr	r3, [r7, #24]
 80070de:	1ad3      	subs	r3, r2, r3
 80070e0:	683a      	ldr	r2, [r7, #0]
 80070e2:	429a      	cmp	r2, r3
 80070e4:	d302      	bcc.n	80070ec <I2C_WaitOnFlagUntilTimeout+0x30>
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d139      	bne.n	8007160 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	0c1b      	lsrs	r3, r3, #16
 80070f0:	b2db      	uxtb	r3, r3
 80070f2:	2b01      	cmp	r3, #1
 80070f4:	d10d      	bne.n	8007112 <I2C_WaitOnFlagUntilTimeout+0x56>
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	695b      	ldr	r3, [r3, #20]
 80070fc:	43da      	mvns	r2, r3
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	4013      	ands	r3, r2
 8007102:	b29b      	uxth	r3, r3
 8007104:	2b00      	cmp	r3, #0
 8007106:	bf0c      	ite	eq
 8007108:	2301      	moveq	r3, #1
 800710a:	2300      	movne	r3, #0
 800710c:	b2db      	uxtb	r3, r3
 800710e:	461a      	mov	r2, r3
 8007110:	e00c      	b.n	800712c <I2C_WaitOnFlagUntilTimeout+0x70>
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	699b      	ldr	r3, [r3, #24]
 8007118:	43da      	mvns	r2, r3
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	4013      	ands	r3, r2
 800711e:	b29b      	uxth	r3, r3
 8007120:	2b00      	cmp	r3, #0
 8007122:	bf0c      	ite	eq
 8007124:	2301      	moveq	r3, #1
 8007126:	2300      	movne	r3, #0
 8007128:	b2db      	uxtb	r3, r3
 800712a:	461a      	mov	r2, r3
 800712c:	79fb      	ldrb	r3, [r7, #7]
 800712e:	429a      	cmp	r2, r3
 8007130:	d116      	bne.n	8007160 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2200      	movs	r2, #0
 8007136:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	2220      	movs	r2, #32
 800713c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	2200      	movs	r2, #0
 8007144:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800714c:	f043 0220 	orr.w	r2, r3, #32
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2200      	movs	r2, #0
 8007158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800715c:	2301      	movs	r3, #1
 800715e:	e023      	b.n	80071a8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	0c1b      	lsrs	r3, r3, #16
 8007164:	b2db      	uxtb	r3, r3
 8007166:	2b01      	cmp	r3, #1
 8007168:	d10d      	bne.n	8007186 <I2C_WaitOnFlagUntilTimeout+0xca>
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	695b      	ldr	r3, [r3, #20]
 8007170:	43da      	mvns	r2, r3
 8007172:	68bb      	ldr	r3, [r7, #8]
 8007174:	4013      	ands	r3, r2
 8007176:	b29b      	uxth	r3, r3
 8007178:	2b00      	cmp	r3, #0
 800717a:	bf0c      	ite	eq
 800717c:	2301      	moveq	r3, #1
 800717e:	2300      	movne	r3, #0
 8007180:	b2db      	uxtb	r3, r3
 8007182:	461a      	mov	r2, r3
 8007184:	e00c      	b.n	80071a0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	699b      	ldr	r3, [r3, #24]
 800718c:	43da      	mvns	r2, r3
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	4013      	ands	r3, r2
 8007192:	b29b      	uxth	r3, r3
 8007194:	2b00      	cmp	r3, #0
 8007196:	bf0c      	ite	eq
 8007198:	2301      	moveq	r3, #1
 800719a:	2300      	movne	r3, #0
 800719c:	b2db      	uxtb	r3, r3
 800719e:	461a      	mov	r2, r3
 80071a0:	79fb      	ldrb	r3, [r7, #7]
 80071a2:	429a      	cmp	r2, r3
 80071a4:	d093      	beq.n	80070ce <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80071a6:	2300      	movs	r3, #0
}
 80071a8:	4618      	mov	r0, r3
 80071aa:	3710      	adds	r7, #16
 80071ac:	46bd      	mov	sp, r7
 80071ae:	bd80      	pop	{r7, pc}

080071b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b084      	sub	sp, #16
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	60f8      	str	r0, [r7, #12]
 80071b8:	60b9      	str	r1, [r7, #8]
 80071ba:	607a      	str	r2, [r7, #4]
 80071bc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80071be:	e071      	b.n	80072a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	695b      	ldr	r3, [r3, #20]
 80071c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071ce:	d123      	bne.n	8007218 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	681a      	ldr	r2, [r3, #0]
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80071de:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80071e8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	2200      	movs	r2, #0
 80071ee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	2220      	movs	r2, #32
 80071f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	2200      	movs	r2, #0
 80071fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007204:	f043 0204 	orr.w	r2, r3, #4
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	2200      	movs	r2, #0
 8007210:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007214:	2301      	movs	r3, #1
 8007216:	e067      	b.n	80072e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800721e:	d041      	beq.n	80072a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007220:	f7fc fe36 	bl	8003e90 <HAL_GetTick>
 8007224:	4602      	mov	r2, r0
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	1ad3      	subs	r3, r2, r3
 800722a:	687a      	ldr	r2, [r7, #4]
 800722c:	429a      	cmp	r2, r3
 800722e:	d302      	bcc.n	8007236 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d136      	bne.n	80072a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8007236:	68bb      	ldr	r3, [r7, #8]
 8007238:	0c1b      	lsrs	r3, r3, #16
 800723a:	b2db      	uxtb	r3, r3
 800723c:	2b01      	cmp	r3, #1
 800723e:	d10c      	bne.n	800725a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	695b      	ldr	r3, [r3, #20]
 8007246:	43da      	mvns	r2, r3
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	4013      	ands	r3, r2
 800724c:	b29b      	uxth	r3, r3
 800724e:	2b00      	cmp	r3, #0
 8007250:	bf14      	ite	ne
 8007252:	2301      	movne	r3, #1
 8007254:	2300      	moveq	r3, #0
 8007256:	b2db      	uxtb	r3, r3
 8007258:	e00b      	b.n	8007272 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	699b      	ldr	r3, [r3, #24]
 8007260:	43da      	mvns	r2, r3
 8007262:	68bb      	ldr	r3, [r7, #8]
 8007264:	4013      	ands	r3, r2
 8007266:	b29b      	uxth	r3, r3
 8007268:	2b00      	cmp	r3, #0
 800726a:	bf14      	ite	ne
 800726c:	2301      	movne	r3, #1
 800726e:	2300      	moveq	r3, #0
 8007270:	b2db      	uxtb	r3, r3
 8007272:	2b00      	cmp	r3, #0
 8007274:	d016      	beq.n	80072a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	2200      	movs	r2, #0
 800727a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	2220      	movs	r2, #32
 8007280:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	2200      	movs	r2, #0
 8007288:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007290:	f043 0220 	orr.w	r2, r3, #32
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	2200      	movs	r2, #0
 800729c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80072a0:	2301      	movs	r3, #1
 80072a2:	e021      	b.n	80072e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	0c1b      	lsrs	r3, r3, #16
 80072a8:	b2db      	uxtb	r3, r3
 80072aa:	2b01      	cmp	r3, #1
 80072ac:	d10c      	bne.n	80072c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	695b      	ldr	r3, [r3, #20]
 80072b4:	43da      	mvns	r2, r3
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	4013      	ands	r3, r2
 80072ba:	b29b      	uxth	r3, r3
 80072bc:	2b00      	cmp	r3, #0
 80072be:	bf14      	ite	ne
 80072c0:	2301      	movne	r3, #1
 80072c2:	2300      	moveq	r3, #0
 80072c4:	b2db      	uxtb	r3, r3
 80072c6:	e00b      	b.n	80072e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	699b      	ldr	r3, [r3, #24]
 80072ce:	43da      	mvns	r2, r3
 80072d0:	68bb      	ldr	r3, [r7, #8]
 80072d2:	4013      	ands	r3, r2
 80072d4:	b29b      	uxth	r3, r3
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	bf14      	ite	ne
 80072da:	2301      	movne	r3, #1
 80072dc:	2300      	moveq	r3, #0
 80072de:	b2db      	uxtb	r3, r3
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	f47f af6d 	bne.w	80071c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80072e6:	2300      	movs	r3, #0
}
 80072e8:	4618      	mov	r0, r3
 80072ea:	3710      	adds	r7, #16
 80072ec:	46bd      	mov	sp, r7
 80072ee:	bd80      	pop	{r7, pc}

080072f0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b084      	sub	sp, #16
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	60f8      	str	r0, [r7, #12]
 80072f8:	60b9      	str	r1, [r7, #8]
 80072fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80072fc:	e034      	b.n	8007368 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80072fe:	68f8      	ldr	r0, [r7, #12]
 8007300:	f000 f915 	bl	800752e <I2C_IsAcknowledgeFailed>
 8007304:	4603      	mov	r3, r0
 8007306:	2b00      	cmp	r3, #0
 8007308:	d001      	beq.n	800730e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800730a:	2301      	movs	r3, #1
 800730c:	e034      	b.n	8007378 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800730e:	68bb      	ldr	r3, [r7, #8]
 8007310:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007314:	d028      	beq.n	8007368 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007316:	f7fc fdbb 	bl	8003e90 <HAL_GetTick>
 800731a:	4602      	mov	r2, r0
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	1ad3      	subs	r3, r2, r3
 8007320:	68ba      	ldr	r2, [r7, #8]
 8007322:	429a      	cmp	r2, r3
 8007324:	d302      	bcc.n	800732c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d11d      	bne.n	8007368 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	695b      	ldr	r3, [r3, #20]
 8007332:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007336:	2b80      	cmp	r3, #128	@ 0x80
 8007338:	d016      	beq.n	8007368 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	2200      	movs	r2, #0
 800733e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	2220      	movs	r2, #32
 8007344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	2200      	movs	r2, #0
 800734c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007354:	f043 0220 	orr.w	r2, r3, #32
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	2200      	movs	r2, #0
 8007360:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007364:	2301      	movs	r3, #1
 8007366:	e007      	b.n	8007378 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	695b      	ldr	r3, [r3, #20]
 800736e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007372:	2b80      	cmp	r3, #128	@ 0x80
 8007374:	d1c3      	bne.n	80072fe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007376:	2300      	movs	r3, #0
}
 8007378:	4618      	mov	r0, r3
 800737a:	3710      	adds	r7, #16
 800737c:	46bd      	mov	sp, r7
 800737e:	bd80      	pop	{r7, pc}

08007380 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007380:	b580      	push	{r7, lr}
 8007382:	b084      	sub	sp, #16
 8007384:	af00      	add	r7, sp, #0
 8007386:	60f8      	str	r0, [r7, #12]
 8007388:	60b9      	str	r1, [r7, #8]
 800738a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800738c:	e034      	b.n	80073f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800738e:	68f8      	ldr	r0, [r7, #12]
 8007390:	f000 f8cd 	bl	800752e <I2C_IsAcknowledgeFailed>
 8007394:	4603      	mov	r3, r0
 8007396:	2b00      	cmp	r3, #0
 8007398:	d001      	beq.n	800739e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800739a:	2301      	movs	r3, #1
 800739c:	e034      	b.n	8007408 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80073a4:	d028      	beq.n	80073f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073a6:	f7fc fd73 	bl	8003e90 <HAL_GetTick>
 80073aa:	4602      	mov	r2, r0
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	1ad3      	subs	r3, r2, r3
 80073b0:	68ba      	ldr	r2, [r7, #8]
 80073b2:	429a      	cmp	r2, r3
 80073b4:	d302      	bcc.n	80073bc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d11d      	bne.n	80073f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	695b      	ldr	r3, [r3, #20]
 80073c2:	f003 0304 	and.w	r3, r3, #4
 80073c6:	2b04      	cmp	r3, #4
 80073c8:	d016      	beq.n	80073f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	2200      	movs	r2, #0
 80073ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	2220      	movs	r2, #32
 80073d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	2200      	movs	r2, #0
 80073dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073e4:	f043 0220 	orr.w	r2, r3, #32
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	2200      	movs	r2, #0
 80073f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80073f4:	2301      	movs	r3, #1
 80073f6:	e007      	b.n	8007408 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	695b      	ldr	r3, [r3, #20]
 80073fe:	f003 0304 	and.w	r3, r3, #4
 8007402:	2b04      	cmp	r3, #4
 8007404:	d1c3      	bne.n	800738e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007406:	2300      	movs	r3, #0
}
 8007408:	4618      	mov	r0, r3
 800740a:	3710      	adds	r7, #16
 800740c:	46bd      	mov	sp, r7
 800740e:	bd80      	pop	{r7, pc}

08007410 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007410:	b480      	push	{r7}
 8007412:	b085      	sub	sp, #20
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007418:	2300      	movs	r3, #0
 800741a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800741c:	4b13      	ldr	r3, [pc, #76]	@ (800746c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	08db      	lsrs	r3, r3, #3
 8007422:	4a13      	ldr	r2, [pc, #76]	@ (8007470 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007424:	fba2 2303 	umull	r2, r3, r2, r3
 8007428:	0a1a      	lsrs	r2, r3, #8
 800742a:	4613      	mov	r3, r2
 800742c:	009b      	lsls	r3, r3, #2
 800742e:	4413      	add	r3, r2
 8007430:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	3b01      	subs	r3, #1
 8007436:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d107      	bne.n	800744e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007442:	f043 0220 	orr.w	r2, r3, #32
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800744a:	2301      	movs	r3, #1
 800744c:	e008      	b.n	8007460 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007458:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800745c:	d0e9      	beq.n	8007432 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800745e:	2300      	movs	r3, #0
}
 8007460:	4618      	mov	r0, r3
 8007462:	3714      	adds	r7, #20
 8007464:	46bd      	mov	sp, r7
 8007466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746a:	4770      	bx	lr
 800746c:	20000008 	.word	0x20000008
 8007470:	14f8b589 	.word	0x14f8b589

08007474 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b084      	sub	sp, #16
 8007478:	af00      	add	r7, sp, #0
 800747a:	60f8      	str	r0, [r7, #12]
 800747c:	60b9      	str	r1, [r7, #8]
 800747e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007480:	e049      	b.n	8007516 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	695b      	ldr	r3, [r3, #20]
 8007488:	f003 0310 	and.w	r3, r3, #16
 800748c:	2b10      	cmp	r3, #16
 800748e:	d119      	bne.n	80074c4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f06f 0210 	mvn.w	r2, #16
 8007498:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	2200      	movs	r2, #0
 800749e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	2220      	movs	r2, #32
 80074a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	2200      	movs	r2, #0
 80074ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	2200      	movs	r2, #0
 80074bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80074c0:	2301      	movs	r3, #1
 80074c2:	e030      	b.n	8007526 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074c4:	f7fc fce4 	bl	8003e90 <HAL_GetTick>
 80074c8:	4602      	mov	r2, r0
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	1ad3      	subs	r3, r2, r3
 80074ce:	68ba      	ldr	r2, [r7, #8]
 80074d0:	429a      	cmp	r2, r3
 80074d2:	d302      	bcc.n	80074da <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d11d      	bne.n	8007516 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	695b      	ldr	r3, [r3, #20]
 80074e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074e4:	2b40      	cmp	r3, #64	@ 0x40
 80074e6:	d016      	beq.n	8007516 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	2200      	movs	r2, #0
 80074ec:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	2220      	movs	r2, #32
 80074f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	2200      	movs	r2, #0
 80074fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007502:	f043 0220 	orr.w	r2, r3, #32
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	2200      	movs	r2, #0
 800750e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007512:	2301      	movs	r3, #1
 8007514:	e007      	b.n	8007526 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	695b      	ldr	r3, [r3, #20]
 800751c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007520:	2b40      	cmp	r3, #64	@ 0x40
 8007522:	d1ae      	bne.n	8007482 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007524:	2300      	movs	r3, #0
}
 8007526:	4618      	mov	r0, r3
 8007528:	3710      	adds	r7, #16
 800752a:	46bd      	mov	sp, r7
 800752c:	bd80      	pop	{r7, pc}

0800752e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800752e:	b480      	push	{r7}
 8007530:	b083      	sub	sp, #12
 8007532:	af00      	add	r7, sp, #0
 8007534:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	695b      	ldr	r3, [r3, #20]
 800753c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007540:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007544:	d11b      	bne.n	800757e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800754e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2200      	movs	r2, #0
 8007554:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2220      	movs	r2, #32
 800755a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2200      	movs	r2, #0
 8007562:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800756a:	f043 0204 	orr.w	r2, r3, #4
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2200      	movs	r2, #0
 8007576:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800757a:	2301      	movs	r3, #1
 800757c:	e000      	b.n	8007580 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800757e:	2300      	movs	r3, #0
}
 8007580:	4618      	mov	r0, r3
 8007582:	370c      	adds	r7, #12
 8007584:	46bd      	mov	sp, r7
 8007586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758a:	4770      	bx	lr

0800758c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800758c:	b480      	push	{r7}
 800758e:	b083      	sub	sp, #12
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007598:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800759c:	d103      	bne.n	80075a6 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2201      	movs	r2, #1
 80075a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80075a4:	e007      	b.n	80075b6 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075aa:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80075ae:	d102      	bne.n	80075b6 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2208      	movs	r2, #8
 80075b4:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80075b6:	bf00      	nop
 80075b8:	370c      	adds	r7, #12
 80075ba:	46bd      	mov	sp, r7
 80075bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c0:	4770      	bx	lr
	...

080075c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b084      	sub	sp, #16
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
 80075cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d101      	bne.n	80075d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80075d4:	2301      	movs	r3, #1
 80075d6:	e0cc      	b.n	8007772 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80075d8:	4b68      	ldr	r3, [pc, #416]	@ (800777c <HAL_RCC_ClockConfig+0x1b8>)
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f003 030f 	and.w	r3, r3, #15
 80075e0:	683a      	ldr	r2, [r7, #0]
 80075e2:	429a      	cmp	r2, r3
 80075e4:	d90c      	bls.n	8007600 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80075e6:	4b65      	ldr	r3, [pc, #404]	@ (800777c <HAL_RCC_ClockConfig+0x1b8>)
 80075e8:	683a      	ldr	r2, [r7, #0]
 80075ea:	b2d2      	uxtb	r2, r2
 80075ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80075ee:	4b63      	ldr	r3, [pc, #396]	@ (800777c <HAL_RCC_ClockConfig+0x1b8>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f003 030f 	and.w	r3, r3, #15
 80075f6:	683a      	ldr	r2, [r7, #0]
 80075f8:	429a      	cmp	r2, r3
 80075fa:	d001      	beq.n	8007600 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80075fc:	2301      	movs	r3, #1
 80075fe:	e0b8      	b.n	8007772 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f003 0302 	and.w	r3, r3, #2
 8007608:	2b00      	cmp	r3, #0
 800760a:	d020      	beq.n	800764e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f003 0304 	and.w	r3, r3, #4
 8007614:	2b00      	cmp	r3, #0
 8007616:	d005      	beq.n	8007624 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007618:	4b59      	ldr	r3, [pc, #356]	@ (8007780 <HAL_RCC_ClockConfig+0x1bc>)
 800761a:	689b      	ldr	r3, [r3, #8]
 800761c:	4a58      	ldr	r2, [pc, #352]	@ (8007780 <HAL_RCC_ClockConfig+0x1bc>)
 800761e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007622:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f003 0308 	and.w	r3, r3, #8
 800762c:	2b00      	cmp	r3, #0
 800762e:	d005      	beq.n	800763c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007630:	4b53      	ldr	r3, [pc, #332]	@ (8007780 <HAL_RCC_ClockConfig+0x1bc>)
 8007632:	689b      	ldr	r3, [r3, #8]
 8007634:	4a52      	ldr	r2, [pc, #328]	@ (8007780 <HAL_RCC_ClockConfig+0x1bc>)
 8007636:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800763a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800763c:	4b50      	ldr	r3, [pc, #320]	@ (8007780 <HAL_RCC_ClockConfig+0x1bc>)
 800763e:	689b      	ldr	r3, [r3, #8]
 8007640:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	689b      	ldr	r3, [r3, #8]
 8007648:	494d      	ldr	r1, [pc, #308]	@ (8007780 <HAL_RCC_ClockConfig+0x1bc>)
 800764a:	4313      	orrs	r3, r2
 800764c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f003 0301 	and.w	r3, r3, #1
 8007656:	2b00      	cmp	r3, #0
 8007658:	d044      	beq.n	80076e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	2b01      	cmp	r3, #1
 8007660:	d107      	bne.n	8007672 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007662:	4b47      	ldr	r3, [pc, #284]	@ (8007780 <HAL_RCC_ClockConfig+0x1bc>)
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800766a:	2b00      	cmp	r3, #0
 800766c:	d119      	bne.n	80076a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800766e:	2301      	movs	r3, #1
 8007670:	e07f      	b.n	8007772 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	685b      	ldr	r3, [r3, #4]
 8007676:	2b02      	cmp	r3, #2
 8007678:	d003      	beq.n	8007682 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800767e:	2b03      	cmp	r3, #3
 8007680:	d107      	bne.n	8007692 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007682:	4b3f      	ldr	r3, [pc, #252]	@ (8007780 <HAL_RCC_ClockConfig+0x1bc>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800768a:	2b00      	cmp	r3, #0
 800768c:	d109      	bne.n	80076a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800768e:	2301      	movs	r3, #1
 8007690:	e06f      	b.n	8007772 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007692:	4b3b      	ldr	r3, [pc, #236]	@ (8007780 <HAL_RCC_ClockConfig+0x1bc>)
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f003 0302 	and.w	r3, r3, #2
 800769a:	2b00      	cmp	r3, #0
 800769c:	d101      	bne.n	80076a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800769e:	2301      	movs	r3, #1
 80076a0:	e067      	b.n	8007772 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80076a2:	4b37      	ldr	r3, [pc, #220]	@ (8007780 <HAL_RCC_ClockConfig+0x1bc>)
 80076a4:	689b      	ldr	r3, [r3, #8]
 80076a6:	f023 0203 	bic.w	r2, r3, #3
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	4934      	ldr	r1, [pc, #208]	@ (8007780 <HAL_RCC_ClockConfig+0x1bc>)
 80076b0:	4313      	orrs	r3, r2
 80076b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80076b4:	f7fc fbec 	bl	8003e90 <HAL_GetTick>
 80076b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80076ba:	e00a      	b.n	80076d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80076bc:	f7fc fbe8 	bl	8003e90 <HAL_GetTick>
 80076c0:	4602      	mov	r2, r0
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	1ad3      	subs	r3, r2, r3
 80076c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d901      	bls.n	80076d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80076ce:	2303      	movs	r3, #3
 80076d0:	e04f      	b.n	8007772 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80076d2:	4b2b      	ldr	r3, [pc, #172]	@ (8007780 <HAL_RCC_ClockConfig+0x1bc>)
 80076d4:	689b      	ldr	r3, [r3, #8]
 80076d6:	f003 020c 	and.w	r2, r3, #12
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	685b      	ldr	r3, [r3, #4]
 80076de:	009b      	lsls	r3, r3, #2
 80076e0:	429a      	cmp	r2, r3
 80076e2:	d1eb      	bne.n	80076bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80076e4:	4b25      	ldr	r3, [pc, #148]	@ (800777c <HAL_RCC_ClockConfig+0x1b8>)
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f003 030f 	and.w	r3, r3, #15
 80076ec:	683a      	ldr	r2, [r7, #0]
 80076ee:	429a      	cmp	r2, r3
 80076f0:	d20c      	bcs.n	800770c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076f2:	4b22      	ldr	r3, [pc, #136]	@ (800777c <HAL_RCC_ClockConfig+0x1b8>)
 80076f4:	683a      	ldr	r2, [r7, #0]
 80076f6:	b2d2      	uxtb	r2, r2
 80076f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80076fa:	4b20      	ldr	r3, [pc, #128]	@ (800777c <HAL_RCC_ClockConfig+0x1b8>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f003 030f 	and.w	r3, r3, #15
 8007702:	683a      	ldr	r2, [r7, #0]
 8007704:	429a      	cmp	r2, r3
 8007706:	d001      	beq.n	800770c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007708:	2301      	movs	r3, #1
 800770a:	e032      	b.n	8007772 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f003 0304 	and.w	r3, r3, #4
 8007714:	2b00      	cmp	r3, #0
 8007716:	d008      	beq.n	800772a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007718:	4b19      	ldr	r3, [pc, #100]	@ (8007780 <HAL_RCC_ClockConfig+0x1bc>)
 800771a:	689b      	ldr	r3, [r3, #8]
 800771c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	68db      	ldr	r3, [r3, #12]
 8007724:	4916      	ldr	r1, [pc, #88]	@ (8007780 <HAL_RCC_ClockConfig+0x1bc>)
 8007726:	4313      	orrs	r3, r2
 8007728:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f003 0308 	and.w	r3, r3, #8
 8007732:	2b00      	cmp	r3, #0
 8007734:	d009      	beq.n	800774a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007736:	4b12      	ldr	r3, [pc, #72]	@ (8007780 <HAL_RCC_ClockConfig+0x1bc>)
 8007738:	689b      	ldr	r3, [r3, #8]
 800773a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	691b      	ldr	r3, [r3, #16]
 8007742:	00db      	lsls	r3, r3, #3
 8007744:	490e      	ldr	r1, [pc, #56]	@ (8007780 <HAL_RCC_ClockConfig+0x1bc>)
 8007746:	4313      	orrs	r3, r2
 8007748:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800774a:	f000 f855 	bl	80077f8 <HAL_RCC_GetSysClockFreq>
 800774e:	4602      	mov	r2, r0
 8007750:	4b0b      	ldr	r3, [pc, #44]	@ (8007780 <HAL_RCC_ClockConfig+0x1bc>)
 8007752:	689b      	ldr	r3, [r3, #8]
 8007754:	091b      	lsrs	r3, r3, #4
 8007756:	f003 030f 	and.w	r3, r3, #15
 800775a:	490a      	ldr	r1, [pc, #40]	@ (8007784 <HAL_RCC_ClockConfig+0x1c0>)
 800775c:	5ccb      	ldrb	r3, [r1, r3]
 800775e:	fa22 f303 	lsr.w	r3, r2, r3
 8007762:	4a09      	ldr	r2, [pc, #36]	@ (8007788 <HAL_RCC_ClockConfig+0x1c4>)
 8007764:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007766:	4b09      	ldr	r3, [pc, #36]	@ (800778c <HAL_RCC_ClockConfig+0x1c8>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	4618      	mov	r0, r3
 800776c:	f7fc fb4c 	bl	8003e08 <HAL_InitTick>

  return HAL_OK;
 8007770:	2300      	movs	r3, #0
}
 8007772:	4618      	mov	r0, r3
 8007774:	3710      	adds	r7, #16
 8007776:	46bd      	mov	sp, r7
 8007778:	bd80      	pop	{r7, pc}
 800777a:	bf00      	nop
 800777c:	40023c00 	.word	0x40023c00
 8007780:	40023800 	.word	0x40023800
 8007784:	0800a7a8 	.word	0x0800a7a8
 8007788:	20000008 	.word	0x20000008
 800778c:	2000000c 	.word	0x2000000c

08007790 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007790:	b480      	push	{r7}
 8007792:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007794:	4b03      	ldr	r3, [pc, #12]	@ (80077a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8007796:	681b      	ldr	r3, [r3, #0]
}
 8007798:	4618      	mov	r0, r3
 800779a:	46bd      	mov	sp, r7
 800779c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a0:	4770      	bx	lr
 80077a2:	bf00      	nop
 80077a4:	20000008 	.word	0x20000008

080077a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80077ac:	f7ff fff0 	bl	8007790 <HAL_RCC_GetHCLKFreq>
 80077b0:	4602      	mov	r2, r0
 80077b2:	4b05      	ldr	r3, [pc, #20]	@ (80077c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80077b4:	689b      	ldr	r3, [r3, #8]
 80077b6:	0a9b      	lsrs	r3, r3, #10
 80077b8:	f003 0307 	and.w	r3, r3, #7
 80077bc:	4903      	ldr	r1, [pc, #12]	@ (80077cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80077be:	5ccb      	ldrb	r3, [r1, r3]
 80077c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80077c4:	4618      	mov	r0, r3
 80077c6:	bd80      	pop	{r7, pc}
 80077c8:	40023800 	.word	0x40023800
 80077cc:	0800a7b8 	.word	0x0800a7b8

080077d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80077d4:	f7ff ffdc 	bl	8007790 <HAL_RCC_GetHCLKFreq>
 80077d8:	4602      	mov	r2, r0
 80077da:	4b05      	ldr	r3, [pc, #20]	@ (80077f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80077dc:	689b      	ldr	r3, [r3, #8]
 80077de:	0b5b      	lsrs	r3, r3, #13
 80077e0:	f003 0307 	and.w	r3, r3, #7
 80077e4:	4903      	ldr	r1, [pc, #12]	@ (80077f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80077e6:	5ccb      	ldrb	r3, [r1, r3]
 80077e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80077ec:	4618      	mov	r0, r3
 80077ee:	bd80      	pop	{r7, pc}
 80077f0:	40023800 	.word	0x40023800
 80077f4:	0800a7b8 	.word	0x0800a7b8

080077f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80077f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80077fc:	b0ae      	sub	sp, #184	@ 0xb8
 80077fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007800:	2300      	movs	r3, #0
 8007802:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8007806:	2300      	movs	r3, #0
 8007808:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800780c:	2300      	movs	r3, #0
 800780e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8007812:	2300      	movs	r3, #0
 8007814:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8007818:	2300      	movs	r3, #0
 800781a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800781e:	4bcb      	ldr	r3, [pc, #812]	@ (8007b4c <HAL_RCC_GetSysClockFreq+0x354>)
 8007820:	689b      	ldr	r3, [r3, #8]
 8007822:	f003 030c 	and.w	r3, r3, #12
 8007826:	2b0c      	cmp	r3, #12
 8007828:	f200 8206 	bhi.w	8007c38 <HAL_RCC_GetSysClockFreq+0x440>
 800782c:	a201      	add	r2, pc, #4	@ (adr r2, 8007834 <HAL_RCC_GetSysClockFreq+0x3c>)
 800782e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007832:	bf00      	nop
 8007834:	08007869 	.word	0x08007869
 8007838:	08007c39 	.word	0x08007c39
 800783c:	08007c39 	.word	0x08007c39
 8007840:	08007c39 	.word	0x08007c39
 8007844:	08007871 	.word	0x08007871
 8007848:	08007c39 	.word	0x08007c39
 800784c:	08007c39 	.word	0x08007c39
 8007850:	08007c39 	.word	0x08007c39
 8007854:	08007879 	.word	0x08007879
 8007858:	08007c39 	.word	0x08007c39
 800785c:	08007c39 	.word	0x08007c39
 8007860:	08007c39 	.word	0x08007c39
 8007864:	08007a69 	.word	0x08007a69
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007868:	4bb9      	ldr	r3, [pc, #740]	@ (8007b50 <HAL_RCC_GetSysClockFreq+0x358>)
 800786a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800786e:	e1e7      	b.n	8007c40 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007870:	4bb8      	ldr	r3, [pc, #736]	@ (8007b54 <HAL_RCC_GetSysClockFreq+0x35c>)
 8007872:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007876:	e1e3      	b.n	8007c40 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007878:	4bb4      	ldr	r3, [pc, #720]	@ (8007b4c <HAL_RCC_GetSysClockFreq+0x354>)
 800787a:	685b      	ldr	r3, [r3, #4]
 800787c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007880:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007884:	4bb1      	ldr	r3, [pc, #708]	@ (8007b4c <HAL_RCC_GetSysClockFreq+0x354>)
 8007886:	685b      	ldr	r3, [r3, #4]
 8007888:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800788c:	2b00      	cmp	r3, #0
 800788e:	d071      	beq.n	8007974 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007890:	4bae      	ldr	r3, [pc, #696]	@ (8007b4c <HAL_RCC_GetSysClockFreq+0x354>)
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	099b      	lsrs	r3, r3, #6
 8007896:	2200      	movs	r2, #0
 8007898:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800789c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80078a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80078a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078a8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80078ac:	2300      	movs	r3, #0
 80078ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80078b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80078b6:	4622      	mov	r2, r4
 80078b8:	462b      	mov	r3, r5
 80078ba:	f04f 0000 	mov.w	r0, #0
 80078be:	f04f 0100 	mov.w	r1, #0
 80078c2:	0159      	lsls	r1, r3, #5
 80078c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80078c8:	0150      	lsls	r0, r2, #5
 80078ca:	4602      	mov	r2, r0
 80078cc:	460b      	mov	r3, r1
 80078ce:	4621      	mov	r1, r4
 80078d0:	1a51      	subs	r1, r2, r1
 80078d2:	6439      	str	r1, [r7, #64]	@ 0x40
 80078d4:	4629      	mov	r1, r5
 80078d6:	eb63 0301 	sbc.w	r3, r3, r1
 80078da:	647b      	str	r3, [r7, #68]	@ 0x44
 80078dc:	f04f 0200 	mov.w	r2, #0
 80078e0:	f04f 0300 	mov.w	r3, #0
 80078e4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80078e8:	4649      	mov	r1, r9
 80078ea:	018b      	lsls	r3, r1, #6
 80078ec:	4641      	mov	r1, r8
 80078ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80078f2:	4641      	mov	r1, r8
 80078f4:	018a      	lsls	r2, r1, #6
 80078f6:	4641      	mov	r1, r8
 80078f8:	1a51      	subs	r1, r2, r1
 80078fa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80078fc:	4649      	mov	r1, r9
 80078fe:	eb63 0301 	sbc.w	r3, r3, r1
 8007902:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007904:	f04f 0200 	mov.w	r2, #0
 8007908:	f04f 0300 	mov.w	r3, #0
 800790c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8007910:	4649      	mov	r1, r9
 8007912:	00cb      	lsls	r3, r1, #3
 8007914:	4641      	mov	r1, r8
 8007916:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800791a:	4641      	mov	r1, r8
 800791c:	00ca      	lsls	r2, r1, #3
 800791e:	4610      	mov	r0, r2
 8007920:	4619      	mov	r1, r3
 8007922:	4603      	mov	r3, r0
 8007924:	4622      	mov	r2, r4
 8007926:	189b      	adds	r3, r3, r2
 8007928:	633b      	str	r3, [r7, #48]	@ 0x30
 800792a:	462b      	mov	r3, r5
 800792c:	460a      	mov	r2, r1
 800792e:	eb42 0303 	adc.w	r3, r2, r3
 8007932:	637b      	str	r3, [r7, #52]	@ 0x34
 8007934:	f04f 0200 	mov.w	r2, #0
 8007938:	f04f 0300 	mov.w	r3, #0
 800793c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007940:	4629      	mov	r1, r5
 8007942:	024b      	lsls	r3, r1, #9
 8007944:	4621      	mov	r1, r4
 8007946:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800794a:	4621      	mov	r1, r4
 800794c:	024a      	lsls	r2, r1, #9
 800794e:	4610      	mov	r0, r2
 8007950:	4619      	mov	r1, r3
 8007952:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007956:	2200      	movs	r2, #0
 8007958:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800795c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007960:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8007964:	f7f8 fcbc 	bl	80002e0 <__aeabi_uldivmod>
 8007968:	4602      	mov	r2, r0
 800796a:	460b      	mov	r3, r1
 800796c:	4613      	mov	r3, r2
 800796e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007972:	e067      	b.n	8007a44 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007974:	4b75      	ldr	r3, [pc, #468]	@ (8007b4c <HAL_RCC_GetSysClockFreq+0x354>)
 8007976:	685b      	ldr	r3, [r3, #4]
 8007978:	099b      	lsrs	r3, r3, #6
 800797a:	2200      	movs	r2, #0
 800797c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007980:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8007984:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007988:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800798c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800798e:	2300      	movs	r3, #0
 8007990:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007992:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8007996:	4622      	mov	r2, r4
 8007998:	462b      	mov	r3, r5
 800799a:	f04f 0000 	mov.w	r0, #0
 800799e:	f04f 0100 	mov.w	r1, #0
 80079a2:	0159      	lsls	r1, r3, #5
 80079a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80079a8:	0150      	lsls	r0, r2, #5
 80079aa:	4602      	mov	r2, r0
 80079ac:	460b      	mov	r3, r1
 80079ae:	4621      	mov	r1, r4
 80079b0:	1a51      	subs	r1, r2, r1
 80079b2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80079b4:	4629      	mov	r1, r5
 80079b6:	eb63 0301 	sbc.w	r3, r3, r1
 80079ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80079bc:	f04f 0200 	mov.w	r2, #0
 80079c0:	f04f 0300 	mov.w	r3, #0
 80079c4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80079c8:	4649      	mov	r1, r9
 80079ca:	018b      	lsls	r3, r1, #6
 80079cc:	4641      	mov	r1, r8
 80079ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80079d2:	4641      	mov	r1, r8
 80079d4:	018a      	lsls	r2, r1, #6
 80079d6:	4641      	mov	r1, r8
 80079d8:	ebb2 0a01 	subs.w	sl, r2, r1
 80079dc:	4649      	mov	r1, r9
 80079de:	eb63 0b01 	sbc.w	fp, r3, r1
 80079e2:	f04f 0200 	mov.w	r2, #0
 80079e6:	f04f 0300 	mov.w	r3, #0
 80079ea:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80079ee:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80079f2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80079f6:	4692      	mov	sl, r2
 80079f8:	469b      	mov	fp, r3
 80079fa:	4623      	mov	r3, r4
 80079fc:	eb1a 0303 	adds.w	r3, sl, r3
 8007a00:	623b      	str	r3, [r7, #32]
 8007a02:	462b      	mov	r3, r5
 8007a04:	eb4b 0303 	adc.w	r3, fp, r3
 8007a08:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a0a:	f04f 0200 	mov.w	r2, #0
 8007a0e:	f04f 0300 	mov.w	r3, #0
 8007a12:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8007a16:	4629      	mov	r1, r5
 8007a18:	028b      	lsls	r3, r1, #10
 8007a1a:	4621      	mov	r1, r4
 8007a1c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007a20:	4621      	mov	r1, r4
 8007a22:	028a      	lsls	r2, r1, #10
 8007a24:	4610      	mov	r0, r2
 8007a26:	4619      	mov	r1, r3
 8007a28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	673b      	str	r3, [r7, #112]	@ 0x70
 8007a30:	677a      	str	r2, [r7, #116]	@ 0x74
 8007a32:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8007a36:	f7f8 fc53 	bl	80002e0 <__aeabi_uldivmod>
 8007a3a:	4602      	mov	r2, r0
 8007a3c:	460b      	mov	r3, r1
 8007a3e:	4613      	mov	r3, r2
 8007a40:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007a44:	4b41      	ldr	r3, [pc, #260]	@ (8007b4c <HAL_RCC_GetSysClockFreq+0x354>)
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	0c1b      	lsrs	r3, r3, #16
 8007a4a:	f003 0303 	and.w	r3, r3, #3
 8007a4e:	3301      	adds	r3, #1
 8007a50:	005b      	lsls	r3, r3, #1
 8007a52:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8007a56:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007a5a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007a5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a62:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007a66:	e0eb      	b.n	8007c40 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007a68:	4b38      	ldr	r3, [pc, #224]	@ (8007b4c <HAL_RCC_GetSysClockFreq+0x354>)
 8007a6a:	685b      	ldr	r3, [r3, #4]
 8007a6c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007a70:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007a74:	4b35      	ldr	r3, [pc, #212]	@ (8007b4c <HAL_RCC_GetSysClockFreq+0x354>)
 8007a76:	685b      	ldr	r3, [r3, #4]
 8007a78:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d06b      	beq.n	8007b58 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007a80:	4b32      	ldr	r3, [pc, #200]	@ (8007b4c <HAL_RCC_GetSysClockFreq+0x354>)
 8007a82:	685b      	ldr	r3, [r3, #4]
 8007a84:	099b      	lsrs	r3, r3, #6
 8007a86:	2200      	movs	r2, #0
 8007a88:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007a8a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007a8c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007a8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a92:	663b      	str	r3, [r7, #96]	@ 0x60
 8007a94:	2300      	movs	r3, #0
 8007a96:	667b      	str	r3, [r7, #100]	@ 0x64
 8007a98:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8007a9c:	4622      	mov	r2, r4
 8007a9e:	462b      	mov	r3, r5
 8007aa0:	f04f 0000 	mov.w	r0, #0
 8007aa4:	f04f 0100 	mov.w	r1, #0
 8007aa8:	0159      	lsls	r1, r3, #5
 8007aaa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007aae:	0150      	lsls	r0, r2, #5
 8007ab0:	4602      	mov	r2, r0
 8007ab2:	460b      	mov	r3, r1
 8007ab4:	4621      	mov	r1, r4
 8007ab6:	1a51      	subs	r1, r2, r1
 8007ab8:	61b9      	str	r1, [r7, #24]
 8007aba:	4629      	mov	r1, r5
 8007abc:	eb63 0301 	sbc.w	r3, r3, r1
 8007ac0:	61fb      	str	r3, [r7, #28]
 8007ac2:	f04f 0200 	mov.w	r2, #0
 8007ac6:	f04f 0300 	mov.w	r3, #0
 8007aca:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8007ace:	4659      	mov	r1, fp
 8007ad0:	018b      	lsls	r3, r1, #6
 8007ad2:	4651      	mov	r1, sl
 8007ad4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007ad8:	4651      	mov	r1, sl
 8007ada:	018a      	lsls	r2, r1, #6
 8007adc:	4651      	mov	r1, sl
 8007ade:	ebb2 0801 	subs.w	r8, r2, r1
 8007ae2:	4659      	mov	r1, fp
 8007ae4:	eb63 0901 	sbc.w	r9, r3, r1
 8007ae8:	f04f 0200 	mov.w	r2, #0
 8007aec:	f04f 0300 	mov.w	r3, #0
 8007af0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007af4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007af8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007afc:	4690      	mov	r8, r2
 8007afe:	4699      	mov	r9, r3
 8007b00:	4623      	mov	r3, r4
 8007b02:	eb18 0303 	adds.w	r3, r8, r3
 8007b06:	613b      	str	r3, [r7, #16]
 8007b08:	462b      	mov	r3, r5
 8007b0a:	eb49 0303 	adc.w	r3, r9, r3
 8007b0e:	617b      	str	r3, [r7, #20]
 8007b10:	f04f 0200 	mov.w	r2, #0
 8007b14:	f04f 0300 	mov.w	r3, #0
 8007b18:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8007b1c:	4629      	mov	r1, r5
 8007b1e:	024b      	lsls	r3, r1, #9
 8007b20:	4621      	mov	r1, r4
 8007b22:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007b26:	4621      	mov	r1, r4
 8007b28:	024a      	lsls	r2, r1, #9
 8007b2a:	4610      	mov	r0, r2
 8007b2c:	4619      	mov	r1, r3
 8007b2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b32:	2200      	movs	r2, #0
 8007b34:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007b36:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8007b38:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007b3c:	f7f8 fbd0 	bl	80002e0 <__aeabi_uldivmod>
 8007b40:	4602      	mov	r2, r0
 8007b42:	460b      	mov	r3, r1
 8007b44:	4613      	mov	r3, r2
 8007b46:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007b4a:	e065      	b.n	8007c18 <HAL_RCC_GetSysClockFreq+0x420>
 8007b4c:	40023800 	.word	0x40023800
 8007b50:	00f42400 	.word	0x00f42400
 8007b54:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007b58:	4b3d      	ldr	r3, [pc, #244]	@ (8007c50 <HAL_RCC_GetSysClockFreq+0x458>)
 8007b5a:	685b      	ldr	r3, [r3, #4]
 8007b5c:	099b      	lsrs	r3, r3, #6
 8007b5e:	2200      	movs	r2, #0
 8007b60:	4618      	mov	r0, r3
 8007b62:	4611      	mov	r1, r2
 8007b64:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007b68:	653b      	str	r3, [r7, #80]	@ 0x50
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	657b      	str	r3, [r7, #84]	@ 0x54
 8007b6e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8007b72:	4642      	mov	r2, r8
 8007b74:	464b      	mov	r3, r9
 8007b76:	f04f 0000 	mov.w	r0, #0
 8007b7a:	f04f 0100 	mov.w	r1, #0
 8007b7e:	0159      	lsls	r1, r3, #5
 8007b80:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007b84:	0150      	lsls	r0, r2, #5
 8007b86:	4602      	mov	r2, r0
 8007b88:	460b      	mov	r3, r1
 8007b8a:	4641      	mov	r1, r8
 8007b8c:	1a51      	subs	r1, r2, r1
 8007b8e:	60b9      	str	r1, [r7, #8]
 8007b90:	4649      	mov	r1, r9
 8007b92:	eb63 0301 	sbc.w	r3, r3, r1
 8007b96:	60fb      	str	r3, [r7, #12]
 8007b98:	f04f 0200 	mov.w	r2, #0
 8007b9c:	f04f 0300 	mov.w	r3, #0
 8007ba0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8007ba4:	4659      	mov	r1, fp
 8007ba6:	018b      	lsls	r3, r1, #6
 8007ba8:	4651      	mov	r1, sl
 8007baa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007bae:	4651      	mov	r1, sl
 8007bb0:	018a      	lsls	r2, r1, #6
 8007bb2:	4651      	mov	r1, sl
 8007bb4:	1a54      	subs	r4, r2, r1
 8007bb6:	4659      	mov	r1, fp
 8007bb8:	eb63 0501 	sbc.w	r5, r3, r1
 8007bbc:	f04f 0200 	mov.w	r2, #0
 8007bc0:	f04f 0300 	mov.w	r3, #0
 8007bc4:	00eb      	lsls	r3, r5, #3
 8007bc6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007bca:	00e2      	lsls	r2, r4, #3
 8007bcc:	4614      	mov	r4, r2
 8007bce:	461d      	mov	r5, r3
 8007bd0:	4643      	mov	r3, r8
 8007bd2:	18e3      	adds	r3, r4, r3
 8007bd4:	603b      	str	r3, [r7, #0]
 8007bd6:	464b      	mov	r3, r9
 8007bd8:	eb45 0303 	adc.w	r3, r5, r3
 8007bdc:	607b      	str	r3, [r7, #4]
 8007bde:	f04f 0200 	mov.w	r2, #0
 8007be2:	f04f 0300 	mov.w	r3, #0
 8007be6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007bea:	4629      	mov	r1, r5
 8007bec:	028b      	lsls	r3, r1, #10
 8007bee:	4621      	mov	r1, r4
 8007bf0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007bf4:	4621      	mov	r1, r4
 8007bf6:	028a      	lsls	r2, r1, #10
 8007bf8:	4610      	mov	r0, r2
 8007bfa:	4619      	mov	r1, r3
 8007bfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c00:	2200      	movs	r2, #0
 8007c02:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c04:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007c06:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007c0a:	f7f8 fb69 	bl	80002e0 <__aeabi_uldivmod>
 8007c0e:	4602      	mov	r2, r0
 8007c10:	460b      	mov	r3, r1
 8007c12:	4613      	mov	r3, r2
 8007c14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8007c18:	4b0d      	ldr	r3, [pc, #52]	@ (8007c50 <HAL_RCC_GetSysClockFreq+0x458>)
 8007c1a:	685b      	ldr	r3, [r3, #4]
 8007c1c:	0f1b      	lsrs	r3, r3, #28
 8007c1e:	f003 0307 	and.w	r3, r3, #7
 8007c22:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8007c26:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007c2a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007c2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c32:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007c36:	e003      	b.n	8007c40 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007c38:	4b06      	ldr	r3, [pc, #24]	@ (8007c54 <HAL_RCC_GetSysClockFreq+0x45c>)
 8007c3a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007c3e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007c40:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8007c44:	4618      	mov	r0, r3
 8007c46:	37b8      	adds	r7, #184	@ 0xb8
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c4e:	bf00      	nop
 8007c50:	40023800 	.word	0x40023800
 8007c54:	00f42400 	.word	0x00f42400

08007c58 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b086      	sub	sp, #24
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d101      	bne.n	8007c6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007c66:	2301      	movs	r3, #1
 8007c68:	e28d      	b.n	8008186 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f003 0301 	and.w	r3, r3, #1
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	f000 8083 	beq.w	8007d7e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007c78:	4b94      	ldr	r3, [pc, #592]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007c7a:	689b      	ldr	r3, [r3, #8]
 8007c7c:	f003 030c 	and.w	r3, r3, #12
 8007c80:	2b04      	cmp	r3, #4
 8007c82:	d019      	beq.n	8007cb8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007c84:	4b91      	ldr	r3, [pc, #580]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007c86:	689b      	ldr	r3, [r3, #8]
 8007c88:	f003 030c 	and.w	r3, r3, #12
        || \
 8007c8c:	2b08      	cmp	r3, #8
 8007c8e:	d106      	bne.n	8007c9e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007c90:	4b8e      	ldr	r3, [pc, #568]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007c92:	685b      	ldr	r3, [r3, #4]
 8007c94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007c98:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007c9c:	d00c      	beq.n	8007cb8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007c9e:	4b8b      	ldr	r3, [pc, #556]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007ca0:	689b      	ldr	r3, [r3, #8]
 8007ca2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007ca6:	2b0c      	cmp	r3, #12
 8007ca8:	d112      	bne.n	8007cd0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007caa:	4b88      	ldr	r3, [pc, #544]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007cac:	685b      	ldr	r3, [r3, #4]
 8007cae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007cb2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007cb6:	d10b      	bne.n	8007cd0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007cb8:	4b84      	ldr	r3, [pc, #528]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d05b      	beq.n	8007d7c <HAL_RCC_OscConfig+0x124>
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d157      	bne.n	8007d7c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8007ccc:	2301      	movs	r3, #1
 8007cce:	e25a      	b.n	8008186 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	685b      	ldr	r3, [r3, #4]
 8007cd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007cd8:	d106      	bne.n	8007ce8 <HAL_RCC_OscConfig+0x90>
 8007cda:	4b7c      	ldr	r3, [pc, #496]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	4a7b      	ldr	r2, [pc, #492]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007ce0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ce4:	6013      	str	r3, [r2, #0]
 8007ce6:	e01d      	b.n	8007d24 <HAL_RCC_OscConfig+0xcc>
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	685b      	ldr	r3, [r3, #4]
 8007cec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007cf0:	d10c      	bne.n	8007d0c <HAL_RCC_OscConfig+0xb4>
 8007cf2:	4b76      	ldr	r3, [pc, #472]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	4a75      	ldr	r2, [pc, #468]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007cf8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007cfc:	6013      	str	r3, [r2, #0]
 8007cfe:	4b73      	ldr	r3, [pc, #460]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	4a72      	ldr	r2, [pc, #456]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007d04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007d08:	6013      	str	r3, [r2, #0]
 8007d0a:	e00b      	b.n	8007d24 <HAL_RCC_OscConfig+0xcc>
 8007d0c:	4b6f      	ldr	r3, [pc, #444]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4a6e      	ldr	r2, [pc, #440]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007d12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007d16:	6013      	str	r3, [r2, #0]
 8007d18:	4b6c      	ldr	r3, [pc, #432]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4a6b      	ldr	r2, [pc, #428]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007d1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007d22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	685b      	ldr	r3, [r3, #4]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d013      	beq.n	8007d54 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d2c:	f7fc f8b0 	bl	8003e90 <HAL_GetTick>
 8007d30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d32:	e008      	b.n	8007d46 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007d34:	f7fc f8ac 	bl	8003e90 <HAL_GetTick>
 8007d38:	4602      	mov	r2, r0
 8007d3a:	693b      	ldr	r3, [r7, #16]
 8007d3c:	1ad3      	subs	r3, r2, r3
 8007d3e:	2b64      	cmp	r3, #100	@ 0x64
 8007d40:	d901      	bls.n	8007d46 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8007d42:	2303      	movs	r3, #3
 8007d44:	e21f      	b.n	8008186 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d46:	4b61      	ldr	r3, [pc, #388]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d0f0      	beq.n	8007d34 <HAL_RCC_OscConfig+0xdc>
 8007d52:	e014      	b.n	8007d7e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d54:	f7fc f89c 	bl	8003e90 <HAL_GetTick>
 8007d58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007d5a:	e008      	b.n	8007d6e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007d5c:	f7fc f898 	bl	8003e90 <HAL_GetTick>
 8007d60:	4602      	mov	r2, r0
 8007d62:	693b      	ldr	r3, [r7, #16]
 8007d64:	1ad3      	subs	r3, r2, r3
 8007d66:	2b64      	cmp	r3, #100	@ 0x64
 8007d68:	d901      	bls.n	8007d6e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8007d6a:	2303      	movs	r3, #3
 8007d6c:	e20b      	b.n	8008186 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007d6e:	4b57      	ldr	r3, [pc, #348]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d1f0      	bne.n	8007d5c <HAL_RCC_OscConfig+0x104>
 8007d7a:	e000      	b.n	8007d7e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	f003 0302 	and.w	r3, r3, #2
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d06f      	beq.n	8007e6a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007d8a:	4b50      	ldr	r3, [pc, #320]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007d8c:	689b      	ldr	r3, [r3, #8]
 8007d8e:	f003 030c 	and.w	r3, r3, #12
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d017      	beq.n	8007dc6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8007d96:	4b4d      	ldr	r3, [pc, #308]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007d98:	689b      	ldr	r3, [r3, #8]
 8007d9a:	f003 030c 	and.w	r3, r3, #12
        || \
 8007d9e:	2b08      	cmp	r3, #8
 8007da0:	d105      	bne.n	8007dae <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8007da2:	4b4a      	ldr	r3, [pc, #296]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007da4:	685b      	ldr	r3, [r3, #4]
 8007da6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d00b      	beq.n	8007dc6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007dae:	4b47      	ldr	r3, [pc, #284]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007db0:	689b      	ldr	r3, [r3, #8]
 8007db2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8007db6:	2b0c      	cmp	r3, #12
 8007db8:	d11c      	bne.n	8007df4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007dba:	4b44      	ldr	r3, [pc, #272]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007dbc:	685b      	ldr	r3, [r3, #4]
 8007dbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d116      	bne.n	8007df4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007dc6:	4b41      	ldr	r3, [pc, #260]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f003 0302 	and.w	r3, r3, #2
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d005      	beq.n	8007dde <HAL_RCC_OscConfig+0x186>
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	68db      	ldr	r3, [r3, #12]
 8007dd6:	2b01      	cmp	r3, #1
 8007dd8:	d001      	beq.n	8007dde <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8007dda:	2301      	movs	r3, #1
 8007ddc:	e1d3      	b.n	8008186 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007dde:	4b3b      	ldr	r3, [pc, #236]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	691b      	ldr	r3, [r3, #16]
 8007dea:	00db      	lsls	r3, r3, #3
 8007dec:	4937      	ldr	r1, [pc, #220]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007dee:	4313      	orrs	r3, r2
 8007df0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007df2:	e03a      	b.n	8007e6a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	68db      	ldr	r3, [r3, #12]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d020      	beq.n	8007e3e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007dfc:	4b34      	ldr	r3, [pc, #208]	@ (8007ed0 <HAL_RCC_OscConfig+0x278>)
 8007dfe:	2201      	movs	r2, #1
 8007e00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e02:	f7fc f845 	bl	8003e90 <HAL_GetTick>
 8007e06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e08:	e008      	b.n	8007e1c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007e0a:	f7fc f841 	bl	8003e90 <HAL_GetTick>
 8007e0e:	4602      	mov	r2, r0
 8007e10:	693b      	ldr	r3, [r7, #16]
 8007e12:	1ad3      	subs	r3, r2, r3
 8007e14:	2b02      	cmp	r3, #2
 8007e16:	d901      	bls.n	8007e1c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8007e18:	2303      	movs	r3, #3
 8007e1a:	e1b4      	b.n	8008186 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e1c:	4b2b      	ldr	r3, [pc, #172]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f003 0302 	and.w	r3, r3, #2
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d0f0      	beq.n	8007e0a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e28:	4b28      	ldr	r3, [pc, #160]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	691b      	ldr	r3, [r3, #16]
 8007e34:	00db      	lsls	r3, r3, #3
 8007e36:	4925      	ldr	r1, [pc, #148]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007e38:	4313      	orrs	r3, r2
 8007e3a:	600b      	str	r3, [r1, #0]
 8007e3c:	e015      	b.n	8007e6a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007e3e:	4b24      	ldr	r3, [pc, #144]	@ (8007ed0 <HAL_RCC_OscConfig+0x278>)
 8007e40:	2200      	movs	r2, #0
 8007e42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e44:	f7fc f824 	bl	8003e90 <HAL_GetTick>
 8007e48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007e4a:	e008      	b.n	8007e5e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007e4c:	f7fc f820 	bl	8003e90 <HAL_GetTick>
 8007e50:	4602      	mov	r2, r0
 8007e52:	693b      	ldr	r3, [r7, #16]
 8007e54:	1ad3      	subs	r3, r2, r3
 8007e56:	2b02      	cmp	r3, #2
 8007e58:	d901      	bls.n	8007e5e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007e5a:	2303      	movs	r3, #3
 8007e5c:	e193      	b.n	8008186 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007e5e:	4b1b      	ldr	r3, [pc, #108]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f003 0302 	and.w	r3, r3, #2
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d1f0      	bne.n	8007e4c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f003 0308 	and.w	r3, r3, #8
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d036      	beq.n	8007ee4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	695b      	ldr	r3, [r3, #20]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d016      	beq.n	8007eac <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007e7e:	4b15      	ldr	r3, [pc, #84]	@ (8007ed4 <HAL_RCC_OscConfig+0x27c>)
 8007e80:	2201      	movs	r2, #1
 8007e82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e84:	f7fc f804 	bl	8003e90 <HAL_GetTick>
 8007e88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007e8a:	e008      	b.n	8007e9e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007e8c:	f7fc f800 	bl	8003e90 <HAL_GetTick>
 8007e90:	4602      	mov	r2, r0
 8007e92:	693b      	ldr	r3, [r7, #16]
 8007e94:	1ad3      	subs	r3, r2, r3
 8007e96:	2b02      	cmp	r3, #2
 8007e98:	d901      	bls.n	8007e9e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8007e9a:	2303      	movs	r3, #3
 8007e9c:	e173      	b.n	8008186 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007e9e:	4b0b      	ldr	r3, [pc, #44]	@ (8007ecc <HAL_RCC_OscConfig+0x274>)
 8007ea0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ea2:	f003 0302 	and.w	r3, r3, #2
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d0f0      	beq.n	8007e8c <HAL_RCC_OscConfig+0x234>
 8007eaa:	e01b      	b.n	8007ee4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007eac:	4b09      	ldr	r3, [pc, #36]	@ (8007ed4 <HAL_RCC_OscConfig+0x27c>)
 8007eae:	2200      	movs	r2, #0
 8007eb0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007eb2:	f7fb ffed 	bl	8003e90 <HAL_GetTick>
 8007eb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007eb8:	e00e      	b.n	8007ed8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007eba:	f7fb ffe9 	bl	8003e90 <HAL_GetTick>
 8007ebe:	4602      	mov	r2, r0
 8007ec0:	693b      	ldr	r3, [r7, #16]
 8007ec2:	1ad3      	subs	r3, r2, r3
 8007ec4:	2b02      	cmp	r3, #2
 8007ec6:	d907      	bls.n	8007ed8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8007ec8:	2303      	movs	r3, #3
 8007eca:	e15c      	b.n	8008186 <HAL_RCC_OscConfig+0x52e>
 8007ecc:	40023800 	.word	0x40023800
 8007ed0:	42470000 	.word	0x42470000
 8007ed4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007ed8:	4b8a      	ldr	r3, [pc, #552]	@ (8008104 <HAL_RCC_OscConfig+0x4ac>)
 8007eda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007edc:	f003 0302 	and.w	r3, r3, #2
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d1ea      	bne.n	8007eba <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f003 0304 	and.w	r3, r3, #4
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	f000 8097 	beq.w	8008020 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007ef6:	4b83      	ldr	r3, [pc, #524]	@ (8008104 <HAL_RCC_OscConfig+0x4ac>)
 8007ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007efa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d10f      	bne.n	8007f22 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007f02:	2300      	movs	r3, #0
 8007f04:	60bb      	str	r3, [r7, #8]
 8007f06:	4b7f      	ldr	r3, [pc, #508]	@ (8008104 <HAL_RCC_OscConfig+0x4ac>)
 8007f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f0a:	4a7e      	ldr	r2, [pc, #504]	@ (8008104 <HAL_RCC_OscConfig+0x4ac>)
 8007f0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f10:	6413      	str	r3, [r2, #64]	@ 0x40
 8007f12:	4b7c      	ldr	r3, [pc, #496]	@ (8008104 <HAL_RCC_OscConfig+0x4ac>)
 8007f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f1a:	60bb      	str	r3, [r7, #8]
 8007f1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007f1e:	2301      	movs	r3, #1
 8007f20:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f22:	4b79      	ldr	r3, [pc, #484]	@ (8008108 <HAL_RCC_OscConfig+0x4b0>)
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d118      	bne.n	8007f60 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007f2e:	4b76      	ldr	r3, [pc, #472]	@ (8008108 <HAL_RCC_OscConfig+0x4b0>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	4a75      	ldr	r2, [pc, #468]	@ (8008108 <HAL_RCC_OscConfig+0x4b0>)
 8007f34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007f38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007f3a:	f7fb ffa9 	bl	8003e90 <HAL_GetTick>
 8007f3e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f40:	e008      	b.n	8007f54 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007f42:	f7fb ffa5 	bl	8003e90 <HAL_GetTick>
 8007f46:	4602      	mov	r2, r0
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	1ad3      	subs	r3, r2, r3
 8007f4c:	2b02      	cmp	r3, #2
 8007f4e:	d901      	bls.n	8007f54 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8007f50:	2303      	movs	r3, #3
 8007f52:	e118      	b.n	8008186 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f54:	4b6c      	ldr	r3, [pc, #432]	@ (8008108 <HAL_RCC_OscConfig+0x4b0>)
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d0f0      	beq.n	8007f42 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	689b      	ldr	r3, [r3, #8]
 8007f64:	2b01      	cmp	r3, #1
 8007f66:	d106      	bne.n	8007f76 <HAL_RCC_OscConfig+0x31e>
 8007f68:	4b66      	ldr	r3, [pc, #408]	@ (8008104 <HAL_RCC_OscConfig+0x4ac>)
 8007f6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f6c:	4a65      	ldr	r2, [pc, #404]	@ (8008104 <HAL_RCC_OscConfig+0x4ac>)
 8007f6e:	f043 0301 	orr.w	r3, r3, #1
 8007f72:	6713      	str	r3, [r2, #112]	@ 0x70
 8007f74:	e01c      	b.n	8007fb0 <HAL_RCC_OscConfig+0x358>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	689b      	ldr	r3, [r3, #8]
 8007f7a:	2b05      	cmp	r3, #5
 8007f7c:	d10c      	bne.n	8007f98 <HAL_RCC_OscConfig+0x340>
 8007f7e:	4b61      	ldr	r3, [pc, #388]	@ (8008104 <HAL_RCC_OscConfig+0x4ac>)
 8007f80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f82:	4a60      	ldr	r2, [pc, #384]	@ (8008104 <HAL_RCC_OscConfig+0x4ac>)
 8007f84:	f043 0304 	orr.w	r3, r3, #4
 8007f88:	6713      	str	r3, [r2, #112]	@ 0x70
 8007f8a:	4b5e      	ldr	r3, [pc, #376]	@ (8008104 <HAL_RCC_OscConfig+0x4ac>)
 8007f8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f8e:	4a5d      	ldr	r2, [pc, #372]	@ (8008104 <HAL_RCC_OscConfig+0x4ac>)
 8007f90:	f043 0301 	orr.w	r3, r3, #1
 8007f94:	6713      	str	r3, [r2, #112]	@ 0x70
 8007f96:	e00b      	b.n	8007fb0 <HAL_RCC_OscConfig+0x358>
 8007f98:	4b5a      	ldr	r3, [pc, #360]	@ (8008104 <HAL_RCC_OscConfig+0x4ac>)
 8007f9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f9c:	4a59      	ldr	r2, [pc, #356]	@ (8008104 <HAL_RCC_OscConfig+0x4ac>)
 8007f9e:	f023 0301 	bic.w	r3, r3, #1
 8007fa2:	6713      	str	r3, [r2, #112]	@ 0x70
 8007fa4:	4b57      	ldr	r3, [pc, #348]	@ (8008104 <HAL_RCC_OscConfig+0x4ac>)
 8007fa6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fa8:	4a56      	ldr	r2, [pc, #344]	@ (8008104 <HAL_RCC_OscConfig+0x4ac>)
 8007faa:	f023 0304 	bic.w	r3, r3, #4
 8007fae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	689b      	ldr	r3, [r3, #8]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d015      	beq.n	8007fe4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007fb8:	f7fb ff6a 	bl	8003e90 <HAL_GetTick>
 8007fbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007fbe:	e00a      	b.n	8007fd6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007fc0:	f7fb ff66 	bl	8003e90 <HAL_GetTick>
 8007fc4:	4602      	mov	r2, r0
 8007fc6:	693b      	ldr	r3, [r7, #16]
 8007fc8:	1ad3      	subs	r3, r2, r3
 8007fca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d901      	bls.n	8007fd6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8007fd2:	2303      	movs	r3, #3
 8007fd4:	e0d7      	b.n	8008186 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007fd6:	4b4b      	ldr	r3, [pc, #300]	@ (8008104 <HAL_RCC_OscConfig+0x4ac>)
 8007fd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fda:	f003 0302 	and.w	r3, r3, #2
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d0ee      	beq.n	8007fc0 <HAL_RCC_OscConfig+0x368>
 8007fe2:	e014      	b.n	800800e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007fe4:	f7fb ff54 	bl	8003e90 <HAL_GetTick>
 8007fe8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007fea:	e00a      	b.n	8008002 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007fec:	f7fb ff50 	bl	8003e90 <HAL_GetTick>
 8007ff0:	4602      	mov	r2, r0
 8007ff2:	693b      	ldr	r3, [r7, #16]
 8007ff4:	1ad3      	subs	r3, r2, r3
 8007ff6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ffa:	4293      	cmp	r3, r2
 8007ffc:	d901      	bls.n	8008002 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8007ffe:	2303      	movs	r3, #3
 8008000:	e0c1      	b.n	8008186 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008002:	4b40      	ldr	r3, [pc, #256]	@ (8008104 <HAL_RCC_OscConfig+0x4ac>)
 8008004:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008006:	f003 0302 	and.w	r3, r3, #2
 800800a:	2b00      	cmp	r3, #0
 800800c:	d1ee      	bne.n	8007fec <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800800e:	7dfb      	ldrb	r3, [r7, #23]
 8008010:	2b01      	cmp	r3, #1
 8008012:	d105      	bne.n	8008020 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008014:	4b3b      	ldr	r3, [pc, #236]	@ (8008104 <HAL_RCC_OscConfig+0x4ac>)
 8008016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008018:	4a3a      	ldr	r2, [pc, #232]	@ (8008104 <HAL_RCC_OscConfig+0x4ac>)
 800801a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800801e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	699b      	ldr	r3, [r3, #24]
 8008024:	2b00      	cmp	r3, #0
 8008026:	f000 80ad 	beq.w	8008184 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800802a:	4b36      	ldr	r3, [pc, #216]	@ (8008104 <HAL_RCC_OscConfig+0x4ac>)
 800802c:	689b      	ldr	r3, [r3, #8]
 800802e:	f003 030c 	and.w	r3, r3, #12
 8008032:	2b08      	cmp	r3, #8
 8008034:	d060      	beq.n	80080f8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	699b      	ldr	r3, [r3, #24]
 800803a:	2b02      	cmp	r3, #2
 800803c:	d145      	bne.n	80080ca <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800803e:	4b33      	ldr	r3, [pc, #204]	@ (800810c <HAL_RCC_OscConfig+0x4b4>)
 8008040:	2200      	movs	r2, #0
 8008042:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008044:	f7fb ff24 	bl	8003e90 <HAL_GetTick>
 8008048:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800804a:	e008      	b.n	800805e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800804c:	f7fb ff20 	bl	8003e90 <HAL_GetTick>
 8008050:	4602      	mov	r2, r0
 8008052:	693b      	ldr	r3, [r7, #16]
 8008054:	1ad3      	subs	r3, r2, r3
 8008056:	2b02      	cmp	r3, #2
 8008058:	d901      	bls.n	800805e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800805a:	2303      	movs	r3, #3
 800805c:	e093      	b.n	8008186 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800805e:	4b29      	ldr	r3, [pc, #164]	@ (8008104 <HAL_RCC_OscConfig+0x4ac>)
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008066:	2b00      	cmp	r3, #0
 8008068:	d1f0      	bne.n	800804c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	69da      	ldr	r2, [r3, #28]
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6a1b      	ldr	r3, [r3, #32]
 8008072:	431a      	orrs	r2, r3
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008078:	019b      	lsls	r3, r3, #6
 800807a:	431a      	orrs	r2, r3
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008080:	085b      	lsrs	r3, r3, #1
 8008082:	3b01      	subs	r3, #1
 8008084:	041b      	lsls	r3, r3, #16
 8008086:	431a      	orrs	r2, r3
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800808c:	061b      	lsls	r3, r3, #24
 800808e:	431a      	orrs	r2, r3
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008094:	071b      	lsls	r3, r3, #28
 8008096:	491b      	ldr	r1, [pc, #108]	@ (8008104 <HAL_RCC_OscConfig+0x4ac>)
 8008098:	4313      	orrs	r3, r2
 800809a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800809c:	4b1b      	ldr	r3, [pc, #108]	@ (800810c <HAL_RCC_OscConfig+0x4b4>)
 800809e:	2201      	movs	r2, #1
 80080a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080a2:	f7fb fef5 	bl	8003e90 <HAL_GetTick>
 80080a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80080a8:	e008      	b.n	80080bc <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80080aa:	f7fb fef1 	bl	8003e90 <HAL_GetTick>
 80080ae:	4602      	mov	r2, r0
 80080b0:	693b      	ldr	r3, [r7, #16]
 80080b2:	1ad3      	subs	r3, r2, r3
 80080b4:	2b02      	cmp	r3, #2
 80080b6:	d901      	bls.n	80080bc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80080b8:	2303      	movs	r3, #3
 80080ba:	e064      	b.n	8008186 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80080bc:	4b11      	ldr	r3, [pc, #68]	@ (8008104 <HAL_RCC_OscConfig+0x4ac>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d0f0      	beq.n	80080aa <HAL_RCC_OscConfig+0x452>
 80080c8:	e05c      	b.n	8008184 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80080ca:	4b10      	ldr	r3, [pc, #64]	@ (800810c <HAL_RCC_OscConfig+0x4b4>)
 80080cc:	2200      	movs	r2, #0
 80080ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080d0:	f7fb fede 	bl	8003e90 <HAL_GetTick>
 80080d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80080d6:	e008      	b.n	80080ea <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80080d8:	f7fb feda 	bl	8003e90 <HAL_GetTick>
 80080dc:	4602      	mov	r2, r0
 80080de:	693b      	ldr	r3, [r7, #16]
 80080e0:	1ad3      	subs	r3, r2, r3
 80080e2:	2b02      	cmp	r3, #2
 80080e4:	d901      	bls.n	80080ea <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80080e6:	2303      	movs	r3, #3
 80080e8:	e04d      	b.n	8008186 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80080ea:	4b06      	ldr	r3, [pc, #24]	@ (8008104 <HAL_RCC_OscConfig+0x4ac>)
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d1f0      	bne.n	80080d8 <HAL_RCC_OscConfig+0x480>
 80080f6:	e045      	b.n	8008184 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	699b      	ldr	r3, [r3, #24]
 80080fc:	2b01      	cmp	r3, #1
 80080fe:	d107      	bne.n	8008110 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8008100:	2301      	movs	r3, #1
 8008102:	e040      	b.n	8008186 <HAL_RCC_OscConfig+0x52e>
 8008104:	40023800 	.word	0x40023800
 8008108:	40007000 	.word	0x40007000
 800810c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008110:	4b1f      	ldr	r3, [pc, #124]	@ (8008190 <HAL_RCC_OscConfig+0x538>)
 8008112:	685b      	ldr	r3, [r3, #4]
 8008114:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	699b      	ldr	r3, [r3, #24]
 800811a:	2b01      	cmp	r3, #1
 800811c:	d030      	beq.n	8008180 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008128:	429a      	cmp	r2, r3
 800812a:	d129      	bne.n	8008180 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008136:	429a      	cmp	r2, r3
 8008138:	d122      	bne.n	8008180 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800813a:	68fa      	ldr	r2, [r7, #12]
 800813c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008140:	4013      	ands	r3, r2
 8008142:	687a      	ldr	r2, [r7, #4]
 8008144:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008146:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008148:	4293      	cmp	r3, r2
 800814a:	d119      	bne.n	8008180 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008156:	085b      	lsrs	r3, r3, #1
 8008158:	3b01      	subs	r3, #1
 800815a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800815c:	429a      	cmp	r2, r3
 800815e:	d10f      	bne.n	8008180 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800816a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800816c:	429a      	cmp	r2, r3
 800816e:	d107      	bne.n	8008180 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800817a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800817c:	429a      	cmp	r2, r3
 800817e:	d001      	beq.n	8008184 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8008180:	2301      	movs	r3, #1
 8008182:	e000      	b.n	8008186 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8008184:	2300      	movs	r3, #0
}
 8008186:	4618      	mov	r0, r3
 8008188:	3718      	adds	r7, #24
 800818a:	46bd      	mov	sp, r7
 800818c:	bd80      	pop	{r7, pc}
 800818e:	bf00      	nop
 8008190:	40023800 	.word	0x40023800

08008194 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008194:	b580      	push	{r7, lr}
 8008196:	b082      	sub	sp, #8
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d101      	bne.n	80081a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80081a2:	2301      	movs	r3, #1
 80081a4:	e041      	b.n	800822a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80081ac:	b2db      	uxtb	r3, r3
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d106      	bne.n	80081c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	2200      	movs	r2, #0
 80081b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	f7fb fd36 	bl	8003c2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2202      	movs	r2, #2
 80081c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681a      	ldr	r2, [r3, #0]
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	3304      	adds	r3, #4
 80081d0:	4619      	mov	r1, r3
 80081d2:	4610      	mov	r0, r2
 80081d4:	f000 faac 	bl	8008730 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2201      	movs	r2, #1
 80081dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2201      	movs	r2, #1
 80081e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2201      	movs	r2, #1
 80081ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2201      	movs	r2, #1
 80081f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2201      	movs	r2, #1
 80081fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2201      	movs	r2, #1
 8008204:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2201      	movs	r2, #1
 800820c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2201      	movs	r2, #1
 8008214:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2201      	movs	r2, #1
 800821c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2201      	movs	r2, #1
 8008224:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008228:	2300      	movs	r3, #0
}
 800822a:	4618      	mov	r0, r3
 800822c:	3708      	adds	r7, #8
 800822e:	46bd      	mov	sp, r7
 8008230:	bd80      	pop	{r7, pc}
	...

08008234 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008234:	b480      	push	{r7}
 8008236:	b085      	sub	sp, #20
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008242:	b2db      	uxtb	r3, r3
 8008244:	2b01      	cmp	r3, #1
 8008246:	d001      	beq.n	800824c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008248:	2301      	movs	r3, #1
 800824a:	e04e      	b.n	80082ea <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2202      	movs	r2, #2
 8008250:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	68da      	ldr	r2, [r3, #12]
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f042 0201 	orr.w	r2, r2, #1
 8008262:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	4a23      	ldr	r2, [pc, #140]	@ (80082f8 <HAL_TIM_Base_Start_IT+0xc4>)
 800826a:	4293      	cmp	r3, r2
 800826c:	d022      	beq.n	80082b4 <HAL_TIM_Base_Start_IT+0x80>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008276:	d01d      	beq.n	80082b4 <HAL_TIM_Base_Start_IT+0x80>
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	4a1f      	ldr	r2, [pc, #124]	@ (80082fc <HAL_TIM_Base_Start_IT+0xc8>)
 800827e:	4293      	cmp	r3, r2
 8008280:	d018      	beq.n	80082b4 <HAL_TIM_Base_Start_IT+0x80>
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	4a1e      	ldr	r2, [pc, #120]	@ (8008300 <HAL_TIM_Base_Start_IT+0xcc>)
 8008288:	4293      	cmp	r3, r2
 800828a:	d013      	beq.n	80082b4 <HAL_TIM_Base_Start_IT+0x80>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	4a1c      	ldr	r2, [pc, #112]	@ (8008304 <HAL_TIM_Base_Start_IT+0xd0>)
 8008292:	4293      	cmp	r3, r2
 8008294:	d00e      	beq.n	80082b4 <HAL_TIM_Base_Start_IT+0x80>
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	4a1b      	ldr	r2, [pc, #108]	@ (8008308 <HAL_TIM_Base_Start_IT+0xd4>)
 800829c:	4293      	cmp	r3, r2
 800829e:	d009      	beq.n	80082b4 <HAL_TIM_Base_Start_IT+0x80>
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	4a19      	ldr	r2, [pc, #100]	@ (800830c <HAL_TIM_Base_Start_IT+0xd8>)
 80082a6:	4293      	cmp	r3, r2
 80082a8:	d004      	beq.n	80082b4 <HAL_TIM_Base_Start_IT+0x80>
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	4a18      	ldr	r2, [pc, #96]	@ (8008310 <HAL_TIM_Base_Start_IT+0xdc>)
 80082b0:	4293      	cmp	r3, r2
 80082b2:	d111      	bne.n	80082d8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	689b      	ldr	r3, [r3, #8]
 80082ba:	f003 0307 	and.w	r3, r3, #7
 80082be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	2b06      	cmp	r3, #6
 80082c4:	d010      	beq.n	80082e8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	681a      	ldr	r2, [r3, #0]
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f042 0201 	orr.w	r2, r2, #1
 80082d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082d6:	e007      	b.n	80082e8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	681a      	ldr	r2, [r3, #0]
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f042 0201 	orr.w	r2, r2, #1
 80082e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80082e8:	2300      	movs	r3, #0
}
 80082ea:	4618      	mov	r0, r3
 80082ec:	3714      	adds	r7, #20
 80082ee:	46bd      	mov	sp, r7
 80082f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f4:	4770      	bx	lr
 80082f6:	bf00      	nop
 80082f8:	40010000 	.word	0x40010000
 80082fc:	40000400 	.word	0x40000400
 8008300:	40000800 	.word	0x40000800
 8008304:	40000c00 	.word	0x40000c00
 8008308:	40010400 	.word	0x40010400
 800830c:	40014000 	.word	0x40014000
 8008310:	40001800 	.word	0x40001800

08008314 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8008314:	b480      	push	{r7}
 8008316:	b083      	sub	sp, #12
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	68da      	ldr	r2, [r3, #12]
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f022 0201 	bic.w	r2, r2, #1
 800832a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	6a1a      	ldr	r2, [r3, #32]
 8008332:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008336:	4013      	ands	r3, r2
 8008338:	2b00      	cmp	r3, #0
 800833a:	d10f      	bne.n	800835c <HAL_TIM_Base_Stop_IT+0x48>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	6a1a      	ldr	r2, [r3, #32]
 8008342:	f240 4344 	movw	r3, #1092	@ 0x444
 8008346:	4013      	ands	r3, r2
 8008348:	2b00      	cmp	r3, #0
 800834a:	d107      	bne.n	800835c <HAL_TIM_Base_Stop_IT+0x48>
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	681a      	ldr	r2, [r3, #0]
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f022 0201 	bic.w	r2, r2, #1
 800835a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2201      	movs	r2, #1
 8008360:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8008364:	2300      	movs	r3, #0
}
 8008366:	4618      	mov	r0, r3
 8008368:	370c      	adds	r7, #12
 800836a:	46bd      	mov	sp, r7
 800836c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008370:	4770      	bx	lr

08008372 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008372:	b580      	push	{r7, lr}
 8008374:	b084      	sub	sp, #16
 8008376:	af00      	add	r7, sp, #0
 8008378:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	68db      	ldr	r3, [r3, #12]
 8008380:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	691b      	ldr	r3, [r3, #16]
 8008388:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	f003 0302 	and.w	r3, r3, #2
 8008390:	2b00      	cmp	r3, #0
 8008392:	d020      	beq.n	80083d6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	f003 0302 	and.w	r3, r3, #2
 800839a:	2b00      	cmp	r3, #0
 800839c:	d01b      	beq.n	80083d6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f06f 0202 	mvn.w	r2, #2
 80083a6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2201      	movs	r2, #1
 80083ac:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	699b      	ldr	r3, [r3, #24]
 80083b4:	f003 0303 	and.w	r3, r3, #3
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d003      	beq.n	80083c4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80083bc:	6878      	ldr	r0, [r7, #4]
 80083be:	f000 f999 	bl	80086f4 <HAL_TIM_IC_CaptureCallback>
 80083c2:	e005      	b.n	80083d0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80083c4:	6878      	ldr	r0, [r7, #4]
 80083c6:	f000 f98b 	bl	80086e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083ca:	6878      	ldr	r0, [r7, #4]
 80083cc:	f000 f99c 	bl	8008708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2200      	movs	r2, #0
 80083d4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80083d6:	68bb      	ldr	r3, [r7, #8]
 80083d8:	f003 0304 	and.w	r3, r3, #4
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d020      	beq.n	8008422 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	f003 0304 	and.w	r3, r3, #4
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d01b      	beq.n	8008422 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	f06f 0204 	mvn.w	r2, #4
 80083f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2202      	movs	r2, #2
 80083f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	699b      	ldr	r3, [r3, #24]
 8008400:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008404:	2b00      	cmp	r3, #0
 8008406:	d003      	beq.n	8008410 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f000 f973 	bl	80086f4 <HAL_TIM_IC_CaptureCallback>
 800840e:	e005      	b.n	800841c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008410:	6878      	ldr	r0, [r7, #4]
 8008412:	f000 f965 	bl	80086e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	f000 f976 	bl	8008708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2200      	movs	r2, #0
 8008420:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008422:	68bb      	ldr	r3, [r7, #8]
 8008424:	f003 0308 	and.w	r3, r3, #8
 8008428:	2b00      	cmp	r3, #0
 800842a:	d020      	beq.n	800846e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	f003 0308 	and.w	r3, r3, #8
 8008432:	2b00      	cmp	r3, #0
 8008434:	d01b      	beq.n	800846e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f06f 0208 	mvn.w	r2, #8
 800843e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2204      	movs	r2, #4
 8008444:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	69db      	ldr	r3, [r3, #28]
 800844c:	f003 0303 	and.w	r3, r3, #3
 8008450:	2b00      	cmp	r3, #0
 8008452:	d003      	beq.n	800845c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008454:	6878      	ldr	r0, [r7, #4]
 8008456:	f000 f94d 	bl	80086f4 <HAL_TIM_IC_CaptureCallback>
 800845a:	e005      	b.n	8008468 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800845c:	6878      	ldr	r0, [r7, #4]
 800845e:	f000 f93f 	bl	80086e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f000 f950 	bl	8008708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2200      	movs	r2, #0
 800846c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800846e:	68bb      	ldr	r3, [r7, #8]
 8008470:	f003 0310 	and.w	r3, r3, #16
 8008474:	2b00      	cmp	r3, #0
 8008476:	d020      	beq.n	80084ba <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	f003 0310 	and.w	r3, r3, #16
 800847e:	2b00      	cmp	r3, #0
 8008480:	d01b      	beq.n	80084ba <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f06f 0210 	mvn.w	r2, #16
 800848a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2208      	movs	r2, #8
 8008490:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	69db      	ldr	r3, [r3, #28]
 8008498:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800849c:	2b00      	cmp	r3, #0
 800849e:	d003      	beq.n	80084a8 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	f000 f927 	bl	80086f4 <HAL_TIM_IC_CaptureCallback>
 80084a6:	e005      	b.n	80084b4 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80084a8:	6878      	ldr	r0, [r7, #4]
 80084aa:	f000 f919 	bl	80086e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80084ae:	6878      	ldr	r0, [r7, #4]
 80084b0:	f000 f92a 	bl	8008708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2200      	movs	r2, #0
 80084b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80084ba:	68bb      	ldr	r3, [r7, #8]
 80084bc:	f003 0301 	and.w	r3, r3, #1
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d00c      	beq.n	80084de <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	f003 0301 	and.w	r3, r3, #1
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d007      	beq.n	80084de <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f06f 0201 	mvn.w	r2, #1
 80084d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80084d8:	6878      	ldr	r0, [r7, #4]
 80084da:	f7f8 fd09 	bl	8000ef0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80084de:	68bb      	ldr	r3, [r7, #8]
 80084e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d00c      	beq.n	8008502 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d007      	beq.n	8008502 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80084fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f000 fadd 	bl	8008abc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008502:	68bb      	ldr	r3, [r7, #8]
 8008504:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008508:	2b00      	cmp	r3, #0
 800850a:	d00c      	beq.n	8008526 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008512:	2b00      	cmp	r3, #0
 8008514:	d007      	beq.n	8008526 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800851e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008520:	6878      	ldr	r0, [r7, #4]
 8008522:	f000 f8fb 	bl	800871c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008526:	68bb      	ldr	r3, [r7, #8]
 8008528:	f003 0320 	and.w	r3, r3, #32
 800852c:	2b00      	cmp	r3, #0
 800852e:	d00c      	beq.n	800854a <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	f003 0320 	and.w	r3, r3, #32
 8008536:	2b00      	cmp	r3, #0
 8008538:	d007      	beq.n	800854a <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f06f 0220 	mvn.w	r2, #32
 8008542:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008544:	6878      	ldr	r0, [r7, #4]
 8008546:	f000 faaf 	bl	8008aa8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800854a:	bf00      	nop
 800854c:	3710      	adds	r7, #16
 800854e:	46bd      	mov	sp, r7
 8008550:	bd80      	pop	{r7, pc}

08008552 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008552:	b580      	push	{r7, lr}
 8008554:	b084      	sub	sp, #16
 8008556:	af00      	add	r7, sp, #0
 8008558:	6078      	str	r0, [r7, #4]
 800855a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800855c:	2300      	movs	r3, #0
 800855e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008566:	2b01      	cmp	r3, #1
 8008568:	d101      	bne.n	800856e <HAL_TIM_ConfigClockSource+0x1c>
 800856a:	2302      	movs	r3, #2
 800856c:	e0b4      	b.n	80086d8 <HAL_TIM_ConfigClockSource+0x186>
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2201      	movs	r2, #1
 8008572:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	2202      	movs	r2, #2
 800857a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	689b      	ldr	r3, [r3, #8]
 8008584:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008586:	68bb      	ldr	r3, [r7, #8]
 8008588:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800858c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800858e:	68bb      	ldr	r3, [r7, #8]
 8008590:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008594:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	68ba      	ldr	r2, [r7, #8]
 800859c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085a6:	d03e      	beq.n	8008626 <HAL_TIM_ConfigClockSource+0xd4>
 80085a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085ac:	f200 8087 	bhi.w	80086be <HAL_TIM_ConfigClockSource+0x16c>
 80085b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085b4:	f000 8086 	beq.w	80086c4 <HAL_TIM_ConfigClockSource+0x172>
 80085b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085bc:	d87f      	bhi.n	80086be <HAL_TIM_ConfigClockSource+0x16c>
 80085be:	2b70      	cmp	r3, #112	@ 0x70
 80085c0:	d01a      	beq.n	80085f8 <HAL_TIM_ConfigClockSource+0xa6>
 80085c2:	2b70      	cmp	r3, #112	@ 0x70
 80085c4:	d87b      	bhi.n	80086be <HAL_TIM_ConfigClockSource+0x16c>
 80085c6:	2b60      	cmp	r3, #96	@ 0x60
 80085c8:	d050      	beq.n	800866c <HAL_TIM_ConfigClockSource+0x11a>
 80085ca:	2b60      	cmp	r3, #96	@ 0x60
 80085cc:	d877      	bhi.n	80086be <HAL_TIM_ConfigClockSource+0x16c>
 80085ce:	2b50      	cmp	r3, #80	@ 0x50
 80085d0:	d03c      	beq.n	800864c <HAL_TIM_ConfigClockSource+0xfa>
 80085d2:	2b50      	cmp	r3, #80	@ 0x50
 80085d4:	d873      	bhi.n	80086be <HAL_TIM_ConfigClockSource+0x16c>
 80085d6:	2b40      	cmp	r3, #64	@ 0x40
 80085d8:	d058      	beq.n	800868c <HAL_TIM_ConfigClockSource+0x13a>
 80085da:	2b40      	cmp	r3, #64	@ 0x40
 80085dc:	d86f      	bhi.n	80086be <HAL_TIM_ConfigClockSource+0x16c>
 80085de:	2b30      	cmp	r3, #48	@ 0x30
 80085e0:	d064      	beq.n	80086ac <HAL_TIM_ConfigClockSource+0x15a>
 80085e2:	2b30      	cmp	r3, #48	@ 0x30
 80085e4:	d86b      	bhi.n	80086be <HAL_TIM_ConfigClockSource+0x16c>
 80085e6:	2b20      	cmp	r3, #32
 80085e8:	d060      	beq.n	80086ac <HAL_TIM_ConfigClockSource+0x15a>
 80085ea:	2b20      	cmp	r3, #32
 80085ec:	d867      	bhi.n	80086be <HAL_TIM_ConfigClockSource+0x16c>
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d05c      	beq.n	80086ac <HAL_TIM_ConfigClockSource+0x15a>
 80085f2:	2b10      	cmp	r3, #16
 80085f4:	d05a      	beq.n	80086ac <HAL_TIM_ConfigClockSource+0x15a>
 80085f6:	e062      	b.n	80086be <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008600:	683b      	ldr	r3, [r7, #0]
 8008602:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008608:	f000 f9b2 	bl	8008970 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	689b      	ldr	r3, [r3, #8]
 8008612:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800861a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	68ba      	ldr	r2, [r7, #8]
 8008622:	609a      	str	r2, [r3, #8]
      break;
 8008624:	e04f      	b.n	80086c6 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008636:	f000 f99b 	bl	8008970 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	689a      	ldr	r2, [r3, #8]
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008648:	609a      	str	r2, [r3, #8]
      break;
 800864a:	e03c      	b.n	80086c6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008654:	683b      	ldr	r3, [r7, #0]
 8008656:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008658:	461a      	mov	r2, r3
 800865a:	f000 f90f 	bl	800887c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	2150      	movs	r1, #80	@ 0x50
 8008664:	4618      	mov	r0, r3
 8008666:	f000 f968 	bl	800893a <TIM_ITRx_SetConfig>
      break;
 800866a:	e02c      	b.n	80086c6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008678:	461a      	mov	r2, r3
 800867a:	f000 f92e 	bl	80088da <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	2160      	movs	r1, #96	@ 0x60
 8008684:	4618      	mov	r0, r3
 8008686:	f000 f958 	bl	800893a <TIM_ITRx_SetConfig>
      break;
 800868a:	e01c      	b.n	80086c6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008698:	461a      	mov	r2, r3
 800869a:	f000 f8ef 	bl	800887c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	2140      	movs	r1, #64	@ 0x40
 80086a4:	4618      	mov	r0, r3
 80086a6:	f000 f948 	bl	800893a <TIM_ITRx_SetConfig>
      break;
 80086aa:	e00c      	b.n	80086c6 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681a      	ldr	r2, [r3, #0]
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	4619      	mov	r1, r3
 80086b6:	4610      	mov	r0, r2
 80086b8:	f000 f93f 	bl	800893a <TIM_ITRx_SetConfig>
      break;
 80086bc:	e003      	b.n	80086c6 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80086be:	2301      	movs	r3, #1
 80086c0:	73fb      	strb	r3, [r7, #15]
      break;
 80086c2:	e000      	b.n	80086c6 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80086c4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2201      	movs	r2, #1
 80086ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	2200      	movs	r2, #0
 80086d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80086d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80086d8:	4618      	mov	r0, r3
 80086da:	3710      	adds	r7, #16
 80086dc:	46bd      	mov	sp, r7
 80086de:	bd80      	pop	{r7, pc}

080086e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80086e0:	b480      	push	{r7}
 80086e2:	b083      	sub	sp, #12
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80086e8:	bf00      	nop
 80086ea:	370c      	adds	r7, #12
 80086ec:	46bd      	mov	sp, r7
 80086ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f2:	4770      	bx	lr

080086f4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80086f4:	b480      	push	{r7}
 80086f6:	b083      	sub	sp, #12
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80086fc:	bf00      	nop
 80086fe:	370c      	adds	r7, #12
 8008700:	46bd      	mov	sp, r7
 8008702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008706:	4770      	bx	lr

08008708 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008708:	b480      	push	{r7}
 800870a:	b083      	sub	sp, #12
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008710:	bf00      	nop
 8008712:	370c      	adds	r7, #12
 8008714:	46bd      	mov	sp, r7
 8008716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871a:	4770      	bx	lr

0800871c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800871c:	b480      	push	{r7}
 800871e:	b083      	sub	sp, #12
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008724:	bf00      	nop
 8008726:	370c      	adds	r7, #12
 8008728:	46bd      	mov	sp, r7
 800872a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872e:	4770      	bx	lr

08008730 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008730:	b480      	push	{r7}
 8008732:	b085      	sub	sp, #20
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
 8008738:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	4a43      	ldr	r2, [pc, #268]	@ (8008850 <TIM_Base_SetConfig+0x120>)
 8008744:	4293      	cmp	r3, r2
 8008746:	d013      	beq.n	8008770 <TIM_Base_SetConfig+0x40>
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800874e:	d00f      	beq.n	8008770 <TIM_Base_SetConfig+0x40>
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	4a40      	ldr	r2, [pc, #256]	@ (8008854 <TIM_Base_SetConfig+0x124>)
 8008754:	4293      	cmp	r3, r2
 8008756:	d00b      	beq.n	8008770 <TIM_Base_SetConfig+0x40>
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	4a3f      	ldr	r2, [pc, #252]	@ (8008858 <TIM_Base_SetConfig+0x128>)
 800875c:	4293      	cmp	r3, r2
 800875e:	d007      	beq.n	8008770 <TIM_Base_SetConfig+0x40>
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	4a3e      	ldr	r2, [pc, #248]	@ (800885c <TIM_Base_SetConfig+0x12c>)
 8008764:	4293      	cmp	r3, r2
 8008766:	d003      	beq.n	8008770 <TIM_Base_SetConfig+0x40>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	4a3d      	ldr	r2, [pc, #244]	@ (8008860 <TIM_Base_SetConfig+0x130>)
 800876c:	4293      	cmp	r3, r2
 800876e:	d108      	bne.n	8008782 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008776:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	685b      	ldr	r3, [r3, #4]
 800877c:	68fa      	ldr	r2, [r7, #12]
 800877e:	4313      	orrs	r3, r2
 8008780:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	4a32      	ldr	r2, [pc, #200]	@ (8008850 <TIM_Base_SetConfig+0x120>)
 8008786:	4293      	cmp	r3, r2
 8008788:	d02b      	beq.n	80087e2 <TIM_Base_SetConfig+0xb2>
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008790:	d027      	beq.n	80087e2 <TIM_Base_SetConfig+0xb2>
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	4a2f      	ldr	r2, [pc, #188]	@ (8008854 <TIM_Base_SetConfig+0x124>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d023      	beq.n	80087e2 <TIM_Base_SetConfig+0xb2>
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	4a2e      	ldr	r2, [pc, #184]	@ (8008858 <TIM_Base_SetConfig+0x128>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d01f      	beq.n	80087e2 <TIM_Base_SetConfig+0xb2>
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	4a2d      	ldr	r2, [pc, #180]	@ (800885c <TIM_Base_SetConfig+0x12c>)
 80087a6:	4293      	cmp	r3, r2
 80087a8:	d01b      	beq.n	80087e2 <TIM_Base_SetConfig+0xb2>
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	4a2c      	ldr	r2, [pc, #176]	@ (8008860 <TIM_Base_SetConfig+0x130>)
 80087ae:	4293      	cmp	r3, r2
 80087b0:	d017      	beq.n	80087e2 <TIM_Base_SetConfig+0xb2>
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	4a2b      	ldr	r2, [pc, #172]	@ (8008864 <TIM_Base_SetConfig+0x134>)
 80087b6:	4293      	cmp	r3, r2
 80087b8:	d013      	beq.n	80087e2 <TIM_Base_SetConfig+0xb2>
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	4a2a      	ldr	r2, [pc, #168]	@ (8008868 <TIM_Base_SetConfig+0x138>)
 80087be:	4293      	cmp	r3, r2
 80087c0:	d00f      	beq.n	80087e2 <TIM_Base_SetConfig+0xb2>
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	4a29      	ldr	r2, [pc, #164]	@ (800886c <TIM_Base_SetConfig+0x13c>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d00b      	beq.n	80087e2 <TIM_Base_SetConfig+0xb2>
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	4a28      	ldr	r2, [pc, #160]	@ (8008870 <TIM_Base_SetConfig+0x140>)
 80087ce:	4293      	cmp	r3, r2
 80087d0:	d007      	beq.n	80087e2 <TIM_Base_SetConfig+0xb2>
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	4a27      	ldr	r2, [pc, #156]	@ (8008874 <TIM_Base_SetConfig+0x144>)
 80087d6:	4293      	cmp	r3, r2
 80087d8:	d003      	beq.n	80087e2 <TIM_Base_SetConfig+0xb2>
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	4a26      	ldr	r2, [pc, #152]	@ (8008878 <TIM_Base_SetConfig+0x148>)
 80087de:	4293      	cmp	r3, r2
 80087e0:	d108      	bne.n	80087f4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80087e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	68db      	ldr	r3, [r3, #12]
 80087ee:	68fa      	ldr	r2, [r7, #12]
 80087f0:	4313      	orrs	r3, r2
 80087f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80087fa:	683b      	ldr	r3, [r7, #0]
 80087fc:	695b      	ldr	r3, [r3, #20]
 80087fe:	4313      	orrs	r3, r2
 8008800:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	689a      	ldr	r2, [r3, #8]
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	681a      	ldr	r2, [r3, #0]
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	4a0e      	ldr	r2, [pc, #56]	@ (8008850 <TIM_Base_SetConfig+0x120>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d003      	beq.n	8008822 <TIM_Base_SetConfig+0xf2>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	4a10      	ldr	r2, [pc, #64]	@ (8008860 <TIM_Base_SetConfig+0x130>)
 800881e:	4293      	cmp	r3, r2
 8008820:	d103      	bne.n	800882a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	691a      	ldr	r2, [r3, #16]
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f043 0204 	orr.w	r2, r3, #4
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2201      	movs	r2, #1
 800883a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	68fa      	ldr	r2, [r7, #12]
 8008840:	601a      	str	r2, [r3, #0]
}
 8008842:	bf00      	nop
 8008844:	3714      	adds	r7, #20
 8008846:	46bd      	mov	sp, r7
 8008848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884c:	4770      	bx	lr
 800884e:	bf00      	nop
 8008850:	40010000 	.word	0x40010000
 8008854:	40000400 	.word	0x40000400
 8008858:	40000800 	.word	0x40000800
 800885c:	40000c00 	.word	0x40000c00
 8008860:	40010400 	.word	0x40010400
 8008864:	40014000 	.word	0x40014000
 8008868:	40014400 	.word	0x40014400
 800886c:	40014800 	.word	0x40014800
 8008870:	40001800 	.word	0x40001800
 8008874:	40001c00 	.word	0x40001c00
 8008878:	40002000 	.word	0x40002000

0800887c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800887c:	b480      	push	{r7}
 800887e:	b087      	sub	sp, #28
 8008880:	af00      	add	r7, sp, #0
 8008882:	60f8      	str	r0, [r7, #12]
 8008884:	60b9      	str	r1, [r7, #8]
 8008886:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	6a1b      	ldr	r3, [r3, #32]
 800888c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	6a1b      	ldr	r3, [r3, #32]
 8008892:	f023 0201 	bic.w	r2, r3, #1
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	699b      	ldr	r3, [r3, #24]
 800889e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80088a0:	693b      	ldr	r3, [r7, #16]
 80088a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80088a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	011b      	lsls	r3, r3, #4
 80088ac:	693a      	ldr	r2, [r7, #16]
 80088ae:	4313      	orrs	r3, r2
 80088b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80088b2:	697b      	ldr	r3, [r7, #20]
 80088b4:	f023 030a 	bic.w	r3, r3, #10
 80088b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80088ba:	697a      	ldr	r2, [r7, #20]
 80088bc:	68bb      	ldr	r3, [r7, #8]
 80088be:	4313      	orrs	r3, r2
 80088c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	693a      	ldr	r2, [r7, #16]
 80088c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	697a      	ldr	r2, [r7, #20]
 80088cc:	621a      	str	r2, [r3, #32]
}
 80088ce:	bf00      	nop
 80088d0:	371c      	adds	r7, #28
 80088d2:	46bd      	mov	sp, r7
 80088d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d8:	4770      	bx	lr

080088da <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80088da:	b480      	push	{r7}
 80088dc:	b087      	sub	sp, #28
 80088de:	af00      	add	r7, sp, #0
 80088e0:	60f8      	str	r0, [r7, #12]
 80088e2:	60b9      	str	r1, [r7, #8]
 80088e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	6a1b      	ldr	r3, [r3, #32]
 80088ea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	6a1b      	ldr	r3, [r3, #32]
 80088f0:	f023 0210 	bic.w	r2, r3, #16
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	699b      	ldr	r3, [r3, #24]
 80088fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80088fe:	693b      	ldr	r3, [r7, #16]
 8008900:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008904:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	031b      	lsls	r3, r3, #12
 800890a:	693a      	ldr	r2, [r7, #16]
 800890c:	4313      	orrs	r3, r2
 800890e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008910:	697b      	ldr	r3, [r7, #20]
 8008912:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008916:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008918:	68bb      	ldr	r3, [r7, #8]
 800891a:	011b      	lsls	r3, r3, #4
 800891c:	697a      	ldr	r2, [r7, #20]
 800891e:	4313      	orrs	r3, r2
 8008920:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	693a      	ldr	r2, [r7, #16]
 8008926:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	697a      	ldr	r2, [r7, #20]
 800892c:	621a      	str	r2, [r3, #32]
}
 800892e:	bf00      	nop
 8008930:	371c      	adds	r7, #28
 8008932:	46bd      	mov	sp, r7
 8008934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008938:	4770      	bx	lr

0800893a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800893a:	b480      	push	{r7}
 800893c:	b085      	sub	sp, #20
 800893e:	af00      	add	r7, sp, #0
 8008940:	6078      	str	r0, [r7, #4]
 8008942:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	689b      	ldr	r3, [r3, #8]
 8008948:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008950:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008952:	683a      	ldr	r2, [r7, #0]
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	4313      	orrs	r3, r2
 8008958:	f043 0307 	orr.w	r3, r3, #7
 800895c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	68fa      	ldr	r2, [r7, #12]
 8008962:	609a      	str	r2, [r3, #8]
}
 8008964:	bf00      	nop
 8008966:	3714      	adds	r7, #20
 8008968:	46bd      	mov	sp, r7
 800896a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896e:	4770      	bx	lr

08008970 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008970:	b480      	push	{r7}
 8008972:	b087      	sub	sp, #28
 8008974:	af00      	add	r7, sp, #0
 8008976:	60f8      	str	r0, [r7, #12]
 8008978:	60b9      	str	r1, [r7, #8]
 800897a:	607a      	str	r2, [r7, #4]
 800897c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	689b      	ldr	r3, [r3, #8]
 8008982:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008984:	697b      	ldr	r3, [r7, #20]
 8008986:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800898a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	021a      	lsls	r2, r3, #8
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	431a      	orrs	r2, r3
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	4313      	orrs	r3, r2
 8008998:	697a      	ldr	r2, [r7, #20]
 800899a:	4313      	orrs	r3, r2
 800899c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	697a      	ldr	r2, [r7, #20]
 80089a2:	609a      	str	r2, [r3, #8]
}
 80089a4:	bf00      	nop
 80089a6:	371c      	adds	r7, #28
 80089a8:	46bd      	mov	sp, r7
 80089aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ae:	4770      	bx	lr

080089b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80089b0:	b480      	push	{r7}
 80089b2:	b085      	sub	sp, #20
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
 80089b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80089c0:	2b01      	cmp	r3, #1
 80089c2:	d101      	bne.n	80089c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80089c4:	2302      	movs	r3, #2
 80089c6:	e05a      	b.n	8008a7e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2201      	movs	r2, #1
 80089cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2202      	movs	r2, #2
 80089d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	685b      	ldr	r3, [r3, #4]
 80089de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	689b      	ldr	r3, [r3, #8]
 80089e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80089ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80089f0:	683b      	ldr	r3, [r7, #0]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	68fa      	ldr	r2, [r7, #12]
 80089f6:	4313      	orrs	r3, r2
 80089f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	68fa      	ldr	r2, [r7, #12]
 8008a00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	4a21      	ldr	r2, [pc, #132]	@ (8008a8c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008a08:	4293      	cmp	r3, r2
 8008a0a:	d022      	beq.n	8008a52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a14:	d01d      	beq.n	8008a52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	4a1d      	ldr	r2, [pc, #116]	@ (8008a90 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008a1c:	4293      	cmp	r3, r2
 8008a1e:	d018      	beq.n	8008a52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	4a1b      	ldr	r2, [pc, #108]	@ (8008a94 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d013      	beq.n	8008a52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	4a1a      	ldr	r2, [pc, #104]	@ (8008a98 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008a30:	4293      	cmp	r3, r2
 8008a32:	d00e      	beq.n	8008a52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	4a18      	ldr	r2, [pc, #96]	@ (8008a9c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008a3a:	4293      	cmp	r3, r2
 8008a3c:	d009      	beq.n	8008a52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	4a17      	ldr	r2, [pc, #92]	@ (8008aa0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d004      	beq.n	8008a52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	4a15      	ldr	r2, [pc, #84]	@ (8008aa4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d10c      	bne.n	8008a6c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008a52:	68bb      	ldr	r3, [r7, #8]
 8008a54:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008a58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	685b      	ldr	r3, [r3, #4]
 8008a5e:	68ba      	ldr	r2, [r7, #8]
 8008a60:	4313      	orrs	r3, r2
 8008a62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	68ba      	ldr	r2, [r7, #8]
 8008a6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2201      	movs	r2, #1
 8008a70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2200      	movs	r2, #0
 8008a78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008a7c:	2300      	movs	r3, #0
}
 8008a7e:	4618      	mov	r0, r3
 8008a80:	3714      	adds	r7, #20
 8008a82:	46bd      	mov	sp, r7
 8008a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a88:	4770      	bx	lr
 8008a8a:	bf00      	nop
 8008a8c:	40010000 	.word	0x40010000
 8008a90:	40000400 	.word	0x40000400
 8008a94:	40000800 	.word	0x40000800
 8008a98:	40000c00 	.word	0x40000c00
 8008a9c:	40010400 	.word	0x40010400
 8008aa0:	40014000 	.word	0x40014000
 8008aa4:	40001800 	.word	0x40001800

08008aa8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008aa8:	b480      	push	{r7}
 8008aaa:	b083      	sub	sp, #12
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008ab0:	bf00      	nop
 8008ab2:	370c      	adds	r7, #12
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aba:	4770      	bx	lr

08008abc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008abc:	b480      	push	{r7}
 8008abe:	b083      	sub	sp, #12
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008ac4:	bf00      	nop
 8008ac6:	370c      	adds	r7, #12
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ace:	4770      	bx	lr

08008ad0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b082      	sub	sp, #8
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d101      	bne.n	8008ae2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008ade:	2301      	movs	r3, #1
 8008ae0:	e042      	b.n	8008b68 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ae8:	b2db      	uxtb	r3, r3
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d106      	bne.n	8008afc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2200      	movs	r2, #0
 8008af2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	f7fb f8ea 	bl	8003cd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2224      	movs	r2, #36	@ 0x24
 8008b00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	68da      	ldr	r2, [r3, #12]
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008b12:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	f000 fd1b 	bl	8009550 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	691a      	ldr	r2, [r3, #16]
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008b28:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	695a      	ldr	r2, [r3, #20]
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008b38:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	68da      	ldr	r2, [r3, #12]
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008b48:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2220      	movs	r2, #32
 8008b54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2220      	movs	r2, #32
 8008b5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2200      	movs	r2, #0
 8008b64:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008b66:	2300      	movs	r3, #0
}
 8008b68:	4618      	mov	r0, r3
 8008b6a:	3708      	adds	r7, #8
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	bd80      	pop	{r7, pc}

08008b70 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008b70:	b480      	push	{r7}
 8008b72:	b085      	sub	sp, #20
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	60f8      	str	r0, [r7, #12]
 8008b78:	60b9      	str	r1, [r7, #8]
 8008b7a:	4613      	mov	r3, r2
 8008b7c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b84:	b2db      	uxtb	r3, r3
 8008b86:	2b20      	cmp	r3, #32
 8008b88:	d121      	bne.n	8008bce <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008b8a:	68bb      	ldr	r3, [r7, #8]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d002      	beq.n	8008b96 <HAL_UART_Transmit_IT+0x26>
 8008b90:	88fb      	ldrh	r3, [r7, #6]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d101      	bne.n	8008b9a <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8008b96:	2301      	movs	r3, #1
 8008b98:	e01a      	b.n	8008bd0 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	68ba      	ldr	r2, [r7, #8]
 8008b9e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	88fa      	ldrh	r2, [r7, #6]
 8008ba4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	88fa      	ldrh	r2, [r7, #6]
 8008baa:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	2221      	movs	r2, #33	@ 0x21
 8008bb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	68da      	ldr	r2, [r3, #12]
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008bc8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8008bca:	2300      	movs	r3, #0
 8008bcc:	e000      	b.n	8008bd0 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8008bce:	2302      	movs	r3, #2
  }
}
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	3714      	adds	r7, #20
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bda:	4770      	bx	lr

08008bdc <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b084      	sub	sp, #16
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	60f8      	str	r0, [r7, #12]
 8008be4:	60b9      	str	r1, [r7, #8]
 8008be6:	4613      	mov	r3, r2
 8008be8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008bf0:	b2db      	uxtb	r3, r3
 8008bf2:	2b20      	cmp	r3, #32
 8008bf4:	d112      	bne.n	8008c1c <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008bf6:	68bb      	ldr	r3, [r7, #8]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d002      	beq.n	8008c02 <HAL_UART_Receive_IT+0x26>
 8008bfc:	88fb      	ldrh	r3, [r7, #6]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d101      	bne.n	8008c06 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008c02:	2301      	movs	r3, #1
 8008c04:	e00b      	b.n	8008c1e <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	2200      	movs	r2, #0
 8008c0a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008c0c:	88fb      	ldrh	r3, [r7, #6]
 8008c0e:	461a      	mov	r2, r3
 8008c10:	68b9      	ldr	r1, [r7, #8]
 8008c12:	68f8      	ldr	r0, [r7, #12]
 8008c14:	f000 fac8 	bl	80091a8 <UART_Start_Receive_IT>
 8008c18:	4603      	mov	r3, r0
 8008c1a:	e000      	b.n	8008c1e <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008c1c:	2302      	movs	r3, #2
  }
}
 8008c1e:	4618      	mov	r0, r3
 8008c20:	3710      	adds	r7, #16
 8008c22:	46bd      	mov	sp, r7
 8008c24:	bd80      	pop	{r7, pc}
	...

08008c28 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b0ba      	sub	sp, #232	@ 0xe8
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	68db      	ldr	r3, [r3, #12]
 8008c40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	695b      	ldr	r3, [r3, #20]
 8008c4a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008c4e:	2300      	movs	r3, #0
 8008c50:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008c54:	2300      	movs	r3, #0
 8008c56:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008c5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c5e:	f003 030f 	and.w	r3, r3, #15
 8008c62:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008c66:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d10f      	bne.n	8008c8e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008c6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c72:	f003 0320 	and.w	r3, r3, #32
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d009      	beq.n	8008c8e <HAL_UART_IRQHandler+0x66>
 8008c7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c7e:	f003 0320 	and.w	r3, r3, #32
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d003      	beq.n	8008c8e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008c86:	6878      	ldr	r0, [r7, #4]
 8008c88:	f000 fba4 	bl	80093d4 <UART_Receive_IT>
      return;
 8008c8c:	e273      	b.n	8009176 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008c8e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	f000 80de 	beq.w	8008e54 <HAL_UART_IRQHandler+0x22c>
 8008c98:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c9c:	f003 0301 	and.w	r3, r3, #1
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d106      	bne.n	8008cb2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008ca4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ca8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	f000 80d1 	beq.w	8008e54 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008cb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cb6:	f003 0301 	and.w	r3, r3, #1
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d00b      	beq.n	8008cd6 <HAL_UART_IRQHandler+0xae>
 8008cbe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008cc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d005      	beq.n	8008cd6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008cce:	f043 0201 	orr.w	r2, r3, #1
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008cd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cda:	f003 0304 	and.w	r3, r3, #4
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d00b      	beq.n	8008cfa <HAL_UART_IRQHandler+0xd2>
 8008ce2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ce6:	f003 0301 	and.w	r3, r3, #1
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d005      	beq.n	8008cfa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008cf2:	f043 0202 	orr.w	r2, r3, #2
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008cfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cfe:	f003 0302 	and.w	r3, r3, #2
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d00b      	beq.n	8008d1e <HAL_UART_IRQHandler+0xf6>
 8008d06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008d0a:	f003 0301 	and.w	r3, r3, #1
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d005      	beq.n	8008d1e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d16:	f043 0204 	orr.w	r2, r3, #4
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008d1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d22:	f003 0308 	and.w	r3, r3, #8
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d011      	beq.n	8008d4e <HAL_UART_IRQHandler+0x126>
 8008d2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d2e:	f003 0320 	and.w	r3, r3, #32
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d105      	bne.n	8008d42 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008d36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008d3a:	f003 0301 	and.w	r3, r3, #1
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d005      	beq.n	8008d4e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d46:	f043 0208 	orr.w	r2, r3, #8
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	f000 820a 	beq.w	800916c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008d58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d5c:	f003 0320 	and.w	r3, r3, #32
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d008      	beq.n	8008d76 <HAL_UART_IRQHandler+0x14e>
 8008d64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d68:	f003 0320 	and.w	r3, r3, #32
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d002      	beq.n	8008d76 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008d70:	6878      	ldr	r0, [r7, #4]
 8008d72:	f000 fb2f 	bl	80093d4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	695b      	ldr	r3, [r3, #20]
 8008d7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d80:	2b40      	cmp	r3, #64	@ 0x40
 8008d82:	bf0c      	ite	eq
 8008d84:	2301      	moveq	r3, #1
 8008d86:	2300      	movne	r3, #0
 8008d88:	b2db      	uxtb	r3, r3
 8008d8a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d92:	f003 0308 	and.w	r3, r3, #8
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d103      	bne.n	8008da2 <HAL_UART_IRQHandler+0x17a>
 8008d9a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d04f      	beq.n	8008e42 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008da2:	6878      	ldr	r0, [r7, #4]
 8008da4:	f000 fa3a 	bl	800921c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	695b      	ldr	r3, [r3, #20]
 8008dae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008db2:	2b40      	cmp	r3, #64	@ 0x40
 8008db4:	d141      	bne.n	8008e3a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	3314      	adds	r3, #20
 8008dbc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dc0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008dc4:	e853 3f00 	ldrex	r3, [r3]
 8008dc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008dcc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008dd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008dd4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	3314      	adds	r3, #20
 8008dde:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008de2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008de6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008dee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008df2:	e841 2300 	strex	r3, r2, [r1]
 8008df6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008dfa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d1d9      	bne.n	8008db6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d013      	beq.n	8008e32 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e0e:	4a8a      	ldr	r2, [pc, #552]	@ (8009038 <HAL_UART_IRQHandler+0x410>)
 8008e10:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e16:	4618      	mov	r0, r3
 8008e18:	f7fb fa9a 	bl	8004350 <HAL_DMA_Abort_IT>
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d016      	beq.n	8008e50 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e28:	687a      	ldr	r2, [r7, #4]
 8008e2a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008e2c:	4610      	mov	r0, r2
 8008e2e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e30:	e00e      	b.n	8008e50 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008e32:	6878      	ldr	r0, [r7, #4]
 8008e34:	f000 f9a2 	bl	800917c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e38:	e00a      	b.n	8008e50 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008e3a:	6878      	ldr	r0, [r7, #4]
 8008e3c:	f000 f99e 	bl	800917c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e40:	e006      	b.n	8008e50 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008e42:	6878      	ldr	r0, [r7, #4]
 8008e44:	f000 f99a 	bl	800917c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008e4e:	e18d      	b.n	800916c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e50:	bf00      	nop
    return;
 8008e52:	e18b      	b.n	800916c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e58:	2b01      	cmp	r3, #1
 8008e5a:	f040 8167 	bne.w	800912c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008e5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e62:	f003 0310 	and.w	r3, r3, #16
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	f000 8160 	beq.w	800912c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8008e6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e70:	f003 0310 	and.w	r3, r3, #16
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	f000 8159 	beq.w	800912c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	60bb      	str	r3, [r7, #8]
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	60bb      	str	r3, [r7, #8]
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	685b      	ldr	r3, [r3, #4]
 8008e8c:	60bb      	str	r3, [r7, #8]
 8008e8e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	695b      	ldr	r3, [r3, #20]
 8008e96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e9a:	2b40      	cmp	r3, #64	@ 0x40
 8008e9c:	f040 80ce 	bne.w	800903c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	685b      	ldr	r3, [r3, #4]
 8008ea8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008eac:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	f000 80a9 	beq.w	8009008 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008eba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008ebe:	429a      	cmp	r2, r3
 8008ec0:	f080 80a2 	bcs.w	8009008 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008eca:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ed0:	69db      	ldr	r3, [r3, #28]
 8008ed2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ed6:	f000 8088 	beq.w	8008fea <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	330c      	adds	r3, #12
 8008ee0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ee4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008ee8:	e853 3f00 	ldrex	r3, [r3]
 8008eec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008ef0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008ef4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ef8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	330c      	adds	r3, #12
 8008f02:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008f06:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008f0a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f0e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008f12:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008f16:	e841 2300 	strex	r3, r2, [r1]
 8008f1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008f1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d1d9      	bne.n	8008eda <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	3314      	adds	r3, #20
 8008f2c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f2e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008f30:	e853 3f00 	ldrex	r3, [r3]
 8008f34:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008f36:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008f38:	f023 0301 	bic.w	r3, r3, #1
 8008f3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	3314      	adds	r3, #20
 8008f46:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008f4a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008f4e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f50:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008f52:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008f56:	e841 2300 	strex	r3, r2, [r1]
 8008f5a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008f5c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d1e1      	bne.n	8008f26 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	3314      	adds	r3, #20
 8008f68:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008f6c:	e853 3f00 	ldrex	r3, [r3]
 8008f70:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008f72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008f78:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	3314      	adds	r3, #20
 8008f82:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008f86:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008f88:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f8a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008f8c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008f8e:	e841 2300 	strex	r3, r2, [r1]
 8008f92:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008f94:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d1e3      	bne.n	8008f62 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2220      	movs	r2, #32
 8008f9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	330c      	adds	r3, #12
 8008fae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008fb2:	e853 3f00 	ldrex	r3, [r3]
 8008fb6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008fb8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008fba:	f023 0310 	bic.w	r3, r3, #16
 8008fbe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	330c      	adds	r3, #12
 8008fc8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008fcc:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008fce:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fd0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008fd2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008fd4:	e841 2300 	strex	r3, r2, [r1]
 8008fd8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008fda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d1e3      	bne.n	8008fa8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	f7fb f943 	bl	8004270 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2202      	movs	r2, #2
 8008fee:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008ff8:	b29b      	uxth	r3, r3
 8008ffa:	1ad3      	subs	r3, r2, r3
 8008ffc:	b29b      	uxth	r3, r3
 8008ffe:	4619      	mov	r1, r3
 8009000:	6878      	ldr	r0, [r7, #4]
 8009002:	f000 f8c5 	bl	8009190 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009006:	e0b3      	b.n	8009170 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800900c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009010:	429a      	cmp	r2, r3
 8009012:	f040 80ad 	bne.w	8009170 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800901a:	69db      	ldr	r3, [r3, #28]
 800901c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009020:	f040 80a6 	bne.w	8009170 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2202      	movs	r2, #2
 8009028:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800902e:	4619      	mov	r1, r3
 8009030:	6878      	ldr	r0, [r7, #4]
 8009032:	f000 f8ad 	bl	8009190 <HAL_UARTEx_RxEventCallback>
      return;
 8009036:	e09b      	b.n	8009170 <HAL_UART_IRQHandler+0x548>
 8009038:	080092e3 	.word	0x080092e3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009044:	b29b      	uxth	r3, r3
 8009046:	1ad3      	subs	r3, r2, r3
 8009048:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009050:	b29b      	uxth	r3, r3
 8009052:	2b00      	cmp	r3, #0
 8009054:	f000 808e 	beq.w	8009174 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8009058:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800905c:	2b00      	cmp	r3, #0
 800905e:	f000 8089 	beq.w	8009174 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	330c      	adds	r3, #12
 8009068:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800906a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800906c:	e853 3f00 	ldrex	r3, [r3]
 8009070:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009072:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009074:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009078:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	330c      	adds	r3, #12
 8009082:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009086:	647a      	str	r2, [r7, #68]	@ 0x44
 8009088:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800908a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800908c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800908e:	e841 2300 	strex	r3, r2, [r1]
 8009092:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009094:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009096:	2b00      	cmp	r3, #0
 8009098:	d1e3      	bne.n	8009062 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	3314      	adds	r3, #20
 80090a0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090a4:	e853 3f00 	ldrex	r3, [r3]
 80090a8:	623b      	str	r3, [r7, #32]
   return(result);
 80090aa:	6a3b      	ldr	r3, [r7, #32]
 80090ac:	f023 0301 	bic.w	r3, r3, #1
 80090b0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	3314      	adds	r3, #20
 80090ba:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80090be:	633a      	str	r2, [r7, #48]	@ 0x30
 80090c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80090c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090c6:	e841 2300 	strex	r3, r2, [r1]
 80090ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80090cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d1e3      	bne.n	800909a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	2220      	movs	r2, #32
 80090d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	2200      	movs	r2, #0
 80090de:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	330c      	adds	r3, #12
 80090e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090e8:	693b      	ldr	r3, [r7, #16]
 80090ea:	e853 3f00 	ldrex	r3, [r3]
 80090ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	f023 0310 	bic.w	r3, r3, #16
 80090f6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	330c      	adds	r3, #12
 8009100:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009104:	61fa      	str	r2, [r7, #28]
 8009106:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009108:	69b9      	ldr	r1, [r7, #24]
 800910a:	69fa      	ldr	r2, [r7, #28]
 800910c:	e841 2300 	strex	r3, r2, [r1]
 8009110:	617b      	str	r3, [r7, #20]
   return(result);
 8009112:	697b      	ldr	r3, [r7, #20]
 8009114:	2b00      	cmp	r3, #0
 8009116:	d1e3      	bne.n	80090e0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2202      	movs	r2, #2
 800911c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800911e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009122:	4619      	mov	r1, r3
 8009124:	6878      	ldr	r0, [r7, #4]
 8009126:	f000 f833 	bl	8009190 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800912a:	e023      	b.n	8009174 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800912c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009130:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009134:	2b00      	cmp	r3, #0
 8009136:	d009      	beq.n	800914c <HAL_UART_IRQHandler+0x524>
 8009138:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800913c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009140:	2b00      	cmp	r3, #0
 8009142:	d003      	beq.n	800914c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8009144:	6878      	ldr	r0, [r7, #4]
 8009146:	f000 f8dd 	bl	8009304 <UART_Transmit_IT>
    return;
 800914a:	e014      	b.n	8009176 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800914c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009150:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009154:	2b00      	cmp	r3, #0
 8009156:	d00e      	beq.n	8009176 <HAL_UART_IRQHandler+0x54e>
 8009158:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800915c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009160:	2b00      	cmp	r3, #0
 8009162:	d008      	beq.n	8009176 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8009164:	6878      	ldr	r0, [r7, #4]
 8009166:	f000 f91d 	bl	80093a4 <UART_EndTransmit_IT>
    return;
 800916a:	e004      	b.n	8009176 <HAL_UART_IRQHandler+0x54e>
    return;
 800916c:	bf00      	nop
 800916e:	e002      	b.n	8009176 <HAL_UART_IRQHandler+0x54e>
      return;
 8009170:	bf00      	nop
 8009172:	e000      	b.n	8009176 <HAL_UART_IRQHandler+0x54e>
      return;
 8009174:	bf00      	nop
  }
}
 8009176:	37e8      	adds	r7, #232	@ 0xe8
 8009178:	46bd      	mov	sp, r7
 800917a:	bd80      	pop	{r7, pc}

0800917c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800917c:	b480      	push	{r7}
 800917e:	b083      	sub	sp, #12
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009184:	bf00      	nop
 8009186:	370c      	adds	r7, #12
 8009188:	46bd      	mov	sp, r7
 800918a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918e:	4770      	bx	lr

08009190 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009190:	b480      	push	{r7}
 8009192:	b083      	sub	sp, #12
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
 8009198:	460b      	mov	r3, r1
 800919a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800919c:	bf00      	nop
 800919e:	370c      	adds	r7, #12
 80091a0:	46bd      	mov	sp, r7
 80091a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a6:	4770      	bx	lr

080091a8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80091a8:	b480      	push	{r7}
 80091aa:	b085      	sub	sp, #20
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	60f8      	str	r0, [r7, #12]
 80091b0:	60b9      	str	r1, [r7, #8]
 80091b2:	4613      	mov	r3, r2
 80091b4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	68ba      	ldr	r2, [r7, #8]
 80091ba:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	88fa      	ldrh	r2, [r7, #6]
 80091c0:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	88fa      	ldrh	r2, [r7, #6]
 80091c6:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	2200      	movs	r2, #0
 80091cc:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	2222      	movs	r2, #34	@ 0x22
 80091d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	691b      	ldr	r3, [r3, #16]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d007      	beq.n	80091ee <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	68da      	ldr	r2, [r3, #12]
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80091ec:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	695a      	ldr	r2, [r3, #20]
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	f042 0201 	orr.w	r2, r2, #1
 80091fc:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	68da      	ldr	r2, [r3, #12]
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	f042 0220 	orr.w	r2, r2, #32
 800920c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800920e:	2300      	movs	r3, #0
}
 8009210:	4618      	mov	r0, r3
 8009212:	3714      	adds	r7, #20
 8009214:	46bd      	mov	sp, r7
 8009216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921a:	4770      	bx	lr

0800921c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800921c:	b480      	push	{r7}
 800921e:	b095      	sub	sp, #84	@ 0x54
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	330c      	adds	r3, #12
 800922a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800922c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800922e:	e853 3f00 	ldrex	r3, [r3]
 8009232:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009236:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800923a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	330c      	adds	r3, #12
 8009242:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009244:	643a      	str	r2, [r7, #64]	@ 0x40
 8009246:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009248:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800924a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800924c:	e841 2300 	strex	r3, r2, [r1]
 8009250:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009252:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009254:	2b00      	cmp	r3, #0
 8009256:	d1e5      	bne.n	8009224 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	3314      	adds	r3, #20
 800925e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009260:	6a3b      	ldr	r3, [r7, #32]
 8009262:	e853 3f00 	ldrex	r3, [r3]
 8009266:	61fb      	str	r3, [r7, #28]
   return(result);
 8009268:	69fb      	ldr	r3, [r7, #28]
 800926a:	f023 0301 	bic.w	r3, r3, #1
 800926e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	3314      	adds	r3, #20
 8009276:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009278:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800927a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800927c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800927e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009280:	e841 2300 	strex	r3, r2, [r1]
 8009284:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009288:	2b00      	cmp	r3, #0
 800928a:	d1e5      	bne.n	8009258 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009290:	2b01      	cmp	r3, #1
 8009292:	d119      	bne.n	80092c8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	330c      	adds	r3, #12
 800929a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	e853 3f00 	ldrex	r3, [r3]
 80092a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80092a4:	68bb      	ldr	r3, [r7, #8]
 80092a6:	f023 0310 	bic.w	r3, r3, #16
 80092aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	330c      	adds	r3, #12
 80092b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80092b4:	61ba      	str	r2, [r7, #24]
 80092b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092b8:	6979      	ldr	r1, [r7, #20]
 80092ba:	69ba      	ldr	r2, [r7, #24]
 80092bc:	e841 2300 	strex	r3, r2, [r1]
 80092c0:	613b      	str	r3, [r7, #16]
   return(result);
 80092c2:	693b      	ldr	r3, [r7, #16]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d1e5      	bne.n	8009294 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	2220      	movs	r2, #32
 80092cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	2200      	movs	r2, #0
 80092d4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80092d6:	bf00      	nop
 80092d8:	3754      	adds	r7, #84	@ 0x54
 80092da:	46bd      	mov	sp, r7
 80092dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e0:	4770      	bx	lr

080092e2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80092e2:	b580      	push	{r7, lr}
 80092e4:	b084      	sub	sp, #16
 80092e6:	af00      	add	r7, sp, #0
 80092e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092ee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	2200      	movs	r2, #0
 80092f4:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80092f6:	68f8      	ldr	r0, [r7, #12]
 80092f8:	f7ff ff40 	bl	800917c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80092fc:	bf00      	nop
 80092fe:	3710      	adds	r7, #16
 8009300:	46bd      	mov	sp, r7
 8009302:	bd80      	pop	{r7, pc}

08009304 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009304:	b480      	push	{r7}
 8009306:	b085      	sub	sp, #20
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009312:	b2db      	uxtb	r3, r3
 8009314:	2b21      	cmp	r3, #33	@ 0x21
 8009316:	d13e      	bne.n	8009396 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	689b      	ldr	r3, [r3, #8]
 800931c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009320:	d114      	bne.n	800934c <UART_Transmit_IT+0x48>
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	691b      	ldr	r3, [r3, #16]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d110      	bne.n	800934c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	6a1b      	ldr	r3, [r3, #32]
 800932e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	881b      	ldrh	r3, [r3, #0]
 8009334:	461a      	mov	r2, r3
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800933e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	6a1b      	ldr	r3, [r3, #32]
 8009344:	1c9a      	adds	r2, r3, #2
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	621a      	str	r2, [r3, #32]
 800934a:	e008      	b.n	800935e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	6a1b      	ldr	r3, [r3, #32]
 8009350:	1c59      	adds	r1, r3, #1
 8009352:	687a      	ldr	r2, [r7, #4]
 8009354:	6211      	str	r1, [r2, #32]
 8009356:	781a      	ldrb	r2, [r3, #0]
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009362:	b29b      	uxth	r3, r3
 8009364:	3b01      	subs	r3, #1
 8009366:	b29b      	uxth	r3, r3
 8009368:	687a      	ldr	r2, [r7, #4]
 800936a:	4619      	mov	r1, r3
 800936c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800936e:	2b00      	cmp	r3, #0
 8009370:	d10f      	bne.n	8009392 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	68da      	ldr	r2, [r3, #12]
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009380:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	68da      	ldr	r2, [r3, #12]
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009390:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009392:	2300      	movs	r3, #0
 8009394:	e000      	b.n	8009398 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009396:	2302      	movs	r3, #2
  }
}
 8009398:	4618      	mov	r0, r3
 800939a:	3714      	adds	r7, #20
 800939c:	46bd      	mov	sp, r7
 800939e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a2:	4770      	bx	lr

080093a4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b082      	sub	sp, #8
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	68da      	ldr	r2, [r3, #12]
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80093ba:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2220      	movs	r2, #32
 80093c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80093c4:	6878      	ldr	r0, [r7, #4]
 80093c6:	f7f7 fca3 	bl	8000d10 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80093ca:	2300      	movs	r3, #0
}
 80093cc:	4618      	mov	r0, r3
 80093ce:	3708      	adds	r7, #8
 80093d0:	46bd      	mov	sp, r7
 80093d2:	bd80      	pop	{r7, pc}

080093d4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b08c      	sub	sp, #48	@ 0x30
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80093dc:	2300      	movs	r3, #0
 80093de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80093e0:	2300      	movs	r3, #0
 80093e2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80093ea:	b2db      	uxtb	r3, r3
 80093ec:	2b22      	cmp	r3, #34	@ 0x22
 80093ee:	f040 80aa 	bne.w	8009546 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	689b      	ldr	r3, [r3, #8]
 80093f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80093fa:	d115      	bne.n	8009428 <UART_Receive_IT+0x54>
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	691b      	ldr	r3, [r3, #16]
 8009400:	2b00      	cmp	r3, #0
 8009402:	d111      	bne.n	8009428 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009408:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	685b      	ldr	r3, [r3, #4]
 8009410:	b29b      	uxth	r3, r3
 8009412:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009416:	b29a      	uxth	r2, r3
 8009418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800941a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009420:	1c9a      	adds	r2, r3, #2
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	629a      	str	r2, [r3, #40]	@ 0x28
 8009426:	e024      	b.n	8009472 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800942c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	689b      	ldr	r3, [r3, #8]
 8009432:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009436:	d007      	beq.n	8009448 <UART_Receive_IT+0x74>
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	689b      	ldr	r3, [r3, #8]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d10a      	bne.n	8009456 <UART_Receive_IT+0x82>
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	691b      	ldr	r3, [r3, #16]
 8009444:	2b00      	cmp	r3, #0
 8009446:	d106      	bne.n	8009456 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	685b      	ldr	r3, [r3, #4]
 800944e:	b2da      	uxtb	r2, r3
 8009450:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009452:	701a      	strb	r2, [r3, #0]
 8009454:	e008      	b.n	8009468 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	685b      	ldr	r3, [r3, #4]
 800945c:	b2db      	uxtb	r3, r3
 800945e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009462:	b2da      	uxtb	r2, r3
 8009464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009466:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800946c:	1c5a      	adds	r2, r3, #1
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009476:	b29b      	uxth	r3, r3
 8009478:	3b01      	subs	r3, #1
 800947a:	b29b      	uxth	r3, r3
 800947c:	687a      	ldr	r2, [r7, #4]
 800947e:	4619      	mov	r1, r3
 8009480:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009482:	2b00      	cmp	r3, #0
 8009484:	d15d      	bne.n	8009542 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	68da      	ldr	r2, [r3, #12]
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	f022 0220 	bic.w	r2, r2, #32
 8009494:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	68da      	ldr	r2, [r3, #12]
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80094a4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	695a      	ldr	r2, [r3, #20]
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	f022 0201 	bic.w	r2, r2, #1
 80094b4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	2220      	movs	r2, #32
 80094ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	2200      	movs	r2, #0
 80094c2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094c8:	2b01      	cmp	r3, #1
 80094ca:	d135      	bne.n	8009538 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2200      	movs	r2, #0
 80094d0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	330c      	adds	r3, #12
 80094d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094da:	697b      	ldr	r3, [r7, #20]
 80094dc:	e853 3f00 	ldrex	r3, [r3]
 80094e0:	613b      	str	r3, [r7, #16]
   return(result);
 80094e2:	693b      	ldr	r3, [r7, #16]
 80094e4:	f023 0310 	bic.w	r3, r3, #16
 80094e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	330c      	adds	r3, #12
 80094f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80094f2:	623a      	str	r2, [r7, #32]
 80094f4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094f6:	69f9      	ldr	r1, [r7, #28]
 80094f8:	6a3a      	ldr	r2, [r7, #32]
 80094fa:	e841 2300 	strex	r3, r2, [r1]
 80094fe:	61bb      	str	r3, [r7, #24]
   return(result);
 8009500:	69bb      	ldr	r3, [r7, #24]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d1e5      	bne.n	80094d2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	f003 0310 	and.w	r3, r3, #16
 8009510:	2b10      	cmp	r3, #16
 8009512:	d10a      	bne.n	800952a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009514:	2300      	movs	r3, #0
 8009516:	60fb      	str	r3, [r7, #12]
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	60fb      	str	r3, [r7, #12]
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	685b      	ldr	r3, [r3, #4]
 8009526:	60fb      	str	r3, [r7, #12]
 8009528:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800952e:	4619      	mov	r1, r3
 8009530:	6878      	ldr	r0, [r7, #4]
 8009532:	f7ff fe2d 	bl	8009190 <HAL_UARTEx_RxEventCallback>
 8009536:	e002      	b.n	800953e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009538:	6878      	ldr	r0, [r7, #4]
 800953a:	f7f7 fc1d 	bl	8000d78 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800953e:	2300      	movs	r3, #0
 8009540:	e002      	b.n	8009548 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009542:	2300      	movs	r3, #0
 8009544:	e000      	b.n	8009548 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009546:	2302      	movs	r3, #2
  }
}
 8009548:	4618      	mov	r0, r3
 800954a:	3730      	adds	r7, #48	@ 0x30
 800954c:	46bd      	mov	sp, r7
 800954e:	bd80      	pop	{r7, pc}

08009550 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009550:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009554:	b0c0      	sub	sp, #256	@ 0x100
 8009556:	af00      	add	r7, sp, #0
 8009558:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800955c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	691b      	ldr	r3, [r3, #16]
 8009564:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800956c:	68d9      	ldr	r1, [r3, #12]
 800956e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009572:	681a      	ldr	r2, [r3, #0]
 8009574:	ea40 0301 	orr.w	r3, r0, r1
 8009578:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800957a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800957e:	689a      	ldr	r2, [r3, #8]
 8009580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009584:	691b      	ldr	r3, [r3, #16]
 8009586:	431a      	orrs	r2, r3
 8009588:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800958c:	695b      	ldr	r3, [r3, #20]
 800958e:	431a      	orrs	r2, r3
 8009590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009594:	69db      	ldr	r3, [r3, #28]
 8009596:	4313      	orrs	r3, r2
 8009598:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800959c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	68db      	ldr	r3, [r3, #12]
 80095a4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80095a8:	f021 010c 	bic.w	r1, r1, #12
 80095ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095b0:	681a      	ldr	r2, [r3, #0]
 80095b2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80095b6:	430b      	orrs	r3, r1
 80095b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80095ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	695b      	ldr	r3, [r3, #20]
 80095c2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80095c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095ca:	6999      	ldr	r1, [r3, #24]
 80095cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095d0:	681a      	ldr	r2, [r3, #0]
 80095d2:	ea40 0301 	orr.w	r3, r0, r1
 80095d6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80095d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095dc:	681a      	ldr	r2, [r3, #0]
 80095de:	4b8f      	ldr	r3, [pc, #572]	@ (800981c <UART_SetConfig+0x2cc>)
 80095e0:	429a      	cmp	r2, r3
 80095e2:	d005      	beq.n	80095f0 <UART_SetConfig+0xa0>
 80095e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095e8:	681a      	ldr	r2, [r3, #0]
 80095ea:	4b8d      	ldr	r3, [pc, #564]	@ (8009820 <UART_SetConfig+0x2d0>)
 80095ec:	429a      	cmp	r2, r3
 80095ee:	d104      	bne.n	80095fa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80095f0:	f7fe f8ee 	bl	80077d0 <HAL_RCC_GetPCLK2Freq>
 80095f4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80095f8:	e003      	b.n	8009602 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80095fa:	f7fe f8d5 	bl	80077a8 <HAL_RCC_GetPCLK1Freq>
 80095fe:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009602:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009606:	69db      	ldr	r3, [r3, #28]
 8009608:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800960c:	f040 810c 	bne.w	8009828 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009610:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009614:	2200      	movs	r2, #0
 8009616:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800961a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800961e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009622:	4622      	mov	r2, r4
 8009624:	462b      	mov	r3, r5
 8009626:	1891      	adds	r1, r2, r2
 8009628:	65b9      	str	r1, [r7, #88]	@ 0x58
 800962a:	415b      	adcs	r3, r3
 800962c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800962e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009632:	4621      	mov	r1, r4
 8009634:	eb12 0801 	adds.w	r8, r2, r1
 8009638:	4629      	mov	r1, r5
 800963a:	eb43 0901 	adc.w	r9, r3, r1
 800963e:	f04f 0200 	mov.w	r2, #0
 8009642:	f04f 0300 	mov.w	r3, #0
 8009646:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800964a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800964e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009652:	4690      	mov	r8, r2
 8009654:	4699      	mov	r9, r3
 8009656:	4623      	mov	r3, r4
 8009658:	eb18 0303 	adds.w	r3, r8, r3
 800965c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009660:	462b      	mov	r3, r5
 8009662:	eb49 0303 	adc.w	r3, r9, r3
 8009666:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800966a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800966e:	685b      	ldr	r3, [r3, #4]
 8009670:	2200      	movs	r2, #0
 8009672:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009676:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800967a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800967e:	460b      	mov	r3, r1
 8009680:	18db      	adds	r3, r3, r3
 8009682:	653b      	str	r3, [r7, #80]	@ 0x50
 8009684:	4613      	mov	r3, r2
 8009686:	eb42 0303 	adc.w	r3, r2, r3
 800968a:	657b      	str	r3, [r7, #84]	@ 0x54
 800968c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009690:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009694:	f7f6 fe24 	bl	80002e0 <__aeabi_uldivmod>
 8009698:	4602      	mov	r2, r0
 800969a:	460b      	mov	r3, r1
 800969c:	4b61      	ldr	r3, [pc, #388]	@ (8009824 <UART_SetConfig+0x2d4>)
 800969e:	fba3 2302 	umull	r2, r3, r3, r2
 80096a2:	095b      	lsrs	r3, r3, #5
 80096a4:	011c      	lsls	r4, r3, #4
 80096a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80096aa:	2200      	movs	r2, #0
 80096ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80096b0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80096b4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80096b8:	4642      	mov	r2, r8
 80096ba:	464b      	mov	r3, r9
 80096bc:	1891      	adds	r1, r2, r2
 80096be:	64b9      	str	r1, [r7, #72]	@ 0x48
 80096c0:	415b      	adcs	r3, r3
 80096c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80096c4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80096c8:	4641      	mov	r1, r8
 80096ca:	eb12 0a01 	adds.w	sl, r2, r1
 80096ce:	4649      	mov	r1, r9
 80096d0:	eb43 0b01 	adc.w	fp, r3, r1
 80096d4:	f04f 0200 	mov.w	r2, #0
 80096d8:	f04f 0300 	mov.w	r3, #0
 80096dc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80096e0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80096e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80096e8:	4692      	mov	sl, r2
 80096ea:	469b      	mov	fp, r3
 80096ec:	4643      	mov	r3, r8
 80096ee:	eb1a 0303 	adds.w	r3, sl, r3
 80096f2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80096f6:	464b      	mov	r3, r9
 80096f8:	eb4b 0303 	adc.w	r3, fp, r3
 80096fc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009700:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009704:	685b      	ldr	r3, [r3, #4]
 8009706:	2200      	movs	r2, #0
 8009708:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800970c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009710:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009714:	460b      	mov	r3, r1
 8009716:	18db      	adds	r3, r3, r3
 8009718:	643b      	str	r3, [r7, #64]	@ 0x40
 800971a:	4613      	mov	r3, r2
 800971c:	eb42 0303 	adc.w	r3, r2, r3
 8009720:	647b      	str	r3, [r7, #68]	@ 0x44
 8009722:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009726:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800972a:	f7f6 fdd9 	bl	80002e0 <__aeabi_uldivmod>
 800972e:	4602      	mov	r2, r0
 8009730:	460b      	mov	r3, r1
 8009732:	4611      	mov	r1, r2
 8009734:	4b3b      	ldr	r3, [pc, #236]	@ (8009824 <UART_SetConfig+0x2d4>)
 8009736:	fba3 2301 	umull	r2, r3, r3, r1
 800973a:	095b      	lsrs	r3, r3, #5
 800973c:	2264      	movs	r2, #100	@ 0x64
 800973e:	fb02 f303 	mul.w	r3, r2, r3
 8009742:	1acb      	subs	r3, r1, r3
 8009744:	00db      	lsls	r3, r3, #3
 8009746:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800974a:	4b36      	ldr	r3, [pc, #216]	@ (8009824 <UART_SetConfig+0x2d4>)
 800974c:	fba3 2302 	umull	r2, r3, r3, r2
 8009750:	095b      	lsrs	r3, r3, #5
 8009752:	005b      	lsls	r3, r3, #1
 8009754:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009758:	441c      	add	r4, r3
 800975a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800975e:	2200      	movs	r2, #0
 8009760:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009764:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009768:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800976c:	4642      	mov	r2, r8
 800976e:	464b      	mov	r3, r9
 8009770:	1891      	adds	r1, r2, r2
 8009772:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009774:	415b      	adcs	r3, r3
 8009776:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009778:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800977c:	4641      	mov	r1, r8
 800977e:	1851      	adds	r1, r2, r1
 8009780:	6339      	str	r1, [r7, #48]	@ 0x30
 8009782:	4649      	mov	r1, r9
 8009784:	414b      	adcs	r3, r1
 8009786:	637b      	str	r3, [r7, #52]	@ 0x34
 8009788:	f04f 0200 	mov.w	r2, #0
 800978c:	f04f 0300 	mov.w	r3, #0
 8009790:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009794:	4659      	mov	r1, fp
 8009796:	00cb      	lsls	r3, r1, #3
 8009798:	4651      	mov	r1, sl
 800979a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800979e:	4651      	mov	r1, sl
 80097a0:	00ca      	lsls	r2, r1, #3
 80097a2:	4610      	mov	r0, r2
 80097a4:	4619      	mov	r1, r3
 80097a6:	4603      	mov	r3, r0
 80097a8:	4642      	mov	r2, r8
 80097aa:	189b      	adds	r3, r3, r2
 80097ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80097b0:	464b      	mov	r3, r9
 80097b2:	460a      	mov	r2, r1
 80097b4:	eb42 0303 	adc.w	r3, r2, r3
 80097b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80097bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097c0:	685b      	ldr	r3, [r3, #4]
 80097c2:	2200      	movs	r2, #0
 80097c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80097c8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80097cc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80097d0:	460b      	mov	r3, r1
 80097d2:	18db      	adds	r3, r3, r3
 80097d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80097d6:	4613      	mov	r3, r2
 80097d8:	eb42 0303 	adc.w	r3, r2, r3
 80097dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80097de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80097e2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80097e6:	f7f6 fd7b 	bl	80002e0 <__aeabi_uldivmod>
 80097ea:	4602      	mov	r2, r0
 80097ec:	460b      	mov	r3, r1
 80097ee:	4b0d      	ldr	r3, [pc, #52]	@ (8009824 <UART_SetConfig+0x2d4>)
 80097f0:	fba3 1302 	umull	r1, r3, r3, r2
 80097f4:	095b      	lsrs	r3, r3, #5
 80097f6:	2164      	movs	r1, #100	@ 0x64
 80097f8:	fb01 f303 	mul.w	r3, r1, r3
 80097fc:	1ad3      	subs	r3, r2, r3
 80097fe:	00db      	lsls	r3, r3, #3
 8009800:	3332      	adds	r3, #50	@ 0x32
 8009802:	4a08      	ldr	r2, [pc, #32]	@ (8009824 <UART_SetConfig+0x2d4>)
 8009804:	fba2 2303 	umull	r2, r3, r2, r3
 8009808:	095b      	lsrs	r3, r3, #5
 800980a:	f003 0207 	and.w	r2, r3, #7
 800980e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	4422      	add	r2, r4
 8009816:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009818:	e106      	b.n	8009a28 <UART_SetConfig+0x4d8>
 800981a:	bf00      	nop
 800981c:	40011000 	.word	0x40011000
 8009820:	40011400 	.word	0x40011400
 8009824:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009828:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800982c:	2200      	movs	r2, #0
 800982e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009832:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009836:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800983a:	4642      	mov	r2, r8
 800983c:	464b      	mov	r3, r9
 800983e:	1891      	adds	r1, r2, r2
 8009840:	6239      	str	r1, [r7, #32]
 8009842:	415b      	adcs	r3, r3
 8009844:	627b      	str	r3, [r7, #36]	@ 0x24
 8009846:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800984a:	4641      	mov	r1, r8
 800984c:	1854      	adds	r4, r2, r1
 800984e:	4649      	mov	r1, r9
 8009850:	eb43 0501 	adc.w	r5, r3, r1
 8009854:	f04f 0200 	mov.w	r2, #0
 8009858:	f04f 0300 	mov.w	r3, #0
 800985c:	00eb      	lsls	r3, r5, #3
 800985e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009862:	00e2      	lsls	r2, r4, #3
 8009864:	4614      	mov	r4, r2
 8009866:	461d      	mov	r5, r3
 8009868:	4643      	mov	r3, r8
 800986a:	18e3      	adds	r3, r4, r3
 800986c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009870:	464b      	mov	r3, r9
 8009872:	eb45 0303 	adc.w	r3, r5, r3
 8009876:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800987a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800987e:	685b      	ldr	r3, [r3, #4]
 8009880:	2200      	movs	r2, #0
 8009882:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009886:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800988a:	f04f 0200 	mov.w	r2, #0
 800988e:	f04f 0300 	mov.w	r3, #0
 8009892:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009896:	4629      	mov	r1, r5
 8009898:	008b      	lsls	r3, r1, #2
 800989a:	4621      	mov	r1, r4
 800989c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80098a0:	4621      	mov	r1, r4
 80098a2:	008a      	lsls	r2, r1, #2
 80098a4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80098a8:	f7f6 fd1a 	bl	80002e0 <__aeabi_uldivmod>
 80098ac:	4602      	mov	r2, r0
 80098ae:	460b      	mov	r3, r1
 80098b0:	4b60      	ldr	r3, [pc, #384]	@ (8009a34 <UART_SetConfig+0x4e4>)
 80098b2:	fba3 2302 	umull	r2, r3, r3, r2
 80098b6:	095b      	lsrs	r3, r3, #5
 80098b8:	011c      	lsls	r4, r3, #4
 80098ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80098be:	2200      	movs	r2, #0
 80098c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80098c4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80098c8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80098cc:	4642      	mov	r2, r8
 80098ce:	464b      	mov	r3, r9
 80098d0:	1891      	adds	r1, r2, r2
 80098d2:	61b9      	str	r1, [r7, #24]
 80098d4:	415b      	adcs	r3, r3
 80098d6:	61fb      	str	r3, [r7, #28]
 80098d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80098dc:	4641      	mov	r1, r8
 80098de:	1851      	adds	r1, r2, r1
 80098e0:	6139      	str	r1, [r7, #16]
 80098e2:	4649      	mov	r1, r9
 80098e4:	414b      	adcs	r3, r1
 80098e6:	617b      	str	r3, [r7, #20]
 80098e8:	f04f 0200 	mov.w	r2, #0
 80098ec:	f04f 0300 	mov.w	r3, #0
 80098f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80098f4:	4659      	mov	r1, fp
 80098f6:	00cb      	lsls	r3, r1, #3
 80098f8:	4651      	mov	r1, sl
 80098fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80098fe:	4651      	mov	r1, sl
 8009900:	00ca      	lsls	r2, r1, #3
 8009902:	4610      	mov	r0, r2
 8009904:	4619      	mov	r1, r3
 8009906:	4603      	mov	r3, r0
 8009908:	4642      	mov	r2, r8
 800990a:	189b      	adds	r3, r3, r2
 800990c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009910:	464b      	mov	r3, r9
 8009912:	460a      	mov	r2, r1
 8009914:	eb42 0303 	adc.w	r3, r2, r3
 8009918:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800991c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009920:	685b      	ldr	r3, [r3, #4]
 8009922:	2200      	movs	r2, #0
 8009924:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009926:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009928:	f04f 0200 	mov.w	r2, #0
 800992c:	f04f 0300 	mov.w	r3, #0
 8009930:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009934:	4649      	mov	r1, r9
 8009936:	008b      	lsls	r3, r1, #2
 8009938:	4641      	mov	r1, r8
 800993a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800993e:	4641      	mov	r1, r8
 8009940:	008a      	lsls	r2, r1, #2
 8009942:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009946:	f7f6 fccb 	bl	80002e0 <__aeabi_uldivmod>
 800994a:	4602      	mov	r2, r0
 800994c:	460b      	mov	r3, r1
 800994e:	4611      	mov	r1, r2
 8009950:	4b38      	ldr	r3, [pc, #224]	@ (8009a34 <UART_SetConfig+0x4e4>)
 8009952:	fba3 2301 	umull	r2, r3, r3, r1
 8009956:	095b      	lsrs	r3, r3, #5
 8009958:	2264      	movs	r2, #100	@ 0x64
 800995a:	fb02 f303 	mul.w	r3, r2, r3
 800995e:	1acb      	subs	r3, r1, r3
 8009960:	011b      	lsls	r3, r3, #4
 8009962:	3332      	adds	r3, #50	@ 0x32
 8009964:	4a33      	ldr	r2, [pc, #204]	@ (8009a34 <UART_SetConfig+0x4e4>)
 8009966:	fba2 2303 	umull	r2, r3, r2, r3
 800996a:	095b      	lsrs	r3, r3, #5
 800996c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009970:	441c      	add	r4, r3
 8009972:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009976:	2200      	movs	r2, #0
 8009978:	673b      	str	r3, [r7, #112]	@ 0x70
 800997a:	677a      	str	r2, [r7, #116]	@ 0x74
 800997c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009980:	4642      	mov	r2, r8
 8009982:	464b      	mov	r3, r9
 8009984:	1891      	adds	r1, r2, r2
 8009986:	60b9      	str	r1, [r7, #8]
 8009988:	415b      	adcs	r3, r3
 800998a:	60fb      	str	r3, [r7, #12]
 800998c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009990:	4641      	mov	r1, r8
 8009992:	1851      	adds	r1, r2, r1
 8009994:	6039      	str	r1, [r7, #0]
 8009996:	4649      	mov	r1, r9
 8009998:	414b      	adcs	r3, r1
 800999a:	607b      	str	r3, [r7, #4]
 800999c:	f04f 0200 	mov.w	r2, #0
 80099a0:	f04f 0300 	mov.w	r3, #0
 80099a4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80099a8:	4659      	mov	r1, fp
 80099aa:	00cb      	lsls	r3, r1, #3
 80099ac:	4651      	mov	r1, sl
 80099ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80099b2:	4651      	mov	r1, sl
 80099b4:	00ca      	lsls	r2, r1, #3
 80099b6:	4610      	mov	r0, r2
 80099b8:	4619      	mov	r1, r3
 80099ba:	4603      	mov	r3, r0
 80099bc:	4642      	mov	r2, r8
 80099be:	189b      	adds	r3, r3, r2
 80099c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80099c2:	464b      	mov	r3, r9
 80099c4:	460a      	mov	r2, r1
 80099c6:	eb42 0303 	adc.w	r3, r2, r3
 80099ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80099cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099d0:	685b      	ldr	r3, [r3, #4]
 80099d2:	2200      	movs	r2, #0
 80099d4:	663b      	str	r3, [r7, #96]	@ 0x60
 80099d6:	667a      	str	r2, [r7, #100]	@ 0x64
 80099d8:	f04f 0200 	mov.w	r2, #0
 80099dc:	f04f 0300 	mov.w	r3, #0
 80099e0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80099e4:	4649      	mov	r1, r9
 80099e6:	008b      	lsls	r3, r1, #2
 80099e8:	4641      	mov	r1, r8
 80099ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80099ee:	4641      	mov	r1, r8
 80099f0:	008a      	lsls	r2, r1, #2
 80099f2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80099f6:	f7f6 fc73 	bl	80002e0 <__aeabi_uldivmod>
 80099fa:	4602      	mov	r2, r0
 80099fc:	460b      	mov	r3, r1
 80099fe:	4b0d      	ldr	r3, [pc, #52]	@ (8009a34 <UART_SetConfig+0x4e4>)
 8009a00:	fba3 1302 	umull	r1, r3, r3, r2
 8009a04:	095b      	lsrs	r3, r3, #5
 8009a06:	2164      	movs	r1, #100	@ 0x64
 8009a08:	fb01 f303 	mul.w	r3, r1, r3
 8009a0c:	1ad3      	subs	r3, r2, r3
 8009a0e:	011b      	lsls	r3, r3, #4
 8009a10:	3332      	adds	r3, #50	@ 0x32
 8009a12:	4a08      	ldr	r2, [pc, #32]	@ (8009a34 <UART_SetConfig+0x4e4>)
 8009a14:	fba2 2303 	umull	r2, r3, r2, r3
 8009a18:	095b      	lsrs	r3, r3, #5
 8009a1a:	f003 020f 	and.w	r2, r3, #15
 8009a1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	4422      	add	r2, r4
 8009a26:	609a      	str	r2, [r3, #8]
}
 8009a28:	bf00      	nop
 8009a2a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009a34:	51eb851f 	.word	0x51eb851f

08009a38 <sniprintf>:
 8009a38:	b40c      	push	{r2, r3}
 8009a3a:	b530      	push	{r4, r5, lr}
 8009a3c:	4b18      	ldr	r3, [pc, #96]	@ (8009aa0 <sniprintf+0x68>)
 8009a3e:	1e0c      	subs	r4, r1, #0
 8009a40:	681d      	ldr	r5, [r3, #0]
 8009a42:	b09d      	sub	sp, #116	@ 0x74
 8009a44:	da08      	bge.n	8009a58 <sniprintf+0x20>
 8009a46:	238b      	movs	r3, #139	@ 0x8b
 8009a48:	602b      	str	r3, [r5, #0]
 8009a4a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009a4e:	b01d      	add	sp, #116	@ 0x74
 8009a50:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009a54:	b002      	add	sp, #8
 8009a56:	4770      	bx	lr
 8009a58:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009a5c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009a60:	f04f 0300 	mov.w	r3, #0
 8009a64:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009a66:	bf14      	ite	ne
 8009a68:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8009a6c:	4623      	moveq	r3, r4
 8009a6e:	9304      	str	r3, [sp, #16]
 8009a70:	9307      	str	r3, [sp, #28]
 8009a72:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009a76:	9002      	str	r0, [sp, #8]
 8009a78:	9006      	str	r0, [sp, #24]
 8009a7a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009a7e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009a80:	ab21      	add	r3, sp, #132	@ 0x84
 8009a82:	a902      	add	r1, sp, #8
 8009a84:	4628      	mov	r0, r5
 8009a86:	9301      	str	r3, [sp, #4]
 8009a88:	f000 f900 	bl	8009c8c <_svfiprintf_r>
 8009a8c:	1c43      	adds	r3, r0, #1
 8009a8e:	bfbc      	itt	lt
 8009a90:	238b      	movlt	r3, #139	@ 0x8b
 8009a92:	602b      	strlt	r3, [r5, #0]
 8009a94:	2c00      	cmp	r4, #0
 8009a96:	d0da      	beq.n	8009a4e <sniprintf+0x16>
 8009a98:	9b02      	ldr	r3, [sp, #8]
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	701a      	strb	r2, [r3, #0]
 8009a9e:	e7d6      	b.n	8009a4e <sniprintf+0x16>
 8009aa0:	20000014 	.word	0x20000014

08009aa4 <siprintf>:
 8009aa4:	b40e      	push	{r1, r2, r3}
 8009aa6:	b510      	push	{r4, lr}
 8009aa8:	b09d      	sub	sp, #116	@ 0x74
 8009aaa:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009aac:	9002      	str	r0, [sp, #8]
 8009aae:	9006      	str	r0, [sp, #24]
 8009ab0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009ab4:	480a      	ldr	r0, [pc, #40]	@ (8009ae0 <siprintf+0x3c>)
 8009ab6:	9107      	str	r1, [sp, #28]
 8009ab8:	9104      	str	r1, [sp, #16]
 8009aba:	490a      	ldr	r1, [pc, #40]	@ (8009ae4 <siprintf+0x40>)
 8009abc:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ac0:	9105      	str	r1, [sp, #20]
 8009ac2:	2400      	movs	r4, #0
 8009ac4:	a902      	add	r1, sp, #8
 8009ac6:	6800      	ldr	r0, [r0, #0]
 8009ac8:	9301      	str	r3, [sp, #4]
 8009aca:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009acc:	f000 f8de 	bl	8009c8c <_svfiprintf_r>
 8009ad0:	9b02      	ldr	r3, [sp, #8]
 8009ad2:	701c      	strb	r4, [r3, #0]
 8009ad4:	b01d      	add	sp, #116	@ 0x74
 8009ad6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ada:	b003      	add	sp, #12
 8009adc:	4770      	bx	lr
 8009ade:	bf00      	nop
 8009ae0:	20000014 	.word	0x20000014
 8009ae4:	ffff0208 	.word	0xffff0208

08009ae8 <_vsiprintf_r>:
 8009ae8:	b510      	push	{r4, lr}
 8009aea:	b09a      	sub	sp, #104	@ 0x68
 8009aec:	2400      	movs	r4, #0
 8009aee:	9100      	str	r1, [sp, #0]
 8009af0:	9104      	str	r1, [sp, #16]
 8009af2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009af6:	9105      	str	r1, [sp, #20]
 8009af8:	9102      	str	r1, [sp, #8]
 8009afa:	4905      	ldr	r1, [pc, #20]	@ (8009b10 <_vsiprintf_r+0x28>)
 8009afc:	9103      	str	r1, [sp, #12]
 8009afe:	4669      	mov	r1, sp
 8009b00:	9419      	str	r4, [sp, #100]	@ 0x64
 8009b02:	f000 f8c3 	bl	8009c8c <_svfiprintf_r>
 8009b06:	9b00      	ldr	r3, [sp, #0]
 8009b08:	701c      	strb	r4, [r3, #0]
 8009b0a:	b01a      	add	sp, #104	@ 0x68
 8009b0c:	bd10      	pop	{r4, pc}
 8009b0e:	bf00      	nop
 8009b10:	ffff0208 	.word	0xffff0208

08009b14 <vsiprintf>:
 8009b14:	4613      	mov	r3, r2
 8009b16:	460a      	mov	r2, r1
 8009b18:	4601      	mov	r1, r0
 8009b1a:	4802      	ldr	r0, [pc, #8]	@ (8009b24 <vsiprintf+0x10>)
 8009b1c:	6800      	ldr	r0, [r0, #0]
 8009b1e:	f7ff bfe3 	b.w	8009ae8 <_vsiprintf_r>
 8009b22:	bf00      	nop
 8009b24:	20000014 	.word	0x20000014

08009b28 <memset>:
 8009b28:	4402      	add	r2, r0
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	4293      	cmp	r3, r2
 8009b2e:	d100      	bne.n	8009b32 <memset+0xa>
 8009b30:	4770      	bx	lr
 8009b32:	f803 1b01 	strb.w	r1, [r3], #1
 8009b36:	e7f9      	b.n	8009b2c <memset+0x4>

08009b38 <strncpy>:
 8009b38:	b510      	push	{r4, lr}
 8009b3a:	3901      	subs	r1, #1
 8009b3c:	4603      	mov	r3, r0
 8009b3e:	b132      	cbz	r2, 8009b4e <strncpy+0x16>
 8009b40:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009b44:	f803 4b01 	strb.w	r4, [r3], #1
 8009b48:	3a01      	subs	r2, #1
 8009b4a:	2c00      	cmp	r4, #0
 8009b4c:	d1f7      	bne.n	8009b3e <strncpy+0x6>
 8009b4e:	441a      	add	r2, r3
 8009b50:	2100      	movs	r1, #0
 8009b52:	4293      	cmp	r3, r2
 8009b54:	d100      	bne.n	8009b58 <strncpy+0x20>
 8009b56:	bd10      	pop	{r4, pc}
 8009b58:	f803 1b01 	strb.w	r1, [r3], #1
 8009b5c:	e7f9      	b.n	8009b52 <strncpy+0x1a>
	...

08009b60 <__errno>:
 8009b60:	4b01      	ldr	r3, [pc, #4]	@ (8009b68 <__errno+0x8>)
 8009b62:	6818      	ldr	r0, [r3, #0]
 8009b64:	4770      	bx	lr
 8009b66:	bf00      	nop
 8009b68:	20000014 	.word	0x20000014

08009b6c <__libc_init_array>:
 8009b6c:	b570      	push	{r4, r5, r6, lr}
 8009b6e:	4d0d      	ldr	r5, [pc, #52]	@ (8009ba4 <__libc_init_array+0x38>)
 8009b70:	4c0d      	ldr	r4, [pc, #52]	@ (8009ba8 <__libc_init_array+0x3c>)
 8009b72:	1b64      	subs	r4, r4, r5
 8009b74:	10a4      	asrs	r4, r4, #2
 8009b76:	2600      	movs	r6, #0
 8009b78:	42a6      	cmp	r6, r4
 8009b7a:	d109      	bne.n	8009b90 <__libc_init_array+0x24>
 8009b7c:	4d0b      	ldr	r5, [pc, #44]	@ (8009bac <__libc_init_array+0x40>)
 8009b7e:	4c0c      	ldr	r4, [pc, #48]	@ (8009bb0 <__libc_init_array+0x44>)
 8009b80:	f000 fc64 	bl	800a44c <_init>
 8009b84:	1b64      	subs	r4, r4, r5
 8009b86:	10a4      	asrs	r4, r4, #2
 8009b88:	2600      	movs	r6, #0
 8009b8a:	42a6      	cmp	r6, r4
 8009b8c:	d105      	bne.n	8009b9a <__libc_init_array+0x2e>
 8009b8e:	bd70      	pop	{r4, r5, r6, pc}
 8009b90:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b94:	4798      	blx	r3
 8009b96:	3601      	adds	r6, #1
 8009b98:	e7ee      	b.n	8009b78 <__libc_init_array+0xc>
 8009b9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b9e:	4798      	blx	r3
 8009ba0:	3601      	adds	r6, #1
 8009ba2:	e7f2      	b.n	8009b8a <__libc_init_array+0x1e>
 8009ba4:	0800a804 	.word	0x0800a804
 8009ba8:	0800a804 	.word	0x0800a804
 8009bac:	0800a804 	.word	0x0800a804
 8009bb0:	0800a808 	.word	0x0800a808

08009bb4 <__retarget_lock_acquire_recursive>:
 8009bb4:	4770      	bx	lr

08009bb6 <__retarget_lock_release_recursive>:
 8009bb6:	4770      	bx	lr

08009bb8 <memcpy>:
 8009bb8:	440a      	add	r2, r1
 8009bba:	4291      	cmp	r1, r2
 8009bbc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009bc0:	d100      	bne.n	8009bc4 <memcpy+0xc>
 8009bc2:	4770      	bx	lr
 8009bc4:	b510      	push	{r4, lr}
 8009bc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009bca:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009bce:	4291      	cmp	r1, r2
 8009bd0:	d1f9      	bne.n	8009bc6 <memcpy+0xe>
 8009bd2:	bd10      	pop	{r4, pc}

08009bd4 <__ssputs_r>:
 8009bd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009bd8:	688e      	ldr	r6, [r1, #8]
 8009bda:	461f      	mov	r7, r3
 8009bdc:	42be      	cmp	r6, r7
 8009bde:	680b      	ldr	r3, [r1, #0]
 8009be0:	4682      	mov	sl, r0
 8009be2:	460c      	mov	r4, r1
 8009be4:	4690      	mov	r8, r2
 8009be6:	d82d      	bhi.n	8009c44 <__ssputs_r+0x70>
 8009be8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009bec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009bf0:	d026      	beq.n	8009c40 <__ssputs_r+0x6c>
 8009bf2:	6965      	ldr	r5, [r4, #20]
 8009bf4:	6909      	ldr	r1, [r1, #16]
 8009bf6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009bfa:	eba3 0901 	sub.w	r9, r3, r1
 8009bfe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009c02:	1c7b      	adds	r3, r7, #1
 8009c04:	444b      	add	r3, r9
 8009c06:	106d      	asrs	r5, r5, #1
 8009c08:	429d      	cmp	r5, r3
 8009c0a:	bf38      	it	cc
 8009c0c:	461d      	movcc	r5, r3
 8009c0e:	0553      	lsls	r3, r2, #21
 8009c10:	d527      	bpl.n	8009c62 <__ssputs_r+0x8e>
 8009c12:	4629      	mov	r1, r5
 8009c14:	f000 f958 	bl	8009ec8 <_malloc_r>
 8009c18:	4606      	mov	r6, r0
 8009c1a:	b360      	cbz	r0, 8009c76 <__ssputs_r+0xa2>
 8009c1c:	6921      	ldr	r1, [r4, #16]
 8009c1e:	464a      	mov	r2, r9
 8009c20:	f7ff ffca 	bl	8009bb8 <memcpy>
 8009c24:	89a3      	ldrh	r3, [r4, #12]
 8009c26:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009c2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c2e:	81a3      	strh	r3, [r4, #12]
 8009c30:	6126      	str	r6, [r4, #16]
 8009c32:	6165      	str	r5, [r4, #20]
 8009c34:	444e      	add	r6, r9
 8009c36:	eba5 0509 	sub.w	r5, r5, r9
 8009c3a:	6026      	str	r6, [r4, #0]
 8009c3c:	60a5      	str	r5, [r4, #8]
 8009c3e:	463e      	mov	r6, r7
 8009c40:	42be      	cmp	r6, r7
 8009c42:	d900      	bls.n	8009c46 <__ssputs_r+0x72>
 8009c44:	463e      	mov	r6, r7
 8009c46:	6820      	ldr	r0, [r4, #0]
 8009c48:	4632      	mov	r2, r6
 8009c4a:	4641      	mov	r1, r8
 8009c4c:	f000 fb82 	bl	800a354 <memmove>
 8009c50:	68a3      	ldr	r3, [r4, #8]
 8009c52:	1b9b      	subs	r3, r3, r6
 8009c54:	60a3      	str	r3, [r4, #8]
 8009c56:	6823      	ldr	r3, [r4, #0]
 8009c58:	4433      	add	r3, r6
 8009c5a:	6023      	str	r3, [r4, #0]
 8009c5c:	2000      	movs	r0, #0
 8009c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c62:	462a      	mov	r2, r5
 8009c64:	f000 fb48 	bl	800a2f8 <_realloc_r>
 8009c68:	4606      	mov	r6, r0
 8009c6a:	2800      	cmp	r0, #0
 8009c6c:	d1e0      	bne.n	8009c30 <__ssputs_r+0x5c>
 8009c6e:	6921      	ldr	r1, [r4, #16]
 8009c70:	4650      	mov	r0, sl
 8009c72:	f000 fb99 	bl	800a3a8 <_free_r>
 8009c76:	230c      	movs	r3, #12
 8009c78:	f8ca 3000 	str.w	r3, [sl]
 8009c7c:	89a3      	ldrh	r3, [r4, #12]
 8009c7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c82:	81a3      	strh	r3, [r4, #12]
 8009c84:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009c88:	e7e9      	b.n	8009c5e <__ssputs_r+0x8a>
	...

08009c8c <_svfiprintf_r>:
 8009c8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c90:	4698      	mov	r8, r3
 8009c92:	898b      	ldrh	r3, [r1, #12]
 8009c94:	061b      	lsls	r3, r3, #24
 8009c96:	b09d      	sub	sp, #116	@ 0x74
 8009c98:	4607      	mov	r7, r0
 8009c9a:	460d      	mov	r5, r1
 8009c9c:	4614      	mov	r4, r2
 8009c9e:	d510      	bpl.n	8009cc2 <_svfiprintf_r+0x36>
 8009ca0:	690b      	ldr	r3, [r1, #16]
 8009ca2:	b973      	cbnz	r3, 8009cc2 <_svfiprintf_r+0x36>
 8009ca4:	2140      	movs	r1, #64	@ 0x40
 8009ca6:	f000 f90f 	bl	8009ec8 <_malloc_r>
 8009caa:	6028      	str	r0, [r5, #0]
 8009cac:	6128      	str	r0, [r5, #16]
 8009cae:	b930      	cbnz	r0, 8009cbe <_svfiprintf_r+0x32>
 8009cb0:	230c      	movs	r3, #12
 8009cb2:	603b      	str	r3, [r7, #0]
 8009cb4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009cb8:	b01d      	add	sp, #116	@ 0x74
 8009cba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cbe:	2340      	movs	r3, #64	@ 0x40
 8009cc0:	616b      	str	r3, [r5, #20]
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009cc6:	2320      	movs	r3, #32
 8009cc8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009ccc:	f8cd 800c 	str.w	r8, [sp, #12]
 8009cd0:	2330      	movs	r3, #48	@ 0x30
 8009cd2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009e70 <_svfiprintf_r+0x1e4>
 8009cd6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009cda:	f04f 0901 	mov.w	r9, #1
 8009cde:	4623      	mov	r3, r4
 8009ce0:	469a      	mov	sl, r3
 8009ce2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ce6:	b10a      	cbz	r2, 8009cec <_svfiprintf_r+0x60>
 8009ce8:	2a25      	cmp	r2, #37	@ 0x25
 8009cea:	d1f9      	bne.n	8009ce0 <_svfiprintf_r+0x54>
 8009cec:	ebba 0b04 	subs.w	fp, sl, r4
 8009cf0:	d00b      	beq.n	8009d0a <_svfiprintf_r+0x7e>
 8009cf2:	465b      	mov	r3, fp
 8009cf4:	4622      	mov	r2, r4
 8009cf6:	4629      	mov	r1, r5
 8009cf8:	4638      	mov	r0, r7
 8009cfa:	f7ff ff6b 	bl	8009bd4 <__ssputs_r>
 8009cfe:	3001      	adds	r0, #1
 8009d00:	f000 80a7 	beq.w	8009e52 <_svfiprintf_r+0x1c6>
 8009d04:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d06:	445a      	add	r2, fp
 8009d08:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d0a:	f89a 3000 	ldrb.w	r3, [sl]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	f000 809f 	beq.w	8009e52 <_svfiprintf_r+0x1c6>
 8009d14:	2300      	movs	r3, #0
 8009d16:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009d1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d1e:	f10a 0a01 	add.w	sl, sl, #1
 8009d22:	9304      	str	r3, [sp, #16]
 8009d24:	9307      	str	r3, [sp, #28]
 8009d26:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009d2a:	931a      	str	r3, [sp, #104]	@ 0x68
 8009d2c:	4654      	mov	r4, sl
 8009d2e:	2205      	movs	r2, #5
 8009d30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d34:	484e      	ldr	r0, [pc, #312]	@ (8009e70 <_svfiprintf_r+0x1e4>)
 8009d36:	f7f6 fa83 	bl	8000240 <memchr>
 8009d3a:	9a04      	ldr	r2, [sp, #16]
 8009d3c:	b9d8      	cbnz	r0, 8009d76 <_svfiprintf_r+0xea>
 8009d3e:	06d0      	lsls	r0, r2, #27
 8009d40:	bf44      	itt	mi
 8009d42:	2320      	movmi	r3, #32
 8009d44:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d48:	0711      	lsls	r1, r2, #28
 8009d4a:	bf44      	itt	mi
 8009d4c:	232b      	movmi	r3, #43	@ 0x2b
 8009d4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d52:	f89a 3000 	ldrb.w	r3, [sl]
 8009d56:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d58:	d015      	beq.n	8009d86 <_svfiprintf_r+0xfa>
 8009d5a:	9a07      	ldr	r2, [sp, #28]
 8009d5c:	4654      	mov	r4, sl
 8009d5e:	2000      	movs	r0, #0
 8009d60:	f04f 0c0a 	mov.w	ip, #10
 8009d64:	4621      	mov	r1, r4
 8009d66:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d6a:	3b30      	subs	r3, #48	@ 0x30
 8009d6c:	2b09      	cmp	r3, #9
 8009d6e:	d94b      	bls.n	8009e08 <_svfiprintf_r+0x17c>
 8009d70:	b1b0      	cbz	r0, 8009da0 <_svfiprintf_r+0x114>
 8009d72:	9207      	str	r2, [sp, #28]
 8009d74:	e014      	b.n	8009da0 <_svfiprintf_r+0x114>
 8009d76:	eba0 0308 	sub.w	r3, r0, r8
 8009d7a:	fa09 f303 	lsl.w	r3, r9, r3
 8009d7e:	4313      	orrs	r3, r2
 8009d80:	9304      	str	r3, [sp, #16]
 8009d82:	46a2      	mov	sl, r4
 8009d84:	e7d2      	b.n	8009d2c <_svfiprintf_r+0xa0>
 8009d86:	9b03      	ldr	r3, [sp, #12]
 8009d88:	1d19      	adds	r1, r3, #4
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	9103      	str	r1, [sp, #12]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	bfbb      	ittet	lt
 8009d92:	425b      	neglt	r3, r3
 8009d94:	f042 0202 	orrlt.w	r2, r2, #2
 8009d98:	9307      	strge	r3, [sp, #28]
 8009d9a:	9307      	strlt	r3, [sp, #28]
 8009d9c:	bfb8      	it	lt
 8009d9e:	9204      	strlt	r2, [sp, #16]
 8009da0:	7823      	ldrb	r3, [r4, #0]
 8009da2:	2b2e      	cmp	r3, #46	@ 0x2e
 8009da4:	d10a      	bne.n	8009dbc <_svfiprintf_r+0x130>
 8009da6:	7863      	ldrb	r3, [r4, #1]
 8009da8:	2b2a      	cmp	r3, #42	@ 0x2a
 8009daa:	d132      	bne.n	8009e12 <_svfiprintf_r+0x186>
 8009dac:	9b03      	ldr	r3, [sp, #12]
 8009dae:	1d1a      	adds	r2, r3, #4
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	9203      	str	r2, [sp, #12]
 8009db4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009db8:	3402      	adds	r4, #2
 8009dba:	9305      	str	r3, [sp, #20]
 8009dbc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009e80 <_svfiprintf_r+0x1f4>
 8009dc0:	7821      	ldrb	r1, [r4, #0]
 8009dc2:	2203      	movs	r2, #3
 8009dc4:	4650      	mov	r0, sl
 8009dc6:	f7f6 fa3b 	bl	8000240 <memchr>
 8009dca:	b138      	cbz	r0, 8009ddc <_svfiprintf_r+0x150>
 8009dcc:	9b04      	ldr	r3, [sp, #16]
 8009dce:	eba0 000a 	sub.w	r0, r0, sl
 8009dd2:	2240      	movs	r2, #64	@ 0x40
 8009dd4:	4082      	lsls	r2, r0
 8009dd6:	4313      	orrs	r3, r2
 8009dd8:	3401      	adds	r4, #1
 8009dda:	9304      	str	r3, [sp, #16]
 8009ddc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009de0:	4824      	ldr	r0, [pc, #144]	@ (8009e74 <_svfiprintf_r+0x1e8>)
 8009de2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009de6:	2206      	movs	r2, #6
 8009de8:	f7f6 fa2a 	bl	8000240 <memchr>
 8009dec:	2800      	cmp	r0, #0
 8009dee:	d036      	beq.n	8009e5e <_svfiprintf_r+0x1d2>
 8009df0:	4b21      	ldr	r3, [pc, #132]	@ (8009e78 <_svfiprintf_r+0x1ec>)
 8009df2:	bb1b      	cbnz	r3, 8009e3c <_svfiprintf_r+0x1b0>
 8009df4:	9b03      	ldr	r3, [sp, #12]
 8009df6:	3307      	adds	r3, #7
 8009df8:	f023 0307 	bic.w	r3, r3, #7
 8009dfc:	3308      	adds	r3, #8
 8009dfe:	9303      	str	r3, [sp, #12]
 8009e00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e02:	4433      	add	r3, r6
 8009e04:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e06:	e76a      	b.n	8009cde <_svfiprintf_r+0x52>
 8009e08:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e0c:	460c      	mov	r4, r1
 8009e0e:	2001      	movs	r0, #1
 8009e10:	e7a8      	b.n	8009d64 <_svfiprintf_r+0xd8>
 8009e12:	2300      	movs	r3, #0
 8009e14:	3401      	adds	r4, #1
 8009e16:	9305      	str	r3, [sp, #20]
 8009e18:	4619      	mov	r1, r3
 8009e1a:	f04f 0c0a 	mov.w	ip, #10
 8009e1e:	4620      	mov	r0, r4
 8009e20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e24:	3a30      	subs	r2, #48	@ 0x30
 8009e26:	2a09      	cmp	r2, #9
 8009e28:	d903      	bls.n	8009e32 <_svfiprintf_r+0x1a6>
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d0c6      	beq.n	8009dbc <_svfiprintf_r+0x130>
 8009e2e:	9105      	str	r1, [sp, #20]
 8009e30:	e7c4      	b.n	8009dbc <_svfiprintf_r+0x130>
 8009e32:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e36:	4604      	mov	r4, r0
 8009e38:	2301      	movs	r3, #1
 8009e3a:	e7f0      	b.n	8009e1e <_svfiprintf_r+0x192>
 8009e3c:	ab03      	add	r3, sp, #12
 8009e3e:	9300      	str	r3, [sp, #0]
 8009e40:	462a      	mov	r2, r5
 8009e42:	4b0e      	ldr	r3, [pc, #56]	@ (8009e7c <_svfiprintf_r+0x1f0>)
 8009e44:	a904      	add	r1, sp, #16
 8009e46:	4638      	mov	r0, r7
 8009e48:	f3af 8000 	nop.w
 8009e4c:	1c42      	adds	r2, r0, #1
 8009e4e:	4606      	mov	r6, r0
 8009e50:	d1d6      	bne.n	8009e00 <_svfiprintf_r+0x174>
 8009e52:	89ab      	ldrh	r3, [r5, #12]
 8009e54:	065b      	lsls	r3, r3, #25
 8009e56:	f53f af2d 	bmi.w	8009cb4 <_svfiprintf_r+0x28>
 8009e5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009e5c:	e72c      	b.n	8009cb8 <_svfiprintf_r+0x2c>
 8009e5e:	ab03      	add	r3, sp, #12
 8009e60:	9300      	str	r3, [sp, #0]
 8009e62:	462a      	mov	r2, r5
 8009e64:	4b05      	ldr	r3, [pc, #20]	@ (8009e7c <_svfiprintf_r+0x1f0>)
 8009e66:	a904      	add	r1, sp, #16
 8009e68:	4638      	mov	r0, r7
 8009e6a:	f000 f91b 	bl	800a0a4 <_printf_i>
 8009e6e:	e7ed      	b.n	8009e4c <_svfiprintf_r+0x1c0>
 8009e70:	0800a7c8 	.word	0x0800a7c8
 8009e74:	0800a7d2 	.word	0x0800a7d2
 8009e78:	00000000 	.word	0x00000000
 8009e7c:	08009bd5 	.word	0x08009bd5
 8009e80:	0800a7ce 	.word	0x0800a7ce

08009e84 <sbrk_aligned>:
 8009e84:	b570      	push	{r4, r5, r6, lr}
 8009e86:	4e0f      	ldr	r6, [pc, #60]	@ (8009ec4 <sbrk_aligned+0x40>)
 8009e88:	460c      	mov	r4, r1
 8009e8a:	6831      	ldr	r1, [r6, #0]
 8009e8c:	4605      	mov	r5, r0
 8009e8e:	b911      	cbnz	r1, 8009e96 <sbrk_aligned+0x12>
 8009e90:	f000 fa7a 	bl	800a388 <_sbrk_r>
 8009e94:	6030      	str	r0, [r6, #0]
 8009e96:	4621      	mov	r1, r4
 8009e98:	4628      	mov	r0, r5
 8009e9a:	f000 fa75 	bl	800a388 <_sbrk_r>
 8009e9e:	1c43      	adds	r3, r0, #1
 8009ea0:	d103      	bne.n	8009eaa <sbrk_aligned+0x26>
 8009ea2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009ea6:	4620      	mov	r0, r4
 8009ea8:	bd70      	pop	{r4, r5, r6, pc}
 8009eaa:	1cc4      	adds	r4, r0, #3
 8009eac:	f024 0403 	bic.w	r4, r4, #3
 8009eb0:	42a0      	cmp	r0, r4
 8009eb2:	d0f8      	beq.n	8009ea6 <sbrk_aligned+0x22>
 8009eb4:	1a21      	subs	r1, r4, r0
 8009eb6:	4628      	mov	r0, r5
 8009eb8:	f000 fa66 	bl	800a388 <_sbrk_r>
 8009ebc:	3001      	adds	r0, #1
 8009ebe:	d1f2      	bne.n	8009ea6 <sbrk_aligned+0x22>
 8009ec0:	e7ef      	b.n	8009ea2 <sbrk_aligned+0x1e>
 8009ec2:	bf00      	nop
 8009ec4:	20002744 	.word	0x20002744

08009ec8 <_malloc_r>:
 8009ec8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ecc:	1ccd      	adds	r5, r1, #3
 8009ece:	f025 0503 	bic.w	r5, r5, #3
 8009ed2:	3508      	adds	r5, #8
 8009ed4:	2d0c      	cmp	r5, #12
 8009ed6:	bf38      	it	cc
 8009ed8:	250c      	movcc	r5, #12
 8009eda:	2d00      	cmp	r5, #0
 8009edc:	4606      	mov	r6, r0
 8009ede:	db01      	blt.n	8009ee4 <_malloc_r+0x1c>
 8009ee0:	42a9      	cmp	r1, r5
 8009ee2:	d904      	bls.n	8009eee <_malloc_r+0x26>
 8009ee4:	230c      	movs	r3, #12
 8009ee6:	6033      	str	r3, [r6, #0]
 8009ee8:	2000      	movs	r0, #0
 8009eea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009eee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009fc4 <_malloc_r+0xfc>
 8009ef2:	f000 f9f5 	bl	800a2e0 <__malloc_lock>
 8009ef6:	f8d8 3000 	ldr.w	r3, [r8]
 8009efa:	461c      	mov	r4, r3
 8009efc:	bb44      	cbnz	r4, 8009f50 <_malloc_r+0x88>
 8009efe:	4629      	mov	r1, r5
 8009f00:	4630      	mov	r0, r6
 8009f02:	f7ff ffbf 	bl	8009e84 <sbrk_aligned>
 8009f06:	1c43      	adds	r3, r0, #1
 8009f08:	4604      	mov	r4, r0
 8009f0a:	d158      	bne.n	8009fbe <_malloc_r+0xf6>
 8009f0c:	f8d8 4000 	ldr.w	r4, [r8]
 8009f10:	4627      	mov	r7, r4
 8009f12:	2f00      	cmp	r7, #0
 8009f14:	d143      	bne.n	8009f9e <_malloc_r+0xd6>
 8009f16:	2c00      	cmp	r4, #0
 8009f18:	d04b      	beq.n	8009fb2 <_malloc_r+0xea>
 8009f1a:	6823      	ldr	r3, [r4, #0]
 8009f1c:	4639      	mov	r1, r7
 8009f1e:	4630      	mov	r0, r6
 8009f20:	eb04 0903 	add.w	r9, r4, r3
 8009f24:	f000 fa30 	bl	800a388 <_sbrk_r>
 8009f28:	4581      	cmp	r9, r0
 8009f2a:	d142      	bne.n	8009fb2 <_malloc_r+0xea>
 8009f2c:	6821      	ldr	r1, [r4, #0]
 8009f2e:	1a6d      	subs	r5, r5, r1
 8009f30:	4629      	mov	r1, r5
 8009f32:	4630      	mov	r0, r6
 8009f34:	f7ff ffa6 	bl	8009e84 <sbrk_aligned>
 8009f38:	3001      	adds	r0, #1
 8009f3a:	d03a      	beq.n	8009fb2 <_malloc_r+0xea>
 8009f3c:	6823      	ldr	r3, [r4, #0]
 8009f3e:	442b      	add	r3, r5
 8009f40:	6023      	str	r3, [r4, #0]
 8009f42:	f8d8 3000 	ldr.w	r3, [r8]
 8009f46:	685a      	ldr	r2, [r3, #4]
 8009f48:	bb62      	cbnz	r2, 8009fa4 <_malloc_r+0xdc>
 8009f4a:	f8c8 7000 	str.w	r7, [r8]
 8009f4e:	e00f      	b.n	8009f70 <_malloc_r+0xa8>
 8009f50:	6822      	ldr	r2, [r4, #0]
 8009f52:	1b52      	subs	r2, r2, r5
 8009f54:	d420      	bmi.n	8009f98 <_malloc_r+0xd0>
 8009f56:	2a0b      	cmp	r2, #11
 8009f58:	d917      	bls.n	8009f8a <_malloc_r+0xc2>
 8009f5a:	1961      	adds	r1, r4, r5
 8009f5c:	42a3      	cmp	r3, r4
 8009f5e:	6025      	str	r5, [r4, #0]
 8009f60:	bf18      	it	ne
 8009f62:	6059      	strne	r1, [r3, #4]
 8009f64:	6863      	ldr	r3, [r4, #4]
 8009f66:	bf08      	it	eq
 8009f68:	f8c8 1000 	streq.w	r1, [r8]
 8009f6c:	5162      	str	r2, [r4, r5]
 8009f6e:	604b      	str	r3, [r1, #4]
 8009f70:	4630      	mov	r0, r6
 8009f72:	f000 f9bb 	bl	800a2ec <__malloc_unlock>
 8009f76:	f104 000b 	add.w	r0, r4, #11
 8009f7a:	1d23      	adds	r3, r4, #4
 8009f7c:	f020 0007 	bic.w	r0, r0, #7
 8009f80:	1ac2      	subs	r2, r0, r3
 8009f82:	bf1c      	itt	ne
 8009f84:	1a1b      	subne	r3, r3, r0
 8009f86:	50a3      	strne	r3, [r4, r2]
 8009f88:	e7af      	b.n	8009eea <_malloc_r+0x22>
 8009f8a:	6862      	ldr	r2, [r4, #4]
 8009f8c:	42a3      	cmp	r3, r4
 8009f8e:	bf0c      	ite	eq
 8009f90:	f8c8 2000 	streq.w	r2, [r8]
 8009f94:	605a      	strne	r2, [r3, #4]
 8009f96:	e7eb      	b.n	8009f70 <_malloc_r+0xa8>
 8009f98:	4623      	mov	r3, r4
 8009f9a:	6864      	ldr	r4, [r4, #4]
 8009f9c:	e7ae      	b.n	8009efc <_malloc_r+0x34>
 8009f9e:	463c      	mov	r4, r7
 8009fa0:	687f      	ldr	r7, [r7, #4]
 8009fa2:	e7b6      	b.n	8009f12 <_malloc_r+0x4a>
 8009fa4:	461a      	mov	r2, r3
 8009fa6:	685b      	ldr	r3, [r3, #4]
 8009fa8:	42a3      	cmp	r3, r4
 8009faa:	d1fb      	bne.n	8009fa4 <_malloc_r+0xdc>
 8009fac:	2300      	movs	r3, #0
 8009fae:	6053      	str	r3, [r2, #4]
 8009fb0:	e7de      	b.n	8009f70 <_malloc_r+0xa8>
 8009fb2:	230c      	movs	r3, #12
 8009fb4:	6033      	str	r3, [r6, #0]
 8009fb6:	4630      	mov	r0, r6
 8009fb8:	f000 f998 	bl	800a2ec <__malloc_unlock>
 8009fbc:	e794      	b.n	8009ee8 <_malloc_r+0x20>
 8009fbe:	6005      	str	r5, [r0, #0]
 8009fc0:	e7d6      	b.n	8009f70 <_malloc_r+0xa8>
 8009fc2:	bf00      	nop
 8009fc4:	20002748 	.word	0x20002748

08009fc8 <_printf_common>:
 8009fc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fcc:	4616      	mov	r6, r2
 8009fce:	4698      	mov	r8, r3
 8009fd0:	688a      	ldr	r2, [r1, #8]
 8009fd2:	690b      	ldr	r3, [r1, #16]
 8009fd4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009fd8:	4293      	cmp	r3, r2
 8009fda:	bfb8      	it	lt
 8009fdc:	4613      	movlt	r3, r2
 8009fde:	6033      	str	r3, [r6, #0]
 8009fe0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009fe4:	4607      	mov	r7, r0
 8009fe6:	460c      	mov	r4, r1
 8009fe8:	b10a      	cbz	r2, 8009fee <_printf_common+0x26>
 8009fea:	3301      	adds	r3, #1
 8009fec:	6033      	str	r3, [r6, #0]
 8009fee:	6823      	ldr	r3, [r4, #0]
 8009ff0:	0699      	lsls	r1, r3, #26
 8009ff2:	bf42      	ittt	mi
 8009ff4:	6833      	ldrmi	r3, [r6, #0]
 8009ff6:	3302      	addmi	r3, #2
 8009ff8:	6033      	strmi	r3, [r6, #0]
 8009ffa:	6825      	ldr	r5, [r4, #0]
 8009ffc:	f015 0506 	ands.w	r5, r5, #6
 800a000:	d106      	bne.n	800a010 <_printf_common+0x48>
 800a002:	f104 0a19 	add.w	sl, r4, #25
 800a006:	68e3      	ldr	r3, [r4, #12]
 800a008:	6832      	ldr	r2, [r6, #0]
 800a00a:	1a9b      	subs	r3, r3, r2
 800a00c:	42ab      	cmp	r3, r5
 800a00e:	dc26      	bgt.n	800a05e <_printf_common+0x96>
 800a010:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a014:	6822      	ldr	r2, [r4, #0]
 800a016:	3b00      	subs	r3, #0
 800a018:	bf18      	it	ne
 800a01a:	2301      	movne	r3, #1
 800a01c:	0692      	lsls	r2, r2, #26
 800a01e:	d42b      	bmi.n	800a078 <_printf_common+0xb0>
 800a020:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a024:	4641      	mov	r1, r8
 800a026:	4638      	mov	r0, r7
 800a028:	47c8      	blx	r9
 800a02a:	3001      	adds	r0, #1
 800a02c:	d01e      	beq.n	800a06c <_printf_common+0xa4>
 800a02e:	6823      	ldr	r3, [r4, #0]
 800a030:	6922      	ldr	r2, [r4, #16]
 800a032:	f003 0306 	and.w	r3, r3, #6
 800a036:	2b04      	cmp	r3, #4
 800a038:	bf02      	ittt	eq
 800a03a:	68e5      	ldreq	r5, [r4, #12]
 800a03c:	6833      	ldreq	r3, [r6, #0]
 800a03e:	1aed      	subeq	r5, r5, r3
 800a040:	68a3      	ldr	r3, [r4, #8]
 800a042:	bf0c      	ite	eq
 800a044:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a048:	2500      	movne	r5, #0
 800a04a:	4293      	cmp	r3, r2
 800a04c:	bfc4      	itt	gt
 800a04e:	1a9b      	subgt	r3, r3, r2
 800a050:	18ed      	addgt	r5, r5, r3
 800a052:	2600      	movs	r6, #0
 800a054:	341a      	adds	r4, #26
 800a056:	42b5      	cmp	r5, r6
 800a058:	d11a      	bne.n	800a090 <_printf_common+0xc8>
 800a05a:	2000      	movs	r0, #0
 800a05c:	e008      	b.n	800a070 <_printf_common+0xa8>
 800a05e:	2301      	movs	r3, #1
 800a060:	4652      	mov	r2, sl
 800a062:	4641      	mov	r1, r8
 800a064:	4638      	mov	r0, r7
 800a066:	47c8      	blx	r9
 800a068:	3001      	adds	r0, #1
 800a06a:	d103      	bne.n	800a074 <_printf_common+0xac>
 800a06c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a070:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a074:	3501      	adds	r5, #1
 800a076:	e7c6      	b.n	800a006 <_printf_common+0x3e>
 800a078:	18e1      	adds	r1, r4, r3
 800a07a:	1c5a      	adds	r2, r3, #1
 800a07c:	2030      	movs	r0, #48	@ 0x30
 800a07e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a082:	4422      	add	r2, r4
 800a084:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a088:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a08c:	3302      	adds	r3, #2
 800a08e:	e7c7      	b.n	800a020 <_printf_common+0x58>
 800a090:	2301      	movs	r3, #1
 800a092:	4622      	mov	r2, r4
 800a094:	4641      	mov	r1, r8
 800a096:	4638      	mov	r0, r7
 800a098:	47c8      	blx	r9
 800a09a:	3001      	adds	r0, #1
 800a09c:	d0e6      	beq.n	800a06c <_printf_common+0xa4>
 800a09e:	3601      	adds	r6, #1
 800a0a0:	e7d9      	b.n	800a056 <_printf_common+0x8e>
	...

0800a0a4 <_printf_i>:
 800a0a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a0a8:	7e0f      	ldrb	r7, [r1, #24]
 800a0aa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a0ac:	2f78      	cmp	r7, #120	@ 0x78
 800a0ae:	4691      	mov	r9, r2
 800a0b0:	4680      	mov	r8, r0
 800a0b2:	460c      	mov	r4, r1
 800a0b4:	469a      	mov	sl, r3
 800a0b6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a0ba:	d807      	bhi.n	800a0cc <_printf_i+0x28>
 800a0bc:	2f62      	cmp	r7, #98	@ 0x62
 800a0be:	d80a      	bhi.n	800a0d6 <_printf_i+0x32>
 800a0c0:	2f00      	cmp	r7, #0
 800a0c2:	f000 80d1 	beq.w	800a268 <_printf_i+0x1c4>
 800a0c6:	2f58      	cmp	r7, #88	@ 0x58
 800a0c8:	f000 80b8 	beq.w	800a23c <_printf_i+0x198>
 800a0cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a0d0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a0d4:	e03a      	b.n	800a14c <_printf_i+0xa8>
 800a0d6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a0da:	2b15      	cmp	r3, #21
 800a0dc:	d8f6      	bhi.n	800a0cc <_printf_i+0x28>
 800a0de:	a101      	add	r1, pc, #4	@ (adr r1, 800a0e4 <_printf_i+0x40>)
 800a0e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a0e4:	0800a13d 	.word	0x0800a13d
 800a0e8:	0800a151 	.word	0x0800a151
 800a0ec:	0800a0cd 	.word	0x0800a0cd
 800a0f0:	0800a0cd 	.word	0x0800a0cd
 800a0f4:	0800a0cd 	.word	0x0800a0cd
 800a0f8:	0800a0cd 	.word	0x0800a0cd
 800a0fc:	0800a151 	.word	0x0800a151
 800a100:	0800a0cd 	.word	0x0800a0cd
 800a104:	0800a0cd 	.word	0x0800a0cd
 800a108:	0800a0cd 	.word	0x0800a0cd
 800a10c:	0800a0cd 	.word	0x0800a0cd
 800a110:	0800a24f 	.word	0x0800a24f
 800a114:	0800a17b 	.word	0x0800a17b
 800a118:	0800a209 	.word	0x0800a209
 800a11c:	0800a0cd 	.word	0x0800a0cd
 800a120:	0800a0cd 	.word	0x0800a0cd
 800a124:	0800a271 	.word	0x0800a271
 800a128:	0800a0cd 	.word	0x0800a0cd
 800a12c:	0800a17b 	.word	0x0800a17b
 800a130:	0800a0cd 	.word	0x0800a0cd
 800a134:	0800a0cd 	.word	0x0800a0cd
 800a138:	0800a211 	.word	0x0800a211
 800a13c:	6833      	ldr	r3, [r6, #0]
 800a13e:	1d1a      	adds	r2, r3, #4
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	6032      	str	r2, [r6, #0]
 800a144:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a148:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a14c:	2301      	movs	r3, #1
 800a14e:	e09c      	b.n	800a28a <_printf_i+0x1e6>
 800a150:	6833      	ldr	r3, [r6, #0]
 800a152:	6820      	ldr	r0, [r4, #0]
 800a154:	1d19      	adds	r1, r3, #4
 800a156:	6031      	str	r1, [r6, #0]
 800a158:	0606      	lsls	r6, r0, #24
 800a15a:	d501      	bpl.n	800a160 <_printf_i+0xbc>
 800a15c:	681d      	ldr	r5, [r3, #0]
 800a15e:	e003      	b.n	800a168 <_printf_i+0xc4>
 800a160:	0645      	lsls	r5, r0, #25
 800a162:	d5fb      	bpl.n	800a15c <_printf_i+0xb8>
 800a164:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a168:	2d00      	cmp	r5, #0
 800a16a:	da03      	bge.n	800a174 <_printf_i+0xd0>
 800a16c:	232d      	movs	r3, #45	@ 0x2d
 800a16e:	426d      	negs	r5, r5
 800a170:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a174:	4858      	ldr	r0, [pc, #352]	@ (800a2d8 <_printf_i+0x234>)
 800a176:	230a      	movs	r3, #10
 800a178:	e011      	b.n	800a19e <_printf_i+0xfa>
 800a17a:	6821      	ldr	r1, [r4, #0]
 800a17c:	6833      	ldr	r3, [r6, #0]
 800a17e:	0608      	lsls	r0, r1, #24
 800a180:	f853 5b04 	ldr.w	r5, [r3], #4
 800a184:	d402      	bmi.n	800a18c <_printf_i+0xe8>
 800a186:	0649      	lsls	r1, r1, #25
 800a188:	bf48      	it	mi
 800a18a:	b2ad      	uxthmi	r5, r5
 800a18c:	2f6f      	cmp	r7, #111	@ 0x6f
 800a18e:	4852      	ldr	r0, [pc, #328]	@ (800a2d8 <_printf_i+0x234>)
 800a190:	6033      	str	r3, [r6, #0]
 800a192:	bf14      	ite	ne
 800a194:	230a      	movne	r3, #10
 800a196:	2308      	moveq	r3, #8
 800a198:	2100      	movs	r1, #0
 800a19a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a19e:	6866      	ldr	r6, [r4, #4]
 800a1a0:	60a6      	str	r6, [r4, #8]
 800a1a2:	2e00      	cmp	r6, #0
 800a1a4:	db05      	blt.n	800a1b2 <_printf_i+0x10e>
 800a1a6:	6821      	ldr	r1, [r4, #0]
 800a1a8:	432e      	orrs	r6, r5
 800a1aa:	f021 0104 	bic.w	r1, r1, #4
 800a1ae:	6021      	str	r1, [r4, #0]
 800a1b0:	d04b      	beq.n	800a24a <_printf_i+0x1a6>
 800a1b2:	4616      	mov	r6, r2
 800a1b4:	fbb5 f1f3 	udiv	r1, r5, r3
 800a1b8:	fb03 5711 	mls	r7, r3, r1, r5
 800a1bc:	5dc7      	ldrb	r7, [r0, r7]
 800a1be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a1c2:	462f      	mov	r7, r5
 800a1c4:	42bb      	cmp	r3, r7
 800a1c6:	460d      	mov	r5, r1
 800a1c8:	d9f4      	bls.n	800a1b4 <_printf_i+0x110>
 800a1ca:	2b08      	cmp	r3, #8
 800a1cc:	d10b      	bne.n	800a1e6 <_printf_i+0x142>
 800a1ce:	6823      	ldr	r3, [r4, #0]
 800a1d0:	07df      	lsls	r7, r3, #31
 800a1d2:	d508      	bpl.n	800a1e6 <_printf_i+0x142>
 800a1d4:	6923      	ldr	r3, [r4, #16]
 800a1d6:	6861      	ldr	r1, [r4, #4]
 800a1d8:	4299      	cmp	r1, r3
 800a1da:	bfde      	ittt	le
 800a1dc:	2330      	movle	r3, #48	@ 0x30
 800a1de:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a1e2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800a1e6:	1b92      	subs	r2, r2, r6
 800a1e8:	6122      	str	r2, [r4, #16]
 800a1ea:	f8cd a000 	str.w	sl, [sp]
 800a1ee:	464b      	mov	r3, r9
 800a1f0:	aa03      	add	r2, sp, #12
 800a1f2:	4621      	mov	r1, r4
 800a1f4:	4640      	mov	r0, r8
 800a1f6:	f7ff fee7 	bl	8009fc8 <_printf_common>
 800a1fa:	3001      	adds	r0, #1
 800a1fc:	d14a      	bne.n	800a294 <_printf_i+0x1f0>
 800a1fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a202:	b004      	add	sp, #16
 800a204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a208:	6823      	ldr	r3, [r4, #0]
 800a20a:	f043 0320 	orr.w	r3, r3, #32
 800a20e:	6023      	str	r3, [r4, #0]
 800a210:	4832      	ldr	r0, [pc, #200]	@ (800a2dc <_printf_i+0x238>)
 800a212:	2778      	movs	r7, #120	@ 0x78
 800a214:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a218:	6823      	ldr	r3, [r4, #0]
 800a21a:	6831      	ldr	r1, [r6, #0]
 800a21c:	061f      	lsls	r7, r3, #24
 800a21e:	f851 5b04 	ldr.w	r5, [r1], #4
 800a222:	d402      	bmi.n	800a22a <_printf_i+0x186>
 800a224:	065f      	lsls	r7, r3, #25
 800a226:	bf48      	it	mi
 800a228:	b2ad      	uxthmi	r5, r5
 800a22a:	6031      	str	r1, [r6, #0]
 800a22c:	07d9      	lsls	r1, r3, #31
 800a22e:	bf44      	itt	mi
 800a230:	f043 0320 	orrmi.w	r3, r3, #32
 800a234:	6023      	strmi	r3, [r4, #0]
 800a236:	b11d      	cbz	r5, 800a240 <_printf_i+0x19c>
 800a238:	2310      	movs	r3, #16
 800a23a:	e7ad      	b.n	800a198 <_printf_i+0xf4>
 800a23c:	4826      	ldr	r0, [pc, #152]	@ (800a2d8 <_printf_i+0x234>)
 800a23e:	e7e9      	b.n	800a214 <_printf_i+0x170>
 800a240:	6823      	ldr	r3, [r4, #0]
 800a242:	f023 0320 	bic.w	r3, r3, #32
 800a246:	6023      	str	r3, [r4, #0]
 800a248:	e7f6      	b.n	800a238 <_printf_i+0x194>
 800a24a:	4616      	mov	r6, r2
 800a24c:	e7bd      	b.n	800a1ca <_printf_i+0x126>
 800a24e:	6833      	ldr	r3, [r6, #0]
 800a250:	6825      	ldr	r5, [r4, #0]
 800a252:	6961      	ldr	r1, [r4, #20]
 800a254:	1d18      	adds	r0, r3, #4
 800a256:	6030      	str	r0, [r6, #0]
 800a258:	062e      	lsls	r6, r5, #24
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	d501      	bpl.n	800a262 <_printf_i+0x1be>
 800a25e:	6019      	str	r1, [r3, #0]
 800a260:	e002      	b.n	800a268 <_printf_i+0x1c4>
 800a262:	0668      	lsls	r0, r5, #25
 800a264:	d5fb      	bpl.n	800a25e <_printf_i+0x1ba>
 800a266:	8019      	strh	r1, [r3, #0]
 800a268:	2300      	movs	r3, #0
 800a26a:	6123      	str	r3, [r4, #16]
 800a26c:	4616      	mov	r6, r2
 800a26e:	e7bc      	b.n	800a1ea <_printf_i+0x146>
 800a270:	6833      	ldr	r3, [r6, #0]
 800a272:	1d1a      	adds	r2, r3, #4
 800a274:	6032      	str	r2, [r6, #0]
 800a276:	681e      	ldr	r6, [r3, #0]
 800a278:	6862      	ldr	r2, [r4, #4]
 800a27a:	2100      	movs	r1, #0
 800a27c:	4630      	mov	r0, r6
 800a27e:	f7f5 ffdf 	bl	8000240 <memchr>
 800a282:	b108      	cbz	r0, 800a288 <_printf_i+0x1e4>
 800a284:	1b80      	subs	r0, r0, r6
 800a286:	6060      	str	r0, [r4, #4]
 800a288:	6863      	ldr	r3, [r4, #4]
 800a28a:	6123      	str	r3, [r4, #16]
 800a28c:	2300      	movs	r3, #0
 800a28e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a292:	e7aa      	b.n	800a1ea <_printf_i+0x146>
 800a294:	6923      	ldr	r3, [r4, #16]
 800a296:	4632      	mov	r2, r6
 800a298:	4649      	mov	r1, r9
 800a29a:	4640      	mov	r0, r8
 800a29c:	47d0      	blx	sl
 800a29e:	3001      	adds	r0, #1
 800a2a0:	d0ad      	beq.n	800a1fe <_printf_i+0x15a>
 800a2a2:	6823      	ldr	r3, [r4, #0]
 800a2a4:	079b      	lsls	r3, r3, #30
 800a2a6:	d413      	bmi.n	800a2d0 <_printf_i+0x22c>
 800a2a8:	68e0      	ldr	r0, [r4, #12]
 800a2aa:	9b03      	ldr	r3, [sp, #12]
 800a2ac:	4298      	cmp	r0, r3
 800a2ae:	bfb8      	it	lt
 800a2b0:	4618      	movlt	r0, r3
 800a2b2:	e7a6      	b.n	800a202 <_printf_i+0x15e>
 800a2b4:	2301      	movs	r3, #1
 800a2b6:	4632      	mov	r2, r6
 800a2b8:	4649      	mov	r1, r9
 800a2ba:	4640      	mov	r0, r8
 800a2bc:	47d0      	blx	sl
 800a2be:	3001      	adds	r0, #1
 800a2c0:	d09d      	beq.n	800a1fe <_printf_i+0x15a>
 800a2c2:	3501      	adds	r5, #1
 800a2c4:	68e3      	ldr	r3, [r4, #12]
 800a2c6:	9903      	ldr	r1, [sp, #12]
 800a2c8:	1a5b      	subs	r3, r3, r1
 800a2ca:	42ab      	cmp	r3, r5
 800a2cc:	dcf2      	bgt.n	800a2b4 <_printf_i+0x210>
 800a2ce:	e7eb      	b.n	800a2a8 <_printf_i+0x204>
 800a2d0:	2500      	movs	r5, #0
 800a2d2:	f104 0619 	add.w	r6, r4, #25
 800a2d6:	e7f5      	b.n	800a2c4 <_printf_i+0x220>
 800a2d8:	0800a7d9 	.word	0x0800a7d9
 800a2dc:	0800a7ea 	.word	0x0800a7ea

0800a2e0 <__malloc_lock>:
 800a2e0:	4801      	ldr	r0, [pc, #4]	@ (800a2e8 <__malloc_lock+0x8>)
 800a2e2:	f7ff bc67 	b.w	8009bb4 <__retarget_lock_acquire_recursive>
 800a2e6:	bf00      	nop
 800a2e8:	20002740 	.word	0x20002740

0800a2ec <__malloc_unlock>:
 800a2ec:	4801      	ldr	r0, [pc, #4]	@ (800a2f4 <__malloc_unlock+0x8>)
 800a2ee:	f7ff bc62 	b.w	8009bb6 <__retarget_lock_release_recursive>
 800a2f2:	bf00      	nop
 800a2f4:	20002740 	.word	0x20002740

0800a2f8 <_realloc_r>:
 800a2f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2fc:	4607      	mov	r7, r0
 800a2fe:	4614      	mov	r4, r2
 800a300:	460d      	mov	r5, r1
 800a302:	b921      	cbnz	r1, 800a30e <_realloc_r+0x16>
 800a304:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a308:	4611      	mov	r1, r2
 800a30a:	f7ff bddd 	b.w	8009ec8 <_malloc_r>
 800a30e:	b92a      	cbnz	r2, 800a31c <_realloc_r+0x24>
 800a310:	f000 f84a 	bl	800a3a8 <_free_r>
 800a314:	4625      	mov	r5, r4
 800a316:	4628      	mov	r0, r5
 800a318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a31c:	f000 f88e 	bl	800a43c <_malloc_usable_size_r>
 800a320:	4284      	cmp	r4, r0
 800a322:	4606      	mov	r6, r0
 800a324:	d802      	bhi.n	800a32c <_realloc_r+0x34>
 800a326:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a32a:	d8f4      	bhi.n	800a316 <_realloc_r+0x1e>
 800a32c:	4621      	mov	r1, r4
 800a32e:	4638      	mov	r0, r7
 800a330:	f7ff fdca 	bl	8009ec8 <_malloc_r>
 800a334:	4680      	mov	r8, r0
 800a336:	b908      	cbnz	r0, 800a33c <_realloc_r+0x44>
 800a338:	4645      	mov	r5, r8
 800a33a:	e7ec      	b.n	800a316 <_realloc_r+0x1e>
 800a33c:	42b4      	cmp	r4, r6
 800a33e:	4622      	mov	r2, r4
 800a340:	4629      	mov	r1, r5
 800a342:	bf28      	it	cs
 800a344:	4632      	movcs	r2, r6
 800a346:	f7ff fc37 	bl	8009bb8 <memcpy>
 800a34a:	4629      	mov	r1, r5
 800a34c:	4638      	mov	r0, r7
 800a34e:	f000 f82b 	bl	800a3a8 <_free_r>
 800a352:	e7f1      	b.n	800a338 <_realloc_r+0x40>

0800a354 <memmove>:
 800a354:	4288      	cmp	r0, r1
 800a356:	b510      	push	{r4, lr}
 800a358:	eb01 0402 	add.w	r4, r1, r2
 800a35c:	d902      	bls.n	800a364 <memmove+0x10>
 800a35e:	4284      	cmp	r4, r0
 800a360:	4623      	mov	r3, r4
 800a362:	d807      	bhi.n	800a374 <memmove+0x20>
 800a364:	1e43      	subs	r3, r0, #1
 800a366:	42a1      	cmp	r1, r4
 800a368:	d008      	beq.n	800a37c <memmove+0x28>
 800a36a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a36e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a372:	e7f8      	b.n	800a366 <memmove+0x12>
 800a374:	4402      	add	r2, r0
 800a376:	4601      	mov	r1, r0
 800a378:	428a      	cmp	r2, r1
 800a37a:	d100      	bne.n	800a37e <memmove+0x2a>
 800a37c:	bd10      	pop	{r4, pc}
 800a37e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a382:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a386:	e7f7      	b.n	800a378 <memmove+0x24>

0800a388 <_sbrk_r>:
 800a388:	b538      	push	{r3, r4, r5, lr}
 800a38a:	4d06      	ldr	r5, [pc, #24]	@ (800a3a4 <_sbrk_r+0x1c>)
 800a38c:	2300      	movs	r3, #0
 800a38e:	4604      	mov	r4, r0
 800a390:	4608      	mov	r0, r1
 800a392:	602b      	str	r3, [r5, #0]
 800a394:	f7f9 fb08 	bl	80039a8 <_sbrk>
 800a398:	1c43      	adds	r3, r0, #1
 800a39a:	d102      	bne.n	800a3a2 <_sbrk_r+0x1a>
 800a39c:	682b      	ldr	r3, [r5, #0]
 800a39e:	b103      	cbz	r3, 800a3a2 <_sbrk_r+0x1a>
 800a3a0:	6023      	str	r3, [r4, #0]
 800a3a2:	bd38      	pop	{r3, r4, r5, pc}
 800a3a4:	2000274c 	.word	0x2000274c

0800a3a8 <_free_r>:
 800a3a8:	b538      	push	{r3, r4, r5, lr}
 800a3aa:	4605      	mov	r5, r0
 800a3ac:	2900      	cmp	r1, #0
 800a3ae:	d041      	beq.n	800a434 <_free_r+0x8c>
 800a3b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a3b4:	1f0c      	subs	r4, r1, #4
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	bfb8      	it	lt
 800a3ba:	18e4      	addlt	r4, r4, r3
 800a3bc:	f7ff ff90 	bl	800a2e0 <__malloc_lock>
 800a3c0:	4a1d      	ldr	r2, [pc, #116]	@ (800a438 <_free_r+0x90>)
 800a3c2:	6813      	ldr	r3, [r2, #0]
 800a3c4:	b933      	cbnz	r3, 800a3d4 <_free_r+0x2c>
 800a3c6:	6063      	str	r3, [r4, #4]
 800a3c8:	6014      	str	r4, [r2, #0]
 800a3ca:	4628      	mov	r0, r5
 800a3cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a3d0:	f7ff bf8c 	b.w	800a2ec <__malloc_unlock>
 800a3d4:	42a3      	cmp	r3, r4
 800a3d6:	d908      	bls.n	800a3ea <_free_r+0x42>
 800a3d8:	6820      	ldr	r0, [r4, #0]
 800a3da:	1821      	adds	r1, r4, r0
 800a3dc:	428b      	cmp	r3, r1
 800a3de:	bf01      	itttt	eq
 800a3e0:	6819      	ldreq	r1, [r3, #0]
 800a3e2:	685b      	ldreq	r3, [r3, #4]
 800a3e4:	1809      	addeq	r1, r1, r0
 800a3e6:	6021      	streq	r1, [r4, #0]
 800a3e8:	e7ed      	b.n	800a3c6 <_free_r+0x1e>
 800a3ea:	461a      	mov	r2, r3
 800a3ec:	685b      	ldr	r3, [r3, #4]
 800a3ee:	b10b      	cbz	r3, 800a3f4 <_free_r+0x4c>
 800a3f0:	42a3      	cmp	r3, r4
 800a3f2:	d9fa      	bls.n	800a3ea <_free_r+0x42>
 800a3f4:	6811      	ldr	r1, [r2, #0]
 800a3f6:	1850      	adds	r0, r2, r1
 800a3f8:	42a0      	cmp	r0, r4
 800a3fa:	d10b      	bne.n	800a414 <_free_r+0x6c>
 800a3fc:	6820      	ldr	r0, [r4, #0]
 800a3fe:	4401      	add	r1, r0
 800a400:	1850      	adds	r0, r2, r1
 800a402:	4283      	cmp	r3, r0
 800a404:	6011      	str	r1, [r2, #0]
 800a406:	d1e0      	bne.n	800a3ca <_free_r+0x22>
 800a408:	6818      	ldr	r0, [r3, #0]
 800a40a:	685b      	ldr	r3, [r3, #4]
 800a40c:	6053      	str	r3, [r2, #4]
 800a40e:	4408      	add	r0, r1
 800a410:	6010      	str	r0, [r2, #0]
 800a412:	e7da      	b.n	800a3ca <_free_r+0x22>
 800a414:	d902      	bls.n	800a41c <_free_r+0x74>
 800a416:	230c      	movs	r3, #12
 800a418:	602b      	str	r3, [r5, #0]
 800a41a:	e7d6      	b.n	800a3ca <_free_r+0x22>
 800a41c:	6820      	ldr	r0, [r4, #0]
 800a41e:	1821      	adds	r1, r4, r0
 800a420:	428b      	cmp	r3, r1
 800a422:	bf04      	itt	eq
 800a424:	6819      	ldreq	r1, [r3, #0]
 800a426:	685b      	ldreq	r3, [r3, #4]
 800a428:	6063      	str	r3, [r4, #4]
 800a42a:	bf04      	itt	eq
 800a42c:	1809      	addeq	r1, r1, r0
 800a42e:	6021      	streq	r1, [r4, #0]
 800a430:	6054      	str	r4, [r2, #4]
 800a432:	e7ca      	b.n	800a3ca <_free_r+0x22>
 800a434:	bd38      	pop	{r3, r4, r5, pc}
 800a436:	bf00      	nop
 800a438:	20002748 	.word	0x20002748

0800a43c <_malloc_usable_size_r>:
 800a43c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a440:	1f18      	subs	r0, r3, #4
 800a442:	2b00      	cmp	r3, #0
 800a444:	bfbc      	itt	lt
 800a446:	580b      	ldrlt	r3, [r1, r0]
 800a448:	18c0      	addlt	r0, r0, r3
 800a44a:	4770      	bx	lr

0800a44c <_init>:
 800a44c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a44e:	bf00      	nop
 800a450:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a452:	bc08      	pop	{r3}
 800a454:	469e      	mov	lr, r3
 800a456:	4770      	bx	lr

0800a458 <_fini>:
 800a458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a45a:	bf00      	nop
 800a45c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a45e:	bc08      	pop	{r3}
 800a460:	469e      	mov	lr, r3
 800a462:	4770      	bx	lr
