# Compile of AAC2M3P4.v was successful.
# Compile of AAC2M3P4_tb.vp was successful.
vsim -gui work.AAC2M3P4_tb
# vsim -gui work.AAC2M3P4_tb 
# Start time: 23:18:38 on Dec 16,2021
# Loading work.AAC2M3P4_tb
# Loading work.Majority
add wave -position end  sim:/AAC2M3P4_tb/delay
add wave -position end  sim:/AAC2M3P4_tb/a_tb
add wave -position end  sim:/AAC2M3P4_tb/b_tb
add wave -position end  sim:/AAC2M3P4_tb/c_tb
add wave -position end  sim:/AAC2M3P4_tb/y_tb
add wave -position end  sim:/AAC2M3P4_tb/i
add wave -position end  sim:/AAC2M3P4_tb/j
add wave -position end  sim:/AAC2M3P4_tb/k
add wave -position end  sim:/AAC2M3P4_tb/ErrorCount
add wave -position end  sim:/AAC2M3P4_tb/score
add wave -position end  sim:/AAC2M3P4_tb/FirstError
add wave -position end  sim:/AAC2M3P4_tb/ValidCheck
add wave -position end  sim:/AAC2M3P4_tb/testresults
add wave -position end  sim:/AAC2M3P4_tb/vector
add wave -position end  sim:/AAC2M3P4_tb/address
add wave -position end  sim:/AAC2M3P4_tb/data
add wave -position end  sim:/AAC2M3P4_tb/rom
run
# This simulation is complete
# ** Note: $stop    : F:/Coursera/Coursera - HDL for FPGA/Week 03/AAC2M3P4/AAC2M3P4_tb.vp(115)
#    Time: 90 ns  Iteration: 0  Instance: /AAC2M3P4_tb
# Break in Module AAC2M3P4_tb in file F:/Coursera/Coursera - HDL for FPGA/Week 03/AAC2M3P4/AAC2M3P4_tb.vp
quit -sim
# End time: 23:21:07 on Dec 16,2021, Elapsed time: 0:02:29
# Errors: 0, Warnings: 10
