#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May 13 22:38:01 2021
# Process ID: 19668
# Current directory: C:/Users/Lucifer.dark/Desktop/Lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6504 C:\Users\Lucifer.dark\Desktop\Lab1\Lab1.xpr
# Log file: C:/Users/Lucifer.dark/Desktop/Lab1/vivado.log
# Journal file: C:/Users/Lucifer.dark/Desktop/Lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lucifer.dark/Desktop/Lab1/Lab1.xpr
update_compile_order -fileset sources_1
import_files -norecurse {C:/Users/Lucifer.dark/Desktop/Cache_temp/Cache_temp.srcs/sources_1/imports/CacheSrcCode/mem.sv C:/Users/Lucifer.dark/Desktop/Cache_temp/Cache_temp.srcs/sources_1/imports/CacheSrcCode/cache.sv C:/Users/Lucifer.dark/Desktop/Cache_temp/Cache_temp.srcs/sources_1/imports/CacheSrcCode/main_mem.sv}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/Users/Lucifer.dark/Desktop/Git/ustc_ca2021_lab/lab3/CPUSrcCode/Testbench/cpu_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top cpu_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/Lucifer.dark/Desktop/Git/ustc_ca2021_lab/lab3/ASM-Benchmark/generate_inst/InstructionCache.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 1}
add_wave {{/cpu_tb/RV32ICore_tb_inst/WBSegReg1/cache_test_instance/main_mem_instance/mem_inst}} 
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/cpu_tb/RV32ICore_tb_inst/WBSegReg1/cache_test_instance/main_mem_instance/mem_inst}} 
relaunch_sim
run 10 us
relaunch_sim
run all
relaunch_sim
run all
close_sim
