Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/18.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off sipo-piso-shift-registers -c sipo-piso-shift-registers --vector_source="C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/Waveform2.vwf" --testbench_file="C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/simulation/qsim/Waveform2.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon Nov 25 15:37:23 2024
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off sipo-piso-shift-registers -c sipo-piso-shift-registers --vector_source=C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/Waveform2.vwf --testbench_file=C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/simulation/qsim/Waveform2.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/simulation/qsim/" sipo-piso-shift-registers -c sipo-piso-shift-registers

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon Nov 25 15:37:24 2024
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/simulation/qsim/ sipo-piso-shift-registers -c sipo-piso-shift-registers
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file sipo-piso-shift-registers.vo in folder "C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4636 megabytes
    Info: Processing ended: Mon Nov 25 15:37:25 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/simulation/qsim/sipo-piso-shift-registers.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/18.1/modelsim_ase/win32aloem//vsim -c -do sipo-piso-shift-registers.do

Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do sipo-piso-shift-registers.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:25 on Nov 25,2024
# vlog -work work sipo-piso-shift-registers.vo 
# -- Compiling module SIPOregister
# -- Compiling module hard_block
# 
# Top level modules:
# 	SIPOregister
# End time: 15:37:25 on Nov 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:25 on Nov 25,2024
# vlog -work work Waveform2.vwf.vt 
# -- Compiling module SIPOregister_vlg_vec_tst
# 
# Top level modules:
# 	SIPOregister_vlg_vec_tst
# End time: 15:37:25 on Nov 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.SIPOregister_vlg_vec_tst 
# Start time: 15:37:25 on Nov 25,2024
# Loading work.SIPOregister_vlg_vec_tst
# Loading work.SIPOregister
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_clkctrl
# Loading fiftyfivenm_ver.fiftyfivenm_mux41
# Loading fiftyfivenm_ver.fiftyfivenm_ena_reg
# Loading altera_ver.dffeas
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) sipo-piso-shift-registers.vo(597): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /SIPOregister_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/fiftyfivenm_atoms.v
# ** Warning: (vsim-3722) sipo-piso-shift-registers.vo(597): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: (vsim-3017) sipo-piso-shift-registers.vo(620): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /SIPOregister_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC2~  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/fiftyfivenm_atoms.v
# ** Warning: (vsim-3722) sipo-piso-shift-registers.vo(620): [TFMPC] - Missing connection for port 'clk_dft'.
# after#26

# ** Note: $finish    : Waveform2.vwf.vt(60)
#    Time: 1 us  Iteration: 0  Instance: /SIPOregister_vlg_vec_tst
# End time: 15:37:26 on Nov 25,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/Waveform2.vwf...

Reading C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/simulation/qsim/sipo-piso-shift-registers.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/intelFPGA_lite/18.1/repos/sipo-piso-shift-registers/simulation/qsim/sipo-piso-shift-registers_20241125153726.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.