# Verichip-Chip-Verification
This repository shows the VeriChip chip's verification process.

The  VeriChip specification is currently on version 0.05. It contains all the files provided by Architech to cover various verification techniques. The expected clock frequency is 100 MHz. 

It is divided into 4 sections. Verify a single register, the state machine, the ALU, and then the entire chip using Verdi for Code Coverage and Covergroups. 
