{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1705883986824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705883986824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 21 21:39:46 2024 " "Processing started: Sun Jan 21 21:39:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1705883986824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1705883986824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dsf_ALU -c dsf_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off dsf_ALU -c dsf_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1705883986824 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1705883987064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsf_mult3to1.v 1 1 " "Found 1 design units, including 1 entities, in source file dsf_mult3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsf_Mult3to1 " "Found entity 1: dsf_Mult3to1" {  } { { "dsf_Mult3to1.v" "" { Text "C:/altera/ASD/dsf_ALU/dsf_Mult3to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705883987094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705883987094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsf_mult2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file dsf_mult2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsf_Mult2to1 " "Found entity 1: dsf_Mult2to1" {  } { { "dsf_Mult2to1.v" "" { Text "C:/altera/ASD/dsf_ALU/dsf_Mult2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705883987104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705883987104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsf_somador_completo.v 1 1 " "Found 1 design units, including 1 entities, in source file dsf_somador_completo.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsf_somador_completo " "Found entity 1: dsf_somador_completo" {  } { { "dsf_somador_completo.v" "" { Text "C:/altera/ASD/dsf_ALU/dsf_somador_completo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705883987104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705883987104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsf_mult4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file dsf_mult4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsf_Mult4to1 " "Found entity 1: dsf_Mult4to1" {  } { { "dsf_Mult4to1.v" "" { Text "C:/altera/ASD/dsf_ALU/dsf_Mult4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705883987108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705883987108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsf_alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dsf_alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dsf_ALU " "Found entity 1: dsf_ALU" {  } { { "dsf_ALU.bdf" "" { Schematic "C:/altera/ASD/dsf_ALU/dsf_ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705883987108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705883987108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsf_and.v 1 1 " "Found 1 design units, including 1 entities, in source file dsf_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsf_and " "Found entity 1: dsf_and" {  } { { "dsf_and.v" "" { Text "C:/altera/ASD/dsf_ALU/dsf_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705883987108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705883987108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsf_or.v 1 1 " "Found 1 design units, including 1 entities, in source file dsf_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsf_or " "Found entity 1: dsf_or" {  } { { "dsf_or.v" "" { Text "C:/altera/ASD/dsf_ALU/dsf_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705883987108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705883987108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsf_not.v 1 1 " "Found 1 design units, including 1 entities, in source file dsf_not.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsf_not " "Found entity 1: dsf_not" {  } { { "dsf_not.v" "" { Text "C:/altera/ASD/dsf_ALU/dsf_not.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705883987114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705883987114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dsf_ALU " "Elaborating entity \"dsf_ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1705883987134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsf_somador_completo dsf_somador_completo:inst1 " "Elaborating entity \"dsf_somador_completo\" for hierarchy \"dsf_somador_completo:inst1\"" {  } { { "dsf_ALU.bdf" "inst1" { Schematic "C:/altera/ASD/dsf_ALU/dsf_ALU.bdf" { { 280 352 592 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705883987145 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 dsf_somador_completo.v(8) " "Verilog HDL assignment warning at dsf_somador_completo.v(8): truncated value with size 4 to match size of target (1)" {  } { { "dsf_somador_completo.v" "" { Text "C:/altera/ASD/dsf_ALU/dsf_somador_completo.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705883987145 "|dsf_ALU|dsf_somador_completo:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsf_Mult2to1 dsf_Mult2to1:inst7 " "Elaborating entity \"dsf_Mult2to1\" for hierarchy \"dsf_Mult2to1:inst7\"" {  } { { "dsf_ALU.bdf" "inst7" { Schematic "C:/altera/ASD/dsf_ALU/dsf_ALU.bdf" { { 80 -288 -48 192 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705883987145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsf_not dsf_not:inst6 " "Elaborating entity \"dsf_not\" for hierarchy \"dsf_not:inst6\"" {  } { { "dsf_ALU.bdf" "inst6" { Schematic "C:/altera/ASD/dsf_ALU/dsf_ALU.bdf" { { 96 -704 -464 176 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705883987145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsf_Mult3to1 dsf_Mult3to1:inst " "Elaborating entity \"dsf_Mult3to1\" for hierarchy \"dsf_Mult3to1:inst\"" {  } { { "dsf_ALU.bdf" "inst" { Schematic "C:/altera/ASD/dsf_ALU/dsf_ALU.bdf" { { 184 672 912 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705883987155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsf_and dsf_and:inst2 " "Elaborating entity \"dsf_and\" for hierarchy \"dsf_and:inst2\"" {  } { { "dsf_ALU.bdf" "inst2" { Schematic "C:/altera/ASD/dsf_ALU/dsf_ALU.bdf" { { 80 88 328 160 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705883987155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsf_or dsf_or:inst3 " "Elaborating entity \"dsf_or\" for hierarchy \"dsf_or:inst3\"" {  } { { "dsf_ALU.bdf" "inst3" { Schematic "C:/altera/ASD/dsf_ALU/dsf_ALU.bdf" { { 200 88 328 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705883987155 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1705883987536 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1705883987715 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705883987715 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1705883987742 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1705883987742 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1705883987742 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1705883987742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1705883987755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 21 21:39:47 2024 " "Processing ended: Sun Jan 21 21:39:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1705883987755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1705883987755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1705883987755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1705883987755 ""}
