# compile verilog/system verilog design source files
verilog xil_defaultlib  "tb_counter_func_synth.v"
verilog xil_defaultlib  "../../../../adder_substractor.srcs/sources_1/imports/new/counter.v"
verilog xil_defaultlib  "../../../../adder_substractor.srcs/sim_1/imports/new/tb_counter.v"

# Do not sort compile order
nosort
