Source Block: hdl/library/axi_mc_controller/axi_mc_controller.v@213:223@HdlStmAssign
assign adc_valid_c4   = ctrl_data_valid_i;
assign adc_valid_c5   = ctrl_data_valid_i;
assign adc_valid_c6   = ctrl_data_valid_i;
assign adc_valid_c7   = ctrl_data_valid_i;

assign adc_data_c0    = ctrl_data0_i;
assign adc_data_c1    = ctrl_data1_i;
assign adc_data_c2    = ctrl_data2_i;
assign adc_data_c3    = ctrl_data3_i;
assign adc_data_c4    = ctrl_data4_i;
assign adc_data_c5    = ctrl_data5_i;

Diff Content:
- 218 assign adc_data_c0    = ctrl_data0_i;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_mc_controller/axi_mc_controller.v@216:226
assign adc_valid_c7   = ctrl_data_valid_i;

assign adc_data_c0    = ctrl_data0_i;
assign adc_data_c1    = ctrl_data1_i;
assign adc_data_c2    = ctrl_data2_i;
assign adc_data_c3    = ctrl_data3_i;
assign adc_data_c4    = ctrl_data4_i;
assign adc_data_c5    = ctrl_data5_i;
assign adc_data_c6    = ctrl_data6_i;
assign adc_data_c7    = ctrl_data7_i;


Clone Blocks 2:
hdl/library/axi_mc_controller/axi_mc_controller.v@209:219
assign adc_valid_c0   = ctrl_data_valid_i;
assign adc_valid_c1   = ctrl_data_valid_i;
assign adc_valid_c2   = ctrl_data_valid_i;
assign adc_valid_c3   = ctrl_data_valid_i;
assign adc_valid_c4   = ctrl_data_valid_i;
assign adc_valid_c5   = ctrl_data_valid_i;
assign adc_valid_c6   = ctrl_data_valid_i;
assign adc_valid_c7   = ctrl_data_valid_i;

assign adc_data_c0    = ctrl_data0_i;
assign adc_data_c1    = ctrl_data1_i;

Clone Blocks 3:
hdl/library/axi_mc_controller/axi_mc_controller.v@215:225
assign adc_valid_c6   = ctrl_data_valid_i;
assign adc_valid_c7   = ctrl_data_valid_i;

assign adc_data_c0    = ctrl_data0_i;
assign adc_data_c1    = ctrl_data1_i;
assign adc_data_c2    = ctrl_data2_i;
assign adc_data_c3    = ctrl_data3_i;
assign adc_data_c4    = ctrl_data4_i;
assign adc_data_c5    = ctrl_data5_i;
assign adc_data_c6    = ctrl_data6_i;
assign adc_data_c7    = ctrl_data7_i;

Clone Blocks 4:
hdl/library/axi_mc_controller/axi_mc_controller.v@211:221
assign adc_valid_c2   = ctrl_data_valid_i;
assign adc_valid_c3   = ctrl_data_valid_i;
assign adc_valid_c4   = ctrl_data_valid_i;
assign adc_valid_c5   = ctrl_data_valid_i;
assign adc_valid_c6   = ctrl_data_valid_i;
assign adc_valid_c7   = ctrl_data_valid_i;

assign adc_data_c0    = ctrl_data0_i;
assign adc_data_c1    = ctrl_data1_i;
assign adc_data_c2    = ctrl_data2_i;
assign adc_data_c3    = ctrl_data3_i;

Clone Blocks 5:
hdl/library/axi_mc_controller/axi_mc_controller.v@208:218

assign adc_valid_c0   = ctrl_data_valid_i;
assign adc_valid_c1   = ctrl_data_valid_i;
assign adc_valid_c2   = ctrl_data_valid_i;
assign adc_valid_c3   = ctrl_data_valid_i;
assign adc_valid_c4   = ctrl_data_valid_i;
assign adc_valid_c5   = ctrl_data_valid_i;
assign adc_valid_c6   = ctrl_data_valid_i;
assign adc_valid_c7   = ctrl_data_valid_i;

assign adc_data_c0    = ctrl_data0_i;

Clone Blocks 6:
hdl/library/axi_mc_controller/axi_mc_controller.v@210:220
assign adc_valid_c1   = ctrl_data_valid_i;
assign adc_valid_c2   = ctrl_data_valid_i;
assign adc_valid_c3   = ctrl_data_valid_i;
assign adc_valid_c4   = ctrl_data_valid_i;
assign adc_valid_c5   = ctrl_data_valid_i;
assign adc_valid_c6   = ctrl_data_valid_i;
assign adc_valid_c7   = ctrl_data_valid_i;

assign adc_data_c0    = ctrl_data0_i;
assign adc_data_c1    = ctrl_data1_i;
assign adc_data_c2    = ctrl_data2_i;

Clone Blocks 7:
hdl/library/axi_mc_controller/axi_mc_controller.v@214:224
assign adc_valid_c5   = ctrl_data_valid_i;
assign adc_valid_c6   = ctrl_data_valid_i;
assign adc_valid_c7   = ctrl_data_valid_i;

assign adc_data_c0    = ctrl_data0_i;
assign adc_data_c1    = ctrl_data1_i;
assign adc_data_c2    = ctrl_data2_i;
assign adc_data_c3    = ctrl_data3_i;
assign adc_data_c4    = ctrl_data4_i;
assign adc_data_c5    = ctrl_data5_i;
assign adc_data_c6    = ctrl_data6_i;

