$comment
	File created using the following command:
		vcd file bit16.msim.vcd -direction
$end
$date
	Sun May 30 05:30:11 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module bit16_vhd_vec_tst $end
$var wire 1 ! a [15] $end
$var wire 1 " a [14] $end
$var wire 1 # a [13] $end
$var wire 1 $ a [12] $end
$var wire 1 % a [11] $end
$var wire 1 & a [10] $end
$var wire 1 ' a [9] $end
$var wire 1 ( a [8] $end
$var wire 1 ) a [7] $end
$var wire 1 * a [6] $end
$var wire 1 + a [5] $end
$var wire 1 , a [4] $end
$var wire 1 - a [3] $end
$var wire 1 . a [2] $end
$var wire 1 / a [1] $end
$var wire 1 0 a [0] $end
$var wire 1 1 b [15] $end
$var wire 1 2 b [14] $end
$var wire 1 3 b [13] $end
$var wire 1 4 b [12] $end
$var wire 1 5 b [11] $end
$var wire 1 6 b [10] $end
$var wire 1 7 b [9] $end
$var wire 1 8 b [8] $end
$var wire 1 9 b [7] $end
$var wire 1 : b [6] $end
$var wire 1 ; b [5] $end
$var wire 1 < b [4] $end
$var wire 1 = b [3] $end
$var wire 1 > b [2] $end
$var wire 1 ? b [1] $end
$var wire 1 @ b [0] $end
$var wire 1 A opcode [2] $end
$var wire 1 B opcode [1] $end
$var wire 1 C opcode [0] $end
$var wire 1 D Overflow $end
$var wire 1 E Result [15] $end
$var wire 1 F Result [14] $end
$var wire 1 G Result [13] $end
$var wire 1 H Result [12] $end
$var wire 1 I Result [11] $end
$var wire 1 J Result [10] $end
$var wire 1 K Result [9] $end
$var wire 1 L Result [8] $end
$var wire 1 M Result [7] $end
$var wire 1 N Result [6] $end
$var wire 1 O Result [5] $end
$var wire 1 P Result [4] $end
$var wire 1 Q Result [3] $end
$var wire 1 R Result [2] $end
$var wire 1 S Result [1] $end
$var wire 1 T Result [0] $end

$scope module i1 $end
$var wire 1 U gnd $end
$var wire 1 V vcc $end
$var wire 1 W unknown $end
$var wire 1 X devoe $end
$var wire 1 Y devclrn $end
$var wire 1 Z devpor $end
$var wire 1 [ ww_devoe $end
$var wire 1 \ ww_devclrn $end
$var wire 1 ] ww_devpor $end
$var wire 1 ^ ww_a [15] $end
$var wire 1 _ ww_a [14] $end
$var wire 1 ` ww_a [13] $end
$var wire 1 a ww_a [12] $end
$var wire 1 b ww_a [11] $end
$var wire 1 c ww_a [10] $end
$var wire 1 d ww_a [9] $end
$var wire 1 e ww_a [8] $end
$var wire 1 f ww_a [7] $end
$var wire 1 g ww_a [6] $end
$var wire 1 h ww_a [5] $end
$var wire 1 i ww_a [4] $end
$var wire 1 j ww_a [3] $end
$var wire 1 k ww_a [2] $end
$var wire 1 l ww_a [1] $end
$var wire 1 m ww_a [0] $end
$var wire 1 n ww_b [15] $end
$var wire 1 o ww_b [14] $end
$var wire 1 p ww_b [13] $end
$var wire 1 q ww_b [12] $end
$var wire 1 r ww_b [11] $end
$var wire 1 s ww_b [10] $end
$var wire 1 t ww_b [9] $end
$var wire 1 u ww_b [8] $end
$var wire 1 v ww_b [7] $end
$var wire 1 w ww_b [6] $end
$var wire 1 x ww_b [5] $end
$var wire 1 y ww_b [4] $end
$var wire 1 z ww_b [3] $end
$var wire 1 { ww_b [2] $end
$var wire 1 | ww_b [1] $end
$var wire 1 } ww_b [0] $end
$var wire 1 ~ ww_opcode [2] $end
$var wire 1 !! ww_opcode [1] $end
$var wire 1 "! ww_opcode [0] $end
$var wire 1 #! ww_Result [15] $end
$var wire 1 $! ww_Result [14] $end
$var wire 1 %! ww_Result [13] $end
$var wire 1 &! ww_Result [12] $end
$var wire 1 '! ww_Result [11] $end
$var wire 1 (! ww_Result [10] $end
$var wire 1 )! ww_Result [9] $end
$var wire 1 *! ww_Result [8] $end
$var wire 1 +! ww_Result [7] $end
$var wire 1 ,! ww_Result [6] $end
$var wire 1 -! ww_Result [5] $end
$var wire 1 .! ww_Result [4] $end
$var wire 1 /! ww_Result [3] $end
$var wire 1 0! ww_Result [2] $end
$var wire 1 1! ww_Result [1] $end
$var wire 1 2! ww_Result [0] $end
$var wire 1 3! ww_Overflow $end
$var wire 1 4! \I1:0:Bit1s|I8|Mux0~3_combout\ $end
$var wire 1 5! \I1:0:Bit1s|I8|Mux0~2_combout\ $end
$var wire 1 6! \I1:0:Bit1s|I8|Mux0~4_combout\ $end
$var wire 1 7! \Control_Cercuit|Mux2~0_combout\ $end
$var wire 1 8! \Control_Cercuit|Mux4~0_combout\ $end
$var wire 1 9! \I1:0:Bit1s|I6|CarryOut~0_combout\ $end
$var wire 1 :! \Control_Cercuit|Mux1~0_combout\ $end
$var wire 1 ;! \Control_Cercuit|Mux0~0_combout\ $end
$var wire 1 <! \I1:1:Bit1s|I8|Mux0~1_combout\ $end
$var wire 1 =! \I1:1:Bit1s|I3|Res~0_combout\ $end
$var wire 1 >! \I1:1:Bit1s|I8|Mux0~0_combout\ $end
$var wire 1 ?! \I1:1:Bit1s|I8|Mux0~2_combout\ $end
$var wire 1 @! \I1:2:Bit1s|I3|Res~0_combout\ $end
$var wire 1 A! \I1:1:Bit1s|I6|CarryOut~0_combout\ $end
$var wire 1 B! \I1:2:Bit1s|I8|Mux0~1_combout\ $end
$var wire 1 C! \I1:2:Bit1s|I8|Mux0~0_combout\ $end
$var wire 1 D! \I1:2:Bit1s|I8|Mux0~2_combout\ $end
$var wire 1 E! \I1:3:Bit1s|I3|Res~0_combout\ $end
$var wire 1 F! \I1:2:Bit1s|I6|CarryOut~0_combout\ $end
$var wire 1 G! \I1:3:Bit1s|I8|Mux0~1_combout\ $end
$var wire 1 H! \I1:3:Bit1s|I8|Mux0~0_combout\ $end
$var wire 1 I! \I1:3:Bit1s|I8|Mux0~2_combout\ $end
$var wire 1 J! \I1:4:Bit1s|I8|Mux0~0_combout\ $end
$var wire 1 K! \I1:3:Bit1s|I6|CarryOut~0_combout\ $end
$var wire 1 L! \I1:4:Bit1s|I8|Mux0~1_combout\ $end
$var wire 1 M! \I1:4:Bit1s|I3|Res~0_combout\ $end
$var wire 1 N! \I1:4:Bit1s|I8|Mux0~2_combout\ $end
$var wire 1 O! \I1:5:Bit1s|I8|Mux0~0_combout\ $end
$var wire 1 P! \I1:4:Bit1s|I6|CarryOut~0_combout\ $end
$var wire 1 Q! \I1:5:Bit1s|I8|Mux0~1_combout\ $end
$var wire 1 R! \I1:5:Bit1s|I3|Res~0_combout\ $end
$var wire 1 S! \I1:5:Bit1s|I8|Mux0~2_combout\ $end
$var wire 1 T! \I1:6:Bit1s|I3|Res~0_combout\ $end
$var wire 1 U! \I1:5:Bit1s|I6|CarryOut~0_combout\ $end
$var wire 1 V! \I1:6:Bit1s|I8|Mux0~1_combout\ $end
$var wire 1 W! \I1:6:Bit1s|I8|Mux0~0_combout\ $end
$var wire 1 X! \I1:6:Bit1s|I8|Mux0~2_combout\ $end
$var wire 1 Y! \I1:7:Bit1s|I3|Res~0_combout\ $end
$var wire 1 Z! \I1:7:Bit1s|I8|Mux0~0_combout\ $end
$var wire 1 [! \I1:6:Bit1s|I6|CarryOut~0_combout\ $end
$var wire 1 \! \I1:7:Bit1s|I8|Mux0~1_combout\ $end
$var wire 1 ]! \I1:7:Bit1s|I8|Mux0~2_combout\ $end
$var wire 1 ^! \I1:8:Bit1s|I3|Res~0_combout\ $end
$var wire 1 _! \I1:8:Bit1s|I8|Mux0~0_combout\ $end
$var wire 1 `! \I1:7:Bit1s|I6|CarryOut~0_combout\ $end
$var wire 1 a! \I1:8:Bit1s|I8|Mux0~1_combout\ $end
$var wire 1 b! \I1:8:Bit1s|I8|Mux0~2_combout\ $end
$var wire 1 c! \I1:9:Bit1s|I3|Res~0_combout\ $end
$var wire 1 d! \I1:9:Bit1s|I8|Mux0~0_combout\ $end
$var wire 1 e! \I1:8:Bit1s|I6|CarryOut~0_combout\ $end
$var wire 1 f! \I1:9:Bit1s|I8|Mux0~1_combout\ $end
$var wire 1 g! \I1:9:Bit1s|I8|Mux0~2_combout\ $end
$var wire 1 h! \I1:10:Bit1s|I8|Mux0~0_combout\ $end
$var wire 1 i! \I1:10:Bit1s|I3|Res~0_combout\ $end
$var wire 1 j! \I1:9:Bit1s|I6|CarryOut~0_combout\ $end
$var wire 1 k! \I1:10:Bit1s|I8|Mux0~1_combout\ $end
$var wire 1 l! \I1:10:Bit1s|I8|Mux0~2_combout\ $end
$var wire 1 m! \I1:11:Bit1s|I8|Mux0~0_combout\ $end
$var wire 1 n! \I1:10:Bit1s|I6|CarryOut~0_combout\ $end
$var wire 1 o! \I1:11:Bit1s|I8|Mux0~1_combout\ $end
$var wire 1 p! \I1:11:Bit1s|I3|Res~0_combout\ $end
$var wire 1 q! \I1:11:Bit1s|I8|Mux0~2_combout\ $end
$var wire 1 r! \I1:12:Bit1s|I3|Res~0_combout\ $end
$var wire 1 s! \I1:11:Bit1s|I6|CarryOut~0_combout\ $end
$var wire 1 t! \I1:12:Bit1s|I8|Mux0~1_combout\ $end
$var wire 1 u! \I1:12:Bit1s|I8|Mux0~0_combout\ $end
$var wire 1 v! \I1:12:Bit1s|I8|Mux0~2_combout\ $end
$var wire 1 w! \I1:13:Bit1s|I3|Res~0_combout\ $end
$var wire 1 x! \I1:13:Bit1s|I8|Mux0~0_combout\ $end
$var wire 1 y! \I1:12:Bit1s|I6|CarryOut~0_combout\ $end
$var wire 1 z! \I1:13:Bit1s|I8|Mux0~1_combout\ $end
$var wire 1 {! \I1:13:Bit1s|I8|Mux0~2_combout\ $end
$var wire 1 |! \I1:14:Bit1s|I3|Res~0_combout\ $end
$var wire 1 }! \I1:13:Bit1s|I6|CarryOut~0_combout\ $end
$var wire 1 ~! \I1:14:Bit1s|I8|Mux0~1_combout\ $end
$var wire 1 !" \I1:14:Bit1s|I8|Mux0~0_combout\ $end
$var wire 1 "" \I1:14:Bit1s|I8|Mux0~2_combout\ $end
$var wire 1 #" \I1:15:Bit1s|I8|Mux0~0_combout\ $end
$var wire 1 $" \I1:14:Bit1s|I6|CarryOut~0_combout\ $end
$var wire 1 %" \I1:15:Bit1s|I8|Mux0~1_combout\ $end
$var wire 1 &" \I1:15:Bit1s|I3|Res~0_combout\ $end
$var wire 1 '" \I1:15:Bit1s|I8|Mux0~2_combout\ $end
$var wire 1 (" \I1:15:Bit1s|I6|CarryOut~0_combout\ $end
$var wire 1 )" \OVerflow_Check|Mux0~0_combout\ $end
$var wire 1 *" \b~combout\ [15] $end
$var wire 1 +" \b~combout\ [14] $end
$var wire 1 ," \b~combout\ [13] $end
$var wire 1 -" \b~combout\ [12] $end
$var wire 1 ." \b~combout\ [11] $end
$var wire 1 /" \b~combout\ [10] $end
$var wire 1 0" \b~combout\ [9] $end
$var wire 1 1" \b~combout\ [8] $end
$var wire 1 2" \b~combout\ [7] $end
$var wire 1 3" \b~combout\ [6] $end
$var wire 1 4" \b~combout\ [5] $end
$var wire 1 5" \b~combout\ [4] $end
$var wire 1 6" \b~combout\ [3] $end
$var wire 1 7" \b~combout\ [2] $end
$var wire 1 8" \b~combout\ [1] $end
$var wire 1 9" \b~combout\ [0] $end
$var wire 1 :" \opcode~combout\ [2] $end
$var wire 1 ;" \opcode~combout\ [1] $end
$var wire 1 <" \opcode~combout\ [0] $end
$var wire 1 =" \a~combout\ [15] $end
$var wire 1 >" \a~combout\ [14] $end
$var wire 1 ?" \a~combout\ [13] $end
$var wire 1 @" \a~combout\ [12] $end
$var wire 1 A" \a~combout\ [11] $end
$var wire 1 B" \a~combout\ [10] $end
$var wire 1 C" \a~combout\ [9] $end
$var wire 1 D" \a~combout\ [8] $end
$var wire 1 E" \a~combout\ [7] $end
$var wire 1 F" \a~combout\ [6] $end
$var wire 1 G" \a~combout\ [5] $end
$var wire 1 H" \a~combout\ [4] $end
$var wire 1 I" \a~combout\ [3] $end
$var wire 1 J" \a~combout\ [2] $end
$var wire 1 K" \a~combout\ [1] $end
$var wire 1 L" \a~combout\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0D
0U
1V
xW
1X
1Y
1Z
1[
1\
1]
03!
04!
15!
16!
17!
08!
09!
1:!
1;!
1<!
1=!
0>!
1?!
1@!
0A!
1B!
1C!
1D!
1E!
1F!
1G!
0H!
1I!
1J!
1K!
1L!
0M!
1N!
1O!
1P!
1Q!
1R!
1S!
0T!
1U!
1V!
1W!
1X!
1Y!
1Z!
1[!
1\!
1]!
0^!
0_!
1`!
1a!
0b!
1c!
0d!
0e!
1f!
1g!
1h!
0i!
0j!
1k!
1l!
1m!
0n!
1o!
1p!
1q!
0r!
1s!
1t!
0u!
0v!
1w!
1x!
0y!
1z!
1{!
0|!
1}!
1~!
1!"
1""
0#"
1$"
1%"
1&"
1'"
1("
0)"
1!
0"
0#
1$
0%
0&
1'
1(
0)
0*
0+
0,
1-
0.
1/
00
01
12
03
14
05
16
07
18
09
1:
0;
1<
0=
0>
0?
1@
1A
0B
1C
1^
0_
0`
1a
0b
0c
1d
1e
0f
0g
0h
0i
1j
0k
1l
0m
0n
1o
0p
1q
0r
1s
0t
1u
0v
1w
0x
1y
0z
0{
0|
1}
1~
0!!
1"!
1#!
1$!
1%!
0&!
1'!
1(!
1)!
0*!
1+!
1,!
1-!
1.!
1/!
10!
11!
12!
0*"
1+"
0,"
1-"
0."
1/"
00"
11"
02"
13"
04"
15"
06"
07"
08"
19"
1:"
0;"
1<"
1="
0>"
0?"
1@"
0A"
0B"
1C"
1D"
0E"
0F"
0G"
0H"
1I"
0J"
1K"
0L"
1E
1F
1G
0H
1I
1J
1K
0L
1M
1N
1O
1P
1Q
1R
1S
1T
$end
#10000
0C
0"!
0<"
05!
0:!
0<!
0B!
0G!
0L!
0Q!
0V!
0\!
0a!
0f!
0k!
0o!
0t!
0z!
0~!
0%"
06!
02!
0'"
0""
0l!
0g!
0X!
0N!
0I!
0?!
0T
01!
0/!
0.!
0,!
0)!
0(!
0$!
0#!
0S
0Q
0P
0N
0K
0J
0F
0E
#20000
1B
1!!
1;"
15!
07!
1:!
0;!
0=!
1>!
0@!
0C!
0E!
1H!
0J!
1M!
0O!
0R!
1T!
0W!
0Y!
0Z!
1^!
1_!
0c!
1d!
0h!
1i!
0m!
0p!
1r!
1u!
0w!
0x!
1|!
0!"
1#"
0&"
1?!
0D!
1I!
1N!
0S!
1X!
0]!
1g!
1l!
0q!
0{!
1""
1'"
0F!
0U!
0`!
1e!
0s!
1y!
0}!
16!
12!
0$"
1j!
0[!
0K!
1#!
1$!
0%!
0'!
1(!
1)!
0+!
1,!
0-!
1.!
1/!
00!
11!
1T
1S
0R
1Q
1P
0O
1N
0M
1K
1J
0I
0G
1F
1E
0P!
1n!
0("
#30000
