{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.791272",
   "Default View_TopLeft":"418,5",
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port uart_rtl_0 -pg 1 -lvl 7 -x 2120 -y 300 -defaultsOSRD
preplace port diff_clock_rtl_0 -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port port-id_reset_rtl_0 -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace port port-id_test_mode -pg 1 -lvl 0 -x 0 -y 510 -defaultsOSRD
preplace portBus axi_slv_req_aw_atop -pg 1 -lvl 0 -x 0 -y 530 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -x 1740 -y 170 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 6 -x 1990 -y 170 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -x 1740 -y 310 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 4 -x 1420 -y 280 -defaultsOSRD
preplace inst dma_core_wrap_v_0 -pg 1 -lvl 3 -x 960 -y 490 -defaultsOSRD
preplace inst microblaze_riscv_0 -pg 1 -lvl 3 -x 960 -y 90 -defaultsOSRD
preplace inst microblaze_riscv_0_local_memory -pg 1 -lvl 4 -x 1420 -y 100 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 2 -x 460 -y 90 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -x 140 -y 170 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -x 460 -y 270 -defaultsOSRD
preplace inst axi_cdma_0 -pg 1 -lvl 3 -x 960 -y 280 -defaultsOSRD
preplace netloc axi_slv_req_aw_atop_1 1 0 3 NJ 530 NJ 530 NJ
preplace netloc clk_wiz_1_locked 1 1 1 260 180n
preplace netloc mdm_1_debug_sys_rst 1 0 3 20 100 280 20 640
preplace netloc microblaze_riscv_0_Clk 1 1 4 270 160 670 180 1260 180 1590
preplace netloc reset_rtl_0_1 1 0 2 NJ 250 NJ
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 2 680 190 1220J
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 1 640 120n
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 3 660 370 1280 400 1600
preplace netloc test_mode_1 1 0 3 NJ 510 NJ 510 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 N 160
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 5 1 N 180
preplace netloc axi_cdma_0_M_AXI 1 3 1 1220 270n
preplace netloc axi_uartlite_0_UART 1 5 2 NJ 300 NJ
preplace netloc diff_clock_rtl_0_1 1 0 1 NJ 160
preplace netloc dma_core_wrap_v_0_axi_mst 1 3 1 1270 260n
preplace netloc microblaze_riscv_0_M_AXI_DP 1 3 1 1230 110n
preplace netloc microblaze_riscv_0_debug 1 2 1 N 80
preplace netloc microblaze_riscv_0_dlmb_1 1 3 1 N 70
preplace netloc microblaze_riscv_0_ilmb_1 1 3 1 N 90
preplace netloc smartconnect_0_M00_AXI 1 2 3 690 380 NJ 380 1570
preplace netloc smartconnect_0_M01_AXI 1 4 1 1580 150n
preplace netloc smartconnect_0_M02_AXI 1 4 1 N 290
preplace netloc smartconnect_0_M03_AXI 1 2 3 700 390 NJ 390 1560
levelinfo -pg 1 0 140 460 960 1420 1740 1990 2120
pagesize -pg 1 -db -bbox -sgen -230 0 2340 950
"
}
{
   "da_axi4_cnt":"12",
   "da_board_cnt":"11",
   "da_bram_cntlr_cnt":"2",
   "da_clkrst_cnt":"12",
   "da_microblaze_riscv_cnt":"2"
}
