<stg><name>loop_imperfect</name>


<trans_list>

<trans id="663" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="2" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="122" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([400 x i32]* %matrix) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([400 x i32]* %row) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([400 x i32]* %col) nounwind, !map !17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([400 x i32]* %a) nounwind, !map !21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @loop_imperfect_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %a_addr = getelementptr [400 x i32]* %a, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %a_addr_1 = getelementptr [400 x i32]* %a, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %a_addr_2 = getelementptr [400 x i32]* %a, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_addr_2"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %a_addr_3 = getelementptr [400 x i32]* %a, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_addr_3"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %a_addr_4 = getelementptr [400 x i32]* %a, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_addr_4"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %a_addr_5 = getelementptr [400 x i32]* %a, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="a_addr_5"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %a_addr_6 = getelementptr [400 x i32]* %a, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="a_addr_6"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %a_addr_7 = getelementptr [400 x i32]* %a, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="a_addr_7"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %a_addr_8 = getelementptr [400 x i32]* %a, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="a_addr_8"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %a_addr_9 = getelementptr [400 x i32]* %a, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="a_addr_9"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %a_addr_10 = getelementptr [400 x i32]* %a, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="a_addr_10"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %a_addr_11 = getelementptr [400 x i32]* %a, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="a_addr_11"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %a_addr_12 = getelementptr [400 x i32]* %a, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="a_addr_12"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %a_addr_13 = getelementptr [400 x i32]* %a, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="a_addr_13"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %a_addr_14 = getelementptr [400 x i32]* %a, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="a_addr_14"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %a_addr_15 = getelementptr [400 x i32]* %a, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="a_addr_15"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %a_addr_16 = getelementptr [400 x i32]* %a, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="a_addr_16"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %a_addr_17 = getelementptr [400 x i32]* %a, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="a_addr_17"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %a_addr_18 = getelementptr [400 x i32]* %a, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="a_addr_18"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %a_addr_19 = getelementptr [400 x i32]* %a, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="a_addr_19"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %1

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %ptr_0 = phi i9 [ 0, %0 ], [ %ptr, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="ptr_0"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %k_0 = phi i5 [ 1, %0 ], [ %k, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %icmp_ln97 = icmp eq i5 %k_0, -12

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln97, label %2, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:3  %a_load = load i32* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="9">
<![CDATA[
hls_label_0:4  %zext_ln101 = zext i9 %ptr_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:5  %col_addr = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101

]]></Node>
<StgValue><ssdm name="col_addr"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:6  %col_load = load i32* %col_addr, align 4

]]></Node>
<StgValue><ssdm name="col_load"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:11  %row_addr = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101

]]></Node>
<StgValue><ssdm name="row_addr"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:12  %row_load = load i32* %row_addr, align 4

]]></Node>
<StgValue><ssdm name="row_load"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:18  %or_ln102 = or i9 %ptr_0, 1

]]></Node>
<StgValue><ssdm name="or_ln102"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="9">
<![CDATA[
hls_label_0:19  %zext_ln102 = zext i9 %or_ln102 to i10

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:20  %a_load_1 = load i32* %a_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="9">
<![CDATA[
hls_label_0:21  %zext_ln101_1 = zext i9 %or_ln102 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101_1"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:22  %col_addr_1 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="col_addr_1"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:23  %col_load_1 = load i32* %col_addr_1, align 4

]]></Node>
<StgValue><ssdm name="col_load_1"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:28  %row_addr_1 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="row_addr_1"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:29  %row_load_1 = load i32* %row_addr_1, align 4

]]></Node>
<StgValue><ssdm name="row_load_1"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:35  %add_ln102 = add i10 %zext_ln102, 1

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:51  %or_ln102_1 = or i9 %ptr_0, 3

]]></Node>
<StgValue><ssdm name="or_ln102_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="171" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:3  %a_load = load i32* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:6  %col_load = load i32* %col_addr, align 4

]]></Node>
<StgValue><ssdm name="col_load"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:7  %sext_ln101 = sext i32 %col_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln101"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:8  %matrix_addr = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101

]]></Node>
<StgValue><ssdm name="matrix_addr"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:9  %matrix_load = load i32* %matrix_addr, align 4

]]></Node>
<StgValue><ssdm name="matrix_load"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:12  %row_load = load i32* %row_addr, align 4

]]></Node>
<StgValue><ssdm name="row_load"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:13  %sext_ln101_1 = sext i32 %row_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_1"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:14  %matrix_addr_1 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_1

]]></Node>
<StgValue><ssdm name="matrix_addr_1"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:15  %matrix_load_1 = load i32* %matrix_addr_1, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_1"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:20  %a_load_1 = load i32* %a_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:23  %col_load_1 = load i32* %col_addr_1, align 4

]]></Node>
<StgValue><ssdm name="col_load_1"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:29  %row_load_1 = load i32* %row_addr_1, align 4

]]></Node>
<StgValue><ssdm name="row_load_1"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:30  %sext_ln101_3 = sext i32 %row_load_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_3"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:31  %matrix_addr_3 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_3

]]></Node>
<StgValue><ssdm name="matrix_addr_3"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:36  %a_load_2 = load i32* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:37  %zext_ln101_2 = zext i10 %add_ln102 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101_2"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:38  %col_addr_2 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_2

]]></Node>
<StgValue><ssdm name="col_addr_2"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:39  %col_load_2 = load i32* %col_addr_2, align 4

]]></Node>
<StgValue><ssdm name="col_load_2"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:44  %row_addr_2 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_2

]]></Node>
<StgValue><ssdm name="row_addr_2"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:45  %row_load_2 = load i32* %row_addr_2, align 4

]]></Node>
<StgValue><ssdm name="row_load_2"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="9">
<![CDATA[
hls_label_0:52  %zext_ln102_1 = zext i9 %or_ln102_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln102_1"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:53  %a_load_3 = load i32* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="9">
<![CDATA[
hls_label_0:54  %zext_ln101_3 = zext i9 %or_ln102_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101_3"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:55  %col_addr_3 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_3

]]></Node>
<StgValue><ssdm name="col_addr_3"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:56  %col_load_3 = load i32* %col_addr_3, align 4

]]></Node>
<StgValue><ssdm name="col_load_3"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:61  %row_addr_3 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_3

]]></Node>
<StgValue><ssdm name="row_addr_3"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:62  %row_load_3 = load i32* %row_addr_3, align 4

]]></Node>
<StgValue><ssdm name="row_load_3"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:68  %add_ln102_1 = add i10 %zext_ln102_1, 1

]]></Node>
<StgValue><ssdm name="add_ln102_1"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:84  %add_ln102_2 = add i10 %zext_ln102_1, 2

]]></Node>
<StgValue><ssdm name="add_ln102_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="200" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:9  %matrix_load = load i32* %matrix_addr, align 4

]]></Node>
<StgValue><ssdm name="matrix_load"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:10  %mul_ln101 = mul nsw i32 %a_load, %matrix_load

]]></Node>
<StgValue><ssdm name="mul_ln101"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:15  %matrix_load_1 = load i32* %matrix_addr_1, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_1"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:36  %a_load_2 = load i32* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:39  %col_load_2 = load i32* %col_addr_2, align 4

]]></Node>
<StgValue><ssdm name="col_load_2"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:45  %row_load_2 = load i32* %row_addr_2, align 4

]]></Node>
<StgValue><ssdm name="row_load_2"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:46  %sext_ln101_5 = sext i32 %row_load_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_5"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:47  %matrix_addr_5 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_5

]]></Node>
<StgValue><ssdm name="matrix_addr_5"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:53  %a_load_3 = load i32* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:56  %col_load_3 = load i32* %col_addr_3, align 4

]]></Node>
<StgValue><ssdm name="col_load_3"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:62  %row_load_3 = load i32* %row_addr_3, align 4

]]></Node>
<StgValue><ssdm name="row_load_3"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:63  %sext_ln101_7 = sext i32 %row_load_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_7"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:64  %matrix_addr_7 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_7

]]></Node>
<StgValue><ssdm name="matrix_addr_7"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:69  %a_load_4 = load i32* %a_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:70  %zext_ln101_4 = zext i10 %add_ln102_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101_4"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:71  %col_addr_4 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_4

]]></Node>
<StgValue><ssdm name="col_addr_4"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:72  %col_load_4 = load i32* %col_addr_4, align 4

]]></Node>
<StgValue><ssdm name="col_load_4"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:77  %row_addr_4 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_4

]]></Node>
<StgValue><ssdm name="row_addr_4"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:78  %row_load_4 = load i32* %row_addr_4, align 4

]]></Node>
<StgValue><ssdm name="row_load_4"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:85  %a_load_5 = load i32* %a_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:86  %zext_ln101_5 = zext i10 %add_ln102_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101_5"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:87  %col_addr_5 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_5

]]></Node>
<StgValue><ssdm name="col_addr_5"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:88  %col_load_5 = load i32* %col_addr_5, align 4

]]></Node>
<StgValue><ssdm name="col_load_5"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:93  %row_addr_5 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_5

]]></Node>
<StgValue><ssdm name="row_addr_5"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:94  %row_load_5 = load i32* %row_addr_5, align 4

]]></Node>
<StgValue><ssdm name="row_load_5"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:100  %add_ln102_3 = add i10 %zext_ln102_1, 3

]]></Node>
<StgValue><ssdm name="add_ln102_3"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:116  %add_ln102_4 = add i10 %zext_ln102_1, 4

]]></Node>
<StgValue><ssdm name="add_ln102_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="227" st_id="5" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:10  %mul_ln101 = mul nsw i32 %a_load, %matrix_load

]]></Node>
<StgValue><ssdm name="mul_ln101"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:69  %a_load_4 = load i32* %a_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:72  %col_load_4 = load i32* %col_addr_4, align 4

]]></Node>
<StgValue><ssdm name="col_load_4"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:78  %row_load_4 = load i32* %row_addr_4, align 4

]]></Node>
<StgValue><ssdm name="row_load_4"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:79  %sext_ln101_9 = sext i32 %row_load_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_9"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:80  %matrix_addr_9 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_9

]]></Node>
<StgValue><ssdm name="matrix_addr_9"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:85  %a_load_5 = load i32* %a_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:88  %col_load_5 = load i32* %col_addr_5, align 4

]]></Node>
<StgValue><ssdm name="col_load_5"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:94  %row_load_5 = load i32* %row_addr_5, align 4

]]></Node>
<StgValue><ssdm name="row_load_5"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:95  %sext_ln101_11 = sext i32 %row_load_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_11"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:96  %matrix_addr_11 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_11

]]></Node>
<StgValue><ssdm name="matrix_addr_11"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:101  %a_load_6 = load i32* %a_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:102  %zext_ln101_6 = zext i10 %add_ln102_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101_6"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:103  %col_addr_6 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_6

]]></Node>
<StgValue><ssdm name="col_addr_6"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:104  %col_load_6 = load i32* %col_addr_6, align 4

]]></Node>
<StgValue><ssdm name="col_load_6"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:109  %row_addr_6 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_6

]]></Node>
<StgValue><ssdm name="row_addr_6"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:110  %row_load_6 = load i32* %row_addr_6, align 4

]]></Node>
<StgValue><ssdm name="row_load_6"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:117  %a_load_7 = load i32* %a_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:118  %zext_ln101_7 = zext i10 %add_ln102_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101_7"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:119  %col_addr_7 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_7

]]></Node>
<StgValue><ssdm name="col_addr_7"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:120  %col_load_7 = load i32* %col_addr_7, align 4

]]></Node>
<StgValue><ssdm name="col_load_7"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:125  %row_addr_7 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_7

]]></Node>
<StgValue><ssdm name="row_addr_7"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:126  %row_load_7 = load i32* %row_addr_7, align 4

]]></Node>
<StgValue><ssdm name="row_load_7"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:132  %add_ln102_5 = add i10 %zext_ln102_1, 5

]]></Node>
<StgValue><ssdm name="add_ln102_5"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:148  %add_ln102_6 = add i10 %zext_ln102_1, 6

]]></Node>
<StgValue><ssdm name="add_ln102_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="252" st_id="6" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:10  %mul_ln101 = mul nsw i32 %a_load, %matrix_load

]]></Node>
<StgValue><ssdm name="mul_ln101"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:101  %a_load_6 = load i32* %a_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:104  %col_load_6 = load i32* %col_addr_6, align 4

]]></Node>
<StgValue><ssdm name="col_load_6"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:110  %row_load_6 = load i32* %row_addr_6, align 4

]]></Node>
<StgValue><ssdm name="row_load_6"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:111  %sext_ln101_13 = sext i32 %row_load_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_13"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:112  %matrix_addr_13 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_13

]]></Node>
<StgValue><ssdm name="matrix_addr_13"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:117  %a_load_7 = load i32* %a_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:120  %col_load_7 = load i32* %col_addr_7, align 4

]]></Node>
<StgValue><ssdm name="col_load_7"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:126  %row_load_7 = load i32* %row_addr_7, align 4

]]></Node>
<StgValue><ssdm name="row_load_7"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:127  %sext_ln101_15 = sext i32 %row_load_7 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_15"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:128  %matrix_addr_15 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_15

]]></Node>
<StgValue><ssdm name="matrix_addr_15"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:133  %a_load_8 = load i32* %a_addr_8, align 4

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:134  %zext_ln101_8 = zext i10 %add_ln102_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101_8"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:135  %col_addr_8 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_8

]]></Node>
<StgValue><ssdm name="col_addr_8"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:136  %col_load_8 = load i32* %col_addr_8, align 4

]]></Node>
<StgValue><ssdm name="col_load_8"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:141  %row_addr_8 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_8

]]></Node>
<StgValue><ssdm name="row_addr_8"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:142  %row_load_8 = load i32* %row_addr_8, align 4

]]></Node>
<StgValue><ssdm name="row_load_8"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:149  %a_load_9 = load i32* %a_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:150  %zext_ln101_9 = zext i10 %add_ln102_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101_9"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:151  %col_addr_9 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_9

]]></Node>
<StgValue><ssdm name="col_addr_9"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:152  %col_load_9 = load i32* %col_addr_9, align 4

]]></Node>
<StgValue><ssdm name="col_load_9"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:157  %row_addr_9 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_9

]]></Node>
<StgValue><ssdm name="row_addr_9"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:158  %row_load_9 = load i32* %row_addr_9, align 4

]]></Node>
<StgValue><ssdm name="row_load_9"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:164  %add_ln102_7 = add i10 %zext_ln102_1, 7

]]></Node>
<StgValue><ssdm name="add_ln102_7"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:180  %add_ln102_8 = add i10 %zext_ln102_1, 8

]]></Node>
<StgValue><ssdm name="add_ln102_8"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="277" st_id="7" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:10  %mul_ln101 = mul nsw i32 %a_load, %matrix_load

]]></Node>
<StgValue><ssdm name="mul_ln101"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:133  %a_load_8 = load i32* %a_addr_8, align 4

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:136  %col_load_8 = load i32* %col_addr_8, align 4

]]></Node>
<StgValue><ssdm name="col_load_8"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:142  %row_load_8 = load i32* %row_addr_8, align 4

]]></Node>
<StgValue><ssdm name="row_load_8"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:143  %sext_ln101_17 = sext i32 %row_load_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_17"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:144  %matrix_addr_17 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_17

]]></Node>
<StgValue><ssdm name="matrix_addr_17"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:149  %a_load_9 = load i32* %a_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:152  %col_load_9 = load i32* %col_addr_9, align 4

]]></Node>
<StgValue><ssdm name="col_load_9"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:158  %row_load_9 = load i32* %row_addr_9, align 4

]]></Node>
<StgValue><ssdm name="row_load_9"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:159  %sext_ln101_19 = sext i32 %row_load_9 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_19"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:160  %matrix_addr_19 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_19

]]></Node>
<StgValue><ssdm name="matrix_addr_19"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:165  %a_load_10 = load i32* %a_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:166  %zext_ln101_10 = zext i10 %add_ln102_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101_10"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:167  %col_addr_10 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_10

]]></Node>
<StgValue><ssdm name="col_addr_10"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:168  %col_load_10 = load i32* %col_addr_10, align 4

]]></Node>
<StgValue><ssdm name="col_load_10"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:173  %row_addr_10 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_10

]]></Node>
<StgValue><ssdm name="row_addr_10"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:174  %row_load_10 = load i32* %row_addr_10, align 4

]]></Node>
<StgValue><ssdm name="row_load_10"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:181  %a_load_11 = load i32* %a_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:182  %zext_ln101_11 = zext i10 %add_ln102_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101_11"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:183  %col_addr_11 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_11

]]></Node>
<StgValue><ssdm name="col_addr_11"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:184  %col_load_11 = load i32* %col_addr_11, align 4

]]></Node>
<StgValue><ssdm name="col_load_11"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:189  %row_addr_11 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_11

]]></Node>
<StgValue><ssdm name="row_addr_11"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:190  %row_load_11 = load i32* %row_addr_11, align 4

]]></Node>
<StgValue><ssdm name="row_load_11"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:196  %add_ln102_9 = add i10 %zext_ln102_1, 9

]]></Node>
<StgValue><ssdm name="add_ln102_9"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:212  %add_ln102_10 = add i10 %zext_ln102_1, 10

]]></Node>
<StgValue><ssdm name="add_ln102_10"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="302" st_id="8" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:10  %mul_ln101 = mul nsw i32 %a_load, %matrix_load

]]></Node>
<StgValue><ssdm name="mul_ln101"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:16  %add_ln101 = add nsw i32 %matrix_load_1, %mul_ln101

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:17  store i32 %add_ln101, i32* %matrix_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:165  %a_load_10 = load i32* %a_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:168  %col_load_10 = load i32* %col_addr_10, align 4

]]></Node>
<StgValue><ssdm name="col_load_10"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:174  %row_load_10 = load i32* %row_addr_10, align 4

]]></Node>
<StgValue><ssdm name="row_load_10"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:175  %sext_ln101_21 = sext i32 %row_load_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_21"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:176  %matrix_addr_21 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_21

]]></Node>
<StgValue><ssdm name="matrix_addr_21"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:181  %a_load_11 = load i32* %a_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:184  %col_load_11 = load i32* %col_addr_11, align 4

]]></Node>
<StgValue><ssdm name="col_load_11"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:190  %row_load_11 = load i32* %row_addr_11, align 4

]]></Node>
<StgValue><ssdm name="row_load_11"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:191  %sext_ln101_23 = sext i32 %row_load_11 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_23"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:192  %matrix_addr_23 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_23

]]></Node>
<StgValue><ssdm name="matrix_addr_23"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:197  %a_load_12 = load i32* %a_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:198  %zext_ln101_12 = zext i10 %add_ln102_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101_12"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:199  %col_addr_12 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_12

]]></Node>
<StgValue><ssdm name="col_addr_12"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:200  %col_load_12 = load i32* %col_addr_12, align 4

]]></Node>
<StgValue><ssdm name="col_load_12"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:205  %row_addr_12 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_12

]]></Node>
<StgValue><ssdm name="row_addr_12"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:206  %row_load_12 = load i32* %row_addr_12, align 4

]]></Node>
<StgValue><ssdm name="row_load_12"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:213  %a_load_13 = load i32* %a_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_load_13"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:214  %zext_ln101_13 = zext i10 %add_ln102_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101_13"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:215  %col_addr_13 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_13

]]></Node>
<StgValue><ssdm name="col_addr_13"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:216  %col_load_13 = load i32* %col_addr_13, align 4

]]></Node>
<StgValue><ssdm name="col_load_13"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:221  %row_addr_13 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_13

]]></Node>
<StgValue><ssdm name="row_addr_13"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:222  %row_load_13 = load i32* %row_addr_13, align 4

]]></Node>
<StgValue><ssdm name="row_load_13"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:228  %add_ln102_11 = add i10 %zext_ln102_1, 11

]]></Node>
<StgValue><ssdm name="add_ln102_11"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:244  %add_ln102_12 = add i10 %zext_ln102_1, 12

]]></Node>
<StgValue><ssdm name="add_ln102_12"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="329" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:24  %sext_ln101_2 = sext i32 %col_load_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_2"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:25  %matrix_addr_2 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_2

]]></Node>
<StgValue><ssdm name="matrix_addr_2"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:26  %matrix_load_20 = load i32* %matrix_addr_2, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_20"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:32  %matrix_load_21 = load i32* %matrix_addr_3, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_21"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:197  %a_load_12 = load i32* %a_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:200  %col_load_12 = load i32* %col_addr_12, align 4

]]></Node>
<StgValue><ssdm name="col_load_12"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:206  %row_load_12 = load i32* %row_addr_12, align 4

]]></Node>
<StgValue><ssdm name="row_load_12"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:207  %sext_ln101_25 = sext i32 %row_load_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_25"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:208  %matrix_addr_25 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_25

]]></Node>
<StgValue><ssdm name="matrix_addr_25"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:213  %a_load_13 = load i32* %a_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_load_13"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:216  %col_load_13 = load i32* %col_addr_13, align 4

]]></Node>
<StgValue><ssdm name="col_load_13"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:222  %row_load_13 = load i32* %row_addr_13, align 4

]]></Node>
<StgValue><ssdm name="row_load_13"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:223  %sext_ln101_27 = sext i32 %row_load_13 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_27"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:224  %matrix_addr_27 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_27

]]></Node>
<StgValue><ssdm name="matrix_addr_27"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:229  %a_load_14 = load i32* %a_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_load_14"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:230  %zext_ln101_14 = zext i10 %add_ln102_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101_14"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:231  %col_addr_14 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_14

]]></Node>
<StgValue><ssdm name="col_addr_14"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:232  %col_load_14 = load i32* %col_addr_14, align 4

]]></Node>
<StgValue><ssdm name="col_load_14"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:237  %row_addr_14 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_14

]]></Node>
<StgValue><ssdm name="row_addr_14"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:238  %row_load_14 = load i32* %row_addr_14, align 4

]]></Node>
<StgValue><ssdm name="row_load_14"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:245  %a_load_15 = load i32* %a_addr_15, align 4

]]></Node>
<StgValue><ssdm name="a_load_15"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:246  %zext_ln101_15 = zext i10 %add_ln102_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101_15"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:247  %col_addr_15 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_15

]]></Node>
<StgValue><ssdm name="col_addr_15"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:248  %col_load_15 = load i32* %col_addr_15, align 4

]]></Node>
<StgValue><ssdm name="col_load_15"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:253  %row_addr_15 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_15

]]></Node>
<StgValue><ssdm name="row_addr_15"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:254  %row_load_15 = load i32* %row_addr_15, align 4

]]></Node>
<StgValue><ssdm name="row_load_15"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:260  %add_ln102_13 = add i10 %zext_ln102_1, 13

]]></Node>
<StgValue><ssdm name="add_ln102_13"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:276  %add_ln102_14 = add i10 %zext_ln102_1, 14

]]></Node>
<StgValue><ssdm name="add_ln102_14"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="357" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:26  %matrix_load_20 = load i32* %matrix_addr_2, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_20"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:27  %mul_ln101_1 = mul nsw i32 %a_load_1, %matrix_load_20

]]></Node>
<StgValue><ssdm name="mul_ln101_1"/></StgValue>
</operation>

<operation id="359" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:32  %matrix_load_21 = load i32* %matrix_addr_3, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_21"/></StgValue>
</operation>

<operation id="360" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:229  %a_load_14 = load i32* %a_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_load_14"/></StgValue>
</operation>

<operation id="361" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:232  %col_load_14 = load i32* %col_addr_14, align 4

]]></Node>
<StgValue><ssdm name="col_load_14"/></StgValue>
</operation>

<operation id="362" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:238  %row_load_14 = load i32* %row_addr_14, align 4

]]></Node>
<StgValue><ssdm name="row_load_14"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:239  %sext_ln101_29 = sext i32 %row_load_14 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_29"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:240  %matrix_addr_29 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_29

]]></Node>
<StgValue><ssdm name="matrix_addr_29"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:245  %a_load_15 = load i32* %a_addr_15, align 4

]]></Node>
<StgValue><ssdm name="a_load_15"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:248  %col_load_15 = load i32* %col_addr_15, align 4

]]></Node>
<StgValue><ssdm name="col_load_15"/></StgValue>
</operation>

<operation id="367" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:254  %row_load_15 = load i32* %row_addr_15, align 4

]]></Node>
<StgValue><ssdm name="row_load_15"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:255  %sext_ln101_31 = sext i32 %row_load_15 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_31"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:256  %matrix_addr_31 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_31

]]></Node>
<StgValue><ssdm name="matrix_addr_31"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:261  %a_load_16 = load i32* %a_addr_16, align 4

]]></Node>
<StgValue><ssdm name="a_load_16"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:262  %zext_ln101_16 = zext i10 %add_ln102_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101_16"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:263  %col_addr_16 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_16

]]></Node>
<StgValue><ssdm name="col_addr_16"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:264  %col_load_16 = load i32* %col_addr_16, align 4

]]></Node>
<StgValue><ssdm name="col_load_16"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:269  %row_addr_16 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_16

]]></Node>
<StgValue><ssdm name="row_addr_16"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:270  %row_load_16 = load i32* %row_addr_16, align 4

]]></Node>
<StgValue><ssdm name="row_load_16"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:277  %a_load_17 = load i32* %a_addr_17, align 4

]]></Node>
<StgValue><ssdm name="a_load_17"/></StgValue>
</operation>

<operation id="377" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:278  %zext_ln101_17 = zext i10 %add_ln102_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101_17"/></StgValue>
</operation>

<operation id="378" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:279  %col_addr_17 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_17

]]></Node>
<StgValue><ssdm name="col_addr_17"/></StgValue>
</operation>

<operation id="379" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:280  %col_load_17 = load i32* %col_addr_17, align 4

]]></Node>
<StgValue><ssdm name="col_load_17"/></StgValue>
</operation>

<operation id="380" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:285  %row_addr_17 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_17

]]></Node>
<StgValue><ssdm name="row_addr_17"/></StgValue>
</operation>

<operation id="381" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:286  %row_load_17 = load i32* %row_addr_17, align 4

]]></Node>
<StgValue><ssdm name="row_load_17"/></StgValue>
</operation>

<operation id="382" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:292  %add_ln102_15 = add i10 %zext_ln102_1, 15

]]></Node>
<StgValue><ssdm name="add_ln102_15"/></StgValue>
</operation>

<operation id="383" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:308  %add_ln102_16 = add i10 %zext_ln102_1, 16

]]></Node>
<StgValue><ssdm name="add_ln102_16"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="384" st_id="11" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:27  %mul_ln101_1 = mul nsw i32 %a_load_1, %matrix_load_20

]]></Node>
<StgValue><ssdm name="mul_ln101_1"/></StgValue>
</operation>

<operation id="385" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:261  %a_load_16 = load i32* %a_addr_16, align 4

]]></Node>
<StgValue><ssdm name="a_load_16"/></StgValue>
</operation>

<operation id="386" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:264  %col_load_16 = load i32* %col_addr_16, align 4

]]></Node>
<StgValue><ssdm name="col_load_16"/></StgValue>
</operation>

<operation id="387" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:270  %row_load_16 = load i32* %row_addr_16, align 4

]]></Node>
<StgValue><ssdm name="row_load_16"/></StgValue>
</operation>

<operation id="388" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:271  %sext_ln101_33 = sext i32 %row_load_16 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_33"/></StgValue>
</operation>

<operation id="389" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:272  %matrix_addr_33 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_33

]]></Node>
<StgValue><ssdm name="matrix_addr_33"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:277  %a_load_17 = load i32* %a_addr_17, align 4

]]></Node>
<StgValue><ssdm name="a_load_17"/></StgValue>
</operation>

<operation id="391" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:280  %col_load_17 = load i32* %col_addr_17, align 4

]]></Node>
<StgValue><ssdm name="col_load_17"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:286  %row_load_17 = load i32* %row_addr_17, align 4

]]></Node>
<StgValue><ssdm name="row_load_17"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:287  %sext_ln101_35 = sext i32 %row_load_17 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_35"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:288  %matrix_addr_35 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_35

]]></Node>
<StgValue><ssdm name="matrix_addr_35"/></StgValue>
</operation>

<operation id="395" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:293  %a_load_18 = load i32* %a_addr_18, align 4

]]></Node>
<StgValue><ssdm name="a_load_18"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:294  %zext_ln101_18 = zext i10 %add_ln102_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101_18"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:295  %col_addr_18 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_18

]]></Node>
<StgValue><ssdm name="col_addr_18"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:296  %col_load_18 = load i32* %col_addr_18, align 4

]]></Node>
<StgValue><ssdm name="col_load_18"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:301  %row_addr_18 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_18

]]></Node>
<StgValue><ssdm name="row_addr_18"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:302  %row_load_18 = load i32* %row_addr_18, align 4

]]></Node>
<StgValue><ssdm name="row_load_18"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:309  %a_load_19 = load i32* %a_addr_19, align 4

]]></Node>
<StgValue><ssdm name="a_load_19"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:310  %zext_ln101_19 = zext i10 %add_ln102_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln101_19"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:311  %col_addr_19 = getelementptr [400 x i32]* %col, i64 0, i64 %zext_ln101_19

]]></Node>
<StgValue><ssdm name="col_addr_19"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:312  %col_load_19 = load i32* %col_addr_19, align 4

]]></Node>
<StgValue><ssdm name="col_load_19"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:317  %row_addr_19 = getelementptr [400 x i32]* %row, i64 0, i64 %zext_ln101_19

]]></Node>
<StgValue><ssdm name="row_addr_19"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:318  %row_load_19 = load i32* %row_addr_19, align 4

]]></Node>
<StgValue><ssdm name="row_load_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="407" st_id="12" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:27  %mul_ln101_1 = mul nsw i32 %a_load_1, %matrix_load_20

]]></Node>
<StgValue><ssdm name="mul_ln101_1"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:293  %a_load_18 = load i32* %a_addr_18, align 4

]]></Node>
<StgValue><ssdm name="a_load_18"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:296  %col_load_18 = load i32* %col_addr_18, align 4

]]></Node>
<StgValue><ssdm name="col_load_18"/></StgValue>
</operation>

<operation id="410" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:302  %row_load_18 = load i32* %row_addr_18, align 4

]]></Node>
<StgValue><ssdm name="row_load_18"/></StgValue>
</operation>

<operation id="411" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:303  %sext_ln101_37 = sext i32 %row_load_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_37"/></StgValue>
</operation>

<operation id="412" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:304  %matrix_addr_37 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_37

]]></Node>
<StgValue><ssdm name="matrix_addr_37"/></StgValue>
</operation>

<operation id="413" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:309  %a_load_19 = load i32* %a_addr_19, align 4

]]></Node>
<StgValue><ssdm name="a_load_19"/></StgValue>
</operation>

<operation id="414" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:312  %col_load_19 = load i32* %col_addr_19, align 4

]]></Node>
<StgValue><ssdm name="col_load_19"/></StgValue>
</operation>

<operation id="415" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="9">
<![CDATA[
hls_label_0:318  %row_load_19 = load i32* %row_addr_19, align 4

]]></Node>
<StgValue><ssdm name="row_load_19"/></StgValue>
</operation>

<operation id="416" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:319  %sext_ln101_39 = sext i32 %row_load_19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_39"/></StgValue>
</operation>

<operation id="417" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:320  %matrix_addr_39 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_39

]]></Node>
<StgValue><ssdm name="matrix_addr_39"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="418" st_id="13" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:27  %mul_ln101_1 = mul nsw i32 %a_load_1, %matrix_load_20

]]></Node>
<StgValue><ssdm name="mul_ln101_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="419" st_id="14" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:27  %mul_ln101_1 = mul nsw i32 %a_load_1, %matrix_load_20

]]></Node>
<StgValue><ssdm name="mul_ln101_1"/></StgValue>
</operation>

<operation id="420" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:33  %add_ln101_1 = add nsw i32 %matrix_load_21, %mul_ln101_1

]]></Node>
<StgValue><ssdm name="add_ln101_1"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:34  store i32 %add_ln101_1, i32* %matrix_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="422" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:40  %sext_ln101_4 = sext i32 %col_load_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_4"/></StgValue>
</operation>

<operation id="423" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:41  %matrix_addr_4 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_4

]]></Node>
<StgValue><ssdm name="matrix_addr_4"/></StgValue>
</operation>

<operation id="424" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:42  %matrix_load_2 = load i32* %matrix_addr_4, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_2"/></StgValue>
</operation>

<operation id="425" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:48  %matrix_load_22 = load i32* %matrix_addr_5, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_22"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="426" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:42  %matrix_load_2 = load i32* %matrix_addr_4, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_2"/></StgValue>
</operation>

<operation id="427" st_id="16" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:43  %mul_ln101_2 = mul nsw i32 %a_load_2, %matrix_load_2

]]></Node>
<StgValue><ssdm name="mul_ln101_2"/></StgValue>
</operation>

<operation id="428" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:48  %matrix_load_22 = load i32* %matrix_addr_5, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_22"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="429" st_id="17" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:43  %mul_ln101_2 = mul nsw i32 %a_load_2, %matrix_load_2

]]></Node>
<StgValue><ssdm name="mul_ln101_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="430" st_id="18" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:43  %mul_ln101_2 = mul nsw i32 %a_load_2, %matrix_load_2

]]></Node>
<StgValue><ssdm name="mul_ln101_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="431" st_id="19" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:43  %mul_ln101_2 = mul nsw i32 %a_load_2, %matrix_load_2

]]></Node>
<StgValue><ssdm name="mul_ln101_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="432" st_id="20" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:43  %mul_ln101_2 = mul nsw i32 %a_load_2, %matrix_load_2

]]></Node>
<StgValue><ssdm name="mul_ln101_2"/></StgValue>
</operation>

<operation id="433" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:49  %add_ln101_2 = add nsw i32 %matrix_load_22, %mul_ln101_2

]]></Node>
<StgValue><ssdm name="add_ln101_2"/></StgValue>
</operation>

<operation id="434" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:50  store i32 %add_ln101_2, i32* %matrix_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="435" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:57  %sext_ln101_6 = sext i32 %col_load_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_6"/></StgValue>
</operation>

<operation id="436" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:58  %matrix_addr_6 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_6

]]></Node>
<StgValue><ssdm name="matrix_addr_6"/></StgValue>
</operation>

<operation id="437" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:59  %matrix_load_3 = load i32* %matrix_addr_6, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_3"/></StgValue>
</operation>

<operation id="438" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:65  %matrix_load_23 = load i32* %matrix_addr_7, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_23"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="439" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:59  %matrix_load_3 = load i32* %matrix_addr_6, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_3"/></StgValue>
</operation>

<operation id="440" st_id="22" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:60  %mul_ln101_3 = mul nsw i32 %a_load_3, %matrix_load_3

]]></Node>
<StgValue><ssdm name="mul_ln101_3"/></StgValue>
</operation>

<operation id="441" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:65  %matrix_load_23 = load i32* %matrix_addr_7, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_23"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="442" st_id="23" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:60  %mul_ln101_3 = mul nsw i32 %a_load_3, %matrix_load_3

]]></Node>
<StgValue><ssdm name="mul_ln101_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="443" st_id="24" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:60  %mul_ln101_3 = mul nsw i32 %a_load_3, %matrix_load_3

]]></Node>
<StgValue><ssdm name="mul_ln101_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="444" st_id="25" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:60  %mul_ln101_3 = mul nsw i32 %a_load_3, %matrix_load_3

]]></Node>
<StgValue><ssdm name="mul_ln101_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="445" st_id="26" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:60  %mul_ln101_3 = mul nsw i32 %a_load_3, %matrix_load_3

]]></Node>
<StgValue><ssdm name="mul_ln101_3"/></StgValue>
</operation>

<operation id="446" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:66  %add_ln101_3 = add nsw i32 %matrix_load_23, %mul_ln101_3

]]></Node>
<StgValue><ssdm name="add_ln101_3"/></StgValue>
</operation>

<operation id="447" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:67  store i32 %add_ln101_3, i32* %matrix_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="448" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:73  %sext_ln101_8 = sext i32 %col_load_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_8"/></StgValue>
</operation>

<operation id="449" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:74  %matrix_addr_8 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_8

]]></Node>
<StgValue><ssdm name="matrix_addr_8"/></StgValue>
</operation>

<operation id="450" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:75  %matrix_load_4 = load i32* %matrix_addr_8, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_4"/></StgValue>
</operation>

<operation id="451" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:81  %matrix_load_24 = load i32* %matrix_addr_9, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_24"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="452" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:75  %matrix_load_4 = load i32* %matrix_addr_8, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_4"/></StgValue>
</operation>

<operation id="453" st_id="28" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:76  %mul_ln101_4 = mul nsw i32 %a_load_4, %matrix_load_4

]]></Node>
<StgValue><ssdm name="mul_ln101_4"/></StgValue>
</operation>

<operation id="454" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:81  %matrix_load_24 = load i32* %matrix_addr_9, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_24"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="455" st_id="29" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:76  %mul_ln101_4 = mul nsw i32 %a_load_4, %matrix_load_4

]]></Node>
<StgValue><ssdm name="mul_ln101_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="456" st_id="30" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:76  %mul_ln101_4 = mul nsw i32 %a_load_4, %matrix_load_4

]]></Node>
<StgValue><ssdm name="mul_ln101_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="457" st_id="31" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:76  %mul_ln101_4 = mul nsw i32 %a_load_4, %matrix_load_4

]]></Node>
<StgValue><ssdm name="mul_ln101_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="458" st_id="32" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:76  %mul_ln101_4 = mul nsw i32 %a_load_4, %matrix_load_4

]]></Node>
<StgValue><ssdm name="mul_ln101_4"/></StgValue>
</operation>

<operation id="459" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:82  %add_ln101_4 = add nsw i32 %matrix_load_24, %mul_ln101_4

]]></Node>
<StgValue><ssdm name="add_ln101_4"/></StgValue>
</operation>

<operation id="460" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:83  store i32 %add_ln101_4, i32* %matrix_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="461" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:89  %sext_ln101_10 = sext i32 %col_load_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_10"/></StgValue>
</operation>

<operation id="462" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:90  %matrix_addr_10 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_10

]]></Node>
<StgValue><ssdm name="matrix_addr_10"/></StgValue>
</operation>

<operation id="463" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:91  %matrix_load_5 = load i32* %matrix_addr_10, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_5"/></StgValue>
</operation>

<operation id="464" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:97  %matrix_load_25 = load i32* %matrix_addr_11, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_25"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="465" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:91  %matrix_load_5 = load i32* %matrix_addr_10, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_5"/></StgValue>
</operation>

<operation id="466" st_id="34" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:92  %mul_ln101_5 = mul nsw i32 %a_load_5, %matrix_load_5

]]></Node>
<StgValue><ssdm name="mul_ln101_5"/></StgValue>
</operation>

<operation id="467" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:97  %matrix_load_25 = load i32* %matrix_addr_11, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_25"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="468" st_id="35" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:92  %mul_ln101_5 = mul nsw i32 %a_load_5, %matrix_load_5

]]></Node>
<StgValue><ssdm name="mul_ln101_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="469" st_id="36" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:92  %mul_ln101_5 = mul nsw i32 %a_load_5, %matrix_load_5

]]></Node>
<StgValue><ssdm name="mul_ln101_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="470" st_id="37" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:92  %mul_ln101_5 = mul nsw i32 %a_load_5, %matrix_load_5

]]></Node>
<StgValue><ssdm name="mul_ln101_5"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="471" st_id="38" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:92  %mul_ln101_5 = mul nsw i32 %a_load_5, %matrix_load_5

]]></Node>
<StgValue><ssdm name="mul_ln101_5"/></StgValue>
</operation>

<operation id="472" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:98  %add_ln101_5 = add nsw i32 %matrix_load_25, %mul_ln101_5

]]></Node>
<StgValue><ssdm name="add_ln101_5"/></StgValue>
</operation>

<operation id="473" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:99  store i32 %add_ln101_5, i32* %matrix_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="474" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:105  %sext_ln101_12 = sext i32 %col_load_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_12"/></StgValue>
</operation>

<operation id="475" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:106  %matrix_addr_12 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_12

]]></Node>
<StgValue><ssdm name="matrix_addr_12"/></StgValue>
</operation>

<operation id="476" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:107  %matrix_load_6 = load i32* %matrix_addr_12, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_6"/></StgValue>
</operation>

<operation id="477" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:113  %matrix_load_26 = load i32* %matrix_addr_13, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_26"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="478" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:107  %matrix_load_6 = load i32* %matrix_addr_12, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_6"/></StgValue>
</operation>

<operation id="479" st_id="40" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:108  %mul_ln101_6 = mul nsw i32 %a_load_6, %matrix_load_6

]]></Node>
<StgValue><ssdm name="mul_ln101_6"/></StgValue>
</operation>

<operation id="480" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:113  %matrix_load_26 = load i32* %matrix_addr_13, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_26"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="481" st_id="41" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:108  %mul_ln101_6 = mul nsw i32 %a_load_6, %matrix_load_6

]]></Node>
<StgValue><ssdm name="mul_ln101_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="482" st_id="42" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:108  %mul_ln101_6 = mul nsw i32 %a_load_6, %matrix_load_6

]]></Node>
<StgValue><ssdm name="mul_ln101_6"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="483" st_id="43" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:108  %mul_ln101_6 = mul nsw i32 %a_load_6, %matrix_load_6

]]></Node>
<StgValue><ssdm name="mul_ln101_6"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="484" st_id="44" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:108  %mul_ln101_6 = mul nsw i32 %a_load_6, %matrix_load_6

]]></Node>
<StgValue><ssdm name="mul_ln101_6"/></StgValue>
</operation>

<operation id="485" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:114  %add_ln101_6 = add nsw i32 %matrix_load_26, %mul_ln101_6

]]></Node>
<StgValue><ssdm name="add_ln101_6"/></StgValue>
</operation>

<operation id="486" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:115  store i32 %add_ln101_6, i32* %matrix_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="487" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:121  %sext_ln101_14 = sext i32 %col_load_7 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_14"/></StgValue>
</operation>

<operation id="488" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:122  %matrix_addr_14 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_14

]]></Node>
<StgValue><ssdm name="matrix_addr_14"/></StgValue>
</operation>

<operation id="489" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:123  %matrix_load_7 = load i32* %matrix_addr_14, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_7"/></StgValue>
</operation>

<operation id="490" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:129  %matrix_load_27 = load i32* %matrix_addr_15, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_27"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="491" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:123  %matrix_load_7 = load i32* %matrix_addr_14, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_7"/></StgValue>
</operation>

<operation id="492" st_id="46" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:124  %mul_ln101_7 = mul nsw i32 %a_load_7, %matrix_load_7

]]></Node>
<StgValue><ssdm name="mul_ln101_7"/></StgValue>
</operation>

<operation id="493" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:129  %matrix_load_27 = load i32* %matrix_addr_15, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_27"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="494" st_id="47" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:124  %mul_ln101_7 = mul nsw i32 %a_load_7, %matrix_load_7

]]></Node>
<StgValue><ssdm name="mul_ln101_7"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="495" st_id="48" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:124  %mul_ln101_7 = mul nsw i32 %a_load_7, %matrix_load_7

]]></Node>
<StgValue><ssdm name="mul_ln101_7"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="496" st_id="49" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:124  %mul_ln101_7 = mul nsw i32 %a_load_7, %matrix_load_7

]]></Node>
<StgValue><ssdm name="mul_ln101_7"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="497" st_id="50" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:124  %mul_ln101_7 = mul nsw i32 %a_load_7, %matrix_load_7

]]></Node>
<StgValue><ssdm name="mul_ln101_7"/></StgValue>
</operation>

<operation id="498" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:130  %add_ln101_7 = add nsw i32 %matrix_load_27, %mul_ln101_7

]]></Node>
<StgValue><ssdm name="add_ln101_7"/></StgValue>
</operation>

<operation id="499" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:131  store i32 %add_ln101_7, i32* %matrix_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="500" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:137  %sext_ln101_16 = sext i32 %col_load_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_16"/></StgValue>
</operation>

<operation id="501" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:138  %matrix_addr_16 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_16

]]></Node>
<StgValue><ssdm name="matrix_addr_16"/></StgValue>
</operation>

<operation id="502" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:139  %matrix_load_8 = load i32* %matrix_addr_16, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_8"/></StgValue>
</operation>

<operation id="503" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:145  %matrix_load_28 = load i32* %matrix_addr_17, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_28"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="504" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:139  %matrix_load_8 = load i32* %matrix_addr_16, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_8"/></StgValue>
</operation>

<operation id="505" st_id="52" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:140  %mul_ln101_8 = mul nsw i32 %a_load_8, %matrix_load_8

]]></Node>
<StgValue><ssdm name="mul_ln101_8"/></StgValue>
</operation>

<operation id="506" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:145  %matrix_load_28 = load i32* %matrix_addr_17, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_28"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="507" st_id="53" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:140  %mul_ln101_8 = mul nsw i32 %a_load_8, %matrix_load_8

]]></Node>
<StgValue><ssdm name="mul_ln101_8"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="508" st_id="54" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:140  %mul_ln101_8 = mul nsw i32 %a_load_8, %matrix_load_8

]]></Node>
<StgValue><ssdm name="mul_ln101_8"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="509" st_id="55" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:140  %mul_ln101_8 = mul nsw i32 %a_load_8, %matrix_load_8

]]></Node>
<StgValue><ssdm name="mul_ln101_8"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="510" st_id="56" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:140  %mul_ln101_8 = mul nsw i32 %a_load_8, %matrix_load_8

]]></Node>
<StgValue><ssdm name="mul_ln101_8"/></StgValue>
</operation>

<operation id="511" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:146  %add_ln101_8 = add nsw i32 %matrix_load_28, %mul_ln101_8

]]></Node>
<StgValue><ssdm name="add_ln101_8"/></StgValue>
</operation>

<operation id="512" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:147  store i32 %add_ln101_8, i32* %matrix_addr_17, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="513" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:153  %sext_ln101_18 = sext i32 %col_load_9 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_18"/></StgValue>
</operation>

<operation id="514" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:154  %matrix_addr_18 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_18

]]></Node>
<StgValue><ssdm name="matrix_addr_18"/></StgValue>
</operation>

<operation id="515" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:155  %matrix_load_9 = load i32* %matrix_addr_18, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_9"/></StgValue>
</operation>

<operation id="516" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:161  %matrix_load_29 = load i32* %matrix_addr_19, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_29"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="517" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:155  %matrix_load_9 = load i32* %matrix_addr_18, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_9"/></StgValue>
</operation>

<operation id="518" st_id="58" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:156  %mul_ln101_9 = mul nsw i32 %a_load_9, %matrix_load_9

]]></Node>
<StgValue><ssdm name="mul_ln101_9"/></StgValue>
</operation>

<operation id="519" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:161  %matrix_load_29 = load i32* %matrix_addr_19, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_29"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="520" st_id="59" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:156  %mul_ln101_9 = mul nsw i32 %a_load_9, %matrix_load_9

]]></Node>
<StgValue><ssdm name="mul_ln101_9"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="521" st_id="60" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:156  %mul_ln101_9 = mul nsw i32 %a_load_9, %matrix_load_9

]]></Node>
<StgValue><ssdm name="mul_ln101_9"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="522" st_id="61" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:156  %mul_ln101_9 = mul nsw i32 %a_load_9, %matrix_load_9

]]></Node>
<StgValue><ssdm name="mul_ln101_9"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="523" st_id="62" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:156  %mul_ln101_9 = mul nsw i32 %a_load_9, %matrix_load_9

]]></Node>
<StgValue><ssdm name="mul_ln101_9"/></StgValue>
</operation>

<operation id="524" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:162  %add_ln101_9 = add nsw i32 %matrix_load_29, %mul_ln101_9

]]></Node>
<StgValue><ssdm name="add_ln101_9"/></StgValue>
</operation>

<operation id="525" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:163  store i32 %add_ln101_9, i32* %matrix_addr_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="526" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:169  %sext_ln101_20 = sext i32 %col_load_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_20"/></StgValue>
</operation>

<operation id="527" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:170  %matrix_addr_20 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_20

]]></Node>
<StgValue><ssdm name="matrix_addr_20"/></StgValue>
</operation>

<operation id="528" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:171  %matrix_load_10 = load i32* %matrix_addr_20, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_10"/></StgValue>
</operation>

<operation id="529" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:177  %matrix_load_30 = load i32* %matrix_addr_21, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_30"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="530" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:171  %matrix_load_10 = load i32* %matrix_addr_20, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_10"/></StgValue>
</operation>

<operation id="531" st_id="64" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:172  %mul_ln101_10 = mul nsw i32 %a_load_10, %matrix_load_10

]]></Node>
<StgValue><ssdm name="mul_ln101_10"/></StgValue>
</operation>

<operation id="532" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:177  %matrix_load_30 = load i32* %matrix_addr_21, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_30"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="533" st_id="65" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:172  %mul_ln101_10 = mul nsw i32 %a_load_10, %matrix_load_10

]]></Node>
<StgValue><ssdm name="mul_ln101_10"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="534" st_id="66" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:172  %mul_ln101_10 = mul nsw i32 %a_load_10, %matrix_load_10

]]></Node>
<StgValue><ssdm name="mul_ln101_10"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="535" st_id="67" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:172  %mul_ln101_10 = mul nsw i32 %a_load_10, %matrix_load_10

]]></Node>
<StgValue><ssdm name="mul_ln101_10"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="536" st_id="68" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:172  %mul_ln101_10 = mul nsw i32 %a_load_10, %matrix_load_10

]]></Node>
<StgValue><ssdm name="mul_ln101_10"/></StgValue>
</operation>

<operation id="537" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:178  %add_ln101_10 = add nsw i32 %matrix_load_30, %mul_ln101_10

]]></Node>
<StgValue><ssdm name="add_ln101_10"/></StgValue>
</operation>

<operation id="538" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:179  store i32 %add_ln101_10, i32* %matrix_addr_21, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="539" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:185  %sext_ln101_22 = sext i32 %col_load_11 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_22"/></StgValue>
</operation>

<operation id="540" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:186  %matrix_addr_22 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_22

]]></Node>
<StgValue><ssdm name="matrix_addr_22"/></StgValue>
</operation>

<operation id="541" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:187  %matrix_load_11 = load i32* %matrix_addr_22, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_11"/></StgValue>
</operation>

<operation id="542" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:193  %matrix_load_31 = load i32* %matrix_addr_23, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_31"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="543" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:187  %matrix_load_11 = load i32* %matrix_addr_22, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_11"/></StgValue>
</operation>

<operation id="544" st_id="70" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:188  %mul_ln101_11 = mul nsw i32 %a_load_11, %matrix_load_11

]]></Node>
<StgValue><ssdm name="mul_ln101_11"/></StgValue>
</operation>

<operation id="545" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:193  %matrix_load_31 = load i32* %matrix_addr_23, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_31"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="546" st_id="71" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:188  %mul_ln101_11 = mul nsw i32 %a_load_11, %matrix_load_11

]]></Node>
<StgValue><ssdm name="mul_ln101_11"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="547" st_id="72" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:188  %mul_ln101_11 = mul nsw i32 %a_load_11, %matrix_load_11

]]></Node>
<StgValue><ssdm name="mul_ln101_11"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="548" st_id="73" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:188  %mul_ln101_11 = mul nsw i32 %a_load_11, %matrix_load_11

]]></Node>
<StgValue><ssdm name="mul_ln101_11"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="549" st_id="74" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:188  %mul_ln101_11 = mul nsw i32 %a_load_11, %matrix_load_11

]]></Node>
<StgValue><ssdm name="mul_ln101_11"/></StgValue>
</operation>

<operation id="550" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:194  %add_ln101_11 = add nsw i32 %matrix_load_31, %mul_ln101_11

]]></Node>
<StgValue><ssdm name="add_ln101_11"/></StgValue>
</operation>

<operation id="551" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:195  store i32 %add_ln101_11, i32* %matrix_addr_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="552" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:201  %sext_ln101_24 = sext i32 %col_load_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_24"/></StgValue>
</operation>

<operation id="553" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:202  %matrix_addr_24 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_24

]]></Node>
<StgValue><ssdm name="matrix_addr_24"/></StgValue>
</operation>

<operation id="554" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:203  %matrix_load_12 = load i32* %matrix_addr_24, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_12"/></StgValue>
</operation>

<operation id="555" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:209  %matrix_load_32 = load i32* %matrix_addr_25, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_32"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="556" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:203  %matrix_load_12 = load i32* %matrix_addr_24, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_12"/></StgValue>
</operation>

<operation id="557" st_id="76" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:204  %mul_ln101_12 = mul nsw i32 %a_load_12, %matrix_load_12

]]></Node>
<StgValue><ssdm name="mul_ln101_12"/></StgValue>
</operation>

<operation id="558" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:209  %matrix_load_32 = load i32* %matrix_addr_25, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_32"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="559" st_id="77" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:204  %mul_ln101_12 = mul nsw i32 %a_load_12, %matrix_load_12

]]></Node>
<StgValue><ssdm name="mul_ln101_12"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="560" st_id="78" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:204  %mul_ln101_12 = mul nsw i32 %a_load_12, %matrix_load_12

]]></Node>
<StgValue><ssdm name="mul_ln101_12"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="561" st_id="79" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:204  %mul_ln101_12 = mul nsw i32 %a_load_12, %matrix_load_12

]]></Node>
<StgValue><ssdm name="mul_ln101_12"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="562" st_id="80" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:204  %mul_ln101_12 = mul nsw i32 %a_load_12, %matrix_load_12

]]></Node>
<StgValue><ssdm name="mul_ln101_12"/></StgValue>
</operation>

<operation id="563" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:210  %add_ln101_12 = add nsw i32 %matrix_load_32, %mul_ln101_12

]]></Node>
<StgValue><ssdm name="add_ln101_12"/></StgValue>
</operation>

<operation id="564" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:211  store i32 %add_ln101_12, i32* %matrix_addr_25, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="565" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:217  %sext_ln101_26 = sext i32 %col_load_13 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_26"/></StgValue>
</operation>

<operation id="566" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:218  %matrix_addr_26 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_26

]]></Node>
<StgValue><ssdm name="matrix_addr_26"/></StgValue>
</operation>

<operation id="567" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:219  %matrix_load_13 = load i32* %matrix_addr_26, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_13"/></StgValue>
</operation>

<operation id="568" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:225  %matrix_load_33 = load i32* %matrix_addr_27, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_33"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="569" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:219  %matrix_load_13 = load i32* %matrix_addr_26, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_13"/></StgValue>
</operation>

<operation id="570" st_id="82" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:220  %mul_ln101_13 = mul nsw i32 %a_load_13, %matrix_load_13

]]></Node>
<StgValue><ssdm name="mul_ln101_13"/></StgValue>
</operation>

<operation id="571" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:225  %matrix_load_33 = load i32* %matrix_addr_27, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_33"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="572" st_id="83" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:220  %mul_ln101_13 = mul nsw i32 %a_load_13, %matrix_load_13

]]></Node>
<StgValue><ssdm name="mul_ln101_13"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="573" st_id="84" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:220  %mul_ln101_13 = mul nsw i32 %a_load_13, %matrix_load_13

]]></Node>
<StgValue><ssdm name="mul_ln101_13"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="574" st_id="85" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:220  %mul_ln101_13 = mul nsw i32 %a_load_13, %matrix_load_13

]]></Node>
<StgValue><ssdm name="mul_ln101_13"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="575" st_id="86" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:220  %mul_ln101_13 = mul nsw i32 %a_load_13, %matrix_load_13

]]></Node>
<StgValue><ssdm name="mul_ln101_13"/></StgValue>
</operation>

<operation id="576" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:226  %add_ln101_13 = add nsw i32 %matrix_load_33, %mul_ln101_13

]]></Node>
<StgValue><ssdm name="add_ln101_13"/></StgValue>
</operation>

<operation id="577" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:227  store i32 %add_ln101_13, i32* %matrix_addr_27, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="578" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:233  %sext_ln101_28 = sext i32 %col_load_14 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_28"/></StgValue>
</operation>

<operation id="579" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:234  %matrix_addr_28 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_28

]]></Node>
<StgValue><ssdm name="matrix_addr_28"/></StgValue>
</operation>

<operation id="580" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:235  %matrix_load_14 = load i32* %matrix_addr_28, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_14"/></StgValue>
</operation>

<operation id="581" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:241  %matrix_load_34 = load i32* %matrix_addr_29, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_34"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="582" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:235  %matrix_load_14 = load i32* %matrix_addr_28, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_14"/></StgValue>
</operation>

<operation id="583" st_id="88" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:236  %mul_ln101_14 = mul nsw i32 %a_load_14, %matrix_load_14

]]></Node>
<StgValue><ssdm name="mul_ln101_14"/></StgValue>
</operation>

<operation id="584" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:241  %matrix_load_34 = load i32* %matrix_addr_29, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_34"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="585" st_id="89" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:236  %mul_ln101_14 = mul nsw i32 %a_load_14, %matrix_load_14

]]></Node>
<StgValue><ssdm name="mul_ln101_14"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="586" st_id="90" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:236  %mul_ln101_14 = mul nsw i32 %a_load_14, %matrix_load_14

]]></Node>
<StgValue><ssdm name="mul_ln101_14"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="587" st_id="91" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:236  %mul_ln101_14 = mul nsw i32 %a_load_14, %matrix_load_14

]]></Node>
<StgValue><ssdm name="mul_ln101_14"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="588" st_id="92" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:236  %mul_ln101_14 = mul nsw i32 %a_load_14, %matrix_load_14

]]></Node>
<StgValue><ssdm name="mul_ln101_14"/></StgValue>
</operation>

<operation id="589" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:242  %add_ln101_14 = add nsw i32 %matrix_load_34, %mul_ln101_14

]]></Node>
<StgValue><ssdm name="add_ln101_14"/></StgValue>
</operation>

<operation id="590" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:243  store i32 %add_ln101_14, i32* %matrix_addr_29, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="591" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:249  %sext_ln101_30 = sext i32 %col_load_15 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_30"/></StgValue>
</operation>

<operation id="592" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:250  %matrix_addr_30 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_30

]]></Node>
<StgValue><ssdm name="matrix_addr_30"/></StgValue>
</operation>

<operation id="593" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:251  %matrix_load_15 = load i32* %matrix_addr_30, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_15"/></StgValue>
</operation>

<operation id="594" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:257  %matrix_load_35 = load i32* %matrix_addr_31, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_35"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="595" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:251  %matrix_load_15 = load i32* %matrix_addr_30, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_15"/></StgValue>
</operation>

<operation id="596" st_id="94" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:252  %mul_ln101_15 = mul nsw i32 %a_load_15, %matrix_load_15

]]></Node>
<StgValue><ssdm name="mul_ln101_15"/></StgValue>
</operation>

<operation id="597" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:257  %matrix_load_35 = load i32* %matrix_addr_31, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_35"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="598" st_id="95" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:252  %mul_ln101_15 = mul nsw i32 %a_load_15, %matrix_load_15

]]></Node>
<StgValue><ssdm name="mul_ln101_15"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="599" st_id="96" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:252  %mul_ln101_15 = mul nsw i32 %a_load_15, %matrix_load_15

]]></Node>
<StgValue><ssdm name="mul_ln101_15"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="600" st_id="97" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:252  %mul_ln101_15 = mul nsw i32 %a_load_15, %matrix_load_15

]]></Node>
<StgValue><ssdm name="mul_ln101_15"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="601" st_id="98" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:252  %mul_ln101_15 = mul nsw i32 %a_load_15, %matrix_load_15

]]></Node>
<StgValue><ssdm name="mul_ln101_15"/></StgValue>
</operation>

<operation id="602" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:258  %add_ln101_15 = add nsw i32 %matrix_load_35, %mul_ln101_15

]]></Node>
<StgValue><ssdm name="add_ln101_15"/></StgValue>
</operation>

<operation id="603" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:259  store i32 %add_ln101_15, i32* %matrix_addr_31, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="604" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:265  %sext_ln101_32 = sext i32 %col_load_16 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_32"/></StgValue>
</operation>

<operation id="605" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:266  %matrix_addr_32 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_32

]]></Node>
<StgValue><ssdm name="matrix_addr_32"/></StgValue>
</operation>

<operation id="606" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:267  %matrix_load_16 = load i32* %matrix_addr_32, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_16"/></StgValue>
</operation>

<operation id="607" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:273  %matrix_load_36 = load i32* %matrix_addr_33, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_36"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="608" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:267  %matrix_load_16 = load i32* %matrix_addr_32, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_16"/></StgValue>
</operation>

<operation id="609" st_id="100" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:268  %mul_ln101_16 = mul nsw i32 %a_load_16, %matrix_load_16

]]></Node>
<StgValue><ssdm name="mul_ln101_16"/></StgValue>
</operation>

<operation id="610" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:273  %matrix_load_36 = load i32* %matrix_addr_33, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_36"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="611" st_id="101" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:268  %mul_ln101_16 = mul nsw i32 %a_load_16, %matrix_load_16

]]></Node>
<StgValue><ssdm name="mul_ln101_16"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="612" st_id="102" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:268  %mul_ln101_16 = mul nsw i32 %a_load_16, %matrix_load_16

]]></Node>
<StgValue><ssdm name="mul_ln101_16"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="613" st_id="103" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:268  %mul_ln101_16 = mul nsw i32 %a_load_16, %matrix_load_16

]]></Node>
<StgValue><ssdm name="mul_ln101_16"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="614" st_id="104" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:268  %mul_ln101_16 = mul nsw i32 %a_load_16, %matrix_load_16

]]></Node>
<StgValue><ssdm name="mul_ln101_16"/></StgValue>
</operation>

<operation id="615" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:274  %add_ln101_16 = add nsw i32 %matrix_load_36, %mul_ln101_16

]]></Node>
<StgValue><ssdm name="add_ln101_16"/></StgValue>
</operation>

<operation id="616" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:275  store i32 %add_ln101_16, i32* %matrix_addr_33, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="617" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:281  %sext_ln101_34 = sext i32 %col_load_17 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_34"/></StgValue>
</operation>

<operation id="618" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:282  %matrix_addr_34 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_34

]]></Node>
<StgValue><ssdm name="matrix_addr_34"/></StgValue>
</operation>

<operation id="619" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:283  %matrix_load_17 = load i32* %matrix_addr_34, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_17"/></StgValue>
</operation>

<operation id="620" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:289  %matrix_load_37 = load i32* %matrix_addr_35, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_37"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="621" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:283  %matrix_load_17 = load i32* %matrix_addr_34, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_17"/></StgValue>
</operation>

<operation id="622" st_id="106" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:284  %mul_ln101_17 = mul nsw i32 %a_load_17, %matrix_load_17

]]></Node>
<StgValue><ssdm name="mul_ln101_17"/></StgValue>
</operation>

<operation id="623" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:289  %matrix_load_37 = load i32* %matrix_addr_35, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_37"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="624" st_id="107" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:284  %mul_ln101_17 = mul nsw i32 %a_load_17, %matrix_load_17

]]></Node>
<StgValue><ssdm name="mul_ln101_17"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="625" st_id="108" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:284  %mul_ln101_17 = mul nsw i32 %a_load_17, %matrix_load_17

]]></Node>
<StgValue><ssdm name="mul_ln101_17"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="626" st_id="109" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:284  %mul_ln101_17 = mul nsw i32 %a_load_17, %matrix_load_17

]]></Node>
<StgValue><ssdm name="mul_ln101_17"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="627" st_id="110" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:284  %mul_ln101_17 = mul nsw i32 %a_load_17, %matrix_load_17

]]></Node>
<StgValue><ssdm name="mul_ln101_17"/></StgValue>
</operation>

<operation id="628" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:290  %add_ln101_17 = add nsw i32 %matrix_load_37, %mul_ln101_17

]]></Node>
<StgValue><ssdm name="add_ln101_17"/></StgValue>
</operation>

<operation id="629" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:291  store i32 %add_ln101_17, i32* %matrix_addr_35, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="630" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:297  %sext_ln101_36 = sext i32 %col_load_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_36"/></StgValue>
</operation>

<operation id="631" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:298  %matrix_addr_36 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_36

]]></Node>
<StgValue><ssdm name="matrix_addr_36"/></StgValue>
</operation>

<operation id="632" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:299  %matrix_load_18 = load i32* %matrix_addr_36, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_18"/></StgValue>
</operation>

<operation id="633" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:305  %matrix_load_38 = load i32* %matrix_addr_37, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_38"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="634" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:299  %matrix_load_18 = load i32* %matrix_addr_36, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_18"/></StgValue>
</operation>

<operation id="635" st_id="112" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:300  %mul_ln101_18 = mul nsw i32 %a_load_18, %matrix_load_18

]]></Node>
<StgValue><ssdm name="mul_ln101_18"/></StgValue>
</operation>

<operation id="636" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:305  %matrix_load_38 = load i32* %matrix_addr_37, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_38"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="637" st_id="113" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:300  %mul_ln101_18 = mul nsw i32 %a_load_18, %matrix_load_18

]]></Node>
<StgValue><ssdm name="mul_ln101_18"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="638" st_id="114" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:300  %mul_ln101_18 = mul nsw i32 %a_load_18, %matrix_load_18

]]></Node>
<StgValue><ssdm name="mul_ln101_18"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="639" st_id="115" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:300  %mul_ln101_18 = mul nsw i32 %a_load_18, %matrix_load_18

]]></Node>
<StgValue><ssdm name="mul_ln101_18"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="640" st_id="116" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:300  %mul_ln101_18 = mul nsw i32 %a_load_18, %matrix_load_18

]]></Node>
<StgValue><ssdm name="mul_ln101_18"/></StgValue>
</operation>

<operation id="641" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:306  %add_ln101_18 = add nsw i32 %matrix_load_38, %mul_ln101_18

]]></Node>
<StgValue><ssdm name="add_ln101_18"/></StgValue>
</operation>

<operation id="642" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:307  store i32 %add_ln101_18, i32* %matrix_addr_37, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="643" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:313  %sext_ln101_38 = sext i32 %col_load_19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln101_38"/></StgValue>
</operation>

<operation id="644" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:314  %matrix_addr_38 = getelementptr [400 x i32]* %matrix, i64 0, i64 %sext_ln101_38

]]></Node>
<StgValue><ssdm name="matrix_addr_38"/></StgValue>
</operation>

<operation id="645" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:315  %matrix_load_19 = load i32* %matrix_addr_38, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_19"/></StgValue>
</operation>

<operation id="646" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:321  %matrix_load_39 = load i32* %matrix_addr_39, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_39"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="647" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:315  %matrix_load_19 = load i32* %matrix_addr_38, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_19"/></StgValue>
</operation>

<operation id="648" st_id="118" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:316  %mul_ln101_19 = mul nsw i32 %a_load_19, %matrix_load_19

]]></Node>
<StgValue><ssdm name="mul_ln101_19"/></StgValue>
</operation>

<operation id="649" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
hls_label_0:321  %matrix_load_39 = load i32* %matrix_addr_39, align 4

]]></Node>
<StgValue><ssdm name="matrix_load_39"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="650" st_id="119" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:316  %mul_ln101_19 = mul nsw i32 %a_load_19, %matrix_load_19

]]></Node>
<StgValue><ssdm name="mul_ln101_19"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="651" st_id="120" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:316  %mul_ln101_19 = mul nsw i32 %a_load_19, %matrix_load_19

]]></Node>
<StgValue><ssdm name="mul_ln101_19"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="652" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:2  %ptr = add i9 %ptr_0, 20

]]></Node>
<StgValue><ssdm name="ptr"/></StgValue>
</operation>

<operation id="653" st_id="121" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:316  %mul_ln101_19 = mul nsw i32 %a_load_19, %matrix_load_19

]]></Node>
<StgValue><ssdm name="mul_ln101_19"/></StgValue>
</operation>

<operation id="654" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:325  %k = add i5 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="655" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="656" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln98"/></StgValue>
</operation>

<operation id="657" st_id="122" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:316  %mul_ln101_19 = mul nsw i32 %a_load_19, %matrix_load_19

]]></Node>
<StgValue><ssdm name="mul_ln101_19"/></StgValue>
</operation>

<operation id="658" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:322  %add_ln101_19 = add nsw i32 %matrix_load_39, %mul_ln101_19

]]></Node>
<StgValue><ssdm name="add_ln101_19"/></StgValue>
</operation>

<operation id="659" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:323  store i32 %add_ln101_19, i32* %matrix_addr_39, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="660" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:324  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="661" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:326  br label %1

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="662" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln105"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
