import "primitives/std.lib";
component main(go: 1, clk: 1) -> (done: 1) {
  cells {
    a0 = prim std_reg(32);
    b0 = prim std_reg(32);
    cond_stored0 = prim std_reg(1);
    const0 = prim std_const(32, 10);
    const1 = prim std_const(32, 1);
    const2 = prim std_const(32, 5);
    const3 = prim std_const(32, 20);
    const4 = prim std_const(32, 40);
    fsm0 = prim std_reg(32);
    fsm1 = prim std_reg(32);
    gt0 = prim std_gt(32);
    incr0 = prim std_add(32);
    incr1 = prim std_add(32);
    y0 = prim std_reg(32);
    z0 = prim std_reg(32);
  }
  
  wires {
    gt0.left = (fsm0.out == 32'd0 & fsm1.out >= 32'd2 & fsm1.out < 32'd4 & go) ? a0.out;
    gt0.right = (fsm0.out == 32'd0 & fsm1.out >= 32'd2 & fsm1.out < 32'd4 & go) ? const2.out;
    cond_stored0.in = (fsm0.out == 32'd0 & fsm1.out >= 32'd2 & fsm1.out < 32'd4 & go) ? gt0.out;
    cond_stored0.write_en = (fsm0.out == 32'd0 & fsm1.out >= 32'd2 & fsm1.out < 32'd4 & go) ? 1'd1;
    a0.in = (fsm1.out == 32'd0 & go) ? const0.out;
    a0.write_en = (fsm1.out == 32'd0 & go) ? 1'd1;
    b0.in = (fsm1.out == 32'd1 & go) ? const1.out;
    b0.write_en = (fsm1.out == 32'd1 & go) ? 1'd1;
    fsm0.in = (fsm0.out != 32'd2 & fsm1.out >= 32'd2 & fsm1.out < 32'd4 & go) ? incr0.out;
    fsm1.in = (fsm1.out != 32'd4 & go) ? incr1.out;
    z0.in = (fsm0.out > 32'd0 & fsm0.out < 32'd2 & !(cond_stored0.out) & fsm1.out >= 32'd2 & fsm1.out < 32'd4 & go) ? const4.out;
    z0.write_en = (fsm0.out > 32'd0 & fsm0.out < 32'd2 & !(cond_stored0.out) & fsm1.out >= 32'd2 & fsm1.out < 32'd4 & go) ? 1'd1;
    y0.in = (fsm0.out > 32'd0 & fsm0.out < 32'd2 & cond_stored0.out & fsm1.out >= 32'd2 & fsm1.out < 32'd4 & go) ? const3.out;
    y0.write_en = (fsm0.out > 32'd0 & fsm0.out < 32'd2 & cond_stored0.out & fsm1.out >= 32'd2 & fsm1.out < 32'd4 & go) ? 1'd1;
    incr0.left = (fsm1.out >= 32'd2 & fsm1.out < 32'd4 & go) ? fsm0.out;
    incr0.right = (fsm1.out >= 32'd2 & fsm1.out < 32'd4 & go) ? 32'd1;
    fsm0.write_en = ((fsm0.out != 32'd2 & fsm1.out >= 32'd2 & fsm1.out < 32'd4 & go) | fsm0.out == 32'd2) ? 1'd1;
    fsm1.write_en = ((fsm1.out != 32'd4 & go) | fsm1.out == 32'd4) ? 1'd1;
    fsm0.in = fsm0.out == 32'd2 ? 32'd0;
    done = fsm1.out == 32'd4 ? 1'd1;
    fsm1.in = fsm1.out == 32'd4 ? 32'd0;
    incr1.right = go ? fsm1.out;
    incr1.left = go ? 32'd1;
  }
  
  control {
    
  }
}