# This is a fun project to Learn Verilog

This project is based on the cource in VLSI cources in National Techincal University of Athens - Ece 2021 . 
The cources was in VHDL and now try to implement somethings in Verilog
