Protel Design System Design Rule Check
PCB File : D:\Embedded_System_Project\HARDWARE\ES_V1\PCB.PcbDoc
Date     : 2/8/2023
Time     : 12:17:00 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=15mil) (All),(All)
   Violation between Clearance Constraint: (7.779mil < 15mil) Between Pad IC1-14(2986.535mil,3601.85mil) on Top Layer And Track (2901.535mil,3621.535mil)(2986.535mil,3621.535mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 15mil) Between Pad IC1-14(2986.535mil,3601.85mil) on Top Layer And Track (2912.165mil,3582.165mil)(2986.535mil,3582.165mil) on Top Layer 
   Violation between Clearance Constraint: (11.713mil < 15mil) Between Pad IC1-15(2986.535mil,3582.165mil) on Top Layer And Track (2910mil,3535mil)(2936.886mil,3561.886mil) on Top Layer 
   Violation between Clearance Constraint: (8.374mil < 15mil) Between Pad IC1-15(2986.535mil,3582.165mil) on Top Layer And Track (2936.886mil,3561.886mil)(2985.941mil,3561.886mil) on Top Layer 
   Violation between Clearance Constraint: (7.279mil < 15mil) Between Pad IC1-15(2986.535mil,3582.165mil) on Top Layer And Track (2985.941mil,3561.886mil)(2986.535mil,3562.48mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 15mil) Between Pad IC1-16(2986.535mil,3562.48mil) on Top Layer And Track (2912.165mil,3582.165mil)(2986.535mil,3582.165mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 15mil) Between Pad IC1-20(3132.008mil,3476.063mil) on Top Layer And Track (3112.323mil,3357.323mil)(3112.323mil,3476.063mil) on Top Layer 
   Violation between Clearance Constraint: (7.78mil < 15mil) Between Pad IC1-28(3289.488mil,3476.063mil) on Top Layer And Track (3309.173mil,3334.173mil)(3309.173mil,3476.063mil) on Top Layer 
   Violation between Clearance Constraint: (7.279mil < 15mil) Between Pad IC1-29(3309.173mil,3476.063mil) on Top Layer And Track (3328.858mil,3476.063mil)(3329.429mil,3475.492mil) on Top Layer 
   Violation between Clearance Constraint: (8.35mil < 15mil) Between Pad IC1-29(3309.173mil,3476.063mil) on Top Layer And Track (3329.429mil,3355.571mil)(3329.429mil,3475.492mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 15mil) Between Pad IC1-30(3328.858mil,3476.063mil) on Top Layer And Track (3309.173mil,3334.173mil)(3309.173mil,3476.063mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 15mil) Between Pad IC1-33(3454.646mil,3562.48mil) on Top Layer And Track (3454.646mil,3582.165mil)(3577.835mil,3582.165mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 15mil) Between Pad IC1-34(3454.646mil,3582.165mil) on Top Layer And Track (3454.646mil,3562.48mil)(3515.484mil,3562.48mil) on Top Layer 
   Violation between Clearance Constraint: (7.78mil < 15mil) Between Pad IC1-34(3454.646mil,3582.165mil) on Top Layer And Track (3454.646mil,3601.85mil)(3643.15mil,3601.85mil) on Top Layer 
   Violation between Clearance Constraint: (7.78mil < 15mil) Between Pad IC1-35(3454.646mil,3601.85mil) on Top Layer And Track (3454.646mil,3582.165mil)(3577.835mil,3582.165mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 15mil) Between Pad IC1-35(3454.646mil,3601.85mil) on Top Layer And Track (3454.646mil,3621.535mil)(3703.465mil,3621.535mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 15mil) Between Pad IC1-36(3454.646mil,3621.535mil) on Top Layer And Track (3454.646mil,3601.85mil)(3643.15mil,3601.85mil) on Top Layer 
   Violation between Clearance Constraint: (7.78mil < 15mil) Between Pad IC1-37(3454.646mil,3641.22mil) on Top Layer And Track (3454.646mil,3621.535mil)(3703.465mil,3621.535mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 15mil) Between Pad IC1-4(2986.535mil,3798.701mil) on Top Layer And Track (2910.984mil,3779.016mil)(2986.535mil,3779.016mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 15mil) Between Pad IC1-41(3454.646mil,3719.961mil) on Top Layer And Track (3454.646mil,3739.646mil)(3622.854mil,3739.646mil) on Top Layer 
   Violation between Clearance Constraint: (7.78mil < 15mil) Between Pad IC1-42(3454.646mil,3739.646mil) on Top Layer And Track (3454.646mil,3759.331mil)(3679.331mil,3759.331mil) on Top Layer 
   Violation between Clearance Constraint: (7.78mil < 15mil) Between Pad IC1-43(3454.646mil,3759.331mil) on Top Layer And Track (3454.646mil,3739.646mil)(3622.854mil,3739.646mil) on Top Layer 
   Violation between Clearance Constraint: (7.78mil < 15mil) Between Pad IC1-43(3454.646mil,3759.331mil) on Top Layer And Track (3454.646mil,3779.016mil)(3601.516mil,3779.016mil) on Top Layer 
   Violation between Clearance Constraint: (7.78mil < 15mil) Between Pad IC1-44(3454.646mil,3779.016mil) on Top Layer And Track (3454.646mil,3759.331mil)(3679.331mil,3759.331mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 15mil) Between Pad IC1-44(3454.646mil,3779.016mil) on Top Layer And Track (3454.646mil,3798.701mil)(3543.701mil,3798.701mil) on Top Layer 
   Violation between Clearance Constraint: (7.337mil < 15mil) Between Pad IC1-45(3454.646mil,3798.701mil) on Top Layer And Track (3347.943mil,3817.943mil)(3454.203mil,3817.943mil) on Top Layer 
   Violation between Clearance Constraint: (6.837mil < 15mil) Between Pad IC1-45(3454.646mil,3798.701mil) on Top Layer And Track (3454.203mil,3817.943mil)(3454.646mil,3818.386mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 15mil) Between Pad IC1-45(3454.646mil,3798.701mil) on Top Layer And Track (3454.646mil,3779.016mil)(3601.516mil,3779.016mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 15mil) Between Pad IC1-46(3454.646mil,3818.386mil) on Top Layer And Track (3454.646mil,3798.701mil)(3543.701mil,3798.701mil) on Top Layer 
   Violation between Clearance Constraint: (7.78mil < 15mil) Between Pad IC1-5(2986.535mil,3779.016mil) on Top Layer And Track (2854.331mil,3759.331mil)(2986.535mil,3759.331mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 15mil) Between Pad IC1-50(3348.543mil,3944.173mil) on Top Layer And Track (3368.228mil,3944.173mil)(3368.228mil,4111.772mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 15mil) Between Pad IC1-59(3171.378mil,3944.173mil) on Top Layer And Track (3151.693mil,3944.173mil)(3151.693mil,4140.002mil) on Top Layer 
   Violation between Clearance Constraint: (7.78mil < 15mil) Between Pad IC1-6(2986.535mil,3759.331mil) on Top Layer And Track (2899.646mil,3739.646mil)(2986.535mil,3739.646mil) on Top Layer 
   Violation between Clearance Constraint: (7.78mil < 15mil) Between Pad IC1-6(2986.535mil,3759.331mil) on Top Layer And Track (2910.984mil,3779.016mil)(2986.535mil,3779.016mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 15mil) Between Pad IC1-61(3132.008mil,3944.173mil) on Top Layer And Track (3151.693mil,3944.173mil)(3151.693mil,4140.002mil) on Top Layer 
   Violation between Clearance Constraint: (7.78mil < 15mil) Between Pad IC1-7(2986.535mil,3739.646mil) on Top Layer And Track (2854.331mil,3759.331mil)(2986.535mil,3759.331mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 15mil) Between Pad IC1-8(2986.535mil,3719.961mil) on Top Layer And Track (2899.646mil,3739.646mil)(2986.535mil,3739.646mil) on Top Layer 
   Violation between Clearance Constraint: (7.28mil < 15mil) Between Pad U2-10(2049.37mil,2968.386mil) on Top Layer And Track (2029.685mil,2899.685mil)(2029.685mil,2968.386mil) on Top Layer 
   Violation between Clearance Constraint: (7.28mil < 15mil) Between Pad U2-5(1970.63mil,3141.614mil) on Top Layer And Track (1990.315mil,3141.614mil)(1990.315mil,3194.685mil) on Top Layer 
   Violation between Clearance Constraint: (7.279mil < 15mil) Between Pad U2-7(1990.315mil,2968.386mil) on Top Layer And Track (2010mil,2968.386mil)(2010mil,3030mil) on Top Layer 
   Violation between Clearance Constraint: (7.279mil < 15mil) Between Pad U2-8(2010mil,2968.386mil) on Top Layer And Track (2029.685mil,2899.685mil)(2029.685mil,2968.386mil) on Top Layer 
   Violation between Clearance Constraint: (7.279mil < 15mil) Between Pad U2-9(2029.685mil,2968.386mil) on Top Layer And Track (2010mil,2968.386mil)(2010mil,3030mil) on Top Layer 
   Violation between Clearance Constraint: (7.28mil < 15mil) Between Pad U2-9(2029.685mil,2968.386mil) on Top Layer And Track (2049.37mil,2946.543mil)(2049.37mil,2968.386mil) on Top Layer 
   Violation between Clearance Constraint: (7.28mil < 15mil) Between Pad U2-9(2029.685mil,2968.386mil) on Top Layer And Track (2049.37mil,2946.543mil)(2100mil,2895.913mil) on Top Layer 
   Violation between Clearance Constraint: (10.217mil < 15mil) Between Pad USB1-1(1690.315mil,3918.937mil) on Top Layer And Track (1690.315mil,3893.347mil)(2126.653mil,3893.347mil) on Top Layer 
   Violation between Clearance Constraint: (10.217mil < 15mil) Between Pad USB1-2(1690.315mil,3893.347mil) on Top Layer And Track (1690.315mil,3867.756mil)(2097.244mil,3867.756mil) on Top Layer 
   Violation between Clearance Constraint: (10.217mil < 15mil) Between Pad USB1-2(1690.315mil,3893.347mil) on Top Layer And Track (1690.315mil,3918.937mil)(1758.937mil,3918.937mil) on Top Layer 
   Violation between Clearance Constraint: (10.217mil < 15mil) Between Pad USB1-3(1690.315mil,3867.756mil) on Top Layer And Track (1690.315mil,3893.347mil)(2126.653mil,3893.347mil) on Top Layer 
   Violation between Clearance Constraint: (10.217mil < 15mil) Between Pad USB1-4(1690.315mil,3842.165mil) on Top Layer And Track (1690.315mil,3867.756mil)(2097.244mil,3867.756mil) on Top Layer 
   Violation between Clearance Constraint: (6.685mil < 15mil) Between Track (2029.685mil,2899.685mil)(2029.685mil,2968.386mil) on Top Layer And Track (2049.37mil,2946.543mil)(2100mil,2895.913mil) on Top Layer 
   Violation between Clearance Constraint: (13.464mil < 15mil) Between Track (3252.5mil,3277.5mil)(3309.173mil,3334.173mil) on Top Layer And Track (3329.429mil,3355.571mil)(3329.429mil,3475.492mil) on Top Layer 
   Violation between Clearance Constraint: (13.453mil < 15mil) Between Track (3252.5mil,3277.5mil)(3309.173mil,3334.173mil) on Top Layer And Track (3329.429mil,3355.571mil)(3362.5mil,3322.5mil) on Top Layer 
   Violation between Clearance Constraint: (7.185mil < 15mil) Between Track (3309.173mil,3334.173mil)(3309.173mil,3476.063mil) on Top Layer And Track (3328.858mil,3476.063mil)(3329.429mil,3475.492mil) on Top Layer 
   Violation between Clearance Constraint: (8.256mil < 15mil) Between Track (3309.173mil,3334.173mil)(3309.173mil,3476.063mil) on Top Layer And Track (3329.429mil,3355.571mil)(3329.429mil,3475.492mil) on Top Layer 
   Violation between Clearance Constraint: (8.256mil < 15mil) Between Track (3309.173mil,3334.173mil)(3309.173mil,3476.063mil) on Top Layer And Track (3329.429mil,3355.571mil)(3362.5mil,3322.5mil) on Top Layer 
   Violation between Clearance Constraint: (7.247mil < 15mil) Between Track (3347.943mil,3817.943mil)(3454.203mil,3817.943mil) on Top Layer And Track (3454.646mil,3798.701mil)(3543.701mil,3798.701mil) on Top Layer 
   Violation between Clearance Constraint: (6.747mil < 15mil) Between Track (3454.203mil,3817.943mil)(3454.646mil,3818.386mil) on Top Layer And Track (3454.646mil,3798.701mil)(3543.701mil,3798.701mil) on Top Layer 
   Violation between Clearance Constraint: (7.685mil < 15mil) Between Track (3454.646mil,3562.48mil)(3515.484mil,3562.48mil) on Top Layer And Track (3454.646mil,3582.165mil)(3577.835mil,3582.165mil) on Top Layer 
   Violation between Clearance Constraint: (7.685mil < 15mil) Between Track (3454.646mil,3582.165mil)(3577.835mil,3582.165mil) on Top Layer And Track (3454.646mil,3601.85mil)(3643.15mil,3601.85mil) on Top Layer 
   Violation between Clearance Constraint: (7.685mil < 15mil) Between Track (3454.646mil,3601.85mil)(3643.15mil,3601.85mil) on Top Layer And Track (3454.646mil,3621.535mil)(3703.465mil,3621.535mil) on Top Layer 
   Violation between Clearance Constraint: (7.685mil < 15mil) Between Track (3454.646mil,3601.85mil)(3643.15mil,3601.85mil) on Top Layer And Track (3577.835mil,3582.165mil)(3675mil,3485mil) on Top Layer 
   Violation between Clearance Constraint: (7.685mil < 15mil) Between Track (3454.646mil,3621.535mil)(3703.465mil,3621.535mil) on Top Layer And Track (3643.15mil,3601.85mil)(3757.5mil,3487.5mil) on Top Layer 
   Violation between Clearance Constraint: (7.685mil < 15mil) Between Track (3454.646mil,3739.646mil)(3622.854mil,3739.646mil) on Top Layer And Track (3454.646mil,3759.331mil)(3679.331mil,3759.331mil) on Top Layer 
   Violation between Clearance Constraint: (7.685mil < 15mil) Between Track (3454.646mil,3759.331mil)(3679.331mil,3759.331mil) on Top Layer And Track (3454.646mil,3779.016mil)(3601.516mil,3779.016mil) on Top Layer 
   Violation between Clearance Constraint: (7.685mil < 15mil) Between Track (3454.646mil,3759.331mil)(3679.331mil,3759.331mil) on Top Layer And Track (3601.516mil,3779.016mil)(3735.333mil,3912.833mil) on Top Layer 
   Violation between Clearance Constraint: (7.685mil < 15mil) Between Track (3454.646mil,3759.331mil)(3679.331mil,3759.331mil) on Top Layer And Track (3622.854mil,3739.646mil)(3662.5mil,3700mil) on Top Layer 
   Violation between Clearance Constraint: (7.685mil < 15mil) Between Track (3454.646mil,3779.016mil)(3601.516mil,3779.016mil) on Top Layer And Track (3454.646mil,3798.701mil)(3543.701mil,3798.701mil) on Top Layer 
   Violation between Clearance Constraint: (7.685mil < 15mil) Between Track (3454.646mil,3779.016mil)(3601.516mil,3779.016mil) on Top Layer And Track (3543.701mil,3798.701mil)(3764.5mil,4019.5mil) on Top Layer 
Rule Violations :68

Processing Rule : Clearance Constraint (Gap=20mil) (InNet('GND')),(All)
   Violation between Clearance Constraint: (7.779mil < 20mil) Between Pad IC1-11(2986.535mil,3660.905mil) on Top Layer And Track (2986.535mil,3641.22mil)(3046.28mil,3641.22mil) on Top Layer 
   Violation between Clearance Constraint: (18.179mil < 20mil) Between Pad IC1-11(2986.535mil,3660.905mil) on Top Layer And Track (3046.28mil,3641.22mil)(3092.638mil,3594.862mil) on Top Layer 
   Violation between Clearance Constraint: (7.78mil < 20mil) Between Pad IC1-12(2986.535mil,3641.22mil) on Top Layer And Track (2901.535mil,3621.535mil)(2986.535mil,3621.535mil) on Top Layer 
   Violation between Clearance Constraint: (7.78mil < 20mil) Between Pad IC1-13(2986.535mil,3621.535mil) on Top Layer And Track (2986.535mil,3641.22mil)(3046.28mil,3641.22mil) on Top Layer 
   Violation between Clearance Constraint: (18.179mil < 20mil) Between Pad IC1-13(2986.535mil,3621.535mil) on Top Layer And Track (3046.28mil,3641.22mil)(3092.638mil,3594.862mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 20mil) Between Pad IC1-17(3072.953mil,3476.063mil) on Top Layer And Track (3092.638mil,3476.063mil)(3092.638mil,3594.862mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 20mil) Between Pad IC1-18(3092.638mil,3476.063mil) on Top Layer And Track (3072.953mil,3412.953mil)(3072.953mil,3441.819mil) on Top Layer 
   Violation between Clearance Constraint: (7.279mil < 20mil) Between Pad IC1-18(3092.638mil,3476.063mil) on Top Layer And Track (3072.953mil,3441.819mil)(3072.953mil,3476.063mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 20mil) Between Pad IC1-18(3092.638mil,3476.063mil) on Top Layer And Track (3112.323mil,3357.323mil)(3112.323mil,3476.063mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 20mil) Between Pad IC1-19(3112.323mil,3476.063mil) on Top Layer And Track (3092.638mil,3476.063mil)(3092.638mil,3594.862mil) on Top Layer 
   Violation between Clearance Constraint: (14.577mil < 20mil) Between Pad IC1-29(3309.173mil,3476.063mil) on Top Layer And Track (3264.988mil,3594.862mil)(3348.543mil,3511.307mil) on Top Layer 
   Violation between Clearance Constraint: (0.657mil < 20mil) Between Pad IC1-30(3328.858mil,3476.063mil) on Top Layer And Track (3264.988mil,3594.862mil)(3348.543mil,3511.307mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 20mil) Between Pad IC1-30(3328.858mil,3476.063mil) on Top Layer And Track (3348.543mil,3476.063mil)(3348.543mil,3511.307mil) on Top Layer 
   Violation between Clearance Constraint: (6.709mil < 20mil) Between Pad IC1-31(3348.543mil,3476.063mil) on Top Layer And Track (3328.858mil,3476.063mil)(3329.429mil,3475.492mil) on Top Layer 
   Violation between Clearance Constraint: (7.209mil < 20mil) Between Pad IC1-31(3348.543mil,3476.063mil) on Top Layer And Track (3329.429mil,3355.571mil)(3329.429mil,3475.492mil) on Top Layer 
   Violation between Clearance Constraint: (7.78mil < 20mil) Between Pad IC1-31(3348.543mil,3476.063mil) on Top Layer And Track (3368.228mil,3394.272mil)(3368.228mil,3476.063mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 20mil) Between Pad IC1-32(3368.228mil,3476.063mil) on Top Layer And Track (3264.988mil,3594.862mil)(3348.543mil,3511.307mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 20mil) Between Pad IC1-32(3368.228mil,3476.063mil) on Top Layer And Track (3348.543mil,3476.063mil)(3348.543mil,3511.307mil) on Top Layer 
   Violation between Clearance Constraint: (7.78mil < 20mil) Between Pad IC1-46(3454.646mil,3818.386mil) on Top Layer And Track (3391.929mil,3838.071mil)(3454.646mil,3838.071mil) on Top Layer 
   Violation between Clearance Constraint: (8.223mil < 20mil) Between Pad IC1-47(3454.646mil,3838.071mil) on Top Layer And Track (3347.943mil,3817.943mil)(3454.203mil,3817.943mil) on Top Layer 
   Violation between Clearance Constraint: (7.28mil < 20mil) Between Pad IC1-47(3454.646mil,3838.071mil) on Top Layer And Track (3454.203mil,3817.943mil)(3454.646mil,3818.386mil) on Top Layer 
   Violation between Clearance Constraint: (7.78mil < 20mil) Between Pad IC1-47(3454.646mil,3838.071mil) on Top Layer And Track (3454.646mil,3857.756mil)(3527.756mil,3857.756mil) on Top Layer 
   Violation between Clearance Constraint: (7.78mil < 20mil) Between Pad IC1-48(3454.646mil,3857.756mil) on Top Layer And Track (3391.929mil,3838.071mil)(3454.646mil,3838.071mil) on Top Layer 
   Violation between Clearance Constraint: (7.78mil < 20mil) Between Pad IC1-62(3112.323mil,3944.173mil) on Top Layer And Track (3092.638mil,3870mil)(3092.638mil,3944.173mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 20mil) Between Pad IC1-63(3092.638mil,3944.173mil) on Top Layer And Track (3072.953mil,3944.173mil)(3072.953mil,4135mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 20mil) Between Pad IC1-64(3072.953mil,3944.173mil) on Top Layer And Track (3092.638mil,3870mil)(3092.638mil,3944.173mil) on Top Layer 
   Violation between Clearance Constraint: (7.28mil < 20mil) Between Pad U2-1(2049.37mil,3141.614mil) on Top Layer And Track (2029.685mil,3141.614mil)(2029.685mil,3237.502mil) on Top Layer 
   Violation between Clearance Constraint: (7.279mil < 20mil) Between Pad U2-2(2029.685mil,3141.614mil) on Top Layer And Track (2010mil,3087.615mil)(2010mil,3141.614mil) on Top Layer 
   Violation between Clearance Constraint: (7.28mil < 20mil) Between Pad U2-2(2029.685mil,3141.614mil) on Top Layer And Track (2049.37mil,3089.37mil)(2049.37mil,3141.614mil) on Top Layer 
   Violation between Clearance Constraint: (7.279mil < 20mil) Between Pad U2-3(2010mil,3141.614mil) on Top Layer And Track (1990.315mil,3141.614mil)(1990.315mil,3194.685mil) on Top Layer 
   Violation between Clearance Constraint: (7.279mil < 20mil) Between Pad U2-3(2010mil,3141.614mil) on Top Layer And Track (2029.685mil,3141.614mil)(2029.685mil,3237.502mil) on Top Layer 
   Violation between Clearance Constraint: (7.279mil < 20mil) Between Pad U2-4(1990.315mil,3141.614mil) on Top Layer And Track (2010mil,3087.615mil)(2010mil,3141.614mil) on Top Layer 
   Violation between Clearance Constraint: (10.216mil < 20mil) Between Pad USB1-4(1690.315mil,3842.165mil) on Top Layer And Track (1690.315mil,3816.575mil)(1753.425mil,3816.575mil) on Top Layer 
   Violation between Clearance Constraint: (6.685mil < 20mil) Between Track (1990.315mil,3141.614mil)(1990.315mil,3194.685mil) on Top Layer And Track (2010mil,3087.615mil)(2010mil,3141.614mil) on Top Layer 
   Violation between Clearance Constraint: (6.685mil < 20mil) Between Track (2010mil,3087.615mil)(2010mil,3141.614mil) on Top Layer And Track (2029.685mil,3141.614mil)(2029.685mil,3237.502mil) on Top Layer 
   Violation between Clearance Constraint: (6.685mil < 20mil) Between Track (2029.685mil,3141.614mil)(2029.685mil,3237.502mil) on Top Layer And Track (2049.37mil,3089.37mil)(2049.37mil,3141.614mil) on Top Layer 
   Violation between Clearance Constraint: (7.685mil < 20mil) Between Track (2901.535mil,3621.535mil)(2986.535mil,3621.535mil) on Top Layer And Track (2986.535mil,3641.22mil)(3046.28mil,3641.22mil) on Top Layer 
   Violation between Clearance Constraint: (7.185mil < 20mil) Between Track (3072.953mil,3441.819mil)(3072.953mil,3476.063mil) on Top Layer And Track (3092.638mil,3476.063mil)(3092.638mil,3594.862mil) on Top Layer 
   Violation between Clearance Constraint: (7.685mil < 20mil) Between Track (3072.953mil,3944.173mil)(3072.953mil,4135mil) on Top Layer And Track (3092.638mil,3870mil)(3092.638mil,3944.173mil) on Top Layer 
   Violation between Clearance Constraint: (7.685mil < 20mil) Between Track (3092.638mil,3476.063mil)(3092.638mil,3594.862mil) on Top Layer And Track (3112.323mil,3357.323mil)(3112.323mil,3476.063mil) on Top Layer 
   Violation between Clearance Constraint: (6.623mil < 20mil) Between Track (3328.858mil,3476.063mil)(3329.429mil,3475.492mil) on Top Layer And Track (3348.543mil,3476.063mil)(3348.543mil,3511.307mil) on Top Layer 
   Violation between Clearance Constraint: (7.123mil < 20mil) Between Track (3329.429mil,3355.571mil)(3329.429mil,3475.492mil) on Top Layer And Track (3348.543mil,3476.063mil)(3348.543mil,3511.307mil) on Top Layer 
   Violation between Clearance Constraint: (8.128mil < 20mil) Between Track (3347.943mil,3817.943mil)(3454.203mil,3817.943mil) on Top Layer And Track (3360mil,3870mil)(3391.929mil,3838.071mil) on Top Layer 
   Violation between Clearance Constraint: (8.128mil < 20mil) Between Track (3347.943mil,3817.943mil)(3454.203mil,3817.943mil) on Top Layer And Track (3391.929mil,3838.071mil)(3454.646mil,3838.071mil) on Top Layer 
   Violation between Clearance Constraint: (7.685mil < 20mil) Between Track (3348.543mil,3476.063mil)(3348.543mil,3511.307mil) on Top Layer And Track (3368.228mil,3394.272mil)(3368.228mil,3476.063mil) on Top Layer 
   Violation between Clearance Constraint: (7.185mil < 20mil) Between Track (3391.929mil,3838.071mil)(3454.646mil,3838.071mil) on Top Layer And Track (3454.203mil,3817.943mil)(3454.646mil,3818.386mil) on Top Layer 
   Violation between Clearance Constraint: (7.685mil < 20mil) Between Track (3391.929mil,3838.071mil)(3454.646mil,3838.071mil) on Top Layer And Track (3454.646mil,3857.756mil)(3527.756mil,3857.756mil) on Top Layer 
Rule Violations :47

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (122.047mil > 100mil) Pad Designator10-10(4085mil,4395mil) on Multi-Layer Actual Hole Size = 122.047mil
   Violation between Hole Size Constraint: (122.047mil > 100mil) Pad Designator11-10(4085mil,2735mil) on Multi-Layer Actual Hole Size = 122.047mil
   Violation between Hole Size Constraint: (122.047mil > 100mil) Pad Designator8-10(1683.728mil,4395mil) on Multi-Layer Actual Hole Size = 122.047mil
   Violation between Hole Size Constraint: (122.047mil > 100mil) Pad Designator9-10(1683.728mil,2730.118mil) on Multi-Layer Actual Hole Size = 122.047mil
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (8.858mil < 10mil) Between Pad Designator10-10(4085mil,4395mil) on Multi-Layer And Pad Designator10-2(4005.276mil,4395mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.487mil < 10mil) Between Pad Designator10-10(4085mil,4395mil) on Multi-Layer And Pad Designator10-2(4027.913mil,4339.882mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (9.174mil < 10mil) Between Pad Designator10-10(4085mil,4395mil) on Multi-Layer And Pad Designator10-2(4027.913mil,4451.102mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (9.843mil < 10mil) Between Pad Designator10-10(4085mil,4395mil) on Multi-Layer And Pad Designator10-2(4085mil,4314.291mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.858mil < 10mil) Between Pad Designator10-10(4085mil,4395mil) on Multi-Layer And Pad Designator10-2(4085mil,4474.724mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (7.903mil < 10mil) Between Pad Designator10-10(4085mil,4395mil) on Multi-Layer And Pad Designator10-2(4141.272mil,4339.882mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.857mil < 10mil) Between Pad Designator10-10(4085mil,4395mil) on Multi-Layer And Pad Designator10-2(4141.272mil,4451.474mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (7.874mil < 10mil) Between Pad Designator10-10(4085mil,4395mil) on Multi-Layer And Pad Designator10-2(4163.74mil,4395mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.858mil < 10mil) Between Pad Designator11-10(4085mil,2735mil) on Multi-Layer And Pad Designator11-2(4005.276mil,2735mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.487mil < 10mil) Between Pad Designator11-10(4085mil,2735mil) on Multi-Layer And Pad Designator11-2(4027.913mil,2679.882mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (9.174mil < 10mil) Between Pad Designator11-10(4085mil,2735mil) on Multi-Layer And Pad Designator11-2(4027.913mil,2791.102mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (9.843mil < 10mil) Between Pad Designator11-10(4085mil,2735mil) on Multi-Layer And Pad Designator11-2(4085mil,2654.291mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.858mil < 10mil) Between Pad Designator11-10(4085mil,2735mil) on Multi-Layer And Pad Designator11-2(4085mil,2814.724mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (7.903mil < 10mil) Between Pad Designator11-10(4085mil,2735mil) on Multi-Layer And Pad Designator11-2(4141.272mil,2679.882mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.857mil < 10mil) Between Pad Designator11-10(4085mil,2735mil) on Multi-Layer And Pad Designator11-2(4141.272mil,2791.474mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (7.874mil < 10mil) Between Pad Designator11-10(4085mil,2735mil) on Multi-Layer And Pad Designator11-2(4163.74mil,2735mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.858mil < 10mil) Between Pad Designator8-10(1683.728mil,4395mil) on Multi-Layer And Pad Designator8-2(1604.004mil,4395mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.487mil < 10mil) Between Pad Designator8-10(1683.728mil,4395mil) on Multi-Layer And Pad Designator8-2(1626.642mil,4339.882mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (9.174mil < 10mil) Between Pad Designator8-10(1683.728mil,4395mil) on Multi-Layer And Pad Designator8-2(1626.642mil,4451.102mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (9.843mil < 10mil) Between Pad Designator8-10(1683.728mil,4395mil) on Multi-Layer And Pad Designator8-2(1683.728mil,4314.291mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.858mil < 10mil) Between Pad Designator8-10(1683.728mil,4395mil) on Multi-Layer And Pad Designator8-2(1683.728mil,4474.724mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (7.903mil < 10mil) Between Pad Designator8-10(1683.728mil,4395mil) on Multi-Layer And Pad Designator8-2(1740mil,4339.882mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.857mil < 10mil) Between Pad Designator8-10(1683.728mil,4395mil) on Multi-Layer And Pad Designator8-2(1740mil,4451.474mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (7.874mil < 10mil) Between Pad Designator8-10(1683.728mil,4395mil) on Multi-Layer And Pad Designator8-2(1762.468mil,4395mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.858mil < 10mil) Between Pad Designator9-10(1683.728mil,2730.118mil) on Multi-Layer And Pad Designator9-2(1604.004mil,2730.118mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.487mil < 10mil) Between Pad Designator9-10(1683.728mil,2730.118mil) on Multi-Layer And Pad Designator9-2(1626.642mil,2675mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (9.174mil < 10mil) Between Pad Designator9-10(1683.728mil,2730.118mil) on Multi-Layer And Pad Designator9-2(1626.642mil,2786.22mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (9.843mil < 10mil) Between Pad Designator9-10(1683.728mil,2730.118mil) on Multi-Layer And Pad Designator9-2(1683.728mil,2649.409mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.858mil < 10mil) Between Pad Designator9-10(1683.728mil,2730.118mil) on Multi-Layer And Pad Designator9-2(1683.728mil,2809.843mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (7.903mil < 10mil) Between Pad Designator9-10(1683.728mil,2730.118mil) on Multi-Layer And Pad Designator9-2(1740mil,2675mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (8.857mil < 10mil) Between Pad Designator9-10(1683.728mil,2730.118mil) on Multi-Layer And Pad Designator9-2(1740mil,2786.592mil) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (7.874mil < 10mil) Between Pad Designator9-10(1683.728mil,2730.118mil) on Multi-Layer And Pad Designator9-2(1762.468mil,2730.118mil) on Multi-Layer 
Rule Violations :32

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (1683.728mil,2730.118mil) on Top Overlay And Pad Designator9-10(1683.728mil,2730.118mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (1683.728mil,2730.118mil) on Top Overlay And Pad Designator9-10(1683.728mil,2730.118mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (1683.728mil,2730.118mil) on Top Overlay And Pad Designator9-10(1683.728mil,2730.118mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (1683.728mil,2730.118mil) on Top Overlay And Pad Designator9-10(1683.728mil,2730.118mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (1683.728mil,2730.118mil) on Top Overlay And Pad Designator9-10(1683.728mil,2730.118mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (1683.728mil,2730.118mil) on Top Overlay And Pad Designator9-10(1683.728mil,2730.118mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (1683.728mil,2730.118mil) on Top Overlay And Pad Designator9-10(1683.728mil,2730.118mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (1683.728mil,2730.118mil) on Top Overlay And Pad Designator9-10(1683.728mil,2730.118mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (1683.728mil,4395mil) on Top Overlay And Pad Designator8-10(1683.728mil,4395mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (1683.728mil,4395mil) on Top Overlay And Pad Designator8-10(1683.728mil,4395mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (1683.728mil,4395mil) on Top Overlay And Pad Designator8-10(1683.728mil,4395mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (1683.728mil,4395mil) on Top Overlay And Pad Designator8-10(1683.728mil,4395mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (1683.728mil,4395mil) on Top Overlay And Pad Designator8-10(1683.728mil,4395mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (1683.728mil,4395mil) on Top Overlay And Pad Designator8-10(1683.728mil,4395mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (1683.728mil,4395mil) on Top Overlay And Pad Designator8-10(1683.728mil,4395mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (1683.728mil,4395mil) on Top Overlay And Pad Designator8-10(1683.728mil,4395mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1692.425mil,3135.969mil) on Top Overlay And Pad U4-1(1680mil,3035mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1692.425mil,3135.969mil) on Top Overlay And Pad U4-3(1680mil,3235mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.257mil < 10mil) Between Arc (2317.004mil,3906.866mil) on Top Overlay And Pad U5-9(2300mil,3955.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.257mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.603mil < 10mil) Between Arc (2318.968mil,3781.642mil) on Top Overlay And Pad U5-8(2300mil,3735mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.603mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2765mil,2745mil) on Top Overlay And Pad SW1-1(2864.172mil,2745mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2765mil,2745mil) on Top Overlay And Pad SW1-2(2664.172mil,2745mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3095mil,2745mil) on Top Overlay And Pad SW2-1(3194.172mil,2745mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3095mil,2745mil) on Top Overlay And Pad SW2-2(2994.172mil,2745mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3755mil,2745mil) on Top Overlay And Pad SW4-1(3854.172mil,2745mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3755mil,2745mil) on Top Overlay And Pad SW4-2(3654.172mil,2745mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (4085mil,4395mil) on Top Overlay And Pad Designator10-10(4085mil,4395mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (4085mil,4395mil) on Top Overlay And Pad Designator10-10(4085mil,4395mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (4085mil,4395mil) on Top Overlay And Pad Designator10-10(4085mil,4395mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (4085mil,4395mil) on Top Overlay And Pad Designator10-10(4085mil,4395mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (4085mil,4395mil) on Top Overlay And Pad Designator10-10(4085mil,4395mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (4085mil,4395mil) on Top Overlay And Pad Designator10-10(4085mil,4395mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (4085mil,4395mil) on Top Overlay And Pad Designator10-10(4085mil,4395mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (4085mil,4395mil) on Top Overlay And Pad Designator10-10(4085mil,4395mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B1-1(2540mil,3511.614mil) on Top Layer And Track (2490mil,3305mil)(2490mil,3545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.795mil < 10mil) Between Pad B1-1(2540mil,3511.614mil) on Top Layer And Track (2490mil,3545mil)(2590mil,3545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B1-1(2540mil,3511.614mil) on Top Layer And Track (2590mil,3305mil)(2590mil,3545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B1-2(2540mil,3338.386mil) on Top Layer And Track (2490mil,3305mil)(2490mil,3545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.795mil < 10mil) Between Pad B1-2(2540mil,3338.386mil) on Top Layer And Track (2490mil,3305mil)(2590mil,3305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B1-2(2540mil,3338.386mil) on Top Layer And Track (2590mil,3305mil)(2590mil,3545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C10-1(3648mil,4220mil) on Top Layer And Track (3532.998mil,4187mil)(3672.998mil,4187mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C10-1(3648mil,4220mil) on Top Layer And Track (3532.998mil,4254mil)(3672.998mil,4254mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C10-1(3648mil,4220mil) on Top Layer And Track (3586mil,4195mil)(3620mil,4195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C10-1(3648mil,4220mil) on Top Layer And Track (3586mil,4245mil)(3620mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C10-1(3648mil,4220mil) on Top Layer And Track (3672.998mil,4187mil)(3672.998mil,4254mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.816mil < 10mil) Between Pad C10-2(3558mil,4220mil) on Top Layer And Track (3532.998mil,4187mil)(3532.998mil,4254mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.816mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C10-2(3558mil,4220mil) on Top Layer And Track (3532.998mil,4187mil)(3672.998mil,4187mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C10-2(3558mil,4220mil) on Top Layer And Track (3532.998mil,4254mil)(3672.998mil,4254mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C10-2(3558mil,4220mil) on Top Layer And Track (3586mil,4195mil)(3620mil,4195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C10-2(3558mil,4220mil) on Top Layer And Track (3586mil,4245mil)(3620mil,4245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C1-1(2170mil,3085mil) on Top Layer And Track (2136mil,2969.998mil)(2136mil,3109.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C1-1(2170mil,3085mil) on Top Layer And Track (2136mil,3109.998mil)(2203mil,3109.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C1-1(2170mil,3085mil) on Top Layer And Track (2145mil,3023mil)(2145mil,3057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C1-1(2170mil,3085mil) on Top Layer And Track (2195mil,3023mil)(2195mil,3057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1-1(2170mil,3085mil) on Top Layer And Track (2203mil,2969.998mil)(2203mil,3109.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C11-1(2666.467mil,3425mil) on Top Layer And Track (2641.468mil,3391mil)(2641.468mil,3458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C11-1(2666.467mil,3425mil) on Top Layer And Track (2641.468mil,3391mil)(2781.468mil,3391mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C11-1(2666.467mil,3425mil) on Top Layer And Track (2641.468mil,3458mil)(2781.468mil,3458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C11-1(2666.467mil,3425mil) on Top Layer And Track (2694.467mil,3400mil)(2728.467mil,3400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C11-1(2666.467mil,3425mil) on Top Layer And Track (2694.467mil,3450mil)(2728.467mil,3450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C11-2(2756.467mil,3425mil) on Top Layer And Track (2641.468mil,3391mil)(2781.468mil,3391mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C11-2(2756.467mil,3425mil) on Top Layer And Track (2641.468mil,3458mil)(2781.468mil,3458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C11-2(2756.467mil,3425mil) on Top Layer And Track (2694.467mil,3400mil)(2728.467mil,3400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C11-2(2756.467mil,3425mil) on Top Layer And Track (2694.467mil,3450mil)(2728.467mil,3450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C11-2(2756.467mil,3425mil) on Top Layer And Track (2781.468mil,3391mil)(2781.468mil,3458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C1-2(2170mil,2995mil) on Top Layer And Track (2136mil,2969.998mil)(2136mil,3109.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C1-2(2170mil,2995mil) on Top Layer And Track (2136mil,2969.998mil)(2203mil,2969.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C1-2(2170mil,2995mil) on Top Layer And Track (2145mil,3023mil)(2145mil,3057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C1-2(2170mil,2995mil) on Top Layer And Track (2195mil,3023mil)(2195mil,3057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1-2(2170mil,2995mil) on Top Layer And Track (2203mil,2969.998mil)(2203mil,3109.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C12-1(2666.467mil,3335mil) on Top Layer And Track (2641.468mil,3301mil)(2641.468mil,3368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C12-1(2666.467mil,3335mil) on Top Layer And Track (2641.468mil,3301mil)(2781.468mil,3301mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C12-1(2666.467mil,3335mil) on Top Layer And Track (2641.468mil,3368mil)(2781.468mil,3368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C12-1(2666.467mil,3335mil) on Top Layer And Track (2694.467mil,3310mil)(2728.467mil,3310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C12-1(2666.467mil,3335mil) on Top Layer And Track (2694.467mil,3360mil)(2728.467mil,3360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C12-2(2756.467mil,3335mil) on Top Layer And Track (2641.468mil,3301mil)(2781.468mil,3301mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C12-2(2756.467mil,3335mil) on Top Layer And Track (2641.468mil,3368mil)(2781.468mil,3368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C12-2(2756.467mil,3335mil) on Top Layer And Track (2694.467mil,3310mil)(2728.467mil,3310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C12-2(2756.467mil,3335mil) on Top Layer And Track (2694.467mil,3360mil)(2728.467mil,3360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.816mil < 10mil) Between Pad C12-2(2756.467mil,3335mil) on Top Layer And Track (2781.468mil,3301mil)(2781.468mil,3368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.816mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C15-1(2505mil,3615mil) on Top Layer And Track (2480.002mil,3581mil)(2480.002mil,3648mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C15-1(2505mil,3615mil) on Top Layer And Track (2480.002mil,3581mil)(2620.002mil,3581mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C15-1(2505mil,3615mil) on Top Layer And Track (2480.002mil,3648mil)(2620.002mil,3648mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C15-1(2505mil,3615mil) on Top Layer And Track (2533mil,3590mil)(2567mil,3590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C15-1(2505mil,3615mil) on Top Layer And Track (2533mil,3640mil)(2567mil,3640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C15-2(2595mil,3615mil) on Top Layer And Track (2480.002mil,3581mil)(2620.002mil,3581mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C15-2(2595mil,3615mil) on Top Layer And Track (2480.002mil,3648mil)(2620.002mil,3648mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C15-2(2595mil,3615mil) on Top Layer And Track (2533mil,3590mil)(2567mil,3590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C15-2(2595mil,3615mil) on Top Layer And Track (2533mil,3640mil)(2567mil,3640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C15-2(2595mil,3615mil) on Top Layer And Track (2620.002mil,3581mil)(2620.002mil,3648mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C16-1(2505mil,3800mil) on Top Layer And Track (2480.002mil,3766mil)(2480.002mil,3833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C16-1(2505mil,3800mil) on Top Layer And Track (2480.002mil,3766mil)(2620.002mil,3766mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C16-1(2505mil,3800mil) on Top Layer And Track (2480.002mil,3833mil)(2620.002mil,3833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C16-1(2505mil,3800mil) on Top Layer And Track (2533mil,3775mil)(2567mil,3775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C16-1(2505mil,3800mil) on Top Layer And Track (2533mil,3825mil)(2567mil,3825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C16-2(2595mil,3800mil) on Top Layer And Track (2480.002mil,3766mil)(2620.002mil,3766mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C16-2(2595mil,3800mil) on Top Layer And Track (2480.002mil,3833mil)(2620.002mil,3833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C16-2(2595mil,3800mil) on Top Layer And Track (2533mil,3775mil)(2567mil,3775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C16-2(2595mil,3800mil) on Top Layer And Track (2533mil,3825mil)(2567mil,3825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C16-2(2595mil,3800mil) on Top Layer And Track (2620.002mil,3766mil)(2620.002mil,3833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C17-1(2505mil,3707.5mil) on Top Layer And Track (2480.002mil,3673.5mil)(2480.002mil,3740.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C17-1(2505mil,3707.5mil) on Top Layer And Track (2480.002mil,3673.5mil)(2620.002mil,3673.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C17-1(2505mil,3707.5mil) on Top Layer And Track (2480.002mil,3740.5mil)(2620.002mil,3740.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C17-1(2505mil,3707.5mil) on Top Layer And Track (2533mil,3682.5mil)(2567mil,3682.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C17-1(2505mil,3707.5mil) on Top Layer And Track (2533mil,3732.5mil)(2567mil,3732.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C17-2(2595mil,3707.5mil) on Top Layer And Track (2480.002mil,3673.5mil)(2620.002mil,3673.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C17-2(2595mil,3707.5mil) on Top Layer And Track (2480.002mil,3740.5mil)(2620.002mil,3740.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C17-2(2595mil,3707.5mil) on Top Layer And Track (2533mil,3682.5mil)(2567mil,3682.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C17-2(2595mil,3707.5mil) on Top Layer And Track (2533mil,3732.5mil)(2567mil,3732.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C17-2(2595mil,3707.5mil) on Top Layer And Track (2620.002mil,3673.5mil)(2620.002mil,3740.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C18-1(3471.349mil,2935mil) on Top Layer And Track (3356.347mil,2902mil)(3496.347mil,2902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C18-1(3471.349mil,2935mil) on Top Layer And Track (3356.347mil,2969mil)(3496.347mil,2969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C18-1(3471.349mil,2935mil) on Top Layer And Track (3409.349mil,2910mil)(3443.348mil,2910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C18-1(3471.349mil,2935mil) on Top Layer And Track (3409.349mil,2960mil)(3443.348mil,2960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C18-1(3471.349mil,2935mil) on Top Layer And Track (3496.347mil,2902mil)(3496.347mil,2969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C18-2(3381.348mil,2935mil) on Top Layer And Track (3356.347mil,2902mil)(3356.347mil,2969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C18-2(3381.348mil,2935mil) on Top Layer And Track (3356.347mil,2902mil)(3496.347mil,2902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C18-2(3381.348mil,2935mil) on Top Layer And Track (3356.347mil,2969mil)(3496.347mil,2969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C18-2(3381.348mil,2935mil) on Top Layer And Track (3409.349mil,2910mil)(3443.348mil,2910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C18-2(3381.348mil,2935mil) on Top Layer And Track (3409.349mil,2960mil)(3443.348mil,2960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C19-1(3797.025mil,2935mil) on Top Layer And Track (3682.023mil,2902mil)(3822.023mil,2902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C19-1(3797.025mil,2935mil) on Top Layer And Track (3682.023mil,2969mil)(3822.023mil,2969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C19-1(3797.025mil,2935mil) on Top Layer And Track (3735.025mil,2910mil)(3769.025mil,2910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C19-1(3797.025mil,2935mil) on Top Layer And Track (3735.025mil,2960mil)(3769.025mil,2960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C19-1(3797.025mil,2935mil) on Top Layer And Track (3822.023mil,2902mil)(3822.023mil,2969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C19-2(3707.025mil,2935mil) on Top Layer And Track (3682.023mil,2902mil)(3682.023mil,2969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C19-2(3707.025mil,2935mil) on Top Layer And Track (3682.023mil,2902mil)(3822.023mil,2902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C19-2(3707.025mil,2935mil) on Top Layer And Track (3682.023mil,2969mil)(3822.023mil,2969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C19-2(3707.025mil,2935mil) on Top Layer And Track (3735.025mil,2910mil)(3769.025mil,2910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C19-2(3707.025mil,2935mil) on Top Layer And Track (3735.025mil,2960mil)(3769.025mil,2960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C2-1(2013.11mil,4227.147mil) on Top Layer And Track (1980.11mil,4202.149mil)(2047.11mil,4202.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C2-1(2013.11mil,4227.147mil) on Top Layer And Track (1980.11mil,4342.149mil)(1980.11mil,4202.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C2-1(2013.11mil,4227.147mil) on Top Layer And Track (1988.11mil,4255.147mil)(1988.11mil,4289.147mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C2-1(2013.11mil,4227.147mil) on Top Layer And Track (2038.11mil,4255.147mil)(2038.11mil,4289.147mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C2-1(2013.11mil,4227.147mil) on Top Layer And Track (2047.11mil,4202.149mil)(2047.11mil,4342.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C21-2(2095mil,3510mil) on Top Layer And Track (1980.002mil,3476mil)(2120.002mil,3476mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C21-2(2095mil,3510mil) on Top Layer And Track (1980.002mil,3543mil)(2120.002mil,3543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C21-2(2095mil,3510mil) on Top Layer And Track (2033mil,3485mil)(2067mil,3485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C21-2(2095mil,3510mil) on Top Layer And Track (2033mil,3535mil)(2067mil,3535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C21-2(2095mil,3510mil) on Top Layer And Track (2120.002mil,3476mil)(2120.002mil,3543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C2-2(2013.11mil,4317.147mil) on Top Layer And Track (1980.11mil,4342.149mil)(1980.11mil,4202.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C2-2(2013.11mil,4317.147mil) on Top Layer And Track (1980.11mil,4342.149mil)(2047.11mil,4342.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C2-2(2013.11mil,4317.147mil) on Top Layer And Track (1988.11mil,4255.147mil)(1988.11mil,4289.147mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C2-2(2013.11mil,4317.147mil) on Top Layer And Track (2038.11mil,4255.147mil)(2038.11mil,4289.147mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C2-2(2013.11mil,4317.147mil) on Top Layer And Track (2047.11mil,4202.149mil)(2047.11mil,4342.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.816mil < 10mil) Between Pad C23-2(1945mil,4055mil) on Top Layer And Track (1919.998mil,4022mil)(1919.998mil,4089mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.816mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C23-2(1945mil,4055mil) on Top Layer And Track (1919.998mil,4022mil)(2059.999mil,4022mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C23-2(1945mil,4055mil) on Top Layer And Track (1919.998mil,4089mil)(2059.999mil,4089mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C23-2(1945mil,4055mil) on Top Layer And Track (1973mil,4030mil)(2007mil,4030mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C23-2(1945mil,4055mil) on Top Layer And Track (1973mil,4080mil)(2007mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C3-1(2098.11mil,4227.147mil) on Top Layer And Track (2065.11mil,4202.149mil)(2065.11mil,4342.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C3-1(2098.11mil,4227.147mil) on Top Layer And Track (2065.11mil,4202.149mil)(2132.11mil,4202.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C3-1(2098.11mil,4227.147mil) on Top Layer And Track (2073.11mil,4255.147mil)(2073.11mil,4289.147mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C3-1(2098.11mil,4227.147mil) on Top Layer And Track (2123.11mil,4255.147mil)(2123.11mil,4289.147mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C3-1(2098.11mil,4227.147mil) on Top Layer And Track (2132.11mil,4202.149mil)(2132.11mil,4342.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C3-2(2098.11mil,4317.147mil) on Top Layer And Track (2065.11mil,4202.149mil)(2065.11mil,4342.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C3-2(2098.11mil,4317.147mil) on Top Layer And Track (2065.11mil,4342.149mil)(2132.11mil,4342.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C3-2(2098.11mil,4317.147mil) on Top Layer And Track (2073.11mil,4255.147mil)(2073.11mil,4289.147mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C3-2(2098.11mil,4317.147mil) on Top Layer And Track (2123.11mil,4255.147mil)(2123.11mil,4289.147mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C3-2(2098.11mil,4317.147mil) on Top Layer And Track (2132.11mil,4202.149mil)(2132.11mil,4342.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C4-1(2621.89mil,4287.853mil) on Top Layer And Track (2587.89mil,4172.851mil)(2587.89mil,4312.851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C4-1(2621.89mil,4287.853mil) on Top Layer And Track (2587.89mil,4312.851mil)(2654.89mil,4312.851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C4-1(2621.89mil,4287.853mil) on Top Layer And Track (2596.89mil,4225.853mil)(2596.89mil,4259.853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C4-1(2621.89mil,4287.853mil) on Top Layer And Track (2646.89mil,4225.853mil)(2646.89mil,4259.853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C4-1(2621.89mil,4287.853mil) on Top Layer And Track (2654.89mil,4172.851mil)(2654.89mil,4312.851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C4-2(2621.89mil,4197.853mil) on Top Layer And Track (2587.89mil,4172.851mil)(2587.89mil,4312.851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C4-2(2621.89mil,4197.853mil) on Top Layer And Track (2587.89mil,4172.851mil)(2654.89mil,4172.851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C4-2(2621.89mil,4197.853mil) on Top Layer And Track (2596.89mil,4225.853mil)(2596.89mil,4259.853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C4-2(2621.89mil,4197.853mil) on Top Layer And Track (2646.89mil,4225.853mil)(2646.89mil,4259.853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C4-2(2621.89mil,4197.853mil) on Top Layer And Track (2654.89mil,4172.851mil)(2654.89mil,4312.851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C5-1(2706.89mil,4287.853mil) on Top Layer And Track (2672.89mil,4172.851mil)(2672.89mil,4312.851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C5-1(2706.89mil,4287.853mil) on Top Layer And Track (2672.89mil,4312.851mil)(2739.89mil,4312.851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C5-1(2706.89mil,4287.853mil) on Top Layer And Track (2681.89mil,4225.853mil)(2681.89mil,4259.853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C5-1(2706.89mil,4287.853mil) on Top Layer And Track (2731.89mil,4225.853mil)(2731.89mil,4259.853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C5-1(2706.89mil,4287.853mil) on Top Layer And Track (2739.89mil,4172.851mil)(2739.89mil,4312.851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C5-2(2706.89mil,4197.853mil) on Top Layer And Track (2672.89mil,4172.851mil)(2672.89mil,4312.851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C5-2(2706.89mil,4197.853mil) on Top Layer And Track (2672.89mil,4172.851mil)(2739.89mil,4172.851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C5-2(2706.89mil,4197.853mil) on Top Layer And Track (2681.89mil,4225.853mil)(2681.89mil,4259.853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C5-2(2706.89mil,4197.853mil) on Top Layer And Track (2731.89mil,4225.853mil)(2731.89mil,4259.853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C5-2(2706.89mil,4197.853mil) on Top Layer And Track (2739.89mil,4172.851mil)(2739.89mil,4312.851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C6-1(3540mil,3285mil) on Top Layer And Track (3424.998mil,3252mil)(3564.998mil,3252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C6-1(3540mil,3285mil) on Top Layer And Track (3424.998mil,3319mil)(3564.998mil,3319mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C6-1(3540mil,3285mil) on Top Layer And Track (3478mil,3260mil)(3512mil,3260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C6-1(3540mil,3285mil) on Top Layer And Track (3478mil,3310mil)(3512mil,3310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C6-1(3540mil,3285mil) on Top Layer And Track (3564.998mil,3252mil)(3564.998mil,3319mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C6-2(3450mil,3285mil) on Top Layer And Track (3424.998mil,3252mil)(3424.998mil,3319mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C6-2(3450mil,3285mil) on Top Layer And Track (3424.998mil,3252mil)(3564.998mil,3252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C6-2(3450mil,3285mil) on Top Layer And Track (3424.998mil,3319mil)(3564.998mil,3319mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C6-2(3450mil,3285mil) on Top Layer And Track (3478mil,3260mil)(3512mil,3260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C6-2(3450mil,3285mil) on Top Layer And Track (3478mil,3310mil)(3512mil,3310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C9-1(3105mil,3257.5mil) on Top Layer And Track (3072mil,3232.502mil)(3139mil,3232.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C9-1(3105mil,3257.5mil) on Top Layer And Track (3072mil,3372.502mil)(3072mil,3232.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C9-1(3105mil,3257.5mil) on Top Layer And Track (3080mil,3285.5mil)(3080mil,3319.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C9-1(3105mil,3257.5mil) on Top Layer And Track (3130mil,3319.5mil)(3130mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C9-1(3105mil,3257.5mil) on Top Layer And Track (3139mil,3232.502mil)(3139mil,3372.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C9-2(3105mil,3347.5mil) on Top Layer And Track (3072mil,3372.502mil)(3072mil,3232.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C9-2(3105mil,3347.5mil) on Top Layer And Track (3072mil,3372.502mil)(3139mil,3372.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C9-2(3105mil,3347.5mil) on Top Layer And Track (3080mil,3285.5mil)(3080mil,3319.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C9-2(3105mil,3347.5mil) on Top Layer And Track (3130mil,3319.5mil)(3130mil,3285.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C9-2(3105mil,3347.5mil) on Top Layer And Track (3139mil,3232.502mil)(3139mil,3372.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.952mil < 10mil) Between Pad IC1-16(2986.535mil,3562.48mil) on Top Layer And Track (3023.74mil,3513.268mil)(3023.74mil,3544.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.952mil < 10mil) Between Pad IC1-32(3368.228mil,3476.063mil) on Top Layer And Track (3386.591mil,3513.268mil)(3417.441mil,3513.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.952mil < 10mil) Between Pad IC1-33(3454.646mil,3562.48mil) on Top Layer And Track (3417.441mil,3544.118mil)(3417.441mil,3513.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.952mil < 10mil) Between Pad IC1-49(3368.228mil,3944.173mil) on Top Layer And Track (3386.591mil,3906.968mil)(3417.441mil,3906.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.952mil < 10mil) Between Pad IC1-64(3072.953mil,3944.173mil) on Top Layer And Track (3023.74mil,3906.969mil)(3054.591mil,3906.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-1(3958mil,3806.167mil) on Top Layer And Track (3868mil,3771.167mil)(3958mil,3771.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-1(3958mil,3806.167mil) on Top Layer And Track (3868mil,3841.167mil)(3958mil,3841.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-1(3958mil,3806.167mil) on Top Layer And Track (3958mil,3771.167mil)(3958mil,3776.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-1(3958mil,3806.167mil) on Top Layer And Track (3958mil,3836.167mil)(3958mil,3841.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(3868mil,3806.167mil) on Top Layer And Track (3868mil,3771.167mil)(3868mil,3776.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(3868mil,3806.167mil) on Top Layer And Track (3868mil,3771.167mil)(3958mil,3771.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(3868mil,3806.167mil) on Top Layer And Track (3868mil,3836.167mil)(3868mil,3841.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(3868mil,3806.167mil) on Top Layer And Track (3868mil,3841.167mil)(3958mil,3841.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-1(3958mil,3912.834mil) on Top Layer And Track (3868mil,3877.834mil)(3958mil,3877.834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-1(3958mil,3912.834mil) on Top Layer And Track (3868mil,3947.833mil)(3958mil,3947.833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-1(3958mil,3912.834mil) on Top Layer And Track (3958mil,3877.834mil)(3958mil,3882.834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-1(3958mil,3912.834mil) on Top Layer And Track (3958mil,3942.834mil)(3958mil,3947.833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-2(3868mil,3912.833mil) on Top Layer And Track (3868mil,3877.834mil)(3958mil,3877.834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-2(3868mil,3912.833mil) on Top Layer And Track (3868mil,3882.833mil)(3868mil,3877.834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-2(3868mil,3912.833mil) on Top Layer And Track (3868mil,3942.834mil)(3868mil,3947.833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-2(3868mil,3912.833mil) on Top Layer And Track (3868mil,3947.833mil)(3958mil,3947.833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-1(3958mil,4019.5mil) on Top Layer And Track (3868mil,3984.5mil)(3958mil,3984.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-1(3958mil,4019.5mil) on Top Layer And Track (3868mil,4054.5mil)(3958mil,4054.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-1(3958mil,4019.5mil) on Top Layer And Track (3958mil,3984.5mil)(3958mil,3989.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-1(3958mil,4019.5mil) on Top Layer And Track (3958mil,4049.5mil)(3958mil,4054.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-2(3868mil,4019.5mil) on Top Layer And Track (3868mil,3984.5mil)(3868mil,3989.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-2(3868mil,4019.5mil) on Top Layer And Track (3868mil,3984.5mil)(3958mil,3984.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED4-2(3868mil,4019.5mil) on Top Layer And Track (3868mil,4049.5mil)(3868mil,4054.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED4-2(3868mil,4019.5mil) on Top Layer And Track (3868mil,4054.5mil)(3958mil,4054.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-1(2340mil,3085mil) on Top Layer And Track (2306mil,2969.999mil)(2306mil,3109.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R1-1(2340mil,3085mil) on Top Layer And Track (2306mil,3109.998mil)(2373mil,3109.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-1(2340mil,3085mil) on Top Layer And Track (2315mil,3023mil)(2315mil,3057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-1(2340mil,3085mil) on Top Layer And Track (2365mil,3057mil)(2365mil,3023mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-1(2340mil,3085mil) on Top Layer And Track (2373mil,2969.998mil)(2373mil,3109.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-2(2340mil,2995mil) on Top Layer And Track (2306mil,2969.999mil)(2306mil,3109.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R1-2(2340mil,2995mil) on Top Layer And Track (2306mil,2969.999mil)(2373mil,2969.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.816mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-2(2340mil,2995mil) on Top Layer And Track (2315mil,3023mil)(2315mil,3057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-2(2340mil,2995mil) on Top Layer And Track (2365mil,3057mil)(2365mil,3023mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-2(2340mil,2995mil) on Top Layer And Track (2373mil,2969.998mil)(2373mil,3109.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-1(4128mil,3912.667mil) on Top Layer And Track (4012.998mil,3879.667mil)(4152.998mil,3879.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-1(4128mil,3912.667mil) on Top Layer And Track (4012.999mil,3946.667mil)(4152.998mil,3946.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-1(4128mil,3912.667mil) on Top Layer And Track (4066mil,3887.667mil)(4100mil,3887.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-1(4128mil,3912.667mil) on Top Layer And Track (4066mil,3937.667mil)(4100mil,3937.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R12-1(4128mil,3912.667mil) on Top Layer And Track (4152.998mil,3946.667mil)(4152.998mil,3879.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.816mil < 10mil) Between Pad R12-2(4038mil,3912.667mil) on Top Layer And Track (4012.998mil,3879.667mil)(4012.999mil,3946.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.816mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-2(4038mil,3912.667mil) on Top Layer And Track (4012.998mil,3879.667mil)(4152.998mil,3879.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-2(4038mil,3912.667mil) on Top Layer And Track (4012.999mil,3946.667mil)(4152.998mil,3946.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-2(4038mil,3912.667mil) on Top Layer And Track (4066mil,3887.667mil)(4100mil,3887.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-2(4038mil,3912.667mil) on Top Layer And Track (4066mil,3937.667mil)(4100mil,3937.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-1(4128mil,4020mil) on Top Layer And Track (4012.998mil,3987mil)(4152.998mil,3987mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-1(4128mil,4020mil) on Top Layer And Track (4012.998mil,4054mil)(4152.998mil,4054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-1(4128mil,4020mil) on Top Layer And Track (4066mil,3995mil)(4100mil,3995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-1(4128mil,4020mil) on Top Layer And Track (4066mil,4045mil)(4100mil,4045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R13-1(4128mil,4020mil) on Top Layer And Track (4152.998mil,4054mil)(4152.998mil,3987mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R13-2(4038mil,4020mil) on Top Layer And Track (4012.998mil,3987mil)(4012.998mil,4054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-2(4038mil,4020mil) on Top Layer And Track (4012.998mil,3987mil)(4152.998mil,3987mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-2(4038mil,4020mil) on Top Layer And Track (4012.998mil,4054mil)(4152.998mil,4054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-2(4038mil,4020mil) on Top Layer And Track (4066mil,3995mil)(4100mil,3995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-2(4038mil,4020mil) on Top Layer And Track (4066mil,4045mil)(4100mil,4045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-1(2255mil,3085.001mil) on Top Layer And Track (2221mil,3110mil)(2221mil,2970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R2-1(2255mil,3085.001mil) on Top Layer And Track (2221mil,3110mil)(2288mil,3110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-1(2255mil,3085.001mil) on Top Layer And Track (2230mil,3057.002mil)(2230mil,3023.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-1(2255mil,3085.001mil) on Top Layer And Track (2280mil,3057.001mil)(2280mil,3023.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-1(2255mil,3085.001mil) on Top Layer And Track (2288mil,2970mil)(2288mil,3110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.816mil < 10mil) Between Pad R2-2(2255mil,2995.002mil) on Top Layer And Track (2221mil,2970mil)(2288mil,2970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.816mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-2(2255mil,2995.002mil) on Top Layer And Track (2221mil,3110mil)(2221mil,2970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-2(2255mil,2995.002mil) on Top Layer And Track (2230mil,3057.002mil)(2230mil,3023.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-2(2255mil,2995.002mil) on Top Layer And Track (2280mil,3057.001mil)(2280mil,3023.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-2(2255mil,2995.002mil) on Top Layer And Track (2288mil,2970mil)(2288mil,3110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-1(2100.001mil,3265mil) on Top Layer And Track (1985mil,3232mil)(2125mil,3232mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R3-1(2100.001mil,3265mil) on Top Layer And Track (1985mil,3299mil)(2125mil,3299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-1(2100.001mil,3265mil) on Top Layer And Track (2038.002mil,3240mil)(2072.002mil,3240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-1(2100.001mil,3265mil) on Top Layer And Track (2038.002mil,3290mil)(2072.002mil,3290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R3-1(2100.001mil,3265mil) on Top Layer And Track (2125mil,3299mil)(2125mil,3232mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R3-2(2010.002mil,3265mil) on Top Layer And Track (1985mil,3232mil)(1985mil,3299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-2(2010.002mil,3265mil) on Top Layer And Track (1985mil,3232mil)(2125mil,3232mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R3-2(2010.002mil,3265mil) on Top Layer And Track (1985mil,3299mil)(2125mil,3299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-2(2010.002mil,3265mil) on Top Layer And Track (2038.002mil,3240mil)(2072.002mil,3240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-2(2010.002mil,3265mil) on Top Layer And Track (2038.002mil,3290mil)(2072.002mil,3290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-1(2809.173mil,3025mil) on Top Layer And Track (2694.172mil,2992mil)(2834.172mil,2992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-1(2809.173mil,3025mil) on Top Layer And Track (2694.172mil,3059mil)(2834.172mil,3059mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-1(2809.173mil,3025mil) on Top Layer And Track (2747.174mil,3000mil)(2781.174mil,3000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-1(2809.173mil,3025mil) on Top Layer And Track (2747.174mil,3050mil)(2781.174mil,3050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R4-1(2809.173mil,3025mil) on Top Layer And Track (2834.172mil,2992mil)(2834.172mil,3059mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R4-2(2719.174mil,3025mil) on Top Layer And Track (2694.172mil,2992mil)(2694.172mil,3059mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-2(2719.174mil,3025mil) on Top Layer And Track (2694.172mil,2992mil)(2834.172mil,2992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-2(2719.174mil,3025mil) on Top Layer And Track (2694.172mil,3059mil)(2834.172mil,3059mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-2(2719.174mil,3025mil) on Top Layer And Track (2747.174mil,3000mil)(2781.174mil,3000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-2(2719.174mil,3025mil) on Top Layer And Track (2747.174mil,3050mil)(2781.174mil,3050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-1(3139.45mil,3025mil) on Top Layer And Track (3024.448mil,2992mil)(3164.448mil,2992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-1(3139.45mil,3025mil) on Top Layer And Track (3024.448mil,3059mil)(3164.448mil,3059mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-1(3139.45mil,3025mil) on Top Layer And Track (3077.45mil,3000mil)(3111.45mil,3000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-1(3139.45mil,3025mil) on Top Layer And Track (3077.45mil,3050mil)(3111.449mil,3050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R5-1(3139.45mil,3025mil) on Top Layer And Track (3164.448mil,2992mil)(3164.448mil,3059mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R5-2(3049.45mil,3025mil) on Top Layer And Track (3024.448mil,2992mil)(3024.448mil,3059mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.816mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-2(3049.45mil,3025mil) on Top Layer And Track (3024.448mil,2992mil)(3164.448mil,2992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-2(3049.45mil,3025mil) on Top Layer And Track (3024.448mil,3059mil)(3164.448mil,3059mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-2(3049.45mil,3025mil) on Top Layer And Track (3077.45mil,3000mil)(3111.45mil,3000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-2(3049.45mil,3025mil) on Top Layer And Track (3077.45mil,3050mil)(3111.449mil,3050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-1(3155mil,4225.002mil) on Top Layer And Track (3121mil,4110mil)(3121mil,4250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R7-1(3155mil,4225.002mil) on Top Layer And Track (3121mil,4250mil)(3188mil,4250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-1(3155mil,4225.002mil) on Top Layer And Track (3130mil,4163.002mil)(3130mil,4197.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-1(3155mil,4225.002mil) on Top Layer And Track (3180mil,4197.002mil)(3180mil,4163.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-1(3155mil,4225.002mil) on Top Layer And Track (3188mil,4110mil)(3188mil,4250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-2(3155mil,4135.002mil) on Top Layer And Track (3121mil,4110mil)(3121mil,4250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R7-2(3155mil,4135.002mil) on Top Layer And Track (3121mil,4110mil)(3188mil,4110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-2(3155mil,4135.002mil) on Top Layer And Track (3130mil,4163.002mil)(3130mil,4197.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-2(3155mil,4135.002mil) on Top Layer And Track (3180mil,4197.002mil)(3180mil,4163.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-2(3155mil,4135.002mil) on Top Layer And Track (3188mil,4110mil)(3188mil,4250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R9-2(3705.002mil,3025mil) on Top Layer And Track (3680mil,2992mil)(3680mil,3059mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-2(3705.002mil,3025mil) on Top Layer And Track (3680mil,2992mil)(3820mil,2992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-2(3705.002mil,3025mil) on Top Layer And Track (3680mil,3059mil)(3820mil,3059mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-2(3705.002mil,3025mil) on Top Layer And Track (3733.001mil,3000mil)(3767.001mil,3000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R9-2(3705.002mil,3025mil) on Top Layer And Track (3733.001mil,3050mil)(3767.001mil,3050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-1(2864.172mil,2745mil) on Multi-Layer And Track (2889.172mil,2620mil)(2889.172mil,2870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-2(2664.172mil,2745mil) on Multi-Layer And Track (2639.172mil,2620mil)(2639.172mil,2870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW2-1(3194.172mil,2745mil) on Multi-Layer And Track (3219.172mil,2620mil)(3219.172mil,2870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW2-2(2994.172mil,2745mil) on Multi-Layer And Track (2969.172mil,2620mil)(2969.172mil,2870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW4-1(3854.172mil,2745mil) on Multi-Layer And Track (3879.172mil,2620mil)(3879.172mil,2870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW4-2(3654.172mil,2745mil) on Multi-Layer And Track (3629.172mil,2620mil)(3629.172mil,2870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-1(2255mil,4380.551mil) on Top Layer And Track (2305mil,4165mil)(2305mil,4415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-2(2255mil,4290mil) on Top Layer And Track (2305mil,4165mil)(2305mil,4415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-2(2495mil,4290mil) on Top Layer And Track (2445mil,4165mil)(2445mil,4415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-3(2255mil,4199.449mil) on Top Layer And Track (2305mil,4165mil)(2305mil,4415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad U2-2(2029.685mil,3141.614mil) on Top Layer And Track (1950.945mil,3100.276mil)(2069.055mil,3100.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad U2-3(2010mil,3141.614mil) on Top Layer And Track (1950.945mil,3100.276mil)(2069.055mil,3100.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad U2-4(1990.315mil,3141.614mil) on Top Layer And Track (1950.945mil,3100.276mil)(2069.055mil,3100.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad U2-5(1970.63mil,3141.614mil) on Top Layer And Track (1950.945mil,3100.276mil)(2069.055mil,3100.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad U2-6(1970.63mil,2968.386mil) on Top Layer And Track (1950.945mil,3009.724mil)(2069.055mil,3009.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-1(1680mil,3035mil) on Multi-Layer And Track (1720.236mil,3019.662mil)(1745mil,3037.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-3(1680mil,3235mil) on Multi-Layer And Track (1719mil,3253mil)(1745mil,3240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U5-11(2200mil,3955.472mil) on Top Layer And Track (1933mil,3921.862mil)(2317mil,3921.862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U5-12(2150mil,3955.472mil) on Top Layer And Track (1933mil,3921.862mil)(2317mil,3921.862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U5-13(2100mil,3955.472mil) on Top Layer And Track (1933mil,3921.862mil)(2317mil,3921.862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U5-14(2050mil,3955.472mil) on Top Layer And Track (1933mil,3921.862mil)(2317mil,3921.862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U5-15(2000mil,3955.472mil) on Top Layer And Track (1933mil,3921.862mil)(2317mil,3921.862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U5-5(2150mil,3735mil) on Top Layer And Track (1933mil,3768.61mil)(2320.937mil,3768.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U5-6(2200mil,3735mil) on Top Layer And Track (1933mil,3768.61mil)(2320.937mil,3768.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U5-7(2250mil,3735mil) on Top Layer And Track (1933mil,3768.61mil)(2320.937mil,3768.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U5-8(2300mil,3735mil) on Top Layer And Track (1933mil,3768.61mil)(2320.937mil,3768.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U5-9(2300mil,3955.472mil) on Top Layer And Track (1933mil,3921.862mil)(2317mil,3921.862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.095mil < 10mil) Between Pad USB1-5(1585mil,3737.834mil) on Multi-Layer And Track (1632.244mil,3714.213mil)(1640.118mil,3714.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.268mil < 10mil) Between Pad USB1-5(1585mil,3820.512mil) on Top Layer And Track (1594.842mil,3867.756mil)(1602.716mil,3867.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.095mil < 10mil) Between Pad USB1-5(1585mil,3997.677mil) on Multi-Layer And Track (1632.244mil,4021.299mil)(1640.118mil,4021.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad USB1-5(1681.457mil,3741.772mil) on Top Layer And Track (1632.244mil,3714.213mil)(1640.118mil,3714.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad USB1-5(1681.457mil,3741.772mil) on Top Layer And Track (1701.142mil,3785.079mil)(1701.142mil,3796.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad USB1-5(1690.315mil,3816.575mil) on Top Layer And Track (1701.142mil,3785.079mil)(1701.142mil,3796.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X1-1(2720mil,3652mil) on Top Layer And Track (2656.009mil,3631.023mil)(2781.993mil,3631.023mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X1-2(2720mil,3806mil) on Top Layer And Track (2656.016mil,3828mil)(2782mil,3828mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :349

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:03