###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       105404   # Number of WRITE/WRITEP commands
num_reads_done                 =       628280   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       479205   # Number of read row buffer hits
num_read_cmds                  =       628279   # Number of READ/READP commands
num_writes_done                =       105478   # Number of read requests issued
num_write_row_hits             =        71021   # Number of write row buffer hits
num_act_cmds                   =       184172   # Number of ACT commands
num_pre_cmds                   =       184143   # Number of PRE commands
num_ondemand_pres              =       161449   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9352880   # Cyles of rank active rank.0
rank_active_cycles.1           =      9065624   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       647120   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       934376   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       684468   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10278   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5978   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7278   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1118   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          478   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          610   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          929   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          882   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          884   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20913   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =          122   # Write cmd latency (cycles)
write_latency[40-59]           =          158   # Write cmd latency (cycles)
write_latency[60-79]           =          286   # Write cmd latency (cycles)
write_latency[80-99]           =          628   # Write cmd latency (cycles)
write_latency[100-119]         =         1217   # Write cmd latency (cycles)
write_latency[120-139]         =         2124   # Write cmd latency (cycles)
write_latency[140-159]         =         3057   # Write cmd latency (cycles)
write_latency[160-179]         =         3946   # Write cmd latency (cycles)
write_latency[180-199]         =         4535   # Write cmd latency (cycles)
write_latency[200-]            =        89327   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       255930   # Read request latency (cycles)
read_latency[40-59]            =        78412   # Read request latency (cycles)
read_latency[60-79]            =        91893   # Read request latency (cycles)
read_latency[80-99]            =        40640   # Read request latency (cycles)
read_latency[100-119]          =        29289   # Read request latency (cycles)
read_latency[120-139]          =        22610   # Read request latency (cycles)
read_latency[140-159]          =        14036   # Read request latency (cycles)
read_latency[160-179]          =        10601   # Read request latency (cycles)
read_latency[180-199]          =         8479   # Read request latency (cycles)
read_latency[200-]             =        76386   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.26177e+08   # Write energy
read_energy                    =  2.53322e+09   # Read energy
act_energy                     =  5.03895e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.10618e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =    4.485e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8362e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65695e+09   # Active standby energy rank.1
average_read_latency           =      107.352   # Average read request latency (cycles)
average_interarrival           =      13.6271   # Average request interarrival latency (cycles)
total_energy                   =  1.65202e+10   # Total energy (pJ)
average_power                  =      1652.02   # Average power (mW)
average_bandwidth              =       6.2614   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       118495   # Number of WRITE/WRITEP commands
num_reads_done                 =       711114   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       549853   # Number of read row buffer hits
num_read_cmds                  =       711113   # Number of READ/READP commands
num_writes_done                =       118531   # Number of read requests issued
num_write_row_hits             =        76174   # Number of write row buffer hits
num_act_cmds                   =       204522   # Number of ACT commands
num_pre_cmds                   =       204491   # Number of PRE commands
num_ondemand_pres              =       180084   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9191365   # Cyles of rank active rank.0
rank_active_cycles.1           =      9209450   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       808635   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       790550   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       782794   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8290   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5993   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7089   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          906   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          447   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          624   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          942   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          898   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          880   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20806   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =           93   # Write cmd latency (cycles)
write_latency[40-59]           =           98   # Write cmd latency (cycles)
write_latency[60-79]           =          198   # Write cmd latency (cycles)
write_latency[80-99]           =          475   # Write cmd latency (cycles)
write_latency[100-119]         =          918   # Write cmd latency (cycles)
write_latency[120-139]         =         1869   # Write cmd latency (cycles)
write_latency[140-159]         =         2767   # Write cmd latency (cycles)
write_latency[160-179]         =         3703   # Write cmd latency (cycles)
write_latency[180-199]         =         4495   # Write cmd latency (cycles)
write_latency[200-]            =       103874   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       259069   # Read request latency (cycles)
read_latency[40-59]            =        89426   # Read request latency (cycles)
read_latency[60-79]            =        97966   # Read request latency (cycles)
read_latency[80-99]            =        48848   # Read request latency (cycles)
read_latency[100-119]          =        35384   # Read request latency (cycles)
read_latency[120-139]          =        27857   # Read request latency (cycles)
read_latency[140-159]          =        19016   # Read request latency (cycles)
read_latency[160-179]          =        14418   # Read request latency (cycles)
read_latency[180-199]          =        11559   # Read request latency (cycles)
read_latency[200-]             =       107570   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.91527e+08   # Write energy
read_energy                    =  2.86721e+09   # Read energy
act_energy                     =  5.59572e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.88145e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.79464e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.73541e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.7467e+09   # Active standby energy rank.1
average_read_latency           =      125.482   # Average read request latency (cycles)
average_interarrival           =      12.0527   # Average request interarrival latency (cycles)
total_energy                   =  1.69727e+10   # Total energy (pJ)
average_power                  =      1697.27   # Average power (mW)
average_bandwidth              =      7.07964   # Average bandwidth
