verilog work "or_gate.v"
