<?xml version="1.0" encoding="utf-8" ?> 

<Simulation_deps>

  <Version XPSPNVER="1.0" EDKVER="12.3" />
  <FPGA family="spartan3e" device="xc3s500e" package="fg320" speedgrade="-5" />
  <File Type="MHS" URL="../../CPU_SYS.mhs" />
  <File Type="SimgenOpt" URL="../simgen.opt" />
  <File Type="LibgenOpt" URL="../libgen.opt" />


</Simulation_deps>
