// Seed: 4044594012
module module_0 (
    input  uwire id_0,
    output wor   id_1,
    input  wor   id_2,
    output uwire id_3,
    output tri   id_4
);
  assign id_3 = 1 || 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd56,
    parameter id_8 = 32'd90
) (
    output wand _id_0,
    input supply0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input uwire id_5,
    input wire id_6,
    output wire id_7,
    output supply1 _id_8
);
  logic id_10;
  ;
  and primCall (id_7, id_5, id_1, id_6, id_11, id_10);
  assign id_7 = 1'b0;
  logic [id_8 : id_0] id_11 = id_11 == id_2;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_3,
      id_7,
      id_7
  );
  assign modCall_1.id_3 = 0;
endmodule
