karplus
cse
ucsc
edu
kevin
karplus
subject
re
decoupling
caps
onboard
organization
university
california
santa
cruz
lines
reply
karplus
ce
ucsc
edu
kevin
karplus
nntp
posting
host
ararat
ucsc
edu
ve
chip
capacitors
reduce
ground
bounce
noise
systolic
array
chip
pf
loads
clock
lines
design
micron
cmos
using
mosis
scalable
design
rules
bypass
capacitors
don
help
simultaneous
output
switching
inductance
bypass
capacitor
load
capacitor
signal
line
ground
return
ground
power
line
bounce
help
lot
chip
loads
load
clock
lines
transients
trying
suppress
frequency
forget
poly
thin
oxide
diff
capacitors
rc
time
constant
metal
metal
poly
diff
sandwich
lot
holes
poly
layer
allowing
frequent
diff
metal
contacts
forget
exactly
wide
poly
lines
doing
design
probably
omit
diff
altogether
solid
poly
sheet
instead
using
poly
substrate
resistance
ignored
speeds
probably
trying
tune
circuit
run
slightly
slower
edges
lower
voltage
swings
especially
output
signalling
spending
chip
capacitors
spare
space
die
circuit
mosis
tiny
chip
size
twice
kevin
karplus
kevin
karplus
karplus
ce
ucsc
edu
due
budgetary
constraints
light
tunnel