/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire [21:0] _10_;
  wire [9:0] _11_;
  wire [3:0] _12_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  reg [5:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [9:0] celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [6:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [17:0] celloutsig_0_54z;
  wire [10:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire [2:0] celloutsig_0_61z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_78z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [5:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[87] | in_data[91]) & (in_data[79] | in_data[8]));
  assign celloutsig_0_29z = ~((celloutsig_0_8z | celloutsig_0_25z) & (celloutsig_0_9z | celloutsig_0_4z));
  assign celloutsig_0_30z = ~((celloutsig_0_21z[0] | celloutsig_0_17z) & (celloutsig_0_20z | celloutsig_0_7z));
  assign celloutsig_0_3z = ~((celloutsig_0_0z | celloutsig_0_0z) & (celloutsig_0_1z | in_data[43]));
  assign celloutsig_0_35z = ~((celloutsig_0_8z | celloutsig_0_27z[5]) & (celloutsig_0_14z | celloutsig_0_32z[1]));
  assign celloutsig_0_45z = ~((celloutsig_0_38z | celloutsig_0_41z) & (celloutsig_0_11z | celloutsig_0_1z));
  assign celloutsig_0_4z = ~((celloutsig_0_3z | celloutsig_0_0z) & (celloutsig_0_2z | in_data[92]));
  assign celloutsig_0_47z = ~((celloutsig_0_28z | celloutsig_0_7z) & (celloutsig_0_43z[5] | celloutsig_0_13z));
  assign celloutsig_0_52z = ~((celloutsig_0_33z | celloutsig_0_13z) & (celloutsig_0_28z | celloutsig_0_11z));
  assign celloutsig_0_53z = ~((in_data[85] | celloutsig_0_23z) & (celloutsig_0_16z[3] | celloutsig_0_20z));
  assign celloutsig_0_59z = ~((celloutsig_0_48z | celloutsig_0_28z) & (celloutsig_0_27z[1] | celloutsig_0_47z));
  assign celloutsig_0_78z = ~((celloutsig_0_45z | celloutsig_0_31z[8]) & (celloutsig_0_57z | celloutsig_0_9z));
  assign celloutsig_0_79z = ~((celloutsig_0_69z | celloutsig_0_41z) & (celloutsig_0_61z[2] | celloutsig_0_6z));
  assign celloutsig_1_2z = ~((in_data[168] | _01_) & (_02_ | _03_));
  assign celloutsig_1_5z = ~((in_data[115] | celloutsig_1_2z) & (celloutsig_1_0z[2] | celloutsig_1_4z[10]));
  assign celloutsig_0_9z = ~((celloutsig_0_7z | celloutsig_0_1z) & (celloutsig_0_3z | celloutsig_0_1z));
  assign celloutsig_0_13z = ~((celloutsig_0_1z | celloutsig_0_7z) & (celloutsig_0_4z | celloutsig_0_0z));
  assign celloutsig_0_15z = ~((_05_ | celloutsig_0_13z) & (celloutsig_0_6z | celloutsig_0_4z));
  assign celloutsig_0_19z = ~((celloutsig_0_2z | celloutsig_0_17z) & (celloutsig_0_16z[10] | celloutsig_0_2z));
  assign celloutsig_0_20z = ~((_06_ | celloutsig_0_1z) & (celloutsig_0_12z[2] | _07_));
  assign celloutsig_0_23z = ~((celloutsig_0_14z | celloutsig_0_14z) & (celloutsig_0_10z | _05_));
  assign celloutsig_0_28z = celloutsig_0_8z | celloutsig_0_20z;
  assign celloutsig_0_38z = in_data[95] | celloutsig_0_28z;
  assign celloutsig_0_40z = celloutsig_0_7z | celloutsig_0_32z[4];
  assign celloutsig_0_46z = _08_ | celloutsig_0_7z;
  assign celloutsig_0_69z = celloutsig_0_50z | celloutsig_0_53z;
  assign celloutsig_0_6z = celloutsig_0_0z | celloutsig_0_4z;
  assign celloutsig_1_6z = celloutsig_1_5z | _09_;
  assign celloutsig_1_8z = celloutsig_1_5z | celloutsig_1_0z[1];
  assign celloutsig_0_11z = celloutsig_0_7z | celloutsig_0_8z;
  assign celloutsig_0_14z = celloutsig_0_0z | celloutsig_0_2z;
  assign celloutsig_0_25z = celloutsig_0_23z | celloutsig_0_6z;
  reg [21:0] _45_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _45_ <= 22'h000000;
    else _45_ <= { in_data[31:18], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z };
  assign { _10_[21], _07_, _00_, _10_[18:16], _08_, _10_[14:4], _06_, _10_[2], _05_, _10_[0] } = _45_;
  reg [9:0] _46_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _46_ <= 10'h000;
    else _46_ <= { in_data[125:122], celloutsig_1_0z };
  assign { _04_, _11_[8], _02_, _11_[6], _03_, _11_[4:2], _01_, _11_[0] } = _46_;
  reg [3:0] _47_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _47_ <= 4'h0;
    else _47_ <= celloutsig_1_0z[4:1];
  assign { _12_[3], _09_, _12_[1:0] } = _47_;
  assign celloutsig_0_33z = { celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_7z } < { celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_23z };
  assign celloutsig_0_37z = in_data[48:41] < { celloutsig_0_34z[3:1], celloutsig_0_34z, celloutsig_0_4z };
  assign celloutsig_0_39z = { celloutsig_0_16z[10:6], celloutsig_0_38z } < { celloutsig_0_37z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_30z };
  assign celloutsig_0_41z = { celloutsig_0_11z, celloutsig_0_40z, celloutsig_0_34z } < { _10_[5], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_37z, celloutsig_0_2z, celloutsig_0_15z };
  assign celloutsig_0_48z = { celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_35z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_27z, celloutsig_0_33z, celloutsig_0_20z } < { celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_39z, celloutsig_0_23z };
  assign celloutsig_0_50z = celloutsig_0_27z[5:3] < { celloutsig_0_21z[1], celloutsig_0_1z, celloutsig_0_23z };
  assign celloutsig_0_51z = in_data[46:43] < { celloutsig_0_33z, celloutsig_0_41z, celloutsig_0_46z, celloutsig_0_20z };
  assign celloutsig_0_57z = { _08_, _10_[14:10] } < celloutsig_0_56z[9:4];
  assign celloutsig_0_7z = { _08_, _10_[14:8], celloutsig_0_6z } < in_data[24:16];
  assign celloutsig_0_8z = { in_data[33], celloutsig_0_3z, _10_[21], _07_, _00_, _10_[18:16], _08_, _10_[14:4], _06_, _10_[2], _05_, _10_[0], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z } < { _10_[21], _07_, _00_, _10_[18:16], _08_, _10_[14:4], _06_, _10_[2], _05_, _10_[0], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_19z = { celloutsig_1_4z[2:1], celloutsig_1_6z } < celloutsig_1_0z[3:1];
  assign celloutsig_0_10z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z } < { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_1z = { in_data[62], celloutsig_0_0z, celloutsig_0_0z } < in_data[5:3];
  assign celloutsig_0_17z = celloutsig_0_16z[10:6] < { in_data[75:74], celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_0_22z = celloutsig_0_21z < { celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_2z = { in_data[83:60], celloutsig_0_1z, celloutsig_0_1z } < { in_data[89:65], celloutsig_0_0z };
  assign celloutsig_0_24z = { _10_[16], _08_, _10_[14:12], celloutsig_0_19z } < { _10_[8], celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_1z };
  assign celloutsig_0_31z = { celloutsig_0_29z, celloutsig_0_9z, celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_30z } >>> { celloutsig_0_21z[2:1], celloutsig_0_24z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_20z };
  assign celloutsig_0_32z = _10_[10:6] >>> { celloutsig_0_18z[6], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_34z = { celloutsig_0_21z, celloutsig_0_4z } >>> { celloutsig_0_26z, celloutsig_0_14z };
  assign celloutsig_0_43z = { celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_26z, celloutsig_0_29z, celloutsig_0_3z } >>> { celloutsig_0_16z[8:4], celloutsig_0_39z, celloutsig_0_30z };
  assign celloutsig_0_54z = { celloutsig_0_32z[3:2], celloutsig_0_51z, celloutsig_0_51z, celloutsig_0_45z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_37z, celloutsig_0_25z, celloutsig_0_26z, celloutsig_0_40z, celloutsig_0_47z, celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_7z } >>> { in_data[33:22], celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_29z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_39z };
  assign celloutsig_0_56z = celloutsig_0_54z[13:3] >>> { celloutsig_0_31z[9:8], celloutsig_0_52z, celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_38z, celloutsig_0_34z };
  assign celloutsig_0_61z = { celloutsig_0_59z, celloutsig_0_30z, celloutsig_0_29z } >>> { celloutsig_0_39z, celloutsig_0_25z, celloutsig_0_35z };
  assign celloutsig_1_4z = { in_data[164:161], celloutsig_1_2z, celloutsig_1_0z } >>> { in_data[146], _04_, _11_[8], _02_, _11_[6], _03_, _11_[4:2], _01_, _11_[0] };
  assign celloutsig_1_18z = { in_data[136:135], celloutsig_1_8z } >>> celloutsig_1_0z[4:2];
  assign celloutsig_0_12z = { in_data[16:14], celloutsig_0_1z, celloutsig_0_4z } >>> { _00_, _10_[18:16], _08_ };
  assign celloutsig_0_16z = { _00_, _10_[18:17], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_10z } >>> _10_[14:4];
  assign celloutsig_0_18z = { _10_[11:8], celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_4z } >>> { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_21z = celloutsig_0_16z[5:3] >>> { celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_4z };
  assign celloutsig_0_26z = { celloutsig_0_12z[2], celloutsig_0_4z, celloutsig_0_11z } >>> { celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_15z };
  always_latch
    if (clkin_data[32]) celloutsig_0_27z = 6'h00;
    else if (clkin_data[96]) celloutsig_0_27z = { celloutsig_0_16z[9:6], celloutsig_0_20z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_0z = 6'h00;
    else if (!clkin_data[128]) celloutsig_1_0z = in_data[161:156];
  assign { _10_[20:19], _10_[15], _10_[3], _10_[1] } = { _07_, _00_, _08_, _06_, _05_ };
  assign { _11_[9], _11_[7], _11_[5], _11_[1] } = { _04_, _02_, _03_, _01_ };
  assign _12_[2] = _09_;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
