ISim log file
Running: C:\E\study\thi_autwin\ca\pro\experiment03\exp03\test_sec_mips_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/E/study/thi_autwin/ca/pro/experiment03/exp03/test_sec_mips_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/E/study/thi_autwin/ca/pro/experiment03/exp03/SCPU.v" Line 28.  For instance MIPS_CORE/U2_2/, width 5 of formal port debug_addr is not equal to width 7 of actual signal debug_addr.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test_sec_mips.uut.your_instance_name.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# run 1.00us
# run 1.00us
