{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697542931091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697542931091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 05:42:10 2023 " "Processing started: Tue Oct 17 05:42:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697542931091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1697542931091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off minesweeper -c minesweeper --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off minesweeper -c minesweeper --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1697542931091 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1697542932378 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1697542932378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/kejor/OneDrive/Documentos/2S 2023/Taller/Lab4/VGA_Controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697542946935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697542946935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/kejor/OneDrive/Documentos/2S 2023/Taller/Lab4/clock_divider.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697542946948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697542946948 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  matriz_bombas.sv(9) " "Verilog HDL syntax error at matriz_bombas.sv(9) near text: \")\"; mismatched closing parenthesis . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "matriz_bombas.sv" "" { Text "C:/Users/kejor/OneDrive/Documentos/2S 2023/Taller/Lab4/matriz_bombas.sv" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1697542946950 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \"endmodule\" matriz_bombas.sv(9) " "Verilog HDL syntax error at matriz_bombas.sv(9) near text: \")\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "matriz_bombas.sv" "" { Text "C:/Users/kejor/OneDrive/Documentos/2S 2023/Taller/Lab4/matriz_bombas.sv" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1697542946950 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "matriz_bombas matriz_bombas.sv(1) " "Ignored design unit \"matriz_bombas\" at matriz_bombas.sv(1) due to previous errors" {  } { { "matriz_bombas.sv" "" { Text "C:/Users/kejor/OneDrive/Documentos/2S 2023/Taller/Lab4/matriz_bombas.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1697542946951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz_bombas.sv 0 0 " "Found 0 design units, including 0 entities, in source file matriz_bombas.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697542946951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_matriz_bombas.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_matriz_bombas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_matriz_bombas " "Found entity 1: tb_matriz_bombas" {  } { { "tb_matriz_bombas.sv" "" { Text "C:/Users/kejor/OneDrive/Documentos/2S 2023/Taller/Lab4/tb_matriz_bombas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697542946953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697542946953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.sv" "" { Text "C:/Users/kejor/OneDrive/Documentos/2S 2023/Taller/Lab4/LFSR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697542946962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697542946962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aleatorio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aleatorio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCG_PRNG_Decimal-Behavioral " "Found design unit 1: LCG_PRNG_Decimal-Behavioral" {  } { { "aleatorio.vhd" "" { Text "C:/Users/kejor/OneDrive/Documentos/2S 2023/Taller/Lab4/aleatorio.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697542947752 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCG_PRNG_Decimal " "Found entity 1: LCG_PRNG_Decimal" {  } { { "aleatorio.vhd" "" { Text "C:/Users/kejor/OneDrive/Documentos/2S 2023/Taller/Lab4/aleatorio.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697542947752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697542947752 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 RandomNumberGenerator.sv(15) " "Verilog HDL Expression warning at RandomNumberGenerator.sv(15): truncated literal to match 3 bits" {  } { { "RandomNumberGenerator.sv" "" { Text "C:/Users/kejor/OneDrive/Documentos/2S 2023/Taller/Lab4/RandomNumberGenerator.sv" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697542947762 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 RandomNumberGenerator.sv(26) " "Verilog HDL Expression warning at RandomNumberGenerator.sv(26): truncated literal to match 3 bits" {  } { { "RandomNumberGenerator.sv" "" { Text "C:/Users/kejor/OneDrive/Documentos/2S 2023/Taller/Lab4/RandomNumberGenerator.sv" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697542947762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomnumbergenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file randomnumbergenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RandomNumberGenerator " "Found entity 1: RandomNumberGenerator" {  } { { "RandomNumberGenerator.sv" "" { Text "C:/Users/kejor/OneDrive/Documentos/2S 2023/Taller/Lab4/RandomNumberGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697542947763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697542947763 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697542947844 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 17 05:42:27 2023 " "Processing ended: Tue Oct 17 05:42:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697542947844 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697542947844 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697542947844 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1697542947844 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 5 s 3 s " "Quartus Prime Flow was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1697542948543 ""}
