###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID srv02749)
#  Generated on:      Sun Apr 30 22:26:43 2023
#  Design:            computer
#  Command:           timeDesign -preCTS
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   SegD                        (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3113_S1/Q (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               2991.000
- Arrival Time                 16.110
= Slack Time                  2974.890
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net        |   Cell   |  Delay | Arrival | Required | 
     |                             |       |                  |          |        |  Time   |   Time   | 
     |-----------------------------+-------+------------------+----------+--------+---------+----------| 
     | Clock                       |   ^   | Clock            |          |        |   2.500 | 2977.391 | 
     | PAD_Clock/PAD               |   ^   | Clock            | ICUP     |  0.000 |   2.500 | 2977.391 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock       | ICUP     |  0.000 |   2.500 | 2977.391 | 
     | master_clock_r_REG3113_S1/C |   ^   | CORE_Clock       | DFSEP1   |  0.000 |   2.500 | 2977.391 | 
     | master_clock_r_REG3113_S1/Q |   v   | n25833           | DFSEP1   |  1.370 |   3.870 | 2978.760 | 
     | FE_OFC77_n25833/A           |   v   | n25833           | BUF2     |  0.000 |   3.870 | 2978.760 | 
     | FE_OFC77_n25833/Q           |   v   | FE_OFN77_n25833  | BUF2     |  1.369 |   5.238 | 2980.129 | 
     | U14714/D                    |   v   | FE_OFN77_n25833  | NOR40    |  0.002 |   5.240 | 2980.131 | 
     | U14714/Q                    |   ^   | n17903           | NOR40    |  0.487 |   5.727 | 2980.618 | 
     | FE_OFC240_n17903/A          |   ^   | n17903           | BUF2     |  0.000 |   5.727 | 2980.618 | 
     | FE_OFC240_n17903/Q          |   ^   | FE_OFN240_n17903 | BUF2     |  1.717 |   7.444 | 2982.334 | 
     | U16606/A                    |   ^   | FE_OFN240_n17903 | CLKIN1   |  0.023 |   7.467 | 2982.357 | 
     | U16606/Q                    |   v   | n17345           | CLKIN1   |  1.190 |   8.656 | 2983.547 | 
     | U16640/D                    |   v   | n17345           | AOI2110  |  0.000 |   8.657 | 2983.547 | 
     | U16640/Q                    |   ^   | n13217           | AOI2110  |  0.709 |   9.366 | 2984.257 | 
     | U16641/D                    |   ^   | n13217           | AOI310   |  0.000 |   9.367 | 2984.257 | 
     | U16641/Q                    |   v   | n13219           | AOI310   |  0.602 |   9.969 | 2984.859 | 
     | U16642/D                    |   v   | n13219           | OAI310   |  0.000 |   9.969 | 2984.860 | 
     | U16642/Q                    |   ^   | n17335           | OAI310   |  0.861 |  10.831 | 2985.721 | 
     | U16643/D                    |   ^   | n17335           | AOI2110  |  0.000 |  10.831 | 2985.721 | 
     | U16643/Q                    |   v   | n13233           | AOI2110  |  1.050 |  11.881 | 2986.771 | 
     | U16650/B                    |   v   | n13233           | NAND31   |  0.001 |  11.882 | 2986.772 | 
     | U16650/Q                    |   ^   | CORE_SegD        | NAND31   |  2.149 |  14.031 | 2988.921 | 
     | PAD_SegD/A                  |   ^   | CORE_SegD        | BU8P     | -0.007 |  14.024 | 2988.915 | 
     | PAD_SegD/PAD                |   ^   | SegD             | BU8P     |  2.085 |  16.110 | 2991.000 | 
     | SegD                        |   ^   | SegD             | computer |  0.000 |  16.110 | 2991.000 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   SegF                        (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3113_S1/Q (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               2991.000
- Arrival Time                 15.304
= Slack Time                  2975.696
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     +------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net        |   Cell   | Delay | Arrival | Required | 
     |                             |       |                  |          |       |  Time   |   Time   | 
     |-----------------------------+-------+------------------+----------+-------+---------+----------| 
     | Clock                       |   ^   | Clock            |          |       |   2.500 | 2978.196 | 
     | PAD_Clock/PAD               |   ^   | Clock            | ICUP     | 0.000 |   2.500 | 2978.196 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock       | ICUP     | 0.000 |   2.500 | 2978.196 | 
     | master_clock_r_REG3113_S1/C |   ^   | CORE_Clock       | DFSEP1   | 0.000 |   2.500 | 2978.196 | 
     | master_clock_r_REG3113_S1/Q |   v   | n25833           | DFSEP1   | 1.370 |   3.869 | 2979.566 | 
     | FE_OFC77_n25833/A           |   v   | n25833           | BUF2     | 0.000 |   3.869 | 2979.566 | 
     | FE_OFC77_n25833/Q           |   v   | FE_OFN77_n25833  | BUF2     | 1.369 |   5.238 | 2980.934 | 
     | U14714/D                    |   v   | FE_OFN77_n25833  | NOR40    | 0.002 |   5.240 | 2980.936 | 
     | U14714/Q                    |   ^   | n17903           | NOR40    | 0.487 |   5.727 | 2981.423 | 
     | FE_OFC240_n17903/A          |   ^   | n17903           | BUF2     | 0.000 |   5.727 | 2981.423 | 
     | FE_OFC240_n17903/Q          |   ^   | FE_OFN240_n17903 | BUF2     | 1.717 |   7.444 | 2983.140 | 
     | U16606/A                    |   ^   | FE_OFN240_n17903 | CLKIN1   | 0.023 |   7.467 | 2983.163 | 
     | U16606/Q                    |   v   | n17345           | CLKIN1   | 1.190 |   8.656 | 2984.353 | 
     | U16621/C                    |   v   | n17345           | AOI210   | 0.000 |   8.657 | 2984.353 | 
     | U16621/Q                    |   ^   | n17338           | AOI210   | 0.979 |   9.636 | 2985.333 | 
     | U19731/C                    |   ^   | n17338           | OAI210   | 0.000 |   9.637 | 2985.333 | 
     | U19731/Q                    |   v   | n17321           | OAI210   | 0.278 |   9.915 | 2985.611 | 
     | U19732/A                    |   v   | n17321           | CLKIN0   | 0.000 |   9.915 | 2985.611 | 
     | U19732/Q                    |   ^   | n17322           | CLKIN0   | 0.620 |  10.535 | 2986.231 | 
     | U19733/D                    |   ^   | n17322           | NOR40    | 0.000 |  10.535 | 2986.231 | 
     | U19733/Q                    |   v   | n17326           | NOR40    | 0.975 |  11.510 | 2987.207 | 
     | U19734/D                    |   v   | n17326           | OAI2112  | 0.001 |  11.511 | 2987.208 | 
     | U19734/Q                    |   ^   | CORE_SegF        | OAI2112  | 1.839 |  13.350 | 2989.046 | 
     | PAD_SegF/A                  |   ^   | CORE_SegF        | BU8P     | 0.017 |  13.367 | 2989.063 | 
     | PAD_SegF/PAD                |   ^   | SegF             | BU8P     | 1.937 |  15.304 | 2991.000 | 
     | SegF                        |   ^   | SegF             | computer | 0.000 |  15.304 | 2991.000 | 
     +------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   SegB                        (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3112_S1/Q (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               2991.000
- Arrival Time                 15.301
= Slack Time                  2975.699
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                             |       |                 |          |       |  Time   |   Time   | 
     |-----------------------------+-------+-----------------+----------+-------+---------+----------| 
     | Clock                       |   ^   | Clock           |          |       |   2.500 | 2978.200 | 
     | PAD_Clock/PAD               |   ^   | Clock           | ICUP     | 0.000 |   2.500 | 2978.200 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock      | ICUP     | 0.000 |   2.500 | 2978.200 | 
     | master_clock_r_REG3112_S1/C |   ^   | CORE_Clock      | DFSC1    | 0.000 |   2.500 | 2978.200 | 
     | master_clock_r_REG3112_S1/Q |   v   | n26424          | DFSC1    | 1.432 |   3.933 | 2979.632 | 
     | FE_OFC88_n26424/A           |   v   | n26424          | BUF2     | 0.000 |   3.933 | 2979.632 | 
     | FE_OFC88_n26424/Q           |   v   | FE_OFN88_n26424 | BUF2     | 1.438 |   5.371 | 2981.071 | 
     | U14713/C                    |   v   | FE_OFN88_n26424 | NAND30   | 0.003 |   5.374 | 2981.074 | 
     | U14713/Q                    |   ^   | n17904          | NAND30   | 1.635 |   7.009 | 2982.708 | 
     | U9266/B                     |   ^   | n17904          | NOR23    | 0.001 |   7.009 | 2982.709 | 
     | U9266/Q                     |   v   | n17901          | NOR23    | 1.207 |   8.216 | 2983.915 | 
     | U16609/B                    |   v   | n17901          | NOR40    | 0.030 |   8.246 | 2983.946 | 
     | U16609/Q                    |   ^   | n17332          | NOR40    | 0.798 |   9.044 | 2984.744 | 
     | U19740/A                    |   ^   | n17332          | CLKIN0   | 0.000 |   9.044 | 2984.744 | 
     | U19740/Q                    |   v   | n17357          | CLKIN0   | 0.819 |   9.863 | 2985.562 | 
     | U9682/A                     |   v   | n17357          | NAND20   | 0.000 |   9.863 | 2985.563 | 
     | U9682/Q                     |   ^   | n17348          | NAND20   | 0.994 |  10.857 | 2986.557 | 
     | U9729/C                     |   ^   | n17348          | NOR30    | 0.000 |  10.858 | 2986.557 | 
     | U9729/Q                     |   v   | n17354          | NOR30    | 0.887 |  11.745 | 2987.445 | 
     | U19750/C                    |   v   | n17354          | OAI2112  | 0.000 |  11.745 | 2987.445 | 
     | U19750/Q                    |   ^   | CORE_SegB       | OAI2112  | 1.592 |  13.337 | 2989.037 | 
     | PAD_SegB/A                  |   ^   | CORE_SegB       | BU8P     | 0.016 |  13.354 | 2989.053 | 
     | PAD_SegB/PAD                |   ^   | SegB            | BU8P     | 1.947 |  15.301 | 2991.000 | 
     | SegB                        |   ^   | SegB            | computer | 0.000 |  15.301 | 2991.000 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   SegE                        (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3112_S1/Q (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               2991.000
- Arrival Time                 15.247
= Slack Time                  2975.753
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                             |       |                 |          |       |  Time   |   Time   | 
     |-----------------------------+-------+-----------------+----------+-------+---------+----------| 
     | Clock                       |   ^   | Clock           |          |       |   2.500 | 2978.253 | 
     | PAD_Clock/PAD               |   ^   | Clock           | ICUP     | 0.000 |   2.500 | 2978.253 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock      | ICUP     | 0.000 |   2.500 | 2978.253 | 
     | master_clock_r_REG3112_S1/C |   ^   | CORE_Clock      | DFSC1    | 0.000 |   2.500 | 2978.253 | 
     | master_clock_r_REG3112_S1/Q |   v   | n26424          | DFSC1    | 1.432 |   3.932 | 2979.685 | 
     | FE_OFC88_n26424/A           |   v   | n26424          | BUF2     | 0.000 |   3.932 | 2979.685 | 
     | FE_OFC88_n26424/Q           |   v   | FE_OFN88_n26424 | BUF2     | 1.438 |   5.371 | 2981.123 | 
     | U14713/C                    |   v   | FE_OFN88_n26424 | NAND30   | 0.003 |   5.374 | 2981.126 | 
     | U14713/Q                    |   ^   | n17904          | NAND30   | 1.635 |   7.008 | 2982.761 | 
     | U9266/B                     |   ^   | n17904          | NOR23    | 0.001 |   7.009 | 2982.761 | 
     | U9266/Q                     |   v   | n17901          | NOR23    | 1.207 |   8.215 | 2983.968 | 
     | U16609/B                    |   v   | n17901          | NOR40    | 0.030 |   8.246 | 2983.999 | 
     | U16609/Q                    |   ^   | n17332          | NOR40    | 0.798 |   9.044 | 2984.797 | 
     | U19740/A                    |   ^   | n17332          | CLKIN0   | 0.000 |   9.044 | 2984.797 | 
     | U19740/Q                    |   v   | n17357          | CLKIN0   | 0.819 |   9.863 | 2985.615 | 
     | U9682/A                     |   v   | n17357          | NAND20   | 0.000 |   9.863 | 2985.615 | 
     | U9682/Q                     |   ^   | n17348          | NAND20   | 0.994 |  10.857 | 2986.609 | 
     | U19742/C                    |   ^   | n17348          | NOR40    | 0.000 |  10.857 | 2986.610 | 
     | U19742/Q                    |   v   | n17340          | NOR40    | 0.930 |  11.787 | 2987.540 | 
     | U19744/C                    |   v   | n17340          | OAI2112  | 0.000 |  11.787 | 2987.540 | 
     | U19744/Q                    |   ^   | CORE_SegE       | OAI2112  | 1.541 |  13.328 | 2989.081 | 
     | PAD_SegE/A                  |   ^   | CORE_SegE       | BU8P     | 0.012 |  13.341 | 2989.093 | 
     | PAD_SegE/PAD                |   ^   | SegE            | BU8P     | 1.907 |  15.247 | 2991.000 | 
     | SegE                        |   ^   | SegE            | computer | 0.000 |  15.247 | 2991.000 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   SegA                        (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3113_S1/Q (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               2991.000
- Arrival Time                 15.123
= Slack Time                  2975.877
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     +------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net        |   Cell   | Delay | Arrival | Required | 
     |                             |       |                  |          |       |  Time   |   Time   | 
     |-----------------------------+-------+------------------+----------+-------+---------+----------| 
     | Clock                       |   ^   | Clock            |          |       |   2.500 | 2978.378 | 
     | PAD_Clock/PAD               |   ^   | Clock            | ICUP     | 0.000 |   2.500 | 2978.378 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock       | ICUP     | 0.000 |   2.500 | 2978.378 | 
     | master_clock_r_REG3113_S1/C |   ^   | CORE_Clock       | DFSEP1   | 0.000 |   2.500 | 2978.378 | 
     | master_clock_r_REG3113_S1/Q |   v   | n25833           | DFSEP1   | 1.370 |   3.870 | 2979.747 | 
     | FE_OFC77_n25833/A           |   v   | n25833           | BUF2     | 0.000 |   3.870 | 2979.747 | 
     | FE_OFC77_n25833/Q           |   v   | FE_OFN77_n25833  | BUF2     | 1.369 |   5.239 | 2981.116 | 
     | U14714/D                    |   v   | FE_OFN77_n25833  | NOR40    | 0.002 |   5.240 | 2981.118 | 
     | U14714/Q                    |   ^   | n17903           | NOR40    | 0.487 |   5.728 | 2981.605 | 
     | FE_OFC240_n17903/A          |   ^   | n17903           | BUF2     | 0.000 |   5.728 | 2981.605 | 
     | FE_OFC240_n17903/Q          |   ^   | FE_OFN240_n17903 | BUF2     | 1.717 |   7.444 | 2983.322 | 
     | U16606/A                    |   ^   | FE_OFN240_n17903 | CLKIN1   | 0.023 |   7.467 | 2983.344 | 
     | U16606/Q                    |   v   | n17345           | CLKIN1   | 1.190 |   8.657 | 2984.534 | 
     | U16640/D                    |   v   | n17345           | AOI2110  | 0.000 |   8.657 | 2984.534 | 
     | U16640/Q                    |   ^   | n13217           | AOI2110  | 0.709 |   9.367 | 2985.244 | 
     | U16641/D                    |   ^   | n13217           | AOI310   | 0.000 |   9.367 | 2985.244 | 
     | U16641/Q                    |   v   | n13219           | AOI310   | 0.602 |   9.969 | 2985.846 | 
     | U16642/D                    |   v   | n13219           | OAI310   | 0.000 |   9.969 | 2985.847 | 
     | U16642/Q                    |   ^   | n17335           | OAI310   | 0.861 |  10.831 | 2986.708 | 
     | U16643/D                    |   ^   | n17335           | AOI2110  | 0.000 |  10.831 | 2986.708 | 
     | U16643/Q                    |   v   | n13233           | AOI2110  | 1.050 |  11.881 | 2987.758 | 
     | U9763/A                     |   v   | n13233           | NAND33   | 0.001 |  11.882 | 2987.759 | 
     | U9763/Q                     |   ^   | CORE_SegA        | NAND33   | 1.367 |  13.249 | 2989.126 | 
     | PAD_SegA/A                  |   ^   | CORE_SegA        | BU8P     | 0.036 |  13.285 | 2989.162 | 
     | PAD_SegA/PAD                |   ^   | SegA             | BU8P     | 1.838 |  15.123 | 2991.000 | 
     | SegA                        |   ^   | SegA             | computer | 0.000 |  15.123 | 2991.000 | 
     +------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   SegG                        (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3112_S1/Q (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               2991.000
- Arrival Time                 14.567
= Slack Time                  2976.433
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     +------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net        |   Cell   | Delay | Arrival | Required | 
     |                             |       |                  |          |       |  Time   |   Time   | 
     |-----------------------------+-------+------------------+----------+-------+---------+----------| 
     | Clock                       |   ^   | Clock            |          |       |   2.500 | 2978.933 | 
     | PAD_Clock/PAD               |   ^   | Clock            | ICUP     | 0.000 |   2.500 | 2978.933 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock       | ICUP     | 0.000 |   2.500 | 2978.933 | 
     | master_clock_r_REG3112_S1/C |   ^   | CORE_Clock       | DFSC1    | 0.000 |   2.500 | 2978.933 | 
     | master_clock_r_REG3112_S1/Q |   v   | n26424           | DFSC1    | 1.432 |   3.932 | 2980.365 | 
     | FE_OFC88_n26424/A           |   v   | n26424           | BUF2     | 0.000 |   3.932 | 2980.365 | 
     | FE_OFC88_n26424/Q           |   v   | FE_OFN88_n26424  | BUF2     | 1.438 |   5.370 | 2981.803 | 
     | U9034/A                     |   v   | FE_OFN88_n26424  | NOR40    | 0.003 |   5.373 | 2981.806 | 
     | U9034/Q                     |   ^   | n17351           | NOR40    | 0.593 |   5.966 | 2982.399 | 
     | FE_OFC237_n17351/A          |   ^   | n17351           | BUF2     | 0.000 |   5.966 | 2982.399 | 
     | FE_OFC237_n17351/Q          |   ^   | FE_OFN237_n17351 | BUF2     | 1.646 |   7.612 | 2984.045 | 
     | U16613/A                    |   ^   | FE_OFN237_n17351 | CLKIN1   | 0.022 |   7.634 | 2984.067 | 
     | U16613/Q                    |   v   | n17359           | CLKIN1   | 1.192 |   8.825 | 2985.259 | 
     | U16614/C                    |   v   | n17359           | NOR30    | 0.000 |   8.826 | 2985.259 | 
     | U16614/Q                    |   ^   | n13215           | NOR30    | 0.868 |   9.693 | 2986.126 | 
     | U16617/C                    |   ^   | n13215           | NOR40    | 0.000 |   9.694 | 2986.127 | 
     | U16617/Q                    |   v   | n17327           | NOR40    | 1.327 |  11.021 | 2987.454 | 
     | U9762/B                     |   v   | n17327           | NAND42   | 0.001 |  11.021 | 2987.455 | 
     | U9762/Q                     |   ^   | CORE_SegG        | NAND42   | 1.671 |  12.693 | 2989.126 | 
     | PAD_SegG/A                  |   ^   | CORE_SegG        | BU8P     | 0.007 |  12.700 | 2989.133 | 
     | PAD_SegG/PAD                |   ^   | SegG             | BU8P     | 1.867 |  14.567 | 2991.000 | 
     | SegG                        |   ^   | SegG             | computer | 0.000 |  14.567 | 2991.000 | 
     +------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   SegC                        (v) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3114_S1/Q (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               2991.000
- Arrival Time                 14.094
= Slack Time                  2976.906
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     +------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net        |   Cell   | Delay | Arrival | Required | 
     |                             |       |                  |          |       |  Time   |   Time   | 
     |-----------------------------+-------+------------------+----------+-------+---------+----------| 
     | Clock                       |   ^   | Clock            |          |       |   2.501 | 2979.407 | 
     | PAD_Clock/PAD               |   ^   | Clock            | ICUP     | 0.000 |   2.501 | 2979.407 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock       | ICUP     | 0.000 |   2.501 | 2979.407 | 
     | master_clock_r_REG3114_S1/C |   ^   | CORE_Clock       | DFSP1    | 0.000 |   2.501 | 2979.407 | 
     | master_clock_r_REG3114_S1/Q |   ^   | n25739           | DFSP1    | 1.239 |   3.740 | 2980.646 | 
     | FE_OFC71_n25739/A           |   ^   | n25739           | BUF2     | 0.000 |   3.740 | 2980.646 | 
     | FE_OFC71_n25739/Q           |   ^   | FE_OFN71_n25739  | BUF2     | 1.538 |   5.277 | 2982.184 | 
     | U14712/D                    |   ^   | FE_OFN71_n25739  | NOR40    | 0.003 |   5.280 | 2982.186 | 
     | U14712/Q                    |   v   | n13201           | NOR40    | 0.894 |   6.174 | 2983.081 | 
     | FE_OFC233_n13201/A          |   v   | n13201           | BUF2     | 0.000 |   6.175 | 2983.081 | 
     | FE_OFC233_n13201/Q          |   v   | FE_OFN233_n13201 | BUF2     | 1.439 |   7.613 | 2984.520 | 
     | U16599/B                    |   v   | FE_OFN233_n13201 | NAND20   | 0.016 |   7.629 | 2984.535 | 
     | U16599/Q                    |   ^   | n17328           | NAND20   | 1.367 |   8.997 | 2985.903 | 
     | U16600/A                    |   ^   | n17328           | CLKIN0   | 0.001 |   8.997 | 2985.904 | 
     | U16600/Q                    |   v   | n13204           | CLKIN0   | 0.723 |   9.720 | 2986.626 | 
     | U16624/B                    |   v   | n13204           | NAND20   | 0.000 |   9.720 | 2986.626 | 
     | U16624/Q                    |   ^   | n13205           | NAND20   | 0.608 |  10.328 | 2987.234 | 
     | U16625/A                    |   ^   | n13205           | CLKIN0   | 0.000 |  10.328 | 2987.234 | 
     | U16625/Q                    |   v   | n13225           | CLKIN0   | 0.555 |  10.883 | 2987.789 | 
     | U16632/B                    |   v   | n13225           | NOR40    | 0.000 |  10.883 | 2987.789 | 
     | U16632/Q                    |   ^   | n13213           | NOR40    | 0.954 |  11.837 | 2988.743 | 
     | U16635/A                    |   ^   | n13213           | NAND33   | 0.001 |  11.837 | 2988.744 | 
     | U16635/Q                    |   v   | CORE_SegC        | NAND33   | 0.567 |  12.405 | 2989.311 | 
     | PAD_SegC/A                  |   v   | CORE_SegC        | BU8P     | 0.022 |  12.427 | 2989.333 | 
     | PAD_SegC/PAD                |   v   | SegC             | BU8P     | 1.667 |  14.094 | 2991.000 | 
     | SegC                        |   v   | SegC             | computer | 0.000 |  14.094 | 2991.000 | 
     +------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   DP                          (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3112_S1/Q (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               2991.000
- Arrival Time                 13.458
= Slack Time                  2977.542
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                             |       |                 |          |       |  Time   |   Time   | 
     |-----------------------------+-------+-----------------+----------+-------+---------+----------| 
     | Clock                       |   ^   | Clock           |          |       |   2.500 | 2980.042 | 
     | PAD_Clock/PAD               |   ^   | Clock           | ICUP     | 0.000 |   2.500 | 2980.042 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock      | ICUP     | 0.000 |   2.500 | 2980.042 | 
     | master_clock_r_REG3112_S1/C |   ^   | CORE_Clock      | DFSC1    | 0.000 |   2.500 | 2980.042 | 
     | master_clock_r_REG3112_S1/Q |   v   | n26424          | DFSC1    | 1.432 |   3.933 | 2981.474 | 
     | FE_OFC88_n26424/A           |   v   | n26424          | BUF2     | 0.000 |   3.933 | 2981.474 | 
     | FE_OFC88_n26424/Q           |   v   | FE_OFN88_n26424 | BUF2     | 1.438 |   5.371 | 2982.913 | 
     | U14713/C                    |   v   | FE_OFN88_n26424 | NAND30   | 0.003 |   5.374 | 2982.916 | 
     | U14713/Q                    |   ^   | n17904          | NAND30   | 1.635 |   7.009 | 2984.550 | 
     | U9266/B                     |   ^   | n17904          | NOR23    | 0.001 |   7.009 | 2984.551 | 
     | U9266/Q                     |   v   | n17901          | NOR23    | 1.207 |   8.216 | 2985.757 | 
     | U16609/B                    |   v   | n17901          | NOR40    | 0.030 |   8.246 | 2985.788 | 
     | U16609/Q                    |   ^   | n17332          | NOR40    | 0.798 |   9.044 | 2986.586 | 
     | U19740/A                    |   ^   | n17332          | CLKIN0   | 0.000 |   9.044 | 2986.586 | 
     | U19740/Q                    |   v   | n17357          | CLKIN0   | 0.819 |   9.863 | 2987.405 | 
     | U19752/D                    |   v   | n17357          | OAI2112  | 0.000 |   9.863 | 2987.405 | 
     | U19752/Q                    |   ^   | CORE_DP         | OAI2112  | 1.640 |  11.503 | 2989.045 | 
     | PAD_DP/A                    |   ^   | CORE_DP         | BU8P     | 0.017 |  11.520 | 2989.061 | 
     | PAD_DP/PAD                  |   ^   | DP              | BU8P     | 1.939 |  13.458 | 2991.000 | 
     | DP                          |   ^   | DP              | computer | 0.000 |  13.458 | 2991.000 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin master_clock_r_REG2510_S14/C 
Endpoint:   master_clock_r_REG2510_S14/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.716
= Slack Time                  2979.318
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                               |       |                  |        |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                    |   ^   | ScanEnable       |        |       |  12.125 | 2991.443 | 
     | PAD_ScanEnable/PAD            |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.443 | 
     | PAD_ScanEnable/Y              |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.748 | 
     | FE_OFC133_n28809/A            |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.799 | 
     | FE_OFC133_n28809/Q            |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.865 | 
     | FE_OFC137_n28809/A            |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.085 | 
     | FE_OFC137_n28809/Q            |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.715 | 
     | FE_OFC164_n28809/A            |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.760 | 
     | FE_OFC164_n28809/Q            |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.583 | 
     | FE_OFC183_n28809/A            |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.642 | 
     | FE_OFC183_n28809/Q            |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.441 | 
     | FE_OFC190_n28809/A            |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.199 | 2999.516 | 
     | FE_OFC190_n28809/Q            |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3000.986 | 
     | master_clock_r_REG2510_S14/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.048 |  21.716 | 3001.034 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                              |       |            |       |       |  Time   |   Time    | 
     |------------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                        |   ^   | Clock      |       |       |   2.500 | -2976.818 | 
     | PAD_Clock/PAD                |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.818 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.818 | 
     | master_clock_r_REG2510_S14/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.818 | 
     +-----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin master_clock_r_REG2511_S14/C 
Endpoint:   master_clock_r_REG2511_S14/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.716
= Slack Time                  2979.318
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                               |       |                  |        |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                    |   ^   | ScanEnable       |        |       |  12.125 | 2991.443 | 
     | PAD_ScanEnable/PAD            |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.443 | 
     | PAD_ScanEnable/Y              |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.748 | 
     | FE_OFC133_n28809/A            |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.799 | 
     | FE_OFC133_n28809/Q            |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.865 | 
     | FE_OFC137_n28809/A            |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.085 | 
     | FE_OFC137_n28809/Q            |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.715 | 
     | FE_OFC164_n28809/A            |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.760 | 
     | FE_OFC164_n28809/Q            |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.583 | 
     | FE_OFC183_n28809/A            |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.642 | 
     | FE_OFC183_n28809/Q            |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.441 | 
     | FE_OFC190_n28809/A            |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.516 | 
     | FE_OFC190_n28809/Q            |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3000.986 | 
     | master_clock_r_REG2511_S14/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.048 |  21.716 | 3001.034 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                              |       |            |       |       |  Time   |   Time    | 
     |------------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                        |   ^   | Clock      |       |       |   2.500 | -2976.818 | 
     | PAD_Clock/PAD                |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.818 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.818 | 
     | master_clock_r_REG2511_S14/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.818 | 
     +-----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin master_clock_r_REG2756_S17/C 
Endpoint:   master_clock_r_REG2756_S17/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.716
= Slack Time                  2979.318
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                               |       |                  |        |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                    |   ^   | ScanEnable       |        |       |  12.125 | 2991.443 | 
     | PAD_ScanEnable/PAD            |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.443 | 
     | PAD_ScanEnable/Y              |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.748 | 
     | FE_OFC133_n28809/A            |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.799 | 
     | FE_OFC133_n28809/Q            |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.865 | 
     | FE_OFC137_n28809/A            |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.085 | 
     | FE_OFC137_n28809/Q            |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.715 | 
     | FE_OFC164_n28809/A            |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.760 | 
     | FE_OFC164_n28809/Q            |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.583 | 
     | FE_OFC183_n28809/A            |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.642 | 
     | FE_OFC183_n28809/Q            |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.441 | 
     | FE_OFC190_n28809/A            |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.516 | 
     | FE_OFC190_n28809/Q            |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3000.986 | 
     | master_clock_r_REG2756_S17/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.048 |  21.716 | 3001.034 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                              |       |            |       |       |  Time   |   Time    | 
     |------------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                        |   ^   | Clock      |       |       |   2.500 | -2976.818 | 
     | PAD_Clock/PAD                |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.818 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.818 | 
     | master_clock_r_REG2756_S17/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.818 | 
     +-----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin master_clock_r_REG2757_S17/C 
Endpoint:   master_clock_r_REG2757_S17/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.716
= Slack Time                  2979.318
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                               |       |                  |        |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                    |   ^   | ScanEnable       |        |       |  12.125 | 2991.444 | 
     | PAD_ScanEnable/PAD            |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.444 | 
     | PAD_ScanEnable/Y              |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.748 | 
     | FE_OFC133_n28809/A            |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.799 | 
     | FE_OFC133_n28809/Q            |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.865 | 
     | FE_OFC137_n28809/A            |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.085 | 
     | FE_OFC137_n28809/Q            |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.715 | 
     | FE_OFC164_n28809/A            |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.760 | 
     | FE_OFC164_n28809/Q            |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.584 | 
     | FE_OFC183_n28809/A            |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.643 | 
     | FE_OFC183_n28809/Q            |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.442 | 
     | FE_OFC190_n28809/A            |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.517 | 
     | FE_OFC190_n28809/Q            |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3000.986 | 
     | master_clock_r_REG2757_S17/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.048 |  21.716 | 3001.034 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                              |       |            |       |       |  Time   |   Time    | 
     |------------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                        |   ^   | Clock      |       |       |   2.500 | -2976.818 | 
     | PAD_Clock/PAD                |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.818 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.818 | 
     | master_clock_r_REG2757_S17/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.818 | 
     +-----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin master_clock_r_REG707_S10/C 
Endpoint:   master_clock_r_REG707_S10/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.715
= Slack Time                  2979.319
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                              |       |                  |        |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                   |   ^   | ScanEnable       |        |       |  12.125 | 2991.444 | 
     | PAD_ScanEnable/PAD           |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.444 | 
     | PAD_ScanEnable/Y             |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.749 | 
     | FE_OFC133_n28809/A           |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.800 | 
     | FE_OFC133_n28809/Q           |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.866 | 
     | FE_OFC137_n28809/A           |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.086 | 
     | FE_OFC137_n28809/Q           |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.716 | 
     | FE_OFC164_n28809/A           |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.761 | 
     | FE_OFC164_n28809/Q           |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.584 | 
     | FE_OFC183_n28809/A           |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.643 | 
     | FE_OFC183_n28809/Q           |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.442 | 
     | FE_OFC190_n28809/A           |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.517 | 
     | FE_OFC190_n28809/Q           |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3000.987 | 
     | master_clock_r_REG707_S10/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.047 |  21.715 | 3001.034 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                             |       |            |       |       |  Time   |   Time    | 
     |-----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                       |   ^   | Clock      |       |       |   2.500 | -2976.819 | 
     | PAD_Clock/PAD               |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.819 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.819 | 
     | master_clock_r_REG707_S10/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.819 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin master_clock_r_REG2655_S17/C 
Endpoint:   master_clock_r_REG2655_S17/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.715
= Slack Time                  2979.319
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                               |       |                  |        |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                    |   ^   | ScanEnable       |        |       |  12.125 | 2991.444 | 
     | PAD_ScanEnable/PAD            |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.444 | 
     | PAD_ScanEnable/Y              |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.749 | 
     | FE_OFC133_n28809/A            |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.800 | 
     | FE_OFC133_n28809/Q            |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.866 | 
     | FE_OFC137_n28809/A            |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.086 | 
     | FE_OFC137_n28809/Q            |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.716 | 
     | FE_OFC164_n28809/A            |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.761 | 
     | FE_OFC164_n28809/Q            |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.584 | 
     | FE_OFC183_n28809/A            |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.643 | 
     | FE_OFC183_n28809/Q            |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.442 | 
     | FE_OFC190_n28809/A            |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.517 | 
     | FE_OFC190_n28809/Q            |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3000.987 | 
     | master_clock_r_REG2655_S17/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.047 |  21.715 | 3001.034 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                              |       |            |       |       |  Time   |   Time    | 
     |------------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                        |   ^   | Clock      |       |       |   2.500 | -2976.819 | 
     | PAD_Clock/PAD                |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.819 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.819 | 
     | master_clock_r_REG2655_S17/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.819 | 
     +-----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin master_clock_r_REG2513_S14/C 
Endpoint:   master_clock_r_REG2513_S14/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.715
= Slack Time                  2979.319
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                               |       |                  |        |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                    |   ^   | ScanEnable       |        |       |  12.125 | 2991.444 | 
     | PAD_ScanEnable/PAD            |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.444 | 
     | PAD_ScanEnable/Y              |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.749 | 
     | FE_OFC133_n28809/A            |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.800 | 
     | FE_OFC133_n28809/Q            |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.866 | 
     | FE_OFC137_n28809/A            |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.086 | 
     | FE_OFC137_n28809/Q            |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.716 | 
     | FE_OFC164_n28809/A            |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.761 | 
     | FE_OFC164_n28809/Q            |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.584 | 
     | FE_OFC183_n28809/A            |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.643 | 
     | FE_OFC183_n28809/Q            |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.442 | 
     | FE_OFC190_n28809/A            |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.517 | 
     | FE_OFC190_n28809/Q            |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3000.987 | 
     | master_clock_r_REG2513_S14/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.047 |  21.715 | 3001.034 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                              |       |            |       |       |  Time   |   Time    | 
     |------------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                        |   ^   | Clock      |       |       |   2.500 | -2976.819 | 
     | PAD_Clock/PAD                |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.819 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.819 | 
     | master_clock_r_REG2513_S14/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.819 | 
     +-----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin master_clock_r_REG2282_S20/C 
Endpoint:   master_clock_r_REG2282_S20/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.715
= Slack Time                  2979.319
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                               |       |                  |        |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                    |   ^   | ScanEnable       |        |       |  12.125 | 2991.444 | 
     | PAD_ScanEnable/PAD            |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.444 | 
     | PAD_ScanEnable/Y              |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.749 | 
     | FE_OFC133_n28809/A            |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.800 | 
     | FE_OFC133_n28809/Q            |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.866 | 
     | FE_OFC137_n28809/A            |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.086 | 
     | FE_OFC137_n28809/Q            |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.716 | 
     | FE_OFC164_n28809/A            |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.761 | 
     | FE_OFC164_n28809/Q            |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.584 | 
     | FE_OFC183_n28809/A            |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.643 | 
     | FE_OFC183_n28809/Q            |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.442 | 
     | FE_OFC190_n28809/A            |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.517 | 
     | FE_OFC190_n28809/Q            |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3000.987 | 
     | master_clock_r_REG2282_S20/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.047 |  21.715 | 3001.034 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                              |       |            |       |       |  Time   |   Time    | 
     |------------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                        |   ^   | Clock      |       |       |   2.500 | -2976.819 | 
     | PAD_Clock/PAD                |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.819 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.819 | 
     | master_clock_r_REG2282_S20/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.819 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin master_clock_r_REG2758_S17/C 
Endpoint:   master_clock_r_REG2758_S17/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.715
= Slack Time                  2979.319
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                               |       |                  |        |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                    |   ^   | ScanEnable       |        |       |  12.125 | 2991.444 | 
     | PAD_ScanEnable/PAD            |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.444 | 
     | PAD_ScanEnable/Y              |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.749 | 
     | FE_OFC133_n28809/A            |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.800 | 
     | FE_OFC133_n28809/Q            |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.866 | 
     | FE_OFC137_n28809/A            |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.086 | 
     | FE_OFC137_n28809/Q            |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.716 | 
     | FE_OFC164_n28809/A            |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.761 | 
     | FE_OFC164_n28809/Q            |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.585 | 
     | FE_OFC183_n28809/A            |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.643 | 
     | FE_OFC183_n28809/Q            |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.443 | 
     | FE_OFC190_n28809/A            |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.518 | 
     | FE_OFC190_n28809/Q            |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3000.987 | 
     | master_clock_r_REG2758_S17/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.047 |  21.715 | 3001.034 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                              |       |            |       |       |  Time   |   Time    | 
     |------------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                        |   ^   | Clock      |       |       |   2.500 | -2976.819 | 
     | PAD_Clock/PAD                |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.819 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.819 | 
     | master_clock_r_REG2758_S17/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.819 | 
     +-----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin master_clock_r_REG2656_S17/C 
Endpoint:   master_clock_r_REG2656_S17/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.715
= Slack Time                  2979.319
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                               |       |                  |        |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                    |   ^   | ScanEnable       |        |       |  12.125 | 2991.445 | 
     | PAD_ScanEnable/PAD            |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.445 | 
     | PAD_ScanEnable/Y              |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.750 | 
     | FE_OFC133_n28809/A            |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.801 | 
     | FE_OFC133_n28809/Q            |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.866 | 
     | FE_OFC137_n28809/A            |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.086 | 
     | FE_OFC137_n28809/Q            |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.716 | 
     | FE_OFC164_n28809/A            |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.761 | 
     | FE_OFC164_n28809/Q            |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.585 | 
     | FE_OFC183_n28809/A            |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.644 | 
     | FE_OFC183_n28809/Q            |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.443 | 
     | FE_OFC190_n28809/A            |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.199 | 2999.518 | 
     | FE_OFC190_n28809/Q            |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3000.988 | 
     | master_clock_r_REG2656_S17/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.046 |  21.715 | 3001.034 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                              |       |            |       |       |  Time   |   Time    | 
     |------------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                        |   ^   | Clock      |       |       |   2.500 | -2976.819 | 
     | PAD_Clock/PAD                |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.819 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.819 | 
     | master_clock_r_REG2656_S17/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.819 | 
     +-----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin master_clock_r_REG2547_S8/C 
Endpoint:   master_clock_r_REG2547_S8/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.713
= Slack Time                  2979.321
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                              |       |                  |        |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                   |   ^   | ScanEnable       |        |       |  12.125 | 2991.446 | 
     | PAD_ScanEnable/PAD           |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.446 | 
     | PAD_ScanEnable/Y             |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.750 | 
     | FE_OFC133_n28809/A           |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.802 | 
     | FE_OFC133_n28809/Q           |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.867 | 
     | FE_OFC137_n28809/A           |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.087 | 
     | FE_OFC137_n28809/Q           |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.717 | 
     | FE_OFC164_n28809/A           |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.762 | 
     | FE_OFC164_n28809/Q           |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.586 | 
     | FE_OFC183_n28809/A           |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.645 | 
     | FE_OFC183_n28809/Q           |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.444 | 
     | FE_OFC190_n28809/A           |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.519 | 
     | FE_OFC190_n28809/Q           |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3000.989 | 
     | master_clock_r_REG2547_S8/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.045 |  21.713 | 3001.034 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                             |       |            |       |       |  Time   |   Time    | 
     |-----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                       |   ^   | Clock      |       |       |   2.500 | -2976.821 | 
     | PAD_Clock/PAD               |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.821 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.821 | 
     | master_clock_r_REG2547_S8/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.821 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin master_clock_r_REG2546_S8/C 
Endpoint:   master_clock_r_REG2546_S8/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.713
= Slack Time                  2979.321
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                              |       |                  |        |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                   |   ^   | ScanEnable       |        |       |  12.125 | 2991.446 | 
     | PAD_ScanEnable/PAD           |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.446 | 
     | PAD_ScanEnable/Y             |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.751 | 
     | FE_OFC133_n28809/A           |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.802 | 
     | FE_OFC133_n28809/Q           |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.868 | 
     | FE_OFC137_n28809/A           |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.088 | 
     | FE_OFC137_n28809/Q           |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.718 | 
     | FE_OFC164_n28809/A           |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.763 | 
     | FE_OFC164_n28809/Q           |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.586 | 
     | FE_OFC183_n28809/A           |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.645 | 
     | FE_OFC183_n28809/Q           |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.444 | 
     | FE_OFC190_n28809/A           |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.519 | 
     | FE_OFC190_n28809/Q           |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3000.989 | 
     | master_clock_r_REG2546_S8/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.045 |  21.713 | 3001.034 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                             |       |            |       |       |  Time   |   Time    | 
     |-----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                       |   ^   | Clock      |       |       |   2.500 | -2976.821 | 
     | PAD_Clock/PAD               |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.821 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.821 | 
     | master_clock_r_REG2546_S8/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.821 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin master_clock_r_REG2281_S20/C 
Endpoint:   master_clock_r_REG2281_S20/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.711
= Slack Time                  2979.323
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                               |       |                  |        |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                    |   ^   | ScanEnable       |        |       |  12.125 | 2991.448 | 
     | PAD_ScanEnable/PAD            |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.448 | 
     | PAD_ScanEnable/Y              |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.752 | 
     | FE_OFC133_n28809/A            |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.803 | 
     | FE_OFC133_n28809/Q            |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.869 | 
     | FE_OFC137_n28809/A            |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.089 | 
     | FE_OFC137_n28809/Q            |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.719 | 
     | FE_OFC164_n28809/A            |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.764 | 
     | FE_OFC164_n28809/Q            |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.588 | 
     | FE_OFC183_n28809/A            |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.647 | 
     | FE_OFC183_n28809/Q            |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.446 | 
     | FE_OFC190_n28809/A            |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.521 | 
     | FE_OFC190_n28809/Q            |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3000.990 | 
     | master_clock_r_REG2281_S20/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.043 |  21.711 | 3001.034 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                              |       |            |       |       |  Time   |   Time    | 
     |------------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                        |   ^   | Clock      |       |       |   2.500 | -2976.823 | 
     | PAD_Clock/PAD                |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.823 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.823 | 
     | master_clock_r_REG2281_S20/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.823 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin master_clock_r_REG743_S10/C 
Endpoint:   master_clock_r_REG743_S10/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.710
= Slack Time                  2979.323
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                              |       |                  |        |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                   |   ^   | ScanEnable       |        |       |  12.125 | 2991.449 | 
     | PAD_ScanEnable/PAD           |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.449 | 
     | PAD_ScanEnable/Y             |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.753 | 
     | FE_OFC133_n28809/A           |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.804 | 
     | FE_OFC133_n28809/Q           |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.870 | 
     | FE_OFC137_n28809/A           |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.090 | 
     | FE_OFC137_n28809/Q           |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.720 | 
     | FE_OFC164_n28809/A           |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.765 | 
     | FE_OFC164_n28809/Q           |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.589 | 
     | FE_OFC183_n28809/A           |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.648 | 
     | FE_OFC183_n28809/Q           |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.447 | 
     | FE_OFC190_n28809/A           |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.522 | 
     | FE_OFC190_n28809/Q           |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3000.991 | 
     | master_clock_r_REG743_S10/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.042 |  21.710 | 3001.034 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                             |       |            |       |       |  Time   |   Time    | 
     |-----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                       |   ^   | Clock      |       |       |   2.500 | -2976.823 | 
     | PAD_Clock/PAD               |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.823 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.823 | 
     | master_clock_r_REG743_S10/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.823 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin master_clock_r_REG705_S10/C 
Endpoint:   master_clock_r_REG705_S10/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.709
= Slack Time                  2979.325
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                              |       |                  |        |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                   |   ^   | ScanEnable       |        |       |  12.125 | 2991.450 | 
     | PAD_ScanEnable/PAD           |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.450 | 
     | PAD_ScanEnable/Y             |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.755 | 
     | FE_OFC133_n28809/A           |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.806 | 
     | FE_OFC133_n28809/Q           |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.872 | 
     | FE_OFC137_n28809/A           |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.092 | 
     | FE_OFC137_n28809/Q           |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.721 | 
     | FE_OFC164_n28809/A           |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.767 | 
     | FE_OFC164_n28809/Q           |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.590 | 
     | FE_OFC183_n28809/A           |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.649 | 
     | FE_OFC183_n28809/Q           |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.448 | 
     | FE_OFC190_n28809/A           |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.523 | 
     | FE_OFC190_n28809/Q           |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3000.993 | 
     | master_clock_r_REG705_S10/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.041 |  21.709 | 3001.034 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                             |       |            |       |       |  Time   |   Time    | 
     |-----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                       |   ^   | Clock      |       |       |   2.500 | -2976.825 | 
     | PAD_Clock/PAD               |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.825 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.825 | 
     | master_clock_r_REG705_S10/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.825 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin master_clock_r_REG706_S10/C 
Endpoint:   master_clock_r_REG706_S10/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.709
= Slack Time                  2979.325
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                              |       |                  |        |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                   |   ^   | ScanEnable       |        |       |  12.125 | 2991.450 | 
     | PAD_ScanEnable/PAD           |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.450 | 
     | PAD_ScanEnable/Y             |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.755 | 
     | FE_OFC133_n28809/A           |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.806 | 
     | FE_OFC133_n28809/Q           |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.872 | 
     | FE_OFC137_n28809/A           |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.092 | 
     | FE_OFC137_n28809/Q           |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.721 | 
     | FE_OFC164_n28809/A           |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.767 | 
     | FE_OFC164_n28809/Q           |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.590 | 
     | FE_OFC183_n28809/A           |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.649 | 
     | FE_OFC183_n28809/Q           |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.448 | 
     | FE_OFC190_n28809/A           |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.523 | 
     | FE_OFC190_n28809/Q           |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3000.993 | 
     | master_clock_r_REG706_S10/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.041 |  21.709 | 3001.034 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                             |       |            |       |       |  Time   |   Time    | 
     |-----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                       |   ^   | Clock      |       |       |   2.500 | -2976.825 | 
     | PAD_Clock/PAD               |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.825 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.825 | 
     | master_clock_r_REG706_S10/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.825 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin master_clock_r_REG2720_S17/C 
Endpoint:   master_clock_r_REG2720_S17/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.708
= Slack Time                  2979.326
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                               |       |                  |        |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                    |   ^   | ScanEnable       |        |       |  12.125 | 2991.451 | 
     | PAD_ScanEnable/PAD            |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.451 | 
     | PAD_ScanEnable/Y              |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.756 | 
     | FE_OFC133_n28809/A            |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.807 | 
     | FE_OFC133_n28809/Q            |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.873 | 
     | FE_OFC137_n28809/A            |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.093 | 
     | FE_OFC137_n28809/Q            |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.723 | 
     | FE_OFC164_n28809/A            |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.768 | 
     | FE_OFC164_n28809/Q            |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.592 | 
     | FE_OFC183_n28809/A            |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.650 | 
     | FE_OFC183_n28809/Q            |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.450 | 
     | FE_OFC190_n28809/A            |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.199 | 2999.525 | 
     | FE_OFC190_n28809/Q            |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3000.994 | 
     | master_clock_r_REG2720_S17/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.040 |  21.708 | 3001.034 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                              |       |            |       |       |  Time   |   Time    | 
     |------------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                        |   ^   | Clock      |       |       |   2.500 | -2976.826 | 
     | PAD_Clock/PAD                |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.826 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.826 | 
     | master_clock_r_REG2720_S17/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.826 | 
     +-----------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin master_clock_r_REG2475_S14/C 
Endpoint:   master_clock_r_REG2475_S14/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.706
= Slack Time                  2979.328
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                               |       |                  |        |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                    |   ^   | ScanEnable       |        |       |  12.125 | 2991.453 | 
     | PAD_ScanEnable/PAD            |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.453 | 
     | PAD_ScanEnable/Y              |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.758 | 
     | FE_OFC133_n28809/A            |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.809 | 
     | FE_OFC133_n28809/Q            |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.875 | 
     | FE_OFC137_n28809/A            |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.095 | 
     | FE_OFC137_n28809/Q            |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.725 | 
     | FE_OFC164_n28809/A            |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.770 | 
     | FE_OFC164_n28809/Q            |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.594 | 
     | FE_OFC183_n28809/A            |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.652 | 
     | FE_OFC183_n28809/Q            |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.451 | 
     | FE_OFC190_n28809/A            |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.526 | 
     | FE_OFC190_n28809/Q            |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3000.996 | 
     | master_clock_r_REG2475_S14/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.038 |  21.706 | 3001.034 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                              |       |            |       |       |  Time   |   Time    | 
     |------------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                        |   ^   | Clock      |       |       |   2.500 | -2976.828 | 
     | PAD_Clock/PAD                |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.828 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.828 | 
     | master_clock_r_REG2475_S14/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.828 | 
     +-----------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin master_clock_r_REG2474_S14/C 
Endpoint:   master_clock_r_REG2474_S14/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.706
= Slack Time                  2979.328
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                               |       |                  |        |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                    |   ^   | ScanEnable       |        |       |  12.125 | 2991.454 | 
     | PAD_ScanEnable/PAD            |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.454 | 
     | PAD_ScanEnable/Y              |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.758 | 
     | FE_OFC133_n28809/A            |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.809 | 
     | FE_OFC133_n28809/Q            |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.875 | 
     | FE_OFC137_n28809/A            |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.095 | 
     | FE_OFC137_n28809/Q            |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.725 | 
     | FE_OFC164_n28809/A            |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.770 | 
     | FE_OFC164_n28809/Q            |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.594 | 
     | FE_OFC183_n28809/A            |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.653 | 
     | FE_OFC183_n28809/Q            |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.452 | 
     | FE_OFC190_n28809/A            |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.527 | 
     | FE_OFC190_n28809/Q            |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3000.996 | 
     | master_clock_r_REG2474_S14/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.038 |  21.706 | 3001.034 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                              |       |            |       |       |  Time   |   Time    | 
     |------------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                        |   ^   | Clock      |       |       |   2.500 | -2976.828 | 
     | PAD_Clock/PAD                |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.828 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.828 | 
     | master_clock_r_REG2474_S14/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.828 | 
     +-----------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin master_clock_r_REG704_S10/C 
Endpoint:   master_clock_r_REG704_S10/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.704
= Slack Time                  2979.330
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                              |       |                  |        |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                   |   ^   | ScanEnable       |        |       |  12.125 | 2991.455 | 
     | PAD_ScanEnable/PAD           |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.455 | 
     | PAD_ScanEnable/Y             |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.760 | 
     | FE_OFC133_n28809/A           |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.811 | 
     | FE_OFC133_n28809/Q           |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.877 | 
     | FE_OFC137_n28809/A           |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.097 | 
     | FE_OFC137_n28809/Q           |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.727 | 
     | FE_OFC164_n28809/A           |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.772 | 
     | FE_OFC164_n28809/Q           |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.596 | 
     | FE_OFC183_n28809/A           |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.654 | 
     | FE_OFC183_n28809/Q           |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.454 | 
     | FE_OFC190_n28809/A           |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.529 | 
     | FE_OFC190_n28809/Q           |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3000.998 | 
     | master_clock_r_REG704_S10/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.036 |  21.704 | 3001.034 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                             |       |            |       |       |  Time   |   Time    | 
     |-----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                       |   ^   | Clock      |       |       |   2.500 | -2976.830 | 
     | PAD_Clock/PAD               |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.830 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.830 | 
     | master_clock_r_REG704_S10/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.830 | 
     +----------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin master_clock_r_REG441_S8/C 
Endpoint:   master_clock_r_REG441_S8/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.692
= Slack Time                  2979.342
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                             |       |                  |        |       |  Time   |   Time   | 
     |-----------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                  |   ^   | ScanEnable       |        |       |  12.125 | 2991.467 | 
     | PAD_ScanEnable/PAD          |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.467 | 
     | PAD_ScanEnable/Y            |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.772 | 
     | FE_OFC133_n28809/A          |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.823 | 
     | FE_OFC133_n28809/Q          |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.889 | 
     | FE_OFC137_n28809/A          |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.109 | 
     | FE_OFC137_n28809/Q          |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.739 | 
     | FE_OFC164_n28809/A          |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.784 | 
     | FE_OFC164_n28809/Q          |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.607 | 
     | FE_OFC183_n28809/A          |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.666 | 
     | FE_OFC183_n28809/Q          |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.465 | 
     | FE_OFC190_n28809/A          |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.540 | 
     | FE_OFC190_n28809/Q          |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3001.010 | 
     | master_clock_r_REG441_S8/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.024 |  21.692 | 3001.034 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                            |       |            |       |       |  Time   |   Time    | 
     |----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                      |   ^   | Clock      |       |       |   2.500 | -2976.842 | 
     | PAD_Clock/PAD              |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.842 | 
     | PAD_Clock/Y                |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.842 | 
     | master_clock_r_REG441_S8/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.842 | 
     +---------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin master_clock_r_REG655_S12/C 
Endpoint:   master_clock_r_REG655_S12/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.691
= Slack Time                  2979.343
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                              |       |                  |        |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                   |   ^   | ScanEnable       |        |       |  12.125 | 2991.468 | 
     | PAD_ScanEnable/PAD           |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.468 | 
     | PAD_ScanEnable/Y             |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.773 | 
     | FE_OFC133_n28809/A           |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.824 | 
     | FE_OFC133_n28809/Q           |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.890 | 
     | FE_OFC137_n28809/A           |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.110 | 
     | FE_OFC137_n28809/Q           |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.740 | 
     | FE_OFC164_n28809/A           |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.785 | 
     | FE_OFC164_n28809/Q           |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.608 | 
     | FE_OFC183_n28809/A           |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.667 | 
     | FE_OFC183_n28809/Q           |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.466 | 
     | FE_OFC190_n28809/A           |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.541 | 
     | FE_OFC190_n28809/Q           |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3001.011 | 
     | master_clock_r_REG655_S12/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.023 |  21.691 | 3001.034 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                             |       |            |       |       |  Time   |   Time    | 
     |-----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                       |   ^   | Clock      |       |       |   2.500 | -2976.843 | 
     | PAD_Clock/PAD               |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.843 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.843 | 
     | master_clock_r_REG655_S12/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.843 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin master_clock_r_REG654_S12/C 
Endpoint:   master_clock_r_REG654_S12/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.689
= Slack Time                  2979.345
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                              |       |                  |        |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                   |   ^   | ScanEnable       |        |       |  12.125 | 2991.470 | 
     | PAD_ScanEnable/PAD           |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.470 | 
     | PAD_ScanEnable/Y             |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.775 | 
     | FE_OFC133_n28809/A           |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.826 | 
     | FE_OFC133_n28809/Q           |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.892 | 
     | FE_OFC137_n28809/A           |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.112 | 
     | FE_OFC137_n28809/Q           |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.742 | 
     | FE_OFC164_n28809/A           |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.787 | 
     | FE_OFC164_n28809/Q           |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.611 | 
     | FE_OFC183_n28809/A           |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.669 | 
     | FE_OFC183_n28809/Q           |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.469 | 
     | FE_OFC190_n28809/A           |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.199 | 2999.543 | 
     | FE_OFC190_n28809/Q           |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3001.013 | 
     | master_clock_r_REG654_S12/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.021 |  21.689 | 3001.034 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                             |       |            |       |       |  Time   |   Time    | 
     |-----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                       |   ^   | Clock      |       |       |   2.500 | -2976.845 | 
     | PAD_Clock/PAD               |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.845 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.845 | 
     | master_clock_r_REG654_S12/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.845 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin master_clock_r_REG819_S14/C 
Endpoint:   master_clock_r_REG819_S14/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.689
= Slack Time                  2979.345
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                              |       |                  |        |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                   |   ^   | ScanEnable       |        |       |  12.125 | 2991.470 | 
     | PAD_ScanEnable/PAD           |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.470 | 
     | PAD_ScanEnable/Y             |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.775 | 
     | FE_OFC133_n28809/A           |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.826 | 
     | FE_OFC133_n28809/Q           |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.892 | 
     | FE_OFC137_n28809/A           |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.112 | 
     | FE_OFC137_n28809/Q           |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.742 | 
     | FE_OFC164_n28809/A           |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.787 | 
     | FE_OFC164_n28809/Q           |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.611 | 
     | FE_OFC183_n28809/A           |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.669 | 
     | FE_OFC183_n28809/Q           |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.469 | 
     | FE_OFC190_n28809/A           |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.543 | 
     | FE_OFC190_n28809/Q           |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3001.013 | 
     | master_clock_r_REG819_S14/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.021 |  21.689 | 3001.034 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                             |       |            |       |       |  Time   |   Time    | 
     |-----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                       |   ^   | Clock      |       |       |   2.500 | -2976.845 | 
     | PAD_Clock/PAD               |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.845 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.845 | 
     | master_clock_r_REG819_S14/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.845 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin master_clock_r_REG287_S8/C 
Endpoint:   master_clock_r_REG287_S8/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.689
= Slack Time                  2979.345
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                             |       |                  |        |       |  Time   |   Time   | 
     |-----------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                  |   ^   | ScanEnable       |        |       |  12.125 | 2991.471 | 
     | PAD_ScanEnable/PAD          |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.471 | 
     | PAD_ScanEnable/Y            |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.775 | 
     | FE_OFC133_n28809/A          |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.826 | 
     | FE_OFC133_n28809/Q          |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.892 | 
     | FE_OFC137_n28809/A          |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.112 | 
     | FE_OFC137_n28809/Q          |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.742 | 
     | FE_OFC164_n28809/A          |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.787 | 
     | FE_OFC164_n28809/Q          |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.611 | 
     | FE_OFC183_n28809/A          |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.670 | 
     | FE_OFC183_n28809/Q          |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.469 | 
     | FE_OFC190_n28809/A          |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.199 | 2999.544 | 
     | FE_OFC190_n28809/Q          |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3001.013 | 
     | master_clock_r_REG287_S8/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.021 |  21.689 | 3001.034 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                            |       |            |       |       |  Time   |   Time    | 
     |----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                      |   ^   | Clock      |       |       |   2.500 | -2976.845 | 
     | PAD_Clock/PAD              |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.845 | 
     | PAD_Clock/Y                |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.845 | 
     | master_clock_r_REG287_S8/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.845 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin master_clock_r_REG113_S10/C 
Endpoint:   master_clock_r_REG113_S10/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.688
= Slack Time                  2979.345
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                              |       |                  |        |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                   |   ^   | ScanEnable       |        |       |  12.125 | 2991.471 | 
     | PAD_ScanEnable/PAD           |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.471 | 
     | PAD_ScanEnable/Y             |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.775 | 
     | FE_OFC133_n28809/A           |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.826 | 
     | FE_OFC133_n28809/Q           |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.892 | 
     | FE_OFC137_n28809/A           |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.112 | 
     | FE_OFC137_n28809/Q           |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.742 | 
     | FE_OFC164_n28809/A           |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.787 | 
     | FE_OFC164_n28809/Q           |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.611 | 
     | FE_OFC183_n28809/A           |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.670 | 
     | FE_OFC183_n28809/Q           |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.469 | 
     | FE_OFC190_n28809/A           |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.544 | 
     | FE_OFC190_n28809/Q           |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3001.013 | 
     | master_clock_r_REG113_S10/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.021 |  21.688 | 3001.034 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                             |       |            |       |       |  Time   |   Time    | 
     |-----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                       |   ^   | Clock      |       |       |   2.500 | -2976.845 | 
     | PAD_Clock/PAD               |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.845 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.845 | 
     | master_clock_r_REG113_S10/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.845 | 
     +----------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin master_clock_r_REG288_S8/C 
Endpoint:   master_clock_r_REG288_S8/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.688
= Slack Time                  2979.345
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                             |       |                  |        |       |  Time   |   Time   | 
     |-----------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                  |   ^   | ScanEnable       |        |       |  12.125 | 2991.471 | 
     | PAD_ScanEnable/PAD          |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.471 | 
     | PAD_ScanEnable/Y            |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.775 | 
     | FE_OFC133_n28809/A          |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.826 | 
     | FE_OFC133_n28809/Q          |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.892 | 
     | FE_OFC137_n28809/A          |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.112 | 
     | FE_OFC137_n28809/Q          |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.742 | 
     | FE_OFC164_n28809/A          |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.787 | 
     | FE_OFC164_n28809/Q          |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.611 | 
     | FE_OFC183_n28809/A          |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.670 | 
     | FE_OFC183_n28809/Q          |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.469 | 
     | FE_OFC190_n28809/A          |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.544 | 
     | FE_OFC190_n28809/Q          |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3001.013 | 
     | master_clock_r_REG288_S8/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.021 |  21.688 | 3001.034 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                            |       |            |       |       |  Time   |   Time    | 
     |----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                      |   ^   | Clock      |       |       |   2.500 | -2976.845 | 
     | PAD_Clock/PAD              |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.845 | 
     | PAD_Clock/Y                |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.845 | 
     | master_clock_r_REG288_S8/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.845 | 
     +---------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin master_clock_r_REG822_S14/C 
Endpoint:   master_clock_r_REG822_S14/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.688
= Slack Time                  2979.346
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                              |       |                  |        |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                   |   ^   | ScanEnable       |        |       |  12.125 | 2991.471 | 
     | PAD_ScanEnable/PAD           |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.471 | 
     | PAD_ScanEnable/Y             |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.776 | 
     | FE_OFC133_n28809/A           |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.827 | 
     | FE_OFC133_n28809/Q           |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.893 | 
     | FE_OFC137_n28809/A           |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.113 | 
     | FE_OFC137_n28809/Q           |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.742 | 
     | FE_OFC164_n28809/A           |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.788 | 
     | FE_OFC164_n28809/Q           |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.611 | 
     | FE_OFC183_n28809/A           |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.670 | 
     | FE_OFC183_n28809/Q           |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.469 | 
     | FE_OFC190_n28809/A           |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.544 | 
     | FE_OFC190_n28809/Q           |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3001.014 | 
     | master_clock_r_REG822_S14/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.020 |  21.688 | 3001.034 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                             |       |            |       |       |  Time   |   Time    | 
     |-----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                       |   ^   | Clock      |       |       |   2.500 | -2976.846 | 
     | PAD_Clock/PAD               |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.846 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.846 | 
     | master_clock_r_REG822_S14/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.846 | 
     +----------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin master_clock_r_REG527_S17/C 
Endpoint:   master_clock_r_REG527_S17/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.688
= Slack Time                  2979.346
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                              |       |                  |        |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                   |   ^   | ScanEnable       |        |       |  12.125 | 2991.471 | 
     | PAD_ScanEnable/PAD           |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.471 | 
     | PAD_ScanEnable/Y             |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.776 | 
     | FE_OFC133_n28809/A           |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.827 | 
     | FE_OFC133_n28809/Q           |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.893 | 
     | FE_OFC137_n28809/A           |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.113 | 
     | FE_OFC137_n28809/Q           |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.743 | 
     | FE_OFC164_n28809/A           |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.788 | 
     | FE_OFC164_n28809/Q           |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.612 | 
     | FE_OFC183_n28809/A           |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.670 | 
     | FE_OFC183_n28809/Q           |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.469 | 
     | FE_OFC190_n28809/A           |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.544 | 
     | FE_OFC190_n28809/Q           |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3001.014 | 
     | master_clock_r_REG527_S17/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.020 |  21.688 | 3001.034 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                             |       |            |       |       |  Time   |   Time    | 
     |-----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                       |   ^   | Clock      |       |       |   2.500 | -2976.846 | 
     | PAD_Clock/PAD               |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.846 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.846 | 
     | master_clock_r_REG527_S17/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.846 | 
     +----------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin master_clock_r_REG528_S17/C 
Endpoint:   master_clock_r_REG528_S17/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.688
= Slack Time                  2979.346
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                              |       |                  |        |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                   |   ^   | ScanEnable       |        |       |  12.125 | 2991.471 | 
     | PAD_ScanEnable/PAD           |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.471 | 
     | PAD_ScanEnable/Y             |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.776 | 
     | FE_OFC133_n28809/A           |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.827 | 
     | FE_OFC133_n28809/Q           |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.893 | 
     | FE_OFC137_n28809/A           |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.113 | 
     | FE_OFC137_n28809/Q           |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.743 | 
     | FE_OFC164_n28809/A           |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.788 | 
     | FE_OFC164_n28809/Q           |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.612 | 
     | FE_OFC183_n28809/A           |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.670 | 
     | FE_OFC183_n28809/Q           |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.469 | 
     | FE_OFC190_n28809/A           |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.544 | 
     | FE_OFC190_n28809/Q           |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3001.014 | 
     | master_clock_r_REG528_S17/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.020 |  21.688 | 3001.034 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                             |       |            |       |       |  Time   |   Time    | 
     |-----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                       |   ^   | Clock      |       |       |   2.500 | -2976.846 | 
     | PAD_Clock/PAD               |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.846 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.846 | 
     | master_clock_r_REG528_S17/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.846 | 
     +----------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin master_clock_r_REG821_S14/C 
Endpoint:   master_clock_r_REG821_S14/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.688
= Slack Time                  2979.346
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                              |       |                  |        |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                   |   ^   | ScanEnable       |        |       |  12.125 | 2991.471 | 
     | PAD_ScanEnable/PAD           |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.471 | 
     | PAD_ScanEnable/Y             |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.776 | 
     | FE_OFC133_n28809/A           |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.827 | 
     | FE_OFC133_n28809/Q           |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.893 | 
     | FE_OFC137_n28809/A           |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.113 | 
     | FE_OFC137_n28809/Q           |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.743 | 
     | FE_OFC164_n28809/A           |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.788 | 
     | FE_OFC164_n28809/Q           |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.612 | 
     | FE_OFC183_n28809/A           |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.670 | 
     | FE_OFC183_n28809/Q           |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.469 | 
     | FE_OFC190_n28809/A           |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.544 | 
     | FE_OFC190_n28809/Q           |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3001.014 | 
     | master_clock_r_REG821_S14/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.020 |  21.688 | 3001.034 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                             |       |            |       |       |  Time   |   Time    | 
     |-----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                       |   ^   | Clock      |       |       |   2.500 | -2976.846 | 
     | PAD_Clock/PAD               |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.846 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.846 | 
     | master_clock_r_REG821_S14/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.846 | 
     +----------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin master_clock_r_REG442_S8/C 
Endpoint:   master_clock_r_REG442_S8/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.688
= Slack Time                  2979.346
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                             |       |                  |        |       |  Time   |   Time   | 
     |-----------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                  |   ^   | ScanEnable       |        |       |  12.125 | 2991.471 | 
     | PAD_ScanEnable/PAD          |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.471 | 
     | PAD_ScanEnable/Y            |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.776 | 
     | FE_OFC133_n28809/A          |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.827 | 
     | FE_OFC133_n28809/Q          |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.893 | 
     | FE_OFC137_n28809/A          |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.113 | 
     | FE_OFC137_n28809/Q          |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.743 | 
     | FE_OFC164_n28809/A          |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.788 | 
     | FE_OFC164_n28809/Q          |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.612 | 
     | FE_OFC183_n28809/A          |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.670 | 
     | FE_OFC183_n28809/Q          |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.469 | 
     | FE_OFC190_n28809/A          |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.544 | 
     | FE_OFC190_n28809/Q          |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3001.014 | 
     | master_clock_r_REG442_S8/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.020 |  21.688 | 3001.034 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                            |       |            |       |       |  Time   |   Time    | 
     |----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                      |   ^   | Clock      |       |       |   2.500 | -2976.846 | 
     | PAD_Clock/PAD              |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.846 | 
     | PAD_Clock/Y                |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.846 | 
     | master_clock_r_REG442_S8/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.846 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin master_clock_r_REG526_S17/C 
Endpoint:   master_clock_r_REG526_S17/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.688
= Slack Time                  2979.346
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                              |       |                  |        |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                   |   ^   | ScanEnable       |        |       |  12.125 | 2991.471 | 
     | PAD_ScanEnable/PAD           |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.471 | 
     | PAD_ScanEnable/Y             |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.776 | 
     | FE_OFC133_n28809/A           |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.827 | 
     | FE_OFC133_n28809/Q           |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.893 | 
     | FE_OFC137_n28809/A           |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.113 | 
     | FE_OFC137_n28809/Q           |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.743 | 
     | FE_OFC164_n28809/A           |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.788 | 
     | FE_OFC164_n28809/Q           |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.612 | 
     | FE_OFC183_n28809/A           |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.670 | 
     | FE_OFC183_n28809/Q           |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.470 | 
     | FE_OFC190_n28809/A           |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.545 | 
     | FE_OFC190_n28809/Q           |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3001.014 | 
     | master_clock_r_REG526_S17/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.020 |  21.688 | 3001.034 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                             |       |            |       |       |  Time   |   Time    | 
     |-----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                       |   ^   | Clock      |       |       |   2.500 | -2976.846 | 
     | PAD_Clock/PAD               |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.846 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.846 | 
     | master_clock_r_REG526_S17/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.846 | 
     +----------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin master_clock_r_REG112_S10/C 
Endpoint:   master_clock_r_REG112_S10/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.688
= Slack Time                  2979.346
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                              |       |                  |        |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                   |   ^   | ScanEnable       |        |       |  12.125 | 2991.471 | 
     | PAD_ScanEnable/PAD           |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.471 | 
     | PAD_ScanEnable/Y             |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.776 | 
     | FE_OFC133_n28809/A           |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.827 | 
     | FE_OFC133_n28809/Q           |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.893 | 
     | FE_OFC137_n28809/A           |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.113 | 
     | FE_OFC137_n28809/Q           |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.743 | 
     | FE_OFC164_n28809/A           |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.788 | 
     | FE_OFC164_n28809/Q           |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.612 | 
     | FE_OFC183_n28809/A           |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.670 | 
     | FE_OFC183_n28809/Q           |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.470 | 
     | FE_OFC190_n28809/A           |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.545 | 
     | FE_OFC190_n28809/Q           |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3001.014 | 
     | master_clock_r_REG112_S10/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.020 |  21.688 | 3001.034 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                             |       |            |       |       |  Time   |   Time    | 
     |-----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                       |   ^   | Clock      |       |       |   2.500 | -2976.846 | 
     | PAD_Clock/PAD               |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.846 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.846 | 
     | master_clock_r_REG112_S10/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.846 | 
     +----------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin master_clock_r_REG440_S8/C 
Endpoint:   master_clock_r_REG440_S8/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.687
= Slack Time                  2979.347
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                             |       |                  |        |       |  Time   |   Time   | 
     |-----------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                  |   ^   | ScanEnable       |        |       |  12.125 | 2991.472 | 
     | PAD_ScanEnable/PAD          |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.472 | 
     | PAD_ScanEnable/Y            |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.777 | 
     | FE_OFC133_n28809/A          |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.828 | 
     | FE_OFC133_n28809/Q          |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.894 | 
     | FE_OFC137_n28809/A          |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.114 | 
     | FE_OFC137_n28809/Q          |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.744 | 
     | FE_OFC164_n28809/A          |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.789 | 
     | FE_OFC164_n28809/Q          |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.613 | 
     | FE_OFC183_n28809/A          |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.671 | 
     | FE_OFC183_n28809/Q          |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.471 | 
     | FE_OFC190_n28809/A          |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.546 | 
     | FE_OFC190_n28809/Q          |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3001.015 | 
     | master_clock_r_REG440_S8/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.019 |  21.687 | 3001.034 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                            |       |            |       |       |  Time   |   Time    | 
     |----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                      |   ^   | Clock      |       |       |   2.500 | -2976.847 | 
     | PAD_Clock/PAD              |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.847 | 
     | PAD_Clock/Y                |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.847 | 
     | master_clock_r_REG440_S8/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.847 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin master_clock_r_REG111_S10/C 
Endpoint:   master_clock_r_REG111_S10/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.684
= Slack Time                  2979.350
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                              |       |                  |        |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                   |   ^   | ScanEnable       |        |       |  12.125 | 2991.475 | 
     | PAD_ScanEnable/PAD           |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.475 | 
     | PAD_ScanEnable/Y             |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.780 | 
     | FE_OFC133_n28809/A           |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.831 | 
     | FE_OFC133_n28809/Q           |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.897 | 
     | FE_OFC137_n28809/A           |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.117 | 
     | FE_OFC137_n28809/Q           |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.747 | 
     | FE_OFC164_n28809/A           |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.792 | 
     | FE_OFC164_n28809/Q           |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.615 | 
     | FE_OFC183_n28809/A           |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.674 | 
     | FE_OFC183_n28809/Q           |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.473 | 
     | FE_OFC190_n28809/A           |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.548 | 
     | FE_OFC190_n28809/Q           |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3001.018 | 
     | master_clock_r_REG111_S10/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.016 |  21.684 | 3001.034 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                             |       |            |       |       |  Time   |   Time    | 
     |-----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                       |   ^   | Clock      |       |       |   2.500 | -2976.850 | 
     | PAD_Clock/PAD               |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.850 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.850 | 
     | master_clock_r_REG111_S10/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.850 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin master_clock_r_REG110_S10/C 
Endpoint:   master_clock_r_REG110_S10/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.681
= Slack Time                  2979.353
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                              |       |                  |        |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                   |   ^   | ScanEnable       |        |       |  12.125 | 2991.478 | 
     | PAD_ScanEnable/PAD           |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.478 | 
     | PAD_ScanEnable/Y             |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.783 | 
     | FE_OFC133_n28809/A           |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.834 | 
     | FE_OFC133_n28809/Q           |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.900 | 
     | FE_OFC137_n28809/A           |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.120 | 
     | FE_OFC137_n28809/Q           |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.750 | 
     | FE_OFC164_n28809/A           |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.795 | 
     | FE_OFC164_n28809/Q           |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.618 | 
     | FE_OFC183_n28809/A           |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.677 | 
     | FE_OFC183_n28809/Q           |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.476 | 
     | FE_OFC190_n28809/A           |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.551 | 
     | FE_OFC190_n28809/Q           |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3001.021 | 
     | master_clock_r_REG110_S10/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.013 |  21.681 | 3001.034 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                             |       |            |       |       |  Time   |   Time    | 
     |-----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                       |   ^   | Clock      |       |       |   2.500 | -2976.853 | 
     | PAD_Clock/PAD               |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.853 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.853 | 
     | master_clock_r_REG110_S10/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.853 | 
     +----------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin master_clock_r_REG820_S14/C 
Endpoint:   master_clock_r_REG820_S14/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.679
= Slack Time                  2979.355
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                              |       |                  |        |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                   |   ^   | ScanEnable       |        |       |  12.125 | 2991.480 | 
     | PAD_ScanEnable/PAD           |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.480 | 
     | PAD_ScanEnable/Y             |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.785 | 
     | FE_OFC133_n28809/A           |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.836 | 
     | FE_OFC133_n28809/Q           |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.902 | 
     | FE_OFC137_n28809/A           |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.122 | 
     | FE_OFC137_n28809/Q           |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.751 | 
     | FE_OFC164_n28809/A           |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.797 | 
     | FE_OFC164_n28809/Q           |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.620 | 
     | FE_OFC183_n28809/A           |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.679 | 
     | FE_OFC183_n28809/Q           |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.478 | 
     | FE_OFC190_n28809/A           |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.553 | 
     | FE_OFC190_n28809/Q           |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3001.023 | 
     | master_clock_r_REG820_S14/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.011 |  21.679 | 3001.034 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                             |       |            |       |       |  Time   |   Time    | 
     |-----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                       |   ^   | Clock      |       |       |   2.500 | -2976.855 | 
     | PAD_Clock/PAD               |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.855 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.855 | 
     | master_clock_r_REG820_S14/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.855 | 
     +----------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin master_clock_r_REG190_S26/C 
Endpoint:   master_clock_r_REG190_S26/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.466
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3001.034
- Arrival Time                 21.676
= Slack Time                  2979.358
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                              |       |                  |        |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                   |   ^   | ScanEnable       |        |       |  12.125 | 2991.484 | 
     | PAD_ScanEnable/PAD           |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2991.484 | 
     | PAD_ScanEnable/Y             |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2992.788 | 
     | FE_OFC133_n28809/A           |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2992.839 | 
     | FE_OFC133_n28809/Q           |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2993.905 | 
     | FE_OFC137_n28809/A           |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2994.125 | 
     | FE_OFC137_n28809/Q           |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2995.755 | 
     | FE_OFC164_n28809/A           |   ^   | FE_OFN137_n28809 | BUF6   | 0.045 |  16.442 | 2995.800 | 
     | FE_OFC164_n28809/Q           |   ^   | FE_OFN164_n28809 | BUF6   | 1.824 |  18.266 | 2997.624 | 
     | FE_OFC183_n28809/A           |   ^   | FE_OFN164_n28809 | BUF6   | 0.059 |  18.324 | 2997.683 | 
     | FE_OFC183_n28809/Q           |   ^   | FE_OFN183_n28809 | BUF6   | 1.799 |  20.124 | 2999.482 | 
     | FE_OFC190_n28809/A           |   ^   | FE_OFN183_n28809 | BUF6   | 0.075 |  20.198 | 2999.557 | 
     | FE_OFC190_n28809/Q           |   ^   | FE_OFN190_n28809 | BUF6   | 1.469 |  21.668 | 3001.026 | 
     | master_clock_r_REG190_S26/SE |   ^   | FE_OFN190_n28809 | DFSE1  | 0.008 |  21.676 | 3001.034 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                             |       |            |       |       |  Time   |   Time    | 
     |-----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                       |   ^   | Clock      |       |       |   2.500 | -2976.858 | 
     | PAD_Clock/PAD               |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2976.858 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2976.858 | 
     | master_clock_r_REG190_S26/C |   ^   | CORE_Clock | DFSE1 | 0.000 |   2.500 | -2976.858 | 
     +----------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin master_clock_r_REG221_S10/C 
Endpoint:   master_clock_r_REG221_S10/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.973
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3000.527
- Arrival Time                 19.750
= Slack Time                  2980.778
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                              |       |                  |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                   |   v   | ScanEnable       |         |       |  12.138 | 2992.915 | 
     | PAD_ScanEnable/PAD           |   v   | ScanEnable       | ICUP    | 0.000 |  12.138 | 2992.915 | 
     | PAD_ScanEnable/Y             |   v   | n28809           | ICUP    | 1.391 |  13.529 | 2994.307 | 
     | FE_OFC134_n28809/A           |   v   | n28809           | CLKIN12 | 0.151 |  13.680 | 2994.458 | 
     | FE_OFC134_n28809/Q           |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.275 |  14.955 | 2995.732 | 
     | FE_OFC155_n28809/A           |   ^   | FE_OFN134_n28809 | CLKIN8  | 0.035 |  14.990 | 2995.768 | 
     | FE_OFC155_n28809/Q           |   v   | FE_OFN155_n28809 | CLKIN8  | 1.452 |  16.442 | 2997.219 | 
     | FE_OFC180_n28809/A           |   v   | FE_OFN155_n28809 | BUF6    | 0.007 |  16.449 | 2997.226 | 
     | FE_OFC180_n28809/Q           |   v   | FE_OFN180_n28809 | BUF6    | 1.637 |  18.086 | 2998.864 | 
     | FE_OFC189_n28809/A           |   v   | FE_OFN180_n28809 | CLKBU8  | 0.014 |  18.100 | 2998.878 | 
     | FE_OFC189_n28809/Q           |   v   | FE_OFN189_n28809 | CLKBU8  | 1.563 |  19.663 | 3000.441 | 
     | master_clock_r_REG221_S10/SE |   v   | FE_OFN189_n28809 | DFSP1   | 0.086 |  19.750 | 3000.527 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                             |       |            |       |       |  Time   |   Time    | 
     |-----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                       |   ^   | Clock      |       |       |   2.500 | -2978.278 | 
     | PAD_Clock/PAD               |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2978.278 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2978.278 | 
     | master_clock_r_REG221_S10/C |   ^   | CORE_Clock | DFSP1 | 0.000 |   2.500 | -2978.278 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin master_clock_r_REG2987_S3/C 
Endpoint:   master_clock_r_REG2987_S3/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.552
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3000.948
- Arrival Time                 20.162
= Slack Time                  2980.786
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                              |       |                  |        |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                   |   ^   | ScanEnable       |        |       |  12.125 | 2992.911 | 
     | PAD_ScanEnable/PAD           |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2992.911 | 
     | PAD_ScanEnable/Y             |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2994.216 | 
     | FE_OFC133_n28809/A           |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2994.267 | 
     | FE_OFC133_n28809/Q           |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2995.333 | 
     | FE_OFC137_n28809/A           |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2995.553 | 
     | FE_OFC137_n28809/Q           |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2997.183 | 
     | FE_OFC163_n28809/A           |   ^   | FE_OFN137_n28809 | BUF6   | 0.005 |  16.402 | 2997.188 | 
     | FE_OFC163_n28809/Q           |   ^   | FE_OFN163_n28809 | BUF6   | 1.849 |  18.251 | 2999.037 | 
     | FE_OFC182_n28809/A           |   ^   | FE_OFN163_n28809 | BUF6   | 0.007 |  18.258 | 2999.044 | 
     | FE_OFC182_n28809/Q           |   ^   | FE_OFN182_n28809 | BUF6   | 1.809 |  20.067 | 3000.853 | 
     | master_clock_r_REG2987_S3/SE |   ^   | FE_OFN182_n28809 | DFSC1  | 0.095 |  20.162 | 3000.948 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                             |       |            |       |       |  Time   |   Time    | 
     |-----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                       |   ^   | Clock      |       |       |   2.500 | -2978.286 | 
     | PAD_Clock/PAD               |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2978.286 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2978.286 | 
     | master_clock_r_REG2987_S3/C |   ^   | CORE_Clock | DFSC1 | 0.000 |   2.500 | -2978.286 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin master_clock_r_REG2989_S3/C 
Endpoint:   master_clock_r_REG2989_S3/SE (^) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          2.500
- Setup                         0.552
+ Phase Shift                 3000.000
- Uncertainty                   1.000
= Required Time               3000.948
- Arrival Time                 20.162
= Slack Time                  2980.786
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time           12.125
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                              |       |                  |        |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+--------+-------+---------+----------| 
     | ScanEnable                   |   ^   | ScanEnable       |        |       |  12.125 | 2992.911 | 
     | PAD_ScanEnable/PAD           |   ^   | ScanEnable       | ICUP   | 0.000 |  12.125 | 2992.911 | 
     | PAD_ScanEnable/Y             |   ^   | n28809           | ICUP   | 1.305 |  13.430 | 2994.216 | 
     | FE_OFC133_n28809/A           |   ^   | n28809           | CLKIN8 | 0.051 |  13.481 | 2994.267 | 
     | FE_OFC133_n28809/Q           |   v   | FE_OFN133_n28809 | CLKIN8 | 1.066 |  14.547 | 2995.333 | 
     | FE_OFC137_n28809/A           |   v   | FE_OFN133_n28809 | INV6   | 0.220 |  14.767 | 2995.553 | 
     | FE_OFC137_n28809/Q           |   ^   | FE_OFN137_n28809 | INV6   | 1.630 |  16.397 | 2997.183 | 
     | FE_OFC163_n28809/A           |   ^   | FE_OFN137_n28809 | BUF6   | 0.005 |  16.402 | 2997.188 | 
     | FE_OFC163_n28809/Q           |   ^   | FE_OFN163_n28809 | BUF6   | 1.849 |  18.251 | 2999.037 | 
     | FE_OFC182_n28809/A           |   ^   | FE_OFN163_n28809 | BUF6   | 0.007 |  18.258 | 2999.044 | 
     | FE_OFC182_n28809/Q           |   ^   | FE_OFN182_n28809 | BUF6   | 1.809 |  20.067 | 3000.853 | 
     | master_clock_r_REG2989_S3/SE |   ^   | FE_OFN182_n28809 | DFSC1  | 0.095 |  20.162 | 3000.948 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            2.500
     = Beginpoint Arrival Time            2.500
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell | Delay | Arrival |  Required | 
     |                             |       |            |       |       |  Time   |   Time    | 
     |-----------------------------+-------+------------+-------+-------+---------+-----------| 
     | Clock                       |   ^   | Clock      |       |       |   2.500 | -2978.286 | 
     | PAD_Clock/PAD               |   ^   | Clock      | ICUP  | 0.000 |   2.500 | -2978.286 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock | ICUP  | 0.000 |   2.500 | -2978.286 | 
     | master_clock_r_REG2989_S3/C |   ^   | CORE_Clock | DFSC1 | 0.000 |   2.500 | -2978.286 | 
     +----------------------------------------------------------------------------------------+ 

