// Seed: 3680238278
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input wand id_2
);
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output logic id_2,
    input supply0 id_3
    , id_15,
    output tri0 id_4,
    input logic id_5,
    input tri id_6,
    input tri0 id_7,
    input wand id_8,
    output logic id_9,
    input wor id_10,
    output tri id_11,
    output wand id_12,
    input supply1 id_13
);
  assign id_12 = 1;
  uwire id_16;
  tri1  id_17;
  tri1  id_18 = 1;
  always @(posedge 1) begin : LABEL_0
    id_9 <= id_5;
    id_2 <= 1;
  end
  wire id_19;
  id_20 :
  assert property (@(negedge id_17) 1 - id_16)
  else $display(id_5 & 1 & "");
  rtran (id_4, 1);
  wire id_21 = id_18;
  tri1 id_22 = id_20;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
