Got it\! Let's integrate the **"Logic Gate Flip"** (RTL â¡ï¸ Gate ğŸ”„) into Day 1 of Week 1, along with the **"Tapeout Flash"** and the **Progress Bar** for a highly visual and dynamic progress report.

Here is the final, fully animated-with-Unicode markdown file:

-----

# ğŸš€ VSD RISC-V SoC Tapeout Journey

> **Repository Log:** Documenting the end-to-end journey of building a RISC-V based SoC, as part of the **VSD RISC-V SoC Tapeout Program**.

**Progress to Tapeout:** **[â–“â–“â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘] 20% Complete** â³

-----

## ğŸ—“ï¸ Program Progress: The Foundation is Set

### Week 0 â€“ Launchpad: Getting Started & Toolchain Setup

The mission kicked off with a deep dive into the environment and the complete design flow.

  - ğŸ› ï¸ **Toolchain Installed:** Essential tools like **Yosys**, **iverilog**, **gtkwave**, and **ngspice** are now operational.
  - ğŸ’» **Environment Ready:** Working environment successfully established on Ubuntu.
  - ğŸ—ºï¸ **SoC Design Flow Mastered:** Gained a solid understanding of the full journey:
    > Specification â†’ RTL Design â†’ Functional Verification â†’ **Synthesis** â†’ SoC Integration â†’ **Floorplanning** â†’ Placement â†’ CTS â†’ Routing â†’ **GDSII Generation** â†’ **DRC/LVS Checks** â†’ **âœ¨ FABRICATION (Tapeout) âœ¨**

-----

### Week 1 â€“ RTL Design & Synthesis Deep Dive

This week focused on the core translation of logic into physical hardware.

| Day | Topic Focus | ğŸ’¡ Key Learnings & Milestones |
| :--- | :--- | :--- |
| **Day 1** | **Simulation & Synthesis Basics** | ğŸ”¹ Simulated Verilog with **Icarus Verilog (iverilog)**. <br> ğŸ”¹ Visualized waveforms using **GTKWave**. <br> ğŸ”¹ Performed initial logic **Synthesis** (**RTL â¡ï¸ Gate ğŸ”„**) with **Yosys**. |
| **Day 2** | **Libraries & Hierarchical Design** | ğŸ”¹ Explored the **Sky130 Library** and its role in physical design. <br> ğŸ”¹ Differentiated between **Hierarchical vs. Flattened Synthesis**. <br> ğŸ”¹ Studied various **Types of D Flip-Flops (DFFs)**. |
| **Day 3** | **Combinational & Sequential Optimization** | ğŸ”¹ Implemented techniques like **Constant Propagation** and **State Optimization**. <br> ğŸ”¹ Examined **Cloning** and **Retiming** to improve performance. |
| **Day 4** | **Verification & Mismatch Prevention** | ğŸ”¹ Successfully ran **Gate-Level Simulation (GLS)** using the Sky130 standard cell library. <br> ğŸ”¹ Clarified **Blocking vs. Non-Blocking assignments**. <br> ğŸ”¹ Learned strategies to avoid **Synthesisâ€“Simulation Mismatch**. |
| **Day 5** | **Verilog Constructs for Hardware** | ğŸ”¹ Understood the synthesis impact of **If-Else statements**. <br> ğŸ”¹ Identified and learned to avoid **Inferred Latches**. <br> ğŸ”¹ Explored the role of **For Loops** and used **Generate Blocks** for scalable design. <br> ğŸ”¹ Introduced the **Ripple Carry Adder (RCA)** architecture. |

-----

## ğŸ™ Gratitude & Acknowledgment

This world-class learning opportunity is made possible by the dedication of the VSD team.

> A huge thank you to **Kunal Ghosh** sir and the entire **VSD (VLSI System Design) team** for organizing the RISC-V SoC Tapeout Program and providing this crucial learning path free of cost. **\#RISCV** **\#Tapeout**

-----
