xrun(64): 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s001: Started on Dec 31, 2025 at 09:21:57 EST
xrun
	+xm64bit
	-sv
	-f ./../FPU_MUL/flist.f
		+incdir+./../FPU_MUL/lib/
		./../FPU_MUL/tb_fpu_mul.sv
		./../../02_rtl/FPU_MUL/fpu_mul.sv
		./../../02_rtl/FPU_MUL/MUL_EXP_adjust.sv
		./../../02_rtl/FPU_MUL/MUL_EXP_rounding.sv
		./../../02_rtl/FPU_MUL/MUL_EXP_unit.sv
		./../../02_rtl/FPU_MUL/MUL_MAN_mul.sv
		./../../02_rtl/FPU_MUL/MUL_MAN_rounding.sv
		./../../02_rtl/FPU_MUL/MUL_NOR_unit.sv
		./../../02_rtl/FPU_MUL/MUL_PSC_unit.sv
		./../../02_rtl/FPU_COMMON/CLA_4bit.sv
		./../../02_rtl/FPU_COMMON/CLA_8bit.sv
		./../../02_rtl/FPU_COMMON/CLA_24bit.sv
		./../../02_rtl/FPU_COMMON/COMP_4bit.sv
		./../../02_rtl/FPU_COMMON/COMP_8bit.sv
		./../../02_rtl/FPU_COMMON/COMP_24bit.sv
		./../../02_rtl/FPU_COMMON/COMP_CLA_24bit.sv
		./../../02_rtl/FPU_COMMON/LOPD_4bit.sv
		./../../02_rtl/FPU_COMMON/LOPD_8bit.sv
		./../../02_rtl/FPU_COMMON/LOPD_16bit.sv
		./../../02_rtl/FPU_COMMON/LOPD_24bit.sv
		./../../02_rtl/FPU_COMMON/SHF_left.sv
		./../../02_rtl/FPU_COMMON/SHF_right.sv
	-top tb_fpu_mul
	-access +rwc
	-clean
	-log ./../FPU_MUL/Xcelium/compile.log
	+nctimescale+1ns/1ps
	+ntb_random_seed=automatic
	-allowredefinition
	-v93

   User defined plus("+") options:
	+ntb_random_seed=automatic

xrun: *W,OPDEPRREN: Command Line Option (+nctimescale+1ns/1ps) is deprecated. Use (+xmtimescale+1ns/1ps) instead.
xrun: *N,CLEAN: Removing existing directory ./xcelium.d.
file: ./../FPU_MUL/tb_fpu_mul.sv
	module worklib.tb_fpu_mul:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/fpu_mul.sv
	module worklib.fpu_mul:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_EXP_adjust.sv
	module worklib.MUL_EXP_adjust:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_EXP_rounding.sv
	module worklib.MUL_EXP_rounding:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_EXP_unit.sv
	module worklib.MUL_EXP_unit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_MAN_mul.sv
	module worklib.MUL_MAN_mul:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_MAN_rounding.sv
	module worklib.MUL_MAN_rounding:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_NOR_unit.sv
	module worklib.MUL_NOR_unit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_PSC_unit.sv
	module worklib.MUL_PSC_unit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/CLA_4bit.sv
	module worklib.CLA_4bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/CLA_8bit.sv
	module worklib.CLA_8bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/CLA_24bit.sv
	module worklib.CLA_24bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/COMP_4bit.sv
	module worklib.COMP_4bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/COMP_8bit.sv
	module worklib.COMP_8bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/COMP_24bit.sv
	module worklib.COMP_24bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/COMP_CLA_24bit.sv
	module worklib.COMP_CLA_24bit:sv
		errors: 0, warnings: 0
	module worklib.COMP_CLA_4bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/LOPD_4bit.sv
	module worklib.LOPD_4bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/LOPD_8bit.sv
	module worklib.LOPD_8bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/LOPD_16bit.sv
	module worklib.LOPD_16bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/LOPD_24bit.sv
	module worklib.LOPD_24bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/SHF_left.sv
	module worklib.SHF_left:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/SHF_right.sv
	module worklib.SHF_right:sv
		errors: 0, warnings: 0
xmvlog: *W,SPDUSD: Include directory ./../FPU_MUL/lib/ given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		$unit_0x073a6303
		tb_fpu_mul
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
    .i_mantissa         (w_man_mul),
                                 |
xmelab: *W,CUVMPW (/home/admin/shared/My_project/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv,77|33): port sizes differ in port connection(24/32) for the instance(tb_fpu_mul.DUT) .
    .o_mantissa         (w_nor_man) 
                                 |
xmelab: *W,CUVMPW (/home/admin/shared/My_project/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv,78|33): port sizes differ in port connection(24/32) for the instance(tb_fpu_mul.DUT) .
    .i_one_pos      (w_lopd_one_pos),
                                  |
xmelab: *W,CUVMPW (/home/admin/shared/My_project/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv,95|34): port sizes differ in port connection(5/8) for the instance(tb_fpu_mul.DUT) .
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.MUL_PSC_unit:sv <0x77459329>
			streams:  10, words:  5783
		worklib.MUL_EXP_adjust:sv <0x0a6ae21d>
			streams:   6, words:  1863
		worklib.MUL_NOR_unit:sv <0x04b5b127>
			streams:   2, words:   917
		worklib.LOPD_8bit:sv <0x0b3661b7>
			streams:   5, words:  2314
		worklib.LOPD_8bit:sv <0x653280e6>
			streams:   5, words:  2314
		worklib.LOPD_16bit:sv <0x174723a7>
			streams:  10, words:  3832
		worklib.LOPD_24bit:sv <0x679487a6>
			streams:  15, words:  5494
		worklib.MUL_MAN_mul:sv <0x5048b7d0>
			streams:   8, words:  2074
		worklib.CLA_4bit:sv <0x489a62a1>
			streams:   9, words:  3384
		worklib.CLA_8bit:sv <0x5419778a>
			streams:  13, words:  4418
		worklib.MUL_EXP_unit:sv <0x3c256d2b>
			streams:   6, words:  1317
		worklib.fpu_mul:sv <0x18aea07a>
			streams:  38, words: 10551
		worklib.tb_fpu_mul:sv <0x524b0140>
			streams:  14, words: 21566
		worklib.SHF_left:sv <0x2e97bd9e>
			streams:   7, words:  3911
		worklib.MUL_MAN_rounding:sv <0x7de5ebef>
			streams:  26, words: 11680
		worklib.MUL_EXP_rounding:sv <0x4e364881>
			streams:   9, words:  3824
		worklib.\$unit_0x073a6303 :compilation_unit <0x05f80d41>
			streams:  11, words: 10288
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                24      15
		Registers:             212     166
		Scalar wires:          173       -
		Expanded wires:         16       1
		Vectored wires:        129       -
		Initial blocks:          6       6
		Parallel blocks:         1       1
		Cont. assignments:     166      75
		Pseudo assignments:     84      62
		Compilation units:       1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.tb_fpu_mul:sv
Loading snapshot worklib.tb_fpu_mul:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/cadence/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> run
==========[ Overflow rouding ]==========
[PRE_NOR_EXP][MUL]i_32_a=0cffffff (0.000000000000000000000000) * i_32_b=00f80000 (0.000000000000000000000000) 	| o_32_m=4e77ffff (1040187328.000000000000000000000000)
=> FAIL: expect=0.000000000000000000000000 (00000000), dut=1040187328.000000000000000000000000 (4e77ffff), rounding_error=100.00000000 % (exp_error = 0.00001192 %)

==================================
========== TEST SUMMARY ==========
Total test cases:      1
Passed          :      0
Failed          :      1
Pass rate       : 0.00%
==================================

Simulation complete via $finish(1) at time 521 NS + 0
../FPU_MUL/tb_fpu_mul.sv:190     $finish;
xcelium> exit
TOOL:	xrun(64)	20.09-s001: Exiting on Dec 31, 2025 at 09:21:58 EST  (total: 00:00:01)
