m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb2
Eavs_stimuli
Z0 w1544465545
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb3
Z5 8C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/avs_stimuli.vhd
Z6 FC:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/avs_stimuli.vhd
l0
L5
VF2D5VnoUhL94>P]NGE_We3
!s100 f<g5R`TCaPZGIADEJ^MfP0
Z7 OV;C;10.5b;63
32
Z8 !s110 1544465558
!i10b 1
Z9 !s108 1544465558.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/avs_stimuli.vhd|
Z11 !s107 C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/avs_stimuli.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
Z14 DEx4 work 11 avs_stimuli 0 22 F2D5VnoUhL94>P]NGE_We3
l41
L23
VYPg=[z31GIgOSnZ?MVmT@1
!s100 i2CWchU5AcEX^zMb6^Y6S2
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Psync_avalon_mm_pkg
Z15 DPx4 work 21 sync_mm_registers_pkg 0 22 Ybg>=2fS7Wcj159@DfaIh1
Z16 DPx4 work 15 sync_common_pkg 0 22 Fi:[hET`[KFACi4R_kL7_2
R1
R2
R3
Z17 w1543353530
R4
Z18 8C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/avalon/sync_avalon_mm_pkg.vhd
Z19 FC:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/avalon/sync_avalon_mm_pkg.vhd
l0
L52
V^W;^Yfh_<maNH6UoOG9Hz2
!s100 T:2]4M6OjQ:g_`Z4UDOM[1
R7
32
Z20 !s110 1544462957
!i10b 1
Z21 !s108 1544462957.000000
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/avalon/sync_avalon_mm_pkg.vhd|
Z23 !s107 C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/avalon/sync_avalon_mm_pkg.vhd|
!i113 1
R12
R13
Bbody
Z24 DPx4 work 18 sync_avalon_mm_pkg 0 22 ^W;^Yfh_<maNH6UoOG9Hz2
R15
R16
R1
R2
R3
l0
L117
VI23HH4]6bSKPZQOPU^JoL1
!s100 EQ<MLZE:HJlO8lPNW[8MG2
R7
32
R20
!i10b 1
R21
R22
R23
!i113 1
R12
R13
Esync_avalon_mm_read
R17
R15
R16
R24
R1
R2
R3
R4
Z25 8C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/avalon/sync_avalon_mm_read.vhd
Z26 FC:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/avalon/sync_avalon_mm_read.vhd
l0
L53
V<]HLOD5>VD>Gmf[P5^DfZ2
!s100 dOz[Kd^Y5dUl@6Fd8:hgR3
R7
32
Z27 !s110 1544462958
!i10b 1
Z28 !s108 1544462958.000000
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/avalon/sync_avalon_mm_read.vhd|
Z30 !s107 C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/avalon/sync_avalon_mm_read.vhd|
!i113 1
R12
R13
Artl
R15
R16
R24
R1
R2
R3
Z31 DEx4 work 19 sync_avalon_mm_read 0 22 <]HLOD5>VD>Gmf[P5^DfZ2
l73
L68
V[U]QBgA1?9_W[^5ff3B^D3
!s100 5MW3Zj^DhVQ:X_mUAl8aY2
R7
32
R27
!i10b 1
R28
R29
R30
!i113 1
R12
R13
Esync_avalon_mm_write
R17
R15
R16
R24
R1
R2
R3
R4
Z32 8C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/avalon/sync_avalon_mm_write.vhd
Z33 FC:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/avalon/sync_avalon_mm_write.vhd
l0
L54
V6Th6h;zbC<7bzE`fE3V>N3
!s100 HoV<`9Smkd9g]L?aL5h1c2
R7
32
R27
!i10b 1
R28
Z34 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/avalon/sync_avalon_mm_write.vhd|
Z35 !s107 C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/avalon/sync_avalon_mm_write.vhd|
!i113 1
R12
R13
Artl
R15
R16
R24
R1
R2
R3
Z36 DEx4 work 20 sync_avalon_mm_write 0 22 6Th6h;zbC<7bzE`fE3V>N3
l76
L71
VLSFV>9Z9n^h^JCj?1dC@e0
!s100 ]89AF]52BeFRX`49STHbK2
R7
32
R27
!i10b 1
R28
R34
R35
!i113 1
R12
R13
Psync_common_pkg
R1
R2
R3
R17
R4
Z37 8C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/common/sync_common_pkg.vhd
Z38 FC:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/common/sync_common_pkg.vhd
l0
L50
VFi:[hET`[KFACi4R_kL7_2
!s100 ZlcL2CTcGkmGlcYF1AM3?0
R7
32
Z39 !s110 1544462956
!i10b 1
Z40 !s108 1544462956.000000
Z41 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/common/sync_common_pkg.vhd|
Z42 !s107 C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/common/sync_common_pkg.vhd|
!i113 1
R12
R13
Bbody
R16
R1
R2
R3
l0
L60
VX_O^:7;U=KfCKlh`DKFAh2
!s100 V?lFB5D=9E9aiDHTdPnA92
R7
32
R39
!i10b 1
R40
R41
R42
!i113 1
R12
R13
Esync_ent
Z43 w1543528659
Z44 DPx4 work 12 sync_int_pkg 0 22 13nonFIz8D?]GE:J<jfc^3
Z45 DPx4 work 14 sync_outen_pkg 0 22 RS2j:YaW:Rz711MC4D9G`1
Z46 DPx4 work 12 sync_gen_pkg 0 22 802<E`Fl;W=;WnZ>eE:KD3
R16
R24
R15
R1
R2
R3
R4
Z47 8C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/sync_topfile.vhd
Z48 FC:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/sync_topfile.vhd
l0
L56
V8eRSJ7bPo[_?IBRiEQFo81
!s100 VkMSPb@mj032C4LJOEZg33
R7
32
Z49 !s110 1544462959
!i10b 1
Z50 !s108 1544462959.000000
Z51 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/sync_topfile.vhd|
Z52 !s107 C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/sync_topfile.vhd|
!i113 1
R12
R13
Artl
Z53 DEx4 work 8 sync_int 0 22 OQ8G:gh`dVcc?72bG4:Pj2
Z54 DEx4 work 10 sync_outen 0 22 NJNhSe577`f]3j>>2?kf<1
Z55 DEx4 work 8 sync_gen 0 22 =H2]NGXZ13AF^VQ]GzfFX1
R36
R31
R44
R45
R46
R16
R24
R15
R1
R2
R3
Z56 DEx4 work 8 sync_ent 0 22 8eRSJ7bPo[_?IBRiEQFo81
l111
L84
VmYZNRQ@DdRYY<80ihB9SW1
!s100 Uf8VKz^T3J;@V?j6?PYOz0
R7
32
R49
!i10b 1
R50
R51
R52
!i113 1
R12
R13
Esync_gen
Z57 w1544466683
R16
R46
R1
R2
R3
R4
Z58 8C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/gen/sync_gen.vhd
Z59 FC:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/gen/sync_gen.vhd
l0
L53
V=H2]NGXZ13AF^VQ]GzfFX1
!s100 _8k>W_j<1`egI6E>gcbaj2
R7
32
Z60 !s110 1544466692
!i10b 1
Z61 !s108 1544466692.000000
Z62 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/gen/sync_gen.vhd|
Z63 !s107 C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/gen/sync_gen.vhd|
!i113 1
R12
R13
Artl
R16
R46
R1
R2
R3
R55
l100
L74
ViQ[`Az^:0R2DOf>>Cco>Y1
!s100 X6P6=HgE<=F@jTSlWOk;:2
R7
32
R60
!i10b 1
R61
R62
R63
!i113 1
R12
R13
Psync_gen_pkg
R16
R1
R2
R3
R17
R4
Z64 8C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/gen/sync_gen_pkg.vhd
Z65 FC:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/gen/sync_gen_pkg.vhd
l0
L51
V802<E`Fl;W=;WnZ>eE:KD3
!s100 OgSaVjTk1l1AdW1``nbKE3
R7
32
R20
!i10b 1
R21
Z66 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/gen/sync_gen_pkg.vhd|
Z67 !s107 C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/gen/sync_gen_pkg.vhd|
!i113 1
R12
R13
Bbody
R46
R16
R1
R2
R3
l0
L110
VgDXU>9m<4Pf8;@>5^Elcb1
!s100 :ANA^ZeOU:9co@09NGFRK2
R7
32
R20
!i10b 1
R21
R66
R67
!i113 1
R12
R13
Esync_int
R17
R16
R44
R1
R2
R3
R4
Z68 8C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/int/sync_int.vhd
Z69 FC:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/int/sync_int.vhd
l0
L52
VOQ8G:gh`dVcc?72bG4:Pj2
!s100 3AhEKO1D[5J[0OEghTAH>3
R7
32
R49
!i10b 1
R50
Z70 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/int/sync_int.vhd|
Z71 !s107 C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/int/sync_int.vhd|
!i113 1
R12
R13
Artl
R16
R44
R1
R2
R3
R53
l83
L72
V>jD@zkCIADX7BEWD6]CWZ1
!s100 iOkJD[NLnL9Li^<UF?cbo2
R7
32
R49
!i10b 1
R50
R70
R71
!i113 1
R12
R13
Psync_int_pkg
R16
R1
R2
R3
R17
R4
Z72 8C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/int/sync_int_pkg.vhd
Z73 FC:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/int/sync_int_pkg.vhd
l0
L50
V13nonFIz8D?]GE:J<jfc^3
!s100 Z387Z9o@ai5zhOgbgfO0k3
R7
32
R27
!i10b 1
R21
Z74 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/int/sync_int_pkg.vhd|
Z75 !s107 C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/int/sync_int_pkg.vhd|
!i113 1
R12
R13
Bbody
R44
R16
R1
R2
R3
l0
L100
Vd8Z52IEF0oREz7NbG0?WI3
!s100 O^RPUeXd@1gkl]gIZPHYH0
R7
32
R27
!i10b 1
R21
R74
R75
!i113 1
R12
R13
Psync_mm_registers_pkg
R1
R2
R3
R17
R4
Z76 8C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/registers/sync_mm_registers_pkg.vhd
Z77 FC:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/registers/sync_mm_registers_pkg.vhd
l0
L50
VYbg>=2fS7Wcj159@DfaIh1
!s100 Fb;IV[`0K[DM7Y6=:^n:?2
R7
32
R39
!i10b 1
R40
Z78 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/registers/sync_mm_registers_pkg.vhd|
Z79 !s107 C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/registers/sync_mm_registers_pkg.vhd|
!i113 1
R12
R13
Bbody
R15
R1
R2
R3
l0
L206
VA38?U<[R4?a`7GSAFOR>F3
!s100 4>o1f@d>3J7YdR8d[ElEm0
R7
32
R39
!i10b 1
R40
R78
R79
!i113 1
R12
R13
Esync_outen
R17
R45
R1
R2
R3
R4
Z80 8C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/outen/sync_outen.vhd
Z81 FC:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/outen/sync_outen.vhd
l0
L52
VNJNhSe577`f]3j>>2?kf<1
!s100 Y4GCD:6ZFl`;mZmVZ8]HZ2
R7
32
R49
!i10b 1
R50
Z82 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/outen/sync_outen.vhd|
Z83 !s107 C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/outen/sync_outen.vhd|
!i113 1
R12
R13
Artl
R45
R1
R2
R3
R54
l71
L66
ViDYOHkSzD_=z^kYLal5;m2
!s100 z`SdW>3N@J8ZcTa13OK]G2
R7
32
R49
!i10b 1
R50
R82
R83
!i113 1
R12
R13
Psync_outen_pkg
R1
R2
R3
R17
R4
Z84 8C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/outen/sync_outen_pkg.vhd
Z85 FC:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/outen/sync_outen_pkg.vhd
l0
L51
VRS2j:YaW:Rz711MC4D9G`1
!s100 HaM:2bK5PgY`ZiN^GR^;50
R7
32
R20
!i10b 1
R21
Z86 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/outen/sync_outen_pkg.vhd|
Z87 !s107 C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/sync/outen/sync_outen_pkg.vhd|
!i113 1
R12
R13
Bbody
R45
R1
R2
R3
l0
L96
V;fL4o`2ALYe]EV1G:WKa50
!s100 QQO>oToL5BTXf9W^k3H@@1
R7
32
R20
!i10b 1
R21
R86
R87
!i113 1
R12
R13
Etb
R17
Z88 DPx4 work 6 tb_pkg 0 22 MHHk>6^gTi:GTJXT=NLm?0
R1
R2
R3
R4
Z89 8C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/tb.vhd
Z90 FC:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/tb.vhd
l0
L6
VYlZ:6iW7M4AhZPhn5_mV_3
!s100 UbW]VI7I21h@bMcDEmRd:1
R7
32
Z91 !s110 1544463067
!i10b 1
Z92 !s108 1544463067.000000
Z93 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/tb.vhd|
Z94 !s107 C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/tb.vhd|
!i113 1
R12
R13
Artl
R44
R45
R46
R16
R24
R15
R56
R14
R88
R1
R2
R3
DEx4 work 2 tb 0 22 YlZ:6iW7M4AhZPhn5_mV_3
l40
L9
VCRekdIF1@KWYdNUMi7JF;1
!s100 GeNFjg787mS=iK=NNh4=83
R7
32
R91
!i10b 1
R92
R93
R94
!i113 1
R12
R13
Ptb_pkg
R1
R2
R3
R17
R4
Z95 8C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/tb_pkg.vhd
Z96 FC:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/tb_pkg.vhd
l0
L49
VMHHk>6^gTi:GTJXT=NLm?0
!s100 W4zIZKNKWBm@bA=OT<l4I3
R7
32
Z97 !s110 1544463042
!i10b 1
Z98 !s108 1544463042.000000
Z99 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/tb_pkg.vhd|
Z100 !s107 C:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb/tb_pkg.vhd|
!i113 1
R12
R13
Bbody
R88
R1
R2
R3
l0
L108
V<X6F_NW:SelT1aGAK]8fk2
!s100 9k4fLZnZ0Szl_kYBCe]UB1
R7
32
R97
!i10b 1
R98
R99
R100
!i113 1
R12
R13
