/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Fri Oct  7 10:00:36 2016
 *                 Full Compile MD5 Checksum  5cb26230737d0bcd479d552dccc3ad90
 *                     (minus title and desc)
 *                 MD5 Checksum               1900306b860a4790a41d2145717e7f67
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_MEMC_ARC_0_H__
#define BCHP_MEMC_ARC_0_H__

/***************************************************************************
 *MEMC_ARC_0 - SCB Address Range CHeckers (ARCH) Registers
 ***************************************************************************/
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL              0x00900c00 /* [RW][32] Mode/Control register for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_0_ARC_0_ADRS_RANGE_LOW     0x00900c04 /* [RW][32] Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-0. */
#define BCHP_MEMC_ARC_0_ARC_0_ADRS_RANGE_LOW_MSB 0x00900c08 /* [RW][32] Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_0_ARC_0_ADRS_RANGE_HIGH    0x00900c0c /* [RW][32] Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_0_ARC_0_ADRS_RANGE_HIGH_MSB 0x00900c10 /* [RW][32] Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_0      0x00900c14 /* [RW][32] Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_1      0x00900c18 /* [RW][32] Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_2      0x00900c1c /* [RW][32] Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_3      0x00900c20 /* [RW][32] Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_4      0x00900c24 /* [RW][32] Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_5      0x00900c28 /* [RW][32] Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_6      0x00900c2c /* [RW][32] Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_7      0x00900c30 /* [RW][32] Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_0     0x00900c34 /* [RW][32] Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_1     0x00900c38 /* [RW][32] Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_2     0x00900c3c /* [RW][32] Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_3     0x00900c40 /* [RW][32] Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_4     0x00900c44 /* [RW][32] Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_5     0x00900c48 /* [RW][32] Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_6     0x00900c4c /* [RW][32] Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_7     0x00900c50 /* [RW][32] Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_START_ADDR 0x00900c54 /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_START_ADDR_MSB 0x00900c58 /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_END_ADDR 0x00900c5c /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_END_ADDR_MSB 0x00900c60 /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_CMD 0x00900c64 /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_CLEAR 0x00900c68 /* [RW][32] ARC_0 violation info write clear register */
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL              0x00900c6c /* [RW][32] Mode/Control register for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_0_ARC_1_ADRS_RANGE_LOW     0x00900c70 /* [RW][32] Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_0_ARC_1_ADRS_RANGE_LOW_MSB 0x00900c74 /* [RW][32] Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_0_ARC_1_ADRS_RANGE_HIGH    0x00900c78 /* [RW][32] Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_0_ARC_1_ADRS_RANGE_HIGH_MSB 0x00900c7c /* [RW][32] Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_0      0x00900c80 /* [RW][32] Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_1      0x00900c84 /* [RW][32] Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_2      0x00900c88 /* [RW][32] Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_3      0x00900c8c /* [RW][32] Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_4      0x00900c90 /* [RW][32] Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_5      0x00900c94 /* [RW][32] Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_6      0x00900c98 /* [RW][32] Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_7      0x00900c9c /* [RW][32] Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_0     0x00900ca0 /* [RW][32] Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_1     0x00900ca4 /* [RW][32] Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_2     0x00900ca8 /* [RW][32] Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_3     0x00900cac /* [RW][32] Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_4     0x00900cb0 /* [RW][32] Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_5     0x00900cb4 /* [RW][32] Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_6     0x00900cb8 /* [RW][32] Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_7     0x00900cbc /* [RW][32] Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_START_ADDR 0x00900cc0 /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_START_ADDR_MSB 0x00900cc4 /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_END_ADDR 0x00900cc8 /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_END_ADDR_MSB 0x00900ccc /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_CMD 0x00900cd0 /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_CLEAR 0x00900cd4 /* [RW][32] ARC_1 violation info write clear register */
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL              0x00900cd8 /* [RW][32] Mode/Control register for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_0_ARC_2_ADRS_RANGE_LOW     0x00900cdc /* [RW][32] Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_0_ARC_2_ADRS_RANGE_LOW_MSB 0x00900ce0 /* [RW][32] Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_0_ARC_2_ADRS_RANGE_HIGH    0x00900ce4 /* [RW][32] Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_0_ARC_2_ADRS_RANGE_HIGH_MSB 0x00900ce8 /* [RW][32] Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_0      0x00900cec /* [RW][32] Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_1      0x00900cf0 /* [RW][32] Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_2      0x00900cf4 /* [RW][32] Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_3      0x00900cf8 /* [RW][32] Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_4      0x00900cfc /* [RW][32] Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_5      0x00900d00 /* [RW][32] Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_6      0x00900d04 /* [RW][32] Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_7      0x00900d08 /* [RW][32] Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_0     0x00900d0c /* [RW][32] Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_1     0x00900d10 /* [RW][32] Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_2     0x00900d14 /* [RW][32] Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_3     0x00900d18 /* [RW][32] Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_4     0x00900d1c /* [RW][32] Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_5     0x00900d20 /* [RW][32] Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_6     0x00900d24 /* [RW][32] Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_7     0x00900d28 /* [RW][32] Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_START_ADDR 0x00900d2c /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_START_ADDR_MSB 0x00900d30 /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_END_ADDR 0x00900d34 /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_END_ADDR_MSB 0x00900d38 /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_CMD 0x00900d3c /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_CLEAR 0x00900d40 /* [RW][32] ARC_2 violation info write clear register */
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL              0x00900d44 /* [RW][32] Mode/Control register for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_0_ARC_3_ADRS_RANGE_LOW     0x00900d48 /* [RW][32] Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_0_ARC_3_ADRS_RANGE_LOW_MSB 0x00900d4c /* [RW][32] Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_0_ARC_3_ADRS_RANGE_HIGH    0x00900d50 /* [RW][32] Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_0_ARC_3_ADRS_RANGE_HIGH_MSB 0x00900d54 /* [RW][32] Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_0      0x00900d58 /* [RW][32] Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_1      0x00900d5c /* [RW][32] Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_2      0x00900d60 /* [RW][32] Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_3      0x00900d64 /* [RW][32] Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_4      0x00900d68 /* [RW][32] Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_5      0x00900d6c /* [RW][32] Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_6      0x00900d70 /* [RW][32] Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_7      0x00900d74 /* [RW][32] Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_0     0x00900d78 /* [RW][32] Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_1     0x00900d7c /* [RW][32] Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_2     0x00900d80 /* [RW][32] Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_3     0x00900d84 /* [RW][32] Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_4     0x00900d88 /* [RW][32] Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_5     0x00900d8c /* [RW][32] Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_6     0x00900d90 /* [RW][32] Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_7     0x00900d94 /* [RW][32] Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_START_ADDR 0x00900d98 /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_START_ADDR_MSB 0x00900d9c /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_END_ADDR 0x00900da0 /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_END_ADDR_MSB 0x00900da4 /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_CMD 0x00900da8 /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_CLEAR 0x00900dac /* [RW][32] ARC_3 violation info write clear register */
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL              0x00900db0 /* [RW][32] Mode/Control register for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_0_ARC_4_ADRS_RANGE_LOW     0x00900db4 /* [RW][32] Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_0_ARC_4_ADRS_RANGE_LOW_MSB 0x00900db8 /* [RW][32] Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_0_ARC_4_ADRS_RANGE_HIGH    0x00900dbc /* [RW][32] Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_0_ARC_4_ADRS_RANGE_HIGH_MSB 0x00900dc0 /* [RW][32] Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_0      0x00900dc4 /* [RW][32] Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_1      0x00900dc8 /* [RW][32] Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_2      0x00900dcc /* [RW][32] Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_3      0x00900dd0 /* [RW][32] Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_4      0x00900dd4 /* [RW][32] Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_5      0x00900dd8 /* [RW][32] Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_6      0x00900ddc /* [RW][32] Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_7      0x00900de0 /* [RW][32] Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_0     0x00900de4 /* [RW][32] Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_1     0x00900de8 /* [RW][32] Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_2     0x00900dec /* [RW][32] Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_3     0x00900df0 /* [RW][32] Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_4     0x00900df4 /* [RW][32] Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_5     0x00900df8 /* [RW][32] Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_6     0x00900dfc /* [RW][32] Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_7     0x00900e00 /* [RW][32] Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_START_ADDR 0x00900e04 /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_START_ADDR_MSB 0x00900e08 /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_END_ADDR 0x00900e0c /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_END_ADDR_MSB 0x00900e10 /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_CMD 0x00900e14 /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_CLEAR 0x00900e18 /* [RW][32] ARC_4 violation info write clear register */
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL              0x00900e1c /* [RW][32] Mode/Control register for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_0_ARC_5_ADRS_RANGE_LOW     0x00900e20 /* [RW][32] Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_0_ARC_5_ADRS_RANGE_LOW_MSB 0x00900e24 /* [RW][32] Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_0_ARC_5_ADRS_RANGE_HIGH    0x00900e28 /* [RW][32] Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_0_ARC_5_ADRS_RANGE_HIGH_MSB 0x00900e2c /* [RW][32] Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_0      0x00900e30 /* [RW][32] Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_1      0x00900e34 /* [RW][32] Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_2      0x00900e38 /* [RW][32] Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_3      0x00900e3c /* [RW][32] Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_4      0x00900e40 /* [RW][32] Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_5      0x00900e44 /* [RW][32] Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_6      0x00900e48 /* [RW][32] Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_7      0x00900e4c /* [RW][32] Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_0     0x00900e50 /* [RW][32] Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_1     0x00900e54 /* [RW][32] Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_2     0x00900e58 /* [RW][32] Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_3     0x00900e5c /* [RW][32] Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_4     0x00900e60 /* [RW][32] Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_5     0x00900e64 /* [RW][32] Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_6     0x00900e68 /* [RW][32] Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_7     0x00900e6c /* [RW][32] Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_START_ADDR 0x00900e70 /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_START_ADDR_MSB 0x00900e74 /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_END_ADDR 0x00900e78 /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_END_ADDR_MSB 0x00900e7c /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_CMD 0x00900e80 /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_CLEAR 0x00900e84 /* [RW][32] ARC_5 violation info write clear register */
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL              0x00900e88 /* [RW][32] Mode/Control register for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_0_ARC_6_ADRS_RANGE_LOW     0x00900e8c /* [RW][32] Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_0_ARC_6_ADRS_RANGE_LOW_MSB 0x00900e90 /* [RW][32] Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_0_ARC_6_ADRS_RANGE_HIGH    0x00900e94 /* [RW][32] Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_0_ARC_6_ADRS_RANGE_HIGH_MSB 0x00900e98 /* [RW][32] Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_0      0x00900e9c /* [RW][32] Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_1      0x00900ea0 /* [RW][32] Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_2      0x00900ea4 /* [RW][32] Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_3      0x00900ea8 /* [RW][32] Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_4      0x00900eac /* [RW][32] Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_5      0x00900eb0 /* [RW][32] Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_6      0x00900eb4 /* [RW][32] Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_7      0x00900eb8 /* [RW][32] Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_0     0x00900ebc /* [RW][32] Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_1     0x00900ec0 /* [RW][32] Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_2     0x00900ec4 /* [RW][32] Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_3     0x00900ec8 /* [RW][32] Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_4     0x00900ecc /* [RW][32] Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_5     0x00900ed0 /* [RW][32] Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_6     0x00900ed4 /* [RW][32] Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_7     0x00900ed8 /* [RW][32] Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_START_ADDR 0x00900edc /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_START_ADDR_MSB 0x00900ee0 /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_END_ADDR 0x00900ee4 /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_END_ADDR_MSB 0x00900ee8 /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_CMD 0x00900eec /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_CLEAR 0x00900ef0 /* [RW][32] ARC_6 violation info write clear register */
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL              0x00900ef4 /* [RW][32] Mode/Control register for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_0_ARC_7_ADRS_RANGE_LOW     0x00900ef8 /* [RW][32] Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_0_ARC_7_ADRS_RANGE_LOW_MSB 0x00900efc /* [RW][32] Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_0_ARC_7_ADRS_RANGE_HIGH    0x00900f00 /* [RW][32] Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_0_ARC_7_ADRS_RANGE_HIGH_MSB 0x00900f04 /* [RW][32] Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_0      0x00900f08 /* [RW][32] Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_1      0x00900f0c /* [RW][32] Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_2      0x00900f10 /* [RW][32] Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_3      0x00900f14 /* [RW][32] Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_4      0x00900f18 /* [RW][32] Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_5      0x00900f1c /* [RW][32] Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_6      0x00900f20 /* [RW][32] Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_7      0x00900f24 /* [RW][32] Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_0     0x00900f28 /* [RW][32] Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_1     0x00900f2c /* [RW][32] Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_2     0x00900f30 /* [RW][32] Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_3     0x00900f34 /* [RW][32] Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_4     0x00900f38 /* [RW][32] Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_5     0x00900f3c /* [RW][32] Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_6     0x00900f40 /* [RW][32] Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_7     0x00900f44 /* [RW][32] Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_START_ADDR 0x00900f48 /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_START_ADDR_MSB 0x00900f4c /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_END_ADDR 0x00900f50 /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_END_ADDR_MSB 0x00900f54 /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_CMD 0x00900f58 /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_CLEAR 0x00900f5c /* [RW][32] ARC_7 violation info write clear register */
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_START_ADDR 0x00900f60 /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Aliasing Checker */
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_START_ADDR_MSB 0x00900f64 /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Aliasing Checker */
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_END_ADDR 0x00900f68 /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Aliasing Checker */
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_END_ADDR_MSB 0x00900f6c /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Aliasing Checker */
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_CMD 0x00900f70 /* [RO][32] Violating SCB client-ID & Command Type for Address Aliasing Checker */
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_CLEAR 0x00900f74 /* [WO][32] ALIAS violation info write clear register */

/***************************************************************************
 *ARC_0_CNTRL - Mode/Control register for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_CNTRL :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_reserved0_MASK                 0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_reserved0_SHIFT                5

/* MEMC_ARC_0 :: ARC_0_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_WRITE_CMD_ABORT_MASK           0x00000010
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_WRITE_CMD_ABORT_SHIFT          4
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_WRITE_CMD_ABORT_DEFAULT        0x00000000
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_WRITE_CMD_ABORT_DISABLED       0
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_WRITE_CMD_ABORT_ENABLED        1

/* MEMC_ARC_0 :: ARC_0_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_WRITE_CHECK_MASK               0x00000008
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_WRITE_CHECK_SHIFT              3
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_WRITE_CHECK_DEFAULT            0x00000000
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_WRITE_CHECK_DISABLED           0
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_WRITE_CHECK_ENABLED            1

/* MEMC_ARC_0 :: ARC_0_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_READ_CMD_ABORT_MASK            0x00000004
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_READ_CMD_ABORT_SHIFT           2
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_READ_CMD_ABORT_DEFAULT         0x00000000
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_READ_CMD_ABORT_DISABLED        0
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_READ_CMD_ABORT_ENABLED         1

/* MEMC_ARC_0 :: ARC_0_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_READ_CHECK_MASK                0x00000002
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_READ_CHECK_SHIFT               1
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_READ_CHECK_DEFAULT             0x00000000
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_READ_CHECK_DISABLED            0
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_READ_CHECK_ENABLED             1

/* MEMC_ARC_0 :: ARC_0_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_MODE_MASK                      0x00000001
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_MODE_SHIFT                     0
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_MODE_DEFAULT                   0x00000000
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_MODE_NON_EXCLUSIVE             0
#define BCHP_MEMC_ARC_0_ARC_0_CNTRL_MODE_EXCLUSIVE                 1

/***************************************************************************
 *ARC_0_ADRS_RANGE_LOW - Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-0.
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_ADRS_RANGE_LOW :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_0_ADRS_RANGE_LOW_ADDRESS_MASK          0xffffffff
#define BCHP_MEMC_ARC_0_ARC_0_ADRS_RANGE_LOW_ADDRESS_SHIFT         0
#define BCHP_MEMC_ARC_0_ARC_0_ADRS_RANGE_LOW_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *ARC_0_ADRS_RANGE_LOW_MSB - Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_ADRS_RANGE_LOW_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_0_ADRS_RANGE_LOW_MSB_reserved0_MASK    0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_0_ADRS_RANGE_LOW_MSB_reserved0_SHIFT   5

/* MEMC_ARC_0 :: ARC_0_ADRS_RANGE_LOW_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_0_ADRS_RANGE_LOW_MSB_ADDRESS_MASK      0x0000001f
#define BCHP_MEMC_ARC_0_ARC_0_ADRS_RANGE_LOW_MSB_ADDRESS_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_0_ADRS_RANGE_LOW_MSB_ADDRESS_DEFAULT   0x00000000

/***************************************************************************
 *ARC_0_ADRS_RANGE_HIGH - Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_ADRS_RANGE_HIGH :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_0_ADRS_RANGE_HIGH_ADDRESS_MASK         0xffffffff
#define BCHP_MEMC_ARC_0_ARC_0_ADRS_RANGE_HIGH_ADDRESS_SHIFT        0
#define BCHP_MEMC_ARC_0_ARC_0_ADRS_RANGE_HIGH_ADDRESS_DEFAULT      0x00000000

/***************************************************************************
 *ARC_0_ADRS_RANGE_HIGH_MSB - Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_ADRS_RANGE_HIGH_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_0_ADRS_RANGE_HIGH_MSB_reserved0_MASK   0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_0_ADRS_RANGE_HIGH_MSB_reserved0_SHIFT  5

/* MEMC_ARC_0 :: ARC_0_ADRS_RANGE_HIGH_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_0_ADRS_RANGE_HIGH_MSB_ADDRESS_MASK     0x0000001f
#define BCHP_MEMC_ARC_0_ARC_0_ADRS_RANGE_HIGH_MSB_ADDRESS_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_0_ADRS_RANGE_HIGH_MSB_ADDRESS_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_0_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_0_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_1_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_0_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_2_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_0_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_3_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_0_READ_RIGHTS_4 - Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_READ_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_4_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_4_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_4_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_0_READ_RIGHTS_5 - Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_READ_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_5_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_5_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_5_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_0_READ_RIGHTS_6 - Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_READ_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_6_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_6_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_6_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_0_READ_RIGHTS_7 - Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_READ_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_7_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_7_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_0_READ_RIGHTS_7_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_0_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_WRITE_RIGHTS_2 - Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_WRITE_RIGHTS_3 - Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_WRITE_RIGHTS_4 - Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_WRITE_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_4_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_4_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_4_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_WRITE_RIGHTS_5 - Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_WRITE_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_5_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_5_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_5_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_WRITE_RIGHTS_6 - Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_WRITE_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_6_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_6_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_6_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_WRITE_RIGHTS_7 - Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_WRITE_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_7_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_7_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_0_WRITE_RIGHTS_7_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_0_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_0 :: ARC_0_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_0_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_0_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_0 :: ARC_0_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_0_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_0 :: ARC_0_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_0 :: ARC_0_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_0 :: ARC_0_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_CMD_reserved1_MASK    0x00000e00
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_CMD_reserved1_SHIFT   9

/* MEMC_ARC_0 :: ARC_0_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_VIOLATION_INFO_CLEAR - ARC_0 violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_0_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_0 :: ARC_0_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_1_CNTRL - Mode/Control register for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_CNTRL :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_reserved0_MASK                 0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_reserved0_SHIFT                5

/* MEMC_ARC_0 :: ARC_1_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_WRITE_CMD_ABORT_MASK           0x00000010
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_WRITE_CMD_ABORT_SHIFT          4
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_WRITE_CMD_ABORT_DEFAULT        0x00000000
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_WRITE_CMD_ABORT_DISABLED       0
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_WRITE_CMD_ABORT_ENABLED        1

/* MEMC_ARC_0 :: ARC_1_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_WRITE_CHECK_MASK               0x00000008
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_WRITE_CHECK_SHIFT              3
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_WRITE_CHECK_DEFAULT            0x00000000
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_WRITE_CHECK_DISABLED           0
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_WRITE_CHECK_ENABLED            1

/* MEMC_ARC_0 :: ARC_1_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_READ_CMD_ABORT_MASK            0x00000004
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_READ_CMD_ABORT_SHIFT           2
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_READ_CMD_ABORT_DEFAULT         0x00000000
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_READ_CMD_ABORT_DISABLED        0
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_READ_CMD_ABORT_ENABLED         1

/* MEMC_ARC_0 :: ARC_1_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_READ_CHECK_MASK                0x00000002
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_READ_CHECK_SHIFT               1
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_READ_CHECK_DEFAULT             0x00000000
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_READ_CHECK_DISABLED            0
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_READ_CHECK_ENABLED             1

/* MEMC_ARC_0 :: ARC_1_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_MODE_MASK                      0x00000001
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_MODE_SHIFT                     0
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_MODE_DEFAULT                   0x00000000
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_MODE_NON_EXCLUSIVE             0
#define BCHP_MEMC_ARC_0_ARC_1_CNTRL_MODE_EXCLUSIVE                 1

/***************************************************************************
 *ARC_1_ADRS_RANGE_LOW - Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_ADRS_RANGE_LOW :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_1_ADRS_RANGE_LOW_ADDRESS_MASK          0xffffffff
#define BCHP_MEMC_ARC_0_ARC_1_ADRS_RANGE_LOW_ADDRESS_SHIFT         0
#define BCHP_MEMC_ARC_0_ARC_1_ADRS_RANGE_LOW_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *ARC_1_ADRS_RANGE_LOW_MSB - Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_ADRS_RANGE_LOW_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_1_ADRS_RANGE_LOW_MSB_reserved0_MASK    0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_1_ADRS_RANGE_LOW_MSB_reserved0_SHIFT   5

/* MEMC_ARC_0 :: ARC_1_ADRS_RANGE_LOW_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_1_ADRS_RANGE_LOW_MSB_ADDRESS_MASK      0x0000001f
#define BCHP_MEMC_ARC_0_ARC_1_ADRS_RANGE_LOW_MSB_ADDRESS_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_1_ADRS_RANGE_LOW_MSB_ADDRESS_DEFAULT   0x00000000

/***************************************************************************
 *ARC_1_ADRS_RANGE_HIGH - Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_ADRS_RANGE_HIGH :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_1_ADRS_RANGE_HIGH_ADDRESS_MASK         0xffffffff
#define BCHP_MEMC_ARC_0_ARC_1_ADRS_RANGE_HIGH_ADDRESS_SHIFT        0
#define BCHP_MEMC_ARC_0_ARC_1_ADRS_RANGE_HIGH_ADDRESS_DEFAULT      0x00000000

/***************************************************************************
 *ARC_1_ADRS_RANGE_HIGH_MSB - Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_ADRS_RANGE_HIGH_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_1_ADRS_RANGE_HIGH_MSB_reserved0_MASK   0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_1_ADRS_RANGE_HIGH_MSB_reserved0_SHIFT  5

/* MEMC_ARC_0 :: ARC_1_ADRS_RANGE_HIGH_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_1_ADRS_RANGE_HIGH_MSB_ADDRESS_MASK     0x0000001f
#define BCHP_MEMC_ARC_0_ARC_1_ADRS_RANGE_HIGH_MSB_ADDRESS_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_1_ADRS_RANGE_HIGH_MSB_ADDRESS_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_0_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_1_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_1_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_1_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_2_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_1_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_3_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_1_READ_RIGHTS_4 - Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_READ_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_4_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_4_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_4_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_1_READ_RIGHTS_5 - Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_READ_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_5_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_5_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_5_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_1_READ_RIGHTS_6 - Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_READ_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_6_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_6_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_6_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_1_READ_RIGHTS_7 - Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_READ_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_7_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_7_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_1_READ_RIGHTS_7_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_1_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_WRITE_RIGHTS_2 - Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_WRITE_RIGHTS_3 - Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_WRITE_RIGHTS_4 - Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_WRITE_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_4_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_4_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_4_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_WRITE_RIGHTS_5 - Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_WRITE_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_5_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_5_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_5_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_WRITE_RIGHTS_6 - Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_WRITE_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_6_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_6_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_6_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_WRITE_RIGHTS_7 - Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_WRITE_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_7_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_7_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_1_WRITE_RIGHTS_7_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_1_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_0 :: ARC_1_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_1_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_1_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_0 :: ARC_1_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_1_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_0 :: ARC_1_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_0 :: ARC_1_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_0 :: ARC_1_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_CMD_reserved1_MASK    0x00000e00
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_CMD_reserved1_SHIFT   9

/* MEMC_ARC_0 :: ARC_1_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_VIOLATION_INFO_CLEAR - ARC_1 violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_1_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_0 :: ARC_1_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_2_CNTRL - Mode/Control register for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_CNTRL :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_reserved0_MASK                 0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_reserved0_SHIFT                5

/* MEMC_ARC_0 :: ARC_2_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_WRITE_CMD_ABORT_MASK           0x00000010
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_WRITE_CMD_ABORT_SHIFT          4
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_WRITE_CMD_ABORT_DEFAULT        0x00000000
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_WRITE_CMD_ABORT_DISABLED       0
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_WRITE_CMD_ABORT_ENABLED        1

/* MEMC_ARC_0 :: ARC_2_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_WRITE_CHECK_MASK               0x00000008
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_WRITE_CHECK_SHIFT              3
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_WRITE_CHECK_DEFAULT            0x00000000
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_WRITE_CHECK_DISABLED           0
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_WRITE_CHECK_ENABLED            1

/* MEMC_ARC_0 :: ARC_2_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_READ_CMD_ABORT_MASK            0x00000004
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_READ_CMD_ABORT_SHIFT           2
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_READ_CMD_ABORT_DEFAULT         0x00000000
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_READ_CMD_ABORT_DISABLED        0
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_READ_CMD_ABORT_ENABLED         1

/* MEMC_ARC_0 :: ARC_2_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_READ_CHECK_MASK                0x00000002
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_READ_CHECK_SHIFT               1
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_READ_CHECK_DEFAULT             0x00000000
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_READ_CHECK_DISABLED            0
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_READ_CHECK_ENABLED             1

/* MEMC_ARC_0 :: ARC_2_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_MODE_MASK                      0x00000001
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_MODE_SHIFT                     0
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_MODE_DEFAULT                   0x00000000
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_MODE_NON_EXCLUSIVE             0
#define BCHP_MEMC_ARC_0_ARC_2_CNTRL_MODE_EXCLUSIVE                 1

/***************************************************************************
 *ARC_2_ADRS_RANGE_LOW - Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_ADRS_RANGE_LOW :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_2_ADRS_RANGE_LOW_ADDRESS_MASK          0xffffffff
#define BCHP_MEMC_ARC_0_ARC_2_ADRS_RANGE_LOW_ADDRESS_SHIFT         0
#define BCHP_MEMC_ARC_0_ARC_2_ADRS_RANGE_LOW_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *ARC_2_ADRS_RANGE_LOW_MSB - Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_ADRS_RANGE_LOW_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_2_ADRS_RANGE_LOW_MSB_reserved0_MASK    0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_2_ADRS_RANGE_LOW_MSB_reserved0_SHIFT   5

/* MEMC_ARC_0 :: ARC_2_ADRS_RANGE_LOW_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_2_ADRS_RANGE_LOW_MSB_ADDRESS_MASK      0x0000001f
#define BCHP_MEMC_ARC_0_ARC_2_ADRS_RANGE_LOW_MSB_ADDRESS_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_2_ADRS_RANGE_LOW_MSB_ADDRESS_DEFAULT   0x00000000

/***************************************************************************
 *ARC_2_ADRS_RANGE_HIGH - Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_ADRS_RANGE_HIGH :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_2_ADRS_RANGE_HIGH_ADDRESS_MASK         0xffffffff
#define BCHP_MEMC_ARC_0_ARC_2_ADRS_RANGE_HIGH_ADDRESS_SHIFT        0
#define BCHP_MEMC_ARC_0_ARC_2_ADRS_RANGE_HIGH_ADDRESS_DEFAULT      0x00000000

/***************************************************************************
 *ARC_2_ADRS_RANGE_HIGH_MSB - Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_ADRS_RANGE_HIGH_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_2_ADRS_RANGE_HIGH_MSB_reserved0_MASK   0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_2_ADRS_RANGE_HIGH_MSB_reserved0_SHIFT  5

/* MEMC_ARC_0 :: ARC_2_ADRS_RANGE_HIGH_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_2_ADRS_RANGE_HIGH_MSB_ADDRESS_MASK     0x0000001f
#define BCHP_MEMC_ARC_0_ARC_2_ADRS_RANGE_HIGH_MSB_ADDRESS_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_2_ADRS_RANGE_HIGH_MSB_ADDRESS_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_0_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_2_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_1_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_2_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_2_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_2_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_3_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_2_READ_RIGHTS_4 - Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_READ_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_4_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_4_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_4_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_2_READ_RIGHTS_5 - Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_READ_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_5_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_5_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_5_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_2_READ_RIGHTS_6 - Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_READ_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_6_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_6_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_6_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_2_READ_RIGHTS_7 - Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_READ_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_7_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_7_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_2_READ_RIGHTS_7_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_2_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_WRITE_RIGHTS_2 - Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_WRITE_RIGHTS_3 - Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_WRITE_RIGHTS_4 - Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_WRITE_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_4_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_4_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_4_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_WRITE_RIGHTS_5 - Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_WRITE_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_5_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_5_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_5_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_WRITE_RIGHTS_6 - Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_WRITE_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_6_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_6_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_6_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_WRITE_RIGHTS_7 - Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_WRITE_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_7_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_7_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_2_WRITE_RIGHTS_7_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_2_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_0 :: ARC_2_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_2_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_2_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_0 :: ARC_2_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_2_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_0 :: ARC_2_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_0 :: ARC_2_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_0 :: ARC_2_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_CMD_reserved1_MASK    0x00000e00
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_CMD_reserved1_SHIFT   9

/* MEMC_ARC_0 :: ARC_2_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_VIOLATION_INFO_CLEAR - ARC_2 violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_2_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_0 :: ARC_2_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_3_CNTRL - Mode/Control register for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_CNTRL :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_reserved0_MASK                 0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_reserved0_SHIFT                5

/* MEMC_ARC_0 :: ARC_3_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_WRITE_CMD_ABORT_MASK           0x00000010
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_WRITE_CMD_ABORT_SHIFT          4
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_WRITE_CMD_ABORT_DEFAULT        0x00000000
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_WRITE_CMD_ABORT_DISABLED       0
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_WRITE_CMD_ABORT_ENABLED        1

/* MEMC_ARC_0 :: ARC_3_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_WRITE_CHECK_MASK               0x00000008
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_WRITE_CHECK_SHIFT              3
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_WRITE_CHECK_DEFAULT            0x00000000
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_WRITE_CHECK_DISABLED           0
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_WRITE_CHECK_ENABLED            1

/* MEMC_ARC_0 :: ARC_3_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_READ_CMD_ABORT_MASK            0x00000004
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_READ_CMD_ABORT_SHIFT           2
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_READ_CMD_ABORT_DEFAULT         0x00000000
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_READ_CMD_ABORT_DISABLED        0
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_READ_CMD_ABORT_ENABLED         1

/* MEMC_ARC_0 :: ARC_3_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_READ_CHECK_MASK                0x00000002
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_READ_CHECK_SHIFT               1
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_READ_CHECK_DEFAULT             0x00000000
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_READ_CHECK_DISABLED            0
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_READ_CHECK_ENABLED             1

/* MEMC_ARC_0 :: ARC_3_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_MODE_MASK                      0x00000001
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_MODE_SHIFT                     0
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_MODE_DEFAULT                   0x00000000
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_MODE_NON_EXCLUSIVE             0
#define BCHP_MEMC_ARC_0_ARC_3_CNTRL_MODE_EXCLUSIVE                 1

/***************************************************************************
 *ARC_3_ADRS_RANGE_LOW - Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_ADRS_RANGE_LOW :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_3_ADRS_RANGE_LOW_ADDRESS_MASK          0xffffffff
#define BCHP_MEMC_ARC_0_ARC_3_ADRS_RANGE_LOW_ADDRESS_SHIFT         0
#define BCHP_MEMC_ARC_0_ARC_3_ADRS_RANGE_LOW_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *ARC_3_ADRS_RANGE_LOW_MSB - Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_ADRS_RANGE_LOW_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_3_ADRS_RANGE_LOW_MSB_reserved0_MASK    0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_3_ADRS_RANGE_LOW_MSB_reserved0_SHIFT   5

/* MEMC_ARC_0 :: ARC_3_ADRS_RANGE_LOW_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_3_ADRS_RANGE_LOW_MSB_ADDRESS_MASK      0x0000001f
#define BCHP_MEMC_ARC_0_ARC_3_ADRS_RANGE_LOW_MSB_ADDRESS_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_3_ADRS_RANGE_LOW_MSB_ADDRESS_DEFAULT   0x00000000

/***************************************************************************
 *ARC_3_ADRS_RANGE_HIGH - Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_ADRS_RANGE_HIGH :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_3_ADRS_RANGE_HIGH_ADDRESS_MASK         0xffffffff
#define BCHP_MEMC_ARC_0_ARC_3_ADRS_RANGE_HIGH_ADDRESS_SHIFT        0
#define BCHP_MEMC_ARC_0_ARC_3_ADRS_RANGE_HIGH_ADDRESS_DEFAULT      0x00000000

/***************************************************************************
 *ARC_3_ADRS_RANGE_HIGH_MSB - Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_ADRS_RANGE_HIGH_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_3_ADRS_RANGE_HIGH_MSB_reserved0_MASK   0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_3_ADRS_RANGE_HIGH_MSB_reserved0_SHIFT  5

/* MEMC_ARC_0 :: ARC_3_ADRS_RANGE_HIGH_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_3_ADRS_RANGE_HIGH_MSB_ADDRESS_MASK     0x0000001f
#define BCHP_MEMC_ARC_0_ARC_3_ADRS_RANGE_HIGH_MSB_ADDRESS_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_3_ADRS_RANGE_HIGH_MSB_ADDRESS_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_0_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_3_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_1_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_3_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_2_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_3_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_3_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_3_READ_RIGHTS_4 - Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_READ_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_4_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_4_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_4_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_3_READ_RIGHTS_5 - Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_READ_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_5_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_5_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_5_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_3_READ_RIGHTS_6 - Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_READ_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_6_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_6_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_6_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_3_READ_RIGHTS_7 - Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_READ_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_7_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_7_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_3_READ_RIGHTS_7_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_3_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_WRITE_RIGHTS_2 - Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_WRITE_RIGHTS_3 - Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_WRITE_RIGHTS_4 - Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_WRITE_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_4_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_4_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_4_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_WRITE_RIGHTS_5 - Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_WRITE_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_5_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_5_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_5_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_WRITE_RIGHTS_6 - Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_WRITE_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_6_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_6_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_6_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_WRITE_RIGHTS_7 - Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_WRITE_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_7_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_7_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_3_WRITE_RIGHTS_7_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_3_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_0 :: ARC_3_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_3_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_3_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_0 :: ARC_3_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_3_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_0 :: ARC_3_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_0 :: ARC_3_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_0 :: ARC_3_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_CMD_reserved1_MASK    0x00000e00
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_CMD_reserved1_SHIFT   9

/* MEMC_ARC_0 :: ARC_3_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_VIOLATION_INFO_CLEAR - ARC_3 violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_3_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_0 :: ARC_3_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_4_CNTRL - Mode/Control register for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_CNTRL :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_reserved0_MASK                 0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_reserved0_SHIFT                5

/* MEMC_ARC_0 :: ARC_4_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_WRITE_CMD_ABORT_MASK           0x00000010
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_WRITE_CMD_ABORT_SHIFT          4
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_WRITE_CMD_ABORT_DEFAULT        0x00000000
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_WRITE_CMD_ABORT_DISABLED       0
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_WRITE_CMD_ABORT_ENABLED        1

/* MEMC_ARC_0 :: ARC_4_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_WRITE_CHECK_MASK               0x00000008
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_WRITE_CHECK_SHIFT              3
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_WRITE_CHECK_DEFAULT            0x00000000
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_WRITE_CHECK_DISABLED           0
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_WRITE_CHECK_ENABLED            1

/* MEMC_ARC_0 :: ARC_4_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_READ_CMD_ABORT_MASK            0x00000004
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_READ_CMD_ABORT_SHIFT           2
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_READ_CMD_ABORT_DEFAULT         0x00000000
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_READ_CMD_ABORT_DISABLED        0
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_READ_CMD_ABORT_ENABLED         1

/* MEMC_ARC_0 :: ARC_4_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_READ_CHECK_MASK                0x00000002
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_READ_CHECK_SHIFT               1
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_READ_CHECK_DEFAULT             0x00000000
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_READ_CHECK_DISABLED            0
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_READ_CHECK_ENABLED             1

/* MEMC_ARC_0 :: ARC_4_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_MODE_MASK                      0x00000001
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_MODE_SHIFT                     0
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_MODE_DEFAULT                   0x00000000
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_MODE_NON_EXCLUSIVE             0
#define BCHP_MEMC_ARC_0_ARC_4_CNTRL_MODE_EXCLUSIVE                 1

/***************************************************************************
 *ARC_4_ADRS_RANGE_LOW - Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_ADRS_RANGE_LOW :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_4_ADRS_RANGE_LOW_ADDRESS_MASK          0xffffffff
#define BCHP_MEMC_ARC_0_ARC_4_ADRS_RANGE_LOW_ADDRESS_SHIFT         0
#define BCHP_MEMC_ARC_0_ARC_4_ADRS_RANGE_LOW_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *ARC_4_ADRS_RANGE_LOW_MSB - Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_ADRS_RANGE_LOW_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_4_ADRS_RANGE_LOW_MSB_reserved0_MASK    0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_4_ADRS_RANGE_LOW_MSB_reserved0_SHIFT   5

/* MEMC_ARC_0 :: ARC_4_ADRS_RANGE_LOW_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_4_ADRS_RANGE_LOW_MSB_ADDRESS_MASK      0x0000001f
#define BCHP_MEMC_ARC_0_ARC_4_ADRS_RANGE_LOW_MSB_ADDRESS_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_4_ADRS_RANGE_LOW_MSB_ADDRESS_DEFAULT   0x00000000

/***************************************************************************
 *ARC_4_ADRS_RANGE_HIGH - Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_ADRS_RANGE_HIGH :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_4_ADRS_RANGE_HIGH_ADDRESS_MASK         0xffffffff
#define BCHP_MEMC_ARC_0_ARC_4_ADRS_RANGE_HIGH_ADDRESS_SHIFT        0
#define BCHP_MEMC_ARC_0_ARC_4_ADRS_RANGE_HIGH_ADDRESS_DEFAULT      0x00000000

/***************************************************************************
 *ARC_4_ADRS_RANGE_HIGH_MSB - Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_ADRS_RANGE_HIGH_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_4_ADRS_RANGE_HIGH_MSB_reserved0_MASK   0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_4_ADRS_RANGE_HIGH_MSB_reserved0_SHIFT  5

/* MEMC_ARC_0 :: ARC_4_ADRS_RANGE_HIGH_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_4_ADRS_RANGE_HIGH_MSB_ADDRESS_MASK     0x0000001f
#define BCHP_MEMC_ARC_0_ARC_4_ADRS_RANGE_HIGH_MSB_ADDRESS_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_4_ADRS_RANGE_HIGH_MSB_ADDRESS_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_0_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_1_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_2_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_3_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_4 - Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_READ_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_4_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_4_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_4_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_5 - Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_READ_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_5_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_5_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_5_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_6 - Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_READ_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_6_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_6_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_6_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_7 - Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_READ_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_7_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_7_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_4_READ_RIGHTS_7_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_2 - Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_3 - Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_4 - Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_WRITE_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_4_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_4_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_4_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_5 - Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_WRITE_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_5_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_5_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_5_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_6 - Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_WRITE_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_6_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_6_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_6_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_7 - Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_WRITE_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_7_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_7_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_4_WRITE_RIGHTS_7_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_4_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_0 :: ARC_4_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_4_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_4_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_0 :: ARC_4_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_4_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_0 :: ARC_4_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_0 :: ARC_4_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_0 :: ARC_4_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_CMD_reserved1_MASK    0x00000e00
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_CMD_reserved1_SHIFT   9

/* MEMC_ARC_0 :: ARC_4_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_VIOLATION_INFO_CLEAR - ARC_4 violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_4_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_0 :: ARC_4_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_CNTRL - Mode/Control register for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_CNTRL :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_reserved0_MASK                 0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_reserved0_SHIFT                5

/* MEMC_ARC_0 :: ARC_5_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_WRITE_CMD_ABORT_MASK           0x00000010
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_WRITE_CMD_ABORT_SHIFT          4
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_WRITE_CMD_ABORT_DEFAULT        0x00000000
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_WRITE_CMD_ABORT_DISABLED       0
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_WRITE_CMD_ABORT_ENABLED        1

/* MEMC_ARC_0 :: ARC_5_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_WRITE_CHECK_MASK               0x00000008
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_WRITE_CHECK_SHIFT              3
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_WRITE_CHECK_DEFAULT            0x00000000
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_WRITE_CHECK_DISABLED           0
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_WRITE_CHECK_ENABLED            1

/* MEMC_ARC_0 :: ARC_5_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_READ_CMD_ABORT_MASK            0x00000004
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_READ_CMD_ABORT_SHIFT           2
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_READ_CMD_ABORT_DEFAULT         0x00000000
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_READ_CMD_ABORT_DISABLED        0
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_READ_CMD_ABORT_ENABLED         1

/* MEMC_ARC_0 :: ARC_5_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_READ_CHECK_MASK                0x00000002
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_READ_CHECK_SHIFT               1
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_READ_CHECK_DEFAULT             0x00000000
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_READ_CHECK_DISABLED            0
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_READ_CHECK_ENABLED             1

/* MEMC_ARC_0 :: ARC_5_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_MODE_MASK                      0x00000001
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_MODE_SHIFT                     0
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_MODE_DEFAULT                   0x00000000
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_MODE_NON_EXCLUSIVE             0
#define BCHP_MEMC_ARC_0_ARC_5_CNTRL_MODE_EXCLUSIVE                 1

/***************************************************************************
 *ARC_5_ADRS_RANGE_LOW - Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_ADRS_RANGE_LOW :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_5_ADRS_RANGE_LOW_ADDRESS_MASK          0xffffffff
#define BCHP_MEMC_ARC_0_ARC_5_ADRS_RANGE_LOW_ADDRESS_SHIFT         0
#define BCHP_MEMC_ARC_0_ARC_5_ADRS_RANGE_LOW_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *ARC_5_ADRS_RANGE_LOW_MSB - Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_ADRS_RANGE_LOW_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_5_ADRS_RANGE_LOW_MSB_reserved0_MASK    0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_5_ADRS_RANGE_LOW_MSB_reserved0_SHIFT   5

/* MEMC_ARC_0 :: ARC_5_ADRS_RANGE_LOW_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_5_ADRS_RANGE_LOW_MSB_ADDRESS_MASK      0x0000001f
#define BCHP_MEMC_ARC_0_ARC_5_ADRS_RANGE_LOW_MSB_ADDRESS_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_5_ADRS_RANGE_LOW_MSB_ADDRESS_DEFAULT   0x00000000

/***************************************************************************
 *ARC_5_ADRS_RANGE_HIGH - Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_ADRS_RANGE_HIGH :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_5_ADRS_RANGE_HIGH_ADDRESS_MASK         0xffffffff
#define BCHP_MEMC_ARC_0_ARC_5_ADRS_RANGE_HIGH_ADDRESS_SHIFT        0
#define BCHP_MEMC_ARC_0_ARC_5_ADRS_RANGE_HIGH_ADDRESS_DEFAULT      0x00000000

/***************************************************************************
 *ARC_5_ADRS_RANGE_HIGH_MSB - Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_ADRS_RANGE_HIGH_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_5_ADRS_RANGE_HIGH_MSB_reserved0_MASK   0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_5_ADRS_RANGE_HIGH_MSB_reserved0_SHIFT  5

/* MEMC_ARC_0 :: ARC_5_ADRS_RANGE_HIGH_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_5_ADRS_RANGE_HIGH_MSB_ADDRESS_MASK     0x0000001f
#define BCHP_MEMC_ARC_0_ARC_5_ADRS_RANGE_HIGH_MSB_ADDRESS_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_5_ADRS_RANGE_HIGH_MSB_ADDRESS_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_0_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_1_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_2_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_3_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_4 - Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_READ_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_4_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_4_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_4_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_5 - Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_READ_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_5_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_5_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_5_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_6 - Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_READ_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_6_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_6_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_6_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_7 - Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_READ_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_7_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_7_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_5_READ_RIGHTS_7_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_2 - Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_3 - Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_4 - Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_WRITE_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_4_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_4_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_4_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_5 - Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_WRITE_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_5_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_5_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_5_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_6 - Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_WRITE_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_6_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_6_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_6_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_7 - Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_WRITE_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_7_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_7_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_5_WRITE_RIGHTS_7_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_0 :: ARC_5_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_0 :: ARC_5_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_0 :: ARC_5_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_0 :: ARC_5_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_0 :: ARC_5_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_CMD_reserved1_MASK    0x00000e00
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_CMD_reserved1_SHIFT   9

/* MEMC_ARC_0 :: ARC_5_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_VIOLATION_INFO_CLEAR - ARC_5 violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_5_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_0 :: ARC_5_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_CNTRL - Mode/Control register for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_CNTRL :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_reserved0_MASK                 0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_reserved0_SHIFT                5

/* MEMC_ARC_0 :: ARC_6_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_WRITE_CMD_ABORT_MASK           0x00000010
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_WRITE_CMD_ABORT_SHIFT          4
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_WRITE_CMD_ABORT_DEFAULT        0x00000000
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_WRITE_CMD_ABORT_DISABLED       0
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_WRITE_CMD_ABORT_ENABLED        1

/* MEMC_ARC_0 :: ARC_6_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_WRITE_CHECK_MASK               0x00000008
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_WRITE_CHECK_SHIFT              3
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_WRITE_CHECK_DEFAULT            0x00000000
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_WRITE_CHECK_DISABLED           0
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_WRITE_CHECK_ENABLED            1

/* MEMC_ARC_0 :: ARC_6_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_READ_CMD_ABORT_MASK            0x00000004
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_READ_CMD_ABORT_SHIFT           2
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_READ_CMD_ABORT_DEFAULT         0x00000000
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_READ_CMD_ABORT_DISABLED        0
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_READ_CMD_ABORT_ENABLED         1

/* MEMC_ARC_0 :: ARC_6_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_READ_CHECK_MASK                0x00000002
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_READ_CHECK_SHIFT               1
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_READ_CHECK_DEFAULT             0x00000000
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_READ_CHECK_DISABLED            0
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_READ_CHECK_ENABLED             1

/* MEMC_ARC_0 :: ARC_6_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_MODE_MASK                      0x00000001
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_MODE_SHIFT                     0
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_MODE_DEFAULT                   0x00000000
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_MODE_NON_EXCLUSIVE             0
#define BCHP_MEMC_ARC_0_ARC_6_CNTRL_MODE_EXCLUSIVE                 1

/***************************************************************************
 *ARC_6_ADRS_RANGE_LOW - Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_ADRS_RANGE_LOW :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_6_ADRS_RANGE_LOW_ADDRESS_MASK          0xffffffff
#define BCHP_MEMC_ARC_0_ARC_6_ADRS_RANGE_LOW_ADDRESS_SHIFT         0
#define BCHP_MEMC_ARC_0_ARC_6_ADRS_RANGE_LOW_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *ARC_6_ADRS_RANGE_LOW_MSB - Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_ADRS_RANGE_LOW_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_6_ADRS_RANGE_LOW_MSB_reserved0_MASK    0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_6_ADRS_RANGE_LOW_MSB_reserved0_SHIFT   5

/* MEMC_ARC_0 :: ARC_6_ADRS_RANGE_LOW_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_6_ADRS_RANGE_LOW_MSB_ADDRESS_MASK      0x0000001f
#define BCHP_MEMC_ARC_0_ARC_6_ADRS_RANGE_LOW_MSB_ADDRESS_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_6_ADRS_RANGE_LOW_MSB_ADDRESS_DEFAULT   0x00000000

/***************************************************************************
 *ARC_6_ADRS_RANGE_HIGH - Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_ADRS_RANGE_HIGH :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_6_ADRS_RANGE_HIGH_ADDRESS_MASK         0xffffffff
#define BCHP_MEMC_ARC_0_ARC_6_ADRS_RANGE_HIGH_ADDRESS_SHIFT        0
#define BCHP_MEMC_ARC_0_ARC_6_ADRS_RANGE_HIGH_ADDRESS_DEFAULT      0x00000000

/***************************************************************************
 *ARC_6_ADRS_RANGE_HIGH_MSB - Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_ADRS_RANGE_HIGH_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_6_ADRS_RANGE_HIGH_MSB_reserved0_MASK   0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_6_ADRS_RANGE_HIGH_MSB_reserved0_SHIFT  5

/* MEMC_ARC_0 :: ARC_6_ADRS_RANGE_HIGH_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_6_ADRS_RANGE_HIGH_MSB_ADDRESS_MASK     0x0000001f
#define BCHP_MEMC_ARC_0_ARC_6_ADRS_RANGE_HIGH_MSB_ADDRESS_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_6_ADRS_RANGE_HIGH_MSB_ADDRESS_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_0_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_1_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_2_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_3_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_4 - Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_READ_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_4_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_4_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_4_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_5 - Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_READ_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_5_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_5_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_5_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_6 - Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_READ_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_6_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_6_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_6_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_7 - Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_READ_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_7_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_7_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_6_READ_RIGHTS_7_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_2 - Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_3 - Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_4 - Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_WRITE_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_4_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_4_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_4_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_5 - Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_WRITE_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_5_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_5_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_5_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_6 - Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_WRITE_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_6_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_6_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_6_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_7 - Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_WRITE_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_7_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_7_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_6_WRITE_RIGHTS_7_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_0 :: ARC_6_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_0 :: ARC_6_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_0 :: ARC_6_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_0 :: ARC_6_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_0 :: ARC_6_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_CMD_reserved1_MASK    0x00000e00
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_CMD_reserved1_SHIFT   9

/* MEMC_ARC_0 :: ARC_6_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_VIOLATION_INFO_CLEAR - ARC_6 violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_6_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_0 :: ARC_6_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_CNTRL - Mode/Control register for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_CNTRL :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_reserved0_MASK                 0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_reserved0_SHIFT                5

/* MEMC_ARC_0 :: ARC_7_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_WRITE_CMD_ABORT_MASK           0x00000010
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_WRITE_CMD_ABORT_SHIFT          4
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_WRITE_CMD_ABORT_DEFAULT        0x00000000
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_WRITE_CMD_ABORT_DISABLED       0
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_WRITE_CMD_ABORT_ENABLED        1

/* MEMC_ARC_0 :: ARC_7_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_WRITE_CHECK_MASK               0x00000008
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_WRITE_CHECK_SHIFT              3
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_WRITE_CHECK_DEFAULT            0x00000000
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_WRITE_CHECK_DISABLED           0
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_WRITE_CHECK_ENABLED            1

/* MEMC_ARC_0 :: ARC_7_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_READ_CMD_ABORT_MASK            0x00000004
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_READ_CMD_ABORT_SHIFT           2
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_READ_CMD_ABORT_DEFAULT         0x00000000
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_READ_CMD_ABORT_DISABLED        0
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_READ_CMD_ABORT_ENABLED         1

/* MEMC_ARC_0 :: ARC_7_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_READ_CHECK_MASK                0x00000002
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_READ_CHECK_SHIFT               1
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_READ_CHECK_DEFAULT             0x00000000
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_READ_CHECK_DISABLED            0
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_READ_CHECK_ENABLED             1

/* MEMC_ARC_0 :: ARC_7_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_MODE_MASK                      0x00000001
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_MODE_SHIFT                     0
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_MODE_DEFAULT                   0x00000000
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_MODE_NON_EXCLUSIVE             0
#define BCHP_MEMC_ARC_0_ARC_7_CNTRL_MODE_EXCLUSIVE                 1

/***************************************************************************
 *ARC_7_ADRS_RANGE_LOW - Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_ADRS_RANGE_LOW :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_7_ADRS_RANGE_LOW_ADDRESS_MASK          0xffffffff
#define BCHP_MEMC_ARC_0_ARC_7_ADRS_RANGE_LOW_ADDRESS_SHIFT         0
#define BCHP_MEMC_ARC_0_ARC_7_ADRS_RANGE_LOW_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *ARC_7_ADRS_RANGE_LOW_MSB - Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_ADRS_RANGE_LOW_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_7_ADRS_RANGE_LOW_MSB_reserved0_MASK    0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_7_ADRS_RANGE_LOW_MSB_reserved0_SHIFT   5

/* MEMC_ARC_0 :: ARC_7_ADRS_RANGE_LOW_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_7_ADRS_RANGE_LOW_MSB_ADDRESS_MASK      0x0000001f
#define BCHP_MEMC_ARC_0_ARC_7_ADRS_RANGE_LOW_MSB_ADDRESS_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_7_ADRS_RANGE_LOW_MSB_ADDRESS_DEFAULT   0x00000000

/***************************************************************************
 *ARC_7_ADRS_RANGE_HIGH - Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_ADRS_RANGE_HIGH :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_7_ADRS_RANGE_HIGH_ADDRESS_MASK         0xffffffff
#define BCHP_MEMC_ARC_0_ARC_7_ADRS_RANGE_HIGH_ADDRESS_SHIFT        0
#define BCHP_MEMC_ARC_0_ARC_7_ADRS_RANGE_HIGH_ADDRESS_DEFAULT      0x00000000

/***************************************************************************
 *ARC_7_ADRS_RANGE_HIGH_MSB - Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_ADRS_RANGE_HIGH_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_7_ADRS_RANGE_HIGH_MSB_reserved0_MASK   0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_7_ADRS_RANGE_HIGH_MSB_reserved0_SHIFT  5

/* MEMC_ARC_0 :: ARC_7_ADRS_RANGE_HIGH_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_7_ADRS_RANGE_HIGH_MSB_ADDRESS_MASK     0x0000001f
#define BCHP_MEMC_ARC_0_ARC_7_ADRS_RANGE_HIGH_MSB_ADDRESS_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_7_ADRS_RANGE_HIGH_MSB_ADDRESS_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_0_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_1_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_2_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_3_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_4 - Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_READ_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_4_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_4_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_4_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_5 - Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_READ_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_5_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_5_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_5_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_6 - Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_READ_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_6_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_6_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_6_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_7 - Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_READ_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_7_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_7_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_0_ARC_7_READ_RIGHTS_7_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_2 - Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_3 - Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_4 - Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_WRITE_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_4_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_4_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_4_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_5 - Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_WRITE_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_5_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_5_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_5_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_6 - Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_WRITE_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_6_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_6_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_6_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_7 - Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_WRITE_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_7_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_7_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_7_WRITE_RIGHTS_7_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_0 :: ARC_7_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_0 :: ARC_7_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_0 :: ARC_7_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_0 :: ARC_7_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_0 :: ARC_7_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_CMD_reserved1_MASK    0x00000e00
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_CMD_reserved1_SHIFT   9

/* MEMC_ARC_0 :: ARC_7_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_VIOLATION_INFO_CLEAR - ARC_7 violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_0 :: ARC_7_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_0 :: ARC_7_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ALIAS_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Aliasing Checker
 ***************************************************************************/
/* MEMC_ARC_0 :: ALIAS_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ALIAS_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Aliasing Checker
 ***************************************************************************/
/* MEMC_ARC_0 :: ALIAS_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_0 :: ALIAS_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ALIAS_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Aliasing Checker
 ***************************************************************************/
/* MEMC_ARC_0 :: ALIAS_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ALIAS_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Aliasing Checker
 ***************************************************************************/
/* MEMC_ARC_0 :: ALIAS_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_0 :: ALIAS_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ALIAS_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Aliasing Checker
 ***************************************************************************/
/* MEMC_ARC_0 :: ALIAS_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_0 :: ALIAS_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_0 :: ALIAS_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_0 :: ALIAS_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_CMD_reserved1_MASK    0x00000e00
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_CMD_reserved1_SHIFT   9

/* MEMC_ARC_0 :: ALIAS_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ALIAS_VIOLATION_INFO_CLEAR - ALIAS violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_0 :: ALIAS_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_0 :: ALIAS_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

#endif /* #ifndef BCHP_MEMC_ARC_0_H__ */

/* End of File */
