 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_WIDTH8
Version: M-2016.12-SP5-3
Date   : Thu Jan 17 01:24:21 2019
****************************************

Operating Conditions: op_cond_typ   Library: op_cond_typ
Wire Load Model Mode: top

  Startpoint: datain_b_bank/dout_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluout_bank/dout_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  datain_b_bank/dout_reg[3]/ICLK (DFRQX1)                 0.00       1.50 r
  datain_b_bank/dout_reg[3]/Q (DFRQX1)                    4.10       5.60 r
  datain_b_bank/U3/OUT (INX2)                             0.40       6.00 f
  datain_b_bank/U6/OUT (INX4)                             0.40       6.40 r
  datain_b_bank/dout[3] (mux4_register_bank_WIDTH8_0)     0.00       6.40 r
  calculator/in_b[3] (alu_WIDTH8_NOPS4)                   0.00       6.40 r
  calculator/U776/OUT (NA2I1X1)                           0.74       7.14 r
  calculator/U147/OUT (INX1)                              0.59       7.74 f
  calculator/U655/OUT (NA2X1)                             0.44       8.18 r
  calculator/U654/OUT (NA2X1)                             0.53       8.71 f
  calculator/U653/OUT (NA3X1)                             0.38       9.09 r
  calculator/U10/OUT (INX1)                               0.56       9.65 f
  calculator/U719/OUT (NA2X1)                             0.71      10.36 r
  calculator/U365/OUT (NA3I1X1)                           0.38      10.74 f
  calculator/U641/OUT (NA3X1)                             0.57      11.31 r
  calculator/U639/OUT (NA3X1)                             0.64      11.95 f
  calculator/U9/OUT (INX1)                                0.38      12.33 r
  calculator/U638/OUT (NA2X1)                             0.55      12.89 f
  calculator/U610/OUT (INX2)                              0.30      13.19 r
  calculator/U53/OUT (INX2)                               0.40      13.58 f
  calculator/U774/OUT (NA3X1)                             0.59      14.18 r
  calculator/U728/OUT (NA2X1)                             0.51      14.68 f
  calculator/U440/OUT (INX1)                              0.40      15.08 r
  calculator/U652/OUT (NA3X1)                             0.39      15.47 f
  calculator/U691/OUT (NA3X1)                             0.43      15.90 r
  calculator/U1088/OUT (NA2X1)                            0.65      16.54 f
  calculator/U650/OUT (NA2X1)                             0.64      17.18 r
  calculator/U338/OUT (NA2I1X1)                           0.88      18.07 r
  calculator/U233/OUT (INX2)                              0.45      18.51 f
  calculator/U1140/OUT (NA3X1)                            0.59      19.11 r
  calculator/U657/OUT (INX2)                              0.37      19.48 f
  calculator/U656/OUT (NA2X1)                             0.53      20.00 r
  calculator/U645/OUT (NA2X1)                             0.54      20.55 f
  calculator/U88/OUT (INX1)                               0.51      21.06 r
  calculator/U644/OUT (NA2X1)                             0.41      21.47 f
  calculator/U269/OUT (AND3X1)                            1.03      22.49 f
  calculator/U885/OUT (NA3X1)                             0.57      23.06 r
  calculator/U353/OUT (NA2I1X1)                           0.63      23.70 f
  calculator/U12/OUT (INX4)                               0.34      24.04 r
  calculator/U901/OUT (NA2I1X1)                           0.41      24.45 f
  calculator/U1285/Z (EO2X1)                              1.34      25.79 f
  calculator/U209/OUT (NA2X1)                             0.63      26.41 r
  calculator/U208/OUT (NA3X1)                             0.53      26.94 f
  calculator/U21/OUT (INX2)                               0.29      27.24 r
  calculator/U1342/OUT (NA3X1)                            0.35      27.58 f
  calculator/U826/OUT (NO2X1)                             0.34      27.92 r
  calculator/zero[0] (alu_WIDTH8_NOPS4)                   0.00      27.92 r
  aluout_bank/din[16] (register_bank_WIDTH18)             0.00      27.92 r
  aluout_bank/U10/OUT (NA2I1X1)                           0.32      28.23 f
  aluout_bank/U36/OUT (NA2X1)                             0.38      28.61 r
  aluout_bank/dout_reg[16]/D (DFRQX1)                     0.00      28.61 r
  data arrival time                                                 28.61

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             1.50      31.50
  clock uncertainty                                      -3.00      28.50
  aluout_bank/dout_reg[16]/ICLK (DFRQX1)                  0.00      28.50 r
  library setup time                                      0.14      28.64
  data required time                                                28.64
  --------------------------------------------------------------------------
  data required time                                                28.64
  data arrival time                                                -28.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


1
