<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F100xE HAL User Manual: stm32f1xx_ll_tim.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F100xE HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_87d736d687b37c2c2535f3171b4da10d.html">Firmware</a>      </li>
      <li class="navelem"><a class="el" href="dir_77a4a036479ba611396f4796e3271770.html">Drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_e90ca8f7a3453277a713b77fb925b18f.html">STM32F1xx_HAL_Driver</a>      </li>
      <li class="navelem"><a class="el" href="dir_e98f162a138eafaa2fd403f595a52afa.html">Inc</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">stm32f1xx_ll_tim.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f1xx__ll__tim_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**</span>
<a name="l00002"></a>00002 <span class="comment">  ******************************************************************************</span>
<a name="l00003"></a>00003 <span class="comment">  * @file    stm32f1xx_ll_tim.h</span>
<a name="l00004"></a>00004 <span class="comment">  * @author  MCD Application Team</span>
<a name="l00005"></a>00005 <span class="comment">  * @brief   Header file of TIM LL module.</span>
<a name="l00006"></a>00006 <span class="comment">  ******************************************************************************</span>
<a name="l00007"></a>00007 <span class="comment">  * @attention</span>
<a name="l00008"></a>00008 <span class="comment">  *</span>
<a name="l00009"></a>00009 <span class="comment">  * &lt;h2&gt;&lt;center&gt;&amp;copy; Copyright (c) 2016 STMicroelectronics.</span>
<a name="l00010"></a>00010 <span class="comment">  * All rights reserved.&lt;/center&gt;&lt;/h2&gt;</span>
<a name="l00011"></a>00011 <span class="comment">  *</span>
<a name="l00012"></a>00012 <span class="comment">  * This software component is licensed by ST under BSD 3-Clause license,</span>
<a name="l00013"></a>00013 <span class="comment">  * the &quot;License&quot;; You may not use this file except in compliance with the</span>
<a name="l00014"></a>00014 <span class="comment">  * License. You may obtain a copy of the License at:</span>
<a name="l00015"></a>00015 <span class="comment">  *                        opensource.org/licenses/BSD-3-Clause</span>
<a name="l00016"></a>00016 <span class="comment">  *</span>
<a name="l00017"></a>00017 <span class="comment">  ******************************************************************************</span>
<a name="l00018"></a>00018 <span class="comment">  */</span>
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 <span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span>
<a name="l00021"></a>00021 <span class="preprocessor">#ifndef __STM32F1xx_LL_TIM_H</span>
<a name="l00022"></a>00022 <span class="preprocessor"></span><span class="preprocessor">#define __STM32F1xx_LL_TIM_H</span>
<a name="l00023"></a>00023 <span class="preprocessor"></span>
<a name="l00024"></a>00024 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00025"></a>00025 <span class="preprocessor"></span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00026"></a>00026 <span class="preprocessor">#endif</span>
<a name="l00027"></a>00027 <span class="preprocessor"></span>
<a name="l00028"></a>00028 <span class="comment">/* Includes ------------------------------------------------------------------*/</span>
<a name="l00029"></a>00029 <span class="preprocessor">#include &quot;stm32f1xx.h&quot;</span>
<a name="l00030"></a>00030 <span class="comment"></span>
<a name="l00031"></a>00031 <span class="comment">/** @addtogroup STM32F1xx_LL_Driver</span>
<a name="l00032"></a>00032 <span class="comment">  * @{</span>
<a name="l00033"></a>00033 <span class="comment">  */</span>
<a name="l00034"></a>00034 
<a name="l00035"></a>00035 <span class="preprocessor">#if defined (TIM1) || defined (TIM2) || defined (TIM3) || defined (TIM4) || defined (TIM5) || defined (TIM6) || defined (TIM7) || defined (TIM8) || defined (TIM9) || defined (TIM10) || defined (TIM11) || defined (TIM12) || defined (TIM13) || defined (TIM14) || defined (TIM15) || defined (TIM16) || defined (TIM17)</span>
<a name="l00036"></a>00036 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/** @defgroup TIM_LL TIM</span>
<a name="l00038"></a>00038 <span class="comment">  * @{</span>
<a name="l00039"></a>00039 <span class="comment">  */</span>
<a name="l00040"></a>00040 
<a name="l00041"></a>00041 <span class="comment">/* Private types -------------------------------------------------------------*/</span>
<a name="l00042"></a>00042 <span class="comment">/* Private variables ---------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00043"></a>00043 <span class="comment">/** @defgroup TIM_LL_Private_Variables TIM Private Variables</span>
<a name="l00044"></a>00044 <span class="comment">  * @{</span>
<a name="l00045"></a>00045 <span class="comment">  */</span>
<a name="l00046"></a><a class="code" href="group__TIM__LL__Private__Variables.html#ga5908bef791db84721549bd7cbbaf273a">00046</a> <span class="keyword">static</span> <span class="keyword">const</span> uint8_t <a class="code" href="group__TIM__LL__Private__Variables.html#ga5908bef791db84721549bd7cbbaf273a">OFFSET_TAB_CCMRx</a>[] =
<a name="l00047"></a>00047 {
<a name="l00048"></a>00048   0x00U,   <span class="comment">/* 0: TIMx_CH1  */</span>
<a name="l00049"></a>00049   0x00U,   <span class="comment">/* 1: TIMx_CH1N */</span>
<a name="l00050"></a>00050   0x00U,   <span class="comment">/* 2: TIMx_CH2  */</span>
<a name="l00051"></a>00051   0x00U,   <span class="comment">/* 3: TIMx_CH2N */</span>
<a name="l00052"></a>00052   0x04U,   <span class="comment">/* 4: TIMx_CH3  */</span>
<a name="l00053"></a>00053   0x04U,   <span class="comment">/* 5: TIMx_CH3N */</span>
<a name="l00054"></a>00054   0x04U    <span class="comment">/* 6: TIMx_CH4  */</span>
<a name="l00055"></a>00055 };
<a name="l00056"></a>00056 
<a name="l00057"></a><a class="code" href="group__TIM__LL__Private__Variables.html#ga7e2d0289c5fb47d94d8806698335de30">00057</a> <span class="keyword">static</span> <span class="keyword">const</span> uint8_t <a class="code" href="group__TIM__LL__Private__Variables.html#ga7e2d0289c5fb47d94d8806698335de30">SHIFT_TAB_OCxx</a>[] =
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059   0U,            <span class="comment">/* 0: OC1M, OC1FE, OC1PE */</span>
<a name="l00060"></a>00060   0U,            <span class="comment">/* 1: - NA */</span>
<a name="l00061"></a>00061   8U,            <span class="comment">/* 2: OC2M, OC2FE, OC2PE */</span>
<a name="l00062"></a>00062   0U,            <span class="comment">/* 3: - NA */</span>
<a name="l00063"></a>00063   0U,            <span class="comment">/* 4: OC3M, OC3FE, OC3PE */</span>
<a name="l00064"></a>00064   0U,            <span class="comment">/* 5: - NA */</span>
<a name="l00065"></a>00065   8U             <span class="comment">/* 6: OC4M, OC4FE, OC4PE */</span>
<a name="l00066"></a>00066 };
<a name="l00067"></a>00067 
<a name="l00068"></a><a class="code" href="group__TIM__LL__Private__Variables.html#gac3b091b545521373e7c28e2da3122713">00068</a> <span class="keyword">static</span> <span class="keyword">const</span> uint8_t <a class="code" href="group__TIM__LL__Private__Variables.html#gac3b091b545521373e7c28e2da3122713">SHIFT_TAB_ICxx</a>[] =
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070   0U,            <span class="comment">/* 0: CC1S, IC1PSC, IC1F */</span>
<a name="l00071"></a>00071   0U,            <span class="comment">/* 1: - NA */</span>
<a name="l00072"></a>00072   8U,            <span class="comment">/* 2: CC2S, IC2PSC, IC2F */</span>
<a name="l00073"></a>00073   0U,            <span class="comment">/* 3: - NA */</span>
<a name="l00074"></a>00074   0U,            <span class="comment">/* 4: CC3S, IC3PSC, IC3F */</span>
<a name="l00075"></a>00075   0U,            <span class="comment">/* 5: - NA */</span>
<a name="l00076"></a>00076   8U             <span class="comment">/* 6: CC4S, IC4PSC, IC4F */</span>
<a name="l00077"></a>00077 };
<a name="l00078"></a>00078 
<a name="l00079"></a><a class="code" href="group__TIM__LL__Private__Variables.html#ga673c4772f1351a17f994f7e641bcabbd">00079</a> <span class="keyword">static</span> <span class="keyword">const</span> uint8_t <a class="code" href="group__TIM__LL__Private__Variables.html#ga673c4772f1351a17f994f7e641bcabbd">SHIFT_TAB_CCxP</a>[] =
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081   0U,            <span class="comment">/* 0: CC1P */</span>
<a name="l00082"></a>00082   2U,            <span class="comment">/* 1: CC1NP */</span>
<a name="l00083"></a>00083   4U,            <span class="comment">/* 2: CC2P */</span>
<a name="l00084"></a>00084   6U,            <span class="comment">/* 3: CC2NP */</span>
<a name="l00085"></a>00085   8U,            <span class="comment">/* 4: CC3P */</span>
<a name="l00086"></a>00086   10U,           <span class="comment">/* 5: CC3NP */</span>
<a name="l00087"></a>00087   12U            <span class="comment">/* 6: CC4P */</span>
<a name="l00088"></a>00088 };
<a name="l00089"></a>00089 
<a name="l00090"></a><a class="code" href="group__TIM__LL__Private__Variables.html#ga74a5353ded9ee3a99e5f38b9e8f73e12">00090</a> <span class="keyword">static</span> <span class="keyword">const</span> uint8_t <a class="code" href="group__TIM__LL__Private__Variables.html#ga74a5353ded9ee3a99e5f38b9e8f73e12">SHIFT_TAB_OISx</a>[] =
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092   0U,            <span class="comment">/* 0: OIS1 */</span>
<a name="l00093"></a>00093   1U,            <span class="comment">/* 1: OIS1N */</span>
<a name="l00094"></a>00094   2U,            <span class="comment">/* 2: OIS2 */</span>
<a name="l00095"></a>00095   3U,            <span class="comment">/* 3: OIS2N */</span>
<a name="l00096"></a>00096   4U,            <span class="comment">/* 4: OIS3 */</span>
<a name="l00097"></a>00097   5U,            <span class="comment">/* 5: OIS3N */</span>
<a name="l00098"></a>00098   6U             <span class="comment">/* 6: OIS4 */</span>
<a name="l00099"></a>00099 };<span class="comment"></span>
<a name="l00100"></a>00100 <span class="comment">/**</span>
<a name="l00101"></a>00101 <span class="comment">  * @}</span>
<a name="l00102"></a>00102 <span class="comment">  */</span>
<a name="l00103"></a>00103 
<a name="l00104"></a>00104 <span class="comment">/* Private constants ---------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00105"></a>00105 <span class="comment">/** @defgroup TIM_LL_Private_Constants TIM Private Constants</span>
<a name="l00106"></a>00106 <span class="comment">  * @{</span>
<a name="l00107"></a>00107 <span class="comment">  */</span>
<a name="l00108"></a>00108 
<a name="l00109"></a>00109 
<a name="l00110"></a>00110 
<a name="l00111"></a>00111 <span class="comment">/* Mask used to set the TDG[x:0] of the DTG bits of the TIMx_BDTR register */</span>
<a name="l00112"></a><a class="code" href="group__TIM__LL__Private__Constants.html#ga7a9c29ee9f8bd7fe7f671d98319b19bc">00112</a> <span class="preprocessor">#define DT_DELAY_1 ((uint8_t)0x7F)</span>
<a name="l00113"></a><a class="code" href="group__TIM__LL__Private__Constants.html#gac87959afec3b001b0dad60ba87fa2791">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define DT_DELAY_2 ((uint8_t)0x3F)</span>
<a name="l00114"></a><a class="code" href="group__TIM__LL__Private__Constants.html#ga0777dfa5c1f554e471bc2dd83e836ba6">00114</a> <span class="preprocessor"></span><span class="preprocessor">#define DT_DELAY_3 ((uint8_t)0x1F)</span>
<a name="l00115"></a><a class="code" href="group__TIM__LL__Private__Constants.html#gaa8224562a494a24b1fd4cc4b1c618e28">00115</a> <span class="preprocessor"></span><span class="preprocessor">#define DT_DELAY_4 ((uint8_t)0x1F)</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span>
<a name="l00117"></a>00117 <span class="comment">/* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx_BDTR register */</span>
<a name="l00118"></a><a class="code" href="group__TIM__LL__Private__Constants.html#ga345a5f48847340aaa1299b831c8d160d">00118</a> <span class="preprocessor">#define DT_RANGE_1 ((uint8_t)0x00)</span>
<a name="l00119"></a><a class="code" href="group__TIM__LL__Private__Constants.html#gae72a2c222d3fae23219fabe5c97a0cab">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define DT_RANGE_2 ((uint8_t)0x80)</span>
<a name="l00120"></a><a class="code" href="group__TIM__LL__Private__Constants.html#ga2029890f3e4f5659d1854d3fa2e3a40a">00120</a> <span class="preprocessor"></span><span class="preprocessor">#define DT_RANGE_3 ((uint8_t)0xC0)</span>
<a name="l00121"></a><a class="code" href="group__TIM__LL__Private__Constants.html#ga29f4870e3a3036959f19926d57d1348d">00121</a> <span class="preprocessor"></span><span class="preprocessor">#define DT_RANGE_4 ((uint8_t)0xE0)</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span>
<a name="l00123"></a>00123 <span class="comment"></span>
<a name="l00124"></a>00124 <span class="comment">/**</span>
<a name="l00125"></a>00125 <span class="comment">  * @}</span>
<a name="l00126"></a>00126 <span class="comment">  */</span>
<a name="l00127"></a>00127 
<a name="l00128"></a>00128 <span class="comment">/* Private macros ------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00129"></a>00129 <span class="comment">/** @defgroup TIM_LL_Private_Macros TIM Private Macros</span>
<a name="l00130"></a>00130 <span class="comment">  * @{</span>
<a name="l00131"></a>00131 <span class="comment">  */</span><span class="comment"></span>
<a name="l00132"></a>00132 <span class="comment">/** @brief  Convert channel id into channel index.</span>
<a name="l00133"></a>00133 <span class="comment">  * @param  __CHANNEL__ This parameter can be one of the following values:</span>
<a name="l00134"></a>00134 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l00135"></a>00135 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1N</span>
<a name="l00136"></a>00136 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l00137"></a>00137 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2N</span>
<a name="l00138"></a>00138 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l00139"></a>00139 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3N</span>
<a name="l00140"></a>00140 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l00141"></a>00141 <span class="comment">  * @retval none</span>
<a name="l00142"></a>00142 <span class="comment">  */</span>
<a name="l00143"></a><a class="code" href="group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8">00143</a> <span class="preprocessor">#define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \</span>
<a name="l00144"></a>00144 <span class="preprocessor">  (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\</span>
<a name="l00145"></a>00145 <span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\</span>
<a name="l00146"></a>00146 <span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\</span>
<a name="l00147"></a>00147 <span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\</span>
<a name="l00148"></a>00148 <span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\</span>
<a name="l00149"></a>00149 <span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U : 6U)</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00151"></a>00151 <span class="comment">/** @brief  Calculate the deadtime sampling period(in ps).</span>
<a name="l00152"></a>00152 <span class="comment">  * @param  __TIMCLK__ timer input clock frequency (in Hz).</span>
<a name="l00153"></a>00153 <span class="comment">  * @param  __CKD__ This parameter can be one of the following values:</span>
<a name="l00154"></a>00154 <span class="comment">  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1</span>
<a name="l00155"></a>00155 <span class="comment">  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2</span>
<a name="l00156"></a>00156 <span class="comment">  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4</span>
<a name="l00157"></a>00157 <span class="comment">  * @retval none</span>
<a name="l00158"></a>00158 <span class="comment">  */</span>
<a name="l00159"></a><a class="code" href="group__TIM__LL__Private__Macros.html#gaa34e63ce6e2dcff12485be5073234c75">00159</a> <span class="preprocessor">#define TIM_CALC_DTS(__TIMCLK__, __CKD__)                                                        \</span>
<a name="l00160"></a>00160 <span class="preprocessor">  (((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__))         : \</span>
<a name="l00161"></a>00161 <span class="preprocessor">   ((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) &gt;&gt; 1U)) : \</span>
<a name="l00162"></a>00162 <span class="preprocessor">   ((uint64_t)1000000000000U/((__TIMCLK__) &gt;&gt; 2U)))</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00164"></a>00164 <span class="comment">  * @}</span>
<a name="l00165"></a>00165 <span class="comment">  */</span>
<a name="l00166"></a>00166 
<a name="l00167"></a>00167 
<a name="l00168"></a>00168 <span class="comment">/* Exported types ------------------------------------------------------------*/</span>
<a name="l00169"></a>00169 <span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="comment">/** @defgroup TIM_LL_ES_INIT TIM Exported Init structure</span>
<a name="l00171"></a>00171 <span class="comment">  * @{</span>
<a name="l00172"></a>00172 <span class="comment">  */</span>
<a name="l00173"></a>00173 <span class="comment"></span>
<a name="l00174"></a>00174 <span class="comment">/**</span>
<a name="l00175"></a>00175 <span class="comment">  * @brief  TIM Time Base configuration structure definition.</span>
<a name="l00176"></a>00176 <span class="comment">  */</span>
<a name="l00177"></a><a class="code" href="structLL__TIM__InitTypeDef.html">00177</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00178"></a>00178 {
<a name="l00179"></a><a class="code" href="structLL__TIM__InitTypeDef.html#a059ce0d24ceb542e2ab1115ec22647ac">00179</a>   uint16_t Prescaler;         <span class="comment">/*!&lt; Specifies the prescaler value used to divide the TIM clock.</span>
<a name="l00180"></a>00180 <span class="comment">                                   This parameter can be a number between Min_Data=0x0000 and Max_Data=0xFFFF.</span>
<a name="l00181"></a>00181 <span class="comment"></span>
<a name="l00182"></a>00182 <span class="comment">                                   This feature can be modified afterwards using unitary function @ref LL_TIM_SetPrescaler().*/</span>
<a name="l00183"></a>00183 
<a name="l00184"></a><a class="code" href="structLL__TIM__InitTypeDef.html#a549f45be8b2216c5368f5a92c1f25c98">00184</a>   uint32_t CounterMode;       <span class="comment">/*!&lt; Specifies the counter mode.</span>
<a name="l00185"></a>00185 <span class="comment">                                   This parameter can be a value of @ref TIM_LL_EC_COUNTERMODE.</span>
<a name="l00186"></a>00186 <span class="comment"></span>
<a name="l00187"></a>00187 <span class="comment">                                   This feature can be modified afterwards using unitary function @ref LL_TIM_SetCounterMode().*/</span>
<a name="l00188"></a>00188 
<a name="l00189"></a><a class="code" href="structLL__TIM__InitTypeDef.html#aaeeae89c4b091d2419cfb6a34549685b">00189</a>   uint32_t Autoreload;        <span class="comment">/*!&lt; Specifies the auto reload value to be loaded into the active</span>
<a name="l00190"></a>00190 <span class="comment">                                   Auto-Reload Register at the next update event.</span>
<a name="l00191"></a>00191 <span class="comment">                                   This parameter must be a number between Min_Data=0x0000 and Max_Data=0xFFFF.</span>
<a name="l00192"></a>00192 <span class="comment">                                   Some timer instances may support 32 bits counters. In that case this parameter must be a number between 0x0000 and 0xFFFFFFFF.</span>
<a name="l00193"></a>00193 <span class="comment"></span>
<a name="l00194"></a>00194 <span class="comment">                                   This feature can be modified afterwards using unitary function @ref LL_TIM_SetAutoReload().*/</span>
<a name="l00195"></a>00195 
<a name="l00196"></a><a class="code" href="structLL__TIM__InitTypeDef.html#ab76c0843af226508ec5bbe131d77faf6">00196</a>   uint32_t ClockDivision;     <span class="comment">/*!&lt; Specifies the clock division.</span>
<a name="l00197"></a>00197 <span class="comment">                                   This parameter can be a value of @ref TIM_LL_EC_CLOCKDIVISION.</span>
<a name="l00198"></a>00198 <span class="comment"></span>
<a name="l00199"></a>00199 <span class="comment">                                   This feature can be modified afterwards using unitary function @ref LL_TIM_SetClockDivision().*/</span>
<a name="l00200"></a>00200 
<a name="l00201"></a><a class="code" href="structLL__TIM__InitTypeDef.html#a4a331053c87210f5d41dae86f8946226">00201</a>   uint8_t RepetitionCounter;  <span class="comment">/*!&lt; Specifies the repetition counter value. Each time the RCR downcounter</span>
<a name="l00202"></a>00202 <span class="comment">                                   reaches zero, an update event is generated and counting restarts</span>
<a name="l00203"></a>00203 <span class="comment">                                   from the RCR value (N).</span>
<a name="l00204"></a>00204 <span class="comment">                                   This means in PWM mode that (N+1) corresponds to:</span>
<a name="l00205"></a>00205 <span class="comment">                                      - the number of PWM periods in edge-aligned mode</span>
<a name="l00206"></a>00206 <span class="comment">                                      - the number of half PWM period in center-aligned mode</span>
<a name="l00207"></a>00207 <span class="comment">                                   This parameter must be a number between 0x00 and 0xFF.</span>
<a name="l00208"></a>00208 <span class="comment"></span>
<a name="l00209"></a>00209 <span class="comment">                                   This feature can be modified afterwards using unitary function @ref LL_TIM_SetRepetitionCounter().*/</span>
<a name="l00210"></a>00210 } <a class="code" href="structLL__TIM__InitTypeDef.html" title="TIM Time Base configuration structure definition.">LL_TIM_InitTypeDef</a>;
<a name="l00211"></a>00211 <span class="comment"></span>
<a name="l00212"></a>00212 <span class="comment">/**</span>
<a name="l00213"></a>00213 <span class="comment">  * @brief  TIM Output Compare configuration structure definition.</span>
<a name="l00214"></a>00214 <span class="comment">  */</span>
<a name="l00215"></a><a class="code" href="structLL__TIM__OC__InitTypeDef.html">00215</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00216"></a>00216 {
<a name="l00217"></a><a class="code" href="structLL__TIM__OC__InitTypeDef.html#a34da5e6666481c8579cd8c67cfad10c6">00217</a>   uint32_t OCMode;        <span class="comment">/*!&lt; Specifies the output mode.</span>
<a name="l00218"></a>00218 <span class="comment">                               This parameter can be a value of @ref TIM_LL_EC_OCMODE.</span>
<a name="l00219"></a>00219 <span class="comment"></span>
<a name="l00220"></a>00220 <span class="comment">                               This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetMode().*/</span>
<a name="l00221"></a>00221 
<a name="l00222"></a><a class="code" href="structLL__TIM__OC__InitTypeDef.html#a3dd75c4d45c5c7d4a7430704b70c78e5">00222</a>   uint32_t OCState;       <span class="comment">/*!&lt; Specifies the TIM Output Compare state.</span>
<a name="l00223"></a>00223 <span class="comment">                               This parameter can be a value of @ref TIM_LL_EC_OCSTATE.</span>
<a name="l00224"></a>00224 <span class="comment"></span>
<a name="l00225"></a>00225 <span class="comment">                               This feature can be modified afterwards using unitary functions @ref LL_TIM_CC_EnableChannel() or @ref LL_TIM_CC_DisableChannel().*/</span>
<a name="l00226"></a>00226 
<a name="l00227"></a><a class="code" href="structLL__TIM__OC__InitTypeDef.html#aa9fb5e833a4c53ab6e686301adbc77ba">00227</a>   uint32_t OCNState;      <span class="comment">/*!&lt; Specifies the TIM complementary Output Compare state.</span>
<a name="l00228"></a>00228 <span class="comment">                               This parameter can be a value of @ref TIM_LL_EC_OCSTATE.</span>
<a name="l00229"></a>00229 <span class="comment"></span>
<a name="l00230"></a>00230 <span class="comment">                               This feature can be modified afterwards using unitary functions @ref LL_TIM_CC_EnableChannel() or @ref LL_TIM_CC_DisableChannel().*/</span>
<a name="l00231"></a>00231 
<a name="l00232"></a><a class="code" href="structLL__TIM__OC__InitTypeDef.html#ad72d06bfcc7e13b008df47b777bff706">00232</a>   uint32_t CompareValue;  <span class="comment">/*!&lt; Specifies the Compare value to be loaded into the Capture Compare Register.</span>
<a name="l00233"></a>00233 <span class="comment">                               This parameter can be a number between Min_Data=0x0000 and Max_Data=0xFFFF.</span>
<a name="l00234"></a>00234 <span class="comment"></span>
<a name="l00235"></a>00235 <span class="comment">                               This feature can be modified afterwards using unitary function LL_TIM_OC_SetCompareCHx (x=1..6).*/</span>
<a name="l00236"></a>00236 
<a name="l00237"></a><a class="code" href="structLL__TIM__OC__InitTypeDef.html#a34270225b183c578567177a0226254db">00237</a>   uint32_t OCPolarity;    <span class="comment">/*!&lt; Specifies the output polarity.</span>
<a name="l00238"></a>00238 <span class="comment">                               This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY.</span>
<a name="l00239"></a>00239 <span class="comment"></span>
<a name="l00240"></a>00240 <span class="comment">                               This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetPolarity().*/</span>
<a name="l00241"></a>00241 
<a name="l00242"></a><a class="code" href="structLL__TIM__OC__InitTypeDef.html#af2c0772baa615746d99fa92a7614be46">00242</a>   uint32_t OCNPolarity;   <span class="comment">/*!&lt; Specifies the complementary output polarity.</span>
<a name="l00243"></a>00243 <span class="comment">                               This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY.</span>
<a name="l00244"></a>00244 <span class="comment"></span>
<a name="l00245"></a>00245 <span class="comment">                               This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetPolarity().*/</span>
<a name="l00246"></a>00246 
<a name="l00247"></a>00247 
<a name="l00248"></a><a class="code" href="structLL__TIM__OC__InitTypeDef.html#ad84d6e02354d44aaebb0dfe8bca97192">00248</a>   uint32_t OCIdleState;   <span class="comment">/*!&lt; Specifies the TIM Output Compare pin state during Idle state.</span>
<a name="l00249"></a>00249 <span class="comment">                               This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE.</span>
<a name="l00250"></a>00250 <span class="comment"></span>
<a name="l00251"></a>00251 <span class="comment">                               This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetIdleState().*/</span>
<a name="l00252"></a>00252 
<a name="l00253"></a><a class="code" href="structLL__TIM__OC__InitTypeDef.html#a33e38f3afe8727e4a8b06ba7a0b9081a">00253</a>   uint32_t OCNIdleState;  <span class="comment">/*!&lt; Specifies the TIM Output Compare pin state during Idle state.</span>
<a name="l00254"></a>00254 <span class="comment">                               This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE.</span>
<a name="l00255"></a>00255 <span class="comment"></span>
<a name="l00256"></a>00256 <span class="comment">                               This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetIdleState().*/</span>
<a name="l00257"></a>00257 } <a class="code" href="structLL__TIM__OC__InitTypeDef.html" title="TIM Output Compare configuration structure definition.">LL_TIM_OC_InitTypeDef</a>;
<a name="l00258"></a>00258 <span class="comment"></span>
<a name="l00259"></a>00259 <span class="comment">/**</span>
<a name="l00260"></a>00260 <span class="comment">  * @brief  TIM Input Capture configuration structure definition.</span>
<a name="l00261"></a>00261 <span class="comment">  */</span>
<a name="l00262"></a>00262 
<a name="l00263"></a><a class="code" href="structLL__TIM__IC__InitTypeDef.html">00263</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00264"></a>00264 {
<a name="l00265"></a>00265 
<a name="l00266"></a><a class="code" href="structLL__TIM__IC__InitTypeDef.html#a55e595b05750ea3ebc0904c48ebd565c">00266</a>   uint32_t ICPolarity;    <span class="comment">/*!&lt; Specifies the active edge of the input signal.</span>
<a name="l00267"></a>00267 <span class="comment">                               This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.</span>
<a name="l00268"></a>00268 <span class="comment"></span>
<a name="l00269"></a>00269 <span class="comment">                               This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPolarity().*/</span>
<a name="l00270"></a>00270 
<a name="l00271"></a><a class="code" href="structLL__TIM__IC__InitTypeDef.html#aacac1f8ce9b1665bb34fd1b8b2413718">00271</a>   uint32_t ICActiveInput; <span class="comment">/*!&lt; Specifies the input.</span>
<a name="l00272"></a>00272 <span class="comment">                               This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.</span>
<a name="l00273"></a>00273 <span class="comment"></span>
<a name="l00274"></a>00274 <span class="comment">                               This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetActiveInput().*/</span>
<a name="l00275"></a>00275 
<a name="l00276"></a><a class="code" href="structLL__TIM__IC__InitTypeDef.html#af5534080ecbf9d785ef2bcad2d709797">00276</a>   uint32_t ICPrescaler;   <span class="comment">/*!&lt; Specifies the Input Capture Prescaler.</span>
<a name="l00277"></a>00277 <span class="comment">                               This parameter can be a value of @ref TIM_LL_EC_ICPSC.</span>
<a name="l00278"></a>00278 <span class="comment"></span>
<a name="l00279"></a>00279 <span class="comment">                               This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPrescaler().*/</span>
<a name="l00280"></a>00280 
<a name="l00281"></a><a class="code" href="structLL__TIM__IC__InitTypeDef.html#a84afa9723241db9677667b1ffcdfba40">00281</a>   uint32_t ICFilter;      <span class="comment">/*!&lt; Specifies the input capture filter.</span>
<a name="l00282"></a>00282 <span class="comment">                               This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.</span>
<a name="l00283"></a>00283 <span class="comment"></span>
<a name="l00284"></a>00284 <span class="comment">                               This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetFilter().*/</span>
<a name="l00285"></a>00285 } <a class="code" href="structLL__TIM__IC__InitTypeDef.html" title="TIM Input Capture configuration structure definition.">LL_TIM_IC_InitTypeDef</a>;
<a name="l00286"></a>00286 
<a name="l00287"></a>00287 <span class="comment"></span>
<a name="l00288"></a>00288 <span class="comment">/**</span>
<a name="l00289"></a>00289 <span class="comment">  * @brief  TIM Encoder interface configuration structure definition.</span>
<a name="l00290"></a>00290 <span class="comment">  */</span>
<a name="l00291"></a><a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html">00291</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00292"></a>00292 {
<a name="l00293"></a><a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#aa99c0671526c22c3f2f7c4b0608934e6">00293</a>   uint32_t EncoderMode;     <span class="comment">/*!&lt; Specifies the encoder resolution (x2 or x4).</span>
<a name="l00294"></a>00294 <span class="comment">                                 This parameter can be a value of @ref TIM_LL_EC_ENCODERMODE.</span>
<a name="l00295"></a>00295 <span class="comment"></span>
<a name="l00296"></a>00296 <span class="comment">                                 This feature can be modified afterwards using unitary function @ref LL_TIM_SetEncoderMode().*/</span>
<a name="l00297"></a>00297 
<a name="l00298"></a><a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#a5e5f6c946c5c37017a337a6d7ce25db3">00298</a>   uint32_t IC1Polarity;     <span class="comment">/*!&lt; Specifies the active edge of TI1 input.</span>
<a name="l00299"></a>00299 <span class="comment">                                 This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.</span>
<a name="l00300"></a>00300 <span class="comment"></span>
<a name="l00301"></a>00301 <span class="comment">                                 This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPolarity().*/</span>
<a name="l00302"></a>00302 
<a name="l00303"></a><a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#a5cc11b9d41a2e6576233e9bf2ee32252">00303</a>   uint32_t IC1ActiveInput;  <span class="comment">/*!&lt; Specifies the TI1 input source</span>
<a name="l00304"></a>00304 <span class="comment">                                 This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.</span>
<a name="l00305"></a>00305 <span class="comment"></span>
<a name="l00306"></a>00306 <span class="comment">                                 This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetActiveInput().*/</span>
<a name="l00307"></a>00307 
<a name="l00308"></a><a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#abbed7319c7c744cde08b2469b47f6de0">00308</a>   uint32_t IC1Prescaler;    <span class="comment">/*!&lt; Specifies the TI1 input prescaler value.</span>
<a name="l00309"></a>00309 <span class="comment">                                 This parameter can be a value of @ref TIM_LL_EC_ICPSC.</span>
<a name="l00310"></a>00310 <span class="comment"></span>
<a name="l00311"></a>00311 <span class="comment">                                 This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPrescaler().*/</span>
<a name="l00312"></a>00312 
<a name="l00313"></a><a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#a90c3ee9ec1714af3cd5bd75cfc6c3043">00313</a>   uint32_t IC1Filter;       <span class="comment">/*!&lt; Specifies the TI1 input filter.</span>
<a name="l00314"></a>00314 <span class="comment">                                 This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.</span>
<a name="l00315"></a>00315 <span class="comment"></span>
<a name="l00316"></a>00316 <span class="comment">                                 This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetFilter().*/</span>
<a name="l00317"></a>00317 
<a name="l00318"></a><a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#a16875311bce5a7519964316d54071562">00318</a>   uint32_t IC2Polarity;      <span class="comment">/*!&lt; Specifies the active edge of TI2 input.</span>
<a name="l00319"></a>00319 <span class="comment">                                 This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.</span>
<a name="l00320"></a>00320 <span class="comment"></span>
<a name="l00321"></a>00321 <span class="comment">                                 This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPolarity().*/</span>
<a name="l00322"></a>00322 
<a name="l00323"></a><a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#ac03f24cdb36b7594e0c214ed519e3fdb">00323</a>   uint32_t IC2ActiveInput;  <span class="comment">/*!&lt; Specifies the TI2 input source</span>
<a name="l00324"></a>00324 <span class="comment">                                 This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.</span>
<a name="l00325"></a>00325 <span class="comment"></span>
<a name="l00326"></a>00326 <span class="comment">                                 This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetActiveInput().*/</span>
<a name="l00327"></a>00327 
<a name="l00328"></a><a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#aa72db7d1d806c1ad37b7e93e97ec571b">00328</a>   uint32_t IC2Prescaler;    <span class="comment">/*!&lt; Specifies the TI2 input prescaler value.</span>
<a name="l00329"></a>00329 <span class="comment">                                 This parameter can be a value of @ref TIM_LL_EC_ICPSC.</span>
<a name="l00330"></a>00330 <span class="comment"></span>
<a name="l00331"></a>00331 <span class="comment">                                 This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPrescaler().*/</span>
<a name="l00332"></a>00332 
<a name="l00333"></a><a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html#a7067d198dc12781d04b8f28b57ecc878">00333</a>   uint32_t IC2Filter;       <span class="comment">/*!&lt; Specifies the TI2 input filter.</span>
<a name="l00334"></a>00334 <span class="comment">                                 This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.</span>
<a name="l00335"></a>00335 <span class="comment"></span>
<a name="l00336"></a>00336 <span class="comment">                                 This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetFilter().*/</span>
<a name="l00337"></a>00337 
<a name="l00338"></a>00338 } <a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html" title="TIM Encoder interface configuration structure definition.">LL_TIM_ENCODER_InitTypeDef</a>;
<a name="l00339"></a>00339 <span class="comment"></span>
<a name="l00340"></a>00340 <span class="comment">/**</span>
<a name="l00341"></a>00341 <span class="comment">  * @brief  TIM Hall sensor interface configuration structure definition.</span>
<a name="l00342"></a>00342 <span class="comment">  */</span>
<a name="l00343"></a><a class="code" href="structLL__TIM__HALLSENSOR__InitTypeDef.html">00343</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00344"></a>00344 {
<a name="l00345"></a>00345 
<a name="l00346"></a><a class="code" href="structLL__TIM__HALLSENSOR__InitTypeDef.html#af73de43e3434a674f177dc387140d72c">00346</a>   uint32_t IC1Polarity;        <span class="comment">/*!&lt; Specifies the active edge of TI1 input.</span>
<a name="l00347"></a>00347 <span class="comment">                                    This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.</span>
<a name="l00348"></a>00348 <span class="comment"></span>
<a name="l00349"></a>00349 <span class="comment">                                    This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPolarity().*/</span>
<a name="l00350"></a>00350 
<a name="l00351"></a><a class="code" href="structLL__TIM__HALLSENSOR__InitTypeDef.html#a519a5924800e16e1dc797a9f4e013106">00351</a>   uint32_t IC1Prescaler;       <span class="comment">/*!&lt; Specifies the TI1 input prescaler value.</span>
<a name="l00352"></a>00352 <span class="comment">                                    Prescaler must be set to get a maximum counter period longer than the</span>
<a name="l00353"></a>00353 <span class="comment">                                    time interval between 2 consecutive changes on the Hall inputs.</span>
<a name="l00354"></a>00354 <span class="comment">                                    This parameter can be a value of @ref TIM_LL_EC_ICPSC.</span>
<a name="l00355"></a>00355 <span class="comment"></span>
<a name="l00356"></a>00356 <span class="comment">                                    This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPrescaler().*/</span>
<a name="l00357"></a>00357 
<a name="l00358"></a><a class="code" href="structLL__TIM__HALLSENSOR__InitTypeDef.html#a582c990e5ad754aff387d95beea0cb6c">00358</a>   uint32_t IC1Filter;          <span class="comment">/*!&lt; Specifies the TI1 input filter.</span>
<a name="l00359"></a>00359 <span class="comment">                                    This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.</span>
<a name="l00360"></a>00360 <span class="comment"></span>
<a name="l00361"></a>00361 <span class="comment">                                    This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetFilter().*/</span>
<a name="l00362"></a>00362 
<a name="l00363"></a><a class="code" href="structLL__TIM__HALLSENSOR__InitTypeDef.html#a68e61db428cf7246c28e81dbbbfdbd64">00363</a>   uint32_t CommutationDelay;   <span class="comment">/*!&lt; Specifies the compare value to be loaded into the Capture Compare Register.</span>
<a name="l00364"></a>00364 <span class="comment">                                    A positive pulse (TRGO event) is generated with a programmable delay every time</span>
<a name="l00365"></a>00365 <span class="comment">                                    a change occurs on the Hall inputs.</span>
<a name="l00366"></a>00366 <span class="comment">                                    This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF.</span>
<a name="l00367"></a>00367 <span class="comment"></span>
<a name="l00368"></a>00368 <span class="comment">                                    This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetCompareCH2().*/</span>
<a name="l00369"></a>00369 } <a class="code" href="structLL__TIM__HALLSENSOR__InitTypeDef.html" title="TIM Hall sensor interface configuration structure definition.">LL_TIM_HALLSENSOR_InitTypeDef</a>;
<a name="l00370"></a>00370 <span class="comment"></span>
<a name="l00371"></a>00371 <span class="comment">/**</span>
<a name="l00372"></a>00372 <span class="comment">  * @brief  BDTR (Break and Dead Time) structure definition</span>
<a name="l00373"></a>00373 <span class="comment">  */</span>
<a name="l00374"></a><a class="code" href="structLL__TIM__BDTR__InitTypeDef.html">00374</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00375"></a>00375 {
<a name="l00376"></a><a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#a6d27406d1ac28a09c33287c9d3119f20">00376</a>   uint32_t OSSRState;            <span class="comment">/*!&lt; Specifies the Off-State selection used in Run mode.</span>
<a name="l00377"></a>00377 <span class="comment">                                      This parameter can be a value of @ref TIM_LL_EC_OSSR</span>
<a name="l00378"></a>00378 <span class="comment"></span>
<a name="l00379"></a>00379 <span class="comment">                                      This feature can be modified afterwards using unitary function @ref LL_TIM_SetOffStates()</span>
<a name="l00380"></a>00380 <span class="comment"></span>
<a name="l00381"></a>00381 <span class="comment">                                      @note This bit-field cannot be modified as long as LOCK level 2 has been programmed. */</span>
<a name="l00382"></a>00382 
<a name="l00383"></a><a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#a6bc1a562aaea56a76afba9000ae8d183">00383</a>   uint32_t OSSIState;            <span class="comment">/*!&lt; Specifies the Off-State used in Idle state.</span>
<a name="l00384"></a>00384 <span class="comment">                                      This parameter can be a value of @ref TIM_LL_EC_OSSI</span>
<a name="l00385"></a>00385 <span class="comment"></span>
<a name="l00386"></a>00386 <span class="comment">                                      This feature can be modified afterwards using unitary function @ref LL_TIM_SetOffStates()</span>
<a name="l00387"></a>00387 <span class="comment"></span>
<a name="l00388"></a>00388 <span class="comment">                                      @note This bit-field cannot be modified as long as LOCK level 2 has been programmed. */</span>
<a name="l00389"></a>00389 
<a name="l00390"></a><a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#a29c3f4d2317d989e9544242c22169169">00390</a>   uint32_t LockLevel;            <span class="comment">/*!&lt; Specifies the LOCK level parameters.</span>
<a name="l00391"></a>00391 <span class="comment">                                      This parameter can be a value of @ref TIM_LL_EC_LOCKLEVEL</span>
<a name="l00392"></a>00392 <span class="comment"></span>
<a name="l00393"></a>00393 <span class="comment">                                      @note The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register</span>
<a name="l00394"></a>00394 <span class="comment">                                            has been written, their content is frozen until the next reset.*/</span>
<a name="l00395"></a>00395 
<a name="l00396"></a><a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#ac25ec7a6fb4b112636f7bad6cbeeae00">00396</a>   uint8_t DeadTime;              <span class="comment">/*!&lt; Specifies the delay time between the switching-off and the</span>
<a name="l00397"></a>00397 <span class="comment">                                      switching-on of the outputs.</span>
<a name="l00398"></a>00398 <span class="comment">                                      This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF.</span>
<a name="l00399"></a>00399 <span class="comment"></span>
<a name="l00400"></a>00400 <span class="comment">                                      This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetDeadTime()</span>
<a name="l00401"></a>00401 <span class="comment"></span>
<a name="l00402"></a>00402 <span class="comment">                                      @note This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed. */</span>
<a name="l00403"></a>00403 
<a name="l00404"></a><a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#a0a73d3b306d12cb690218c3c1b28a8e6">00404</a>   uint16_t BreakState;           <span class="comment">/*!&lt; Specifies whether the TIM Break input is enabled or not.</span>
<a name="l00405"></a>00405 <span class="comment">                                      This parameter can be a value of @ref TIM_LL_EC_BREAK_ENABLE</span>
<a name="l00406"></a>00406 <span class="comment"></span>
<a name="l00407"></a>00407 <span class="comment">                                      This feature can be modified afterwards using unitary functions @ref LL_TIM_EnableBRK() or @ref LL_TIM_DisableBRK()</span>
<a name="l00408"></a>00408 <span class="comment"></span>
<a name="l00409"></a>00409 <span class="comment">                                      @note This bit-field can not be modified as long as LOCK level 1 has been programmed. */</span>
<a name="l00410"></a>00410 
<a name="l00411"></a><a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#a0e1e1fa7efa8496ceac710b5ea6f3a45">00411</a>   uint32_t BreakPolarity;        <span class="comment">/*!&lt; Specifies the TIM Break Input pin polarity.</span>
<a name="l00412"></a>00412 <span class="comment">                                      This parameter can be a value of @ref TIM_LL_EC_BREAK_POLARITY</span>
<a name="l00413"></a>00413 <span class="comment"></span>
<a name="l00414"></a>00414 <span class="comment">                                      This feature can be modified afterwards using unitary function @ref LL_TIM_ConfigBRK()</span>
<a name="l00415"></a>00415 <span class="comment"></span>
<a name="l00416"></a>00416 <span class="comment">                                      @note This bit-field can not be modified as long as LOCK level 1 has been programmed. */</span>
<a name="l00417"></a>00417 
<a name="l00418"></a><a class="code" href="structLL__TIM__BDTR__InitTypeDef.html#add7c44dfed7382f4a36f0b205a95a79d">00418</a>   uint32_t AutomaticOutput;      <span class="comment">/*!&lt; Specifies whether the TIM Automatic Output feature is enabled or not.</span>
<a name="l00419"></a>00419 <span class="comment">                                      This parameter can be a value of @ref TIM_LL_EC_AUTOMATICOUTPUT_ENABLE</span>
<a name="l00420"></a>00420 <span class="comment"></span>
<a name="l00421"></a>00421 <span class="comment">                                      This feature can be modified afterwards using unitary functions @ref LL_TIM_EnableAutomaticOutput() or @ref LL_TIM_DisableAutomaticOutput()</span>
<a name="l00422"></a>00422 <span class="comment"></span>
<a name="l00423"></a>00423 <span class="comment">                                      @note This bit-field can not be modified as long as LOCK level 1 has been programmed. */</span>
<a name="l00424"></a>00424 } <a class="code" href="structLL__TIM__BDTR__InitTypeDef.html" title="BDTR (Break and Dead Time) structure definition.">LL_TIM_BDTR_InitTypeDef</a>;
<a name="l00425"></a>00425 <span class="comment"></span>
<a name="l00426"></a>00426 <span class="comment">/**</span>
<a name="l00427"></a>00427 <span class="comment">  * @}</span>
<a name="l00428"></a>00428 <span class="comment">  */</span>
<a name="l00429"></a>00429 <span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span>
<a name="l00430"></a>00430 
<a name="l00431"></a>00431 <span class="comment">/* Exported constants --------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00432"></a>00432 <span class="comment">/** @defgroup TIM_LL_Exported_Constants TIM Exported Constants</span>
<a name="l00433"></a>00433 <span class="comment">  * @{</span>
<a name="l00434"></a>00434 <span class="comment">  */</span>
<a name="l00435"></a>00435 <span class="comment"></span>
<a name="l00436"></a>00436 <span class="comment">/** @defgroup TIM_LL_EC_GET_FLAG Get Flags Defines</span>
<a name="l00437"></a>00437 <span class="comment">  * @brief    Flags defines which can be used with LL_TIM_ReadReg function.</span>
<a name="l00438"></a>00438 <span class="comment">  * @{</span>
<a name="l00439"></a>00439 <span class="comment">  */</span>
<a name="l00440"></a><a class="code" href="group__TIM__LL__EC__GET__FLAG.html#gaa93b18e57ae2c66c90064b18e278c579">00440</a> <span class="preprocessor">#define LL_TIM_SR_UIF                          TIM_SR_UIF           </span><span class="comment">/*!&lt; Update interrupt flag */</span>
<a name="l00441"></a><a class="code" href="group__TIM__LL__EC__GET__FLAG.html#ga065dd249b522872f337b50fcf438b811">00441</a> <span class="preprocessor">#define LL_TIM_SR_CC1IF                        TIM_SR_CC1IF         </span><span class="comment">/*!&lt; Capture/compare 1 interrupt flag */</span>
<a name="l00442"></a><a class="code" href="group__TIM__LL__EC__GET__FLAG.html#gac89ea4c8f49a5ffab4aec2ab6ddf53b0">00442</a> <span class="preprocessor">#define LL_TIM_SR_CC2IF                        TIM_SR_CC2IF         </span><span class="comment">/*!&lt; Capture/compare 2 interrupt flag */</span>
<a name="l00443"></a><a class="code" href="group__TIM__LL__EC__GET__FLAG.html#gacd94fe9f2a3eb25b1c1540113d0fd170">00443</a> <span class="preprocessor">#define LL_TIM_SR_CC3IF                        TIM_SR_CC3IF         </span><span class="comment">/*!&lt; Capture/compare 3 interrupt flag */</span>
<a name="l00444"></a><a class="code" href="group__TIM__LL__EC__GET__FLAG.html#ga5f039a9aa6593db8fbbe2d36b4f9675e">00444</a> <span class="preprocessor">#define LL_TIM_SR_CC4IF                        TIM_SR_CC4IF         </span><span class="comment">/*!&lt; Capture/compare 4 interrupt flag */</span>
<a name="l00445"></a><a class="code" href="group__TIM__LL__EC__GET__FLAG.html#ga2df948670dfc4a9c47ff8619e6b9143d">00445</a> <span class="preprocessor">#define LL_TIM_SR_COMIF                        TIM_SR_COMIF         </span><span class="comment">/*!&lt; COM interrupt flag */</span>
<a name="l00446"></a><a class="code" href="group__TIM__LL__EC__GET__FLAG.html#ga63e924187abce850099a9af22f9761e9">00446</a> <span class="preprocessor">#define LL_TIM_SR_TIF                          TIM_SR_TIF           </span><span class="comment">/*!&lt; Trigger interrupt flag */</span>
<a name="l00447"></a><a class="code" href="group__TIM__LL__EC__GET__FLAG.html#gab959d5cd28515a0ba31eddcac8627aca">00447</a> <span class="preprocessor">#define LL_TIM_SR_BIF                          TIM_SR_BIF           </span><span class="comment">/*!&lt; Break interrupt flag */</span>
<a name="l00448"></a><a class="code" href="group__TIM__LL__EC__GET__FLAG.html#gaec71cbc9cc8f1354e2695844f13918a3">00448</a> <span class="preprocessor">#define LL_TIM_SR_CC1OF                        TIM_SR_CC1OF         </span><span class="comment">/*!&lt; Capture/Compare 1 overcapture flag */</span>
<a name="l00449"></a><a class="code" href="group__TIM__LL__EC__GET__FLAG.html#ga0753a68a0a37ae4888801a49e3f995b6">00449</a> <span class="preprocessor">#define LL_TIM_SR_CC2OF                        TIM_SR_CC2OF         </span><span class="comment">/*!&lt; Capture/Compare 2 overcapture flag */</span>
<a name="l00450"></a><a class="code" href="group__TIM__LL__EC__GET__FLAG.html#ga7b759fea6224372ab9b14e2974e3b859">00450</a> <span class="preprocessor">#define LL_TIM_SR_CC3OF                        TIM_SR_CC3OF         </span><span class="comment">/*!&lt; Capture/Compare 3 overcapture flag */</span>
<a name="l00451"></a><a class="code" href="group__TIM__LL__EC__GET__FLAG.html#ga4b1b63310e4388357b1ef63979c9c640">00451</a> <span class="preprocessor">#define LL_TIM_SR_CC4OF                        TIM_SR_CC4OF         </span><span class="comment">/*!&lt; Capture/Compare 4 overcapture flag */</span>
<a name="l00452"></a>00452 <span class="comment">/**</span>
<a name="l00453"></a>00453 <span class="comment">  * @}</span>
<a name="l00454"></a>00454 <span class="comment">  */</span>
<a name="l00455"></a>00455 
<a name="l00456"></a>00456 <span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span>
<a name="l00457"></a>00457 <span class="preprocessor"></span><span class="comment">/** @defgroup TIM_LL_EC_BREAK_ENABLE Break Enable</span>
<a name="l00458"></a>00458 <span class="comment">  * @{</span>
<a name="l00459"></a>00459 <span class="comment">  */</span>
<a name="l00460"></a><a class="code" href="group__TIM__LL__EC__BREAK__ENABLE.html#gaf50e449d6e25d11b7fe4c71a5db8c9fe">00460</a> <span class="preprocessor">#define LL_TIM_BREAK_DISABLE            0x00000000U             </span><span class="comment">/*!&lt; Break function disabled */</span>
<a name="l00461"></a><a class="code" href="group__TIM__LL__EC__BREAK__ENABLE.html#ga04a9fcce5cb6c439cb18d1720e7fb81a">00461</a> <span class="preprocessor">#define LL_TIM_BREAK_ENABLE             TIM_BDTR_BKE            </span><span class="comment">/*!&lt; Break function enabled */</span>
<a name="l00462"></a>00462 <span class="comment">/**</span>
<a name="l00463"></a>00463 <span class="comment">  * @}</span>
<a name="l00464"></a>00464 <span class="comment">  */</span>
<a name="l00465"></a>00465 <span class="comment"></span>
<a name="l00466"></a>00466 <span class="comment">/** @defgroup TIM_LL_EC_AUTOMATICOUTPUT_ENABLE Automatic output enable</span>
<a name="l00467"></a>00467 <span class="comment">  * @{</span>
<a name="l00468"></a>00468 <span class="comment">  */</span>
<a name="l00469"></a><a class="code" href="group__TIM__LL__EC__AUTOMATICOUTPUT__ENABLE.html#ga63e74ce7ee9edbe888074d1785a64708">00469</a> <span class="preprocessor">#define LL_TIM_AUTOMATICOUTPUT_DISABLE         0x00000000U             </span><span class="comment">/*!&lt; MOE can be set only by software */</span>
<a name="l00470"></a><a class="code" href="group__TIM__LL__EC__AUTOMATICOUTPUT__ENABLE.html#ga09c342d0a419f6173877d9126a377045">00470</a> <span class="preprocessor">#define LL_TIM_AUTOMATICOUTPUT_ENABLE          TIM_BDTR_AOE            </span><span class="comment">/*!&lt; MOE can be set by software or automatically at the next update event */</span>
<a name="l00471"></a>00471 <span class="comment">/**</span>
<a name="l00472"></a>00472 <span class="comment">  * @}</span>
<a name="l00473"></a>00473 <span class="comment">  */</span>
<a name="l00474"></a>00474 <span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span>
<a name="l00475"></a>00475 <span class="comment"></span>
<a name="l00476"></a>00476 <span class="comment">/** @defgroup TIM_LL_EC_IT IT Defines</span>
<a name="l00477"></a>00477 <span class="comment">  * @brief    IT defines which can be used with LL_TIM_ReadReg and  LL_TIM_WriteReg functions.</span>
<a name="l00478"></a>00478 <span class="comment">  * @{</span>
<a name="l00479"></a>00479 <span class="comment">  */</span>
<a name="l00480"></a><a class="code" href="group__TIM__LL__EC__IT.html#ga74373c30453d3cce2ff7546ec802f2a2">00480</a> <span class="preprocessor">#define LL_TIM_DIER_UIE                        TIM_DIER_UIE         </span><span class="comment">/*!&lt; Update interrupt enable */</span>
<a name="l00481"></a><a class="code" href="group__TIM__LL__EC__IT.html#ga0dbb12094d49f15f91ca08351c8fc58f">00481</a> <span class="preprocessor">#define LL_TIM_DIER_CC1IE                      TIM_DIER_CC1IE       </span><span class="comment">/*!&lt; Capture/compare 1 interrupt enable */</span>
<a name="l00482"></a><a class="code" href="group__TIM__LL__EC__IT.html#ga7883dfbe0c0602bb66b2628be49a7acb">00482</a> <span class="preprocessor">#define LL_TIM_DIER_CC2IE                      TIM_DIER_CC2IE       </span><span class="comment">/*!&lt; Capture/compare 2 interrupt enable */</span>
<a name="l00483"></a><a class="code" href="group__TIM__LL__EC__IT.html#ga8c34c142ae40544b3c5bd6a925c57170">00483</a> <span class="preprocessor">#define LL_TIM_DIER_CC3IE                      TIM_DIER_CC3IE       </span><span class="comment">/*!&lt; Capture/compare 3 interrupt enable */</span>
<a name="l00484"></a><a class="code" href="group__TIM__LL__EC__IT.html#gaf03d9d07d418d6a10bdacb2c4b89bcf3">00484</a> <span class="preprocessor">#define LL_TIM_DIER_CC4IE                      TIM_DIER_CC4IE       </span><span class="comment">/*!&lt; Capture/compare 4 interrupt enable */</span>
<a name="l00485"></a><a class="code" href="group__TIM__LL__EC__IT.html#ga8b29ecfcb490c7e9a2233cd58b43d52c">00485</a> <span class="preprocessor">#define LL_TIM_DIER_COMIE                      TIM_DIER_COMIE       </span><span class="comment">/*!&lt; COM interrupt enable */</span>
<a name="l00486"></a><a class="code" href="group__TIM__LL__EC__IT.html#ga398d4c5805875ddfda5796dd1bc8fdf4">00486</a> <span class="preprocessor">#define LL_TIM_DIER_TIE                        TIM_DIER_TIE         </span><span class="comment">/*!&lt; Trigger interrupt enable */</span>
<a name="l00487"></a><a class="code" href="group__TIM__LL__EC__IT.html#gaff7e2e05f470b8a1d030c67c810c83c4">00487</a> <span class="preprocessor">#define LL_TIM_DIER_BIE                        TIM_DIER_BIE         </span><span class="comment">/*!&lt; Break interrupt enable */</span>
<a name="l00488"></a>00488 <span class="comment">/**</span>
<a name="l00489"></a>00489 <span class="comment">  * @}</span>
<a name="l00490"></a>00490 <span class="comment">  */</span>
<a name="l00491"></a>00491 <span class="comment"></span>
<a name="l00492"></a>00492 <span class="comment">/** @defgroup TIM_LL_EC_UPDATESOURCE Update Source</span>
<a name="l00493"></a>00493 <span class="comment">  * @{</span>
<a name="l00494"></a>00494 <span class="comment">  */</span>
<a name="l00495"></a><a class="code" href="group__TIM__LL__EC__UPDATESOURCE.html#gae4aa843d4552fb0f236b7db08c3dd226">00495</a> <span class="preprocessor">#define LL_TIM_UPDATESOURCE_REGULAR            0x00000000U          </span><span class="comment">/*!&lt; Counter overflow/underflow, Setting the UG bit or Update generation through the slave mode controller generates an update request */</span>
<a name="l00496"></a><a class="code" href="group__TIM__LL__EC__UPDATESOURCE.html#ga5abee0ec68dffa49ac6c77c1f531b32b">00496</a> <span class="preprocessor">#define LL_TIM_UPDATESOURCE_COUNTER            TIM_CR1_URS          </span><span class="comment">/*!&lt; Only counter overflow/underflow generates an update request */</span>
<a name="l00497"></a>00497 <span class="comment">/**</span>
<a name="l00498"></a>00498 <span class="comment">  * @}</span>
<a name="l00499"></a>00499 <span class="comment">  */</span>
<a name="l00500"></a>00500 <span class="comment"></span>
<a name="l00501"></a>00501 <span class="comment">/** @defgroup TIM_LL_EC_ONEPULSEMODE One Pulse Mode</span>
<a name="l00502"></a>00502 <span class="comment">  * @{</span>
<a name="l00503"></a>00503 <span class="comment">  */</span>
<a name="l00504"></a><a class="code" href="group__TIM__LL__EC__ONEPULSEMODE.html#ga057656f9edd7b5ecded37ef39804c0ae">00504</a> <span class="preprocessor">#define LL_TIM_ONEPULSEMODE_SINGLE             TIM_CR1_OPM          </span><span class="comment">/*!&lt; Counter is not stopped at update event */</span>
<a name="l00505"></a><a class="code" href="group__TIM__LL__EC__ONEPULSEMODE.html#gaac90aa4741830726bbd03bfc384f19e7">00505</a> <span class="preprocessor">#define LL_TIM_ONEPULSEMODE_REPETITIVE         0x00000000U          </span><span class="comment">/*!&lt; Counter stops counting at the next update event */</span>
<a name="l00506"></a>00506 <span class="comment">/**</span>
<a name="l00507"></a>00507 <span class="comment">  * @}</span>
<a name="l00508"></a>00508 <span class="comment">  */</span>
<a name="l00509"></a>00509 <span class="comment"></span>
<a name="l00510"></a>00510 <span class="comment">/** @defgroup TIM_LL_EC_COUNTERMODE Counter Mode</span>
<a name="l00511"></a>00511 <span class="comment">  * @{</span>
<a name="l00512"></a>00512 <span class="comment">  */</span>
<a name="l00513"></a><a class="code" href="group__TIM__LL__EC__COUNTERMODE.html#ga5fdd1a8fc7b73247181eae22ae206957">00513</a> <span class="preprocessor">#define LL_TIM_COUNTERMODE_UP                  0x00000000U          </span><span class="comment">/*!&lt;Counter used as upcounter */</span>
<a name="l00514"></a><a class="code" href="group__TIM__LL__EC__COUNTERMODE.html#ga1008b11b05c52249c5e7cd5cd4432161">00514</a> <span class="preprocessor">#define LL_TIM_COUNTERMODE_DOWN                TIM_CR1_DIR          </span><span class="comment">/*!&lt; Counter used as downcounter */</span>
<a name="l00515"></a><a class="code" href="group__TIM__LL__EC__COUNTERMODE.html#gac2f6182e1185e2b330304b15d0e42d73">00515</a> <span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_UP           TIM_CR1_CMS_0        </span><span class="comment">/*!&lt; The counter counts up and down alternatively. Output compare interrupt flags of output channels  are set only when the counter is counting down. */</span>
<a name="l00516"></a><a class="code" href="group__TIM__LL__EC__COUNTERMODE.html#gae3351ab3b15b8ffe030c24887c463e30">00516</a> <span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_DOWN         TIM_CR1_CMS_1        </span><span class="comment">/*!&lt;The counter counts up and down alternatively. Output compare interrupt flags of output channels  are set only when the counter is counting up */</span>
<a name="l00517"></a><a class="code" href="group__TIM__LL__EC__COUNTERMODE.html#ga5071a9fd57f51c2df5747023b829d7c1">00517</a> <span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_UP_DOWN      TIM_CR1_CMS          </span><span class="comment">/*!&lt; The counter counts up and down alternatively. Output compare interrupt flags of output channels  are set only when the counter is counting up or down. */</span>
<a name="l00518"></a>00518 <span class="comment">/**</span>
<a name="l00519"></a>00519 <span class="comment">  * @}</span>
<a name="l00520"></a>00520 <span class="comment">  */</span>
<a name="l00521"></a>00521 <span class="comment"></span>
<a name="l00522"></a>00522 <span class="comment">/** @defgroup TIM_LL_EC_CLOCKDIVISION Clock Division</span>
<a name="l00523"></a>00523 <span class="comment">  * @{</span>
<a name="l00524"></a>00524 <span class="comment">  */</span>
<a name="l00525"></a><a class="code" href="group__TIM__LL__EC__CLOCKDIVISION.html#ga914b25d169753402e0d1829e79d85c89">00525</a> <span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV1              0x00000000U          </span><span class="comment">/*!&lt; tDTS=tCK_INT */</span>
<a name="l00526"></a><a class="code" href="group__TIM__LL__EC__CLOCKDIVISION.html#ga7e4700c12152a559576e41a64d57b9ce">00526</a> <span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV2              TIM_CR1_CKD_0        </span><span class="comment">/*!&lt; tDTS=2*tCK_INT */</span>
<a name="l00527"></a><a class="code" href="group__TIM__LL__EC__CLOCKDIVISION.html#ga5c8aa6a57ae074e877da7e782cb5778e">00527</a> <span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV4              TIM_CR1_CKD_1        </span><span class="comment">/*!&lt; tDTS=4*tCK_INT */</span>
<a name="l00528"></a>00528 <span class="comment">/**</span>
<a name="l00529"></a>00529 <span class="comment">  * @}</span>
<a name="l00530"></a>00530 <span class="comment">  */</span>
<a name="l00531"></a>00531 <span class="comment"></span>
<a name="l00532"></a>00532 <span class="comment">/** @defgroup TIM_LL_EC_COUNTERDIRECTION Counter Direction</span>
<a name="l00533"></a>00533 <span class="comment">  * @{</span>
<a name="l00534"></a>00534 <span class="comment">  */</span>
<a name="l00535"></a><a class="code" href="group__TIM__LL__EC__COUNTERDIRECTION.html#ga6d2b912417891b762910be87a9e78ff3">00535</a> <span class="preprocessor">#define LL_TIM_COUNTERDIRECTION_UP             0x00000000U          </span><span class="comment">/*!&lt; Timer counter counts up */</span>
<a name="l00536"></a><a class="code" href="group__TIM__LL__EC__COUNTERDIRECTION.html#gaeddb5835c29c3c1433c9cfa6dba0865a">00536</a> <span class="preprocessor">#define LL_TIM_COUNTERDIRECTION_DOWN           TIM_CR1_DIR          </span><span class="comment">/*!&lt; Timer counter counts down */</span>
<a name="l00537"></a>00537 <span class="comment">/**</span>
<a name="l00538"></a>00538 <span class="comment">  * @}</span>
<a name="l00539"></a>00539 <span class="comment">  */</span>
<a name="l00540"></a>00540 <span class="comment"></span>
<a name="l00541"></a>00541 <span class="comment">/** @defgroup TIM_LL_EC_CCUPDATESOURCE Capture Compare  Update Source</span>
<a name="l00542"></a>00542 <span class="comment">  * @{</span>
<a name="l00543"></a>00543 <span class="comment">  */</span>
<a name="l00544"></a><a class="code" href="group__TIM__LL__EC__CCUPDATESOURCE.html#gab7d643b7f5467b0405f6f370ab6f8b53">00544</a> <span class="preprocessor">#define LL_TIM_CCUPDATESOURCE_COMG_ONLY        0x00000000U          </span><span class="comment">/*!&lt; Capture/compare control bits are updated by setting the COMG bit only */</span>
<a name="l00545"></a><a class="code" href="group__TIM__LL__EC__CCUPDATESOURCE.html#ga261400685040e49a974259c19b3b8b7b">00545</a> <span class="preprocessor">#define LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI    TIM_CR2_CCUS         </span><span class="comment">/*!&lt; Capture/compare control bits are updated by setting the COMG bit or when a rising edge occurs on trigger input (TRGI) */</span>
<a name="l00546"></a>00546 <span class="comment">/**</span>
<a name="l00547"></a>00547 <span class="comment">  * @}</span>
<a name="l00548"></a>00548 <span class="comment">  */</span>
<a name="l00549"></a>00549 <span class="comment"></span>
<a name="l00550"></a>00550 <span class="comment">/** @defgroup TIM_LL_EC_CCDMAREQUEST Capture Compare DMA Request</span>
<a name="l00551"></a>00551 <span class="comment">  * @{</span>
<a name="l00552"></a>00552 <span class="comment">  */</span>
<a name="l00553"></a><a class="code" href="group__TIM__LL__EC__CCDMAREQUEST.html#ga2bb472bdc25c43bcf09f23a148916dd6">00553</a> <span class="preprocessor">#define LL_TIM_CCDMAREQUEST_CC                 0x00000000U          </span><span class="comment">/*!&lt; CCx DMA request sent when CCx event occurs */</span>
<a name="l00554"></a><a class="code" href="group__TIM__LL__EC__CCDMAREQUEST.html#ga183897b6711ec9dafd60179b4096d6c1">00554</a> <span class="preprocessor">#define LL_TIM_CCDMAREQUEST_UPDATE             TIM_CR2_CCDS         </span><span class="comment">/*!&lt; CCx DMA requests sent when update event occurs */</span>
<a name="l00555"></a>00555 <span class="comment">/**</span>
<a name="l00556"></a>00556 <span class="comment">  * @}</span>
<a name="l00557"></a>00557 <span class="comment">  */</span>
<a name="l00558"></a>00558 <span class="comment"></span>
<a name="l00559"></a>00559 <span class="comment">/** @defgroup TIM_LL_EC_LOCKLEVEL Lock Level</span>
<a name="l00560"></a>00560 <span class="comment">  * @{</span>
<a name="l00561"></a>00561 <span class="comment">  */</span>
<a name="l00562"></a><a class="code" href="group__TIM__LL__EC__LOCKLEVEL.html#gaffd2047c17196fdd5d2f8c425382e769">00562</a> <span class="preprocessor">#define LL_TIM_LOCKLEVEL_OFF                   0x00000000U          </span><span class="comment">/*!&lt; LOCK OFF - No bit is write protected */</span>
<a name="l00563"></a><a class="code" href="group__TIM__LL__EC__LOCKLEVEL.html#ga7cacb5ca356f333d85578dbbe9a69525">00563</a> <span class="preprocessor">#define LL_TIM_LOCKLEVEL_1                     TIM_BDTR_LOCK_0      </span><span class="comment">/*!&lt; LOCK Level 1 */</span>
<a name="l00564"></a><a class="code" href="group__TIM__LL__EC__LOCKLEVEL.html#gafaa94d471db881aabe73401c623c99d0">00564</a> <span class="preprocessor">#define LL_TIM_LOCKLEVEL_2                     TIM_BDTR_LOCK_1      </span><span class="comment">/*!&lt; LOCK Level 2 */</span>
<a name="l00565"></a><a class="code" href="group__TIM__LL__EC__LOCKLEVEL.html#ga863684f245aaca09fdcce48bdd886f92">00565</a> <span class="preprocessor">#define LL_TIM_LOCKLEVEL_3                     TIM_BDTR_LOCK        </span><span class="comment">/*!&lt; LOCK Level 3 */</span>
<a name="l00566"></a>00566 <span class="comment">/**</span>
<a name="l00567"></a>00567 <span class="comment">  * @}</span>
<a name="l00568"></a>00568 <span class="comment">  */</span>
<a name="l00569"></a>00569 <span class="comment"></span>
<a name="l00570"></a>00570 <span class="comment">/** @defgroup TIM_LL_EC_CHANNEL Channel</span>
<a name="l00571"></a>00571 <span class="comment">  * @{</span>
<a name="l00572"></a>00572 <span class="comment">  */</span>
<a name="l00573"></a><a class="code" href="group__TIM__LL__EC__CHANNEL.html#ga2ad16c31e3393406636330fe77cba4ef">00573</a> <span class="preprocessor">#define LL_TIM_CHANNEL_CH1                     TIM_CCER_CC1E     </span><span class="comment">/*!&lt; Timer input/output channel 1 */</span>
<a name="l00574"></a><a class="code" href="group__TIM__LL__EC__CHANNEL.html#ga0e15974f67b104fcf0fbdee24586adff">00574</a> <span class="preprocessor">#define LL_TIM_CHANNEL_CH1N                    TIM_CCER_CC1NE    </span><span class="comment">/*!&lt; Timer complementary output channel 1 */</span>
<a name="l00575"></a><a class="code" href="group__TIM__LL__EC__CHANNEL.html#gab221d65fd739904ab6f87a6b4517b37f">00575</a> <span class="preprocessor">#define LL_TIM_CHANNEL_CH2                     TIM_CCER_CC2E     </span><span class="comment">/*!&lt; Timer input/output channel 2 */</span>
<a name="l00576"></a><a class="code" href="group__TIM__LL__EC__CHANNEL.html#ga36f6aea9df37644409132aa706c39166">00576</a> <span class="preprocessor">#define LL_TIM_CHANNEL_CH2N                    TIM_CCER_CC2NE    </span><span class="comment">/*!&lt; Timer complementary output channel 2 */</span>
<a name="l00577"></a><a class="code" href="group__TIM__LL__EC__CHANNEL.html#gadf8976549b99e72752e4d514c2057cdc">00577</a> <span class="preprocessor">#define LL_TIM_CHANNEL_CH3                     TIM_CCER_CC3E     </span><span class="comment">/*!&lt; Timer input/output channel 3 */</span>
<a name="l00578"></a><a class="code" href="group__TIM__LL__EC__CHANNEL.html#ga5aa659f907e989e5eb1e1e675193c488">00578</a> <span class="preprocessor">#define LL_TIM_CHANNEL_CH3N                    TIM_CCER_CC3NE    </span><span class="comment">/*!&lt; Timer complementary output channel 3 */</span>
<a name="l00579"></a><a class="code" href="group__TIM__LL__EC__CHANNEL.html#gaa7115ab12c4d454ca49bfed657fc4dd5">00579</a> <span class="preprocessor">#define LL_TIM_CHANNEL_CH4                     TIM_CCER_CC4E     </span><span class="comment">/*!&lt; Timer input/output channel 4 */</span>
<a name="l00580"></a>00580 <span class="comment">/**</span>
<a name="l00581"></a>00581 <span class="comment">  * @}</span>
<a name="l00582"></a>00582 <span class="comment">  */</span>
<a name="l00583"></a>00583 
<a name="l00584"></a>00584 <span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span>
<a name="l00585"></a>00585 <span class="preprocessor"></span><span class="comment">/** @defgroup TIM_LL_EC_OCSTATE Output Configuration State</span>
<a name="l00586"></a>00586 <span class="comment">  * @{</span>
<a name="l00587"></a>00587 <span class="comment">  */</span>
<a name="l00588"></a><a class="code" href="group__TIM__LL__EC__OCSTATE.html#ga733ac3645898189b754dbf4776f8a20c">00588</a> <span class="preprocessor">#define LL_TIM_OCSTATE_DISABLE                 0x00000000U             </span><span class="comment">/*!&lt; OCx is not active */</span>
<a name="l00589"></a><a class="code" href="group__TIM__LL__EC__OCSTATE.html#gaeaea5bae1e07e5e038a88b9ce5ed1978">00589</a> <span class="preprocessor">#define LL_TIM_OCSTATE_ENABLE                  TIM_CCER_CC1E           </span><span class="comment">/*!&lt; OCx signal is output on the corresponding output pin */</span>
<a name="l00590"></a>00590 <span class="comment">/**</span>
<a name="l00591"></a>00591 <span class="comment">  * @}</span>
<a name="l00592"></a>00592 <span class="comment">  */</span>
<a name="l00593"></a>00593 <span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span>
<a name="l00594"></a>00594 <span class="comment"></span>
<a name="l00595"></a>00595 <span class="comment">/** @defgroup TIM_LL_EC_OCMODE Output Configuration Mode</span>
<a name="l00596"></a>00596 <span class="comment">  * @{</span>
<a name="l00597"></a>00597 <span class="comment">  */</span>
<a name="l00598"></a><a class="code" href="group__TIM__LL__EC__OCMODE.html#ga62941831706d93d1129b0c80fa0c37fa">00598</a> <span class="preprocessor">#define LL_TIM_OCMODE_FROZEN                   0x00000000U                                              </span><span class="comment">/*!&lt;The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the output channel level */</span>
<a name="l00599"></a><a class="code" href="group__TIM__LL__EC__OCMODE.html#ga41fb573824d90e6b101e7a195110b542">00599</a> <span class="preprocessor">#define LL_TIM_OCMODE_ACTIVE                   TIM_CCMR1_OC1M_0                                         </span><span class="comment">/*!&lt;OCyREF is forced high on compare match*/</span>
<a name="l00600"></a><a class="code" href="group__TIM__LL__EC__OCMODE.html#ga556eef0b2487f0de80220259900ba2e9">00600</a> <span class="preprocessor">#define LL_TIM_OCMODE_INACTIVE                 TIM_CCMR1_OC1M_1                                         </span><span class="comment">/*!&lt;OCyREF is forced low on compare match*/</span>
<a name="l00601"></a><a class="code" href="group__TIM__LL__EC__OCMODE.html#gaa0ba947d422ad9052d5deb7a04eca930">00601</a> <span class="preprocessor">#define LL_TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)                    </span><span class="comment">/*!&lt;OCyREF toggles on compare match*/</span>
<a name="l00602"></a><a class="code" href="group__TIM__LL__EC__OCMODE.html#gad2ea7daa329b6493d70ebe7a31329f13">00602</a> <span class="preprocessor">#define LL_TIM_OCMODE_FORCED_INACTIVE          TIM_CCMR1_OC1M_2                                         </span><span class="comment">/*!&lt;OCyREF is forced low*/</span>
<a name="l00603"></a><a class="code" href="group__TIM__LL__EC__OCMODE.html#ga0111925f04ac20b809bd09783f8556e6">00603</a> <span class="preprocessor">#define LL_TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)                    </span><span class="comment">/*!&lt;OCyREF is forced high*/</span>
<a name="l00604"></a><a class="code" href="group__TIM__LL__EC__OCMODE.html#gabe44eaa519d37ad2e2a8d34958770342">00604</a> <span class="preprocessor">#define LL_TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)                    </span><span class="comment">/*!&lt;In upcounting, channel y is active as long as TIMx_CNT&lt;TIMx_CCRy else inactive.  In downcounting, channel y is inactive as long as TIMx_CNT&gt;TIMx_CCRy else active.*/</span>
<a name="l00605"></a><a class="code" href="group__TIM__LL__EC__OCMODE.html#ga6b8870cec5b9a6017c7cc90b6689849b">00605</a> <span class="preprocessor">#define LL_TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) </span><span class="comment">/*!&lt;In upcounting, channel y is inactive as long as TIMx_CNT&lt;TIMx_CCRy else active.  In downcounting, channel y is active as long as TIMx_CNT&gt;TIMx_CCRy else inactive*/</span>
<a name="l00606"></a>00606 <span class="comment">/**</span>
<a name="l00607"></a>00607 <span class="comment">  * @}</span>
<a name="l00608"></a>00608 <span class="comment">  */</span>
<a name="l00609"></a>00609 <span class="comment"></span>
<a name="l00610"></a>00610 <span class="comment">/** @defgroup TIM_LL_EC_OCPOLARITY Output Configuration Polarity</span>
<a name="l00611"></a>00611 <span class="comment">  * @{</span>
<a name="l00612"></a>00612 <span class="comment">  */</span>
<a name="l00613"></a><a class="code" href="group__TIM__LL__EC__OCPOLARITY.html#ga4c0ff43cb0ca030d00e3c01d7c16d23f">00613</a> <span class="preprocessor">#define LL_TIM_OCPOLARITY_HIGH                 0x00000000U                 </span><span class="comment">/*!&lt; OCxactive high*/</span>
<a name="l00614"></a><a class="code" href="group__TIM__LL__EC__OCPOLARITY.html#gad56b67fbf892456b90fc2d9b471a41bf">00614</a> <span class="preprocessor">#define LL_TIM_OCPOLARITY_LOW                  TIM_CCER_CC1P               </span><span class="comment">/*!&lt; OCxactive low*/</span>
<a name="l00615"></a>00615 <span class="comment">/**</span>
<a name="l00616"></a>00616 <span class="comment">  * @}</span>
<a name="l00617"></a>00617 <span class="comment">  */</span>
<a name="l00618"></a>00618 <span class="comment"></span>
<a name="l00619"></a>00619 <span class="comment">/** @defgroup TIM_LL_EC_OCIDLESTATE Output Configuration Idle State</span>
<a name="l00620"></a>00620 <span class="comment">  * @{</span>
<a name="l00621"></a>00621 <span class="comment">  */</span>
<a name="l00622"></a><a class="code" href="group__TIM__LL__EC__OCIDLESTATE.html#ga6ff6412f9073ed56766fed0493ea18ea">00622</a> <span class="preprocessor">#define LL_TIM_OCIDLESTATE_LOW                 0x00000000U             </span><span class="comment">/*!&lt;OCx=0 (after a dead-time if OC is implemented) when MOE=0*/</span>
<a name="l00623"></a><a class="code" href="group__TIM__LL__EC__OCIDLESTATE.html#ga1728aaeec63bb1bfea79c0ad0bac1030">00623</a> <span class="preprocessor">#define LL_TIM_OCIDLESTATE_HIGH                TIM_CR2_OIS1            </span><span class="comment">/*!&lt;OCx=1 (after a dead-time if OC is implemented) when MOE=0*/</span>
<a name="l00624"></a>00624 <span class="comment">/**</span>
<a name="l00625"></a>00625 <span class="comment">  * @}</span>
<a name="l00626"></a>00626 <span class="comment">  */</span>
<a name="l00627"></a>00627 
<a name="l00628"></a>00628 <span class="comment"></span>
<a name="l00629"></a>00629 <span class="comment">/** @defgroup TIM_LL_EC_ACTIVEINPUT Active Input Selection</span>
<a name="l00630"></a>00630 <span class="comment">  * @{</span>
<a name="l00631"></a>00631 <span class="comment">  */</span>
<a name="l00632"></a><a class="code" href="group__TIM__LL__EC__ACTIVEINPUT.html#ga7a44d92c36522fe4c7a0479b5e64cb82">00632</a> <span class="preprocessor">#define LL_TIM_ACTIVEINPUT_DIRECTTI            (TIM_CCMR1_CC1S_0 &lt;&lt; 16U) </span><span class="comment">/*!&lt; ICx is mapped on TIx */</span>
<a name="l00633"></a><a class="code" href="group__TIM__LL__EC__ACTIVEINPUT.html#gae0aec89ad6951702d6d6cc61f062342d">00633</a> <span class="preprocessor">#define LL_TIM_ACTIVEINPUT_INDIRECTTI          (TIM_CCMR1_CC1S_1 &lt;&lt; 16U) </span><span class="comment">/*!&lt; ICx is mapped on TIy */</span>
<a name="l00634"></a><a class="code" href="group__TIM__LL__EC__ACTIVEINPUT.html#ga2eb6fb2d293d52db606704d9c30cbfbb">00634</a> <span class="preprocessor">#define LL_TIM_ACTIVEINPUT_TRC                 (TIM_CCMR1_CC1S &lt;&lt; 16U)   </span><span class="comment">/*!&lt; ICx is mapped on TRC */</span>
<a name="l00635"></a>00635 <span class="comment">/**</span>
<a name="l00636"></a>00636 <span class="comment">  * @}</span>
<a name="l00637"></a>00637 <span class="comment">  */</span>
<a name="l00638"></a>00638 <span class="comment"></span>
<a name="l00639"></a>00639 <span class="comment">/** @defgroup TIM_LL_EC_ICPSC Input Configuration Prescaler</span>
<a name="l00640"></a>00640 <span class="comment">  * @{</span>
<a name="l00641"></a>00641 <span class="comment">  */</span>
<a name="l00642"></a><a class="code" href="group__TIM__LL__EC__ICPSC.html#ga98ffdcf7fa6382eb767429e111d8748c">00642</a> <span class="preprocessor">#define LL_TIM_ICPSC_DIV1                      0x00000000U                    </span><span class="comment">/*!&lt; No prescaler, capture is done each time an edge is detected on the capture input */</span>
<a name="l00643"></a><a class="code" href="group__TIM__LL__EC__ICPSC.html#ga433e87287a9ff11fcc9445194d60d495">00643</a> <span class="preprocessor">#define LL_TIM_ICPSC_DIV2                      (TIM_CCMR1_IC1PSC_0 &lt;&lt; 16U)    </span><span class="comment">/*!&lt; Capture is done once every 2 events */</span>
<a name="l00644"></a><a class="code" href="group__TIM__LL__EC__ICPSC.html#ga2ac1e24ce12b4b343419be2477e5af71">00644</a> <span class="preprocessor">#define LL_TIM_ICPSC_DIV4                      (TIM_CCMR1_IC1PSC_1 &lt;&lt; 16U)    </span><span class="comment">/*!&lt; Capture is done once every 4 events */</span>
<a name="l00645"></a><a class="code" href="group__TIM__LL__EC__ICPSC.html#ga589d59bbc509569823b2935f0764d36f">00645</a> <span class="preprocessor">#define LL_TIM_ICPSC_DIV8                      (TIM_CCMR1_IC1PSC &lt;&lt; 16U)      </span><span class="comment">/*!&lt; Capture is done once every 8 events */</span>
<a name="l00646"></a>00646 <span class="comment">/**</span>
<a name="l00647"></a>00647 <span class="comment">  * @}</span>
<a name="l00648"></a>00648 <span class="comment">  */</span>
<a name="l00649"></a>00649 <span class="comment"></span>
<a name="l00650"></a>00650 <span class="comment">/** @defgroup TIM_LL_EC_IC_FILTER Input Configuration Filter</span>
<a name="l00651"></a>00651 <span class="comment">  * @{</span>
<a name="l00652"></a>00652 <span class="comment">  */</span>
<a name="l00653"></a><a class="code" href="group__TIM__LL__EC__IC__FILTER.html#ga1f0bf45dca8110ede79d2640beb47f36">00653</a> <span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1                 0x00000000U                                                        </span><span class="comment">/*!&lt; No filter, sampling is done at fDTS */</span>
<a name="l00654"></a><a class="code" href="group__TIM__LL__EC__IC__FILTER.html#ga8c5e78b447e6c08827578c28db2adac4">00654</a> <span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N2              (TIM_CCMR1_IC1F_0 &lt;&lt; 16U)                                          </span><span class="comment">/*!&lt; fSAMPLING=fCK_INT, N=2 */</span>
<a name="l00655"></a><a class="code" href="group__TIM__LL__EC__IC__FILTER.html#ga12d5b1b71ac286d2373ba860b8197b78">00655</a> <span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N4              (TIM_CCMR1_IC1F_1 &lt;&lt; 16U)                                          </span><span class="comment">/*!&lt; fSAMPLING=fCK_INT, N=4 */</span>
<a name="l00656"></a><a class="code" href="group__TIM__LL__EC__IC__FILTER.html#gaaba1aa28b6f057891cdc6f29f3f0374f">00656</a> <span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N8              ((TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span><span class="comment">/*!&lt; fSAMPLING=fCK_INT, N=8 */</span>
<a name="l00657"></a><a class="code" href="group__TIM__LL__EC__IC__FILTER.html#gaa0c181aa7bf3004e2ebb6f4e4dec1d5c">00657</a> <span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV2_N6              (TIM_CCMR1_IC1F_2 &lt;&lt; 16U)                                          </span><span class="comment">/*!&lt; fSAMPLING=fDTS/2, N=6 */</span>
<a name="l00658"></a><a class="code" href="group__TIM__LL__EC__IC__FILTER.html#gadff8ff5f444ff560c965b72eddb3d34b">00658</a> <span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV2_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span><span class="comment">/*!&lt; fSAMPLING=fDTS/2, N=8 */</span>
<a name="l00659"></a><a class="code" href="group__TIM__LL__EC__IC__FILTER.html#ga4b894b4ffb6be9ba7e629568cc3ca322">00659</a> <span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV4_N6              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)                     </span><span class="comment">/*!&lt; fSAMPLING=fDTS/4, N=6 */</span>
<a name="l00660"></a><a class="code" href="group__TIM__LL__EC__IC__FILTER.html#gaa2cf0730b111a305cf9686e46d2b1dc1">00660</a> <span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV4_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span><span class="comment">/*!&lt; fSAMPLING=fDTS/4, N=8 */</span>
<a name="l00661"></a><a class="code" href="group__TIM__LL__EC__IC__FILTER.html#gacf05c04f9462b7fba33adc0551b37d3d">00661</a> <span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV8_N6              (TIM_CCMR1_IC1F_3 &lt;&lt; 16U)                                          </span><span class="comment">/*!&lt; fSAMPLING=fDTS/8, N=6 */</span>
<a name="l00662"></a><a class="code" href="group__TIM__LL__EC__IC__FILTER.html#ga31bac72a0e847685bf541d7ab4860b0e">00662</a> <span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV8_N8              ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span><span class="comment">/*!&lt; fSAMPLING=fDTS/8, N=8 */</span>
<a name="l00663"></a><a class="code" href="group__TIM__LL__EC__IC__FILTER.html#gab54f8c24350bb59e2883697f3a4873a3">00663</a> <span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)                     </span><span class="comment">/*!&lt; fSAMPLING=fDTS/16, N=5 */</span>
<a name="l00664"></a><a class="code" href="group__TIM__LL__EC__IC__FILTER.html#ga28dcca3d8594d3a0c203c1154b457e3b">00664</a> <span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span><span class="comment">/*!&lt; fSAMPLING=fDTS/16, N=6 */</span>
<a name="l00665"></a><a class="code" href="group__TIM__LL__EC__IC__FILTER.html#ga363234c583648de0a5541a1553f6b811">00665</a> <span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N8             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2) &lt;&lt; 16U)                     </span><span class="comment">/*!&lt; fSAMPLING=fDTS/16, N=8 */</span>
<a name="l00666"></a><a class="code" href="group__TIM__LL__EC__IC__FILTER.html#gaa6dc8a3cefe81c457d920526fc618f46">00666</a> <span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span><span class="comment">/*!&lt; fSAMPLING=fDTS/32, N=5 */</span>
<a name="l00667"></a><a class="code" href="group__TIM__LL__EC__IC__FILTER.html#ga541a313493b9a46c766d152589ed1d85">00667</a> <span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)  </span><span class="comment">/*!&lt; fSAMPLING=fDTS/32, N=6 */</span>
<a name="l00668"></a><a class="code" href="group__TIM__LL__EC__IC__FILTER.html#gae0c3085f9207916b5895f9fb2f6b4f81">00668</a> <span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N8             (TIM_CCMR1_IC1F &lt;&lt; 16U)                                            </span><span class="comment">/*!&lt; fSAMPLING=fDTS/32, N=8 */</span>
<a name="l00669"></a>00669 <span class="comment">/**</span>
<a name="l00670"></a>00670 <span class="comment">  * @}</span>
<a name="l00671"></a>00671 <span class="comment">  */</span>
<a name="l00672"></a>00672 <span class="comment"></span>
<a name="l00673"></a>00673 <span class="comment">/** @defgroup TIM_LL_EC_IC_POLARITY Input Configuration Polarity</span>
<a name="l00674"></a>00674 <span class="comment">  * @{</span>
<a name="l00675"></a>00675 <span class="comment">  */</span>
<a name="l00676"></a><a class="code" href="group__TIM__LL__EC__IC__POLARITY.html#ga322254600473466ffc0eb1583e1d8c32">00676</a> <span class="preprocessor">#define LL_TIM_IC_POLARITY_RISING              0x00000000U                      </span><span class="comment">/*!&lt; The circuit is sensitive to TIxFP1 rising edge, TIxFP1 is not inverted */</span>
<a name="l00677"></a><a class="code" href="group__TIM__LL__EC__IC__POLARITY.html#ga92e516debfdb351a755d1c60fb7a3d1b">00677</a> <span class="preprocessor">#define LL_TIM_IC_POLARITY_FALLING             TIM_CCER_CC1P                    </span><span class="comment">/*!&lt; The circuit is sensitive to TIxFP1 falling edge, TIxFP1 is inverted */</span>
<a name="l00678"></a>00678 <span class="comment">/**</span>
<a name="l00679"></a>00679 <span class="comment">  * @}</span>
<a name="l00680"></a>00680 <span class="comment">  */</span>
<a name="l00681"></a>00681 <span class="comment"></span>
<a name="l00682"></a>00682 <span class="comment">/** @defgroup TIM_LL_EC_CLOCKSOURCE Clock Source</span>
<a name="l00683"></a>00683 <span class="comment">  * @{</span>
<a name="l00684"></a>00684 <span class="comment">  */</span>
<a name="l00685"></a><a class="code" href="group__TIM__LL__EC__CLOCKSOURCE.html#ga34ba7250239271a6c93becad4120238e">00685</a> <span class="preprocessor">#define LL_TIM_CLOCKSOURCE_INTERNAL            0x00000000U                                          </span><span class="comment">/*!&lt; The timer is clocked by the internal clock provided from the RCC */</span>
<a name="l00686"></a><a class="code" href="group__TIM__LL__EC__CLOCKSOURCE.html#ga1102d819dbc909c0385fc52e59d8351c">00686</a> <span class="preprocessor">#define LL_TIM_CLOCKSOURCE_EXT_MODE1           (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)   </span><span class="comment">/*!&lt; Counter counts at each rising or falling edge on a selected input*/</span>
<a name="l00687"></a><a class="code" href="group__TIM__LL__EC__CLOCKSOURCE.html#gabef610d877afae1dc3ee35aab48cace2">00687</a> <span class="preprocessor">#define LL_TIM_CLOCKSOURCE_EXT_MODE2           TIM_SMCR_ECE                                         </span><span class="comment">/*!&lt; Counter counts at each rising or falling edge on the external trigger input ETR */</span>
<a name="l00688"></a>00688 <span class="comment">/**</span>
<a name="l00689"></a>00689 <span class="comment">  * @}</span>
<a name="l00690"></a>00690 <span class="comment">  */</span>
<a name="l00691"></a>00691 <span class="comment"></span>
<a name="l00692"></a>00692 <span class="comment">/** @defgroup TIM_LL_EC_ENCODERMODE Encoder Mode</span>
<a name="l00693"></a>00693 <span class="comment">  * @{</span>
<a name="l00694"></a>00694 <span class="comment">  */</span>
<a name="l00695"></a><a class="code" href="group__TIM__LL__EC__ENCODERMODE.html#ga53eae08d0d51e104707f832355d05205">00695</a> <span class="preprocessor">#define LL_TIM_ENCODERMODE_X2_TI1                     TIM_SMCR_SMS_0                                                     </span><span class="comment">/*!&lt; Quadrature encoder mode 1, x2 mode - Counter counts up/down on TI1FP1 edge depending on TI2FP2 level */</span>
<a name="l00696"></a><a class="code" href="group__TIM__LL__EC__ENCODERMODE.html#gac504e4f0249be2881747041342787b99">00696</a> <span class="preprocessor">#define LL_TIM_ENCODERMODE_X2_TI2                     TIM_SMCR_SMS_1                                                     </span><span class="comment">/*!&lt; Quadrature encoder mode 2, x2 mode - Counter counts up/down on TI2FP2 edge depending on TI1FP1 level */</span>
<a name="l00697"></a><a class="code" href="group__TIM__LL__EC__ENCODERMODE.html#gaa1058ffe31211183d0680c32288d73fb">00697</a> <span class="preprocessor">#define LL_TIM_ENCODERMODE_X4_TI12                   (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)                                   </span><span class="comment">/*!&lt; Quadrature encoder mode 3, x4 mode - Counter counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input */</span>
<a name="l00698"></a>00698 <span class="comment">/**</span>
<a name="l00699"></a>00699 <span class="comment">  * @}</span>
<a name="l00700"></a>00700 <span class="comment">  */</span>
<a name="l00701"></a>00701 <span class="comment"></span>
<a name="l00702"></a>00702 <span class="comment">/** @defgroup TIM_LL_EC_TRGO Trigger Output</span>
<a name="l00703"></a>00703 <span class="comment">  * @{</span>
<a name="l00704"></a>00704 <span class="comment">  */</span>
<a name="l00705"></a><a class="code" href="group__TIM__LL__EC__TRGO.html#gaa10c26b0f05efc3ef38d8a5f0289e8f7">00705</a> <span class="preprocessor">#define LL_TIM_TRGO_RESET                      0x00000000U                                     </span><span class="comment">/*!&lt; UG bit from the TIMx_EGR register is used as trigger output */</span>
<a name="l00706"></a><a class="code" href="group__TIM__LL__EC__TRGO.html#ga94e2bc4e28ae8ff1ebc982831a8a4d15">00706</a> <span class="preprocessor">#define LL_TIM_TRGO_ENABLE                     TIM_CR2_MMS_0                                   </span><span class="comment">/*!&lt; Counter Enable signal (CNT_EN) is used as trigger output */</span>
<a name="l00707"></a><a class="code" href="group__TIM__LL__EC__TRGO.html#ga41786dd75a7b6b011be308c1c768b8db">00707</a> <span class="preprocessor">#define LL_TIM_TRGO_UPDATE                     TIM_CR2_MMS_1                                   </span><span class="comment">/*!&lt; Update event is used as trigger output */</span>
<a name="l00708"></a><a class="code" href="group__TIM__LL__EC__TRGO.html#ga62fc81fe69892117a9fed9d386e4049e">00708</a> <span class="preprocessor">#define LL_TIM_TRGO_CC1IF                      (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)                 </span><span class="comment">/*!&lt; CC1 capture or a compare match is used as trigger output */</span>
<a name="l00709"></a><a class="code" href="group__TIM__LL__EC__TRGO.html#ga2c9fcd1afd730ce4a2a66b86a2a8fd66">00709</a> <span class="preprocessor">#define LL_TIM_TRGO_OC1REF                     TIM_CR2_MMS_2                                   </span><span class="comment">/*!&lt; OC1REF signal is used as trigger output */</span>
<a name="l00710"></a><a class="code" href="group__TIM__LL__EC__TRGO.html#ga665fad9a32880a12466d855774333c02">00710</a> <span class="preprocessor">#define LL_TIM_TRGO_OC2REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)                 </span><span class="comment">/*!&lt; OC2REF signal is used as trigger output */</span>
<a name="l00711"></a><a class="code" href="group__TIM__LL__EC__TRGO.html#gabe53aaf56f580dc459f4601e23a0e4e5">00711</a> <span class="preprocessor">#define LL_TIM_TRGO_OC3REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)                 </span><span class="comment">/*!&lt; OC3REF signal is used as trigger output */</span>
<a name="l00712"></a><a class="code" href="group__TIM__LL__EC__TRGO.html#ga0d0503bbd05e1b29b038a48bfa2147e5">00712</a> <span class="preprocessor">#define LL_TIM_TRGO_OC4REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) </span><span class="comment">/*!&lt; OC4REF signal is used as trigger output */</span>
<a name="l00713"></a>00713 <span class="comment">/**</span>
<a name="l00714"></a>00714 <span class="comment">  * @}</span>
<a name="l00715"></a>00715 <span class="comment">  */</span>
<a name="l00716"></a>00716 
<a name="l00717"></a>00717 <span class="comment"></span>
<a name="l00718"></a>00718 <span class="comment">/** @defgroup TIM_LL_EC_SLAVEMODE Slave Mode</span>
<a name="l00719"></a>00719 <span class="comment">  * @{</span>
<a name="l00720"></a>00720 <span class="comment">  */</span>
<a name="l00721"></a><a class="code" href="group__TIM__LL__EC__SLAVEMODE.html#ga9033e5693d79f112cb2857871c49eea7">00721</a> <span class="preprocessor">#define LL_TIM_SLAVEMODE_DISABLED              0x00000000U                         </span><span class="comment">/*!&lt; Slave mode disabled */</span>
<a name="l00722"></a><a class="code" href="group__TIM__LL__EC__SLAVEMODE.html#ga8974e35c8295d9cb4025691cde1b3f21">00722</a> <span class="preprocessor">#define LL_TIM_SLAVEMODE_RESET                 TIM_SMCR_SMS_2                      </span><span class="comment">/*!&lt; Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter */</span>
<a name="l00723"></a><a class="code" href="group__TIM__LL__EC__SLAVEMODE.html#gafa3e59fdb0f709f1f1d5da93aecc9f00">00723</a> <span class="preprocessor">#define LL_TIM_SLAVEMODE_GATED                 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)   </span><span class="comment">/*!&lt; Gated Mode - The counter clock is enabled when the trigger input (TRGI) is high */</span>
<a name="l00724"></a><a class="code" href="group__TIM__LL__EC__SLAVEMODE.html#gab5b5ff74fe9383827117b4016e83eaba">00724</a> <span class="preprocessor">#define LL_TIM_SLAVEMODE_TRIGGER               (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)   </span><span class="comment">/*!&lt; Trigger Mode - The counter starts at a rising edge of the trigger TRGI */</span>
<a name="l00725"></a>00725 <span class="comment">/**</span>
<a name="l00726"></a>00726 <span class="comment">  * @}</span>
<a name="l00727"></a>00727 <span class="comment">  */</span>
<a name="l00728"></a>00728 <span class="comment"></span>
<a name="l00729"></a>00729 <span class="comment">/** @defgroup TIM_LL_EC_TS Trigger Selection</span>
<a name="l00730"></a>00730 <span class="comment">  * @{</span>
<a name="l00731"></a>00731 <span class="comment">  */</span>
<a name="l00732"></a><a class="code" href="group__TIM__LL__EC__TS.html#gaddf2befd95431f38482c85669bf32ad0">00732</a> <span class="preprocessor">#define LL_TIM_TS_ITR0                         0x00000000U                                                     </span><span class="comment">/*!&lt; Internal Trigger 0 (ITR0) is used as trigger input */</span>
<a name="l00733"></a><a class="code" href="group__TIM__LL__EC__TS.html#gac8d9ed3de47cae4f52d152352fd2dc0b">00733</a> <span class="preprocessor">#define LL_TIM_TS_ITR1                         TIM_SMCR_TS_0                                                   </span><span class="comment">/*!&lt; Internal Trigger 1 (ITR1) is used as trigger input */</span>
<a name="l00734"></a><a class="code" href="group__TIM__LL__EC__TS.html#ga46ee683d3bbbcee84261b4d811b941b7">00734</a> <span class="preprocessor">#define LL_TIM_TS_ITR2                         TIM_SMCR_TS_1                                                   </span><span class="comment">/*!&lt; Internal Trigger 2 (ITR2) is used as trigger input */</span>
<a name="l00735"></a><a class="code" href="group__TIM__LL__EC__TS.html#gab9b2adf51967f81c8c834fe0306b327a">00735</a> <span class="preprocessor">#define LL_TIM_TS_ITR3                         (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)                                 </span><span class="comment">/*!&lt; Internal Trigger 3 (ITR3) is used as trigger input */</span>
<a name="l00736"></a><a class="code" href="group__TIM__LL__EC__TS.html#ga7b6372d04b4f7852f1ff25d7a3972baf">00736</a> <span class="preprocessor">#define LL_TIM_TS_TI1F_ED                      TIM_SMCR_TS_2                                                   </span><span class="comment">/*!&lt; TI1 Edge Detector (TI1F_ED) is used as trigger input */</span>
<a name="l00737"></a><a class="code" href="group__TIM__LL__EC__TS.html#ga551d08c93452c504148a679ffa66bd51">00737</a> <span class="preprocessor">#define LL_TIM_TS_TI1FP1                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                                 </span><span class="comment">/*!&lt; Filtered Timer Input 1 (TI1FP1) is used as trigger input */</span>
<a name="l00738"></a><a class="code" href="group__TIM__LL__EC__TS.html#gac71ea3bc1c0c364f999039ff657dffd3">00738</a> <span class="preprocessor">#define LL_TIM_TS_TI2FP2                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                                 </span><span class="comment">/*!&lt; Filtered Timer Input 2 (TI12P2) is used as trigger input */</span>
<a name="l00739"></a><a class="code" href="group__TIM__LL__EC__TS.html#gae54f7aba909d6a0ed19ec7e9f63190a1">00739</a> <span class="preprocessor">#define LL_TIM_TS_ETRF                         (TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)                 </span><span class="comment">/*!&lt; Filtered external Trigger (ETRF) is used as trigger input */</span>
<a name="l00740"></a>00740 <span class="comment">/**</span>
<a name="l00741"></a>00741 <span class="comment">  * @}</span>
<a name="l00742"></a>00742 <span class="comment">  */</span>
<a name="l00743"></a>00743 <span class="comment"></span>
<a name="l00744"></a>00744 <span class="comment">/** @defgroup TIM_LL_EC_ETR_POLARITY External Trigger Polarity</span>
<a name="l00745"></a>00745 <span class="comment">  * @{</span>
<a name="l00746"></a>00746 <span class="comment">  */</span>
<a name="l00747"></a><a class="code" href="group__TIM__LL__EC__ETR__POLARITY.html#ga0593d92af0390d1c0fbf27e57f2aa554">00747</a> <span class="preprocessor">#define LL_TIM_ETR_POLARITY_NONINVERTED        0x00000000U             </span><span class="comment">/*!&lt; ETR is non-inverted, active at high level or rising edge */</span>
<a name="l00748"></a><a class="code" href="group__TIM__LL__EC__ETR__POLARITY.html#ga1e6f17d4d214d210ac4608813b191680">00748</a> <span class="preprocessor">#define LL_TIM_ETR_POLARITY_INVERTED           TIM_SMCR_ETP            </span><span class="comment">/*!&lt; ETR is inverted, active at low level or falling edge */</span>
<a name="l00749"></a>00749 <span class="comment">/**</span>
<a name="l00750"></a>00750 <span class="comment">  * @}</span>
<a name="l00751"></a>00751 <span class="comment">  */</span>
<a name="l00752"></a>00752 <span class="comment"></span>
<a name="l00753"></a>00753 <span class="comment">/** @defgroup TIM_LL_EC_ETR_PRESCALER External Trigger Prescaler</span>
<a name="l00754"></a>00754 <span class="comment">  * @{</span>
<a name="l00755"></a>00755 <span class="comment">  */</span>
<a name="l00756"></a><a class="code" href="group__TIM__LL__EC__ETR__PRESCALER.html#ga91c77f2d464d24083b520b384a8c4954">00756</a> <span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV1              0x00000000U             </span><span class="comment">/*!&lt; ETR prescaler OFF */</span>
<a name="l00757"></a><a class="code" href="group__TIM__LL__EC__ETR__PRESCALER.html#gaeeee4ef166015af103ee9318ff72b44b">00757</a> <span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV2              TIM_SMCR_ETPS_0         </span><span class="comment">/*!&lt; ETR frequency is divided by 2 */</span>
<a name="l00758"></a><a class="code" href="group__TIM__LL__EC__ETR__PRESCALER.html#ga0d47c4809adb13da4be80b970d0e84e1">00758</a> <span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV4              TIM_SMCR_ETPS_1         </span><span class="comment">/*!&lt; ETR frequency is divided by 4 */</span>
<a name="l00759"></a><a class="code" href="group__TIM__LL__EC__ETR__PRESCALER.html#ga1ae7816d8ac4ffd0f13370d2edec8654">00759</a> <span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV8              TIM_SMCR_ETPS           </span><span class="comment">/*!&lt; ETR frequency is divided by 8 */</span>
<a name="l00760"></a>00760 <span class="comment">/**</span>
<a name="l00761"></a>00761 <span class="comment">  * @}</span>
<a name="l00762"></a>00762 <span class="comment">  */</span>
<a name="l00763"></a>00763 <span class="comment"></span>
<a name="l00764"></a>00764 <span class="comment">/** @defgroup TIM_LL_EC_ETR_FILTER External Trigger Filter</span>
<a name="l00765"></a>00765 <span class="comment">  * @{</span>
<a name="l00766"></a>00766 <span class="comment">  */</span>
<a name="l00767"></a><a class="code" href="group__TIM__LL__EC__ETR__FILTER.html#ga0d361c714f6d78312454f7baebec4c03">00767</a> <span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1                0x00000000U                                          </span><span class="comment">/*!&lt; No filter, sampling is done at fDTS */</span>
<a name="l00768"></a><a class="code" href="group__TIM__LL__EC__ETR__FILTER.html#ga48beaef700581cd9b6a1ae7368dc03f8">00768</a> <span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N2             TIM_SMCR_ETF_0                                       </span><span class="comment">/*!&lt; fSAMPLING=fCK_INT, N=2 */</span>
<a name="l00769"></a><a class="code" href="group__TIM__LL__EC__ETR__FILTER.html#ga4805037bfb300b64d508419c2a154307">00769</a> <span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N4             TIM_SMCR_ETF_1                                       </span><span class="comment">/*!&lt; fSAMPLING=fCK_INT, N=4 */</span>
<a name="l00770"></a><a class="code" href="group__TIM__LL__EC__ETR__FILTER.html#ga0c7d2a70cea3a5e7d2a9c59a8fa7694e">00770</a> <span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N8             (TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)                    </span><span class="comment">/*!&lt; fSAMPLING=fCK_INT, N=8 */</span>
<a name="l00771"></a><a class="code" href="group__TIM__LL__EC__ETR__FILTER.html#ga1e4d72fc25a2bb40a5e0ef09013f923d">00771</a> <span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV2_N6             TIM_SMCR_ETF_2                                       </span><span class="comment">/*!&lt; fSAMPLING=fDTS/2, N=6 */</span>
<a name="l00772"></a><a class="code" href="group__TIM__LL__EC__ETR__FILTER.html#ga0af3ef73733a029ead956b83fac20533">00772</a> <span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV2_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)                    </span><span class="comment">/*!&lt; fSAMPLING=fDTS/2, N=8 */</span>
<a name="l00773"></a><a class="code" href="group__TIM__LL__EC__ETR__FILTER.html#ga7266f0b3bb716f919ef8b683b0542e9f">00773</a> <span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV4_N6             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)                    </span><span class="comment">/*!&lt; fSAMPLING=fDTS/4, N=6 */</span>
<a name="l00774"></a><a class="code" href="group__TIM__LL__EC__ETR__FILTER.html#gabb213fd26acf6a55562a3cd0ff83f2ab">00774</a> <span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV4_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   </span><span class="comment">/*!&lt; fSAMPLING=fDTS/4, N=8 */</span>
<a name="l00775"></a><a class="code" href="group__TIM__LL__EC__ETR__FILTER.html#ga6351d90b10896e2b27aa14964ffc6c75">00775</a> <span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV8_N6             TIM_SMCR_ETF_3                                       </span><span class="comment">/*!&lt; fSAMPLING=fDTS/8, N=8 */</span>
<a name="l00776"></a><a class="code" href="group__TIM__LL__EC__ETR__FILTER.html#ga88045364bd2ffa28ff3c1138de61d297">00776</a> <span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV8_N8             (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_0)                    </span><span class="comment">/*!&lt; fSAMPLING=fDTS/16, N=5 */</span>
<a name="l00777"></a><a class="code" href="group__TIM__LL__EC__ETR__FILTER.html#ga1f9c1fa1d515f4bf054d3efc048301de">00777</a> <span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1)                    </span><span class="comment">/*!&lt; fSAMPLING=fDTS/16, N=6 */</span>
<a name="l00778"></a><a class="code" href="group__TIM__LL__EC__ETR__FILTER.html#gaf4bd822fd92b7ea2f7a918c99bd0d4dc">00778</a> <span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   </span><span class="comment">/*!&lt; fSAMPLING=fDTS/16, N=8 */</span>
<a name="l00779"></a><a class="code" href="group__TIM__LL__EC__ETR__FILTER.html#gafb70d4b6d41237577c385842839420e4">00779</a> <span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N8            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2)                    </span><span class="comment">/*!&lt; fSAMPLING=fDTS/16, N=5 */</span>
<a name="l00780"></a><a class="code" href="group__TIM__LL__EC__ETR__FILTER.html#gafc217f41cd6c3a55993ab27d19a48cb5">00780</a> <span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)   </span><span class="comment">/*!&lt; fSAMPLING=fDTS/32, N=5 */</span>
<a name="l00781"></a><a class="code" href="group__TIM__LL__EC__ETR__FILTER.html#ga0e185b8da0b2f3ba10de8718f645364f">00781</a> <span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)   </span><span class="comment">/*!&lt; fSAMPLING=fDTS/32, N=6 */</span>
<a name="l00782"></a><a class="code" href="group__TIM__LL__EC__ETR__FILTER.html#ga93720a3f0c7f46a9464f4543ff56a4a7">00782</a> <span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N8            TIM_SMCR_ETF                                         </span><span class="comment">/*!&lt; fSAMPLING=fDTS/32, N=8 */</span>
<a name="l00783"></a>00783 <span class="comment">/**</span>
<a name="l00784"></a>00784 <span class="comment">  * @}</span>
<a name="l00785"></a>00785 <span class="comment">  */</span>
<a name="l00786"></a>00786 
<a name="l00787"></a>00787 <span class="comment"></span>
<a name="l00788"></a>00788 <span class="comment">/** @defgroup TIM_LL_EC_BREAK_POLARITY break polarity</span>
<a name="l00789"></a>00789 <span class="comment">  * @{</span>
<a name="l00790"></a>00790 <span class="comment">  */</span>
<a name="l00791"></a><a class="code" href="group__TIM__LL__EC__BREAK__POLARITY.html#gaf696302efb413593e69af083fde06e0a">00791</a> <span class="preprocessor">#define LL_TIM_BREAK_POLARITY_LOW              0x00000000U               </span><span class="comment">/*!&lt; Break input BRK is active low */</span>
<a name="l00792"></a><a class="code" href="group__TIM__LL__EC__BREAK__POLARITY.html#ga49face12bd736ef902ac3d3f14664378">00792</a> <span class="preprocessor">#define LL_TIM_BREAK_POLARITY_HIGH             TIM_BDTR_BKP              </span><span class="comment">/*!&lt; Break input BRK is active high */</span>
<a name="l00793"></a>00793 <span class="comment">/**</span>
<a name="l00794"></a>00794 <span class="comment">  * @}</span>
<a name="l00795"></a>00795 <span class="comment">  */</span>
<a name="l00796"></a>00796 
<a name="l00797"></a>00797 
<a name="l00798"></a>00798 
<a name="l00799"></a>00799 <span class="comment"></span>
<a name="l00800"></a>00800 <span class="comment">/** @defgroup TIM_LL_EC_OSSI OSSI</span>
<a name="l00801"></a>00801 <span class="comment">  * @{</span>
<a name="l00802"></a>00802 <span class="comment">  */</span>
<a name="l00803"></a><a class="code" href="group__TIM__LL__EC__OSSI.html#ga6fae3b779f8513032a0215679df6405e">00803</a> <span class="preprocessor">#define LL_TIM_OSSI_DISABLE                    0x00000000U             </span><span class="comment">/*!&lt; When inactive, OCx/OCxN outputs are disabled */</span>
<a name="l00804"></a><a class="code" href="group__TIM__LL__EC__OSSI.html#ga4a8a4fd8934d52eeeeee155c5f096e96">00804</a> <span class="preprocessor">#define LL_TIM_OSSI_ENABLE                     TIM_BDTR_OSSI           </span><span class="comment">/*!&lt; When inactive, OxC/OCxN outputs are first forced with their inactive level then forced to their idle level after the deadtime */</span>
<a name="l00805"></a>00805 <span class="comment">/**</span>
<a name="l00806"></a>00806 <span class="comment">  * @}</span>
<a name="l00807"></a>00807 <span class="comment">  */</span>
<a name="l00808"></a>00808 <span class="comment"></span>
<a name="l00809"></a>00809 <span class="comment">/** @defgroup TIM_LL_EC_OSSR OSSR</span>
<a name="l00810"></a>00810 <span class="comment">  * @{</span>
<a name="l00811"></a>00811 <span class="comment">  */</span>
<a name="l00812"></a><a class="code" href="group__TIM__LL__EC__OSSR.html#gab4830187628e7f9420acc05b72bfafc4">00812</a> <span class="preprocessor">#define LL_TIM_OSSR_DISABLE                    0x00000000U             </span><span class="comment">/*!&lt; When inactive, OCx/OCxN outputs are disabled */</span>
<a name="l00813"></a><a class="code" href="group__TIM__LL__EC__OSSR.html#ga8d2b8aae25873ca9d30943aa9d35a2fe">00813</a> <span class="preprocessor">#define LL_TIM_OSSR_ENABLE                     TIM_BDTR_OSSR           </span><span class="comment">/*!&lt; When inactive, OC/OCN outputs are enabled with their inactive level as soon as CCxE=1 or CCxNE=1 */</span>
<a name="l00814"></a>00814 <span class="comment">/**</span>
<a name="l00815"></a>00815 <span class="comment">  * @}</span>
<a name="l00816"></a>00816 <span class="comment">  */</span>
<a name="l00817"></a>00817 
<a name="l00818"></a>00818 <span class="comment"></span>
<a name="l00819"></a>00819 <span class="comment">/** @defgroup TIM_LL_EC_DMABURST_BASEADDR DMA Burst Base Address</span>
<a name="l00820"></a>00820 <span class="comment">  * @{</span>
<a name="l00821"></a>00821 <span class="comment">  */</span>
<a name="l00822"></a><a class="code" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga0ec23b17438a9ca018f83aebe2f5a65a">00822</a> <span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CR1           0x00000000U                                                      </span><span class="comment">/*!&lt; TIMx_CR1 register is the DMA base address for DMA burst */</span>
<a name="l00823"></a><a class="code" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga576dd87bf9161b17b3cf6eec8a751e0a">00823</a> <span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CR2           TIM_DCR_DBA_0                                                    </span><span class="comment">/*!&lt; TIMx_CR2 register is the DMA base address for DMA burst */</span>
<a name="l00824"></a><a class="code" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#gafedc6a0291cad82d8a7b09b8590757b4">00824</a> <span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_SMCR          TIM_DCR_DBA_1                                                    </span><span class="comment">/*!&lt; TIMx_SMCR register is the DMA base address for DMA burst */</span>
<a name="l00825"></a><a class="code" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#gadf666a272972b54fc3b292cd7500f8c4">00825</a> <span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_DIER          (TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)                                 </span><span class="comment">/*!&lt; TIMx_DIER register is the DMA base address for DMA burst */</span>
<a name="l00826"></a><a class="code" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga871dfeea2a3a19249e8060064b838d47">00826</a> <span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_SR            TIM_DCR_DBA_2                                                    </span><span class="comment">/*!&lt; TIMx_SR register is the DMA base address for DMA burst */</span>
<a name="l00827"></a><a class="code" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga7eba21ee27c1ae9213ae5b06beb4c66f">00827</a> <span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_EGR           (TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                                  </span><span class="comment">/*!&lt; TIMx_EGR register is the DMA base address for DMA burst */</span>
<a name="l00828"></a><a class="code" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#gae6d7453bef5469d0e70fc28e3a39cc47">00828</a> <span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR1         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                                  </span><span class="comment">/*!&lt; TIMx_CCMR1 register is the DMA base address for DMA burst */</span>
<a name="l00829"></a><a class="code" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga242372ab048e82422f90395fa49adc65">00829</a> <span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR2         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span><span class="comment">/*!&lt; TIMx_CCMR2 register is the DMA base address for DMA burst */</span>
<a name="l00830"></a><a class="code" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#gab085aa1ae75d0c2b7022cd7ce040aa59">00830</a> <span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCER          TIM_DCR_DBA_3                                                    </span><span class="comment">/*!&lt; TIMx_CCER register is the DMA base address for DMA burst */</span>
<a name="l00831"></a><a class="code" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga36f01c6a2c698e9f93593227742354c7">00831</a> <span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CNT           (TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                                  </span><span class="comment">/*!&lt; TIMx_CNT register is the DMA base address for DMA burst */</span>
<a name="l00832"></a><a class="code" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga9cf6c2763bf9b64a0a3773f5d6f5c51b">00832</a> <span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_PSC           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                                  </span><span class="comment">/*!&lt; TIMx_PSC register is the DMA base address for DMA burst */</span>
<a name="l00833"></a><a class="code" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#gad4c2906d41dba15781631b60bb1ed796">00833</a> <span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_ARR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span><span class="comment">/*!&lt; TIMx_ARR register is the DMA base address for DMA burst */</span>
<a name="l00834"></a><a class="code" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga8c58504736fbbaf404e0b5afac6813bf">00834</a> <span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_RCR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_2)                                  </span><span class="comment">/*!&lt; TIMx_RCR register is the DMA base address for DMA burst */</span>
<a name="l00835"></a><a class="code" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#gaba28346cb3fe179728e3ad9721475cca">00835</a> <span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR1          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                  </span><span class="comment">/*!&lt; TIMx_CCR1 register is the DMA base address for DMA burst */</span>
<a name="l00836"></a><a class="code" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#gaefc187c177da766d8c63f63335ff0794">00836</a> <span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR2          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                  </span><span class="comment">/*!&lt; TIMx_CCR2 register is the DMA base address for DMA burst */</span>
<a name="l00837"></a><a class="code" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga721232c3556eceff5a78ca651d32e35f">00837</a> <span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR3          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)  </span><span class="comment">/*!&lt; TIMx_CCR3 register is the DMA base address for DMA burst */</span>
<a name="l00838"></a><a class="code" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga3b68c3570e647243e1824218db2c0d34">00838</a> <span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR4          TIM_DCR_DBA_4                                                    </span><span class="comment">/*!&lt; TIMx_CCR4 register is the DMA base address for DMA burst */</span>
<a name="l00839"></a><a class="code" href="group__TIM__LL__EC__DMABURST__BASEADDR.html#ga8fc934216e27984292138573706e8770">00839</a> <span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_BDTR          (TIM_DCR_DBA_4 | TIM_DCR_DBA_0)                                  </span><span class="comment">/*!&lt; TIMx_BDTR register is the DMA base address for DMA burst */</span>
<a name="l00840"></a>00840 <span class="comment">/**</span>
<a name="l00841"></a>00841 <span class="comment">  * @}</span>
<a name="l00842"></a>00842 <span class="comment">  */</span>
<a name="l00843"></a>00843 <span class="comment"></span>
<a name="l00844"></a>00844 <span class="comment">/** @defgroup TIM_LL_EC_DMABURST_LENGTH DMA Burst Length</span>
<a name="l00845"></a>00845 <span class="comment">  * @{</span>
<a name="l00846"></a>00846 <span class="comment">  */</span>
<a name="l00847"></a><a class="code" href="group__TIM__LL__EC__DMABURST__LENGTH.html#ga774536a8640a026a11e19d437979b9fa">00847</a> <span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_1TRANSFER       0x00000000U                                                     </span><span class="comment">/*!&lt; Transfer is done to 1 register starting from the DMA burst base address */</span>
<a name="l00848"></a><a class="code" href="group__TIM__LL__EC__DMABURST__LENGTH.html#gaeb6f2b75558bd5aaea60ea21e72fadac">00848</a> <span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_2TRANSFERS      TIM_DCR_DBL_0                                                   </span><span class="comment">/*!&lt; Transfer is done to 2 registers starting from the DMA burst base address */</span>
<a name="l00849"></a><a class="code" href="group__TIM__LL__EC__DMABURST__LENGTH.html#gac0c2952a189d2cf25791313b5ab92ed8">00849</a> <span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_3TRANSFERS      TIM_DCR_DBL_1                                                   </span><span class="comment">/*!&lt; Transfer is done to 3 registers starting from the DMA burst base address */</span>
<a name="l00850"></a><a class="code" href="group__TIM__LL__EC__DMABURST__LENGTH.html#ga651e940e37c6069fed3bec13eaed3e88">00850</a> <span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_4TRANSFERS      (TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)                                </span><span class="comment">/*!&lt; Transfer is done to 4 registers starting from the DMA burst base address */</span>
<a name="l00851"></a><a class="code" href="group__TIM__LL__EC__DMABURST__LENGTH.html#ga84e52cb8207a18b47c5f5a0f95b200cc">00851</a> <span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_5TRANSFERS      TIM_DCR_DBL_2                                                   </span><span class="comment">/*!&lt; Transfer is done to 5 registers starting from the DMA burst base address */</span>
<a name="l00852"></a><a class="code" href="group__TIM__LL__EC__DMABURST__LENGTH.html#gaaf46771ea4dac5a1956d6f2fba572599">00852</a> <span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_6TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                                 </span><span class="comment">/*!&lt; Transfer is done to 6 registers starting from the DMA burst base address */</span>
<a name="l00853"></a><a class="code" href="group__TIM__LL__EC__DMABURST__LENGTH.html#gaf7b5351150b8169c9a51bb77b96850f4">00853</a> <span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_7TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                                 </span><span class="comment">/*!&lt; Transfer is done to 7 registers starting from the DMA burst base address */</span>
<a name="l00854"></a><a class="code" href="group__TIM__LL__EC__DMABURST__LENGTH.html#gac611d74fbb70cb2de050cec58ab37fc9">00854</a> <span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_8TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span><span class="comment">/*!&lt; Transfer is done to 1 registers starting from the DMA burst base address */</span>
<a name="l00855"></a><a class="code" href="group__TIM__LL__EC__DMABURST__LENGTH.html#ga4eaf43500fdca291f9ad013da7a2336d">00855</a> <span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_9TRANSFERS      TIM_DCR_DBL_3                                                   </span><span class="comment">/*!&lt; Transfer is done to 9 registers starting from the DMA burst base address */</span>
<a name="l00856"></a><a class="code" href="group__TIM__LL__EC__DMABURST__LENGTH.html#gae548da08d26c27a83e317268a92df7fb">00856</a> <span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_10TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_0)                                 </span><span class="comment">/*!&lt; Transfer is done to 10 registers starting from the DMA burst base address */</span>
<a name="l00857"></a><a class="code" href="group__TIM__LL__EC__DMABURST__LENGTH.html#gabdd4ad3cc3414e1f6e824d9b2e0a1eed">00857</a> <span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_11TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1)                                 </span><span class="comment">/*!&lt; Transfer is done to 11 registers starting from the DMA burst base address */</span>
<a name="l00858"></a><a class="code" href="group__TIM__LL__EC__DMABURST__LENGTH.html#gaadbe38d1f20850842f3dd0e289447a84">00858</a> <span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_12TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span><span class="comment">/*!&lt; Transfer is done to 12 registers starting from the DMA burst base address */</span>
<a name="l00859"></a><a class="code" href="group__TIM__LL__EC__DMABURST__LENGTH.html#ga3a086a8877e251077ff7e115b23c20d9">00859</a> <span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_13TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2)                                 </span><span class="comment">/*!&lt; Transfer is done to 13 registers starting from the DMA burst base address */</span>
<a name="l00860"></a><a class="code" href="group__TIM__LL__EC__DMABURST__LENGTH.html#ga1a43c417b698b0dbf56bb34c43e8ab70">00860</a> <span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_14TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                 </span><span class="comment">/*!&lt; Transfer is done to 14 registers starting from the DMA burst base address */</span>
<a name="l00861"></a><a class="code" href="group__TIM__LL__EC__DMABURST__LENGTH.html#ga6e08610e4be903acf5c8ac19ae45b229">00861</a> <span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_15TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                 </span><span class="comment">/*!&lt; Transfer is done to 15 registers starting from the DMA burst base address */</span>
<a name="l00862"></a><a class="code" href="group__TIM__LL__EC__DMABURST__LENGTH.html#ga76b0ba04cce043dc49e3e90fd5352478">00862</a> <span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_16TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0) </span><span class="comment">/*!&lt; Transfer is done to 16 registers starting from the DMA burst base address */</span>
<a name="l00863"></a><a class="code" href="group__TIM__LL__EC__DMABURST__LENGTH.html#gae01d6b98eb22cdcd6c9a5a9dd5117f27">00863</a> <span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_17TRANSFERS     TIM_DCR_DBL_4                                                   </span><span class="comment">/*!&lt; Transfer is done to 17 registers starting from the DMA burst base address */</span>
<a name="l00864"></a><a class="code" href="group__TIM__LL__EC__DMABURST__LENGTH.html#ga484504dd19886c92525ee1a13213fae2">00864</a> <span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_18TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)                                </span><span class="comment">/*!&lt; Transfer is done to 18 registers starting from the DMA burst base address */</span>
<a name="l00865"></a>00865 <span class="comment">/**</span>
<a name="l00866"></a>00866 <span class="comment">  * @}</span>
<a name="l00867"></a>00867 <span class="comment">  */</span>
<a name="l00868"></a>00868 
<a name="l00869"></a>00869 <span class="comment"></span>
<a name="l00870"></a>00870 <span class="comment">/**</span>
<a name="l00871"></a>00871 <span class="comment">  * @}</span>
<a name="l00872"></a>00872 <span class="comment">  */</span>
<a name="l00873"></a>00873 
<a name="l00874"></a>00874 <span class="comment">/* Exported macro ------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00875"></a>00875 <span class="comment">/** @defgroup TIM_LL_Exported_Macros TIM Exported Macros</span>
<a name="l00876"></a>00876 <span class="comment">  * @{</span>
<a name="l00877"></a>00877 <span class="comment">  */</span>
<a name="l00878"></a>00878 <span class="comment"></span>
<a name="l00879"></a>00879 <span class="comment">/** @defgroup TIM_LL_EM_WRITE_READ Common Write and read registers Macros</span>
<a name="l00880"></a>00880 <span class="comment">  * @{</span>
<a name="l00881"></a>00881 <span class="comment">  */</span><span class="comment"></span>
<a name="l00882"></a>00882 <span class="comment">/**</span>
<a name="l00883"></a>00883 <span class="comment">  * @brief  Write a value in TIM register.</span>
<a name="l00884"></a>00884 <span class="comment">  * @param  __INSTANCE__ TIM Instance</span>
<a name="l00885"></a>00885 <span class="comment">  * @param  __REG__ Register to be written</span>
<a name="l00886"></a>00886 <span class="comment">  * @param  __VALUE__ Value to be written in the register</span>
<a name="l00887"></a>00887 <span class="comment">  * @retval None</span>
<a name="l00888"></a>00888 <span class="comment">  */</span>
<a name="l00889"></a><a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gad7c0f72d2bb26b6582cd53cd47130acd">00889</a> <span class="preprocessor">#define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)-&gt;__REG__, (__VALUE__))</span>
<a name="l00890"></a>00890 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00891"></a>00891 <span class="comment">/**</span>
<a name="l00892"></a>00892 <span class="comment">  * @brief  Read a value in TIM register.</span>
<a name="l00893"></a>00893 <span class="comment">  * @param  __INSTANCE__ TIM Instance</span>
<a name="l00894"></a>00894 <span class="comment">  * @param  __REG__ Register to be read</span>
<a name="l00895"></a>00895 <span class="comment">  * @retval Register value</span>
<a name="l00896"></a>00896 <span class="comment">  */</span>
<a name="l00897"></a><a class="code" href="group__TIM__LL__EM__WRITE__READ.html#gab876ea9d50f5ebcade57bca1aacc298d">00897</a> <span class="preprocessor">#define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)-&gt;__REG__)</span>
<a name="l00898"></a>00898 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00899"></a>00899 <span class="comment">  * @}</span>
<a name="l00900"></a>00900 <span class="comment">  */</span>
<a name="l00901"></a>00901 <span class="comment"></span>
<a name="l00902"></a>00902 <span class="comment">/** @defgroup TIM_LL_EM_Exported_Macros Exported_Macros</span>
<a name="l00903"></a>00903 <span class="comment">  * @{</span>
<a name="l00904"></a>00904 <span class="comment">  */</span>
<a name="l00905"></a>00905 <span class="comment"></span>
<a name="l00906"></a>00906 <span class="comment">/**</span>
<a name="l00907"></a>00907 <span class="comment">  * @brief  HELPER macro calculating DTG[0:7] in the TIMx_BDTR register to achieve the requested dead time duration.</span>
<a name="l00908"></a>00908 <span class="comment">  * @note ex: @ref __LL_TIM_CALC_DEADTIME (80000000, @ref LL_TIM_GetClockDivision (), 120);</span>
<a name="l00909"></a>00909 <span class="comment">  * @param  __TIMCLK__ timer input clock frequency (in Hz)</span>
<a name="l00910"></a>00910 <span class="comment">  * @param  __CKD__ This parameter can be one of the following values:</span>
<a name="l00911"></a>00911 <span class="comment">  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1</span>
<a name="l00912"></a>00912 <span class="comment">  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2</span>
<a name="l00913"></a>00913 <span class="comment">  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4</span>
<a name="l00914"></a>00914 <span class="comment">  * @param  __DT__ deadtime duration (in ns)</span>
<a name="l00915"></a>00915 <span class="comment">  * @retval DTG[0:7]</span>
<a name="l00916"></a>00916 <span class="comment">  */</span>
<a name="l00917"></a><a class="code" href="group__TIM__LL__EM__Exported__Macros.html#gaab15c6c654a9bf7da9b83dd9f73194f1">00917</a> <span class="preprocessor">#define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__)  \</span>
<a name="l00918"></a>00918 <span class="preprocessor">  ( (((uint64_t)((__DT__)*1000U)) &lt; ((DT_DELAY_1+1U) * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))    ? (uint8_t)(((uint64_t)((__DT__)*1000U) / TIM_CALC_DTS((__TIMCLK__), (__CKD__)))  &amp; DT_DELAY_1) :                                               \</span>
<a name="l00919"></a>00919 <span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((64U + (DT_DELAY_2+1U)) * 2U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))  ? (uint8_t)(DT_RANGE_2 | ((uint8_t)((uint8_t)((((uint64_t)((__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) &gt;&gt; 1U) - (uint8_t) 64) &amp; DT_DELAY_2)) :\</span>
<a name="l00920"></a>00920 <span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((32U + (DT_DELAY_3+1U)) * 8U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))  ? (uint8_t)(DT_RANGE_3 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) &gt;&gt; 3U) - (uint8_t) 32) &amp; DT_DELAY_3)) :\</span>
<a name="l00921"></a>00921 <span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((32U + (DT_DELAY_4+1U)) * 16U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))) ? (uint8_t)(DT_RANGE_4 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) &gt;&gt; 4U) - (uint8_t) 32) &amp; DT_DELAY_4)) :\</span>
<a name="l00922"></a>00922 <span class="preprocessor">    0U)</span>
<a name="l00923"></a>00923 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00924"></a>00924 <span class="comment">/**</span>
<a name="l00925"></a>00925 <span class="comment">  * @brief  HELPER macro calculating the prescaler value to achieve the required counter clock frequency.</span>
<a name="l00926"></a>00926 <span class="comment">  * @note ex: @ref __LL_TIM_CALC_PSC (80000000, 1000000);</span>
<a name="l00927"></a>00927 <span class="comment">  * @param  __TIMCLK__ timer input clock frequency (in Hz)</span>
<a name="l00928"></a>00928 <span class="comment">  * @param  __CNTCLK__ counter clock frequency (in Hz)</span>
<a name="l00929"></a>00929 <span class="comment">  * @retval Prescaler value  (between Min_Data=0 and Max_Data=65535)</span>
<a name="l00930"></a>00930 <span class="comment">  */</span>
<a name="l00931"></a><a class="code" href="group__TIM__LL__EM__Exported__Macros.html#ga2c867c7215bb42fc19b68db4c91a45c6">00931</a> <span class="preprocessor">#define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__)   \</span>
<a name="l00932"></a>00932 <span class="preprocessor">  (((__TIMCLK__) &gt;= (__CNTCLK__)) ? (uint32_t)(((__TIMCLK__)/(__CNTCLK__)) - 1U) : 0U)</span>
<a name="l00933"></a>00933 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00934"></a>00934 <span class="comment">/**</span>
<a name="l00935"></a>00935 <span class="comment">  * @brief  HELPER macro calculating the auto-reload value to achieve the required output signal frequency.</span>
<a name="l00936"></a>00936 <span class="comment">  * @note ex: @ref __LL_TIM_CALC_ARR (1000000, @ref LL_TIM_GetPrescaler (), 10000);</span>
<a name="l00937"></a>00937 <span class="comment">  * @param  __TIMCLK__ timer input clock frequency (in Hz)</span>
<a name="l00938"></a>00938 <span class="comment">  * @param  __PSC__ prescaler</span>
<a name="l00939"></a>00939 <span class="comment">  * @param  __FREQ__ output signal frequency (in Hz)</span>
<a name="l00940"></a>00940 <span class="comment">  * @retval  Auto-reload value  (between Min_Data=0 and Max_Data=65535)</span>
<a name="l00941"></a>00941 <span class="comment">  */</span>
<a name="l00942"></a><a class="code" href="group__TIM__LL__EM__Exported__Macros.html#ga9bff941a6aa5e21a7dd6b26c88357e53">00942</a> <span class="preprocessor">#define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \</span>
<a name="l00943"></a>00943 <span class="preprocessor">  ((((__TIMCLK__)/((__PSC__) + 1U)) &gt;= (__FREQ__)) ? (((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U))) - 1U) : 0U)</span>
<a name="l00944"></a>00944 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00945"></a>00945 <span class="comment">/**</span>
<a name="l00946"></a>00946 <span class="comment">  * @brief  HELPER macro calculating the compare value required to achieve the required timer output compare active/inactive delay.</span>
<a name="l00947"></a>00947 <span class="comment">  * @note ex: @ref __LL_TIM_CALC_DELAY (1000000, @ref LL_TIM_GetPrescaler (), 10);</span>
<a name="l00948"></a>00948 <span class="comment">  * @param  __TIMCLK__ timer input clock frequency (in Hz)</span>
<a name="l00949"></a>00949 <span class="comment">  * @param  __PSC__ prescaler</span>
<a name="l00950"></a>00950 <span class="comment">  * @param  __DELAY__ timer output compare active/inactive delay (in us)</span>
<a name="l00951"></a>00951 <span class="comment">  * @retval Compare value  (between Min_Data=0 and Max_Data=65535)</span>
<a name="l00952"></a>00952 <span class="comment">  */</span>
<a name="l00953"></a><a class="code" href="group__TIM__LL__EM__Exported__Macros.html#gab877d6fb5d7681a6b3f86790720f0732">00953</a> <span class="preprocessor">#define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__)  \</span>
<a name="l00954"></a>00954 <span class="preprocessor">  ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \</span>
<a name="l00955"></a>00955 <span class="preprocessor">              / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))</span>
<a name="l00956"></a>00956 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00957"></a>00957 <span class="comment">/**</span>
<a name="l00958"></a>00958 <span class="comment">  * @brief  HELPER macro calculating the auto-reload value to achieve the required pulse duration (when the timer operates in one pulse mode).</span>
<a name="l00959"></a>00959 <span class="comment">  * @note ex: @ref __LL_TIM_CALC_PULSE (1000000, @ref LL_TIM_GetPrescaler (), 10, 20);</span>
<a name="l00960"></a>00960 <span class="comment">  * @param  __TIMCLK__ timer input clock frequency (in Hz)</span>
<a name="l00961"></a>00961 <span class="comment">  * @param  __PSC__ prescaler</span>
<a name="l00962"></a>00962 <span class="comment">  * @param  __DELAY__ timer output compare active/inactive delay (in us)</span>
<a name="l00963"></a>00963 <span class="comment">  * @param  __PULSE__ pulse duration (in us)</span>
<a name="l00964"></a>00964 <span class="comment">  * @retval Auto-reload value  (between Min_Data=0 and Max_Data=65535)</span>
<a name="l00965"></a>00965 <span class="comment">  */</span>
<a name="l00966"></a><a class="code" href="group__TIM__LL__EM__Exported__Macros.html#ga1043a9fb32346eac040697bd96c76d77">00966</a> <span class="preprocessor">#define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \</span>
<a name="l00967"></a>00967 <span class="preprocessor">  ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \</span>
<a name="l00968"></a>00968 <span class="preprocessor">              + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__))))</span>
<a name="l00969"></a>00969 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00970"></a>00970 <span class="comment">/**</span>
<a name="l00971"></a>00971 <span class="comment">  * @brief  HELPER macro retrieving the ratio of the input capture prescaler</span>
<a name="l00972"></a>00972 <span class="comment">  * @note ex: @ref __LL_TIM_GET_ICPSC_RATIO (@ref LL_TIM_IC_GetPrescaler ());</span>
<a name="l00973"></a>00973 <span class="comment">  * @param  __ICPSC__ This parameter can be one of the following values:</span>
<a name="l00974"></a>00974 <span class="comment">  *         @arg @ref LL_TIM_ICPSC_DIV1</span>
<a name="l00975"></a>00975 <span class="comment">  *         @arg @ref LL_TIM_ICPSC_DIV2</span>
<a name="l00976"></a>00976 <span class="comment">  *         @arg @ref LL_TIM_ICPSC_DIV4</span>
<a name="l00977"></a>00977 <span class="comment">  *         @arg @ref LL_TIM_ICPSC_DIV8</span>
<a name="l00978"></a>00978 <span class="comment">  * @retval Input capture prescaler ratio (1, 2, 4 or 8)</span>
<a name="l00979"></a>00979 <span class="comment">  */</span>
<a name="l00980"></a><a class="code" href="group__TIM__LL__EM__Exported__Macros.html#gaf898d06b9206e650c03c6d5ff4a62c36">00980</a> <span class="preprocessor">#define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__)  \</span>
<a name="l00981"></a>00981 <span class="preprocessor">  ((uint32_t)(0x01U &lt;&lt; (((__ICPSC__) &gt;&gt; 16U) &gt;&gt; TIM_CCMR1_IC1PSC_Pos)))</span>
<a name="l00982"></a>00982 <span class="preprocessor"></span>
<a name="l00983"></a>00983 <span class="comment"></span>
<a name="l00984"></a>00984 <span class="comment">/**</span>
<a name="l00985"></a>00985 <span class="comment">  * @}</span>
<a name="l00986"></a>00986 <span class="comment">  */</span>
<a name="l00987"></a>00987 
<a name="l00988"></a>00988 <span class="comment"></span>
<a name="l00989"></a>00989 <span class="comment">/**</span>
<a name="l00990"></a>00990 <span class="comment">  * @}</span>
<a name="l00991"></a>00991 <span class="comment">  */</span>
<a name="l00992"></a>00992 
<a name="l00993"></a>00993 <span class="comment">/* Exported functions --------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00994"></a>00994 <span class="comment">/** @defgroup TIM_LL_Exported_Functions TIM Exported Functions</span>
<a name="l00995"></a>00995 <span class="comment">  * @{</span>
<a name="l00996"></a>00996 <span class="comment">  */</span>
<a name="l00997"></a>00997 <span class="comment"></span>
<a name="l00998"></a>00998 <span class="comment">/** @defgroup TIM_LL_EF_Time_Base Time Base configuration</span>
<a name="l00999"></a>00999 <span class="comment">  * @{</span>
<a name="l01000"></a>01000 <span class="comment">  */</span><span class="comment"></span>
<a name="l01001"></a>01001 <span class="comment">/**</span>
<a name="l01002"></a>01002 <span class="comment">  * @brief  Enable timer counter.</span>
<a name="l01003"></a>01003 <span class="comment">  * @rmtoll CR1          CEN           LL_TIM_EnableCounter</span>
<a name="l01004"></a>01004 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01005"></a>01005 <span class="comment">  * @retval None</span>
<a name="l01006"></a>01006 <span class="comment">  */</span>
<a name="l01007"></a><a class="code" href="group__TIM__LL__EF__Time__Base.html#ga318e31d88952bb51211d9d4d38fa99d9">01007</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga318e31d88952bb51211d9d4d38fa99d9" title="Enable timer counter.">LL_TIM_EnableCounter</a>(TIM_TypeDef *TIMx)
<a name="l01008"></a>01008 {
<a name="l01009"></a>01009   SET_BIT(TIMx-&gt;CR1, TIM_CR1_CEN);
<a name="l01010"></a>01010 }
<a name="l01011"></a>01011 <span class="comment"></span>
<a name="l01012"></a>01012 <span class="comment">/**</span>
<a name="l01013"></a>01013 <span class="comment">  * @brief  Disable timer counter.</span>
<a name="l01014"></a>01014 <span class="comment">  * @rmtoll CR1          CEN           LL_TIM_DisableCounter</span>
<a name="l01015"></a>01015 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01016"></a>01016 <span class="comment">  * @retval None</span>
<a name="l01017"></a>01017 <span class="comment">  */</span>
<a name="l01018"></a><a class="code" href="group__TIM__LL__EF__Time__Base.html#gaec8baf9f116fd17592ec2e9c9d502668">01018</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#gaec8baf9f116fd17592ec2e9c9d502668" title="Disable timer counter.">LL_TIM_DisableCounter</a>(TIM_TypeDef *TIMx)
<a name="l01019"></a>01019 {
<a name="l01020"></a>01020   CLEAR_BIT(TIMx-&gt;CR1, TIM_CR1_CEN);
<a name="l01021"></a>01021 }
<a name="l01022"></a>01022 <span class="comment"></span>
<a name="l01023"></a>01023 <span class="comment">/**</span>
<a name="l01024"></a>01024 <span class="comment">  * @brief  Indicates whether the timer counter is enabled.</span>
<a name="l01025"></a>01025 <span class="comment">  * @rmtoll CR1          CEN           LL_TIM_IsEnabledCounter</span>
<a name="l01026"></a>01026 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01027"></a>01027 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01028"></a>01028 <span class="comment">  */</span>
<a name="l01029"></a><a class="code" href="group__TIM__LL__EF__Time__Base.html#ga0e7d2abc91ea01ec980b3629d75dfb55">01029</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga0e7d2abc91ea01ec980b3629d75dfb55" title="Indicates whether the timer counter is enabled.">LL_TIM_IsEnabledCounter</a>(TIM_TypeDef *TIMx)
<a name="l01030"></a>01030 {
<a name="l01031"></a>01031   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;CR1, TIM_CR1_CEN) == (TIM_CR1_CEN)) ? 1UL : 0UL);
<a name="l01032"></a>01032 }
<a name="l01033"></a>01033 <span class="comment"></span>
<a name="l01034"></a>01034 <span class="comment">/**</span>
<a name="l01035"></a>01035 <span class="comment">  * @brief  Enable update event generation.</span>
<a name="l01036"></a>01036 <span class="comment">  * @rmtoll CR1          UDIS          LL_TIM_EnableUpdateEvent</span>
<a name="l01037"></a>01037 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01038"></a>01038 <span class="comment">  * @retval None</span>
<a name="l01039"></a>01039 <span class="comment">  */</span>
<a name="l01040"></a><a class="code" href="group__TIM__LL__EF__Time__Base.html#ga6c71e98613a68b50876e42ea6ea135f2">01040</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga6c71e98613a68b50876e42ea6ea135f2" title="Enable update event generation.">LL_TIM_EnableUpdateEvent</a>(TIM_TypeDef *TIMx)
<a name="l01041"></a>01041 {
<a name="l01042"></a>01042   CLEAR_BIT(TIMx-&gt;CR1, TIM_CR1_UDIS);
<a name="l01043"></a>01043 }
<a name="l01044"></a>01044 <span class="comment"></span>
<a name="l01045"></a>01045 <span class="comment">/**</span>
<a name="l01046"></a>01046 <span class="comment">  * @brief  Disable update event generation.</span>
<a name="l01047"></a>01047 <span class="comment">  * @rmtoll CR1          UDIS          LL_TIM_DisableUpdateEvent</span>
<a name="l01048"></a>01048 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01049"></a>01049 <span class="comment">  * @retval None</span>
<a name="l01050"></a>01050 <span class="comment">  */</span>
<a name="l01051"></a><a class="code" href="group__TIM__LL__EF__Time__Base.html#ga11f54a5d8694d9d42ce4dcdfe5af2ad5">01051</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga11f54a5d8694d9d42ce4dcdfe5af2ad5" title="Disable update event generation.">LL_TIM_DisableUpdateEvent</a>(TIM_TypeDef *TIMx)
<a name="l01052"></a>01052 {
<a name="l01053"></a>01053   SET_BIT(TIMx-&gt;CR1, TIM_CR1_UDIS);
<a name="l01054"></a>01054 }
<a name="l01055"></a>01055 <span class="comment"></span>
<a name="l01056"></a>01056 <span class="comment">/**</span>
<a name="l01057"></a>01057 <span class="comment">  * @brief  Indicates whether update event generation is enabled.</span>
<a name="l01058"></a>01058 <span class="comment">  * @rmtoll CR1          UDIS          LL_TIM_IsEnabledUpdateEvent</span>
<a name="l01059"></a>01059 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01060"></a>01060 <span class="comment">  * @retval Inverted state of bit (0 or 1).</span>
<a name="l01061"></a>01061 <span class="comment">  */</span>
<a name="l01062"></a><a class="code" href="group__TIM__LL__EF__Time__Base.html#gab613e684fb8804f466482bf5988737bd">01062</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Time__Base.html#gab613e684fb8804f466482bf5988737bd" title="Indicates whether update event generation is enabled.">LL_TIM_IsEnabledUpdateEvent</a>(TIM_TypeDef *TIMx)
<a name="l01063"></a>01063 {
<a name="l01064"></a>01064   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;CR1, TIM_CR1_UDIS) == (uint32_t)RESET) ? 1UL : 0UL);
<a name="l01065"></a>01065 }
<a name="l01066"></a>01066 <span class="comment"></span>
<a name="l01067"></a>01067 <span class="comment">/**</span>
<a name="l01068"></a>01068 <span class="comment">  * @brief  Set update event source</span>
<a name="l01069"></a>01069 <span class="comment">  * @note Update event source set to LL_TIM_UPDATESOURCE_REGULAR: any of the following events</span>
<a name="l01070"></a>01070 <span class="comment">  *       generate an update interrupt or DMA request if enabled:</span>
<a name="l01071"></a>01071 <span class="comment">  *        - Counter overflow/underflow</span>
<a name="l01072"></a>01072 <span class="comment">  *        - Setting the UG bit</span>
<a name="l01073"></a>01073 <span class="comment">  *        - Update generation through the slave mode controller</span>
<a name="l01074"></a>01074 <span class="comment">  * @note Update event source set to LL_TIM_UPDATESOURCE_COUNTER: only counter</span>
<a name="l01075"></a>01075 <span class="comment">  *       overflow/underflow generates an update interrupt or DMA request if enabled.</span>
<a name="l01076"></a>01076 <span class="comment">  * @rmtoll CR1          URS           LL_TIM_SetUpdateSource</span>
<a name="l01077"></a>01077 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01078"></a>01078 <span class="comment">  * @param  UpdateSource This parameter can be one of the following values:</span>
<a name="l01079"></a>01079 <span class="comment">  *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR</span>
<a name="l01080"></a>01080 <span class="comment">  *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER</span>
<a name="l01081"></a>01081 <span class="comment">  * @retval None</span>
<a name="l01082"></a>01082 <span class="comment">  */</span>
<a name="l01083"></a><a class="code" href="group__TIM__LL__EF__Time__Base.html#ga766975b6fa1ec81340fc4dafd8b62fbd">01083</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga766975b6fa1ec81340fc4dafd8b62fbd" title="Set update event source.">LL_TIM_SetUpdateSource</a>(TIM_TypeDef *TIMx, uint32_t UpdateSource)
<a name="l01084"></a>01084 {
<a name="l01085"></a>01085   MODIFY_REG(TIMx-&gt;CR1, TIM_CR1_URS, UpdateSource);
<a name="l01086"></a>01086 }
<a name="l01087"></a>01087 <span class="comment"></span>
<a name="l01088"></a>01088 <span class="comment">/**</span>
<a name="l01089"></a>01089 <span class="comment">  * @brief  Get actual event update source</span>
<a name="l01090"></a>01090 <span class="comment">  * @rmtoll CR1          URS           LL_TIM_GetUpdateSource</span>
<a name="l01091"></a>01091 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01092"></a>01092 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l01093"></a>01093 <span class="comment">  *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR</span>
<a name="l01094"></a>01094 <span class="comment">  *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER</span>
<a name="l01095"></a>01095 <span class="comment">  */</span>
<a name="l01096"></a><a class="code" href="group__TIM__LL__EF__Time__Base.html#gaed49a41fe48c5d77775a62065c9cae24">01096</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Time__Base.html#gaed49a41fe48c5d77775a62065c9cae24" title="Get actual event update source.">LL_TIM_GetUpdateSource</a>(TIM_TypeDef *TIMx)
<a name="l01097"></a>01097 {
<a name="l01098"></a>01098   <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;CR1, TIM_CR1_URS));
<a name="l01099"></a>01099 }
<a name="l01100"></a>01100 <span class="comment"></span>
<a name="l01101"></a>01101 <span class="comment">/**</span>
<a name="l01102"></a>01102 <span class="comment">  * @brief  Set one pulse mode (one shot v.s. repetitive).</span>
<a name="l01103"></a>01103 <span class="comment">  * @rmtoll CR1          OPM           LL_TIM_SetOnePulseMode</span>
<a name="l01104"></a>01104 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01105"></a>01105 <span class="comment">  * @param  OnePulseMode This parameter can be one of the following values:</span>
<a name="l01106"></a>01106 <span class="comment">  *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE</span>
<a name="l01107"></a>01107 <span class="comment">  *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE</span>
<a name="l01108"></a>01108 <span class="comment">  * @retval None</span>
<a name="l01109"></a>01109 <span class="comment">  */</span>
<a name="l01110"></a><a class="code" href="group__TIM__LL__EF__Time__Base.html#ga9c1cb0ec71af8eef765a97b6fbc5386e">01110</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga9c1cb0ec71af8eef765a97b6fbc5386e" title="Set one pulse mode (one shot v.s.">LL_TIM_SetOnePulseMode</a>(TIM_TypeDef *TIMx, uint32_t OnePulseMode)
<a name="l01111"></a>01111 {
<a name="l01112"></a>01112   MODIFY_REG(TIMx-&gt;CR1, TIM_CR1_OPM, OnePulseMode);
<a name="l01113"></a>01113 }
<a name="l01114"></a>01114 <span class="comment"></span>
<a name="l01115"></a>01115 <span class="comment">/**</span>
<a name="l01116"></a>01116 <span class="comment">  * @brief  Get actual one pulse mode.</span>
<a name="l01117"></a>01117 <span class="comment">  * @rmtoll CR1          OPM           LL_TIM_GetOnePulseMode</span>
<a name="l01118"></a>01118 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01119"></a>01119 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l01120"></a>01120 <span class="comment">  *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE</span>
<a name="l01121"></a>01121 <span class="comment">  *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE</span>
<a name="l01122"></a>01122 <span class="comment">  */</span>
<a name="l01123"></a><a class="code" href="group__TIM__LL__EF__Time__Base.html#ga128c02be198e46b02bab3766fe62e11e">01123</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga128c02be198e46b02bab3766fe62e11e" title="Get actual one pulse mode.">LL_TIM_GetOnePulseMode</a>(TIM_TypeDef *TIMx)
<a name="l01124"></a>01124 {
<a name="l01125"></a>01125   <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;CR1, TIM_CR1_OPM));
<a name="l01126"></a>01126 }
<a name="l01127"></a>01127 <span class="comment"></span>
<a name="l01128"></a>01128 <span class="comment">/**</span>
<a name="l01129"></a>01129 <span class="comment">  * @brief  Set the timer counter counting mode.</span>
<a name="l01130"></a>01130 <span class="comment">  * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to</span>
<a name="l01131"></a>01131 <span class="comment">  *       check whether or not the counter mode selection feature is supported</span>
<a name="l01132"></a>01132 <span class="comment">  *       by a timer instance.</span>
<a name="l01133"></a>01133 <span class="comment">  * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse)</span>
<a name="l01134"></a>01134 <span class="comment">  *       requires a timer reset to avoid unexpected direction</span>
<a name="l01135"></a>01135 <span class="comment">  *       due to DIR bit readonly in center aligned mode.</span>
<a name="l01136"></a>01136 <span class="comment">  * @rmtoll CR1          DIR           LL_TIM_SetCounterMode\n</span>
<a name="l01137"></a>01137 <span class="comment">  *         CR1          CMS           LL_TIM_SetCounterMode</span>
<a name="l01138"></a>01138 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01139"></a>01139 <span class="comment">  * @param  CounterMode This parameter can be one of the following values:</span>
<a name="l01140"></a>01140 <span class="comment">  *         @arg @ref LL_TIM_COUNTERMODE_UP</span>
<a name="l01141"></a>01141 <span class="comment">  *         @arg @ref LL_TIM_COUNTERMODE_DOWN</span>
<a name="l01142"></a>01142 <span class="comment">  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP</span>
<a name="l01143"></a>01143 <span class="comment">  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN</span>
<a name="l01144"></a>01144 <span class="comment">  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN</span>
<a name="l01145"></a>01145 <span class="comment">  * @retval None</span>
<a name="l01146"></a>01146 <span class="comment">  */</span>
<a name="l01147"></a><a class="code" href="group__TIM__LL__EF__Time__Base.html#ga3fbd129da8929563fe7de9a9b6e82105">01147</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga3fbd129da8929563fe7de9a9b6e82105" title="Set the timer counter counting mode.">LL_TIM_SetCounterMode</a>(TIM_TypeDef *TIMx, uint32_t CounterMode)
<a name="l01148"></a>01148 {
<a name="l01149"></a>01149   MODIFY_REG(TIMx-&gt;CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
<a name="l01150"></a>01150 }
<a name="l01151"></a>01151 <span class="comment"></span>
<a name="l01152"></a>01152 <span class="comment">/**</span>
<a name="l01153"></a>01153 <span class="comment">  * @brief  Get actual counter mode.</span>
<a name="l01154"></a>01154 <span class="comment">  * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to</span>
<a name="l01155"></a>01155 <span class="comment">  *       check whether or not the counter mode selection feature is supported</span>
<a name="l01156"></a>01156 <span class="comment">  *       by a timer instance.</span>
<a name="l01157"></a>01157 <span class="comment">  * @rmtoll CR1          DIR           LL_TIM_GetCounterMode\n</span>
<a name="l01158"></a>01158 <span class="comment">  *         CR1          CMS           LL_TIM_GetCounterMode</span>
<a name="l01159"></a>01159 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01160"></a>01160 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l01161"></a>01161 <span class="comment">  *         @arg @ref LL_TIM_COUNTERMODE_UP</span>
<a name="l01162"></a>01162 <span class="comment">  *         @arg @ref LL_TIM_COUNTERMODE_DOWN</span>
<a name="l01163"></a>01163 <span class="comment">  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP</span>
<a name="l01164"></a>01164 <span class="comment">  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN</span>
<a name="l01165"></a>01165 <span class="comment">  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN</span>
<a name="l01166"></a>01166 <span class="comment">  */</span>
<a name="l01167"></a><a class="code" href="group__TIM__LL__EF__Time__Base.html#gab2dc8faeb02ea4b0c454d08de47e6d7d">01167</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Time__Base.html#gab2dc8faeb02ea4b0c454d08de47e6d7d" title="Get actual counter mode.">LL_TIM_GetCounterMode</a>(TIM_TypeDef *TIMx)
<a name="l01168"></a>01168 {
<a name="l01169"></a>01169   <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;CR1, TIM_CR1_DIR | TIM_CR1_CMS));
<a name="l01170"></a>01170 }
<a name="l01171"></a>01171 <span class="comment"></span>
<a name="l01172"></a>01172 <span class="comment">/**</span>
<a name="l01173"></a>01173 <span class="comment">  * @brief  Enable auto-reload (ARR) preload.</span>
<a name="l01174"></a>01174 <span class="comment">  * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload</span>
<a name="l01175"></a>01175 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01176"></a>01176 <span class="comment">  * @retval None</span>
<a name="l01177"></a>01177 <span class="comment">  */</span>
<a name="l01178"></a><a class="code" href="group__TIM__LL__EF__Time__Base.html#gacafbc988f132718a179ce4b3723d2895">01178</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#gacafbc988f132718a179ce4b3723d2895" title="Enable auto-reload (ARR) preload.">LL_TIM_EnableARRPreload</a>(TIM_TypeDef *TIMx)
<a name="l01179"></a>01179 {
<a name="l01180"></a>01180   SET_BIT(TIMx-&gt;CR1, TIM_CR1_ARPE);
<a name="l01181"></a>01181 }
<a name="l01182"></a>01182 <span class="comment"></span>
<a name="l01183"></a>01183 <span class="comment">/**</span>
<a name="l01184"></a>01184 <span class="comment">  * @brief  Disable auto-reload (ARR) preload.</span>
<a name="l01185"></a>01185 <span class="comment">  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload</span>
<a name="l01186"></a>01186 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01187"></a>01187 <span class="comment">  * @retval None</span>
<a name="l01188"></a>01188 <span class="comment">  */</span>
<a name="l01189"></a><a class="code" href="group__TIM__LL__EF__Time__Base.html#ga6abd4a32611fe317bbaaa0caba3de87c">01189</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga6abd4a32611fe317bbaaa0caba3de87c" title="Disable auto-reload (ARR) preload.">LL_TIM_DisableARRPreload</a>(TIM_TypeDef *TIMx)
<a name="l01190"></a>01190 {
<a name="l01191"></a>01191   CLEAR_BIT(TIMx-&gt;CR1, TIM_CR1_ARPE);
<a name="l01192"></a>01192 }
<a name="l01193"></a>01193 <span class="comment"></span>
<a name="l01194"></a>01194 <span class="comment">/**</span>
<a name="l01195"></a>01195 <span class="comment">  * @brief  Indicates whether auto-reload (ARR) preload is enabled.</span>
<a name="l01196"></a>01196 <span class="comment">  * @rmtoll CR1          ARPE          LL_TIM_IsEnabledARRPreload</span>
<a name="l01197"></a>01197 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01198"></a>01198 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01199"></a>01199 <span class="comment">  */</span>
<a name="l01200"></a><a class="code" href="group__TIM__LL__EF__Time__Base.html#ga8b9aafd172f8739708ddf925406a7d89">01200</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga8b9aafd172f8739708ddf925406a7d89" title="Indicates whether auto-reload (ARR) preload is enabled.">LL_TIM_IsEnabledARRPreload</a>(TIM_TypeDef *TIMx)
<a name="l01201"></a>01201 {
<a name="l01202"></a>01202   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;CR1, TIM_CR1_ARPE) == (TIM_CR1_ARPE)) ? 1UL : 0UL);
<a name="l01203"></a>01203 }
<a name="l01204"></a>01204 <span class="comment"></span>
<a name="l01205"></a>01205 <span class="comment">/**</span>
<a name="l01206"></a>01206 <span class="comment">  * @brief  Set the division ratio between the timer clock  and the sampling clock used by the dead-time generators (when supported) and the digital filters.</span>
<a name="l01207"></a>01207 <span class="comment">  * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check</span>
<a name="l01208"></a>01208 <span class="comment">  *       whether or not the clock division feature is supported by the timer</span>
<a name="l01209"></a>01209 <span class="comment">  *       instance.</span>
<a name="l01210"></a>01210 <span class="comment">  * @rmtoll CR1          CKD           LL_TIM_SetClockDivision</span>
<a name="l01211"></a>01211 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01212"></a>01212 <span class="comment">  * @param  ClockDivision This parameter can be one of the following values:</span>
<a name="l01213"></a>01213 <span class="comment">  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1</span>
<a name="l01214"></a>01214 <span class="comment">  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2</span>
<a name="l01215"></a>01215 <span class="comment">  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4</span>
<a name="l01216"></a>01216 <span class="comment">  * @retval None</span>
<a name="l01217"></a>01217 <span class="comment">  */</span>
<a name="l01218"></a><a class="code" href="group__TIM__LL__EF__Time__Base.html#gab193c4bdaaae6a8240da69a2bfb88dc8">01218</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#gab193c4bdaaae6a8240da69a2bfb88dc8" title="Set the division ratio between the timer clock and the sampling clock used by the dead-time generator...">LL_TIM_SetClockDivision</a>(TIM_TypeDef *TIMx, uint32_t ClockDivision)
<a name="l01219"></a>01219 {
<a name="l01220"></a>01220   MODIFY_REG(TIMx-&gt;CR1, TIM_CR1_CKD, ClockDivision);
<a name="l01221"></a>01221 }
<a name="l01222"></a>01222 <span class="comment"></span>
<a name="l01223"></a>01223 <span class="comment">/**</span>
<a name="l01224"></a>01224 <span class="comment">  * @brief  Get the actual division ratio between the timer clock  and the sampling clock used by the dead-time generators (when supported) and the digital filters.</span>
<a name="l01225"></a>01225 <span class="comment">  * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check</span>
<a name="l01226"></a>01226 <span class="comment">  *       whether or not the clock division feature is supported by the timer</span>
<a name="l01227"></a>01227 <span class="comment">  *       instance.</span>
<a name="l01228"></a>01228 <span class="comment">  * @rmtoll CR1          CKD           LL_TIM_GetClockDivision</span>
<a name="l01229"></a>01229 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01230"></a>01230 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l01231"></a>01231 <span class="comment">  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1</span>
<a name="l01232"></a>01232 <span class="comment">  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2</span>
<a name="l01233"></a>01233 <span class="comment">  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4</span>
<a name="l01234"></a>01234 <span class="comment">  */</span>
<a name="l01235"></a><a class="code" href="group__TIM__LL__EF__Time__Base.html#gae8481a1bb753c169a3bfcbcce729f57d">01235</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Time__Base.html#gae8481a1bb753c169a3bfcbcce729f57d" title="Get the actual division ratio between the timer clock and the sampling clock used by the dead-time ge...">LL_TIM_GetClockDivision</a>(TIM_TypeDef *TIMx)
<a name="l01236"></a>01236 {
<a name="l01237"></a>01237   <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;CR1, TIM_CR1_CKD));
<a name="l01238"></a>01238 }
<a name="l01239"></a>01239 <span class="comment"></span>
<a name="l01240"></a>01240 <span class="comment">/**</span>
<a name="l01241"></a>01241 <span class="comment">  * @brief  Set the counter value.</span>
<a name="l01242"></a>01242 <span class="comment">  * @rmtoll CNT          CNT           LL_TIM_SetCounter</span>
<a name="l01243"></a>01243 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01244"></a>01244 <span class="comment">  * @param  Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF)</span>
<a name="l01245"></a>01245 <span class="comment">  * @retval None</span>
<a name="l01246"></a>01246 <span class="comment">  */</span>
<a name="l01247"></a><a class="code" href="group__TIM__LL__EF__Time__Base.html#ga1a543b5d66cfdb9c5a80edbe3d50ebe2">01247</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga1a543b5d66cfdb9c5a80edbe3d50ebe2" title="Set the counter value.">LL_TIM_SetCounter</a>(TIM_TypeDef *TIMx, uint32_t Counter)
<a name="l01248"></a>01248 {
<a name="l01249"></a>01249   WRITE_REG(TIMx-&gt;CNT, Counter);
<a name="l01250"></a>01250 }
<a name="l01251"></a>01251 <span class="comment"></span>
<a name="l01252"></a>01252 <span class="comment">/**</span>
<a name="l01253"></a>01253 <span class="comment">  * @brief  Get the counter value.</span>
<a name="l01254"></a>01254 <span class="comment">  * @rmtoll CNT          CNT           LL_TIM_GetCounter</span>
<a name="l01255"></a>01255 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01256"></a>01256 <span class="comment">  * @retval Counter value (between Min_Data=0 and Max_Data=0xFFFF)</span>
<a name="l01257"></a>01257 <span class="comment">  */</span>
<a name="l01258"></a><a class="code" href="group__TIM__LL__EF__Time__Base.html#ga479b30e126e7ce0b8fda8ee1b12da14c">01258</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga479b30e126e7ce0b8fda8ee1b12da14c" title="Get the counter value.">LL_TIM_GetCounter</a>(TIM_TypeDef *TIMx)
<a name="l01259"></a>01259 {
<a name="l01260"></a>01260   <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CNT));
<a name="l01261"></a>01261 }
<a name="l01262"></a>01262 <span class="comment"></span>
<a name="l01263"></a>01263 <span class="comment">/**</span>
<a name="l01264"></a>01264 <span class="comment">  * @brief  Get the current direction of the counter</span>
<a name="l01265"></a>01265 <span class="comment">  * @rmtoll CR1          DIR           LL_TIM_GetDirection</span>
<a name="l01266"></a>01266 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01267"></a>01267 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l01268"></a>01268 <span class="comment">  *         @arg @ref LL_TIM_COUNTERDIRECTION_UP</span>
<a name="l01269"></a>01269 <span class="comment">  *         @arg @ref LL_TIM_COUNTERDIRECTION_DOWN</span>
<a name="l01270"></a>01270 <span class="comment">  */</span>
<a name="l01271"></a><a class="code" href="group__TIM__LL__EF__Time__Base.html#gab598fef377dda255fa33ab0d2b5eb3b0">01271</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Time__Base.html#gab598fef377dda255fa33ab0d2b5eb3b0" title="Get the current direction of the counter.">LL_TIM_GetDirection</a>(TIM_TypeDef *TIMx)
<a name="l01272"></a>01272 {
<a name="l01273"></a>01273   <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;CR1, TIM_CR1_DIR));
<a name="l01274"></a>01274 }
<a name="l01275"></a>01275 <span class="comment"></span>
<a name="l01276"></a>01276 <span class="comment">/**</span>
<a name="l01277"></a>01277 <span class="comment">  * @brief  Set the prescaler value.</span>
<a name="l01278"></a>01278 <span class="comment">  * @note The counter clock frequency CK_CNT is equal to fCK_PSC / (PSC[15:0] + 1).</span>
<a name="l01279"></a>01279 <span class="comment">  * @note The prescaler can be changed on the fly as this control register is buffered. The new</span>
<a name="l01280"></a>01280 <span class="comment">  *       prescaler ratio is taken into account at the next update event.</span>
<a name="l01281"></a>01281 <span class="comment">  * @note Helper macro @ref __LL_TIM_CALC_PSC can be used to calculate the Prescaler parameter</span>
<a name="l01282"></a>01282 <span class="comment">  * @rmtoll PSC          PSC           LL_TIM_SetPrescaler</span>
<a name="l01283"></a>01283 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01284"></a>01284 <span class="comment">  * @param  Prescaler between Min_Data=0 and Max_Data=65535</span>
<a name="l01285"></a>01285 <span class="comment">  * @retval None</span>
<a name="l01286"></a>01286 <span class="comment">  */</span>
<a name="l01287"></a><a class="code" href="group__TIM__LL__EF__Time__Base.html#gae35cee843046e8f684efab3dd14b2583">01287</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#gae35cee843046e8f684efab3dd14b2583" title="Set the prescaler value.">LL_TIM_SetPrescaler</a>(TIM_TypeDef *TIMx, uint32_t Prescaler)
<a name="l01288"></a>01288 {
<a name="l01289"></a>01289   WRITE_REG(TIMx-&gt;PSC, Prescaler);
<a name="l01290"></a>01290 }
<a name="l01291"></a>01291 <span class="comment"></span>
<a name="l01292"></a>01292 <span class="comment">/**</span>
<a name="l01293"></a>01293 <span class="comment">  * @brief  Get the prescaler value.</span>
<a name="l01294"></a>01294 <span class="comment">  * @rmtoll PSC          PSC           LL_TIM_GetPrescaler</span>
<a name="l01295"></a>01295 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01296"></a>01296 <span class="comment">  * @retval  Prescaler value between Min_Data=0 and Max_Data=65535</span>
<a name="l01297"></a>01297 <span class="comment">  */</span>
<a name="l01298"></a><a class="code" href="group__TIM__LL__EF__Time__Base.html#ga0e350faadd6d2471bb3a476587535b02">01298</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga0e350faadd6d2471bb3a476587535b02" title="Get the prescaler value.">LL_TIM_GetPrescaler</a>(TIM_TypeDef *TIMx)
<a name="l01299"></a>01299 {
<a name="l01300"></a>01300   <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;PSC));
<a name="l01301"></a>01301 }
<a name="l01302"></a>01302 <span class="comment"></span>
<a name="l01303"></a>01303 <span class="comment">/**</span>
<a name="l01304"></a>01304 <span class="comment">  * @brief  Set the auto-reload value.</span>
<a name="l01305"></a>01305 <span class="comment">  * @note The counter is blocked while the auto-reload value is null.</span>
<a name="l01306"></a>01306 <span class="comment">  * @note Helper macro @ref __LL_TIM_CALC_ARR can be used to calculate the AutoReload parameter</span>
<a name="l01307"></a>01307 <span class="comment">  * @rmtoll ARR          ARR           LL_TIM_SetAutoReload</span>
<a name="l01308"></a>01308 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01309"></a>01309 <span class="comment">  * @param  AutoReload between Min_Data=0 and Max_Data=65535</span>
<a name="l01310"></a>01310 <span class="comment">  * @retval None</span>
<a name="l01311"></a>01311 <span class="comment">  */</span>
<a name="l01312"></a><a class="code" href="group__TIM__LL__EF__Time__Base.html#ga8a604a4e89720f96044786c7336b9320">01312</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga8a604a4e89720f96044786c7336b9320" title="Set the auto-reload value.">LL_TIM_SetAutoReload</a>(TIM_TypeDef *TIMx, uint32_t AutoReload)
<a name="l01313"></a>01313 {
<a name="l01314"></a>01314   WRITE_REG(TIMx-&gt;ARR, AutoReload);
<a name="l01315"></a>01315 }
<a name="l01316"></a>01316 <span class="comment"></span>
<a name="l01317"></a>01317 <span class="comment">/**</span>
<a name="l01318"></a>01318 <span class="comment">  * @brief  Get the auto-reload value.</span>
<a name="l01319"></a>01319 <span class="comment">  * @rmtoll ARR          ARR           LL_TIM_GetAutoReload</span>
<a name="l01320"></a>01320 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01321"></a>01321 <span class="comment">  * @retval Auto-reload value</span>
<a name="l01322"></a>01322 <span class="comment">  */</span>
<a name="l01323"></a><a class="code" href="group__TIM__LL__EF__Time__Base.html#ga20cfdce8dac87b07bdf96c28fa719ed4">01323</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga20cfdce8dac87b07bdf96c28fa719ed4" title="Get the auto-reload value.">LL_TIM_GetAutoReload</a>(TIM_TypeDef *TIMx)
<a name="l01324"></a>01324 {
<a name="l01325"></a>01325   <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;ARR));
<a name="l01326"></a>01326 }
<a name="l01327"></a>01327 <span class="comment"></span>
<a name="l01328"></a>01328 <span class="comment">/**</span>
<a name="l01329"></a>01329 <span class="comment">  * @brief  Set the repetition counter value.</span>
<a name="l01330"></a>01330 <span class="comment">  * @note Macro IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check</span>
<a name="l01331"></a>01331 <span class="comment">  *       whether or not a timer instance supports a repetition counter.</span>
<a name="l01332"></a>01332 <span class="comment">  * @rmtoll RCR          REP           LL_TIM_SetRepetitionCounter</span>
<a name="l01333"></a>01333 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01334"></a>01334 <span class="comment">  * @param  RepetitionCounter between Min_Data=0 and Max_Data=255</span>
<a name="l01335"></a>01335 <span class="comment">  * @retval None</span>
<a name="l01336"></a>01336 <span class="comment">  */</span>
<a name="l01337"></a><a class="code" href="group__TIM__LL__EF__Time__Base.html#gae0b0a7b2f767dc5560cac3431565c0f8">01337</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Time__Base.html#gae0b0a7b2f767dc5560cac3431565c0f8" title="Set the repetition counter value.">LL_TIM_SetRepetitionCounter</a>(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
<a name="l01338"></a>01338 {
<a name="l01339"></a>01339   WRITE_REG(TIMx-&gt;RCR, RepetitionCounter);
<a name="l01340"></a>01340 }
<a name="l01341"></a>01341 <span class="comment"></span>
<a name="l01342"></a>01342 <span class="comment">/**</span>
<a name="l01343"></a>01343 <span class="comment">  * @brief  Get the repetition counter value.</span>
<a name="l01344"></a>01344 <span class="comment">  * @note Macro IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check</span>
<a name="l01345"></a>01345 <span class="comment">  *       whether or not a timer instance supports a repetition counter.</span>
<a name="l01346"></a>01346 <span class="comment">  * @rmtoll RCR          REP           LL_TIM_GetRepetitionCounter</span>
<a name="l01347"></a>01347 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01348"></a>01348 <span class="comment">  * @retval Repetition counter value</span>
<a name="l01349"></a>01349 <span class="comment">  */</span>
<a name="l01350"></a><a class="code" href="group__TIM__LL__EF__Time__Base.html#ga399207d4afe0eab8c4cfd87ee152c6fd">01350</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Time__Base.html#ga399207d4afe0eab8c4cfd87ee152c6fd" title="Get the repetition counter value.">LL_TIM_GetRepetitionCounter</a>(TIM_TypeDef *TIMx)
<a name="l01351"></a>01351 {
<a name="l01352"></a>01352   <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;RCR));
<a name="l01353"></a>01353 }
<a name="l01354"></a>01354 <span class="comment"></span>
<a name="l01355"></a>01355 <span class="comment">/**</span>
<a name="l01356"></a>01356 <span class="comment">  * @}</span>
<a name="l01357"></a>01357 <span class="comment">  */</span>
<a name="l01358"></a>01358 <span class="comment"></span>
<a name="l01359"></a>01359 <span class="comment">/** @defgroup TIM_LL_EF_Capture_Compare Capture Compare configuration</span>
<a name="l01360"></a>01360 <span class="comment">  * @{</span>
<a name="l01361"></a>01361 <span class="comment">  */</span><span class="comment"></span>
<a name="l01362"></a>01362 <span class="comment">/**</span>
<a name="l01363"></a>01363 <span class="comment">  * @brief  Enable  the capture/compare control bits (CCxE, CCxNE and OCxM) preload.</span>
<a name="l01364"></a>01364 <span class="comment">  * @note CCxE, CCxNE and OCxM bits are preloaded, after having been written,</span>
<a name="l01365"></a>01365 <span class="comment">  *       they are updated only when a commutation event (COM) occurs.</span>
<a name="l01366"></a>01366 <span class="comment">  * @note Only on channels that have a complementary output.</span>
<a name="l01367"></a>01367 <span class="comment">  * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check</span>
<a name="l01368"></a>01368 <span class="comment">  *       whether or not a timer instance is able to generate a commutation event.</span>
<a name="l01369"></a>01369 <span class="comment">  * @rmtoll CR2          CCPC          LL_TIM_CC_EnablePreload</span>
<a name="l01370"></a>01370 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01371"></a>01371 <span class="comment">  * @retval None</span>
<a name="l01372"></a>01372 <span class="comment">  */</span>
<a name="l01373"></a><a class="code" href="group__TIM__LL__EF__Capture__Compare.html#ga108aae76761471edd74ba61c76fc4edd">01373</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Capture__Compare.html#ga108aae76761471edd74ba61c76fc4edd" title="Enable the capture/compare control bits (CCxE, CCxNE and OCxM) preload.">LL_TIM_CC_EnablePreload</a>(TIM_TypeDef *TIMx)
<a name="l01374"></a>01374 {
<a name="l01375"></a>01375   SET_BIT(TIMx-&gt;CR2, TIM_CR2_CCPC);
<a name="l01376"></a>01376 }
<a name="l01377"></a>01377 <span class="comment"></span>
<a name="l01378"></a>01378 <span class="comment">/**</span>
<a name="l01379"></a>01379 <span class="comment">  * @brief  Disable  the capture/compare control bits (CCxE, CCxNE and OCxM) preload.</span>
<a name="l01380"></a>01380 <span class="comment">  * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check</span>
<a name="l01381"></a>01381 <span class="comment">  *       whether or not a timer instance is able to generate a commutation event.</span>
<a name="l01382"></a>01382 <span class="comment">  * @rmtoll CR2          CCPC          LL_TIM_CC_DisablePreload</span>
<a name="l01383"></a>01383 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01384"></a>01384 <span class="comment">  * @retval None</span>
<a name="l01385"></a>01385 <span class="comment">  */</span>
<a name="l01386"></a><a class="code" href="group__TIM__LL__EF__Capture__Compare.html#gaab2ad3429ca856e2735cabdccd1ffb30">01386</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Capture__Compare.html#gaab2ad3429ca856e2735cabdccd1ffb30" title="Disable the capture/compare control bits (CCxE, CCxNE and OCxM) preload.">LL_TIM_CC_DisablePreload</a>(TIM_TypeDef *TIMx)
<a name="l01387"></a>01387 {
<a name="l01388"></a>01388   CLEAR_BIT(TIMx-&gt;CR2, TIM_CR2_CCPC);
<a name="l01389"></a>01389 }
<a name="l01390"></a>01390 <span class="comment"></span>
<a name="l01391"></a>01391 <span class="comment">/**</span>
<a name="l01392"></a>01392 <span class="comment">  * @brief  Set the updated source of the capture/compare control bits (CCxE, CCxNE and OCxM).</span>
<a name="l01393"></a>01393 <span class="comment">  * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check</span>
<a name="l01394"></a>01394 <span class="comment">  *       whether or not a timer instance is able to generate a commutation event.</span>
<a name="l01395"></a>01395 <span class="comment">  * @rmtoll CR2          CCUS          LL_TIM_CC_SetUpdate</span>
<a name="l01396"></a>01396 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01397"></a>01397 <span class="comment">  * @param  CCUpdateSource This parameter can be one of the following values:</span>
<a name="l01398"></a>01398 <span class="comment">  *         @arg @ref LL_TIM_CCUPDATESOURCE_COMG_ONLY</span>
<a name="l01399"></a>01399 <span class="comment">  *         @arg @ref LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI</span>
<a name="l01400"></a>01400 <span class="comment">  * @retval None</span>
<a name="l01401"></a>01401 <span class="comment">  */</span>
<a name="l01402"></a><a class="code" href="group__TIM__LL__EF__Capture__Compare.html#ga5b4a0b562755ed0b96cec9de19b0376c">01402</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Capture__Compare.html#ga5b4a0b562755ed0b96cec9de19b0376c" title="Set the updated source of the capture/compare control bits (CCxE, CCxNE and OCxM).">LL_TIM_CC_SetUpdate</a>(TIM_TypeDef *TIMx, uint32_t CCUpdateSource)
<a name="l01403"></a>01403 {
<a name="l01404"></a>01404   MODIFY_REG(TIMx-&gt;CR2, TIM_CR2_CCUS, CCUpdateSource);
<a name="l01405"></a>01405 }
<a name="l01406"></a>01406 <span class="comment"></span>
<a name="l01407"></a>01407 <span class="comment">/**</span>
<a name="l01408"></a>01408 <span class="comment">  * @brief  Set the trigger of the capture/compare DMA request.</span>
<a name="l01409"></a>01409 <span class="comment">  * @rmtoll CR2          CCDS          LL_TIM_CC_SetDMAReqTrigger</span>
<a name="l01410"></a>01410 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01411"></a>01411 <span class="comment">  * @param  DMAReqTrigger This parameter can be one of the following values:</span>
<a name="l01412"></a>01412 <span class="comment">  *         @arg @ref LL_TIM_CCDMAREQUEST_CC</span>
<a name="l01413"></a>01413 <span class="comment">  *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE</span>
<a name="l01414"></a>01414 <span class="comment">  * @retval None</span>
<a name="l01415"></a>01415 <span class="comment">  */</span>
<a name="l01416"></a><a class="code" href="group__TIM__LL__EF__Capture__Compare.html#gaa26a920ae28bff910ddde8a10d3f431f">01416</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Capture__Compare.html#gaa26a920ae28bff910ddde8a10d3f431f" title="Set the trigger of the capture/compare DMA request.">LL_TIM_CC_SetDMAReqTrigger</a>(TIM_TypeDef *TIMx, uint32_t DMAReqTrigger)
<a name="l01417"></a>01417 {
<a name="l01418"></a>01418   MODIFY_REG(TIMx-&gt;CR2, TIM_CR2_CCDS, DMAReqTrigger);
<a name="l01419"></a>01419 }
<a name="l01420"></a>01420 <span class="comment"></span>
<a name="l01421"></a>01421 <span class="comment">/**</span>
<a name="l01422"></a>01422 <span class="comment">  * @brief  Get actual trigger of the capture/compare DMA request.</span>
<a name="l01423"></a>01423 <span class="comment">  * @rmtoll CR2          CCDS          LL_TIM_CC_GetDMAReqTrigger</span>
<a name="l01424"></a>01424 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01425"></a>01425 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l01426"></a>01426 <span class="comment">  *         @arg @ref LL_TIM_CCDMAREQUEST_CC</span>
<a name="l01427"></a>01427 <span class="comment">  *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE</span>
<a name="l01428"></a>01428 <span class="comment">  */</span>
<a name="l01429"></a><a class="code" href="group__TIM__LL__EF__Capture__Compare.html#gac96ac4dab22f7ef4289c59c6e8e01953">01429</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Capture__Compare.html#gac96ac4dab22f7ef4289c59c6e8e01953" title="Get actual trigger of the capture/compare DMA request.">LL_TIM_CC_GetDMAReqTrigger</a>(TIM_TypeDef *TIMx)
<a name="l01430"></a>01430 {
<a name="l01431"></a>01431   <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;CR2, TIM_CR2_CCDS));
<a name="l01432"></a>01432 }
<a name="l01433"></a>01433 <span class="comment"></span>
<a name="l01434"></a>01434 <span class="comment">/**</span>
<a name="l01435"></a>01435 <span class="comment">  * @brief  Set the lock level to freeze the</span>
<a name="l01436"></a>01436 <span class="comment">  *         configuration of several capture/compare parameters.</span>
<a name="l01437"></a>01437 <span class="comment">  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l01438"></a>01438 <span class="comment">  *       the lock mechanism is supported by a timer instance.</span>
<a name="l01439"></a>01439 <span class="comment">  * @rmtoll BDTR         LOCK          LL_TIM_CC_SetLockLevel</span>
<a name="l01440"></a>01440 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01441"></a>01441 <span class="comment">  * @param  LockLevel This parameter can be one of the following values:</span>
<a name="l01442"></a>01442 <span class="comment">  *         @arg @ref LL_TIM_LOCKLEVEL_OFF</span>
<a name="l01443"></a>01443 <span class="comment">  *         @arg @ref LL_TIM_LOCKLEVEL_1</span>
<a name="l01444"></a>01444 <span class="comment">  *         @arg @ref LL_TIM_LOCKLEVEL_2</span>
<a name="l01445"></a>01445 <span class="comment">  *         @arg @ref LL_TIM_LOCKLEVEL_3</span>
<a name="l01446"></a>01446 <span class="comment">  * @retval None</span>
<a name="l01447"></a>01447 <span class="comment">  */</span>
<a name="l01448"></a><a class="code" href="group__TIM__LL__EF__Capture__Compare.html#gac014c43ca9b85f3e11624528f513c4bc">01448</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Capture__Compare.html#gac014c43ca9b85f3e11624528f513c4bc" title="Set the lock level to freeze the configuration of several capture/compare parameters.">LL_TIM_CC_SetLockLevel</a>(TIM_TypeDef *TIMx, uint32_t LockLevel)
<a name="l01449"></a>01449 {
<a name="l01450"></a>01450   MODIFY_REG(TIMx-&gt;BDTR, TIM_BDTR_LOCK, LockLevel);
<a name="l01451"></a>01451 }
<a name="l01452"></a>01452 <span class="comment"></span>
<a name="l01453"></a>01453 <span class="comment">/**</span>
<a name="l01454"></a>01454 <span class="comment">  * @brief  Enable capture/compare channels.</span>
<a name="l01455"></a>01455 <span class="comment">  * @rmtoll CCER         CC1E          LL_TIM_CC_EnableChannel\n</span>
<a name="l01456"></a>01456 <span class="comment">  *         CCER         CC1NE         LL_TIM_CC_EnableChannel\n</span>
<a name="l01457"></a>01457 <span class="comment">  *         CCER         CC2E          LL_TIM_CC_EnableChannel\n</span>
<a name="l01458"></a>01458 <span class="comment">  *         CCER         CC2NE         LL_TIM_CC_EnableChannel\n</span>
<a name="l01459"></a>01459 <span class="comment">  *         CCER         CC3E          LL_TIM_CC_EnableChannel\n</span>
<a name="l01460"></a>01460 <span class="comment">  *         CCER         CC3NE         LL_TIM_CC_EnableChannel\n</span>
<a name="l01461"></a>01461 <span class="comment">  *         CCER         CC4E          LL_TIM_CC_EnableChannel</span>
<a name="l01462"></a>01462 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01463"></a>01463 <span class="comment">  * @param  Channels This parameter can be a combination of the following values:</span>
<a name="l01464"></a>01464 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l01465"></a>01465 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1N</span>
<a name="l01466"></a>01466 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l01467"></a>01467 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2N</span>
<a name="l01468"></a>01468 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l01469"></a>01469 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3N</span>
<a name="l01470"></a>01470 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l01471"></a>01471 <span class="comment">  * @retval None</span>
<a name="l01472"></a>01472 <span class="comment">  */</span>
<a name="l01473"></a><a class="code" href="group__TIM__LL__EF__Capture__Compare.html#gaf02677bd1c96fa4586fd3ade315fec06">01473</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Capture__Compare.html#gaf02677bd1c96fa4586fd3ade315fec06" title="Enable capture/compare channels.">LL_TIM_CC_EnableChannel</a>(TIM_TypeDef *TIMx, uint32_t Channels)
<a name="l01474"></a>01474 {
<a name="l01475"></a>01475   SET_BIT(TIMx-&gt;CCER, Channels);
<a name="l01476"></a>01476 }
<a name="l01477"></a>01477 <span class="comment"></span>
<a name="l01478"></a>01478 <span class="comment">/**</span>
<a name="l01479"></a>01479 <span class="comment">  * @brief  Disable capture/compare channels.</span>
<a name="l01480"></a>01480 <span class="comment">  * @rmtoll CCER         CC1E          LL_TIM_CC_DisableChannel\n</span>
<a name="l01481"></a>01481 <span class="comment">  *         CCER         CC1NE         LL_TIM_CC_DisableChannel\n</span>
<a name="l01482"></a>01482 <span class="comment">  *         CCER         CC2E          LL_TIM_CC_DisableChannel\n</span>
<a name="l01483"></a>01483 <span class="comment">  *         CCER         CC2NE         LL_TIM_CC_DisableChannel\n</span>
<a name="l01484"></a>01484 <span class="comment">  *         CCER         CC3E          LL_TIM_CC_DisableChannel\n</span>
<a name="l01485"></a>01485 <span class="comment">  *         CCER         CC3NE         LL_TIM_CC_DisableChannel\n</span>
<a name="l01486"></a>01486 <span class="comment">  *         CCER         CC4E          LL_TIM_CC_DisableChannel</span>
<a name="l01487"></a>01487 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01488"></a>01488 <span class="comment">  * @param  Channels This parameter can be a combination of the following values:</span>
<a name="l01489"></a>01489 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l01490"></a>01490 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1N</span>
<a name="l01491"></a>01491 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l01492"></a>01492 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2N</span>
<a name="l01493"></a>01493 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l01494"></a>01494 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3N</span>
<a name="l01495"></a>01495 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l01496"></a>01496 <span class="comment">  * @retval None</span>
<a name="l01497"></a>01497 <span class="comment">  */</span>
<a name="l01498"></a><a class="code" href="group__TIM__LL__EF__Capture__Compare.html#ga48863beb14ff308c0c6a389d35a51d28">01498</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Capture__Compare.html#ga48863beb14ff308c0c6a389d35a51d28" title="Disable capture/compare channels.">LL_TIM_CC_DisableChannel</a>(TIM_TypeDef *TIMx, uint32_t Channels)
<a name="l01499"></a>01499 {
<a name="l01500"></a>01500   CLEAR_BIT(TIMx-&gt;CCER, Channels);
<a name="l01501"></a>01501 }
<a name="l01502"></a>01502 <span class="comment"></span>
<a name="l01503"></a>01503 <span class="comment">/**</span>
<a name="l01504"></a>01504 <span class="comment">  * @brief  Indicate whether channel(s) is(are) enabled.</span>
<a name="l01505"></a>01505 <span class="comment">  * @rmtoll CCER         CC1E          LL_TIM_CC_IsEnabledChannel\n</span>
<a name="l01506"></a>01506 <span class="comment">  *         CCER         CC1NE         LL_TIM_CC_IsEnabledChannel\n</span>
<a name="l01507"></a>01507 <span class="comment">  *         CCER         CC2E          LL_TIM_CC_IsEnabledChannel\n</span>
<a name="l01508"></a>01508 <span class="comment">  *         CCER         CC2NE         LL_TIM_CC_IsEnabledChannel\n</span>
<a name="l01509"></a>01509 <span class="comment">  *         CCER         CC3E          LL_TIM_CC_IsEnabledChannel\n</span>
<a name="l01510"></a>01510 <span class="comment">  *         CCER         CC3NE         LL_TIM_CC_IsEnabledChannel\n</span>
<a name="l01511"></a>01511 <span class="comment">  *         CCER         CC4E          LL_TIM_CC_IsEnabledChannel</span>
<a name="l01512"></a>01512 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01513"></a>01513 <span class="comment">  * @param  Channels This parameter can be a combination of the following values:</span>
<a name="l01514"></a>01514 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l01515"></a>01515 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1N</span>
<a name="l01516"></a>01516 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l01517"></a>01517 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2N</span>
<a name="l01518"></a>01518 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l01519"></a>01519 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3N</span>
<a name="l01520"></a>01520 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l01521"></a>01521 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01522"></a>01522 <span class="comment">  */</span>
<a name="l01523"></a><a class="code" href="group__TIM__LL__EF__Capture__Compare.html#gab86fdbcda859d181fc177c3af26a529c">01523</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Capture__Compare.html#gab86fdbcda859d181fc177c3af26a529c" title="Indicate whether channel(s) is(are) enabled.">LL_TIM_CC_IsEnabledChannel</a>(TIM_TypeDef *TIMx, uint32_t Channels)
<a name="l01524"></a>01524 {
<a name="l01525"></a>01525   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;CCER, Channels) == (Channels)) ? 1UL : 0UL);
<a name="l01526"></a>01526 }
<a name="l01527"></a>01527 <span class="comment"></span>
<a name="l01528"></a>01528 <span class="comment">/**</span>
<a name="l01529"></a>01529 <span class="comment">  * @}</span>
<a name="l01530"></a>01530 <span class="comment">  */</span>
<a name="l01531"></a>01531 <span class="comment"></span>
<a name="l01532"></a>01532 <span class="comment">/** @defgroup TIM_LL_EF_Output_Channel Output channel configuration</span>
<a name="l01533"></a>01533 <span class="comment">  * @{</span>
<a name="l01534"></a>01534 <span class="comment">  */</span><span class="comment"></span>
<a name="l01535"></a>01535 <span class="comment">/**</span>
<a name="l01536"></a>01536 <span class="comment">  * @brief  Configure an output channel.</span>
<a name="l01537"></a>01537 <span class="comment">  * @rmtoll CCMR1        CC1S          LL_TIM_OC_ConfigOutput\n</span>
<a name="l01538"></a>01538 <span class="comment">  *         CCMR1        CC2S          LL_TIM_OC_ConfigOutput\n</span>
<a name="l01539"></a>01539 <span class="comment">  *         CCMR2        CC3S          LL_TIM_OC_ConfigOutput\n</span>
<a name="l01540"></a>01540 <span class="comment">  *         CCMR2        CC4S          LL_TIM_OC_ConfigOutput\n</span>
<a name="l01541"></a>01541 <span class="comment">  *         CCER         CC1P          LL_TIM_OC_ConfigOutput\n</span>
<a name="l01542"></a>01542 <span class="comment">  *         CCER         CC2P          LL_TIM_OC_ConfigOutput\n</span>
<a name="l01543"></a>01543 <span class="comment">  *         CCER         CC3P          LL_TIM_OC_ConfigOutput\n</span>
<a name="l01544"></a>01544 <span class="comment">  *         CCER         CC4P          LL_TIM_OC_ConfigOutput\n</span>
<a name="l01545"></a>01545 <span class="comment">  *         CR2          OIS1          LL_TIM_OC_ConfigOutput\n</span>
<a name="l01546"></a>01546 <span class="comment">  *         CR2          OIS2          LL_TIM_OC_ConfigOutput\n</span>
<a name="l01547"></a>01547 <span class="comment">  *         CR2          OIS3          LL_TIM_OC_ConfigOutput\n</span>
<a name="l01548"></a>01548 <span class="comment">  *         CR2          OIS4          LL_TIM_OC_ConfigOutput</span>
<a name="l01549"></a>01549 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01550"></a>01550 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01551"></a>01551 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l01552"></a>01552 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l01553"></a>01553 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l01554"></a>01554 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l01555"></a>01555 <span class="comment">  * @param  Configuration This parameter must be a combination of all the following values:</span>
<a name="l01556"></a>01556 <span class="comment">  *         @arg @ref LL_TIM_OCPOLARITY_HIGH or @ref LL_TIM_OCPOLARITY_LOW</span>
<a name="l01557"></a>01557 <span class="comment">  *         @arg @ref LL_TIM_OCIDLESTATE_LOW or @ref LL_TIM_OCIDLESTATE_HIGH</span>
<a name="l01558"></a>01558 <span class="comment">  * @retval None</span>
<a name="l01559"></a>01559 <span class="comment">  */</span>
<a name="l01560"></a><a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga09bbc48d24d198bdd8794c78b805f898">01560</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga09bbc48d24d198bdd8794c78b805f898" title="Configure an output channel.">LL_TIM_OC_ConfigOutput</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)
<a name="l01561"></a>01561 {
<a name="l01562"></a>01562   <span class="keyword">register</span> uint8_t iChannel = <a class="code" href="group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8" title="Convert channel id into channel index.">TIM_GET_CHANNEL_INDEX</a>(Channel);
<a name="l01563"></a>01563   <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
<a name="l01564"></a>01564   CLEAR_BIT(*pReg, (TIM_CCMR1_CC1S &lt;&lt; SHIFT_TAB_OCxx[iChannel]));
<a name="l01565"></a>01565   MODIFY_REG(TIMx-&gt;CCER, (TIM_CCER_CC1P &lt;&lt; SHIFT_TAB_CCxP[iChannel]),
<a name="l01566"></a>01566              (Configuration &amp; TIM_CCER_CC1P) &lt;&lt; SHIFT_TAB_CCxP[iChannel]);
<a name="l01567"></a>01567   MODIFY_REG(TIMx-&gt;CR2, (TIM_CR2_OIS1 &lt;&lt; SHIFT_TAB_OISx[iChannel]),
<a name="l01568"></a>01568              (Configuration &amp; TIM_CR2_OIS1) &lt;&lt; SHIFT_TAB_OISx[iChannel]);
<a name="l01569"></a>01569 }
<a name="l01570"></a>01570 <span class="comment"></span>
<a name="l01571"></a>01571 <span class="comment">/**</span>
<a name="l01572"></a>01572 <span class="comment">  * @brief  Define the behavior of the output reference signal OCxREF from which</span>
<a name="l01573"></a>01573 <span class="comment">  *         OCx and OCxN (when relevant) are derived.</span>
<a name="l01574"></a>01574 <span class="comment">  * @rmtoll CCMR1        OC1M          LL_TIM_OC_SetMode\n</span>
<a name="l01575"></a>01575 <span class="comment">  *         CCMR1        OC2M          LL_TIM_OC_SetMode\n</span>
<a name="l01576"></a>01576 <span class="comment">  *         CCMR2        OC3M          LL_TIM_OC_SetMode\n</span>
<a name="l01577"></a>01577 <span class="comment">  *         CCMR2        OC4M          LL_TIM_OC_SetMode</span>
<a name="l01578"></a>01578 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01579"></a>01579 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01580"></a>01580 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l01581"></a>01581 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l01582"></a>01582 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l01583"></a>01583 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l01584"></a>01584 <span class="comment">  * @param  Mode This parameter can be one of the following values:</span>
<a name="l01585"></a>01585 <span class="comment">  *         @arg @ref LL_TIM_OCMODE_FROZEN</span>
<a name="l01586"></a>01586 <span class="comment">  *         @arg @ref LL_TIM_OCMODE_ACTIVE</span>
<a name="l01587"></a>01587 <span class="comment">  *         @arg @ref LL_TIM_OCMODE_INACTIVE</span>
<a name="l01588"></a>01588 <span class="comment">  *         @arg @ref LL_TIM_OCMODE_TOGGLE</span>
<a name="l01589"></a>01589 <span class="comment">  *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE</span>
<a name="l01590"></a>01590 <span class="comment">  *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE</span>
<a name="l01591"></a>01591 <span class="comment">  *         @arg @ref LL_TIM_OCMODE_PWM1</span>
<a name="l01592"></a>01592 <span class="comment">  *         @arg @ref LL_TIM_OCMODE_PWM2</span>
<a name="l01593"></a>01593 <span class="comment">  * @retval None</span>
<a name="l01594"></a>01594 <span class="comment">  */</span>
<a name="l01595"></a><a class="code" href="group__TIM__LL__EF__Output__Channel.html#gac8e509003056c6e203e62e7044cbec9b">01595</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#gac8e509003056c6e203e62e7044cbec9b" title="Define the behavior of the output reference signal OCxREF from which OCx and OCxN (when relevant) are...">LL_TIM_OC_SetMode</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
<a name="l01596"></a>01596 {
<a name="l01597"></a>01597   <span class="keyword">register</span> uint8_t iChannel = <a class="code" href="group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8" title="Convert channel id into channel index.">TIM_GET_CHANNEL_INDEX</a>(Channel);
<a name="l01598"></a>01598   <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
<a name="l01599"></a>01599   MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) &lt;&lt; SHIFT_TAB_OCxx[iChannel]),  Mode &lt;&lt; SHIFT_TAB_OCxx[iChannel]);
<a name="l01600"></a>01600 }
<a name="l01601"></a>01601 <span class="comment"></span>
<a name="l01602"></a>01602 <span class="comment">/**</span>
<a name="l01603"></a>01603 <span class="comment">  * @brief  Get the output compare mode of an output channel.</span>
<a name="l01604"></a>01604 <span class="comment">  * @rmtoll CCMR1        OC1M          LL_TIM_OC_GetMode\n</span>
<a name="l01605"></a>01605 <span class="comment">  *         CCMR1        OC2M          LL_TIM_OC_GetMode\n</span>
<a name="l01606"></a>01606 <span class="comment">  *         CCMR2        OC3M          LL_TIM_OC_GetMode\n</span>
<a name="l01607"></a>01607 <span class="comment">  *         CCMR2        OC4M          LL_TIM_OC_GetMode</span>
<a name="l01608"></a>01608 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01609"></a>01609 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01610"></a>01610 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l01611"></a>01611 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l01612"></a>01612 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l01613"></a>01613 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l01614"></a>01614 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l01615"></a>01615 <span class="comment">  *         @arg @ref LL_TIM_OCMODE_FROZEN</span>
<a name="l01616"></a>01616 <span class="comment">  *         @arg @ref LL_TIM_OCMODE_ACTIVE</span>
<a name="l01617"></a>01617 <span class="comment">  *         @arg @ref LL_TIM_OCMODE_INACTIVE</span>
<a name="l01618"></a>01618 <span class="comment">  *         @arg @ref LL_TIM_OCMODE_TOGGLE</span>
<a name="l01619"></a>01619 <span class="comment">  *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE</span>
<a name="l01620"></a>01620 <span class="comment">  *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE</span>
<a name="l01621"></a>01621 <span class="comment">  *         @arg @ref LL_TIM_OCMODE_PWM1</span>
<a name="l01622"></a>01622 <span class="comment">  *         @arg @ref LL_TIM_OCMODE_PWM2</span>
<a name="l01623"></a>01623 <span class="comment">  */</span>
<a name="l01624"></a><a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga1ec65171d31584f23491a20993c5f0df">01624</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga1ec65171d31584f23491a20993c5f0df" title="Get the output compare mode of an output channel.">LL_TIM_OC_GetMode</a>(TIM_TypeDef *TIMx, uint32_t Channel)
<a name="l01625"></a>01625 {
<a name="l01626"></a>01626   <span class="keyword">register</span> uint8_t iChannel = <a class="code" href="group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8" title="Convert channel id into channel index.">TIM_GET_CHANNEL_INDEX</a>(Channel);
<a name="l01627"></a>01627   <span class="keyword">register</span> <span class="keyword">const</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
<a name="l01628"></a>01628   <span class="keywordflow">return</span> (READ_BIT(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) &lt;&lt; SHIFT_TAB_OCxx[iChannel])) &gt;&gt; SHIFT_TAB_OCxx[iChannel]);
<a name="l01629"></a>01629 }
<a name="l01630"></a>01630 <span class="comment"></span>
<a name="l01631"></a>01631 <span class="comment">/**</span>
<a name="l01632"></a>01632 <span class="comment">  * @brief  Set the polarity of an output channel.</span>
<a name="l01633"></a>01633 <span class="comment">  * @rmtoll CCER         CC1P          LL_TIM_OC_SetPolarity\n</span>
<a name="l01634"></a>01634 <span class="comment">  *         CCER         CC1NP         LL_TIM_OC_SetPolarity\n</span>
<a name="l01635"></a>01635 <span class="comment">  *         CCER         CC2P          LL_TIM_OC_SetPolarity\n</span>
<a name="l01636"></a>01636 <span class="comment">  *         CCER         CC2NP         LL_TIM_OC_SetPolarity\n</span>
<a name="l01637"></a>01637 <span class="comment">  *         CCER         CC3P          LL_TIM_OC_SetPolarity\n</span>
<a name="l01638"></a>01638 <span class="comment">  *         CCER         CC3NP         LL_TIM_OC_SetPolarity\n</span>
<a name="l01639"></a>01639 <span class="comment">  *         CCER         CC4P          LL_TIM_OC_SetPolarity</span>
<a name="l01640"></a>01640 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01641"></a>01641 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01642"></a>01642 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l01643"></a>01643 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1N</span>
<a name="l01644"></a>01644 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l01645"></a>01645 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2N</span>
<a name="l01646"></a>01646 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l01647"></a>01647 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3N</span>
<a name="l01648"></a>01648 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l01649"></a>01649 <span class="comment">  * @param  Polarity This parameter can be one of the following values:</span>
<a name="l01650"></a>01650 <span class="comment">  *         @arg @ref LL_TIM_OCPOLARITY_HIGH</span>
<a name="l01651"></a>01651 <span class="comment">  *         @arg @ref LL_TIM_OCPOLARITY_LOW</span>
<a name="l01652"></a>01652 <span class="comment">  * @retval None</span>
<a name="l01653"></a>01653 <span class="comment">  */</span>
<a name="l01654"></a><a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga251fb869e2f7ee4471327d652e197ee0">01654</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga251fb869e2f7ee4471327d652e197ee0" title="Set the polarity of an output channel.">LL_TIM_OC_SetPolarity</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)
<a name="l01655"></a>01655 {
<a name="l01656"></a>01656   <span class="keyword">register</span> uint8_t iChannel = <a class="code" href="group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8" title="Convert channel id into channel index.">TIM_GET_CHANNEL_INDEX</a>(Channel);
<a name="l01657"></a>01657   MODIFY_REG(TIMx-&gt;CCER, (TIM_CCER_CC1P &lt;&lt; SHIFT_TAB_CCxP[iChannel]),  Polarity &lt;&lt; SHIFT_TAB_CCxP[iChannel]);
<a name="l01658"></a>01658 }
<a name="l01659"></a>01659 <span class="comment"></span>
<a name="l01660"></a>01660 <span class="comment">/**</span>
<a name="l01661"></a>01661 <span class="comment">  * @brief  Get the polarity of an output channel.</span>
<a name="l01662"></a>01662 <span class="comment">  * @rmtoll CCER         CC1P          LL_TIM_OC_GetPolarity\n</span>
<a name="l01663"></a>01663 <span class="comment">  *         CCER         CC1NP         LL_TIM_OC_GetPolarity\n</span>
<a name="l01664"></a>01664 <span class="comment">  *         CCER         CC2P          LL_TIM_OC_GetPolarity\n</span>
<a name="l01665"></a>01665 <span class="comment">  *         CCER         CC2NP         LL_TIM_OC_GetPolarity\n</span>
<a name="l01666"></a>01666 <span class="comment">  *         CCER         CC3P          LL_TIM_OC_GetPolarity\n</span>
<a name="l01667"></a>01667 <span class="comment">  *         CCER         CC3NP         LL_TIM_OC_GetPolarity\n</span>
<a name="l01668"></a>01668 <span class="comment">  *         CCER         CC4P          LL_TIM_OC_GetPolarity</span>
<a name="l01669"></a>01669 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01670"></a>01670 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01671"></a>01671 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l01672"></a>01672 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1N</span>
<a name="l01673"></a>01673 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l01674"></a>01674 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2N</span>
<a name="l01675"></a>01675 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l01676"></a>01676 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3N</span>
<a name="l01677"></a>01677 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l01678"></a>01678 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l01679"></a>01679 <span class="comment">  *         @arg @ref LL_TIM_OCPOLARITY_HIGH</span>
<a name="l01680"></a>01680 <span class="comment">  *         @arg @ref LL_TIM_OCPOLARITY_LOW</span>
<a name="l01681"></a>01681 <span class="comment">  */</span>
<a name="l01682"></a><a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga9732c88a4a86951dd0c9ff1abb2c9099">01682</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga9732c88a4a86951dd0c9ff1abb2c9099" title="Get the polarity of an output channel.">LL_TIM_OC_GetPolarity</a>(TIM_TypeDef *TIMx, uint32_t Channel)
<a name="l01683"></a>01683 {
<a name="l01684"></a>01684   <span class="keyword">register</span> uint8_t iChannel = <a class="code" href="group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8" title="Convert channel id into channel index.">TIM_GET_CHANNEL_INDEX</a>(Channel);
<a name="l01685"></a>01685   <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;CCER, (TIM_CCER_CC1P &lt;&lt; SHIFT_TAB_CCxP[iChannel])) &gt;&gt; SHIFT_TAB_CCxP[iChannel]);
<a name="l01686"></a>01686 }
<a name="l01687"></a>01687 <span class="comment"></span>
<a name="l01688"></a>01688 <span class="comment">/**</span>
<a name="l01689"></a>01689 <span class="comment">  * @brief  Set the IDLE state of an output channel</span>
<a name="l01690"></a>01690 <span class="comment">  * @note This function is significant only for the timer instances</span>
<a name="l01691"></a>01691 <span class="comment">  *       supporting the break feature. Macro IS_TIM_BREAK_INSTANCE(TIMx)</span>
<a name="l01692"></a>01692 <span class="comment">  *       can be used to check whether or not a timer instance provides</span>
<a name="l01693"></a>01693 <span class="comment">  *       a break input.</span>
<a name="l01694"></a>01694 <span class="comment">  * @rmtoll CR2         OIS1          LL_TIM_OC_SetIdleState\n</span>
<a name="l01695"></a>01695 <span class="comment">  *         CR2         OIS1N         LL_TIM_OC_SetIdleState\n</span>
<a name="l01696"></a>01696 <span class="comment">  *         CR2         OIS2          LL_TIM_OC_SetIdleState\n</span>
<a name="l01697"></a>01697 <span class="comment">  *         CR2         OIS2N         LL_TIM_OC_SetIdleState\n</span>
<a name="l01698"></a>01698 <span class="comment">  *         CR2         OIS3          LL_TIM_OC_SetIdleState\n</span>
<a name="l01699"></a>01699 <span class="comment">  *         CR2         OIS3N         LL_TIM_OC_SetIdleState\n</span>
<a name="l01700"></a>01700 <span class="comment">  *         CR2         OIS4          LL_TIM_OC_SetIdleState</span>
<a name="l01701"></a>01701 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01702"></a>01702 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01703"></a>01703 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l01704"></a>01704 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1N</span>
<a name="l01705"></a>01705 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l01706"></a>01706 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2N</span>
<a name="l01707"></a>01707 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l01708"></a>01708 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3N</span>
<a name="l01709"></a>01709 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l01710"></a>01710 <span class="comment">  * @param  IdleState This parameter can be one of the following values:</span>
<a name="l01711"></a>01711 <span class="comment">  *         @arg @ref LL_TIM_OCIDLESTATE_LOW</span>
<a name="l01712"></a>01712 <span class="comment">  *         @arg @ref LL_TIM_OCIDLESTATE_HIGH</span>
<a name="l01713"></a>01713 <span class="comment">  * @retval None</span>
<a name="l01714"></a>01714 <span class="comment">  */</span>
<a name="l01715"></a><a class="code" href="group__TIM__LL__EF__Output__Channel.html#gaf895bc94c33e3d78503903ef4a1cdc66">01715</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#gaf895bc94c33e3d78503903ef4a1cdc66" title="Set the IDLE state of an output channel.">LL_TIM_OC_SetIdleState</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t IdleState)
<a name="l01716"></a>01716 {
<a name="l01717"></a>01717   <span class="keyword">register</span> uint8_t iChannel = <a class="code" href="group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8" title="Convert channel id into channel index.">TIM_GET_CHANNEL_INDEX</a>(Channel);
<a name="l01718"></a>01718   MODIFY_REG(TIMx-&gt;CR2, (TIM_CR2_OIS1 &lt;&lt; SHIFT_TAB_OISx[iChannel]),  IdleState &lt;&lt; SHIFT_TAB_OISx[iChannel]);
<a name="l01719"></a>01719 }
<a name="l01720"></a>01720 <span class="comment"></span>
<a name="l01721"></a>01721 <span class="comment">/**</span>
<a name="l01722"></a>01722 <span class="comment">  * @brief  Get the IDLE state of an output channel</span>
<a name="l01723"></a>01723 <span class="comment">  * @rmtoll CR2         OIS1          LL_TIM_OC_GetIdleState\n</span>
<a name="l01724"></a>01724 <span class="comment">  *         CR2         OIS1N         LL_TIM_OC_GetIdleState\n</span>
<a name="l01725"></a>01725 <span class="comment">  *         CR2         OIS2          LL_TIM_OC_GetIdleState\n</span>
<a name="l01726"></a>01726 <span class="comment">  *         CR2         OIS2N         LL_TIM_OC_GetIdleState\n</span>
<a name="l01727"></a>01727 <span class="comment">  *         CR2         OIS3          LL_TIM_OC_GetIdleState\n</span>
<a name="l01728"></a>01728 <span class="comment">  *         CR2         OIS3N         LL_TIM_OC_GetIdleState\n</span>
<a name="l01729"></a>01729 <span class="comment">  *         CR2         OIS4          LL_TIM_OC_GetIdleState</span>
<a name="l01730"></a>01730 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01731"></a>01731 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01732"></a>01732 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l01733"></a>01733 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1N</span>
<a name="l01734"></a>01734 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l01735"></a>01735 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2N</span>
<a name="l01736"></a>01736 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l01737"></a>01737 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3N</span>
<a name="l01738"></a>01738 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l01739"></a>01739 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l01740"></a>01740 <span class="comment">  *         @arg @ref LL_TIM_OCIDLESTATE_LOW</span>
<a name="l01741"></a>01741 <span class="comment">  *         @arg @ref LL_TIM_OCIDLESTATE_HIGH</span>
<a name="l01742"></a>01742 <span class="comment">  */</span>
<a name="l01743"></a><a class="code" href="group__TIM__LL__EF__Output__Channel.html#gabdc3f36ed265eb5266f8fe7d0a3f4719">01743</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Output__Channel.html#gabdc3f36ed265eb5266f8fe7d0a3f4719" title="Get the IDLE state of an output channel.">LL_TIM_OC_GetIdleState</a>(TIM_TypeDef *TIMx, uint32_t Channel)
<a name="l01744"></a>01744 {
<a name="l01745"></a>01745   <span class="keyword">register</span> uint8_t iChannel = <a class="code" href="group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8" title="Convert channel id into channel index.">TIM_GET_CHANNEL_INDEX</a>(Channel);
<a name="l01746"></a>01746   <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;CR2, (TIM_CR2_OIS1 &lt;&lt; SHIFT_TAB_OISx[iChannel])) &gt;&gt; SHIFT_TAB_OISx[iChannel]);
<a name="l01747"></a>01747 }
<a name="l01748"></a>01748 <span class="comment"></span>
<a name="l01749"></a>01749 <span class="comment">/**</span>
<a name="l01750"></a>01750 <span class="comment">  * @brief  Enable fast mode for the output channel.</span>
<a name="l01751"></a>01751 <span class="comment">  * @note Acts only if the channel is configured in PWM1 or PWM2 mode.</span>
<a name="l01752"></a>01752 <span class="comment">  * @rmtoll CCMR1        OC1FE          LL_TIM_OC_EnableFast\n</span>
<a name="l01753"></a>01753 <span class="comment">  *         CCMR1        OC2FE          LL_TIM_OC_EnableFast\n</span>
<a name="l01754"></a>01754 <span class="comment">  *         CCMR2        OC3FE          LL_TIM_OC_EnableFast\n</span>
<a name="l01755"></a>01755 <span class="comment">  *         CCMR2        OC4FE          LL_TIM_OC_EnableFast</span>
<a name="l01756"></a>01756 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01757"></a>01757 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01758"></a>01758 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l01759"></a>01759 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l01760"></a>01760 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l01761"></a>01761 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l01762"></a>01762 <span class="comment">  * @retval None</span>
<a name="l01763"></a>01763 <span class="comment">  */</span>
<a name="l01764"></a><a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga5a9fb40dd264528737f8fca503411d42">01764</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga5a9fb40dd264528737f8fca503411d42" title="Enable fast mode for the output channel.">LL_TIM_OC_EnableFast</a>(TIM_TypeDef *TIMx, uint32_t Channel)
<a name="l01765"></a>01765 {
<a name="l01766"></a>01766   <span class="keyword">register</span> uint8_t iChannel = <a class="code" href="group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8" title="Convert channel id into channel index.">TIM_GET_CHANNEL_INDEX</a>(Channel);
<a name="l01767"></a>01767   <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
<a name="l01768"></a>01768   SET_BIT(*pReg, (TIM_CCMR1_OC1FE &lt;&lt; SHIFT_TAB_OCxx[iChannel]));
<a name="l01769"></a>01769 
<a name="l01770"></a>01770 }
<a name="l01771"></a>01771 <span class="comment"></span>
<a name="l01772"></a>01772 <span class="comment">/**</span>
<a name="l01773"></a>01773 <span class="comment">  * @brief  Disable fast mode for the output channel.</span>
<a name="l01774"></a>01774 <span class="comment">  * @rmtoll CCMR1        OC1FE          LL_TIM_OC_DisableFast\n</span>
<a name="l01775"></a>01775 <span class="comment">  *         CCMR1        OC2FE          LL_TIM_OC_DisableFast\n</span>
<a name="l01776"></a>01776 <span class="comment">  *         CCMR2        OC3FE          LL_TIM_OC_DisableFast\n</span>
<a name="l01777"></a>01777 <span class="comment">  *         CCMR2        OC4FE          LL_TIM_OC_DisableFast</span>
<a name="l01778"></a>01778 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01779"></a>01779 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01780"></a>01780 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l01781"></a>01781 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l01782"></a>01782 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l01783"></a>01783 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l01784"></a>01784 <span class="comment">  * @retval None</span>
<a name="l01785"></a>01785 <span class="comment">  */</span>
<a name="l01786"></a><a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga6f6e0e27313224afbb74e9c341a61e10">01786</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga6f6e0e27313224afbb74e9c341a61e10" title="Disable fast mode for the output channel.">LL_TIM_OC_DisableFast</a>(TIM_TypeDef *TIMx, uint32_t Channel)
<a name="l01787"></a>01787 {
<a name="l01788"></a>01788   <span class="keyword">register</span> uint8_t iChannel = <a class="code" href="group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8" title="Convert channel id into channel index.">TIM_GET_CHANNEL_INDEX</a>(Channel);
<a name="l01789"></a>01789   <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
<a name="l01790"></a>01790   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE &lt;&lt; SHIFT_TAB_OCxx[iChannel]));
<a name="l01791"></a>01791 
<a name="l01792"></a>01792 }
<a name="l01793"></a>01793 <span class="comment"></span>
<a name="l01794"></a>01794 <span class="comment">/**</span>
<a name="l01795"></a>01795 <span class="comment">  * @brief  Indicates whether fast mode is enabled for the output channel.</span>
<a name="l01796"></a>01796 <span class="comment">  * @rmtoll CCMR1        OC1FE          LL_TIM_OC_IsEnabledFast\n</span>
<a name="l01797"></a>01797 <span class="comment">  *         CCMR1        OC2FE          LL_TIM_OC_IsEnabledFast\n</span>
<a name="l01798"></a>01798 <span class="comment">  *         CCMR2        OC3FE          LL_TIM_OC_IsEnabledFast\n</span>
<a name="l01799"></a>01799 <span class="comment">  *         CCMR2        OC4FE          LL_TIM_OC_IsEnabledFast\n</span>
<a name="l01800"></a>01800 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01801"></a>01801 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01802"></a>01802 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l01803"></a>01803 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l01804"></a>01804 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l01805"></a>01805 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l01806"></a>01806 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01807"></a>01807 <span class="comment">  */</span>
<a name="l01808"></a><a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga093aa7d1ee69f26927ea6a7af8f069c0">01808</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga093aa7d1ee69f26927ea6a7af8f069c0" title="Indicates whether fast mode is enabled for the output channel.">LL_TIM_OC_IsEnabledFast</a>(TIM_TypeDef *TIMx, uint32_t Channel)
<a name="l01809"></a>01809 {
<a name="l01810"></a>01810   <span class="keyword">register</span> uint8_t iChannel = <a class="code" href="group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8" title="Convert channel id into channel index.">TIM_GET_CHANNEL_INDEX</a>(Channel);
<a name="l01811"></a>01811   <span class="keyword">register</span> <span class="keyword">const</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
<a name="l01812"></a>01812   <span class="keyword">register</span> uint32_t bitfield = TIM_CCMR1_OC1FE &lt;&lt; SHIFT_TAB_OCxx[iChannel];
<a name="l01813"></a>01813   <span class="keywordflow">return</span> ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
<a name="l01814"></a>01814 }
<a name="l01815"></a>01815 <span class="comment"></span>
<a name="l01816"></a>01816 <span class="comment">/**</span>
<a name="l01817"></a>01817 <span class="comment">  * @brief  Enable compare register (TIMx_CCRx) preload for the output channel.</span>
<a name="l01818"></a>01818 <span class="comment">  * @rmtoll CCMR1        OC1PE          LL_TIM_OC_EnablePreload\n</span>
<a name="l01819"></a>01819 <span class="comment">  *         CCMR1        OC2PE          LL_TIM_OC_EnablePreload\n</span>
<a name="l01820"></a>01820 <span class="comment">  *         CCMR2        OC3PE          LL_TIM_OC_EnablePreload\n</span>
<a name="l01821"></a>01821 <span class="comment">  *         CCMR2        OC4PE          LL_TIM_OC_EnablePreload</span>
<a name="l01822"></a>01822 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01823"></a>01823 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01824"></a>01824 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l01825"></a>01825 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l01826"></a>01826 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l01827"></a>01827 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l01828"></a>01828 <span class="comment">  * @retval None</span>
<a name="l01829"></a>01829 <span class="comment">  */</span>
<a name="l01830"></a><a class="code" href="group__TIM__LL__EF__Output__Channel.html#gad069a0e5a314461188af6e95387533d3">01830</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#gad069a0e5a314461188af6e95387533d3" title="Enable compare register (TIMx_CCRx) preload for the output channel.">LL_TIM_OC_EnablePreload</a>(TIM_TypeDef *TIMx, uint32_t Channel)
<a name="l01831"></a>01831 {
<a name="l01832"></a>01832   <span class="keyword">register</span> uint8_t iChannel = <a class="code" href="group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8" title="Convert channel id into channel index.">TIM_GET_CHANNEL_INDEX</a>(Channel);
<a name="l01833"></a>01833   <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
<a name="l01834"></a>01834   SET_BIT(*pReg, (TIM_CCMR1_OC1PE &lt;&lt; SHIFT_TAB_OCxx[iChannel]));
<a name="l01835"></a>01835 }
<a name="l01836"></a>01836 <span class="comment"></span>
<a name="l01837"></a>01837 <span class="comment">/**</span>
<a name="l01838"></a>01838 <span class="comment">  * @brief  Disable compare register (TIMx_CCRx) preload for the output channel.</span>
<a name="l01839"></a>01839 <span class="comment">  * @rmtoll CCMR1        OC1PE          LL_TIM_OC_DisablePreload\n</span>
<a name="l01840"></a>01840 <span class="comment">  *         CCMR1        OC2PE          LL_TIM_OC_DisablePreload\n</span>
<a name="l01841"></a>01841 <span class="comment">  *         CCMR2        OC3PE          LL_TIM_OC_DisablePreload\n</span>
<a name="l01842"></a>01842 <span class="comment">  *         CCMR2        OC4PE          LL_TIM_OC_DisablePreload</span>
<a name="l01843"></a>01843 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01844"></a>01844 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01845"></a>01845 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l01846"></a>01846 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l01847"></a>01847 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l01848"></a>01848 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l01849"></a>01849 <span class="comment">  * @retval None</span>
<a name="l01850"></a>01850 <span class="comment">  */</span>
<a name="l01851"></a><a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga917f983b80498e9917bc5a23a74bc487">01851</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga917f983b80498e9917bc5a23a74bc487" title="Disable compare register (TIMx_CCRx) preload for the output channel.">LL_TIM_OC_DisablePreload</a>(TIM_TypeDef *TIMx, uint32_t Channel)
<a name="l01852"></a>01852 {
<a name="l01853"></a>01853   <span class="keyword">register</span> uint8_t iChannel = <a class="code" href="group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8" title="Convert channel id into channel index.">TIM_GET_CHANNEL_INDEX</a>(Channel);
<a name="l01854"></a>01854   <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
<a name="l01855"></a>01855   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE &lt;&lt; SHIFT_TAB_OCxx[iChannel]));
<a name="l01856"></a>01856 }
<a name="l01857"></a>01857 <span class="comment"></span>
<a name="l01858"></a>01858 <span class="comment">/**</span>
<a name="l01859"></a>01859 <span class="comment">  * @brief  Indicates whether compare register (TIMx_CCRx) preload is enabled for the output channel.</span>
<a name="l01860"></a>01860 <span class="comment">  * @rmtoll CCMR1        OC1PE          LL_TIM_OC_IsEnabledPreload\n</span>
<a name="l01861"></a>01861 <span class="comment">  *         CCMR1        OC2PE          LL_TIM_OC_IsEnabledPreload\n</span>
<a name="l01862"></a>01862 <span class="comment">  *         CCMR2        OC3PE          LL_TIM_OC_IsEnabledPreload\n</span>
<a name="l01863"></a>01863 <span class="comment">  *         CCMR2        OC4PE          LL_TIM_OC_IsEnabledPreload\n</span>
<a name="l01864"></a>01864 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01865"></a>01865 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01866"></a>01866 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l01867"></a>01867 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l01868"></a>01868 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l01869"></a>01869 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l01870"></a>01870 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01871"></a>01871 <span class="comment">  */</span>
<a name="l01872"></a><a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga89f5c6274acd6a875f7641e8c3aee589">01872</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga89f5c6274acd6a875f7641e8c3aee589" title="Indicates whether compare register (TIMx_CCRx) preload is enabled for the output channel.">LL_TIM_OC_IsEnabledPreload</a>(TIM_TypeDef *TIMx, uint32_t Channel)
<a name="l01873"></a>01873 {
<a name="l01874"></a>01874   <span class="keyword">register</span> uint8_t iChannel = <a class="code" href="group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8" title="Convert channel id into channel index.">TIM_GET_CHANNEL_INDEX</a>(Channel);
<a name="l01875"></a>01875   <span class="keyword">register</span> <span class="keyword">const</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
<a name="l01876"></a>01876   <span class="keyword">register</span> uint32_t bitfield = TIM_CCMR1_OC1PE &lt;&lt; SHIFT_TAB_OCxx[iChannel];
<a name="l01877"></a>01877   <span class="keywordflow">return</span> ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
<a name="l01878"></a>01878 }
<a name="l01879"></a>01879 <span class="comment"></span>
<a name="l01880"></a>01880 <span class="comment">/**</span>
<a name="l01881"></a>01881 <span class="comment">  * @brief  Enable clearing the output channel on an external event.</span>
<a name="l01882"></a>01882 <span class="comment">  * @note This function can only be used in Output compare and PWM modes. It does not work in Forced mode.</span>
<a name="l01883"></a>01883 <span class="comment">  * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether</span>
<a name="l01884"></a>01884 <span class="comment">  *       or not a timer instance can clear the OCxREF signal on an external event.</span>
<a name="l01885"></a>01885 <span class="comment">  * @rmtoll CCMR1        OC1CE          LL_TIM_OC_EnableClear\n</span>
<a name="l01886"></a>01886 <span class="comment">  *         CCMR1        OC2CE          LL_TIM_OC_EnableClear\n</span>
<a name="l01887"></a>01887 <span class="comment">  *         CCMR2        OC3CE          LL_TIM_OC_EnableClear\n</span>
<a name="l01888"></a>01888 <span class="comment">  *         CCMR2        OC4CE          LL_TIM_OC_EnableClear</span>
<a name="l01889"></a>01889 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01890"></a>01890 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01891"></a>01891 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l01892"></a>01892 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l01893"></a>01893 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l01894"></a>01894 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l01895"></a>01895 <span class="comment">  * @retval None</span>
<a name="l01896"></a>01896 <span class="comment">  */</span>
<a name="l01897"></a><a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga55897c5f4540e7d2d24e4ce776201ff3">01897</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga55897c5f4540e7d2d24e4ce776201ff3" title="Enable clearing the output channel on an external event.">LL_TIM_OC_EnableClear</a>(TIM_TypeDef *TIMx, uint32_t Channel)
<a name="l01898"></a>01898 {
<a name="l01899"></a>01899   <span class="keyword">register</span> uint8_t iChannel = <a class="code" href="group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8" title="Convert channel id into channel index.">TIM_GET_CHANNEL_INDEX</a>(Channel);
<a name="l01900"></a>01900   <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
<a name="l01901"></a>01901   SET_BIT(*pReg, (TIM_CCMR1_OC1CE &lt;&lt; SHIFT_TAB_OCxx[iChannel]));
<a name="l01902"></a>01902 }
<a name="l01903"></a>01903 <span class="comment"></span>
<a name="l01904"></a>01904 <span class="comment">/**</span>
<a name="l01905"></a>01905 <span class="comment">  * @brief  Disable clearing the output channel on an external event.</span>
<a name="l01906"></a>01906 <span class="comment">  * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether</span>
<a name="l01907"></a>01907 <span class="comment">  *       or not a timer instance can clear the OCxREF signal on an external event.</span>
<a name="l01908"></a>01908 <span class="comment">  * @rmtoll CCMR1        OC1CE          LL_TIM_OC_DisableClear\n</span>
<a name="l01909"></a>01909 <span class="comment">  *         CCMR1        OC2CE          LL_TIM_OC_DisableClear\n</span>
<a name="l01910"></a>01910 <span class="comment">  *         CCMR2        OC3CE          LL_TIM_OC_DisableClear\n</span>
<a name="l01911"></a>01911 <span class="comment">  *         CCMR2        OC4CE          LL_TIM_OC_DisableClear</span>
<a name="l01912"></a>01912 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01913"></a>01913 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01914"></a>01914 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l01915"></a>01915 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l01916"></a>01916 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l01917"></a>01917 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l01918"></a>01918 <span class="comment">  * @retval None</span>
<a name="l01919"></a>01919 <span class="comment">  */</span>
<a name="l01920"></a><a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga642af0399766a3fc8771f5796f5bbf63">01920</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga642af0399766a3fc8771f5796f5bbf63" title="Disable clearing the output channel on an external event.">LL_TIM_OC_DisableClear</a>(TIM_TypeDef *TIMx, uint32_t Channel)
<a name="l01921"></a>01921 {
<a name="l01922"></a>01922   <span class="keyword">register</span> uint8_t iChannel = <a class="code" href="group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8" title="Convert channel id into channel index.">TIM_GET_CHANNEL_INDEX</a>(Channel);
<a name="l01923"></a>01923   <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
<a name="l01924"></a>01924   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1CE &lt;&lt; SHIFT_TAB_OCxx[iChannel]));
<a name="l01925"></a>01925 }
<a name="l01926"></a>01926 <span class="comment"></span>
<a name="l01927"></a>01927 <span class="comment">/**</span>
<a name="l01928"></a>01928 <span class="comment">  * @brief  Indicates clearing the output channel on an external event is enabled for the output channel.</span>
<a name="l01929"></a>01929 <span class="comment">  * @note This function enables clearing the output channel on an external event.</span>
<a name="l01930"></a>01930 <span class="comment">  * @note This function can only be used in Output compare and PWM modes. It does not work in Forced mode.</span>
<a name="l01931"></a>01931 <span class="comment">  * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether</span>
<a name="l01932"></a>01932 <span class="comment">  *       or not a timer instance can clear the OCxREF signal on an external event.</span>
<a name="l01933"></a>01933 <span class="comment">  * @rmtoll CCMR1        OC1CE          LL_TIM_OC_IsEnabledClear\n</span>
<a name="l01934"></a>01934 <span class="comment">  *         CCMR1        OC2CE          LL_TIM_OC_IsEnabledClear\n</span>
<a name="l01935"></a>01935 <span class="comment">  *         CCMR2        OC3CE          LL_TIM_OC_IsEnabledClear\n</span>
<a name="l01936"></a>01936 <span class="comment">  *         CCMR2        OC4CE          LL_TIM_OC_IsEnabledClear\n</span>
<a name="l01937"></a>01937 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01938"></a>01938 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l01939"></a>01939 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l01940"></a>01940 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l01941"></a>01941 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l01942"></a>01942 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l01943"></a>01943 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l01944"></a>01944 <span class="comment">  */</span>
<a name="l01945"></a><a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga15920a160e122f174e49c26a407848f9">01945</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga15920a160e122f174e49c26a407848f9" title="Indicates clearing the output channel on an external event is enabled for the output channel...">LL_TIM_OC_IsEnabledClear</a>(TIM_TypeDef *TIMx, uint32_t Channel)
<a name="l01946"></a>01946 {
<a name="l01947"></a>01947   <span class="keyword">register</span> uint8_t iChannel = <a class="code" href="group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8" title="Convert channel id into channel index.">TIM_GET_CHANNEL_INDEX</a>(Channel);
<a name="l01948"></a>01948   <span class="keyword">register</span> <span class="keyword">const</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
<a name="l01949"></a>01949   <span class="keyword">register</span> uint32_t bitfield = TIM_CCMR1_OC1CE &lt;&lt; SHIFT_TAB_OCxx[iChannel];
<a name="l01950"></a>01950   <span class="keywordflow">return</span> ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
<a name="l01951"></a>01951 }
<a name="l01952"></a>01952 <span class="comment"></span>
<a name="l01953"></a>01953 <span class="comment">/**</span>
<a name="l01954"></a>01954 <span class="comment">  * @brief  Set the dead-time delay (delay inserted between the rising edge of the OCxREF signal and the rising edge of the Ocx and OCxN signals).</span>
<a name="l01955"></a>01955 <span class="comment">  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l01956"></a>01956 <span class="comment">  *       dead-time insertion feature is supported by a timer instance.</span>
<a name="l01957"></a>01957 <span class="comment">  * @note Helper macro @ref __LL_TIM_CALC_DEADTIME can be used to calculate the DeadTime parameter</span>
<a name="l01958"></a>01958 <span class="comment">  * @rmtoll BDTR         DTG           LL_TIM_OC_SetDeadTime</span>
<a name="l01959"></a>01959 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01960"></a>01960 <span class="comment">  * @param  DeadTime between Min_Data=0 and Max_Data=255</span>
<a name="l01961"></a>01961 <span class="comment">  * @retval None</span>
<a name="l01962"></a>01962 <span class="comment">  */</span>
<a name="l01963"></a><a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga6c52cfd03520da1258e66916e9ae64d3">01963</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga6c52cfd03520da1258e66916e9ae64d3" title="Set the dead-time delay (delay inserted between the rising edge of the OCxREF signal and the rising e...">LL_TIM_OC_SetDeadTime</a>(TIM_TypeDef *TIMx, uint32_t DeadTime)
<a name="l01964"></a>01964 {
<a name="l01965"></a>01965   MODIFY_REG(TIMx-&gt;BDTR, TIM_BDTR_DTG, DeadTime);
<a name="l01966"></a>01966 }
<a name="l01967"></a>01967 <span class="comment"></span>
<a name="l01968"></a>01968 <span class="comment">/**</span>
<a name="l01969"></a>01969 <span class="comment">  * @brief  Set compare value for output channel 1 (TIMx_CCR1).</span>
<a name="l01970"></a>01970 <span class="comment">  * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l01971"></a>01971 <span class="comment">  *       output channel 1 is supported by a timer instance.</span>
<a name="l01972"></a>01972 <span class="comment">  * @rmtoll CCR1         CCR1          LL_TIM_OC_SetCompareCH1</span>
<a name="l01973"></a>01973 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01974"></a>01974 <span class="comment">  * @param  CompareValue between Min_Data=0 and Max_Data=65535</span>
<a name="l01975"></a>01975 <span class="comment">  * @retval None</span>
<a name="l01976"></a>01976 <span class="comment">  */</span>
<a name="l01977"></a><a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga38ac40271e5e39c95fcf7084e909f259">01977</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga38ac40271e5e39c95fcf7084e909f259" title="Set compare value for output channel 1 (TIMx_CCR1).">LL_TIM_OC_SetCompareCH1</a>(TIM_TypeDef *TIMx, uint32_t CompareValue)
<a name="l01978"></a>01978 {
<a name="l01979"></a>01979   WRITE_REG(TIMx-&gt;CCR1, CompareValue);
<a name="l01980"></a>01980 }
<a name="l01981"></a>01981 <span class="comment"></span>
<a name="l01982"></a>01982 <span class="comment">/**</span>
<a name="l01983"></a>01983 <span class="comment">  * @brief  Set compare value for output channel 2 (TIMx_CCR2).</span>
<a name="l01984"></a>01984 <span class="comment">  * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l01985"></a>01985 <span class="comment">  *       output channel 2 is supported by a timer instance.</span>
<a name="l01986"></a>01986 <span class="comment">  * @rmtoll CCR2         CCR2          LL_TIM_OC_SetCompareCH2</span>
<a name="l01987"></a>01987 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l01988"></a>01988 <span class="comment">  * @param  CompareValue between Min_Data=0 and Max_Data=65535</span>
<a name="l01989"></a>01989 <span class="comment">  * @retval None</span>
<a name="l01990"></a>01990 <span class="comment">  */</span>
<a name="l01991"></a><a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga9657891fe9a9de9bc8466dfb9fd7c9aa">01991</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga9657891fe9a9de9bc8466dfb9fd7c9aa" title="Set compare value for output channel 2 (TIMx_CCR2).">LL_TIM_OC_SetCompareCH2</a>(TIM_TypeDef *TIMx, uint32_t CompareValue)
<a name="l01992"></a>01992 {
<a name="l01993"></a>01993   WRITE_REG(TIMx-&gt;CCR2, CompareValue);
<a name="l01994"></a>01994 }
<a name="l01995"></a>01995 <span class="comment"></span>
<a name="l01996"></a>01996 <span class="comment">/**</span>
<a name="l01997"></a>01997 <span class="comment">  * @brief  Set compare value for output channel 3 (TIMx_CCR3).</span>
<a name="l01998"></a>01998 <span class="comment">  * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l01999"></a>01999 <span class="comment">  *       output channel is supported by a timer instance.</span>
<a name="l02000"></a>02000 <span class="comment">  * @rmtoll CCR3         CCR3          LL_TIM_OC_SetCompareCH3</span>
<a name="l02001"></a>02001 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02002"></a>02002 <span class="comment">  * @param  CompareValue between Min_Data=0 and Max_Data=65535</span>
<a name="l02003"></a>02003 <span class="comment">  * @retval None</span>
<a name="l02004"></a>02004 <span class="comment">  */</span>
<a name="l02005"></a><a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga234c6b2ed7029808d23813acffcada4e">02005</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga234c6b2ed7029808d23813acffcada4e" title="Set compare value for output channel 3 (TIMx_CCR3).">LL_TIM_OC_SetCompareCH3</a>(TIM_TypeDef *TIMx, uint32_t CompareValue)
<a name="l02006"></a>02006 {
<a name="l02007"></a>02007   WRITE_REG(TIMx-&gt;CCR3, CompareValue);
<a name="l02008"></a>02008 }
<a name="l02009"></a>02009 <span class="comment"></span>
<a name="l02010"></a>02010 <span class="comment">/**</span>
<a name="l02011"></a>02011 <span class="comment">  * @brief  Set compare value for output channel 4 (TIMx_CCR4).</span>
<a name="l02012"></a>02012 <span class="comment">  * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02013"></a>02013 <span class="comment">  *       output channel 4 is supported by a timer instance.</span>
<a name="l02014"></a>02014 <span class="comment">  * @rmtoll CCR4         CCR4          LL_TIM_OC_SetCompareCH4</span>
<a name="l02015"></a>02015 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02016"></a>02016 <span class="comment">  * @param  CompareValue between Min_Data=0 and Max_Data=65535</span>
<a name="l02017"></a>02017 <span class="comment">  * @retval None</span>
<a name="l02018"></a>02018 <span class="comment">  */</span>
<a name="l02019"></a><a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga1f00aefc876b37b52367e55fb61669f5">02019</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga1f00aefc876b37b52367e55fb61669f5" title="Set compare value for output channel 4 (TIMx_CCR4).">LL_TIM_OC_SetCompareCH4</a>(TIM_TypeDef *TIMx, uint32_t CompareValue)
<a name="l02020"></a>02020 {
<a name="l02021"></a>02021   WRITE_REG(TIMx-&gt;CCR4, CompareValue);
<a name="l02022"></a>02022 }
<a name="l02023"></a>02023 <span class="comment"></span>
<a name="l02024"></a>02024 <span class="comment">/**</span>
<a name="l02025"></a>02025 <span class="comment">  * @brief  Get compare value (TIMx_CCR1) set for  output channel 1.</span>
<a name="l02026"></a>02026 <span class="comment">  * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02027"></a>02027 <span class="comment">  *       output channel 1 is supported by a timer instance.</span>
<a name="l02028"></a>02028 <span class="comment">  * @rmtoll CCR1         CCR1          LL_TIM_OC_GetCompareCH1</span>
<a name="l02029"></a>02029 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02030"></a>02030 <span class="comment">  * @retval CompareValue (between Min_Data=0 and Max_Data=65535)</span>
<a name="l02031"></a>02031 <span class="comment">  */</span>
<a name="l02032"></a><a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga108efdbd049a0b420ce21b31cbb97b2c">02032</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga108efdbd049a0b420ce21b31cbb97b2c" title="Get compare value (TIMx_CCR1) set for output channel 1.">LL_TIM_OC_GetCompareCH1</a>(TIM_TypeDef *TIMx)
<a name="l02033"></a>02033 {
<a name="l02034"></a>02034   <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CCR1));
<a name="l02035"></a>02035 }
<a name="l02036"></a>02036 <span class="comment"></span>
<a name="l02037"></a>02037 <span class="comment">/**</span>
<a name="l02038"></a>02038 <span class="comment">  * @brief  Get compare value (TIMx_CCR2) set for  output channel 2.</span>
<a name="l02039"></a>02039 <span class="comment">  * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02040"></a>02040 <span class="comment">  *       output channel 2 is supported by a timer instance.</span>
<a name="l02041"></a>02041 <span class="comment">  * @rmtoll CCR2         CCR2          LL_TIM_OC_GetCompareCH2</span>
<a name="l02042"></a>02042 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02043"></a>02043 <span class="comment">  * @retval CompareValue (between Min_Data=0 and Max_Data=65535)</span>
<a name="l02044"></a>02044 <span class="comment">  */</span>
<a name="l02045"></a><a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga1843ab1e344bdfdfdb0c7b82700c3f1f">02045</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga1843ab1e344bdfdfdb0c7b82700c3f1f" title="Get compare value (TIMx_CCR2) set for output channel 2.">LL_TIM_OC_GetCompareCH2</a>(TIM_TypeDef *TIMx)
<a name="l02046"></a>02046 {
<a name="l02047"></a>02047   <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CCR2));
<a name="l02048"></a>02048 }
<a name="l02049"></a>02049 <span class="comment"></span>
<a name="l02050"></a>02050 <span class="comment">/**</span>
<a name="l02051"></a>02051 <span class="comment">  * @brief  Get compare value (TIMx_CCR3) set for  output channel 3.</span>
<a name="l02052"></a>02052 <span class="comment">  * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02053"></a>02053 <span class="comment">  *       output channel 3 is supported by a timer instance.</span>
<a name="l02054"></a>02054 <span class="comment">  * @rmtoll CCR3         CCR3          LL_TIM_OC_GetCompareCH3</span>
<a name="l02055"></a>02055 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02056"></a>02056 <span class="comment">  * @retval CompareValue (between Min_Data=0 and Max_Data=65535)</span>
<a name="l02057"></a>02057 <span class="comment">  */</span>
<a name="l02058"></a><a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga39680e13cd1a37df9417f7ab722b262f">02058</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Output__Channel.html#ga39680e13cd1a37df9417f7ab722b262f" title="Get compare value (TIMx_CCR3) set for output channel 3.">LL_TIM_OC_GetCompareCH3</a>(TIM_TypeDef *TIMx)
<a name="l02059"></a>02059 {
<a name="l02060"></a>02060   <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CCR3));
<a name="l02061"></a>02061 }
<a name="l02062"></a>02062 <span class="comment"></span>
<a name="l02063"></a>02063 <span class="comment">/**</span>
<a name="l02064"></a>02064 <span class="comment">  * @brief  Get compare value (TIMx_CCR4) set for  output channel 4.</span>
<a name="l02065"></a>02065 <span class="comment">  * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02066"></a>02066 <span class="comment">  *       output channel 4 is supported by a timer instance.</span>
<a name="l02067"></a>02067 <span class="comment">  * @rmtoll CCR4         CCR4          LL_TIM_OC_GetCompareCH4</span>
<a name="l02068"></a>02068 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02069"></a>02069 <span class="comment">  * @retval CompareValue (between Min_Data=0 and Max_Data=65535)</span>
<a name="l02070"></a>02070 <span class="comment">  */</span>
<a name="l02071"></a><a class="code" href="group__TIM__LL__EF__Output__Channel.html#gaf37a447d19ec7d72a7511d9f22d4c572">02071</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Output__Channel.html#gaf37a447d19ec7d72a7511d9f22d4c572" title="Get compare value (TIMx_CCR4) set for output channel 4.">LL_TIM_OC_GetCompareCH4</a>(TIM_TypeDef *TIMx)
<a name="l02072"></a>02072 {
<a name="l02073"></a>02073   <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CCR4));
<a name="l02074"></a>02074 }
<a name="l02075"></a>02075 <span class="comment"></span>
<a name="l02076"></a>02076 <span class="comment">/**</span>
<a name="l02077"></a>02077 <span class="comment">  * @}</span>
<a name="l02078"></a>02078 <span class="comment">  */</span>
<a name="l02079"></a>02079 <span class="comment"></span>
<a name="l02080"></a>02080 <span class="comment">/** @defgroup TIM_LL_EF_Input_Channel Input channel configuration</span>
<a name="l02081"></a>02081 <span class="comment">  * @{</span>
<a name="l02082"></a>02082 <span class="comment">  */</span><span class="comment"></span>
<a name="l02083"></a>02083 <span class="comment">/**</span>
<a name="l02084"></a>02084 <span class="comment">  * @brief  Configure input channel.</span>
<a name="l02085"></a>02085 <span class="comment">  * @rmtoll CCMR1        CC1S          LL_TIM_IC_Config\n</span>
<a name="l02086"></a>02086 <span class="comment">  *         CCMR1        IC1PSC        LL_TIM_IC_Config\n</span>
<a name="l02087"></a>02087 <span class="comment">  *         CCMR1        IC1F          LL_TIM_IC_Config\n</span>
<a name="l02088"></a>02088 <span class="comment">  *         CCMR1        CC2S          LL_TIM_IC_Config\n</span>
<a name="l02089"></a>02089 <span class="comment">  *         CCMR1        IC2PSC        LL_TIM_IC_Config\n</span>
<a name="l02090"></a>02090 <span class="comment">  *         CCMR1        IC2F          LL_TIM_IC_Config\n</span>
<a name="l02091"></a>02091 <span class="comment">  *         CCMR2        CC3S          LL_TIM_IC_Config\n</span>
<a name="l02092"></a>02092 <span class="comment">  *         CCMR2        IC3PSC        LL_TIM_IC_Config\n</span>
<a name="l02093"></a>02093 <span class="comment">  *         CCMR2        IC3F          LL_TIM_IC_Config\n</span>
<a name="l02094"></a>02094 <span class="comment">  *         CCMR2        CC4S          LL_TIM_IC_Config\n</span>
<a name="l02095"></a>02095 <span class="comment">  *         CCMR2        IC4PSC        LL_TIM_IC_Config\n</span>
<a name="l02096"></a>02096 <span class="comment">  *         CCMR2        IC4F          LL_TIM_IC_Config\n</span>
<a name="l02097"></a>02097 <span class="comment">  *         CCER         CC1P          LL_TIM_IC_Config\n</span>
<a name="l02098"></a>02098 <span class="comment">  *         CCER         CC1NP         LL_TIM_IC_Config\n</span>
<a name="l02099"></a>02099 <span class="comment">  *         CCER         CC2P          LL_TIM_IC_Config\n</span>
<a name="l02100"></a>02100 <span class="comment">  *         CCER         CC2NP         LL_TIM_IC_Config\n</span>
<a name="l02101"></a>02101 <span class="comment">  *         CCER         CC3P          LL_TIM_IC_Config\n</span>
<a name="l02102"></a>02102 <span class="comment">  *         CCER         CC3NP         LL_TIM_IC_Config\n</span>
<a name="l02103"></a>02103 <span class="comment">  *         CCER         CC4P          LL_TIM_IC_Config\n</span>
<a name="l02104"></a>02104 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02105"></a>02105 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l02106"></a>02106 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l02107"></a>02107 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l02108"></a>02108 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l02109"></a>02109 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l02110"></a>02110 <span class="comment">  * @param  Configuration This parameter must be a combination of all the following values:</span>
<a name="l02111"></a>02111 <span class="comment">  *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI or @ref LL_TIM_ACTIVEINPUT_INDIRECTTI or @ref LL_TIM_ACTIVEINPUT_TRC</span>
<a name="l02112"></a>02112 <span class="comment">  *         @arg @ref LL_TIM_ICPSC_DIV1 or ... or @ref LL_TIM_ICPSC_DIV8</span>
<a name="l02113"></a>02113 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV1 or ... or @ref LL_TIM_IC_FILTER_FDIV32_N8</span>
<a name="l02114"></a>02114 <span class="comment">  *         @arg @ref LL_TIM_IC_POLARITY_RISING or @ref LL_TIM_IC_POLARITY_FALLING</span>
<a name="l02115"></a>02115 <span class="comment">  * @retval None</span>
<a name="l02116"></a>02116 <span class="comment">  */</span>
<a name="l02117"></a><a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga0002c4b126fdd8a6063f1a53155c129b">02117</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga0002c4b126fdd8a6063f1a53155c129b" title="Configure input channel.">LL_TIM_IC_Config</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)
<a name="l02118"></a>02118 {
<a name="l02119"></a>02119   <span class="keyword">register</span> uint8_t iChannel = <a class="code" href="group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8" title="Convert channel id into channel index.">TIM_GET_CHANNEL_INDEX</a>(Channel);
<a name="l02120"></a>02120   <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
<a name="l02121"></a>02121   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S) &lt;&lt; SHIFT_TAB_ICxx[iChannel]),
<a name="l02122"></a>02122              ((Configuration &gt;&gt; 16U) &amp; (TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S))  &lt;&lt; SHIFT_TAB_ICxx[iChannel]);
<a name="l02123"></a>02123   MODIFY_REG(TIMx-&gt;CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) &lt;&lt; SHIFT_TAB_CCxP[iChannel]),
<a name="l02124"></a>02124              (Configuration &amp; (TIM_CCER_CC1NP | TIM_CCER_CC1P)) &lt;&lt; SHIFT_TAB_CCxP[iChannel]);
<a name="l02125"></a>02125 }
<a name="l02126"></a>02126 <span class="comment"></span>
<a name="l02127"></a>02127 <span class="comment">/**</span>
<a name="l02128"></a>02128 <span class="comment">  * @brief  Set the active input.</span>
<a name="l02129"></a>02129 <span class="comment">  * @rmtoll CCMR1        CC1S          LL_TIM_IC_SetActiveInput\n</span>
<a name="l02130"></a>02130 <span class="comment">  *         CCMR1        CC2S          LL_TIM_IC_SetActiveInput\n</span>
<a name="l02131"></a>02131 <span class="comment">  *         CCMR2        CC3S          LL_TIM_IC_SetActiveInput\n</span>
<a name="l02132"></a>02132 <span class="comment">  *         CCMR2        CC4S          LL_TIM_IC_SetActiveInput</span>
<a name="l02133"></a>02133 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02134"></a>02134 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l02135"></a>02135 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l02136"></a>02136 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l02137"></a>02137 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l02138"></a>02138 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l02139"></a>02139 <span class="comment">  * @param  ICActiveInput This parameter can be one of the following values:</span>
<a name="l02140"></a>02140 <span class="comment">  *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI</span>
<a name="l02141"></a>02141 <span class="comment">  *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI</span>
<a name="l02142"></a>02142 <span class="comment">  *         @arg @ref LL_TIM_ACTIVEINPUT_TRC</span>
<a name="l02143"></a>02143 <span class="comment">  * @retval None</span>
<a name="l02144"></a>02144 <span class="comment">  */</span>
<a name="l02145"></a><a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga8534da665afa00f64e29f1cbdb0e28a5">02145</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga8534da665afa00f64e29f1cbdb0e28a5" title="Set the active input.">LL_TIM_IC_SetActiveInput</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)
<a name="l02146"></a>02146 {
<a name="l02147"></a>02147   <span class="keyword">register</span> uint8_t iChannel = <a class="code" href="group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8" title="Convert channel id into channel index.">TIM_GET_CHANNEL_INDEX</a>(Channel);
<a name="l02148"></a>02148   <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
<a name="l02149"></a>02149   MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICActiveInput &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);
<a name="l02150"></a>02150 }
<a name="l02151"></a>02151 <span class="comment"></span>
<a name="l02152"></a>02152 <span class="comment">/**</span>
<a name="l02153"></a>02153 <span class="comment">  * @brief  Get the current active input.</span>
<a name="l02154"></a>02154 <span class="comment">  * @rmtoll CCMR1        CC1S          LL_TIM_IC_GetActiveInput\n</span>
<a name="l02155"></a>02155 <span class="comment">  *         CCMR1        CC2S          LL_TIM_IC_GetActiveInput\n</span>
<a name="l02156"></a>02156 <span class="comment">  *         CCMR2        CC3S          LL_TIM_IC_GetActiveInput\n</span>
<a name="l02157"></a>02157 <span class="comment">  *         CCMR2        CC4S          LL_TIM_IC_GetActiveInput</span>
<a name="l02158"></a>02158 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02159"></a>02159 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l02160"></a>02160 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l02161"></a>02161 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l02162"></a>02162 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l02163"></a>02163 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l02164"></a>02164 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l02165"></a>02165 <span class="comment">  *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI</span>
<a name="l02166"></a>02166 <span class="comment">  *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI</span>
<a name="l02167"></a>02167 <span class="comment">  *         @arg @ref LL_TIM_ACTIVEINPUT_TRC</span>
<a name="l02168"></a>02168 <span class="comment">  */</span>
<a name="l02169"></a><a class="code" href="group__TIM__LL__EF__Input__Channel.html#gae28c684abaa9062ac0401e50f062e15e">02169</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Input__Channel.html#gae28c684abaa9062ac0401e50f062e15e" title="Get the current active input.">LL_TIM_IC_GetActiveInput</a>(TIM_TypeDef *TIMx, uint32_t Channel)
<a name="l02170"></a>02170 {
<a name="l02171"></a>02171   <span class="keyword">register</span> uint8_t iChannel = <a class="code" href="group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8" title="Convert channel id into channel index.">TIM_GET_CHANNEL_INDEX</a>(Channel);
<a name="l02172"></a>02172   <span class="keyword">register</span> <span class="keyword">const</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
<a name="l02173"></a>02173   <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((TIM_CCMR1_CC1S) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);
<a name="l02174"></a>02174 }
<a name="l02175"></a>02175 <span class="comment"></span>
<a name="l02176"></a>02176 <span class="comment">/**</span>
<a name="l02177"></a>02177 <span class="comment">  * @brief  Set the prescaler of input channel.</span>
<a name="l02178"></a>02178 <span class="comment">  * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_SetPrescaler\n</span>
<a name="l02179"></a>02179 <span class="comment">  *         CCMR1        IC2PSC        LL_TIM_IC_SetPrescaler\n</span>
<a name="l02180"></a>02180 <span class="comment">  *         CCMR2        IC3PSC        LL_TIM_IC_SetPrescaler\n</span>
<a name="l02181"></a>02181 <span class="comment">  *         CCMR2        IC4PSC        LL_TIM_IC_SetPrescaler</span>
<a name="l02182"></a>02182 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02183"></a>02183 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l02184"></a>02184 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l02185"></a>02185 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l02186"></a>02186 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l02187"></a>02187 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l02188"></a>02188 <span class="comment">  * @param  ICPrescaler This parameter can be one of the following values:</span>
<a name="l02189"></a>02189 <span class="comment">  *         @arg @ref LL_TIM_ICPSC_DIV1</span>
<a name="l02190"></a>02190 <span class="comment">  *         @arg @ref LL_TIM_ICPSC_DIV2</span>
<a name="l02191"></a>02191 <span class="comment">  *         @arg @ref LL_TIM_ICPSC_DIV4</span>
<a name="l02192"></a>02192 <span class="comment">  *         @arg @ref LL_TIM_ICPSC_DIV8</span>
<a name="l02193"></a>02193 <span class="comment">  * @retval None</span>
<a name="l02194"></a>02194 <span class="comment">  */</span>
<a name="l02195"></a><a class="code" href="group__TIM__LL__EF__Input__Channel.html#gac9aeb4f769623cabf8f38c119efd59a7">02195</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Input__Channel.html#gac9aeb4f769623cabf8f38c119efd59a7" title="Set the prescaler of input channel.">LL_TIM_IC_SetPrescaler</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)
<a name="l02196"></a>02196 {
<a name="l02197"></a>02197   <span class="keyword">register</span> uint8_t iChannel = <a class="code" href="group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8" title="Convert channel id into channel index.">TIM_GET_CHANNEL_INDEX</a>(Channel);
<a name="l02198"></a>02198   <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
<a name="l02199"></a>02199   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICPrescaler &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);
<a name="l02200"></a>02200 }
<a name="l02201"></a>02201 <span class="comment"></span>
<a name="l02202"></a>02202 <span class="comment">/**</span>
<a name="l02203"></a>02203 <span class="comment">  * @brief  Get the current prescaler value acting on an  input channel.</span>
<a name="l02204"></a>02204 <span class="comment">  * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_GetPrescaler\n</span>
<a name="l02205"></a>02205 <span class="comment">  *         CCMR1        IC2PSC        LL_TIM_IC_GetPrescaler\n</span>
<a name="l02206"></a>02206 <span class="comment">  *         CCMR2        IC3PSC        LL_TIM_IC_GetPrescaler\n</span>
<a name="l02207"></a>02207 <span class="comment">  *         CCMR2        IC4PSC        LL_TIM_IC_GetPrescaler</span>
<a name="l02208"></a>02208 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02209"></a>02209 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l02210"></a>02210 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l02211"></a>02211 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l02212"></a>02212 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l02213"></a>02213 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l02214"></a>02214 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l02215"></a>02215 <span class="comment">  *         @arg @ref LL_TIM_ICPSC_DIV1</span>
<a name="l02216"></a>02216 <span class="comment">  *         @arg @ref LL_TIM_ICPSC_DIV2</span>
<a name="l02217"></a>02217 <span class="comment">  *         @arg @ref LL_TIM_ICPSC_DIV4</span>
<a name="l02218"></a>02218 <span class="comment">  *         @arg @ref LL_TIM_ICPSC_DIV8</span>
<a name="l02219"></a>02219 <span class="comment">  */</span>
<a name="l02220"></a><a class="code" href="group__TIM__LL__EF__Input__Channel.html#gaa18b3156ce854649a1e5d83b0c64e349">02220</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Input__Channel.html#gaa18b3156ce854649a1e5d83b0c64e349" title="Get the current prescaler value acting on an input channel.">LL_TIM_IC_GetPrescaler</a>(TIM_TypeDef *TIMx, uint32_t Channel)
<a name="l02221"></a>02221 {
<a name="l02222"></a>02222   <span class="keyword">register</span> uint8_t iChannel = <a class="code" href="group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8" title="Convert channel id into channel index.">TIM_GET_CHANNEL_INDEX</a>(Channel);
<a name="l02223"></a>02223   <span class="keyword">register</span> <span class="keyword">const</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
<a name="l02224"></a>02224   <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((TIM_CCMR1_IC1PSC) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);
<a name="l02225"></a>02225 }
<a name="l02226"></a>02226 <span class="comment"></span>
<a name="l02227"></a>02227 <span class="comment">/**</span>
<a name="l02228"></a>02228 <span class="comment">  * @brief  Set the input filter duration.</span>
<a name="l02229"></a>02229 <span class="comment">  * @rmtoll CCMR1        IC1F          LL_TIM_IC_SetFilter\n</span>
<a name="l02230"></a>02230 <span class="comment">  *         CCMR1        IC2F          LL_TIM_IC_SetFilter\n</span>
<a name="l02231"></a>02231 <span class="comment">  *         CCMR2        IC3F          LL_TIM_IC_SetFilter\n</span>
<a name="l02232"></a>02232 <span class="comment">  *         CCMR2        IC4F          LL_TIM_IC_SetFilter</span>
<a name="l02233"></a>02233 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02234"></a>02234 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l02235"></a>02235 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l02236"></a>02236 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l02237"></a>02237 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l02238"></a>02238 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l02239"></a>02239 <span class="comment">  * @param  ICFilter This parameter can be one of the following values:</span>
<a name="l02240"></a>02240 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV1</span>
<a name="l02241"></a>02241 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2</span>
<a name="l02242"></a>02242 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4</span>
<a name="l02243"></a>02243 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8</span>
<a name="l02244"></a>02244 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6</span>
<a name="l02245"></a>02245 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8</span>
<a name="l02246"></a>02246 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6</span>
<a name="l02247"></a>02247 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8</span>
<a name="l02248"></a>02248 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6</span>
<a name="l02249"></a>02249 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8</span>
<a name="l02250"></a>02250 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5</span>
<a name="l02251"></a>02251 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6</span>
<a name="l02252"></a>02252 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8</span>
<a name="l02253"></a>02253 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5</span>
<a name="l02254"></a>02254 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6</span>
<a name="l02255"></a>02255 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8</span>
<a name="l02256"></a>02256 <span class="comment">  * @retval None</span>
<a name="l02257"></a>02257 <span class="comment">  */</span>
<a name="l02258"></a><a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga1621f837bbf32c9bd8d84f7989220d1f">02258</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga1621f837bbf32c9bd8d84f7989220d1f" title="Set the input filter duration.">LL_TIM_IC_SetFilter</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
<a name="l02259"></a>02259 {
<a name="l02260"></a>02260   <span class="keyword">register</span> uint8_t iChannel = <a class="code" href="group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8" title="Convert channel id into channel index.">TIM_GET_CHANNEL_INDEX</a>(Channel);
<a name="l02261"></a>02261   <span class="keyword">register</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
<a name="l02262"></a>02262   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICFilter &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);
<a name="l02263"></a>02263 }
<a name="l02264"></a>02264 <span class="comment"></span>
<a name="l02265"></a>02265 <span class="comment">/**</span>
<a name="l02266"></a>02266 <span class="comment">  * @brief  Get the input filter duration.</span>
<a name="l02267"></a>02267 <span class="comment">  * @rmtoll CCMR1        IC1F          LL_TIM_IC_GetFilter\n</span>
<a name="l02268"></a>02268 <span class="comment">  *         CCMR1        IC2F          LL_TIM_IC_GetFilter\n</span>
<a name="l02269"></a>02269 <span class="comment">  *         CCMR2        IC3F          LL_TIM_IC_GetFilter\n</span>
<a name="l02270"></a>02270 <span class="comment">  *         CCMR2        IC4F          LL_TIM_IC_GetFilter</span>
<a name="l02271"></a>02271 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02272"></a>02272 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l02273"></a>02273 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l02274"></a>02274 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l02275"></a>02275 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l02276"></a>02276 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l02277"></a>02277 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l02278"></a>02278 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV1</span>
<a name="l02279"></a>02279 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2</span>
<a name="l02280"></a>02280 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4</span>
<a name="l02281"></a>02281 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8</span>
<a name="l02282"></a>02282 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6</span>
<a name="l02283"></a>02283 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8</span>
<a name="l02284"></a>02284 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6</span>
<a name="l02285"></a>02285 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8</span>
<a name="l02286"></a>02286 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6</span>
<a name="l02287"></a>02287 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8</span>
<a name="l02288"></a>02288 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5</span>
<a name="l02289"></a>02289 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6</span>
<a name="l02290"></a>02290 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8</span>
<a name="l02291"></a>02291 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5</span>
<a name="l02292"></a>02292 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6</span>
<a name="l02293"></a>02293 <span class="comment">  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8</span>
<a name="l02294"></a>02294 <span class="comment">  */</span>
<a name="l02295"></a><a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga983f5e8e6c96485af41143bb6f8074c8">02295</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga983f5e8e6c96485af41143bb6f8074c8" title="Get the input filter duration.">LL_TIM_IC_GetFilter</a>(TIM_TypeDef *TIMx, uint32_t Channel)
<a name="l02296"></a>02296 {
<a name="l02297"></a>02297   <span class="keyword">register</span> uint8_t iChannel = <a class="code" href="group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8" title="Convert channel id into channel index.">TIM_GET_CHANNEL_INDEX</a>(Channel);
<a name="l02298"></a>02298   <span class="keyword">register</span> <span class="keyword">const</span> __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
<a name="l02299"></a>02299   <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((TIM_CCMR1_IC1F) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);
<a name="l02300"></a>02300 }
<a name="l02301"></a>02301 <span class="comment"></span>
<a name="l02302"></a>02302 <span class="comment">/**</span>
<a name="l02303"></a>02303 <span class="comment">  * @brief  Set the input channel polarity.</span>
<a name="l02304"></a>02304 <span class="comment">  * @rmtoll CCER         CC1P          LL_TIM_IC_SetPolarity\n</span>
<a name="l02305"></a>02305 <span class="comment">  *         CCER         CC1NP         LL_TIM_IC_SetPolarity\n</span>
<a name="l02306"></a>02306 <span class="comment">  *         CCER         CC2P          LL_TIM_IC_SetPolarity\n</span>
<a name="l02307"></a>02307 <span class="comment">  *         CCER         CC2NP         LL_TIM_IC_SetPolarity\n</span>
<a name="l02308"></a>02308 <span class="comment">  *         CCER         CC3P          LL_TIM_IC_SetPolarity\n</span>
<a name="l02309"></a>02309 <span class="comment">  *         CCER         CC3NP         LL_TIM_IC_SetPolarity\n</span>
<a name="l02310"></a>02310 <span class="comment">  *         CCER         CC4P          LL_TIM_IC_SetPolarity\n</span>
<a name="l02311"></a>02311 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02312"></a>02312 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l02313"></a>02313 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l02314"></a>02314 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l02315"></a>02315 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l02316"></a>02316 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l02317"></a>02317 <span class="comment">  * @param  ICPolarity This parameter can be one of the following values:</span>
<a name="l02318"></a>02318 <span class="comment">  *         @arg @ref LL_TIM_IC_POLARITY_RISING</span>
<a name="l02319"></a>02319 <span class="comment">  *         @arg @ref LL_TIM_IC_POLARITY_FALLING</span>
<a name="l02320"></a>02320 <span class="comment">  * @retval None</span>
<a name="l02321"></a>02321 <span class="comment">  */</span>
<a name="l02322"></a><a class="code" href="group__TIM__LL__EF__Input__Channel.html#gabd12b3d6ac379be1223b0a3da98de507">02322</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Input__Channel.html#gabd12b3d6ac379be1223b0a3da98de507" title="Set the input channel polarity.">LL_TIM_IC_SetPolarity</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)
<a name="l02323"></a>02323 {
<a name="l02324"></a>02324   <span class="keyword">register</span> uint8_t iChannel = <a class="code" href="group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8" title="Convert channel id into channel index.">TIM_GET_CHANNEL_INDEX</a>(Channel);
<a name="l02325"></a>02325   MODIFY_REG(TIMx-&gt;CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) &lt;&lt; SHIFT_TAB_CCxP[iChannel]),
<a name="l02326"></a>02326              ICPolarity &lt;&lt; SHIFT_TAB_CCxP[iChannel]);
<a name="l02327"></a>02327 }
<a name="l02328"></a>02328 <span class="comment"></span>
<a name="l02329"></a>02329 <span class="comment">/**</span>
<a name="l02330"></a>02330 <span class="comment">  * @brief  Get the current input channel polarity.</span>
<a name="l02331"></a>02331 <span class="comment">  * @rmtoll CCER         CC1P          LL_TIM_IC_GetPolarity\n</span>
<a name="l02332"></a>02332 <span class="comment">  *         CCER         CC1NP         LL_TIM_IC_GetPolarity\n</span>
<a name="l02333"></a>02333 <span class="comment">  *         CCER         CC2P          LL_TIM_IC_GetPolarity\n</span>
<a name="l02334"></a>02334 <span class="comment">  *         CCER         CC2NP         LL_TIM_IC_GetPolarity\n</span>
<a name="l02335"></a>02335 <span class="comment">  *         CCER         CC3P          LL_TIM_IC_GetPolarity\n</span>
<a name="l02336"></a>02336 <span class="comment">  *         CCER         CC3NP         LL_TIM_IC_GetPolarity\n</span>
<a name="l02337"></a>02337 <span class="comment">  *         CCER         CC4P          LL_TIM_IC_GetPolarity\n</span>
<a name="l02338"></a>02338 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02339"></a>02339 <span class="comment">  * @param  Channel This parameter can be one of the following values:</span>
<a name="l02340"></a>02340 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH1</span>
<a name="l02341"></a>02341 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH2</span>
<a name="l02342"></a>02342 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH3</span>
<a name="l02343"></a>02343 <span class="comment">  *         @arg @ref LL_TIM_CHANNEL_CH4</span>
<a name="l02344"></a>02344 <span class="comment">  * @retval Returned value can be one of the following values:</span>
<a name="l02345"></a>02345 <span class="comment">  *         @arg @ref LL_TIM_IC_POLARITY_RISING</span>
<a name="l02346"></a>02346 <span class="comment">  *         @arg @ref LL_TIM_IC_POLARITY_FALLING</span>
<a name="l02347"></a>02347 <span class="comment">  */</span>
<a name="l02348"></a><a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga03b4334307b22cd4a4a3474136ffa4f9">02348</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga03b4334307b22cd4a4a3474136ffa4f9" title="Get the current input channel polarity.">LL_TIM_IC_GetPolarity</a>(TIM_TypeDef *TIMx, uint32_t Channel)
<a name="l02349"></a>02349 {
<a name="l02350"></a>02350   <span class="keyword">register</span> uint8_t iChannel = <a class="code" href="group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8" title="Convert channel id into channel index.">TIM_GET_CHANNEL_INDEX</a>(Channel);
<a name="l02351"></a>02351   <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) &lt;&lt; SHIFT_TAB_CCxP[iChannel])) &gt;&gt;
<a name="l02352"></a>02352           SHIFT_TAB_CCxP[iChannel]);
<a name="l02353"></a>02353 }
<a name="l02354"></a>02354 <span class="comment"></span>
<a name="l02355"></a>02355 <span class="comment">/**</span>
<a name="l02356"></a>02356 <span class="comment">  * @brief  Connect the TIMx_CH1, CH2 and CH3 pins  to the TI1 input (XOR combination).</span>
<a name="l02357"></a>02357 <span class="comment">  * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02358"></a>02358 <span class="comment">  *       a timer instance provides an XOR input.</span>
<a name="l02359"></a>02359 <span class="comment">  * @rmtoll CR2          TI1S          LL_TIM_IC_EnableXORCombination</span>
<a name="l02360"></a>02360 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02361"></a>02361 <span class="comment">  * @retval None</span>
<a name="l02362"></a>02362 <span class="comment">  */</span>
<a name="l02363"></a><a class="code" href="group__TIM__LL__EF__Input__Channel.html#gadb89167d0cb4d7b66e610fa5babe8f76">02363</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Input__Channel.html#gadb89167d0cb4d7b66e610fa5babe8f76" title="Connect the TIMx_CH1, CH2 and CH3 pins to the TI1 input (XOR combination).">LL_TIM_IC_EnableXORCombination</a>(TIM_TypeDef *TIMx)
<a name="l02364"></a>02364 {
<a name="l02365"></a>02365   SET_BIT(TIMx-&gt;CR2, TIM_CR2_TI1S);
<a name="l02366"></a>02366 }
<a name="l02367"></a>02367 <span class="comment"></span>
<a name="l02368"></a>02368 <span class="comment">/**</span>
<a name="l02369"></a>02369 <span class="comment">  * @brief  Disconnect the TIMx_CH1, CH2 and CH3 pins  from the TI1 input.</span>
<a name="l02370"></a>02370 <span class="comment">  * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02371"></a>02371 <span class="comment">  *       a timer instance provides an XOR input.</span>
<a name="l02372"></a>02372 <span class="comment">  * @rmtoll CR2          TI1S          LL_TIM_IC_DisableXORCombination</span>
<a name="l02373"></a>02373 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02374"></a>02374 <span class="comment">  * @retval None</span>
<a name="l02375"></a>02375 <span class="comment">  */</span>
<a name="l02376"></a><a class="code" href="group__TIM__LL__EF__Input__Channel.html#gac47cb23ca4b9d87bda152ded33a81a69">02376</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Input__Channel.html#gac47cb23ca4b9d87bda152ded33a81a69" title="Disconnect the TIMx_CH1, CH2 and CH3 pins from the TI1 input.">LL_TIM_IC_DisableXORCombination</a>(TIM_TypeDef *TIMx)
<a name="l02377"></a>02377 {
<a name="l02378"></a>02378   CLEAR_BIT(TIMx-&gt;CR2, TIM_CR2_TI1S);
<a name="l02379"></a>02379 }
<a name="l02380"></a>02380 <span class="comment"></span>
<a name="l02381"></a>02381 <span class="comment">/**</span>
<a name="l02382"></a>02382 <span class="comment">  * @brief  Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input.</span>
<a name="l02383"></a>02383 <span class="comment">  * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02384"></a>02384 <span class="comment">  * a timer instance provides an XOR input.</span>
<a name="l02385"></a>02385 <span class="comment">  * @rmtoll CR2          TI1S          LL_TIM_IC_IsEnabledXORCombination</span>
<a name="l02386"></a>02386 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02387"></a>02387 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l02388"></a>02388 <span class="comment">  */</span>
<a name="l02389"></a><a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga33292fe4ac7f8b8026ffed2116a460e2">02389</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga33292fe4ac7f8b8026ffed2116a460e2" title="Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input.">LL_TIM_IC_IsEnabledXORCombination</a>(TIM_TypeDef *TIMx)
<a name="l02390"></a>02390 {
<a name="l02391"></a>02391   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;CR2, TIM_CR2_TI1S) == (TIM_CR2_TI1S)) ? 1UL : 0UL);
<a name="l02392"></a>02392 }
<a name="l02393"></a>02393 <span class="comment"></span>
<a name="l02394"></a>02394 <span class="comment">/**</span>
<a name="l02395"></a>02395 <span class="comment">  * @brief  Get captured value for input channel 1.</span>
<a name="l02396"></a>02396 <span class="comment">  * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02397"></a>02397 <span class="comment">  *       input channel 1 is supported by a timer instance.</span>
<a name="l02398"></a>02398 <span class="comment">  * @rmtoll CCR1         CCR1          LL_TIM_IC_GetCaptureCH1</span>
<a name="l02399"></a>02399 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02400"></a>02400 <span class="comment">  * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)</span>
<a name="l02401"></a>02401 <span class="comment">  */</span>
<a name="l02402"></a><a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga54875cb4a4f8818609ef2c2e2649363b">02402</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga54875cb4a4f8818609ef2c2e2649363b" title="Get captured value for input channel 1.">LL_TIM_IC_GetCaptureCH1</a>(TIM_TypeDef *TIMx)
<a name="l02403"></a>02403 {
<a name="l02404"></a>02404   <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CCR1));
<a name="l02405"></a>02405 }
<a name="l02406"></a>02406 <span class="comment"></span>
<a name="l02407"></a>02407 <span class="comment">/**</span>
<a name="l02408"></a>02408 <span class="comment">  * @brief  Get captured value for input channel 2.</span>
<a name="l02409"></a>02409 <span class="comment">  * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02410"></a>02410 <span class="comment">  *       input channel 2 is supported by a timer instance.</span>
<a name="l02411"></a>02411 <span class="comment">  * @rmtoll CCR2         CCR2          LL_TIM_IC_GetCaptureCH2</span>
<a name="l02412"></a>02412 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02413"></a>02413 <span class="comment">  * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)</span>
<a name="l02414"></a>02414 <span class="comment">  */</span>
<a name="l02415"></a><a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga06f98c0dfc67c7497d0d6b25511dd633">02415</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga06f98c0dfc67c7497d0d6b25511dd633" title="Get captured value for input channel 2.">LL_TIM_IC_GetCaptureCH2</a>(TIM_TypeDef *TIMx)
<a name="l02416"></a>02416 {
<a name="l02417"></a>02417   <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CCR2));
<a name="l02418"></a>02418 }
<a name="l02419"></a>02419 <span class="comment"></span>
<a name="l02420"></a>02420 <span class="comment">/**</span>
<a name="l02421"></a>02421 <span class="comment">  * @brief  Get captured value for input channel 3.</span>
<a name="l02422"></a>02422 <span class="comment">  * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02423"></a>02423 <span class="comment">  *       input channel 3 is supported by a timer instance.</span>
<a name="l02424"></a>02424 <span class="comment">  * @rmtoll CCR3         CCR3          LL_TIM_IC_GetCaptureCH3</span>
<a name="l02425"></a>02425 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02426"></a>02426 <span class="comment">  * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)</span>
<a name="l02427"></a>02427 <span class="comment">  */</span>
<a name="l02428"></a><a class="code" href="group__TIM__LL__EF__Input__Channel.html#gad83969548044531e6e31e1eb6a25c61c">02428</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Input__Channel.html#gad83969548044531e6e31e1eb6a25c61c" title="Get captured value for input channel 3.">LL_TIM_IC_GetCaptureCH3</a>(TIM_TypeDef *TIMx)
<a name="l02429"></a>02429 {
<a name="l02430"></a>02430   <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CCR3));
<a name="l02431"></a>02431 }
<a name="l02432"></a>02432 <span class="comment"></span>
<a name="l02433"></a>02433 <span class="comment">/**</span>
<a name="l02434"></a>02434 <span class="comment">  * @brief  Get captured value for input channel 4.</span>
<a name="l02435"></a>02435 <span class="comment">  * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02436"></a>02436 <span class="comment">  *       input channel 4 is supported by a timer instance.</span>
<a name="l02437"></a>02437 <span class="comment">  * @rmtoll CCR4         CCR4          LL_TIM_IC_GetCaptureCH4</span>
<a name="l02438"></a>02438 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02439"></a>02439 <span class="comment">  * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)</span>
<a name="l02440"></a>02440 <span class="comment">  */</span>
<a name="l02441"></a><a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga826a636ef1b1b1666e5d08271fbb0b83">02441</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Input__Channel.html#ga826a636ef1b1b1666e5d08271fbb0b83" title="Get captured value for input channel 4.">LL_TIM_IC_GetCaptureCH4</a>(TIM_TypeDef *TIMx)
<a name="l02442"></a>02442 {
<a name="l02443"></a>02443   <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CCR4));
<a name="l02444"></a>02444 }
<a name="l02445"></a>02445 <span class="comment"></span>
<a name="l02446"></a>02446 <span class="comment">/**</span>
<a name="l02447"></a>02447 <span class="comment">  * @}</span>
<a name="l02448"></a>02448 <span class="comment">  */</span>
<a name="l02449"></a>02449 <span class="comment"></span>
<a name="l02450"></a>02450 <span class="comment">/** @defgroup TIM_LL_EF_Clock_Selection Counter clock selection</span>
<a name="l02451"></a>02451 <span class="comment">  * @{</span>
<a name="l02452"></a>02452 <span class="comment">  */</span><span class="comment"></span>
<a name="l02453"></a>02453 <span class="comment">/**</span>
<a name="l02454"></a>02454 <span class="comment">  * @brief  Enable external clock mode 2.</span>
<a name="l02455"></a>02455 <span class="comment">  * @note When external clock mode 2 is enabled the counter is clocked by any active edge on the ETRF signal.</span>
<a name="l02456"></a>02456 <span class="comment">  * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check</span>
<a name="l02457"></a>02457 <span class="comment">  *       whether or not a timer instance supports external clock mode2.</span>
<a name="l02458"></a>02458 <span class="comment">  * @rmtoll SMCR         ECE           LL_TIM_EnableExternalClock</span>
<a name="l02459"></a>02459 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02460"></a>02460 <span class="comment">  * @retval None</span>
<a name="l02461"></a>02461 <span class="comment">  */</span>
<a name="l02462"></a><a class="code" href="group__TIM__LL__EF__Clock__Selection.html#gabb45b9b91f38df3b9161ce1ca882bcea">02462</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Clock__Selection.html#gabb45b9b91f38df3b9161ce1ca882bcea" title="Enable external clock mode 2.">LL_TIM_EnableExternalClock</a>(TIM_TypeDef *TIMx)
<a name="l02463"></a>02463 {
<a name="l02464"></a>02464   SET_BIT(TIMx-&gt;SMCR, TIM_SMCR_ECE);
<a name="l02465"></a>02465 }
<a name="l02466"></a>02466 <span class="comment"></span>
<a name="l02467"></a>02467 <span class="comment">/**</span>
<a name="l02468"></a>02468 <span class="comment">  * @brief  Disable external clock mode 2.</span>
<a name="l02469"></a>02469 <span class="comment">  * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check</span>
<a name="l02470"></a>02470 <span class="comment">  *       whether or not a timer instance supports external clock mode2.</span>
<a name="l02471"></a>02471 <span class="comment">  * @rmtoll SMCR         ECE           LL_TIM_DisableExternalClock</span>
<a name="l02472"></a>02472 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02473"></a>02473 <span class="comment">  * @retval None</span>
<a name="l02474"></a>02474 <span class="comment">  */</span>
<a name="l02475"></a><a class="code" href="group__TIM__LL__EF__Clock__Selection.html#gaea510994f63bf53ffe280b266f70fffa">02475</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Clock__Selection.html#gaea510994f63bf53ffe280b266f70fffa" title="Disable external clock mode 2.">LL_TIM_DisableExternalClock</a>(TIM_TypeDef *TIMx)
<a name="l02476"></a>02476 {
<a name="l02477"></a>02477   CLEAR_BIT(TIMx-&gt;SMCR, TIM_SMCR_ECE);
<a name="l02478"></a>02478 }
<a name="l02479"></a>02479 <span class="comment"></span>
<a name="l02480"></a>02480 <span class="comment">/**</span>
<a name="l02481"></a>02481 <span class="comment">  * @brief  Indicate whether external clock mode 2 is enabled.</span>
<a name="l02482"></a>02482 <span class="comment">  * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check</span>
<a name="l02483"></a>02483 <span class="comment">  *       whether or not a timer instance supports external clock mode2.</span>
<a name="l02484"></a>02484 <span class="comment">  * @rmtoll SMCR         ECE           LL_TIM_IsEnabledExternalClock</span>
<a name="l02485"></a>02485 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02486"></a>02486 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l02487"></a>02487 <span class="comment">  */</span>
<a name="l02488"></a><a class="code" href="group__TIM__LL__EF__Clock__Selection.html#gabed99bf02aacd60bbf3ef224da59d7ad">02488</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Clock__Selection.html#gabed99bf02aacd60bbf3ef224da59d7ad" title="Indicate whether external clock mode 2 is enabled.">LL_TIM_IsEnabledExternalClock</a>(TIM_TypeDef *TIMx)
<a name="l02489"></a>02489 {
<a name="l02490"></a>02490   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SMCR, TIM_SMCR_ECE) == (TIM_SMCR_ECE)) ? 1UL : 0UL);
<a name="l02491"></a>02491 }
<a name="l02492"></a>02492 <span class="comment"></span>
<a name="l02493"></a>02493 <span class="comment">/**</span>
<a name="l02494"></a>02494 <span class="comment">  * @brief  Set the clock source of the counter clock.</span>
<a name="l02495"></a>02495 <span class="comment">  * @note when selected clock source is external clock mode 1, the timer input</span>
<a name="l02496"></a>02496 <span class="comment">  *       the external clock is applied is selected by calling the @ref LL_TIM_SetTriggerInput()</span>
<a name="l02497"></a>02497 <span class="comment">  *       function. This timer input must be configured by calling</span>
<a name="l02498"></a>02498 <span class="comment">  *       the @ref LL_TIM_IC_Config() function.</span>
<a name="l02499"></a>02499 <span class="comment">  * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(TIMx) can be used to check</span>
<a name="l02500"></a>02500 <span class="comment">  *       whether or not a timer instance supports external clock mode1.</span>
<a name="l02501"></a>02501 <span class="comment">  * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check</span>
<a name="l02502"></a>02502 <span class="comment">  *       whether or not a timer instance supports external clock mode2.</span>
<a name="l02503"></a>02503 <span class="comment">  * @rmtoll SMCR         SMS           LL_TIM_SetClockSource\n</span>
<a name="l02504"></a>02504 <span class="comment">  *         SMCR         ECE           LL_TIM_SetClockSource</span>
<a name="l02505"></a>02505 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02506"></a>02506 <span class="comment">  * @param  ClockSource This parameter can be one of the following values:</span>
<a name="l02507"></a>02507 <span class="comment">  *         @arg @ref LL_TIM_CLOCKSOURCE_INTERNAL</span>
<a name="l02508"></a>02508 <span class="comment">  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1</span>
<a name="l02509"></a>02509 <span class="comment">  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2</span>
<a name="l02510"></a>02510 <span class="comment">  * @retval None</span>
<a name="l02511"></a>02511 <span class="comment">  */</span>
<a name="l02512"></a><a class="code" href="group__TIM__LL__EF__Clock__Selection.html#ga1bf8624f69647c54afbbe8ff1d62abce">02512</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Clock__Selection.html#ga1bf8624f69647c54afbbe8ff1d62abce" title="Set the clock source of the counter clock.">LL_TIM_SetClockSource</a>(TIM_TypeDef *TIMx, uint32_t ClockSource)
<a name="l02513"></a>02513 {
<a name="l02514"></a>02514   MODIFY_REG(TIMx-&gt;SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
<a name="l02515"></a>02515 }
<a name="l02516"></a>02516 <span class="comment"></span>
<a name="l02517"></a>02517 <span class="comment">/**</span>
<a name="l02518"></a>02518 <span class="comment">  * @brief  Set the encoder interface mode.</span>
<a name="l02519"></a>02519 <span class="comment">  * @note Macro IS_TIM_ENCODER_INTERFACE_INSTANCE(TIMx) can be used to check</span>
<a name="l02520"></a>02520 <span class="comment">  *       whether or not a timer instance supports the encoder mode.</span>
<a name="l02521"></a>02521 <span class="comment">  * @rmtoll SMCR         SMS           LL_TIM_SetEncoderMode</span>
<a name="l02522"></a>02522 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02523"></a>02523 <span class="comment">  * @param  EncoderMode This parameter can be one of the following values:</span>
<a name="l02524"></a>02524 <span class="comment">  *         @arg @ref LL_TIM_ENCODERMODE_X2_TI1</span>
<a name="l02525"></a>02525 <span class="comment">  *         @arg @ref LL_TIM_ENCODERMODE_X2_TI2</span>
<a name="l02526"></a>02526 <span class="comment">  *         @arg @ref LL_TIM_ENCODERMODE_X4_TI12</span>
<a name="l02527"></a>02527 <span class="comment">  * @retval None</span>
<a name="l02528"></a>02528 <span class="comment">  */</span>
<a name="l02529"></a><a class="code" href="group__TIM__LL__EF__Clock__Selection.html#gaf7e0a7e36fc7442ac653d827709f2792">02529</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Clock__Selection.html#gaf7e0a7e36fc7442ac653d827709f2792" title="Set the encoder interface mode.">LL_TIM_SetEncoderMode</a>(TIM_TypeDef *TIMx, uint32_t EncoderMode)
<a name="l02530"></a>02530 {
<a name="l02531"></a>02531   MODIFY_REG(TIMx-&gt;SMCR, TIM_SMCR_SMS, EncoderMode);
<a name="l02532"></a>02532 }
<a name="l02533"></a>02533 <span class="comment"></span>
<a name="l02534"></a>02534 <span class="comment">/**</span>
<a name="l02535"></a>02535 <span class="comment">  * @}</span>
<a name="l02536"></a>02536 <span class="comment">  */</span>
<a name="l02537"></a>02537 <span class="comment"></span>
<a name="l02538"></a>02538 <span class="comment">/** @defgroup TIM_LL_EF_Timer_Synchronization Timer synchronisation configuration</span>
<a name="l02539"></a>02539 <span class="comment">  * @{</span>
<a name="l02540"></a>02540 <span class="comment">  */</span><span class="comment"></span>
<a name="l02541"></a>02541 <span class="comment">/**</span>
<a name="l02542"></a>02542 <span class="comment">  * @brief  Set the trigger output (TRGO) used for timer synchronization .</span>
<a name="l02543"></a>02543 <span class="comment">  * @note Macro IS_TIM_MASTER_INSTANCE(TIMx) can be used to check</span>
<a name="l02544"></a>02544 <span class="comment">  *       whether or not a timer instance can operate as a master timer.</span>
<a name="l02545"></a>02545 <span class="comment">  * @rmtoll CR2          MMS           LL_TIM_SetTriggerOutput</span>
<a name="l02546"></a>02546 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02547"></a>02547 <span class="comment">  * @param  TimerSynchronization This parameter can be one of the following values:</span>
<a name="l02548"></a>02548 <span class="comment">  *         @arg @ref LL_TIM_TRGO_RESET</span>
<a name="l02549"></a>02549 <span class="comment">  *         @arg @ref LL_TIM_TRGO_ENABLE</span>
<a name="l02550"></a>02550 <span class="comment">  *         @arg @ref LL_TIM_TRGO_UPDATE</span>
<a name="l02551"></a>02551 <span class="comment">  *         @arg @ref LL_TIM_TRGO_CC1IF</span>
<a name="l02552"></a>02552 <span class="comment">  *         @arg @ref LL_TIM_TRGO_OC1REF</span>
<a name="l02553"></a>02553 <span class="comment">  *         @arg @ref LL_TIM_TRGO_OC2REF</span>
<a name="l02554"></a>02554 <span class="comment">  *         @arg @ref LL_TIM_TRGO_OC3REF</span>
<a name="l02555"></a>02555 <span class="comment">  *         @arg @ref LL_TIM_TRGO_OC4REF</span>
<a name="l02556"></a>02556 <span class="comment">  * @retval None</span>
<a name="l02557"></a>02557 <span class="comment">  */</span>
<a name="l02558"></a><a class="code" href="group__TIM__LL__EF__Timer__Synchronization.html#ga921e4442342005c702a896c68723b403">02558</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Timer__Synchronization.html#ga921e4442342005c702a896c68723b403" title="Set the trigger output (TRGO) used for timer synchronization .">LL_TIM_SetTriggerOutput</a>(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
<a name="l02559"></a>02559 {
<a name="l02560"></a>02560   MODIFY_REG(TIMx-&gt;CR2, TIM_CR2_MMS, TimerSynchronization);
<a name="l02561"></a>02561 }
<a name="l02562"></a>02562 <span class="comment"></span>
<a name="l02563"></a>02563 <span class="comment">/**</span>
<a name="l02564"></a>02564 <span class="comment">  * @brief  Set the synchronization mode of a slave timer.</span>
<a name="l02565"></a>02565 <span class="comment">  * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02566"></a>02566 <span class="comment">  *       a timer instance can operate as a slave timer.</span>
<a name="l02567"></a>02567 <span class="comment">  * @rmtoll SMCR         SMS           LL_TIM_SetSlaveMode</span>
<a name="l02568"></a>02568 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02569"></a>02569 <span class="comment">  * @param  SlaveMode This parameter can be one of the following values:</span>
<a name="l02570"></a>02570 <span class="comment">  *         @arg @ref LL_TIM_SLAVEMODE_DISABLED</span>
<a name="l02571"></a>02571 <span class="comment">  *         @arg @ref LL_TIM_SLAVEMODE_RESET</span>
<a name="l02572"></a>02572 <span class="comment">  *         @arg @ref LL_TIM_SLAVEMODE_GATED</span>
<a name="l02573"></a>02573 <span class="comment">  *         @arg @ref LL_TIM_SLAVEMODE_TRIGGER</span>
<a name="l02574"></a>02574 <span class="comment">  * @retval None</span>
<a name="l02575"></a>02575 <span class="comment">  */</span>
<a name="l02576"></a><a class="code" href="group__TIM__LL__EF__Timer__Synchronization.html#ga0ded39e7c38384f3ffea961990691b78">02576</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Timer__Synchronization.html#ga0ded39e7c38384f3ffea961990691b78" title="Set the synchronization mode of a slave timer.">LL_TIM_SetSlaveMode</a>(TIM_TypeDef *TIMx, uint32_t SlaveMode)
<a name="l02577"></a>02577 {
<a name="l02578"></a>02578   MODIFY_REG(TIMx-&gt;SMCR, TIM_SMCR_SMS, SlaveMode);
<a name="l02579"></a>02579 }
<a name="l02580"></a>02580 <span class="comment"></span>
<a name="l02581"></a>02581 <span class="comment">/**</span>
<a name="l02582"></a>02582 <span class="comment">  * @brief  Set the selects the trigger input to be used to synchronize the counter.</span>
<a name="l02583"></a>02583 <span class="comment">  * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02584"></a>02584 <span class="comment">  *       a timer instance can operate as a slave timer.</span>
<a name="l02585"></a>02585 <span class="comment">  * @rmtoll SMCR         TS            LL_TIM_SetTriggerInput</span>
<a name="l02586"></a>02586 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02587"></a>02587 <span class="comment">  * @param  TriggerInput This parameter can be one of the following values:</span>
<a name="l02588"></a>02588 <span class="comment">  *         @arg @ref LL_TIM_TS_ITR0</span>
<a name="l02589"></a>02589 <span class="comment">  *         @arg @ref LL_TIM_TS_ITR1</span>
<a name="l02590"></a>02590 <span class="comment">  *         @arg @ref LL_TIM_TS_ITR2</span>
<a name="l02591"></a>02591 <span class="comment">  *         @arg @ref LL_TIM_TS_ITR3</span>
<a name="l02592"></a>02592 <span class="comment">  *         @arg @ref LL_TIM_TS_TI1F_ED</span>
<a name="l02593"></a>02593 <span class="comment">  *         @arg @ref LL_TIM_TS_TI1FP1</span>
<a name="l02594"></a>02594 <span class="comment">  *         @arg @ref LL_TIM_TS_TI2FP2</span>
<a name="l02595"></a>02595 <span class="comment">  *         @arg @ref LL_TIM_TS_ETRF</span>
<a name="l02596"></a>02596 <span class="comment">  * @retval None</span>
<a name="l02597"></a>02597 <span class="comment">  */</span>
<a name="l02598"></a><a class="code" href="group__TIM__LL__EF__Timer__Synchronization.html#ga9c76610a0b99f9cd161304bbad4ed265">02598</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Timer__Synchronization.html#ga9c76610a0b99f9cd161304bbad4ed265" title="Set the selects the trigger input to be used to synchronize the counter.">LL_TIM_SetTriggerInput</a>(TIM_TypeDef *TIMx, uint32_t TriggerInput)
<a name="l02599"></a>02599 {
<a name="l02600"></a>02600   MODIFY_REG(TIMx-&gt;SMCR, TIM_SMCR_TS, TriggerInput);
<a name="l02601"></a>02601 }
<a name="l02602"></a>02602 <span class="comment"></span>
<a name="l02603"></a>02603 <span class="comment">/**</span>
<a name="l02604"></a>02604 <span class="comment">  * @brief  Enable the Master/Slave mode.</span>
<a name="l02605"></a>02605 <span class="comment">  * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02606"></a>02606 <span class="comment">  *       a timer instance can operate as a slave timer.</span>
<a name="l02607"></a>02607 <span class="comment">  * @rmtoll SMCR         MSM           LL_TIM_EnableMasterSlaveMode</span>
<a name="l02608"></a>02608 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02609"></a>02609 <span class="comment">  * @retval None</span>
<a name="l02610"></a>02610 <span class="comment">  */</span>
<a name="l02611"></a><a class="code" href="group__TIM__LL__EF__Timer__Synchronization.html#gaa53411d505c32d8c7b747ed985e07921">02611</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Timer__Synchronization.html#gaa53411d505c32d8c7b747ed985e07921" title="Enable the Master/Slave mode.">LL_TIM_EnableMasterSlaveMode</a>(TIM_TypeDef *TIMx)
<a name="l02612"></a>02612 {
<a name="l02613"></a>02613   SET_BIT(TIMx-&gt;SMCR, TIM_SMCR_MSM);
<a name="l02614"></a>02614 }
<a name="l02615"></a>02615 <span class="comment"></span>
<a name="l02616"></a>02616 <span class="comment">/**</span>
<a name="l02617"></a>02617 <span class="comment">  * @brief  Disable the Master/Slave mode.</span>
<a name="l02618"></a>02618 <span class="comment">  * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02619"></a>02619 <span class="comment">  *       a timer instance can operate as a slave timer.</span>
<a name="l02620"></a>02620 <span class="comment">  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode</span>
<a name="l02621"></a>02621 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02622"></a>02622 <span class="comment">  * @retval None</span>
<a name="l02623"></a>02623 <span class="comment">  */</span>
<a name="l02624"></a><a class="code" href="group__TIM__LL__EF__Timer__Synchronization.html#gaa2ef88b89e92205e06f300f93b500950">02624</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Timer__Synchronization.html#gaa2ef88b89e92205e06f300f93b500950" title="Disable the Master/Slave mode.">LL_TIM_DisableMasterSlaveMode</a>(TIM_TypeDef *TIMx)
<a name="l02625"></a>02625 {
<a name="l02626"></a>02626   CLEAR_BIT(TIMx-&gt;SMCR, TIM_SMCR_MSM);
<a name="l02627"></a>02627 }
<a name="l02628"></a>02628 <span class="comment"></span>
<a name="l02629"></a>02629 <span class="comment">/**</span>
<a name="l02630"></a>02630 <span class="comment">  * @brief Indicates whether the Master/Slave mode is enabled.</span>
<a name="l02631"></a>02631 <span class="comment">  * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02632"></a>02632 <span class="comment">  * a timer instance can operate as a slave timer.</span>
<a name="l02633"></a>02633 <span class="comment">  * @rmtoll SMCR         MSM           LL_TIM_IsEnabledMasterSlaveMode</span>
<a name="l02634"></a>02634 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02635"></a>02635 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l02636"></a>02636 <span class="comment">  */</span>
<a name="l02637"></a><a class="code" href="group__TIM__LL__EF__Timer__Synchronization.html#gac68449735f5336d5b3c36d7981088662">02637</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Timer__Synchronization.html#gac68449735f5336d5b3c36d7981088662" title="Indicates whether the Master/Slave mode is enabled.">LL_TIM_IsEnabledMasterSlaveMode</a>(TIM_TypeDef *TIMx)
<a name="l02638"></a>02638 {
<a name="l02639"></a>02639   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SMCR, TIM_SMCR_MSM) == (TIM_SMCR_MSM)) ? 1UL : 0UL);
<a name="l02640"></a>02640 }
<a name="l02641"></a>02641 <span class="comment"></span>
<a name="l02642"></a>02642 <span class="comment">/**</span>
<a name="l02643"></a>02643 <span class="comment">  * @brief  Configure the external trigger (ETR) input.</span>
<a name="l02644"></a>02644 <span class="comment">  * @note Macro IS_TIM_ETR_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02645"></a>02645 <span class="comment">  *       a timer instance provides an external trigger input.</span>
<a name="l02646"></a>02646 <span class="comment">  * @rmtoll SMCR         ETP           LL_TIM_ConfigETR\n</span>
<a name="l02647"></a>02647 <span class="comment">  *         SMCR         ETPS          LL_TIM_ConfigETR\n</span>
<a name="l02648"></a>02648 <span class="comment">  *         SMCR         ETF           LL_TIM_ConfigETR</span>
<a name="l02649"></a>02649 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02650"></a>02650 <span class="comment">  * @param  ETRPolarity This parameter can be one of the following values:</span>
<a name="l02651"></a>02651 <span class="comment">  *         @arg @ref LL_TIM_ETR_POLARITY_NONINVERTED</span>
<a name="l02652"></a>02652 <span class="comment">  *         @arg @ref LL_TIM_ETR_POLARITY_INVERTED</span>
<a name="l02653"></a>02653 <span class="comment">  * @param  ETRPrescaler This parameter can be one of the following values:</span>
<a name="l02654"></a>02654 <span class="comment">  *         @arg @ref LL_TIM_ETR_PRESCALER_DIV1</span>
<a name="l02655"></a>02655 <span class="comment">  *         @arg @ref LL_TIM_ETR_PRESCALER_DIV2</span>
<a name="l02656"></a>02656 <span class="comment">  *         @arg @ref LL_TIM_ETR_PRESCALER_DIV4</span>
<a name="l02657"></a>02657 <span class="comment">  *         @arg @ref LL_TIM_ETR_PRESCALER_DIV8</span>
<a name="l02658"></a>02658 <span class="comment">  * @param  ETRFilter This parameter can be one of the following values:</span>
<a name="l02659"></a>02659 <span class="comment">  *         @arg @ref LL_TIM_ETR_FILTER_FDIV1</span>
<a name="l02660"></a>02660 <span class="comment">  *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N2</span>
<a name="l02661"></a>02661 <span class="comment">  *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N4</span>
<a name="l02662"></a>02662 <span class="comment">  *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N8</span>
<a name="l02663"></a>02663 <span class="comment">  *         @arg @ref LL_TIM_ETR_FILTER_FDIV2_N6</span>
<a name="l02664"></a>02664 <span class="comment">  *         @arg @ref LL_TIM_ETR_FILTER_FDIV2_N8</span>
<a name="l02665"></a>02665 <span class="comment">  *         @arg @ref LL_TIM_ETR_FILTER_FDIV4_N6</span>
<a name="l02666"></a>02666 <span class="comment">  *         @arg @ref LL_TIM_ETR_FILTER_FDIV4_N8</span>
<a name="l02667"></a>02667 <span class="comment">  *         @arg @ref LL_TIM_ETR_FILTER_FDIV8_N6</span>
<a name="l02668"></a>02668 <span class="comment">  *         @arg @ref LL_TIM_ETR_FILTER_FDIV8_N8</span>
<a name="l02669"></a>02669 <span class="comment">  *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N5</span>
<a name="l02670"></a>02670 <span class="comment">  *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N6</span>
<a name="l02671"></a>02671 <span class="comment">  *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N8</span>
<a name="l02672"></a>02672 <span class="comment">  *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N5</span>
<a name="l02673"></a>02673 <span class="comment">  *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N6</span>
<a name="l02674"></a>02674 <span class="comment">  *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N8</span>
<a name="l02675"></a>02675 <span class="comment">  * @retval None</span>
<a name="l02676"></a>02676 <span class="comment">  */</span>
<a name="l02677"></a><a class="code" href="group__TIM__LL__EF__Timer__Synchronization.html#ga2a11b43a1c587bcde17bc9a43c81492b">02677</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Timer__Synchronization.html#ga2a11b43a1c587bcde17bc9a43c81492b" title="Configure the external trigger (ETR) input.">LL_TIM_ConfigETR</a>(TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler,
<a name="l02678"></a>02678                                       uint32_t ETRFilter)
<a name="l02679"></a>02679 {
<a name="l02680"></a>02680   MODIFY_REG(TIMx-&gt;SMCR, TIM_SMCR_ETP | TIM_SMCR_ETPS | TIM_SMCR_ETF, ETRPolarity | ETRPrescaler | ETRFilter);
<a name="l02681"></a>02681 }
<a name="l02682"></a>02682 <span class="comment"></span>
<a name="l02683"></a>02683 <span class="comment">/**</span>
<a name="l02684"></a>02684 <span class="comment">  * @}</span>
<a name="l02685"></a>02685 <span class="comment">  */</span>
<a name="l02686"></a>02686 <span class="comment"></span>
<a name="l02687"></a>02687 <span class="comment">/** @defgroup TIM_LL_EF_Break_Function Break function configuration</span>
<a name="l02688"></a>02688 <span class="comment">  * @{</span>
<a name="l02689"></a>02689 <span class="comment">  */</span><span class="comment"></span>
<a name="l02690"></a>02690 <span class="comment">/**</span>
<a name="l02691"></a>02691 <span class="comment">  * @brief  Enable the break function.</span>
<a name="l02692"></a>02692 <span class="comment">  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02693"></a>02693 <span class="comment">  *       a timer instance provides a break input.</span>
<a name="l02694"></a>02694 <span class="comment">  * @rmtoll BDTR         BKE           LL_TIM_EnableBRK</span>
<a name="l02695"></a>02695 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02696"></a>02696 <span class="comment">  * @retval None</span>
<a name="l02697"></a>02697 <span class="comment">  */</span>
<a name="l02698"></a><a class="code" href="group__TIM__LL__EF__Break__Function.html#gafc14ecd018f11f33326c7d6377918349">02698</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Break__Function.html#gafc14ecd018f11f33326c7d6377918349" title="Enable the break function.">LL_TIM_EnableBRK</a>(TIM_TypeDef *TIMx)
<a name="l02699"></a>02699 {
<a name="l02700"></a>02700   __IO uint32_t tmpreg;
<a name="l02701"></a>02701   SET_BIT(TIMx-&gt;BDTR, TIM_BDTR_BKE);
<a name="l02702"></a>02702   <span class="comment">/* Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective. */</span>
<a name="l02703"></a>02703   tmpreg = READ_REG(TIMx-&gt;BDTR);
<a name="l02704"></a>02704   (void)(tmpreg);
<a name="l02705"></a>02705 }
<a name="l02706"></a>02706 <span class="comment"></span>
<a name="l02707"></a>02707 <span class="comment">/**</span>
<a name="l02708"></a>02708 <span class="comment">  * @brief  Disable the break function.</span>
<a name="l02709"></a>02709 <span class="comment">  * @rmtoll BDTR         BKE           LL_TIM_DisableBRK</span>
<a name="l02710"></a>02710 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02711"></a>02711 <span class="comment">  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02712"></a>02712 <span class="comment">  *       a timer instance provides a break input.</span>
<a name="l02713"></a>02713 <span class="comment">  * @retval None</span>
<a name="l02714"></a>02714 <span class="comment">  */</span>
<a name="l02715"></a><a class="code" href="group__TIM__LL__EF__Break__Function.html#ga96ace60a36187cbb09f043fb614061c0">02715</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Break__Function.html#ga96ace60a36187cbb09f043fb614061c0" title="Disable the break function.">LL_TIM_DisableBRK</a>(TIM_TypeDef *TIMx)
<a name="l02716"></a>02716 {
<a name="l02717"></a>02717   __IO uint32_t tmpreg;
<a name="l02718"></a>02718   CLEAR_BIT(TIMx-&gt;BDTR, TIM_BDTR_BKE);
<a name="l02719"></a>02719   <span class="comment">/* Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective. */</span>
<a name="l02720"></a>02720   tmpreg = READ_REG(TIMx-&gt;BDTR);
<a name="l02721"></a>02721   (void)(tmpreg);
<a name="l02722"></a>02722 }
<a name="l02723"></a>02723 <span class="comment"></span>
<a name="l02724"></a>02724 <span class="comment">/**</span>
<a name="l02725"></a>02725 <span class="comment">  * @brief  Configure the break input.</span>
<a name="l02726"></a>02726 <span class="comment">  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02727"></a>02727 <span class="comment">  *       a timer instance provides a break input.</span>
<a name="l02728"></a>02728 <span class="comment">  * @rmtoll BDTR         BKP           LL_TIM_ConfigBRK</span>
<a name="l02729"></a>02729 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02730"></a>02730 <span class="comment">  * @param  BreakPolarity This parameter can be one of the following values:</span>
<a name="l02731"></a>02731 <span class="comment">  *         @arg @ref LL_TIM_BREAK_POLARITY_LOW</span>
<a name="l02732"></a>02732 <span class="comment">  *         @arg @ref LL_TIM_BREAK_POLARITY_HIGH</span>
<a name="l02733"></a>02733 <span class="comment">  * @retval None</span>
<a name="l02734"></a>02734 <span class="comment">  */</span>
<a name="l02735"></a><a class="code" href="group__TIM__LL__EF__Break__Function.html#gaff4621b56a98d0cb5de582db2d5eebe6">02735</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Break__Function.html#gaff4621b56a98d0cb5de582db2d5eebe6" title="Configure the break input.">LL_TIM_ConfigBRK</a>(TIM_TypeDef *TIMx, uint32_t BreakPolarity)
<a name="l02736"></a>02736 {
<a name="l02737"></a>02737   __IO uint32_t tmpreg;
<a name="l02738"></a>02738   MODIFY_REG(TIMx-&gt;BDTR, TIM_BDTR_BKP, BreakPolarity);
<a name="l02739"></a>02739   <span class="comment">/* Note: Any write operation to BKP bit takes a delay of 1 APB clock cycle to become effective. */</span>
<a name="l02740"></a>02740   tmpreg = READ_REG(TIMx-&gt;BDTR);
<a name="l02741"></a>02741   (void)(tmpreg);
<a name="l02742"></a>02742 }
<a name="l02743"></a>02743 <span class="comment"></span>
<a name="l02744"></a>02744 <span class="comment">/**</span>
<a name="l02745"></a>02745 <span class="comment">  * @brief  Select the outputs off state (enabled v.s. disabled) in Idle and Run modes.</span>
<a name="l02746"></a>02746 <span class="comment">  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02747"></a>02747 <span class="comment">  *       a timer instance provides a break input.</span>
<a name="l02748"></a>02748 <span class="comment">  * @rmtoll BDTR         OSSI          LL_TIM_SetOffStates\n</span>
<a name="l02749"></a>02749 <span class="comment">  *         BDTR         OSSR          LL_TIM_SetOffStates</span>
<a name="l02750"></a>02750 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02751"></a>02751 <span class="comment">  * @param  OffStateIdle This parameter can be one of the following values:</span>
<a name="l02752"></a>02752 <span class="comment">  *         @arg @ref LL_TIM_OSSI_DISABLE</span>
<a name="l02753"></a>02753 <span class="comment">  *         @arg @ref LL_TIM_OSSI_ENABLE</span>
<a name="l02754"></a>02754 <span class="comment">  * @param  OffStateRun This parameter can be one of the following values:</span>
<a name="l02755"></a>02755 <span class="comment">  *         @arg @ref LL_TIM_OSSR_DISABLE</span>
<a name="l02756"></a>02756 <span class="comment">  *         @arg @ref LL_TIM_OSSR_ENABLE</span>
<a name="l02757"></a>02757 <span class="comment">  * @retval None</span>
<a name="l02758"></a>02758 <span class="comment">  */</span>
<a name="l02759"></a><a class="code" href="group__TIM__LL__EF__Break__Function.html#ga3f9be955727b0bb60e4c9ae111264f98">02759</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Break__Function.html#ga3f9be955727b0bb60e4c9ae111264f98" title="Select the outputs off state (enabled v.s.">LL_TIM_SetOffStates</a>(TIM_TypeDef *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun)
<a name="l02760"></a>02760 {
<a name="l02761"></a>02761   MODIFY_REG(TIMx-&gt;BDTR, TIM_BDTR_OSSI | TIM_BDTR_OSSR, OffStateIdle | OffStateRun);
<a name="l02762"></a>02762 }
<a name="l02763"></a>02763 <span class="comment"></span>
<a name="l02764"></a>02764 <span class="comment">/**</span>
<a name="l02765"></a>02765 <span class="comment">  * @brief  Enable automatic output (MOE can be set by software or automatically when a break input is active).</span>
<a name="l02766"></a>02766 <span class="comment">  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02767"></a>02767 <span class="comment">  *       a timer instance provides a break input.</span>
<a name="l02768"></a>02768 <span class="comment">  * @rmtoll BDTR         AOE           LL_TIM_EnableAutomaticOutput</span>
<a name="l02769"></a>02769 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02770"></a>02770 <span class="comment">  * @retval None</span>
<a name="l02771"></a>02771 <span class="comment">  */</span>
<a name="l02772"></a><a class="code" href="group__TIM__LL__EF__Break__Function.html#gacc376efa3e9e87337740c934e7c0d625">02772</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Break__Function.html#gacc376efa3e9e87337740c934e7c0d625" title="Enable automatic output (MOE can be set by software or automatically when a break input is active)...">LL_TIM_EnableAutomaticOutput</a>(TIM_TypeDef *TIMx)
<a name="l02773"></a>02773 {
<a name="l02774"></a>02774   SET_BIT(TIMx-&gt;BDTR, TIM_BDTR_AOE);
<a name="l02775"></a>02775 }
<a name="l02776"></a>02776 <span class="comment"></span>
<a name="l02777"></a>02777 <span class="comment">/**</span>
<a name="l02778"></a>02778 <span class="comment">  * @brief  Disable automatic output (MOE can be set only by software).</span>
<a name="l02779"></a>02779 <span class="comment">  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02780"></a>02780 <span class="comment">  *       a timer instance provides a break input.</span>
<a name="l02781"></a>02781 <span class="comment">  * @rmtoll BDTR         AOE           LL_TIM_DisableAutomaticOutput</span>
<a name="l02782"></a>02782 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02783"></a>02783 <span class="comment">  * @retval None</span>
<a name="l02784"></a>02784 <span class="comment">  */</span>
<a name="l02785"></a><a class="code" href="group__TIM__LL__EF__Break__Function.html#gae5ef92969d1a4602d218b50ba0b4c050">02785</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Break__Function.html#gae5ef92969d1a4602d218b50ba0b4c050" title="Disable automatic output (MOE can be set only by software).">LL_TIM_DisableAutomaticOutput</a>(TIM_TypeDef *TIMx)
<a name="l02786"></a>02786 {
<a name="l02787"></a>02787   CLEAR_BIT(TIMx-&gt;BDTR, TIM_BDTR_AOE);
<a name="l02788"></a>02788 }
<a name="l02789"></a>02789 <span class="comment"></span>
<a name="l02790"></a>02790 <span class="comment">/**</span>
<a name="l02791"></a>02791 <span class="comment">  * @brief  Indicate whether automatic output is enabled.</span>
<a name="l02792"></a>02792 <span class="comment">  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02793"></a>02793 <span class="comment">  *       a timer instance provides a break input.</span>
<a name="l02794"></a>02794 <span class="comment">  * @rmtoll BDTR         AOE           LL_TIM_IsEnabledAutomaticOutput</span>
<a name="l02795"></a>02795 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02796"></a>02796 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l02797"></a>02797 <span class="comment">  */</span>
<a name="l02798"></a><a class="code" href="group__TIM__LL__EF__Break__Function.html#ga62cb9135916f8ddba19a291c9d1d8ac1">02798</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Break__Function.html#ga62cb9135916f8ddba19a291c9d1d8ac1" title="Indicate whether automatic output is enabled.">LL_TIM_IsEnabledAutomaticOutput</a>(TIM_TypeDef *TIMx)
<a name="l02799"></a>02799 {
<a name="l02800"></a>02800   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;BDTR, TIM_BDTR_AOE) == (TIM_BDTR_AOE)) ? 1UL : 0UL);
<a name="l02801"></a>02801 }
<a name="l02802"></a>02802 <span class="comment"></span>
<a name="l02803"></a>02803 <span class="comment">/**</span>
<a name="l02804"></a>02804 <span class="comment">  * @brief  Enable the outputs (set the MOE bit in TIMx_BDTR register).</span>
<a name="l02805"></a>02805 <span class="comment">  * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by</span>
<a name="l02806"></a>02806 <span class="comment">  *       software and is reset in case of break or break2 event</span>
<a name="l02807"></a>02807 <span class="comment">  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02808"></a>02808 <span class="comment">  *       a timer instance provides a break input.</span>
<a name="l02809"></a>02809 <span class="comment">  * @rmtoll BDTR         MOE           LL_TIM_EnableAllOutputs</span>
<a name="l02810"></a>02810 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02811"></a>02811 <span class="comment">  * @retval None</span>
<a name="l02812"></a>02812 <span class="comment">  */</span>
<a name="l02813"></a><a class="code" href="group__TIM__LL__EF__Break__Function.html#ga627a9caf995134e588f420f252cdc9af">02813</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Break__Function.html#ga627a9caf995134e588f420f252cdc9af" title="Enable the outputs (set the MOE bit in TIMx_BDTR register).">LL_TIM_EnableAllOutputs</a>(TIM_TypeDef *TIMx)
<a name="l02814"></a>02814 {
<a name="l02815"></a>02815   SET_BIT(TIMx-&gt;BDTR, TIM_BDTR_MOE);
<a name="l02816"></a>02816 }
<a name="l02817"></a>02817 <span class="comment"></span>
<a name="l02818"></a>02818 <span class="comment">/**</span>
<a name="l02819"></a>02819 <span class="comment">  * @brief  Disable the outputs (reset the MOE bit in TIMx_BDTR register).</span>
<a name="l02820"></a>02820 <span class="comment">  * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by</span>
<a name="l02821"></a>02821 <span class="comment">  *       software and is reset in case of break or break2 event.</span>
<a name="l02822"></a>02822 <span class="comment">  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02823"></a>02823 <span class="comment">  *       a timer instance provides a break input.</span>
<a name="l02824"></a>02824 <span class="comment">  * @rmtoll BDTR         MOE           LL_TIM_DisableAllOutputs</span>
<a name="l02825"></a>02825 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02826"></a>02826 <span class="comment">  * @retval None</span>
<a name="l02827"></a>02827 <span class="comment">  */</span>
<a name="l02828"></a><a class="code" href="group__TIM__LL__EF__Break__Function.html#gae4a7fb930e5b32fc86c87ed113545858">02828</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Break__Function.html#gae4a7fb930e5b32fc86c87ed113545858" title="Disable the outputs (reset the MOE bit in TIMx_BDTR register).">LL_TIM_DisableAllOutputs</a>(TIM_TypeDef *TIMx)
<a name="l02829"></a>02829 {
<a name="l02830"></a>02830   CLEAR_BIT(TIMx-&gt;BDTR, TIM_BDTR_MOE);
<a name="l02831"></a>02831 }
<a name="l02832"></a>02832 <span class="comment"></span>
<a name="l02833"></a>02833 <span class="comment">/**</span>
<a name="l02834"></a>02834 <span class="comment">  * @brief  Indicates whether outputs are enabled.</span>
<a name="l02835"></a>02835 <span class="comment">  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not</span>
<a name="l02836"></a>02836 <span class="comment">  *       a timer instance provides a break input.</span>
<a name="l02837"></a>02837 <span class="comment">  * @rmtoll BDTR         MOE           LL_TIM_IsEnabledAllOutputs</span>
<a name="l02838"></a>02838 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02839"></a>02839 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l02840"></a>02840 <span class="comment">  */</span>
<a name="l02841"></a><a class="code" href="group__TIM__LL__EF__Break__Function.html#ga340f224793c82029b130b728d032bde4">02841</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__Break__Function.html#ga340f224793c82029b130b728d032bde4" title="Indicates whether outputs are enabled.">LL_TIM_IsEnabledAllOutputs</a>(TIM_TypeDef *TIMx)
<a name="l02842"></a>02842 {
<a name="l02843"></a>02843   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;BDTR, TIM_BDTR_MOE) == (TIM_BDTR_MOE)) ? 1UL : 0UL);
<a name="l02844"></a>02844 }
<a name="l02845"></a>02845 <span class="comment"></span>
<a name="l02846"></a>02846 <span class="comment">/**</span>
<a name="l02847"></a>02847 <span class="comment">  * @}</span>
<a name="l02848"></a>02848 <span class="comment">  */</span>
<a name="l02849"></a>02849 <span class="comment"></span>
<a name="l02850"></a>02850 <span class="comment">/** @defgroup TIM_LL_EF_DMA_Burst_Mode DMA burst mode configuration</span>
<a name="l02851"></a>02851 <span class="comment">  * @{</span>
<a name="l02852"></a>02852 <span class="comment">  */</span><span class="comment"></span>
<a name="l02853"></a>02853 <span class="comment">/**</span>
<a name="l02854"></a>02854 <span class="comment">  * @brief  Configures the timer DMA burst feature.</span>
<a name="l02855"></a>02855 <span class="comment">  * @note Macro IS_TIM_DMABURST_INSTANCE(TIMx) can be used to check whether or</span>
<a name="l02856"></a>02856 <span class="comment">  *       not a timer instance supports the DMA burst mode.</span>
<a name="l02857"></a>02857 <span class="comment">  * @rmtoll DCR          DBL           LL_TIM_ConfigDMABurst\n</span>
<a name="l02858"></a>02858 <span class="comment">  *         DCR          DBA           LL_TIM_ConfigDMABurst</span>
<a name="l02859"></a>02859 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02860"></a>02860 <span class="comment">  * @param  DMABurstBaseAddress This parameter can be one of the following values:</span>
<a name="l02861"></a>02861 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CR1</span>
<a name="l02862"></a>02862 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CR2</span>
<a name="l02863"></a>02863 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_BASEADDR_SMCR</span>
<a name="l02864"></a>02864 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_BASEADDR_DIER</span>
<a name="l02865"></a>02865 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_BASEADDR_SR</span>
<a name="l02866"></a>02866 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_BASEADDR_EGR</span>
<a name="l02867"></a>02867 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR1</span>
<a name="l02868"></a>02868 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR2</span>
<a name="l02869"></a>02869 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCER</span>
<a name="l02870"></a>02870 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CNT</span>
<a name="l02871"></a>02871 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_BASEADDR_PSC</span>
<a name="l02872"></a>02872 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_BASEADDR_ARR</span>
<a name="l02873"></a>02873 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_BASEADDR_RCR</span>
<a name="l02874"></a>02874 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR1</span>
<a name="l02875"></a>02875 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR2</span>
<a name="l02876"></a>02876 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR3</span>
<a name="l02877"></a>02877 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR4</span>
<a name="l02878"></a>02878 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_BASEADDR_BDTR</span>
<a name="l02879"></a>02879 <span class="comment">  * @param  DMABurstLength This parameter can be one of the following values:</span>
<a name="l02880"></a>02880 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_LENGTH_1TRANSFER</span>
<a name="l02881"></a>02881 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_LENGTH_2TRANSFERS</span>
<a name="l02882"></a>02882 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_LENGTH_3TRANSFERS</span>
<a name="l02883"></a>02883 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_LENGTH_4TRANSFERS</span>
<a name="l02884"></a>02884 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_LENGTH_5TRANSFERS</span>
<a name="l02885"></a>02885 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_LENGTH_6TRANSFERS</span>
<a name="l02886"></a>02886 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_LENGTH_7TRANSFERS</span>
<a name="l02887"></a>02887 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_LENGTH_8TRANSFERS</span>
<a name="l02888"></a>02888 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_LENGTH_9TRANSFERS</span>
<a name="l02889"></a>02889 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_LENGTH_10TRANSFERS</span>
<a name="l02890"></a>02890 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_LENGTH_11TRANSFERS</span>
<a name="l02891"></a>02891 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_LENGTH_12TRANSFERS</span>
<a name="l02892"></a>02892 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_LENGTH_13TRANSFERS</span>
<a name="l02893"></a>02893 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_LENGTH_14TRANSFERS</span>
<a name="l02894"></a>02894 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_LENGTH_15TRANSFERS</span>
<a name="l02895"></a>02895 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_LENGTH_16TRANSFERS</span>
<a name="l02896"></a>02896 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_LENGTH_17TRANSFERS</span>
<a name="l02897"></a>02897 <span class="comment">  *         @arg @ref LL_TIM_DMABURST_LENGTH_18TRANSFERS</span>
<a name="l02898"></a>02898 <span class="comment">  * @retval None</span>
<a name="l02899"></a>02899 <span class="comment">  */</span>
<a name="l02900"></a><a class="code" href="group__TIM__LL__EF__DMA__Burst__Mode.html#ga5fc6b04cc18efd0eb9f68ab7994f87c4">02900</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Burst__Mode.html#ga5fc6b04cc18efd0eb9f68ab7994f87c4" title="Configures the timer DMA burst feature.">LL_TIM_ConfigDMABurst</a>(TIM_TypeDef *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength)
<a name="l02901"></a>02901 {
<a name="l02902"></a>02902   MODIFY_REG(TIMx-&gt;DCR, (TIM_DCR_DBL | TIM_DCR_DBA), (DMABurstBaseAddress | DMABurstLength));
<a name="l02903"></a>02903 }
<a name="l02904"></a>02904 <span class="comment"></span>
<a name="l02905"></a>02905 <span class="comment">/**</span>
<a name="l02906"></a>02906 <span class="comment">  * @}</span>
<a name="l02907"></a>02907 <span class="comment">  */</span>
<a name="l02908"></a>02908 
<a name="l02909"></a>02909 <span class="comment"></span>
<a name="l02910"></a>02910 <span class="comment">/**</span>
<a name="l02911"></a>02911 <span class="comment">  * @}</span>
<a name="l02912"></a>02912 <span class="comment">  */</span>
<a name="l02913"></a>02913 <span class="comment"></span>
<a name="l02914"></a>02914 <span class="comment">/** @defgroup TIM_LL_EF_FLAG_Management FLAG-Management</span>
<a name="l02915"></a>02915 <span class="comment">  * @{</span>
<a name="l02916"></a>02916 <span class="comment">  */</span><span class="comment"></span>
<a name="l02917"></a>02917 <span class="comment">/**</span>
<a name="l02918"></a>02918 <span class="comment">  * @brief  Clear the update interrupt flag (UIF).</span>
<a name="l02919"></a>02919 <span class="comment">  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE</span>
<a name="l02920"></a>02920 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02921"></a>02921 <span class="comment">  * @retval None</span>
<a name="l02922"></a>02922 <span class="comment">  */</span>
<a name="l02923"></a><a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga0f78d59be8d5ddf2b148b7931828ce9b">02923</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga0f78d59be8d5ddf2b148b7931828ce9b" title="Clear the update interrupt flag (UIF).">LL_TIM_ClearFlag_UPDATE</a>(TIM_TypeDef *TIMx)
<a name="l02924"></a>02924 {
<a name="l02925"></a>02925   WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_UIF));
<a name="l02926"></a>02926 }
<a name="l02927"></a>02927 <span class="comment"></span>
<a name="l02928"></a>02928 <span class="comment">/**</span>
<a name="l02929"></a>02929 <span class="comment">  * @brief  Indicate whether update interrupt flag (UIF) is set (update interrupt is pending).</span>
<a name="l02930"></a>02930 <span class="comment">  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE</span>
<a name="l02931"></a>02931 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02932"></a>02932 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l02933"></a>02933 <span class="comment">  */</span>
<a name="l02934"></a><a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gae5cebb045c8b25c9a8e337d458351d2b">02934</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gae5cebb045c8b25c9a8e337d458351d2b" title="Indicate whether update interrupt flag (UIF) is set (update interrupt is pending).">LL_TIM_IsActiveFlag_UPDATE</a>(TIM_TypeDef *TIMx)
<a name="l02935"></a>02935 {
<a name="l02936"></a>02936   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
<a name="l02937"></a>02937 }
<a name="l02938"></a>02938 <span class="comment"></span>
<a name="l02939"></a>02939 <span class="comment">/**</span>
<a name="l02940"></a>02940 <span class="comment">  * @brief  Clear the Capture/Compare 1 interrupt flag (CC1F).</span>
<a name="l02941"></a>02941 <span class="comment">  * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1</span>
<a name="l02942"></a>02942 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02943"></a>02943 <span class="comment">  * @retval None</span>
<a name="l02944"></a>02944 <span class="comment">  */</span>
<a name="l02945"></a><a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gafbea7cc79b148ccf528fc8245c5a6e80">02945</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gafbea7cc79b148ccf528fc8245c5a6e80" title="Clear the Capture/Compare 1 interrupt flag (CC1F).">LL_TIM_ClearFlag_CC1</a>(TIM_TypeDef *TIMx)
<a name="l02946"></a>02946 {
<a name="l02947"></a>02947   WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_CC1IF));
<a name="l02948"></a>02948 }
<a name="l02949"></a>02949 <span class="comment"></span>
<a name="l02950"></a>02950 <span class="comment">/**</span>
<a name="l02951"></a>02951 <span class="comment">  * @brief  Indicate whether Capture/Compare 1 interrupt flag (CC1F) is set (Capture/Compare 1 interrupt is pending).</span>
<a name="l02952"></a>02952 <span class="comment">  * @rmtoll SR           CC1IF         LL_TIM_IsActiveFlag_CC1</span>
<a name="l02953"></a>02953 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02954"></a>02954 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l02955"></a>02955 <span class="comment">  */</span>
<a name="l02956"></a><a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga0d9fec86fdfe791e57217b2784bea143">02956</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga0d9fec86fdfe791e57217b2784bea143" title="Indicate whether Capture/Compare 1 interrupt flag (CC1F) is set (Capture/Compare 1 interrupt is pendi...">LL_TIM_IsActiveFlag_CC1</a>(TIM_TypeDef *TIMx)
<a name="l02957"></a>02957 {
<a name="l02958"></a>02958   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
<a name="l02959"></a>02959 }
<a name="l02960"></a>02960 <span class="comment"></span>
<a name="l02961"></a>02961 <span class="comment">/**</span>
<a name="l02962"></a>02962 <span class="comment">  * @brief  Clear the Capture/Compare 2 interrupt flag (CC2F).</span>
<a name="l02963"></a>02963 <span class="comment">  * @rmtoll SR           CC2IF         LL_TIM_ClearFlag_CC2</span>
<a name="l02964"></a>02964 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02965"></a>02965 <span class="comment">  * @retval None</span>
<a name="l02966"></a>02966 <span class="comment">  */</span>
<a name="l02967"></a><a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gaae83f15c342da7c13dce5a4b863aa8cf">02967</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gaae83f15c342da7c13dce5a4b863aa8cf" title="Clear the Capture/Compare 2 interrupt flag (CC2F).">LL_TIM_ClearFlag_CC2</a>(TIM_TypeDef *TIMx)
<a name="l02968"></a>02968 {
<a name="l02969"></a>02969   WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_CC2IF));
<a name="l02970"></a>02970 }
<a name="l02971"></a>02971 <span class="comment"></span>
<a name="l02972"></a>02972 <span class="comment">/**</span>
<a name="l02973"></a>02973 <span class="comment">  * @brief  Indicate whether Capture/Compare 2 interrupt flag (CC2F) is set (Capture/Compare 2 interrupt is pending).</span>
<a name="l02974"></a>02974 <span class="comment">  * @rmtoll SR           CC2IF         LL_TIM_IsActiveFlag_CC2</span>
<a name="l02975"></a>02975 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02976"></a>02976 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l02977"></a>02977 <span class="comment">  */</span>
<a name="l02978"></a><a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga90001d914adaaa04c7f4d854f213bcc3">02978</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga90001d914adaaa04c7f4d854f213bcc3" title="Indicate whether Capture/Compare 2 interrupt flag (CC2F) is set (Capture/Compare 2 interrupt is pendi...">LL_TIM_IsActiveFlag_CC2</a>(TIM_TypeDef *TIMx)
<a name="l02979"></a>02979 {
<a name="l02980"></a>02980   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL);
<a name="l02981"></a>02981 }
<a name="l02982"></a>02982 <span class="comment"></span>
<a name="l02983"></a>02983 <span class="comment">/**</span>
<a name="l02984"></a>02984 <span class="comment">  * @brief  Clear the Capture/Compare 3 interrupt flag (CC3F).</span>
<a name="l02985"></a>02985 <span class="comment">  * @rmtoll SR           CC3IF         LL_TIM_ClearFlag_CC3</span>
<a name="l02986"></a>02986 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02987"></a>02987 <span class="comment">  * @retval None</span>
<a name="l02988"></a>02988 <span class="comment">  */</span>
<a name="l02989"></a><a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga3c1e296bf2bed7a6d3148eacd5a020e8">02989</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga3c1e296bf2bed7a6d3148eacd5a020e8" title="Clear the Capture/Compare 3 interrupt flag (CC3F).">LL_TIM_ClearFlag_CC3</a>(TIM_TypeDef *TIMx)
<a name="l02990"></a>02990 {
<a name="l02991"></a>02991   WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_CC3IF));
<a name="l02992"></a>02992 }
<a name="l02993"></a>02993 <span class="comment"></span>
<a name="l02994"></a>02994 <span class="comment">/**</span>
<a name="l02995"></a>02995 <span class="comment">  * @brief  Indicate whether Capture/Compare 3 interrupt flag (CC3F) is set (Capture/Compare 3 interrupt is pending).</span>
<a name="l02996"></a>02996 <span class="comment">  * @rmtoll SR           CC3IF         LL_TIM_IsActiveFlag_CC3</span>
<a name="l02997"></a>02997 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l02998"></a>02998 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l02999"></a>02999 <span class="comment">  */</span>
<a name="l03000"></a><a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga52435cbe512012469db0657fb583229b">03000</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga52435cbe512012469db0657fb583229b" title="Indicate whether Capture/Compare 3 interrupt flag (CC3F) is set (Capture/Compare 3 interrupt is pendi...">LL_TIM_IsActiveFlag_CC3</a>(TIM_TypeDef *TIMx)
<a name="l03001"></a>03001 {
<a name="l03002"></a>03002   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL);
<a name="l03003"></a>03003 }
<a name="l03004"></a>03004 <span class="comment"></span>
<a name="l03005"></a>03005 <span class="comment">/**</span>
<a name="l03006"></a>03006 <span class="comment">  * @brief  Clear the Capture/Compare 4 interrupt flag (CC4F).</span>
<a name="l03007"></a>03007 <span class="comment">  * @rmtoll SR           CC4IF         LL_TIM_ClearFlag_CC4</span>
<a name="l03008"></a>03008 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03009"></a>03009 <span class="comment">  * @retval None</span>
<a name="l03010"></a>03010 <span class="comment">  */</span>
<a name="l03011"></a><a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gaa32d5ed279e42195a9e3744c0be28183">03011</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gaa32d5ed279e42195a9e3744c0be28183" title="Clear the Capture/Compare 4 interrupt flag (CC4F).">LL_TIM_ClearFlag_CC4</a>(TIM_TypeDef *TIMx)
<a name="l03012"></a>03012 {
<a name="l03013"></a>03013   WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_CC4IF));
<a name="l03014"></a>03014 }
<a name="l03015"></a>03015 <span class="comment"></span>
<a name="l03016"></a>03016 <span class="comment">/**</span>
<a name="l03017"></a>03017 <span class="comment">  * @brief  Indicate whether Capture/Compare 4 interrupt flag (CC4F) is set (Capture/Compare 4 interrupt is pending).</span>
<a name="l03018"></a>03018 <span class="comment">  * @rmtoll SR           CC4IF         LL_TIM_IsActiveFlag_CC4</span>
<a name="l03019"></a>03019 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03020"></a>03020 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03021"></a>03021 <span class="comment">  */</span>
<a name="l03022"></a><a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga3de62dc5832418a9213bbe48ea84f6cc">03022</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga3de62dc5832418a9213bbe48ea84f6cc" title="Indicate whether Capture/Compare 4 interrupt flag (CC4F) is set (Capture/Compare 4 interrupt is pendi...">LL_TIM_IsActiveFlag_CC4</a>(TIM_TypeDef *TIMx)
<a name="l03023"></a>03023 {
<a name="l03024"></a>03024   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);
<a name="l03025"></a>03025 }
<a name="l03026"></a>03026 <span class="comment"></span>
<a name="l03027"></a>03027 <span class="comment">/**</span>
<a name="l03028"></a>03028 <span class="comment">  * @brief  Clear the commutation interrupt flag (COMIF).</span>
<a name="l03029"></a>03029 <span class="comment">  * @rmtoll SR           COMIF         LL_TIM_ClearFlag_COM</span>
<a name="l03030"></a>03030 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03031"></a>03031 <span class="comment">  * @retval None</span>
<a name="l03032"></a>03032 <span class="comment">  */</span>
<a name="l03033"></a><a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga3bc860e5a40a1ed16ec22e62be5c7a34">03033</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga3bc860e5a40a1ed16ec22e62be5c7a34" title="Clear the commutation interrupt flag (COMIF).">LL_TIM_ClearFlag_COM</a>(TIM_TypeDef *TIMx)
<a name="l03034"></a>03034 {
<a name="l03035"></a>03035   WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_COMIF));
<a name="l03036"></a>03036 }
<a name="l03037"></a>03037 <span class="comment"></span>
<a name="l03038"></a>03038 <span class="comment">/**</span>
<a name="l03039"></a>03039 <span class="comment">  * @brief  Indicate whether commutation interrupt flag (COMIF) is set (commutation interrupt is pending).</span>
<a name="l03040"></a>03040 <span class="comment">  * @rmtoll SR           COMIF         LL_TIM_IsActiveFlag_COM</span>
<a name="l03041"></a>03041 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03042"></a>03042 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03043"></a>03043 <span class="comment">  */</span>
<a name="l03044"></a><a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga93f6d029eedb1e4a20b6a02aa209021a">03044</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga93f6d029eedb1e4a20b6a02aa209021a" title="Indicate whether commutation interrupt flag (COMIF) is set (commutation interrupt is pending)...">LL_TIM_IsActiveFlag_COM</a>(TIM_TypeDef *TIMx)
<a name="l03045"></a>03045 {
<a name="l03046"></a>03046   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_COMIF) == (TIM_SR_COMIF)) ? 1UL : 0UL);
<a name="l03047"></a>03047 }
<a name="l03048"></a>03048 <span class="comment"></span>
<a name="l03049"></a>03049 <span class="comment">/**</span>
<a name="l03050"></a>03050 <span class="comment">  * @brief  Clear the trigger interrupt flag (TIF).</span>
<a name="l03051"></a>03051 <span class="comment">  * @rmtoll SR           TIF           LL_TIM_ClearFlag_TRIG</span>
<a name="l03052"></a>03052 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03053"></a>03053 <span class="comment">  * @retval None</span>
<a name="l03054"></a>03054 <span class="comment">  */</span>
<a name="l03055"></a><a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gaa24358fa9e4928908dc1beaade027b20">03055</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gaa24358fa9e4928908dc1beaade027b20" title="Clear the trigger interrupt flag (TIF).">LL_TIM_ClearFlag_TRIG</a>(TIM_TypeDef *TIMx)
<a name="l03056"></a>03056 {
<a name="l03057"></a>03057   WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_TIF));
<a name="l03058"></a>03058 }
<a name="l03059"></a>03059 <span class="comment"></span>
<a name="l03060"></a>03060 <span class="comment">/**</span>
<a name="l03061"></a>03061 <span class="comment">  * @brief  Indicate whether trigger interrupt flag (TIF) is set (trigger interrupt is pending).</span>
<a name="l03062"></a>03062 <span class="comment">  * @rmtoll SR           TIF           LL_TIM_IsActiveFlag_TRIG</span>
<a name="l03063"></a>03063 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03064"></a>03064 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03065"></a>03065 <span class="comment">  */</span>
<a name="l03066"></a><a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga6d05d441a2000acbb5a83172f9edd7c7">03066</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga6d05d441a2000acbb5a83172f9edd7c7" title="Indicate whether trigger interrupt flag (TIF) is set (trigger interrupt is pending).">LL_TIM_IsActiveFlag_TRIG</a>(TIM_TypeDef *TIMx)
<a name="l03067"></a>03067 {
<a name="l03068"></a>03068   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_TIF) == (TIM_SR_TIF)) ? 1UL : 0UL);
<a name="l03069"></a>03069 }
<a name="l03070"></a>03070 <span class="comment"></span>
<a name="l03071"></a>03071 <span class="comment">/**</span>
<a name="l03072"></a>03072 <span class="comment">  * @brief  Clear the break interrupt flag (BIF).</span>
<a name="l03073"></a>03073 <span class="comment">  * @rmtoll SR           BIF           LL_TIM_ClearFlag_BRK</span>
<a name="l03074"></a>03074 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03075"></a>03075 <span class="comment">  * @retval None</span>
<a name="l03076"></a>03076 <span class="comment">  */</span>
<a name="l03077"></a><a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga2fe99302b2a1fa57beeda98723720eb1">03077</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga2fe99302b2a1fa57beeda98723720eb1" title="Clear the break interrupt flag (BIF).">LL_TIM_ClearFlag_BRK</a>(TIM_TypeDef *TIMx)
<a name="l03078"></a>03078 {
<a name="l03079"></a>03079   WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_BIF));
<a name="l03080"></a>03080 }
<a name="l03081"></a>03081 <span class="comment"></span>
<a name="l03082"></a>03082 <span class="comment">/**</span>
<a name="l03083"></a>03083 <span class="comment">  * @brief  Indicate whether break interrupt flag (BIF) is set (break interrupt is pending).</span>
<a name="l03084"></a>03084 <span class="comment">  * @rmtoll SR           BIF           LL_TIM_IsActiveFlag_BRK</span>
<a name="l03085"></a>03085 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03086"></a>03086 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03087"></a>03087 <span class="comment">  */</span>
<a name="l03088"></a><a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga2c7767832db13186071e1a4ccedcde38">03088</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga2c7767832db13186071e1a4ccedcde38" title="Indicate whether break interrupt flag (BIF) is set (break interrupt is pending).">LL_TIM_IsActiveFlag_BRK</a>(TIM_TypeDef *TIMx)
<a name="l03089"></a>03089 {
<a name="l03090"></a>03090   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
<a name="l03091"></a>03091 }
<a name="l03092"></a>03092 <span class="comment"></span>
<a name="l03093"></a>03093 <span class="comment">/**</span>
<a name="l03094"></a>03094 <span class="comment">  * @brief  Clear the Capture/Compare 1 over-capture interrupt flag (CC1OF).</span>
<a name="l03095"></a>03095 <span class="comment">  * @rmtoll SR           CC1OF         LL_TIM_ClearFlag_CC1OVR</span>
<a name="l03096"></a>03096 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03097"></a>03097 <span class="comment">  * @retval None</span>
<a name="l03098"></a>03098 <span class="comment">  */</span>
<a name="l03099"></a><a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga4ebc1354d4191a6851089da044c6d22e">03099</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga4ebc1354d4191a6851089da044c6d22e" title="Clear the Capture/Compare 1 over-capture interrupt flag (CC1OF).">LL_TIM_ClearFlag_CC1OVR</a>(TIM_TypeDef *TIMx)
<a name="l03100"></a>03100 {
<a name="l03101"></a>03101   WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_CC1OF));
<a name="l03102"></a>03102 }
<a name="l03103"></a>03103 <span class="comment"></span>
<a name="l03104"></a>03104 <span class="comment">/**</span>
<a name="l03105"></a>03105 <span class="comment">  * @brief  Indicate whether Capture/Compare 1 over-capture interrupt flag (CC1OF) is set (Capture/Compare 1 interrupt is pending).</span>
<a name="l03106"></a>03106 <span class="comment">  * @rmtoll SR           CC1OF         LL_TIM_IsActiveFlag_CC1OVR</span>
<a name="l03107"></a>03107 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03108"></a>03108 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03109"></a>03109 <span class="comment">  */</span>
<a name="l03110"></a><a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gad3df531f853a021146458232f6622bff">03110</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gad3df531f853a021146458232f6622bff" title="Indicate whether Capture/Compare 1 over-capture interrupt flag (CC1OF) is set (Capture/Compare 1 inte...">LL_TIM_IsActiveFlag_CC1OVR</a>(TIM_TypeDef *TIMx)
<a name="l03111"></a>03111 {
<a name="l03112"></a>03112   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_CC1OF) == (TIM_SR_CC1OF)) ? 1UL : 0UL);
<a name="l03113"></a>03113 }
<a name="l03114"></a>03114 <span class="comment"></span>
<a name="l03115"></a>03115 <span class="comment">/**</span>
<a name="l03116"></a>03116 <span class="comment">  * @brief  Clear the Capture/Compare 2 over-capture interrupt flag (CC2OF).</span>
<a name="l03117"></a>03117 <span class="comment">  * @rmtoll SR           CC2OF         LL_TIM_ClearFlag_CC2OVR</span>
<a name="l03118"></a>03118 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03119"></a>03119 <span class="comment">  * @retval None</span>
<a name="l03120"></a>03120 <span class="comment">  */</span>
<a name="l03121"></a><a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gab3f60bfdd0a666aa19922d0037281eb3">03121</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gab3f60bfdd0a666aa19922d0037281eb3" title="Clear the Capture/Compare 2 over-capture interrupt flag (CC2OF).">LL_TIM_ClearFlag_CC2OVR</a>(TIM_TypeDef *TIMx)
<a name="l03122"></a>03122 {
<a name="l03123"></a>03123   WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_CC2OF));
<a name="l03124"></a>03124 }
<a name="l03125"></a>03125 <span class="comment"></span>
<a name="l03126"></a>03126 <span class="comment">/**</span>
<a name="l03127"></a>03127 <span class="comment">  * @brief  Indicate whether Capture/Compare 2 over-capture interrupt flag (CC2OF) is set (Capture/Compare 2 over-capture interrupt is pending).</span>
<a name="l03128"></a>03128 <span class="comment">  * @rmtoll SR           CC2OF         LL_TIM_IsActiveFlag_CC2OVR</span>
<a name="l03129"></a>03129 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03130"></a>03130 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03131"></a>03131 <span class="comment">  */</span>
<a name="l03132"></a><a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga5c66753c81da26165a2dc254070bc295">03132</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga5c66753c81da26165a2dc254070bc295" title="Indicate whether Capture/Compare 2 over-capture interrupt flag (CC2OF) is set (Capture/Compare 2 over...">LL_TIM_IsActiveFlag_CC2OVR</a>(TIM_TypeDef *TIMx)
<a name="l03133"></a>03133 {
<a name="l03134"></a>03134   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_CC2OF) == (TIM_SR_CC2OF)) ? 1UL : 0UL);
<a name="l03135"></a>03135 }
<a name="l03136"></a>03136 <span class="comment"></span>
<a name="l03137"></a>03137 <span class="comment">/**</span>
<a name="l03138"></a>03138 <span class="comment">  * @brief  Clear the Capture/Compare 3 over-capture interrupt flag (CC3OF).</span>
<a name="l03139"></a>03139 <span class="comment">  * @rmtoll SR           CC3OF         LL_TIM_ClearFlag_CC3OVR</span>
<a name="l03140"></a>03140 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03141"></a>03141 <span class="comment">  * @retval None</span>
<a name="l03142"></a>03142 <span class="comment">  */</span>
<a name="l03143"></a><a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gaa5a0ba30113cad24eba5dd6cb1c03094">03143</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gaa5a0ba30113cad24eba5dd6cb1c03094" title="Clear the Capture/Compare 3 over-capture interrupt flag (CC3OF).">LL_TIM_ClearFlag_CC3OVR</a>(TIM_TypeDef *TIMx)
<a name="l03144"></a>03144 {
<a name="l03145"></a>03145   WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_CC3OF));
<a name="l03146"></a>03146 }
<a name="l03147"></a>03147 <span class="comment"></span>
<a name="l03148"></a>03148 <span class="comment">/**</span>
<a name="l03149"></a>03149 <span class="comment">  * @brief  Indicate whether Capture/Compare 3 over-capture interrupt flag (CC3OF) is set (Capture/Compare 3 over-capture interrupt is pending).</span>
<a name="l03150"></a>03150 <span class="comment">  * @rmtoll SR           CC3OF         LL_TIM_IsActiveFlag_CC3OVR</span>
<a name="l03151"></a>03151 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03152"></a>03152 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03153"></a>03153 <span class="comment">  */</span>
<a name="l03154"></a><a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga8d6cb6e38dc6b9e94f80e6c856856e2e">03154</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga8d6cb6e38dc6b9e94f80e6c856856e2e" title="Indicate whether Capture/Compare 3 over-capture interrupt flag (CC3OF) is set (Capture/Compare 3 over...">LL_TIM_IsActiveFlag_CC3OVR</a>(TIM_TypeDef *TIMx)
<a name="l03155"></a>03155 {
<a name="l03156"></a>03156   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_CC3OF) == (TIM_SR_CC3OF)) ? 1UL : 0UL);
<a name="l03157"></a>03157 }
<a name="l03158"></a>03158 <span class="comment"></span>
<a name="l03159"></a>03159 <span class="comment">/**</span>
<a name="l03160"></a>03160 <span class="comment">  * @brief  Clear the Capture/Compare 4 over-capture interrupt flag (CC4OF).</span>
<a name="l03161"></a>03161 <span class="comment">  * @rmtoll SR           CC4OF         LL_TIM_ClearFlag_CC4OVR</span>
<a name="l03162"></a>03162 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03163"></a>03163 <span class="comment">  * @retval None</span>
<a name="l03164"></a>03164 <span class="comment">  */</span>
<a name="l03165"></a><a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gacbb1935ef4ff9da35d121043b0897dce">03165</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#gacbb1935ef4ff9da35d121043b0897dce" title="Clear the Capture/Compare 4 over-capture interrupt flag (CC4OF).">LL_TIM_ClearFlag_CC4OVR</a>(TIM_TypeDef *TIMx)
<a name="l03166"></a>03166 {
<a name="l03167"></a>03167   WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_CC4OF));
<a name="l03168"></a>03168 }
<a name="l03169"></a>03169 <span class="comment"></span>
<a name="l03170"></a>03170 <span class="comment">/**</span>
<a name="l03171"></a>03171 <span class="comment">  * @brief  Indicate whether Capture/Compare 4 over-capture interrupt flag (CC4OF) is set (Capture/Compare 4 over-capture interrupt is pending).</span>
<a name="l03172"></a>03172 <span class="comment">  * @rmtoll SR           CC4OF         LL_TIM_IsActiveFlag_CC4OVR</span>
<a name="l03173"></a>03173 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03174"></a>03174 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03175"></a>03175 <span class="comment">  */</span>
<a name="l03176"></a><a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga3ed63f1131b7110db42bd2b9e72b5047">03176</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__FLAG__Management.html#ga3ed63f1131b7110db42bd2b9e72b5047" title="Indicate whether Capture/Compare 4 over-capture interrupt flag (CC4OF) is set (Capture/Compare 4 over...">LL_TIM_IsActiveFlag_CC4OVR</a>(TIM_TypeDef *TIMx)
<a name="l03177"></a>03177 {
<a name="l03178"></a>03178   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;SR, TIM_SR_CC4OF) == (TIM_SR_CC4OF)) ? 1UL : 0UL);
<a name="l03179"></a>03179 }
<a name="l03180"></a>03180 <span class="comment"></span>
<a name="l03181"></a>03181 <span class="comment">/**</span>
<a name="l03182"></a>03182 <span class="comment">  * @}</span>
<a name="l03183"></a>03183 <span class="comment">  */</span>
<a name="l03184"></a>03184 <span class="comment"></span>
<a name="l03185"></a>03185 <span class="comment">/** @defgroup TIM_LL_EF_IT_Management IT-Management</span>
<a name="l03186"></a>03186 <span class="comment">  * @{</span>
<a name="l03187"></a>03187 <span class="comment">  */</span><span class="comment"></span>
<a name="l03188"></a>03188 <span class="comment">/**</span>
<a name="l03189"></a>03189 <span class="comment">  * @brief  Enable update interrupt (UIE).</span>
<a name="l03190"></a>03190 <span class="comment">  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE</span>
<a name="l03191"></a>03191 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03192"></a>03192 <span class="comment">  * @retval None</span>
<a name="l03193"></a>03193 <span class="comment">  */</span>
<a name="l03194"></a><a class="code" href="group__TIM__LL__EF__IT__Management.html#ga55323e2354650785acd9593a0f84121d">03194</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga55323e2354650785acd9593a0f84121d" title="Enable update interrupt (UIE).">LL_TIM_EnableIT_UPDATE</a>(TIM_TypeDef *TIMx)
<a name="l03195"></a>03195 {
<a name="l03196"></a>03196   SET_BIT(TIMx-&gt;DIER, TIM_DIER_UIE);
<a name="l03197"></a>03197 }
<a name="l03198"></a>03198 <span class="comment"></span>
<a name="l03199"></a>03199 <span class="comment">/**</span>
<a name="l03200"></a>03200 <span class="comment">  * @brief  Disable update interrupt (UIE).</span>
<a name="l03201"></a>03201 <span class="comment">  * @rmtoll DIER         UIE           LL_TIM_DisableIT_UPDATE</span>
<a name="l03202"></a>03202 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03203"></a>03203 <span class="comment">  * @retval None</span>
<a name="l03204"></a>03204 <span class="comment">  */</span>
<a name="l03205"></a><a class="code" href="group__TIM__LL__EF__IT__Management.html#gacc5c0c96c7fbabec1106f21206740391">03205</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#gacc5c0c96c7fbabec1106f21206740391" title="Disable update interrupt (UIE).">LL_TIM_DisableIT_UPDATE</a>(TIM_TypeDef *TIMx)
<a name="l03206"></a>03206 {
<a name="l03207"></a>03207   CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_UIE);
<a name="l03208"></a>03208 }
<a name="l03209"></a>03209 <span class="comment"></span>
<a name="l03210"></a>03210 <span class="comment">/**</span>
<a name="l03211"></a>03211 <span class="comment">  * @brief  Indicates whether the update interrupt (UIE) is enabled.</span>
<a name="l03212"></a>03212 <span class="comment">  * @rmtoll DIER         UIE           LL_TIM_IsEnabledIT_UPDATE</span>
<a name="l03213"></a>03213 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03214"></a>03214 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03215"></a>03215 <span class="comment">  */</span>
<a name="l03216"></a><a class="code" href="group__TIM__LL__EF__IT__Management.html#ga56d75ea087d5ab5e187480f5368f4597">03216</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga56d75ea087d5ab5e187480f5368f4597" title="Indicates whether the update interrupt (UIE) is enabled.">LL_TIM_IsEnabledIT_UPDATE</a>(TIM_TypeDef *TIMx)
<a name="l03217"></a>03217 {
<a name="l03218"></a>03218   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
<a name="l03219"></a>03219 }
<a name="l03220"></a>03220 <span class="comment"></span>
<a name="l03221"></a>03221 <span class="comment">/**</span>
<a name="l03222"></a>03222 <span class="comment">  * @brief  Enable capture/compare 1 interrupt (CC1IE).</span>
<a name="l03223"></a>03223 <span class="comment">  * @rmtoll DIER         CC1IE         LL_TIM_EnableIT_CC1</span>
<a name="l03224"></a>03224 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03225"></a>03225 <span class="comment">  * @retval None</span>
<a name="l03226"></a>03226 <span class="comment">  */</span>
<a name="l03227"></a><a class="code" href="group__TIM__LL__EF__IT__Management.html#ga3efef31d179bf56344501907b908672c">03227</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga3efef31d179bf56344501907b908672c" title="Enable capture/compare 1 interrupt (CC1IE).">LL_TIM_EnableIT_CC1</a>(TIM_TypeDef *TIMx)
<a name="l03228"></a>03228 {
<a name="l03229"></a>03229   SET_BIT(TIMx-&gt;DIER, TIM_DIER_CC1IE);
<a name="l03230"></a>03230 }
<a name="l03231"></a>03231 <span class="comment"></span>
<a name="l03232"></a>03232 <span class="comment">/**</span>
<a name="l03233"></a>03233 <span class="comment">  * @brief  Disable capture/compare 1  interrupt (CC1IE).</span>
<a name="l03234"></a>03234 <span class="comment">  * @rmtoll DIER         CC1IE         LL_TIM_DisableIT_CC1</span>
<a name="l03235"></a>03235 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03236"></a>03236 <span class="comment">  * @retval None</span>
<a name="l03237"></a>03237 <span class="comment">  */</span>
<a name="l03238"></a><a class="code" href="group__TIM__LL__EF__IT__Management.html#gab5118661984f2b79fc8d3cc2e7f8fc99">03238</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#gab5118661984f2b79fc8d3cc2e7f8fc99" title="Disable capture/compare 1 interrupt (CC1IE).">LL_TIM_DisableIT_CC1</a>(TIM_TypeDef *TIMx)
<a name="l03239"></a>03239 {
<a name="l03240"></a>03240   CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_CC1IE);
<a name="l03241"></a>03241 }
<a name="l03242"></a>03242 <span class="comment"></span>
<a name="l03243"></a>03243 <span class="comment">/**</span>
<a name="l03244"></a>03244 <span class="comment">  * @brief  Indicates whether the capture/compare 1 interrupt (CC1IE) is enabled.</span>
<a name="l03245"></a>03245 <span class="comment">  * @rmtoll DIER         CC1IE         LL_TIM_IsEnabledIT_CC1</span>
<a name="l03246"></a>03246 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03247"></a>03247 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03248"></a>03248 <span class="comment">  */</span>
<a name="l03249"></a><a class="code" href="group__TIM__LL__EF__IT__Management.html#gaa63dc6329227f6cbec3563b7dba9d43a">03249</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__IT__Management.html#gaa63dc6329227f6cbec3563b7dba9d43a" title="Indicates whether the capture/compare 1 interrupt (CC1IE) is enabled.">LL_TIM_IsEnabledIT_CC1</a>(TIM_TypeDef *TIMx)
<a name="l03250"></a>03250 {
<a name="l03251"></a>03251   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_CC1IE) == (TIM_DIER_CC1IE)) ? 1UL : 0UL);
<a name="l03252"></a>03252 }
<a name="l03253"></a>03253 <span class="comment"></span>
<a name="l03254"></a>03254 <span class="comment">/**</span>
<a name="l03255"></a>03255 <span class="comment">  * @brief  Enable capture/compare 2 interrupt (CC2IE).</span>
<a name="l03256"></a>03256 <span class="comment">  * @rmtoll DIER         CC2IE         LL_TIM_EnableIT_CC2</span>
<a name="l03257"></a>03257 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03258"></a>03258 <span class="comment">  * @retval None</span>
<a name="l03259"></a>03259 <span class="comment">  */</span>
<a name="l03260"></a><a class="code" href="group__TIM__LL__EF__IT__Management.html#ga654396ea8e783254fe9101c7eda6cea1">03260</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga654396ea8e783254fe9101c7eda6cea1" title="Enable capture/compare 2 interrupt (CC2IE).">LL_TIM_EnableIT_CC2</a>(TIM_TypeDef *TIMx)
<a name="l03261"></a>03261 {
<a name="l03262"></a>03262   SET_BIT(TIMx-&gt;DIER, TIM_DIER_CC2IE);
<a name="l03263"></a>03263 }
<a name="l03264"></a>03264 <span class="comment"></span>
<a name="l03265"></a>03265 <span class="comment">/**</span>
<a name="l03266"></a>03266 <span class="comment">  * @brief  Disable capture/compare 2  interrupt (CC2IE).</span>
<a name="l03267"></a>03267 <span class="comment">  * @rmtoll DIER         CC2IE         LL_TIM_DisableIT_CC2</span>
<a name="l03268"></a>03268 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03269"></a>03269 <span class="comment">  * @retval None</span>
<a name="l03270"></a>03270 <span class="comment">  */</span>
<a name="l03271"></a><a class="code" href="group__TIM__LL__EF__IT__Management.html#gac332c72a1f42e67832554cff7778116c">03271</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#gac332c72a1f42e67832554cff7778116c" title="Disable capture/compare 2 interrupt (CC2IE).">LL_TIM_DisableIT_CC2</a>(TIM_TypeDef *TIMx)
<a name="l03272"></a>03272 {
<a name="l03273"></a>03273   CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_CC2IE);
<a name="l03274"></a>03274 }
<a name="l03275"></a>03275 <span class="comment"></span>
<a name="l03276"></a>03276 <span class="comment">/**</span>
<a name="l03277"></a>03277 <span class="comment">  * @brief  Indicates whether the capture/compare 2 interrupt (CC2IE) is enabled.</span>
<a name="l03278"></a>03278 <span class="comment">  * @rmtoll DIER         CC2IE         LL_TIM_IsEnabledIT_CC2</span>
<a name="l03279"></a>03279 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03280"></a>03280 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03281"></a>03281 <span class="comment">  */</span>
<a name="l03282"></a><a class="code" href="group__TIM__LL__EF__IT__Management.html#ga5203425b9edbab60c11d2660cc0b4f66">03282</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga5203425b9edbab60c11d2660cc0b4f66" title="Indicates whether the capture/compare 2 interrupt (CC2IE) is enabled.">LL_TIM_IsEnabledIT_CC2</a>(TIM_TypeDef *TIMx)
<a name="l03283"></a>03283 {
<a name="l03284"></a>03284   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_CC2IE) == (TIM_DIER_CC2IE)) ? 1UL : 0UL);
<a name="l03285"></a>03285 }
<a name="l03286"></a>03286 <span class="comment"></span>
<a name="l03287"></a>03287 <span class="comment">/**</span>
<a name="l03288"></a>03288 <span class="comment">  * @brief  Enable capture/compare 3 interrupt (CC3IE).</span>
<a name="l03289"></a>03289 <span class="comment">  * @rmtoll DIER         CC3IE         LL_TIM_EnableIT_CC3</span>
<a name="l03290"></a>03290 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03291"></a>03291 <span class="comment">  * @retval None</span>
<a name="l03292"></a>03292 <span class="comment">  */</span>
<a name="l03293"></a><a class="code" href="group__TIM__LL__EF__IT__Management.html#gade778ddb3ab157e0f3a3f9f2dc3128fa">03293</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#gade778ddb3ab157e0f3a3f9f2dc3128fa" title="Enable capture/compare 3 interrupt (CC3IE).">LL_TIM_EnableIT_CC3</a>(TIM_TypeDef *TIMx)
<a name="l03294"></a>03294 {
<a name="l03295"></a>03295   SET_BIT(TIMx-&gt;DIER, TIM_DIER_CC3IE);
<a name="l03296"></a>03296 }
<a name="l03297"></a>03297 <span class="comment"></span>
<a name="l03298"></a>03298 <span class="comment">/**</span>
<a name="l03299"></a>03299 <span class="comment">  * @brief  Disable capture/compare 3  interrupt (CC3IE).</span>
<a name="l03300"></a>03300 <span class="comment">  * @rmtoll DIER         CC3IE         LL_TIM_DisableIT_CC3</span>
<a name="l03301"></a>03301 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03302"></a>03302 <span class="comment">  * @retval None</span>
<a name="l03303"></a>03303 <span class="comment">  */</span>
<a name="l03304"></a><a class="code" href="group__TIM__LL__EF__IT__Management.html#ga3ee6ae399be6cdb5c51659dbdb16f21a">03304</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga3ee6ae399be6cdb5c51659dbdb16f21a" title="Disable capture/compare 3 interrupt (CC3IE).">LL_TIM_DisableIT_CC3</a>(TIM_TypeDef *TIMx)
<a name="l03305"></a>03305 {
<a name="l03306"></a>03306   CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_CC3IE);
<a name="l03307"></a>03307 }
<a name="l03308"></a>03308 <span class="comment"></span>
<a name="l03309"></a>03309 <span class="comment">/**</span>
<a name="l03310"></a>03310 <span class="comment">  * @brief  Indicates whether the capture/compare 3 interrupt (CC3IE) is enabled.</span>
<a name="l03311"></a>03311 <span class="comment">  * @rmtoll DIER         CC3IE         LL_TIM_IsEnabledIT_CC3</span>
<a name="l03312"></a>03312 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03313"></a>03313 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03314"></a>03314 <span class="comment">  */</span>
<a name="l03315"></a><a class="code" href="group__TIM__LL__EF__IT__Management.html#gac451efd6d8aaafd0fb595b2170089aa3">03315</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__IT__Management.html#gac451efd6d8aaafd0fb595b2170089aa3" title="Indicates whether the capture/compare 3 interrupt (CC3IE) is enabled.">LL_TIM_IsEnabledIT_CC3</a>(TIM_TypeDef *TIMx)
<a name="l03316"></a>03316 {
<a name="l03317"></a>03317   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_CC3IE) == (TIM_DIER_CC3IE)) ? 1UL : 0UL);
<a name="l03318"></a>03318 }
<a name="l03319"></a>03319 <span class="comment"></span>
<a name="l03320"></a>03320 <span class="comment">/**</span>
<a name="l03321"></a>03321 <span class="comment">  * @brief  Enable capture/compare 4 interrupt (CC4IE).</span>
<a name="l03322"></a>03322 <span class="comment">  * @rmtoll DIER         CC4IE         LL_TIM_EnableIT_CC4</span>
<a name="l03323"></a>03323 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03324"></a>03324 <span class="comment">  * @retval None</span>
<a name="l03325"></a>03325 <span class="comment">  */</span>
<a name="l03326"></a><a class="code" href="group__TIM__LL__EF__IT__Management.html#gad14442323be48d03c0a5efd39fffb40a">03326</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#gad14442323be48d03c0a5efd39fffb40a" title="Enable capture/compare 4 interrupt (CC4IE).">LL_TIM_EnableIT_CC4</a>(TIM_TypeDef *TIMx)
<a name="l03327"></a>03327 {
<a name="l03328"></a>03328   SET_BIT(TIMx-&gt;DIER, TIM_DIER_CC4IE);
<a name="l03329"></a>03329 }
<a name="l03330"></a>03330 <span class="comment"></span>
<a name="l03331"></a>03331 <span class="comment">/**</span>
<a name="l03332"></a>03332 <span class="comment">  * @brief  Disable capture/compare 4  interrupt (CC4IE).</span>
<a name="l03333"></a>03333 <span class="comment">  * @rmtoll DIER         CC4IE         LL_TIM_DisableIT_CC4</span>
<a name="l03334"></a>03334 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03335"></a>03335 <span class="comment">  * @retval None</span>
<a name="l03336"></a>03336 <span class="comment">  */</span>
<a name="l03337"></a><a class="code" href="group__TIM__LL__EF__IT__Management.html#ga0a7672084681c984d1fcb233ffae47c6">03337</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga0a7672084681c984d1fcb233ffae47c6" title="Disable capture/compare 4 interrupt (CC4IE).">LL_TIM_DisableIT_CC4</a>(TIM_TypeDef *TIMx)
<a name="l03338"></a>03338 {
<a name="l03339"></a>03339   CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_CC4IE);
<a name="l03340"></a>03340 }
<a name="l03341"></a>03341 <span class="comment"></span>
<a name="l03342"></a>03342 <span class="comment">/**</span>
<a name="l03343"></a>03343 <span class="comment">  * @brief  Indicates whether the capture/compare 4 interrupt (CC4IE) is enabled.</span>
<a name="l03344"></a>03344 <span class="comment">  * @rmtoll DIER         CC4IE         LL_TIM_IsEnabledIT_CC4</span>
<a name="l03345"></a>03345 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03346"></a>03346 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03347"></a>03347 <span class="comment">  */</span>
<a name="l03348"></a><a class="code" href="group__TIM__LL__EF__IT__Management.html#gaa4d79b71bc2ac31983c540fe8457ac67">03348</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__IT__Management.html#gaa4d79b71bc2ac31983c540fe8457ac67" title="Indicates whether the capture/compare 4 interrupt (CC4IE) is enabled.">LL_TIM_IsEnabledIT_CC4</a>(TIM_TypeDef *TIMx)
<a name="l03349"></a>03349 {
<a name="l03350"></a>03350   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_CC4IE) == (TIM_DIER_CC4IE)) ? 1UL : 0UL);
<a name="l03351"></a>03351 }
<a name="l03352"></a>03352 <span class="comment"></span>
<a name="l03353"></a>03353 <span class="comment">/**</span>
<a name="l03354"></a>03354 <span class="comment">  * @brief  Enable commutation interrupt (COMIE).</span>
<a name="l03355"></a>03355 <span class="comment">  * @rmtoll DIER         COMIE         LL_TIM_EnableIT_COM</span>
<a name="l03356"></a>03356 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03357"></a>03357 <span class="comment">  * @retval None</span>
<a name="l03358"></a>03358 <span class="comment">  */</span>
<a name="l03359"></a><a class="code" href="group__TIM__LL__EF__IT__Management.html#ga5aec16efafc832b0ba1fb360ecad39d6">03359</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga5aec16efafc832b0ba1fb360ecad39d6" title="Enable commutation interrupt (COMIE).">LL_TIM_EnableIT_COM</a>(TIM_TypeDef *TIMx)
<a name="l03360"></a>03360 {
<a name="l03361"></a>03361   SET_BIT(TIMx-&gt;DIER, TIM_DIER_COMIE);
<a name="l03362"></a>03362 }
<a name="l03363"></a>03363 <span class="comment"></span>
<a name="l03364"></a>03364 <span class="comment">/**</span>
<a name="l03365"></a>03365 <span class="comment">  * @brief  Disable commutation interrupt (COMIE).</span>
<a name="l03366"></a>03366 <span class="comment">  * @rmtoll DIER         COMIE         LL_TIM_DisableIT_COM</span>
<a name="l03367"></a>03367 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03368"></a>03368 <span class="comment">  * @retval None</span>
<a name="l03369"></a>03369 <span class="comment">  */</span>
<a name="l03370"></a><a class="code" href="group__TIM__LL__EF__IT__Management.html#gabd9efe832de6e2936036d9433b8a662a">03370</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#gabd9efe832de6e2936036d9433b8a662a" title="Disable commutation interrupt (COMIE).">LL_TIM_DisableIT_COM</a>(TIM_TypeDef *TIMx)
<a name="l03371"></a>03371 {
<a name="l03372"></a>03372   CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_COMIE);
<a name="l03373"></a>03373 }
<a name="l03374"></a>03374 <span class="comment"></span>
<a name="l03375"></a>03375 <span class="comment">/**</span>
<a name="l03376"></a>03376 <span class="comment">  * @brief  Indicates whether the commutation interrupt (COMIE) is enabled.</span>
<a name="l03377"></a>03377 <span class="comment">  * @rmtoll DIER         COMIE         LL_TIM_IsEnabledIT_COM</span>
<a name="l03378"></a>03378 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03379"></a>03379 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03380"></a>03380 <span class="comment">  */</span>
<a name="l03381"></a><a class="code" href="group__TIM__LL__EF__IT__Management.html#ga2aed9e380dc71797d6f71689670d43eb">03381</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga2aed9e380dc71797d6f71689670d43eb" title="Indicates whether the commutation interrupt (COMIE) is enabled.">LL_TIM_IsEnabledIT_COM</a>(TIM_TypeDef *TIMx)
<a name="l03382"></a>03382 {
<a name="l03383"></a>03383   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_COMIE) == (TIM_DIER_COMIE)) ? 1UL : 0UL);
<a name="l03384"></a>03384 }
<a name="l03385"></a>03385 <span class="comment"></span>
<a name="l03386"></a>03386 <span class="comment">/**</span>
<a name="l03387"></a>03387 <span class="comment">  * @brief  Enable trigger interrupt (TIE).</span>
<a name="l03388"></a>03388 <span class="comment">  * @rmtoll DIER         TIE           LL_TIM_EnableIT_TRIG</span>
<a name="l03389"></a>03389 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03390"></a>03390 <span class="comment">  * @retval None</span>
<a name="l03391"></a>03391 <span class="comment">  */</span>
<a name="l03392"></a><a class="code" href="group__TIM__LL__EF__IT__Management.html#ga823c032ca798f121458d03e7cea8c294">03392</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga823c032ca798f121458d03e7cea8c294" title="Enable trigger interrupt (TIE).">LL_TIM_EnableIT_TRIG</a>(TIM_TypeDef *TIMx)
<a name="l03393"></a>03393 {
<a name="l03394"></a>03394   SET_BIT(TIMx-&gt;DIER, TIM_DIER_TIE);
<a name="l03395"></a>03395 }
<a name="l03396"></a>03396 <span class="comment"></span>
<a name="l03397"></a>03397 <span class="comment">/**</span>
<a name="l03398"></a>03398 <span class="comment">  * @brief  Disable trigger interrupt (TIE).</span>
<a name="l03399"></a>03399 <span class="comment">  * @rmtoll DIER         TIE           LL_TIM_DisableIT_TRIG</span>
<a name="l03400"></a>03400 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03401"></a>03401 <span class="comment">  * @retval None</span>
<a name="l03402"></a>03402 <span class="comment">  */</span>
<a name="l03403"></a><a class="code" href="group__TIM__LL__EF__IT__Management.html#gac6be8d0e9c064205969dcace918265d8">03403</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#gac6be8d0e9c064205969dcace918265d8" title="Disable trigger interrupt (TIE).">LL_TIM_DisableIT_TRIG</a>(TIM_TypeDef *TIMx)
<a name="l03404"></a>03404 {
<a name="l03405"></a>03405   CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_TIE);
<a name="l03406"></a>03406 }
<a name="l03407"></a>03407 <span class="comment"></span>
<a name="l03408"></a>03408 <span class="comment">/**</span>
<a name="l03409"></a>03409 <span class="comment">  * @brief  Indicates whether the trigger interrupt (TIE) is enabled.</span>
<a name="l03410"></a>03410 <span class="comment">  * @rmtoll DIER         TIE           LL_TIM_IsEnabledIT_TRIG</span>
<a name="l03411"></a>03411 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03412"></a>03412 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03413"></a>03413 <span class="comment">  */</span>
<a name="l03414"></a><a class="code" href="group__TIM__LL__EF__IT__Management.html#ga466100b1f9021a78a0201c070fdd9329">03414</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga466100b1f9021a78a0201c070fdd9329" title="Indicates whether the trigger interrupt (TIE) is enabled.">LL_TIM_IsEnabledIT_TRIG</a>(TIM_TypeDef *TIMx)
<a name="l03415"></a>03415 {
<a name="l03416"></a>03416   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_TIE) == (TIM_DIER_TIE)) ? 1UL : 0UL);
<a name="l03417"></a>03417 }
<a name="l03418"></a>03418 <span class="comment"></span>
<a name="l03419"></a>03419 <span class="comment">/**</span>
<a name="l03420"></a>03420 <span class="comment">  * @brief  Enable break interrupt (BIE).</span>
<a name="l03421"></a>03421 <span class="comment">  * @rmtoll DIER         BIE           LL_TIM_EnableIT_BRK</span>
<a name="l03422"></a>03422 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03423"></a>03423 <span class="comment">  * @retval None</span>
<a name="l03424"></a>03424 <span class="comment">  */</span>
<a name="l03425"></a><a class="code" href="group__TIM__LL__EF__IT__Management.html#ga3ed2f825b2e0e712fe0854215c1cd092">03425</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga3ed2f825b2e0e712fe0854215c1cd092" title="Enable break interrupt (BIE).">LL_TIM_EnableIT_BRK</a>(TIM_TypeDef *TIMx)
<a name="l03426"></a>03426 {
<a name="l03427"></a>03427   SET_BIT(TIMx-&gt;DIER, TIM_DIER_BIE);
<a name="l03428"></a>03428 }
<a name="l03429"></a>03429 <span class="comment"></span>
<a name="l03430"></a>03430 <span class="comment">/**</span>
<a name="l03431"></a>03431 <span class="comment">  * @brief  Disable break interrupt (BIE).</span>
<a name="l03432"></a>03432 <span class="comment">  * @rmtoll DIER         BIE           LL_TIM_DisableIT_BRK</span>
<a name="l03433"></a>03433 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03434"></a>03434 <span class="comment">  * @retval None</span>
<a name="l03435"></a>03435 <span class="comment">  */</span>
<a name="l03436"></a><a class="code" href="group__TIM__LL__EF__IT__Management.html#ga065590c86499b3f24e995095233bb45e">03436</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga065590c86499b3f24e995095233bb45e" title="Disable break interrupt (BIE).">LL_TIM_DisableIT_BRK</a>(TIM_TypeDef *TIMx)
<a name="l03437"></a>03437 {
<a name="l03438"></a>03438   CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_BIE);
<a name="l03439"></a>03439 }
<a name="l03440"></a>03440 <span class="comment"></span>
<a name="l03441"></a>03441 <span class="comment">/**</span>
<a name="l03442"></a>03442 <span class="comment">  * @brief  Indicates whether the break interrupt (BIE) is enabled.</span>
<a name="l03443"></a>03443 <span class="comment">  * @rmtoll DIER         BIE           LL_TIM_IsEnabledIT_BRK</span>
<a name="l03444"></a>03444 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03445"></a>03445 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03446"></a>03446 <span class="comment">  */</span>
<a name="l03447"></a><a class="code" href="group__TIM__LL__EF__IT__Management.html#ga615a013853f1948bbb89fe041fd96555">03447</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__IT__Management.html#ga615a013853f1948bbb89fe041fd96555" title="Indicates whether the break interrupt (BIE) is enabled.">LL_TIM_IsEnabledIT_BRK</a>(TIM_TypeDef *TIMx)
<a name="l03448"></a>03448 {
<a name="l03449"></a>03449   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_BIE) == (TIM_DIER_BIE)) ? 1UL : 0UL);
<a name="l03450"></a>03450 }
<a name="l03451"></a>03451 <span class="comment"></span>
<a name="l03452"></a>03452 <span class="comment">/**</span>
<a name="l03453"></a>03453 <span class="comment">  * @}</span>
<a name="l03454"></a>03454 <span class="comment">  */</span>
<a name="l03455"></a>03455 <span class="comment"></span>
<a name="l03456"></a>03456 <span class="comment">/** @defgroup TIM_LL_EF_DMA_Management DMA-Management</span>
<a name="l03457"></a>03457 <span class="comment">  * @{</span>
<a name="l03458"></a>03458 <span class="comment">  */</span><span class="comment"></span>
<a name="l03459"></a>03459 <span class="comment">/**</span>
<a name="l03460"></a>03460 <span class="comment">  * @brief  Enable update DMA request (UDE).</span>
<a name="l03461"></a>03461 <span class="comment">  * @rmtoll DIER         UDE           LL_TIM_EnableDMAReq_UPDATE</span>
<a name="l03462"></a>03462 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03463"></a>03463 <span class="comment">  * @retval None</span>
<a name="l03464"></a>03464 <span class="comment">  */</span>
<a name="l03465"></a><a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga8036bb7fd5b66cd0fe9d7e55c46223ad">03465</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga8036bb7fd5b66cd0fe9d7e55c46223ad" title="Enable update DMA request (UDE).">LL_TIM_EnableDMAReq_UPDATE</a>(TIM_TypeDef *TIMx)
<a name="l03466"></a>03466 {
<a name="l03467"></a>03467   SET_BIT(TIMx-&gt;DIER, TIM_DIER_UDE);
<a name="l03468"></a>03468 }
<a name="l03469"></a>03469 <span class="comment"></span>
<a name="l03470"></a>03470 <span class="comment">/**</span>
<a name="l03471"></a>03471 <span class="comment">  * @brief  Disable update DMA request (UDE).</span>
<a name="l03472"></a>03472 <span class="comment">  * @rmtoll DIER         UDE           LL_TIM_DisableDMAReq_UPDATE</span>
<a name="l03473"></a>03473 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03474"></a>03474 <span class="comment">  * @retval None</span>
<a name="l03475"></a>03475 <span class="comment">  */</span>
<a name="l03476"></a><a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga4f14d0e7a300eeca6945072834571d1c">03476</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga4f14d0e7a300eeca6945072834571d1c" title="Disable update DMA request (UDE).">LL_TIM_DisableDMAReq_UPDATE</a>(TIM_TypeDef *TIMx)
<a name="l03477"></a>03477 {
<a name="l03478"></a>03478   CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_UDE);
<a name="l03479"></a>03479 }
<a name="l03480"></a>03480 <span class="comment"></span>
<a name="l03481"></a>03481 <span class="comment">/**</span>
<a name="l03482"></a>03482 <span class="comment">  * @brief  Indicates whether the update DMA request  (UDE) is enabled.</span>
<a name="l03483"></a>03483 <span class="comment">  * @rmtoll DIER         UDE           LL_TIM_IsEnabledDMAReq_UPDATE</span>
<a name="l03484"></a>03484 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03485"></a>03485 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03486"></a>03486 <span class="comment">  */</span>
<a name="l03487"></a><a class="code" href="group__TIM__LL__EF__DMA__Management.html#gace0070f04eddddecf09d2cd83ce61dfd">03487</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__DMA__Management.html#gace0070f04eddddecf09d2cd83ce61dfd" title="Indicates whether the update DMA request (UDE) is enabled.">LL_TIM_IsEnabledDMAReq_UPDATE</a>(TIM_TypeDef *TIMx)
<a name="l03488"></a>03488 {
<a name="l03489"></a>03489   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_UDE) == (TIM_DIER_UDE)) ? 1UL : 0UL);
<a name="l03490"></a>03490 }
<a name="l03491"></a>03491 <span class="comment"></span>
<a name="l03492"></a>03492 <span class="comment">/**</span>
<a name="l03493"></a>03493 <span class="comment">  * @brief  Enable capture/compare 1 DMA request (CC1DE).</span>
<a name="l03494"></a>03494 <span class="comment">  * @rmtoll DIER         CC1DE         LL_TIM_EnableDMAReq_CC1</span>
<a name="l03495"></a>03495 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03496"></a>03496 <span class="comment">  * @retval None</span>
<a name="l03497"></a>03497 <span class="comment">  */</span>
<a name="l03498"></a><a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga6f0bb4314c77155fdece28e96fa48d08">03498</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga6f0bb4314c77155fdece28e96fa48d08" title="Enable capture/compare 1 DMA request (CC1DE).">LL_TIM_EnableDMAReq_CC1</a>(TIM_TypeDef *TIMx)
<a name="l03499"></a>03499 {
<a name="l03500"></a>03500   SET_BIT(TIMx-&gt;DIER, TIM_DIER_CC1DE);
<a name="l03501"></a>03501 }
<a name="l03502"></a>03502 <span class="comment"></span>
<a name="l03503"></a>03503 <span class="comment">/**</span>
<a name="l03504"></a>03504 <span class="comment">  * @brief  Disable capture/compare 1  DMA request (CC1DE).</span>
<a name="l03505"></a>03505 <span class="comment">  * @rmtoll DIER         CC1DE         LL_TIM_DisableDMAReq_CC1</span>
<a name="l03506"></a>03506 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03507"></a>03507 <span class="comment">  * @retval None</span>
<a name="l03508"></a>03508 <span class="comment">  */</span>
<a name="l03509"></a><a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga7ea602217d4f7e9f8678e751d9b9a879">03509</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga7ea602217d4f7e9f8678e751d9b9a879" title="Disable capture/compare 1 DMA request (CC1DE).">LL_TIM_DisableDMAReq_CC1</a>(TIM_TypeDef *TIMx)
<a name="l03510"></a>03510 {
<a name="l03511"></a>03511   CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_CC1DE);
<a name="l03512"></a>03512 }
<a name="l03513"></a>03513 <span class="comment"></span>
<a name="l03514"></a>03514 <span class="comment">/**</span>
<a name="l03515"></a>03515 <span class="comment">  * @brief  Indicates whether the capture/compare 1 DMA request (CC1DE) is enabled.</span>
<a name="l03516"></a>03516 <span class="comment">  * @rmtoll DIER         CC1DE         LL_TIM_IsEnabledDMAReq_CC1</span>
<a name="l03517"></a>03517 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03518"></a>03518 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03519"></a>03519 <span class="comment">  */</span>
<a name="l03520"></a><a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga20945406729c874cccd64564d78c31f4">03520</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga20945406729c874cccd64564d78c31f4" title="Indicates whether the capture/compare 1 DMA request (CC1DE) is enabled.">LL_TIM_IsEnabledDMAReq_CC1</a>(TIM_TypeDef *TIMx)
<a name="l03521"></a>03521 {
<a name="l03522"></a>03522   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_CC1DE) == (TIM_DIER_CC1DE)) ? 1UL : 0UL);
<a name="l03523"></a>03523 }
<a name="l03524"></a>03524 <span class="comment"></span>
<a name="l03525"></a>03525 <span class="comment">/**</span>
<a name="l03526"></a>03526 <span class="comment">  * @brief  Enable capture/compare 2 DMA request (CC2DE).</span>
<a name="l03527"></a>03527 <span class="comment">  * @rmtoll DIER         CC2DE         LL_TIM_EnableDMAReq_CC2</span>
<a name="l03528"></a>03528 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03529"></a>03529 <span class="comment">  * @retval None</span>
<a name="l03530"></a>03530 <span class="comment">  */</span>
<a name="l03531"></a><a class="code" href="group__TIM__LL__EF__DMA__Management.html#gad1fef8f9ca4336bc89f83271ce57476d">03531</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#gad1fef8f9ca4336bc89f83271ce57476d" title="Enable capture/compare 2 DMA request (CC2DE).">LL_TIM_EnableDMAReq_CC2</a>(TIM_TypeDef *TIMx)
<a name="l03532"></a>03532 {
<a name="l03533"></a>03533   SET_BIT(TIMx-&gt;DIER, TIM_DIER_CC2DE);
<a name="l03534"></a>03534 }
<a name="l03535"></a>03535 <span class="comment"></span>
<a name="l03536"></a>03536 <span class="comment">/**</span>
<a name="l03537"></a>03537 <span class="comment">  * @brief  Disable capture/compare 2  DMA request (CC2DE).</span>
<a name="l03538"></a>03538 <span class="comment">  * @rmtoll DIER         CC2DE         LL_TIM_DisableDMAReq_CC2</span>
<a name="l03539"></a>03539 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03540"></a>03540 <span class="comment">  * @retval None</span>
<a name="l03541"></a>03541 <span class="comment">  */</span>
<a name="l03542"></a><a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga5e2458ea6e472c6cf99dab9d5ef55190">03542</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga5e2458ea6e472c6cf99dab9d5ef55190" title="Disable capture/compare 2 DMA request (CC2DE).">LL_TIM_DisableDMAReq_CC2</a>(TIM_TypeDef *TIMx)
<a name="l03543"></a>03543 {
<a name="l03544"></a>03544   CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_CC2DE);
<a name="l03545"></a>03545 }
<a name="l03546"></a>03546 <span class="comment"></span>
<a name="l03547"></a>03547 <span class="comment">/**</span>
<a name="l03548"></a>03548 <span class="comment">  * @brief  Indicates whether the capture/compare 2 DMA request (CC2DE) is enabled.</span>
<a name="l03549"></a>03549 <span class="comment">  * @rmtoll DIER         CC2DE         LL_TIM_IsEnabledDMAReq_CC2</span>
<a name="l03550"></a>03550 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03551"></a>03551 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03552"></a>03552 <span class="comment">  */</span>
<a name="l03553"></a><a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga337cf77581130e42bcff3dcae4d092f6">03553</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga337cf77581130e42bcff3dcae4d092f6" title="Indicates whether the capture/compare 2 DMA request (CC2DE) is enabled.">LL_TIM_IsEnabledDMAReq_CC2</a>(TIM_TypeDef *TIMx)
<a name="l03554"></a>03554 {
<a name="l03555"></a>03555   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_CC2DE) == (TIM_DIER_CC2DE)) ? 1UL : 0UL);
<a name="l03556"></a>03556 }
<a name="l03557"></a>03557 <span class="comment"></span>
<a name="l03558"></a>03558 <span class="comment">/**</span>
<a name="l03559"></a>03559 <span class="comment">  * @brief  Enable capture/compare 3 DMA request (CC3DE).</span>
<a name="l03560"></a>03560 <span class="comment">  * @rmtoll DIER         CC3DE         LL_TIM_EnableDMAReq_CC3</span>
<a name="l03561"></a>03561 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03562"></a>03562 <span class="comment">  * @retval None</span>
<a name="l03563"></a>03563 <span class="comment">  */</span>
<a name="l03564"></a><a class="code" href="group__TIM__LL__EF__DMA__Management.html#gaf31980df1500604e3e2f1633b6023eb2">03564</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#gaf31980df1500604e3e2f1633b6023eb2" title="Enable capture/compare 3 DMA request (CC3DE).">LL_TIM_EnableDMAReq_CC3</a>(TIM_TypeDef *TIMx)
<a name="l03565"></a>03565 {
<a name="l03566"></a>03566   SET_BIT(TIMx-&gt;DIER, TIM_DIER_CC3DE);
<a name="l03567"></a>03567 }
<a name="l03568"></a>03568 <span class="comment"></span>
<a name="l03569"></a>03569 <span class="comment">/**</span>
<a name="l03570"></a>03570 <span class="comment">  * @brief  Disable capture/compare 3  DMA request (CC3DE).</span>
<a name="l03571"></a>03571 <span class="comment">  * @rmtoll DIER         CC3DE         LL_TIM_DisableDMAReq_CC3</span>
<a name="l03572"></a>03572 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03573"></a>03573 <span class="comment">  * @retval None</span>
<a name="l03574"></a>03574 <span class="comment">  */</span>
<a name="l03575"></a><a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga8e82ccc0aba82f74be63dd1e3bd53516">03575</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga8e82ccc0aba82f74be63dd1e3bd53516" title="Disable capture/compare 3 DMA request (CC3DE).">LL_TIM_DisableDMAReq_CC3</a>(TIM_TypeDef *TIMx)
<a name="l03576"></a>03576 {
<a name="l03577"></a>03577   CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_CC3DE);
<a name="l03578"></a>03578 }
<a name="l03579"></a>03579 <span class="comment"></span>
<a name="l03580"></a>03580 <span class="comment">/**</span>
<a name="l03581"></a>03581 <span class="comment">  * @brief  Indicates whether the capture/compare 3 DMA request (CC3DE) is enabled.</span>
<a name="l03582"></a>03582 <span class="comment">  * @rmtoll DIER         CC3DE         LL_TIM_IsEnabledDMAReq_CC3</span>
<a name="l03583"></a>03583 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03584"></a>03584 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03585"></a>03585 <span class="comment">  */</span>
<a name="l03586"></a><a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga58b4fce5377a0dbf875b932c115170e3">03586</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga58b4fce5377a0dbf875b932c115170e3" title="Indicates whether the capture/compare 3 DMA request (CC3DE) is enabled.">LL_TIM_IsEnabledDMAReq_CC3</a>(TIM_TypeDef *TIMx)
<a name="l03587"></a>03587 {
<a name="l03588"></a>03588   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_CC3DE) == (TIM_DIER_CC3DE)) ? 1UL : 0UL);
<a name="l03589"></a>03589 }
<a name="l03590"></a>03590 <span class="comment"></span>
<a name="l03591"></a>03591 <span class="comment">/**</span>
<a name="l03592"></a>03592 <span class="comment">  * @brief  Enable capture/compare 4 DMA request (CC4DE).</span>
<a name="l03593"></a>03593 <span class="comment">  * @rmtoll DIER         CC4DE         LL_TIM_EnableDMAReq_CC4</span>
<a name="l03594"></a>03594 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03595"></a>03595 <span class="comment">  * @retval None</span>
<a name="l03596"></a>03596 <span class="comment">  */</span>
<a name="l03597"></a><a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga47df3f03efd3ec10aad998ebf524503c">03597</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga47df3f03efd3ec10aad998ebf524503c" title="Enable capture/compare 4 DMA request (CC4DE).">LL_TIM_EnableDMAReq_CC4</a>(TIM_TypeDef *TIMx)
<a name="l03598"></a>03598 {
<a name="l03599"></a>03599   SET_BIT(TIMx-&gt;DIER, TIM_DIER_CC4DE);
<a name="l03600"></a>03600 }
<a name="l03601"></a>03601 <span class="comment"></span>
<a name="l03602"></a>03602 <span class="comment">/**</span>
<a name="l03603"></a>03603 <span class="comment">  * @brief  Disable capture/compare 4  DMA request (CC4DE).</span>
<a name="l03604"></a>03604 <span class="comment">  * @rmtoll DIER         CC4DE         LL_TIM_DisableDMAReq_CC4</span>
<a name="l03605"></a>03605 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03606"></a>03606 <span class="comment">  * @retval None</span>
<a name="l03607"></a>03607 <span class="comment">  */</span>
<a name="l03608"></a><a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga764d0946aead12c5e166f005549e62d4">03608</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga764d0946aead12c5e166f005549e62d4" title="Disable capture/compare 4 DMA request (CC4DE).">LL_TIM_DisableDMAReq_CC4</a>(TIM_TypeDef *TIMx)
<a name="l03609"></a>03609 {
<a name="l03610"></a>03610   CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_CC4DE);
<a name="l03611"></a>03611 }
<a name="l03612"></a>03612 <span class="comment"></span>
<a name="l03613"></a>03613 <span class="comment">/**</span>
<a name="l03614"></a>03614 <span class="comment">  * @brief  Indicates whether the capture/compare 4 DMA request (CC4DE) is enabled.</span>
<a name="l03615"></a>03615 <span class="comment">  * @rmtoll DIER         CC4DE         LL_TIM_IsEnabledDMAReq_CC4</span>
<a name="l03616"></a>03616 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03617"></a>03617 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03618"></a>03618 <span class="comment">  */</span>
<a name="l03619"></a><a class="code" href="group__TIM__LL__EF__DMA__Management.html#gacbf2f753c0035b2e1ce6d2239ce22636">03619</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__DMA__Management.html#gacbf2f753c0035b2e1ce6d2239ce22636" title="Indicates whether the capture/compare 4 DMA request (CC4DE) is enabled.">LL_TIM_IsEnabledDMAReq_CC4</a>(TIM_TypeDef *TIMx)
<a name="l03620"></a>03620 {
<a name="l03621"></a>03621   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_CC4DE) == (TIM_DIER_CC4DE)) ? 1UL : 0UL);
<a name="l03622"></a>03622 }
<a name="l03623"></a>03623 <span class="comment"></span>
<a name="l03624"></a>03624 <span class="comment">/**</span>
<a name="l03625"></a>03625 <span class="comment">  * @brief  Enable commutation DMA request (COMDE).</span>
<a name="l03626"></a>03626 <span class="comment">  * @rmtoll DIER         COMDE         LL_TIM_EnableDMAReq_COM</span>
<a name="l03627"></a>03627 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03628"></a>03628 <span class="comment">  * @retval None</span>
<a name="l03629"></a>03629 <span class="comment">  */</span>
<a name="l03630"></a><a class="code" href="group__TIM__LL__EF__DMA__Management.html#gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3">03630</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3" title="Enable commutation DMA request (COMDE).">LL_TIM_EnableDMAReq_COM</a>(TIM_TypeDef *TIMx)
<a name="l03631"></a>03631 {
<a name="l03632"></a>03632   SET_BIT(TIMx-&gt;DIER, TIM_DIER_COMDE);
<a name="l03633"></a>03633 }
<a name="l03634"></a>03634 <span class="comment"></span>
<a name="l03635"></a>03635 <span class="comment">/**</span>
<a name="l03636"></a>03636 <span class="comment">  * @brief  Disable commutation DMA request (COMDE).</span>
<a name="l03637"></a>03637 <span class="comment">  * @rmtoll DIER         COMDE         LL_TIM_DisableDMAReq_COM</span>
<a name="l03638"></a>03638 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03639"></a>03639 <span class="comment">  * @retval None</span>
<a name="l03640"></a>03640 <span class="comment">  */</span>
<a name="l03641"></a><a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga6bc0fac00ffedef7d3148e873a33cc17">03641</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga6bc0fac00ffedef7d3148e873a33cc17" title="Disable commutation DMA request (COMDE).">LL_TIM_DisableDMAReq_COM</a>(TIM_TypeDef *TIMx)
<a name="l03642"></a>03642 {
<a name="l03643"></a>03643   CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_COMDE);
<a name="l03644"></a>03644 }
<a name="l03645"></a>03645 <span class="comment"></span>
<a name="l03646"></a>03646 <span class="comment">/**</span>
<a name="l03647"></a>03647 <span class="comment">  * @brief  Indicates whether the commutation DMA request (COMDE) is enabled.</span>
<a name="l03648"></a>03648 <span class="comment">  * @rmtoll DIER         COMDE         LL_TIM_IsEnabledDMAReq_COM</span>
<a name="l03649"></a>03649 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03650"></a>03650 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03651"></a>03651 <span class="comment">  */</span>
<a name="l03652"></a><a class="code" href="group__TIM__LL__EF__DMA__Management.html#gac41406b7c2feb3e4c589019ac3bc575f">03652</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__DMA__Management.html#gac41406b7c2feb3e4c589019ac3bc575f" title="Indicates whether the commutation DMA request (COMDE) is enabled.">LL_TIM_IsEnabledDMAReq_COM</a>(TIM_TypeDef *TIMx)
<a name="l03653"></a>03653 {
<a name="l03654"></a>03654   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_COMDE) == (TIM_DIER_COMDE)) ? 1UL : 0UL);
<a name="l03655"></a>03655 }
<a name="l03656"></a>03656 <span class="comment"></span>
<a name="l03657"></a>03657 <span class="comment">/**</span>
<a name="l03658"></a>03658 <span class="comment">  * @brief  Enable trigger interrupt (TDE).</span>
<a name="l03659"></a>03659 <span class="comment">  * @rmtoll DIER         TDE           LL_TIM_EnableDMAReq_TRIG</span>
<a name="l03660"></a>03660 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03661"></a>03661 <span class="comment">  * @retval None</span>
<a name="l03662"></a>03662 <span class="comment">  */</span>
<a name="l03663"></a><a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga35966ad10eafb2fd6c5431ee966f83b5">03663</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga35966ad10eafb2fd6c5431ee966f83b5" title="Enable trigger interrupt (TDE).">LL_TIM_EnableDMAReq_TRIG</a>(TIM_TypeDef *TIMx)
<a name="l03664"></a>03664 {
<a name="l03665"></a>03665   SET_BIT(TIMx-&gt;DIER, TIM_DIER_TDE);
<a name="l03666"></a>03666 }
<a name="l03667"></a>03667 <span class="comment"></span>
<a name="l03668"></a>03668 <span class="comment">/**</span>
<a name="l03669"></a>03669 <span class="comment">  * @brief  Disable trigger interrupt (TDE).</span>
<a name="l03670"></a>03670 <span class="comment">  * @rmtoll DIER         TDE           LL_TIM_DisableDMAReq_TRIG</span>
<a name="l03671"></a>03671 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03672"></a>03672 <span class="comment">  * @retval None</span>
<a name="l03673"></a>03673 <span class="comment">  */</span>
<a name="l03674"></a><a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga337aa8135f7a24f251a012989b8b9e9f">03674</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga337aa8135f7a24f251a012989b8b9e9f" title="Disable trigger interrupt (TDE).">LL_TIM_DisableDMAReq_TRIG</a>(TIM_TypeDef *TIMx)
<a name="l03675"></a>03675 {
<a name="l03676"></a>03676   CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_TDE);
<a name="l03677"></a>03677 }
<a name="l03678"></a>03678 <span class="comment"></span>
<a name="l03679"></a>03679 <span class="comment">/**</span>
<a name="l03680"></a>03680 <span class="comment">  * @brief  Indicates whether the trigger interrupt (TDE) is enabled.</span>
<a name="l03681"></a>03681 <span class="comment">  * @rmtoll DIER         TDE           LL_TIM_IsEnabledDMAReq_TRIG</span>
<a name="l03682"></a>03682 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03683"></a>03683 <span class="comment">  * @retval State of bit (1 or 0).</span>
<a name="l03684"></a>03684 <span class="comment">  */</span>
<a name="l03685"></a><a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga1ce120b95cfac625e8cb9523b538b940">03685</a> __STATIC_INLINE uint32_t <a class="code" href="group__TIM__LL__EF__DMA__Management.html#ga1ce120b95cfac625e8cb9523b538b940" title="Indicates whether the trigger interrupt (TDE) is enabled.">LL_TIM_IsEnabledDMAReq_TRIG</a>(TIM_TypeDef *TIMx)
<a name="l03686"></a>03686 {
<a name="l03687"></a>03687   <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;DIER, TIM_DIER_TDE) == (TIM_DIER_TDE)) ? 1UL : 0UL);
<a name="l03688"></a>03688 }
<a name="l03689"></a>03689 <span class="comment"></span>
<a name="l03690"></a>03690 <span class="comment">/**</span>
<a name="l03691"></a>03691 <span class="comment">  * @}</span>
<a name="l03692"></a>03692 <span class="comment">  */</span>
<a name="l03693"></a>03693 <span class="comment"></span>
<a name="l03694"></a>03694 <span class="comment">/** @defgroup TIM_LL_EF_EVENT_Management EVENT-Management</span>
<a name="l03695"></a>03695 <span class="comment">  * @{</span>
<a name="l03696"></a>03696 <span class="comment">  */</span><span class="comment"></span>
<a name="l03697"></a>03697 <span class="comment">/**</span>
<a name="l03698"></a>03698 <span class="comment">  * @brief  Generate an update event.</span>
<a name="l03699"></a>03699 <span class="comment">  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE</span>
<a name="l03700"></a>03700 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03701"></a>03701 <span class="comment">  * @retval None</span>
<a name="l03702"></a>03702 <span class="comment">  */</span>
<a name="l03703"></a><a class="code" href="group__TIM__LL__EF__EVENT__Management.html#gad1320f002aed49137d7006d4aeba537c">03703</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__EVENT__Management.html#gad1320f002aed49137d7006d4aeba537c" title="Generate an update event.">LL_TIM_GenerateEvent_UPDATE</a>(TIM_TypeDef *TIMx)
<a name="l03704"></a>03704 {
<a name="l03705"></a>03705   SET_BIT(TIMx-&gt;EGR, TIM_EGR_UG);
<a name="l03706"></a>03706 }
<a name="l03707"></a>03707 <span class="comment"></span>
<a name="l03708"></a>03708 <span class="comment">/**</span>
<a name="l03709"></a>03709 <span class="comment">  * @brief  Generate Capture/Compare 1 event.</span>
<a name="l03710"></a>03710 <span class="comment">  * @rmtoll EGR          CC1G          LL_TIM_GenerateEvent_CC1</span>
<a name="l03711"></a>03711 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03712"></a>03712 <span class="comment">  * @retval None</span>
<a name="l03713"></a>03713 <span class="comment">  */</span>
<a name="l03714"></a><a class="code" href="group__TIM__LL__EF__EVENT__Management.html#gaef37f9a1e063118f19f556ee2fdfb883">03714</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__EVENT__Management.html#gaef37f9a1e063118f19f556ee2fdfb883" title="Generate Capture/Compare 1 event.">LL_TIM_GenerateEvent_CC1</a>(TIM_TypeDef *TIMx)
<a name="l03715"></a>03715 {
<a name="l03716"></a>03716   SET_BIT(TIMx-&gt;EGR, TIM_EGR_CC1G);
<a name="l03717"></a>03717 }
<a name="l03718"></a>03718 <span class="comment"></span>
<a name="l03719"></a>03719 <span class="comment">/**</span>
<a name="l03720"></a>03720 <span class="comment">  * @brief  Generate Capture/Compare 2 event.</span>
<a name="l03721"></a>03721 <span class="comment">  * @rmtoll EGR          CC2G          LL_TIM_GenerateEvent_CC2</span>
<a name="l03722"></a>03722 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03723"></a>03723 <span class="comment">  * @retval None</span>
<a name="l03724"></a>03724 <span class="comment">  */</span>
<a name="l03725"></a><a class="code" href="group__TIM__LL__EF__EVENT__Management.html#ga4101ea584b83ad17e6ba7d28c258c0b9">03725</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__EVENT__Management.html#ga4101ea584b83ad17e6ba7d28c258c0b9" title="Generate Capture/Compare 2 event.">LL_TIM_GenerateEvent_CC2</a>(TIM_TypeDef *TIMx)
<a name="l03726"></a>03726 {
<a name="l03727"></a>03727   SET_BIT(TIMx-&gt;EGR, TIM_EGR_CC2G);
<a name="l03728"></a>03728 }
<a name="l03729"></a>03729 <span class="comment"></span>
<a name="l03730"></a>03730 <span class="comment">/**</span>
<a name="l03731"></a>03731 <span class="comment">  * @brief  Generate Capture/Compare 3 event.</span>
<a name="l03732"></a>03732 <span class="comment">  * @rmtoll EGR          CC3G          LL_TIM_GenerateEvent_CC3</span>
<a name="l03733"></a>03733 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03734"></a>03734 <span class="comment">  * @retval None</span>
<a name="l03735"></a>03735 <span class="comment">  */</span>
<a name="l03736"></a><a class="code" href="group__TIM__LL__EF__EVENT__Management.html#ga845dbd1a8e4cdc40f6a4df5c3703b02f">03736</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__EVENT__Management.html#ga845dbd1a8e4cdc40f6a4df5c3703b02f" title="Generate Capture/Compare 3 event.">LL_TIM_GenerateEvent_CC3</a>(TIM_TypeDef *TIMx)
<a name="l03737"></a>03737 {
<a name="l03738"></a>03738   SET_BIT(TIMx-&gt;EGR, TIM_EGR_CC3G);
<a name="l03739"></a>03739 }
<a name="l03740"></a>03740 <span class="comment"></span>
<a name="l03741"></a>03741 <span class="comment">/**</span>
<a name="l03742"></a>03742 <span class="comment">  * @brief  Generate Capture/Compare 4 event.</span>
<a name="l03743"></a>03743 <span class="comment">  * @rmtoll EGR          CC4G          LL_TIM_GenerateEvent_CC4</span>
<a name="l03744"></a>03744 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03745"></a>03745 <span class="comment">  * @retval None</span>
<a name="l03746"></a>03746 <span class="comment">  */</span>
<a name="l03747"></a><a class="code" href="group__TIM__LL__EF__EVENT__Management.html#ga4ee06a9f491e0f0983e760ef32d2f863">03747</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__EVENT__Management.html#ga4ee06a9f491e0f0983e760ef32d2f863" title="Generate Capture/Compare 4 event.">LL_TIM_GenerateEvent_CC4</a>(TIM_TypeDef *TIMx)
<a name="l03748"></a>03748 {
<a name="l03749"></a>03749   SET_BIT(TIMx-&gt;EGR, TIM_EGR_CC4G);
<a name="l03750"></a>03750 }
<a name="l03751"></a>03751 <span class="comment"></span>
<a name="l03752"></a>03752 <span class="comment">/**</span>
<a name="l03753"></a>03753 <span class="comment">  * @brief  Generate commutation event.</span>
<a name="l03754"></a>03754 <span class="comment">  * @rmtoll EGR          COMG          LL_TIM_GenerateEvent_COM</span>
<a name="l03755"></a>03755 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03756"></a>03756 <span class="comment">  * @retval None</span>
<a name="l03757"></a>03757 <span class="comment">  */</span>
<a name="l03758"></a><a class="code" href="group__TIM__LL__EF__EVENT__Management.html#ga224036b66a3a7f9bb20c73498cc0cebf">03758</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__EVENT__Management.html#ga224036b66a3a7f9bb20c73498cc0cebf" title="Generate commutation event.">LL_TIM_GenerateEvent_COM</a>(TIM_TypeDef *TIMx)
<a name="l03759"></a>03759 {
<a name="l03760"></a>03760   SET_BIT(TIMx-&gt;EGR, TIM_EGR_COMG);
<a name="l03761"></a>03761 }
<a name="l03762"></a>03762 <span class="comment"></span>
<a name="l03763"></a>03763 <span class="comment">/**</span>
<a name="l03764"></a>03764 <span class="comment">  * @brief  Generate trigger event.</span>
<a name="l03765"></a>03765 <span class="comment">  * @rmtoll EGR          TG            LL_TIM_GenerateEvent_TRIG</span>
<a name="l03766"></a>03766 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03767"></a>03767 <span class="comment">  * @retval None</span>
<a name="l03768"></a>03768 <span class="comment">  */</span>
<a name="l03769"></a><a class="code" href="group__TIM__LL__EF__EVENT__Management.html#gad8eaad4b9d0244f5ea99002fa303dbb2">03769</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__EVENT__Management.html#gad8eaad4b9d0244f5ea99002fa303dbb2" title="Generate trigger event.">LL_TIM_GenerateEvent_TRIG</a>(TIM_TypeDef *TIMx)
<a name="l03770"></a>03770 {
<a name="l03771"></a>03771   SET_BIT(TIMx-&gt;EGR, TIM_EGR_TG);
<a name="l03772"></a>03772 }
<a name="l03773"></a>03773 <span class="comment"></span>
<a name="l03774"></a>03774 <span class="comment">/**</span>
<a name="l03775"></a>03775 <span class="comment">  * @brief  Generate break event.</span>
<a name="l03776"></a>03776 <span class="comment">  * @rmtoll EGR          BG            LL_TIM_GenerateEvent_BRK</span>
<a name="l03777"></a>03777 <span class="comment">  * @param  TIMx Timer instance</span>
<a name="l03778"></a>03778 <span class="comment">  * @retval None</span>
<a name="l03779"></a>03779 <span class="comment">  */</span>
<a name="l03780"></a><a class="code" href="group__TIM__LL__EF__EVENT__Management.html#ga19b7282badf344389f585f31d3d1d8d7">03780</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__EVENT__Management.html#ga19b7282badf344389f585f31d3d1d8d7" title="Generate break event.">LL_TIM_GenerateEvent_BRK</a>(TIM_TypeDef *TIMx)
<a name="l03781"></a>03781 {
<a name="l03782"></a>03782   SET_BIT(TIMx-&gt;EGR, TIM_EGR_BG);
<a name="l03783"></a>03783 }
<a name="l03784"></a>03784 <span class="comment"></span>
<a name="l03785"></a>03785 <span class="comment">/**</span>
<a name="l03786"></a>03786 <span class="comment">  * @}</span>
<a name="l03787"></a>03787 <span class="comment">  */</span>
<a name="l03788"></a>03788 
<a name="l03789"></a>03789 <span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span>
<a name="l03790"></a>03790 <span class="preprocessor"></span><span class="comment">/** @defgroup TIM_LL_EF_Init Initialisation and deinitialisation functions</span>
<a name="l03791"></a>03791 <span class="comment">  * @{</span>
<a name="l03792"></a>03792 <span class="comment">  */</span>
<a name="l03793"></a>03793 
<a name="l03794"></a>03794 ErrorStatus <a class="code" href="group__TIM__LL__EF__Init.html#ga30baf8583d8b9bf9b33c798af312605a" title="Set TIMx registers to their reset values.">LL_TIM_DeInit</a>(TIM_TypeDef *TIMx);
<a name="l03795"></a>03795 <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Init.html#gac5a14068aec0742395d3876a3e91af20" title="Set the fields of the time base unit configuration data structure to their default values...">LL_TIM_StructInit</a>(<a class="code" href="structLL__TIM__InitTypeDef.html" title="TIM Time Base configuration structure definition.">LL_TIM_InitTypeDef</a> *TIM_InitStruct);
<a name="l03796"></a>03796 ErrorStatus <a class="code" href="group__TIM__LL__EF__Init.html#ga739d7d69f6b56ae38ecf88e5eddd67b2" title="Configure the TIMx time base unit.">LL_TIM_Init</a>(TIM_TypeDef *TIMx, <a class="code" href="structLL__TIM__InitTypeDef.html" title="TIM Time Base configuration structure definition.">LL_TIM_InitTypeDef</a> *TIM_InitStruct);
<a name="l03797"></a>03797 <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Init.html#gab10252c07544c774b31249fb96d3344e" title="Set the fields of the TIMx output channel configuration data structure to their default values...">LL_TIM_OC_StructInit</a>(<a class="code" href="structLL__TIM__OC__InitTypeDef.html" title="TIM Output Compare configuration structure definition.">LL_TIM_OC_InitTypeDef</a> *TIM_OC_InitStruct);
<a name="l03798"></a>03798 ErrorStatus <a class="code" href="group__TIM__LL__EF__Init.html#ga3334de80c50af38696a15fd3cbdef3c0" title="Configure the TIMx output channel.">LL_TIM_OC_Init</a>(TIM_TypeDef *TIMx, uint32_t Channel, <a class="code" href="structLL__TIM__OC__InitTypeDef.html" title="TIM Output Compare configuration structure definition.">LL_TIM_OC_InitTypeDef</a> *TIM_OC_InitStruct);
<a name="l03799"></a>03799 <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Init.html#ga1eb5e7964ab9bce9c1fd9a05478dd869" title="Set the fields of the TIMx input channel configuration data structure to their default values...">LL_TIM_IC_StructInit</a>(<a class="code" href="structLL__TIM__IC__InitTypeDef.html" title="TIM Input Capture configuration structure definition.">LL_TIM_IC_InitTypeDef</a> *TIM_ICInitStruct);
<a name="l03800"></a>03800 ErrorStatus <a class="code" href="group__TIM__LL__EF__Init.html#ga4a85881d959274c056474ce4123da816" title="Configure the TIMx input channel.">LL_TIM_IC_Init</a>(TIM_TypeDef *TIMx, uint32_t Channel, <a class="code" href="structLL__TIM__IC__InitTypeDef.html" title="TIM Input Capture configuration structure definition.">LL_TIM_IC_InitTypeDef</a> *TIM_IC_InitStruct);
<a name="l03801"></a>03801 <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Init.html#ga7d1b6043a0625d8ae4f0e2a95f8473e2" title="Fills each TIM_EncoderInitStruct field with its default value.">LL_TIM_ENCODER_StructInit</a>(<a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html" title="TIM Encoder interface configuration structure definition.">LL_TIM_ENCODER_InitTypeDef</a> *TIM_EncoderInitStruct);
<a name="l03802"></a>03802 ErrorStatus <a class="code" href="group__TIM__LL__EF__Init.html#ga3228da48b7222539063a7f585e759bfb" title="Configure the encoder interface of the timer instance.">LL_TIM_ENCODER_Init</a>(TIM_TypeDef *TIMx, <a class="code" href="structLL__TIM__ENCODER__InitTypeDef.html" title="TIM Encoder interface configuration structure definition.">LL_TIM_ENCODER_InitTypeDef</a> *TIM_EncoderInitStruct);
<a name="l03803"></a>03803 <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Init.html#ga4df132dbd6fb4e36a4078d57d0148b39" title="Set the fields of the TIMx Hall sensor interface configuration data structure to their default values...">LL_TIM_HALLSENSOR_StructInit</a>(<a class="code" href="structLL__TIM__HALLSENSOR__InitTypeDef.html" title="TIM Hall sensor interface configuration structure definition.">LL_TIM_HALLSENSOR_InitTypeDef</a> *TIM_HallSensorInitStruct);
<a name="l03804"></a>03804 ErrorStatus <a class="code" href="group__TIM__LL__EF__Init.html#gade46ac027e3234ebf16cc4f33d81436c" title="Configure the Hall sensor interface of the timer instance.">LL_TIM_HALLSENSOR_Init</a>(TIM_TypeDef *TIMx, <a class="code" href="structLL__TIM__HALLSENSOR__InitTypeDef.html" title="TIM Hall sensor interface configuration structure definition.">LL_TIM_HALLSENSOR_InitTypeDef</a> *TIM_HallSensorInitStruct);
<a name="l03805"></a>03805 <span class="keywordtype">void</span> <a class="code" href="group__TIM__LL__EF__Init.html#ga78f9f73b6fbeeced33d7dba5d24316d0" title="Set the fields of the Break and Dead Time configuration data structure to their default values...">LL_TIM_BDTR_StructInit</a>(<a class="code" href="structLL__TIM__BDTR__InitTypeDef.html" title="BDTR (Break and Dead Time) structure definition.">LL_TIM_BDTR_InitTypeDef</a> *TIM_BDTRInitStruct);
<a name="l03806"></a>03806 ErrorStatus <a class="code" href="group__TIM__LL__EF__Init.html#ga347dbb2c16b82ef70dd9c48497e2b298" title="Configure the Break and Dead Time feature of the timer instance.">LL_TIM_BDTR_Init</a>(TIM_TypeDef *TIMx, <a class="code" href="structLL__TIM__BDTR__InitTypeDef.html" title="BDTR (Break and Dead Time) structure definition.">LL_TIM_BDTR_InitTypeDef</a> *TIM_BDTRInitStruct);<span class="comment"></span>
<a name="l03807"></a>03807 <span class="comment">/**</span>
<a name="l03808"></a>03808 <span class="comment">  * @}</span>
<a name="l03809"></a>03809 <span class="comment">  */</span>
<a name="l03810"></a>03810 <span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span>
<a name="l03811"></a>03811 <span class="comment"></span>
<a name="l03812"></a>03812 <span class="comment">/**</span>
<a name="l03813"></a>03813 <span class="comment">  * @}</span>
<a name="l03814"></a>03814 <span class="comment">  */</span>
<a name="l03815"></a>03815 <span class="comment"></span>
<a name="l03816"></a>03816 <span class="comment">/**</span>
<a name="l03817"></a>03817 <span class="comment">  * @}</span>
<a name="l03818"></a>03818 <span class="comment">  */</span>
<a name="l03819"></a>03819 
<a name="l03820"></a>03820 <span class="preprocessor">#endif </span><span class="comment">/* TIM1 || TIM2 || TIM3 || TIM4 || TIM5 || TIM6 || TIM7 || TIM8 || TIM9 || TIM10 || TIM11 || TIM12 || TIM13 || TIM14  || TIM15 || TIM16 || TIM17 */</span>
<a name="l03821"></a>03821 <span class="comment"></span>
<a name="l03822"></a>03822 <span class="comment">/**</span>
<a name="l03823"></a>03823 <span class="comment">  * @}</span>
<a name="l03824"></a>03824 <span class="comment">  */</span>
<a name="l03825"></a>03825 
<a name="l03826"></a>03826 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l03827"></a>03827 <span class="preprocessor"></span>}
<a name="l03828"></a>03828 <span class="preprocessor">#endif</span>
<a name="l03829"></a>03829 <span class="preprocessor"></span>
<a name="l03830"></a>03830 <span class="preprocessor">#endif </span><span class="comment">/* __STM32F1xx_LL_TIM_H */</span>
<a name="l03831"></a>03831 <span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:53:42 for STM32F100xE HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
