###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Fri May 21 23:43:37 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.278
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.145
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T4[6] v |                            | 0.028 |       |   0.145 |   -0.142 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.028 | 0.001 |   0.146 |   -0.141 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 | I2_6 v -> ZN_6 ^    | nem_ohmux_invd2_4i_8b      | 0.038 | 0.032 |   0.178 |   -0.109 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.038 | 0.000 |   0.178 |   -0.109 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd2_2i_8b      | 0.165 | 0.090 |   0.268 |   -0.019 | 
     | sb_wide                          | out_0_4[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.278 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.166 | 0.009 |   0.278 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.279
  Slack Time                    0.289
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.143
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S3_T4[15] v |                            | 0.024 |       |   0.143 |   -0.146 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.024 | 0.001 |   0.144 |   -0.144 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 | I2_7 v -> ZN_7 ^     | nem_ohmux_invd2_4i_8b      | 0.044 | 0.033 |   0.178 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.044 | 0.000 |   0.178 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd2_2i_8b      | 0.164 | 0.093 |   0.270 |   -0.019 | 
     | sb_wide                           | out_0_4[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.279 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.165 | 0.009 |   0.279 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.280
  Slack Time                    0.290
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.145
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T4[1] v |                            | 0.027 |       |   0.145 |   -0.145 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.027 | 0.003 |   0.147 |   -0.142 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd2_4i_8b      | 0.041 | 0.032 |   0.179 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.041 | 0.000 |   0.179 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd2_2i_8b      | 0.166 | 0.091 |   0.271 |   -0.019 | 
     | sb_wide                          | out_0_4[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.280 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.167 | 0.009 |   0.280 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.282
  Slack Time                    0.292
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.149
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[2] v |                            | 0.037 |       |   0.149 |   -0.144 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.038 | 0.002 |   0.151 |   -0.142 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_2 v -> ZN_2 ^    | nem_ohmux_invd2_4i_8b      | 0.038 | 0.035 |   0.186 |   -0.107 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.038 | 0.000 |   0.186 |   -0.107 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd2_2i_8b      | 0.141 | 0.094 |   0.279 |   -0.013 | 
     | sb_wide                          | out_3_0[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.282 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.141 | 0.003 |   0.282 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.284
  Slack Time                    0.294
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T4[3] v |                            | 0.028 |       |   0.146 |   -0.148 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.028 | 0.001 |   0.147 |   -0.147 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 | I2_3 v -> ZN_3 ^    | nem_ohmux_invd2_4i_8b      | 0.037 | 0.032 |   0.179 |   -0.115 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.037 | 0.000 |   0.179 |   -0.115 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd2_2i_8b      | 0.162 | 0.096 |   0.276 |   -0.018 | 
     | sb_wide                          | out_0_4[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.284 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.163 | 0.008 |   0.284 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.285
  Slack Time                    0.294
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[0] v |                            | 0.035 |       |   0.148 |   -0.146 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.036 | 0.003 |   0.152 |   -0.143 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_0 v -> ZN_0 ^    | nem_ohmux_invd2_4i_8b      | 0.040 | 0.035 |   0.186 |   -0.108 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.040 | 0.000 |   0.186 |   -0.108 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd2_2i_8b      | 0.141 | 0.095 |   0.281 |   -0.013 | 
     | sb_wide                          | out_3_0[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.285 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.142 | 0.003 |   0.285 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.285
  Slack Time                    0.295
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[5] v |                            | 0.035 |       |   0.148 |   -0.148 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.036 | 0.003 |   0.151 |   -0.144 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_5 v -> ZN_5 ^    | nem_ohmux_invd2_4i_8b      | 0.041 | 0.036 |   0.187 |   -0.108 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.041 | 0.000 |   0.187 |   -0.108 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd2_2i_8b      | 0.137 | 0.095 |   0.283 |   -0.013 | 
     | sb_wide                          | out_3_0[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.285 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.137 | 0.003 |   0.285 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.285
  Slack Time                    0.295
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T0[13] v |                            | 0.037 |       |   0.148 |   -0.147 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.039 | 0.003 |   0.152 |   -0.144 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_5 v -> ZN_5 ^     | nem_ohmux_invd2_4i_8b      | 0.039 | 0.036 |   0.188 |   -0.108 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.039 | 0.000 |   0.188 |   -0.108 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd2_2i_8b      | 0.141 | 0.094 |   0.282 |   -0.014 | 
     | sb_wide                           | out_3_0[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.285 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.142 | 0.004 |   0.285 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.286
  Slack Time                    0.296
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.149
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T0[9] v |                            | 0.037 |       |   0.149 |   -0.147 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                     | nem_ohmux_invd2_4i_8b      | 0.039 | 0.003 |   0.151 |   -0.144 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd2_4i_8b      | 0.040 | 0.036 |   0.188 |   -0.108 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                     | nem_ohmux_invd2_2i_8b      | 0.040 | 0.000 |   0.188 |   -0.108 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd2_2i_8b      | 0.141 | 0.094 |   0.282 |   -0.013 | 
     | sb_wide                           | out_3_0[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.286 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.141 | 0.003 |   0.286 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.286
  Slack Time                    0.296
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[1] v |                            | 0.036 |       |   0.148 |   -0.148 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.038 | 0.004 |   0.152 |   -0.144 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd2_4i_8b      | 0.041 | 0.035 |   0.188 |   -0.108 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.041 | 0.000 |   0.188 |   -0.108 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd2_2i_8b      | 0.142 | 0.095 |   0.283 |   -0.013 | 
     | sb_wide                          | out_3_0[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.286 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.142 | 0.003 |   0.286 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.286
  Slack Time                    0.296
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.149
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T0[12] v |                            | 0.037 |       |   0.149 |   -0.147 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.039 | 0.002 |   0.151 |   -0.145 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_4 v -> ZN_4 ^     | nem_ohmux_invd2_4i_8b      | 0.041 | 0.036 |   0.187 |   -0.109 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.041 | 0.000 |   0.187 |   -0.109 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd2_2i_8b      | 0.138 | 0.096 |   0.283 |   -0.013 | 
     | sb_wide                           | out_3_0[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.286 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.138 | 0.003 |   0.286 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.287
  Slack Time                    0.296
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.143
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S3_T4[11] v |                            | 0.024 |       |   0.143 |   -0.154 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.024 | 0.003 |   0.146 |   -0.151 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 | I2_3 v -> ZN_3 ^     | nem_ohmux_invd2_4i_8b      | 0.047 | 0.035 |   0.180 |   -0.116 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.047 | 0.000 |   0.180 |   -0.116 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15 | I0_3 ^ -> ZN_3 v     | nem_ohmux_invd2_2i_8b      | 0.166 | 0.098 |   0.278 |   -0.019 | 
     | sb_wide                           | out_0_4[11] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.287 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.166 | 0.009 |   0.287 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.287
  Slack Time                    0.296
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T0[6] v |                            | 0.031 |       |   0.147 |   -0.150 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.031 | 0.002 |   0.149 |   -0.148 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 | I2_6 v -> ZN_6 ^    | nem_ohmux_invd2_4i_8b      | 0.042 | 0.036 |   0.184 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.042 | 0.000 |   0.184 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd2_2i_8b      | 0.159 | 0.094 |   0.279 |   -0.018 | 
     | sb_wide                          | out_0_0[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.287 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.159 | 0.008 |   0.287 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.287
  Slack Time                    0.297
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T0[7] v |                            | 0.038 |       |   0.151 |   -0.146 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.038 | 0.001 |   0.152 |   -0.144 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I2_7 v -> ZN_7 ^    | nem_ohmux_invd2_4i_8b      | 0.041 | 0.037 |   0.189 |   -0.107 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.041 | 0.000 |   0.189 |   -0.107 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_7 ^ -> ZN_7 v    | nem_ohmux_invd2_2i_8b      | 0.140 | 0.094 |   0.283 |   -0.013 | 
     | sb_wide                          | out_3_0[7] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.287 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.140 | 0.003 |   0.287 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.287
  Slack Time                    0.297
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S2_T0[15] v |                            | 0.038 |       |   0.150 |   -0.146 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.038 | 0.002 |   0.153 |   -0.144 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I2_7 v -> ZN_7 ^     | nem_ohmux_invd2_4i_8b      | 0.040 | 0.036 |   0.189 |   -0.107 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.040 | 0.000 |   0.189 |   -0.107 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd2_2i_8b      | 0.141 | 0.094 |   0.283 |   -0.013 | 
     | sb_wide                           | out_3_0[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.287 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.141 | 0.003 |   0.287 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.287
  Slack Time                    0.297
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T4[2] v |                            | 0.028 |       |   0.146 |   -0.150 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.029 | 0.001 |   0.148 |   -0.149 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 | I2_2 v -> ZN_2 ^    | nem_ohmux_invd2_4i_8b      | 0.042 | 0.035 |   0.183 |   -0.114 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.042 | 0.000 |   0.183 |   -0.114 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd2_2i_8b      | 0.166 | 0.095 |   0.277 |   -0.019 | 
     | sb_wide                          | out_0_4[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.287 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.167 | 0.009 |   0.287 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.287
  Slack Time                    0.297
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[3] v |                            | 0.036 |       |   0.148 |   -0.148 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.037 | 0.001 |   0.150 |   -0.147 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_3 v -> ZN_3 ^    | nem_ohmux_invd2_4i_8b      | 0.043 | 0.038 |   0.187 |   -0.110 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.043 | 0.000 |   0.187 |   -0.110 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd2_2i_8b      | 0.138 | 0.097 |   0.284 |   -0.013 | 
     | sb_wide                          | out_3_0[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.287 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.138 | 0.003 |   0.287 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.287
  Slack Time                    0.297
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S3_T0[15] v |                            | 0.030 |       |   0.147 |   -0.151 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.030 | 0.001 |   0.148 |   -0.149 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 | I2_7 v -> ZN_7 ^     | nem_ohmux_invd2_4i_8b      | 0.047 | 0.036 |   0.184 |   -0.113 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.047 | 0.000 |   0.184 |   -0.113 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd2_2i_8b      | 0.164 | 0.094 |   0.278 |   -0.019 | 
     | sb_wide                           | out_0_0[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.287 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.166 | 0.009 |   0.287 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.288
  Slack Time                    0.298
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T0[5] v |                            | 0.030 |       |   0.146 |   -0.152 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.030 | 0.003 |   0.149 |   -0.149 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 | I2_5 v -> ZN_5 ^    | nem_ohmux_invd2_4i_8b      | 0.045 | 0.037 |   0.186 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.045 | 0.000 |   0.186 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd2_2i_8b      | 0.158 | 0.094 |   0.280 |   -0.018 | 
     | sb_wide                          | out_0_0[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.288 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.159 | 0.008 |   0.288 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.288
  Slack Time                    0.298
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T4[7] v |                            | 0.029 |        |   0.147 |   -0.151 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.030 | -0.000 |   0.147 |   -0.151 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 | I2_7 v -> ZN_7 ^    | nem_ohmux_invd2_4i_8b      | 0.040 |  0.032 |   0.179 |   -0.119 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.040 |  0.000 |   0.179 |   -0.119 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 | I0_7 ^ -> ZN_7 v    | nem_ohmux_invd2_2i_8b      | 0.166 |  0.100 |   0.279 |   -0.019 | 
     | sb_wide                          | out_0_4[7] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.288 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.167 |  0.009 |   0.288 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.288
  Slack Time                    0.298
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.144
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S3_T4[8] v |                            | 0.024 |       |   0.144 |   -0.155 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 |                     | nem_ohmux_invd2_4i_8b      | 0.025 | 0.000 |   0.144 |   -0.154 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 | I2_0 v -> ZN_0 ^    | nem_ohmux_invd2_4i_8b      | 0.046 | 0.036 |   0.180 |   -0.118 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15 |                     | nem_ohmux_invd2_2i_8b      | 0.046 | 0.000 |   0.180 |   -0.118 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd2_2i_8b      | 0.161 | 0.100 |   0.280 |   -0.018 | 
     | sb_wide                           | out_0_4[8] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.288 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.162 | 0.008 |   0.288 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.289
  Slack Time                    0.299
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.143
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S3_T4[14] v |                            | 0.025 |       |   0.143 |   -0.155 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.026 | 0.003 |   0.146 |   -0.152 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 | I2_6 v -> ZN_6 ^     | nem_ohmux_invd2_4i_8b      | 0.048 | 0.036 |   0.182 |   -0.117 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.048 | 0.000 |   0.182 |   -0.116 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15 | I0_6 ^ -> ZN_6 v     | nem_ohmux_invd2_2i_8b      | 0.169 | 0.097 |   0.279 |   -0.020 | 
     | sb_wide                           | out_0_4[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.289 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.170 | 0.010 |   0.289 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.289
  Slack Time                    0.299
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T1[5] v |                            | 0.033 |       |   0.148 |   -0.151 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.033 | 0.003 |   0.151 |   -0.148 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 | I2_5 v -> ZN_5 ^    | nem_ohmux_invd2_4i_8b      | 0.042 | 0.036 |   0.187 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.042 | 0.000 |   0.187 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd2_2i_8b      | 0.147 | 0.097 |   0.285 |   -0.014 | 
     | sb_wide                          | out_3_1[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.289 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.147 | 0.004 |   0.289 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.289
  Slack Time                    0.299
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[4] v |                            | 0.036 |       |   0.148 |   -0.151 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.037 | 0.003 |   0.152 |   -0.147 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_4 v -> ZN_4 ^    | nem_ohmux_invd2_4i_8b      | 0.043 | 0.038 |   0.190 |   -0.109 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.043 | 0.000 |   0.190 |   -0.109 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd2_2i_8b      | 0.138 | 0.097 |   0.286 |   -0.013 | 
     | sb_wide                          | out_3_0[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.289 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.138 | 0.003 |   0.289 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.290
  Slack Time                    0.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T2[6] v |                            | 0.035 |       |   0.148 |   -0.152 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.036 | 0.004 |   0.152 |   -0.148 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 | I2_6 v -> ZN_6 ^    | nem_ohmux_invd2_4i_8b      | 0.037 | 0.034 |   0.185 |   -0.114 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.037 | 0.000 |   0.185 |   -0.114 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd2_2i_8b      | 0.162 | 0.095 |   0.280 |   -0.019 | 
     | sb_wide                          | out_0_2[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.290 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.163 | 0.009 |   0.290 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.290
  Slack Time                    0.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T4[0] v |                            | 0.037 |       |   0.148 |   -0.152 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.038 | 0.005 |   0.153 |   -0.147 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 | I0_0 v -> ZN_0 ^    | nem_ohmux_invd2_4i_8b      | 0.039 | 0.036 |   0.189 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.039 | 0.000 |   0.189 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd2_2i_8b      | 0.147 | 0.097 |   0.286 |   -0.014 | 
     | sb_wide                          | out_3_4[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.290 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.147 | 0.004 |   0.290 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.290
  Slack Time                    0.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T1[4] v |                            | 0.033 |       |   0.148 |   -0.151 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.034 | 0.002 |   0.151 |   -0.149 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 | I2_4 v -> ZN_4 ^    | nem_ohmux_invd2_4i_8b      | 0.044 | 0.038 |   0.189 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.044 | 0.000 |   0.189 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd2_2i_8b      | 0.149 | 0.096 |   0.284 |   -0.015 | 
     | sb_wide                          | out_3_1[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.290 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.149 | 0.005 |   0.290 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.290
  Slack Time                    0.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T0[8] v |                            | 0.035 |       |   0.148 |   -0.152 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                     | nem_ohmux_invd2_4i_8b      | 0.036 | 0.005 |   0.153 |   -0.147 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_0 v -> ZN_0 ^    | nem_ohmux_invd2_4i_8b      | 0.043 | 0.037 |   0.190 |   -0.110 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                     | nem_ohmux_invd2_2i_8b      | 0.043 | 0.000 |   0.190 |   -0.110 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd2_2i_8b      | 0.138 | 0.097 |   0.287 |   -0.013 | 
     | sb_wide                           | out_3_0[8] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.290 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.138 | 0.003 |   0.290 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.290
  Slack Time                    0.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T1[6] v |                            | 0.034 |       |   0.148 |   -0.152 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.034 | 0.004 |   0.152 |   -0.148 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 | I2_6 v -> ZN_6 ^    | nem_ohmux_invd2_4i_8b      | 0.041 | 0.036 |   0.188 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.041 | 0.000 |   0.188 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd2_2i_8b      | 0.148 | 0.097 |   0.285 |   -0.015 | 
     | sb_wide                          | out_3_1[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.290 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.148 | 0.005 |   0.290 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.290
  Slack Time                    0.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T4[4] v |                            | 0.028 |       |   0.146 |   -0.155 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.028 | 0.002 |   0.148 |   -0.153 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 | I2_4 v -> ZN_4 ^    | nem_ohmux_invd2_4i_8b      | 0.043 | 0.033 |   0.181 |   -0.119 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.043 | 0.000 |   0.181 |   -0.119 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd2_2i_8b      | 0.167 | 0.100 |   0.281 |   -0.019 | 
     | sb_wide                          | out_0_4[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.290 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.168 | 0.009 |   0.290 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.290
  Slack Time                    0.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[6] v |                            | 0.035 |       |   0.148 |   -0.152 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.036 | 0.006 |   0.154 |   -0.146 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_6 v -> ZN_6 ^    | nem_ohmux_invd2_4i_8b      | 0.043 | 0.038 |   0.191 |   -0.109 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.043 | 0.000 |   0.191 |   -0.109 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd2_2i_8b      | 0.137 | 0.096 |   0.288 |   -0.012 | 
     | sb_wide                          | out_3_0[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.290 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.137 | 0.002 |   0.290 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.290
  Slack Time                    0.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T0[11] v |                            | 0.041 |       |   0.150 |   -0.151 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.042 | 0.004 |   0.154 |   -0.147 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_3 v -> ZN_3 ^     | nem_ohmux_invd2_4i_8b      | 0.042 | 0.038 |   0.192 |   -0.108 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.042 | 0.000 |   0.192 |   -0.108 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_3 ^ -> ZN_3 v     | nem_ohmux_invd2_2i_8b      | 0.140 | 0.095 |   0.287 |   -0.013 | 
     | sb_wide                           | out_3_0[11] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.290 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.141 | 0.003 |   0.290 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.291
  Slack Time                    0.301
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T1[2] v |                            | 0.036 |       |   0.150 |   -0.151 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.036 | 0.002 |   0.151 |   -0.149 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 | I2_2 v -> ZN_2 ^    | nem_ohmux_invd2_4i_8b      | 0.044 | 0.037 |   0.188 |   -0.113 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.044 | 0.000 |   0.188 |   -0.113 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd2_2i_8b      | 0.147 | 0.098 |   0.286 |   -0.014 | 
     | sb_wide                          | out_3_1[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.291 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.147 | 0.005 |   0.291 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.291
  Slack Time                    0.301
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T0[3] v |                            | 0.032 |       |   0.147 |   -0.154 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.033 | 0.003 |   0.150 |   -0.151 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 | I2_3 v -> ZN_3 ^    | nem_ohmux_invd2_4i_8b      | 0.045 | 0.038 |   0.188 |   -0.113 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.045 | 0.000 |   0.188 |   -0.113 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd2_2i_8b      | 0.158 | 0.095 |   0.283 |   -0.018 | 
     | sb_wide                          | out_0_0[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.291 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.159 | 0.008 |   0.291 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.291
  Slack Time                    0.301
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T1[7] v |                            | 0.035 |       |   0.150 |   -0.151 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.035 | 0.002 |   0.152 |   -0.150 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 | I2_7 v -> ZN_7 ^    | nem_ohmux_invd2_4i_8b      | 0.044 | 0.038 |   0.190 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.044 | 0.000 |   0.190 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 | I0_7 ^ -> ZN_7 v    | nem_ohmux_invd2_2i_8b      | 0.144 | 0.098 |   0.287 |   -0.014 | 
     | sb_wide                          | out_3_1[7] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.291 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.145 | 0.004 |   0.291 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.291
  Slack Time                    0.301
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T4[6] v |                            | 0.036 |       |   0.148 |   -0.153 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.037 | 0.004 |   0.152 |   -0.149 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 | I0_6 v -> ZN_6 ^    | nem_ohmux_invd2_4i_8b      | 0.042 | 0.037 |   0.190 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.042 | 0.000 |   0.190 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd2_2i_8b      | 0.147 | 0.098 |   0.287 |   -0.014 | 
     | sb_wide                          | out_3_4[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.291 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.147 | 0.004 |   0.291 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.291
  Slack Time                    0.301
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S3_T0[9] v |                            | 0.031 |       |   0.147 |   -0.154 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 |                     | nem_ohmux_invd2_4i_8b      | 0.031 | 0.003 |   0.150 |   -0.151 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd2_4i_8b      | 0.049 | 0.037 |   0.188 |   -0.114 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15 |                     | nem_ohmux_invd2_2i_8b      | 0.049 | 0.000 |   0.188 |   -0.114 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd2_2i_8b      | 0.162 | 0.095 |   0.282 |   -0.019 | 
     | sb_wide                           | out_0_0[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.291 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.163 | 0.009 |   0.291 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.292
  Slack Time                    0.302
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S2_T1[14] v |                            | 0.037 |       |   0.152 |   -0.150 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.037 | 0.000 |   0.152 |   -0.150 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15 | I2_6 v -> ZN_6 ^     | nem_ohmux_invd2_4i_8b      | 0.051 | 0.037 |   0.190 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.051 | 0.000 |   0.190 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15 | I0_6 ^ -> ZN_6 v     | nem_ohmux_invd2_2i_8b      | 0.141 | 0.099 |   0.289 |   -0.013 | 
     | sb_wide                           | out_3_1[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.292 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.142 | 0.003 |   0.292 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.292
  Slack Time                    0.302
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.149
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T4[1] v |                            | 0.038 |       |   0.149 |   -0.153 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.040 | 0.005 |   0.154 |   -0.148 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd2_4i_8b      | 0.041 | 0.036 |   0.190 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.041 | 0.000 |   0.190 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd2_2i_8b      | 0.148 | 0.097 |   0.287 |   -0.015 | 
     | sb_wide                          | out_3_4[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.292 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.148 | 0.005 |   0.292 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.292
  Slack Time                    0.302
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.149
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T1[3] v |                            | 0.034 |       |   0.149 |   -0.153 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.034 | 0.003 |   0.152 |   -0.150 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 | I2_3 v -> ZN_3 ^    | nem_ohmux_invd2_4i_8b      | 0.046 | 0.035 |   0.186 |   -0.116 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.046 | 0.000 |   0.186 |   -0.116 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd2_2i_8b      | 0.151 | 0.100 |   0.286 |   -0.016 | 
     | sb_wide                          | out_3_1[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.292 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.151 | 0.006 |   0.292 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.292
  Slack Time                    0.302
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S2_T1[15] v |                            | 0.036 |       |   0.151 |   -0.152 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.037 | 0.002 |   0.153 |   -0.150 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15 | I2_7 v -> ZN_7 ^     | nem_ohmux_invd2_4i_8b      | 0.047 | 0.038 |   0.191 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.047 | 0.000 |   0.191 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd2_2i_8b      | 0.139 | 0.099 |   0.290 |   -0.013 | 
     | sb_wide                           | out_3_1[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.292 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.139 | 0.003 |   0.292 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.292
  Slack Time                    0.302
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T4[15] v |                            | 0.034 |       |   0.147 |   -0.156 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.035 | 0.003 |   0.150 |   -0.152 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15 | I0_7 v -> ZN_7 ^     | nem_ohmux_invd2_4i_8b      | 0.046 | 0.037 |   0.188 |   -0.115 | 
     | sb_wide/sb_unq1_mux_gate_3_4_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.046 | 0.000 |   0.188 |   -0.115 | 
     | sb_wide/sb_unq1_mux_gate_3_4_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd2_2i_8b      | 0.149 | 0.099 |   0.287 |   -0.015 | 
     | sb_wide                           | out_3_4[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.292 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.149 | 0.005 |   0.292 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.292
  Slack Time                    0.302
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T0[7] v |                            | 0.032 |       |   0.148 |   -0.155 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.032 | 0.003 |   0.151 |   -0.152 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 | I2_7 v -> ZN_7 ^    | nem_ohmux_invd2_4i_8b      | 0.045 | 0.037 |   0.188 |   -0.114 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.045 | 0.000 |   0.188 |   -0.114 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 | I0_7 ^ -> ZN_7 v    | nem_ohmux_invd2_2i_8b      | 0.161 | 0.095 |   0.283 |   -0.019 | 
     | sb_wide                          | out_0_0[7] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.292 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.162 | 0.009 |   0.292 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.293
  Slack Time                    0.303
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.149
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T4[5] v |                            | 0.038 |       |   0.149 |   -0.154 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.040 | 0.004 |   0.152 |   -0.150 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 | I0_5 v -> ZN_5 ^    | nem_ohmux_invd2_4i_8b      | 0.042 | 0.038 |   0.191 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.042 | 0.000 |   0.191 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd2_2i_8b      | 0.147 | 0.098 |   0.289 |   -0.014 | 
     | sb_wide                          | out_3_4[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.293 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.147 | 0.004 |   0.293 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.293
  Slack Time                    0.303
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.144
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T1[5] v |                            | 0.026 |       |   0.144 |   -0.159 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.027 | 0.001 |   0.145 |   -0.158 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 | I2_5 v -> ZN_5 ^    | nem_ohmux_invd2_4i_8b      | 0.044 | 0.034 |   0.179 |   -0.124 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.044 | 0.000 |   0.179 |   -0.124 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd2_2i_8b      | 0.166 | 0.110 |   0.289 |   -0.014 | 
     | sb_wide                          | out_2_1[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.293 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.166 | 0.004 |   0.293 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.293
  Slack Time                    0.303
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T4[9] v |                            | 0.032 |       |   0.146 |   -0.157 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15 |                     | nem_ohmux_invd2_4i_8b      | 0.033 | 0.002 |   0.149 |   -0.154 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd2_4i_8b      | 0.048 | 0.039 |   0.188 |   -0.115 | 
     | sb_wide/sb_unq1_mux_gate_3_4_8_15 |                     | nem_ohmux_invd2_2i_8b      | 0.048 | 0.000 |   0.188 |   -0.115 | 
     | sb_wide/sb_unq1_mux_gate_3_4_8_15 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd2_2i_8b      | 0.148 | 0.101 |   0.289 |   -0.014 | 
     | sb_wide                           | out_3_4[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.293 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.148 | 0.004 |   0.293 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.293
  Slack Time                    0.303
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.149
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T0[14] v |                            | 0.039 |       |   0.149 |   -0.154 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.040 | 0.003 |   0.152 |   -0.151 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_6 v -> ZN_6 ^     | nem_ohmux_invd2_4i_8b      | 0.048 | 0.040 |   0.192 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.048 | 0.000 |   0.192 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_6 ^ -> ZN_6 v     | nem_ohmux_invd2_2i_8b      | 0.140 | 0.097 |   0.290 |   -0.013 | 
     | sb_wide                           | out_3_0[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.293 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.141 | 0.003 |   0.293 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.293
  Slack Time                    0.303
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.144
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T1[7] v |                            | 0.026 |       |   0.144 |   -0.160 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.027 | 0.002 |   0.146 |   -0.158 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 | I2_7 v -> ZN_7 ^    | nem_ohmux_invd2_4i_8b      | 0.043 | 0.035 |   0.180 |   -0.123 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.043 | 0.000 |   0.180 |   -0.123 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7 | I0_7 ^ -> ZN_7 v    | nem_ohmux_invd2_2i_8b      | 0.165 | 0.109 |   0.290 |   -0.014 | 
     | sb_wide                          | out_2_1[7] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.293 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.165 | 0.004 |   0.293 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.294
  Slack Time                    0.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T4[4] v |                            | 0.032 |       |   0.146 |   -0.158 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.034 | 0.005 |   0.151 |   -0.153 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 | I0_4 v -> ZN_4 ^    | nem_ohmux_invd2_4i_8b      | 0.048 | 0.039 |   0.189 |   -0.114 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.048 | 0.000 |   0.189 |   -0.114 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd2_2i_8b      | 0.147 | 0.100 |   0.289 |   -0.014 | 
     | sb_wide                          | out_3_4[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.294 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.147 | 0.004 |   0.294 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.294
  Slack Time                    0.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T0[10] v |                            | 0.037 |       |   0.148 |   -0.155 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.038 | 0.004 |   0.152 |   -0.151 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_2 v -> ZN_2 ^     | nem_ohmux_invd2_4i_8b      | 0.048 | 0.039 |   0.192 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.048 | 0.000 |   0.192 |   -0.112 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_2 ^ -> ZN_2 v     | nem_ohmux_invd2_2i_8b      | 0.139 | 0.099 |   0.291 |   -0.013 | 
     | sb_wide                           | out_3_0[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.294 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.139 | 0.003 |   0.294 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 

