<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GNU Radio&#39;s _FPGA Package: gr::limesdr_fpga::source_fpga Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GNU Radio&#39;s _FPGA Package
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classgr_1_1limesdr__fpga_1_1source__fpga.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="classgr_1_1limesdr__fpga_1_1source__fpga-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">gr::limesdr_fpga::source_fpga Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p>&lt;+description of block+&gt;  
 <a href="classgr_1_1limesdr__fpga_1_1source__fpga.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="source__fpga_8h_source.html">source_fpga.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for gr::limesdr_fpga::source_fpga:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classgr_1_1limesdr__fpga_1_1source__fpga.png" usemap="#gr::limesdr_5Ffpga::source_5Ffpga_map" alt=""/>
  <map id="gr::limesdr_5Ffpga::source_5Ffpga_map" name="gr::limesdr_5Ffpga::source_5Ffpga_map">
<area href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html" alt="gr::limesdr_fpga::source_fpga_impl" shape="rect" coords="0,112,208,136"/>
  </map>
</div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a4752027bfb1c22c4adfb95e5c86e4644"><td class="memItemLeft" align="right" valign="top">typedef std::shared_ptr&lt; <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html">source_fpga</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a4752027bfb1c22c4adfb95e5c86e4644">sptr</a></td></tr>
<tr class="separator:a4752027bfb1c22c4adfb95e5c86e4644"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a39dc6f2ea6033d5db4caa144d6887c5b"><td class="memItemLeft" align="right" valign="top">virtual double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a39dc6f2ea6033d5db4caa144d6887c5b">set_center_freq</a> (double freq, size_t chan=0)=0</td></tr>
<tr class="separator:a39dc6f2ea6033d5db4caa144d6887c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a954e4f2d5837e6374fe51677fa3773ec"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a954e4f2d5837e6374fe51677fa3773ec">set_antenna</a> (int antenna, int channel=0)=0</td></tr>
<tr class="separator:a954e4f2d5837e6374fe51677fa3773ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73783a5772a272532b42fd56746936e0"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a73783a5772a272532b42fd56746936e0">set_nco</a> (float nco_freq, int channel)=0</td></tr>
<tr class="separator:a73783a5772a272532b42fd56746936e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4829a8fe7714b21e47d8c179ec3b3dbc"><td class="memItemLeft" align="right" valign="top">virtual double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a4829a8fe7714b21e47d8c179ec3b3dbc">set_bandwidth</a> (double analog_bandw, int channel=0)=0</td></tr>
<tr class="separator:a4829a8fe7714b21e47d8c179ec3b3dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2863a9963490908fd21fe957aa418c8"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#af2863a9963490908fd21fe957aa418c8">set_digital_filter</a> (double digital_bandw, int channel)=0</td></tr>
<tr class="separator:af2863a9963490908fd21fe957aa418c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08e6ea837bd0fd9ee86bbcec239f3917"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a08e6ea837bd0fd9ee86bbcec239f3917">set_gain</a> (unsigned gain_dB, int channel=0)=0</td></tr>
<tr class="separator:a08e6ea837bd0fd9ee86bbcec239f3917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9fb902193176fa63fdcc767a757c7aa"><td class="memItemLeft" align="right" valign="top">virtual double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#ab9fb902193176fa63fdcc767a757c7aa">set_sample_rate</a> (double rate)=0</td></tr>
<tr class="separator:ab9fb902193176fa63fdcc767a757c7aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83cdef93e634783c06e37c9f345ab8b1"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a83cdef93e634783c06e37c9f345ab8b1">set_oversampling</a> (int oversample)=0</td></tr>
<tr class="separator:a83cdef93e634783c06e37c9f345ab8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5a1ad43011d7df0d112baa60c75a647"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#ac5a1ad43011d7df0d112baa60c75a647">calibrate</a> (double bandw, int channel=0)=0</td></tr>
<tr class="separator:ac5a1ad43011d7df0d112baa60c75a647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b45169f2a8124fc4cec21462ca5202a"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a6b45169f2a8124fc4cec21462ca5202a">set_buffer_size</a> (uint32_t size)=0</td></tr>
<tr class="separator:a6b45169f2a8124fc4cec21462ca5202a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59707e90ad6d6d76e34088fda8b8e610"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a59707e90ad6d6d76e34088fda8b8e610">set_tcxo_dac</a> (uint16_t dacVal=125)=0</td></tr>
<tr class="separator:a59707e90ad6d6d76e34088fda8b8e610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3166f1c8b32d650bfcbb9566dc6a436"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#aa3166f1c8b32d650bfcbb9566dc6a436">write_lms_reg</a> (uint32_t address, uint16_t val)=0</td></tr>
<tr class="separator:aa3166f1c8b32d650bfcbb9566dc6a436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c325c103b34546511166130e6aa846a"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a7c325c103b34546511166130e6aa846a">set_dspcfg_preamble</a> (uint16_t dspcfg_PASSTHROUGH_LEN=100u, uint8_t dspcfg_THRESHOLD=100u, int dspcfg_preamble_en=0)=0</td></tr>
<tr class="separator:a7c325c103b34546511166130e6aa846a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb63e8a2d22bf28cfc33ae904a34ea04"><td class="memItemLeft" align="right" valign="top">virtual uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#acb63e8a2d22bf28cfc33ae904a34ea04">get_dspcfg_long_sum</a> ()=0</td></tr>
<tr class="separator:acb63e8a2d22bf28cfc33ae904a34ea04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ead4024fdfd8ddee30db163bc6c0e2"><td class="memItemLeft" align="right" valign="top">virtual uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a01ead4024fdfd8ddee30db163bc6c0e2">get_dspcfg_short_sum</a> ()=0</td></tr>
<tr class="separator:a01ead4024fdfd8ddee30db163bc6c0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f8b5b4a1e712634eddff6c68a292f2c"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a4f8b5b4a1e712634eddff6c68a292f2c">set_gpio_dir</a> (uint8_t dir)=0</td></tr>
<tr class="separator:a4f8b5b4a1e712634eddff6c68a292f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c5f32d42cf3bd9b577d87b97678a7c2"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a7c5f32d42cf3bd9b577d87b97678a7c2">write_gpio</a> (uint8_t out)=0</td></tr>
<tr class="separator:a7c5f32d42cf3bd9b577d87b97678a7c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c0663572fe67f30ec0f480645147202"><td class="memItemLeft" align="right" valign="top">virtual uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a4c0663572fe67f30ec0f480645147202">read_gpio</a> ()=0</td></tr>
<tr class="separator:a4c0663572fe67f30ec0f480645147202"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a1a91b1e74c0ffcccf3b2b3e04b07b331"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a4752027bfb1c22c4adfb95e5c86e4644">sptr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a1a91b1e74c0ffcccf3b2b3e04b07b331">make</a> (std::string serial, int channel_mode, const std::string &amp;filename, bool align_ch_phase)</td></tr>
<tr class="memdesc:a1a91b1e74c0ffcccf3b2b3e04b07b331"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a shared_ptr to a new instance of <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html" title="&lt;+description of block+&gt;">limesdr_fpga::source_fpga</a>.  <a href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a1a91b1e74c0ffcccf3b2b3e04b07b331">More...</a><br /></td></tr>
<tr class="separator:a1a91b1e74c0ffcccf3b2b3e04b07b331"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>&lt;+description of block+&gt; </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a4752027bfb1c22c4adfb95e5c86e4644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4752027bfb1c22c4adfb95e5c86e4644">&#9670;&nbsp;</a></span>sptr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef std::shared_ptr&lt;<a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html">source_fpga</a>&gt; <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a4752027bfb1c22c4adfb95e5c86e4644">gr::limesdr_fpga::source_fpga::sptr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="ac5a1ad43011d7df0d112baa60c75a647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5a1ad43011d7df0d112baa60c75a647">&#9670;&nbsp;</a></span>calibrate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void gr::limesdr_fpga::source_fpga::calibrate </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>bandw</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Perform device calibration.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bandw</td><td>Set calibration bandwidth in Hz.</td></tr>
    <tr><td class="paramname">channel</td><td>Channel selection: A(LMS_CH_0),B(LMS_CH_1). </td></tr>
  </table>
  </dd>
</dl>

<p>Implemented in <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a6da10dc03dc885be4865f3c936e278f8">gr::limesdr_fpga::source_fpga_impl</a>.</p>

</div>
</div>
<a id="acb63e8a2d22bf28cfc33ae904a34ea04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb63e8a2d22bf28cfc33ae904a34ea04">&#9670;&nbsp;</a></span>get_dspcfg_long_sum()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual uint32_t gr::limesdr_fpga::source_fpga::get_dspcfg_long_sum </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a64d97dd4b6a475651d05bbc8d8eed999">gr::limesdr_fpga::source_fpga_impl</a>.</p>

</div>
</div>
<a id="a01ead4024fdfd8ddee30db163bc6c0e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01ead4024fdfd8ddee30db163bc6c0e2">&#9670;&nbsp;</a></span>get_dspcfg_short_sum()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual uint32_t gr::limesdr_fpga::source_fpga::get_dspcfg_short_sum </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a91346767b2f89b568ed6735688021d60">gr::limesdr_fpga::source_fpga_impl</a>.</p>

</div>
</div>
<a id="a1a91b1e74c0ffcccf3b2b3e04b07b331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a91b1e74c0ffcccf3b2b3e04b07b331">&#9670;&nbsp;</a></span>make()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a4752027bfb1c22c4adfb95e5c86e4644">sptr</a> gr::limesdr_fpga::source_fpga::make </td>
          <td>(</td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>serial</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel_mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>filename</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>align_ch_phase</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a shared_ptr to a new instance of <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html" title="&lt;+description of block+&gt;">limesdr_fpga::source_fpga</a>. </p>
<p>To avoid accidental use of raw pointers, <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html" title="&lt;+description of block+&gt;">limesdr_fpga::source_fpga</a>'s constructor is in a private implementation class. <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html#a1a91b1e74c0ffcccf3b2b3e04b07b331" title="Return a shared_ptr to a new instance of limesdr_fpga::source_fpga.">limesdr_fpga::source_fpga::make</a> is the public interface for creating new instances. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">serial</td><td>Device serial number. Cannot be left blank.</td></tr>
    <tr><td class="paramname">channel_mode</td><td>Channel and mode selection A(1), B(2), (A+B)MIMO(3).</td></tr>
    <tr><td class="paramname">filename</td><td>Path to file if file switch is turned on.</td></tr>
    <tr><td class="paramname">align_ch_phase</td><td>Perform MIMO phase alignment by calling AlignRxRF() as described in <a href="https://github.com/myriadrf/LMS7002M-docs/blob/master/LimeSDR-USB_channel_alignment_v01r00.pdf">https://github.com/myriadrf/LMS7002M-docs/blob/master/LimeSDR-USB_channel_alignment_v01r00.pdf</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>a new <a class="el" href="namespacegr_1_1limesdr__fpga.html">limesdr_fpga</a> <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html" title="&lt;+description of block+&gt;">source_fpga</a> block object </dd></dl>

</div>
</div>
<a id="a4c0663572fe67f30ec0f480645147202"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c0663572fe67f30ec0f480645147202">&#9670;&nbsp;</a></span>read_gpio()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual uint8_t gr::limesdr_fpga::source_fpga::read_gpio </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Read GPIO inputs</p>
<p>Read GPIO inputs by calling LMS_GPIORead()</p>
<dl class="section return"><dt>Returns</dt><dd>input level bitmap (eight bits, one for each pin) </dd></dl>

<p>Implemented in <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a8864ef53204a8135cae8d69cd0d54744">gr::limesdr_fpga::source_fpga_impl</a>.</p>

</div>
</div>
<a id="a954e4f2d5837e6374fe51677fa3773ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a954e4f2d5837e6374fe51677fa3773ec">&#9670;&nbsp;</a></span>set_antenna()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void gr::limesdr_fpga::source_fpga::set_antenna </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>antenna</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set which antenna is used</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">antenna</td><td>Antenna to set: None(0), LNAH(1), LNAL(2), LNAW(3), AUTO(255)</td></tr>
    <tr><td class="paramname">channel</td><td>Channel selection: A(LMS_CH_0),B(LMS_CH_1). </td></tr>
  </table>
  </dd>
</dl>

<p>Implemented in <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a0f080154a6dd5341039d8c9a08de4019">gr::limesdr_fpga::source_fpga_impl</a>.</p>

</div>
</div>
<a id="a4829a8fe7714b21e47d8c179ec3b3dbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4829a8fe7714b21e47d8c179ec3b3dbc">&#9670;&nbsp;</a></span>set_bandwidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual double gr::limesdr_fpga::source_fpga::set_bandwidth </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>analog_bandw</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set analog filters.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">analog_bandw</td><td>Channel filter bandwidth in Hz.</td></tr>
    <tr><td class="paramname">channel</td><td>Channel selection: A(LMS_CH_0),B(LMS_CH_1).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>actual filter bandwidth in Hz </dd></dl>

<p>Implemented in <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#ac86032da667b9ddb1cf1ae998b28575c">gr::limesdr_fpga::source_fpga_impl</a>.</p>

</div>
</div>
<a id="a6b45169f2a8124fc4cec21462ca5202a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b45169f2a8124fc4cec21462ca5202a">&#9670;&nbsp;</a></span>set_buffer_size()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void gr::limesdr_fpga::source_fpga::set_buffer_size </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set stream buffer size</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">size</td><td>FIFO buffer size in samples </td></tr>
  </table>
  </dd>
</dl>

<p>Implemented in <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a839ccdf9726e5af88b0825dc27cc6b66">gr::limesdr_fpga::source_fpga_impl</a>.</p>

</div>
</div>
<a id="a39dc6f2ea6033d5db4caa144d6887c5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39dc6f2ea6033d5db4caa144d6887c5b">&#9670;&nbsp;</a></span>set_center_freq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual double gr::limesdr_fpga::source_fpga::set_center_freq </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>freq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>chan</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set center frequency</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">freq</td><td>Frequency to set in Hz</td></tr>
    <tr><td class="paramname">chan</td><td>Channel (not used)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>actual center frequency in Hz </dd></dl>

<p>Implemented in <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#af4563cce48ad8e8143df51990ad5738e">gr::limesdr_fpga::source_fpga_impl</a>.</p>

</div>
</div>
<a id="af2863a9963490908fd21fe957aa418c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2863a9963490908fd21fe957aa418c8">&#9670;&nbsp;</a></span>set_digital_filter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void gr::limesdr_fpga::source_fpga::set_digital_filter </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>digital_bandw</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set digital filters (GFIR).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">digital_bandw</td><td>Channel filter bandwidth in Hz.</td></tr>
    <tr><td class="paramname">channel</td><td>Channel selection: A(LMS_CH_0),B(LMS_CH_1). </td></tr>
  </table>
  </dd>
</dl>

<p>Implemented in <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a51888d0c06b8d8c823979bd56b132bd8">gr::limesdr_fpga::source_fpga_impl</a>.</p>

</div>
</div>
<a id="a7c325c103b34546511166130e6aa846a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c325c103b34546511166130e6aa846a">&#9670;&nbsp;</a></span>set_dspcfg_preamble()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void gr::limesdr_fpga::source_fpga::set_dspcfg_preamble </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>dspcfg_PASSTHROUGH_LEN</em> = <code>100u</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>dspcfg_THRESHOLD</em> = <code>100u</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>dspcfg_preamble_en</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Enable the Preamble Detector in the datapath.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">device_number</td><td>Device number from the list of LMS_GetDeviceList. </td></tr>
    <tr><td class="paramname">dspcfg_preamble_en</td><td>Default value is 0 </td></tr>
    <tr><td class="paramname">dspcfg_PASSTHROUGH_LEN</td><td>Default value is 100 range is [1,1024] </td></tr>
    <tr><td class="paramname">dspcfg_THRESHOLD</td><td>Default value is 100 range is [1,65535] </td></tr>
  </table>
  </dd>
</dl>

<p>Implemented in <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a5918b5842d9e5c5d67aac8b3f55781e5">gr::limesdr_fpga::source_fpga_impl</a>.</p>

</div>
</div>
<a id="a08e6ea837bd0fd9ee86bbcec239f3917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08e6ea837bd0fd9ee86bbcec239f3917">&#9670;&nbsp;</a></span>set_gain()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual unsigned gr::limesdr_fpga::source_fpga::set_gain </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>gain_dB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set the combined gain value in dB</p>
<dl class="section note"><dt>Note</dt><dd>actual gain depends on LO frequency and analog LPF configuration and resulting output signal level may be different when those values are changed</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">gain_dB</td><td>Desired gain: [0,73] dB</td></tr>
    <tr><td class="paramname">channel</td><td>Channel selection: A(LMS_CH_0),B(LMS_CH_1).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>actual gain in dB </dd></dl>

<p>Implemented in <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a0a3c76a1d15539ebeabd88615947996b">gr::limesdr_fpga::source_fpga_impl</a>.</p>

</div>
</div>
<a id="a4f8b5b4a1e712634eddff6c68a292f2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f8b5b4a1e712634eddff6c68a292f2c">&#9670;&nbsp;</a></span>set_gpio_dir()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void gr::limesdr_fpga::source_fpga::set_gpio_dir </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>dir</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set GPIO direction</p>
<p>Set GPIO direction by calling LMS_GPIODirWrite()</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dir</td><td>Direction bitmap (eight bits, one for each pin, 1 = output, 0 = input) </td></tr>
  </table>
  </dd>
</dl>

<p>Implemented in <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a5d997e91186e5a7ceed76684e17fa201">gr::limesdr_fpga::source_fpga_impl</a>.</p>

</div>
</div>
<a id="a73783a5772a272532b42fd56746936e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73783a5772a272532b42fd56746936e0">&#9670;&nbsp;</a></span>set_nco()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void gr::limesdr_fpga::source_fpga::set_nco </td>
          <td>(</td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>nco_freq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set NCO (numerically controlled oscillator). By selecting NCO frequency configure NCO. When NCO frequency is 0, NCO is off.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">nco_freq</td><td>NCO frequency in Hz.</td></tr>
    <tr><td class="paramname">channel</td><td>Channel index. </td></tr>
  </table>
  </dd>
</dl>

<p>Implemented in <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#ab36104dc253995f64947252d9bfbd820">gr::limesdr_fpga::source_fpga_impl</a>.</p>

</div>
</div>
<a id="a83cdef93e634783c06e37c9f345ab8b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83cdef93e634783c06e37c9f345ab8b1">&#9670;&nbsp;</a></span>set_oversampling()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void gr::limesdr_fpga::source_fpga::set_oversampling </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>oversample</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set oversampling for both channels.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">oversample</td><td>Oversampling value (0 (default),1,2,4,8,16,32). </td></tr>
  </table>
  </dd>
</dl>

<p>Implemented in <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#ae5fa000603237f56310df7d87ebfb909">gr::limesdr_fpga::source_fpga_impl</a>.</p>

</div>
</div>
<a id="ab9fb902193176fa63fdcc767a757c7aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9fb902193176fa63fdcc767a757c7aa">&#9670;&nbsp;</a></span>set_sample_rate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual double gr::limesdr_fpga::source_fpga::set_sample_rate </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>rate</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set the same sample rate for both channels.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">rate</td><td>Sample rate in S/s.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>actual sample rate in S/s </dd></dl>

<p>Implemented in <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a3a4dd1878eb93d732bfe92426f673f71">gr::limesdr_fpga::source_fpga_impl</a>.</p>

</div>
</div>
<a id="a59707e90ad6d6d76e34088fda8b8e610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59707e90ad6d6d76e34088fda8b8e610">&#9670;&nbsp;</a></span>set_tcxo_dac()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void gr::limesdr_fpga::source_fpga::set_tcxo_dac </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>dacVal</em> = <code>125</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set TCXO DAC. </p><dl class="section note"><dt>Note</dt><dd>Care must be taken as this parameter is returned to default value only after power off. </dd>
<dd>
LimeSDR-Mini default value is 180 range is [0,255] LimeSDR-USB default value is 125 range is [0,255] LimeSDR-PCIe default value is 134 range is [0,255] LimeNET-Micro default value is 30714 range is [0,65535]</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dacVal</td><td>DAC value (0-65535) </td></tr>
  </table>
  </dd>
</dl>

<p>Implemented in <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#af2fc5366b520dc226eaf7f0298ebd0b7">gr::limesdr_fpga::source_fpga_impl</a>.</p>

</div>
</div>
<a id="a7c5f32d42cf3bd9b577d87b97678a7c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c5f32d42cf3bd9b577d87b97678a7c2">&#9670;&nbsp;</a></span>write_gpio()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void gr::limesdr_fpga::source_fpga::write_gpio </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>out</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Write GPIO outputs</p>
<p>Write GPIO outputs by calling LMS_GPIOWrite()</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">out</td><td>Level bitmap (eight bits, one for each pin) </td></tr>
  </table>
  </dd>
</dl>

<p>Implemented in <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a754f5942ff36299e2b963f463b65e5ed">gr::limesdr_fpga::source_fpga_impl</a>.</p>

</div>
</div>
<a id="aa3166f1c8b32d650bfcbb9566dc6a436"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3166f1c8b32d650bfcbb9566dc6a436">&#9670;&nbsp;</a></span>write_lms_reg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void gr::limesdr_fpga::source_fpga::write_lms_reg </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Write LMS register</p>
<p>Writes a parameter by calling LMS_WriteLMSReg()</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">address</td><td>Address </td></tr>
    <tr><td class="paramname">val</td><td>Value </td></tr>
  </table>
  </dd>
</dl>

<p>Implemented in <a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga__impl.html#a3661d5026ca2c68b6006451abbc00a42">gr::limesdr_fpga::source_fpga_impl</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="source__fpga_8h_source.html">source_fpga.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacegr.html">gr</a></li><li class="navelem"><a class="el" href="namespacegr_1_1limesdr__fpga.html">limesdr_fpga</a></li><li class="navelem"><a class="el" href="classgr_1_1limesdr__fpga_1_1source__fpga.html">source_fpga</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
