
*** Running vivado
    with args -log uart_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_test.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source uart_test.tcl -notrace
Command: synth_design -top uart_test -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32150
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2415.895 ; gain = 0.000 ; free physical = 478 ; free virtual = 4297
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_test' [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/sources_1/new/uart_test.v:2]
INFO: [Synth 8-6157] synthesizing module 'button' [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/sources_1/imports/new/button.v:4]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button' (1#1) [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/sources_1/imports/new/button.v:4]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/sources_1/new/Transmitter.v:3]
INFO: [Synth 8-6157] synthesizing module 'baudrate_generator' [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/sources_1/new/Transmitter.v:31]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_generator' (2#1) [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/sources_1/new/Transmitter.v:31]
INFO: [Synth 8-6157] synthesizing module 'Transmitter_Repeat' [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/sources_1/new/Transmitter.v:64]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATATX bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Transmitter_Repeat' (3#1) [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/sources_1/new/Transmitter.v:64]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/sources_1/new/Transmitter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_test' (5#1) [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/sources_1/new/uart_test.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2415.895 ; gain = 0.000 ; free physical = 378 ; free virtual = 4198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2415.895 ; gain = 0.000 ; free physical = 376 ; free virtual = 4195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2415.895 ; gain = 0.000 ; free physical = 376 ; free virtual = 4195
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.895 ; gain = 0.000 ; free physical = 369 ; free virtual = 4189
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2479.926 ; gain = 0.000 ; free physical = 962 ; free virtual = 4782
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2479.926 ; gain = 0.000 ; free physical = 962 ; free virtual = 4782
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2479.926 ; gain = 64.031 ; free physical = 1099 ; free virtual = 4919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2479.926 ; gain = 64.031 ; free physical = 1099 ; free virtual = 4919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2479.926 ; gain = 64.031 ; free physical = 1099 ; free virtual = 4919
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Transmitter_Repeat'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                  DATATX |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Transmitter_Repeat'
WARNING: [Synth 8-327] inferring latch for variable 'tx_dataTxDone_reg_reg' [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/sources_1/new/Transmitter.v:108]
WARNING: [Synth 8-327] inferring latch for variable 'index_reg' [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/sources_1/new/Transmitter.v:130]
WARNING: [Synth 8-327] inferring latch for variable 'r_data_reg' [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/sources_1/new/Transmitter.v:126]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2479.926 ; gain = 64.031 ; free physical = 1093 ; free virtual = 4913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   14 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 8     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_uart_TX/U_Transmitter_Repeat/tx_dataTxDone_reg_reg__0/Q' [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/sources_1/new/Transmitter.v:91]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/sources_1/new/Transmitter.v:91]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/sources_1/new/Transmitter.v:91]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_uart_TX/U_Transmitter_Repeat/index_reg[2]__0/Q' [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/sources_1/new/Transmitter.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/sources_1/new/Transmitter.v:92]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/sources_1/new/Transmitter.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_uart_TX/U_Transmitter_Repeat/index_reg[1]__0/Q' [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/sources_1/new/Transmitter.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/sources_1/new/Transmitter.v:92]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/sources_1/new/Transmitter.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_uart_TX/U_Transmitter_Repeat/index_reg[0]__0/Q' [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/sources_1/new/Transmitter.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/sources_1/new/Transmitter.v:92]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/yonn/vivado_project/20240516_UART/20240516_UART.srcs/sources_1/new/Transmitter.v:92]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2479.926 ; gain = 64.031 ; free physical = 1080 ; free virtual = 4903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2479.926 ; gain = 64.031 ; free physical = 958 ; free virtual = 4781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2479.926 ; gain = 64.031 ; free physical = 956 ; free virtual = 4779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2479.926 ; gain = 64.031 ; free physical = 955 ; free virtual = 4778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2479.926 ; gain = 64.031 ; free physical = 954 ; free virtual = 4777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2479.926 ; gain = 64.031 ; free physical = 954 ; free virtual = 4777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2479.926 ; gain = 64.031 ; free physical = 954 ; free virtual = 4777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2479.926 ; gain = 64.031 ; free physical = 954 ; free virtual = 4777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2479.926 ; gain = 64.031 ; free physical = 954 ; free virtual = 4777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2479.926 ; gain = 64.031 ; free physical = 954 ; free virtual = 4777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     2|
|4     |LUT2   |    14|
|5     |LUT3   |     2|
|6     |LUT4   |     2|
|7     |LUT6   |     4|
|8     |FDCE   |    18|
|9     |FDRE   |    10|
|10    |IBUF   |     3|
|11    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2479.926 ; gain = 64.031 ; free physical = 954 ; free virtual = 4777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2479.926 ; gain = 0.000 ; free physical = 1005 ; free virtual = 4829
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2479.926 ; gain = 64.031 ; free physical = 1005 ; free virtual = 4829
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2479.926 ; gain = 0.000 ; free physical = 1096 ; free virtual = 4919
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2479.926 ; gain = 0.000 ; free physical = 1041 ; free virtual = 4865
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 3 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2479.926 ; gain = 187.539 ; free physical = 1097 ; free virtual = 4920
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/yonn/vivado_project/20240516_UART/20240516_UART.runs/synth_1/uart_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_test_utilization_synth.rpt -pb uart_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 17 10:44:48 2024...
