static void F_1 ( int V_1 , int V_2 )\r\n{\r\nF_2 ( L_1 , V_3 , V_1 , V_2 ) ;\r\nif ( V_1 == 0 ) {\r\nF_3 ( F_4 ( 0 ) , V_2 ) ;\r\nF_3 ( F_4 ( 1 ) , V_2 ) ;\r\n}\r\n}\r\nstatic T_1 F_5 ( int V_4 , void * V_5 )\r\n{\r\nstruct V_6 * V_7 = V_5 ;\r\nif ( F_6 ( F_4 ( 10 ) ) == 0 ) {\r\nF_2 ( L_2 , V_3 ) ;\r\nF_7 ( V_7 , 3 ) ;\r\n} else {\r\nF_2 ( L_3 , V_3 ) ;\r\nF_7 ( V_7 , 0 ) ;\r\n}\r\nreturn V_8 ;\r\n}\r\nstatic void F_8 ( struct V_6 * V_7 , int V_9 )\r\n{\r\nint V_10 ;\r\nif ( F_9 () )\r\nreturn;\r\nif ( V_9 ) {\r\nV_10 = F_10 ( F_11 ( F_4 ( 10 ) ) ,\r\nF_5 , V_11 |\r\nV_12 | V_13 ,\r\nL_4 , V_7 ) ;\r\nif ( V_10 != 0 )\r\nF_12 ( L_5 , V_10 ) ;\r\n} else {\r\nF_13 ( F_11 ( F_4 ( 10 ) ) , V_7 ) ;\r\n}\r\n}\r\nstatic int F_14 ( struct V_14 * V_15 )\r\n{\r\nF_15 ( F_16 ( 15 ) , F_17 ( 2 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_2 F_18 ( void )\r\n{\r\nint V_10 ;\r\nV_10 = F_19 ( F_20 ( 3 ) , L_6 ) ;\r\nif ( V_10 < 0 )\r\nreturn V_10 ;\r\nF_21 ( F_20 ( 3 ) , 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_22 ( struct V_16 * V_17 , unsigned int V_18 )\r\n{\r\nF_21 ( F_20 ( 3 ) , V_18 ) ;\r\n}\r\nstatic void T_2 F_23 ( void )\r\n{\r\nT_3 V_19 ;\r\nV_19 = F_24 ( V_20 ) ;\r\nV_19 &= ~ V_21 ;\r\nV_19 |= V_22 ;\r\nF_25 ( V_19 , V_20 ) ;\r\nV_19 = F_24 ( V_23 ) ;\r\nV_19 &= ~ V_24 ;\r\nF_25 ( V_19 , V_23 ) ;\r\n}\r\nstatic void F_26 ( void )\r\n{\r\nF_21 ( F_27 ( 15 ) , 1 ) ;\r\n}\r\nstatic int T_2 F_28 ( void )\r\n{\r\nint V_10 ;\r\nV_10 = F_19 ( F_27 ( 15 ) , L_7 ) ;\r\nif ( V_10 < 0 ) {\r\nF_12 ( L_8 , V_3 ) ;\r\nreturn V_10 ;\r\n}\r\nF_21 ( F_27 ( 15 ) , 0 ) ;\r\nV_25 = F_26 ;\r\nreturn V_10 ;\r\n}\r\nstatic int T_2 F_29 ( void )\r\n{\r\nint V_10 ;\r\nV_10 = F_19 ( F_4 ( 0 ) , L_9 ) ;\r\nif ( V_10 < 0 ) {\r\nF_12 ( L_10 , V_3 ) ;\r\nreturn V_10 ;\r\n}\r\nV_10 = F_19 ( F_4 ( 1 ) , L_11 ) ;\r\nif ( V_10 < 0 ) {\r\nF_12 ( L_12 , V_3 ) ;\r\ngoto V_26;\r\n}\r\nif ( ! F_9 () ) {\r\nV_10 = F_19 ( F_4 ( 10 ) , L_4 ) ;\r\nif ( V_10 < 0 ) {\r\nF_12 ( L_13 , V_3 ) ;\r\ngoto V_27;\r\n}\r\n}\r\nF_21 ( F_4 ( 0 ) , 0 ) ;\r\nF_21 ( F_4 ( 1 ) , 0 ) ;\r\nif ( ! F_9 () )\r\nF_30 ( F_4 ( 10 ) ) ;\r\nV_28 . V_15 . V_29 = & V_30 ;\r\nreturn 0 ;\r\nV_27:\r\nF_31 ( F_4 ( 1 ) ) ;\r\nV_26:\r\nF_31 ( F_4 ( 0 ) ) ;\r\nreturn V_10 ;\r\n}\r\nstatic int T_2 F_32 ( void )\r\n{\r\nV_31 . V_32 = 12000000 ;\r\nreturn 0 ;\r\n}\r\nstatic int T_2 F_33 ( void )\r\n{\r\nint V_10 ;\r\nV_10 = F_19 ( F_27 ( 1 ) , L_14 ) ;\r\nif ( V_10 < 0 ) {\r\nF_12 ( L_15 , V_3 ) ;\r\nreturn V_10 ;\r\n}\r\nV_10 = F_19 ( F_27 ( 2 ) , L_16 ) ;\r\nif ( V_10 < 0 ) {\r\nF_12 ( L_17 , V_3 ) ;\r\nF_31 ( F_27 ( 1 ) ) ;\r\nreturn V_10 ;\r\n}\r\nF_21 ( F_27 ( 1 ) , 1 ) ;\r\nF_21 ( F_27 ( 2 ) , 0 ) ;\r\nF_34 ( 100 ) ;\r\nF_3 ( F_27 ( 2 ) , 1 ) ;\r\nF_30 ( F_27 ( 2 ) ) ;\r\nreturn 0 ;\r\n}\r\nvoid T_2 F_35 ( void )\r\n{\r\nF_36 ( V_33 , F_37 ( V_33 ) ) ;\r\nF_38 ( 12000000 ) ;\r\nF_39 ( V_34 , F_37 ( V_34 ) ) ;\r\nF_23 () ;\r\n}\r\nvoid T_2 F_40 ( void )\r\n{\r\nF_41 ( NULL ) ;\r\nF_42 ( & V_35 ) ;\r\nF_43 ( & V_36 ) ;\r\nF_44 ( & V_37 ) ;\r\nF_45 ( & V_37 ) ;\r\nF_46 ( & V_38 ) ;\r\nF_47 ( 0 , V_39 ,\r\nF_37 ( V_39 ) ) ;\r\nF_48 ( F_18 () ) ;\r\nF_48 ( F_28 () ) ;\r\nF_48 ( F_29 () ) ;\r\nF_48 ( F_32 () ) ;\r\nF_48 ( F_33 () ) ;\r\nF_49 ( V_40 , F_37 ( V_40 ) ) ;\r\n}
