
BMT_HIDROCAR_PROJE_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003fb8  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  08004078  08004078  00005078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000068  20000000  08004080  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000001e0  20000068  080040e8  00006068  2**2
                  ALLOC
  5 ._user_heap_stack 00000800  20000248  080040e8  00006248  2**0
                  ALLOC
  6 .ARM.attributes 00000028  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
  7 .comment      00000043  00000000  00000000  00006090  2**0
                  CONTENTS, READONLY
  8 .debug_info   00007ffb  00000000  00000000  000060d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_abbrev 00001613  00000000  00000000  0000e0ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_aranges 000006e0  00000000  00000000  0000f6e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_rnglists 0000053c  00000000  00000000  0000fdc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_macro  00013735  00000000  00000000  00010304  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line   0000976f  00000000  00000000  00023a39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    000765dd  00000000  00000000  0002d1a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_frame  0000236c  00000000  00000000  000a3788  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line_str 0000006d  00000000  00000000  000a5af4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <strlen>:
 80000c0:	2300      	movs	r3, #0
 80000c2:	5cc2      	ldrb	r2, [r0, r3]
 80000c4:	3301      	adds	r3, #1
 80000c6:	2a00      	cmp	r2, #0
 80000c8:	d1fb      	bne.n	80000c2 <strlen+0x2>
 80000ca:	1e58      	subs	r0, r3, #1
 80000cc:	4770      	bx	lr
	...

080000d0 <__gnu_thumb1_case_shi>:
 80000d0:	b403      	push	{r0, r1}
 80000d2:	4671      	mov	r1, lr
 80000d4:	0849      	lsrs	r1, r1, #1
 80000d6:	0040      	lsls	r0, r0, #1
 80000d8:	0049      	lsls	r1, r1, #1
 80000da:	5e09      	ldrsh	r1, [r1, r0]
 80000dc:	0049      	lsls	r1, r1, #1
 80000de:	448e      	add	lr, r1
 80000e0:	bc03      	pop	{r0, r1}
 80000e2:	4770      	bx	lr

080000e4 <__udivsi3>:
 80000e4:	2200      	movs	r2, #0
 80000e6:	0843      	lsrs	r3, r0, #1
 80000e8:	428b      	cmp	r3, r1
 80000ea:	d374      	bcc.n	80001d6 <__udivsi3+0xf2>
 80000ec:	0903      	lsrs	r3, r0, #4
 80000ee:	428b      	cmp	r3, r1
 80000f0:	d35f      	bcc.n	80001b2 <__udivsi3+0xce>
 80000f2:	0a03      	lsrs	r3, r0, #8
 80000f4:	428b      	cmp	r3, r1
 80000f6:	d344      	bcc.n	8000182 <__udivsi3+0x9e>
 80000f8:	0b03      	lsrs	r3, r0, #12
 80000fa:	428b      	cmp	r3, r1
 80000fc:	d328      	bcc.n	8000150 <__udivsi3+0x6c>
 80000fe:	0c03      	lsrs	r3, r0, #16
 8000100:	428b      	cmp	r3, r1
 8000102:	d30d      	bcc.n	8000120 <__udivsi3+0x3c>
 8000104:	22ff      	movs	r2, #255	@ 0xff
 8000106:	0209      	lsls	r1, r1, #8
 8000108:	ba12      	rev	r2, r2
 800010a:	0c03      	lsrs	r3, r0, #16
 800010c:	428b      	cmp	r3, r1
 800010e:	d302      	bcc.n	8000116 <__udivsi3+0x32>
 8000110:	1212      	asrs	r2, r2, #8
 8000112:	0209      	lsls	r1, r1, #8
 8000114:	d065      	beq.n	80001e2 <__udivsi3+0xfe>
 8000116:	0b03      	lsrs	r3, r0, #12
 8000118:	428b      	cmp	r3, r1
 800011a:	d319      	bcc.n	8000150 <__udivsi3+0x6c>
 800011c:	e000      	b.n	8000120 <__udivsi3+0x3c>
 800011e:	0a09      	lsrs	r1, r1, #8
 8000120:	0bc3      	lsrs	r3, r0, #15
 8000122:	428b      	cmp	r3, r1
 8000124:	d301      	bcc.n	800012a <__udivsi3+0x46>
 8000126:	03cb      	lsls	r3, r1, #15
 8000128:	1ac0      	subs	r0, r0, r3
 800012a:	4152      	adcs	r2, r2
 800012c:	0b83      	lsrs	r3, r0, #14
 800012e:	428b      	cmp	r3, r1
 8000130:	d301      	bcc.n	8000136 <__udivsi3+0x52>
 8000132:	038b      	lsls	r3, r1, #14
 8000134:	1ac0      	subs	r0, r0, r3
 8000136:	4152      	adcs	r2, r2
 8000138:	0b43      	lsrs	r3, r0, #13
 800013a:	428b      	cmp	r3, r1
 800013c:	d301      	bcc.n	8000142 <__udivsi3+0x5e>
 800013e:	034b      	lsls	r3, r1, #13
 8000140:	1ac0      	subs	r0, r0, r3
 8000142:	4152      	adcs	r2, r2
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x6a>
 800014a:	030b      	lsls	r3, r1, #12
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0ac3      	lsrs	r3, r0, #11
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x76>
 8000156:	02cb      	lsls	r3, r1, #11
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0a83      	lsrs	r3, r0, #10
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x82>
 8000162:	028b      	lsls	r3, r1, #10
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0a43      	lsrs	r3, r0, #9
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x8e>
 800016e:	024b      	lsls	r3, r1, #9
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0a03      	lsrs	r3, r0, #8
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x9a>
 800017a:	020b      	lsls	r3, r1, #8
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	d2cd      	bcs.n	800011e <__udivsi3+0x3a>
 8000182:	09c3      	lsrs	r3, r0, #7
 8000184:	428b      	cmp	r3, r1
 8000186:	d301      	bcc.n	800018c <__udivsi3+0xa8>
 8000188:	01cb      	lsls	r3, r1, #7
 800018a:	1ac0      	subs	r0, r0, r3
 800018c:	4152      	adcs	r2, r2
 800018e:	0983      	lsrs	r3, r0, #6
 8000190:	428b      	cmp	r3, r1
 8000192:	d301      	bcc.n	8000198 <__udivsi3+0xb4>
 8000194:	018b      	lsls	r3, r1, #6
 8000196:	1ac0      	subs	r0, r0, r3
 8000198:	4152      	adcs	r2, r2
 800019a:	0943      	lsrs	r3, r0, #5
 800019c:	428b      	cmp	r3, r1
 800019e:	d301      	bcc.n	80001a4 <__udivsi3+0xc0>
 80001a0:	014b      	lsls	r3, r1, #5
 80001a2:	1ac0      	subs	r0, r0, r3
 80001a4:	4152      	adcs	r2, r2
 80001a6:	0903      	lsrs	r3, r0, #4
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xcc>
 80001ac:	010b      	lsls	r3, r1, #4
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	08c3      	lsrs	r3, r0, #3
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xd8>
 80001b8:	00cb      	lsls	r3, r1, #3
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0883      	lsrs	r3, r0, #2
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xe4>
 80001c4:	008b      	lsls	r3, r1, #2
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0843      	lsrs	r3, r0, #1
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xf0>
 80001d0:	004b      	lsls	r3, r1, #1
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	1a41      	subs	r1, r0, r1
 80001d8:	d200      	bcs.n	80001dc <__udivsi3+0xf8>
 80001da:	4601      	mov	r1, r0
 80001dc:	4152      	adcs	r2, r2
 80001de:	4610      	mov	r0, r2
 80001e0:	4770      	bx	lr
 80001e2:	e7ff      	b.n	80001e4 <__udivsi3+0x100>
 80001e4:	b501      	push	{r0, lr}
 80001e6:	2000      	movs	r0, #0
 80001e8:	f000 f8f0 	bl	80003cc <__aeabi_idiv0>
 80001ec:	bd02      	pop	{r1, pc}
 80001ee:	46c0      	nop			@ (mov r8, r8)

080001f0 <__aeabi_uidivmod>:
 80001f0:	2900      	cmp	r1, #0
 80001f2:	d0f7      	beq.n	80001e4 <__udivsi3+0x100>
 80001f4:	e776      	b.n	80000e4 <__udivsi3>
 80001f6:	4770      	bx	lr

080001f8 <__divsi3>:
 80001f8:	4603      	mov	r3, r0
 80001fa:	430b      	orrs	r3, r1
 80001fc:	d47f      	bmi.n	80002fe <__divsi3+0x106>
 80001fe:	2200      	movs	r2, #0
 8000200:	0843      	lsrs	r3, r0, #1
 8000202:	428b      	cmp	r3, r1
 8000204:	d374      	bcc.n	80002f0 <__divsi3+0xf8>
 8000206:	0903      	lsrs	r3, r0, #4
 8000208:	428b      	cmp	r3, r1
 800020a:	d35f      	bcc.n	80002cc <__divsi3+0xd4>
 800020c:	0a03      	lsrs	r3, r0, #8
 800020e:	428b      	cmp	r3, r1
 8000210:	d344      	bcc.n	800029c <__divsi3+0xa4>
 8000212:	0b03      	lsrs	r3, r0, #12
 8000214:	428b      	cmp	r3, r1
 8000216:	d328      	bcc.n	800026a <__divsi3+0x72>
 8000218:	0c03      	lsrs	r3, r0, #16
 800021a:	428b      	cmp	r3, r1
 800021c:	d30d      	bcc.n	800023a <__divsi3+0x42>
 800021e:	22ff      	movs	r2, #255	@ 0xff
 8000220:	0209      	lsls	r1, r1, #8
 8000222:	ba12      	rev	r2, r2
 8000224:	0c03      	lsrs	r3, r0, #16
 8000226:	428b      	cmp	r3, r1
 8000228:	d302      	bcc.n	8000230 <__divsi3+0x38>
 800022a:	1212      	asrs	r2, r2, #8
 800022c:	0209      	lsls	r1, r1, #8
 800022e:	d065      	beq.n	80002fc <__divsi3+0x104>
 8000230:	0b03      	lsrs	r3, r0, #12
 8000232:	428b      	cmp	r3, r1
 8000234:	d319      	bcc.n	800026a <__divsi3+0x72>
 8000236:	e000      	b.n	800023a <__divsi3+0x42>
 8000238:	0a09      	lsrs	r1, r1, #8
 800023a:	0bc3      	lsrs	r3, r0, #15
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__divsi3+0x4c>
 8000240:	03cb      	lsls	r3, r1, #15
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	0b83      	lsrs	r3, r0, #14
 8000248:	428b      	cmp	r3, r1
 800024a:	d301      	bcc.n	8000250 <__divsi3+0x58>
 800024c:	038b      	lsls	r3, r1, #14
 800024e:	1ac0      	subs	r0, r0, r3
 8000250:	4152      	adcs	r2, r2
 8000252:	0b43      	lsrs	r3, r0, #13
 8000254:	428b      	cmp	r3, r1
 8000256:	d301      	bcc.n	800025c <__divsi3+0x64>
 8000258:	034b      	lsls	r3, r1, #13
 800025a:	1ac0      	subs	r0, r0, r3
 800025c:	4152      	adcs	r2, r2
 800025e:	0b03      	lsrs	r3, r0, #12
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x70>
 8000264:	030b      	lsls	r3, r1, #12
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0ac3      	lsrs	r3, r0, #11
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x7c>
 8000270:	02cb      	lsls	r3, r1, #11
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0a83      	lsrs	r3, r0, #10
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x88>
 800027c:	028b      	lsls	r3, r1, #10
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0a43      	lsrs	r3, r0, #9
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x94>
 8000288:	024b      	lsls	r3, r1, #9
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0a03      	lsrs	r3, r0, #8
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0xa0>
 8000294:	020b      	lsls	r3, r1, #8
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	d2cd      	bcs.n	8000238 <__divsi3+0x40>
 800029c:	09c3      	lsrs	r3, r0, #7
 800029e:	428b      	cmp	r3, r1
 80002a0:	d301      	bcc.n	80002a6 <__divsi3+0xae>
 80002a2:	01cb      	lsls	r3, r1, #7
 80002a4:	1ac0      	subs	r0, r0, r3
 80002a6:	4152      	adcs	r2, r2
 80002a8:	0983      	lsrs	r3, r0, #6
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d301      	bcc.n	80002b2 <__divsi3+0xba>
 80002ae:	018b      	lsls	r3, r1, #6
 80002b0:	1ac0      	subs	r0, r0, r3
 80002b2:	4152      	adcs	r2, r2
 80002b4:	0943      	lsrs	r3, r0, #5
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d301      	bcc.n	80002be <__divsi3+0xc6>
 80002ba:	014b      	lsls	r3, r1, #5
 80002bc:	1ac0      	subs	r0, r0, r3
 80002be:	4152      	adcs	r2, r2
 80002c0:	0903      	lsrs	r3, r0, #4
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xd2>
 80002c6:	010b      	lsls	r3, r1, #4
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	08c3      	lsrs	r3, r0, #3
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xde>
 80002d2:	00cb      	lsls	r3, r1, #3
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0883      	lsrs	r3, r0, #2
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xea>
 80002de:	008b      	lsls	r3, r1, #2
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0843      	lsrs	r3, r0, #1
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xf6>
 80002ea:	004b      	lsls	r3, r1, #1
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	1a41      	subs	r1, r0, r1
 80002f2:	d200      	bcs.n	80002f6 <__divsi3+0xfe>
 80002f4:	4601      	mov	r1, r0
 80002f6:	4152      	adcs	r2, r2
 80002f8:	4610      	mov	r0, r2
 80002fa:	4770      	bx	lr
 80002fc:	e05d      	b.n	80003ba <__divsi3+0x1c2>
 80002fe:	0fca      	lsrs	r2, r1, #31
 8000300:	d000      	beq.n	8000304 <__divsi3+0x10c>
 8000302:	4249      	negs	r1, r1
 8000304:	1003      	asrs	r3, r0, #32
 8000306:	d300      	bcc.n	800030a <__divsi3+0x112>
 8000308:	4240      	negs	r0, r0
 800030a:	4053      	eors	r3, r2
 800030c:	2200      	movs	r2, #0
 800030e:	469c      	mov	ip, r3
 8000310:	0903      	lsrs	r3, r0, #4
 8000312:	428b      	cmp	r3, r1
 8000314:	d32d      	bcc.n	8000372 <__divsi3+0x17a>
 8000316:	0a03      	lsrs	r3, r0, #8
 8000318:	428b      	cmp	r3, r1
 800031a:	d312      	bcc.n	8000342 <__divsi3+0x14a>
 800031c:	22fc      	movs	r2, #252	@ 0xfc
 800031e:	0189      	lsls	r1, r1, #6
 8000320:	ba12      	rev	r2, r2
 8000322:	0a03      	lsrs	r3, r0, #8
 8000324:	428b      	cmp	r3, r1
 8000326:	d30c      	bcc.n	8000342 <__divsi3+0x14a>
 8000328:	0189      	lsls	r1, r1, #6
 800032a:	1192      	asrs	r2, r2, #6
 800032c:	428b      	cmp	r3, r1
 800032e:	d308      	bcc.n	8000342 <__divsi3+0x14a>
 8000330:	0189      	lsls	r1, r1, #6
 8000332:	1192      	asrs	r2, r2, #6
 8000334:	428b      	cmp	r3, r1
 8000336:	d304      	bcc.n	8000342 <__divsi3+0x14a>
 8000338:	0189      	lsls	r1, r1, #6
 800033a:	d03a      	beq.n	80003b2 <__divsi3+0x1ba>
 800033c:	1192      	asrs	r2, r2, #6
 800033e:	e000      	b.n	8000342 <__divsi3+0x14a>
 8000340:	0989      	lsrs	r1, r1, #6
 8000342:	09c3      	lsrs	r3, r0, #7
 8000344:	428b      	cmp	r3, r1
 8000346:	d301      	bcc.n	800034c <__divsi3+0x154>
 8000348:	01cb      	lsls	r3, r1, #7
 800034a:	1ac0      	subs	r0, r0, r3
 800034c:	4152      	adcs	r2, r2
 800034e:	0983      	lsrs	r3, r0, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d301      	bcc.n	8000358 <__divsi3+0x160>
 8000354:	018b      	lsls	r3, r1, #6
 8000356:	1ac0      	subs	r0, r0, r3
 8000358:	4152      	adcs	r2, r2
 800035a:	0943      	lsrs	r3, r0, #5
 800035c:	428b      	cmp	r3, r1
 800035e:	d301      	bcc.n	8000364 <__divsi3+0x16c>
 8000360:	014b      	lsls	r3, r1, #5
 8000362:	1ac0      	subs	r0, r0, r3
 8000364:	4152      	adcs	r2, r2
 8000366:	0903      	lsrs	r3, r0, #4
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x178>
 800036c:	010b      	lsls	r3, r1, #4
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	08c3      	lsrs	r3, r0, #3
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x184>
 8000378:	00cb      	lsls	r3, r1, #3
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0883      	lsrs	r3, r0, #2
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x190>
 8000384:	008b      	lsls	r3, r1, #2
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	d2d9      	bcs.n	8000340 <__divsi3+0x148>
 800038c:	0843      	lsrs	r3, r0, #1
 800038e:	428b      	cmp	r3, r1
 8000390:	d301      	bcc.n	8000396 <__divsi3+0x19e>
 8000392:	004b      	lsls	r3, r1, #1
 8000394:	1ac0      	subs	r0, r0, r3
 8000396:	4152      	adcs	r2, r2
 8000398:	1a41      	subs	r1, r0, r1
 800039a:	d200      	bcs.n	800039e <__divsi3+0x1a6>
 800039c:	4601      	mov	r1, r0
 800039e:	4663      	mov	r3, ip
 80003a0:	4152      	adcs	r2, r2
 80003a2:	105b      	asrs	r3, r3, #1
 80003a4:	4610      	mov	r0, r2
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x1b4>
 80003a8:	4240      	negs	r0, r0
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d500      	bpl.n	80003b0 <__divsi3+0x1b8>
 80003ae:	4249      	negs	r1, r1
 80003b0:	4770      	bx	lr
 80003b2:	4663      	mov	r3, ip
 80003b4:	105b      	asrs	r3, r3, #1
 80003b6:	d300      	bcc.n	80003ba <__divsi3+0x1c2>
 80003b8:	4240      	negs	r0, r0
 80003ba:	b501      	push	{r0, lr}
 80003bc:	2000      	movs	r0, #0
 80003be:	f000 f805 	bl	80003cc <__aeabi_idiv0>
 80003c2:	bd02      	pop	{r1, pc}

080003c4 <__aeabi_idivmod>:
 80003c4:	2900      	cmp	r1, #0
 80003c6:	d0f8      	beq.n	80003ba <__divsi3+0x1c2>
 80003c8:	e716      	b.n	80001f8 <__divsi3>
 80003ca:	4770      	bx	lr

080003cc <__aeabi_idiv0>:
 80003cc:	4770      	bx	lr
 80003ce:	46c0      	nop			@ (mov r8, r8)

080003d0 <__aeabi_uldivmod>:
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d111      	bne.n	80003f8 <__aeabi_uldivmod+0x28>
 80003d4:	2a00      	cmp	r2, #0
 80003d6:	d10f      	bne.n	80003f8 <__aeabi_uldivmod+0x28>
 80003d8:	2900      	cmp	r1, #0
 80003da:	d100      	bne.n	80003de <__aeabi_uldivmod+0xe>
 80003dc:	2800      	cmp	r0, #0
 80003de:	d002      	beq.n	80003e6 <__aeabi_uldivmod+0x16>
 80003e0:	2100      	movs	r1, #0
 80003e2:	43c9      	mvns	r1, r1
 80003e4:	0008      	movs	r0, r1
 80003e6:	b407      	push	{r0, r1, r2}
 80003e8:	4802      	ldr	r0, [pc, #8]	@ (80003f4 <__aeabi_uldivmod+0x24>)
 80003ea:	a102      	add	r1, pc, #8	@ (adr r1, 80003f4 <__aeabi_uldivmod+0x24>)
 80003ec:	1840      	adds	r0, r0, r1
 80003ee:	9002      	str	r0, [sp, #8]
 80003f0:	bd03      	pop	{r0, r1, pc}
 80003f2:	46c0      	nop			@ (mov r8, r8)
 80003f4:	ffffffd9 	.word	0xffffffd9
 80003f8:	b403      	push	{r0, r1}
 80003fa:	4668      	mov	r0, sp
 80003fc:	b501      	push	{r0, lr}
 80003fe:	9802      	ldr	r0, [sp, #8]
 8000400:	f000 f834 	bl	800046c <__udivmoddi4>
 8000404:	9b01      	ldr	r3, [sp, #4]
 8000406:	469e      	mov	lr, r3
 8000408:	b002      	add	sp, #8
 800040a:	bc0c      	pop	{r2, r3}
 800040c:	4770      	bx	lr
 800040e:	46c0      	nop			@ (mov r8, r8)

08000410 <__aeabi_lmul>:
 8000410:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000412:	46ce      	mov	lr, r9
 8000414:	4699      	mov	r9, r3
 8000416:	0c03      	lsrs	r3, r0, #16
 8000418:	469c      	mov	ip, r3
 800041a:	0413      	lsls	r3, r2, #16
 800041c:	4647      	mov	r7, r8
 800041e:	0c1b      	lsrs	r3, r3, #16
 8000420:	001d      	movs	r5, r3
 8000422:	000e      	movs	r6, r1
 8000424:	4661      	mov	r1, ip
 8000426:	0404      	lsls	r4, r0, #16
 8000428:	0c24      	lsrs	r4, r4, #16
 800042a:	b580      	push	{r7, lr}
 800042c:	0007      	movs	r7, r0
 800042e:	0c10      	lsrs	r0, r2, #16
 8000430:	434b      	muls	r3, r1
 8000432:	4365      	muls	r5, r4
 8000434:	4341      	muls	r1, r0
 8000436:	4360      	muls	r0, r4
 8000438:	0c2c      	lsrs	r4, r5, #16
 800043a:	18c0      	adds	r0, r0, r3
 800043c:	1824      	adds	r4, r4, r0
 800043e:	468c      	mov	ip, r1
 8000440:	42a3      	cmp	r3, r4
 8000442:	d903      	bls.n	800044c <__aeabi_lmul+0x3c>
 8000444:	2380      	movs	r3, #128	@ 0x80
 8000446:	025b      	lsls	r3, r3, #9
 8000448:	4698      	mov	r8, r3
 800044a:	44c4      	add	ip, r8
 800044c:	4649      	mov	r1, r9
 800044e:	4379      	muls	r1, r7
 8000450:	4356      	muls	r6, r2
 8000452:	0c23      	lsrs	r3, r4, #16
 8000454:	042d      	lsls	r5, r5, #16
 8000456:	0c2d      	lsrs	r5, r5, #16
 8000458:	1989      	adds	r1, r1, r6
 800045a:	4463      	add	r3, ip
 800045c:	0424      	lsls	r4, r4, #16
 800045e:	1960      	adds	r0, r4, r5
 8000460:	18c9      	adds	r1, r1, r3
 8000462:	bcc0      	pop	{r6, r7}
 8000464:	46b9      	mov	r9, r7
 8000466:	46b0      	mov	r8, r6
 8000468:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__udivmoddi4>:
 800046c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800046e:	4657      	mov	r7, sl
 8000470:	464e      	mov	r6, r9
 8000472:	4645      	mov	r5, r8
 8000474:	46de      	mov	lr, fp
 8000476:	b5e0      	push	{r5, r6, r7, lr}
 8000478:	0004      	movs	r4, r0
 800047a:	000d      	movs	r5, r1
 800047c:	4692      	mov	sl, r2
 800047e:	4699      	mov	r9, r3
 8000480:	b083      	sub	sp, #12
 8000482:	428b      	cmp	r3, r1
 8000484:	d830      	bhi.n	80004e8 <__udivmoddi4+0x7c>
 8000486:	d02d      	beq.n	80004e4 <__udivmoddi4+0x78>
 8000488:	4649      	mov	r1, r9
 800048a:	4650      	mov	r0, sl
 800048c:	f000 f8ba 	bl	8000604 <__clzdi2>
 8000490:	0029      	movs	r1, r5
 8000492:	0006      	movs	r6, r0
 8000494:	0020      	movs	r0, r4
 8000496:	f000 f8b5 	bl	8000604 <__clzdi2>
 800049a:	1a33      	subs	r3, r6, r0
 800049c:	4698      	mov	r8, r3
 800049e:	3b20      	subs	r3, #32
 80004a0:	d434      	bmi.n	800050c <__udivmoddi4+0xa0>
 80004a2:	469b      	mov	fp, r3
 80004a4:	4653      	mov	r3, sl
 80004a6:	465a      	mov	r2, fp
 80004a8:	4093      	lsls	r3, r2
 80004aa:	4642      	mov	r2, r8
 80004ac:	001f      	movs	r7, r3
 80004ae:	4653      	mov	r3, sl
 80004b0:	4093      	lsls	r3, r2
 80004b2:	001e      	movs	r6, r3
 80004b4:	42af      	cmp	r7, r5
 80004b6:	d83b      	bhi.n	8000530 <__udivmoddi4+0xc4>
 80004b8:	42af      	cmp	r7, r5
 80004ba:	d100      	bne.n	80004be <__udivmoddi4+0x52>
 80004bc:	e079      	b.n	80005b2 <__udivmoddi4+0x146>
 80004be:	465b      	mov	r3, fp
 80004c0:	1ba4      	subs	r4, r4, r6
 80004c2:	41bd      	sbcs	r5, r7
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	da00      	bge.n	80004ca <__udivmoddi4+0x5e>
 80004c8:	e076      	b.n	80005b8 <__udivmoddi4+0x14c>
 80004ca:	2200      	movs	r2, #0
 80004cc:	2300      	movs	r3, #0
 80004ce:	9200      	str	r2, [sp, #0]
 80004d0:	9301      	str	r3, [sp, #4]
 80004d2:	2301      	movs	r3, #1
 80004d4:	465a      	mov	r2, fp
 80004d6:	4093      	lsls	r3, r2
 80004d8:	9301      	str	r3, [sp, #4]
 80004da:	2301      	movs	r3, #1
 80004dc:	4642      	mov	r2, r8
 80004de:	4093      	lsls	r3, r2
 80004e0:	9300      	str	r3, [sp, #0]
 80004e2:	e029      	b.n	8000538 <__udivmoddi4+0xcc>
 80004e4:	4282      	cmp	r2, r0
 80004e6:	d9cf      	bls.n	8000488 <__udivmoddi4+0x1c>
 80004e8:	2200      	movs	r2, #0
 80004ea:	2300      	movs	r3, #0
 80004ec:	9200      	str	r2, [sp, #0]
 80004ee:	9301      	str	r3, [sp, #4]
 80004f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d001      	beq.n	80004fa <__udivmoddi4+0x8e>
 80004f6:	601c      	str	r4, [r3, #0]
 80004f8:	605d      	str	r5, [r3, #4]
 80004fa:	9800      	ldr	r0, [sp, #0]
 80004fc:	9901      	ldr	r1, [sp, #4]
 80004fe:	b003      	add	sp, #12
 8000500:	bcf0      	pop	{r4, r5, r6, r7}
 8000502:	46bb      	mov	fp, r7
 8000504:	46b2      	mov	sl, r6
 8000506:	46a9      	mov	r9, r5
 8000508:	46a0      	mov	r8, r4
 800050a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800050c:	4642      	mov	r2, r8
 800050e:	469b      	mov	fp, r3
 8000510:	2320      	movs	r3, #32
 8000512:	1a9b      	subs	r3, r3, r2
 8000514:	4652      	mov	r2, sl
 8000516:	40da      	lsrs	r2, r3
 8000518:	4641      	mov	r1, r8
 800051a:	0013      	movs	r3, r2
 800051c:	464a      	mov	r2, r9
 800051e:	408a      	lsls	r2, r1
 8000520:	0017      	movs	r7, r2
 8000522:	4642      	mov	r2, r8
 8000524:	431f      	orrs	r7, r3
 8000526:	4653      	mov	r3, sl
 8000528:	4093      	lsls	r3, r2
 800052a:	001e      	movs	r6, r3
 800052c:	42af      	cmp	r7, r5
 800052e:	d9c3      	bls.n	80004b8 <__udivmoddi4+0x4c>
 8000530:	2200      	movs	r2, #0
 8000532:	2300      	movs	r3, #0
 8000534:	9200      	str	r2, [sp, #0]
 8000536:	9301      	str	r3, [sp, #4]
 8000538:	4643      	mov	r3, r8
 800053a:	2b00      	cmp	r3, #0
 800053c:	d0d8      	beq.n	80004f0 <__udivmoddi4+0x84>
 800053e:	07fb      	lsls	r3, r7, #31
 8000540:	0872      	lsrs	r2, r6, #1
 8000542:	431a      	orrs	r2, r3
 8000544:	4646      	mov	r6, r8
 8000546:	087b      	lsrs	r3, r7, #1
 8000548:	e00e      	b.n	8000568 <__udivmoddi4+0xfc>
 800054a:	42ab      	cmp	r3, r5
 800054c:	d101      	bne.n	8000552 <__udivmoddi4+0xe6>
 800054e:	42a2      	cmp	r2, r4
 8000550:	d80c      	bhi.n	800056c <__udivmoddi4+0x100>
 8000552:	1aa4      	subs	r4, r4, r2
 8000554:	419d      	sbcs	r5, r3
 8000556:	2001      	movs	r0, #1
 8000558:	1924      	adds	r4, r4, r4
 800055a:	416d      	adcs	r5, r5
 800055c:	2100      	movs	r1, #0
 800055e:	3e01      	subs	r6, #1
 8000560:	1824      	adds	r4, r4, r0
 8000562:	414d      	adcs	r5, r1
 8000564:	2e00      	cmp	r6, #0
 8000566:	d006      	beq.n	8000576 <__udivmoddi4+0x10a>
 8000568:	42ab      	cmp	r3, r5
 800056a:	d9ee      	bls.n	800054a <__udivmoddi4+0xde>
 800056c:	3e01      	subs	r6, #1
 800056e:	1924      	adds	r4, r4, r4
 8000570:	416d      	adcs	r5, r5
 8000572:	2e00      	cmp	r6, #0
 8000574:	d1f8      	bne.n	8000568 <__udivmoddi4+0xfc>
 8000576:	9800      	ldr	r0, [sp, #0]
 8000578:	9901      	ldr	r1, [sp, #4]
 800057a:	465b      	mov	r3, fp
 800057c:	1900      	adds	r0, r0, r4
 800057e:	4169      	adcs	r1, r5
 8000580:	2b00      	cmp	r3, #0
 8000582:	db24      	blt.n	80005ce <__udivmoddi4+0x162>
 8000584:	002b      	movs	r3, r5
 8000586:	465a      	mov	r2, fp
 8000588:	4644      	mov	r4, r8
 800058a:	40d3      	lsrs	r3, r2
 800058c:	002a      	movs	r2, r5
 800058e:	40e2      	lsrs	r2, r4
 8000590:	001c      	movs	r4, r3
 8000592:	465b      	mov	r3, fp
 8000594:	0015      	movs	r5, r2
 8000596:	2b00      	cmp	r3, #0
 8000598:	db2a      	blt.n	80005f0 <__udivmoddi4+0x184>
 800059a:	0026      	movs	r6, r4
 800059c:	409e      	lsls	r6, r3
 800059e:	0033      	movs	r3, r6
 80005a0:	0026      	movs	r6, r4
 80005a2:	4647      	mov	r7, r8
 80005a4:	40be      	lsls	r6, r7
 80005a6:	0032      	movs	r2, r6
 80005a8:	1a80      	subs	r0, r0, r2
 80005aa:	4199      	sbcs	r1, r3
 80005ac:	9000      	str	r0, [sp, #0]
 80005ae:	9101      	str	r1, [sp, #4]
 80005b0:	e79e      	b.n	80004f0 <__udivmoddi4+0x84>
 80005b2:	42a3      	cmp	r3, r4
 80005b4:	d8bc      	bhi.n	8000530 <__udivmoddi4+0xc4>
 80005b6:	e782      	b.n	80004be <__udivmoddi4+0x52>
 80005b8:	4642      	mov	r2, r8
 80005ba:	2320      	movs	r3, #32
 80005bc:	2100      	movs	r1, #0
 80005be:	1a9b      	subs	r3, r3, r2
 80005c0:	2200      	movs	r2, #0
 80005c2:	9100      	str	r1, [sp, #0]
 80005c4:	9201      	str	r2, [sp, #4]
 80005c6:	2201      	movs	r2, #1
 80005c8:	40da      	lsrs	r2, r3
 80005ca:	9201      	str	r2, [sp, #4]
 80005cc:	e785      	b.n	80004da <__udivmoddi4+0x6e>
 80005ce:	4642      	mov	r2, r8
 80005d0:	2320      	movs	r3, #32
 80005d2:	1a9b      	subs	r3, r3, r2
 80005d4:	002a      	movs	r2, r5
 80005d6:	4646      	mov	r6, r8
 80005d8:	409a      	lsls	r2, r3
 80005da:	0023      	movs	r3, r4
 80005dc:	40f3      	lsrs	r3, r6
 80005de:	4644      	mov	r4, r8
 80005e0:	4313      	orrs	r3, r2
 80005e2:	002a      	movs	r2, r5
 80005e4:	40e2      	lsrs	r2, r4
 80005e6:	001c      	movs	r4, r3
 80005e8:	465b      	mov	r3, fp
 80005ea:	0015      	movs	r5, r2
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	dad4      	bge.n	800059a <__udivmoddi4+0x12e>
 80005f0:	4642      	mov	r2, r8
 80005f2:	002f      	movs	r7, r5
 80005f4:	2320      	movs	r3, #32
 80005f6:	0026      	movs	r6, r4
 80005f8:	4097      	lsls	r7, r2
 80005fa:	1a9b      	subs	r3, r3, r2
 80005fc:	40de      	lsrs	r6, r3
 80005fe:	003b      	movs	r3, r7
 8000600:	4333      	orrs	r3, r6
 8000602:	e7cd      	b.n	80005a0 <__udivmoddi4+0x134>

08000604 <__clzdi2>:
 8000604:	b510      	push	{r4, lr}
 8000606:	2900      	cmp	r1, #0
 8000608:	d103      	bne.n	8000612 <__clzdi2+0xe>
 800060a:	f000 f807 	bl	800061c <__clzsi2>
 800060e:	3020      	adds	r0, #32
 8000610:	e002      	b.n	8000618 <__clzdi2+0x14>
 8000612:	0008      	movs	r0, r1
 8000614:	f000 f802 	bl	800061c <__clzsi2>
 8000618:	bd10      	pop	{r4, pc}
 800061a:	46c0      	nop			@ (mov r8, r8)

0800061c <__clzsi2>:
 800061c:	211c      	movs	r1, #28
 800061e:	2301      	movs	r3, #1
 8000620:	041b      	lsls	r3, r3, #16
 8000622:	4298      	cmp	r0, r3
 8000624:	d301      	bcc.n	800062a <__clzsi2+0xe>
 8000626:	0c00      	lsrs	r0, r0, #16
 8000628:	3910      	subs	r1, #16
 800062a:	0a1b      	lsrs	r3, r3, #8
 800062c:	4298      	cmp	r0, r3
 800062e:	d301      	bcc.n	8000634 <__clzsi2+0x18>
 8000630:	0a00      	lsrs	r0, r0, #8
 8000632:	3908      	subs	r1, #8
 8000634:	091b      	lsrs	r3, r3, #4
 8000636:	4298      	cmp	r0, r3
 8000638:	d301      	bcc.n	800063e <__clzsi2+0x22>
 800063a:	0900      	lsrs	r0, r0, #4
 800063c:	3904      	subs	r1, #4
 800063e:	a202      	add	r2, pc, #8	@ (adr r2, 8000648 <__clzsi2+0x2c>)
 8000640:	5c10      	ldrb	r0, [r2, r0]
 8000642:	1840      	adds	r0, r0, r1
 8000644:	4770      	bx	lr
 8000646:	46c0      	nop			@ (mov r8, r8)
 8000648:	02020304 	.word	0x02020304
 800064c:	01010101 	.word	0x01010101
	...

08000658 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800065e:	4b08      	ldr	r3, [pc, #32]	@ (8000680 <MX_GPIO_Init+0x28>)
 8000660:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000662:	4b07      	ldr	r3, [pc, #28]	@ (8000680 <MX_GPIO_Init+0x28>)
 8000664:	2101      	movs	r1, #1
 8000666:	430a      	orrs	r2, r1
 8000668:	62da      	str	r2, [r3, #44]	@ 0x2c
 800066a:	4b05      	ldr	r3, [pc, #20]	@ (8000680 <MX_GPIO_Init+0x28>)
 800066c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800066e:	2201      	movs	r2, #1
 8000670:	4013      	ands	r3, r2
 8000672:	607b      	str	r3, [r7, #4]
 8000674:	687b      	ldr	r3, [r7, #4]

}
 8000676:	46c0      	nop			@ (mov r8, r8)
 8000678:	46bd      	mov	sp, r7
 800067a:	b002      	add	sp, #8
 800067c:	bd80      	pop	{r7, pc}
 800067e:	46c0      	nop			@ (mov r8, r8)
 8000680:	40021000 	.word	0x40021000

08000684 <uart_print>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//UART üzerinden string gönderme fonksiyonu
void uart_print(char *msg){
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2,(uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	0018      	movs	r0, r3
 8000690:	f7ff fd16 	bl	80000c0 <strlen>
 8000694:	0003      	movs	r3, r0
 8000696:	b29a      	uxth	r2, r3
 8000698:	2301      	movs	r3, #1
 800069a:	425b      	negs	r3, r3
 800069c:	6879      	ldr	r1, [r7, #4]
 800069e:	4803      	ldr	r0, [pc, #12]	@ (80006ac <uart_print+0x28>)
 80006a0:	f001 fc46 	bl	8001f30 <HAL_UART_Transmit>
}
 80006a4:	46c0      	nop			@ (mov r8, r8)
 80006a6:	46bd      	mov	sp, r7
 80006a8:	b002      	add	sp, #8
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	2000006c 	.word	0x2000006c

080006b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006b0:	b590      	push	{r4, r7, lr}
 80006b2:	b097      	sub	sp, #92	@ 0x5c
 80006b4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006b6:	f000 f9d3 	bl	8000a60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006ba:	f000 f893 	bl	80007e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006be:	f7ff ffcb 	bl	8000658 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006c2:	f000 f92f 	bl	8000924 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  srand(HAL_GetTick()); 				// rastgele değer üreten fonksiyon
 80006c6:	f000 fa31 	bl	8000b2c <HAL_GetTick>
 80006ca:	0003      	movs	r3, r0
 80006cc:	0018      	movs	r0, r3
 80006ce:	f002 f9a5 	bl	8002a1c <srand>
  uart_print("time,temp,volt\r\n");     // CSV başlık satırı
 80006d2:	4b3e      	ldr	r3, [pc, #248]	@ (80007cc <main+0x11c>)
 80006d4:	0018      	movs	r0, r3
 80006d6:	f7ff ffd5 	bl	8000684 <uart_print>
  uint32_t count = 0;				    // değerleri 10 saniye boyunca almamızı sağlayacak sayaç
 80006da:	2300      	movs	r3, #0
 80006dc:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(count < 100) 									// 10 saniye boyunca ölçüm yap
 80006de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80006e0:	2b63      	cmp	r3, #99	@ 0x63
 80006e2:	d8fc      	bhi.n	80006de <main+0x2e>
	  {
		  HAL_Delay(100); 								// 100ms bekle
 80006e4:	2064      	movs	r0, #100	@ 0x64
 80006e6:	f000 fa2b 	bl	8000b40 <HAL_Delay>
		  time_ms += 100;			   			   	    // toplam süreyi 100ms artır
 80006ea:	4b39      	ldr	r3, [pc, #228]	@ (80007d0 <main+0x120>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	3364      	adds	r3, #100	@ 0x64
 80006f0:	001a      	movs	r2, r3
 80006f2:	4b37      	ldr	r3, [pc, #220]	@ (80007d0 <main+0x120>)
 80006f4:	601a      	str	r2, [r3, #0]
		  count++; 		               					// sayaçı 1 artır
 80006f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80006f8:	3301      	adds	r3, #1
 80006fa:	64fb      	str	r3, [r7, #76]	@ 0x4c

		  int extreme_value = (rand() % 100 < 3);       // %3 ihtimalle sınırdışı değer üret
 80006fc:	f002 f9be 	bl	8002a7c <rand>
 8000700:	0003      	movs	r3, r0
 8000702:	2164      	movs	r1, #100	@ 0x64
 8000704:	0018      	movs	r0, r3
 8000706:	f7ff fe5d 	bl	80003c4 <__aeabi_idivmod>
 800070a:	000b      	movs	r3, r1
 800070c:	001a      	movs	r2, r3
 800070e:	2302      	movs	r3, #2
 8000710:	0fd0      	lsrs	r0, r2, #31
 8000712:	17d9      	asrs	r1, r3, #31
 8000714:	4293      	cmp	r3, r2
 8000716:	4148      	adcs	r0, r1
 8000718:	0003      	movs	r3, r0
 800071a:	b2db      	uxtb	r3, r3
 800071c:	643b      	str	r3, [r7, #64]	@ 0x40
		  int temp = 20 + rand() % 36;					// normal sıcaklık 20-55°C aralığında
 800071e:	f002 f9ad 	bl	8002a7c <rand>
 8000722:	0003      	movs	r3, r0
 8000724:	2124      	movs	r1, #36	@ 0x24
 8000726:	0018      	movs	r0, r3
 8000728:	f7ff fe4c 	bl	80003c4 <__aeabi_idivmod>
 800072c:	000b      	movs	r3, r1
 800072e:	3314      	adds	r3, #20
 8000730:	64bb      	str	r3, [r7, #72]	@ 0x48
		  if(extreme_value)
 8000732:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000734:	2b00      	cmp	r3, #0
 8000736:	d009      	beq.n	800074c <main+0x9c>
			  temp = 56 + rand() % 10;					// sınırdışı durumda sıcaklık 56-65°C aralığında
 8000738:	f002 f9a0 	bl	8002a7c <rand>
 800073c:	0003      	movs	r3, r0
 800073e:	210a      	movs	r1, #10
 8000740:	0018      	movs	r0, r3
 8000742:	f7ff fe3f 	bl	80003c4 <__aeabi_idivmod>
 8000746:	000b      	movs	r3, r1
 8000748:	3338      	adds	r3, #56	@ 0x38
 800074a:	64bb      	str	r3, [r7, #72]	@ 0x48

		  int volt = 55 + rand() % 18;					// normal voltaj 55-72V aralığında
 800074c:	f002 f996 	bl	8002a7c <rand>
 8000750:	0003      	movs	r3, r0
 8000752:	2112      	movs	r1, #18
 8000754:	0018      	movs	r0, r3
 8000756:	f7ff fe35 	bl	80003c4 <__aeabi_idivmod>
 800075a:	000b      	movs	r3, r1
 800075c:	3337      	adds	r3, #55	@ 0x37
 800075e:	647b      	str	r3, [r7, #68]	@ 0x44
		  if(extreme_value)
 8000760:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000762:	2b00      	cmp	r3, #0
 8000764:	d009      	beq.n	800077a <main+0xca>
			  volt = 50 + rand() % 5;					// sınırdışı durumda voltaj 50-54V aralığında
 8000766:	f002 f989 	bl	8002a7c <rand>
 800076a:	0003      	movs	r3, r0
 800076c:	2105      	movs	r1, #5
 800076e:	0018      	movs	r0, r3
 8000770:	f7ff fe28 	bl	80003c4 <__aeabi_idivmod>
 8000774:	000b      	movs	r3, r1
 8000776:	3332      	adds	r3, #50	@ 0x32
 8000778:	647b      	str	r3, [r7, #68]	@ 0x44

		  char buffer[64]; 												//UART ile gönderilecek veriyi tutan buffer
		  sprintf(buffer, "%lu,%d,%d\r\n", time_ms, temp, volt); 		// CSV formatında string oluştur
 800077a:	4b15      	ldr	r3, [pc, #84]	@ (80007d0 <main+0x120>)
 800077c:	681a      	ldr	r2, [r3, #0]
 800077e:	6cbc      	ldr	r4, [r7, #72]	@ 0x48
 8000780:	4914      	ldr	r1, [pc, #80]	@ (80007d4 <main+0x124>)
 8000782:	0038      	movs	r0, r7
 8000784:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000786:	9300      	str	r3, [sp, #0]
 8000788:	0023      	movs	r3, r4
 800078a:	f002 f925 	bl	80029d8 <siprintf>
		  uart_print(buffer);  											// UART üzerinden gönder
 800078e:	003b      	movs	r3, r7
 8000790:	0018      	movs	r0, r3
 8000792:	f7ff ff77 	bl	8000684 <uart_print>



		  //sınırdışı değerler için uyarılar

		  if(volt < 60 && temp > 50){
 8000796:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000798:	2b3b      	cmp	r3, #59	@ 0x3b
 800079a:	dc07      	bgt.n	80007ac <main+0xfc>
 800079c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800079e:	2b32      	cmp	r3, #50	@ 0x32
 80007a0:	dd04      	ble.n	80007ac <main+0xfc>
			  uart_print("!!! SYSTEM ERROR !!!\r\n");					// sistem hata durumuna geçti
 80007a2:	4b0d      	ldr	r3, [pc, #52]	@ (80007d8 <main+0x128>)
 80007a4:	0018      	movs	r0, r3
 80007a6:	f7ff ff6d 	bl	8000684 <uart_print>
 80007aa:	e00e      	b.n	80007ca <main+0x11a>
		  }
		  else if(volt < 60){
 80007ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80007ae:	2b3b      	cmp	r3, #59	@ 0x3b
 80007b0:	dc04      	bgt.n	80007bc <main+0x10c>
			  uart_print("!!! LOW VOLTAGE WARNING !!! \r\n");			// düşük voltaj uyarısı
 80007b2:	4b0a      	ldr	r3, [pc, #40]	@ (80007dc <main+0x12c>)
 80007b4:	0018      	movs	r0, r3
 80007b6:	f7ff ff65 	bl	8000684 <uart_print>
 80007ba:	e790      	b.n	80006de <main+0x2e>
		  }
		  else if(temp > 50){
 80007bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80007be:	2b32      	cmp	r3, #50	@ 0x32
 80007c0:	dd8d      	ble.n	80006de <main+0x2e>
			  uart_print("!!! OVER TEMPERATURE !!! \r\n");				// yüksek sıcaklık uyarısı
 80007c2:	4b07      	ldr	r3, [pc, #28]	@ (80007e0 <main+0x130>)
 80007c4:	0018      	movs	r0, r3
 80007c6:	f7ff ff5d 	bl	8000684 <uart_print>
	  if(count < 100) 									// 10 saniye boyunca ölçüm yap
 80007ca:	e788      	b.n	80006de <main+0x2e>
 80007cc:	08003ea0 	.word	0x08003ea0
 80007d0:	20000068 	.word	0x20000068
 80007d4:	08003eb4 	.word	0x08003eb4
 80007d8:	08003ec0 	.word	0x08003ec0
 80007dc:	08003ed8 	.word	0x08003ed8
 80007e0:	08003ef8 	.word	0x08003ef8

080007e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007e4:	b590      	push	{r4, r7, lr}
 80007e6:	b09d      	sub	sp, #116	@ 0x74
 80007e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ea:	2438      	movs	r4, #56	@ 0x38
 80007ec:	193b      	adds	r3, r7, r4
 80007ee:	0018      	movs	r0, r3
 80007f0:	2338      	movs	r3, #56	@ 0x38
 80007f2:	001a      	movs	r2, r3
 80007f4:	2100      	movs	r1, #0
 80007f6:	f002 fa43 	bl	8002c80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007fa:	2324      	movs	r3, #36	@ 0x24
 80007fc:	18fb      	adds	r3, r7, r3
 80007fe:	0018      	movs	r0, r3
 8000800:	2314      	movs	r3, #20
 8000802:	001a      	movs	r2, r3
 8000804:	2100      	movs	r1, #0
 8000806:	f002 fa3b 	bl	8002c80 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800080a:	003b      	movs	r3, r7
 800080c:	0018      	movs	r0, r3
 800080e:	2324      	movs	r3, #36	@ 0x24
 8000810:	001a      	movs	r2, r3
 8000812:	2100      	movs	r1, #0
 8000814:	f002 fa34 	bl	8002c80 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000818:	4b24      	ldr	r3, [pc, #144]	@ (80008ac <SystemClock_Config+0xc8>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	4a24      	ldr	r2, [pc, #144]	@ (80008b0 <SystemClock_Config+0xcc>)
 800081e:	401a      	ands	r2, r3
 8000820:	4b22      	ldr	r3, [pc, #136]	@ (80008ac <SystemClock_Config+0xc8>)
 8000822:	2180      	movs	r1, #128	@ 0x80
 8000824:	0109      	lsls	r1, r1, #4
 8000826:	430a      	orrs	r2, r1
 8000828:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800082a:	0021      	movs	r1, r4
 800082c:	187b      	adds	r3, r7, r1
 800082e:	2202      	movs	r2, #2
 8000830:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000832:	187b      	adds	r3, r7, r1
 8000834:	2201      	movs	r2, #1
 8000836:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000838:	187b      	adds	r3, r7, r1
 800083a:	2210      	movs	r2, #16
 800083c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800083e:	187b      	adds	r3, r7, r1
 8000840:	2200      	movs	r2, #0
 8000842:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000844:	187b      	adds	r3, r7, r1
 8000846:	0018      	movs	r0, r3
 8000848:	f000 fbc8 	bl	8000fdc <HAL_RCC_OscConfig>
 800084c:	1e03      	subs	r3, r0, #0
 800084e:	d001      	beq.n	8000854 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8000850:	f000 f830 	bl	80008b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000854:	2124      	movs	r1, #36	@ 0x24
 8000856:	187b      	adds	r3, r7, r1
 8000858:	220f      	movs	r2, #15
 800085a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800085c:	187b      	adds	r3, r7, r1
 800085e:	2201      	movs	r2, #1
 8000860:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000862:	187b      	adds	r3, r7, r1
 8000864:	2200      	movs	r2, #0
 8000866:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000868:	187b      	adds	r3, r7, r1
 800086a:	2200      	movs	r2, #0
 800086c:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800086e:	187b      	adds	r3, r7, r1
 8000870:	2200      	movs	r2, #0
 8000872:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000874:	187b      	adds	r3, r7, r1
 8000876:	2100      	movs	r1, #0
 8000878:	0018      	movs	r0, r3
 800087a:	f000 ff73 	bl	8001764 <HAL_RCC_ClockConfig>
 800087e:	1e03      	subs	r3, r0, #0
 8000880:	d001      	beq.n	8000886 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000882:	f000 f817 	bl	80008b4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000886:	003b      	movs	r3, r7
 8000888:	2202      	movs	r2, #2
 800088a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800088c:	003b      	movs	r3, r7
 800088e:	2200      	movs	r2, #0
 8000890:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000892:	003b      	movs	r3, r7
 8000894:	0018      	movs	r0, r3
 8000896:	f001 f969 	bl	8001b6c <HAL_RCCEx_PeriphCLKConfig>
 800089a:	1e03      	subs	r3, r0, #0
 800089c:	d001      	beq.n	80008a2 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800089e:	f000 f809 	bl	80008b4 <Error_Handler>
  }
}
 80008a2:	46c0      	nop			@ (mov r8, r8)
 80008a4:	46bd      	mov	sp, r7
 80008a6:	b01d      	add	sp, #116	@ 0x74
 80008a8:	bd90      	pop	{r4, r7, pc}
 80008aa:	46c0      	nop			@ (mov r8, r8)
 80008ac:	40007000 	.word	0x40007000
 80008b0:	ffffe7ff 	.word	0xffffe7ff

080008b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008b8:	b672      	cpsid	i
}
 80008ba:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008bc:	46c0      	nop			@ (mov r8, r8)
 80008be:	e7fd      	b.n	80008bc <Error_Handler+0x8>

080008c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008c4:	4b07      	ldr	r3, [pc, #28]	@ (80008e4 <HAL_MspInit+0x24>)
 80008c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008c8:	4b06      	ldr	r3, [pc, #24]	@ (80008e4 <HAL_MspInit+0x24>)
 80008ca:	2101      	movs	r1, #1
 80008cc:	430a      	orrs	r2, r1
 80008ce:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80008d0:	4b04      	ldr	r3, [pc, #16]	@ (80008e4 <HAL_MspInit+0x24>)
 80008d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80008d4:	4b03      	ldr	r3, [pc, #12]	@ (80008e4 <HAL_MspInit+0x24>)
 80008d6:	2180      	movs	r1, #128	@ 0x80
 80008d8:	0549      	lsls	r1, r1, #21
 80008da:	430a      	orrs	r2, r1
 80008dc:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008de:	46c0      	nop			@ (mov r8, r8)
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	40021000 	.word	0x40021000

080008e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008ec:	46c0      	nop			@ (mov r8, r8)
 80008ee:	e7fd      	b.n	80008ec <NMI_Handler+0x4>

080008f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008f4:	46c0      	nop			@ (mov r8, r8)
 80008f6:	e7fd      	b.n	80008f4 <HardFault_Handler+0x4>

080008f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80008fc:	46c0      	nop			@ (mov r8, r8)
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}

08000902 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000902:	b580      	push	{r7, lr}
 8000904:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000906:	46c0      	nop			@ (mov r8, r8)
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}

0800090c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000910:	f000 f8fa 	bl	8000b08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000914:	46c0      	nop			@ (mov r8, r8)
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}

0800091a <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800091a:	b580      	push	{r7, lr}
 800091c:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800091e:	46c0      	nop			@ (mov r8, r8)
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}

08000924 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000928:	4b14      	ldr	r3, [pc, #80]	@ (800097c <MX_USART2_UART_Init+0x58>)
 800092a:	4a15      	ldr	r2, [pc, #84]	@ (8000980 <MX_USART2_UART_Init+0x5c>)
 800092c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800092e:	4b13      	ldr	r3, [pc, #76]	@ (800097c <MX_USART2_UART_Init+0x58>)
 8000930:	22e1      	movs	r2, #225	@ 0xe1
 8000932:	0252      	lsls	r2, r2, #9
 8000934:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000936:	4b11      	ldr	r3, [pc, #68]	@ (800097c <MX_USART2_UART_Init+0x58>)
 8000938:	2200      	movs	r2, #0
 800093a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800093c:	4b0f      	ldr	r3, [pc, #60]	@ (800097c <MX_USART2_UART_Init+0x58>)
 800093e:	2200      	movs	r2, #0
 8000940:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000942:	4b0e      	ldr	r3, [pc, #56]	@ (800097c <MX_USART2_UART_Init+0x58>)
 8000944:	2200      	movs	r2, #0
 8000946:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000948:	4b0c      	ldr	r3, [pc, #48]	@ (800097c <MX_USART2_UART_Init+0x58>)
 800094a:	220c      	movs	r2, #12
 800094c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800094e:	4b0b      	ldr	r3, [pc, #44]	@ (800097c <MX_USART2_UART_Init+0x58>)
 8000950:	2200      	movs	r2, #0
 8000952:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000954:	4b09      	ldr	r3, [pc, #36]	@ (800097c <MX_USART2_UART_Init+0x58>)
 8000956:	2200      	movs	r2, #0
 8000958:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800095a:	4b08      	ldr	r3, [pc, #32]	@ (800097c <MX_USART2_UART_Init+0x58>)
 800095c:	2200      	movs	r2, #0
 800095e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000960:	4b06      	ldr	r3, [pc, #24]	@ (800097c <MX_USART2_UART_Init+0x58>)
 8000962:	2200      	movs	r2, #0
 8000964:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000966:	4b05      	ldr	r3, [pc, #20]	@ (800097c <MX_USART2_UART_Init+0x58>)
 8000968:	0018      	movs	r0, r3
 800096a:	f001 fa8d 	bl	8001e88 <HAL_UART_Init>
 800096e:	1e03      	subs	r3, r0, #0
 8000970:	d001      	beq.n	8000976 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000972:	f7ff ff9f 	bl	80008b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000976:	46c0      	nop			@ (mov r8, r8)
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	2000006c 	.word	0x2000006c
 8000980:	40004400 	.word	0x40004400

08000984 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000984:	b590      	push	{r4, r7, lr}
 8000986:	b089      	sub	sp, #36	@ 0x24
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800098c:	240c      	movs	r4, #12
 800098e:	193b      	adds	r3, r7, r4
 8000990:	0018      	movs	r0, r3
 8000992:	2314      	movs	r3, #20
 8000994:	001a      	movs	r2, r3
 8000996:	2100      	movs	r1, #0
 8000998:	f002 f972 	bl	8002c80 <memset>
  if(uartHandle->Instance==USART2)
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4a18      	ldr	r2, [pc, #96]	@ (8000a04 <HAL_UART_MspInit+0x80>)
 80009a2:	4293      	cmp	r3, r2
 80009a4:	d129      	bne.n	80009fa <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009a6:	4b18      	ldr	r3, [pc, #96]	@ (8000a08 <HAL_UART_MspInit+0x84>)
 80009a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80009aa:	4b17      	ldr	r3, [pc, #92]	@ (8000a08 <HAL_UART_MspInit+0x84>)
 80009ac:	2180      	movs	r1, #128	@ 0x80
 80009ae:	0289      	lsls	r1, r1, #10
 80009b0:	430a      	orrs	r2, r1
 80009b2:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b4:	4b14      	ldr	r3, [pc, #80]	@ (8000a08 <HAL_UART_MspInit+0x84>)
 80009b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80009b8:	4b13      	ldr	r3, [pc, #76]	@ (8000a08 <HAL_UART_MspInit+0x84>)
 80009ba:	2101      	movs	r1, #1
 80009bc:	430a      	orrs	r2, r1
 80009be:	62da      	str	r2, [r3, #44]	@ 0x2c
 80009c0:	4b11      	ldr	r3, [pc, #68]	@ (8000a08 <HAL_UART_MspInit+0x84>)
 80009c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009c4:	2201      	movs	r2, #1
 80009c6:	4013      	ands	r3, r2
 80009c8:	60bb      	str	r3, [r7, #8]
 80009ca:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80009cc:	0021      	movs	r1, r4
 80009ce:	187b      	adds	r3, r7, r1
 80009d0:	220c      	movs	r2, #12
 80009d2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009d4:	187b      	adds	r3, r7, r1
 80009d6:	2202      	movs	r2, #2
 80009d8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009da:	187b      	adds	r3, r7, r1
 80009dc:	2200      	movs	r2, #0
 80009de:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009e0:	187b      	adds	r3, r7, r1
 80009e2:	2203      	movs	r2, #3
 80009e4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80009e6:	187b      	adds	r3, r7, r1
 80009e8:	2204      	movs	r2, #4
 80009ea:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ec:	187a      	adds	r2, r7, r1
 80009ee:	23a0      	movs	r3, #160	@ 0xa0
 80009f0:	05db      	lsls	r3, r3, #23
 80009f2:	0011      	movs	r1, r2
 80009f4:	0018      	movs	r0, r3
 80009f6:	f000 f97b 	bl	8000cf0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80009fa:	46c0      	nop			@ (mov r8, r8)
 80009fc:	46bd      	mov	sp, r7
 80009fe:	b009      	add	sp, #36	@ 0x24
 8000a00:	bd90      	pop	{r4, r7, pc}
 8000a02:	46c0      	nop			@ (mov r8, r8)
 8000a04:	40004400 	.word	0x40004400
 8000a08:	40021000 	.word	0x40021000

08000a0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8000a0c:	480d      	ldr	r0, [pc, #52]	@ (8000a44 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a0e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a10:	f7ff ff83 	bl	800091a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a14:	480c      	ldr	r0, [pc, #48]	@ (8000a48 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a16:	490d      	ldr	r1, [pc, #52]	@ (8000a4c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a18:	4a0d      	ldr	r2, [pc, #52]	@ (8000a50 <LoopForever+0xe>)
  movs r3, #0
 8000a1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a1c:	e002      	b.n	8000a24 <LoopCopyDataInit>

08000a1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a22:	3304      	adds	r3, #4

08000a24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a28:	d3f9      	bcc.n	8000a1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a2a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a54 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a2c:	4c0a      	ldr	r4, [pc, #40]	@ (8000a58 <LoopForever+0x16>)
  movs r3, #0
 8000a2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a30:	e001      	b.n	8000a36 <LoopFillZerobss>

08000a32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a34:	3204      	adds	r2, #4

08000a36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a38:	d3fb      	bcc.n	8000a32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a3a:	f002 f929 	bl	8002c90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a3e:	f7ff fe37 	bl	80006b0 <main>

08000a42 <LoopForever>:

LoopForever:
    b LoopForever
 8000a42:	e7fe      	b.n	8000a42 <LoopForever>
  ldr   r0, =_estack
 8000a44:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000a48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a4c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000a50:	08004080 	.word	0x08004080
  ldr r2, =_sbss
 8000a54:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000a58:	20000248 	.word	0x20000248

08000a5c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a5c:	e7fe      	b.n	8000a5c <ADC1_COMP_IRQHandler>
	...

08000a60 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b082      	sub	sp, #8
 8000a64:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a66:	1dfb      	adds	r3, r7, #7
 8000a68:	2200      	movs	r2, #0
 8000a6a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000a6c:	4b0b      	ldr	r3, [pc, #44]	@ (8000a9c <HAL_Init+0x3c>)
 8000a6e:	681a      	ldr	r2, [r3, #0]
 8000a70:	4b0a      	ldr	r3, [pc, #40]	@ (8000a9c <HAL_Init+0x3c>)
 8000a72:	2140      	movs	r1, #64	@ 0x40
 8000a74:	430a      	orrs	r2, r1
 8000a76:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a78:	2003      	movs	r0, #3
 8000a7a:	f000 f811 	bl	8000aa0 <HAL_InitTick>
 8000a7e:	1e03      	subs	r3, r0, #0
 8000a80:	d003      	beq.n	8000a8a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000a82:	1dfb      	adds	r3, r7, #7
 8000a84:	2201      	movs	r2, #1
 8000a86:	701a      	strb	r2, [r3, #0]
 8000a88:	e001      	b.n	8000a8e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a8a:	f7ff ff19 	bl	80008c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a8e:	1dfb      	adds	r3, r7, #7
 8000a90:	781b      	ldrb	r3, [r3, #0]
}
 8000a92:	0018      	movs	r0, r3
 8000a94:	46bd      	mov	sp, r7
 8000a96:	b002      	add	sp, #8
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	46c0      	nop			@ (mov r8, r8)
 8000a9c:	40022000 	.word	0x40022000

08000aa0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000aa0:	b590      	push	{r4, r7, lr}
 8000aa2:	b083      	sub	sp, #12
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000aa8:	4b14      	ldr	r3, [pc, #80]	@ (8000afc <HAL_InitTick+0x5c>)
 8000aaa:	681c      	ldr	r4, [r3, #0]
 8000aac:	4b14      	ldr	r3, [pc, #80]	@ (8000b00 <HAL_InitTick+0x60>)
 8000aae:	781b      	ldrb	r3, [r3, #0]
 8000ab0:	0019      	movs	r1, r3
 8000ab2:	23fa      	movs	r3, #250	@ 0xfa
 8000ab4:	0098      	lsls	r0, r3, #2
 8000ab6:	f7ff fb15 	bl	80000e4 <__udivsi3>
 8000aba:	0003      	movs	r3, r0
 8000abc:	0019      	movs	r1, r3
 8000abe:	0020      	movs	r0, r4
 8000ac0:	f7ff fb10 	bl	80000e4 <__udivsi3>
 8000ac4:	0003      	movs	r3, r0
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	f000 f905 	bl	8000cd6 <HAL_SYSTICK_Config>
 8000acc:	1e03      	subs	r3, r0, #0
 8000ace:	d001      	beq.n	8000ad4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	e00f      	b.n	8000af4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	2b03      	cmp	r3, #3
 8000ad8:	d80b      	bhi.n	8000af2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ada:	6879      	ldr	r1, [r7, #4]
 8000adc:	2301      	movs	r3, #1
 8000ade:	425b      	negs	r3, r3
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	0018      	movs	r0, r3
 8000ae4:	f000 f8e2 	bl	8000cac <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ae8:	4b06      	ldr	r3, [pc, #24]	@ (8000b04 <HAL_InitTick+0x64>)
 8000aea:	687a      	ldr	r2, [r7, #4]
 8000aec:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000aee:	2300      	movs	r3, #0
 8000af0:	e000      	b.n	8000af4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000af2:	2301      	movs	r3, #1
}
 8000af4:	0018      	movs	r0, r3
 8000af6:	46bd      	mov	sp, r7
 8000af8:	b003      	add	sp, #12
 8000afa:	bd90      	pop	{r4, r7, pc}
 8000afc:	20000000 	.word	0x20000000
 8000b00:	20000008 	.word	0x20000008
 8000b04:	20000004 	.word	0x20000004

08000b08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b0c:	4b05      	ldr	r3, [pc, #20]	@ (8000b24 <HAL_IncTick+0x1c>)
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	001a      	movs	r2, r3
 8000b12:	4b05      	ldr	r3, [pc, #20]	@ (8000b28 <HAL_IncTick+0x20>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	18d2      	adds	r2, r2, r3
 8000b18:	4b03      	ldr	r3, [pc, #12]	@ (8000b28 <HAL_IncTick+0x20>)
 8000b1a:	601a      	str	r2, [r3, #0]
}
 8000b1c:	46c0      	nop			@ (mov r8, r8)
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	46c0      	nop			@ (mov r8, r8)
 8000b24:	20000008 	.word	0x20000008
 8000b28:	200000f4 	.word	0x200000f4

08000b2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000b30:	4b02      	ldr	r3, [pc, #8]	@ (8000b3c <HAL_GetTick+0x10>)
 8000b32:	681b      	ldr	r3, [r3, #0]
}
 8000b34:	0018      	movs	r0, r3
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	46c0      	nop			@ (mov r8, r8)
 8000b3c:	200000f4 	.word	0x200000f4

08000b40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b084      	sub	sp, #16
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b48:	f7ff fff0 	bl	8000b2c <HAL_GetTick>
 8000b4c:	0003      	movs	r3, r0
 8000b4e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	3301      	adds	r3, #1
 8000b58:	d005      	beq.n	8000b66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b5a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b84 <HAL_Delay+0x44>)
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	001a      	movs	r2, r3
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	189b      	adds	r3, r3, r2
 8000b64:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000b66:	46c0      	nop			@ (mov r8, r8)
 8000b68:	f7ff ffe0 	bl	8000b2c <HAL_GetTick>
 8000b6c:	0002      	movs	r2, r0
 8000b6e:	68bb      	ldr	r3, [r7, #8]
 8000b70:	1ad3      	subs	r3, r2, r3
 8000b72:	68fa      	ldr	r2, [r7, #12]
 8000b74:	429a      	cmp	r2, r3
 8000b76:	d8f7      	bhi.n	8000b68 <HAL_Delay+0x28>
  {
  }
}
 8000b78:	46c0      	nop			@ (mov r8, r8)
 8000b7a:	46c0      	nop			@ (mov r8, r8)
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	b004      	add	sp, #16
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	46c0      	nop			@ (mov r8, r8)
 8000b84:	20000008 	.word	0x20000008

08000b88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b88:	b590      	push	{r4, r7, lr}
 8000b8a:	b083      	sub	sp, #12
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	0002      	movs	r2, r0
 8000b90:	6039      	str	r1, [r7, #0]
 8000b92:	1dfb      	adds	r3, r7, #7
 8000b94:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b96:	1dfb      	adds	r3, r7, #7
 8000b98:	781b      	ldrb	r3, [r3, #0]
 8000b9a:	2b7f      	cmp	r3, #127	@ 0x7f
 8000b9c:	d828      	bhi.n	8000bf0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b9e:	4a2f      	ldr	r2, [pc, #188]	@ (8000c5c <__NVIC_SetPriority+0xd4>)
 8000ba0:	1dfb      	adds	r3, r7, #7
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	b25b      	sxtb	r3, r3
 8000ba6:	089b      	lsrs	r3, r3, #2
 8000ba8:	33c0      	adds	r3, #192	@ 0xc0
 8000baa:	009b      	lsls	r3, r3, #2
 8000bac:	589b      	ldr	r3, [r3, r2]
 8000bae:	1dfa      	adds	r2, r7, #7
 8000bb0:	7812      	ldrb	r2, [r2, #0]
 8000bb2:	0011      	movs	r1, r2
 8000bb4:	2203      	movs	r2, #3
 8000bb6:	400a      	ands	r2, r1
 8000bb8:	00d2      	lsls	r2, r2, #3
 8000bba:	21ff      	movs	r1, #255	@ 0xff
 8000bbc:	4091      	lsls	r1, r2
 8000bbe:	000a      	movs	r2, r1
 8000bc0:	43d2      	mvns	r2, r2
 8000bc2:	401a      	ands	r2, r3
 8000bc4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	019b      	lsls	r3, r3, #6
 8000bca:	22ff      	movs	r2, #255	@ 0xff
 8000bcc:	401a      	ands	r2, r3
 8000bce:	1dfb      	adds	r3, r7, #7
 8000bd0:	781b      	ldrb	r3, [r3, #0]
 8000bd2:	0018      	movs	r0, r3
 8000bd4:	2303      	movs	r3, #3
 8000bd6:	4003      	ands	r3, r0
 8000bd8:	00db      	lsls	r3, r3, #3
 8000bda:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bdc:	481f      	ldr	r0, [pc, #124]	@ (8000c5c <__NVIC_SetPriority+0xd4>)
 8000bde:	1dfb      	adds	r3, r7, #7
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	b25b      	sxtb	r3, r3
 8000be4:	089b      	lsrs	r3, r3, #2
 8000be6:	430a      	orrs	r2, r1
 8000be8:	33c0      	adds	r3, #192	@ 0xc0
 8000bea:	009b      	lsls	r3, r3, #2
 8000bec:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000bee:	e031      	b.n	8000c54 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bf0:	4a1b      	ldr	r2, [pc, #108]	@ (8000c60 <__NVIC_SetPriority+0xd8>)
 8000bf2:	1dfb      	adds	r3, r7, #7
 8000bf4:	781b      	ldrb	r3, [r3, #0]
 8000bf6:	0019      	movs	r1, r3
 8000bf8:	230f      	movs	r3, #15
 8000bfa:	400b      	ands	r3, r1
 8000bfc:	3b08      	subs	r3, #8
 8000bfe:	089b      	lsrs	r3, r3, #2
 8000c00:	3306      	adds	r3, #6
 8000c02:	009b      	lsls	r3, r3, #2
 8000c04:	18d3      	adds	r3, r2, r3
 8000c06:	3304      	adds	r3, #4
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	1dfa      	adds	r2, r7, #7
 8000c0c:	7812      	ldrb	r2, [r2, #0]
 8000c0e:	0011      	movs	r1, r2
 8000c10:	2203      	movs	r2, #3
 8000c12:	400a      	ands	r2, r1
 8000c14:	00d2      	lsls	r2, r2, #3
 8000c16:	21ff      	movs	r1, #255	@ 0xff
 8000c18:	4091      	lsls	r1, r2
 8000c1a:	000a      	movs	r2, r1
 8000c1c:	43d2      	mvns	r2, r2
 8000c1e:	401a      	ands	r2, r3
 8000c20:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	019b      	lsls	r3, r3, #6
 8000c26:	22ff      	movs	r2, #255	@ 0xff
 8000c28:	401a      	ands	r2, r3
 8000c2a:	1dfb      	adds	r3, r7, #7
 8000c2c:	781b      	ldrb	r3, [r3, #0]
 8000c2e:	0018      	movs	r0, r3
 8000c30:	2303      	movs	r3, #3
 8000c32:	4003      	ands	r3, r0
 8000c34:	00db      	lsls	r3, r3, #3
 8000c36:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c38:	4809      	ldr	r0, [pc, #36]	@ (8000c60 <__NVIC_SetPriority+0xd8>)
 8000c3a:	1dfb      	adds	r3, r7, #7
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	001c      	movs	r4, r3
 8000c40:	230f      	movs	r3, #15
 8000c42:	4023      	ands	r3, r4
 8000c44:	3b08      	subs	r3, #8
 8000c46:	089b      	lsrs	r3, r3, #2
 8000c48:	430a      	orrs	r2, r1
 8000c4a:	3306      	adds	r3, #6
 8000c4c:	009b      	lsls	r3, r3, #2
 8000c4e:	18c3      	adds	r3, r0, r3
 8000c50:	3304      	adds	r3, #4
 8000c52:	601a      	str	r2, [r3, #0]
}
 8000c54:	46c0      	nop			@ (mov r8, r8)
 8000c56:	46bd      	mov	sp, r7
 8000c58:	b003      	add	sp, #12
 8000c5a:	bd90      	pop	{r4, r7, pc}
 8000c5c:	e000e100 	.word	0xe000e100
 8000c60:	e000ed00 	.word	0xe000ed00

08000c64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	1e5a      	subs	r2, r3, #1
 8000c70:	2380      	movs	r3, #128	@ 0x80
 8000c72:	045b      	lsls	r3, r3, #17
 8000c74:	429a      	cmp	r2, r3
 8000c76:	d301      	bcc.n	8000c7c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c78:	2301      	movs	r3, #1
 8000c7a:	e010      	b.n	8000c9e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c7c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ca8 <SysTick_Config+0x44>)
 8000c7e:	687a      	ldr	r2, [r7, #4]
 8000c80:	3a01      	subs	r2, #1
 8000c82:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c84:	2301      	movs	r3, #1
 8000c86:	425b      	negs	r3, r3
 8000c88:	2103      	movs	r1, #3
 8000c8a:	0018      	movs	r0, r3
 8000c8c:	f7ff ff7c 	bl	8000b88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c90:	4b05      	ldr	r3, [pc, #20]	@ (8000ca8 <SysTick_Config+0x44>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c96:	4b04      	ldr	r3, [pc, #16]	@ (8000ca8 <SysTick_Config+0x44>)
 8000c98:	2207      	movs	r2, #7
 8000c9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c9c:	2300      	movs	r3, #0
}
 8000c9e:	0018      	movs	r0, r3
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	b002      	add	sp, #8
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	46c0      	nop			@ (mov r8, r8)
 8000ca8:	e000e010 	.word	0xe000e010

08000cac <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b084      	sub	sp, #16
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	60b9      	str	r1, [r7, #8]
 8000cb4:	607a      	str	r2, [r7, #4]
 8000cb6:	210f      	movs	r1, #15
 8000cb8:	187b      	adds	r3, r7, r1
 8000cba:	1c02      	adds	r2, r0, #0
 8000cbc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000cbe:	68ba      	ldr	r2, [r7, #8]
 8000cc0:	187b      	adds	r3, r7, r1
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	b25b      	sxtb	r3, r3
 8000cc6:	0011      	movs	r1, r2
 8000cc8:	0018      	movs	r0, r3
 8000cca:	f7ff ff5d 	bl	8000b88 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8000cce:	46c0      	nop			@ (mov r8, r8)
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	b004      	add	sp, #16
 8000cd4:	bd80      	pop	{r7, pc}

08000cd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cd6:	b580      	push	{r7, lr}
 8000cd8:	b082      	sub	sp, #8
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	0018      	movs	r0, r3
 8000ce2:	f7ff ffbf 	bl	8000c64 <SysTick_Config>
 8000ce6:	0003      	movs	r3, r0
}
 8000ce8:	0018      	movs	r0, r3
 8000cea:	46bd      	mov	sp, r7
 8000cec:	b002      	add	sp, #8
 8000cee:	bd80      	pop	{r7, pc}

08000cf0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b086      	sub	sp, #24
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
 8000cf8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000d02:	2300      	movs	r3, #0
 8000d04:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000d06:	e14f      	b.n	8000fa8 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	2101      	movs	r1, #1
 8000d0e:	697a      	ldr	r2, [r7, #20]
 8000d10:	4091      	lsls	r1, r2
 8000d12:	000a      	movs	r2, r1
 8000d14:	4013      	ands	r3, r2
 8000d16:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d100      	bne.n	8000d20 <HAL_GPIO_Init+0x30>
 8000d1e:	e140      	b.n	8000fa2 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	685b      	ldr	r3, [r3, #4]
 8000d24:	2203      	movs	r2, #3
 8000d26:	4013      	ands	r3, r2
 8000d28:	2b01      	cmp	r3, #1
 8000d2a:	d005      	beq.n	8000d38 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	2203      	movs	r2, #3
 8000d32:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d34:	2b02      	cmp	r3, #2
 8000d36:	d130      	bne.n	8000d9a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	689b      	ldr	r3, [r3, #8]
 8000d3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000d3e:	697b      	ldr	r3, [r7, #20]
 8000d40:	005b      	lsls	r3, r3, #1
 8000d42:	2203      	movs	r2, #3
 8000d44:	409a      	lsls	r2, r3
 8000d46:	0013      	movs	r3, r2
 8000d48:	43da      	mvns	r2, r3
 8000d4a:	693b      	ldr	r3, [r7, #16]
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	68da      	ldr	r2, [r3, #12]
 8000d54:	697b      	ldr	r3, [r7, #20]
 8000d56:	005b      	lsls	r3, r3, #1
 8000d58:	409a      	lsls	r2, r3
 8000d5a:	0013      	movs	r3, r2
 8000d5c:	693a      	ldr	r2, [r7, #16]
 8000d5e:	4313      	orrs	r3, r2
 8000d60:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	693a      	ldr	r2, [r7, #16]
 8000d66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d6e:	2201      	movs	r2, #1
 8000d70:	697b      	ldr	r3, [r7, #20]
 8000d72:	409a      	lsls	r2, r3
 8000d74:	0013      	movs	r3, r2
 8000d76:	43da      	mvns	r2, r3
 8000d78:	693b      	ldr	r3, [r7, #16]
 8000d7a:	4013      	ands	r3, r2
 8000d7c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	091b      	lsrs	r3, r3, #4
 8000d84:	2201      	movs	r2, #1
 8000d86:	401a      	ands	r2, r3
 8000d88:	697b      	ldr	r3, [r7, #20]
 8000d8a:	409a      	lsls	r2, r3
 8000d8c:	0013      	movs	r3, r2
 8000d8e:	693a      	ldr	r2, [r7, #16]
 8000d90:	4313      	orrs	r3, r2
 8000d92:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	693a      	ldr	r2, [r7, #16]
 8000d98:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	685b      	ldr	r3, [r3, #4]
 8000d9e:	2203      	movs	r2, #3
 8000da0:	4013      	ands	r3, r2
 8000da2:	2b03      	cmp	r3, #3
 8000da4:	d017      	beq.n	8000dd6 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	68db      	ldr	r3, [r3, #12]
 8000daa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000dac:	697b      	ldr	r3, [r7, #20]
 8000dae:	005b      	lsls	r3, r3, #1
 8000db0:	2203      	movs	r2, #3
 8000db2:	409a      	lsls	r2, r3
 8000db4:	0013      	movs	r3, r2
 8000db6:	43da      	mvns	r2, r3
 8000db8:	693b      	ldr	r3, [r7, #16]
 8000dba:	4013      	ands	r3, r2
 8000dbc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	689a      	ldr	r2, [r3, #8]
 8000dc2:	697b      	ldr	r3, [r7, #20]
 8000dc4:	005b      	lsls	r3, r3, #1
 8000dc6:	409a      	lsls	r2, r3
 8000dc8:	0013      	movs	r3, r2
 8000dca:	693a      	ldr	r2, [r7, #16]
 8000dcc:	4313      	orrs	r3, r2
 8000dce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	693a      	ldr	r2, [r7, #16]
 8000dd4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	685b      	ldr	r3, [r3, #4]
 8000dda:	2203      	movs	r2, #3
 8000ddc:	4013      	ands	r3, r2
 8000dde:	2b02      	cmp	r3, #2
 8000de0:	d123      	bne.n	8000e2a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	08da      	lsrs	r2, r3, #3
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	3208      	adds	r2, #8
 8000dea:	0092      	lsls	r2, r2, #2
 8000dec:	58d3      	ldr	r3, [r2, r3]
 8000dee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	2207      	movs	r2, #7
 8000df4:	4013      	ands	r3, r2
 8000df6:	009b      	lsls	r3, r3, #2
 8000df8:	220f      	movs	r2, #15
 8000dfa:	409a      	lsls	r2, r3
 8000dfc:	0013      	movs	r3, r2
 8000dfe:	43da      	mvns	r2, r3
 8000e00:	693b      	ldr	r3, [r7, #16]
 8000e02:	4013      	ands	r3, r2
 8000e04:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	691a      	ldr	r2, [r3, #16]
 8000e0a:	697b      	ldr	r3, [r7, #20]
 8000e0c:	2107      	movs	r1, #7
 8000e0e:	400b      	ands	r3, r1
 8000e10:	009b      	lsls	r3, r3, #2
 8000e12:	409a      	lsls	r2, r3
 8000e14:	0013      	movs	r3, r2
 8000e16:	693a      	ldr	r2, [r7, #16]
 8000e18:	4313      	orrs	r3, r2
 8000e1a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	08da      	lsrs	r2, r3, #3
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	3208      	adds	r2, #8
 8000e24:	0092      	lsls	r2, r2, #2
 8000e26:	6939      	ldr	r1, [r7, #16]
 8000e28:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	005b      	lsls	r3, r3, #1
 8000e34:	2203      	movs	r2, #3
 8000e36:	409a      	lsls	r2, r3
 8000e38:	0013      	movs	r3, r2
 8000e3a:	43da      	mvns	r2, r3
 8000e3c:	693b      	ldr	r3, [r7, #16]
 8000e3e:	4013      	ands	r3, r2
 8000e40:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	685b      	ldr	r3, [r3, #4]
 8000e46:	2203      	movs	r2, #3
 8000e48:	401a      	ands	r2, r3
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	005b      	lsls	r3, r3, #1
 8000e4e:	409a      	lsls	r2, r3
 8000e50:	0013      	movs	r3, r2
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	4313      	orrs	r3, r2
 8000e56:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	693a      	ldr	r2, [r7, #16]
 8000e5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	685a      	ldr	r2, [r3, #4]
 8000e62:	23c0      	movs	r3, #192	@ 0xc0
 8000e64:	029b      	lsls	r3, r3, #10
 8000e66:	4013      	ands	r3, r2
 8000e68:	d100      	bne.n	8000e6c <HAL_GPIO_Init+0x17c>
 8000e6a:	e09a      	b.n	8000fa2 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e6c:	4b54      	ldr	r3, [pc, #336]	@ (8000fc0 <HAL_GPIO_Init+0x2d0>)
 8000e6e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000e70:	4b53      	ldr	r3, [pc, #332]	@ (8000fc0 <HAL_GPIO_Init+0x2d0>)
 8000e72:	2101      	movs	r1, #1
 8000e74:	430a      	orrs	r2, r1
 8000e76:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000e78:	4a52      	ldr	r2, [pc, #328]	@ (8000fc4 <HAL_GPIO_Init+0x2d4>)
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	089b      	lsrs	r3, r3, #2
 8000e7e:	3302      	adds	r3, #2
 8000e80:	009b      	lsls	r3, r3, #2
 8000e82:	589b      	ldr	r3, [r3, r2]
 8000e84:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	2203      	movs	r2, #3
 8000e8a:	4013      	ands	r3, r2
 8000e8c:	009b      	lsls	r3, r3, #2
 8000e8e:	220f      	movs	r2, #15
 8000e90:	409a      	lsls	r2, r3
 8000e92:	0013      	movs	r3, r2
 8000e94:	43da      	mvns	r2, r3
 8000e96:	693b      	ldr	r3, [r7, #16]
 8000e98:	4013      	ands	r3, r2
 8000e9a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000e9c:	687a      	ldr	r2, [r7, #4]
 8000e9e:	23a0      	movs	r3, #160	@ 0xa0
 8000ea0:	05db      	lsls	r3, r3, #23
 8000ea2:	429a      	cmp	r2, r3
 8000ea4:	d019      	beq.n	8000eda <HAL_GPIO_Init+0x1ea>
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	4a47      	ldr	r2, [pc, #284]	@ (8000fc8 <HAL_GPIO_Init+0x2d8>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d013      	beq.n	8000ed6 <HAL_GPIO_Init+0x1e6>
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	4a46      	ldr	r2, [pc, #280]	@ (8000fcc <HAL_GPIO_Init+0x2dc>)
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	d00d      	beq.n	8000ed2 <HAL_GPIO_Init+0x1e2>
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	4a45      	ldr	r2, [pc, #276]	@ (8000fd0 <HAL_GPIO_Init+0x2e0>)
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d007      	beq.n	8000ece <HAL_GPIO_Init+0x1de>
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	4a44      	ldr	r2, [pc, #272]	@ (8000fd4 <HAL_GPIO_Init+0x2e4>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d101      	bne.n	8000eca <HAL_GPIO_Init+0x1da>
 8000ec6:	2305      	movs	r3, #5
 8000ec8:	e008      	b.n	8000edc <HAL_GPIO_Init+0x1ec>
 8000eca:	2306      	movs	r3, #6
 8000ecc:	e006      	b.n	8000edc <HAL_GPIO_Init+0x1ec>
 8000ece:	2303      	movs	r3, #3
 8000ed0:	e004      	b.n	8000edc <HAL_GPIO_Init+0x1ec>
 8000ed2:	2302      	movs	r3, #2
 8000ed4:	e002      	b.n	8000edc <HAL_GPIO_Init+0x1ec>
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	e000      	b.n	8000edc <HAL_GPIO_Init+0x1ec>
 8000eda:	2300      	movs	r3, #0
 8000edc:	697a      	ldr	r2, [r7, #20]
 8000ede:	2103      	movs	r1, #3
 8000ee0:	400a      	ands	r2, r1
 8000ee2:	0092      	lsls	r2, r2, #2
 8000ee4:	4093      	lsls	r3, r2
 8000ee6:	693a      	ldr	r2, [r7, #16]
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000eec:	4935      	ldr	r1, [pc, #212]	@ (8000fc4 <HAL_GPIO_Init+0x2d4>)
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	089b      	lsrs	r3, r3, #2
 8000ef2:	3302      	adds	r3, #2
 8000ef4:	009b      	lsls	r3, r3, #2
 8000ef6:	693a      	ldr	r2, [r7, #16]
 8000ef8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000efa:	4b37      	ldr	r3, [pc, #220]	@ (8000fd8 <HAL_GPIO_Init+0x2e8>)
 8000efc:	689b      	ldr	r3, [r3, #8]
 8000efe:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	43da      	mvns	r2, r3
 8000f04:	693b      	ldr	r3, [r7, #16]
 8000f06:	4013      	ands	r3, r2
 8000f08:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	685a      	ldr	r2, [r3, #4]
 8000f0e:	2380      	movs	r3, #128	@ 0x80
 8000f10:	035b      	lsls	r3, r3, #13
 8000f12:	4013      	ands	r3, r2
 8000f14:	d003      	beq.n	8000f1e <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8000f16:	693a      	ldr	r2, [r7, #16]
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000f1e:	4b2e      	ldr	r3, [pc, #184]	@ (8000fd8 <HAL_GPIO_Init+0x2e8>)
 8000f20:	693a      	ldr	r2, [r7, #16]
 8000f22:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000f24:	4b2c      	ldr	r3, [pc, #176]	@ (8000fd8 <HAL_GPIO_Init+0x2e8>)
 8000f26:	68db      	ldr	r3, [r3, #12]
 8000f28:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	43da      	mvns	r2, r3
 8000f2e:	693b      	ldr	r3, [r7, #16]
 8000f30:	4013      	ands	r3, r2
 8000f32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	685a      	ldr	r2, [r3, #4]
 8000f38:	2380      	movs	r3, #128	@ 0x80
 8000f3a:	039b      	lsls	r3, r3, #14
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	d003      	beq.n	8000f48 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8000f40:	693a      	ldr	r2, [r7, #16]
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	4313      	orrs	r3, r2
 8000f46:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000f48:	4b23      	ldr	r3, [pc, #140]	@ (8000fd8 <HAL_GPIO_Init+0x2e8>)
 8000f4a:	693a      	ldr	r2, [r7, #16]
 8000f4c:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8000f4e:	4b22      	ldr	r3, [pc, #136]	@ (8000fd8 <HAL_GPIO_Init+0x2e8>)
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	43da      	mvns	r2, r3
 8000f58:	693b      	ldr	r3, [r7, #16]
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	685a      	ldr	r2, [r3, #4]
 8000f62:	2380      	movs	r3, #128	@ 0x80
 8000f64:	029b      	lsls	r3, r3, #10
 8000f66:	4013      	ands	r3, r2
 8000f68:	d003      	beq.n	8000f72 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000f6a:	693a      	ldr	r2, [r7, #16]
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	4313      	orrs	r3, r2
 8000f70:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000f72:	4b19      	ldr	r3, [pc, #100]	@ (8000fd8 <HAL_GPIO_Init+0x2e8>)
 8000f74:	693a      	ldr	r2, [r7, #16]
 8000f76:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f78:	4b17      	ldr	r3, [pc, #92]	@ (8000fd8 <HAL_GPIO_Init+0x2e8>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	43da      	mvns	r2, r3
 8000f82:	693b      	ldr	r3, [r7, #16]
 8000f84:	4013      	ands	r3, r2
 8000f86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	685a      	ldr	r2, [r3, #4]
 8000f8c:	2380      	movs	r3, #128	@ 0x80
 8000f8e:	025b      	lsls	r3, r3, #9
 8000f90:	4013      	ands	r3, r2
 8000f92:	d003      	beq.n	8000f9c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000f94:	693a      	ldr	r2, [r7, #16]
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000f9c:	4b0e      	ldr	r3, [pc, #56]	@ (8000fd8 <HAL_GPIO_Init+0x2e8>)
 8000f9e:	693a      	ldr	r2, [r7, #16]
 8000fa0:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	3301      	adds	r3, #1
 8000fa6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	681a      	ldr	r2, [r3, #0]
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	40da      	lsrs	r2, r3
 8000fb0:	1e13      	subs	r3, r2, #0
 8000fb2:	d000      	beq.n	8000fb6 <HAL_GPIO_Init+0x2c6>
 8000fb4:	e6a8      	b.n	8000d08 <HAL_GPIO_Init+0x18>
  }
}
 8000fb6:	46c0      	nop			@ (mov r8, r8)
 8000fb8:	46c0      	nop			@ (mov r8, r8)
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	b006      	add	sp, #24
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	40021000 	.word	0x40021000
 8000fc4:	40010000 	.word	0x40010000
 8000fc8:	50000400 	.word	0x50000400
 8000fcc:	50000800 	.word	0x50000800
 8000fd0:	50000c00 	.word	0x50000c00
 8000fd4:	50001c00 	.word	0x50001c00
 8000fd8:	40010400 	.word	0x40010400

08000fdc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fdc:	b5b0      	push	{r4, r5, r7, lr}
 8000fde:	b08a      	sub	sp, #40	@ 0x28
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d102      	bne.n	8000ff0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000fea:	2301      	movs	r3, #1
 8000fec:	f000 fbaf 	bl	800174e <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000ff0:	4bcf      	ldr	r3, [pc, #828]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 8000ff2:	68db      	ldr	r3, [r3, #12]
 8000ff4:	220c      	movs	r2, #12
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000ffa:	4bcd      	ldr	r3, [pc, #820]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 8000ffc:	68da      	ldr	r2, [r3, #12]
 8000ffe:	2380      	movs	r3, #128	@ 0x80
 8001000:	025b      	lsls	r3, r3, #9
 8001002:	4013      	ands	r3, r2
 8001004:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	2201      	movs	r2, #1
 800100c:	4013      	ands	r3, r2
 800100e:	d100      	bne.n	8001012 <HAL_RCC_OscConfig+0x36>
 8001010:	e07e      	b.n	8001110 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001012:	6a3b      	ldr	r3, [r7, #32]
 8001014:	2b08      	cmp	r3, #8
 8001016:	d007      	beq.n	8001028 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001018:	6a3b      	ldr	r3, [r7, #32]
 800101a:	2b0c      	cmp	r3, #12
 800101c:	d112      	bne.n	8001044 <HAL_RCC_OscConfig+0x68>
 800101e:	69fa      	ldr	r2, [r7, #28]
 8001020:	2380      	movs	r3, #128	@ 0x80
 8001022:	025b      	lsls	r3, r3, #9
 8001024:	429a      	cmp	r2, r3
 8001026:	d10d      	bne.n	8001044 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001028:	4bc1      	ldr	r3, [pc, #772]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	2380      	movs	r3, #128	@ 0x80
 800102e:	029b      	lsls	r3, r3, #10
 8001030:	4013      	ands	r3, r2
 8001032:	d100      	bne.n	8001036 <HAL_RCC_OscConfig+0x5a>
 8001034:	e06b      	b.n	800110e <HAL_RCC_OscConfig+0x132>
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d167      	bne.n	800110e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800103e:	2301      	movs	r3, #1
 8001040:	f000 fb85 	bl	800174e <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	685a      	ldr	r2, [r3, #4]
 8001048:	2380      	movs	r3, #128	@ 0x80
 800104a:	025b      	lsls	r3, r3, #9
 800104c:	429a      	cmp	r2, r3
 800104e:	d107      	bne.n	8001060 <HAL_RCC_OscConfig+0x84>
 8001050:	4bb7      	ldr	r3, [pc, #732]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	4bb6      	ldr	r3, [pc, #728]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 8001056:	2180      	movs	r1, #128	@ 0x80
 8001058:	0249      	lsls	r1, r1, #9
 800105a:	430a      	orrs	r2, r1
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	e027      	b.n	80010b0 <HAL_RCC_OscConfig+0xd4>
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	685a      	ldr	r2, [r3, #4]
 8001064:	23a0      	movs	r3, #160	@ 0xa0
 8001066:	02db      	lsls	r3, r3, #11
 8001068:	429a      	cmp	r2, r3
 800106a:	d10e      	bne.n	800108a <HAL_RCC_OscConfig+0xae>
 800106c:	4bb0      	ldr	r3, [pc, #704]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 800106e:	681a      	ldr	r2, [r3, #0]
 8001070:	4baf      	ldr	r3, [pc, #700]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 8001072:	2180      	movs	r1, #128	@ 0x80
 8001074:	02c9      	lsls	r1, r1, #11
 8001076:	430a      	orrs	r2, r1
 8001078:	601a      	str	r2, [r3, #0]
 800107a:	4bad      	ldr	r3, [pc, #692]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 800107c:	681a      	ldr	r2, [r3, #0]
 800107e:	4bac      	ldr	r3, [pc, #688]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 8001080:	2180      	movs	r1, #128	@ 0x80
 8001082:	0249      	lsls	r1, r1, #9
 8001084:	430a      	orrs	r2, r1
 8001086:	601a      	str	r2, [r3, #0]
 8001088:	e012      	b.n	80010b0 <HAL_RCC_OscConfig+0xd4>
 800108a:	4ba9      	ldr	r3, [pc, #676]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	4ba8      	ldr	r3, [pc, #672]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 8001090:	49a8      	ldr	r1, [pc, #672]	@ (8001334 <HAL_RCC_OscConfig+0x358>)
 8001092:	400a      	ands	r2, r1
 8001094:	601a      	str	r2, [r3, #0]
 8001096:	4ba6      	ldr	r3, [pc, #664]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 8001098:	681a      	ldr	r2, [r3, #0]
 800109a:	2380      	movs	r3, #128	@ 0x80
 800109c:	025b      	lsls	r3, r3, #9
 800109e:	4013      	ands	r3, r2
 80010a0:	60fb      	str	r3, [r7, #12]
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	4ba2      	ldr	r3, [pc, #648]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	4ba1      	ldr	r3, [pc, #644]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 80010aa:	49a3      	ldr	r1, [pc, #652]	@ (8001338 <HAL_RCC_OscConfig+0x35c>)
 80010ac:	400a      	ands	r2, r1
 80010ae:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d015      	beq.n	80010e4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010b8:	f7ff fd38 	bl	8000b2c <HAL_GetTick>
 80010bc:	0003      	movs	r3, r0
 80010be:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80010c0:	e009      	b.n	80010d6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010c2:	f7ff fd33 	bl	8000b2c <HAL_GetTick>
 80010c6:	0002      	movs	r2, r0
 80010c8:	69bb      	ldr	r3, [r7, #24]
 80010ca:	1ad3      	subs	r3, r2, r3
 80010cc:	2b64      	cmp	r3, #100	@ 0x64
 80010ce:	d902      	bls.n	80010d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80010d0:	2303      	movs	r3, #3
 80010d2:	f000 fb3c 	bl	800174e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80010d6:	4b96      	ldr	r3, [pc, #600]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	2380      	movs	r3, #128	@ 0x80
 80010dc:	029b      	lsls	r3, r3, #10
 80010de:	4013      	ands	r3, r2
 80010e0:	d0ef      	beq.n	80010c2 <HAL_RCC_OscConfig+0xe6>
 80010e2:	e015      	b.n	8001110 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010e4:	f7ff fd22 	bl	8000b2c <HAL_GetTick>
 80010e8:	0003      	movs	r3, r0
 80010ea:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80010ec:	e008      	b.n	8001100 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010ee:	f7ff fd1d 	bl	8000b2c <HAL_GetTick>
 80010f2:	0002      	movs	r2, r0
 80010f4:	69bb      	ldr	r3, [r7, #24]
 80010f6:	1ad3      	subs	r3, r2, r3
 80010f8:	2b64      	cmp	r3, #100	@ 0x64
 80010fa:	d901      	bls.n	8001100 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80010fc:	2303      	movs	r3, #3
 80010fe:	e326      	b.n	800174e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001100:	4b8b      	ldr	r3, [pc, #556]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	2380      	movs	r3, #128	@ 0x80
 8001106:	029b      	lsls	r3, r3, #10
 8001108:	4013      	ands	r3, r2
 800110a:	d1f0      	bne.n	80010ee <HAL_RCC_OscConfig+0x112>
 800110c:	e000      	b.n	8001110 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800110e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	2202      	movs	r2, #2
 8001116:	4013      	ands	r3, r2
 8001118:	d100      	bne.n	800111c <HAL_RCC_OscConfig+0x140>
 800111a:	e08b      	b.n	8001234 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	68db      	ldr	r3, [r3, #12]
 8001120:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001122:	6a3b      	ldr	r3, [r7, #32]
 8001124:	2b04      	cmp	r3, #4
 8001126:	d005      	beq.n	8001134 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001128:	6a3b      	ldr	r3, [r7, #32]
 800112a:	2b0c      	cmp	r3, #12
 800112c:	d13e      	bne.n	80011ac <HAL_RCC_OscConfig+0x1d0>
 800112e:	69fb      	ldr	r3, [r7, #28]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d13b      	bne.n	80011ac <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001134:	4b7e      	ldr	r3, [pc, #504]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	2204      	movs	r2, #4
 800113a:	4013      	ands	r3, r2
 800113c:	d004      	beq.n	8001148 <HAL_RCC_OscConfig+0x16c>
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d101      	bne.n	8001148 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8001144:	2301      	movs	r3, #1
 8001146:	e302      	b.n	800174e <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001148:	4b79      	ldr	r3, [pc, #484]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	4a7b      	ldr	r2, [pc, #492]	@ (800133c <HAL_RCC_OscConfig+0x360>)
 800114e:	4013      	ands	r3, r2
 8001150:	0019      	movs	r1, r3
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	691b      	ldr	r3, [r3, #16]
 8001156:	021a      	lsls	r2, r3, #8
 8001158:	4b75      	ldr	r3, [pc, #468]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 800115a:	430a      	orrs	r2, r1
 800115c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800115e:	4b74      	ldr	r3, [pc, #464]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	2209      	movs	r2, #9
 8001164:	4393      	bics	r3, r2
 8001166:	0019      	movs	r1, r3
 8001168:	4b71      	ldr	r3, [pc, #452]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 800116a:	697a      	ldr	r2, [r7, #20]
 800116c:	430a      	orrs	r2, r1
 800116e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001170:	f000 fc40 	bl	80019f4 <HAL_RCC_GetSysClockFreq>
 8001174:	0001      	movs	r1, r0
 8001176:	4b6e      	ldr	r3, [pc, #440]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 8001178:	68db      	ldr	r3, [r3, #12]
 800117a:	091b      	lsrs	r3, r3, #4
 800117c:	220f      	movs	r2, #15
 800117e:	4013      	ands	r3, r2
 8001180:	4a6f      	ldr	r2, [pc, #444]	@ (8001340 <HAL_RCC_OscConfig+0x364>)
 8001182:	5cd3      	ldrb	r3, [r2, r3]
 8001184:	000a      	movs	r2, r1
 8001186:	40da      	lsrs	r2, r3
 8001188:	4b6e      	ldr	r3, [pc, #440]	@ (8001344 <HAL_RCC_OscConfig+0x368>)
 800118a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800118c:	4b6e      	ldr	r3, [pc, #440]	@ (8001348 <HAL_RCC_OscConfig+0x36c>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	2513      	movs	r5, #19
 8001192:	197c      	adds	r4, r7, r5
 8001194:	0018      	movs	r0, r3
 8001196:	f7ff fc83 	bl	8000aa0 <HAL_InitTick>
 800119a:	0003      	movs	r3, r0
 800119c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800119e:	197b      	adds	r3, r7, r5
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d046      	beq.n	8001234 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 80011a6:	197b      	adds	r3, r7, r5
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	e2d0      	b.n	800174e <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d027      	beq.n	8001202 <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80011b2:	4b5f      	ldr	r3, [pc, #380]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	2209      	movs	r2, #9
 80011b8:	4393      	bics	r3, r2
 80011ba:	0019      	movs	r1, r3
 80011bc:	4b5c      	ldr	r3, [pc, #368]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 80011be:	697a      	ldr	r2, [r7, #20]
 80011c0:	430a      	orrs	r2, r1
 80011c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011c4:	f7ff fcb2 	bl	8000b2c <HAL_GetTick>
 80011c8:	0003      	movs	r3, r0
 80011ca:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80011cc:	e008      	b.n	80011e0 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011ce:	f7ff fcad 	bl	8000b2c <HAL_GetTick>
 80011d2:	0002      	movs	r2, r0
 80011d4:	69bb      	ldr	r3, [r7, #24]
 80011d6:	1ad3      	subs	r3, r2, r3
 80011d8:	2b02      	cmp	r3, #2
 80011da:	d901      	bls.n	80011e0 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 80011dc:	2303      	movs	r3, #3
 80011de:	e2b6      	b.n	800174e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80011e0:	4b53      	ldr	r3, [pc, #332]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	2204      	movs	r2, #4
 80011e6:	4013      	ands	r3, r2
 80011e8:	d0f1      	beq.n	80011ce <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011ea:	4b51      	ldr	r3, [pc, #324]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	4a53      	ldr	r2, [pc, #332]	@ (800133c <HAL_RCC_OscConfig+0x360>)
 80011f0:	4013      	ands	r3, r2
 80011f2:	0019      	movs	r1, r3
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	691b      	ldr	r3, [r3, #16]
 80011f8:	021a      	lsls	r2, r3, #8
 80011fa:	4b4d      	ldr	r3, [pc, #308]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 80011fc:	430a      	orrs	r2, r1
 80011fe:	605a      	str	r2, [r3, #4]
 8001200:	e018      	b.n	8001234 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001202:	4b4b      	ldr	r3, [pc, #300]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 8001204:	681a      	ldr	r2, [r3, #0]
 8001206:	4b4a      	ldr	r3, [pc, #296]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 8001208:	2101      	movs	r1, #1
 800120a:	438a      	bics	r2, r1
 800120c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800120e:	f7ff fc8d 	bl	8000b2c <HAL_GetTick>
 8001212:	0003      	movs	r3, r0
 8001214:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001216:	e008      	b.n	800122a <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001218:	f7ff fc88 	bl	8000b2c <HAL_GetTick>
 800121c:	0002      	movs	r2, r0
 800121e:	69bb      	ldr	r3, [r7, #24]
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	2b02      	cmp	r3, #2
 8001224:	d901      	bls.n	800122a <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8001226:	2303      	movs	r3, #3
 8001228:	e291      	b.n	800174e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800122a:	4b41      	ldr	r3, [pc, #260]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	2204      	movs	r2, #4
 8001230:	4013      	ands	r3, r2
 8001232:	d1f1      	bne.n	8001218 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	2210      	movs	r2, #16
 800123a:	4013      	ands	r3, r2
 800123c:	d100      	bne.n	8001240 <HAL_RCC_OscConfig+0x264>
 800123e:	e0a1      	b.n	8001384 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001240:	6a3b      	ldr	r3, [r7, #32]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d140      	bne.n	80012c8 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001246:	4b3a      	ldr	r3, [pc, #232]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 8001248:	681a      	ldr	r2, [r3, #0]
 800124a:	2380      	movs	r3, #128	@ 0x80
 800124c:	009b      	lsls	r3, r3, #2
 800124e:	4013      	ands	r3, r2
 8001250:	d005      	beq.n	800125e <HAL_RCC_OscConfig+0x282>
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	69db      	ldr	r3, [r3, #28]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d101      	bne.n	800125e <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 800125a:	2301      	movs	r3, #1
 800125c:	e277      	b.n	800174e <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800125e:	4b34      	ldr	r3, [pc, #208]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	4a3a      	ldr	r2, [pc, #232]	@ (800134c <HAL_RCC_OscConfig+0x370>)
 8001264:	4013      	ands	r3, r2
 8001266:	0019      	movs	r1, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800126c:	4b30      	ldr	r3, [pc, #192]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 800126e:	430a      	orrs	r2, r1
 8001270:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001272:	4b2f      	ldr	r3, [pc, #188]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	021b      	lsls	r3, r3, #8
 8001278:	0a19      	lsrs	r1, r3, #8
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	6a1b      	ldr	r3, [r3, #32]
 800127e:	061a      	lsls	r2, r3, #24
 8001280:	4b2b      	ldr	r3, [pc, #172]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 8001282:	430a      	orrs	r2, r1
 8001284:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800128a:	0b5b      	lsrs	r3, r3, #13
 800128c:	3301      	adds	r3, #1
 800128e:	2280      	movs	r2, #128	@ 0x80
 8001290:	0212      	lsls	r2, r2, #8
 8001292:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001294:	4b26      	ldr	r3, [pc, #152]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	091b      	lsrs	r3, r3, #4
 800129a:	210f      	movs	r1, #15
 800129c:	400b      	ands	r3, r1
 800129e:	4928      	ldr	r1, [pc, #160]	@ (8001340 <HAL_RCC_OscConfig+0x364>)
 80012a0:	5ccb      	ldrb	r3, [r1, r3]
 80012a2:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80012a4:	4b27      	ldr	r3, [pc, #156]	@ (8001344 <HAL_RCC_OscConfig+0x368>)
 80012a6:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80012a8:	4b27      	ldr	r3, [pc, #156]	@ (8001348 <HAL_RCC_OscConfig+0x36c>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	2513      	movs	r5, #19
 80012ae:	197c      	adds	r4, r7, r5
 80012b0:	0018      	movs	r0, r3
 80012b2:	f7ff fbf5 	bl	8000aa0 <HAL_InitTick>
 80012b6:	0003      	movs	r3, r0
 80012b8:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80012ba:	197b      	adds	r3, r7, r5
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d060      	beq.n	8001384 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 80012c2:	197b      	adds	r3, r7, r5
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	e242      	b.n	800174e <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	69db      	ldr	r3, [r3, #28]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d03f      	beq.n	8001350 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80012d0:	4b17      	ldr	r3, [pc, #92]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	4b16      	ldr	r3, [pc, #88]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 80012d6:	2180      	movs	r1, #128	@ 0x80
 80012d8:	0049      	lsls	r1, r1, #1
 80012da:	430a      	orrs	r2, r1
 80012dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012de:	f7ff fc25 	bl	8000b2c <HAL_GetTick>
 80012e2:	0003      	movs	r3, r0
 80012e4:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80012e6:	e008      	b.n	80012fa <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80012e8:	f7ff fc20 	bl	8000b2c <HAL_GetTick>
 80012ec:	0002      	movs	r2, r0
 80012ee:	69bb      	ldr	r3, [r7, #24]
 80012f0:	1ad3      	subs	r3, r2, r3
 80012f2:	2b02      	cmp	r3, #2
 80012f4:	d901      	bls.n	80012fa <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 80012f6:	2303      	movs	r3, #3
 80012f8:	e229      	b.n	800174e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80012fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	2380      	movs	r3, #128	@ 0x80
 8001300:	009b      	lsls	r3, r3, #2
 8001302:	4013      	ands	r3, r2
 8001304:	d0f0      	beq.n	80012e8 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001306:	4b0a      	ldr	r3, [pc, #40]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	4a10      	ldr	r2, [pc, #64]	@ (800134c <HAL_RCC_OscConfig+0x370>)
 800130c:	4013      	ands	r3, r2
 800130e:	0019      	movs	r1, r3
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001314:	4b06      	ldr	r3, [pc, #24]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 8001316:	430a      	orrs	r2, r1
 8001318:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800131a:	4b05      	ldr	r3, [pc, #20]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	021b      	lsls	r3, r3, #8
 8001320:	0a19      	lsrs	r1, r3, #8
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6a1b      	ldr	r3, [r3, #32]
 8001326:	061a      	lsls	r2, r3, #24
 8001328:	4b01      	ldr	r3, [pc, #4]	@ (8001330 <HAL_RCC_OscConfig+0x354>)
 800132a:	430a      	orrs	r2, r1
 800132c:	605a      	str	r2, [r3, #4]
 800132e:	e029      	b.n	8001384 <HAL_RCC_OscConfig+0x3a8>
 8001330:	40021000 	.word	0x40021000
 8001334:	fffeffff 	.word	0xfffeffff
 8001338:	fffbffff 	.word	0xfffbffff
 800133c:	ffffe0ff 	.word	0xffffe0ff
 8001340:	08003f14 	.word	0x08003f14
 8001344:	20000000 	.word	0x20000000
 8001348:	20000004 	.word	0x20000004
 800134c:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001350:	4bbd      	ldr	r3, [pc, #756]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	4bbc      	ldr	r3, [pc, #752]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 8001356:	49bd      	ldr	r1, [pc, #756]	@ (800164c <HAL_RCC_OscConfig+0x670>)
 8001358:	400a      	ands	r2, r1
 800135a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800135c:	f7ff fbe6 	bl	8000b2c <HAL_GetTick>
 8001360:	0003      	movs	r3, r0
 8001362:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001364:	e008      	b.n	8001378 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001366:	f7ff fbe1 	bl	8000b2c <HAL_GetTick>
 800136a:	0002      	movs	r2, r0
 800136c:	69bb      	ldr	r3, [r7, #24]
 800136e:	1ad3      	subs	r3, r2, r3
 8001370:	2b02      	cmp	r3, #2
 8001372:	d901      	bls.n	8001378 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8001374:	2303      	movs	r3, #3
 8001376:	e1ea      	b.n	800174e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001378:	4bb3      	ldr	r3, [pc, #716]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	2380      	movs	r3, #128	@ 0x80
 800137e:	009b      	lsls	r3, r3, #2
 8001380:	4013      	ands	r3, r2
 8001382:	d1f0      	bne.n	8001366 <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	2208      	movs	r2, #8
 800138a:	4013      	ands	r3, r2
 800138c:	d036      	beq.n	80013fc <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	695b      	ldr	r3, [r3, #20]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d019      	beq.n	80013ca <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001396:	4bac      	ldr	r3, [pc, #688]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 8001398:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800139a:	4bab      	ldr	r3, [pc, #684]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 800139c:	2101      	movs	r1, #1
 800139e:	430a      	orrs	r2, r1
 80013a0:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013a2:	f7ff fbc3 	bl	8000b2c <HAL_GetTick>
 80013a6:	0003      	movs	r3, r0
 80013a8:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80013aa:	e008      	b.n	80013be <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013ac:	f7ff fbbe 	bl	8000b2c <HAL_GetTick>
 80013b0:	0002      	movs	r2, r0
 80013b2:	69bb      	ldr	r3, [r7, #24]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	2b02      	cmp	r3, #2
 80013b8:	d901      	bls.n	80013be <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 80013ba:	2303      	movs	r3, #3
 80013bc:	e1c7      	b.n	800174e <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80013be:	4ba2      	ldr	r3, [pc, #648]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 80013c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80013c2:	2202      	movs	r2, #2
 80013c4:	4013      	ands	r3, r2
 80013c6:	d0f1      	beq.n	80013ac <HAL_RCC_OscConfig+0x3d0>
 80013c8:	e018      	b.n	80013fc <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013ca:	4b9f      	ldr	r3, [pc, #636]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 80013cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80013ce:	4b9e      	ldr	r3, [pc, #632]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 80013d0:	2101      	movs	r1, #1
 80013d2:	438a      	bics	r2, r1
 80013d4:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013d6:	f7ff fba9 	bl	8000b2c <HAL_GetTick>
 80013da:	0003      	movs	r3, r0
 80013dc:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80013de:	e008      	b.n	80013f2 <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013e0:	f7ff fba4 	bl	8000b2c <HAL_GetTick>
 80013e4:	0002      	movs	r2, r0
 80013e6:	69bb      	ldr	r3, [r7, #24]
 80013e8:	1ad3      	subs	r3, r2, r3
 80013ea:	2b02      	cmp	r3, #2
 80013ec:	d901      	bls.n	80013f2 <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 80013ee:	2303      	movs	r3, #3
 80013f0:	e1ad      	b.n	800174e <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80013f2:	4b95      	ldr	r3, [pc, #596]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 80013f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80013f6:	2202      	movs	r2, #2
 80013f8:	4013      	ands	r3, r2
 80013fa:	d1f1      	bne.n	80013e0 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2204      	movs	r2, #4
 8001402:	4013      	ands	r3, r2
 8001404:	d100      	bne.n	8001408 <HAL_RCC_OscConfig+0x42c>
 8001406:	e0ae      	b.n	8001566 <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001408:	2027      	movs	r0, #39	@ 0x27
 800140a:	183b      	adds	r3, r7, r0
 800140c:	2200      	movs	r2, #0
 800140e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001410:	4b8d      	ldr	r3, [pc, #564]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 8001412:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001414:	2380      	movs	r3, #128	@ 0x80
 8001416:	055b      	lsls	r3, r3, #21
 8001418:	4013      	ands	r3, r2
 800141a:	d109      	bne.n	8001430 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800141c:	4b8a      	ldr	r3, [pc, #552]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 800141e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001420:	4b89      	ldr	r3, [pc, #548]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 8001422:	2180      	movs	r1, #128	@ 0x80
 8001424:	0549      	lsls	r1, r1, #21
 8001426:	430a      	orrs	r2, r1
 8001428:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800142a:	183b      	adds	r3, r7, r0
 800142c:	2201      	movs	r2, #1
 800142e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001430:	4b87      	ldr	r3, [pc, #540]	@ (8001650 <HAL_RCC_OscConfig+0x674>)
 8001432:	681a      	ldr	r2, [r3, #0]
 8001434:	2380      	movs	r3, #128	@ 0x80
 8001436:	005b      	lsls	r3, r3, #1
 8001438:	4013      	ands	r3, r2
 800143a:	d11a      	bne.n	8001472 <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800143c:	4b84      	ldr	r3, [pc, #528]	@ (8001650 <HAL_RCC_OscConfig+0x674>)
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	4b83      	ldr	r3, [pc, #524]	@ (8001650 <HAL_RCC_OscConfig+0x674>)
 8001442:	2180      	movs	r1, #128	@ 0x80
 8001444:	0049      	lsls	r1, r1, #1
 8001446:	430a      	orrs	r2, r1
 8001448:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800144a:	f7ff fb6f 	bl	8000b2c <HAL_GetTick>
 800144e:	0003      	movs	r3, r0
 8001450:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001452:	e008      	b.n	8001466 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001454:	f7ff fb6a 	bl	8000b2c <HAL_GetTick>
 8001458:	0002      	movs	r2, r0
 800145a:	69bb      	ldr	r3, [r7, #24]
 800145c:	1ad3      	subs	r3, r2, r3
 800145e:	2b64      	cmp	r3, #100	@ 0x64
 8001460:	d901      	bls.n	8001466 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8001462:	2303      	movs	r3, #3
 8001464:	e173      	b.n	800174e <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001466:	4b7a      	ldr	r3, [pc, #488]	@ (8001650 <HAL_RCC_OscConfig+0x674>)
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	2380      	movs	r3, #128	@ 0x80
 800146c:	005b      	lsls	r3, r3, #1
 800146e:	4013      	ands	r3, r2
 8001470:	d0f0      	beq.n	8001454 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	689a      	ldr	r2, [r3, #8]
 8001476:	2380      	movs	r3, #128	@ 0x80
 8001478:	005b      	lsls	r3, r3, #1
 800147a:	429a      	cmp	r2, r3
 800147c:	d107      	bne.n	800148e <HAL_RCC_OscConfig+0x4b2>
 800147e:	4b72      	ldr	r3, [pc, #456]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 8001480:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001482:	4b71      	ldr	r3, [pc, #452]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 8001484:	2180      	movs	r1, #128	@ 0x80
 8001486:	0049      	lsls	r1, r1, #1
 8001488:	430a      	orrs	r2, r1
 800148a:	651a      	str	r2, [r3, #80]	@ 0x50
 800148c:	e031      	b.n	80014f2 <HAL_RCC_OscConfig+0x516>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d10c      	bne.n	80014b0 <HAL_RCC_OscConfig+0x4d4>
 8001496:	4b6c      	ldr	r3, [pc, #432]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 8001498:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800149a:	4b6b      	ldr	r3, [pc, #428]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 800149c:	496b      	ldr	r1, [pc, #428]	@ (800164c <HAL_RCC_OscConfig+0x670>)
 800149e:	400a      	ands	r2, r1
 80014a0:	651a      	str	r2, [r3, #80]	@ 0x50
 80014a2:	4b69      	ldr	r3, [pc, #420]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 80014a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80014a6:	4b68      	ldr	r3, [pc, #416]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 80014a8:	496a      	ldr	r1, [pc, #424]	@ (8001654 <HAL_RCC_OscConfig+0x678>)
 80014aa:	400a      	ands	r2, r1
 80014ac:	651a      	str	r2, [r3, #80]	@ 0x50
 80014ae:	e020      	b.n	80014f2 <HAL_RCC_OscConfig+0x516>
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	689a      	ldr	r2, [r3, #8]
 80014b4:	23a0      	movs	r3, #160	@ 0xa0
 80014b6:	00db      	lsls	r3, r3, #3
 80014b8:	429a      	cmp	r2, r3
 80014ba:	d10e      	bne.n	80014da <HAL_RCC_OscConfig+0x4fe>
 80014bc:	4b62      	ldr	r3, [pc, #392]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 80014be:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80014c0:	4b61      	ldr	r3, [pc, #388]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 80014c2:	2180      	movs	r1, #128	@ 0x80
 80014c4:	00c9      	lsls	r1, r1, #3
 80014c6:	430a      	orrs	r2, r1
 80014c8:	651a      	str	r2, [r3, #80]	@ 0x50
 80014ca:	4b5f      	ldr	r3, [pc, #380]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 80014cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80014ce:	4b5e      	ldr	r3, [pc, #376]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 80014d0:	2180      	movs	r1, #128	@ 0x80
 80014d2:	0049      	lsls	r1, r1, #1
 80014d4:	430a      	orrs	r2, r1
 80014d6:	651a      	str	r2, [r3, #80]	@ 0x50
 80014d8:	e00b      	b.n	80014f2 <HAL_RCC_OscConfig+0x516>
 80014da:	4b5b      	ldr	r3, [pc, #364]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 80014dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80014de:	4b5a      	ldr	r3, [pc, #360]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 80014e0:	495a      	ldr	r1, [pc, #360]	@ (800164c <HAL_RCC_OscConfig+0x670>)
 80014e2:	400a      	ands	r2, r1
 80014e4:	651a      	str	r2, [r3, #80]	@ 0x50
 80014e6:	4b58      	ldr	r3, [pc, #352]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 80014e8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80014ea:	4b57      	ldr	r3, [pc, #348]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 80014ec:	4959      	ldr	r1, [pc, #356]	@ (8001654 <HAL_RCC_OscConfig+0x678>)
 80014ee:	400a      	ands	r2, r1
 80014f0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	689b      	ldr	r3, [r3, #8]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d015      	beq.n	8001526 <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014fa:	f7ff fb17 	bl	8000b2c <HAL_GetTick>
 80014fe:	0003      	movs	r3, r0
 8001500:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001502:	e009      	b.n	8001518 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001504:	f7ff fb12 	bl	8000b2c <HAL_GetTick>
 8001508:	0002      	movs	r2, r0
 800150a:	69bb      	ldr	r3, [r7, #24]
 800150c:	1ad3      	subs	r3, r2, r3
 800150e:	4a52      	ldr	r2, [pc, #328]	@ (8001658 <HAL_RCC_OscConfig+0x67c>)
 8001510:	4293      	cmp	r3, r2
 8001512:	d901      	bls.n	8001518 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8001514:	2303      	movs	r3, #3
 8001516:	e11a      	b.n	800174e <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001518:	4b4b      	ldr	r3, [pc, #300]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 800151a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800151c:	2380      	movs	r3, #128	@ 0x80
 800151e:	009b      	lsls	r3, r3, #2
 8001520:	4013      	ands	r3, r2
 8001522:	d0ef      	beq.n	8001504 <HAL_RCC_OscConfig+0x528>
 8001524:	e014      	b.n	8001550 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001526:	f7ff fb01 	bl	8000b2c <HAL_GetTick>
 800152a:	0003      	movs	r3, r0
 800152c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800152e:	e009      	b.n	8001544 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001530:	f7ff fafc 	bl	8000b2c <HAL_GetTick>
 8001534:	0002      	movs	r2, r0
 8001536:	69bb      	ldr	r3, [r7, #24]
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	4a47      	ldr	r2, [pc, #284]	@ (8001658 <HAL_RCC_OscConfig+0x67c>)
 800153c:	4293      	cmp	r3, r2
 800153e:	d901      	bls.n	8001544 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001540:	2303      	movs	r3, #3
 8001542:	e104      	b.n	800174e <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001544:	4b40      	ldr	r3, [pc, #256]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 8001546:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001548:	2380      	movs	r3, #128	@ 0x80
 800154a:	009b      	lsls	r3, r3, #2
 800154c:	4013      	ands	r3, r2
 800154e:	d1ef      	bne.n	8001530 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001550:	2327      	movs	r3, #39	@ 0x27
 8001552:	18fb      	adds	r3, r7, r3
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	2b01      	cmp	r3, #1
 8001558:	d105      	bne.n	8001566 <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800155a:	4b3b      	ldr	r3, [pc, #236]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 800155c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800155e:	4b3a      	ldr	r3, [pc, #232]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 8001560:	493e      	ldr	r1, [pc, #248]	@ (800165c <HAL_RCC_OscConfig+0x680>)
 8001562:	400a      	ands	r2, r1
 8001564:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	2220      	movs	r2, #32
 800156c:	4013      	ands	r3, r2
 800156e:	d049      	beq.n	8001604 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	699b      	ldr	r3, [r3, #24]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d026      	beq.n	80015c6 <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001578:	4b33      	ldr	r3, [pc, #204]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 800157a:	689a      	ldr	r2, [r3, #8]
 800157c:	4b32      	ldr	r3, [pc, #200]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 800157e:	2101      	movs	r1, #1
 8001580:	430a      	orrs	r2, r1
 8001582:	609a      	str	r2, [r3, #8]
 8001584:	4b30      	ldr	r3, [pc, #192]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 8001586:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001588:	4b2f      	ldr	r3, [pc, #188]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 800158a:	2101      	movs	r1, #1
 800158c:	430a      	orrs	r2, r1
 800158e:	635a      	str	r2, [r3, #52]	@ 0x34
 8001590:	4b33      	ldr	r3, [pc, #204]	@ (8001660 <HAL_RCC_OscConfig+0x684>)
 8001592:	6a1a      	ldr	r2, [r3, #32]
 8001594:	4b32      	ldr	r3, [pc, #200]	@ (8001660 <HAL_RCC_OscConfig+0x684>)
 8001596:	2180      	movs	r1, #128	@ 0x80
 8001598:	0189      	lsls	r1, r1, #6
 800159a:	430a      	orrs	r2, r1
 800159c:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800159e:	f7ff fac5 	bl	8000b2c <HAL_GetTick>
 80015a2:	0003      	movs	r3, r0
 80015a4:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80015a6:	e008      	b.n	80015ba <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80015a8:	f7ff fac0 	bl	8000b2c <HAL_GetTick>
 80015ac:	0002      	movs	r2, r0
 80015ae:	69bb      	ldr	r3, [r7, #24]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	2b02      	cmp	r3, #2
 80015b4:	d901      	bls.n	80015ba <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 80015b6:	2303      	movs	r3, #3
 80015b8:	e0c9      	b.n	800174e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80015ba:	4b23      	ldr	r3, [pc, #140]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	2202      	movs	r2, #2
 80015c0:	4013      	ands	r3, r2
 80015c2:	d0f1      	beq.n	80015a8 <HAL_RCC_OscConfig+0x5cc>
 80015c4:	e01e      	b.n	8001604 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80015c6:	4b20      	ldr	r3, [pc, #128]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 80015c8:	689a      	ldr	r2, [r3, #8]
 80015ca:	4b1f      	ldr	r3, [pc, #124]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 80015cc:	2101      	movs	r1, #1
 80015ce:	438a      	bics	r2, r1
 80015d0:	609a      	str	r2, [r3, #8]
 80015d2:	4b23      	ldr	r3, [pc, #140]	@ (8001660 <HAL_RCC_OscConfig+0x684>)
 80015d4:	6a1a      	ldr	r2, [r3, #32]
 80015d6:	4b22      	ldr	r3, [pc, #136]	@ (8001660 <HAL_RCC_OscConfig+0x684>)
 80015d8:	4922      	ldr	r1, [pc, #136]	@ (8001664 <HAL_RCC_OscConfig+0x688>)
 80015da:	400a      	ands	r2, r1
 80015dc:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015de:	f7ff faa5 	bl	8000b2c <HAL_GetTick>
 80015e2:	0003      	movs	r3, r0
 80015e4:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80015e6:	e008      	b.n	80015fa <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80015e8:	f7ff faa0 	bl	8000b2c <HAL_GetTick>
 80015ec:	0002      	movs	r2, r0
 80015ee:	69bb      	ldr	r3, [r7, #24]
 80015f0:	1ad3      	subs	r3, r2, r3
 80015f2:	2b02      	cmp	r3, #2
 80015f4:	d901      	bls.n	80015fa <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 80015f6:	2303      	movs	r3, #3
 80015f8:	e0a9      	b.n	800174e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80015fa:	4b13      	ldr	r3, [pc, #76]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	2202      	movs	r2, #2
 8001600:	4013      	ands	r3, r2
 8001602:	d1f1      	bne.n	80015e8 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001608:	2b00      	cmp	r3, #0
 800160a:	d100      	bne.n	800160e <HAL_RCC_OscConfig+0x632>
 800160c:	e09e      	b.n	800174c <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800160e:	6a3b      	ldr	r3, [r7, #32]
 8001610:	2b0c      	cmp	r3, #12
 8001612:	d100      	bne.n	8001616 <HAL_RCC_OscConfig+0x63a>
 8001614:	e077      	b.n	8001706 <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800161a:	2b02      	cmp	r3, #2
 800161c:	d158      	bne.n	80016d0 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800161e:	4b0a      	ldr	r3, [pc, #40]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	4b09      	ldr	r3, [pc, #36]	@ (8001648 <HAL_RCC_OscConfig+0x66c>)
 8001624:	4910      	ldr	r1, [pc, #64]	@ (8001668 <HAL_RCC_OscConfig+0x68c>)
 8001626:	400a      	ands	r2, r1
 8001628:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800162a:	f7ff fa7f 	bl	8000b2c <HAL_GetTick>
 800162e:	0003      	movs	r3, r0
 8001630:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001632:	e01b      	b.n	800166c <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001634:	f7ff fa7a 	bl	8000b2c <HAL_GetTick>
 8001638:	0002      	movs	r2, r0
 800163a:	69bb      	ldr	r3, [r7, #24]
 800163c:	1ad3      	subs	r3, r2, r3
 800163e:	2b02      	cmp	r3, #2
 8001640:	d914      	bls.n	800166c <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8001642:	2303      	movs	r3, #3
 8001644:	e083      	b.n	800174e <HAL_RCC_OscConfig+0x772>
 8001646:	46c0      	nop			@ (mov r8, r8)
 8001648:	40021000 	.word	0x40021000
 800164c:	fffffeff 	.word	0xfffffeff
 8001650:	40007000 	.word	0x40007000
 8001654:	fffffbff 	.word	0xfffffbff
 8001658:	00001388 	.word	0x00001388
 800165c:	efffffff 	.word	0xefffffff
 8001660:	40010000 	.word	0x40010000
 8001664:	ffffdfff 	.word	0xffffdfff
 8001668:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800166c:	4b3a      	ldr	r3, [pc, #232]	@ (8001758 <HAL_RCC_OscConfig+0x77c>)
 800166e:	681a      	ldr	r2, [r3, #0]
 8001670:	2380      	movs	r3, #128	@ 0x80
 8001672:	049b      	lsls	r3, r3, #18
 8001674:	4013      	ands	r3, r2
 8001676:	d1dd      	bne.n	8001634 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001678:	4b37      	ldr	r3, [pc, #220]	@ (8001758 <HAL_RCC_OscConfig+0x77c>)
 800167a:	68db      	ldr	r3, [r3, #12]
 800167c:	4a37      	ldr	r2, [pc, #220]	@ (800175c <HAL_RCC_OscConfig+0x780>)
 800167e:	4013      	ands	r3, r2
 8001680:	0019      	movs	r1, r3
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168a:	431a      	orrs	r2, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001690:	431a      	orrs	r2, r3
 8001692:	4b31      	ldr	r3, [pc, #196]	@ (8001758 <HAL_RCC_OscConfig+0x77c>)
 8001694:	430a      	orrs	r2, r1
 8001696:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001698:	4b2f      	ldr	r3, [pc, #188]	@ (8001758 <HAL_RCC_OscConfig+0x77c>)
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	4b2e      	ldr	r3, [pc, #184]	@ (8001758 <HAL_RCC_OscConfig+0x77c>)
 800169e:	2180      	movs	r1, #128	@ 0x80
 80016a0:	0449      	lsls	r1, r1, #17
 80016a2:	430a      	orrs	r2, r1
 80016a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016a6:	f7ff fa41 	bl	8000b2c <HAL_GetTick>
 80016aa:	0003      	movs	r3, r0
 80016ac:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80016ae:	e008      	b.n	80016c2 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016b0:	f7ff fa3c 	bl	8000b2c <HAL_GetTick>
 80016b4:	0002      	movs	r2, r0
 80016b6:	69bb      	ldr	r3, [r7, #24]
 80016b8:	1ad3      	subs	r3, r2, r3
 80016ba:	2b02      	cmp	r3, #2
 80016bc:	d901      	bls.n	80016c2 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 80016be:	2303      	movs	r3, #3
 80016c0:	e045      	b.n	800174e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80016c2:	4b25      	ldr	r3, [pc, #148]	@ (8001758 <HAL_RCC_OscConfig+0x77c>)
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	2380      	movs	r3, #128	@ 0x80
 80016c8:	049b      	lsls	r3, r3, #18
 80016ca:	4013      	ands	r3, r2
 80016cc:	d0f0      	beq.n	80016b0 <HAL_RCC_OscConfig+0x6d4>
 80016ce:	e03d      	b.n	800174c <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016d0:	4b21      	ldr	r3, [pc, #132]	@ (8001758 <HAL_RCC_OscConfig+0x77c>)
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	4b20      	ldr	r3, [pc, #128]	@ (8001758 <HAL_RCC_OscConfig+0x77c>)
 80016d6:	4922      	ldr	r1, [pc, #136]	@ (8001760 <HAL_RCC_OscConfig+0x784>)
 80016d8:	400a      	ands	r2, r1
 80016da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016dc:	f7ff fa26 	bl	8000b2c <HAL_GetTick>
 80016e0:	0003      	movs	r3, r0
 80016e2:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80016e4:	e008      	b.n	80016f8 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016e6:	f7ff fa21 	bl	8000b2c <HAL_GetTick>
 80016ea:	0002      	movs	r2, r0
 80016ec:	69bb      	ldr	r3, [r7, #24]
 80016ee:	1ad3      	subs	r3, r2, r3
 80016f0:	2b02      	cmp	r3, #2
 80016f2:	d901      	bls.n	80016f8 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 80016f4:	2303      	movs	r3, #3
 80016f6:	e02a      	b.n	800174e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80016f8:	4b17      	ldr	r3, [pc, #92]	@ (8001758 <HAL_RCC_OscConfig+0x77c>)
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	2380      	movs	r3, #128	@ 0x80
 80016fe:	049b      	lsls	r3, r3, #18
 8001700:	4013      	ands	r3, r2
 8001702:	d1f0      	bne.n	80016e6 <HAL_RCC_OscConfig+0x70a>
 8001704:	e022      	b.n	800174c <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800170a:	2b01      	cmp	r3, #1
 800170c:	d101      	bne.n	8001712 <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e01d      	b.n	800174e <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001712:	4b11      	ldr	r3, [pc, #68]	@ (8001758 <HAL_RCC_OscConfig+0x77c>)
 8001714:	68db      	ldr	r3, [r3, #12]
 8001716:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001718:	69fa      	ldr	r2, [r7, #28]
 800171a:	2380      	movs	r3, #128	@ 0x80
 800171c:	025b      	lsls	r3, r3, #9
 800171e:	401a      	ands	r2, r3
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001724:	429a      	cmp	r2, r3
 8001726:	d10f      	bne.n	8001748 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001728:	69fa      	ldr	r2, [r7, #28]
 800172a:	23f0      	movs	r3, #240	@ 0xf0
 800172c:	039b      	lsls	r3, r3, #14
 800172e:	401a      	ands	r2, r3
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001734:	429a      	cmp	r2, r3
 8001736:	d107      	bne.n	8001748 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001738:	69fa      	ldr	r2, [r7, #28]
 800173a:	23c0      	movs	r3, #192	@ 0xc0
 800173c:	041b      	lsls	r3, r3, #16
 800173e:	401a      	ands	r2, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001744:	429a      	cmp	r2, r3
 8001746:	d001      	beq.n	800174c <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8001748:	2301      	movs	r3, #1
 800174a:	e000      	b.n	800174e <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 800174c:	2300      	movs	r3, #0
}
 800174e:	0018      	movs	r0, r3
 8001750:	46bd      	mov	sp, r7
 8001752:	b00a      	add	sp, #40	@ 0x28
 8001754:	bdb0      	pop	{r4, r5, r7, pc}
 8001756:	46c0      	nop			@ (mov r8, r8)
 8001758:	40021000 	.word	0x40021000
 800175c:	ff02ffff 	.word	0xff02ffff
 8001760:	feffffff 	.word	0xfeffffff

08001764 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001764:	b5b0      	push	{r4, r5, r7, lr}
 8001766:	b084      	sub	sp, #16
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
 800176c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d101      	bne.n	8001778 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001774:	2301      	movs	r3, #1
 8001776:	e128      	b.n	80019ca <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001778:	4b96      	ldr	r3, [pc, #600]	@ (80019d4 <HAL_RCC_ClockConfig+0x270>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2201      	movs	r2, #1
 800177e:	4013      	ands	r3, r2
 8001780:	683a      	ldr	r2, [r7, #0]
 8001782:	429a      	cmp	r2, r3
 8001784:	d91e      	bls.n	80017c4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001786:	4b93      	ldr	r3, [pc, #588]	@ (80019d4 <HAL_RCC_ClockConfig+0x270>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	2201      	movs	r2, #1
 800178c:	4393      	bics	r3, r2
 800178e:	0019      	movs	r1, r3
 8001790:	4b90      	ldr	r3, [pc, #576]	@ (80019d4 <HAL_RCC_ClockConfig+0x270>)
 8001792:	683a      	ldr	r2, [r7, #0]
 8001794:	430a      	orrs	r2, r1
 8001796:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001798:	f7ff f9c8 	bl	8000b2c <HAL_GetTick>
 800179c:	0003      	movs	r3, r0
 800179e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017a0:	e009      	b.n	80017b6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017a2:	f7ff f9c3 	bl	8000b2c <HAL_GetTick>
 80017a6:	0002      	movs	r2, r0
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	1ad3      	subs	r3, r2, r3
 80017ac:	4a8a      	ldr	r2, [pc, #552]	@ (80019d8 <HAL_RCC_ClockConfig+0x274>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d901      	bls.n	80017b6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80017b2:	2303      	movs	r3, #3
 80017b4:	e109      	b.n	80019ca <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017b6:	4b87      	ldr	r3, [pc, #540]	@ (80019d4 <HAL_RCC_ClockConfig+0x270>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2201      	movs	r2, #1
 80017bc:	4013      	ands	r3, r2
 80017be:	683a      	ldr	r2, [r7, #0]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d1ee      	bne.n	80017a2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	2202      	movs	r2, #2
 80017ca:	4013      	ands	r3, r2
 80017cc:	d009      	beq.n	80017e2 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017ce:	4b83      	ldr	r3, [pc, #524]	@ (80019dc <HAL_RCC_ClockConfig+0x278>)
 80017d0:	68db      	ldr	r3, [r3, #12]
 80017d2:	22f0      	movs	r2, #240	@ 0xf0
 80017d4:	4393      	bics	r3, r2
 80017d6:	0019      	movs	r1, r3
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	689a      	ldr	r2, [r3, #8]
 80017dc:	4b7f      	ldr	r3, [pc, #508]	@ (80019dc <HAL_RCC_ClockConfig+0x278>)
 80017de:	430a      	orrs	r2, r1
 80017e0:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	2201      	movs	r2, #1
 80017e8:	4013      	ands	r3, r2
 80017ea:	d100      	bne.n	80017ee <HAL_RCC_ClockConfig+0x8a>
 80017ec:	e089      	b.n	8001902 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	2b02      	cmp	r3, #2
 80017f4:	d107      	bne.n	8001806 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80017f6:	4b79      	ldr	r3, [pc, #484]	@ (80019dc <HAL_RCC_ClockConfig+0x278>)
 80017f8:	681a      	ldr	r2, [r3, #0]
 80017fa:	2380      	movs	r3, #128	@ 0x80
 80017fc:	029b      	lsls	r3, r3, #10
 80017fe:	4013      	ands	r3, r2
 8001800:	d120      	bne.n	8001844 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e0e1      	b.n	80019ca <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	2b03      	cmp	r3, #3
 800180c:	d107      	bne.n	800181e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800180e:	4b73      	ldr	r3, [pc, #460]	@ (80019dc <HAL_RCC_ClockConfig+0x278>)
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	2380      	movs	r3, #128	@ 0x80
 8001814:	049b      	lsls	r3, r3, #18
 8001816:	4013      	ands	r3, r2
 8001818:	d114      	bne.n	8001844 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800181a:	2301      	movs	r3, #1
 800181c:	e0d5      	b.n	80019ca <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	2b01      	cmp	r3, #1
 8001824:	d106      	bne.n	8001834 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001826:	4b6d      	ldr	r3, [pc, #436]	@ (80019dc <HAL_RCC_ClockConfig+0x278>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	2204      	movs	r2, #4
 800182c:	4013      	ands	r3, r2
 800182e:	d109      	bne.n	8001844 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001830:	2301      	movs	r3, #1
 8001832:	e0ca      	b.n	80019ca <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001834:	4b69      	ldr	r3, [pc, #420]	@ (80019dc <HAL_RCC_ClockConfig+0x278>)
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	2380      	movs	r3, #128	@ 0x80
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	4013      	ands	r3, r2
 800183e:	d101      	bne.n	8001844 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001840:	2301      	movs	r3, #1
 8001842:	e0c2      	b.n	80019ca <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001844:	4b65      	ldr	r3, [pc, #404]	@ (80019dc <HAL_RCC_ClockConfig+0x278>)
 8001846:	68db      	ldr	r3, [r3, #12]
 8001848:	2203      	movs	r2, #3
 800184a:	4393      	bics	r3, r2
 800184c:	0019      	movs	r1, r3
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	685a      	ldr	r2, [r3, #4]
 8001852:	4b62      	ldr	r3, [pc, #392]	@ (80019dc <HAL_RCC_ClockConfig+0x278>)
 8001854:	430a      	orrs	r2, r1
 8001856:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001858:	f7ff f968 	bl	8000b2c <HAL_GetTick>
 800185c:	0003      	movs	r3, r0
 800185e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	2b02      	cmp	r3, #2
 8001866:	d111      	bne.n	800188c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001868:	e009      	b.n	800187e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800186a:	f7ff f95f 	bl	8000b2c <HAL_GetTick>
 800186e:	0002      	movs	r2, r0
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	1ad3      	subs	r3, r2, r3
 8001874:	4a58      	ldr	r2, [pc, #352]	@ (80019d8 <HAL_RCC_ClockConfig+0x274>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d901      	bls.n	800187e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800187a:	2303      	movs	r3, #3
 800187c:	e0a5      	b.n	80019ca <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800187e:	4b57      	ldr	r3, [pc, #348]	@ (80019dc <HAL_RCC_ClockConfig+0x278>)
 8001880:	68db      	ldr	r3, [r3, #12]
 8001882:	220c      	movs	r2, #12
 8001884:	4013      	ands	r3, r2
 8001886:	2b08      	cmp	r3, #8
 8001888:	d1ef      	bne.n	800186a <HAL_RCC_ClockConfig+0x106>
 800188a:	e03a      	b.n	8001902 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	2b03      	cmp	r3, #3
 8001892:	d111      	bne.n	80018b8 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001894:	e009      	b.n	80018aa <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001896:	f7ff f949 	bl	8000b2c <HAL_GetTick>
 800189a:	0002      	movs	r2, r0
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	1ad3      	subs	r3, r2, r3
 80018a0:	4a4d      	ldr	r2, [pc, #308]	@ (80019d8 <HAL_RCC_ClockConfig+0x274>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d901      	bls.n	80018aa <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80018a6:	2303      	movs	r3, #3
 80018a8:	e08f      	b.n	80019ca <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018aa:	4b4c      	ldr	r3, [pc, #304]	@ (80019dc <HAL_RCC_ClockConfig+0x278>)
 80018ac:	68db      	ldr	r3, [r3, #12]
 80018ae:	220c      	movs	r2, #12
 80018b0:	4013      	ands	r3, r2
 80018b2:	2b0c      	cmp	r3, #12
 80018b4:	d1ef      	bne.n	8001896 <HAL_RCC_ClockConfig+0x132>
 80018b6:	e024      	b.n	8001902 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	2b01      	cmp	r3, #1
 80018be:	d11b      	bne.n	80018f8 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80018c0:	e009      	b.n	80018d6 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018c2:	f7ff f933 	bl	8000b2c <HAL_GetTick>
 80018c6:	0002      	movs	r2, r0
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	4a42      	ldr	r2, [pc, #264]	@ (80019d8 <HAL_RCC_ClockConfig+0x274>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d901      	bls.n	80018d6 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80018d2:	2303      	movs	r3, #3
 80018d4:	e079      	b.n	80019ca <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80018d6:	4b41      	ldr	r3, [pc, #260]	@ (80019dc <HAL_RCC_ClockConfig+0x278>)
 80018d8:	68db      	ldr	r3, [r3, #12]
 80018da:	220c      	movs	r2, #12
 80018dc:	4013      	ands	r3, r2
 80018de:	2b04      	cmp	r3, #4
 80018e0:	d1ef      	bne.n	80018c2 <HAL_RCC_ClockConfig+0x15e>
 80018e2:	e00e      	b.n	8001902 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018e4:	f7ff f922 	bl	8000b2c <HAL_GetTick>
 80018e8:	0002      	movs	r2, r0
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	4a3a      	ldr	r2, [pc, #232]	@ (80019d8 <HAL_RCC_ClockConfig+0x274>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d901      	bls.n	80018f8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80018f4:	2303      	movs	r3, #3
 80018f6:	e068      	b.n	80019ca <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80018f8:	4b38      	ldr	r3, [pc, #224]	@ (80019dc <HAL_RCC_ClockConfig+0x278>)
 80018fa:	68db      	ldr	r3, [r3, #12]
 80018fc:	220c      	movs	r2, #12
 80018fe:	4013      	ands	r3, r2
 8001900:	d1f0      	bne.n	80018e4 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001902:	4b34      	ldr	r3, [pc, #208]	@ (80019d4 <HAL_RCC_ClockConfig+0x270>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	2201      	movs	r2, #1
 8001908:	4013      	ands	r3, r2
 800190a:	683a      	ldr	r2, [r7, #0]
 800190c:	429a      	cmp	r2, r3
 800190e:	d21e      	bcs.n	800194e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001910:	4b30      	ldr	r3, [pc, #192]	@ (80019d4 <HAL_RCC_ClockConfig+0x270>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	2201      	movs	r2, #1
 8001916:	4393      	bics	r3, r2
 8001918:	0019      	movs	r1, r3
 800191a:	4b2e      	ldr	r3, [pc, #184]	@ (80019d4 <HAL_RCC_ClockConfig+0x270>)
 800191c:	683a      	ldr	r2, [r7, #0]
 800191e:	430a      	orrs	r2, r1
 8001920:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001922:	f7ff f903 	bl	8000b2c <HAL_GetTick>
 8001926:	0003      	movs	r3, r0
 8001928:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800192a:	e009      	b.n	8001940 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800192c:	f7ff f8fe 	bl	8000b2c <HAL_GetTick>
 8001930:	0002      	movs	r2, r0
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	4a28      	ldr	r2, [pc, #160]	@ (80019d8 <HAL_RCC_ClockConfig+0x274>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d901      	bls.n	8001940 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 800193c:	2303      	movs	r3, #3
 800193e:	e044      	b.n	80019ca <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001940:	4b24      	ldr	r3, [pc, #144]	@ (80019d4 <HAL_RCC_ClockConfig+0x270>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	2201      	movs	r2, #1
 8001946:	4013      	ands	r3, r2
 8001948:	683a      	ldr	r2, [r7, #0]
 800194a:	429a      	cmp	r2, r3
 800194c:	d1ee      	bne.n	800192c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	2204      	movs	r2, #4
 8001954:	4013      	ands	r3, r2
 8001956:	d009      	beq.n	800196c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001958:	4b20      	ldr	r3, [pc, #128]	@ (80019dc <HAL_RCC_ClockConfig+0x278>)
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	4a20      	ldr	r2, [pc, #128]	@ (80019e0 <HAL_RCC_ClockConfig+0x27c>)
 800195e:	4013      	ands	r3, r2
 8001960:	0019      	movs	r1, r3
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	68da      	ldr	r2, [r3, #12]
 8001966:	4b1d      	ldr	r3, [pc, #116]	@ (80019dc <HAL_RCC_ClockConfig+0x278>)
 8001968:	430a      	orrs	r2, r1
 800196a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	2208      	movs	r2, #8
 8001972:	4013      	ands	r3, r2
 8001974:	d00a      	beq.n	800198c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001976:	4b19      	ldr	r3, [pc, #100]	@ (80019dc <HAL_RCC_ClockConfig+0x278>)
 8001978:	68db      	ldr	r3, [r3, #12]
 800197a:	4a1a      	ldr	r2, [pc, #104]	@ (80019e4 <HAL_RCC_ClockConfig+0x280>)
 800197c:	4013      	ands	r3, r2
 800197e:	0019      	movs	r1, r3
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	691b      	ldr	r3, [r3, #16]
 8001984:	00da      	lsls	r2, r3, #3
 8001986:	4b15      	ldr	r3, [pc, #84]	@ (80019dc <HAL_RCC_ClockConfig+0x278>)
 8001988:	430a      	orrs	r2, r1
 800198a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800198c:	f000 f832 	bl	80019f4 <HAL_RCC_GetSysClockFreq>
 8001990:	0001      	movs	r1, r0
 8001992:	4b12      	ldr	r3, [pc, #72]	@ (80019dc <HAL_RCC_ClockConfig+0x278>)
 8001994:	68db      	ldr	r3, [r3, #12]
 8001996:	091b      	lsrs	r3, r3, #4
 8001998:	220f      	movs	r2, #15
 800199a:	4013      	ands	r3, r2
 800199c:	4a12      	ldr	r2, [pc, #72]	@ (80019e8 <HAL_RCC_ClockConfig+0x284>)
 800199e:	5cd3      	ldrb	r3, [r2, r3]
 80019a0:	000a      	movs	r2, r1
 80019a2:	40da      	lsrs	r2, r3
 80019a4:	4b11      	ldr	r3, [pc, #68]	@ (80019ec <HAL_RCC_ClockConfig+0x288>)
 80019a6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80019a8:	4b11      	ldr	r3, [pc, #68]	@ (80019f0 <HAL_RCC_ClockConfig+0x28c>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	250b      	movs	r5, #11
 80019ae:	197c      	adds	r4, r7, r5
 80019b0:	0018      	movs	r0, r3
 80019b2:	f7ff f875 	bl	8000aa0 <HAL_InitTick>
 80019b6:	0003      	movs	r3, r0
 80019b8:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80019ba:	197b      	adds	r3, r7, r5
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d002      	beq.n	80019c8 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80019c2:	197b      	adds	r3, r7, r5
 80019c4:	781b      	ldrb	r3, [r3, #0]
 80019c6:	e000      	b.n	80019ca <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80019c8:	2300      	movs	r3, #0
}
 80019ca:	0018      	movs	r0, r3
 80019cc:	46bd      	mov	sp, r7
 80019ce:	b004      	add	sp, #16
 80019d0:	bdb0      	pop	{r4, r5, r7, pc}
 80019d2:	46c0      	nop			@ (mov r8, r8)
 80019d4:	40022000 	.word	0x40022000
 80019d8:	00001388 	.word	0x00001388
 80019dc:	40021000 	.word	0x40021000
 80019e0:	fffff8ff 	.word	0xfffff8ff
 80019e4:	ffffc7ff 	.word	0xffffc7ff
 80019e8:	08003f14 	.word	0x08003f14
 80019ec:	20000000 	.word	0x20000000
 80019f0:	20000004 	.word	0x20000004

080019f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b086      	sub	sp, #24
 80019f8:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80019fa:	4b3c      	ldr	r3, [pc, #240]	@ (8001aec <HAL_RCC_GetSysClockFreq+0xf8>)
 80019fc:	68db      	ldr	r3, [r3, #12]
 80019fe:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	220c      	movs	r2, #12
 8001a04:	4013      	ands	r3, r2
 8001a06:	2b0c      	cmp	r3, #12
 8001a08:	d013      	beq.n	8001a32 <HAL_RCC_GetSysClockFreq+0x3e>
 8001a0a:	d85c      	bhi.n	8001ac6 <HAL_RCC_GetSysClockFreq+0xd2>
 8001a0c:	2b04      	cmp	r3, #4
 8001a0e:	d002      	beq.n	8001a16 <HAL_RCC_GetSysClockFreq+0x22>
 8001a10:	2b08      	cmp	r3, #8
 8001a12:	d00b      	beq.n	8001a2c <HAL_RCC_GetSysClockFreq+0x38>
 8001a14:	e057      	b.n	8001ac6 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001a16:	4b35      	ldr	r3, [pc, #212]	@ (8001aec <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	2210      	movs	r2, #16
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	d002      	beq.n	8001a26 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001a20:	4b33      	ldr	r3, [pc, #204]	@ (8001af0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001a22:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001a24:	e05d      	b.n	8001ae2 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8001a26:	4b33      	ldr	r3, [pc, #204]	@ (8001af4 <HAL_RCC_GetSysClockFreq+0x100>)
 8001a28:	613b      	str	r3, [r7, #16]
      break;
 8001a2a:	e05a      	b.n	8001ae2 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001a2c:	4b32      	ldr	r3, [pc, #200]	@ (8001af8 <HAL_RCC_GetSysClockFreq+0x104>)
 8001a2e:	613b      	str	r3, [r7, #16]
      break;
 8001a30:	e057      	b.n	8001ae2 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	0c9b      	lsrs	r3, r3, #18
 8001a36:	220f      	movs	r2, #15
 8001a38:	4013      	ands	r3, r2
 8001a3a:	4a30      	ldr	r2, [pc, #192]	@ (8001afc <HAL_RCC_GetSysClockFreq+0x108>)
 8001a3c:	5cd3      	ldrb	r3, [r2, r3]
 8001a3e:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	0d9b      	lsrs	r3, r3, #22
 8001a44:	2203      	movs	r2, #3
 8001a46:	4013      	ands	r3, r2
 8001a48:	3301      	adds	r3, #1
 8001a4a:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a4c:	4b27      	ldr	r3, [pc, #156]	@ (8001aec <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a4e:	68da      	ldr	r2, [r3, #12]
 8001a50:	2380      	movs	r3, #128	@ 0x80
 8001a52:	025b      	lsls	r3, r3, #9
 8001a54:	4013      	ands	r3, r2
 8001a56:	d00f      	beq.n	8001a78 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8001a58:	68b9      	ldr	r1, [r7, #8]
 8001a5a:	000a      	movs	r2, r1
 8001a5c:	0152      	lsls	r2, r2, #5
 8001a5e:	1a52      	subs	r2, r2, r1
 8001a60:	0193      	lsls	r3, r2, #6
 8001a62:	1a9b      	subs	r3, r3, r2
 8001a64:	00db      	lsls	r3, r3, #3
 8001a66:	185b      	adds	r3, r3, r1
 8001a68:	025b      	lsls	r3, r3, #9
 8001a6a:	6879      	ldr	r1, [r7, #4]
 8001a6c:	0018      	movs	r0, r3
 8001a6e:	f7fe fb39 	bl	80000e4 <__udivsi3>
 8001a72:	0003      	movs	r3, r0
 8001a74:	617b      	str	r3, [r7, #20]
 8001a76:	e023      	b.n	8001ac0 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001a78:	4b1c      	ldr	r3, [pc, #112]	@ (8001aec <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2210      	movs	r2, #16
 8001a7e:	4013      	ands	r3, r2
 8001a80:	d00f      	beq.n	8001aa2 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8001a82:	68b9      	ldr	r1, [r7, #8]
 8001a84:	000a      	movs	r2, r1
 8001a86:	0152      	lsls	r2, r2, #5
 8001a88:	1a52      	subs	r2, r2, r1
 8001a8a:	0193      	lsls	r3, r2, #6
 8001a8c:	1a9b      	subs	r3, r3, r2
 8001a8e:	00db      	lsls	r3, r3, #3
 8001a90:	185b      	adds	r3, r3, r1
 8001a92:	021b      	lsls	r3, r3, #8
 8001a94:	6879      	ldr	r1, [r7, #4]
 8001a96:	0018      	movs	r0, r3
 8001a98:	f7fe fb24 	bl	80000e4 <__udivsi3>
 8001a9c:	0003      	movs	r3, r0
 8001a9e:	617b      	str	r3, [r7, #20]
 8001aa0:	e00e      	b.n	8001ac0 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8001aa2:	68b9      	ldr	r1, [r7, #8]
 8001aa4:	000a      	movs	r2, r1
 8001aa6:	0152      	lsls	r2, r2, #5
 8001aa8:	1a52      	subs	r2, r2, r1
 8001aaa:	0193      	lsls	r3, r2, #6
 8001aac:	1a9b      	subs	r3, r3, r2
 8001aae:	00db      	lsls	r3, r3, #3
 8001ab0:	185b      	adds	r3, r3, r1
 8001ab2:	029b      	lsls	r3, r3, #10
 8001ab4:	6879      	ldr	r1, [r7, #4]
 8001ab6:	0018      	movs	r0, r3
 8001ab8:	f7fe fb14 	bl	80000e4 <__udivsi3>
 8001abc:	0003      	movs	r3, r0
 8001abe:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	613b      	str	r3, [r7, #16]
      break;
 8001ac4:	e00d      	b.n	8001ae2 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001ac6:	4b09      	ldr	r3, [pc, #36]	@ (8001aec <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	0b5b      	lsrs	r3, r3, #13
 8001acc:	2207      	movs	r2, #7
 8001ace:	4013      	ands	r3, r2
 8001ad0:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	2280      	movs	r2, #128	@ 0x80
 8001ad8:	0212      	lsls	r2, r2, #8
 8001ada:	409a      	lsls	r2, r3
 8001adc:	0013      	movs	r3, r2
 8001ade:	613b      	str	r3, [r7, #16]
      break;
 8001ae0:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001ae2:	693b      	ldr	r3, [r7, #16]
}
 8001ae4:	0018      	movs	r0, r3
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	b006      	add	sp, #24
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	40021000 	.word	0x40021000
 8001af0:	003d0900 	.word	0x003d0900
 8001af4:	00f42400 	.word	0x00f42400
 8001af8:	007a1200 	.word	0x007a1200
 8001afc:	08003f2c 	.word	0x08003f2c

08001b00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b04:	4b02      	ldr	r3, [pc, #8]	@ (8001b10 <HAL_RCC_GetHCLKFreq+0x10>)
 8001b06:	681b      	ldr	r3, [r3, #0]
}
 8001b08:	0018      	movs	r0, r3
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	46c0      	nop			@ (mov r8, r8)
 8001b10:	20000000 	.word	0x20000000

08001b14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b18:	f7ff fff2 	bl	8001b00 <HAL_RCC_GetHCLKFreq>
 8001b1c:	0001      	movs	r1, r0
 8001b1e:	4b06      	ldr	r3, [pc, #24]	@ (8001b38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b20:	68db      	ldr	r3, [r3, #12]
 8001b22:	0a1b      	lsrs	r3, r3, #8
 8001b24:	2207      	movs	r2, #7
 8001b26:	4013      	ands	r3, r2
 8001b28:	4a04      	ldr	r2, [pc, #16]	@ (8001b3c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001b2a:	5cd3      	ldrb	r3, [r2, r3]
 8001b2c:	40d9      	lsrs	r1, r3
 8001b2e:	000b      	movs	r3, r1
}
 8001b30:	0018      	movs	r0, r3
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	46c0      	nop			@ (mov r8, r8)
 8001b38:	40021000 	.word	0x40021000
 8001b3c:	08003f24 	.word	0x08003f24

08001b40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b44:	f7ff ffdc 	bl	8001b00 <HAL_RCC_GetHCLKFreq>
 8001b48:	0001      	movs	r1, r0
 8001b4a:	4b06      	ldr	r3, [pc, #24]	@ (8001b64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b4c:	68db      	ldr	r3, [r3, #12]
 8001b4e:	0adb      	lsrs	r3, r3, #11
 8001b50:	2207      	movs	r2, #7
 8001b52:	4013      	ands	r3, r2
 8001b54:	4a04      	ldr	r2, [pc, #16]	@ (8001b68 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001b56:	5cd3      	ldrb	r3, [r2, r3]
 8001b58:	40d9      	lsrs	r1, r3
 8001b5a:	000b      	movs	r3, r1
}
 8001b5c:	0018      	movs	r0, r3
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	46c0      	nop			@ (mov r8, r8)
 8001b64:	40021000 	.word	0x40021000
 8001b68:	08003f24 	.word	0x08003f24

08001b6c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b086      	sub	sp, #24
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001b74:	2317      	movs	r3, #23
 8001b76:	18fb      	adds	r3, r7, r3
 8001b78:	2200      	movs	r2, #0
 8001b7a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	2220      	movs	r2, #32
 8001b82:	4013      	ands	r3, r2
 8001b84:	d106      	bne.n	8001b94 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	2380      	movs	r3, #128	@ 0x80
 8001b8c:	011b      	lsls	r3, r3, #4
 8001b8e:	4013      	ands	r3, r2
 8001b90:	d100      	bne.n	8001b94 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8001b92:	e104      	b.n	8001d9e <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b94:	4bb1      	ldr	r3, [pc, #708]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001b98:	2380      	movs	r3, #128	@ 0x80
 8001b9a:	055b      	lsls	r3, r3, #21
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	d10a      	bne.n	8001bb6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ba0:	4bae      	ldr	r3, [pc, #696]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ba2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001ba4:	4bad      	ldr	r3, [pc, #692]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ba6:	2180      	movs	r1, #128	@ 0x80
 8001ba8:	0549      	lsls	r1, r1, #21
 8001baa:	430a      	orrs	r2, r1
 8001bac:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8001bae:	2317      	movs	r3, #23
 8001bb0:	18fb      	adds	r3, r7, r3
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bb6:	4baa      	ldr	r3, [pc, #680]	@ (8001e60 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	2380      	movs	r3, #128	@ 0x80
 8001bbc:	005b      	lsls	r3, r3, #1
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	d11a      	bne.n	8001bf8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bc2:	4ba7      	ldr	r3, [pc, #668]	@ (8001e60 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	4ba6      	ldr	r3, [pc, #664]	@ (8001e60 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001bc8:	2180      	movs	r1, #128	@ 0x80
 8001bca:	0049      	lsls	r1, r1, #1
 8001bcc:	430a      	orrs	r2, r1
 8001bce:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bd0:	f7fe ffac 	bl	8000b2c <HAL_GetTick>
 8001bd4:	0003      	movs	r3, r0
 8001bd6:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bd8:	e008      	b.n	8001bec <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bda:	f7fe ffa7 	bl	8000b2c <HAL_GetTick>
 8001bde:	0002      	movs	r2, r0
 8001be0:	693b      	ldr	r3, [r7, #16]
 8001be2:	1ad3      	subs	r3, r2, r3
 8001be4:	2b64      	cmp	r3, #100	@ 0x64
 8001be6:	d901      	bls.n	8001bec <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001be8:	2303      	movs	r3, #3
 8001bea:	e133      	b.n	8001e54 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bec:	4b9c      	ldr	r3, [pc, #624]	@ (8001e60 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	2380      	movs	r3, #128	@ 0x80
 8001bf2:	005b      	lsls	r3, r3, #1
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	d0f0      	beq.n	8001bda <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001bf8:	4b98      	ldr	r3, [pc, #608]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	23c0      	movs	r3, #192	@ 0xc0
 8001bfe:	039b      	lsls	r3, r3, #14
 8001c00:	4013      	ands	r3, r2
 8001c02:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	685a      	ldr	r2, [r3, #4]
 8001c08:	23c0      	movs	r3, #192	@ 0xc0
 8001c0a:	039b      	lsls	r3, r3, #14
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	68fa      	ldr	r2, [r7, #12]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d107      	bne.n	8001c24 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	689a      	ldr	r2, [r3, #8]
 8001c18:	23c0      	movs	r3, #192	@ 0xc0
 8001c1a:	039b      	lsls	r3, r3, #14
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	68fa      	ldr	r2, [r7, #12]
 8001c20:	429a      	cmp	r2, r3
 8001c22:	d013      	beq.n	8001c4c <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	685a      	ldr	r2, [r3, #4]
 8001c28:	23c0      	movs	r3, #192	@ 0xc0
 8001c2a:	029b      	lsls	r3, r3, #10
 8001c2c:	401a      	ands	r2, r3
 8001c2e:	23c0      	movs	r3, #192	@ 0xc0
 8001c30:	029b      	lsls	r3, r3, #10
 8001c32:	429a      	cmp	r2, r3
 8001c34:	d10a      	bne.n	8001c4c <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001c36:	4b89      	ldr	r3, [pc, #548]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	2380      	movs	r3, #128	@ 0x80
 8001c3c:	029b      	lsls	r3, r3, #10
 8001c3e:	401a      	ands	r2, r3
 8001c40:	2380      	movs	r3, #128	@ 0x80
 8001c42:	029b      	lsls	r3, r3, #10
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d101      	bne.n	8001c4c <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e103      	b.n	8001e54 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001c4c:	4b83      	ldr	r3, [pc, #524]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001c4e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001c50:	23c0      	movs	r3, #192	@ 0xc0
 8001c52:	029b      	lsls	r3, r3, #10
 8001c54:	4013      	ands	r3, r2
 8001c56:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d049      	beq.n	8001cf2 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	685a      	ldr	r2, [r3, #4]
 8001c62:	23c0      	movs	r3, #192	@ 0xc0
 8001c64:	029b      	lsls	r3, r3, #10
 8001c66:	4013      	ands	r3, r2
 8001c68:	68fa      	ldr	r2, [r7, #12]
 8001c6a:	429a      	cmp	r2, r3
 8001c6c:	d004      	beq.n	8001c78 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	2220      	movs	r2, #32
 8001c74:	4013      	ands	r3, r2
 8001c76:	d10d      	bne.n	8001c94 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	689a      	ldr	r2, [r3, #8]
 8001c7c:	23c0      	movs	r3, #192	@ 0xc0
 8001c7e:	029b      	lsls	r3, r3, #10
 8001c80:	4013      	ands	r3, r2
 8001c82:	68fa      	ldr	r2, [r7, #12]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d034      	beq.n	8001cf2 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	2380      	movs	r3, #128	@ 0x80
 8001c8e:	011b      	lsls	r3, r3, #4
 8001c90:	4013      	ands	r3, r2
 8001c92:	d02e      	beq.n	8001cf2 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001c94:	4b71      	ldr	r3, [pc, #452]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001c96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c98:	4a72      	ldr	r2, [pc, #456]	@ (8001e64 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001c9e:	4b6f      	ldr	r3, [pc, #444]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ca0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001ca2:	4b6e      	ldr	r3, [pc, #440]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ca4:	2180      	movs	r1, #128	@ 0x80
 8001ca6:	0309      	lsls	r1, r1, #12
 8001ca8:	430a      	orrs	r2, r1
 8001caa:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001cac:	4b6b      	ldr	r3, [pc, #428]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001cae:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001cb0:	4b6a      	ldr	r3, [pc, #424]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001cb2:	496d      	ldr	r1, [pc, #436]	@ (8001e68 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001cb4:	400a      	ands	r2, r1
 8001cb6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001cb8:	4b68      	ldr	r3, [pc, #416]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001cba:	68fa      	ldr	r2, [r7, #12]
 8001cbc:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001cbe:	68fa      	ldr	r2, [r7, #12]
 8001cc0:	2380      	movs	r3, #128	@ 0x80
 8001cc2:	005b      	lsls	r3, r3, #1
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	d014      	beq.n	8001cf2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc8:	f7fe ff30 	bl	8000b2c <HAL_GetTick>
 8001ccc:	0003      	movs	r3, r0
 8001cce:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001cd0:	e009      	b.n	8001ce6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cd2:	f7fe ff2b 	bl	8000b2c <HAL_GetTick>
 8001cd6:	0002      	movs	r2, r0
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	4a63      	ldr	r2, [pc, #396]	@ (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d901      	bls.n	8001ce6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	e0b6      	b.n	8001e54 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001ce6:	4b5d      	ldr	r3, [pc, #372]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ce8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001cea:	2380      	movs	r3, #128	@ 0x80
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	4013      	ands	r3, r2
 8001cf0:	d0ef      	beq.n	8001cd2 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	2380      	movs	r3, #128	@ 0x80
 8001cf8:	011b      	lsls	r3, r3, #4
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	d01f      	beq.n	8001d3e <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	689a      	ldr	r2, [r3, #8]
 8001d02:	23c0      	movs	r3, #192	@ 0xc0
 8001d04:	029b      	lsls	r3, r3, #10
 8001d06:	401a      	ands	r2, r3
 8001d08:	23c0      	movs	r3, #192	@ 0xc0
 8001d0a:	029b      	lsls	r3, r3, #10
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d10c      	bne.n	8001d2a <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8001d10:	4b52      	ldr	r3, [pc, #328]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a56      	ldr	r2, [pc, #344]	@ (8001e70 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8001d16:	4013      	ands	r3, r2
 8001d18:	0019      	movs	r1, r3
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	689a      	ldr	r2, [r3, #8]
 8001d1e:	23c0      	movs	r3, #192	@ 0xc0
 8001d20:	039b      	lsls	r3, r3, #14
 8001d22:	401a      	ands	r2, r3
 8001d24:	4b4d      	ldr	r3, [pc, #308]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001d26:	430a      	orrs	r2, r1
 8001d28:	601a      	str	r2, [r3, #0]
 8001d2a:	4b4c      	ldr	r3, [pc, #304]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001d2c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	689a      	ldr	r2, [r3, #8]
 8001d32:	23c0      	movs	r3, #192	@ 0xc0
 8001d34:	029b      	lsls	r3, r3, #10
 8001d36:	401a      	ands	r2, r3
 8001d38:	4b48      	ldr	r3, [pc, #288]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001d3a:	430a      	orrs	r2, r1
 8001d3c:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2220      	movs	r2, #32
 8001d44:	4013      	ands	r3, r2
 8001d46:	d01f      	beq.n	8001d88 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	685a      	ldr	r2, [r3, #4]
 8001d4c:	23c0      	movs	r3, #192	@ 0xc0
 8001d4e:	029b      	lsls	r3, r3, #10
 8001d50:	401a      	ands	r2, r3
 8001d52:	23c0      	movs	r3, #192	@ 0xc0
 8001d54:	029b      	lsls	r3, r3, #10
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d10c      	bne.n	8001d74 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8001d5a:	4b40      	ldr	r3, [pc, #256]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a44      	ldr	r2, [pc, #272]	@ (8001e70 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8001d60:	4013      	ands	r3, r2
 8001d62:	0019      	movs	r1, r3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	685a      	ldr	r2, [r3, #4]
 8001d68:	23c0      	movs	r3, #192	@ 0xc0
 8001d6a:	039b      	lsls	r3, r3, #14
 8001d6c:	401a      	ands	r2, r3
 8001d6e:	4b3b      	ldr	r3, [pc, #236]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001d70:	430a      	orrs	r2, r1
 8001d72:	601a      	str	r2, [r3, #0]
 8001d74:	4b39      	ldr	r3, [pc, #228]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001d76:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	685a      	ldr	r2, [r3, #4]
 8001d7c:	23c0      	movs	r3, #192	@ 0xc0
 8001d7e:	029b      	lsls	r3, r3, #10
 8001d80:	401a      	ands	r2, r3
 8001d82:	4b36      	ldr	r3, [pc, #216]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001d84:	430a      	orrs	r2, r1
 8001d86:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001d88:	2317      	movs	r3, #23
 8001d8a:	18fb      	adds	r3, r7, r3
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d105      	bne.n	8001d9e <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d92:	4b32      	ldr	r3, [pc, #200]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001d94:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001d96:	4b31      	ldr	r3, [pc, #196]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001d98:	4936      	ldr	r1, [pc, #216]	@ (8001e74 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8001d9a:	400a      	ands	r2, r1
 8001d9c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	2201      	movs	r2, #1
 8001da4:	4013      	ands	r3, r2
 8001da6:	d009      	beq.n	8001dbc <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001da8:	4b2c      	ldr	r3, [pc, #176]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001daa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dac:	2203      	movs	r2, #3
 8001dae:	4393      	bics	r3, r2
 8001db0:	0019      	movs	r1, r3
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	68da      	ldr	r2, [r3, #12]
 8001db6:	4b29      	ldr	r3, [pc, #164]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001db8:	430a      	orrs	r2, r1
 8001dba:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	2202      	movs	r2, #2
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	d009      	beq.n	8001dda <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001dc6:	4b25      	ldr	r3, [pc, #148]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001dc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dca:	220c      	movs	r2, #12
 8001dcc:	4393      	bics	r3, r2
 8001dce:	0019      	movs	r1, r3
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	691a      	ldr	r2, [r3, #16]
 8001dd4:	4b21      	ldr	r3, [pc, #132]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001dd6:	430a      	orrs	r2, r1
 8001dd8:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	2204      	movs	r2, #4
 8001de0:	4013      	ands	r3, r2
 8001de2:	d009      	beq.n	8001df8 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001de4:	4b1d      	ldr	r3, [pc, #116]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001de6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001de8:	4a23      	ldr	r2, [pc, #140]	@ (8001e78 <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 8001dea:	4013      	ands	r3, r2
 8001dec:	0019      	movs	r1, r3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	695a      	ldr	r2, [r3, #20]
 8001df2:	4b1a      	ldr	r3, [pc, #104]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001df4:	430a      	orrs	r2, r1
 8001df6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2208      	movs	r2, #8
 8001dfe:	4013      	ands	r3, r2
 8001e00:	d009      	beq.n	8001e16 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001e02:	4b16      	ldr	r3, [pc, #88]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001e04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e06:	4a1d      	ldr	r2, [pc, #116]	@ (8001e7c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001e08:	4013      	ands	r3, r2
 8001e0a:	0019      	movs	r1, r3
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	699a      	ldr	r2, [r3, #24]
 8001e10:	4b12      	ldr	r3, [pc, #72]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001e12:	430a      	orrs	r2, r1
 8001e14:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	2240      	movs	r2, #64	@ 0x40
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	d009      	beq.n	8001e34 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001e20:	4b0e      	ldr	r3, [pc, #56]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001e22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e24:	4a16      	ldr	r2, [pc, #88]	@ (8001e80 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8001e26:	4013      	ands	r3, r2
 8001e28:	0019      	movs	r1, r3
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6a1a      	ldr	r2, [r3, #32]
 8001e2e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001e30:	430a      	orrs	r2, r1
 8001e32:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	2280      	movs	r2, #128	@ 0x80
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	d009      	beq.n	8001e52 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001e3e:	4b07      	ldr	r3, [pc, #28]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001e40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e42:	4a10      	ldr	r2, [pc, #64]	@ (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8001e44:	4013      	ands	r3, r2
 8001e46:	0019      	movs	r1, r3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	69da      	ldr	r2, [r3, #28]
 8001e4c:	4b03      	ldr	r3, [pc, #12]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001e4e:	430a      	orrs	r2, r1
 8001e50:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8001e52:	2300      	movs	r3, #0
}
 8001e54:	0018      	movs	r0, r3
 8001e56:	46bd      	mov	sp, r7
 8001e58:	b006      	add	sp, #24
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	40021000 	.word	0x40021000
 8001e60:	40007000 	.word	0x40007000
 8001e64:	fffcffff 	.word	0xfffcffff
 8001e68:	fff7ffff 	.word	0xfff7ffff
 8001e6c:	00001388 	.word	0x00001388
 8001e70:	ffcfffff 	.word	0xffcfffff
 8001e74:	efffffff 	.word	0xefffffff
 8001e78:	fffff3ff 	.word	0xfffff3ff
 8001e7c:	ffffcfff 	.word	0xffffcfff
 8001e80:	fbffffff 	.word	0xfbffffff
 8001e84:	fff3ffff 	.word	0xfff3ffff

08001e88 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d101      	bne.n	8001e9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e044      	b.n	8001f24 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d107      	bne.n	8001eb2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2278      	movs	r2, #120	@ 0x78
 8001ea6:	2100      	movs	r1, #0
 8001ea8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	0018      	movs	r0, r3
 8001eae:	f7fe fd69 	bl	8000984 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2224      	movs	r2, #36	@ 0x24
 8001eb6:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	2101      	movs	r1, #1
 8001ec4:	438a      	bics	r2, r1
 8001ec6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d003      	beq.n	8001ed8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	0018      	movs	r0, r3
 8001ed4:	f000 fb50 	bl	8002578 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	0018      	movs	r0, r3
 8001edc:	f000 f8c8 	bl	8002070 <UART_SetConfig>
 8001ee0:	0003      	movs	r3, r0
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d101      	bne.n	8001eea <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e01c      	b.n	8001f24 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	685a      	ldr	r2, [r3, #4]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	490d      	ldr	r1, [pc, #52]	@ (8001f2c <HAL_UART_Init+0xa4>)
 8001ef6:	400a      	ands	r2, r1
 8001ef8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	689a      	ldr	r2, [r3, #8]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	212a      	movs	r1, #42	@ 0x2a
 8001f06:	438a      	bics	r2, r1
 8001f08:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	2101      	movs	r1, #1
 8001f16:	430a      	orrs	r2, r1
 8001f18:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	0018      	movs	r0, r3
 8001f1e:	f000 fbdf 	bl	80026e0 <UART_CheckIdleState>
 8001f22:	0003      	movs	r3, r0
}
 8001f24:	0018      	movs	r0, r3
 8001f26:	46bd      	mov	sp, r7
 8001f28:	b002      	add	sp, #8
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	ffffb7ff 	.word	0xffffb7ff

08001f30 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b08a      	sub	sp, #40	@ 0x28
 8001f34:	af02      	add	r7, sp, #8
 8001f36:	60f8      	str	r0, [r7, #12]
 8001f38:	60b9      	str	r1, [r7, #8]
 8001f3a:	603b      	str	r3, [r7, #0]
 8001f3c:	1dbb      	adds	r3, r7, #6
 8001f3e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001f44:	2b20      	cmp	r3, #32
 8001f46:	d000      	beq.n	8001f4a <HAL_UART_Transmit+0x1a>
 8001f48:	e08c      	b.n	8002064 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f4a:	68bb      	ldr	r3, [r7, #8]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d003      	beq.n	8001f58 <HAL_UART_Transmit+0x28>
 8001f50:	1dbb      	adds	r3, r7, #6
 8001f52:	881b      	ldrh	r3, [r3, #0]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d101      	bne.n	8001f5c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e084      	b.n	8002066 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	689a      	ldr	r2, [r3, #8]
 8001f60:	2380      	movs	r3, #128	@ 0x80
 8001f62:	015b      	lsls	r3, r3, #5
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d109      	bne.n	8001f7c <HAL_UART_Transmit+0x4c>
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	691b      	ldr	r3, [r3, #16]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d105      	bne.n	8001f7c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	2201      	movs	r2, #1
 8001f74:	4013      	ands	r3, r2
 8001f76:	d001      	beq.n	8001f7c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e074      	b.n	8002066 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	2284      	movs	r2, #132	@ 0x84
 8001f80:	2100      	movs	r1, #0
 8001f82:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	2221      	movs	r2, #33	@ 0x21
 8001f88:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001f8a:	f7fe fdcf 	bl	8000b2c <HAL_GetTick>
 8001f8e:	0003      	movs	r3, r0
 8001f90:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	1dba      	adds	r2, r7, #6
 8001f96:	2150      	movs	r1, #80	@ 0x50
 8001f98:	8812      	ldrh	r2, [r2, #0]
 8001f9a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	1dba      	adds	r2, r7, #6
 8001fa0:	2152      	movs	r1, #82	@ 0x52
 8001fa2:	8812      	ldrh	r2, [r2, #0]
 8001fa4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	689a      	ldr	r2, [r3, #8]
 8001faa:	2380      	movs	r3, #128	@ 0x80
 8001fac:	015b      	lsls	r3, r3, #5
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d108      	bne.n	8001fc4 <HAL_UART_Transmit+0x94>
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	691b      	ldr	r3, [r3, #16]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d104      	bne.n	8001fc4 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	61bb      	str	r3, [r7, #24]
 8001fc2:	e003      	b.n	8001fcc <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001fcc:	e02f      	b.n	800202e <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001fce:	697a      	ldr	r2, [r7, #20]
 8001fd0:	68f8      	ldr	r0, [r7, #12]
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	9300      	str	r3, [sp, #0]
 8001fd6:	0013      	movs	r3, r2
 8001fd8:	2200      	movs	r2, #0
 8001fda:	2180      	movs	r1, #128	@ 0x80
 8001fdc:	f000 fc28 	bl	8002830 <UART_WaitOnFlagUntilTimeout>
 8001fe0:	1e03      	subs	r3, r0, #0
 8001fe2:	d004      	beq.n	8001fee <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	2220      	movs	r2, #32
 8001fe8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8001fea:	2303      	movs	r3, #3
 8001fec:	e03b      	b.n	8002066 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8001fee:	69fb      	ldr	r3, [r7, #28]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d10b      	bne.n	800200c <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001ff4:	69bb      	ldr	r3, [r7, #24]
 8001ff6:	881b      	ldrh	r3, [r3, #0]
 8001ff8:	001a      	movs	r2, r3
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	05d2      	lsls	r2, r2, #23
 8002000:	0dd2      	lsrs	r2, r2, #23
 8002002:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002004:	69bb      	ldr	r3, [r7, #24]
 8002006:	3302      	adds	r3, #2
 8002008:	61bb      	str	r3, [r7, #24]
 800200a:	e007      	b.n	800201c <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800200c:	69fb      	ldr	r3, [r7, #28]
 800200e:	781a      	ldrb	r2, [r3, #0]
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002016:	69fb      	ldr	r3, [r7, #28]
 8002018:	3301      	adds	r3, #1
 800201a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	2252      	movs	r2, #82	@ 0x52
 8002020:	5a9b      	ldrh	r3, [r3, r2]
 8002022:	b29b      	uxth	r3, r3
 8002024:	3b01      	subs	r3, #1
 8002026:	b299      	uxth	r1, r3
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	2252      	movs	r2, #82	@ 0x52
 800202c:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	2252      	movs	r2, #82	@ 0x52
 8002032:	5a9b      	ldrh	r3, [r3, r2]
 8002034:	b29b      	uxth	r3, r3
 8002036:	2b00      	cmp	r3, #0
 8002038:	d1c9      	bne.n	8001fce <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800203a:	697a      	ldr	r2, [r7, #20]
 800203c:	68f8      	ldr	r0, [r7, #12]
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	9300      	str	r3, [sp, #0]
 8002042:	0013      	movs	r3, r2
 8002044:	2200      	movs	r2, #0
 8002046:	2140      	movs	r1, #64	@ 0x40
 8002048:	f000 fbf2 	bl	8002830 <UART_WaitOnFlagUntilTimeout>
 800204c:	1e03      	subs	r3, r0, #0
 800204e:	d004      	beq.n	800205a <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	2220      	movs	r2, #32
 8002054:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002056:	2303      	movs	r3, #3
 8002058:	e005      	b.n	8002066 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	2220      	movs	r2, #32
 800205e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002060:	2300      	movs	r3, #0
 8002062:	e000      	b.n	8002066 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8002064:	2302      	movs	r3, #2
  }
}
 8002066:	0018      	movs	r0, r3
 8002068:	46bd      	mov	sp, r7
 800206a:	b008      	add	sp, #32
 800206c:	bd80      	pop	{r7, pc}
	...

08002070 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002070:	b5b0      	push	{r4, r5, r7, lr}
 8002072:	b08e      	sub	sp, #56	@ 0x38
 8002074:	af00      	add	r7, sp, #0
 8002076:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002078:	231a      	movs	r3, #26
 800207a:	2218      	movs	r2, #24
 800207c:	189b      	adds	r3, r3, r2
 800207e:	19db      	adds	r3, r3, r7
 8002080:	2200      	movs	r2, #0
 8002082:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002084:	69fb      	ldr	r3, [r7, #28]
 8002086:	689a      	ldr	r2, [r3, #8]
 8002088:	69fb      	ldr	r3, [r7, #28]
 800208a:	691b      	ldr	r3, [r3, #16]
 800208c:	431a      	orrs	r2, r3
 800208e:	69fb      	ldr	r3, [r7, #28]
 8002090:	695b      	ldr	r3, [r3, #20]
 8002092:	431a      	orrs	r2, r3
 8002094:	69fb      	ldr	r3, [r7, #28]
 8002096:	69db      	ldr	r3, [r3, #28]
 8002098:	4313      	orrs	r3, r2
 800209a:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800209c:	69fb      	ldr	r3, [r7, #28]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4ac6      	ldr	r2, [pc, #792]	@ (80023bc <UART_SetConfig+0x34c>)
 80020a4:	4013      	ands	r3, r2
 80020a6:	0019      	movs	r1, r3
 80020a8:	69fb      	ldr	r3, [r7, #28]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80020ae:	430a      	orrs	r2, r1
 80020b0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	4ac1      	ldr	r2, [pc, #772]	@ (80023c0 <UART_SetConfig+0x350>)
 80020ba:	4013      	ands	r3, r2
 80020bc:	0019      	movs	r1, r3
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	68da      	ldr	r2, [r3, #12]
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	430a      	orrs	r2, r1
 80020c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80020ca:	69fb      	ldr	r3, [r7, #28]
 80020cc:	699b      	ldr	r3, [r3, #24]
 80020ce:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80020d0:	69fb      	ldr	r3, [r7, #28]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4abb      	ldr	r2, [pc, #748]	@ (80023c4 <UART_SetConfig+0x354>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d004      	beq.n	80020e4 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	6a1b      	ldr	r3, [r3, #32]
 80020de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80020e0:	4313      	orrs	r3, r2
 80020e2:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80020e4:	69fb      	ldr	r3, [r7, #28]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	4ab7      	ldr	r2, [pc, #732]	@ (80023c8 <UART_SetConfig+0x358>)
 80020ec:	4013      	ands	r3, r2
 80020ee:	0019      	movs	r1, r3
 80020f0:	69fb      	ldr	r3, [r7, #28]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80020f6:	430a      	orrs	r2, r1
 80020f8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80020fa:	69fb      	ldr	r3, [r7, #28]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4ab3      	ldr	r2, [pc, #716]	@ (80023cc <UART_SetConfig+0x35c>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d131      	bne.n	8002168 <UART_SetConfig+0xf8>
 8002104:	4bb2      	ldr	r3, [pc, #712]	@ (80023d0 <UART_SetConfig+0x360>)
 8002106:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002108:	2203      	movs	r2, #3
 800210a:	4013      	ands	r3, r2
 800210c:	2b03      	cmp	r3, #3
 800210e:	d01d      	beq.n	800214c <UART_SetConfig+0xdc>
 8002110:	d823      	bhi.n	800215a <UART_SetConfig+0xea>
 8002112:	2b02      	cmp	r3, #2
 8002114:	d00c      	beq.n	8002130 <UART_SetConfig+0xc0>
 8002116:	d820      	bhi.n	800215a <UART_SetConfig+0xea>
 8002118:	2b00      	cmp	r3, #0
 800211a:	d002      	beq.n	8002122 <UART_SetConfig+0xb2>
 800211c:	2b01      	cmp	r3, #1
 800211e:	d00e      	beq.n	800213e <UART_SetConfig+0xce>
 8002120:	e01b      	b.n	800215a <UART_SetConfig+0xea>
 8002122:	231b      	movs	r3, #27
 8002124:	2218      	movs	r2, #24
 8002126:	189b      	adds	r3, r3, r2
 8002128:	19db      	adds	r3, r3, r7
 800212a:	2201      	movs	r2, #1
 800212c:	701a      	strb	r2, [r3, #0]
 800212e:	e09c      	b.n	800226a <UART_SetConfig+0x1fa>
 8002130:	231b      	movs	r3, #27
 8002132:	2218      	movs	r2, #24
 8002134:	189b      	adds	r3, r3, r2
 8002136:	19db      	adds	r3, r3, r7
 8002138:	2202      	movs	r2, #2
 800213a:	701a      	strb	r2, [r3, #0]
 800213c:	e095      	b.n	800226a <UART_SetConfig+0x1fa>
 800213e:	231b      	movs	r3, #27
 8002140:	2218      	movs	r2, #24
 8002142:	189b      	adds	r3, r3, r2
 8002144:	19db      	adds	r3, r3, r7
 8002146:	2204      	movs	r2, #4
 8002148:	701a      	strb	r2, [r3, #0]
 800214a:	e08e      	b.n	800226a <UART_SetConfig+0x1fa>
 800214c:	231b      	movs	r3, #27
 800214e:	2218      	movs	r2, #24
 8002150:	189b      	adds	r3, r3, r2
 8002152:	19db      	adds	r3, r3, r7
 8002154:	2208      	movs	r2, #8
 8002156:	701a      	strb	r2, [r3, #0]
 8002158:	e087      	b.n	800226a <UART_SetConfig+0x1fa>
 800215a:	231b      	movs	r3, #27
 800215c:	2218      	movs	r2, #24
 800215e:	189b      	adds	r3, r3, r2
 8002160:	19db      	adds	r3, r3, r7
 8002162:	2210      	movs	r2, #16
 8002164:	701a      	strb	r2, [r3, #0]
 8002166:	e080      	b.n	800226a <UART_SetConfig+0x1fa>
 8002168:	69fb      	ldr	r3, [r7, #28]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a99      	ldr	r2, [pc, #612]	@ (80023d4 <UART_SetConfig+0x364>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d131      	bne.n	80021d6 <UART_SetConfig+0x166>
 8002172:	4b97      	ldr	r3, [pc, #604]	@ (80023d0 <UART_SetConfig+0x360>)
 8002174:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002176:	220c      	movs	r2, #12
 8002178:	4013      	ands	r3, r2
 800217a:	2b0c      	cmp	r3, #12
 800217c:	d01d      	beq.n	80021ba <UART_SetConfig+0x14a>
 800217e:	d823      	bhi.n	80021c8 <UART_SetConfig+0x158>
 8002180:	2b08      	cmp	r3, #8
 8002182:	d00c      	beq.n	800219e <UART_SetConfig+0x12e>
 8002184:	d820      	bhi.n	80021c8 <UART_SetConfig+0x158>
 8002186:	2b00      	cmp	r3, #0
 8002188:	d002      	beq.n	8002190 <UART_SetConfig+0x120>
 800218a:	2b04      	cmp	r3, #4
 800218c:	d00e      	beq.n	80021ac <UART_SetConfig+0x13c>
 800218e:	e01b      	b.n	80021c8 <UART_SetConfig+0x158>
 8002190:	231b      	movs	r3, #27
 8002192:	2218      	movs	r2, #24
 8002194:	189b      	adds	r3, r3, r2
 8002196:	19db      	adds	r3, r3, r7
 8002198:	2200      	movs	r2, #0
 800219a:	701a      	strb	r2, [r3, #0]
 800219c:	e065      	b.n	800226a <UART_SetConfig+0x1fa>
 800219e:	231b      	movs	r3, #27
 80021a0:	2218      	movs	r2, #24
 80021a2:	189b      	adds	r3, r3, r2
 80021a4:	19db      	adds	r3, r3, r7
 80021a6:	2202      	movs	r2, #2
 80021a8:	701a      	strb	r2, [r3, #0]
 80021aa:	e05e      	b.n	800226a <UART_SetConfig+0x1fa>
 80021ac:	231b      	movs	r3, #27
 80021ae:	2218      	movs	r2, #24
 80021b0:	189b      	adds	r3, r3, r2
 80021b2:	19db      	adds	r3, r3, r7
 80021b4:	2204      	movs	r2, #4
 80021b6:	701a      	strb	r2, [r3, #0]
 80021b8:	e057      	b.n	800226a <UART_SetConfig+0x1fa>
 80021ba:	231b      	movs	r3, #27
 80021bc:	2218      	movs	r2, #24
 80021be:	189b      	adds	r3, r3, r2
 80021c0:	19db      	adds	r3, r3, r7
 80021c2:	2208      	movs	r2, #8
 80021c4:	701a      	strb	r2, [r3, #0]
 80021c6:	e050      	b.n	800226a <UART_SetConfig+0x1fa>
 80021c8:	231b      	movs	r3, #27
 80021ca:	2218      	movs	r2, #24
 80021cc:	189b      	adds	r3, r3, r2
 80021ce:	19db      	adds	r3, r3, r7
 80021d0:	2210      	movs	r2, #16
 80021d2:	701a      	strb	r2, [r3, #0]
 80021d4:	e049      	b.n	800226a <UART_SetConfig+0x1fa>
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a7a      	ldr	r2, [pc, #488]	@ (80023c4 <UART_SetConfig+0x354>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d13e      	bne.n	800225e <UART_SetConfig+0x1ee>
 80021e0:	4b7b      	ldr	r3, [pc, #492]	@ (80023d0 <UART_SetConfig+0x360>)
 80021e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80021e4:	23c0      	movs	r3, #192	@ 0xc0
 80021e6:	011b      	lsls	r3, r3, #4
 80021e8:	4013      	ands	r3, r2
 80021ea:	22c0      	movs	r2, #192	@ 0xc0
 80021ec:	0112      	lsls	r2, r2, #4
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d027      	beq.n	8002242 <UART_SetConfig+0x1d2>
 80021f2:	22c0      	movs	r2, #192	@ 0xc0
 80021f4:	0112      	lsls	r2, r2, #4
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d82a      	bhi.n	8002250 <UART_SetConfig+0x1e0>
 80021fa:	2280      	movs	r2, #128	@ 0x80
 80021fc:	0112      	lsls	r2, r2, #4
 80021fe:	4293      	cmp	r3, r2
 8002200:	d011      	beq.n	8002226 <UART_SetConfig+0x1b6>
 8002202:	2280      	movs	r2, #128	@ 0x80
 8002204:	0112      	lsls	r2, r2, #4
 8002206:	4293      	cmp	r3, r2
 8002208:	d822      	bhi.n	8002250 <UART_SetConfig+0x1e0>
 800220a:	2b00      	cmp	r3, #0
 800220c:	d004      	beq.n	8002218 <UART_SetConfig+0x1a8>
 800220e:	2280      	movs	r2, #128	@ 0x80
 8002210:	00d2      	lsls	r2, r2, #3
 8002212:	4293      	cmp	r3, r2
 8002214:	d00e      	beq.n	8002234 <UART_SetConfig+0x1c4>
 8002216:	e01b      	b.n	8002250 <UART_SetConfig+0x1e0>
 8002218:	231b      	movs	r3, #27
 800221a:	2218      	movs	r2, #24
 800221c:	189b      	adds	r3, r3, r2
 800221e:	19db      	adds	r3, r3, r7
 8002220:	2200      	movs	r2, #0
 8002222:	701a      	strb	r2, [r3, #0]
 8002224:	e021      	b.n	800226a <UART_SetConfig+0x1fa>
 8002226:	231b      	movs	r3, #27
 8002228:	2218      	movs	r2, #24
 800222a:	189b      	adds	r3, r3, r2
 800222c:	19db      	adds	r3, r3, r7
 800222e:	2202      	movs	r2, #2
 8002230:	701a      	strb	r2, [r3, #0]
 8002232:	e01a      	b.n	800226a <UART_SetConfig+0x1fa>
 8002234:	231b      	movs	r3, #27
 8002236:	2218      	movs	r2, #24
 8002238:	189b      	adds	r3, r3, r2
 800223a:	19db      	adds	r3, r3, r7
 800223c:	2204      	movs	r2, #4
 800223e:	701a      	strb	r2, [r3, #0]
 8002240:	e013      	b.n	800226a <UART_SetConfig+0x1fa>
 8002242:	231b      	movs	r3, #27
 8002244:	2218      	movs	r2, #24
 8002246:	189b      	adds	r3, r3, r2
 8002248:	19db      	adds	r3, r3, r7
 800224a:	2208      	movs	r2, #8
 800224c:	701a      	strb	r2, [r3, #0]
 800224e:	e00c      	b.n	800226a <UART_SetConfig+0x1fa>
 8002250:	231b      	movs	r3, #27
 8002252:	2218      	movs	r2, #24
 8002254:	189b      	adds	r3, r3, r2
 8002256:	19db      	adds	r3, r3, r7
 8002258:	2210      	movs	r2, #16
 800225a:	701a      	strb	r2, [r3, #0]
 800225c:	e005      	b.n	800226a <UART_SetConfig+0x1fa>
 800225e:	231b      	movs	r3, #27
 8002260:	2218      	movs	r2, #24
 8002262:	189b      	adds	r3, r3, r2
 8002264:	19db      	adds	r3, r3, r7
 8002266:	2210      	movs	r2, #16
 8002268:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800226a:	69fb      	ldr	r3, [r7, #28]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a55      	ldr	r2, [pc, #340]	@ (80023c4 <UART_SetConfig+0x354>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d000      	beq.n	8002276 <UART_SetConfig+0x206>
 8002274:	e084      	b.n	8002380 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002276:	231b      	movs	r3, #27
 8002278:	2218      	movs	r2, #24
 800227a:	189b      	adds	r3, r3, r2
 800227c:	19db      	adds	r3, r3, r7
 800227e:	781b      	ldrb	r3, [r3, #0]
 8002280:	2b08      	cmp	r3, #8
 8002282:	d01d      	beq.n	80022c0 <UART_SetConfig+0x250>
 8002284:	dc20      	bgt.n	80022c8 <UART_SetConfig+0x258>
 8002286:	2b04      	cmp	r3, #4
 8002288:	d015      	beq.n	80022b6 <UART_SetConfig+0x246>
 800228a:	dc1d      	bgt.n	80022c8 <UART_SetConfig+0x258>
 800228c:	2b00      	cmp	r3, #0
 800228e:	d002      	beq.n	8002296 <UART_SetConfig+0x226>
 8002290:	2b02      	cmp	r3, #2
 8002292:	d005      	beq.n	80022a0 <UART_SetConfig+0x230>
 8002294:	e018      	b.n	80022c8 <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002296:	f7ff fc3d 	bl	8001b14 <HAL_RCC_GetPCLK1Freq>
 800229a:	0003      	movs	r3, r0
 800229c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800229e:	e01c      	b.n	80022da <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80022a0:	4b4b      	ldr	r3, [pc, #300]	@ (80023d0 <UART_SetConfig+0x360>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	2210      	movs	r2, #16
 80022a6:	4013      	ands	r3, r2
 80022a8:	d002      	beq.n	80022b0 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80022aa:	4b4b      	ldr	r3, [pc, #300]	@ (80023d8 <UART_SetConfig+0x368>)
 80022ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80022ae:	e014      	b.n	80022da <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 80022b0:	4b4a      	ldr	r3, [pc, #296]	@ (80023dc <UART_SetConfig+0x36c>)
 80022b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80022b4:	e011      	b.n	80022da <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80022b6:	f7ff fb9d 	bl	80019f4 <HAL_RCC_GetSysClockFreq>
 80022ba:	0003      	movs	r3, r0
 80022bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80022be:	e00c      	b.n	80022da <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80022c0:	2380      	movs	r3, #128	@ 0x80
 80022c2:	021b      	lsls	r3, r3, #8
 80022c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80022c6:	e008      	b.n	80022da <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 80022c8:	2300      	movs	r3, #0
 80022ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80022cc:	231a      	movs	r3, #26
 80022ce:	2218      	movs	r2, #24
 80022d0:	189b      	adds	r3, r3, r2
 80022d2:	19db      	adds	r3, r3, r7
 80022d4:	2201      	movs	r2, #1
 80022d6:	701a      	strb	r2, [r3, #0]
        break;
 80022d8:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80022da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d100      	bne.n	80022e2 <UART_SetConfig+0x272>
 80022e0:	e132      	b.n	8002548 <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	685a      	ldr	r2, [r3, #4]
 80022e6:	0013      	movs	r3, r2
 80022e8:	005b      	lsls	r3, r3, #1
 80022ea:	189b      	adds	r3, r3, r2
 80022ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80022ee:	429a      	cmp	r2, r3
 80022f0:	d305      	bcc.n	80022fe <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80022f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80022fa:	429a      	cmp	r2, r3
 80022fc:	d906      	bls.n	800230c <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 80022fe:	231a      	movs	r3, #26
 8002300:	2218      	movs	r2, #24
 8002302:	189b      	adds	r3, r3, r2
 8002304:	19db      	adds	r3, r3, r7
 8002306:	2201      	movs	r2, #1
 8002308:	701a      	strb	r2, [r3, #0]
 800230a:	e11d      	b.n	8002548 <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800230c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800230e:	613b      	str	r3, [r7, #16]
 8002310:	2300      	movs	r3, #0
 8002312:	617b      	str	r3, [r7, #20]
 8002314:	6939      	ldr	r1, [r7, #16]
 8002316:	697a      	ldr	r2, [r7, #20]
 8002318:	000b      	movs	r3, r1
 800231a:	0e1b      	lsrs	r3, r3, #24
 800231c:	0010      	movs	r0, r2
 800231e:	0205      	lsls	r5, r0, #8
 8002320:	431d      	orrs	r5, r3
 8002322:	000b      	movs	r3, r1
 8002324:	021c      	lsls	r4, r3, #8
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	085b      	lsrs	r3, r3, #1
 800232c:	60bb      	str	r3, [r7, #8]
 800232e:	2300      	movs	r3, #0
 8002330:	60fb      	str	r3, [r7, #12]
 8002332:	68b8      	ldr	r0, [r7, #8]
 8002334:	68f9      	ldr	r1, [r7, #12]
 8002336:	1900      	adds	r0, r0, r4
 8002338:	4169      	adcs	r1, r5
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	603b      	str	r3, [r7, #0]
 8002340:	2300      	movs	r3, #0
 8002342:	607b      	str	r3, [r7, #4]
 8002344:	683a      	ldr	r2, [r7, #0]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	f7fe f842 	bl	80003d0 <__aeabi_uldivmod>
 800234c:	0002      	movs	r2, r0
 800234e:	000b      	movs	r3, r1
 8002350:	0013      	movs	r3, r2
 8002352:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002354:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002356:	23c0      	movs	r3, #192	@ 0xc0
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	429a      	cmp	r2, r3
 800235c:	d309      	bcc.n	8002372 <UART_SetConfig+0x302>
 800235e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002360:	2380      	movs	r3, #128	@ 0x80
 8002362:	035b      	lsls	r3, r3, #13
 8002364:	429a      	cmp	r2, r3
 8002366:	d204      	bcs.n	8002372 <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 8002368:	69fb      	ldr	r3, [r7, #28]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800236e:	60da      	str	r2, [r3, #12]
 8002370:	e0ea      	b.n	8002548 <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 8002372:	231a      	movs	r3, #26
 8002374:	2218      	movs	r2, #24
 8002376:	189b      	adds	r3, r3, r2
 8002378:	19db      	adds	r3, r3, r7
 800237a:	2201      	movs	r2, #1
 800237c:	701a      	strb	r2, [r3, #0]
 800237e:	e0e3      	b.n	8002548 <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	69da      	ldr	r2, [r3, #28]
 8002384:	2380      	movs	r3, #128	@ 0x80
 8002386:	021b      	lsls	r3, r3, #8
 8002388:	429a      	cmp	r2, r3
 800238a:	d000      	beq.n	800238e <UART_SetConfig+0x31e>
 800238c:	e085      	b.n	800249a <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 800238e:	231b      	movs	r3, #27
 8002390:	2218      	movs	r2, #24
 8002392:	189b      	adds	r3, r3, r2
 8002394:	19db      	adds	r3, r3, r7
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	2b08      	cmp	r3, #8
 800239a:	d837      	bhi.n	800240c <UART_SetConfig+0x39c>
 800239c:	009a      	lsls	r2, r3, #2
 800239e:	4b10      	ldr	r3, [pc, #64]	@ (80023e0 <UART_SetConfig+0x370>)
 80023a0:	18d3      	adds	r3, r2, r3
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80023a6:	f7ff fbb5 	bl	8001b14 <HAL_RCC_GetPCLK1Freq>
 80023aa:	0003      	movs	r3, r0
 80023ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80023ae:	e036      	b.n	800241e <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80023b0:	f7ff fbc6 	bl	8001b40 <HAL_RCC_GetPCLK2Freq>
 80023b4:	0003      	movs	r3, r0
 80023b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80023b8:	e031      	b.n	800241e <UART_SetConfig+0x3ae>
 80023ba:	46c0      	nop			@ (mov r8, r8)
 80023bc:	efff69f3 	.word	0xefff69f3
 80023c0:	ffffcfff 	.word	0xffffcfff
 80023c4:	40004800 	.word	0x40004800
 80023c8:	fffff4ff 	.word	0xfffff4ff
 80023cc:	40013800 	.word	0x40013800
 80023d0:	40021000 	.word	0x40021000
 80023d4:	40004400 	.word	0x40004400
 80023d8:	003d0900 	.word	0x003d0900
 80023dc:	00f42400 	.word	0x00f42400
 80023e0:	08003f38 	.word	0x08003f38
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80023e4:	4b60      	ldr	r3, [pc, #384]	@ (8002568 <UART_SetConfig+0x4f8>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2210      	movs	r2, #16
 80023ea:	4013      	ands	r3, r2
 80023ec:	d002      	beq.n	80023f4 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80023ee:	4b5f      	ldr	r3, [pc, #380]	@ (800256c <UART_SetConfig+0x4fc>)
 80023f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80023f2:	e014      	b.n	800241e <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 80023f4:	4b5e      	ldr	r3, [pc, #376]	@ (8002570 <UART_SetConfig+0x500>)
 80023f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80023f8:	e011      	b.n	800241e <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80023fa:	f7ff fafb 	bl	80019f4 <HAL_RCC_GetSysClockFreq>
 80023fe:	0003      	movs	r3, r0
 8002400:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002402:	e00c      	b.n	800241e <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002404:	2380      	movs	r3, #128	@ 0x80
 8002406:	021b      	lsls	r3, r3, #8
 8002408:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800240a:	e008      	b.n	800241e <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 800240c:	2300      	movs	r3, #0
 800240e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8002410:	231a      	movs	r3, #26
 8002412:	2218      	movs	r2, #24
 8002414:	189b      	adds	r3, r3, r2
 8002416:	19db      	adds	r3, r3, r7
 8002418:	2201      	movs	r2, #1
 800241a:	701a      	strb	r2, [r3, #0]
        break;
 800241c:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800241e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002420:	2b00      	cmp	r3, #0
 8002422:	d100      	bne.n	8002426 <UART_SetConfig+0x3b6>
 8002424:	e090      	b.n	8002548 <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002426:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002428:	005a      	lsls	r2, r3, #1
 800242a:	69fb      	ldr	r3, [r7, #28]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	085b      	lsrs	r3, r3, #1
 8002430:	18d2      	adds	r2, r2, r3
 8002432:	69fb      	ldr	r3, [r7, #28]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	0019      	movs	r1, r3
 8002438:	0010      	movs	r0, r2
 800243a:	f7fd fe53 	bl	80000e4 <__udivsi3>
 800243e:	0003      	movs	r3, r0
 8002440:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002444:	2b0f      	cmp	r3, #15
 8002446:	d921      	bls.n	800248c <UART_SetConfig+0x41c>
 8002448:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800244a:	2380      	movs	r3, #128	@ 0x80
 800244c:	025b      	lsls	r3, r3, #9
 800244e:	429a      	cmp	r2, r3
 8002450:	d21c      	bcs.n	800248c <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002454:	b29a      	uxth	r2, r3
 8002456:	200e      	movs	r0, #14
 8002458:	2418      	movs	r4, #24
 800245a:	1903      	adds	r3, r0, r4
 800245c:	19db      	adds	r3, r3, r7
 800245e:	210f      	movs	r1, #15
 8002460:	438a      	bics	r2, r1
 8002462:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002466:	085b      	lsrs	r3, r3, #1
 8002468:	b29b      	uxth	r3, r3
 800246a:	2207      	movs	r2, #7
 800246c:	4013      	ands	r3, r2
 800246e:	b299      	uxth	r1, r3
 8002470:	1903      	adds	r3, r0, r4
 8002472:	19db      	adds	r3, r3, r7
 8002474:	1902      	adds	r2, r0, r4
 8002476:	19d2      	adds	r2, r2, r7
 8002478:	8812      	ldrh	r2, [r2, #0]
 800247a:	430a      	orrs	r2, r1
 800247c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800247e:	69fb      	ldr	r3, [r7, #28]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	1902      	adds	r2, r0, r4
 8002484:	19d2      	adds	r2, r2, r7
 8002486:	8812      	ldrh	r2, [r2, #0]
 8002488:	60da      	str	r2, [r3, #12]
 800248a:	e05d      	b.n	8002548 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 800248c:	231a      	movs	r3, #26
 800248e:	2218      	movs	r2, #24
 8002490:	189b      	adds	r3, r3, r2
 8002492:	19db      	adds	r3, r3, r7
 8002494:	2201      	movs	r2, #1
 8002496:	701a      	strb	r2, [r3, #0]
 8002498:	e056      	b.n	8002548 <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800249a:	231b      	movs	r3, #27
 800249c:	2218      	movs	r2, #24
 800249e:	189b      	adds	r3, r3, r2
 80024a0:	19db      	adds	r3, r3, r7
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	2b08      	cmp	r3, #8
 80024a6:	d822      	bhi.n	80024ee <UART_SetConfig+0x47e>
 80024a8:	009a      	lsls	r2, r3, #2
 80024aa:	4b32      	ldr	r3, [pc, #200]	@ (8002574 <UART_SetConfig+0x504>)
 80024ac:	18d3      	adds	r3, r2, r3
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80024b2:	f7ff fb2f 	bl	8001b14 <HAL_RCC_GetPCLK1Freq>
 80024b6:	0003      	movs	r3, r0
 80024b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80024ba:	e021      	b.n	8002500 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80024bc:	f7ff fb40 	bl	8001b40 <HAL_RCC_GetPCLK2Freq>
 80024c0:	0003      	movs	r3, r0
 80024c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80024c4:	e01c      	b.n	8002500 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80024c6:	4b28      	ldr	r3, [pc, #160]	@ (8002568 <UART_SetConfig+0x4f8>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	2210      	movs	r2, #16
 80024cc:	4013      	ands	r3, r2
 80024ce:	d002      	beq.n	80024d6 <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80024d0:	4b26      	ldr	r3, [pc, #152]	@ (800256c <UART_SetConfig+0x4fc>)
 80024d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80024d4:	e014      	b.n	8002500 <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 80024d6:	4b26      	ldr	r3, [pc, #152]	@ (8002570 <UART_SetConfig+0x500>)
 80024d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80024da:	e011      	b.n	8002500 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80024dc:	f7ff fa8a 	bl	80019f4 <HAL_RCC_GetSysClockFreq>
 80024e0:	0003      	movs	r3, r0
 80024e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80024e4:	e00c      	b.n	8002500 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80024e6:	2380      	movs	r3, #128	@ 0x80
 80024e8:	021b      	lsls	r3, r3, #8
 80024ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80024ec:	e008      	b.n	8002500 <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 80024ee:	2300      	movs	r3, #0
 80024f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80024f2:	231a      	movs	r3, #26
 80024f4:	2218      	movs	r2, #24
 80024f6:	189b      	adds	r3, r3, r2
 80024f8:	19db      	adds	r3, r3, r7
 80024fa:	2201      	movs	r2, #1
 80024fc:	701a      	strb	r2, [r3, #0]
        break;
 80024fe:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8002500:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002502:	2b00      	cmp	r3, #0
 8002504:	d020      	beq.n	8002548 <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002506:	69fb      	ldr	r3, [r7, #28]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	085a      	lsrs	r2, r3, #1
 800250c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800250e:	18d2      	adds	r2, r2, r3
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	0019      	movs	r1, r3
 8002516:	0010      	movs	r0, r2
 8002518:	f7fd fde4 	bl	80000e4 <__udivsi3>
 800251c:	0003      	movs	r3, r0
 800251e:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002522:	2b0f      	cmp	r3, #15
 8002524:	d90a      	bls.n	800253c <UART_SetConfig+0x4cc>
 8002526:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002528:	2380      	movs	r3, #128	@ 0x80
 800252a:	025b      	lsls	r3, r3, #9
 800252c:	429a      	cmp	r2, r3
 800252e:	d205      	bcs.n	800253c <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002532:	b29a      	uxth	r2, r3
 8002534:	69fb      	ldr	r3, [r7, #28]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	60da      	str	r2, [r3, #12]
 800253a:	e005      	b.n	8002548 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 800253c:	231a      	movs	r3, #26
 800253e:	2218      	movs	r2, #24
 8002540:	189b      	adds	r3, r3, r2
 8002542:	19db      	adds	r3, r3, r7
 8002544:	2201      	movs	r2, #1
 8002546:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	2200      	movs	r2, #0
 800254c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	2200      	movs	r2, #0
 8002552:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002554:	231a      	movs	r3, #26
 8002556:	2218      	movs	r2, #24
 8002558:	189b      	adds	r3, r3, r2
 800255a:	19db      	adds	r3, r3, r7
 800255c:	781b      	ldrb	r3, [r3, #0]
}
 800255e:	0018      	movs	r0, r3
 8002560:	46bd      	mov	sp, r7
 8002562:	b00e      	add	sp, #56	@ 0x38
 8002564:	bdb0      	pop	{r4, r5, r7, pc}
 8002566:	46c0      	nop			@ (mov r8, r8)
 8002568:	40021000 	.word	0x40021000
 800256c:	003d0900 	.word	0x003d0900
 8002570:	00f42400 	.word	0x00f42400
 8002574:	08003f5c 	.word	0x08003f5c

08002578 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002584:	2208      	movs	r2, #8
 8002586:	4013      	ands	r3, r2
 8002588:	d00b      	beq.n	80025a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	4a4a      	ldr	r2, [pc, #296]	@ (80026bc <UART_AdvFeatureConfig+0x144>)
 8002592:	4013      	ands	r3, r2
 8002594:	0019      	movs	r1, r3
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	430a      	orrs	r2, r1
 80025a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025a6:	2201      	movs	r2, #1
 80025a8:	4013      	ands	r3, r2
 80025aa:	d00b      	beq.n	80025c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	4a43      	ldr	r2, [pc, #268]	@ (80026c0 <UART_AdvFeatureConfig+0x148>)
 80025b4:	4013      	ands	r3, r2
 80025b6:	0019      	movs	r1, r3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	430a      	orrs	r2, r1
 80025c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025c8:	2202      	movs	r2, #2
 80025ca:	4013      	ands	r3, r2
 80025cc:	d00b      	beq.n	80025e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	4a3b      	ldr	r2, [pc, #236]	@ (80026c4 <UART_AdvFeatureConfig+0x14c>)
 80025d6:	4013      	ands	r3, r2
 80025d8:	0019      	movs	r1, r3
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	430a      	orrs	r2, r1
 80025e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ea:	2204      	movs	r2, #4
 80025ec:	4013      	ands	r3, r2
 80025ee:	d00b      	beq.n	8002608 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	4a34      	ldr	r2, [pc, #208]	@ (80026c8 <UART_AdvFeatureConfig+0x150>)
 80025f8:	4013      	ands	r3, r2
 80025fa:	0019      	movs	r1, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	430a      	orrs	r2, r1
 8002606:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800260c:	2210      	movs	r2, #16
 800260e:	4013      	ands	r3, r2
 8002610:	d00b      	beq.n	800262a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	4a2c      	ldr	r2, [pc, #176]	@ (80026cc <UART_AdvFeatureConfig+0x154>)
 800261a:	4013      	ands	r3, r2
 800261c:	0019      	movs	r1, r3
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	430a      	orrs	r2, r1
 8002628:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800262e:	2220      	movs	r2, #32
 8002630:	4013      	ands	r3, r2
 8002632:	d00b      	beq.n	800264c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	4a25      	ldr	r2, [pc, #148]	@ (80026d0 <UART_AdvFeatureConfig+0x158>)
 800263c:	4013      	ands	r3, r2
 800263e:	0019      	movs	r1, r3
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	430a      	orrs	r2, r1
 800264a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002650:	2240      	movs	r2, #64	@ 0x40
 8002652:	4013      	ands	r3, r2
 8002654:	d01d      	beq.n	8002692 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	4a1d      	ldr	r2, [pc, #116]	@ (80026d4 <UART_AdvFeatureConfig+0x15c>)
 800265e:	4013      	ands	r3, r2
 8002660:	0019      	movs	r1, r3
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	430a      	orrs	r2, r1
 800266c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002672:	2380      	movs	r3, #128	@ 0x80
 8002674:	035b      	lsls	r3, r3, #13
 8002676:	429a      	cmp	r2, r3
 8002678:	d10b      	bne.n	8002692 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	4a15      	ldr	r2, [pc, #84]	@ (80026d8 <UART_AdvFeatureConfig+0x160>)
 8002682:	4013      	ands	r3, r2
 8002684:	0019      	movs	r1, r3
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	430a      	orrs	r2, r1
 8002690:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002696:	2280      	movs	r2, #128	@ 0x80
 8002698:	4013      	ands	r3, r2
 800269a:	d00b      	beq.n	80026b4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	4a0e      	ldr	r2, [pc, #56]	@ (80026dc <UART_AdvFeatureConfig+0x164>)
 80026a4:	4013      	ands	r3, r2
 80026a6:	0019      	movs	r1, r3
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	430a      	orrs	r2, r1
 80026b2:	605a      	str	r2, [r3, #4]
  }
}
 80026b4:	46c0      	nop			@ (mov r8, r8)
 80026b6:	46bd      	mov	sp, r7
 80026b8:	b002      	add	sp, #8
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	ffff7fff 	.word	0xffff7fff
 80026c0:	fffdffff 	.word	0xfffdffff
 80026c4:	fffeffff 	.word	0xfffeffff
 80026c8:	fffbffff 	.word	0xfffbffff
 80026cc:	ffffefff 	.word	0xffffefff
 80026d0:	ffffdfff 	.word	0xffffdfff
 80026d4:	ffefffff 	.word	0xffefffff
 80026d8:	ff9fffff 	.word	0xff9fffff
 80026dc:	fff7ffff 	.word	0xfff7ffff

080026e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b092      	sub	sp, #72	@ 0x48
 80026e4:	af02      	add	r7, sp, #8
 80026e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2284      	movs	r2, #132	@ 0x84
 80026ec:	2100      	movs	r1, #0
 80026ee:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80026f0:	f7fe fa1c 	bl	8000b2c <HAL_GetTick>
 80026f4:	0003      	movs	r3, r0
 80026f6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	2208      	movs	r2, #8
 8002700:	4013      	ands	r3, r2
 8002702:	2b08      	cmp	r3, #8
 8002704:	d12c      	bne.n	8002760 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002706:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002708:	2280      	movs	r2, #128	@ 0x80
 800270a:	0391      	lsls	r1, r2, #14
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	4a46      	ldr	r2, [pc, #280]	@ (8002828 <UART_CheckIdleState+0x148>)
 8002710:	9200      	str	r2, [sp, #0]
 8002712:	2200      	movs	r2, #0
 8002714:	f000 f88c 	bl	8002830 <UART_WaitOnFlagUntilTimeout>
 8002718:	1e03      	subs	r3, r0, #0
 800271a:	d021      	beq.n	8002760 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800271c:	f3ef 8310 	mrs	r3, PRIMASK
 8002720:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002724:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002726:	2301      	movs	r3, #1
 8002728:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800272a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800272c:	f383 8810 	msr	PRIMASK, r3
}
 8002730:	46c0      	nop			@ (mov r8, r8)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2180      	movs	r1, #128	@ 0x80
 800273e:	438a      	bics	r2, r1
 8002740:	601a      	str	r2, [r3, #0]
 8002742:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002744:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002746:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002748:	f383 8810 	msr	PRIMASK, r3
}
 800274c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2220      	movs	r2, #32
 8002752:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2278      	movs	r2, #120	@ 0x78
 8002758:	2100      	movs	r1, #0
 800275a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800275c:	2303      	movs	r3, #3
 800275e:	e05f      	b.n	8002820 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	2204      	movs	r2, #4
 8002768:	4013      	ands	r3, r2
 800276a:	2b04      	cmp	r3, #4
 800276c:	d146      	bne.n	80027fc <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800276e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002770:	2280      	movs	r2, #128	@ 0x80
 8002772:	03d1      	lsls	r1, r2, #15
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	4a2c      	ldr	r2, [pc, #176]	@ (8002828 <UART_CheckIdleState+0x148>)
 8002778:	9200      	str	r2, [sp, #0]
 800277a:	2200      	movs	r2, #0
 800277c:	f000 f858 	bl	8002830 <UART_WaitOnFlagUntilTimeout>
 8002780:	1e03      	subs	r3, r0, #0
 8002782:	d03b      	beq.n	80027fc <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002784:	f3ef 8310 	mrs	r3, PRIMASK
 8002788:	60fb      	str	r3, [r7, #12]
  return(result);
 800278a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800278c:	637b      	str	r3, [r7, #52]	@ 0x34
 800278e:	2301      	movs	r3, #1
 8002790:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	f383 8810 	msr	PRIMASK, r3
}
 8002798:	46c0      	nop			@ (mov r8, r8)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4921      	ldr	r1, [pc, #132]	@ (800282c <UART_CheckIdleState+0x14c>)
 80027a6:	400a      	ands	r2, r1
 80027a8:	601a      	str	r2, [r3, #0]
 80027aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027ac:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	f383 8810 	msr	PRIMASK, r3
}
 80027b4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80027b6:	f3ef 8310 	mrs	r3, PRIMASK
 80027ba:	61bb      	str	r3, [r7, #24]
  return(result);
 80027bc:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027be:	633b      	str	r3, [r7, #48]	@ 0x30
 80027c0:	2301      	movs	r3, #1
 80027c2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	f383 8810 	msr	PRIMASK, r3
}
 80027ca:	46c0      	nop			@ (mov r8, r8)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	689a      	ldr	r2, [r3, #8]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	2101      	movs	r1, #1
 80027d8:	438a      	bics	r2, r1
 80027da:	609a      	str	r2, [r3, #8]
 80027dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027de:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027e0:	6a3b      	ldr	r3, [r7, #32]
 80027e2:	f383 8810 	msr	PRIMASK, r3
}
 80027e6:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2280      	movs	r2, #128	@ 0x80
 80027ec:	2120      	movs	r1, #32
 80027ee:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2278      	movs	r2, #120	@ 0x78
 80027f4:	2100      	movs	r1, #0
 80027f6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80027f8:	2303      	movs	r3, #3
 80027fa:	e011      	b.n	8002820 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2220      	movs	r2, #32
 8002800:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2280      	movs	r2, #128	@ 0x80
 8002806:	2120      	movs	r1, #32
 8002808:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2200      	movs	r2, #0
 800280e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2200      	movs	r2, #0
 8002814:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2278      	movs	r2, #120	@ 0x78
 800281a:	2100      	movs	r1, #0
 800281c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800281e:	2300      	movs	r3, #0
}
 8002820:	0018      	movs	r0, r3
 8002822:	46bd      	mov	sp, r7
 8002824:	b010      	add	sp, #64	@ 0x40
 8002826:	bd80      	pop	{r7, pc}
 8002828:	01ffffff 	.word	0x01ffffff
 800282c:	fffffedf 	.word	0xfffffedf

08002830 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b084      	sub	sp, #16
 8002834:	af00      	add	r7, sp, #0
 8002836:	60f8      	str	r0, [r7, #12]
 8002838:	60b9      	str	r1, [r7, #8]
 800283a:	603b      	str	r3, [r7, #0]
 800283c:	1dfb      	adds	r3, r7, #7
 800283e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002840:	e051      	b.n	80028e6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002842:	69bb      	ldr	r3, [r7, #24]
 8002844:	3301      	adds	r3, #1
 8002846:	d04e      	beq.n	80028e6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002848:	f7fe f970 	bl	8000b2c <HAL_GetTick>
 800284c:	0002      	movs	r2, r0
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	69ba      	ldr	r2, [r7, #24]
 8002854:	429a      	cmp	r2, r3
 8002856:	d302      	bcc.n	800285e <UART_WaitOnFlagUntilTimeout+0x2e>
 8002858:	69bb      	ldr	r3, [r7, #24]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d101      	bne.n	8002862 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800285e:	2303      	movs	r3, #3
 8002860:	e051      	b.n	8002906 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	2204      	movs	r2, #4
 800286a:	4013      	ands	r3, r2
 800286c:	d03b      	beq.n	80028e6 <UART_WaitOnFlagUntilTimeout+0xb6>
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	2b80      	cmp	r3, #128	@ 0x80
 8002872:	d038      	beq.n	80028e6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	2b40      	cmp	r3, #64	@ 0x40
 8002878:	d035      	beq.n	80028e6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	69db      	ldr	r3, [r3, #28]
 8002880:	2208      	movs	r2, #8
 8002882:	4013      	ands	r3, r2
 8002884:	2b08      	cmp	r3, #8
 8002886:	d111      	bne.n	80028ac <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	2208      	movs	r2, #8
 800288e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	0018      	movs	r0, r3
 8002894:	f000 f83c 	bl	8002910 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2284      	movs	r2, #132	@ 0x84
 800289c:	2108      	movs	r1, #8
 800289e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2278      	movs	r2, #120	@ 0x78
 80028a4:	2100      	movs	r1, #0
 80028a6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e02c      	b.n	8002906 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	69da      	ldr	r2, [r3, #28]
 80028b2:	2380      	movs	r3, #128	@ 0x80
 80028b4:	011b      	lsls	r3, r3, #4
 80028b6:	401a      	ands	r2, r3
 80028b8:	2380      	movs	r3, #128	@ 0x80
 80028ba:	011b      	lsls	r3, r3, #4
 80028bc:	429a      	cmp	r2, r3
 80028be:	d112      	bne.n	80028e6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	2280      	movs	r2, #128	@ 0x80
 80028c6:	0112      	lsls	r2, r2, #4
 80028c8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	0018      	movs	r0, r3
 80028ce:	f000 f81f 	bl	8002910 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2284      	movs	r2, #132	@ 0x84
 80028d6:	2120      	movs	r1, #32
 80028d8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	2278      	movs	r2, #120	@ 0x78
 80028de:	2100      	movs	r1, #0
 80028e0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e00f      	b.n	8002906 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	69db      	ldr	r3, [r3, #28]
 80028ec:	68ba      	ldr	r2, [r7, #8]
 80028ee:	4013      	ands	r3, r2
 80028f0:	68ba      	ldr	r2, [r7, #8]
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	425a      	negs	r2, r3
 80028f6:	4153      	adcs	r3, r2
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	001a      	movs	r2, r3
 80028fc:	1dfb      	adds	r3, r7, #7
 80028fe:	781b      	ldrb	r3, [r3, #0]
 8002900:	429a      	cmp	r2, r3
 8002902:	d09e      	beq.n	8002842 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002904:	2300      	movs	r3, #0
}
 8002906:	0018      	movs	r0, r3
 8002908:	46bd      	mov	sp, r7
 800290a:	b004      	add	sp, #16
 800290c:	bd80      	pop	{r7, pc}
	...

08002910 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b08e      	sub	sp, #56	@ 0x38
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002918:	f3ef 8310 	mrs	r3, PRIMASK
 800291c:	617b      	str	r3, [r7, #20]
  return(result);
 800291e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002920:	637b      	str	r3, [r7, #52]	@ 0x34
 8002922:	2301      	movs	r3, #1
 8002924:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002926:	69bb      	ldr	r3, [r7, #24]
 8002928:	f383 8810 	msr	PRIMASK, r3
}
 800292c:	46c0      	nop			@ (mov r8, r8)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	681a      	ldr	r2, [r3, #0]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4926      	ldr	r1, [pc, #152]	@ (80029d4 <UART_EndRxTransfer+0xc4>)
 800293a:	400a      	ands	r2, r1
 800293c:	601a      	str	r2, [r3, #0]
 800293e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002940:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	f383 8810 	msr	PRIMASK, r3
}
 8002948:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800294a:	f3ef 8310 	mrs	r3, PRIMASK
 800294e:	623b      	str	r3, [r7, #32]
  return(result);
 8002950:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002952:	633b      	str	r3, [r7, #48]	@ 0x30
 8002954:	2301      	movs	r3, #1
 8002956:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800295a:	f383 8810 	msr	PRIMASK, r3
}
 800295e:	46c0      	nop			@ (mov r8, r8)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	689a      	ldr	r2, [r3, #8]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	2101      	movs	r1, #1
 800296c:	438a      	bics	r2, r1
 800296e:	609a      	str	r2, [r3, #8]
 8002970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002972:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002976:	f383 8810 	msr	PRIMASK, r3
}
 800297a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002980:	2b01      	cmp	r3, #1
 8002982:	d118      	bne.n	80029b6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002984:	f3ef 8310 	mrs	r3, PRIMASK
 8002988:	60bb      	str	r3, [r7, #8]
  return(result);
 800298a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800298c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800298e:	2301      	movs	r3, #1
 8002990:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	f383 8810 	msr	PRIMASK, r3
}
 8002998:	46c0      	nop			@ (mov r8, r8)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	2110      	movs	r1, #16
 80029a6:	438a      	bics	r2, r1
 80029a8:	601a      	str	r2, [r3, #0]
 80029aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029ac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	f383 8810 	msr	PRIMASK, r3
}
 80029b4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2280      	movs	r2, #128	@ 0x80
 80029ba:	2120      	movs	r1, #32
 80029bc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2200      	movs	r2, #0
 80029c8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80029ca:	46c0      	nop			@ (mov r8, r8)
 80029cc:	46bd      	mov	sp, r7
 80029ce:	b00e      	add	sp, #56	@ 0x38
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	46c0      	nop			@ (mov r8, r8)
 80029d4:	fffffedf 	.word	0xfffffedf

080029d8 <siprintf>:
 80029d8:	b40e      	push	{r1, r2, r3}
 80029da:	b510      	push	{r4, lr}
 80029dc:	2400      	movs	r4, #0
 80029de:	490c      	ldr	r1, [pc, #48]	@ (8002a10 <siprintf+0x38>)
 80029e0:	b09d      	sub	sp, #116	@ 0x74
 80029e2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80029e4:	9002      	str	r0, [sp, #8]
 80029e6:	9006      	str	r0, [sp, #24]
 80029e8:	9107      	str	r1, [sp, #28]
 80029ea:	9104      	str	r1, [sp, #16]
 80029ec:	4809      	ldr	r0, [pc, #36]	@ (8002a14 <siprintf+0x3c>)
 80029ee:	490a      	ldr	r1, [pc, #40]	@ (8002a18 <siprintf+0x40>)
 80029f0:	cb04      	ldmia	r3!, {r2}
 80029f2:	9105      	str	r1, [sp, #20]
 80029f4:	6800      	ldr	r0, [r0, #0]
 80029f6:	a902      	add	r1, sp, #8
 80029f8:	9301      	str	r3, [sp, #4]
 80029fa:	941b      	str	r4, [sp, #108]	@ 0x6c
 80029fc:	f000 f9ee 	bl	8002ddc <_svfiprintf_r>
 8002a00:	9b02      	ldr	r3, [sp, #8]
 8002a02:	701c      	strb	r4, [r3, #0]
 8002a04:	b01d      	add	sp, #116	@ 0x74
 8002a06:	bc10      	pop	{r4}
 8002a08:	bc08      	pop	{r3}
 8002a0a:	b003      	add	sp, #12
 8002a0c:	4718      	bx	r3
 8002a0e:	46c0      	nop			@ (mov r8, r8)
 8002a10:	7fffffff 	.word	0x7fffffff
 8002a14:	20000018 	.word	0x20000018
 8002a18:	ffff0208 	.word	0xffff0208

08002a1c <srand>:
 8002a1c:	4b11      	ldr	r3, [pc, #68]	@ (8002a64 <srand+0x48>)
 8002a1e:	b570      	push	{r4, r5, r6, lr}
 8002a20:	681d      	ldr	r5, [r3, #0]
 8002a22:	0004      	movs	r4, r0
 8002a24:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d116      	bne.n	8002a58 <srand+0x3c>
 8002a2a:	2018      	movs	r0, #24
 8002a2c:	f000 fad4 	bl	8002fd8 <malloc>
 8002a30:	1e02      	subs	r2, r0, #0
 8002a32:	6328      	str	r0, [r5, #48]	@ 0x30
 8002a34:	d104      	bne.n	8002a40 <srand+0x24>
 8002a36:	2146      	movs	r1, #70	@ 0x46
 8002a38:	4b0b      	ldr	r3, [pc, #44]	@ (8002a68 <srand+0x4c>)
 8002a3a:	480c      	ldr	r0, [pc, #48]	@ (8002a6c <srand+0x50>)
 8002a3c:	f000 f950 	bl	8002ce0 <__assert_func>
 8002a40:	4b0b      	ldr	r3, [pc, #44]	@ (8002a70 <srand+0x54>)
 8002a42:	2100      	movs	r1, #0
 8002a44:	6003      	str	r3, [r0, #0]
 8002a46:	4b0b      	ldr	r3, [pc, #44]	@ (8002a74 <srand+0x58>)
 8002a48:	6043      	str	r3, [r0, #4]
 8002a4a:	4b0b      	ldr	r3, [pc, #44]	@ (8002a78 <srand+0x5c>)
 8002a4c:	6083      	str	r3, [r0, #8]
 8002a4e:	230b      	movs	r3, #11
 8002a50:	8183      	strh	r3, [r0, #12]
 8002a52:	2001      	movs	r0, #1
 8002a54:	6110      	str	r0, [r2, #16]
 8002a56:	6151      	str	r1, [r2, #20]
 8002a58:	2200      	movs	r2, #0
 8002a5a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8002a5c:	611c      	str	r4, [r3, #16]
 8002a5e:	615a      	str	r2, [r3, #20]
 8002a60:	bd70      	pop	{r4, r5, r6, pc}
 8002a62:	46c0      	nop			@ (mov r8, r8)
 8002a64:	20000018 	.word	0x20000018
 8002a68:	08003f80 	.word	0x08003f80
 8002a6c:	08003f97 	.word	0x08003f97
 8002a70:	abcd330e 	.word	0xabcd330e
 8002a74:	e66d1234 	.word	0xe66d1234
 8002a78:	0005deec 	.word	0x0005deec

08002a7c <rand>:
 8002a7c:	4b16      	ldr	r3, [pc, #88]	@ (8002ad8 <rand+0x5c>)
 8002a7e:	b510      	push	{r4, lr}
 8002a80:	681c      	ldr	r4, [r3, #0]
 8002a82:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d116      	bne.n	8002ab6 <rand+0x3a>
 8002a88:	2018      	movs	r0, #24
 8002a8a:	f000 faa5 	bl	8002fd8 <malloc>
 8002a8e:	1e02      	subs	r2, r0, #0
 8002a90:	6320      	str	r0, [r4, #48]	@ 0x30
 8002a92:	d104      	bne.n	8002a9e <rand+0x22>
 8002a94:	2152      	movs	r1, #82	@ 0x52
 8002a96:	4b11      	ldr	r3, [pc, #68]	@ (8002adc <rand+0x60>)
 8002a98:	4811      	ldr	r0, [pc, #68]	@ (8002ae0 <rand+0x64>)
 8002a9a:	f000 f921 	bl	8002ce0 <__assert_func>
 8002a9e:	4b11      	ldr	r3, [pc, #68]	@ (8002ae4 <rand+0x68>)
 8002aa0:	2100      	movs	r1, #0
 8002aa2:	6003      	str	r3, [r0, #0]
 8002aa4:	4b10      	ldr	r3, [pc, #64]	@ (8002ae8 <rand+0x6c>)
 8002aa6:	6043      	str	r3, [r0, #4]
 8002aa8:	4b10      	ldr	r3, [pc, #64]	@ (8002aec <rand+0x70>)
 8002aaa:	6083      	str	r3, [r0, #8]
 8002aac:	230b      	movs	r3, #11
 8002aae:	8183      	strh	r3, [r0, #12]
 8002ab0:	2001      	movs	r0, #1
 8002ab2:	6110      	str	r0, [r2, #16]
 8002ab4:	6151      	str	r1, [r2, #20]
 8002ab6:	6b24      	ldr	r4, [r4, #48]	@ 0x30
 8002ab8:	4a0d      	ldr	r2, [pc, #52]	@ (8002af0 <rand+0x74>)
 8002aba:	6920      	ldr	r0, [r4, #16]
 8002abc:	6961      	ldr	r1, [r4, #20]
 8002abe:	4b0d      	ldr	r3, [pc, #52]	@ (8002af4 <rand+0x78>)
 8002ac0:	f7fd fca6 	bl	8000410 <__aeabi_lmul>
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	1880      	adds	r0, r0, r2
 8002aca:	4159      	adcs	r1, r3
 8002acc:	6120      	str	r0, [r4, #16]
 8002ace:	6161      	str	r1, [r4, #20]
 8002ad0:	0048      	lsls	r0, r1, #1
 8002ad2:	0840      	lsrs	r0, r0, #1
 8002ad4:	bd10      	pop	{r4, pc}
 8002ad6:	46c0      	nop			@ (mov r8, r8)
 8002ad8:	20000018 	.word	0x20000018
 8002adc:	08003f80 	.word	0x08003f80
 8002ae0:	08003f97 	.word	0x08003f97
 8002ae4:	abcd330e 	.word	0xabcd330e
 8002ae8:	e66d1234 	.word	0xe66d1234
 8002aec:	0005deec 	.word	0x0005deec
 8002af0:	4c957f2d 	.word	0x4c957f2d
 8002af4:	5851f42d 	.word	0x5851f42d

08002af8 <std>:
 8002af8:	2300      	movs	r3, #0
 8002afa:	b510      	push	{r4, lr}
 8002afc:	0004      	movs	r4, r0
 8002afe:	6003      	str	r3, [r0, #0]
 8002b00:	6043      	str	r3, [r0, #4]
 8002b02:	6083      	str	r3, [r0, #8]
 8002b04:	8181      	strh	r1, [r0, #12]
 8002b06:	6643      	str	r3, [r0, #100]	@ 0x64
 8002b08:	81c2      	strh	r2, [r0, #14]
 8002b0a:	6103      	str	r3, [r0, #16]
 8002b0c:	6143      	str	r3, [r0, #20]
 8002b0e:	6183      	str	r3, [r0, #24]
 8002b10:	0019      	movs	r1, r3
 8002b12:	2208      	movs	r2, #8
 8002b14:	305c      	adds	r0, #92	@ 0x5c
 8002b16:	f000 f8b3 	bl	8002c80 <memset>
 8002b1a:	4b0b      	ldr	r3, [pc, #44]	@ (8002b48 <std+0x50>)
 8002b1c:	6224      	str	r4, [r4, #32]
 8002b1e:	6263      	str	r3, [r4, #36]	@ 0x24
 8002b20:	4b0a      	ldr	r3, [pc, #40]	@ (8002b4c <std+0x54>)
 8002b22:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002b24:	4b0a      	ldr	r3, [pc, #40]	@ (8002b50 <std+0x58>)
 8002b26:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002b28:	4b0a      	ldr	r3, [pc, #40]	@ (8002b54 <std+0x5c>)
 8002b2a:	6323      	str	r3, [r4, #48]	@ 0x30
 8002b2c:	4b0a      	ldr	r3, [pc, #40]	@ (8002b58 <std+0x60>)
 8002b2e:	429c      	cmp	r4, r3
 8002b30:	d005      	beq.n	8002b3e <std+0x46>
 8002b32:	4b0a      	ldr	r3, [pc, #40]	@ (8002b5c <std+0x64>)
 8002b34:	429c      	cmp	r4, r3
 8002b36:	d002      	beq.n	8002b3e <std+0x46>
 8002b38:	4b09      	ldr	r3, [pc, #36]	@ (8002b60 <std+0x68>)
 8002b3a:	429c      	cmp	r4, r3
 8002b3c:	d103      	bne.n	8002b46 <std+0x4e>
 8002b3e:	0020      	movs	r0, r4
 8002b40:	3058      	adds	r0, #88	@ 0x58
 8002b42:	f000 f8c9 	bl	8002cd8 <__retarget_lock_init_recursive>
 8002b46:	bd10      	pop	{r4, pc}
 8002b48:	080035ad 	.word	0x080035ad
 8002b4c:	080035d5 	.word	0x080035d5
 8002b50:	0800360d 	.word	0x0800360d
 8002b54:	08003639 	.word	0x08003639
 8002b58:	200000f8 	.word	0x200000f8
 8002b5c:	20000160 	.word	0x20000160
 8002b60:	200001c8 	.word	0x200001c8

08002b64 <stdio_exit_handler>:
 8002b64:	b510      	push	{r4, lr}
 8002b66:	4a03      	ldr	r2, [pc, #12]	@ (8002b74 <stdio_exit_handler+0x10>)
 8002b68:	4903      	ldr	r1, [pc, #12]	@ (8002b78 <stdio_exit_handler+0x14>)
 8002b6a:	4804      	ldr	r0, [pc, #16]	@ (8002b7c <stdio_exit_handler+0x18>)
 8002b6c:	f000 f86c 	bl	8002c48 <_fwalk_sglue>
 8002b70:	bd10      	pop	{r4, pc}
 8002b72:	46c0      	nop			@ (mov r8, r8)
 8002b74:	2000000c 	.word	0x2000000c
 8002b78:	08003535 	.word	0x08003535
 8002b7c:	2000001c 	.word	0x2000001c

08002b80 <cleanup_stdio>:
 8002b80:	6841      	ldr	r1, [r0, #4]
 8002b82:	4b0b      	ldr	r3, [pc, #44]	@ (8002bb0 <cleanup_stdio+0x30>)
 8002b84:	b510      	push	{r4, lr}
 8002b86:	0004      	movs	r4, r0
 8002b88:	4299      	cmp	r1, r3
 8002b8a:	d001      	beq.n	8002b90 <cleanup_stdio+0x10>
 8002b8c:	f000 fcd2 	bl	8003534 <_fflush_r>
 8002b90:	68a1      	ldr	r1, [r4, #8]
 8002b92:	4b08      	ldr	r3, [pc, #32]	@ (8002bb4 <cleanup_stdio+0x34>)
 8002b94:	4299      	cmp	r1, r3
 8002b96:	d002      	beq.n	8002b9e <cleanup_stdio+0x1e>
 8002b98:	0020      	movs	r0, r4
 8002b9a:	f000 fccb 	bl	8003534 <_fflush_r>
 8002b9e:	68e1      	ldr	r1, [r4, #12]
 8002ba0:	4b05      	ldr	r3, [pc, #20]	@ (8002bb8 <cleanup_stdio+0x38>)
 8002ba2:	4299      	cmp	r1, r3
 8002ba4:	d002      	beq.n	8002bac <cleanup_stdio+0x2c>
 8002ba6:	0020      	movs	r0, r4
 8002ba8:	f000 fcc4 	bl	8003534 <_fflush_r>
 8002bac:	bd10      	pop	{r4, pc}
 8002bae:	46c0      	nop			@ (mov r8, r8)
 8002bb0:	200000f8 	.word	0x200000f8
 8002bb4:	20000160 	.word	0x20000160
 8002bb8:	200001c8 	.word	0x200001c8

08002bbc <global_stdio_init.part.0>:
 8002bbc:	b510      	push	{r4, lr}
 8002bbe:	4b09      	ldr	r3, [pc, #36]	@ (8002be4 <global_stdio_init.part.0+0x28>)
 8002bc0:	4a09      	ldr	r2, [pc, #36]	@ (8002be8 <global_stdio_init.part.0+0x2c>)
 8002bc2:	2104      	movs	r1, #4
 8002bc4:	601a      	str	r2, [r3, #0]
 8002bc6:	4809      	ldr	r0, [pc, #36]	@ (8002bec <global_stdio_init.part.0+0x30>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f7ff ff95 	bl	8002af8 <std>
 8002bce:	2201      	movs	r2, #1
 8002bd0:	2109      	movs	r1, #9
 8002bd2:	4807      	ldr	r0, [pc, #28]	@ (8002bf0 <global_stdio_init.part.0+0x34>)
 8002bd4:	f7ff ff90 	bl	8002af8 <std>
 8002bd8:	2202      	movs	r2, #2
 8002bda:	2112      	movs	r1, #18
 8002bdc:	4805      	ldr	r0, [pc, #20]	@ (8002bf4 <global_stdio_init.part.0+0x38>)
 8002bde:	f7ff ff8b 	bl	8002af8 <std>
 8002be2:	bd10      	pop	{r4, pc}
 8002be4:	20000230 	.word	0x20000230
 8002be8:	08002b65 	.word	0x08002b65
 8002bec:	200000f8 	.word	0x200000f8
 8002bf0:	20000160 	.word	0x20000160
 8002bf4:	200001c8 	.word	0x200001c8

08002bf8 <__sfp_lock_acquire>:
 8002bf8:	b510      	push	{r4, lr}
 8002bfa:	4802      	ldr	r0, [pc, #8]	@ (8002c04 <__sfp_lock_acquire+0xc>)
 8002bfc:	f000 f86d 	bl	8002cda <__retarget_lock_acquire_recursive>
 8002c00:	bd10      	pop	{r4, pc}
 8002c02:	46c0      	nop			@ (mov r8, r8)
 8002c04:	20000235 	.word	0x20000235

08002c08 <__sfp_lock_release>:
 8002c08:	b510      	push	{r4, lr}
 8002c0a:	4802      	ldr	r0, [pc, #8]	@ (8002c14 <__sfp_lock_release+0xc>)
 8002c0c:	f000 f866 	bl	8002cdc <__retarget_lock_release_recursive>
 8002c10:	bd10      	pop	{r4, pc}
 8002c12:	46c0      	nop			@ (mov r8, r8)
 8002c14:	20000235 	.word	0x20000235

08002c18 <__sinit>:
 8002c18:	b510      	push	{r4, lr}
 8002c1a:	0004      	movs	r4, r0
 8002c1c:	f7ff ffec 	bl	8002bf8 <__sfp_lock_acquire>
 8002c20:	6a23      	ldr	r3, [r4, #32]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d002      	beq.n	8002c2c <__sinit+0x14>
 8002c26:	f7ff ffef 	bl	8002c08 <__sfp_lock_release>
 8002c2a:	bd10      	pop	{r4, pc}
 8002c2c:	4b04      	ldr	r3, [pc, #16]	@ (8002c40 <__sinit+0x28>)
 8002c2e:	6223      	str	r3, [r4, #32]
 8002c30:	4b04      	ldr	r3, [pc, #16]	@ (8002c44 <__sinit+0x2c>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d1f6      	bne.n	8002c26 <__sinit+0xe>
 8002c38:	f7ff ffc0 	bl	8002bbc <global_stdio_init.part.0>
 8002c3c:	e7f3      	b.n	8002c26 <__sinit+0xe>
 8002c3e:	46c0      	nop			@ (mov r8, r8)
 8002c40:	08002b81 	.word	0x08002b81
 8002c44:	20000230 	.word	0x20000230

08002c48 <_fwalk_sglue>:
 8002c48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002c4a:	0014      	movs	r4, r2
 8002c4c:	2600      	movs	r6, #0
 8002c4e:	9000      	str	r0, [sp, #0]
 8002c50:	9101      	str	r1, [sp, #4]
 8002c52:	68a5      	ldr	r5, [r4, #8]
 8002c54:	6867      	ldr	r7, [r4, #4]
 8002c56:	3f01      	subs	r7, #1
 8002c58:	d504      	bpl.n	8002c64 <_fwalk_sglue+0x1c>
 8002c5a:	6824      	ldr	r4, [r4, #0]
 8002c5c:	2c00      	cmp	r4, #0
 8002c5e:	d1f8      	bne.n	8002c52 <_fwalk_sglue+0xa>
 8002c60:	0030      	movs	r0, r6
 8002c62:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002c64:	89ab      	ldrh	r3, [r5, #12]
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d908      	bls.n	8002c7c <_fwalk_sglue+0x34>
 8002c6a:	220e      	movs	r2, #14
 8002c6c:	5eab      	ldrsh	r3, [r5, r2]
 8002c6e:	3301      	adds	r3, #1
 8002c70:	d004      	beq.n	8002c7c <_fwalk_sglue+0x34>
 8002c72:	0029      	movs	r1, r5
 8002c74:	9800      	ldr	r0, [sp, #0]
 8002c76:	9b01      	ldr	r3, [sp, #4]
 8002c78:	4798      	blx	r3
 8002c7a:	4306      	orrs	r6, r0
 8002c7c:	3568      	adds	r5, #104	@ 0x68
 8002c7e:	e7ea      	b.n	8002c56 <_fwalk_sglue+0xe>

08002c80 <memset>:
 8002c80:	0003      	movs	r3, r0
 8002c82:	1882      	adds	r2, r0, r2
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d100      	bne.n	8002c8a <memset+0xa>
 8002c88:	4770      	bx	lr
 8002c8a:	7019      	strb	r1, [r3, #0]
 8002c8c:	3301      	adds	r3, #1
 8002c8e:	e7f9      	b.n	8002c84 <memset+0x4>

08002c90 <__libc_init_array>:
 8002c90:	b570      	push	{r4, r5, r6, lr}
 8002c92:	2600      	movs	r6, #0
 8002c94:	4c0c      	ldr	r4, [pc, #48]	@ (8002cc8 <__libc_init_array+0x38>)
 8002c96:	4d0d      	ldr	r5, [pc, #52]	@ (8002ccc <__libc_init_array+0x3c>)
 8002c98:	1b64      	subs	r4, r4, r5
 8002c9a:	10a4      	asrs	r4, r4, #2
 8002c9c:	42a6      	cmp	r6, r4
 8002c9e:	d109      	bne.n	8002cb4 <__libc_init_array+0x24>
 8002ca0:	2600      	movs	r6, #0
 8002ca2:	f001 f9dd 	bl	8004060 <_init>
 8002ca6:	4c0a      	ldr	r4, [pc, #40]	@ (8002cd0 <__libc_init_array+0x40>)
 8002ca8:	4d0a      	ldr	r5, [pc, #40]	@ (8002cd4 <__libc_init_array+0x44>)
 8002caa:	1b64      	subs	r4, r4, r5
 8002cac:	10a4      	asrs	r4, r4, #2
 8002cae:	42a6      	cmp	r6, r4
 8002cb0:	d105      	bne.n	8002cbe <__libc_init_array+0x2e>
 8002cb2:	bd70      	pop	{r4, r5, r6, pc}
 8002cb4:	00b3      	lsls	r3, r6, #2
 8002cb6:	58eb      	ldr	r3, [r5, r3]
 8002cb8:	4798      	blx	r3
 8002cba:	3601      	adds	r6, #1
 8002cbc:	e7ee      	b.n	8002c9c <__libc_init_array+0xc>
 8002cbe:	00b3      	lsls	r3, r6, #2
 8002cc0:	58eb      	ldr	r3, [r5, r3]
 8002cc2:	4798      	blx	r3
 8002cc4:	3601      	adds	r6, #1
 8002cc6:	e7f2      	b.n	8002cae <__libc_init_array+0x1e>
	...

08002cd8 <__retarget_lock_init_recursive>:
 8002cd8:	4770      	bx	lr

08002cda <__retarget_lock_acquire_recursive>:
 8002cda:	4770      	bx	lr

08002cdc <__retarget_lock_release_recursive>:
 8002cdc:	4770      	bx	lr
	...

08002ce0 <__assert_func>:
 8002ce0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8002ce2:	0014      	movs	r4, r2
 8002ce4:	001a      	movs	r2, r3
 8002ce6:	4b09      	ldr	r3, [pc, #36]	@ (8002d0c <__assert_func+0x2c>)
 8002ce8:	0005      	movs	r5, r0
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	000e      	movs	r6, r1
 8002cee:	68d8      	ldr	r0, [r3, #12]
 8002cf0:	4b07      	ldr	r3, [pc, #28]	@ (8002d10 <__assert_func+0x30>)
 8002cf2:	2c00      	cmp	r4, #0
 8002cf4:	d101      	bne.n	8002cfa <__assert_func+0x1a>
 8002cf6:	4b07      	ldr	r3, [pc, #28]	@ (8002d14 <__assert_func+0x34>)
 8002cf8:	001c      	movs	r4, r3
 8002cfa:	4907      	ldr	r1, [pc, #28]	@ (8002d18 <__assert_func+0x38>)
 8002cfc:	9301      	str	r3, [sp, #4]
 8002cfe:	9402      	str	r4, [sp, #8]
 8002d00:	002b      	movs	r3, r5
 8002d02:	9600      	str	r6, [sp, #0]
 8002d04:	f000 fc9e 	bl	8003644 <fiprintf>
 8002d08:	f000 fd62 	bl	80037d0 <abort>
 8002d0c:	20000018 	.word	0x20000018
 8002d10:	08003fef 	.word	0x08003fef
 8002d14:	0800402a 	.word	0x0800402a
 8002d18:	08003ffc 	.word	0x08003ffc

08002d1c <__ssputs_r>:
 8002d1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d1e:	688e      	ldr	r6, [r1, #8]
 8002d20:	b085      	sub	sp, #20
 8002d22:	001f      	movs	r7, r3
 8002d24:	000c      	movs	r4, r1
 8002d26:	680b      	ldr	r3, [r1, #0]
 8002d28:	9002      	str	r0, [sp, #8]
 8002d2a:	9203      	str	r2, [sp, #12]
 8002d2c:	42be      	cmp	r6, r7
 8002d2e:	d830      	bhi.n	8002d92 <__ssputs_r+0x76>
 8002d30:	210c      	movs	r1, #12
 8002d32:	5e62      	ldrsh	r2, [r4, r1]
 8002d34:	2190      	movs	r1, #144	@ 0x90
 8002d36:	00c9      	lsls	r1, r1, #3
 8002d38:	420a      	tst	r2, r1
 8002d3a:	d028      	beq.n	8002d8e <__ssputs_r+0x72>
 8002d3c:	2003      	movs	r0, #3
 8002d3e:	6921      	ldr	r1, [r4, #16]
 8002d40:	1a5b      	subs	r3, r3, r1
 8002d42:	9301      	str	r3, [sp, #4]
 8002d44:	6963      	ldr	r3, [r4, #20]
 8002d46:	4343      	muls	r3, r0
 8002d48:	9801      	ldr	r0, [sp, #4]
 8002d4a:	0fdd      	lsrs	r5, r3, #31
 8002d4c:	18ed      	adds	r5, r5, r3
 8002d4e:	1c7b      	adds	r3, r7, #1
 8002d50:	181b      	adds	r3, r3, r0
 8002d52:	106d      	asrs	r5, r5, #1
 8002d54:	42ab      	cmp	r3, r5
 8002d56:	d900      	bls.n	8002d5a <__ssputs_r+0x3e>
 8002d58:	001d      	movs	r5, r3
 8002d5a:	0552      	lsls	r2, r2, #21
 8002d5c:	d528      	bpl.n	8002db0 <__ssputs_r+0x94>
 8002d5e:	0029      	movs	r1, r5
 8002d60:	9802      	ldr	r0, [sp, #8]
 8002d62:	f000 f965 	bl	8003030 <_malloc_r>
 8002d66:	1e06      	subs	r6, r0, #0
 8002d68:	d02c      	beq.n	8002dc4 <__ssputs_r+0xa8>
 8002d6a:	9a01      	ldr	r2, [sp, #4]
 8002d6c:	6921      	ldr	r1, [r4, #16]
 8002d6e:	f000 fd26 	bl	80037be <memcpy>
 8002d72:	89a2      	ldrh	r2, [r4, #12]
 8002d74:	4b18      	ldr	r3, [pc, #96]	@ (8002dd8 <__ssputs_r+0xbc>)
 8002d76:	401a      	ands	r2, r3
 8002d78:	2380      	movs	r3, #128	@ 0x80
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	81a3      	strh	r3, [r4, #12]
 8002d7e:	9b01      	ldr	r3, [sp, #4]
 8002d80:	6126      	str	r6, [r4, #16]
 8002d82:	18f6      	adds	r6, r6, r3
 8002d84:	6026      	str	r6, [r4, #0]
 8002d86:	003e      	movs	r6, r7
 8002d88:	6165      	str	r5, [r4, #20]
 8002d8a:	1aed      	subs	r5, r5, r3
 8002d8c:	60a5      	str	r5, [r4, #8]
 8002d8e:	42be      	cmp	r6, r7
 8002d90:	d900      	bls.n	8002d94 <__ssputs_r+0x78>
 8002d92:	003e      	movs	r6, r7
 8002d94:	0032      	movs	r2, r6
 8002d96:	9903      	ldr	r1, [sp, #12]
 8002d98:	6820      	ldr	r0, [r4, #0]
 8002d9a:	f000 fc93 	bl	80036c4 <memmove>
 8002d9e:	2000      	movs	r0, #0
 8002da0:	68a3      	ldr	r3, [r4, #8]
 8002da2:	1b9b      	subs	r3, r3, r6
 8002da4:	60a3      	str	r3, [r4, #8]
 8002da6:	6823      	ldr	r3, [r4, #0]
 8002da8:	199b      	adds	r3, r3, r6
 8002daa:	6023      	str	r3, [r4, #0]
 8002dac:	b005      	add	sp, #20
 8002dae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002db0:	002a      	movs	r2, r5
 8002db2:	9802      	ldr	r0, [sp, #8]
 8002db4:	f000 fc56 	bl	8003664 <_realloc_r>
 8002db8:	1e06      	subs	r6, r0, #0
 8002dba:	d1e0      	bne.n	8002d7e <__ssputs_r+0x62>
 8002dbc:	6921      	ldr	r1, [r4, #16]
 8002dbe:	9802      	ldr	r0, [sp, #8]
 8002dc0:	f000 fd0e 	bl	80037e0 <_free_r>
 8002dc4:	230c      	movs	r3, #12
 8002dc6:	2001      	movs	r0, #1
 8002dc8:	9a02      	ldr	r2, [sp, #8]
 8002dca:	4240      	negs	r0, r0
 8002dcc:	6013      	str	r3, [r2, #0]
 8002dce:	89a2      	ldrh	r2, [r4, #12]
 8002dd0:	3334      	adds	r3, #52	@ 0x34
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	81a3      	strh	r3, [r4, #12]
 8002dd6:	e7e9      	b.n	8002dac <__ssputs_r+0x90>
 8002dd8:	fffffb7f 	.word	0xfffffb7f

08002ddc <_svfiprintf_r>:
 8002ddc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002dde:	b0a1      	sub	sp, #132	@ 0x84
 8002de0:	9003      	str	r0, [sp, #12]
 8002de2:	001d      	movs	r5, r3
 8002de4:	898b      	ldrh	r3, [r1, #12]
 8002de6:	000f      	movs	r7, r1
 8002de8:	0016      	movs	r6, r2
 8002dea:	061b      	lsls	r3, r3, #24
 8002dec:	d511      	bpl.n	8002e12 <_svfiprintf_r+0x36>
 8002dee:	690b      	ldr	r3, [r1, #16]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d10e      	bne.n	8002e12 <_svfiprintf_r+0x36>
 8002df4:	2140      	movs	r1, #64	@ 0x40
 8002df6:	f000 f91b 	bl	8003030 <_malloc_r>
 8002dfa:	6038      	str	r0, [r7, #0]
 8002dfc:	6138      	str	r0, [r7, #16]
 8002dfe:	2800      	cmp	r0, #0
 8002e00:	d105      	bne.n	8002e0e <_svfiprintf_r+0x32>
 8002e02:	230c      	movs	r3, #12
 8002e04:	9a03      	ldr	r2, [sp, #12]
 8002e06:	6013      	str	r3, [r2, #0]
 8002e08:	2001      	movs	r0, #1
 8002e0a:	4240      	negs	r0, r0
 8002e0c:	e0cf      	b.n	8002fae <_svfiprintf_r+0x1d2>
 8002e0e:	2340      	movs	r3, #64	@ 0x40
 8002e10:	617b      	str	r3, [r7, #20]
 8002e12:	2300      	movs	r3, #0
 8002e14:	ac08      	add	r4, sp, #32
 8002e16:	6163      	str	r3, [r4, #20]
 8002e18:	3320      	adds	r3, #32
 8002e1a:	7663      	strb	r3, [r4, #25]
 8002e1c:	3310      	adds	r3, #16
 8002e1e:	76a3      	strb	r3, [r4, #26]
 8002e20:	9507      	str	r5, [sp, #28]
 8002e22:	0035      	movs	r5, r6
 8002e24:	782b      	ldrb	r3, [r5, #0]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d001      	beq.n	8002e2e <_svfiprintf_r+0x52>
 8002e2a:	2b25      	cmp	r3, #37	@ 0x25
 8002e2c:	d148      	bne.n	8002ec0 <_svfiprintf_r+0xe4>
 8002e2e:	1bab      	subs	r3, r5, r6
 8002e30:	9305      	str	r3, [sp, #20]
 8002e32:	42b5      	cmp	r5, r6
 8002e34:	d00b      	beq.n	8002e4e <_svfiprintf_r+0x72>
 8002e36:	0032      	movs	r2, r6
 8002e38:	0039      	movs	r1, r7
 8002e3a:	9803      	ldr	r0, [sp, #12]
 8002e3c:	f7ff ff6e 	bl	8002d1c <__ssputs_r>
 8002e40:	3001      	adds	r0, #1
 8002e42:	d100      	bne.n	8002e46 <_svfiprintf_r+0x6a>
 8002e44:	e0ae      	b.n	8002fa4 <_svfiprintf_r+0x1c8>
 8002e46:	6963      	ldr	r3, [r4, #20]
 8002e48:	9a05      	ldr	r2, [sp, #20]
 8002e4a:	189b      	adds	r3, r3, r2
 8002e4c:	6163      	str	r3, [r4, #20]
 8002e4e:	782b      	ldrb	r3, [r5, #0]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d100      	bne.n	8002e56 <_svfiprintf_r+0x7a>
 8002e54:	e0a6      	b.n	8002fa4 <_svfiprintf_r+0x1c8>
 8002e56:	2201      	movs	r2, #1
 8002e58:	2300      	movs	r3, #0
 8002e5a:	4252      	negs	r2, r2
 8002e5c:	6062      	str	r2, [r4, #4]
 8002e5e:	a904      	add	r1, sp, #16
 8002e60:	3254      	adds	r2, #84	@ 0x54
 8002e62:	1852      	adds	r2, r2, r1
 8002e64:	1c6e      	adds	r6, r5, #1
 8002e66:	6023      	str	r3, [r4, #0]
 8002e68:	60e3      	str	r3, [r4, #12]
 8002e6a:	60a3      	str	r3, [r4, #8]
 8002e6c:	7013      	strb	r3, [r2, #0]
 8002e6e:	65a3      	str	r3, [r4, #88]	@ 0x58
 8002e70:	4b54      	ldr	r3, [pc, #336]	@ (8002fc4 <_svfiprintf_r+0x1e8>)
 8002e72:	2205      	movs	r2, #5
 8002e74:	0018      	movs	r0, r3
 8002e76:	7831      	ldrb	r1, [r6, #0]
 8002e78:	9305      	str	r3, [sp, #20]
 8002e7a:	f000 fc95 	bl	80037a8 <memchr>
 8002e7e:	1c75      	adds	r5, r6, #1
 8002e80:	2800      	cmp	r0, #0
 8002e82:	d11f      	bne.n	8002ec4 <_svfiprintf_r+0xe8>
 8002e84:	6822      	ldr	r2, [r4, #0]
 8002e86:	06d3      	lsls	r3, r2, #27
 8002e88:	d504      	bpl.n	8002e94 <_svfiprintf_r+0xb8>
 8002e8a:	2353      	movs	r3, #83	@ 0x53
 8002e8c:	a904      	add	r1, sp, #16
 8002e8e:	185b      	adds	r3, r3, r1
 8002e90:	2120      	movs	r1, #32
 8002e92:	7019      	strb	r1, [r3, #0]
 8002e94:	0713      	lsls	r3, r2, #28
 8002e96:	d504      	bpl.n	8002ea2 <_svfiprintf_r+0xc6>
 8002e98:	2353      	movs	r3, #83	@ 0x53
 8002e9a:	a904      	add	r1, sp, #16
 8002e9c:	185b      	adds	r3, r3, r1
 8002e9e:	212b      	movs	r1, #43	@ 0x2b
 8002ea0:	7019      	strb	r1, [r3, #0]
 8002ea2:	7833      	ldrb	r3, [r6, #0]
 8002ea4:	2b2a      	cmp	r3, #42	@ 0x2a
 8002ea6:	d016      	beq.n	8002ed6 <_svfiprintf_r+0xfa>
 8002ea8:	0035      	movs	r5, r6
 8002eaa:	2100      	movs	r1, #0
 8002eac:	200a      	movs	r0, #10
 8002eae:	68e3      	ldr	r3, [r4, #12]
 8002eb0:	782a      	ldrb	r2, [r5, #0]
 8002eb2:	1c6e      	adds	r6, r5, #1
 8002eb4:	3a30      	subs	r2, #48	@ 0x30
 8002eb6:	2a09      	cmp	r2, #9
 8002eb8:	d950      	bls.n	8002f5c <_svfiprintf_r+0x180>
 8002eba:	2900      	cmp	r1, #0
 8002ebc:	d111      	bne.n	8002ee2 <_svfiprintf_r+0x106>
 8002ebe:	e017      	b.n	8002ef0 <_svfiprintf_r+0x114>
 8002ec0:	3501      	adds	r5, #1
 8002ec2:	e7af      	b.n	8002e24 <_svfiprintf_r+0x48>
 8002ec4:	9b05      	ldr	r3, [sp, #20]
 8002ec6:	6822      	ldr	r2, [r4, #0]
 8002ec8:	1ac0      	subs	r0, r0, r3
 8002eca:	2301      	movs	r3, #1
 8002ecc:	4083      	lsls	r3, r0
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	002e      	movs	r6, r5
 8002ed2:	6023      	str	r3, [r4, #0]
 8002ed4:	e7cc      	b.n	8002e70 <_svfiprintf_r+0x94>
 8002ed6:	9b07      	ldr	r3, [sp, #28]
 8002ed8:	1d19      	adds	r1, r3, #4
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	9107      	str	r1, [sp, #28]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	db01      	blt.n	8002ee6 <_svfiprintf_r+0x10a>
 8002ee2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002ee4:	e004      	b.n	8002ef0 <_svfiprintf_r+0x114>
 8002ee6:	425b      	negs	r3, r3
 8002ee8:	60e3      	str	r3, [r4, #12]
 8002eea:	2302      	movs	r3, #2
 8002eec:	4313      	orrs	r3, r2
 8002eee:	6023      	str	r3, [r4, #0]
 8002ef0:	782b      	ldrb	r3, [r5, #0]
 8002ef2:	2b2e      	cmp	r3, #46	@ 0x2e
 8002ef4:	d10c      	bne.n	8002f10 <_svfiprintf_r+0x134>
 8002ef6:	786b      	ldrb	r3, [r5, #1]
 8002ef8:	2b2a      	cmp	r3, #42	@ 0x2a
 8002efa:	d134      	bne.n	8002f66 <_svfiprintf_r+0x18a>
 8002efc:	9b07      	ldr	r3, [sp, #28]
 8002efe:	3502      	adds	r5, #2
 8002f00:	1d1a      	adds	r2, r3, #4
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	9207      	str	r2, [sp, #28]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	da01      	bge.n	8002f0e <_svfiprintf_r+0x132>
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	425b      	negs	r3, r3
 8002f0e:	9309      	str	r3, [sp, #36]	@ 0x24
 8002f10:	4e2d      	ldr	r6, [pc, #180]	@ (8002fc8 <_svfiprintf_r+0x1ec>)
 8002f12:	2203      	movs	r2, #3
 8002f14:	0030      	movs	r0, r6
 8002f16:	7829      	ldrb	r1, [r5, #0]
 8002f18:	f000 fc46 	bl	80037a8 <memchr>
 8002f1c:	2800      	cmp	r0, #0
 8002f1e:	d006      	beq.n	8002f2e <_svfiprintf_r+0x152>
 8002f20:	2340      	movs	r3, #64	@ 0x40
 8002f22:	1b80      	subs	r0, r0, r6
 8002f24:	4083      	lsls	r3, r0
 8002f26:	6822      	ldr	r2, [r4, #0]
 8002f28:	3501      	adds	r5, #1
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	6023      	str	r3, [r4, #0]
 8002f2e:	7829      	ldrb	r1, [r5, #0]
 8002f30:	2206      	movs	r2, #6
 8002f32:	4826      	ldr	r0, [pc, #152]	@ (8002fcc <_svfiprintf_r+0x1f0>)
 8002f34:	1c6e      	adds	r6, r5, #1
 8002f36:	7621      	strb	r1, [r4, #24]
 8002f38:	f000 fc36 	bl	80037a8 <memchr>
 8002f3c:	2800      	cmp	r0, #0
 8002f3e:	d038      	beq.n	8002fb2 <_svfiprintf_r+0x1d6>
 8002f40:	4b23      	ldr	r3, [pc, #140]	@ (8002fd0 <_svfiprintf_r+0x1f4>)
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d122      	bne.n	8002f8c <_svfiprintf_r+0x1b0>
 8002f46:	2207      	movs	r2, #7
 8002f48:	9b07      	ldr	r3, [sp, #28]
 8002f4a:	3307      	adds	r3, #7
 8002f4c:	4393      	bics	r3, r2
 8002f4e:	3308      	adds	r3, #8
 8002f50:	9307      	str	r3, [sp, #28]
 8002f52:	6963      	ldr	r3, [r4, #20]
 8002f54:	9a04      	ldr	r2, [sp, #16]
 8002f56:	189b      	adds	r3, r3, r2
 8002f58:	6163      	str	r3, [r4, #20]
 8002f5a:	e762      	b.n	8002e22 <_svfiprintf_r+0x46>
 8002f5c:	4343      	muls	r3, r0
 8002f5e:	0035      	movs	r5, r6
 8002f60:	2101      	movs	r1, #1
 8002f62:	189b      	adds	r3, r3, r2
 8002f64:	e7a4      	b.n	8002eb0 <_svfiprintf_r+0xd4>
 8002f66:	2300      	movs	r3, #0
 8002f68:	200a      	movs	r0, #10
 8002f6a:	0019      	movs	r1, r3
 8002f6c:	3501      	adds	r5, #1
 8002f6e:	6063      	str	r3, [r4, #4]
 8002f70:	782a      	ldrb	r2, [r5, #0]
 8002f72:	1c6e      	adds	r6, r5, #1
 8002f74:	3a30      	subs	r2, #48	@ 0x30
 8002f76:	2a09      	cmp	r2, #9
 8002f78:	d903      	bls.n	8002f82 <_svfiprintf_r+0x1a6>
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d0c8      	beq.n	8002f10 <_svfiprintf_r+0x134>
 8002f7e:	9109      	str	r1, [sp, #36]	@ 0x24
 8002f80:	e7c6      	b.n	8002f10 <_svfiprintf_r+0x134>
 8002f82:	4341      	muls	r1, r0
 8002f84:	0035      	movs	r5, r6
 8002f86:	2301      	movs	r3, #1
 8002f88:	1889      	adds	r1, r1, r2
 8002f8a:	e7f1      	b.n	8002f70 <_svfiprintf_r+0x194>
 8002f8c:	aa07      	add	r2, sp, #28
 8002f8e:	9200      	str	r2, [sp, #0]
 8002f90:	0021      	movs	r1, r4
 8002f92:	003a      	movs	r2, r7
 8002f94:	4b0f      	ldr	r3, [pc, #60]	@ (8002fd4 <_svfiprintf_r+0x1f8>)
 8002f96:	9803      	ldr	r0, [sp, #12]
 8002f98:	e000      	b.n	8002f9c <_svfiprintf_r+0x1c0>
 8002f9a:	bf00      	nop
 8002f9c:	9004      	str	r0, [sp, #16]
 8002f9e:	9b04      	ldr	r3, [sp, #16]
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	d1d6      	bne.n	8002f52 <_svfiprintf_r+0x176>
 8002fa4:	89bb      	ldrh	r3, [r7, #12]
 8002fa6:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8002fa8:	065b      	lsls	r3, r3, #25
 8002faa:	d500      	bpl.n	8002fae <_svfiprintf_r+0x1d2>
 8002fac:	e72c      	b.n	8002e08 <_svfiprintf_r+0x2c>
 8002fae:	b021      	add	sp, #132	@ 0x84
 8002fb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002fb2:	aa07      	add	r2, sp, #28
 8002fb4:	9200      	str	r2, [sp, #0]
 8002fb6:	0021      	movs	r1, r4
 8002fb8:	003a      	movs	r2, r7
 8002fba:	4b06      	ldr	r3, [pc, #24]	@ (8002fd4 <_svfiprintf_r+0x1f8>)
 8002fbc:	9803      	ldr	r0, [sp, #12]
 8002fbe:	f000 f927 	bl	8003210 <_printf_i>
 8002fc2:	e7eb      	b.n	8002f9c <_svfiprintf_r+0x1c0>
 8002fc4:	0800402b 	.word	0x0800402b
 8002fc8:	08004031 	.word	0x08004031
 8002fcc:	08004035 	.word	0x08004035
 8002fd0:	00000000 	.word	0x00000000
 8002fd4:	08002d1d 	.word	0x08002d1d

08002fd8 <malloc>:
 8002fd8:	b510      	push	{r4, lr}
 8002fda:	4b03      	ldr	r3, [pc, #12]	@ (8002fe8 <malloc+0x10>)
 8002fdc:	0001      	movs	r1, r0
 8002fde:	6818      	ldr	r0, [r3, #0]
 8002fe0:	f000 f826 	bl	8003030 <_malloc_r>
 8002fe4:	bd10      	pop	{r4, pc}
 8002fe6:	46c0      	nop			@ (mov r8, r8)
 8002fe8:	20000018 	.word	0x20000018

08002fec <sbrk_aligned>:
 8002fec:	b570      	push	{r4, r5, r6, lr}
 8002fee:	4e0f      	ldr	r6, [pc, #60]	@ (800302c <sbrk_aligned+0x40>)
 8002ff0:	000d      	movs	r5, r1
 8002ff2:	6831      	ldr	r1, [r6, #0]
 8002ff4:	0004      	movs	r4, r0
 8002ff6:	2900      	cmp	r1, #0
 8002ff8:	d102      	bne.n	8003000 <sbrk_aligned+0x14>
 8002ffa:	f000 fb9d 	bl	8003738 <_sbrk_r>
 8002ffe:	6030      	str	r0, [r6, #0]
 8003000:	0029      	movs	r1, r5
 8003002:	0020      	movs	r0, r4
 8003004:	f000 fb98 	bl	8003738 <_sbrk_r>
 8003008:	1c43      	adds	r3, r0, #1
 800300a:	d103      	bne.n	8003014 <sbrk_aligned+0x28>
 800300c:	2501      	movs	r5, #1
 800300e:	426d      	negs	r5, r5
 8003010:	0028      	movs	r0, r5
 8003012:	bd70      	pop	{r4, r5, r6, pc}
 8003014:	2303      	movs	r3, #3
 8003016:	1cc5      	adds	r5, r0, #3
 8003018:	439d      	bics	r5, r3
 800301a:	42a8      	cmp	r0, r5
 800301c:	d0f8      	beq.n	8003010 <sbrk_aligned+0x24>
 800301e:	1a29      	subs	r1, r5, r0
 8003020:	0020      	movs	r0, r4
 8003022:	f000 fb89 	bl	8003738 <_sbrk_r>
 8003026:	3001      	adds	r0, #1
 8003028:	d1f2      	bne.n	8003010 <sbrk_aligned+0x24>
 800302a:	e7ef      	b.n	800300c <sbrk_aligned+0x20>
 800302c:	20000238 	.word	0x20000238

08003030 <_malloc_r>:
 8003030:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003032:	2203      	movs	r2, #3
 8003034:	1ccb      	adds	r3, r1, #3
 8003036:	4393      	bics	r3, r2
 8003038:	3308      	adds	r3, #8
 800303a:	0005      	movs	r5, r0
 800303c:	001f      	movs	r7, r3
 800303e:	2b0c      	cmp	r3, #12
 8003040:	d234      	bcs.n	80030ac <_malloc_r+0x7c>
 8003042:	270c      	movs	r7, #12
 8003044:	42b9      	cmp	r1, r7
 8003046:	d833      	bhi.n	80030b0 <_malloc_r+0x80>
 8003048:	0028      	movs	r0, r5
 800304a:	f000 fa9f 	bl	800358c <__malloc_lock>
 800304e:	4e37      	ldr	r6, [pc, #220]	@ (800312c <_malloc_r+0xfc>)
 8003050:	6833      	ldr	r3, [r6, #0]
 8003052:	001c      	movs	r4, r3
 8003054:	2c00      	cmp	r4, #0
 8003056:	d12f      	bne.n	80030b8 <_malloc_r+0x88>
 8003058:	0039      	movs	r1, r7
 800305a:	0028      	movs	r0, r5
 800305c:	f7ff ffc6 	bl	8002fec <sbrk_aligned>
 8003060:	0004      	movs	r4, r0
 8003062:	1c43      	adds	r3, r0, #1
 8003064:	d15f      	bne.n	8003126 <_malloc_r+0xf6>
 8003066:	6834      	ldr	r4, [r6, #0]
 8003068:	9400      	str	r4, [sp, #0]
 800306a:	9b00      	ldr	r3, [sp, #0]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d14a      	bne.n	8003106 <_malloc_r+0xd6>
 8003070:	2c00      	cmp	r4, #0
 8003072:	d052      	beq.n	800311a <_malloc_r+0xea>
 8003074:	6823      	ldr	r3, [r4, #0]
 8003076:	0028      	movs	r0, r5
 8003078:	18e3      	adds	r3, r4, r3
 800307a:	9900      	ldr	r1, [sp, #0]
 800307c:	9301      	str	r3, [sp, #4]
 800307e:	f000 fb5b 	bl	8003738 <_sbrk_r>
 8003082:	9b01      	ldr	r3, [sp, #4]
 8003084:	4283      	cmp	r3, r0
 8003086:	d148      	bne.n	800311a <_malloc_r+0xea>
 8003088:	6823      	ldr	r3, [r4, #0]
 800308a:	0028      	movs	r0, r5
 800308c:	1aff      	subs	r7, r7, r3
 800308e:	0039      	movs	r1, r7
 8003090:	f7ff ffac 	bl	8002fec <sbrk_aligned>
 8003094:	3001      	adds	r0, #1
 8003096:	d040      	beq.n	800311a <_malloc_r+0xea>
 8003098:	6823      	ldr	r3, [r4, #0]
 800309a:	19db      	adds	r3, r3, r7
 800309c:	6023      	str	r3, [r4, #0]
 800309e:	6833      	ldr	r3, [r6, #0]
 80030a0:	685a      	ldr	r2, [r3, #4]
 80030a2:	2a00      	cmp	r2, #0
 80030a4:	d133      	bne.n	800310e <_malloc_r+0xde>
 80030a6:	9b00      	ldr	r3, [sp, #0]
 80030a8:	6033      	str	r3, [r6, #0]
 80030aa:	e019      	b.n	80030e0 <_malloc_r+0xb0>
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	dac9      	bge.n	8003044 <_malloc_r+0x14>
 80030b0:	230c      	movs	r3, #12
 80030b2:	602b      	str	r3, [r5, #0]
 80030b4:	2000      	movs	r0, #0
 80030b6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80030b8:	6821      	ldr	r1, [r4, #0]
 80030ba:	1bc9      	subs	r1, r1, r7
 80030bc:	d420      	bmi.n	8003100 <_malloc_r+0xd0>
 80030be:	290b      	cmp	r1, #11
 80030c0:	d90a      	bls.n	80030d8 <_malloc_r+0xa8>
 80030c2:	19e2      	adds	r2, r4, r7
 80030c4:	6027      	str	r7, [r4, #0]
 80030c6:	42a3      	cmp	r3, r4
 80030c8:	d104      	bne.n	80030d4 <_malloc_r+0xa4>
 80030ca:	6032      	str	r2, [r6, #0]
 80030cc:	6863      	ldr	r3, [r4, #4]
 80030ce:	6011      	str	r1, [r2, #0]
 80030d0:	6053      	str	r3, [r2, #4]
 80030d2:	e005      	b.n	80030e0 <_malloc_r+0xb0>
 80030d4:	605a      	str	r2, [r3, #4]
 80030d6:	e7f9      	b.n	80030cc <_malloc_r+0x9c>
 80030d8:	6862      	ldr	r2, [r4, #4]
 80030da:	42a3      	cmp	r3, r4
 80030dc:	d10e      	bne.n	80030fc <_malloc_r+0xcc>
 80030de:	6032      	str	r2, [r6, #0]
 80030e0:	0028      	movs	r0, r5
 80030e2:	f000 fa5b 	bl	800359c <__malloc_unlock>
 80030e6:	0020      	movs	r0, r4
 80030e8:	2207      	movs	r2, #7
 80030ea:	300b      	adds	r0, #11
 80030ec:	1d23      	adds	r3, r4, #4
 80030ee:	4390      	bics	r0, r2
 80030f0:	1ac2      	subs	r2, r0, r3
 80030f2:	4298      	cmp	r0, r3
 80030f4:	d0df      	beq.n	80030b6 <_malloc_r+0x86>
 80030f6:	1a1b      	subs	r3, r3, r0
 80030f8:	50a3      	str	r3, [r4, r2]
 80030fa:	e7dc      	b.n	80030b6 <_malloc_r+0x86>
 80030fc:	605a      	str	r2, [r3, #4]
 80030fe:	e7ef      	b.n	80030e0 <_malloc_r+0xb0>
 8003100:	0023      	movs	r3, r4
 8003102:	6864      	ldr	r4, [r4, #4]
 8003104:	e7a6      	b.n	8003054 <_malloc_r+0x24>
 8003106:	9c00      	ldr	r4, [sp, #0]
 8003108:	6863      	ldr	r3, [r4, #4]
 800310a:	9300      	str	r3, [sp, #0]
 800310c:	e7ad      	b.n	800306a <_malloc_r+0x3a>
 800310e:	001a      	movs	r2, r3
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	42a3      	cmp	r3, r4
 8003114:	d1fb      	bne.n	800310e <_malloc_r+0xde>
 8003116:	2300      	movs	r3, #0
 8003118:	e7da      	b.n	80030d0 <_malloc_r+0xa0>
 800311a:	230c      	movs	r3, #12
 800311c:	0028      	movs	r0, r5
 800311e:	602b      	str	r3, [r5, #0]
 8003120:	f000 fa3c 	bl	800359c <__malloc_unlock>
 8003124:	e7c6      	b.n	80030b4 <_malloc_r+0x84>
 8003126:	6007      	str	r7, [r0, #0]
 8003128:	e7da      	b.n	80030e0 <_malloc_r+0xb0>
 800312a:	46c0      	nop			@ (mov r8, r8)
 800312c:	2000023c 	.word	0x2000023c

08003130 <_printf_common>:
 8003130:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003132:	0016      	movs	r6, r2
 8003134:	9301      	str	r3, [sp, #4]
 8003136:	688a      	ldr	r2, [r1, #8]
 8003138:	690b      	ldr	r3, [r1, #16]
 800313a:	000c      	movs	r4, r1
 800313c:	9000      	str	r0, [sp, #0]
 800313e:	4293      	cmp	r3, r2
 8003140:	da00      	bge.n	8003144 <_printf_common+0x14>
 8003142:	0013      	movs	r3, r2
 8003144:	0022      	movs	r2, r4
 8003146:	6033      	str	r3, [r6, #0]
 8003148:	3243      	adds	r2, #67	@ 0x43
 800314a:	7812      	ldrb	r2, [r2, #0]
 800314c:	2a00      	cmp	r2, #0
 800314e:	d001      	beq.n	8003154 <_printf_common+0x24>
 8003150:	3301      	adds	r3, #1
 8003152:	6033      	str	r3, [r6, #0]
 8003154:	6823      	ldr	r3, [r4, #0]
 8003156:	069b      	lsls	r3, r3, #26
 8003158:	d502      	bpl.n	8003160 <_printf_common+0x30>
 800315a:	6833      	ldr	r3, [r6, #0]
 800315c:	3302      	adds	r3, #2
 800315e:	6033      	str	r3, [r6, #0]
 8003160:	6822      	ldr	r2, [r4, #0]
 8003162:	2306      	movs	r3, #6
 8003164:	0015      	movs	r5, r2
 8003166:	401d      	ands	r5, r3
 8003168:	421a      	tst	r2, r3
 800316a:	d027      	beq.n	80031bc <_printf_common+0x8c>
 800316c:	0023      	movs	r3, r4
 800316e:	3343      	adds	r3, #67	@ 0x43
 8003170:	781b      	ldrb	r3, [r3, #0]
 8003172:	1e5a      	subs	r2, r3, #1
 8003174:	4193      	sbcs	r3, r2
 8003176:	6822      	ldr	r2, [r4, #0]
 8003178:	0692      	lsls	r2, r2, #26
 800317a:	d430      	bmi.n	80031de <_printf_common+0xae>
 800317c:	0022      	movs	r2, r4
 800317e:	9901      	ldr	r1, [sp, #4]
 8003180:	9800      	ldr	r0, [sp, #0]
 8003182:	9d08      	ldr	r5, [sp, #32]
 8003184:	3243      	adds	r2, #67	@ 0x43
 8003186:	47a8      	blx	r5
 8003188:	3001      	adds	r0, #1
 800318a:	d025      	beq.n	80031d8 <_printf_common+0xa8>
 800318c:	2206      	movs	r2, #6
 800318e:	6823      	ldr	r3, [r4, #0]
 8003190:	2500      	movs	r5, #0
 8003192:	4013      	ands	r3, r2
 8003194:	2b04      	cmp	r3, #4
 8003196:	d105      	bne.n	80031a4 <_printf_common+0x74>
 8003198:	6833      	ldr	r3, [r6, #0]
 800319a:	68e5      	ldr	r5, [r4, #12]
 800319c:	1aed      	subs	r5, r5, r3
 800319e:	43eb      	mvns	r3, r5
 80031a0:	17db      	asrs	r3, r3, #31
 80031a2:	401d      	ands	r5, r3
 80031a4:	68a3      	ldr	r3, [r4, #8]
 80031a6:	6922      	ldr	r2, [r4, #16]
 80031a8:	4293      	cmp	r3, r2
 80031aa:	dd01      	ble.n	80031b0 <_printf_common+0x80>
 80031ac:	1a9b      	subs	r3, r3, r2
 80031ae:	18ed      	adds	r5, r5, r3
 80031b0:	2600      	movs	r6, #0
 80031b2:	42b5      	cmp	r5, r6
 80031b4:	d120      	bne.n	80031f8 <_printf_common+0xc8>
 80031b6:	2000      	movs	r0, #0
 80031b8:	e010      	b.n	80031dc <_printf_common+0xac>
 80031ba:	3501      	adds	r5, #1
 80031bc:	68e3      	ldr	r3, [r4, #12]
 80031be:	6832      	ldr	r2, [r6, #0]
 80031c0:	1a9b      	subs	r3, r3, r2
 80031c2:	42ab      	cmp	r3, r5
 80031c4:	ddd2      	ble.n	800316c <_printf_common+0x3c>
 80031c6:	0022      	movs	r2, r4
 80031c8:	2301      	movs	r3, #1
 80031ca:	9901      	ldr	r1, [sp, #4]
 80031cc:	9800      	ldr	r0, [sp, #0]
 80031ce:	9f08      	ldr	r7, [sp, #32]
 80031d0:	3219      	adds	r2, #25
 80031d2:	47b8      	blx	r7
 80031d4:	3001      	adds	r0, #1
 80031d6:	d1f0      	bne.n	80031ba <_printf_common+0x8a>
 80031d8:	2001      	movs	r0, #1
 80031da:	4240      	negs	r0, r0
 80031dc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80031de:	2030      	movs	r0, #48	@ 0x30
 80031e0:	18e1      	adds	r1, r4, r3
 80031e2:	3143      	adds	r1, #67	@ 0x43
 80031e4:	7008      	strb	r0, [r1, #0]
 80031e6:	0021      	movs	r1, r4
 80031e8:	1c5a      	adds	r2, r3, #1
 80031ea:	3145      	adds	r1, #69	@ 0x45
 80031ec:	7809      	ldrb	r1, [r1, #0]
 80031ee:	18a2      	adds	r2, r4, r2
 80031f0:	3243      	adds	r2, #67	@ 0x43
 80031f2:	3302      	adds	r3, #2
 80031f4:	7011      	strb	r1, [r2, #0]
 80031f6:	e7c1      	b.n	800317c <_printf_common+0x4c>
 80031f8:	0022      	movs	r2, r4
 80031fa:	2301      	movs	r3, #1
 80031fc:	9901      	ldr	r1, [sp, #4]
 80031fe:	9800      	ldr	r0, [sp, #0]
 8003200:	9f08      	ldr	r7, [sp, #32]
 8003202:	321a      	adds	r2, #26
 8003204:	47b8      	blx	r7
 8003206:	3001      	adds	r0, #1
 8003208:	d0e6      	beq.n	80031d8 <_printf_common+0xa8>
 800320a:	3601      	adds	r6, #1
 800320c:	e7d1      	b.n	80031b2 <_printf_common+0x82>
	...

08003210 <_printf_i>:
 8003210:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003212:	b08b      	sub	sp, #44	@ 0x2c
 8003214:	9206      	str	r2, [sp, #24]
 8003216:	000a      	movs	r2, r1
 8003218:	3243      	adds	r2, #67	@ 0x43
 800321a:	9307      	str	r3, [sp, #28]
 800321c:	9005      	str	r0, [sp, #20]
 800321e:	9203      	str	r2, [sp, #12]
 8003220:	7e0a      	ldrb	r2, [r1, #24]
 8003222:	000c      	movs	r4, r1
 8003224:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003226:	2a78      	cmp	r2, #120	@ 0x78
 8003228:	d809      	bhi.n	800323e <_printf_i+0x2e>
 800322a:	2a62      	cmp	r2, #98	@ 0x62
 800322c:	d80b      	bhi.n	8003246 <_printf_i+0x36>
 800322e:	2a00      	cmp	r2, #0
 8003230:	d100      	bne.n	8003234 <_printf_i+0x24>
 8003232:	e0ba      	b.n	80033aa <_printf_i+0x19a>
 8003234:	497a      	ldr	r1, [pc, #488]	@ (8003420 <_printf_i+0x210>)
 8003236:	9104      	str	r1, [sp, #16]
 8003238:	2a58      	cmp	r2, #88	@ 0x58
 800323a:	d100      	bne.n	800323e <_printf_i+0x2e>
 800323c:	e08e      	b.n	800335c <_printf_i+0x14c>
 800323e:	0025      	movs	r5, r4
 8003240:	3542      	adds	r5, #66	@ 0x42
 8003242:	702a      	strb	r2, [r5, #0]
 8003244:	e022      	b.n	800328c <_printf_i+0x7c>
 8003246:	0010      	movs	r0, r2
 8003248:	3863      	subs	r0, #99	@ 0x63
 800324a:	2815      	cmp	r0, #21
 800324c:	d8f7      	bhi.n	800323e <_printf_i+0x2e>
 800324e:	f7fc ff3f 	bl	80000d0 <__gnu_thumb1_case_shi>
 8003252:	0016      	.short	0x0016
 8003254:	fff6001f 	.word	0xfff6001f
 8003258:	fff6fff6 	.word	0xfff6fff6
 800325c:	001ffff6 	.word	0x001ffff6
 8003260:	fff6fff6 	.word	0xfff6fff6
 8003264:	fff6fff6 	.word	0xfff6fff6
 8003268:	0036009f 	.word	0x0036009f
 800326c:	fff6007e 	.word	0xfff6007e
 8003270:	00b0fff6 	.word	0x00b0fff6
 8003274:	0036fff6 	.word	0x0036fff6
 8003278:	fff6fff6 	.word	0xfff6fff6
 800327c:	0082      	.short	0x0082
 800327e:	0025      	movs	r5, r4
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	3542      	adds	r5, #66	@ 0x42
 8003284:	1d11      	adds	r1, r2, #4
 8003286:	6019      	str	r1, [r3, #0]
 8003288:	6813      	ldr	r3, [r2, #0]
 800328a:	702b      	strb	r3, [r5, #0]
 800328c:	2301      	movs	r3, #1
 800328e:	e09e      	b.n	80033ce <_printf_i+0x1be>
 8003290:	6818      	ldr	r0, [r3, #0]
 8003292:	6809      	ldr	r1, [r1, #0]
 8003294:	1d02      	adds	r2, r0, #4
 8003296:	060d      	lsls	r5, r1, #24
 8003298:	d50b      	bpl.n	80032b2 <_printf_i+0xa2>
 800329a:	6806      	ldr	r6, [r0, #0]
 800329c:	601a      	str	r2, [r3, #0]
 800329e:	2e00      	cmp	r6, #0
 80032a0:	da03      	bge.n	80032aa <_printf_i+0x9a>
 80032a2:	232d      	movs	r3, #45	@ 0x2d
 80032a4:	9a03      	ldr	r2, [sp, #12]
 80032a6:	4276      	negs	r6, r6
 80032a8:	7013      	strb	r3, [r2, #0]
 80032aa:	4b5d      	ldr	r3, [pc, #372]	@ (8003420 <_printf_i+0x210>)
 80032ac:	270a      	movs	r7, #10
 80032ae:	9304      	str	r3, [sp, #16]
 80032b0:	e018      	b.n	80032e4 <_printf_i+0xd4>
 80032b2:	6806      	ldr	r6, [r0, #0]
 80032b4:	601a      	str	r2, [r3, #0]
 80032b6:	0649      	lsls	r1, r1, #25
 80032b8:	d5f1      	bpl.n	800329e <_printf_i+0x8e>
 80032ba:	b236      	sxth	r6, r6
 80032bc:	e7ef      	b.n	800329e <_printf_i+0x8e>
 80032be:	6808      	ldr	r0, [r1, #0]
 80032c0:	6819      	ldr	r1, [r3, #0]
 80032c2:	c940      	ldmia	r1!, {r6}
 80032c4:	0605      	lsls	r5, r0, #24
 80032c6:	d402      	bmi.n	80032ce <_printf_i+0xbe>
 80032c8:	0640      	lsls	r0, r0, #25
 80032ca:	d500      	bpl.n	80032ce <_printf_i+0xbe>
 80032cc:	b2b6      	uxth	r6, r6
 80032ce:	6019      	str	r1, [r3, #0]
 80032d0:	4b53      	ldr	r3, [pc, #332]	@ (8003420 <_printf_i+0x210>)
 80032d2:	270a      	movs	r7, #10
 80032d4:	9304      	str	r3, [sp, #16]
 80032d6:	2a6f      	cmp	r2, #111	@ 0x6f
 80032d8:	d100      	bne.n	80032dc <_printf_i+0xcc>
 80032da:	3f02      	subs	r7, #2
 80032dc:	0023      	movs	r3, r4
 80032de:	2200      	movs	r2, #0
 80032e0:	3343      	adds	r3, #67	@ 0x43
 80032e2:	701a      	strb	r2, [r3, #0]
 80032e4:	6863      	ldr	r3, [r4, #4]
 80032e6:	60a3      	str	r3, [r4, #8]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	db06      	blt.n	80032fa <_printf_i+0xea>
 80032ec:	2104      	movs	r1, #4
 80032ee:	6822      	ldr	r2, [r4, #0]
 80032f0:	9d03      	ldr	r5, [sp, #12]
 80032f2:	438a      	bics	r2, r1
 80032f4:	6022      	str	r2, [r4, #0]
 80032f6:	4333      	orrs	r3, r6
 80032f8:	d00c      	beq.n	8003314 <_printf_i+0x104>
 80032fa:	9d03      	ldr	r5, [sp, #12]
 80032fc:	0030      	movs	r0, r6
 80032fe:	0039      	movs	r1, r7
 8003300:	f7fc ff76 	bl	80001f0 <__aeabi_uidivmod>
 8003304:	9b04      	ldr	r3, [sp, #16]
 8003306:	3d01      	subs	r5, #1
 8003308:	5c5b      	ldrb	r3, [r3, r1]
 800330a:	702b      	strb	r3, [r5, #0]
 800330c:	0033      	movs	r3, r6
 800330e:	0006      	movs	r6, r0
 8003310:	429f      	cmp	r7, r3
 8003312:	d9f3      	bls.n	80032fc <_printf_i+0xec>
 8003314:	2f08      	cmp	r7, #8
 8003316:	d109      	bne.n	800332c <_printf_i+0x11c>
 8003318:	6823      	ldr	r3, [r4, #0]
 800331a:	07db      	lsls	r3, r3, #31
 800331c:	d506      	bpl.n	800332c <_printf_i+0x11c>
 800331e:	6862      	ldr	r2, [r4, #4]
 8003320:	6923      	ldr	r3, [r4, #16]
 8003322:	429a      	cmp	r2, r3
 8003324:	dc02      	bgt.n	800332c <_printf_i+0x11c>
 8003326:	2330      	movs	r3, #48	@ 0x30
 8003328:	3d01      	subs	r5, #1
 800332a:	702b      	strb	r3, [r5, #0]
 800332c:	9b03      	ldr	r3, [sp, #12]
 800332e:	1b5b      	subs	r3, r3, r5
 8003330:	6123      	str	r3, [r4, #16]
 8003332:	9b07      	ldr	r3, [sp, #28]
 8003334:	0021      	movs	r1, r4
 8003336:	9300      	str	r3, [sp, #0]
 8003338:	9805      	ldr	r0, [sp, #20]
 800333a:	9b06      	ldr	r3, [sp, #24]
 800333c:	aa09      	add	r2, sp, #36	@ 0x24
 800333e:	f7ff fef7 	bl	8003130 <_printf_common>
 8003342:	3001      	adds	r0, #1
 8003344:	d148      	bne.n	80033d8 <_printf_i+0x1c8>
 8003346:	2001      	movs	r0, #1
 8003348:	4240      	negs	r0, r0
 800334a:	b00b      	add	sp, #44	@ 0x2c
 800334c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800334e:	2220      	movs	r2, #32
 8003350:	6809      	ldr	r1, [r1, #0]
 8003352:	430a      	orrs	r2, r1
 8003354:	6022      	str	r2, [r4, #0]
 8003356:	2278      	movs	r2, #120	@ 0x78
 8003358:	4932      	ldr	r1, [pc, #200]	@ (8003424 <_printf_i+0x214>)
 800335a:	9104      	str	r1, [sp, #16]
 800335c:	0021      	movs	r1, r4
 800335e:	3145      	adds	r1, #69	@ 0x45
 8003360:	700a      	strb	r2, [r1, #0]
 8003362:	6819      	ldr	r1, [r3, #0]
 8003364:	6822      	ldr	r2, [r4, #0]
 8003366:	c940      	ldmia	r1!, {r6}
 8003368:	0610      	lsls	r0, r2, #24
 800336a:	d402      	bmi.n	8003372 <_printf_i+0x162>
 800336c:	0650      	lsls	r0, r2, #25
 800336e:	d500      	bpl.n	8003372 <_printf_i+0x162>
 8003370:	b2b6      	uxth	r6, r6
 8003372:	6019      	str	r1, [r3, #0]
 8003374:	07d3      	lsls	r3, r2, #31
 8003376:	d502      	bpl.n	800337e <_printf_i+0x16e>
 8003378:	2320      	movs	r3, #32
 800337a:	4313      	orrs	r3, r2
 800337c:	6023      	str	r3, [r4, #0]
 800337e:	2e00      	cmp	r6, #0
 8003380:	d001      	beq.n	8003386 <_printf_i+0x176>
 8003382:	2710      	movs	r7, #16
 8003384:	e7aa      	b.n	80032dc <_printf_i+0xcc>
 8003386:	2220      	movs	r2, #32
 8003388:	6823      	ldr	r3, [r4, #0]
 800338a:	4393      	bics	r3, r2
 800338c:	6023      	str	r3, [r4, #0]
 800338e:	e7f8      	b.n	8003382 <_printf_i+0x172>
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	680d      	ldr	r5, [r1, #0]
 8003394:	1d10      	adds	r0, r2, #4
 8003396:	6949      	ldr	r1, [r1, #20]
 8003398:	6018      	str	r0, [r3, #0]
 800339a:	6813      	ldr	r3, [r2, #0]
 800339c:	062e      	lsls	r6, r5, #24
 800339e:	d501      	bpl.n	80033a4 <_printf_i+0x194>
 80033a0:	6019      	str	r1, [r3, #0]
 80033a2:	e002      	b.n	80033aa <_printf_i+0x19a>
 80033a4:	066d      	lsls	r5, r5, #25
 80033a6:	d5fb      	bpl.n	80033a0 <_printf_i+0x190>
 80033a8:	8019      	strh	r1, [r3, #0]
 80033aa:	2300      	movs	r3, #0
 80033ac:	9d03      	ldr	r5, [sp, #12]
 80033ae:	6123      	str	r3, [r4, #16]
 80033b0:	e7bf      	b.n	8003332 <_printf_i+0x122>
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	1d11      	adds	r1, r2, #4
 80033b6:	6019      	str	r1, [r3, #0]
 80033b8:	6815      	ldr	r5, [r2, #0]
 80033ba:	2100      	movs	r1, #0
 80033bc:	0028      	movs	r0, r5
 80033be:	6862      	ldr	r2, [r4, #4]
 80033c0:	f000 f9f2 	bl	80037a8 <memchr>
 80033c4:	2800      	cmp	r0, #0
 80033c6:	d001      	beq.n	80033cc <_printf_i+0x1bc>
 80033c8:	1b40      	subs	r0, r0, r5
 80033ca:	6060      	str	r0, [r4, #4]
 80033cc:	6863      	ldr	r3, [r4, #4]
 80033ce:	6123      	str	r3, [r4, #16]
 80033d0:	2300      	movs	r3, #0
 80033d2:	9a03      	ldr	r2, [sp, #12]
 80033d4:	7013      	strb	r3, [r2, #0]
 80033d6:	e7ac      	b.n	8003332 <_printf_i+0x122>
 80033d8:	002a      	movs	r2, r5
 80033da:	6923      	ldr	r3, [r4, #16]
 80033dc:	9906      	ldr	r1, [sp, #24]
 80033de:	9805      	ldr	r0, [sp, #20]
 80033e0:	9d07      	ldr	r5, [sp, #28]
 80033e2:	47a8      	blx	r5
 80033e4:	3001      	adds	r0, #1
 80033e6:	d0ae      	beq.n	8003346 <_printf_i+0x136>
 80033e8:	6823      	ldr	r3, [r4, #0]
 80033ea:	079b      	lsls	r3, r3, #30
 80033ec:	d415      	bmi.n	800341a <_printf_i+0x20a>
 80033ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80033f0:	68e0      	ldr	r0, [r4, #12]
 80033f2:	4298      	cmp	r0, r3
 80033f4:	daa9      	bge.n	800334a <_printf_i+0x13a>
 80033f6:	0018      	movs	r0, r3
 80033f8:	e7a7      	b.n	800334a <_printf_i+0x13a>
 80033fa:	0022      	movs	r2, r4
 80033fc:	2301      	movs	r3, #1
 80033fe:	9906      	ldr	r1, [sp, #24]
 8003400:	9805      	ldr	r0, [sp, #20]
 8003402:	9e07      	ldr	r6, [sp, #28]
 8003404:	3219      	adds	r2, #25
 8003406:	47b0      	blx	r6
 8003408:	3001      	adds	r0, #1
 800340a:	d09c      	beq.n	8003346 <_printf_i+0x136>
 800340c:	3501      	adds	r5, #1
 800340e:	68e3      	ldr	r3, [r4, #12]
 8003410:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003412:	1a9b      	subs	r3, r3, r2
 8003414:	42ab      	cmp	r3, r5
 8003416:	dcf0      	bgt.n	80033fa <_printf_i+0x1ea>
 8003418:	e7e9      	b.n	80033ee <_printf_i+0x1de>
 800341a:	2500      	movs	r5, #0
 800341c:	e7f7      	b.n	800340e <_printf_i+0x1fe>
 800341e:	46c0      	nop			@ (mov r8, r8)
 8003420:	0800403c 	.word	0x0800403c
 8003424:	0800404d 	.word	0x0800404d

08003428 <__sflush_r>:
 8003428:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800342a:	220c      	movs	r2, #12
 800342c:	5e8b      	ldrsh	r3, [r1, r2]
 800342e:	0005      	movs	r5, r0
 8003430:	000c      	movs	r4, r1
 8003432:	071a      	lsls	r2, r3, #28
 8003434:	d456      	bmi.n	80034e4 <__sflush_r+0xbc>
 8003436:	684a      	ldr	r2, [r1, #4]
 8003438:	2a00      	cmp	r2, #0
 800343a:	dc02      	bgt.n	8003442 <__sflush_r+0x1a>
 800343c:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800343e:	2a00      	cmp	r2, #0
 8003440:	dd4e      	ble.n	80034e0 <__sflush_r+0xb8>
 8003442:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8003444:	2f00      	cmp	r7, #0
 8003446:	d04b      	beq.n	80034e0 <__sflush_r+0xb8>
 8003448:	2200      	movs	r2, #0
 800344a:	2080      	movs	r0, #128	@ 0x80
 800344c:	682e      	ldr	r6, [r5, #0]
 800344e:	602a      	str	r2, [r5, #0]
 8003450:	001a      	movs	r2, r3
 8003452:	0140      	lsls	r0, r0, #5
 8003454:	6a21      	ldr	r1, [r4, #32]
 8003456:	4002      	ands	r2, r0
 8003458:	4203      	tst	r3, r0
 800345a:	d033      	beq.n	80034c4 <__sflush_r+0x9c>
 800345c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800345e:	89a3      	ldrh	r3, [r4, #12]
 8003460:	075b      	lsls	r3, r3, #29
 8003462:	d506      	bpl.n	8003472 <__sflush_r+0x4a>
 8003464:	6863      	ldr	r3, [r4, #4]
 8003466:	1ad2      	subs	r2, r2, r3
 8003468:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800346a:	2b00      	cmp	r3, #0
 800346c:	d001      	beq.n	8003472 <__sflush_r+0x4a>
 800346e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003470:	1ad2      	subs	r2, r2, r3
 8003472:	2300      	movs	r3, #0
 8003474:	0028      	movs	r0, r5
 8003476:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8003478:	6a21      	ldr	r1, [r4, #32]
 800347a:	47b8      	blx	r7
 800347c:	89a2      	ldrh	r2, [r4, #12]
 800347e:	1c43      	adds	r3, r0, #1
 8003480:	d106      	bne.n	8003490 <__sflush_r+0x68>
 8003482:	6829      	ldr	r1, [r5, #0]
 8003484:	291d      	cmp	r1, #29
 8003486:	d846      	bhi.n	8003516 <__sflush_r+0xee>
 8003488:	4b29      	ldr	r3, [pc, #164]	@ (8003530 <__sflush_r+0x108>)
 800348a:	40cb      	lsrs	r3, r1
 800348c:	07db      	lsls	r3, r3, #31
 800348e:	d542      	bpl.n	8003516 <__sflush_r+0xee>
 8003490:	2300      	movs	r3, #0
 8003492:	6063      	str	r3, [r4, #4]
 8003494:	6923      	ldr	r3, [r4, #16]
 8003496:	6023      	str	r3, [r4, #0]
 8003498:	04d2      	lsls	r2, r2, #19
 800349a:	d505      	bpl.n	80034a8 <__sflush_r+0x80>
 800349c:	1c43      	adds	r3, r0, #1
 800349e:	d102      	bne.n	80034a6 <__sflush_r+0x7e>
 80034a0:	682b      	ldr	r3, [r5, #0]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d100      	bne.n	80034a8 <__sflush_r+0x80>
 80034a6:	6560      	str	r0, [r4, #84]	@ 0x54
 80034a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80034aa:	602e      	str	r6, [r5, #0]
 80034ac:	2900      	cmp	r1, #0
 80034ae:	d017      	beq.n	80034e0 <__sflush_r+0xb8>
 80034b0:	0023      	movs	r3, r4
 80034b2:	3344      	adds	r3, #68	@ 0x44
 80034b4:	4299      	cmp	r1, r3
 80034b6:	d002      	beq.n	80034be <__sflush_r+0x96>
 80034b8:	0028      	movs	r0, r5
 80034ba:	f000 f991 	bl	80037e0 <_free_r>
 80034be:	2300      	movs	r3, #0
 80034c0:	6363      	str	r3, [r4, #52]	@ 0x34
 80034c2:	e00d      	b.n	80034e0 <__sflush_r+0xb8>
 80034c4:	2301      	movs	r3, #1
 80034c6:	0028      	movs	r0, r5
 80034c8:	47b8      	blx	r7
 80034ca:	0002      	movs	r2, r0
 80034cc:	1c43      	adds	r3, r0, #1
 80034ce:	d1c6      	bne.n	800345e <__sflush_r+0x36>
 80034d0:	682b      	ldr	r3, [r5, #0]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d0c3      	beq.n	800345e <__sflush_r+0x36>
 80034d6:	2b1d      	cmp	r3, #29
 80034d8:	d001      	beq.n	80034de <__sflush_r+0xb6>
 80034da:	2b16      	cmp	r3, #22
 80034dc:	d11a      	bne.n	8003514 <__sflush_r+0xec>
 80034de:	602e      	str	r6, [r5, #0]
 80034e0:	2000      	movs	r0, #0
 80034e2:	e01e      	b.n	8003522 <__sflush_r+0xfa>
 80034e4:	690e      	ldr	r6, [r1, #16]
 80034e6:	2e00      	cmp	r6, #0
 80034e8:	d0fa      	beq.n	80034e0 <__sflush_r+0xb8>
 80034ea:	680f      	ldr	r7, [r1, #0]
 80034ec:	600e      	str	r6, [r1, #0]
 80034ee:	1bba      	subs	r2, r7, r6
 80034f0:	9201      	str	r2, [sp, #4]
 80034f2:	2200      	movs	r2, #0
 80034f4:	079b      	lsls	r3, r3, #30
 80034f6:	d100      	bne.n	80034fa <__sflush_r+0xd2>
 80034f8:	694a      	ldr	r2, [r1, #20]
 80034fa:	60a2      	str	r2, [r4, #8]
 80034fc:	9b01      	ldr	r3, [sp, #4]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	ddee      	ble.n	80034e0 <__sflush_r+0xb8>
 8003502:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003504:	0032      	movs	r2, r6
 8003506:	001f      	movs	r7, r3
 8003508:	0028      	movs	r0, r5
 800350a:	9b01      	ldr	r3, [sp, #4]
 800350c:	6a21      	ldr	r1, [r4, #32]
 800350e:	47b8      	blx	r7
 8003510:	2800      	cmp	r0, #0
 8003512:	dc07      	bgt.n	8003524 <__sflush_r+0xfc>
 8003514:	89a2      	ldrh	r2, [r4, #12]
 8003516:	2340      	movs	r3, #64	@ 0x40
 8003518:	2001      	movs	r0, #1
 800351a:	4313      	orrs	r3, r2
 800351c:	b21b      	sxth	r3, r3
 800351e:	81a3      	strh	r3, [r4, #12]
 8003520:	4240      	negs	r0, r0
 8003522:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003524:	9b01      	ldr	r3, [sp, #4]
 8003526:	1836      	adds	r6, r6, r0
 8003528:	1a1b      	subs	r3, r3, r0
 800352a:	9301      	str	r3, [sp, #4]
 800352c:	e7e6      	b.n	80034fc <__sflush_r+0xd4>
 800352e:	46c0      	nop			@ (mov r8, r8)
 8003530:	20400001 	.word	0x20400001

08003534 <_fflush_r>:
 8003534:	690b      	ldr	r3, [r1, #16]
 8003536:	b570      	push	{r4, r5, r6, lr}
 8003538:	0005      	movs	r5, r0
 800353a:	000c      	movs	r4, r1
 800353c:	2b00      	cmp	r3, #0
 800353e:	d102      	bne.n	8003546 <_fflush_r+0x12>
 8003540:	2500      	movs	r5, #0
 8003542:	0028      	movs	r0, r5
 8003544:	bd70      	pop	{r4, r5, r6, pc}
 8003546:	2800      	cmp	r0, #0
 8003548:	d004      	beq.n	8003554 <_fflush_r+0x20>
 800354a:	6a03      	ldr	r3, [r0, #32]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d101      	bne.n	8003554 <_fflush_r+0x20>
 8003550:	f7ff fb62 	bl	8002c18 <__sinit>
 8003554:	220c      	movs	r2, #12
 8003556:	5ea3      	ldrsh	r3, [r4, r2]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d0f1      	beq.n	8003540 <_fflush_r+0xc>
 800355c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800355e:	07d2      	lsls	r2, r2, #31
 8003560:	d404      	bmi.n	800356c <_fflush_r+0x38>
 8003562:	059b      	lsls	r3, r3, #22
 8003564:	d402      	bmi.n	800356c <_fflush_r+0x38>
 8003566:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003568:	f7ff fbb7 	bl	8002cda <__retarget_lock_acquire_recursive>
 800356c:	0028      	movs	r0, r5
 800356e:	0021      	movs	r1, r4
 8003570:	f7ff ff5a 	bl	8003428 <__sflush_r>
 8003574:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003576:	0005      	movs	r5, r0
 8003578:	07db      	lsls	r3, r3, #31
 800357a:	d4e2      	bmi.n	8003542 <_fflush_r+0xe>
 800357c:	89a3      	ldrh	r3, [r4, #12]
 800357e:	059b      	lsls	r3, r3, #22
 8003580:	d4df      	bmi.n	8003542 <_fflush_r+0xe>
 8003582:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003584:	f7ff fbaa 	bl	8002cdc <__retarget_lock_release_recursive>
 8003588:	e7db      	b.n	8003542 <_fflush_r+0xe>
	...

0800358c <__malloc_lock>:
 800358c:	b510      	push	{r4, lr}
 800358e:	4802      	ldr	r0, [pc, #8]	@ (8003598 <__malloc_lock+0xc>)
 8003590:	f7ff fba3 	bl	8002cda <__retarget_lock_acquire_recursive>
 8003594:	bd10      	pop	{r4, pc}
 8003596:	46c0      	nop			@ (mov r8, r8)
 8003598:	20000234 	.word	0x20000234

0800359c <__malloc_unlock>:
 800359c:	b510      	push	{r4, lr}
 800359e:	4802      	ldr	r0, [pc, #8]	@ (80035a8 <__malloc_unlock+0xc>)
 80035a0:	f7ff fb9c 	bl	8002cdc <__retarget_lock_release_recursive>
 80035a4:	bd10      	pop	{r4, pc}
 80035a6:	46c0      	nop			@ (mov r8, r8)
 80035a8:	20000234 	.word	0x20000234

080035ac <__sread>:
 80035ac:	b570      	push	{r4, r5, r6, lr}
 80035ae:	000c      	movs	r4, r1
 80035b0:	250e      	movs	r5, #14
 80035b2:	5f49      	ldrsh	r1, [r1, r5]
 80035b4:	f000 f8ac 	bl	8003710 <_read_r>
 80035b8:	2800      	cmp	r0, #0
 80035ba:	db03      	blt.n	80035c4 <__sread+0x18>
 80035bc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80035be:	181b      	adds	r3, r3, r0
 80035c0:	6563      	str	r3, [r4, #84]	@ 0x54
 80035c2:	bd70      	pop	{r4, r5, r6, pc}
 80035c4:	89a3      	ldrh	r3, [r4, #12]
 80035c6:	4a02      	ldr	r2, [pc, #8]	@ (80035d0 <__sread+0x24>)
 80035c8:	4013      	ands	r3, r2
 80035ca:	81a3      	strh	r3, [r4, #12]
 80035cc:	e7f9      	b.n	80035c2 <__sread+0x16>
 80035ce:	46c0      	nop			@ (mov r8, r8)
 80035d0:	ffffefff 	.word	0xffffefff

080035d4 <__swrite>:
 80035d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035d6:	001f      	movs	r7, r3
 80035d8:	898b      	ldrh	r3, [r1, #12]
 80035da:	0005      	movs	r5, r0
 80035dc:	000c      	movs	r4, r1
 80035de:	0016      	movs	r6, r2
 80035e0:	05db      	lsls	r3, r3, #23
 80035e2:	d505      	bpl.n	80035f0 <__swrite+0x1c>
 80035e4:	230e      	movs	r3, #14
 80035e6:	5ec9      	ldrsh	r1, [r1, r3]
 80035e8:	2200      	movs	r2, #0
 80035ea:	2302      	movs	r3, #2
 80035ec:	f000 f87c 	bl	80036e8 <_lseek_r>
 80035f0:	89a3      	ldrh	r3, [r4, #12]
 80035f2:	4a05      	ldr	r2, [pc, #20]	@ (8003608 <__swrite+0x34>)
 80035f4:	0028      	movs	r0, r5
 80035f6:	4013      	ands	r3, r2
 80035f8:	81a3      	strh	r3, [r4, #12]
 80035fa:	0032      	movs	r2, r6
 80035fc:	230e      	movs	r3, #14
 80035fe:	5ee1      	ldrsh	r1, [r4, r3]
 8003600:	003b      	movs	r3, r7
 8003602:	f000 f8ab 	bl	800375c <_write_r>
 8003606:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003608:	ffffefff 	.word	0xffffefff

0800360c <__sseek>:
 800360c:	b570      	push	{r4, r5, r6, lr}
 800360e:	000c      	movs	r4, r1
 8003610:	250e      	movs	r5, #14
 8003612:	5f49      	ldrsh	r1, [r1, r5]
 8003614:	f000 f868 	bl	80036e8 <_lseek_r>
 8003618:	89a3      	ldrh	r3, [r4, #12]
 800361a:	1c42      	adds	r2, r0, #1
 800361c:	d103      	bne.n	8003626 <__sseek+0x1a>
 800361e:	4a05      	ldr	r2, [pc, #20]	@ (8003634 <__sseek+0x28>)
 8003620:	4013      	ands	r3, r2
 8003622:	81a3      	strh	r3, [r4, #12]
 8003624:	bd70      	pop	{r4, r5, r6, pc}
 8003626:	2280      	movs	r2, #128	@ 0x80
 8003628:	0152      	lsls	r2, r2, #5
 800362a:	4313      	orrs	r3, r2
 800362c:	81a3      	strh	r3, [r4, #12]
 800362e:	6560      	str	r0, [r4, #84]	@ 0x54
 8003630:	e7f8      	b.n	8003624 <__sseek+0x18>
 8003632:	46c0      	nop			@ (mov r8, r8)
 8003634:	ffffefff 	.word	0xffffefff

08003638 <__sclose>:
 8003638:	b510      	push	{r4, lr}
 800363a:	230e      	movs	r3, #14
 800363c:	5ec9      	ldrsh	r1, [r1, r3]
 800363e:	f000 f8a1 	bl	8003784 <_close_r>
 8003642:	bd10      	pop	{r4, pc}

08003644 <fiprintf>:
 8003644:	b40e      	push	{r1, r2, r3}
 8003646:	b517      	push	{r0, r1, r2, r4, lr}
 8003648:	4c05      	ldr	r4, [pc, #20]	@ (8003660 <fiprintf+0x1c>)
 800364a:	ab05      	add	r3, sp, #20
 800364c:	cb04      	ldmia	r3!, {r2}
 800364e:	0001      	movs	r1, r0
 8003650:	6820      	ldr	r0, [r4, #0]
 8003652:	9301      	str	r3, [sp, #4]
 8003654:	f000 f936 	bl	80038c4 <_vfiprintf_r>
 8003658:	bc1e      	pop	{r1, r2, r3, r4}
 800365a:	bc08      	pop	{r3}
 800365c:	b003      	add	sp, #12
 800365e:	4718      	bx	r3
 8003660:	20000018 	.word	0x20000018

08003664 <_realloc_r>:
 8003664:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003666:	0006      	movs	r6, r0
 8003668:	000c      	movs	r4, r1
 800366a:	0015      	movs	r5, r2
 800366c:	2900      	cmp	r1, #0
 800366e:	d105      	bne.n	800367c <_realloc_r+0x18>
 8003670:	0011      	movs	r1, r2
 8003672:	f7ff fcdd 	bl	8003030 <_malloc_r>
 8003676:	0004      	movs	r4, r0
 8003678:	0020      	movs	r0, r4
 800367a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800367c:	2a00      	cmp	r2, #0
 800367e:	d103      	bne.n	8003688 <_realloc_r+0x24>
 8003680:	f000 f8ae 	bl	80037e0 <_free_r>
 8003684:	002c      	movs	r4, r5
 8003686:	e7f7      	b.n	8003678 <_realloc_r+0x14>
 8003688:	f000 fa38 	bl	8003afc <_malloc_usable_size_r>
 800368c:	0007      	movs	r7, r0
 800368e:	4285      	cmp	r5, r0
 8003690:	d802      	bhi.n	8003698 <_realloc_r+0x34>
 8003692:	0843      	lsrs	r3, r0, #1
 8003694:	42ab      	cmp	r3, r5
 8003696:	d3ef      	bcc.n	8003678 <_realloc_r+0x14>
 8003698:	0029      	movs	r1, r5
 800369a:	0030      	movs	r0, r6
 800369c:	f7ff fcc8 	bl	8003030 <_malloc_r>
 80036a0:	9001      	str	r0, [sp, #4]
 80036a2:	2800      	cmp	r0, #0
 80036a4:	d101      	bne.n	80036aa <_realloc_r+0x46>
 80036a6:	9c01      	ldr	r4, [sp, #4]
 80036a8:	e7e6      	b.n	8003678 <_realloc_r+0x14>
 80036aa:	002a      	movs	r2, r5
 80036ac:	42bd      	cmp	r5, r7
 80036ae:	d900      	bls.n	80036b2 <_realloc_r+0x4e>
 80036b0:	003a      	movs	r2, r7
 80036b2:	0021      	movs	r1, r4
 80036b4:	9801      	ldr	r0, [sp, #4]
 80036b6:	f000 f882 	bl	80037be <memcpy>
 80036ba:	0021      	movs	r1, r4
 80036bc:	0030      	movs	r0, r6
 80036be:	f000 f88f 	bl	80037e0 <_free_r>
 80036c2:	e7f0      	b.n	80036a6 <_realloc_r+0x42>

080036c4 <memmove>:
 80036c4:	b510      	push	{r4, lr}
 80036c6:	4288      	cmp	r0, r1
 80036c8:	d902      	bls.n	80036d0 <memmove+0xc>
 80036ca:	188b      	adds	r3, r1, r2
 80036cc:	4298      	cmp	r0, r3
 80036ce:	d308      	bcc.n	80036e2 <memmove+0x1e>
 80036d0:	2300      	movs	r3, #0
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d007      	beq.n	80036e6 <memmove+0x22>
 80036d6:	5ccc      	ldrb	r4, [r1, r3]
 80036d8:	54c4      	strb	r4, [r0, r3]
 80036da:	3301      	adds	r3, #1
 80036dc:	e7f9      	b.n	80036d2 <memmove+0xe>
 80036de:	5c8b      	ldrb	r3, [r1, r2]
 80036e0:	5483      	strb	r3, [r0, r2]
 80036e2:	3a01      	subs	r2, #1
 80036e4:	d2fb      	bcs.n	80036de <memmove+0x1a>
 80036e6:	bd10      	pop	{r4, pc}

080036e8 <_lseek_r>:
 80036e8:	b570      	push	{r4, r5, r6, lr}
 80036ea:	0004      	movs	r4, r0
 80036ec:	0008      	movs	r0, r1
 80036ee:	0011      	movs	r1, r2
 80036f0:	001a      	movs	r2, r3
 80036f2:	2300      	movs	r3, #0
 80036f4:	4d05      	ldr	r5, [pc, #20]	@ (800370c <_lseek_r+0x24>)
 80036f6:	602b      	str	r3, [r5, #0]
 80036f8:	f000 fba8 	bl	8003e4c <_lseek>
 80036fc:	1c43      	adds	r3, r0, #1
 80036fe:	d103      	bne.n	8003708 <_lseek_r+0x20>
 8003700:	682b      	ldr	r3, [r5, #0]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d000      	beq.n	8003708 <_lseek_r+0x20>
 8003706:	6023      	str	r3, [r4, #0]
 8003708:	bd70      	pop	{r4, r5, r6, pc}
 800370a:	46c0      	nop			@ (mov r8, r8)
 800370c:	20000240 	.word	0x20000240

08003710 <_read_r>:
 8003710:	b570      	push	{r4, r5, r6, lr}
 8003712:	0004      	movs	r4, r0
 8003714:	0008      	movs	r0, r1
 8003716:	0011      	movs	r1, r2
 8003718:	001a      	movs	r2, r3
 800371a:	2300      	movs	r3, #0
 800371c:	4d05      	ldr	r5, [pc, #20]	@ (8003734 <_read_r+0x24>)
 800371e:	602b      	str	r3, [r5, #0]
 8003720:	f000 fb9c 	bl	8003e5c <_read>
 8003724:	1c43      	adds	r3, r0, #1
 8003726:	d103      	bne.n	8003730 <_read_r+0x20>
 8003728:	682b      	ldr	r3, [r5, #0]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d000      	beq.n	8003730 <_read_r+0x20>
 800372e:	6023      	str	r3, [r4, #0]
 8003730:	bd70      	pop	{r4, r5, r6, pc}
 8003732:	46c0      	nop			@ (mov r8, r8)
 8003734:	20000240 	.word	0x20000240

08003738 <_sbrk_r>:
 8003738:	2300      	movs	r3, #0
 800373a:	b570      	push	{r4, r5, r6, lr}
 800373c:	4d06      	ldr	r5, [pc, #24]	@ (8003758 <_sbrk_r+0x20>)
 800373e:	0004      	movs	r4, r0
 8003740:	0008      	movs	r0, r1
 8003742:	602b      	str	r3, [r5, #0]
 8003744:	f000 fb92 	bl	8003e6c <_sbrk>
 8003748:	1c43      	adds	r3, r0, #1
 800374a:	d103      	bne.n	8003754 <_sbrk_r+0x1c>
 800374c:	682b      	ldr	r3, [r5, #0]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d000      	beq.n	8003754 <_sbrk_r+0x1c>
 8003752:	6023      	str	r3, [r4, #0]
 8003754:	bd70      	pop	{r4, r5, r6, pc}
 8003756:	46c0      	nop			@ (mov r8, r8)
 8003758:	20000240 	.word	0x20000240

0800375c <_write_r>:
 800375c:	b570      	push	{r4, r5, r6, lr}
 800375e:	0004      	movs	r4, r0
 8003760:	0008      	movs	r0, r1
 8003762:	0011      	movs	r1, r2
 8003764:	001a      	movs	r2, r3
 8003766:	2300      	movs	r3, #0
 8003768:	4d05      	ldr	r5, [pc, #20]	@ (8003780 <_write_r+0x24>)
 800376a:	602b      	str	r3, [r5, #0]
 800376c:	f000 fb8e 	bl	8003e8c <_write>
 8003770:	1c43      	adds	r3, r0, #1
 8003772:	d103      	bne.n	800377c <_write_r+0x20>
 8003774:	682b      	ldr	r3, [r5, #0]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d000      	beq.n	800377c <_write_r+0x20>
 800377a:	6023      	str	r3, [r4, #0]
 800377c:	bd70      	pop	{r4, r5, r6, pc}
 800377e:	46c0      	nop			@ (mov r8, r8)
 8003780:	20000240 	.word	0x20000240

08003784 <_close_r>:
 8003784:	2300      	movs	r3, #0
 8003786:	b570      	push	{r4, r5, r6, lr}
 8003788:	4d06      	ldr	r5, [pc, #24]	@ (80037a4 <_close_r+0x20>)
 800378a:	0004      	movs	r4, r0
 800378c:	0008      	movs	r0, r1
 800378e:	602b      	str	r3, [r5, #0]
 8003790:	f000 fb34 	bl	8003dfc <_close>
 8003794:	1c43      	adds	r3, r0, #1
 8003796:	d103      	bne.n	80037a0 <_close_r+0x1c>
 8003798:	682b      	ldr	r3, [r5, #0]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d000      	beq.n	80037a0 <_close_r+0x1c>
 800379e:	6023      	str	r3, [r4, #0]
 80037a0:	bd70      	pop	{r4, r5, r6, pc}
 80037a2:	46c0      	nop			@ (mov r8, r8)
 80037a4:	20000240 	.word	0x20000240

080037a8 <memchr>:
 80037a8:	b2c9      	uxtb	r1, r1
 80037aa:	1882      	adds	r2, r0, r2
 80037ac:	4290      	cmp	r0, r2
 80037ae:	d101      	bne.n	80037b4 <memchr+0xc>
 80037b0:	2000      	movs	r0, #0
 80037b2:	4770      	bx	lr
 80037b4:	7803      	ldrb	r3, [r0, #0]
 80037b6:	428b      	cmp	r3, r1
 80037b8:	d0fb      	beq.n	80037b2 <memchr+0xa>
 80037ba:	3001      	adds	r0, #1
 80037bc:	e7f6      	b.n	80037ac <memchr+0x4>

080037be <memcpy>:
 80037be:	2300      	movs	r3, #0
 80037c0:	b510      	push	{r4, lr}
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d100      	bne.n	80037c8 <memcpy+0xa>
 80037c6:	bd10      	pop	{r4, pc}
 80037c8:	5ccc      	ldrb	r4, [r1, r3]
 80037ca:	54c4      	strb	r4, [r0, r3]
 80037cc:	3301      	adds	r3, #1
 80037ce:	e7f8      	b.n	80037c2 <memcpy+0x4>

080037d0 <abort>:
 80037d0:	2006      	movs	r0, #6
 80037d2:	b510      	push	{r4, lr}
 80037d4:	f000 face 	bl	8003d74 <raise>
 80037d8:	2001      	movs	r0, #1
 80037da:	f000 fb5f 	bl	8003e9c <_exit>
	...

080037e0 <_free_r>:
 80037e0:	b570      	push	{r4, r5, r6, lr}
 80037e2:	0005      	movs	r5, r0
 80037e4:	1e0c      	subs	r4, r1, #0
 80037e6:	d010      	beq.n	800380a <_free_r+0x2a>
 80037e8:	3c04      	subs	r4, #4
 80037ea:	6823      	ldr	r3, [r4, #0]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	da00      	bge.n	80037f2 <_free_r+0x12>
 80037f0:	18e4      	adds	r4, r4, r3
 80037f2:	0028      	movs	r0, r5
 80037f4:	f7ff feca 	bl	800358c <__malloc_lock>
 80037f8:	4a1d      	ldr	r2, [pc, #116]	@ (8003870 <_free_r+0x90>)
 80037fa:	6813      	ldr	r3, [r2, #0]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d105      	bne.n	800380c <_free_r+0x2c>
 8003800:	6063      	str	r3, [r4, #4]
 8003802:	6014      	str	r4, [r2, #0]
 8003804:	0028      	movs	r0, r5
 8003806:	f7ff fec9 	bl	800359c <__malloc_unlock>
 800380a:	bd70      	pop	{r4, r5, r6, pc}
 800380c:	42a3      	cmp	r3, r4
 800380e:	d908      	bls.n	8003822 <_free_r+0x42>
 8003810:	6820      	ldr	r0, [r4, #0]
 8003812:	1821      	adds	r1, r4, r0
 8003814:	428b      	cmp	r3, r1
 8003816:	d1f3      	bne.n	8003800 <_free_r+0x20>
 8003818:	6819      	ldr	r1, [r3, #0]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	1809      	adds	r1, r1, r0
 800381e:	6021      	str	r1, [r4, #0]
 8003820:	e7ee      	b.n	8003800 <_free_r+0x20>
 8003822:	001a      	movs	r2, r3
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d001      	beq.n	800382e <_free_r+0x4e>
 800382a:	42a3      	cmp	r3, r4
 800382c:	d9f9      	bls.n	8003822 <_free_r+0x42>
 800382e:	6811      	ldr	r1, [r2, #0]
 8003830:	1850      	adds	r0, r2, r1
 8003832:	42a0      	cmp	r0, r4
 8003834:	d10b      	bne.n	800384e <_free_r+0x6e>
 8003836:	6820      	ldr	r0, [r4, #0]
 8003838:	1809      	adds	r1, r1, r0
 800383a:	1850      	adds	r0, r2, r1
 800383c:	6011      	str	r1, [r2, #0]
 800383e:	4283      	cmp	r3, r0
 8003840:	d1e0      	bne.n	8003804 <_free_r+0x24>
 8003842:	6818      	ldr	r0, [r3, #0]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	1841      	adds	r1, r0, r1
 8003848:	6011      	str	r1, [r2, #0]
 800384a:	6053      	str	r3, [r2, #4]
 800384c:	e7da      	b.n	8003804 <_free_r+0x24>
 800384e:	42a0      	cmp	r0, r4
 8003850:	d902      	bls.n	8003858 <_free_r+0x78>
 8003852:	230c      	movs	r3, #12
 8003854:	602b      	str	r3, [r5, #0]
 8003856:	e7d5      	b.n	8003804 <_free_r+0x24>
 8003858:	6820      	ldr	r0, [r4, #0]
 800385a:	1821      	adds	r1, r4, r0
 800385c:	428b      	cmp	r3, r1
 800385e:	d103      	bne.n	8003868 <_free_r+0x88>
 8003860:	6819      	ldr	r1, [r3, #0]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	1809      	adds	r1, r1, r0
 8003866:	6021      	str	r1, [r4, #0]
 8003868:	6063      	str	r3, [r4, #4]
 800386a:	6054      	str	r4, [r2, #4]
 800386c:	e7ca      	b.n	8003804 <_free_r+0x24>
 800386e:	46c0      	nop			@ (mov r8, r8)
 8003870:	2000023c 	.word	0x2000023c

08003874 <__sfputc_r>:
 8003874:	6893      	ldr	r3, [r2, #8]
 8003876:	b510      	push	{r4, lr}
 8003878:	3b01      	subs	r3, #1
 800387a:	6093      	str	r3, [r2, #8]
 800387c:	2b00      	cmp	r3, #0
 800387e:	da04      	bge.n	800388a <__sfputc_r+0x16>
 8003880:	6994      	ldr	r4, [r2, #24]
 8003882:	42a3      	cmp	r3, r4
 8003884:	db07      	blt.n	8003896 <__sfputc_r+0x22>
 8003886:	290a      	cmp	r1, #10
 8003888:	d005      	beq.n	8003896 <__sfputc_r+0x22>
 800388a:	6813      	ldr	r3, [r2, #0]
 800388c:	1c58      	adds	r0, r3, #1
 800388e:	6010      	str	r0, [r2, #0]
 8003890:	7019      	strb	r1, [r3, #0]
 8003892:	0008      	movs	r0, r1
 8003894:	bd10      	pop	{r4, pc}
 8003896:	f000 f939 	bl	8003b0c <__swbuf_r>
 800389a:	0001      	movs	r1, r0
 800389c:	e7f9      	b.n	8003892 <__sfputc_r+0x1e>

0800389e <__sfputs_r>:
 800389e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038a0:	0006      	movs	r6, r0
 80038a2:	000f      	movs	r7, r1
 80038a4:	0014      	movs	r4, r2
 80038a6:	18d5      	adds	r5, r2, r3
 80038a8:	42ac      	cmp	r4, r5
 80038aa:	d101      	bne.n	80038b0 <__sfputs_r+0x12>
 80038ac:	2000      	movs	r0, #0
 80038ae:	e007      	b.n	80038c0 <__sfputs_r+0x22>
 80038b0:	7821      	ldrb	r1, [r4, #0]
 80038b2:	003a      	movs	r2, r7
 80038b4:	0030      	movs	r0, r6
 80038b6:	f7ff ffdd 	bl	8003874 <__sfputc_r>
 80038ba:	3401      	adds	r4, #1
 80038bc:	1c43      	adds	r3, r0, #1
 80038be:	d1f3      	bne.n	80038a8 <__sfputs_r+0xa>
 80038c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080038c4 <_vfiprintf_r>:
 80038c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038c6:	b0a1      	sub	sp, #132	@ 0x84
 80038c8:	000f      	movs	r7, r1
 80038ca:	0015      	movs	r5, r2
 80038cc:	001e      	movs	r6, r3
 80038ce:	9003      	str	r0, [sp, #12]
 80038d0:	2800      	cmp	r0, #0
 80038d2:	d004      	beq.n	80038de <_vfiprintf_r+0x1a>
 80038d4:	6a03      	ldr	r3, [r0, #32]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d101      	bne.n	80038de <_vfiprintf_r+0x1a>
 80038da:	f7ff f99d 	bl	8002c18 <__sinit>
 80038de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80038e0:	07db      	lsls	r3, r3, #31
 80038e2:	d405      	bmi.n	80038f0 <_vfiprintf_r+0x2c>
 80038e4:	89bb      	ldrh	r3, [r7, #12]
 80038e6:	059b      	lsls	r3, r3, #22
 80038e8:	d402      	bmi.n	80038f0 <_vfiprintf_r+0x2c>
 80038ea:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80038ec:	f7ff f9f5 	bl	8002cda <__retarget_lock_acquire_recursive>
 80038f0:	89bb      	ldrh	r3, [r7, #12]
 80038f2:	071b      	lsls	r3, r3, #28
 80038f4:	d502      	bpl.n	80038fc <_vfiprintf_r+0x38>
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d113      	bne.n	8003924 <_vfiprintf_r+0x60>
 80038fc:	0039      	movs	r1, r7
 80038fe:	9803      	ldr	r0, [sp, #12]
 8003900:	f000 f946 	bl	8003b90 <__swsetup_r>
 8003904:	2800      	cmp	r0, #0
 8003906:	d00d      	beq.n	8003924 <_vfiprintf_r+0x60>
 8003908:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800390a:	07db      	lsls	r3, r3, #31
 800390c:	d503      	bpl.n	8003916 <_vfiprintf_r+0x52>
 800390e:	2001      	movs	r0, #1
 8003910:	4240      	negs	r0, r0
 8003912:	b021      	add	sp, #132	@ 0x84
 8003914:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003916:	89bb      	ldrh	r3, [r7, #12]
 8003918:	059b      	lsls	r3, r3, #22
 800391a:	d4f8      	bmi.n	800390e <_vfiprintf_r+0x4a>
 800391c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800391e:	f7ff f9dd 	bl	8002cdc <__retarget_lock_release_recursive>
 8003922:	e7f4      	b.n	800390e <_vfiprintf_r+0x4a>
 8003924:	2300      	movs	r3, #0
 8003926:	ac08      	add	r4, sp, #32
 8003928:	6163      	str	r3, [r4, #20]
 800392a:	3320      	adds	r3, #32
 800392c:	7663      	strb	r3, [r4, #25]
 800392e:	3310      	adds	r3, #16
 8003930:	76a3      	strb	r3, [r4, #26]
 8003932:	9607      	str	r6, [sp, #28]
 8003934:	002e      	movs	r6, r5
 8003936:	7833      	ldrb	r3, [r6, #0]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d001      	beq.n	8003940 <_vfiprintf_r+0x7c>
 800393c:	2b25      	cmp	r3, #37	@ 0x25
 800393e:	d148      	bne.n	80039d2 <_vfiprintf_r+0x10e>
 8003940:	1b73      	subs	r3, r6, r5
 8003942:	9305      	str	r3, [sp, #20]
 8003944:	42ae      	cmp	r6, r5
 8003946:	d00b      	beq.n	8003960 <_vfiprintf_r+0x9c>
 8003948:	002a      	movs	r2, r5
 800394a:	0039      	movs	r1, r7
 800394c:	9803      	ldr	r0, [sp, #12]
 800394e:	f7ff ffa6 	bl	800389e <__sfputs_r>
 8003952:	3001      	adds	r0, #1
 8003954:	d100      	bne.n	8003958 <_vfiprintf_r+0x94>
 8003956:	e0ae      	b.n	8003ab6 <_vfiprintf_r+0x1f2>
 8003958:	6963      	ldr	r3, [r4, #20]
 800395a:	9a05      	ldr	r2, [sp, #20]
 800395c:	189b      	adds	r3, r3, r2
 800395e:	6163      	str	r3, [r4, #20]
 8003960:	7833      	ldrb	r3, [r6, #0]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d100      	bne.n	8003968 <_vfiprintf_r+0xa4>
 8003966:	e0a6      	b.n	8003ab6 <_vfiprintf_r+0x1f2>
 8003968:	2201      	movs	r2, #1
 800396a:	2300      	movs	r3, #0
 800396c:	4252      	negs	r2, r2
 800396e:	6062      	str	r2, [r4, #4]
 8003970:	a904      	add	r1, sp, #16
 8003972:	3254      	adds	r2, #84	@ 0x54
 8003974:	1852      	adds	r2, r2, r1
 8003976:	1c75      	adds	r5, r6, #1
 8003978:	6023      	str	r3, [r4, #0]
 800397a:	60e3      	str	r3, [r4, #12]
 800397c:	60a3      	str	r3, [r4, #8]
 800397e:	7013      	strb	r3, [r2, #0]
 8003980:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003982:	4b59      	ldr	r3, [pc, #356]	@ (8003ae8 <_vfiprintf_r+0x224>)
 8003984:	2205      	movs	r2, #5
 8003986:	0018      	movs	r0, r3
 8003988:	7829      	ldrb	r1, [r5, #0]
 800398a:	9305      	str	r3, [sp, #20]
 800398c:	f7ff ff0c 	bl	80037a8 <memchr>
 8003990:	1c6e      	adds	r6, r5, #1
 8003992:	2800      	cmp	r0, #0
 8003994:	d11f      	bne.n	80039d6 <_vfiprintf_r+0x112>
 8003996:	6822      	ldr	r2, [r4, #0]
 8003998:	06d3      	lsls	r3, r2, #27
 800399a:	d504      	bpl.n	80039a6 <_vfiprintf_r+0xe2>
 800399c:	2353      	movs	r3, #83	@ 0x53
 800399e:	a904      	add	r1, sp, #16
 80039a0:	185b      	adds	r3, r3, r1
 80039a2:	2120      	movs	r1, #32
 80039a4:	7019      	strb	r1, [r3, #0]
 80039a6:	0713      	lsls	r3, r2, #28
 80039a8:	d504      	bpl.n	80039b4 <_vfiprintf_r+0xf0>
 80039aa:	2353      	movs	r3, #83	@ 0x53
 80039ac:	a904      	add	r1, sp, #16
 80039ae:	185b      	adds	r3, r3, r1
 80039b0:	212b      	movs	r1, #43	@ 0x2b
 80039b2:	7019      	strb	r1, [r3, #0]
 80039b4:	782b      	ldrb	r3, [r5, #0]
 80039b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80039b8:	d016      	beq.n	80039e8 <_vfiprintf_r+0x124>
 80039ba:	002e      	movs	r6, r5
 80039bc:	2100      	movs	r1, #0
 80039be:	200a      	movs	r0, #10
 80039c0:	68e3      	ldr	r3, [r4, #12]
 80039c2:	7832      	ldrb	r2, [r6, #0]
 80039c4:	1c75      	adds	r5, r6, #1
 80039c6:	3a30      	subs	r2, #48	@ 0x30
 80039c8:	2a09      	cmp	r2, #9
 80039ca:	d950      	bls.n	8003a6e <_vfiprintf_r+0x1aa>
 80039cc:	2900      	cmp	r1, #0
 80039ce:	d111      	bne.n	80039f4 <_vfiprintf_r+0x130>
 80039d0:	e017      	b.n	8003a02 <_vfiprintf_r+0x13e>
 80039d2:	3601      	adds	r6, #1
 80039d4:	e7af      	b.n	8003936 <_vfiprintf_r+0x72>
 80039d6:	9b05      	ldr	r3, [sp, #20]
 80039d8:	6822      	ldr	r2, [r4, #0]
 80039da:	1ac0      	subs	r0, r0, r3
 80039dc:	2301      	movs	r3, #1
 80039de:	4083      	lsls	r3, r0
 80039e0:	4313      	orrs	r3, r2
 80039e2:	0035      	movs	r5, r6
 80039e4:	6023      	str	r3, [r4, #0]
 80039e6:	e7cc      	b.n	8003982 <_vfiprintf_r+0xbe>
 80039e8:	9b07      	ldr	r3, [sp, #28]
 80039ea:	1d19      	adds	r1, r3, #4
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	9107      	str	r1, [sp, #28]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	db01      	blt.n	80039f8 <_vfiprintf_r+0x134>
 80039f4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80039f6:	e004      	b.n	8003a02 <_vfiprintf_r+0x13e>
 80039f8:	425b      	negs	r3, r3
 80039fa:	60e3      	str	r3, [r4, #12]
 80039fc:	2302      	movs	r3, #2
 80039fe:	4313      	orrs	r3, r2
 8003a00:	6023      	str	r3, [r4, #0]
 8003a02:	7833      	ldrb	r3, [r6, #0]
 8003a04:	2b2e      	cmp	r3, #46	@ 0x2e
 8003a06:	d10c      	bne.n	8003a22 <_vfiprintf_r+0x15e>
 8003a08:	7873      	ldrb	r3, [r6, #1]
 8003a0a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a0c:	d134      	bne.n	8003a78 <_vfiprintf_r+0x1b4>
 8003a0e:	9b07      	ldr	r3, [sp, #28]
 8003a10:	3602      	adds	r6, #2
 8003a12:	1d1a      	adds	r2, r3, #4
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	9207      	str	r2, [sp, #28]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	da01      	bge.n	8003a20 <_vfiprintf_r+0x15c>
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	425b      	negs	r3, r3
 8003a20:	9309      	str	r3, [sp, #36]	@ 0x24
 8003a22:	4d32      	ldr	r5, [pc, #200]	@ (8003aec <_vfiprintf_r+0x228>)
 8003a24:	2203      	movs	r2, #3
 8003a26:	0028      	movs	r0, r5
 8003a28:	7831      	ldrb	r1, [r6, #0]
 8003a2a:	f7ff febd 	bl	80037a8 <memchr>
 8003a2e:	2800      	cmp	r0, #0
 8003a30:	d006      	beq.n	8003a40 <_vfiprintf_r+0x17c>
 8003a32:	2340      	movs	r3, #64	@ 0x40
 8003a34:	1b40      	subs	r0, r0, r5
 8003a36:	4083      	lsls	r3, r0
 8003a38:	6822      	ldr	r2, [r4, #0]
 8003a3a:	3601      	adds	r6, #1
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	6023      	str	r3, [r4, #0]
 8003a40:	7831      	ldrb	r1, [r6, #0]
 8003a42:	2206      	movs	r2, #6
 8003a44:	482a      	ldr	r0, [pc, #168]	@ (8003af0 <_vfiprintf_r+0x22c>)
 8003a46:	1c75      	adds	r5, r6, #1
 8003a48:	7621      	strb	r1, [r4, #24]
 8003a4a:	f7ff fead 	bl	80037a8 <memchr>
 8003a4e:	2800      	cmp	r0, #0
 8003a50:	d040      	beq.n	8003ad4 <_vfiprintf_r+0x210>
 8003a52:	4b28      	ldr	r3, [pc, #160]	@ (8003af4 <_vfiprintf_r+0x230>)
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d122      	bne.n	8003a9e <_vfiprintf_r+0x1da>
 8003a58:	2207      	movs	r2, #7
 8003a5a:	9b07      	ldr	r3, [sp, #28]
 8003a5c:	3307      	adds	r3, #7
 8003a5e:	4393      	bics	r3, r2
 8003a60:	3308      	adds	r3, #8
 8003a62:	9307      	str	r3, [sp, #28]
 8003a64:	6963      	ldr	r3, [r4, #20]
 8003a66:	9a04      	ldr	r2, [sp, #16]
 8003a68:	189b      	adds	r3, r3, r2
 8003a6a:	6163      	str	r3, [r4, #20]
 8003a6c:	e762      	b.n	8003934 <_vfiprintf_r+0x70>
 8003a6e:	4343      	muls	r3, r0
 8003a70:	002e      	movs	r6, r5
 8003a72:	2101      	movs	r1, #1
 8003a74:	189b      	adds	r3, r3, r2
 8003a76:	e7a4      	b.n	80039c2 <_vfiprintf_r+0xfe>
 8003a78:	2300      	movs	r3, #0
 8003a7a:	200a      	movs	r0, #10
 8003a7c:	0019      	movs	r1, r3
 8003a7e:	3601      	adds	r6, #1
 8003a80:	6063      	str	r3, [r4, #4]
 8003a82:	7832      	ldrb	r2, [r6, #0]
 8003a84:	1c75      	adds	r5, r6, #1
 8003a86:	3a30      	subs	r2, #48	@ 0x30
 8003a88:	2a09      	cmp	r2, #9
 8003a8a:	d903      	bls.n	8003a94 <_vfiprintf_r+0x1d0>
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d0c8      	beq.n	8003a22 <_vfiprintf_r+0x15e>
 8003a90:	9109      	str	r1, [sp, #36]	@ 0x24
 8003a92:	e7c6      	b.n	8003a22 <_vfiprintf_r+0x15e>
 8003a94:	4341      	muls	r1, r0
 8003a96:	002e      	movs	r6, r5
 8003a98:	2301      	movs	r3, #1
 8003a9a:	1889      	adds	r1, r1, r2
 8003a9c:	e7f1      	b.n	8003a82 <_vfiprintf_r+0x1be>
 8003a9e:	aa07      	add	r2, sp, #28
 8003aa0:	9200      	str	r2, [sp, #0]
 8003aa2:	0021      	movs	r1, r4
 8003aa4:	003a      	movs	r2, r7
 8003aa6:	4b14      	ldr	r3, [pc, #80]	@ (8003af8 <_vfiprintf_r+0x234>)
 8003aa8:	9803      	ldr	r0, [sp, #12]
 8003aaa:	e000      	b.n	8003aae <_vfiprintf_r+0x1ea>
 8003aac:	bf00      	nop
 8003aae:	9004      	str	r0, [sp, #16]
 8003ab0:	9b04      	ldr	r3, [sp, #16]
 8003ab2:	3301      	adds	r3, #1
 8003ab4:	d1d6      	bne.n	8003a64 <_vfiprintf_r+0x1a0>
 8003ab6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003ab8:	07db      	lsls	r3, r3, #31
 8003aba:	d405      	bmi.n	8003ac8 <_vfiprintf_r+0x204>
 8003abc:	89bb      	ldrh	r3, [r7, #12]
 8003abe:	059b      	lsls	r3, r3, #22
 8003ac0:	d402      	bmi.n	8003ac8 <_vfiprintf_r+0x204>
 8003ac2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003ac4:	f7ff f90a 	bl	8002cdc <__retarget_lock_release_recursive>
 8003ac8:	89bb      	ldrh	r3, [r7, #12]
 8003aca:	065b      	lsls	r3, r3, #25
 8003acc:	d500      	bpl.n	8003ad0 <_vfiprintf_r+0x20c>
 8003ace:	e71e      	b.n	800390e <_vfiprintf_r+0x4a>
 8003ad0:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003ad2:	e71e      	b.n	8003912 <_vfiprintf_r+0x4e>
 8003ad4:	aa07      	add	r2, sp, #28
 8003ad6:	9200      	str	r2, [sp, #0]
 8003ad8:	0021      	movs	r1, r4
 8003ada:	003a      	movs	r2, r7
 8003adc:	4b06      	ldr	r3, [pc, #24]	@ (8003af8 <_vfiprintf_r+0x234>)
 8003ade:	9803      	ldr	r0, [sp, #12]
 8003ae0:	f7ff fb96 	bl	8003210 <_printf_i>
 8003ae4:	e7e3      	b.n	8003aae <_vfiprintf_r+0x1ea>
 8003ae6:	46c0      	nop			@ (mov r8, r8)
 8003ae8:	0800402b 	.word	0x0800402b
 8003aec:	08004031 	.word	0x08004031
 8003af0:	08004035 	.word	0x08004035
 8003af4:	00000000 	.word	0x00000000
 8003af8:	0800389f 	.word	0x0800389f

08003afc <_malloc_usable_size_r>:
 8003afc:	1f0b      	subs	r3, r1, #4
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	1f18      	subs	r0, r3, #4
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	da01      	bge.n	8003b0a <_malloc_usable_size_r+0xe>
 8003b06:	580b      	ldr	r3, [r1, r0]
 8003b08:	18c0      	adds	r0, r0, r3
 8003b0a:	4770      	bx	lr

08003b0c <__swbuf_r>:
 8003b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b0e:	0006      	movs	r6, r0
 8003b10:	000d      	movs	r5, r1
 8003b12:	0014      	movs	r4, r2
 8003b14:	2800      	cmp	r0, #0
 8003b16:	d004      	beq.n	8003b22 <__swbuf_r+0x16>
 8003b18:	6a03      	ldr	r3, [r0, #32]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d101      	bne.n	8003b22 <__swbuf_r+0x16>
 8003b1e:	f7ff f87b 	bl	8002c18 <__sinit>
 8003b22:	69a3      	ldr	r3, [r4, #24]
 8003b24:	60a3      	str	r3, [r4, #8]
 8003b26:	89a3      	ldrh	r3, [r4, #12]
 8003b28:	071b      	lsls	r3, r3, #28
 8003b2a:	d502      	bpl.n	8003b32 <__swbuf_r+0x26>
 8003b2c:	6923      	ldr	r3, [r4, #16]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d109      	bne.n	8003b46 <__swbuf_r+0x3a>
 8003b32:	0021      	movs	r1, r4
 8003b34:	0030      	movs	r0, r6
 8003b36:	f000 f82b 	bl	8003b90 <__swsetup_r>
 8003b3a:	2800      	cmp	r0, #0
 8003b3c:	d003      	beq.n	8003b46 <__swbuf_r+0x3a>
 8003b3e:	2501      	movs	r5, #1
 8003b40:	426d      	negs	r5, r5
 8003b42:	0028      	movs	r0, r5
 8003b44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b46:	6923      	ldr	r3, [r4, #16]
 8003b48:	6820      	ldr	r0, [r4, #0]
 8003b4a:	b2ef      	uxtb	r7, r5
 8003b4c:	1ac0      	subs	r0, r0, r3
 8003b4e:	6963      	ldr	r3, [r4, #20]
 8003b50:	b2ed      	uxtb	r5, r5
 8003b52:	4283      	cmp	r3, r0
 8003b54:	dc05      	bgt.n	8003b62 <__swbuf_r+0x56>
 8003b56:	0021      	movs	r1, r4
 8003b58:	0030      	movs	r0, r6
 8003b5a:	f7ff fceb 	bl	8003534 <_fflush_r>
 8003b5e:	2800      	cmp	r0, #0
 8003b60:	d1ed      	bne.n	8003b3e <__swbuf_r+0x32>
 8003b62:	68a3      	ldr	r3, [r4, #8]
 8003b64:	3001      	adds	r0, #1
 8003b66:	3b01      	subs	r3, #1
 8003b68:	60a3      	str	r3, [r4, #8]
 8003b6a:	6823      	ldr	r3, [r4, #0]
 8003b6c:	1c5a      	adds	r2, r3, #1
 8003b6e:	6022      	str	r2, [r4, #0]
 8003b70:	701f      	strb	r7, [r3, #0]
 8003b72:	6963      	ldr	r3, [r4, #20]
 8003b74:	4283      	cmp	r3, r0
 8003b76:	d004      	beq.n	8003b82 <__swbuf_r+0x76>
 8003b78:	89a3      	ldrh	r3, [r4, #12]
 8003b7a:	07db      	lsls	r3, r3, #31
 8003b7c:	d5e1      	bpl.n	8003b42 <__swbuf_r+0x36>
 8003b7e:	2d0a      	cmp	r5, #10
 8003b80:	d1df      	bne.n	8003b42 <__swbuf_r+0x36>
 8003b82:	0021      	movs	r1, r4
 8003b84:	0030      	movs	r0, r6
 8003b86:	f7ff fcd5 	bl	8003534 <_fflush_r>
 8003b8a:	2800      	cmp	r0, #0
 8003b8c:	d0d9      	beq.n	8003b42 <__swbuf_r+0x36>
 8003b8e:	e7d6      	b.n	8003b3e <__swbuf_r+0x32>

08003b90 <__swsetup_r>:
 8003b90:	4b2d      	ldr	r3, [pc, #180]	@ (8003c48 <__swsetup_r+0xb8>)
 8003b92:	b570      	push	{r4, r5, r6, lr}
 8003b94:	0005      	movs	r5, r0
 8003b96:	6818      	ldr	r0, [r3, #0]
 8003b98:	000c      	movs	r4, r1
 8003b9a:	2800      	cmp	r0, #0
 8003b9c:	d004      	beq.n	8003ba8 <__swsetup_r+0x18>
 8003b9e:	6a03      	ldr	r3, [r0, #32]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d101      	bne.n	8003ba8 <__swsetup_r+0x18>
 8003ba4:	f7ff f838 	bl	8002c18 <__sinit>
 8003ba8:	220c      	movs	r2, #12
 8003baa:	5ea3      	ldrsh	r3, [r4, r2]
 8003bac:	071a      	lsls	r2, r3, #28
 8003bae:	d423      	bmi.n	8003bf8 <__swsetup_r+0x68>
 8003bb0:	06da      	lsls	r2, r3, #27
 8003bb2:	d407      	bmi.n	8003bc4 <__swsetup_r+0x34>
 8003bb4:	2209      	movs	r2, #9
 8003bb6:	602a      	str	r2, [r5, #0]
 8003bb8:	2240      	movs	r2, #64	@ 0x40
 8003bba:	2001      	movs	r0, #1
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	81a3      	strh	r3, [r4, #12]
 8003bc0:	4240      	negs	r0, r0
 8003bc2:	e03a      	b.n	8003c3a <__swsetup_r+0xaa>
 8003bc4:	075b      	lsls	r3, r3, #29
 8003bc6:	d513      	bpl.n	8003bf0 <__swsetup_r+0x60>
 8003bc8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003bca:	2900      	cmp	r1, #0
 8003bcc:	d008      	beq.n	8003be0 <__swsetup_r+0x50>
 8003bce:	0023      	movs	r3, r4
 8003bd0:	3344      	adds	r3, #68	@ 0x44
 8003bd2:	4299      	cmp	r1, r3
 8003bd4:	d002      	beq.n	8003bdc <__swsetup_r+0x4c>
 8003bd6:	0028      	movs	r0, r5
 8003bd8:	f7ff fe02 	bl	80037e0 <_free_r>
 8003bdc:	2300      	movs	r3, #0
 8003bde:	6363      	str	r3, [r4, #52]	@ 0x34
 8003be0:	2224      	movs	r2, #36	@ 0x24
 8003be2:	89a3      	ldrh	r3, [r4, #12]
 8003be4:	4393      	bics	r3, r2
 8003be6:	81a3      	strh	r3, [r4, #12]
 8003be8:	2300      	movs	r3, #0
 8003bea:	6063      	str	r3, [r4, #4]
 8003bec:	6923      	ldr	r3, [r4, #16]
 8003bee:	6023      	str	r3, [r4, #0]
 8003bf0:	2308      	movs	r3, #8
 8003bf2:	89a2      	ldrh	r2, [r4, #12]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	81a3      	strh	r3, [r4, #12]
 8003bf8:	6923      	ldr	r3, [r4, #16]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d10b      	bne.n	8003c16 <__swsetup_r+0x86>
 8003bfe:	21a0      	movs	r1, #160	@ 0xa0
 8003c00:	2280      	movs	r2, #128	@ 0x80
 8003c02:	89a3      	ldrh	r3, [r4, #12]
 8003c04:	0089      	lsls	r1, r1, #2
 8003c06:	0092      	lsls	r2, r2, #2
 8003c08:	400b      	ands	r3, r1
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d003      	beq.n	8003c16 <__swsetup_r+0x86>
 8003c0e:	0021      	movs	r1, r4
 8003c10:	0028      	movs	r0, r5
 8003c12:	f000 f845 	bl	8003ca0 <__smakebuf_r>
 8003c16:	220c      	movs	r2, #12
 8003c18:	5ea3      	ldrsh	r3, [r4, r2]
 8003c1a:	2101      	movs	r1, #1
 8003c1c:	001a      	movs	r2, r3
 8003c1e:	400a      	ands	r2, r1
 8003c20:	420b      	tst	r3, r1
 8003c22:	d00b      	beq.n	8003c3c <__swsetup_r+0xac>
 8003c24:	2200      	movs	r2, #0
 8003c26:	60a2      	str	r2, [r4, #8]
 8003c28:	6962      	ldr	r2, [r4, #20]
 8003c2a:	4252      	negs	r2, r2
 8003c2c:	61a2      	str	r2, [r4, #24]
 8003c2e:	2000      	movs	r0, #0
 8003c30:	6922      	ldr	r2, [r4, #16]
 8003c32:	4282      	cmp	r2, r0
 8003c34:	d101      	bne.n	8003c3a <__swsetup_r+0xaa>
 8003c36:	061a      	lsls	r2, r3, #24
 8003c38:	d4be      	bmi.n	8003bb8 <__swsetup_r+0x28>
 8003c3a:	bd70      	pop	{r4, r5, r6, pc}
 8003c3c:	0799      	lsls	r1, r3, #30
 8003c3e:	d400      	bmi.n	8003c42 <__swsetup_r+0xb2>
 8003c40:	6962      	ldr	r2, [r4, #20]
 8003c42:	60a2      	str	r2, [r4, #8]
 8003c44:	e7f3      	b.n	8003c2e <__swsetup_r+0x9e>
 8003c46:	46c0      	nop			@ (mov r8, r8)
 8003c48:	20000018 	.word	0x20000018

08003c4c <__swhatbuf_r>:
 8003c4c:	b570      	push	{r4, r5, r6, lr}
 8003c4e:	000e      	movs	r6, r1
 8003c50:	001d      	movs	r5, r3
 8003c52:	230e      	movs	r3, #14
 8003c54:	5ec9      	ldrsh	r1, [r1, r3]
 8003c56:	0014      	movs	r4, r2
 8003c58:	b096      	sub	sp, #88	@ 0x58
 8003c5a:	2900      	cmp	r1, #0
 8003c5c:	da0c      	bge.n	8003c78 <__swhatbuf_r+0x2c>
 8003c5e:	89b2      	ldrh	r2, [r6, #12]
 8003c60:	2380      	movs	r3, #128	@ 0x80
 8003c62:	0011      	movs	r1, r2
 8003c64:	4019      	ands	r1, r3
 8003c66:	421a      	tst	r2, r3
 8003c68:	d114      	bne.n	8003c94 <__swhatbuf_r+0x48>
 8003c6a:	2380      	movs	r3, #128	@ 0x80
 8003c6c:	00db      	lsls	r3, r3, #3
 8003c6e:	2000      	movs	r0, #0
 8003c70:	6029      	str	r1, [r5, #0]
 8003c72:	6023      	str	r3, [r4, #0]
 8003c74:	b016      	add	sp, #88	@ 0x58
 8003c76:	bd70      	pop	{r4, r5, r6, pc}
 8003c78:	466a      	mov	r2, sp
 8003c7a:	f000 f8ad 	bl	8003dd8 <_fstat_r>
 8003c7e:	2800      	cmp	r0, #0
 8003c80:	dbed      	blt.n	8003c5e <__swhatbuf_r+0x12>
 8003c82:	23f0      	movs	r3, #240	@ 0xf0
 8003c84:	9901      	ldr	r1, [sp, #4]
 8003c86:	021b      	lsls	r3, r3, #8
 8003c88:	4019      	ands	r1, r3
 8003c8a:	4b04      	ldr	r3, [pc, #16]	@ (8003c9c <__swhatbuf_r+0x50>)
 8003c8c:	18c9      	adds	r1, r1, r3
 8003c8e:	424b      	negs	r3, r1
 8003c90:	4159      	adcs	r1, r3
 8003c92:	e7ea      	b.n	8003c6a <__swhatbuf_r+0x1e>
 8003c94:	2100      	movs	r1, #0
 8003c96:	2340      	movs	r3, #64	@ 0x40
 8003c98:	e7e9      	b.n	8003c6e <__swhatbuf_r+0x22>
 8003c9a:	46c0      	nop			@ (mov r8, r8)
 8003c9c:	ffffe000 	.word	0xffffe000

08003ca0 <__smakebuf_r>:
 8003ca0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ca2:	2602      	movs	r6, #2
 8003ca4:	898b      	ldrh	r3, [r1, #12]
 8003ca6:	0005      	movs	r5, r0
 8003ca8:	000c      	movs	r4, r1
 8003caa:	b085      	sub	sp, #20
 8003cac:	4233      	tst	r3, r6
 8003cae:	d007      	beq.n	8003cc0 <__smakebuf_r+0x20>
 8003cb0:	0023      	movs	r3, r4
 8003cb2:	3347      	adds	r3, #71	@ 0x47
 8003cb4:	6023      	str	r3, [r4, #0]
 8003cb6:	6123      	str	r3, [r4, #16]
 8003cb8:	2301      	movs	r3, #1
 8003cba:	6163      	str	r3, [r4, #20]
 8003cbc:	b005      	add	sp, #20
 8003cbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003cc0:	ab03      	add	r3, sp, #12
 8003cc2:	aa02      	add	r2, sp, #8
 8003cc4:	f7ff ffc2 	bl	8003c4c <__swhatbuf_r>
 8003cc8:	9f02      	ldr	r7, [sp, #8]
 8003cca:	9001      	str	r0, [sp, #4]
 8003ccc:	0039      	movs	r1, r7
 8003cce:	0028      	movs	r0, r5
 8003cd0:	f7ff f9ae 	bl	8003030 <_malloc_r>
 8003cd4:	2800      	cmp	r0, #0
 8003cd6:	d108      	bne.n	8003cea <__smakebuf_r+0x4a>
 8003cd8:	220c      	movs	r2, #12
 8003cda:	5ea3      	ldrsh	r3, [r4, r2]
 8003cdc:	059a      	lsls	r2, r3, #22
 8003cde:	d4ed      	bmi.n	8003cbc <__smakebuf_r+0x1c>
 8003ce0:	2203      	movs	r2, #3
 8003ce2:	4393      	bics	r3, r2
 8003ce4:	431e      	orrs	r6, r3
 8003ce6:	81a6      	strh	r6, [r4, #12]
 8003ce8:	e7e2      	b.n	8003cb0 <__smakebuf_r+0x10>
 8003cea:	2380      	movs	r3, #128	@ 0x80
 8003cec:	89a2      	ldrh	r2, [r4, #12]
 8003cee:	6020      	str	r0, [r4, #0]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	81a3      	strh	r3, [r4, #12]
 8003cf4:	9b03      	ldr	r3, [sp, #12]
 8003cf6:	6120      	str	r0, [r4, #16]
 8003cf8:	6167      	str	r7, [r4, #20]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d00c      	beq.n	8003d18 <__smakebuf_r+0x78>
 8003cfe:	0028      	movs	r0, r5
 8003d00:	230e      	movs	r3, #14
 8003d02:	5ee1      	ldrsh	r1, [r4, r3]
 8003d04:	f000 f840 	bl	8003d88 <_isatty_r>
 8003d08:	2800      	cmp	r0, #0
 8003d0a:	d005      	beq.n	8003d18 <__smakebuf_r+0x78>
 8003d0c:	2303      	movs	r3, #3
 8003d0e:	89a2      	ldrh	r2, [r4, #12]
 8003d10:	439a      	bics	r2, r3
 8003d12:	3b02      	subs	r3, #2
 8003d14:	4313      	orrs	r3, r2
 8003d16:	81a3      	strh	r3, [r4, #12]
 8003d18:	89a3      	ldrh	r3, [r4, #12]
 8003d1a:	9a01      	ldr	r2, [sp, #4]
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	81a3      	strh	r3, [r4, #12]
 8003d20:	e7cc      	b.n	8003cbc <__smakebuf_r+0x1c>

08003d22 <_raise_r>:
 8003d22:	b570      	push	{r4, r5, r6, lr}
 8003d24:	0004      	movs	r4, r0
 8003d26:	000d      	movs	r5, r1
 8003d28:	291f      	cmp	r1, #31
 8003d2a:	d904      	bls.n	8003d36 <_raise_r+0x14>
 8003d2c:	2316      	movs	r3, #22
 8003d2e:	6003      	str	r3, [r0, #0]
 8003d30:	2001      	movs	r0, #1
 8003d32:	4240      	negs	r0, r0
 8003d34:	bd70      	pop	{r4, r5, r6, pc}
 8003d36:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d004      	beq.n	8003d46 <_raise_r+0x24>
 8003d3c:	008a      	lsls	r2, r1, #2
 8003d3e:	189b      	adds	r3, r3, r2
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	2a00      	cmp	r2, #0
 8003d44:	d108      	bne.n	8003d58 <_raise_r+0x36>
 8003d46:	0020      	movs	r0, r4
 8003d48:	f000 f842 	bl	8003dd0 <_getpid_r>
 8003d4c:	002a      	movs	r2, r5
 8003d4e:	0001      	movs	r1, r0
 8003d50:	0020      	movs	r0, r4
 8003d52:	f000 f82b 	bl	8003dac <_kill_r>
 8003d56:	e7ed      	b.n	8003d34 <_raise_r+0x12>
 8003d58:	2a01      	cmp	r2, #1
 8003d5a:	d009      	beq.n	8003d70 <_raise_r+0x4e>
 8003d5c:	1c51      	adds	r1, r2, #1
 8003d5e:	d103      	bne.n	8003d68 <_raise_r+0x46>
 8003d60:	2316      	movs	r3, #22
 8003d62:	6003      	str	r3, [r0, #0]
 8003d64:	2001      	movs	r0, #1
 8003d66:	e7e5      	b.n	8003d34 <_raise_r+0x12>
 8003d68:	2100      	movs	r1, #0
 8003d6a:	0028      	movs	r0, r5
 8003d6c:	6019      	str	r1, [r3, #0]
 8003d6e:	4790      	blx	r2
 8003d70:	2000      	movs	r0, #0
 8003d72:	e7df      	b.n	8003d34 <_raise_r+0x12>

08003d74 <raise>:
 8003d74:	b510      	push	{r4, lr}
 8003d76:	4b03      	ldr	r3, [pc, #12]	@ (8003d84 <raise+0x10>)
 8003d78:	0001      	movs	r1, r0
 8003d7a:	6818      	ldr	r0, [r3, #0]
 8003d7c:	f7ff ffd1 	bl	8003d22 <_raise_r>
 8003d80:	bd10      	pop	{r4, pc}
 8003d82:	46c0      	nop			@ (mov r8, r8)
 8003d84:	20000018 	.word	0x20000018

08003d88 <_isatty_r>:
 8003d88:	2300      	movs	r3, #0
 8003d8a:	b570      	push	{r4, r5, r6, lr}
 8003d8c:	4d06      	ldr	r5, [pc, #24]	@ (8003da8 <_isatty_r+0x20>)
 8003d8e:	0004      	movs	r4, r0
 8003d90:	0008      	movs	r0, r1
 8003d92:	602b      	str	r3, [r5, #0]
 8003d94:	f000 f84a 	bl	8003e2c <_isatty>
 8003d98:	1c43      	adds	r3, r0, #1
 8003d9a:	d103      	bne.n	8003da4 <_isatty_r+0x1c>
 8003d9c:	682b      	ldr	r3, [r5, #0]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d000      	beq.n	8003da4 <_isatty_r+0x1c>
 8003da2:	6023      	str	r3, [r4, #0]
 8003da4:	bd70      	pop	{r4, r5, r6, pc}
 8003da6:	46c0      	nop			@ (mov r8, r8)
 8003da8:	20000240 	.word	0x20000240

08003dac <_kill_r>:
 8003dac:	2300      	movs	r3, #0
 8003dae:	b570      	push	{r4, r5, r6, lr}
 8003db0:	4d06      	ldr	r5, [pc, #24]	@ (8003dcc <_kill_r+0x20>)
 8003db2:	0004      	movs	r4, r0
 8003db4:	0008      	movs	r0, r1
 8003db6:	0011      	movs	r1, r2
 8003db8:	602b      	str	r3, [r5, #0]
 8003dba:	f000 f83f 	bl	8003e3c <_kill>
 8003dbe:	1c43      	adds	r3, r0, #1
 8003dc0:	d103      	bne.n	8003dca <_kill_r+0x1e>
 8003dc2:	682b      	ldr	r3, [r5, #0]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d000      	beq.n	8003dca <_kill_r+0x1e>
 8003dc8:	6023      	str	r3, [r4, #0]
 8003dca:	bd70      	pop	{r4, r5, r6, pc}
 8003dcc:	20000240 	.word	0x20000240

08003dd0 <_getpid_r>:
 8003dd0:	b510      	push	{r4, lr}
 8003dd2:	f000 f823 	bl	8003e1c <_getpid>
 8003dd6:	bd10      	pop	{r4, pc}

08003dd8 <_fstat_r>:
 8003dd8:	2300      	movs	r3, #0
 8003dda:	b570      	push	{r4, r5, r6, lr}
 8003ddc:	4d06      	ldr	r5, [pc, #24]	@ (8003df8 <_fstat_r+0x20>)
 8003dde:	0004      	movs	r4, r0
 8003de0:	0008      	movs	r0, r1
 8003de2:	0011      	movs	r1, r2
 8003de4:	602b      	str	r3, [r5, #0]
 8003de6:	f000 f811 	bl	8003e0c <_fstat>
 8003dea:	1c43      	adds	r3, r0, #1
 8003dec:	d103      	bne.n	8003df6 <_fstat_r+0x1e>
 8003dee:	682b      	ldr	r3, [r5, #0]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d000      	beq.n	8003df6 <_fstat_r+0x1e>
 8003df4:	6023      	str	r3, [r4, #0]
 8003df6:	bd70      	pop	{r4, r5, r6, pc}
 8003df8:	20000240 	.word	0x20000240

08003dfc <_close>:
 8003dfc:	2258      	movs	r2, #88	@ 0x58
 8003dfe:	2001      	movs	r0, #1
 8003e00:	4b01      	ldr	r3, [pc, #4]	@ (8003e08 <_close+0xc>)
 8003e02:	4240      	negs	r0, r0
 8003e04:	601a      	str	r2, [r3, #0]
 8003e06:	4770      	bx	lr
 8003e08:	20000240 	.word	0x20000240

08003e0c <_fstat>:
 8003e0c:	2258      	movs	r2, #88	@ 0x58
 8003e0e:	2001      	movs	r0, #1
 8003e10:	4b01      	ldr	r3, [pc, #4]	@ (8003e18 <_fstat+0xc>)
 8003e12:	4240      	negs	r0, r0
 8003e14:	601a      	str	r2, [r3, #0]
 8003e16:	4770      	bx	lr
 8003e18:	20000240 	.word	0x20000240

08003e1c <_getpid>:
 8003e1c:	2258      	movs	r2, #88	@ 0x58
 8003e1e:	2001      	movs	r0, #1
 8003e20:	4b01      	ldr	r3, [pc, #4]	@ (8003e28 <_getpid+0xc>)
 8003e22:	4240      	negs	r0, r0
 8003e24:	601a      	str	r2, [r3, #0]
 8003e26:	4770      	bx	lr
 8003e28:	20000240 	.word	0x20000240

08003e2c <_isatty>:
 8003e2c:	2258      	movs	r2, #88	@ 0x58
 8003e2e:	4b02      	ldr	r3, [pc, #8]	@ (8003e38 <_isatty+0xc>)
 8003e30:	2000      	movs	r0, #0
 8003e32:	601a      	str	r2, [r3, #0]
 8003e34:	4770      	bx	lr
 8003e36:	46c0      	nop			@ (mov r8, r8)
 8003e38:	20000240 	.word	0x20000240

08003e3c <_kill>:
 8003e3c:	2258      	movs	r2, #88	@ 0x58
 8003e3e:	2001      	movs	r0, #1
 8003e40:	4b01      	ldr	r3, [pc, #4]	@ (8003e48 <_kill+0xc>)
 8003e42:	4240      	negs	r0, r0
 8003e44:	601a      	str	r2, [r3, #0]
 8003e46:	4770      	bx	lr
 8003e48:	20000240 	.word	0x20000240

08003e4c <_lseek>:
 8003e4c:	2258      	movs	r2, #88	@ 0x58
 8003e4e:	2001      	movs	r0, #1
 8003e50:	4b01      	ldr	r3, [pc, #4]	@ (8003e58 <_lseek+0xc>)
 8003e52:	4240      	negs	r0, r0
 8003e54:	601a      	str	r2, [r3, #0]
 8003e56:	4770      	bx	lr
 8003e58:	20000240 	.word	0x20000240

08003e5c <_read>:
 8003e5c:	2258      	movs	r2, #88	@ 0x58
 8003e5e:	2001      	movs	r0, #1
 8003e60:	4b01      	ldr	r3, [pc, #4]	@ (8003e68 <_read+0xc>)
 8003e62:	4240      	negs	r0, r0
 8003e64:	601a      	str	r2, [r3, #0]
 8003e66:	4770      	bx	lr
 8003e68:	20000240 	.word	0x20000240

08003e6c <_sbrk>:
 8003e6c:	4a05      	ldr	r2, [pc, #20]	@ (8003e84 <_sbrk+0x18>)
 8003e6e:	0003      	movs	r3, r0
 8003e70:	6811      	ldr	r1, [r2, #0]
 8003e72:	2900      	cmp	r1, #0
 8003e74:	d101      	bne.n	8003e7a <_sbrk+0xe>
 8003e76:	4904      	ldr	r1, [pc, #16]	@ (8003e88 <_sbrk+0x1c>)
 8003e78:	6011      	str	r1, [r2, #0]
 8003e7a:	6810      	ldr	r0, [r2, #0]
 8003e7c:	18c3      	adds	r3, r0, r3
 8003e7e:	6013      	str	r3, [r2, #0]
 8003e80:	4770      	bx	lr
 8003e82:	46c0      	nop			@ (mov r8, r8)
 8003e84:	20000244 	.word	0x20000244
 8003e88:	20000248 	.word	0x20000248

08003e8c <_write>:
 8003e8c:	2258      	movs	r2, #88	@ 0x58
 8003e8e:	2001      	movs	r0, #1
 8003e90:	4b01      	ldr	r3, [pc, #4]	@ (8003e98 <_write+0xc>)
 8003e92:	4240      	negs	r0, r0
 8003e94:	601a      	str	r2, [r3, #0]
 8003e96:	4770      	bx	lr
 8003e98:	20000240 	.word	0x20000240

08003e9c <_exit>:
 8003e9c:	e7fe      	b.n	8003e9c <_exit>
 8003e9e:	0000      	movs	r0, r0
 8003ea0:	656d6974 	.word	0x656d6974
 8003ea4:	6d65742c 	.word	0x6d65742c
 8003ea8:	6f762c70 	.word	0x6f762c70
 8003eac:	0a0d746c 	.word	0x0a0d746c
 8003eb0:	00000000 	.word	0x00000000
 8003eb4:	2c756c25 	.word	0x2c756c25
 8003eb8:	252c6425 	.word	0x252c6425
 8003ebc:	000a0d64 	.word	0x000a0d64
 8003ec0:	20212121 	.word	0x20212121
 8003ec4:	54535953 	.word	0x54535953
 8003ec8:	45204d45 	.word	0x45204d45
 8003ecc:	524f5252 	.word	0x524f5252
 8003ed0:	21212120 	.word	0x21212120
 8003ed4:	00000a0d 	.word	0x00000a0d
 8003ed8:	20212121 	.word	0x20212121
 8003edc:	20574f4c 	.word	0x20574f4c
 8003ee0:	544c4f56 	.word	0x544c4f56
 8003ee4:	20454741 	.word	0x20454741
 8003ee8:	4e524157 	.word	0x4e524157
 8003eec:	20474e49 	.word	0x20474e49
 8003ef0:	20212121 	.word	0x20212121
 8003ef4:	00000a0d 	.word	0x00000a0d
 8003ef8:	20212121 	.word	0x20212121
 8003efc:	5245564f 	.word	0x5245564f
 8003f00:	4d455420 	.word	0x4d455420
 8003f04:	41524550 	.word	0x41524550
 8003f08:	45525554 	.word	0x45525554
 8003f0c:	21212120 	.word	0x21212120
 8003f10:	000a0d20 	.word	0x000a0d20

08003f14 <AHBPrescTable>:
	...
 8003f1c:	04030201 09080706                       ........

08003f24 <APBPrescTable>:
 8003f24:	00000000 04030201                       ........

08003f2c <PLLMulTable>:
 8003f2c:	08060403 2018100c 00000030 080023a6     ....... 0....#..
 8003f3c:	080023b0 080023e4 0800240c 080023fa     .#...#...$...#..
 8003f4c:	0800240c 0800240c 0800240c 08002404     .$...$...$...$..
 8003f5c:	080024b2 080024bc 080024c6 080024ee     .$...$...$...$..
 8003f6c:	080024dc 080024ee 080024ee 080024ee     .$...$...$...$..
 8003f7c:	080024e6 4e454552 616d2054 636f6c6c     .$..REENT malloc
 8003f8c:	63757320 64656563 2f006465 6c697562      succeeded./buil
 8003f9c:	6e672f64 6f742d75 2d736c6f 2d726f66     d/gnu-tools-for-
 8003fac:	336d7473 33315f32 722e332e 2e316c65     stm32_13.3.rel1.
 8003fbc:	34323032 36323930 3137312d 72732f35     20240926-1715/sr
 8003fcc:	656e2f63 62696c77 77656e2f 2f62696c     c/newlib/newlib/
 8003fdc:	6362696c 6474732f 2f62696c 646e6172     libc/stdlib/rand
 8003fec:	2c00632e 6e756620 6f697463 00203a6e     .c., function: .
 8003ffc:	65737361 6f697472 2522206e 66202273     assertion "%s" f
 800400c:	656c6961 66203a64 20656c69 22732522     ailed: file "%s"
 800401c:	696c202c 2520656e 25732564 23000a73     , line %d%s%s..#
 800402c:	202b302d 4c6c6800 67666500 00474645     -0+ .hlL.efgEFG.
 800403c:	33323130 37363534 42413938 46454443     0123456789ABCDEF
 800404c:	32313000 36353433 61393837 65646362     .0123456789abcde
 800405c:	00000066                                f...

08004060 <_init>:
 8004060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004062:	46c0      	nop			@ (mov r8, r8)
 8004064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004066:	bc08      	pop	{r3}
 8004068:	469e      	mov	lr, r3
 800406a:	4770      	bx	lr

0800406c <_fini>:
 800406c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800406e:	46c0      	nop			@ (mov r8, r8)
 8004070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004072:	bc08      	pop	{r3}
 8004074:	469e      	mov	lr, r3
 8004076:	4770      	bx	lr
