INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cris/Documents/0_Projects/MancusoCollab/devil-in-the-fpga/hardware/devil-in-fpga_DUT/devil-in-fpga_DUT.srcs/sim_1/new/devil_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module devil_tb
