0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/72721/Desktop/uart_test_tx/uart_test_tx.sim/sim_1/synth/timing/xsim/uart_tx_tb_time_synth.v,1607310584,verilog,,C:/Users/72721/Desktop/uart_test_tx/uart_test_tx.srcs/sim_1/new/uart_tx_tb.v,,glbl;uart_tx,,,,,,,,
C:/Users/72721/Desktop/uart_test_tx/uart_test_tx.srcs/sim_1/new/uart_tx_tb.v,1607260283,verilog,,,,uart_tx_tb,,,,,,,,
