Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: ram.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ram.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ram"
Output Format                      : NGC
Target Device                      : xc3s2000-5-fg456

---- Source Options
Top Module Name                    : ram
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/autoparkinglot/ram.vhd" in Library work.
Entity <ram> compiled.
Entity <ram> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ram> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ram> in library <work> (Architecture <Behavioral>).
Entity <ram> analyzed. Unit <ram> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ram>.
    Related source file is "D:/autoparkinglot/ram.vhd".
    Found 28-bit 256-to-1 multiplexer for signal <data_out>.
    Found 7168-bit register for signal <ram>.
    Found 8-bit register for signal <read_address>.
INFO:Xst:738 - HDL ADVISOR - 7168 flip-flops were inferred for signal <ram>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 7176 D-type flip-flop(s).
	inferred  28 Multiplexer(s).
Unit <ram> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 257
 28-bit register                                       : 256
 8-bit register                                        : 1
# Multiplexers                                         : 1
 28-bit 256-to-1 multiplexer                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 7176
 Flip-Flops                                            : 7176
# Multiplexers                                         : 1
 28-bit 256-to-1 multiplexer                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ram> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ram, actual ratio is 29.
FlipFlop read_address_0 has been replicated 7 time(s)
FlipFlop read_address_1 has been replicated 3 time(s)
FlipFlop read_address_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 7187
 Flip-Flops                                            : 7187

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ram.ngr
Top Level Output File Name         : ram
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 67

Cell Usage :
# BELS                             : 7447
#      BUF                         : 14
#      INV                         : 1
#      LUT3                        : 3700
#      LUT4                        : 288
#      MUXF5                       : 1848
#      MUXF6                       : 924
#      MUXF7                       : 448
#      MUXF8                       : 224
# FlipFlops/Latches                : 7187
#      FDCE                        : 7168
#      FDE                         : 19
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 66
#      IBUF                        : 38
#      OBUF                        : 28
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s2000fg456-5 

 Number of Slices:                     5981  out of  20480    29%  
 Number of Slice Flip Flops:           7187  out of  40960    17%  
 Number of 4 input LUTs:               3989  out of  40960     9%  
 Number of IOs:                          67
 Number of bonded IOBs:                  67  out of    333    20%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 7187  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst_IBUF_10(rst_IBUF_10:O)         | NONE(ram_177_0)        | 479   |
rst_IBUF_11(rst_IBUF_11:O)         | NONE(ram_160_7)        | 479   |
rst_IBUF_12(rst_IBUF_12:O)         | NONE(ram_145_4)        | 479   |
rst_IBUF_13(rst_IBUF_13:O)         | NONE(ram_12_26)        | 479   |
rst_IBUF_14(rst_IBUF_14:O)         | NONE(ram_114_23)       | 479   |
rst_IBUF_2(rst_IBUF_2:O)           | NONE(ram_69_6)         | 479   |
rst_IBUF_3(rst_IBUF_3:O)           | NONE(ram_53_3)         | 479   |
rst_IBUF_4(rst_IBUF_4:O)           | NONE(ram_38_25)        | 479   |
rst_IBUF_5(rst_IBUF_5:O)           | NONE(ram_253_22)       | 479   |
rst_IBUF_6(rst_IBUF_6:O)           | NONE(ram_238_2)        | 479   |
rst_IBUF_7(rst_IBUF_7:O)           | NONE(ram_222_17)       | 479   |
rst_IBUF_8(rst_IBUF_8:O)           | NONE(ram_207_14)       | 479   |
rst_IBUF_9(rst_IBUF_9:O)           | NONE(ram_192_11)       | 479   |
rst_IBUF_1(rst_IBUF_1:O)           | NONE(ram_84_9)         | 477   |
rst                                | IBUF                   | 464   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 10.923ns
   Maximum output required time after clock: 13.740ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 71718 / 14374
-------------------------------------------------------------------------
Offset:              10.923ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       read_address_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to read_address_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           478   0.715   3.747  rst_IBUF (rst_IBUF)
     BUF:I->O            478   0.479   3.747  rst_IBUF_1 (rst_IBUF_1)
     INV:I->O             19   0.479   1.233  rst_inv1_INV_0 (rst_inv)
     FDE:CE                    0.524          read_address_0
    ----------------------------------------
    Total                     10.923ns (2.197ns logic, 8.726ns route)
                                       (20.1% logic, 79.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 14308 / 28
-------------------------------------------------------------------------
Offset:              13.740ns (Levels of Logic = 9)
  Source:            read_address_0_1 (FF)
  Destination:       data_out<27> (PAD)
  Source Clock:      clk rising

  Data Path: read_address_0_1 to data_out<27>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            448   0.626   3.896  read_address_0_1 (read_address_0_1)
     LUT3:I0->O            1   0.479   0.000  Mmux_data_out_1793 (Mmux_data_out_1793)
     MUXF5:I0->O           1   0.314   0.000  Mmux_data_out_15_f5_79 (Mmux_data_out_15_f580)
     MUXF6:I0->O           1   0.298   0.000  Mmux_data_out_13_f6_66 (Mmux_data_out_13_f667)
     MUXF7:I0->O           1   0.298   0.000  Mmux_data_out_11_f7_53 (Mmux_data_out_11_f754)
     MUXF8:I0->O           1   0.298   0.851  Mmux_data_out_9_f8_40 (Mmux_data_out_9_f841)
     LUT3:I1->O            1   0.479   0.000  Mmux_data_out_613 (Mmux_data_out_613)
     MUXF5:I0->O           1   0.314   0.000  Mmux_data_out_4_f5_12 (Mmux_data_out_4_f513)
     MUXF6:I0->O           1   0.298   0.681  Mmux_data_out_2_f6_12 (data_out_21_OBUF)
     OBUF:I->O                 4.909          data_out_21_OBUF (data_out<21>)
    ----------------------------------------
    Total                     13.740ns (8.313ns logic, 5.427ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================


Total REAL time to Xst completion: 40.00 secs
Total CPU time to Xst completion: 39.96 secs
 
--> 

Total memory usage is 419052 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

