// Seed: 1914476639
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input tri id_2
    , id_4
);
  wire id_5;
  wire id_6;
  assign module_2.type_2 = 0;
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input wor id_4,
    input supply1 id_5
);
  assign id_0 = 1'b0;
  xor primCall (id_0, id_3, id_5, id_4);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_2
  );
endmodule
module module_2 (
    inout  tri0  id_0,
    input  tri0  id_1,
    input  tri   id_2,
    output uwire id_3
);
  assign id_3 = 1'b0 ? 1 : id_1 - id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0
  );
endmodule
