Below is a minimal, synthesizable Verilog implementation of an **even‑parity generator** for an 8‑bit byte.  
The parity bit is the XOR of all eight data bits – if the number of ‘1’s is odd the parity bit will be ‘1’, otherwise it will be ‘0’.  
No clock is required because the parity computation is purely combinational.

```verilog
// ------------------------------------------------------------
// TopModule
//
// Computes an even parity bit for an 8‑bit input.  The parity
// bit is the XOR (reduction XOR) of all data bits.
//
// ------------------------------------------------------------
`timescale 1ns/1ps

module TopModule
(
    input  wire [7:0] in,    // 8‑bit data input
    output wire       parity // 9th parity bit
);

    // The reduction XOR operator (^) computes the parity of all
    // bits in 'in'.  This is a combinational assignment.
    assign parity = ^in;

endmodule
```

### Explanation
- **`input wire [7:0] in`** – the 8‑bit data word.
- **`output wire parity`** – the single parity bit.
- **`assign parity = ^in;`** – the Verilog reduction XOR operator (`^`) returns the XOR of all bits in the vector.  
  This is equivalent to `in[0] ^ in[1] ^ … ^ in[7]`.

Since the computation is combinational, this module will produce the parity bit immediately as soon as the input changes, making it suitable for use in data‑link protocols, error‑detecting circuits, or simple bus interfaces.