$version Generated by VerilatedVcd $end
$date Mon Feb 28 16:20:52 2022
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 + clk $end
  $var wire  1 ; din $end
  $var wire  1 S edge_p $end
  $var wire  1 K negedge_trigger $end
  $var wire  1 C posedge_trigger $end
  $var wire  1 3 srst_n $end
  $scope module edge_det $end
   $var wire  1 + clk $end
   $var wire  1 # d_ff $end
   $var wire  1 ; din $end
   $var wire  1 S edge_p $end
   $var wire  1 K negedge_trigger $end
   $var wire  1 C posedge_trigger $end
   $var wire  1 3 srst_n $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0+
03
0;
0C
0K
0S
#1
#2
1+
#2
13
#3
0+
#4
1+
#4
1;
#5
0+
#6
1#
1+
#6
0;
#7
0+
#8
0#
1+
#8
1;
#9
0+
#10
1#
1+
#10
0;
#11
0+
#12
0#
1+
#12
#13
0+
#14
1+
#14
1;
1K
#15
0+
#16
1#
1+
#16
0;
#17
0+
#18
0#
1+
1S
#18
1;
#19
0+
#20
1#
1+
0S
#20
0;
#21
0+
#22
0#
1+
1S
#22
#23
0+
#24
1+
0S
#24
#25
0+
#26
1+
#26
1;
1C
0K
#27
0+
#28
1#
1+
1S
#28
0;
#29
0+
#30
0#
1+
0S
#30
1;
#31
0+
#32
1#
1+
1S
#32
0;
#33
0+
#34
0#
1+
0S
#34
#35
0+
#36
1+
#36
1;
1K
#37
0+
#38
1#
1+
1S
#38
0;
#39
0+
#40
0#
1+
#40
1;
#41
0+
#42
1#
1+
#42
0;
#43
0+
#44
0#
1+
#44
#45
0+
#46
1+
0S
#46
#47
0+
#48
1+
#48
#49
0+
#50
1+
#50
#51
0+
#52
1+
#52
#53
0+
#54
1+
