
stm32f401cdu6 - first test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007904  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004994  08007aa8  08007aa8  00017aa8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c43c  0800c43c  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800c43c  0800c43c  0001c43c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c444  0800c444  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c444  0800c444  0001c444  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c448  0800c448  0001c448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800c44c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001cc  200001d4  0800c620  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003a0  0800c620  000203a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000936e  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001d34  00000000  00000000  000295b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008b0  00000000  00000000  0002b2f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000672  00000000  00000000  0002bba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000172a0  00000000  00000000  0002c212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ace4  00000000  00000000  000434b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00088556  00000000  00000000  0004e196  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003374  00000000  00000000  000d66ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  000d9a60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007a8c 	.word	0x08007a8c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08007a8c 	.word	0x08007a8c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b970 	b.w	8000eb0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9e08      	ldr	r6, [sp, #32]
 8000bee:	460d      	mov	r5, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	460f      	mov	r7, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4694      	mov	ip, r2
 8000bfc:	d965      	bls.n	8000cca <__udivmoddi4+0xe2>
 8000bfe:	fab2 f382 	clz	r3, r2
 8000c02:	b143      	cbz	r3, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c08:	f1c3 0220 	rsb	r2, r3, #32
 8000c0c:	409f      	lsls	r7, r3
 8000c0e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c12:	4317      	orrs	r7, r2
 8000c14:	409c      	lsls	r4, r3
 8000c16:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c1a:	fa1f f58c 	uxth.w	r5, ip
 8000c1e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c22:	0c22      	lsrs	r2, r4, #16
 8000c24:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c28:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c2c:	fb01 f005 	mul.w	r0, r1, r5
 8000c30:	4290      	cmp	r0, r2
 8000c32:	d90a      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c34:	eb1c 0202 	adds.w	r2, ip, r2
 8000c38:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c3c:	f080 811c 	bcs.w	8000e78 <__udivmoddi4+0x290>
 8000c40:	4290      	cmp	r0, r2
 8000c42:	f240 8119 	bls.w	8000e78 <__udivmoddi4+0x290>
 8000c46:	3902      	subs	r1, #2
 8000c48:	4462      	add	r2, ip
 8000c4a:	1a12      	subs	r2, r2, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c5a:	fb00 f505 	mul.w	r5, r0, r5
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	d90a      	bls.n	8000c78 <__udivmoddi4+0x90>
 8000c62:	eb1c 0404 	adds.w	r4, ip, r4
 8000c66:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c6a:	f080 8107 	bcs.w	8000e7c <__udivmoddi4+0x294>
 8000c6e:	42a5      	cmp	r5, r4
 8000c70:	f240 8104 	bls.w	8000e7c <__udivmoddi4+0x294>
 8000c74:	4464      	add	r4, ip
 8000c76:	3802      	subs	r0, #2
 8000c78:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7c:	1b64      	subs	r4, r4, r5
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11e      	cbz	r6, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40dc      	lsrs	r4, r3
 8000c84:	2300      	movs	r3, #0
 8000c86:	e9c6 4300 	strd	r4, r3, [r6]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d908      	bls.n	8000ca4 <__udivmoddi4+0xbc>
 8000c92:	2e00      	cmp	r6, #0
 8000c94:	f000 80ed 	beq.w	8000e72 <__udivmoddi4+0x28a>
 8000c98:	2100      	movs	r1, #0
 8000c9a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca4:	fab3 f183 	clz	r1, r3
 8000ca8:	2900      	cmp	r1, #0
 8000caa:	d149      	bne.n	8000d40 <__udivmoddi4+0x158>
 8000cac:	42ab      	cmp	r3, r5
 8000cae:	d302      	bcc.n	8000cb6 <__udivmoddi4+0xce>
 8000cb0:	4282      	cmp	r2, r0
 8000cb2:	f200 80f8 	bhi.w	8000ea6 <__udivmoddi4+0x2be>
 8000cb6:	1a84      	subs	r4, r0, r2
 8000cb8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cbc:	2001      	movs	r0, #1
 8000cbe:	4617      	mov	r7, r2
 8000cc0:	2e00      	cmp	r6, #0
 8000cc2:	d0e2      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cc8:	e7df      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cca:	b902      	cbnz	r2, 8000cce <__udivmoddi4+0xe6>
 8000ccc:	deff      	udf	#255	; 0xff
 8000cce:	fab2 f382 	clz	r3, r2
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f040 8090 	bne.w	8000df8 <__udivmoddi4+0x210>
 8000cd8:	1a8a      	subs	r2, r1, r2
 8000cda:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cde:	fa1f fe8c 	uxth.w	lr, ip
 8000ce2:	2101      	movs	r1, #1
 8000ce4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000ce8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cec:	0c22      	lsrs	r2, r4, #16
 8000cee:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000cf2:	fb0e f005 	mul.w	r0, lr, r5
 8000cf6:	4290      	cmp	r0, r2
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x124>
 8000cfa:	eb1c 0202 	adds.w	r2, ip, r2
 8000cfe:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0x122>
 8000d04:	4290      	cmp	r0, r2
 8000d06:	f200 80cb 	bhi.w	8000ea0 <__udivmoddi4+0x2b8>
 8000d0a:	4645      	mov	r5, r8
 8000d0c:	1a12      	subs	r2, r2, r0
 8000d0e:	b2a4      	uxth	r4, r4
 8000d10:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d14:	fb07 2210 	mls	r2, r7, r0, r2
 8000d18:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d1c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d20:	45a6      	cmp	lr, r4
 8000d22:	d908      	bls.n	8000d36 <__udivmoddi4+0x14e>
 8000d24:	eb1c 0404 	adds.w	r4, ip, r4
 8000d28:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x14c>
 8000d2e:	45a6      	cmp	lr, r4
 8000d30:	f200 80bb 	bhi.w	8000eaa <__udivmoddi4+0x2c2>
 8000d34:	4610      	mov	r0, r2
 8000d36:	eba4 040e 	sub.w	r4, r4, lr
 8000d3a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d3e:	e79f      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d40:	f1c1 0720 	rsb	r7, r1, #32
 8000d44:	408b      	lsls	r3, r1
 8000d46:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d4a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d4e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d52:	fa20 f307 	lsr.w	r3, r0, r7
 8000d56:	40fd      	lsrs	r5, r7
 8000d58:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d5c:	4323      	orrs	r3, r4
 8000d5e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d62:	fa1f fe8c 	uxth.w	lr, ip
 8000d66:	fb09 5518 	mls	r5, r9, r8, r5
 8000d6a:	0c1c      	lsrs	r4, r3, #16
 8000d6c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d70:	fb08 f50e 	mul.w	r5, r8, lr
 8000d74:	42a5      	cmp	r5, r4
 8000d76:	fa02 f201 	lsl.w	r2, r2, r1
 8000d7a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d7e:	d90b      	bls.n	8000d98 <__udivmoddi4+0x1b0>
 8000d80:	eb1c 0404 	adds.w	r4, ip, r4
 8000d84:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d88:	f080 8088 	bcs.w	8000e9c <__udivmoddi4+0x2b4>
 8000d8c:	42a5      	cmp	r5, r4
 8000d8e:	f240 8085 	bls.w	8000e9c <__udivmoddi4+0x2b4>
 8000d92:	f1a8 0802 	sub.w	r8, r8, #2
 8000d96:	4464      	add	r4, ip
 8000d98:	1b64      	subs	r4, r4, r5
 8000d9a:	b29d      	uxth	r5, r3
 8000d9c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da0:	fb09 4413 	mls	r4, r9, r3, r4
 8000da4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000da8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	d908      	bls.n	8000dc2 <__udivmoddi4+0x1da>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000db8:	d26c      	bcs.n	8000e94 <__udivmoddi4+0x2ac>
 8000dba:	45a6      	cmp	lr, r4
 8000dbc:	d96a      	bls.n	8000e94 <__udivmoddi4+0x2ac>
 8000dbe:	3b02      	subs	r3, #2
 8000dc0:	4464      	add	r4, ip
 8000dc2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dc6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dca:	eba4 040e 	sub.w	r4, r4, lr
 8000dce:	42ac      	cmp	r4, r5
 8000dd0:	46c8      	mov	r8, r9
 8000dd2:	46ae      	mov	lr, r5
 8000dd4:	d356      	bcc.n	8000e84 <__udivmoddi4+0x29c>
 8000dd6:	d053      	beq.n	8000e80 <__udivmoddi4+0x298>
 8000dd8:	b156      	cbz	r6, 8000df0 <__udivmoddi4+0x208>
 8000dda:	ebb0 0208 	subs.w	r2, r0, r8
 8000dde:	eb64 040e 	sbc.w	r4, r4, lr
 8000de2:	fa04 f707 	lsl.w	r7, r4, r7
 8000de6:	40ca      	lsrs	r2, r1
 8000de8:	40cc      	lsrs	r4, r1
 8000dea:	4317      	orrs	r7, r2
 8000dec:	e9c6 7400 	strd	r7, r4, [r6]
 8000df0:	4618      	mov	r0, r3
 8000df2:	2100      	movs	r1, #0
 8000df4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df8:	f1c3 0120 	rsb	r1, r3, #32
 8000dfc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e00:	fa20 f201 	lsr.w	r2, r0, r1
 8000e04:	fa25 f101 	lsr.w	r1, r5, r1
 8000e08:	409d      	lsls	r5, r3
 8000e0a:	432a      	orrs	r2, r5
 8000e0c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e18:	fb07 1510 	mls	r5, r7, r0, r1
 8000e1c:	0c11      	lsrs	r1, r2, #16
 8000e1e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e22:	fb00 f50e 	mul.w	r5, r0, lr
 8000e26:	428d      	cmp	r5, r1
 8000e28:	fa04 f403 	lsl.w	r4, r4, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x258>
 8000e2e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e32:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e36:	d22f      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e38:	428d      	cmp	r5, r1
 8000e3a:	d92d      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e3c:	3802      	subs	r0, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1b49      	subs	r1, r1, r5
 8000e42:	b292      	uxth	r2, r2
 8000e44:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e48:	fb07 1115 	mls	r1, r7, r5, r1
 8000e4c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e50:	fb05 f10e 	mul.w	r1, r5, lr
 8000e54:	4291      	cmp	r1, r2
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x282>
 8000e58:	eb1c 0202 	adds.w	r2, ip, r2
 8000e5c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e60:	d216      	bcs.n	8000e90 <__udivmoddi4+0x2a8>
 8000e62:	4291      	cmp	r1, r2
 8000e64:	d914      	bls.n	8000e90 <__udivmoddi4+0x2a8>
 8000e66:	3d02      	subs	r5, #2
 8000e68:	4462      	add	r2, ip
 8000e6a:	1a52      	subs	r2, r2, r1
 8000e6c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e70:	e738      	b.n	8000ce4 <__udivmoddi4+0xfc>
 8000e72:	4631      	mov	r1, r6
 8000e74:	4630      	mov	r0, r6
 8000e76:	e708      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000e78:	4639      	mov	r1, r7
 8000e7a:	e6e6      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e7c:	4610      	mov	r0, r2
 8000e7e:	e6fb      	b.n	8000c78 <__udivmoddi4+0x90>
 8000e80:	4548      	cmp	r0, r9
 8000e82:	d2a9      	bcs.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e84:	ebb9 0802 	subs.w	r8, r9, r2
 8000e88:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e8c:	3b01      	subs	r3, #1
 8000e8e:	e7a3      	b.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e90:	4645      	mov	r5, r8
 8000e92:	e7ea      	b.n	8000e6a <__udivmoddi4+0x282>
 8000e94:	462b      	mov	r3, r5
 8000e96:	e794      	b.n	8000dc2 <__udivmoddi4+0x1da>
 8000e98:	4640      	mov	r0, r8
 8000e9a:	e7d1      	b.n	8000e40 <__udivmoddi4+0x258>
 8000e9c:	46d0      	mov	r8, sl
 8000e9e:	e77b      	b.n	8000d98 <__udivmoddi4+0x1b0>
 8000ea0:	3d02      	subs	r5, #2
 8000ea2:	4462      	add	r2, ip
 8000ea4:	e732      	b.n	8000d0c <__udivmoddi4+0x124>
 8000ea6:	4608      	mov	r0, r1
 8000ea8:	e70a      	b.n	8000cc0 <__udivmoddi4+0xd8>
 8000eaa:	4464      	add	r4, ip
 8000eac:	3802      	subs	r0, #2
 8000eae:	e742      	b.n	8000d36 <__udivmoddi4+0x14e>

08000eb0 <__aeabi_idiv0>:
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop

08000eb4 <tft_write_bus>:
GPIO_TypeDef* PORT_NAME_ARR[]={D0_PORT,D1_PORT,D2_PORT,D3_PORT,D4_PORT,D5_PORT,D6_PORT,D7_PORT,D8_PORT,D9_PORT,D10_PORT,D11_PORT,D12_PORT,D13_PORT,D14_PORT,D15_PORT};
uint16_t      PIN_NAME_ARR[]={D0_PIN,D1_PIN,D2_PIN,D3_PIN,D4_PIN,D5_PIN,D6_PIN,D7_PIN,D8_PIN,D9_PIN,D10_PIN,D11_PIN,D12_PIN,D13_PIN,D14_PIN,D15_PIN};


void tft_write_bus(uint8_t high_byte,uint8_t low_byte)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	4603      	mov	r3, r0
 8000ebc:	460a      	mov	r2, r1
 8000ebe:	71fb      	strb	r3, [r7, #7]
 8000ec0:	4613      	mov	r3, r2
 8000ec2:	71bb      	strb	r3, [r7, #6]
    else
    {
      pin_low(PORT_NAME_ARR[i],PIN_NAME_ARR[i]);
    }
  }*/
	PORTA->ODR = (PORTA->ODR & 0xffffff00) | low_byte;
 8000ec4:	4b10      	ldr	r3, [pc, #64]	; (8000f08 <tft_write_bus+0x54>)
 8000ec6:	695b      	ldr	r3, [r3, #20]
 8000ec8:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8000ecc:	79bb      	ldrb	r3, [r7, #6]
 8000ece:	490e      	ldr	r1, [pc, #56]	; (8000f08 <tft_write_bus+0x54>)
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	614b      	str	r3, [r1, #20]
	PORTB->ODR = (PORTB->ODR & 0xffffff00) | high_byte;
 8000ed4:	4b0d      	ldr	r3, [pc, #52]	; (8000f0c <tft_write_bus+0x58>)
 8000ed6:	695b      	ldr	r3, [r3, #20]
 8000ed8:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8000edc:	79fb      	ldrb	r3, [r7, #7]
 8000ede:	490b      	ldr	r1, [pc, #44]	; (8000f0c <tft_write_bus+0x58>)
 8000ee0:	4313      	orrs	r3, r2
 8000ee2:	614b      	str	r3, [r1, #20]
	asm("nop");
 8000ee4:	bf00      	nop
	pin_low(WR_PORT,WR_PIN);
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000eec:	4807      	ldr	r0, [pc, #28]	; (8000f0c <tft_write_bus+0x58>)
 8000eee:	f002 fec1 	bl	8003c74 <HAL_GPIO_WritePin>
	pin_high(WR_PORT,WR_PIN);
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ef8:	4804      	ldr	r0, [pc, #16]	; (8000f0c <tft_write_bus+0x58>)
 8000efa:	f002 febb 	bl	8003c74 <HAL_GPIO_WritePin>
}
 8000efe:	bf00      	nop
 8000f00:	3708      	adds	r7, #8
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	40020000 	.word	0x40020000
 8000f0c:	40020400 	.word	0x40020400

08000f10 <Lcd_Write_Data>:



void Lcd_Write_Data(uint16_t data)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	4603      	mov	r3, r0
 8000f18:	80fb      	strh	r3, [r7, #6]

  tft_write_bus(data>>8,data&0x00ff);
 8000f1a:	88fb      	ldrh	r3, [r7, #6]
 8000f1c:	0a1b      	lsrs	r3, r3, #8
 8000f1e:	b29b      	uxth	r3, r3
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	88fa      	ldrh	r2, [r7, #6]
 8000f24:	b2d2      	uxtb	r2, r2
 8000f26:	4611      	mov	r1, r2
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f7ff ffc3 	bl	8000eb4 <tft_write_bus>
}
 8000f2e:	bf00      	nop
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
	...

08000f38 <Lcd_Write_Cmd>:

void Lcd_Write_Cmd(uint16_t data)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4603      	mov	r3, r0
 8000f40:	80fb      	strh	r3, [r7, #6]
  pin_low(RS_PORT,RS_PIN);
 8000f42:	2200      	movs	r2, #0
 8000f44:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f48:	480b      	ldr	r0, [pc, #44]	; (8000f78 <Lcd_Write_Cmd+0x40>)
 8000f4a:	f002 fe93 	bl	8003c74 <HAL_GPIO_WritePin>
  tft_write_bus(data>>8,data&0x00ff);
 8000f4e:	88fb      	ldrh	r3, [r7, #6]
 8000f50:	0a1b      	lsrs	r3, r3, #8
 8000f52:	b29b      	uxth	r3, r3
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	88fa      	ldrh	r2, [r7, #6]
 8000f58:	b2d2      	uxtb	r2, r2
 8000f5a:	4611      	mov	r1, r2
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f7ff ffa9 	bl	8000eb4 <tft_write_bus>
  pin_high(RS_PORT,RS_PIN);
 8000f62:	2201      	movs	r2, #1
 8000f64:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f68:	4803      	ldr	r0, [pc, #12]	; (8000f78 <Lcd_Write_Cmd+0x40>)
 8000f6a:	f002 fe83 	bl	8003c74 <HAL_GPIO_WritePin>
}
 8000f6e:	bf00      	nop
 8000f70:	3708      	adds	r7, #8
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	40020000 	.word	0x40020000

08000f7c <Lcd_SetArea>:


void Lcd_SetArea(uint16_t sx, uint16_t ex, uint16_t sy, uint16_t ey)
{
 8000f7c:	b590      	push	{r4, r7, lr}
 8000f7e:	b083      	sub	sp, #12
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	4604      	mov	r4, r0
 8000f84:	4608      	mov	r0, r1
 8000f86:	4611      	mov	r1, r2
 8000f88:	461a      	mov	r2, r3
 8000f8a:	4623      	mov	r3, r4
 8000f8c:	80fb      	strh	r3, [r7, #6]
 8000f8e:	4603      	mov	r3, r0
 8000f90:	80bb      	strh	r3, [r7, #4]
 8000f92:	460b      	mov	r3, r1
 8000f94:	807b      	strh	r3, [r7, #2]
 8000f96:	4613      	mov	r3, r2
 8000f98:	803b      	strh	r3, [r7, #0]
Lcd_Write_Cmd(SSD1963_SET_COLUMN_ADDRESS);	
 8000f9a:	202a      	movs	r0, #42	; 0x2a
 8000f9c:	f7ff ffcc 	bl	8000f38 <Lcd_Write_Cmd>
Lcd_Write_Data((sx >> 8) & 0xFF);
 8000fa0:	88fb      	ldrh	r3, [r7, #6]
 8000fa2:	0a1b      	lsrs	r3, r3, #8
 8000fa4:	b29b      	uxth	r3, r3
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f7ff ffb2 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data((sx >> 0) & 0xFF);
 8000fac:	88fb      	ldrh	r3, [r7, #6]
 8000fae:	b2db      	uxtb	r3, r3
 8000fb0:	b29b      	uxth	r3, r3
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f7ff ffac 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data((ex >> 8) & 0xFF);
 8000fb8:	88bb      	ldrh	r3, [r7, #4]
 8000fba:	0a1b      	lsrs	r3, r3, #8
 8000fbc:	b29b      	uxth	r3, r3
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f7ff ffa6 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data((ex >> 0) & 0xFF);
 8000fc4:	88bb      	ldrh	r3, [r7, #4]
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	b29b      	uxth	r3, r3
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f7ff ffa0 	bl	8000f10 <Lcd_Write_Data>

Lcd_Write_Cmd(SSD1963_SET_PAGE_ADDRESS);	
 8000fd0:	202b      	movs	r0, #43	; 0x2b
 8000fd2:	f7ff ffb1 	bl	8000f38 <Lcd_Write_Cmd>
Lcd_Write_Data((sy >> 8) & 0xFF);
 8000fd6:	887b      	ldrh	r3, [r7, #2]
 8000fd8:	0a1b      	lsrs	r3, r3, #8
 8000fda:	b29b      	uxth	r3, r3
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff ff97 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data((sy >> 0) & 0xFF);
 8000fe2:	887b      	ldrh	r3, [r7, #2]
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	b29b      	uxth	r3, r3
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f7ff ff91 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data((ey >> 8) & 0xFF);
 8000fee:	883b      	ldrh	r3, [r7, #0]
 8000ff0:	0a1b      	lsrs	r3, r3, #8
 8000ff2:	b29b      	uxth	r3, r3
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f7ff ff8b 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data((ey >> 0) & 0xFF);
 8000ffa:	883b      	ldrh	r3, [r7, #0]
 8000ffc:	b2db      	uxtb	r3, r3
 8000ffe:	b29b      	uxth	r3, r3
 8001000:	4618      	mov	r0, r3
 8001002:	f7ff ff85 	bl	8000f10 <Lcd_Write_Data>
}
 8001006:	bf00      	nop
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	bd90      	pop	{r4, r7, pc}

0800100e <Lcd_SetPixel>:
                }
	}
}

void Lcd_SetPixel(int16_t x, int16_t y, int16_t color)
{
 800100e:	b580      	push	{r7, lr}
 8001010:	b082      	sub	sp, #8
 8001012:	af00      	add	r7, sp, #0
 8001014:	4603      	mov	r3, r0
 8001016:	80fb      	strh	r3, [r7, #6]
 8001018:	460b      	mov	r3, r1
 800101a:	80bb      	strh	r3, [r7, #4]
 800101c:	4613      	mov	r3, r2
 800101e:	807b      	strh	r3, [r7, #2]
Lcd_SetArea(x, x, y, y);
 8001020:	88f8      	ldrh	r0, [r7, #6]
 8001022:	88f9      	ldrh	r1, [r7, #6]
 8001024:	88ba      	ldrh	r2, [r7, #4]
 8001026:	88bb      	ldrh	r3, [r7, #4]
 8001028:	f7ff ffa8 	bl	8000f7c <Lcd_SetArea>
Lcd_Write_Cmd(0x2c);
 800102c:	202c      	movs	r0, #44	; 0x2c
 800102e:	f7ff ff83 	bl	8000f38 <Lcd_Write_Cmd>
Lcd_Write_Data(color);
 8001032:	887b      	ldrh	r3, [r7, #2]
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff ff6b 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Cmd(0x0);
 800103a:	2000      	movs	r0, #0
 800103c:	f7ff ff7c 	bl	8000f38 <Lcd_Write_Cmd>
}
 8001040:	bf00      	nop
 8001042:	3708      	adds	r7, #8
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}

08001048 <Init_SSD1963>:



void Init_SSD1963(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0

	pin_high(CS_PORT,CS_PIN);
 800104c:	2201      	movs	r2, #1
 800104e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001052:	4875      	ldr	r0, [pc, #468]	; (8001228 <Init_SSD1963+0x1e0>)
 8001054:	f002 fe0e 	bl	8003c74 <HAL_GPIO_WritePin>
	pin_high(RD_PORT,RD_PIN);
 8001058:	2201      	movs	r2, #1
 800105a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800105e:	4873      	ldr	r0, [pc, #460]	; (800122c <Init_SSD1963+0x1e4>)
 8001060:	f002 fe08 	bl	8003c74 <HAL_GPIO_WritePin>
	pin_high(WR_PORT,WR_PIN);
 8001064:	2201      	movs	r2, #1
 8001066:	f44f 7180 	mov.w	r1, #256	; 0x100
 800106a:	4870      	ldr	r0, [pc, #448]	; (800122c <Init_SSD1963+0x1e4>)
 800106c:	f002 fe02 	bl	8003c74 <HAL_GPIO_WritePin>
	pin_low(REST_PORT,REST_PIN);
 8001070:	2200      	movs	r2, #0
 8001072:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001076:	486c      	ldr	r0, [pc, #432]	; (8001228 <Init_SSD1963+0x1e0>)
 8001078:	f002 fdfc 	bl	8003c74 <HAL_GPIO_WritePin>

	HAL_Delay(20);
 800107c:	2014      	movs	r0, #20
 800107e:	f002 fb3f 	bl	8003700 <HAL_Delay>
	pin_high(REST_PORT,REST_PIN);
 8001082:	2201      	movs	r2, #1
 8001084:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001088:	4867      	ldr	r0, [pc, #412]	; (8001228 <Init_SSD1963+0x1e0>)
 800108a:	f002 fdf3 	bl	8003c74 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 800108e:	2014      	movs	r0, #20
 8001090:	f002 fb36 	bl	8003700 <HAL_Delay>
	pin_low(CS_PORT,CS_PIN);
 8001094:	2200      	movs	r2, #0
 8001096:	f44f 7100 	mov.w	r1, #512	; 0x200
 800109a:	4863      	ldr	r0, [pc, #396]	; (8001228 <Init_SSD1963+0x1e0>)
 800109c:	f002 fdea 	bl	8003c74 <HAL_GPIO_WritePin>


Lcd_Write_Cmd(0xE2);		//PLL multiplier, set PLL clock to 120M
 80010a0:	20e2      	movs	r0, #226	; 0xe2
 80010a2:	f7ff ff49 	bl	8000f38 <Lcd_Write_Cmd>
Lcd_Write_Data(0x23);	    //N=0x36 for 6.5M, 0x23 for 10M crystal
 80010a6:	2023      	movs	r0, #35	; 0x23
 80010a8:	f7ff ff32 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0x02);
 80010ac:	2002      	movs	r0, #2
 80010ae:	f7ff ff2f 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0x04);
 80010b2:	2004      	movs	r0, #4
 80010b4:	f7ff ff2c 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Cmd(0xE0);		// PLL enable
 80010b8:	20e0      	movs	r0, #224	; 0xe0
 80010ba:	f7ff ff3d 	bl	8000f38 <Lcd_Write_Cmd>
Lcd_Write_Data(0x01);
 80010be:	2001      	movs	r0, #1
 80010c0:	f7ff ff26 	bl	8000f10 <Lcd_Write_Data>
HAL_Delay(10);
 80010c4:	200a      	movs	r0, #10
 80010c6:	f002 fb1b 	bl	8003700 <HAL_Delay>
Lcd_Write_Cmd(0xE0);
 80010ca:	20e0      	movs	r0, #224	; 0xe0
 80010cc:	f7ff ff34 	bl	8000f38 <Lcd_Write_Cmd>
Lcd_Write_Data(0x03);
 80010d0:	2003      	movs	r0, #3
 80010d2:	f7ff ff1d 	bl	8000f10 <Lcd_Write_Data>
HAL_Delay(10);
 80010d6:	200a      	movs	r0, #10
 80010d8:	f002 fb12 	bl	8003700 <HAL_Delay>
Lcd_Write_Cmd(0x01);		// software reset
 80010dc:	2001      	movs	r0, #1
 80010de:	f7ff ff2b 	bl	8000f38 <Lcd_Write_Cmd>
HAL_Delay(100);
 80010e2:	2064      	movs	r0, #100	; 0x64
 80010e4:	f002 fb0c 	bl	8003700 <HAL_Delay>
Lcd_Write_Cmd(0xE6);		//PLL setting for PCLK, depends on resolution
 80010e8:	20e6      	movs	r0, #230	; 0xe6
 80010ea:	f7ff ff25 	bl	8000f38 <Lcd_Write_Cmd>
Lcd_Write_Data(0x04);
 80010ee:	2004      	movs	r0, #4
 80010f0:	f7ff ff0e 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0x93);
 80010f4:	2093      	movs	r0, #147	; 0x93
 80010f6:	f7ff ff0b 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0xE0);
 80010fa:	20e0      	movs	r0, #224	; 0xe0
 80010fc:	f7ff ff08 	bl	8000f10 <Lcd_Write_Data>

Lcd_Write_Cmd(0xB0);		//LCD SPECIFICATION
 8001100:	20b0      	movs	r0, #176	; 0xb0
 8001102:	f7ff ff19 	bl	8000f38 <Lcd_Write_Cmd>
Lcd_Write_Data(0x00);		// 0x24
 8001106:	2000      	movs	r0, #0
 8001108:	f7ff ff02 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0x00);
 800110c:	2000      	movs	r0, #0
 800110e:	f7ff feff 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0x03);		//Set HDP	799
 8001112:	2003      	movs	r0, #3
 8001114:	f7ff fefc 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0x1F);
 8001118:	201f      	movs	r0, #31
 800111a:	f7ff fef9 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0x01);		//Set VDP	479
 800111e:	2001      	movs	r0, #1
 8001120:	f7ff fef6 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0xDF);
 8001124:	20df      	movs	r0, #223	; 0xdf
 8001126:	f7ff fef3 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0x00);
 800112a:	2000      	movs	r0, #0
 800112c:	f7ff fef0 	bl	8000f10 <Lcd_Write_Data>

Lcd_Write_Cmd(0xB4);		//HSYNC
 8001130:	20b4      	movs	r0, #180	; 0xb4
 8001132:	f7ff ff01 	bl	8000f38 <Lcd_Write_Cmd>
Lcd_Write_Data(0x03);		//Set HT	928
 8001136:	2003      	movs	r0, #3
 8001138:	f7ff feea 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0xA0);
 800113c:	20a0      	movs	r0, #160	; 0xa0
 800113e:	f7ff fee7 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0x00);		//Set HPS	46
 8001142:	2000      	movs	r0, #0
 8001144:	f7ff fee4 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0x2E);
 8001148:	202e      	movs	r0, #46	; 0x2e
 800114a:	f7ff fee1 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0x30);		//Set HPW	48
 800114e:	2030      	movs	r0, #48	; 0x30
 8001150:	f7ff fede 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0x00);		//Set LPS	15
 8001154:	2000      	movs	r0, #0
 8001156:	f7ff fedb 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0x0F);
 800115a:	200f      	movs	r0, #15
 800115c:	f7ff fed8 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0x00);
 8001160:	2000      	movs	r0, #0
 8001162:	f7ff fed5 	bl	8000f10 <Lcd_Write_Data>

Lcd_Write_Cmd(0xB6);		//VSYNC
 8001166:	20b6      	movs	r0, #182	; 0xb6
 8001168:	f7ff fee6 	bl	8000f38 <Lcd_Write_Cmd>
Lcd_Write_Data(0x02);		//Set VT	525
 800116c:	2002      	movs	r0, #2
 800116e:	f7ff fecf 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0x0D);
 8001172:	200d      	movs	r0, #13
 8001174:	f7ff fecc 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0x00);		//Set VPS	16
 8001178:	2000      	movs	r0, #0
 800117a:	f7ff fec9 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0x10);
 800117e:	2010      	movs	r0, #16
 8001180:	f7ff fec6 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0x10);		//Set VPW	16
 8001184:	2010      	movs	r0, #16
 8001186:	f7ff fec3 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0x00);		//Set FPS	8
 800118a:	2000      	movs	r0, #0
 800118c:	f7ff fec0 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0x08);
 8001190:	2008      	movs	r0, #8
 8001192:	f7ff febd 	bl	8000f10 <Lcd_Write_Data>

Lcd_Write_Cmd(0xBA);
 8001196:	20ba      	movs	r0, #186	; 0xba
 8001198:	f7ff fece 	bl	8000f38 <Lcd_Write_Cmd>
Lcd_Write_Data(0x05);		//GPIO[3:0] out 1
 800119c:	2005      	movs	r0, #5
 800119e:	f7ff feb7 	bl	8000f10 <Lcd_Write_Data>

Lcd_Write_Cmd(0xB8);
 80011a2:	20b8      	movs	r0, #184	; 0xb8
 80011a4:	f7ff fec8 	bl	8000f38 <Lcd_Write_Cmd>
Lcd_Write_Data(0x07);	    //GPIO3=input, GPIO[2:0]=output
 80011a8:	2007      	movs	r0, #7
 80011aa:	f7ff feb1 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0x01);		//GPIO0 normal
 80011ae:	2001      	movs	r0, #1
 80011b0:	f7ff feae 	bl	8000f10 <Lcd_Write_Data>

Lcd_Write_Cmd(0xba);		//rotation
 80011b4:	20ba      	movs	r0, #186	; 0xba
 80011b6:	f7ff febf 	bl	8000f38 <Lcd_Write_Cmd>
Lcd_Write_Data(0x01);		// -- Set to 0x22 to rotate 180 degrees 0x21
 80011ba:	2001      	movs	r0, #1
 80011bc:	f7ff fea8 	bl	8000f10 <Lcd_Write_Data>


Lcd_Write_Cmd(0xF0);		//pixel data interface
 80011c0:	20f0      	movs	r0, #240	; 0xf0
 80011c2:	f7ff feb9 	bl	8000f38 <Lcd_Write_Cmd>
Lcd_Write_Data(0x03);
 80011c6:	2003      	movs	r0, #3
 80011c8:	f7ff fea2 	bl	8000f10 <Lcd_Write_Data>


HAL_Delay(10);
 80011cc:	200a      	movs	r0, #10
 80011ce:	f002 fa97 	bl	8003700 <HAL_Delay>

Lcd_SetArea(0, 0, 799, 479);
 80011d2:	f240 13df 	movw	r3, #479	; 0x1df
 80011d6:	f240 321f 	movw	r2, #799	; 0x31f
 80011da:	2100      	movs	r1, #0
 80011dc:	2000      	movs	r0, #0
 80011de:	f7ff fecd 	bl	8000f7c <Lcd_SetArea>
Lcd_Write_Cmd(0x29);		//display on
 80011e2:	2029      	movs	r0, #41	; 0x29
 80011e4:	f7ff fea8 	bl	8000f38 <Lcd_Write_Cmd>

Lcd_Write_Cmd(0xBE);		//set PWM for B/L
 80011e8:	20be      	movs	r0, #190	; 0xbe
 80011ea:	f7ff fea5 	bl	8000f38 <Lcd_Write_Cmd>
Lcd_Write_Data(0x06);
 80011ee:	2006      	movs	r0, #6
 80011f0:	f7ff fe8e 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0xF0);
 80011f4:	20f0      	movs	r0, #240	; 0xf0
 80011f6:	f7ff fe8b 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0x01);
 80011fa:	2001      	movs	r0, #1
 80011fc:	f7ff fe88 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0xF0);
 8001200:	20f0      	movs	r0, #240	; 0xf0
 8001202:	f7ff fe85 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0x00);
 8001206:	2000      	movs	r0, #0
 8001208:	f7ff fe82 	bl	8000f10 <Lcd_Write_Data>
Lcd_Write_Data(0x00);
 800120c:	2000      	movs	r0, #0
 800120e:	f7ff fe7f 	bl	8000f10 <Lcd_Write_Data>

Lcd_Write_Cmd(0xD0);
 8001212:	20d0      	movs	r0, #208	; 0xd0
 8001214:	f7ff fe90 	bl	8000f38 <Lcd_Write_Cmd>
Lcd_Write_Data(0x0D);
 8001218:	200d      	movs	r0, #13
 800121a:	f7ff fe79 	bl	8000f10 <Lcd_Write_Data>

Lcd_Write_Cmd(0x2C);
 800121e:	202c      	movs	r0, #44	; 0x2c
 8001220:	f7ff fe8a 	bl	8000f38 <Lcd_Write_Cmd>

}
 8001224:	bf00      	nop
 8001226:	bd80      	pop	{r7, pc}
 8001228:	40020000 	.word	0x40020000
 800122c:	40020400 	.word	0x40020400

08001230 <TFT_Set_X>:



void TFT_Set_X(uint16_t start_x,uint16_t end_x)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	4603      	mov	r3, r0
 8001238:	460a      	mov	r2, r1
 800123a:	80fb      	strh	r3, [r7, #6]
 800123c:	4613      	mov	r3, r2
 800123e:	80bb      	strh	r3, [r7, #4]
	Lcd_Write_Cmd(0x002A);
 8001240:	202a      	movs	r0, #42	; 0x2a
 8001242:	f7ff fe79 	bl	8000f38 <Lcd_Write_Cmd>
	Lcd_Write_Data(start_x>>8);
 8001246:	88fb      	ldrh	r3, [r7, #6]
 8001248:	0a1b      	lsrs	r3, r3, #8
 800124a:	b29b      	uxth	r3, r3
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff fe5f 	bl	8000f10 <Lcd_Write_Data>
	Lcd_Write_Data(start_x&0x00ff);
 8001252:	88fb      	ldrh	r3, [r7, #6]
 8001254:	b2db      	uxtb	r3, r3
 8001256:	b29b      	uxth	r3, r3
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff fe59 	bl	8000f10 <Lcd_Write_Data>
	
	Lcd_Write_Data(end_x>>8);
 800125e:	88bb      	ldrh	r3, [r7, #4]
 8001260:	0a1b      	lsrs	r3, r3, #8
 8001262:	b29b      	uxth	r3, r3
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff fe53 	bl	8000f10 <Lcd_Write_Data>
	Lcd_Write_Data(end_x&0x00ff);
 800126a:	88bb      	ldrh	r3, [r7, #4]
 800126c:	b2db      	uxtb	r3, r3
 800126e:	b29b      	uxth	r3, r3
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff fe4d 	bl	8000f10 <Lcd_Write_Data>
}
 8001276:	bf00      	nop
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <TFT_Set_Y>:


void TFT_Set_Y(uint16_t start_y,uint16_t end_y)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	b082      	sub	sp, #8
 8001282:	af00      	add	r7, sp, #0
 8001284:	4603      	mov	r3, r0
 8001286:	460a      	mov	r2, r1
 8001288:	80fb      	strh	r3, [r7, #6]
 800128a:	4613      	mov	r3, r2
 800128c:	80bb      	strh	r3, [r7, #4]
	Lcd_Write_Cmd(0x002B);
 800128e:	202b      	movs	r0, #43	; 0x2b
 8001290:	f7ff fe52 	bl	8000f38 <Lcd_Write_Cmd>
	Lcd_Write_Data(start_y>>8);
 8001294:	88fb      	ldrh	r3, [r7, #6]
 8001296:	0a1b      	lsrs	r3, r3, #8
 8001298:	b29b      	uxth	r3, r3
 800129a:	4618      	mov	r0, r3
 800129c:	f7ff fe38 	bl	8000f10 <Lcd_Write_Data>
	Lcd_Write_Data(start_y&0x00ff);
 80012a0:	88fb      	ldrh	r3, [r7, #6]
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7ff fe32 	bl	8000f10 <Lcd_Write_Data>
	
	Lcd_Write_Data(end_y>>8);
 80012ac:	88bb      	ldrh	r3, [r7, #4]
 80012ae:	0a1b      	lsrs	r3, r3, #8
 80012b0:	b29b      	uxth	r3, r3
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff fe2c 	bl	8000f10 <Lcd_Write_Data>
	Lcd_Write_Data(end_y&0x00ff);
 80012b8:	88bb      	ldrh	r3, [r7, #4]
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	b29b      	uxth	r3, r3
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff fe26 	bl	8000f10 <Lcd_Write_Data>
}
 80012c4:	bf00      	nop
 80012c6:	3708      	adds	r7, #8
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}

080012cc <TFT_Set_Work_Area>:
}



void TFT_Set_Work_Area(uint16_t x, uint16_t y, uint16_t length, uint16_t width)
{
 80012cc:	b590      	push	{r4, r7, lr}
 80012ce:	b083      	sub	sp, #12
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	4604      	mov	r4, r0
 80012d4:	4608      	mov	r0, r1
 80012d6:	4611      	mov	r1, r2
 80012d8:	461a      	mov	r2, r3
 80012da:	4623      	mov	r3, r4
 80012dc:	80fb      	strh	r3, [r7, #6]
 80012de:	4603      	mov	r3, r0
 80012e0:	80bb      	strh	r3, [r7, #4]
 80012e2:	460b      	mov	r3, r1
 80012e4:	807b      	strh	r3, [r7, #2]
 80012e6:	4613      	mov	r3, r2
 80012e8:	803b      	strh	r3, [r7, #0]
	TFT_Set_X(x, x+length-1);
 80012ea:	88fa      	ldrh	r2, [r7, #6]
 80012ec:	887b      	ldrh	r3, [r7, #2]
 80012ee:	4413      	add	r3, r2
 80012f0:	b29b      	uxth	r3, r3
 80012f2:	3b01      	subs	r3, #1
 80012f4:	b29a      	uxth	r2, r3
 80012f6:	88fb      	ldrh	r3, [r7, #6]
 80012f8:	4611      	mov	r1, r2
 80012fa:	4618      	mov	r0, r3
 80012fc:	f7ff ff98 	bl	8001230 <TFT_Set_X>
	TFT_Set_Y(y, y+width-1);
 8001300:	88ba      	ldrh	r2, [r7, #4]
 8001302:	883b      	ldrh	r3, [r7, #0]
 8001304:	4413      	add	r3, r2
 8001306:	b29b      	uxth	r3, r3
 8001308:	3b01      	subs	r3, #1
 800130a:	b29a      	uxth	r2, r3
 800130c:	88bb      	ldrh	r3, [r7, #4]
 800130e:	4611      	mov	r1, r2
 8001310:	4618      	mov	r0, r3
 8001312:	f7ff ffb4 	bl	800127e <TFT_Set_Y>
	Lcd_Write_Cmd(0x2C);
 8001316:	202c      	movs	r0, #44	; 0x2c
 8001318:	f7ff fe0e 	bl	8000f38 <Lcd_Write_Cmd>
}
 800131c:	bf00      	nop
 800131e:	370c      	adds	r7, #12
 8001320:	46bd      	mov	sp, r7
 8001322:	bd90      	pop	{r4, r7, pc}

08001324 <TFT_Clear_Screen>:




void TFT_Clear_Screen(uint16_t color)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	4603      	mov	r3, r0
 800132c:	80fb      	strh	r3, [r7, #6]
	uint32_t i=0;
 800132e:	2300      	movs	r3, #0
 8001330:	60fb      	str	r3, [r7, #12]
	TFT_Set_Work_Area(0,0,800,480);
 8001332:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001336:	f44f 7248 	mov.w	r2, #800	; 0x320
 800133a:	2100      	movs	r1, #0
 800133c:	2000      	movs	r0, #0
 800133e:	f7ff ffc5 	bl	80012cc <TFT_Set_Work_Area>

	for(i=0; i < 384000; i++)
 8001342:	2300      	movs	r3, #0
 8001344:	60fb      	str	r3, [r7, #12]
 8001346:	e00c      	b.n	8001362 <TFT_Clear_Screen+0x3e>
	{
		  tft_write_bus(color>>8,color&0x00ff);
 8001348:	88fb      	ldrh	r3, [r7, #6]
 800134a:	0a1b      	lsrs	r3, r3, #8
 800134c:	b29b      	uxth	r3, r3
 800134e:	b2db      	uxtb	r3, r3
 8001350:	88fa      	ldrh	r2, [r7, #6]
 8001352:	b2d2      	uxtb	r2, r2
 8001354:	4611      	mov	r1, r2
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff fdac 	bl	8000eb4 <tft_write_bus>
	for(i=0; i < 384000; i++)
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	3301      	adds	r3, #1
 8001360:	60fb      	str	r3, [r7, #12]
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	4a03      	ldr	r2, [pc, #12]	; (8001374 <TFT_Clear_Screen+0x50>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d9ee      	bls.n	8001348 <TFT_Clear_Screen+0x24>
	}
}
 800136a:	bf00      	nop
 800136c:	bf00      	nop
 800136e:	3710      	adds	r7, #16
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	0005dbff 	.word	0x0005dbff

08001378 <TFT_Draw_HLine>:
	}
}


void TFT_Draw_HLine(uint16_t x, uint16_t y, uint16_t length, uint16_t size, uint16_t color)
{
 8001378:	b590      	push	{r4, r7, lr}
 800137a:	b085      	sub	sp, #20
 800137c:	af00      	add	r7, sp, #0
 800137e:	4604      	mov	r4, r0
 8001380:	4608      	mov	r0, r1
 8001382:	4611      	mov	r1, r2
 8001384:	461a      	mov	r2, r3
 8001386:	4623      	mov	r3, r4
 8001388:	80fb      	strh	r3, [r7, #6]
 800138a:	4603      	mov	r3, r0
 800138c:	80bb      	strh	r3, [r7, #4]
 800138e:	460b      	mov	r3, r1
 8001390:	807b      	strh	r3, [r7, #2]
 8001392:	4613      	mov	r3, r2
 8001394:	803b      	strh	r3, [r7, #0]
	uint16_t i=0;
 8001396:	2300      	movs	r3, #0
 8001398:	81fb      	strh	r3, [r7, #14]
	
	TFT_Set_Work_Area(x,y,length,size);
 800139a:	883b      	ldrh	r3, [r7, #0]
 800139c:	887a      	ldrh	r2, [r7, #2]
 800139e:	88b9      	ldrh	r1, [r7, #4]
 80013a0:	88f8      	ldrh	r0, [r7, #6]
 80013a2:	f7ff ff93 	bl	80012cc <TFT_Set_Work_Area>
	for(i=0; i<(length*size); i++)
 80013a6:	2300      	movs	r3, #0
 80013a8:	81fb      	strh	r3, [r7, #14]
 80013aa:	e006      	b.n	80013ba <TFT_Draw_HLine+0x42>
	Lcd_Write_Data(color);
 80013ac:	8c3b      	ldrh	r3, [r7, #32]
 80013ae:	4618      	mov	r0, r3
 80013b0:	f7ff fdae 	bl	8000f10 <Lcd_Write_Data>
	for(i=0; i<(length*size); i++)
 80013b4:	89fb      	ldrh	r3, [r7, #14]
 80013b6:	3301      	adds	r3, #1
 80013b8:	81fb      	strh	r3, [r7, #14]
 80013ba:	89fa      	ldrh	r2, [r7, #14]
 80013bc:	887b      	ldrh	r3, [r7, #2]
 80013be:	8839      	ldrh	r1, [r7, #0]
 80013c0:	fb01 f303 	mul.w	r3, r1, r3
 80013c4:	429a      	cmp	r2, r3
 80013c6:	dbf1      	blt.n	80013ac <TFT_Draw_HLine+0x34>
}
 80013c8:	bf00      	nop
 80013ca:	bf00      	nop
 80013cc:	3714      	adds	r7, #20
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd90      	pop	{r4, r7, pc}

080013d2 <TFT_Set_Read_Area>:

void TFT_Set_Read_Area(uint16_t x, uint16_t y, uint16_t length, uint16_t width)
{
 80013d2:	b590      	push	{r4, r7, lr}
 80013d4:	b083      	sub	sp, #12
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	4604      	mov	r4, r0
 80013da:	4608      	mov	r0, r1
 80013dc:	4611      	mov	r1, r2
 80013de:	461a      	mov	r2, r3
 80013e0:	4623      	mov	r3, r4
 80013e2:	80fb      	strh	r3, [r7, #6]
 80013e4:	4603      	mov	r3, r0
 80013e6:	80bb      	strh	r3, [r7, #4]
 80013e8:	460b      	mov	r3, r1
 80013ea:	807b      	strh	r3, [r7, #2]
 80013ec:	4613      	mov	r3, r2
 80013ee:	803b      	strh	r3, [r7, #0]
	TFT_Set_X(x, x+length-1);
 80013f0:	88fa      	ldrh	r2, [r7, #6]
 80013f2:	887b      	ldrh	r3, [r7, #2]
 80013f4:	4413      	add	r3, r2
 80013f6:	b29b      	uxth	r3, r3
 80013f8:	3b01      	subs	r3, #1
 80013fa:	b29a      	uxth	r2, r3
 80013fc:	88fb      	ldrh	r3, [r7, #6]
 80013fe:	4611      	mov	r1, r2
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff ff15 	bl	8001230 <TFT_Set_X>
	TFT_Set_Y(y, y+width-1);
 8001406:	88ba      	ldrh	r2, [r7, #4]
 8001408:	883b      	ldrh	r3, [r7, #0]
 800140a:	4413      	add	r3, r2
 800140c:	b29b      	uxth	r3, r3
 800140e:	3b01      	subs	r3, #1
 8001410:	b29a      	uxth	r2, r3
 8001412:	88bb      	ldrh	r3, [r7, #4]
 8001414:	4611      	mov	r1, r2
 8001416:	4618      	mov	r0, r3
 8001418:	f7ff ff31 	bl	800127e <TFT_Set_Y>
	Lcd_Write_Cmd(0x2E);
 800141c:	202e      	movs	r0, #46	; 0x2e
 800141e:	f7ff fd8b 	bl	8000f38 <Lcd_Write_Cmd>
}
 8001422:	bf00      	nop
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	bd90      	pop	{r4, r7, pc}

0800142a <TFT_Draw_List>:

uint16_t TFT_Draw_List(uint16_t x, uint16_t y, uint16_t width, char *title, char * options,  uint16_t *save, const GFXfont *p_font)
{
 800142a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800142e:	b093      	sub	sp, #76	; 0x4c
 8001430:	af04      	add	r7, sp, #16
 8001432:	60fb      	str	r3, [r7, #12]
 8001434:	4603      	mov	r3, r0
 8001436:	82fb      	strh	r3, [r7, #22]
 8001438:	460b      	mov	r3, r1
 800143a:	82bb      	strh	r3, [r7, #20]
 800143c:	4613      	mov	r3, r2
 800143e:	827b      	strh	r3, [r7, #18]
 8001440:	466b      	mov	r3, sp
 8001442:	60bb      	str	r3, [r7, #8]
	uint16_t height=47+1+34;
 8001444:	2352      	movs	r3, #82	; 0x52
 8001446:	85bb      	strh	r3, [r7, #44]	; 0x2c
	uint16_t counter = 0;
 8001448:	2300      	movs	r3, #0
 800144a:	86fb      	strh	r3, [r7, #54]	; 0x36
	uint16_t start=0;
 800144c:	2300      	movs	r3, #0
 800144e:	86bb      	strh	r3, [r7, #52]	; 0x34
	uint16_t line_y_pos=y+48;
 8001450:	8abb      	ldrh	r3, [r7, #20]
 8001452:	3330      	adds	r3, #48	; 0x30
 8001454:	867b      	strh	r3, [r7, #50]	; 0x32

	for(uint16_t text_pos = 0; text_pos < strlen(options); text_pos++)
 8001456:	2300      	movs	r3, #0
 8001458:	863b      	strh	r3, [r7, #48]	; 0x30
 800145a:	e00b      	b.n	8001474 <TFT_Draw_List+0x4a>
	{
		if (options[text_pos ]== ' ')
 800145c:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800145e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001460:	4413      	add	r3, r2
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	2b20      	cmp	r3, #32
 8001466:	d102      	bne.n	800146e <TFT_Draw_List+0x44>
			counter+=1;
 8001468:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800146a:	3301      	adds	r3, #1
 800146c:	86fb      	strh	r3, [r7, #54]	; 0x36
	for(uint16_t text_pos = 0; text_pos < strlen(options); text_pos++)
 800146e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001470:	3301      	adds	r3, #1
 8001472:	863b      	strh	r3, [r7, #48]	; 0x30
 8001474:	8e3c      	ldrh	r4, [r7, #48]	; 0x30
 8001476:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8001478:	f7fe ff02 	bl	8000280 <strlen>
 800147c:	4603      	mov	r3, r0
 800147e:	429c      	cmp	r4, r3
 8001480:	d3ec      	bcc.n	800145c <TFT_Draw_List+0x32>
	}

	height+=35*counter;
 8001482:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001484:	461a      	mov	r2, r3
 8001486:	0092      	lsls	r2, r2, #2
 8001488:	4413      	add	r3, r2
 800148a:	461a      	mov	r2, r3
 800148c:	00d2      	lsls	r2, r2, #3
 800148e:	1ad3      	subs	r3, r2, r3
 8001490:	b29a      	uxth	r2, r3
 8001492:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001494:	4413      	add	r3, r2
 8001496:	85bb      	strh	r3, [r7, #44]	; 0x2c
	lcd_Read_Area(x, y, width, height, save);
 8001498:	8dbc      	ldrh	r4, [r7, #44]	; 0x2c
 800149a:	8a7a      	ldrh	r2, [r7, #18]
 800149c:	8ab9      	ldrh	r1, [r7, #20]
 800149e:	8af8      	ldrh	r0, [r7, #22]
 80014a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80014a2:	9300      	str	r3, [sp, #0]
 80014a4:	4623      	mov	r3, r4
 80014a6:	f000 f937 	bl	8001718 <lcd_Read_Area>
	TFT_Draw_Fill_Round_Rect (x, y, width, height, 20,  0xDEDB);
 80014aa:	8dbc      	ldrh	r4, [r7, #44]	; 0x2c
 80014ac:	8a7a      	ldrh	r2, [r7, #18]
 80014ae:	8ab9      	ldrh	r1, [r7, #20]
 80014b0:	8af8      	ldrh	r0, [r7, #22]
 80014b2:	f64d 63db 	movw	r3, #57051	; 0xdedb
 80014b6:	9301      	str	r3, [sp, #4]
 80014b8:	2314      	movs	r3, #20
 80014ba:	9300      	str	r3, [sp, #0]
 80014bc:	4623      	mov	r3, r4
 80014be:	f000 fb06 	bl	8001ace <TFT_Draw_Fill_Round_Rect>
	LCD_centered_Font (x, y+23,  width, title, p_font, 2,  BLACK);
 80014c2:	8abb      	ldrh	r3, [r7, #20]
 80014c4:	3317      	adds	r3, #23
 80014c6:	b299      	uxth	r1, r3
 80014c8:	8a7a      	ldrh	r2, [r7, #18]
 80014ca:	8af8      	ldrh	r0, [r7, #22]
 80014cc:	2300      	movs	r3, #0
 80014ce:	9302      	str	r3, [sp, #8]
 80014d0:	2302      	movs	r3, #2
 80014d2:	9301      	str	r3, [sp, #4]
 80014d4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80014d6:	9300      	str	r3, [sp, #0]
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	f000 fc12 	bl	8001d02 <LCD_centered_Font>
	TFT_Draw_HLine(x, line_y_pos, width,  1, 	0xB5B6);
 80014de:	8a7a      	ldrh	r2, [r7, #18]
 80014e0:	8e79      	ldrh	r1, [r7, #50]	; 0x32
 80014e2:	8af8      	ldrh	r0, [r7, #22]
 80014e4:	f24b 53b6 	movw	r3, #46518	; 0xb5b6
 80014e8:	9300      	str	r3, [sp, #0]
 80014ea:	2301      	movs	r3, #1
 80014ec:	f7ff ff44 	bl	8001378 <TFT_Draw_HLine>
	while(counter>0)
 80014f0:	e00e      	b.n	8001510 <TFT_Draw_List+0xe6>
	{
		line_y_pos+=35;
 80014f2:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80014f4:	3323      	adds	r3, #35	; 0x23
 80014f6:	867b      	strh	r3, [r7, #50]	; 0x32
		TFT_Draw_HLine(x, line_y_pos, width,  1, 	0xB5B6);
 80014f8:	8a7a      	ldrh	r2, [r7, #18]
 80014fa:	8e79      	ldrh	r1, [r7, #50]	; 0x32
 80014fc:	8af8      	ldrh	r0, [r7, #22]
 80014fe:	f24b 53b6 	movw	r3, #46518	; 0xb5b6
 8001502:	9300      	str	r3, [sp, #0]
 8001504:	2301      	movs	r3, #1
 8001506:	f7ff ff37 	bl	8001378 <TFT_Draw_HLine>
		counter-=1;
 800150a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800150c:	3b01      	subs	r3, #1
 800150e:	86fb      	strh	r3, [r7, #54]	; 0x36
	while(counter>0)
 8001510:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001512:	2b00      	cmp	r3, #0
 8001514:	d1ed      	bne.n	80014f2 <TFT_Draw_List+0xc8>
	}
	for(uint16_t text_pos = 0; text_pos < strlen(options); text_pos++)
 8001516:	2300      	movs	r3, #0
 8001518:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800151a:	e061      	b.n	80015e0 <TFT_Draw_List+0x1b6>
	{
		if (options[text_pos ]== ' ')
 800151c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800151e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001520:	4413      	add	r3, r2
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	2b20      	cmp	r3, #32
 8001526:	d158      	bne.n	80015da <TFT_Draw_List+0x1b0>
		{
 8001528:	466b      	mov	r3, sp
 800152a:	461c      	mov	r4, r3
/*			char temp[50];
			strncpy(temp, options + start, text_pos - start);
			temp[text_pos - start] = '\0'; // Dodanie zakoczenia cigu
			 LCD_centered_Font(x, y + 47 + 17 + counter * 35, width, temp, p_font, 1,  BLACK);*/
			char newString[text_pos-start];
 800152c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800152e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001530:	1ad1      	subs	r1, r2, r3
 8001532:	1e4b      	subs	r3, r1, #1
 8001534:	623b      	str	r3, [r7, #32]
 8001536:	460a      	mov	r2, r1
 8001538:	2300      	movs	r3, #0
 800153a:	4615      	mov	r5, r2
 800153c:	461e      	mov	r6, r3
 800153e:	f04f 0200 	mov.w	r2, #0
 8001542:	f04f 0300 	mov.w	r3, #0
 8001546:	00f3      	lsls	r3, r6, #3
 8001548:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 800154c:	00ea      	lsls	r2, r5, #3
 800154e:	460a      	mov	r2, r1
 8001550:	2300      	movs	r3, #0
 8001552:	603a      	str	r2, [r7, #0]
 8001554:	607b      	str	r3, [r7, #4]
 8001556:	f04f 0200 	mov.w	r2, #0
 800155a:	f04f 0300 	mov.w	r3, #0
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	00c3      	lsls	r3, r0, #3
 8001562:	6838      	ldr	r0, [r7, #0]
 8001564:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001568:	6838      	ldr	r0, [r7, #0]
 800156a:	00c2      	lsls	r2, r0, #3
 800156c:	460b      	mov	r3, r1
 800156e:	3307      	adds	r3, #7
 8001570:	08db      	lsrs	r3, r3, #3
 8001572:	00db      	lsls	r3, r3, #3
 8001574:	ebad 0d03 	sub.w	sp, sp, r3
 8001578:	ab04      	add	r3, sp, #16
 800157a:	3300      	adds	r3, #0
 800157c:	61fb      	str	r3, [r7, #28]
			memcpy(newString, options+start*sizeof(char), text_pos-start);
 800157e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001580:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001582:	18d1      	adds	r1, r2, r3
 8001584:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8001586:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	461a      	mov	r2, r3
 800158c:	69f8      	ldr	r0, [r7, #28]
 800158e:	f004 fac8 	bl	8005b22 <memcpy>
			newString[text_pos - start] = '\0';
 8001592:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8001594:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001596:	1ad3      	subs	r3, r2, r3
 8001598:	69fa      	ldr	r2, [r7, #28]
 800159a:	2100      	movs	r1, #0
 800159c:	54d1      	strb	r1, [r2, r3]
		    LCD_centered_Font (x, y+47+17+counter*35,  width, newString, p_font, 1,  BLACK);
 800159e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80015a0:	461a      	mov	r2, r3
 80015a2:	0092      	lsls	r2, r2, #2
 80015a4:	4413      	add	r3, r2
 80015a6:	461a      	mov	r2, r3
 80015a8:	00d2      	lsls	r2, r2, #3
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	b29a      	uxth	r2, r3
 80015ae:	8abb      	ldrh	r3, [r7, #20]
 80015b0:	4413      	add	r3, r2
 80015b2:	b29b      	uxth	r3, r3
 80015b4:	3340      	adds	r3, #64	; 0x40
 80015b6:	b299      	uxth	r1, r3
 80015b8:	8a7a      	ldrh	r2, [r7, #18]
 80015ba:	8af8      	ldrh	r0, [r7, #22]
 80015bc:	2300      	movs	r3, #0
 80015be:	9302      	str	r3, [sp, #8]
 80015c0:	2301      	movs	r3, #1
 80015c2:	9301      	str	r3, [sp, #4]
 80015c4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80015c6:	9300      	str	r3, [sp, #0]
 80015c8:	69fb      	ldr	r3, [r7, #28]
 80015ca:	f000 fb9a 	bl	8001d02 <LCD_centered_Font>
			start=text_pos;
 80015ce:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80015d0:	86bb      	strh	r3, [r7, #52]	; 0x34
			counter+=1;
 80015d2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80015d4:	3301      	adds	r3, #1
 80015d6:	86fb      	strh	r3, [r7, #54]	; 0x36
 80015d8:	46a5      	mov	sp, r4
	for(uint16_t text_pos = 0; text_pos < strlen(options); text_pos++)
 80015da:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80015dc:	3301      	adds	r3, #1
 80015de:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80015e0:	8dfc      	ldrh	r4, [r7, #46]	; 0x2e
 80015e2:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80015e4:	f7fe fe4c 	bl	8000280 <strlen>
 80015e8:	4603      	mov	r3, r0
 80015ea:	429c      	cmp	r4, r3
 80015ec:	d396      	bcc.n	800151c <TFT_Draw_List+0xf2>
		}
	}
	char newString[strlen(options)-start];
 80015ee:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80015f0:	f7fe fe46 	bl	8000280 <strlen>
 80015f4:	4602      	mov	r2, r0
 80015f6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80015f8:	1ad1      	subs	r1, r2, r3
 80015fa:	460b      	mov	r3, r1
 80015fc:	3b01      	subs	r3, #1
 80015fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8001600:	2300      	movs	r3, #0
 8001602:	468a      	mov	sl, r1
 8001604:	469b      	mov	fp, r3
 8001606:	f04f 0200 	mov.w	r2, #0
 800160a:	f04f 0300 	mov.w	r3, #0
 800160e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001612:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001616:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800161a:	2300      	movs	r3, #0
 800161c:	4688      	mov	r8, r1
 800161e:	4699      	mov	r9, r3
 8001620:	f04f 0200 	mov.w	r2, #0
 8001624:	f04f 0300 	mov.w	r3, #0
 8001628:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800162c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001630:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001634:	1dcb      	adds	r3, r1, #7
 8001636:	08db      	lsrs	r3, r3, #3
 8001638:	00db      	lsls	r3, r3, #3
 800163a:	ebad 0d03 	sub.w	sp, sp, r3
 800163e:	ab04      	add	r3, sp, #16
 8001640:	3300      	adds	r3, #0
 8001642:	627b      	str	r3, [r7, #36]	; 0x24
	memcpy(newString, options+start*sizeof(char), strlen(options)-start);
 8001644:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001646:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001648:	18d4      	adds	r4, r2, r3
 800164a:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800164c:	f7fe fe18 	bl	8000280 <strlen>
 8001650:	4602      	mov	r2, r0
 8001652:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	461a      	mov	r2, r3
 8001658:	4621      	mov	r1, r4
 800165a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800165c:	f004 fa61 	bl	8005b22 <memcpy>
	newString[strlen(options) - start] = '\0';
 8001660:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8001662:	f7fe fe0d 	bl	8000280 <strlen>
 8001666:	4602      	mov	r2, r0
 8001668:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800166a:	1ad3      	subs	r3, r2, r3
 800166c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800166e:	2100      	movs	r1, #0
 8001670:	54d1      	strb	r1, [r2, r3]
    LCD_centered_Font (x, y+47+17+counter*35,  width, newString, p_font, 1,  BLACK);
 8001672:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001674:	461a      	mov	r2, r3
 8001676:	0092      	lsls	r2, r2, #2
 8001678:	4413      	add	r3, r2
 800167a:	461a      	mov	r2, r3
 800167c:	00d2      	lsls	r2, r2, #3
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	b29a      	uxth	r2, r3
 8001682:	8abb      	ldrh	r3, [r7, #20]
 8001684:	4413      	add	r3, r2
 8001686:	b29b      	uxth	r3, r3
 8001688:	3340      	adds	r3, #64	; 0x40
 800168a:	b299      	uxth	r1, r3
 800168c:	8a7a      	ldrh	r2, [r7, #18]
 800168e:	8af8      	ldrh	r0, [r7, #22]
 8001690:	2300      	movs	r3, #0
 8001692:	9302      	str	r3, [sp, #8]
 8001694:	2301      	movs	r3, #1
 8001696:	9301      	str	r3, [sp, #4]
 8001698:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800169a:	9300      	str	r3, [sp, #0]
 800169c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800169e:	f000 fb30 	bl	8001d02 <LCD_centered_Font>
	//LCD_centered_Font (x, y+47+17+counter*35,  length, memcopy(options, start, strlen(options)), p_font, 1,  BLACK);

	return counter;
 80016a2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80016a4:	f8d7 d008 	ldr.w	sp, [r7, #8]
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	373c      	adds	r7, #60	; 0x3c
 80016ac:	46bd      	mov	sp, r7
 80016ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080016b2 <TFT_Restore_Area>:
    LCD_centered_Font (TFT_WIDTH/2-(length/2), TFT_HEIGHT/2-(width/2)+80,  length,  text, p_font, 1,  BLACK);

}

void TFT_Restore_Area (uint16_t x, uint16_t y, uint16_t length, uint16_t width, uint16_t *save)
{
 80016b2:	b590      	push	{r4, r7, lr}
 80016b4:	b085      	sub	sp, #20
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	4604      	mov	r4, r0
 80016ba:	4608      	mov	r0, r1
 80016bc:	4611      	mov	r1, r2
 80016be:	461a      	mov	r2, r3
 80016c0:	4623      	mov	r3, r4
 80016c2:	80fb      	strh	r3, [r7, #6]
 80016c4:	4603      	mov	r3, r0
 80016c6:	80bb      	strh	r3, [r7, #4]
 80016c8:	460b      	mov	r3, r1
 80016ca:	807b      	strh	r3, [r7, #2]
 80016cc:	4613      	mov	r3, r2
 80016ce:	803b      	strh	r3, [r7, #0]
	uint32_t i=0;
 80016d0:	2300      	movs	r3, #0
 80016d2:	60fb      	str	r3, [r7, #12]
	TFT_Set_Work_Area(x, y, length, width);
 80016d4:	883b      	ldrh	r3, [r7, #0]
 80016d6:	887a      	ldrh	r2, [r7, #2]
 80016d8:	88b9      	ldrh	r1, [r7, #4]
 80016da:	88f8      	ldrh	r0, [r7, #6]
 80016dc:	f7ff fdf6 	bl	80012cc <TFT_Set_Work_Area>
	for(i=0; i < length*width; i++)
 80016e0:	2300      	movs	r3, #0
 80016e2:	60fb      	str	r3, [r7, #12]
 80016e4:	e00a      	b.n	80016fc <TFT_Restore_Area+0x4a>
	{
		Lcd_Write_Data(save[i]);
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	005b      	lsls	r3, r3, #1
 80016ea:	6a3a      	ldr	r2, [r7, #32]
 80016ec:	4413      	add	r3, r2
 80016ee:	881b      	ldrh	r3, [r3, #0]
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7ff fc0d 	bl	8000f10 <Lcd_Write_Data>
	for(i=0; i < length*width; i++)
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	3301      	adds	r3, #1
 80016fa:	60fb      	str	r3, [r7, #12]
 80016fc:	887b      	ldrh	r3, [r7, #2]
 80016fe:	883a      	ldrh	r2, [r7, #0]
 8001700:	fb02 f303 	mul.w	r3, r2, r3
 8001704:	461a      	mov	r2, r3
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	4293      	cmp	r3, r2
 800170a:	d3ec      	bcc.n	80016e6 <TFT_Restore_Area+0x34>
	}
}
 800170c:	bf00      	nop
 800170e:	bf00      	nop
 8001710:	3714      	adds	r7, #20
 8001712:	46bd      	mov	sp, r7
 8001714:	bd90      	pop	{r4, r7, pc}
	...

08001718 <lcd_Read_Area>:

void lcd_Read_Area(uint16_t x, uint16_t y, uint16_t length, uint16_t width, uint16_t *save)
{
 8001718:	b590      	push	{r4, r7, lr}
 800171a:	b085      	sub	sp, #20
 800171c:	af00      	add	r7, sp, #0
 800171e:	4604      	mov	r4, r0
 8001720:	4608      	mov	r0, r1
 8001722:	4611      	mov	r1, r2
 8001724:	461a      	mov	r2, r3
 8001726:	4623      	mov	r3, r4
 8001728:	80fb      	strh	r3, [r7, #6]
 800172a:	4603      	mov	r3, r0
 800172c:	80bb      	strh	r3, [r7, #4]
 800172e:	460b      	mov	r3, r1
 8001730:	807b      	strh	r3, [r7, #2]
 8001732:	4613      	mov	r3, r2
 8001734:	803b      	strh	r3, [r7, #0]
	uint32_t i=0;
 8001736:	2300      	movs	r3, #0
 8001738:	60fb      	str	r3, [r7, #12]
	TFT_Set_Read_Area(x, y, length, width);
 800173a:	883b      	ldrh	r3, [r7, #0]
 800173c:	887a      	ldrh	r2, [r7, #2]
 800173e:	88b9      	ldrh	r1, [r7, #4]
 8001740:	88f8      	ldrh	r0, [r7, #6]
 8001742:	f7ff fe46 	bl	80013d2 <TFT_Set_Read_Area>
	PORTA->MODER = (PORTA->MODER & 0xffff0000);
 8001746:	4b1b      	ldr	r3, [pc, #108]	; (80017b4 <lcd_Read_Area+0x9c>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a1a      	ldr	r2, [pc, #104]	; (80017b4 <lcd_Read_Area+0x9c>)
 800174c:	0c1b      	lsrs	r3, r3, #16
 800174e:	041b      	lsls	r3, r3, #16
 8001750:	6013      	str	r3, [r2, #0]
	PORTB->MODER = (PORTB->MODER & 0xffff0000);
 8001752:	4b19      	ldr	r3, [pc, #100]	; (80017b8 <lcd_Read_Area+0xa0>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4a18      	ldr	r2, [pc, #96]	; (80017b8 <lcd_Read_Area+0xa0>)
 8001758:	0c1b      	lsrs	r3, r3, #16
 800175a:	041b      	lsls	r3, r3, #16
 800175c:	6013      	str	r3, [r2, #0]


	for(i=0; i < length*width; i++)
 800175e:	2300      	movs	r3, #0
 8001760:	60fb      	str	r3, [r7, #12]
 8001762:	e00a      	b.n	800177a <lcd_Read_Area+0x62>
	{
		save[i] = lcd_Read_bus();
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	005b      	lsls	r3, r3, #1
 8001768:	6a3a      	ldr	r2, [r7, #32]
 800176a:	18d4      	adds	r4, r2, r3
 800176c:	f000 f826 	bl	80017bc <lcd_Read_bus>
 8001770:	4603      	mov	r3, r0
 8001772:	8023      	strh	r3, [r4, #0]
	for(i=0; i < length*width; i++)
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	3301      	adds	r3, #1
 8001778:	60fb      	str	r3, [r7, #12]
 800177a:	887b      	ldrh	r3, [r7, #2]
 800177c:	883a      	ldrh	r2, [r7, #0]
 800177e:	fb02 f303 	mul.w	r3, r2, r3
 8001782:	461a      	mov	r2, r3
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	4293      	cmp	r3, r2
 8001788:	d3ec      	bcc.n	8001764 <lcd_Read_Area+0x4c>
	}

	PORTA->MODER = (PORTA->MODER | 0x00005555);
 800178a:	4b0a      	ldr	r3, [pc, #40]	; (80017b4 <lcd_Read_Area+0x9c>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a09      	ldr	r2, [pc, #36]	; (80017b4 <lcd_Read_Area+0x9c>)
 8001790:	f443 43aa 	orr.w	r3, r3, #21760	; 0x5500
 8001794:	f043 0355 	orr.w	r3, r3, #85	; 0x55
 8001798:	6013      	str	r3, [r2, #0]
	PORTB->MODER = (PORTB->MODER | 0x00005555);
 800179a:	4b07      	ldr	r3, [pc, #28]	; (80017b8 <lcd_Read_Area+0xa0>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a06      	ldr	r2, [pc, #24]	; (80017b8 <lcd_Read_Area+0xa0>)
 80017a0:	f443 43aa 	orr.w	r3, r3, #21760	; 0x5500
 80017a4:	f043 0355 	orr.w	r3, r3, #85	; 0x55
 80017a8:	6013      	str	r3, [r2, #0]
}
 80017aa:	bf00      	nop
 80017ac:	3714      	adds	r7, #20
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd90      	pop	{r4, r7, pc}
 80017b2:	bf00      	nop
 80017b4:	40020000 	.word	0x40020000
 80017b8:	40020400 	.word	0x40020400

080017bc <lcd_Read_bus>:

uint16_t lcd_Read_bus()
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0

	pin_low(RD_PORT,RD_PIN);
 80017c2:	2200      	movs	r2, #0
 80017c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017c8:	480d      	ldr	r0, [pc, #52]	; (8001800 <lcd_Read_bus+0x44>)
 80017ca:	f002 fa53 	bl	8003c74 <HAL_GPIO_WritePin>
	pin_high(RD_PORT,RD_PIN);
 80017ce:	2201      	movs	r2, #1
 80017d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017d4:	480a      	ldr	r0, [pc, #40]	; (8001800 <lcd_Read_bus+0x44>)
 80017d6:	f002 fa4d 	bl	8003c74 <HAL_GPIO_WritePin>
	uint8_t high_byte =PORTB->IDR ;
 80017da:	4b09      	ldr	r3, [pc, #36]	; (8001800 <lcd_Read_bus+0x44>)
 80017dc:	691b      	ldr	r3, [r3, #16]
 80017de:	71fb      	strb	r3, [r7, #7]
	uint8_t low_byte =PORTA->IDR ;
 80017e0:	4b08      	ldr	r3, [pc, #32]	; (8001804 <lcd_Read_bus+0x48>)
 80017e2:	691b      	ldr	r3, [r3, #16]
 80017e4:	71bb      	strb	r3, [r7, #6]


/*	uint8_t low_byte =0 ;
	uint8_t high_byte =0 ;*/

	return ((high_byte<<8)|low_byte);
 80017e6:	79fb      	ldrb	r3, [r7, #7]
 80017e8:	021b      	lsls	r3, r3, #8
 80017ea:	b21a      	sxth	r2, r3
 80017ec:	79bb      	ldrb	r3, [r7, #6]
 80017ee:	b21b      	sxth	r3, r3
 80017f0:	4313      	orrs	r3, r2
 80017f2:	b21b      	sxth	r3, r3
 80017f4:	b29b      	uxth	r3, r3
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	3708      	adds	r7, #8
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	40020400 	.word	0x40020400
 8001804:	40020000 	.word	0x40020000

08001808 <TFT_Draw_Bitmap_Without_Background>:

void TFT_Draw_Bitmap_Without_Background(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t *array)
{
 8001808:	b590      	push	{r4, r7, lr}
 800180a:	b087      	sub	sp, #28
 800180c:	af00      	add	r7, sp, #0
 800180e:	4604      	mov	r4, r0
 8001810:	4608      	mov	r0, r1
 8001812:	4611      	mov	r1, r2
 8001814:	461a      	mov	r2, r3
 8001816:	4623      	mov	r3, r4
 8001818:	80fb      	strh	r3, [r7, #6]
 800181a:	4603      	mov	r3, r0
 800181c:	80bb      	strh	r3, [r7, #4]
 800181e:	460b      	mov	r3, r1
 8001820:	807b      	strh	r3, [r7, #2]
 8001822:	4613      	mov	r3, r2
 8001824:	803b      	strh	r3, [r7, #0]
	uint16_t color, color_R, color_G, color_B;
	for(int i =0;i<height;i+=1)
 8001826:	2300      	movs	r3, #0
 8001828:	617b      	str	r3, [r7, #20]
 800182a:	e03e      	b.n	80018aa <TFT_Draw_Bitmap_Without_Background+0xa2>
	{
		for(int b =0;b<width;b+=1)
 800182c:	2300      	movs	r3, #0
 800182e:	613b      	str	r3, [r7, #16]
 8001830:	e034      	b.n	800189c <TFT_Draw_Bitmap_Without_Background+0x94>
		{
			color=array[i*width+b];
 8001832:	887b      	ldrh	r3, [r7, #2]
 8001834:	697a      	ldr	r2, [r7, #20]
 8001836:	fb03 f202 	mul.w	r2, r3, r2
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	4413      	add	r3, r2
 800183e:	005b      	lsls	r3, r3, #1
 8001840:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001842:	4413      	add	r3, r2
 8001844:	881b      	ldrh	r3, [r3, #0]
 8001846:	81fb      	strh	r3, [r7, #14]
			color_R=(0xF800&color)>>11;
 8001848:	89fb      	ldrh	r3, [r7, #14]
 800184a:	0adb      	lsrs	r3, r3, #11
 800184c:	81bb      	strh	r3, [r7, #12]
			color_G=(0x7E0&color)>>5;
 800184e:	89fb      	ldrh	r3, [r7, #14]
 8001850:	095b      	lsrs	r3, r3, #5
 8001852:	b29b      	uxth	r3, r3
 8001854:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001858:	817b      	strh	r3, [r7, #10]
			color_B=0x1F&color;
 800185a:	89fb      	ldrh	r3, [r7, #14]
 800185c:	f003 031f 	and.w	r3, r3, #31
 8001860:	813b      	strh	r3, [r7, #8]
			if (!(color_R>26&&color_G>53&&color_B>26))
 8001862:	89bb      	ldrh	r3, [r7, #12]
 8001864:	2b1a      	cmp	r3, #26
 8001866:	d905      	bls.n	8001874 <TFT_Draw_Bitmap_Without_Background+0x6c>
 8001868:	897b      	ldrh	r3, [r7, #10]
 800186a:	2b35      	cmp	r3, #53	; 0x35
 800186c:	d902      	bls.n	8001874 <TFT_Draw_Bitmap_Without_Background+0x6c>
 800186e:	893b      	ldrh	r3, [r7, #8]
 8001870:	2b1a      	cmp	r3, #26
 8001872:	d810      	bhi.n	8001896 <TFT_Draw_Bitmap_Without_Background+0x8e>
			{
				Lcd_SetPixel(x+b,y+i, color);
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	b29a      	uxth	r2, r3
 8001878:	88fb      	ldrh	r3, [r7, #6]
 800187a:	4413      	add	r3, r2
 800187c:	b29b      	uxth	r3, r3
 800187e:	b218      	sxth	r0, r3
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	b29a      	uxth	r2, r3
 8001884:	88bb      	ldrh	r3, [r7, #4]
 8001886:	4413      	add	r3, r2
 8001888:	b29b      	uxth	r3, r3
 800188a:	b21b      	sxth	r3, r3
 800188c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001890:	4619      	mov	r1, r3
 8001892:	f7ff fbbc 	bl	800100e <Lcd_SetPixel>
		for(int b =0;b<width;b+=1)
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	3301      	adds	r3, #1
 800189a:	613b      	str	r3, [r7, #16]
 800189c:	887b      	ldrh	r3, [r7, #2]
 800189e:	693a      	ldr	r2, [r7, #16]
 80018a0:	429a      	cmp	r2, r3
 80018a2:	dbc6      	blt.n	8001832 <TFT_Draw_Bitmap_Without_Background+0x2a>
	for(int i =0;i<height;i+=1)
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	3301      	adds	r3, #1
 80018a8:	617b      	str	r3, [r7, #20]
 80018aa:	883b      	ldrh	r3, [r7, #0]
 80018ac:	697a      	ldr	r2, [r7, #20]
 80018ae:	429a      	cmp	r2, r3
 80018b0:	dbbc      	blt.n	800182c <TFT_Draw_Bitmap_Without_Background+0x24>
			}
		}
	}
}
 80018b2:	bf00      	nop
 80018b4:	bf00      	nop
 80018b6:	371c      	adds	r7, #28
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd90      	pop	{r4, r7, pc}

080018bc <TFT_Draw_VLine>:
		}
	}
}

void TFT_Draw_VLine(uint16_t x, uint16_t y, uint16_t length, uint16_t size, uint16_t color)
{
 80018bc:	b590      	push	{r4, r7, lr}
 80018be:	b085      	sub	sp, #20
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	4604      	mov	r4, r0
 80018c4:	4608      	mov	r0, r1
 80018c6:	4611      	mov	r1, r2
 80018c8:	461a      	mov	r2, r3
 80018ca:	4623      	mov	r3, r4
 80018cc:	80fb      	strh	r3, [r7, #6]
 80018ce:	4603      	mov	r3, r0
 80018d0:	80bb      	strh	r3, [r7, #4]
 80018d2:	460b      	mov	r3, r1
 80018d4:	807b      	strh	r3, [r7, #2]
 80018d6:	4613      	mov	r3, r2
 80018d8:	803b      	strh	r3, [r7, #0]
	uint16_t i=0;
 80018da:	2300      	movs	r3, #0
 80018dc:	81fb      	strh	r3, [r7, #14]
	
	TFT_Set_Work_Area(x,y,size,length);
 80018de:	887b      	ldrh	r3, [r7, #2]
 80018e0:	883a      	ldrh	r2, [r7, #0]
 80018e2:	88b9      	ldrh	r1, [r7, #4]
 80018e4:	88f8      	ldrh	r0, [r7, #6]
 80018e6:	f7ff fcf1 	bl	80012cc <TFT_Set_Work_Area>
	for(i=0; i<(length*size); i++)
 80018ea:	2300      	movs	r3, #0
 80018ec:	81fb      	strh	r3, [r7, #14]
 80018ee:	e006      	b.n	80018fe <TFT_Draw_VLine+0x42>
	Lcd_Write_Data(color);
 80018f0:	8c3b      	ldrh	r3, [r7, #32]
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7ff fb0c 	bl	8000f10 <Lcd_Write_Data>
	for(i=0; i<(length*size); i++)
 80018f8:	89fb      	ldrh	r3, [r7, #14]
 80018fa:	3301      	adds	r3, #1
 80018fc:	81fb      	strh	r3, [r7, #14]
 80018fe:	89fa      	ldrh	r2, [r7, #14]
 8001900:	887b      	ldrh	r3, [r7, #2]
 8001902:	8839      	ldrh	r1, [r7, #0]
 8001904:	fb01 f303 	mul.w	r3, r1, r3
 8001908:	429a      	cmp	r2, r3
 800190a:	dbf1      	blt.n	80018f0 <TFT_Draw_VLine+0x34>
}
 800190c:	bf00      	nop
 800190e:	bf00      	nop
 8001910:	3714      	adds	r7, #20
 8001912:	46bd      	mov	sp, r7
 8001914:	bd90      	pop	{r4, r7, pc}

08001916 <TFT_Draw_Fill_Rectangle>:
	TFT_Draw_VLine(x + length - size, y, width, size, color);
}


void TFT_Draw_Fill_Rectangle(uint16_t x, uint16_t y, uint16_t length, uint16_t width, uint16_t color)
{
 8001916:	b590      	push	{r4, r7, lr}
 8001918:	b085      	sub	sp, #20
 800191a:	af00      	add	r7, sp, #0
 800191c:	4604      	mov	r4, r0
 800191e:	4608      	mov	r0, r1
 8001920:	4611      	mov	r1, r2
 8001922:	461a      	mov	r2, r3
 8001924:	4623      	mov	r3, r4
 8001926:	80fb      	strh	r3, [r7, #6]
 8001928:	4603      	mov	r3, r0
 800192a:	80bb      	strh	r3, [r7, #4]
 800192c:	460b      	mov	r3, r1
 800192e:	807b      	strh	r3, [r7, #2]
 8001930:	4613      	mov	r3, r2
 8001932:	803b      	strh	r3, [r7, #0]
	uint32_t i=0;
 8001934:	2300      	movs	r3, #0
 8001936:	60fb      	str	r3, [r7, #12]
	
	TFT_Set_Work_Area(x,y,length, width);
 8001938:	883b      	ldrh	r3, [r7, #0]
 800193a:	887a      	ldrh	r2, [r7, #2]
 800193c:	88b9      	ldrh	r1, [r7, #4]
 800193e:	88f8      	ldrh	r0, [r7, #6]
 8001940:	f7ff fcc4 	bl	80012cc <TFT_Set_Work_Area>
	for(i=0; i < length*width; i++)
 8001944:	2300      	movs	r3, #0
 8001946:	60fb      	str	r3, [r7, #12]
 8001948:	e006      	b.n	8001958 <TFT_Draw_Fill_Rectangle+0x42>
	{
		Lcd_Write_Data(color);
 800194a:	8c3b      	ldrh	r3, [r7, #32]
 800194c:	4618      	mov	r0, r3
 800194e:	f7ff fadf 	bl	8000f10 <Lcd_Write_Data>
	for(i=0; i < length*width; i++)
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	3301      	adds	r3, #1
 8001956:	60fb      	str	r3, [r7, #12]
 8001958:	887b      	ldrh	r3, [r7, #2]
 800195a:	883a      	ldrh	r2, [r7, #0]
 800195c:	fb02 f303 	mul.w	r3, r2, r3
 8001960:	461a      	mov	r2, r3
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	4293      	cmp	r3, r2
 8001966:	d3f0      	bcc.n	800194a <TFT_Draw_Fill_Rectangle+0x34>
	}
}
 8001968:	bf00      	nop
 800196a:	bf00      	nop
 800196c:	3714      	adds	r7, #20
 800196e:	46bd      	mov	sp, r7
 8001970:	bd90      	pop	{r4, r7, pc}

08001972 <TFT_Draw_Fill_Circle_Helper>:
  TFT_Draw_Circle_Helper(x+r    , y+width-r-1, r, 			8, size, color);
}


void TFT_Draw_Fill_Circle_Helper(int16_t x0, int16_t y0, int16_t r, uint8_t cornername, int16_t delta, uint16_t color) 
{
 8001972:	b590      	push	{r4, r7, lr}
 8001974:	b089      	sub	sp, #36	; 0x24
 8001976:	af02      	add	r7, sp, #8
 8001978:	4604      	mov	r4, r0
 800197a:	4608      	mov	r0, r1
 800197c:	4611      	mov	r1, r2
 800197e:	461a      	mov	r2, r3
 8001980:	4623      	mov	r3, r4
 8001982:	80fb      	strh	r3, [r7, #6]
 8001984:	4603      	mov	r3, r0
 8001986:	80bb      	strh	r3, [r7, #4]
 8001988:	460b      	mov	r3, r1
 800198a:	807b      	strh	r3, [r7, #2]
 800198c:	4613      	mov	r3, r2
 800198e:	707b      	strb	r3, [r7, #1]

  int16_t f     = 1 - r;
 8001990:	887b      	ldrh	r3, [r7, #2]
 8001992:	f1c3 0301 	rsb	r3, r3, #1
 8001996:	b29b      	uxth	r3, r3
 8001998:	82fb      	strh	r3, [r7, #22]
  int16_t ddF_x = 1;
 800199a:	2301      	movs	r3, #1
 800199c:	82bb      	strh	r3, [r7, #20]
  int16_t ddF_y = -2 * r;
 800199e:	887b      	ldrh	r3, [r7, #2]
 80019a0:	461a      	mov	r2, r3
 80019a2:	03d2      	lsls	r2, r2, #15
 80019a4:	1ad3      	subs	r3, r2, r3
 80019a6:	005b      	lsls	r3, r3, #1
 80019a8:	b29b      	uxth	r3, r3
 80019aa:	827b      	strh	r3, [r7, #18]
  int16_t x     = 0;
 80019ac:	2300      	movs	r3, #0
 80019ae:	823b      	strh	r3, [r7, #16]
  int16_t y     = r;
 80019b0:	887b      	ldrh	r3, [r7, #2]
 80019b2:	81fb      	strh	r3, [r7, #14]

  while (x<y) {
 80019b4:	e07f      	b.n	8001ab6 <TFT_Draw_Fill_Circle_Helper+0x144>
    if (f >= 0) {
 80019b6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	db0e      	blt.n	80019dc <TFT_Draw_Fill_Circle_Helper+0x6a>
      y--;
 80019be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80019c2:	b29b      	uxth	r3, r3
 80019c4:	3b01      	subs	r3, #1
 80019c6:	b29b      	uxth	r3, r3
 80019c8:	81fb      	strh	r3, [r7, #14]
      ddF_y += 2;
 80019ca:	8a7b      	ldrh	r3, [r7, #18]
 80019cc:	3302      	adds	r3, #2
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	827b      	strh	r3, [r7, #18]
      f     += ddF_y;
 80019d2:	8afa      	ldrh	r2, [r7, #22]
 80019d4:	8a7b      	ldrh	r3, [r7, #18]
 80019d6:	4413      	add	r3, r2
 80019d8:	b29b      	uxth	r3, r3
 80019da:	82fb      	strh	r3, [r7, #22]
    }
    x++;
 80019dc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80019e0:	b29b      	uxth	r3, r3
 80019e2:	3301      	adds	r3, #1
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	823b      	strh	r3, [r7, #16]
    ddF_x += 2;
 80019e8:	8abb      	ldrh	r3, [r7, #20]
 80019ea:	3302      	adds	r3, #2
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	82bb      	strh	r3, [r7, #20]
    f     += ddF_x;
 80019f0:	8afa      	ldrh	r2, [r7, #22]
 80019f2:	8abb      	ldrh	r3, [r7, #20]
 80019f4:	4413      	add	r3, r2
 80019f6:	b29b      	uxth	r3, r3
 80019f8:	82fb      	strh	r3, [r7, #22]

    if (cornername & 0x1) {
 80019fa:	787b      	ldrb	r3, [r7, #1]
 80019fc:	f003 0301 	and.w	r3, r3, #1
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d029      	beq.n	8001a58 <TFT_Draw_Fill_Circle_Helper+0xe6>
      TFT_Draw_VLine(x0+x, y0-y, 2*y+1+delta, 1, color);
 8001a04:	88fa      	ldrh	r2, [r7, #6]
 8001a06:	8a3b      	ldrh	r3, [r7, #16]
 8001a08:	4413      	add	r3, r2
 8001a0a:	b298      	uxth	r0, r3
 8001a0c:	88ba      	ldrh	r2, [r7, #4]
 8001a0e:	89fb      	ldrh	r3, [r7, #14]
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	b299      	uxth	r1, r3
 8001a14:	89fb      	ldrh	r3, [r7, #14]
 8001a16:	005b      	lsls	r3, r3, #1
 8001a18:	b29a      	uxth	r2, r3
 8001a1a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001a1c:	4413      	add	r3, r2
 8001a1e:	b29b      	uxth	r3, r3
 8001a20:	3301      	adds	r3, #1
 8001a22:	b29a      	uxth	r2, r3
 8001a24:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001a26:	9300      	str	r3, [sp, #0]
 8001a28:	2301      	movs	r3, #1
 8001a2a:	f7ff ff47 	bl	80018bc <TFT_Draw_VLine>
      TFT_Draw_VLine(x0+y, y0-x, 2*x+1+delta, 1, color);
 8001a2e:	88fa      	ldrh	r2, [r7, #6]
 8001a30:	89fb      	ldrh	r3, [r7, #14]
 8001a32:	4413      	add	r3, r2
 8001a34:	b298      	uxth	r0, r3
 8001a36:	88ba      	ldrh	r2, [r7, #4]
 8001a38:	8a3b      	ldrh	r3, [r7, #16]
 8001a3a:	1ad3      	subs	r3, r2, r3
 8001a3c:	b299      	uxth	r1, r3
 8001a3e:	8a3b      	ldrh	r3, [r7, #16]
 8001a40:	005b      	lsls	r3, r3, #1
 8001a42:	b29a      	uxth	r2, r3
 8001a44:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001a46:	4413      	add	r3, r2
 8001a48:	b29b      	uxth	r3, r3
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	b29a      	uxth	r2, r3
 8001a4e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001a50:	9300      	str	r3, [sp, #0]
 8001a52:	2301      	movs	r3, #1
 8001a54:	f7ff ff32 	bl	80018bc <TFT_Draw_VLine>
    }
    if (cornername & 0x2) {
 8001a58:	787b      	ldrb	r3, [r7, #1]
 8001a5a:	f003 0302 	and.w	r3, r3, #2
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d029      	beq.n	8001ab6 <TFT_Draw_Fill_Circle_Helper+0x144>
     TFT_Draw_VLine(x0-x, y0-y, 2*y+1+delta, 1, color);
 8001a62:	88fa      	ldrh	r2, [r7, #6]
 8001a64:	8a3b      	ldrh	r3, [r7, #16]
 8001a66:	1ad3      	subs	r3, r2, r3
 8001a68:	b298      	uxth	r0, r3
 8001a6a:	88ba      	ldrh	r2, [r7, #4]
 8001a6c:	89fb      	ldrh	r3, [r7, #14]
 8001a6e:	1ad3      	subs	r3, r2, r3
 8001a70:	b299      	uxth	r1, r3
 8001a72:	89fb      	ldrh	r3, [r7, #14]
 8001a74:	005b      	lsls	r3, r3, #1
 8001a76:	b29a      	uxth	r2, r3
 8001a78:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001a7a:	4413      	add	r3, r2
 8001a7c:	b29b      	uxth	r3, r3
 8001a7e:	3301      	adds	r3, #1
 8001a80:	b29a      	uxth	r2, r3
 8001a82:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001a84:	9300      	str	r3, [sp, #0]
 8001a86:	2301      	movs	r3, #1
 8001a88:	f7ff ff18 	bl	80018bc <TFT_Draw_VLine>
     TFT_Draw_VLine(x0-y, y0-x, 2*x+1+delta, 1, color);
 8001a8c:	88fa      	ldrh	r2, [r7, #6]
 8001a8e:	89fb      	ldrh	r3, [r7, #14]
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	b298      	uxth	r0, r3
 8001a94:	88ba      	ldrh	r2, [r7, #4]
 8001a96:	8a3b      	ldrh	r3, [r7, #16]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	b299      	uxth	r1, r3
 8001a9c:	8a3b      	ldrh	r3, [r7, #16]
 8001a9e:	005b      	lsls	r3, r3, #1
 8001aa0:	b29a      	uxth	r2, r3
 8001aa2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001aa4:	4413      	add	r3, r2
 8001aa6:	b29b      	uxth	r3, r3
 8001aa8:	3301      	adds	r3, #1
 8001aaa:	b29a      	uxth	r2, r3
 8001aac:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001aae:	9300      	str	r3, [sp, #0]
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	f7ff ff03 	bl	80018bc <TFT_Draw_VLine>
  while (x<y) {
 8001ab6:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001aba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001abe:	429a      	cmp	r2, r3
 8001ac0:	f6ff af79 	blt.w	80019b6 <TFT_Draw_Fill_Circle_Helper+0x44>
    }
  }
}
 8001ac4:	bf00      	nop
 8001ac6:	bf00      	nop
 8001ac8:	371c      	adds	r7, #28
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd90      	pop	{r4, r7, pc}

08001ace <TFT_Draw_Fill_Round_Rect>:


void TFT_Draw_Fill_Round_Rect(uint16_t x, uint16_t y, uint16_t length, uint16_t width, uint16_t r, uint16_t color)
{
 8001ace:	b590      	push	{r4, r7, lr}
 8001ad0:	b085      	sub	sp, #20
 8001ad2:	af02      	add	r7, sp, #8
 8001ad4:	4604      	mov	r4, r0
 8001ad6:	4608      	mov	r0, r1
 8001ad8:	4611      	mov	r1, r2
 8001ada:	461a      	mov	r2, r3
 8001adc:	4623      	mov	r3, r4
 8001ade:	80fb      	strh	r3, [r7, #6]
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	80bb      	strh	r3, [r7, #4]
 8001ae4:	460b      	mov	r3, r1
 8001ae6:	807b      	strh	r3, [r7, #2]
 8001ae8:	4613      	mov	r3, r2
 8001aea:	803b      	strh	r3, [r7, #0]
  TFT_Draw_Fill_Rectangle(x+r, y, length-2*r, width, color);
 8001aec:	88fa      	ldrh	r2, [r7, #6]
 8001aee:	8b3b      	ldrh	r3, [r7, #24]
 8001af0:	4413      	add	r3, r2
 8001af2:	b298      	uxth	r0, r3
 8001af4:	8b3b      	ldrh	r3, [r7, #24]
 8001af6:	005b      	lsls	r3, r3, #1
 8001af8:	b29b      	uxth	r3, r3
 8001afa:	887a      	ldrh	r2, [r7, #2]
 8001afc:	1ad3      	subs	r3, r2, r3
 8001afe:	b29a      	uxth	r2, r3
 8001b00:	883c      	ldrh	r4, [r7, #0]
 8001b02:	88b9      	ldrh	r1, [r7, #4]
 8001b04:	8bbb      	ldrh	r3, [r7, #28]
 8001b06:	9300      	str	r3, [sp, #0]
 8001b08:	4623      	mov	r3, r4
 8001b0a:	f7ff ff04 	bl	8001916 <TFT_Draw_Fill_Rectangle>

  TFT_Draw_Fill_Circle_Helper(x+length-r-1, y+r, r, 1, width-2*r-1, color);
 8001b0e:	88fa      	ldrh	r2, [r7, #6]
 8001b10:	887b      	ldrh	r3, [r7, #2]
 8001b12:	4413      	add	r3, r2
 8001b14:	b29a      	uxth	r2, r3
 8001b16:	8b3b      	ldrh	r3, [r7, #24]
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	b29b      	uxth	r3, r3
 8001b1c:	3b01      	subs	r3, #1
 8001b1e:	b29b      	uxth	r3, r3
 8001b20:	b218      	sxth	r0, r3
 8001b22:	88ba      	ldrh	r2, [r7, #4]
 8001b24:	8b3b      	ldrh	r3, [r7, #24]
 8001b26:	4413      	add	r3, r2
 8001b28:	b29b      	uxth	r3, r3
 8001b2a:	b219      	sxth	r1, r3
 8001b2c:	f9b7 4018 	ldrsh.w	r4, [r7, #24]
 8001b30:	8b3b      	ldrh	r3, [r7, #24]
 8001b32:	005b      	lsls	r3, r3, #1
 8001b34:	b29b      	uxth	r3, r3
 8001b36:	883a      	ldrh	r2, [r7, #0]
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	b29b      	uxth	r3, r3
 8001b3c:	3b01      	subs	r3, #1
 8001b3e:	b29b      	uxth	r3, r3
 8001b40:	b21b      	sxth	r3, r3
 8001b42:	8bba      	ldrh	r2, [r7, #28]
 8001b44:	9201      	str	r2, [sp, #4]
 8001b46:	9300      	str	r3, [sp, #0]
 8001b48:	2301      	movs	r3, #1
 8001b4a:	4622      	mov	r2, r4
 8001b4c:	f7ff ff11 	bl	8001972 <TFT_Draw_Fill_Circle_Helper>
  TFT_Draw_Fill_Circle_Helper(x+r    , y+r, r, 2, width-2*r-1, color);
 8001b50:	88fa      	ldrh	r2, [r7, #6]
 8001b52:	8b3b      	ldrh	r3, [r7, #24]
 8001b54:	4413      	add	r3, r2
 8001b56:	b29b      	uxth	r3, r3
 8001b58:	b218      	sxth	r0, r3
 8001b5a:	88ba      	ldrh	r2, [r7, #4]
 8001b5c:	8b3b      	ldrh	r3, [r7, #24]
 8001b5e:	4413      	add	r3, r2
 8001b60:	b29b      	uxth	r3, r3
 8001b62:	b219      	sxth	r1, r3
 8001b64:	f9b7 4018 	ldrsh.w	r4, [r7, #24]
 8001b68:	8b3b      	ldrh	r3, [r7, #24]
 8001b6a:	005b      	lsls	r3, r3, #1
 8001b6c:	b29b      	uxth	r3, r3
 8001b6e:	883a      	ldrh	r2, [r7, #0]
 8001b70:	1ad3      	subs	r3, r2, r3
 8001b72:	b29b      	uxth	r3, r3
 8001b74:	3b01      	subs	r3, #1
 8001b76:	b29b      	uxth	r3, r3
 8001b78:	b21b      	sxth	r3, r3
 8001b7a:	8bba      	ldrh	r2, [r7, #28]
 8001b7c:	9201      	str	r2, [sp, #4]
 8001b7e:	9300      	str	r3, [sp, #0]
 8001b80:	2302      	movs	r3, #2
 8001b82:	4622      	mov	r2, r4
 8001b84:	f7ff fef5 	bl	8001972 <TFT_Draw_Fill_Circle_Helper>
}
 8001b88:	bf00      	nop
 8001b8a:	370c      	adds	r7, #12
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd90      	pop	{r4, r7, pc}

08001b90 <LCD_Char>:



static void LCD_Char(int16_t x, int16_t y, const GFXglyph *glyph, const GFXfont *font, uint8_t size, uint32_t color24)
{
 8001b90:	b590      	push	{r4, r7, lr}
 8001b92:	b08b      	sub	sp, #44	; 0x2c
 8001b94:	af02      	add	r7, sp, #8
 8001b96:	60ba      	str	r2, [r7, #8]
 8001b98:	607b      	str	r3, [r7, #4]
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	81fb      	strh	r3, [r7, #14]
 8001b9e:	460b      	mov	r3, r1
 8001ba0:	81bb      	strh	r3, [r7, #12]
	uint8_t  *bitmap = font -> bitmap;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	617b      	str	r3, [r7, #20]
	uint16_t bo = glyph -> bitmapOffset;
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	881b      	ldrh	r3, [r3, #0]
 8001bac:	83fb      	strh	r3, [r7, #30]
	uint8_t bits = 0, bit = 0;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	777b      	strb	r3, [r7, #29]
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	773b      	strb	r3, [r7, #28]
	uint16_t set_pixels = 0;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	837b      	strh	r3, [r7, #26]
	uint8_t  cur_x, cur_y;
	for(cur_y = 0; cur_y < glyph -> height; cur_y++)
 8001bba:	2300      	movs	r3, #0
 8001bbc:	763b      	strb	r3, [r7, #24]
 8001bbe:	e095      	b.n	8001cec <LCD_Char+0x15c>
	{
		for(cur_x = 0; cur_x < glyph -> width; cur_x++)
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	767b      	strb	r3, [r7, #25]
 8001bc4:	e053      	b.n	8001c6e <LCD_Char+0xde>
		{
			if(bit == 0)
 8001bc6:	7f3b      	ldrb	r3, [r7, #28]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d109      	bne.n	8001be0 <LCD_Char+0x50>
			{
				bits = (*(const unsigned char *)(&bitmap[bo++]));
 8001bcc:	8bfb      	ldrh	r3, [r7, #30]
 8001bce:	1c5a      	adds	r2, r3, #1
 8001bd0:	83fa      	strh	r2, [r7, #30]
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	4413      	add	r3, r2
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	777b      	strb	r3, [r7, #29]
				bit  = 0x80;
 8001bdc:	2380      	movs	r3, #128	; 0x80
 8001bde:	773b      	strb	r3, [r7, #28]
			}
			if(bits & bit)
 8001be0:	7f7a      	ldrb	r2, [r7, #29]
 8001be2:	7f3b      	ldrb	r3, [r7, #28]
 8001be4:	4013      	ands	r3, r2
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d003      	beq.n	8001bf4 <LCD_Char+0x64>
			{
				set_pixels++;
 8001bec:	8b7b      	ldrh	r3, [r7, #26]
 8001bee:	3301      	adds	r3, #1
 8001bf0:	837b      	strh	r3, [r7, #26]
 8001bf2:	e036      	b.n	8001c62 <LCD_Char+0xd2>
			}
			else if (set_pixels > 0)
 8001bf4:	8b7b      	ldrh	r3, [r7, #26]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d033      	beq.n	8001c62 <LCD_Char+0xd2>
			{
				TFT_Draw_Fill_Rectangle(x + (glyph -> xOffset + cur_x - set_pixels) * size, y + (glyph -> yOffset + cur_y) * size, size * set_pixels, size, color24);
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8001c00:	461a      	mov	r2, r3
 8001c02:	7e7b      	ldrb	r3, [r7, #25]
 8001c04:	441a      	add	r2, r3
 8001c06:	8b7b      	ldrh	r3, [r7, #26]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	b29a      	uxth	r2, r3
 8001c0c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001c10:	b29b      	uxth	r3, r3
 8001c12:	fb12 f303 	smulbb	r3, r2, r3
 8001c16:	b29a      	uxth	r2, r3
 8001c18:	89fb      	ldrh	r3, [r7, #14]
 8001c1a:	4413      	add	r3, r2
 8001c1c:	b298      	uxth	r0, r3
 8001c1e:	68bb      	ldr	r3, [r7, #8]
 8001c20:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8001c24:	461a      	mov	r2, r3
 8001c26:	7e3b      	ldrb	r3, [r7, #24]
 8001c28:	4413      	add	r3, r2
 8001c2a:	b29a      	uxth	r2, r3
 8001c2c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001c30:	b29b      	uxth	r3, r3
 8001c32:	fb12 f303 	smulbb	r3, r2, r3
 8001c36:	b29a      	uxth	r2, r3
 8001c38:	89bb      	ldrh	r3, [r7, #12]
 8001c3a:	4413      	add	r3, r2
 8001c3c:	b299      	uxth	r1, r3
 8001c3e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001c42:	b29b      	uxth	r3, r3
 8001c44:	8b7a      	ldrh	r2, [r7, #26]
 8001c46:	fb12 f303 	smulbb	r3, r2, r3
 8001c4a:	b29a      	uxth	r2, r3
 8001c4c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001c50:	b29c      	uxth	r4, r3
 8001c52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c54:	b29b      	uxth	r3, r3
 8001c56:	9300      	str	r3, [sp, #0]
 8001c58:	4623      	mov	r3, r4
 8001c5a:	f7ff fe5c 	bl	8001916 <TFT_Draw_Fill_Rectangle>
				set_pixels = 0;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	837b      	strh	r3, [r7, #26]
			}
			bit >>= 1;
 8001c62:	7f3b      	ldrb	r3, [r7, #28]
 8001c64:	085b      	lsrs	r3, r3, #1
 8001c66:	773b      	strb	r3, [r7, #28]
		for(cur_x = 0; cur_x < glyph -> width; cur_x++)
 8001c68:	7e7b      	ldrb	r3, [r7, #25]
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	767b      	strb	r3, [r7, #25]
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	789b      	ldrb	r3, [r3, #2]
 8001c72:	7e7a      	ldrb	r2, [r7, #25]
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d3a6      	bcc.n	8001bc6 <LCD_Char+0x36>
		}
		if (set_pixels > 0)
 8001c78:	8b7b      	ldrh	r3, [r7, #26]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d033      	beq.n	8001ce6 <LCD_Char+0x156>
		{
			TFT_Draw_Fill_Rectangle(x + (glyph -> xOffset + cur_x-set_pixels) * size, y + (glyph -> yOffset + cur_y) * size, size * set_pixels, size, color24);
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8001c84:	461a      	mov	r2, r3
 8001c86:	7e7b      	ldrb	r3, [r7, #25]
 8001c88:	441a      	add	r2, r3
 8001c8a:	8b7b      	ldrh	r3, [r7, #26]
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	b29a      	uxth	r2, r3
 8001c90:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	fb12 f303 	smulbb	r3, r2, r3
 8001c9a:	b29a      	uxth	r2, r3
 8001c9c:	89fb      	ldrh	r3, [r7, #14]
 8001c9e:	4413      	add	r3, r2
 8001ca0:	b298      	uxth	r0, r3
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8001ca8:	461a      	mov	r2, r3
 8001caa:	7e3b      	ldrb	r3, [r7, #24]
 8001cac:	4413      	add	r3, r2
 8001cae:	b29a      	uxth	r2, r3
 8001cb0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001cb4:	b29b      	uxth	r3, r3
 8001cb6:	fb12 f303 	smulbb	r3, r2, r3
 8001cba:	b29a      	uxth	r2, r3
 8001cbc:	89bb      	ldrh	r3, [r7, #12]
 8001cbe:	4413      	add	r3, r2
 8001cc0:	b299      	uxth	r1, r3
 8001cc2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001cc6:	b29b      	uxth	r3, r3
 8001cc8:	8b7a      	ldrh	r2, [r7, #26]
 8001cca:	fb12 f303 	smulbb	r3, r2, r3
 8001cce:	b29a      	uxth	r2, r3
 8001cd0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001cd4:	b29c      	uxth	r4, r3
 8001cd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cd8:	b29b      	uxth	r3, r3
 8001cda:	9300      	str	r3, [sp, #0]
 8001cdc:	4623      	mov	r3, r4
 8001cde:	f7ff fe1a 	bl	8001916 <TFT_Draw_Fill_Rectangle>
			set_pixels = 0;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	837b      	strh	r3, [r7, #26]
	for(cur_y = 0; cur_y < glyph -> height; cur_y++)
 8001ce6:	7e3b      	ldrb	r3, [r7, #24]
 8001ce8:	3301      	adds	r3, #1
 8001cea:	763b      	strb	r3, [r7, #24]
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	78db      	ldrb	r3, [r3, #3]
 8001cf0:	7e3a      	ldrb	r2, [r7, #24]
 8001cf2:	429a      	cmp	r2, r3
 8001cf4:	f4ff af64 	bcc.w	8001bc0 <LCD_Char+0x30>
		}
	}
}
 8001cf8:	bf00      	nop
 8001cfa:	bf00      	nop
 8001cfc:	3724      	adds	r7, #36	; 0x24
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd90      	pop	{r4, r7, pc}

08001d02 <LCD_centered_Font>:

void LCD_centered_Font (uint16_t x, uint16_t y,  uint16_t length,  char *text, const GFXfont *p_font, uint8_t size, uint32_t color24)
{
 8001d02:	b590      	push	{r4, r7, lr}
 8001d04:	b093      	sub	sp, #76	; 0x4c
 8001d06:	af04      	add	r7, sp, #16
 8001d08:	607b      	str	r3, [r7, #4]
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	81fb      	strh	r3, [r7, #14]
 8001d0e:	460b      	mov	r3, r1
 8001d10:	81bb      	strh	r3, [r7, #12]
 8001d12:	4613      	mov	r3, r2
 8001d14:	817b      	strh	r3, [r7, #10]
	uint16_t row_counter =0;
 8001d16:	2300      	movs	r3, #0
 8001d18:	86fb      	strh	r3, [r7, #54]	; 0x36
	uint16_t row_width =0;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	86bb      	strh	r3, [r7, #52]	; 0x34
	uint16_t end_text_in_row = 0;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	867b      	strh	r3, [r7, #50]	; 0x32
	uint16_t start_text_in_row=0;
 8001d22:	2300      	movs	r3, #0
 8001d24:	863b      	strh	r3, [r7, #48]	; 0x30

	GFXfont font;
	bool write_Text=FALSE;
 8001d26:	2300      	movs	r3, #0
 8001d28:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	bool long_string=FALSE;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	memcpy((&font), (p_font), (sizeof(GFXfont)));
 8001d32:	f107 0318 	add.w	r3, r7, #24
 8001d36:	220c      	movs	r2, #12
 8001d38:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f003 fef1 	bl	8005b22 <memcpy>
	int16_t font_Y = font.yAdvance*size;
 8001d40:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001d44:	b29a      	uxth	r2, r3
 8001d46:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8001d4a:	b29b      	uxth	r3, r3
 8001d4c:	fb12 f303 	smulbb	r3, r2, r3
 8001d50:	b29b      	uxth	r3, r3
 8001d52:	84fb      	strh	r3, [r7, #38]	; 0x26
	int16_t cursor_x;
	int16_t cursor_y = y;
 8001d54:	89bb      	ldrh	r3, [r7, #12]
 8001d56:	857b      	strh	r3, [r7, #42]	; 0x2a
	for(uint16_t text_pos = 0; text_pos < strlen(text); text_pos++)
 8001d58:	2300      	movs	r3, #0
 8001d5a:	853b      	strh	r3, [r7, #40]	; 0x28
 8001d5c:	e093      	b.n	8001e86 <LCD_centered_Font+0x184>
		{

			char c = text[text_pos];
 8001d5e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001d60:	687a      	ldr	r2, [r7, #4]
 8001d62:	4413      	add	r3, r2
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25


			if(c >= font.first && c <= font.last && c != '\r' && c != '\n')
 8001d6a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d6e:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d326      	bcc.n	8001dc4 <LCD_centered_Font+0xc2>
 8001d76:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001d7a:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	d820      	bhi.n	8001dc4 <LCD_centered_Font+0xc2>
 8001d82:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001d86:	2b0d      	cmp	r3, #13
 8001d88:	d01c      	beq.n	8001dc4 <LCD_centered_Font+0xc2>
 8001d8a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001d8e:	2b0a      	cmp	r3, #10
 8001d90:	d018      	beq.n	8001dc4 <LCD_centered_Font+0xc2>
			{
				GFXglyph glyph;
				memcpy((&glyph), (&font.glyph[c - font.first]), (sizeof(GFXglyph)));
 8001d92:	69fa      	ldr	r2, [r7, #28]
 8001d94:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001d98:	f897 1020 	ldrb.w	r1, [r7, #32]
 8001d9c:	1a5b      	subs	r3, r3, r1
 8001d9e:	00db      	lsls	r3, r3, #3
 8001da0:	18d1      	adds	r1, r2, r3
 8001da2:	f107 0310 	add.w	r3, r7, #16
 8001da6:	2208      	movs	r2, #8
 8001da8:	4618      	mov	r0, r3
 8001daa:	f003 feba 	bl	8005b22 <memcpy>
				row_counter+=glyph.xAdvance*size;
 8001dae:	7d3b      	ldrb	r3, [r7, #20]
 8001db0:	b29a      	uxth	r2, r3
 8001db2:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8001db6:	b29b      	uxth	r3, r3
 8001db8:	fb12 f303 	smulbb	r3, r2, r3
 8001dbc:	b29a      	uxth	r2, r3
 8001dbe:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001dc0:	4413      	add	r3, r2
 8001dc2:	86fb      	strh	r3, [r7, #54]	; 0x36
			}
			if (c == '\n')
 8001dc4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001dc8:	2b0a      	cmp	r3, #10
 8001dca:	d106      	bne.n	8001dda <LCD_centered_Font+0xd8>
			{
				write_Text = TRUE;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				end_text_in_row=text_pos;
 8001dd2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001dd4:	867b      	strh	r3, [r7, #50]	; 0x32
				row_width = row_counter;
 8001dd6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001dd8:	86bb      	strh	r3, [r7, #52]	; 0x34
			}
			if(c==' ')
 8001dda:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001dde:	2b20      	cmp	r3, #32
 8001de0:	d106      	bne.n	8001df0 <LCD_centered_Font+0xee>
			{
				end_text_in_row=text_pos;
 8001de2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001de4:	867b      	strh	r3, [r7, #50]	; 0x32
				row_width = row_counter;
 8001de6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001de8:	86bb      	strh	r3, [r7, #52]	; 0x34
				long_string = TRUE;
 8001dea:	2301      	movs	r3, #1
 8001dec:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
			}
			if(row_counter>=length&&long_string)
 8001df0:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8001df2:	897b      	ldrh	r3, [r7, #10]
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d306      	bcc.n	8001e06 <LCD_centered_Font+0x104>
 8001df8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d002      	beq.n	8001e06 <LCD_centered_Font+0x104>
			{
				write_Text = TRUE;
 8001e00:	2301      	movs	r3, #1
 8001e02:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			}

			if(write_Text)
 8001e06:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d038      	beq.n	8001e80 <LCD_centered_Font+0x17e>
			{
				//write linie in the center

				if(x+ (length-row_width)/2>=0)
 8001e0e:	89fa      	ldrh	r2, [r7, #14]
 8001e10:	8979      	ldrh	r1, [r7, #10]
 8001e12:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001e14:	1acb      	subs	r3, r1, r3
 8001e16:	0fd9      	lsrs	r1, r3, #31
 8001e18:	440b      	add	r3, r1
 8001e1a:	105b      	asrs	r3, r3, #1
 8001e1c:	4413      	add	r3, r2
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	db0b      	blt.n	8001e3a <LCD_centered_Font+0x138>
				cursor_x =x+ (length-row_width)/2;
 8001e22:	897a      	ldrh	r2, [r7, #10]
 8001e24:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001e26:	1ad3      	subs	r3, r2, r3
 8001e28:	0fda      	lsrs	r2, r3, #31
 8001e2a:	4413      	add	r3, r2
 8001e2c:	105b      	asrs	r3, r3, #1
 8001e2e:	b29a      	uxth	r2, r3
 8001e30:	89fb      	ldrh	r3, [r7, #14]
 8001e32:	4413      	add	r3, r2
 8001e34:	b29b      	uxth	r3, r3
 8001e36:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8001e38:	e001      	b.n	8001e3e <LCD_centered_Font+0x13c>
				else cursor_x=0;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	85bb      	strh	r3, [r7, #44]	; 0x2c
				LCD_Row_Font (cursor_x, cursor_y, start_text_in_row, end_text_in_row, text, p_font, size, color24);
 8001e3e:	8db8      	ldrh	r0, [r7, #44]	; 0x2c
 8001e40:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
 8001e42:	8e7c      	ldrh	r4, [r7, #50]	; 0x32
 8001e44:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8001e46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e48:	9303      	str	r3, [sp, #12]
 8001e4a:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8001e4e:	9302      	str	r3, [sp, #8]
 8001e50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001e52:	9301      	str	r3, [sp, #4]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	9300      	str	r3, [sp, #0]
 8001e58:	4623      	mov	r3, r4
 8001e5a:	f000 f840 	bl	8001ede <LCD_Row_Font>
				start_text_in_row=end_text_in_row;
 8001e5e:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001e60:	863b      	strh	r3, [r7, #48]	; 0x30
				text_pos = end_text_in_row;
 8001e62:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001e64:	853b      	strh	r3, [r7, #40]	; 0x28
				row_counter=0;
 8001e66:	2300      	movs	r3, #0
 8001e68:	86fb      	strh	r3, [r7, #54]	; 0x36
				write_Text=FALSE;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				cursor_y+=font_Y;
 8001e70:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8001e72:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001e74:	4413      	add	r3, r2
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	857b      	strh	r3, [r7, #42]	; 0x2a
				long_string = FALSE;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	for(uint16_t text_pos = 0; text_pos < strlen(text); text_pos++)
 8001e80:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001e82:	3301      	adds	r3, #1
 8001e84:	853b      	strh	r3, [r7, #40]	; 0x28
 8001e86:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	f7fe f9f9 	bl	8000280 <strlen>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	429c      	cmp	r4, r3
 8001e92:	f4ff af64 	bcc.w	8001d5e <LCD_centered_Font+0x5c>

			}
		}
	end_text_in_row=strlen(text);
 8001e96:	6878      	ldr	r0, [r7, #4]
 8001e98:	f7fe f9f2 	bl	8000280 <strlen>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	867b      	strh	r3, [r7, #50]	; 0x32
	cursor_x =x+ (length-row_counter)/2;
 8001ea0:	897a      	ldrh	r2, [r7, #10]
 8001ea2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	0fda      	lsrs	r2, r3, #31
 8001ea8:	4413      	add	r3, r2
 8001eaa:	105b      	asrs	r3, r3, #1
 8001eac:	b29a      	uxth	r2, r3
 8001eae:	89fb      	ldrh	r3, [r7, #14]
 8001eb0:	4413      	add	r3, r2
 8001eb2:	b29b      	uxth	r3, r3
 8001eb4:	85bb      	strh	r3, [r7, #44]	; 0x2c
	LCD_Row_Font (cursor_x, cursor_y, start_text_in_row, end_text_in_row, text, p_font, size, color24);
 8001eb6:	8db8      	ldrh	r0, [r7, #44]	; 0x2c
 8001eb8:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
 8001eba:	8e7c      	ldrh	r4, [r7, #50]	; 0x32
 8001ebc:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8001ebe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ec0:	9303      	str	r3, [sp, #12]
 8001ec2:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8001ec6:	9302      	str	r3, [sp, #8]
 8001ec8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001eca:	9301      	str	r3, [sp, #4]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	9300      	str	r3, [sp, #0]
 8001ed0:	4623      	mov	r3, r4
 8001ed2:	f000 f804 	bl	8001ede <LCD_Row_Font>
}
 8001ed6:	bf00      	nop
 8001ed8:	373c      	adds	r7, #60	; 0x3c
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd90      	pop	{r4, r7, pc}

08001ede <LCD_Row_Font>:

void LCD_Row_Font(uint16_t x, uint16_t y, uint16_t start, uint16_t end, char *text, const GFXfont *p_font, uint8_t size, uint32_t color24)
{
 8001ede:	b590      	push	{r4, r7, lr}
 8001ee0:	b08d      	sub	sp, #52	; 0x34
 8001ee2:	af02      	add	r7, sp, #8
 8001ee4:	4604      	mov	r4, r0
 8001ee6:	4608      	mov	r0, r1
 8001ee8:	4611      	mov	r1, r2
 8001eea:	461a      	mov	r2, r3
 8001eec:	4623      	mov	r3, r4
 8001eee:	80fb      	strh	r3, [r7, #6]
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	80bb      	strh	r3, [r7, #4]
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	807b      	strh	r3, [r7, #2]
 8001ef8:	4613      	mov	r3, r2
 8001efa:	803b      	strh	r3, [r7, #0]

	GFXfont font;
	memcpy((&font), (p_font), (sizeof(GFXfont)));
 8001efc:	f107 0314 	add.w	r3, r7, #20
 8001f00:	220c      	movs	r2, #12
 8001f02:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001f04:	4618      	mov	r0, r3
 8001f06:	f003 fe0c 	bl	8005b22 <memcpy>
	int16_t cursor_x = x;
 8001f0a:	88fb      	ldrh	r3, [r7, #6]
 8001f0c:	84fb      	strh	r3, [r7, #38]	; 0x26
	int16_t cursor_y = y + (font.yAdvance*size)/4;
 8001f0e:	7fbb      	ldrb	r3, [r7, #30]
 8001f10:	461a      	mov	r2, r3
 8001f12:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001f16:	fb02 f303 	mul.w	r3, r2, r3
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	da00      	bge.n	8001f20 <LCD_Row_Font+0x42>
 8001f1e:	3303      	adds	r3, #3
 8001f20:	109b      	asrs	r3, r3, #2
 8001f22:	b29a      	uxth	r2, r3
 8001f24:	88bb      	ldrh	r3, [r7, #4]
 8001f26:	4413      	add	r3, r2
 8001f28:	b29b      	uxth	r3, r3
 8001f2a:	847b      	strh	r3, [r7, #34]	; 0x22
	//int16_t cursor_y = y;
	for(uint16_t text_pos = start; text_pos < end; text_pos++)
 8001f2c:	887b      	ldrh	r3, [r7, #2]
 8001f2e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8001f30:	e043      	b.n	8001fba <LCD_Row_Font+0xdc>
	{
		char c = text[text_pos];
 8001f32:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001f34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001f36:	4413      	add	r3, r2
 8001f38:	781b      	ldrb	r3, [r3, #0]
 8001f3a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
		if(c >= font.first && c <= font.last && c != '\r'&& c!='\n')
 8001f3e:	7f3b      	ldrb	r3, [r7, #28]
 8001f40:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d335      	bcc.n	8001fb4 <LCD_Row_Font+0xd6>
 8001f48:	7f7b      	ldrb	r3, [r7, #29]
 8001f4a:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	d830      	bhi.n	8001fb4 <LCD_Row_Font+0xd6>
 8001f52:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001f56:	2b0d      	cmp	r3, #13
 8001f58:	d02c      	beq.n	8001fb4 <LCD_Row_Font+0xd6>
 8001f5a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001f5e:	2b0a      	cmp	r3, #10
 8001f60:	d028      	beq.n	8001fb4 <LCD_Row_Font+0xd6>
		{
			GFXglyph glyph;
			memcpy((&glyph), (&font.glyph[c - font.first]), (sizeof(GFXglyph)));
 8001f62:	69ba      	ldr	r2, [r7, #24]
 8001f64:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001f68:	7f39      	ldrb	r1, [r7, #28]
 8001f6a:	1a5b      	subs	r3, r3, r1
 8001f6c:	00db      	lsls	r3, r3, #3
 8001f6e:	18d1      	adds	r1, r2, r3
 8001f70:	f107 030c 	add.w	r3, r7, #12
 8001f74:	2208      	movs	r2, #8
 8001f76:	4618      	mov	r0, r3
 8001f78:	f003 fdd3 	bl	8005b22 <memcpy>
			LCD_Char(cursor_x, cursor_y, &glyph, &font, size, color24);
 8001f7c:	f107 0414 	add.w	r4, r7, #20
 8001f80:	f107 020c 	add.w	r2, r7, #12
 8001f84:	f9b7 1022 	ldrsh.w	r1, [r7, #34]	; 0x22
 8001f88:	f9b7 0026 	ldrsh.w	r0, [r7, #38]	; 0x26
 8001f8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f8e:	9301      	str	r3, [sp, #4]
 8001f90:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001f94:	9300      	str	r3, [sp, #0]
 8001f96:	4623      	mov	r3, r4
 8001f98:	f7ff fdfa 	bl	8001b90 <LCD_Char>
			cursor_x += glyph.xAdvance * size;
 8001f9c:	7c3b      	ldrb	r3, [r7, #16]
 8001f9e:	b29a      	uxth	r2, r3
 8001fa0:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001fa4:	b29b      	uxth	r3, r3
 8001fa6:	fb12 f303 	smulbb	r3, r2, r3
 8001faa:	b29a      	uxth	r2, r3
 8001fac:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001fae:	4413      	add	r3, r2
 8001fb0:	b29b      	uxth	r3, r3
 8001fb2:	84fb      	strh	r3, [r7, #38]	; 0x26
	for(uint16_t text_pos = start; text_pos < end; text_pos++)
 8001fb4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	84bb      	strh	r3, [r7, #36]	; 0x24
 8001fba:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001fbc:	883b      	ldrh	r3, [r7, #0]
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	d3b7      	bcc.n	8001f32 <LCD_Row_Font+0x54>
		}
	}
}
 8001fc2:	bf00      	nop
 8001fc4:	bf00      	nop
 8001fc6:	372c      	adds	r7, #44	; 0x2c
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd90      	pop	{r4, r7, pc}

08001fcc <LCD_Font>:

void LCD_Font(uint16_t x, uint16_t y, char *text, const GFXfont *p_font, uint8_t size, uint32_t color24)
{
 8001fcc:	b590      	push	{r4, r7, lr}
 8001fce:	b08f      	sub	sp, #60	; 0x3c
 8001fd0:	af02      	add	r7, sp, #8
 8001fd2:	60ba      	str	r2, [r7, #8]
 8001fd4:	607b      	str	r3, [r7, #4]
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	81fb      	strh	r3, [r7, #14]
 8001fda:	460b      	mov	r3, r1
 8001fdc:	81bb      	strh	r3, [r7, #12]

	GFXfont font;
	memcpy((&font), (p_font), (sizeof(GFXfont)));
 8001fde:	f107 031c 	add.w	r3, r7, #28
 8001fe2:	220c      	movs	r2, #12
 8001fe4:	6879      	ldr	r1, [r7, #4]
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f003 fd9b 	bl	8005b22 <memcpy>
	int16_t cursor_x = x;
 8001fec:	89fb      	ldrh	r3, [r7, #14]
 8001fee:	85fb      	strh	r3, [r7, #46]	; 0x2e
	int16_t cursor_y = y+ (font.yAdvance*size)/4;
 8001ff0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001ff4:	461a      	mov	r2, r3
 8001ff6:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001ffa:	fb02 f303 	mul.w	r3, r2, r3
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	da00      	bge.n	8002004 <LCD_Font+0x38>
 8002002:	3303      	adds	r3, #3
 8002004:	109b      	asrs	r3, r3, #2
 8002006:	b29a      	uxth	r2, r3
 8002008:	89bb      	ldrh	r3, [r7, #12]
 800200a:	4413      	add	r3, r2
 800200c:	b29b      	uxth	r3, r3
 800200e:	85bb      	strh	r3, [r7, #44]	; 0x2c
	for(uint16_t text_pos = 0; text_pos < strlen(text); text_pos++)
 8002010:	2300      	movs	r3, #0
 8002012:	857b      	strh	r3, [r7, #42]	; 0x2a
 8002014:	e056      	b.n	80020c4 <LCD_Font+0xf8>
	{
		char c = text[text_pos];
 8002016:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002018:	68ba      	ldr	r2, [r7, #8]
 800201a:	4413      	add	r3, r2
 800201c:	781b      	ldrb	r3, [r3, #0]
 800201e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
		if(c == '\n')
 8002022:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8002026:	2b0a      	cmp	r3, #10
 8002028:	d10f      	bne.n	800204a <LCD_Font+0x7e>
		{
			cursor_x = x;
 800202a:	89fb      	ldrh	r3, [r7, #14]
 800202c:	85fb      	strh	r3, [r7, #46]	; 0x2e
			cursor_y += font.yAdvance * size;
 800202e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002032:	b29a      	uxth	r2, r3
 8002034:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8002038:	b29b      	uxth	r3, r3
 800203a:	fb12 f303 	smulbb	r3, r2, r3
 800203e:	b29a      	uxth	r2, r3
 8002040:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002042:	4413      	add	r3, r2
 8002044:	b29b      	uxth	r3, r3
 8002046:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8002048:	e039      	b.n	80020be <LCD_Font+0xf2>
		}
		else if(c >= font.first && c <= font.last && c != '\r')
 800204a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800204e:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 8002052:	429a      	cmp	r2, r3
 8002054:	d333      	bcc.n	80020be <LCD_Font+0xf2>
 8002056:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800205a:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 800205e:	429a      	cmp	r2, r3
 8002060:	d82d      	bhi.n	80020be <LCD_Font+0xf2>
 8002062:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8002066:	2b0d      	cmp	r3, #13
 8002068:	d029      	beq.n	80020be <LCD_Font+0xf2>
		{
			GFXglyph glyph;
			memcpy((&glyph), (&font.glyph[c - font.first]), (sizeof(GFXglyph)));
 800206a:	6a3a      	ldr	r2, [r7, #32]
 800206c:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8002070:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 8002074:	1a5b      	subs	r3, r3, r1
 8002076:	00db      	lsls	r3, r3, #3
 8002078:	18d1      	adds	r1, r2, r3
 800207a:	f107 0314 	add.w	r3, r7, #20
 800207e:	2208      	movs	r2, #8
 8002080:	4618      	mov	r0, r3
 8002082:	f003 fd4e 	bl	8005b22 <memcpy>
			LCD_Char(cursor_x, cursor_y, &glyph, &font, size, color24);
 8002086:	f107 041c 	add.w	r4, r7, #28
 800208a:	f107 0214 	add.w	r2, r7, #20
 800208e:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 8002092:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 8002096:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002098:	9301      	str	r3, [sp, #4]
 800209a:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800209e:	9300      	str	r3, [sp, #0]
 80020a0:	4623      	mov	r3, r4
 80020a2:	f7ff fd75 	bl	8001b90 <LCD_Char>
			cursor_x += glyph.xAdvance * size;
 80020a6:	7e3b      	ldrb	r3, [r7, #24]
 80020a8:	b29a      	uxth	r2, r3
 80020aa:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80020ae:	b29b      	uxth	r3, r3
 80020b0:	fb12 f303 	smulbb	r3, r2, r3
 80020b4:	b29a      	uxth	r2, r3
 80020b6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80020b8:	4413      	add	r3, r2
 80020ba:	b29b      	uxth	r3, r3
 80020bc:	85fb      	strh	r3, [r7, #46]	; 0x2e
	for(uint16_t text_pos = 0; text_pos < strlen(text); text_pos++)
 80020be:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80020c0:	3301      	adds	r3, #1
 80020c2:	857b      	strh	r3, [r7, #42]	; 0x2a
 80020c4:	8d7c      	ldrh	r4, [r7, #42]	; 0x2a
 80020c6:	68b8      	ldr	r0, [r7, #8]
 80020c8:	f7fe f8da 	bl	8000280 <strlen>
 80020cc:	4603      	mov	r3, r0
 80020ce:	429c      	cmp	r4, r3
 80020d0:	d3a1      	bcc.n	8002016 <LCD_Font+0x4a>
		}
	}
}
 80020d2:	bf00      	nop
 80020d4:	bf00      	nop
 80020d6:	3734      	adds	r7, #52	; 0x34
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd90      	pop	{r4, r7, pc}

080020dc <LCD_FillTriangle>:

void LCD_FillTriangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color) {
 80020dc:	b590      	push	{r4, r7, lr}
 80020de:	b091      	sub	sp, #68	; 0x44
 80020e0:	af02      	add	r7, sp, #8
 80020e2:	4604      	mov	r4, r0
 80020e4:	4608      	mov	r0, r1
 80020e6:	4611      	mov	r1, r2
 80020e8:	461a      	mov	r2, r3
 80020ea:	4623      	mov	r3, r4
 80020ec:	80fb      	strh	r3, [r7, #6]
 80020ee:	4603      	mov	r3, r0
 80020f0:	80bb      	strh	r3, [r7, #4]
 80020f2:	460b      	mov	r3, r1
 80020f4:	807b      	strh	r3, [r7, #2]
 80020f6:	4613      	mov	r3, r2
 80020f8:	803b      	strh	r3, [r7, #0]
	int16_t a, b, y, last;

	// Sort coordinates by Y order (y2 >= y1 >= y0)
	if (y0 > y1) {
 80020fa:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80020fe:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002102:	429a      	cmp	r2, r3
 8002104:	dd0b      	ble.n	800211e <LCD_FillTriangle+0x42>
		swap(y0, y1);
 8002106:	88bb      	ldrh	r3, [r7, #4]
 8002108:	84fb      	strh	r3, [r7, #38]	; 0x26
 800210a:	883b      	ldrh	r3, [r7, #0]
 800210c:	80bb      	strh	r3, [r7, #4]
 800210e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002110:	803b      	strh	r3, [r7, #0]
		swap(x0, x1);
 8002112:	88fb      	ldrh	r3, [r7, #6]
 8002114:	84bb      	strh	r3, [r7, #36]	; 0x24
 8002116:	887b      	ldrh	r3, [r7, #2]
 8002118:	80fb      	strh	r3, [r7, #6]
 800211a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800211c:	807b      	strh	r3, [r7, #2]
	}
	if (y1 > y2) {
 800211e:	f9b7 2000 	ldrsh.w	r2, [r7]
 8002122:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 8002126:	429a      	cmp	r2, r3
 8002128:	dd0f      	ble.n	800214a <LCD_FillTriangle+0x6e>
		swap(y2, y1);
 800212a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800212e:	847b      	strh	r3, [r7, #34]	; 0x22
 8002130:	883b      	ldrh	r3, [r7, #0]
 8002132:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8002136:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002138:	803b      	strh	r3, [r7, #0]
		swap(x2, x1);
 800213a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800213e:	843b      	strh	r3, [r7, #32]
 8002140:	887b      	ldrh	r3, [r7, #2]
 8002142:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8002146:	8c3b      	ldrh	r3, [r7, #32]
 8002148:	807b      	strh	r3, [r7, #2]
	}
	if (y0 > y1) {
 800214a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800214e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002152:	429a      	cmp	r2, r3
 8002154:	dd0b      	ble.n	800216e <LCD_FillTriangle+0x92>
		swap(y0, y1);
 8002156:	88bb      	ldrh	r3, [r7, #4]
 8002158:	83fb      	strh	r3, [r7, #30]
 800215a:	883b      	ldrh	r3, [r7, #0]
 800215c:	80bb      	strh	r3, [r7, #4]
 800215e:	8bfb      	ldrh	r3, [r7, #30]
 8002160:	803b      	strh	r3, [r7, #0]
		swap(x0, x1);
 8002162:	88fb      	ldrh	r3, [r7, #6]
 8002164:	83bb      	strh	r3, [r7, #28]
 8002166:	887b      	ldrh	r3, [r7, #2]
 8002168:	80fb      	strh	r3, [r7, #6]
 800216a:	8bbb      	ldrh	r3, [r7, #28]
 800216c:	807b      	strh	r3, [r7, #2]
	}

	if(y0 == y2) { // Handle awkward all-on-same-line case as its own thing
 800216e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002172:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 8002176:	429a      	cmp	r2, r3
 8002178:	d136      	bne.n	80021e8 <LCD_FillTriangle+0x10c>
		a = b = x0;
 800217a:	88fb      	ldrh	r3, [r7, #6]
 800217c:	86bb      	strh	r3, [r7, #52]	; 0x34
 800217e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8002180:	86fb      	strh	r3, [r7, #54]	; 0x36
		if(x1 < a)      a = x1;
 8002182:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8002186:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800218a:	429a      	cmp	r2, r3
 800218c:	da02      	bge.n	8002194 <LCD_FillTriangle+0xb8>
 800218e:	887b      	ldrh	r3, [r7, #2]
 8002190:	86fb      	strh	r3, [r7, #54]	; 0x36
 8002192:	e007      	b.n	80021a4 <LCD_FillTriangle+0xc8>
		else if(x1 > b) b = x1;
 8002194:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8002198:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 800219c:	429a      	cmp	r2, r3
 800219e:	dd01      	ble.n	80021a4 <LCD_FillTriangle+0xc8>
 80021a0:	887b      	ldrh	r3, [r7, #2]
 80021a2:	86bb      	strh	r3, [r7, #52]	; 0x34
		if(x2 < a)      a = x2;
 80021a4:	f9b7 2048 	ldrsh.w	r2, [r7, #72]	; 0x48
 80021a8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80021ac:	429a      	cmp	r2, r3
 80021ae:	da03      	bge.n	80021b8 <LCD_FillTriangle+0xdc>
 80021b0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80021b4:	86fb      	strh	r3, [r7, #54]	; 0x36
 80021b6:	e008      	b.n	80021ca <LCD_FillTriangle+0xee>
		else if(x2 > b) b = x2;
 80021b8:	f9b7 2048 	ldrsh.w	r2, [r7, #72]	; 0x48
 80021bc:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 80021c0:	429a      	cmp	r2, r3
 80021c2:	dd02      	ble.n	80021ca <LCD_FillTriangle+0xee>
 80021c4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80021c8:	86bb      	strh	r3, [r7, #52]	; 0x34
		TFT_Draw_HLine(a, y0, b - a + 1,1, color);
 80021ca:	8ef8      	ldrh	r0, [r7, #54]	; 0x36
 80021cc:	88b9      	ldrh	r1, [r7, #4]
 80021ce:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80021d0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80021d2:	1ad3      	subs	r3, r2, r3
 80021d4:	b29b      	uxth	r3, r3
 80021d6:	3301      	adds	r3, #1
 80021d8:	b29a      	uxth	r2, r3
 80021da:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80021de:	9300      	str	r3, [sp, #0]
 80021e0:	2301      	movs	r3, #1
 80021e2:	f7ff f8c9 	bl	8001378 <TFT_Draw_HLine>
		return;
 80021e6:	e0d2      	b.n	800238e <LCD_FillTriangle+0x2b2>
	}

	int16_t	dx01 = x1 - x0,
 80021e8:	887a      	ldrh	r2, [r7, #2]
 80021ea:	88fb      	ldrh	r3, [r7, #6]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	b29b      	uxth	r3, r3
 80021f0:	837b      	strh	r3, [r7, #26]
			dy01 = y1 - y0,
 80021f2:	883a      	ldrh	r2, [r7, #0]
 80021f4:	88bb      	ldrh	r3, [r7, #4]
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	b29b      	uxth	r3, r3
 80021fa:	833b      	strh	r3, [r7, #24]
			dx02 = x2 - x0,
 80021fc:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8002200:	88fb      	ldrh	r3, [r7, #6]
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	b29b      	uxth	r3, r3
 8002206:	82fb      	strh	r3, [r7, #22]
			dy02 = y2 - y0,
 8002208:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 800220c:	88bb      	ldrh	r3, [r7, #4]
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	b29b      	uxth	r3, r3
 8002212:	82bb      	strh	r3, [r7, #20]
			dx12 = x2 - x1,
 8002214:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8002218:	887b      	ldrh	r3, [r7, #2]
 800221a:	1ad3      	subs	r3, r2, r3
 800221c:	b29b      	uxth	r3, r3
 800221e:	827b      	strh	r3, [r7, #18]
			dy12 = y2 - y1;
 8002220:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8002224:	883b      	ldrh	r3, [r7, #0]
 8002226:	1ad3      	subs	r3, r2, r3
 8002228:	b29b      	uxth	r3, r3
 800222a:	823b      	strh	r3, [r7, #16]
	int32_t	sa   = 0,
 800222c:	2300      	movs	r3, #0
 800222e:	62fb      	str	r3, [r7, #44]	; 0x2c
			sb   = 0;
 8002230:	2300      	movs	r3, #0
 8002232:	62bb      	str	r3, [r7, #40]	; 0x28
	// 0-1 and 0-2.  If y1=y2 (flat-bottomed triangle), the scanline y1
	// is included here (and second loop will be skipped, avoiding a /0
	// error there), otherwise scanline y1 is skipped here and handled
	// in the second loop...which also avoids a /0 error here if y0=y1
	// (flat-topped triangle).
	if (y1 == y2) last = y1;   // Include y1 scanline
 8002234:	f9b7 2000 	ldrsh.w	r2, [r7]
 8002238:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 800223c:	429a      	cmp	r2, r3
 800223e:	d102      	bne.n	8002246 <LCD_FillTriangle+0x16a>
 8002240:	883b      	ldrh	r3, [r7, #0]
 8002242:	863b      	strh	r3, [r7, #48]	; 0x30
 8002244:	e003      	b.n	800224e <LCD_FillTriangle+0x172>
	else last = y1 - 1; // Skip it
 8002246:	883b      	ldrh	r3, [r7, #0]
 8002248:	3b01      	subs	r3, #1
 800224a:	b29b      	uxth	r3, r3
 800224c:	863b      	strh	r3, [r7, #48]	; 0x30

	for(y = y0; y <= last; y++) {
 800224e:	88bb      	ldrh	r3, [r7, #4]
 8002250:	867b      	strh	r3, [r7, #50]	; 0x32
 8002252:	e03d      	b.n	80022d0 <LCD_FillTriangle+0x1f4>
		a = x0 + sa / dy01;
 8002254:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8002258:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800225a:	fb92 f3f3 	sdiv	r3, r2, r3
 800225e:	b29a      	uxth	r2, r3
 8002260:	88fb      	ldrh	r3, [r7, #6]
 8002262:	4413      	add	r3, r2
 8002264:	b29b      	uxth	r3, r3
 8002266:	86fb      	strh	r3, [r7, #54]	; 0x36
		b = x0 + sb / dy02;
 8002268:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800226c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800226e:	fb92 f3f3 	sdiv	r3, r2, r3
 8002272:	b29a      	uxth	r2, r3
 8002274:	88fb      	ldrh	r3, [r7, #6]
 8002276:	4413      	add	r3, r2
 8002278:	b29b      	uxth	r3, r3
 800227a:	86bb      	strh	r3, [r7, #52]	; 0x34
		sa += dx01;
 800227c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002280:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002282:	4413      	add	r3, r2
 8002284:	62fb      	str	r3, [r7, #44]	; 0x2c
		sb += dx02;
 8002286:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800228a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800228c:	4413      	add	r3, r2
 800228e:	62bb      	str	r3, [r7, #40]	; 0x28
		/* longhand:
		a = x0 + (x1 - x0) * (y - y0) / (y1 - y0);
		b = x0 + (x2 - x0) * (y - y0) / (y2 - y0);
		*/
		if(a > b) swap(a,b);
 8002290:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	; 0x36
 8002294:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8002298:	429a      	cmp	r2, r3
 800229a:	dd05      	ble.n	80022a8 <LCD_FillTriangle+0x1cc>
 800229c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800229e:	81bb      	strh	r3, [r7, #12]
 80022a0:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80022a2:	86fb      	strh	r3, [r7, #54]	; 0x36
 80022a4:	89bb      	ldrh	r3, [r7, #12]
 80022a6:	86bb      	strh	r3, [r7, #52]	; 0x34
		TFT_Draw_HLine(a, y, b-a+1,1, color);
 80022a8:	8ef8      	ldrh	r0, [r7, #54]	; 0x36
 80022aa:	8e79      	ldrh	r1, [r7, #50]	; 0x32
 80022ac:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80022ae:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	b29b      	uxth	r3, r3
 80022b4:	3301      	adds	r3, #1
 80022b6:	b29a      	uxth	r2, r3
 80022b8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80022bc:	9300      	str	r3, [sp, #0]
 80022be:	2301      	movs	r3, #1
 80022c0:	f7ff f85a 	bl	8001378 <TFT_Draw_HLine>
	for(y = y0; y <= last; y++) {
 80022c4:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	3301      	adds	r3, #1
 80022cc:	b29b      	uxth	r3, r3
 80022ce:	867b      	strh	r3, [r7, #50]	; 0x32
 80022d0:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 80022d4:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 80022d8:	429a      	cmp	r2, r3
 80022da:	ddbb      	ble.n	8002254 <LCD_FillTriangle+0x178>
	}

	// For lower part of triangle, find scanline crossings for segments
	// 0-2 and 1-2.  This loop is skipped if y1=y2.
	sa = dx12 * (y - y1);
 80022dc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80022e0:	f9b7 1032 	ldrsh.w	r1, [r7, #50]	; 0x32
 80022e4:	f9b7 2000 	ldrsh.w	r2, [r7]
 80022e8:	1a8a      	subs	r2, r1, r2
 80022ea:	fb02 f303 	mul.w	r3, r2, r3
 80022ee:	62fb      	str	r3, [r7, #44]	; 0x2c
	sb = dx02 * (y - y0);
 80022f0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80022f4:	f9b7 1032 	ldrsh.w	r1, [r7, #50]	; 0x32
 80022f8:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80022fc:	1a8a      	subs	r2, r1, r2
 80022fe:	fb02 f303 	mul.w	r3, r2, r3
 8002302:	62bb      	str	r3, [r7, #40]	; 0x28
	for(; y <= y2; y++) {
 8002304:	e03d      	b.n	8002382 <LCD_FillTriangle+0x2a6>
		a = x1 + sa / dy12;
 8002306:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800230a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800230c:	fb92 f3f3 	sdiv	r3, r2, r3
 8002310:	b29a      	uxth	r2, r3
 8002312:	887b      	ldrh	r3, [r7, #2]
 8002314:	4413      	add	r3, r2
 8002316:	b29b      	uxth	r3, r3
 8002318:	86fb      	strh	r3, [r7, #54]	; 0x36
		b = x0 + sb / dy02;
 800231a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800231e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002320:	fb92 f3f3 	sdiv	r3, r2, r3
 8002324:	b29a      	uxth	r2, r3
 8002326:	88fb      	ldrh	r3, [r7, #6]
 8002328:	4413      	add	r3, r2
 800232a:	b29b      	uxth	r3, r3
 800232c:	86bb      	strh	r3, [r7, #52]	; 0x34
		sa += dx12;
 800232e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002332:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002334:	4413      	add	r3, r2
 8002336:	62fb      	str	r3, [r7, #44]	; 0x2c
		sb += dx02;
 8002338:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800233c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800233e:	4413      	add	r3, r2
 8002340:	62bb      	str	r3, [r7, #40]	; 0x28
		/* longhand:
		a = x1 + (x2 - x1) * (y - y1) / (y2 - y1);
		b = x0 + (x2 - x0) * (y - y0) / (y2 - y0);
		*/
		if(a > b) swap(a,b);
 8002342:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	; 0x36
 8002346:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 800234a:	429a      	cmp	r2, r3
 800234c:	dd05      	ble.n	800235a <LCD_FillTriangle+0x27e>
 800234e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002350:	81fb      	strh	r3, [r7, #14]
 8002352:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8002354:	86fb      	strh	r3, [r7, #54]	; 0x36
 8002356:	89fb      	ldrh	r3, [r7, #14]
 8002358:	86bb      	strh	r3, [r7, #52]	; 0x34
		TFT_Draw_HLine(a, y, b - a + 1,1, color);
 800235a:	8ef8      	ldrh	r0, [r7, #54]	; 0x36
 800235c:	8e79      	ldrh	r1, [r7, #50]	; 0x32
 800235e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002360:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002362:	1ad3      	subs	r3, r2, r3
 8002364:	b29b      	uxth	r3, r3
 8002366:	3301      	adds	r3, #1
 8002368:	b29a      	uxth	r2, r3
 800236a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800236e:	9300      	str	r3, [sp, #0]
 8002370:	2301      	movs	r3, #1
 8002372:	f7ff f801 	bl	8001378 <TFT_Draw_HLine>
	for(; y <= y2; y++) {
 8002376:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 800237a:	b29b      	uxth	r3, r3
 800237c:	3301      	adds	r3, #1
 800237e:	b29b      	uxth	r3, r3
 8002380:	867b      	strh	r3, [r7, #50]	; 0x32
 8002382:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 8002386:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 800238a:	429a      	cmp	r2, r3
 800238c:	ddbb      	ble.n	8002306 <LCD_FillTriangle+0x22a>
	}
}
 800238e:	373c      	adds	r7, #60	; 0x3c
 8002390:	46bd      	mov	sp, r7
 8002392:	bd90      	pop	{r4, r7, pc}

08002394 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b088      	sub	sp, #32
 8002398:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800239a:	f107 030c 	add.w	r3, r7, #12
 800239e:	2200      	movs	r2, #0
 80023a0:	601a      	str	r2, [r3, #0]
 80023a2:	605a      	str	r2, [r3, #4]
 80023a4:	609a      	str	r2, [r3, #8]
 80023a6:	60da      	str	r2, [r3, #12]
 80023a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80023aa:	2300      	movs	r3, #0
 80023ac:	60bb      	str	r3, [r7, #8]
 80023ae:	4b48      	ldr	r3, [pc, #288]	; (80024d0 <MX_GPIO_Init+0x13c>)
 80023b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b2:	4a47      	ldr	r2, [pc, #284]	; (80024d0 <MX_GPIO_Init+0x13c>)
 80023b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023b8:	6313      	str	r3, [r2, #48]	; 0x30
 80023ba:	4b45      	ldr	r3, [pc, #276]	; (80024d0 <MX_GPIO_Init+0x13c>)
 80023bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023c2:	60bb      	str	r3, [r7, #8]
 80023c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023c6:	2300      	movs	r3, #0
 80023c8:	607b      	str	r3, [r7, #4]
 80023ca:	4b41      	ldr	r3, [pc, #260]	; (80024d0 <MX_GPIO_Init+0x13c>)
 80023cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ce:	4a40      	ldr	r2, [pc, #256]	; (80024d0 <MX_GPIO_Init+0x13c>)
 80023d0:	f043 0301 	orr.w	r3, r3, #1
 80023d4:	6313      	str	r3, [r2, #48]	; 0x30
 80023d6:	4b3e      	ldr	r3, [pc, #248]	; (80024d0 <MX_GPIO_Init+0x13c>)
 80023d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023da:	f003 0301 	and.w	r3, r3, #1
 80023de:	607b      	str	r3, [r7, #4]
 80023e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023e2:	2300      	movs	r3, #0
 80023e4:	603b      	str	r3, [r7, #0]
 80023e6:	4b3a      	ldr	r3, [pc, #232]	; (80024d0 <MX_GPIO_Init+0x13c>)
 80023e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ea:	4a39      	ldr	r2, [pc, #228]	; (80024d0 <MX_GPIO_Init+0x13c>)
 80023ec:	f043 0302 	orr.w	r3, r3, #2
 80023f0:	6313      	str	r3, [r2, #48]	; 0x30
 80023f2:	4b37      	ldr	r3, [pc, #220]	; (80024d0 <MX_GPIO_Init+0x13c>)
 80023f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f6:	f003 0302 	and.w	r3, r3, #2
 80023fa:	603b      	str	r3, [r7, #0]
 80023fc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D0_Pin|D1_Pin|D2_Pin|D3_Pin
 80023fe:	2200      	movs	r2, #0
 8002400:	f248 31ff 	movw	r1, #33791	; 0x83ff
 8002404:	4833      	ldr	r0, [pc, #204]	; (80024d4 <MX_GPIO_Init+0x140>)
 8002406:	f001 fc35 	bl	8003c74 <HAL_GPIO_WritePin>
                          |D4_Pin|D5_Pin|D6_Pin|D7_Pin
                          |REST_Pin|CS_Pin|RS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D8_Pin|D9_Pin|D10_Pin|GPIO_PIN_13
 800240a:	2200      	movs	r2, #0
 800240c:	f242 31ff 	movw	r1, #9215	; 0x23ff
 8002410:	4831      	ldr	r0, [pc, #196]	; (80024d8 <MX_GPIO_Init+0x144>)
 8002412:	f001 fc2f 	bl	8003c74 <HAL_GPIO_WritePin>
                          |D11_Pin|D12_Pin|D13_Pin|D14_Pin
                          |D15_Pin|WR_Pin|RD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8002416:	2201      	movs	r2, #1
 8002418:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800241c:	482d      	ldr	r0, [pc, #180]	; (80024d4 <MX_GPIO_Init+0x140>)
 800241e:	f001 fc29 	bl	8003c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin
 8002422:	f248 33ff 	movw	r3, #33791	; 0x83ff
 8002426:	60fb      	str	r3, [r7, #12]
                          |D4_Pin|D5_Pin|D6_Pin|D7_Pin
                          |REST_Pin|CS_Pin|RS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002428:	2301      	movs	r3, #1
 800242a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800242c:	2300      	movs	r3, #0
 800242e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002430:	2303      	movs	r3, #3
 8002432:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002434:	f107 030c 	add.w	r3, r7, #12
 8002438:	4619      	mov	r1, r3
 800243a:	4826      	ldr	r0, [pc, #152]	; (80024d4 <MX_GPIO_Init+0x140>)
 800243c:	f001 fa96 	bl	800396c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = D8_Pin|D9_Pin|D10_Pin|D11_Pin
 8002440:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8002444:	60fb      	str	r3, [r7, #12]
                          |D12_Pin|D13_Pin|D14_Pin|D15_Pin
                          |WR_Pin|RD_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002446:	2301      	movs	r3, #1
 8002448:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244a:	2300      	movs	r3, #0
 800244c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800244e:	2303      	movs	r3, #3
 8002450:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002452:	f107 030c 	add.w	r3, r7, #12
 8002456:	4619      	mov	r1, r3
 8002458:	481f      	ldr	r0, [pc, #124]	; (80024d8 <MX_GPIO_Init+0x144>)
 800245a:	f001 fa87 	bl	800396c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800245e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002462:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002464:	2301      	movs	r3, #1
 8002466:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002468:	2300      	movs	r3, #0
 800246a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800246c:	2302      	movs	r3, #2
 800246e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002470:	f107 030c 	add.w	r3, r7, #12
 8002474:	4619      	mov	r1, r3
 8002476:	4818      	ldr	r0, [pc, #96]	; (80024d8 <MX_GPIO_Init+0x144>)
 8002478:	f001 fa78 	bl	800396c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = T_IRQ_Pin;
 800247c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002480:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002482:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002486:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002488:	2300      	movs	r3, #0
 800248a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(T_IRQ_GPIO_Port, &GPIO_InitStruct);
 800248c:	f107 030c 	add.w	r3, r7, #12
 8002490:	4619      	mov	r1, r3
 8002492:	4810      	ldr	r0, [pc, #64]	; (80024d4 <MX_GPIO_Init+0x140>)
 8002494:	f001 fa6a 	bl	800396c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8002498:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800249c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800249e:	2301      	movs	r3, #1
 80024a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a2:	2300      	movs	r3, #0
 80024a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024a6:	2300      	movs	r3, #0
 80024a8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80024aa:	f107 030c 	add.w	r3, r7, #12
 80024ae:	4619      	mov	r1, r3
 80024b0:	4808      	ldr	r0, [pc, #32]	; (80024d4 <MX_GPIO_Init+0x140>)
 80024b2:	f001 fa5b 	bl	800396c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 15, 0);
 80024b6:	2200      	movs	r2, #0
 80024b8:	210f      	movs	r1, #15
 80024ba:	2028      	movs	r0, #40	; 0x28
 80024bc:	f001 fa1f 	bl	80038fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80024c0:	2028      	movs	r0, #40	; 0x28
 80024c2:	f001 fa38 	bl	8003936 <HAL_NVIC_EnableIRQ>

}
 80024c6:	bf00      	nop
 80024c8:	3720      	adds	r7, #32
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	40023800 	.word	0x40023800
 80024d4:	40020000 	.word	0x40020000
 80024d8:	40020400 	.word	0x40020400

080024dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	4603      	mov	r3, r0
 80024e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	db0b      	blt.n	8002506 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024ee:	79fb      	ldrb	r3, [r7, #7]
 80024f0:	f003 021f 	and.w	r2, r3, #31
 80024f4:	4907      	ldr	r1, [pc, #28]	; (8002514 <__NVIC_EnableIRQ+0x38>)
 80024f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024fa:	095b      	lsrs	r3, r3, #5
 80024fc:	2001      	movs	r0, #1
 80024fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002502:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002506:	bf00      	nop
 8002508:	370c      	adds	r7, #12
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr
 8002512:	bf00      	nop
 8002514:	e000e100 	.word	0xe000e100

08002518 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002518:	b480      	push	{r7}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
 800251e:	4603      	mov	r3, r0
 8002520:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002526:	2b00      	cmp	r3, #0
 8002528:	db12      	blt.n	8002550 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800252a:	79fb      	ldrb	r3, [r7, #7]
 800252c:	f003 021f 	and.w	r2, r3, #31
 8002530:	490a      	ldr	r1, [pc, #40]	; (800255c <__NVIC_DisableIRQ+0x44>)
 8002532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002536:	095b      	lsrs	r3, r3, #5
 8002538:	2001      	movs	r0, #1
 800253a:	fa00 f202 	lsl.w	r2, r0, r2
 800253e:	3320      	adds	r3, #32
 8002540:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002544:	f3bf 8f4f 	dsb	sy
}
 8002548:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800254a:	f3bf 8f6f 	isb	sy
}
 800254e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002550:	bf00      	nop
 8002552:	370c      	adds	r7, #12
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr
 800255c:	e000e100 	.word	0xe000e100

08002560 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b090      	sub	sp, #64	; 0x40
 8002564:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002566:	f001 f859 	bl	800361c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800256a:	f000 fc99 	bl	8002ea0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800256e:	f7ff ff11 	bl	8002394 <MX_GPIO_Init>
  MX_SPI2_Init();
 8002572:	f000 fd19 	bl	8002fa8 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8002576:	2201      	movs	r2, #1
 8002578:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800257c:	4896      	ldr	r0, [pc, #600]	; (80027d8 <main+0x278>)
 800257e:	f001 fb79 	bl	8003c74 <HAL_GPIO_WritePin>
  Init_SSD1963();
 8002582:	f7fe fd61 	bl	8001048 <Init_SSD1963>
  NVIC_DisableIRQ(EXTI15_10_IRQn);
 8002586:	2028      	movs	r0, #40	; 0x28
 8002588:	f7ff ffc6 	bl	8002518 <__NVIC_DisableIRQ>


  uint16_t pos_y;
    TFT_Clear_Screen(0xCFFF);
 800258c:	f64c 70ff 	movw	r0, #53247	; 0xcfff
 8002590:	f7fe fec8 	bl	8001324 <TFT_Clear_Screen>
    TFT_Draw_Fill_Rectangle(100,0, 600, 144, 0xD61F);//niebieska ramka
 8002594:	f24d 631f 	movw	r3, #54815	; 0xd61f
 8002598:	9300      	str	r3, [sp, #0]
 800259a:	2390      	movs	r3, #144	; 0x90
 800259c:	f44f 7216 	mov.w	r2, #600	; 0x258
 80025a0:	2100      	movs	r1, #0
 80025a2:	2064      	movs	r0, #100	; 0x64
 80025a4:	f7ff f9b7 	bl	8001916 <TFT_Draw_Fill_Rectangle>




	TFT_Draw_Fill_Rectangle(780,0, 20, 20, 0x8C51);//szary prostokt z prawej
 80025a8:	f648 4351 	movw	r3, #35921	; 0x8c51
 80025ac:	9300      	str	r3, [sp, #0]
 80025ae:	2314      	movs	r3, #20
 80025b0:	2214      	movs	r2, #20
 80025b2:	2100      	movs	r1, #0
 80025b4:	f44f 7043 	mov.w	r0, #780	; 0x30c
 80025b8:	f7ff f9ad 	bl	8001916 <TFT_Draw_Fill_Rectangle>
	TFT_Draw_Fill_Rectangle(780,460, 20, 20, 0x8C51);
 80025bc:	f648 4351 	movw	r3, #35921	; 0x8c51
 80025c0:	9300      	str	r3, [sp, #0]
 80025c2:	2314      	movs	r3, #20
 80025c4:	2214      	movs	r2, #20
 80025c6:	f44f 71e6 	mov.w	r1, #460	; 0x1cc
 80025ca:	f44f 7043 	mov.w	r0, #780	; 0x30c
 80025ce:	f7ff f9a2 	bl	8001916 <TFT_Draw_Fill_Rectangle>
	TFT_Draw_Fill_Round_Rect (680, 0, 120, 480, 20, 0x8C51);
 80025d2:	f648 4351 	movw	r3, #35921	; 0x8c51
 80025d6:	9301      	str	r3, [sp, #4]
 80025d8:	2314      	movs	r3, #20
 80025da:	9300      	str	r3, [sp, #0]
 80025dc:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80025e0:	2278      	movs	r2, #120	; 0x78
 80025e2:	2100      	movs	r1, #0
 80025e4:	f44f 702a 	mov.w	r0, #680	; 0x2a8
 80025e8:	f7ff fa71 	bl	8001ace <TFT_Draw_Fill_Round_Rect>
	pos_y = 9;
 80025ec:	2309      	movs	r3, #9
 80025ee:	85fb      	strh	r3, [r7, #46]	; 0x2e
	for(uint8_t i = 0; i<7;i+=1)//przyciski po prawej
 80025f0:	2300      	movs	r3, #0
 80025f2:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 80025f6:	e02c      	b.n	8002652 <main+0xf2>
	{
		TFT_Draw_Fill_Round_Rect (696, pos_y, 88, 47, 10,  0xD6BA);
 80025f8:	8df9      	ldrh	r1, [r7, #46]	; 0x2e
 80025fa:	f24d 63ba 	movw	r3, #54970	; 0xd6ba
 80025fe:	9301      	str	r3, [sp, #4]
 8002600:	230a      	movs	r3, #10
 8002602:	9300      	str	r3, [sp, #0]
 8002604:	232f      	movs	r3, #47	; 0x2f
 8002606:	2258      	movs	r2, #88	; 0x58
 8002608:	f44f 702e 	mov.w	r0, #696	; 0x2b8
 800260c:	f7ff fa5f 	bl	8001ace <TFT_Draw_Fill_Round_Rect>
		TFT_Draw_Fill_Rectangle(740,pos_y, 2, 47, 0x0000);
 8002610:	8df9      	ldrh	r1, [r7, #46]	; 0x2e
 8002612:	2300      	movs	r3, #0
 8002614:	9300      	str	r3, [sp, #0]
 8002616:	232f      	movs	r3, #47	; 0x2f
 8002618:	2202      	movs	r2, #2
 800261a:	f44f 7039 	mov.w	r0, #740	; 0x2e4
 800261e:	f7ff f97a 	bl	8001916 <TFT_Draw_Fill_Rectangle>
		LCD_centered_Font(696, pos_y+24, 88, "+   -", _Open_Sans_Bold_48, 1, 0x4A69);
 8002622:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002624:	3318      	adds	r3, #24
 8002626:	b299      	uxth	r1, r3
 8002628:	f644 2369 	movw	r3, #19049	; 0x4a69
 800262c:	9302      	str	r3, [sp, #8]
 800262e:	2301      	movs	r3, #1
 8002630:	9301      	str	r3, [sp, #4]
 8002632:	4b6a      	ldr	r3, [pc, #424]	; (80027dc <main+0x27c>)
 8002634:	9300      	str	r3, [sp, #0]
 8002636:	4b6a      	ldr	r3, [pc, #424]	; (80027e0 <main+0x280>)
 8002638:	2258      	movs	r2, #88	; 0x58
 800263a:	f44f 702e 	mov.w	r0, #696	; 0x2b8
 800263e:	f7ff fb60 	bl	8001d02 <LCD_centered_Font>
		pos_y+=56;
 8002642:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002644:	3338      	adds	r3, #56	; 0x38
 8002646:	85fb      	strh	r3, [r7, #46]	; 0x2e
	for(uint8_t i = 0; i<7;i+=1)//przyciski po prawej
 8002648:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800264c:	3301      	adds	r3, #1
 800264e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8002652:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002656:	2b06      	cmp	r3, #6
 8002658:	d9ce      	bls.n	80025f8 <main+0x98>
	}
	TFT_Draw_Fill_Round_Rect (696, 413, 88, 47, 10,  0xD6BA);
 800265a:	f24d 63ba 	movw	r3, #54970	; 0xd6ba
 800265e:	9301      	str	r3, [sp, #4]
 8002660:	230a      	movs	r3, #10
 8002662:	9300      	str	r3, [sp, #0]
 8002664:	232f      	movs	r3, #47	; 0x2f
 8002666:	2258      	movs	r2, #88	; 0x58
 8002668:	f240 119d 	movw	r1, #413	; 0x19d
 800266c:	f44f 702e 	mov.w	r0, #696	; 0x2b8
 8002670:	f7ff fa2d 	bl	8001ace <TFT_Draw_Fill_Round_Rect>
	TFT_Draw_Fill_Rectangle(740, 413, 2, 47, 0x0000);
 8002674:	2300      	movs	r3, #0
 8002676:	9300      	str	r3, [sp, #0]
 8002678:	232f      	movs	r3, #47	; 0x2f
 800267a:	2202      	movs	r2, #2
 800267c:	f240 119d 	movw	r1, #413	; 0x19d
 8002680:	f44f 7039 	mov.w	r0, #740	; 0x2e4
 8002684:	f7ff f947 	bl	8001916 <TFT_Draw_Fill_Rectangle>
	LCD_centered_Font(696, 413+24, 88, "+   -", _Open_Sans_Bold_48, 1, 0x4A69);
 8002688:	f644 2369 	movw	r3, #19049	; 0x4a69
 800268c:	9302      	str	r3, [sp, #8]
 800268e:	2301      	movs	r3, #1
 8002690:	9301      	str	r3, [sp, #4]
 8002692:	4b52      	ldr	r3, [pc, #328]	; (80027dc <main+0x27c>)
 8002694:	9300      	str	r3, [sp, #0]
 8002696:	4b52      	ldr	r3, [pc, #328]	; (80027e0 <main+0x280>)
 8002698:	2258      	movs	r2, #88	; 0x58
 800269a:	f240 11b5 	movw	r1, #437	; 0x1b5
 800269e:	f44f 702e 	mov.w	r0, #696	; 0x2b8
 80026a2:	f7ff fb2e 	bl	8001d02 <LCD_centered_Font>
	LCD_centered_Font(696, 9+25, 88, "X", _Open_Sans_Bold_48, 1, 0x7D3D);//literki po prawej
 80026a6:	f647 533d 	movw	r3, #32061	; 0x7d3d
 80026aa:	9302      	str	r3, [sp, #8]
 80026ac:	2301      	movs	r3, #1
 80026ae:	9301      	str	r3, [sp, #4]
 80026b0:	4b4a      	ldr	r3, [pc, #296]	; (80027dc <main+0x27c>)
 80026b2:	9300      	str	r3, [sp, #0]
 80026b4:	4b4b      	ldr	r3, [pc, #300]	; (80027e4 <main+0x284>)
 80026b6:	2258      	movs	r2, #88	; 0x58
 80026b8:	2122      	movs	r1, #34	; 0x22
 80026ba:	f44f 702e 	mov.w	r0, #696	; 0x2b8
 80026be:	f7ff fb20 	bl	8001d02 <LCD_centered_Font>
	LCD_centered_Font(696, 65+25, 88, "Y", _Open_Sans_Bold_48, 1, 0x7D3D);
 80026c2:	f647 533d 	movw	r3, #32061	; 0x7d3d
 80026c6:	9302      	str	r3, [sp, #8]
 80026c8:	2301      	movs	r3, #1
 80026ca:	9301      	str	r3, [sp, #4]
 80026cc:	4b43      	ldr	r3, [pc, #268]	; (80027dc <main+0x27c>)
 80026ce:	9300      	str	r3, [sp, #0]
 80026d0:	4b45      	ldr	r3, [pc, #276]	; (80027e8 <main+0x288>)
 80026d2:	2258      	movs	r2, #88	; 0x58
 80026d4:	215a      	movs	r1, #90	; 0x5a
 80026d6:	f44f 702e 	mov.w	r0, #696	; 0x2b8
 80026da:	f7ff fb12 	bl	8001d02 <LCD_centered_Font>
	LCD_centered_Font(696, 121+25, 88, "Z", _Open_Sans_Bold_48, 1, 0x7D3D);
 80026de:	f647 533d 	movw	r3, #32061	; 0x7d3d
 80026e2:	9302      	str	r3, [sp, #8]
 80026e4:	2301      	movs	r3, #1
 80026e6:	9301      	str	r3, [sp, #4]
 80026e8:	4b3c      	ldr	r3, [pc, #240]	; (80027dc <main+0x27c>)
 80026ea:	9300      	str	r3, [sp, #0]
 80026ec:	4b3f      	ldr	r3, [pc, #252]	; (80027ec <main+0x28c>)
 80026ee:	2258      	movs	r2, #88	; 0x58
 80026f0:	2192      	movs	r1, #146	; 0x92
 80026f2:	f44f 702e 	mov.w	r0, #696	; 0x2b8
 80026f6:	f7ff fb04 	bl	8001d02 <LCD_centered_Font>
	LCD_centered_Font(696, 177+25, 88, "A", _Open_Sans_Bold_48, 1, 0x7D3D);
 80026fa:	f647 533d 	movw	r3, #32061	; 0x7d3d
 80026fe:	9302      	str	r3, [sp, #8]
 8002700:	2301      	movs	r3, #1
 8002702:	9301      	str	r3, [sp, #4]
 8002704:	4b35      	ldr	r3, [pc, #212]	; (80027dc <main+0x27c>)
 8002706:	9300      	str	r3, [sp, #0]
 8002708:	4b39      	ldr	r3, [pc, #228]	; (80027f0 <main+0x290>)
 800270a:	2258      	movs	r2, #88	; 0x58
 800270c:	21ca      	movs	r1, #202	; 0xca
 800270e:	f44f 702e 	mov.w	r0, #696	; 0x2b8
 8002712:	f7ff faf6 	bl	8001d02 <LCD_centered_Font>
	LCD_centered_Font(696, 233+25, 88, "B", _Open_Sans_Bold_48, 1, 0x7D3D);
 8002716:	f647 533d 	movw	r3, #32061	; 0x7d3d
 800271a:	9302      	str	r3, [sp, #8]
 800271c:	2301      	movs	r3, #1
 800271e:	9301      	str	r3, [sp, #4]
 8002720:	4b2e      	ldr	r3, [pc, #184]	; (80027dc <main+0x27c>)
 8002722:	9300      	str	r3, [sp, #0]
 8002724:	4b33      	ldr	r3, [pc, #204]	; (80027f4 <main+0x294>)
 8002726:	2258      	movs	r2, #88	; 0x58
 8002728:	f44f 7181 	mov.w	r1, #258	; 0x102
 800272c:	f44f 702e 	mov.w	r0, #696	; 0x2b8
 8002730:	f7ff fae7 	bl	8001d02 <LCD_centered_Font>
	LCD_centered_Font(696, 289+25, 88, "C", _Open_Sans_Bold_48, 1, 0x7D3D);
 8002734:	f647 533d 	movw	r3, #32061	; 0x7d3d
 8002738:	9302      	str	r3, [sp, #8]
 800273a:	2301      	movs	r3, #1
 800273c:	9301      	str	r3, [sp, #4]
 800273e:	4b27      	ldr	r3, [pc, #156]	; (80027dc <main+0x27c>)
 8002740:	9300      	str	r3, [sp, #0]
 8002742:	4b2d      	ldr	r3, [pc, #180]	; (80027f8 <main+0x298>)
 8002744:	2258      	movs	r2, #88	; 0x58
 8002746:	f44f 719d 	mov.w	r1, #314	; 0x13a
 800274a:	f44f 702e 	mov.w	r0, #696	; 0x2b8
 800274e:	f7ff fad8 	bl	8001d02 <LCD_centered_Font>
	LCD_FillTriangle(732, 417,732, 417+38, 732+24, 417+19, 0x7D3D);
 8002752:	f647 533d 	movw	r3, #32061	; 0x7d3d
 8002756:	9302      	str	r3, [sp, #8]
 8002758:	f44f 73da 	mov.w	r3, #436	; 0x1b4
 800275c:	9301      	str	r3, [sp, #4]
 800275e:	f44f 733d 	mov.w	r3, #756	; 0x2f4
 8002762:	9300      	str	r3, [sp, #0]
 8002764:	f240 13c7 	movw	r3, #455	; 0x1c7
 8002768:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800276c:	f240 11a1 	movw	r1, #417	; 0x1a1
 8002770:	f44f 7037 	mov.w	r0, #732	; 0x2dc
 8002774:	f7ff fcb2 	bl	80020dc <LCD_FillTriangle>
	TFT_Draw_Bitmap_Without_Background(721, 353, hand_icon_x, hand_icon_y, hand_icon);
 8002778:	4b20      	ldr	r3, [pc, #128]	; (80027fc <main+0x29c>)
 800277a:	9300      	str	r3, [sp, #0]
 800277c:	231f      	movs	r3, #31
 800277e:	2229      	movs	r2, #41	; 0x29
 8002780:	f240 1161 	movw	r1, #353	; 0x161
 8002784:	f240 20d1 	movw	r0, #721	; 0x2d1
 8002788:	f7ff f83e 	bl	8001808 <TFT_Draw_Bitmap_Without_Background>




    TFT_Draw_Fill_Rectangle(0,0, 20, 20, 0x8C51);//szary prostokt z lewej
 800278c:	f648 4351 	movw	r3, #35921	; 0x8c51
 8002790:	9300      	str	r3, [sp, #0]
 8002792:	2314      	movs	r3, #20
 8002794:	2214      	movs	r2, #20
 8002796:	2100      	movs	r1, #0
 8002798:	2000      	movs	r0, #0
 800279a:	f7ff f8bc 	bl	8001916 <TFT_Draw_Fill_Rectangle>
    TFT_Draw_Fill_Rectangle(0,460, 20, 20, 0x8C51);
 800279e:	f648 4351 	movw	r3, #35921	; 0x8c51
 80027a2:	9300      	str	r3, [sp, #0]
 80027a4:	2314      	movs	r3, #20
 80027a6:	2214      	movs	r2, #20
 80027a8:	f44f 71e6 	mov.w	r1, #460	; 0x1cc
 80027ac:	2000      	movs	r0, #0
 80027ae:	f7ff f8b2 	bl	8001916 <TFT_Draw_Fill_Rectangle>
    TFT_Draw_Fill_Round_Rect (0, 0, 120, 480, 20, 0x8C51);
 80027b2:	f648 4351 	movw	r3, #35921	; 0x8c51
 80027b6:	9301      	str	r3, [sp, #4]
 80027b8:	2314      	movs	r3, #20
 80027ba:	9300      	str	r3, [sp, #0]
 80027bc:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80027c0:	2278      	movs	r2, #120	; 0x78
 80027c2:	2100      	movs	r1, #0
 80027c4:	2000      	movs	r0, #0
 80027c6:	f7ff f982 	bl	8001ace <TFT_Draw_Fill_Round_Rect>
    pos_y = 33;
 80027ca:	2321      	movs	r3, #33	; 0x21
 80027cc:	85fb      	strh	r3, [r7, #46]	; 0x2e
    for(uint8_t i = 0; i<8;i+=1)//przyciski po lewej
 80027ce:	2300      	movs	r3, #0
 80027d0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 80027d4:	e027      	b.n	8002826 <main+0x2c6>
 80027d6:	bf00      	nop
 80027d8:	40020000 	.word	0x40020000
 80027dc:	0800b6bc 	.word	0x0800b6bc
 80027e0:	08007aa8 	.word	0x08007aa8
 80027e4:	08007ab0 	.word	0x08007ab0
 80027e8:	08007ab4 	.word	0x08007ab4
 80027ec:	08007ab8 	.word	0x08007ab8
 80027f0:	08007abc 	.word	0x08007abc
 80027f4:	08007ac0 	.word	0x08007ac0
 80027f8:	08007ac4 	.word	0x08007ac4
 80027fc:	0800b6c8 	.word	0x0800b6c8
    {
        TFT_Draw_Fill_Round_Rect (16, pos_y, 88, 47, 10,  0xD6BA);
 8002800:	8df9      	ldrh	r1, [r7, #46]	; 0x2e
 8002802:	f24d 63ba 	movw	r3, #54970	; 0xd6ba
 8002806:	9301      	str	r3, [sp, #4]
 8002808:	230a      	movs	r3, #10
 800280a:	9300      	str	r3, [sp, #0]
 800280c:	232f      	movs	r3, #47	; 0x2f
 800280e:	2258      	movs	r2, #88	; 0x58
 8002810:	2010      	movs	r0, #16
 8002812:	f7ff f95c 	bl	8001ace <TFT_Draw_Fill_Round_Rect>
        pos_y+=56;
 8002816:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002818:	3338      	adds	r3, #56	; 0x38
 800281a:	85fb      	strh	r3, [r7, #46]	; 0x2e
    for(uint8_t i = 0; i<8;i+=1)//przyciski po lewej
 800281c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002820:	3301      	adds	r3, #1
 8002822:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8002826:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800282a:	2b07      	cmp	r3, #7
 800282c:	d9e8      	bls.n	8002800 <main+0x2a0>
    }
    LCD_centered_Font(0, 0+16, 120, "JOB NAME", _Open_Sans_Bold_14, 1, BLACK);
 800282e:	2300      	movs	r3, #0
 8002830:	9302      	str	r3, [sp, #8]
 8002832:	2301      	movs	r3, #1
 8002834:	9301      	str	r3, [sp, #4]
 8002836:	4bc3      	ldr	r3, [pc, #780]	; (8002b44 <main+0x5e4>)
 8002838:	9300      	str	r3, [sp, #0]
 800283a:	4bc3      	ldr	r3, [pc, #780]	; (8002b48 <main+0x5e8>)
 800283c:	2278      	movs	r2, #120	; 0x78
 800283e:	2110      	movs	r1, #16
 8002840:	2000      	movs	r0, #0
 8002842:	f7ff fa5e 	bl	8001d02 <LCD_centered_Font>
	LCD_centered_Font(16, 33+24, 88, "OPEN", _Open_Sans_Bold_14, 1, 0x7D3D);//literki po lewej
 8002846:	f647 533d 	movw	r3, #32061	; 0x7d3d
 800284a:	9302      	str	r3, [sp, #8]
 800284c:	2301      	movs	r3, #1
 800284e:	9301      	str	r3, [sp, #4]
 8002850:	4bbc      	ldr	r3, [pc, #752]	; (8002b44 <main+0x5e4>)
 8002852:	9300      	str	r3, [sp, #0]
 8002854:	4bbd      	ldr	r3, [pc, #756]	; (8002b4c <main+0x5ec>)
 8002856:	2258      	movs	r2, #88	; 0x58
 8002858:	2139      	movs	r1, #57	; 0x39
 800285a:	2010      	movs	r0, #16
 800285c:	f7ff fa51 	bl	8001d02 <LCD_centered_Font>
	LCD_centered_Font(16, 89+24, 88, "CONT. JOB", _Open_Sans_Bold_14, 1, 0x7D3D);
 8002860:	f647 533d 	movw	r3, #32061	; 0x7d3d
 8002864:	9302      	str	r3, [sp, #8]
 8002866:	2301      	movs	r3, #1
 8002868:	9301      	str	r3, [sp, #4]
 800286a:	4bb6      	ldr	r3, [pc, #728]	; (8002b44 <main+0x5e4>)
 800286c:	9300      	str	r3, [sp, #0]
 800286e:	4bb8      	ldr	r3, [pc, #736]	; (8002b50 <main+0x5f0>)
 8002870:	2258      	movs	r2, #88	; 0x58
 8002872:	2171      	movs	r1, #113	; 0x71
 8002874:	2010      	movs	r0, #16
 8002876:	f7ff fa44 	bl	8001d02 <LCD_centered_Font>
	LCD_centered_Font(16, 145+24, 88, "MANUAL", _Open_Sans_Bold_14, 1, 0x7D3D);
 800287a:	f647 533d 	movw	r3, #32061	; 0x7d3d
 800287e:	9302      	str	r3, [sp, #8]
 8002880:	2301      	movs	r3, #1
 8002882:	9301      	str	r3, [sp, #4]
 8002884:	4baf      	ldr	r3, [pc, #700]	; (8002b44 <main+0x5e4>)
 8002886:	9300      	str	r3, [sp, #0]
 8002888:	4bb2      	ldr	r3, [pc, #712]	; (8002b54 <main+0x5f4>)
 800288a:	2258      	movs	r2, #88	; 0x58
 800288c:	21a9      	movs	r1, #169	; 0xa9
 800288e:	2010      	movs	r0, #16
 8002890:	f7ff fa37 	bl	8001d02 <LCD_centered_Font>
	LCD_centered_Font(16, 201+14, 88, "ENABLE\nTOOL", _Open_Sans_Bold_14, 1, 0x7D3D);
 8002894:	f647 533d 	movw	r3, #32061	; 0x7d3d
 8002898:	9302      	str	r3, [sp, #8]
 800289a:	2301      	movs	r3, #1
 800289c:	9301      	str	r3, [sp, #4]
 800289e:	4ba9      	ldr	r3, [pc, #676]	; (8002b44 <main+0x5e4>)
 80028a0:	9300      	str	r3, [sp, #0]
 80028a2:	4bad      	ldr	r3, [pc, #692]	; (8002b58 <main+0x5f8>)
 80028a4:	2258      	movs	r2, #88	; 0x58
 80028a6:	21d7      	movs	r1, #215	; 0xd7
 80028a8:	2010      	movs	r0, #16
 80028aa:	f7ff fa2a 	bl	8001d02 <LCD_centered_Font>
	LCD_centered_Font(16, 257+24, 88, "RUN JOB", _Open_Sans_Bold_14, 1, 0x7D3D);
 80028ae:	f647 533d 	movw	r3, #32061	; 0x7d3d
 80028b2:	9302      	str	r3, [sp, #8]
 80028b4:	2301      	movs	r3, #1
 80028b6:	9301      	str	r3, [sp, #4]
 80028b8:	4ba2      	ldr	r3, [pc, #648]	; (8002b44 <main+0x5e4>)
 80028ba:	9300      	str	r3, [sp, #0]
 80028bc:	4ba7      	ldr	r3, [pc, #668]	; (8002b5c <main+0x5fc>)
 80028be:	2258      	movs	r2, #88	; 0x58
 80028c0:	f240 1119 	movw	r1, #281	; 0x119
 80028c4:	2010      	movs	r0, #16
 80028c6:	f7ff fa1c 	bl	8001d02 <LCD_centered_Font>
	LCD_centered_Font(16, 313+14, 88, "AXIS\nCONTROL", _Open_Sans_Bold_14, 1, 0x7D3D);
 80028ca:	f647 533d 	movw	r3, #32061	; 0x7d3d
 80028ce:	9302      	str	r3, [sp, #8]
 80028d0:	2301      	movs	r3, #1
 80028d2:	9301      	str	r3, [sp, #4]
 80028d4:	4b9b      	ldr	r3, [pc, #620]	; (8002b44 <main+0x5e4>)
 80028d6:	9300      	str	r3, [sp, #0]
 80028d8:	4ba1      	ldr	r3, [pc, #644]	; (8002b60 <main+0x600>)
 80028da:	2258      	movs	r2, #88	; 0x58
 80028dc:	f240 1147 	movw	r1, #327	; 0x147
 80028e0:	2010      	movs	r0, #16
 80028e2:	f7ff fa0e 	bl	8001d02 <LCD_centered_Font>
	LCD_centered_Font(16, 369+14, 88, "CONT.\nMOVEMENT", _Open_Sans_Bold_14, 1, 0x7D3D);
 80028e6:	f647 533d 	movw	r3, #32061	; 0x7d3d
 80028ea:	9302      	str	r3, [sp, #8]
 80028ec:	2301      	movs	r3, #1
 80028ee:	9301      	str	r3, [sp, #4]
 80028f0:	4b94      	ldr	r3, [pc, #592]	; (8002b44 <main+0x5e4>)
 80028f2:	9300      	str	r3, [sp, #0]
 80028f4:	4b9b      	ldr	r3, [pc, #620]	; (8002b64 <main+0x604>)
 80028f6:	2258      	movs	r2, #88	; 0x58
 80028f8:	f240 117f 	movw	r1, #383	; 0x17f
 80028fc:	2010      	movs	r0, #16
 80028fe:	f7ff fa00 	bl	8001d02 <LCD_centered_Font>
	LCD_centered_Font(16, 425+24, 88, "SETTINGS", _Open_Sans_Bold_14, 1, 0x7D3D);
 8002902:	f647 533d 	movw	r3, #32061	; 0x7d3d
 8002906:	9302      	str	r3, [sp, #8]
 8002908:	2301      	movs	r3, #1
 800290a:	9301      	str	r3, [sp, #4]
 800290c:	4b8d      	ldr	r3, [pc, #564]	; (8002b44 <main+0x5e4>)
 800290e:	9300      	str	r3, [sp, #0]
 8002910:	4b95      	ldr	r3, [pc, #596]	; (8002b68 <main+0x608>)
 8002912:	2258      	movs	r2, #88	; 0x58
 8002914:	f240 11c1 	movw	r1, #449	; 0x1c1
 8002918:	2010      	movs	r0, #16
 800291a:	f7ff f9f2 	bl	8001d02 <LCD_centered_Font>




	TFT_Draw_Fill_Round_Rect (132, 9, 70, 41, 20,  0xD6BA);//przyciski na gorze
 800291e:	f24d 63ba 	movw	r3, #54970	; 0xd6ba
 8002922:	9301      	str	r3, [sp, #4]
 8002924:	2314      	movs	r3, #20
 8002926:	9300      	str	r3, [sp, #0]
 8002928:	2329      	movs	r3, #41	; 0x29
 800292a:	2246      	movs	r2, #70	; 0x46
 800292c:	2109      	movs	r1, #9
 800292e:	2084      	movs	r0, #132	; 0x84
 8002930:	f7ff f8cd 	bl	8001ace <TFT_Draw_Fill_Round_Rect>
	TFT_Draw_Fill_Round_Rect (212, 9, 70, 41, 20,  0xD6BA);
 8002934:	f24d 63ba 	movw	r3, #54970	; 0xd6ba
 8002938:	9301      	str	r3, [sp, #4]
 800293a:	2314      	movs	r3, #20
 800293c:	9300      	str	r3, [sp, #0]
 800293e:	2329      	movs	r3, #41	; 0x29
 8002940:	2246      	movs	r2, #70	; 0x46
 8002942:	2109      	movs	r1, #9
 8002944:	20d4      	movs	r0, #212	; 0xd4
 8002946:	f7ff f8c2 	bl	8001ace <TFT_Draw_Fill_Round_Rect>
	TFT_Draw_Fill_Round_Rect (291, 9, 70, 41, 20,  0xD6BA);
 800294a:	f24d 63ba 	movw	r3, #54970	; 0xd6ba
 800294e:	9301      	str	r3, [sp, #4]
 8002950:	2314      	movs	r3, #20
 8002952:	9300      	str	r3, [sp, #0]
 8002954:	2329      	movs	r3, #41	; 0x29
 8002956:	2246      	movs	r2, #70	; 0x46
 8002958:	2109      	movs	r1, #9
 800295a:	f240 1023 	movw	r0, #291	; 0x123
 800295e:	f7ff f8b6 	bl	8001ace <TFT_Draw_Fill_Round_Rect>
	TFT_Draw_Fill_Round_Rect (371, 9, 81, 41, 20,  0xD6BA);
 8002962:	f24d 63ba 	movw	r3, #54970	; 0xd6ba
 8002966:	9301      	str	r3, [sp, #4]
 8002968:	2314      	movs	r3, #20
 800296a:	9300      	str	r3, [sp, #0]
 800296c:	2329      	movs	r3, #41	; 0x29
 800296e:	2251      	movs	r2, #81	; 0x51
 8002970:	2109      	movs	r1, #9
 8002972:	f240 1073 	movw	r0, #371	; 0x173
 8002976:	f7ff f8aa 	bl	8001ace <TFT_Draw_Fill_Round_Rect>
	TFT_Draw_Fill_Round_Rect (462, 9, 72, 41, 20,  0xD6BA);
 800297a:	f24d 63ba 	movw	r3, #54970	; 0xd6ba
 800297e:	9301      	str	r3, [sp, #4]
 8002980:	2314      	movs	r3, #20
 8002982:	9300      	str	r3, [sp, #0]
 8002984:	2329      	movs	r3, #41	; 0x29
 8002986:	2248      	movs	r2, #72	; 0x48
 8002988:	2109      	movs	r1, #9
 800298a:	f44f 70e7 	mov.w	r0, #462	; 0x1ce
 800298e:	f7ff f89e 	bl	8001ace <TFT_Draw_Fill_Round_Rect>
	TFT_Draw_Fill_Round_Rect (544, 9, 72, 41, 20,  0xD6BA);
 8002992:	f24d 63ba 	movw	r3, #54970	; 0xd6ba
 8002996:	9301      	str	r3, [sp, #4]
 8002998:	2314      	movs	r3, #20
 800299a:	9300      	str	r3, [sp, #0]
 800299c:	2329      	movs	r3, #41	; 0x29
 800299e:	2248      	movs	r2, #72	; 0x48
 80029a0:	2109      	movs	r1, #9
 80029a2:	f44f 7008 	mov.w	r0, #544	; 0x220
 80029a6:	f7ff f892 	bl	8001ace <TFT_Draw_Fill_Round_Rect>
	TFT_Draw_Fill_Round_Rect (628, 15, 40, 40, 20,  0xD6BA);
 80029aa:	f24d 63ba 	movw	r3, #54970	; 0xd6ba
 80029ae:	9301      	str	r3, [sp, #4]
 80029b0:	2314      	movs	r3, #20
 80029b2:	9300      	str	r3, [sp, #0]
 80029b4:	2328      	movs	r3, #40	; 0x28
 80029b6:	2228      	movs	r2, #40	; 0x28
 80029b8:	210f      	movs	r1, #15
 80029ba:	f44f 701d 	mov.w	r0, #628	; 0x274
 80029be:	f7ff f886 	bl	8001ace <TFT_Draw_Fill_Round_Rect>
	TFT_Draw_Fill_Round_Rect (628, 88, 40, 40, 20,  0xD6BA);
 80029c2:	f24d 63ba 	movw	r3, #54970	; 0xd6ba
 80029c6:	9301      	str	r3, [sp, #4]
 80029c8:	2314      	movs	r3, #20
 80029ca:	9300      	str	r3, [sp, #0]
 80029cc:	2328      	movs	r3, #40	; 0x28
 80029ce:	2228      	movs	r2, #40	; 0x28
 80029d0:	2158      	movs	r1, #88	; 0x58
 80029d2:	f44f 701d 	mov.w	r0, #628	; 0x274
 80029d6:	f7ff f87a 	bl	8001ace <TFT_Draw_Fill_Round_Rect>
	TFT_Draw_Fill_Round_Rect (211, 68, 61, 21, 10,  0xD6BA);
 80029da:	f24d 63ba 	movw	r3, #54970	; 0xd6ba
 80029de:	9301      	str	r3, [sp, #4]
 80029e0:	230a      	movs	r3, #10
 80029e2:	9300      	str	r3, [sp, #0]
 80029e4:	2315      	movs	r3, #21
 80029e6:	223d      	movs	r2, #61	; 0x3d
 80029e8:	2144      	movs	r1, #68	; 0x44
 80029ea:	20d3      	movs	r0, #211	; 0xd3
 80029ec:	f7ff f86f 	bl	8001ace <TFT_Draw_Fill_Round_Rect>
	TFT_Draw_Fill_Round_Rect (211, 109, 61, 21, 10,  0xD6BA);
 80029f0:	f24d 63ba 	movw	r3, #54970	; 0xd6ba
 80029f4:	9301      	str	r3, [sp, #4]
 80029f6:	230a      	movs	r3, #10
 80029f8:	9300      	str	r3, [sp, #0]
 80029fa:	2315      	movs	r3, #21
 80029fc:	223d      	movs	r2, #61	; 0x3d
 80029fe:	216d      	movs	r1, #109	; 0x6d
 8002a00:	20d3      	movs	r0, #211	; 0xd3
 8002a02:	f7ff f864 	bl	8001ace <TFT_Draw_Fill_Round_Rect>
	TFT_Draw_Fill_Round_Rect (362, 68, 61, 21, 10,  0xD6BA);
 8002a06:	f24d 63ba 	movw	r3, #54970	; 0xd6ba
 8002a0a:	9301      	str	r3, [sp, #4]
 8002a0c:	230a      	movs	r3, #10
 8002a0e:	9300      	str	r3, [sp, #0]
 8002a10:	2315      	movs	r3, #21
 8002a12:	223d      	movs	r2, #61	; 0x3d
 8002a14:	2144      	movs	r1, #68	; 0x44
 8002a16:	f44f 70b5 	mov.w	r0, #362	; 0x16a
 8002a1a:	f7ff f858 	bl	8001ace <TFT_Draw_Fill_Round_Rect>
	TFT_Draw_Fill_Round_Rect (362, 109, 61, 21, 10,  0xD6BA);
 8002a1e:	f24d 63ba 	movw	r3, #54970	; 0xd6ba
 8002a22:	9301      	str	r3, [sp, #4]
 8002a24:	230a      	movs	r3, #10
 8002a26:	9300      	str	r3, [sp, #0]
 8002a28:	2315      	movs	r3, #21
 8002a2a:	223d      	movs	r2, #61	; 0x3d
 8002a2c:	216d      	movs	r1, #109	; 0x6d
 8002a2e:	f44f 70b5 	mov.w	r0, #362	; 0x16a
 8002a32:	f7ff f84c 	bl	8001ace <TFT_Draw_Fill_Round_Rect>
	TFT_Draw_Fill_Round_Rect (532, 68, 61, 21, 10,  0xD6BA);
 8002a36:	f24d 63ba 	movw	r3, #54970	; 0xd6ba
 8002a3a:	9301      	str	r3, [sp, #4]
 8002a3c:	230a      	movs	r3, #10
 8002a3e:	9300      	str	r3, [sp, #0]
 8002a40:	2315      	movs	r3, #21
 8002a42:	223d      	movs	r2, #61	; 0x3d
 8002a44:	2144      	movs	r1, #68	; 0x44
 8002a46:	f44f 7005 	mov.w	r0, #532	; 0x214
 8002a4a:	f7ff f840 	bl	8001ace <TFT_Draw_Fill_Round_Rect>
	TFT_Draw_Fill_Round_Rect (532, 109, 61, 21, 10,  0xD6BA);
 8002a4e:	f24d 63ba 	movw	r3, #54970	; 0xd6ba
 8002a52:	9301      	str	r3, [sp, #4]
 8002a54:	230a      	movs	r3, #10
 8002a56:	9300      	str	r3, [sp, #0]
 8002a58:	2315      	movs	r3, #21
 8002a5a:	223d      	movs	r2, #61	; 0x3d
 8002a5c:	216d      	movs	r1, #109	; 0x6d
 8002a5e:	f44f 7005 	mov.w	r0, #532	; 0x214
 8002a62:	f7ff f834 	bl	8001ace <TFT_Draw_Fill_Round_Rect>
    LCD_centered_Font(132, 9+22, 70, "SELECT", _Open_Sans_Bold_14, 1, BLACK);//opisy przyciskow
 8002a66:	2300      	movs	r3, #0
 8002a68:	9302      	str	r3, [sp, #8]
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	9301      	str	r3, [sp, #4]
 8002a6e:	4b35      	ldr	r3, [pc, #212]	; (8002b44 <main+0x5e4>)
 8002a70:	9300      	str	r3, [sp, #0]
 8002a72:	4b3e      	ldr	r3, [pc, #248]	; (8002b6c <main+0x60c>)
 8002a74:	2246      	movs	r2, #70	; 0x46
 8002a76:	211f      	movs	r1, #31
 8002a78:	2084      	movs	r0, #132	; 0x84
 8002a7a:	f7ff f942 	bl	8001d02 <LCD_centered_Font>
    LCD_centered_Font(212, 9+22, 70, "NEW P.", _Open_Sans_Bold_14, 1, BLACK);
 8002a7e:	2300      	movs	r3, #0
 8002a80:	9302      	str	r3, [sp, #8]
 8002a82:	2301      	movs	r3, #1
 8002a84:	9301      	str	r3, [sp, #4]
 8002a86:	4b2f      	ldr	r3, [pc, #188]	; (8002b44 <main+0x5e4>)
 8002a88:	9300      	str	r3, [sp, #0]
 8002a8a:	4b39      	ldr	r3, [pc, #228]	; (8002b70 <main+0x610>)
 8002a8c:	2246      	movs	r2, #70	; 0x46
 8002a8e:	211f      	movs	r1, #31
 8002a90:	20d4      	movs	r0, #212	; 0xd4
 8002a92:	f7ff f936 	bl	8001d02 <LCD_centered_Font>
    LCD_centered_Font(291, 9+22, 70, "EDIT P.", _Open_Sans_Bold_14, 1, BLACK);
 8002a96:	2300      	movs	r3, #0
 8002a98:	9302      	str	r3, [sp, #8]
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	9301      	str	r3, [sp, #4]
 8002a9e:	4b29      	ldr	r3, [pc, #164]	; (8002b44 <main+0x5e4>)
 8002aa0:	9300      	str	r3, [sp, #0]
 8002aa2:	4b34      	ldr	r3, [pc, #208]	; (8002b74 <main+0x614>)
 8002aa4:	2246      	movs	r2, #70	; 0x46
 8002aa6:	211f      	movs	r1, #31
 8002aa8:	f240 1023 	movw	r0, #291	; 0x123
 8002aac:	f7ff f929 	bl	8001d02 <LCD_centered_Font>
    LCD_Font(371, 9+22,  "DELETE P.", _Open_Sans_Bold_14, 1, BLACK);
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	9301      	str	r3, [sp, #4]
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	9300      	str	r3, [sp, #0]
 8002ab8:	4b22      	ldr	r3, [pc, #136]	; (8002b44 <main+0x5e4>)
 8002aba:	4a2f      	ldr	r2, [pc, #188]	; (8002b78 <main+0x618>)
 8002abc:	211f      	movs	r1, #31
 8002abe:	f240 1073 	movw	r0, #371	; 0x173
 8002ac2:	f7ff fa83 	bl	8001fcc <LCD_Font>
    LCD_centered_Font(462, 9+22, 70, "SET T.P.", _Open_Sans_Bold_14, 1, BLACK);
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	9302      	str	r3, [sp, #8]
 8002aca:	2301      	movs	r3, #1
 8002acc:	9301      	str	r3, [sp, #4]
 8002ace:	4b1d      	ldr	r3, [pc, #116]	; (8002b44 <main+0x5e4>)
 8002ad0:	9300      	str	r3, [sp, #0]
 8002ad2:	4b2a      	ldr	r3, [pc, #168]	; (8002b7c <main+0x61c>)
 8002ad4:	2246      	movs	r2, #70	; 0x46
 8002ad6:	211f      	movs	r1, #31
 8002ad8:	f44f 70e7 	mov.w	r0, #462	; 0x1ce
 8002adc:	f7ff f911 	bl	8001d02 <LCD_centered_Font>
    LCD_centered_Font(544, 9+22, 70, "SET H.P", _Open_Sans_Bold_14, 1, BLACK);
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	9302      	str	r3, [sp, #8]
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	9301      	str	r3, [sp, #4]
 8002ae8:	4b16      	ldr	r3, [pc, #88]	; (8002b44 <main+0x5e4>)
 8002aea:	9300      	str	r3, [sp, #0]
 8002aec:	4b24      	ldr	r3, [pc, #144]	; (8002b80 <main+0x620>)
 8002aee:	2246      	movs	r2, #70	; 0x46
 8002af0:	211f      	movs	r1, #31
 8002af2:	f44f 7008 	mov.w	r0, #544	; 0x220
 8002af6:	f7ff f904 	bl	8001d02 <LCD_centered_Font>
    LCD_Font(155, 67+11, "Name:", _Open_Sans_Bold_14, 1, BLACK);
 8002afa:	2300      	movs	r3, #0
 8002afc:	9301      	str	r3, [sp, #4]
 8002afe:	2301      	movs	r3, #1
 8002b00:	9300      	str	r3, [sp, #0]
 8002b02:	4b10      	ldr	r3, [pc, #64]	; (8002b44 <main+0x5e4>)
 8002b04:	4a1f      	ldr	r2, [pc, #124]	; (8002b84 <main+0x624>)
 8002b06:	214e      	movs	r1, #78	; 0x4e
 8002b08:	209b      	movs	r0, #155	; 0x9b
 8002b0a:	f7ff fa5f 	bl	8001fcc <LCD_Font>
    LCD_Font(155, 109+11, "Tool:", _Open_Sans_Bold_14, 1, BLACK);
 8002b0e:	2300      	movs	r3, #0
 8002b10:	9301      	str	r3, [sp, #4]
 8002b12:	2301      	movs	r3, #1
 8002b14:	9300      	str	r3, [sp, #0]
 8002b16:	4b0b      	ldr	r3, [pc, #44]	; (8002b44 <main+0x5e4>)
 8002b18:	4a1b      	ldr	r2, [pc, #108]	; (8002b88 <main+0x628>)
 8002b1a:	2178      	movs	r1, #120	; 0x78
 8002b1c:	209b      	movs	r0, #155	; 0x9b
 8002b1e:	f7ff fa55 	bl	8001fcc <LCD_Font>
    LCD_Font(295, 67+11, "Move:", _Open_Sans_Bold_14, 1, BLACK);
 8002b22:	2300      	movs	r3, #0
 8002b24:	9301      	str	r3, [sp, #4]
 8002b26:	2301      	movs	r3, #1
 8002b28:	9300      	str	r3, [sp, #0]
 8002b2a:	4b06      	ldr	r3, [pc, #24]	; (8002b44 <main+0x5e4>)
 8002b2c:	4a17      	ldr	r2, [pc, #92]	; (8002b8c <main+0x62c>)
 8002b2e:	214e      	movs	r1, #78	; 0x4e
 8002b30:	f240 1027 	movw	r0, #295	; 0x127
 8002b34:	f7ff fa4a 	bl	8001fcc <LCD_Font>
    LCD_Font(295, 109+11, "Speed:", _Open_Sans_Bold_14, 1, BLACK);
 8002b38:	2300      	movs	r3, #0
 8002b3a:	9301      	str	r3, [sp, #4]
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	9300      	str	r3, [sp, #0]
 8002b40:	4b00      	ldr	r3, [pc, #0]	; (8002b44 <main+0x5e4>)
 8002b42:	e025      	b.n	8002b90 <main+0x630>
 8002b44:	08008238 	.word	0x08008238
 8002b48:	08007ac8 	.word	0x08007ac8
 8002b4c:	08007ad4 	.word	0x08007ad4
 8002b50:	08007adc 	.word	0x08007adc
 8002b54:	08007ae8 	.word	0x08007ae8
 8002b58:	08007af0 	.word	0x08007af0
 8002b5c:	08007afc 	.word	0x08007afc
 8002b60:	08007b04 	.word	0x08007b04
 8002b64:	08007b14 	.word	0x08007b14
 8002b68:	08007b24 	.word	0x08007b24
 8002b6c:	08007b30 	.word	0x08007b30
 8002b70:	08007b38 	.word	0x08007b38
 8002b74:	08007b40 	.word	0x08007b40
 8002b78:	08007b48 	.word	0x08007b48
 8002b7c:	08007b54 	.word	0x08007b54
 8002b80:	08007b60 	.word	0x08007b60
 8002b84:	08007b68 	.word	0x08007b68
 8002b88:	08007b70 	.word	0x08007b70
 8002b8c:	08007b78 	.word	0x08007b78
 8002b90:	4ab2      	ldr	r2, [pc, #712]	; (8002e5c <main+0x8fc>)
 8002b92:	2178      	movs	r1, #120	; 0x78
 8002b94:	f240 1027 	movw	r0, #295	; 0x127
 8002b98:	f7ff fa18 	bl	8001fcc <LCD_Font>
    LCD_Font(446, 67+11, "Type:", _Open_Sans_Bold_14, 1, BLACK);
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	9301      	str	r3, [sp, #4]
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	9300      	str	r3, [sp, #0]
 8002ba4:	4bae      	ldr	r3, [pc, #696]	; (8002e60 <main+0x900>)
 8002ba6:	4aaf      	ldr	r2, [pc, #700]	; (8002e64 <main+0x904>)
 8002ba8:	214e      	movs	r1, #78	; 0x4e
 8002baa:	f44f 70df 	mov.w	r0, #446	; 0x1be
 8002bae:	f7ff fa0d 	bl	8001fcc <LCD_Font>
    LCD_Font(446, 109+11, "at Target:", _Open_Sans_Bold_14, 1, BLACK);
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	9301      	str	r3, [sp, #4]
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	9300      	str	r3, [sp, #0]
 8002bba:	4ba9      	ldr	r3, [pc, #676]	; (8002e60 <main+0x900>)
 8002bbc:	4aaa      	ldr	r2, [pc, #680]	; (8002e68 <main+0x908>)
 8002bbe:	2178      	movs	r1, #120	; 0x78
 8002bc0:	f44f 70df 	mov.w	r0, #446	; 0x1be
 8002bc4:	f7ff fa02 	bl	8001fcc <LCD_Font>
    LCD_centered_Font(211, 68+11, 61, "P11", _Open_Sans_Bold_14, 1, BLACK);
 8002bc8:	2300      	movs	r3, #0
 8002bca:	9302      	str	r3, [sp, #8]
 8002bcc:	2301      	movs	r3, #1
 8002bce:	9301      	str	r3, [sp, #4]
 8002bd0:	4ba3      	ldr	r3, [pc, #652]	; (8002e60 <main+0x900>)
 8002bd2:	9300      	str	r3, [sp, #0]
 8002bd4:	4ba5      	ldr	r3, [pc, #660]	; (8002e6c <main+0x90c>)
 8002bd6:	223d      	movs	r2, #61	; 0x3d
 8002bd8:	214f      	movs	r1, #79	; 0x4f
 8002bda:	20d3      	movs	r0, #211	; 0xd3
 8002bdc:	f7ff f891 	bl	8001d02 <LCD_centered_Font>
    LCD_centered_Font(211, 109+11, 41, "OFF", _Open_Sans_Bold_14, 1, BLACK);
 8002be0:	2300      	movs	r3, #0
 8002be2:	9302      	str	r3, [sp, #8]
 8002be4:	2301      	movs	r3, #1
 8002be6:	9301      	str	r3, [sp, #4]
 8002be8:	4b9d      	ldr	r3, [pc, #628]	; (8002e60 <main+0x900>)
 8002bea:	9300      	str	r3, [sp, #0]
 8002bec:	4ba0      	ldr	r3, [pc, #640]	; (8002e70 <main+0x910>)
 8002bee:	2229      	movs	r2, #41	; 0x29
 8002bf0:	2178      	movs	r1, #120	; 0x78
 8002bf2:	20d3      	movs	r0, #211	; 0xd3
 8002bf4:	f7ff f885 	bl	8001d02 <LCD_centered_Font>
    LCD_centered_Font(362, 68+11, 41, "Circ", _Open_Sans_Bold_14, 1, BLACK);
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	9302      	str	r3, [sp, #8]
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	9301      	str	r3, [sp, #4]
 8002c00:	4b97      	ldr	r3, [pc, #604]	; (8002e60 <main+0x900>)
 8002c02:	9300      	str	r3, [sp, #0]
 8002c04:	4b9b      	ldr	r3, [pc, #620]	; (8002e74 <main+0x914>)
 8002c06:	2229      	movs	r2, #41	; 0x29
 8002c08:	214f      	movs	r1, #79	; 0x4f
 8002c0a:	f44f 70b5 	mov.w	r0, #362	; 0x16a
 8002c0e:	f7ff f878 	bl	8001d02 <LCD_centered_Font>
    LCD_centered_Font(362, 109+11, 41, "100%", _Open_Sans_Bold_14, 1, BLACK);
 8002c12:	2300      	movs	r3, #0
 8002c14:	9302      	str	r3, [sp, #8]
 8002c16:	2301      	movs	r3, #1
 8002c18:	9301      	str	r3, [sp, #4]
 8002c1a:	4b91      	ldr	r3, [pc, #580]	; (8002e60 <main+0x900>)
 8002c1c:	9300      	str	r3, [sp, #0]
 8002c1e:	4b96      	ldr	r3, [pc, #600]	; (8002e78 <main+0x918>)
 8002c20:	2229      	movs	r2, #41	; 0x29
 8002c22:	2178      	movs	r1, #120	; 0x78
 8002c24:	f44f 70b5 	mov.w	r0, #362	; 0x16a
 8002c28:	f7ff f86b 	bl	8001d02 <LCD_centered_Font>
    LCD_centered_Font(532, 68+11, 41, "Cont", _Open_Sans_Bold_14, 1, BLACK);
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	9302      	str	r3, [sp, #8]
 8002c30:	2301      	movs	r3, #1
 8002c32:	9301      	str	r3, [sp, #4]
 8002c34:	4b8a      	ldr	r3, [pc, #552]	; (8002e60 <main+0x900>)
 8002c36:	9300      	str	r3, [sp, #0]
 8002c38:	4b90      	ldr	r3, [pc, #576]	; (8002e7c <main+0x91c>)
 8002c3a:	2229      	movs	r2, #41	; 0x29
 8002c3c:	214f      	movs	r1, #79	; 0x4f
 8002c3e:	f44f 7005 	mov.w	r0, #532	; 0x214
 8002c42:	f7ff f85e 	bl	8001d02 <LCD_centered_Font>
    LCD_centered_Font(532, 109+11, 61, "YES", _Open_Sans_Bold_14, 1, BLACK);
 8002c46:	2300      	movs	r3, #0
 8002c48:	9302      	str	r3, [sp, #8]
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	9301      	str	r3, [sp, #4]
 8002c4e:	4b84      	ldr	r3, [pc, #528]	; (8002e60 <main+0x900>)
 8002c50:	9300      	str	r3, [sp, #0]
 8002c52:	4b8b      	ldr	r3, [pc, #556]	; (8002e80 <main+0x920>)
 8002c54:	223d      	movs	r2, #61	; 0x3d
 8002c56:	2178      	movs	r1, #120	; 0x78
 8002c58:	f44f 7005 	mov.w	r0, #532	; 0x214
 8002c5c:	f7ff f851 	bl	8001d02 <LCD_centered_Font>
	LCD_FillTriangle(636, 42,636+23, 42, 647, 22, 0x00FD);
 8002c60:	23fd      	movs	r3, #253	; 0xfd
 8002c62:	9302      	str	r3, [sp, #8]
 8002c64:	2316      	movs	r3, #22
 8002c66:	9301      	str	r3, [sp, #4]
 8002c68:	f240 2387 	movw	r3, #647	; 0x287
 8002c6c:	9300      	str	r3, [sp, #0]
 8002c6e:	232a      	movs	r3, #42	; 0x2a
 8002c70:	f240 2293 	movw	r2, #659	; 0x293
 8002c74:	212a      	movs	r1, #42	; 0x2a
 8002c76:	f44f 701f 	mov.w	r0, #636	; 0x27c
 8002c7a:	f7ff fa2f 	bl	80020dc <LCD_FillTriangle>
	LCD_FillTriangle(636, 42+59,636+23, 42+59, 647, 22+40+59, 0x00FD);
 8002c7e:	23fd      	movs	r3, #253	; 0xfd
 8002c80:	9302      	str	r3, [sp, #8]
 8002c82:	2379      	movs	r3, #121	; 0x79
 8002c84:	9301      	str	r3, [sp, #4]
 8002c86:	f240 2387 	movw	r3, #647	; 0x287
 8002c8a:	9300      	str	r3, [sp, #0]
 8002c8c:	2365      	movs	r3, #101	; 0x65
 8002c8e:	f240 2293 	movw	r2, #659	; 0x293
 8002c92:	2165      	movs	r1, #101	; 0x65
 8002c94:	f44f 701f 	mov.w	r0, #636	; 0x27c
 8002c98:	f7ff fa20 	bl	80020dc <LCD_FillTriangle>
	LCD_FillTriangle(574, 74,573+13, 74, 580, 74+11, 0x00FD);
 8002c9c:	23fd      	movs	r3, #253	; 0xfd
 8002c9e:	9302      	str	r3, [sp, #8]
 8002ca0:	2355      	movs	r3, #85	; 0x55
 8002ca2:	9301      	str	r3, [sp, #4]
 8002ca4:	f44f 7311 	mov.w	r3, #580	; 0x244
 8002ca8:	9300      	str	r3, [sp, #0]
 8002caa:	234a      	movs	r3, #74	; 0x4a
 8002cac:	f240 224a 	movw	r2, #586	; 0x24a
 8002cb0:	214a      	movs	r1, #74	; 0x4a
 8002cb2:	f240 203e 	movw	r0, #574	; 0x23e
 8002cb6:	f7ff fa11 	bl	80020dc <LCD_FillTriangle>
	//LCD_FillTriangle(574, 74+41,573+13, 74+41, 580, 74+11+41, 0x00FD);
	LCD_FillTriangle(574-170, 74,573+13-170, 74, 580-170, 74+11, 0x00FD);
 8002cba:	23fd      	movs	r3, #253	; 0xfd
 8002cbc:	9302      	str	r3, [sp, #8]
 8002cbe:	2355      	movs	r3, #85	; 0x55
 8002cc0:	9301      	str	r3, [sp, #4]
 8002cc2:	f44f 73cd 	mov.w	r3, #410	; 0x19a
 8002cc6:	9300      	str	r3, [sp, #0]
 8002cc8:	234a      	movs	r3, #74	; 0x4a
 8002cca:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 8002cce:	214a      	movs	r1, #74	; 0x4a
 8002cd0:	f44f 70ca 	mov.w	r0, #404	; 0x194
 8002cd4:	f7ff fa02 	bl	80020dc <LCD_FillTriangle>
	LCD_FillTriangle(574-170, 74+41,573+13-170, 74+41, 580-170, 74+11+41, 0x00FD);
 8002cd8:	23fd      	movs	r3, #253	; 0xfd
 8002cda:	9302      	str	r3, [sp, #8]
 8002cdc:	237e      	movs	r3, #126	; 0x7e
 8002cde:	9301      	str	r3, [sp, #4]
 8002ce0:	f44f 73cd 	mov.w	r3, #410	; 0x19a
 8002ce4:	9300      	str	r3, [sp, #0]
 8002ce6:	2373      	movs	r3, #115	; 0x73
 8002ce8:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 8002cec:	2173      	movs	r1, #115	; 0x73
 8002cee:	f44f 70ca 	mov.w	r0, #404	; 0x194
 8002cf2:	f7ff f9f3 	bl	80020dc <LCD_FillTriangle>
	LCD_FillTriangle(574-322, 74+41,573+13-322, 74+41, 580-322, 74+11+41, 0x00FD);
 8002cf6:	23fd      	movs	r3, #253	; 0xfd
 8002cf8:	9302      	str	r3, [sp, #8]
 8002cfa:	237e      	movs	r3, #126	; 0x7e
 8002cfc:	9301      	str	r3, [sp, #4]
 8002cfe:	f44f 7381 	mov.w	r3, #258	; 0x102
 8002d02:	9300      	str	r3, [sp, #0]
 8002d04:	2373      	movs	r3, #115	; 0x73
 8002d06:	f44f 7284 	mov.w	r2, #264	; 0x108
 8002d0a:	2173      	movs	r1, #115	; 0x73
 8002d0c:	20fc      	movs	r0, #252	; 0xfc
 8002d0e:	f7ff f9e5 	bl	80020dc <LCD_FillTriangle>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


    int allertX = 220;	//MAX size is 220x200 - with bigger tabs malloc has problem
 8002d12:	23dc      	movs	r3, #220	; 0xdc
 8002d14:	62bb      	str	r3, [r7, #40]	; 0x28
    int allertY = 200;
 8002d16:	23c8      	movs	r3, #200	; 0xc8
 8002d18:	627b      	str	r3, [r7, #36]	; 0x24
    uint16_t *save = (uint16_t *)malloc(allertX* allertY * sizeof(uint16_t));
 8002d1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d1e:	fb02 f303 	mul.w	r3, r2, r3
 8002d22:	005b      	lsls	r3, r3, #1
 8002d24:	4618      	mov	r0, r3
 8002d26:	f002 f82d 	bl	8004d84 <malloc>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	623b      	str	r3, [r7, #32]
    XPT2046_Init();
 8002d2e:	f000 fb35 	bl	800339c <XPT2046_Init>
	__HAL_GPIO_EXTI_CLEAR_IT(T_IRQ_Pin);//czyszczenie zgoszonego przerwania
 8002d32:	4b54      	ldr	r3, [pc, #336]	; (8002e84 <main+0x924>)
 8002d34:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d38:	615a      	str	r2, [r3, #20]
	NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002d3a:	2028      	movs	r0, #40	; 0x28
 8002d3c:	f7ff fbce 	bl	80024dc <__NVIC_EnableIRQ>


  while (1)
  {
	  if(was_touched==1){
 8002d40:	4b51      	ldr	r3, [pc, #324]	; (8002e88 <main+0x928>)
 8002d42:	781b      	ldrb	r3, [r3, #0]
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	f040 8081 	bne.w	8002e4c <main+0x8ec>
		  was_touched=0;
 8002d4a:	4b4f      	ldr	r3, [pc, #316]	; (8002e88 <main+0x928>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	701a      	strb	r2, [r3, #0]
		NVIC_DisableIRQ(EXTI15_10_IRQn);
 8002d50:	2028      	movs	r0, #40	; 0x28
 8002d52:	f7ff fbe1 	bl	8002518 <__NVIC_DisableIRQ>
		uint16_t touchx, touchy;
		char buffer1[10]=""; // Bufor na konwertowan warto
 8002d56:	2300      	movs	r3, #0
 8002d58:	613b      	str	r3, [r7, #16]
 8002d5a:	f107 0314 	add.w	r3, r7, #20
 8002d5e:	2200      	movs	r2, #0
 8002d60:	601a      	str	r2, [r3, #0]
 8002d62:	809a      	strh	r2, [r3, #4]
		char buffer2[10]=""; // Bufor na konwertowan warto
 8002d64:	2300      	movs	r3, #0
 8002d66:	607b      	str	r3, [r7, #4]
 8002d68:	f107 0308 	add.w	r3, r7, #8
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	601a      	str	r2, [r3, #0]
 8002d70:	809a      	strh	r2, [r3, #4]
		TFT_Draw_Fill_Round_Rect (280, 180, 200, 60, 10,  0xCFFF);
 8002d72:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8002d76:	9301      	str	r3, [sp, #4]
 8002d78:	230a      	movs	r3, #10
 8002d7a:	9300      	str	r3, [sp, #0]
 8002d7c:	233c      	movs	r3, #60	; 0x3c
 8002d7e:	22c8      	movs	r2, #200	; 0xc8
 8002d80:	21b4      	movs	r1, #180	; 0xb4
 8002d82:	f44f 708c 	mov.w	r0, #280	; 0x118
 8002d86:	f7fe fea2 	bl	8001ace <TFT_Draw_Fill_Round_Rect>
		touchx = getX();
 8002d8a:	f000 fbe9 	bl	8003560 <getX>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	83fb      	strh	r3, [r7, #30]
		sprintf(buffer1, "X%d", touchx); // Konwersja wartoci do cigu znakw
 8002d92:	8bfa      	ldrh	r2, [r7, #30]
 8002d94:	f107 0310 	add.w	r3, r7, #16
 8002d98:	493c      	ldr	r1, [pc, #240]	; (8002e8c <main+0x92c>)
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f002 fdce 	bl	800593c <siprintf>
		touchy = getY();
 8002da0:	f000 fbf8 	bl	8003594 <getY>
 8002da4:	4603      	mov	r3, r0
 8002da6:	83bb      	strh	r3, [r7, #28]
		sprintf(buffer2, "Y%d", touchy); // Konwersja wartoci do cigu znakw
 8002da8:	8bba      	ldrh	r2, [r7, #28]
 8002daa:	1d3b      	adds	r3, r7, #4
 8002dac:	4938      	ldr	r1, [pc, #224]	; (8002e90 <main+0x930>)
 8002dae:	4618      	mov	r0, r3
 8002db0:	f002 fdc4 	bl	800593c <siprintf>

		LCD_Font(300, 200,  buffer1, _Open_Sans_Bold_28, 1, BLACK);
 8002db4:	f107 0210 	add.w	r2, r7, #16
 8002db8:	2300      	movs	r3, #0
 8002dba:	9301      	str	r3, [sp, #4]
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	9300      	str	r3, [sp, #0]
 8002dc0:	4b34      	ldr	r3, [pc, #208]	; (8002e94 <main+0x934>)
 8002dc2:	21c8      	movs	r1, #200	; 0xc8
 8002dc4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002dc8:	f7ff f900 	bl	8001fcc <LCD_Font>
		LCD_Font(300, 220,  buffer2, _Open_Sans_Bold_28, 1, BLACK);
 8002dcc:	1d3a      	adds	r2, r7, #4
 8002dce:	2300      	movs	r3, #0
 8002dd0:	9301      	str	r3, [sp, #4]
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	9300      	str	r3, [sp, #0]
 8002dd6:	4b2f      	ldr	r3, [pc, #188]	; (8002e94 <main+0x934>)
 8002dd8:	21dc      	movs	r1, #220	; 0xdc
 8002dda:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002dde:	f7ff f8f5 	bl	8001fcc <LCD_Font>
		HAL_Delay(100);
 8002de2:	2064      	movs	r0, #100	; 0x64
 8002de4:	f000 fc8c 	bl	8003700 <HAL_Delay>
//		for (int i =0; i<10;i+=1)
//		{
//			asm("nop");
//		}
		XPT2046_Init();
 8002de8:	f000 fad8 	bl	800339c <XPT2046_Init>


		if(touchx >=696 && touchx<=696+88 && touchy>=9 && touchy<=9+47)// 696, pos_y, 88, 47,
 8002dec:	8bfb      	ldrh	r3, [r7, #30]
 8002dee:	f5b3 7f2e 	cmp.w	r3, #696	; 0x2b8
 8002df2:	d32b      	bcc.n	8002e4c <main+0x8ec>
 8002df4:	8bfb      	ldrh	r3, [r7, #30]
 8002df6:	f5b3 7f44 	cmp.w	r3, #784	; 0x310
 8002dfa:	d827      	bhi.n	8002e4c <main+0x8ec>
 8002dfc:	8bbb      	ldrh	r3, [r7, #28]
 8002dfe:	2b08      	cmp	r3, #8
 8002e00:	d924      	bls.n	8002e4c <main+0x8ec>
 8002e02:	8bbb      	ldrh	r3, [r7, #28]
 8002e04:	2b38      	cmp	r3, #56	; 0x38
 8002e06:	d821      	bhi.n	8002e4c <main+0x8ec>
			 		  		{
			  	  	  	  	  	  	uint16_t counter = TFT_Draw_List(400, 200, 100, "TYPE:", "powitanie",  save, _Open_Sans_Bold_14);
 8002e08:	4b15      	ldr	r3, [pc, #84]	; (8002e60 <main+0x900>)
 8002e0a:	9302      	str	r3, [sp, #8]
 8002e0c:	6a3b      	ldr	r3, [r7, #32]
 8002e0e:	9301      	str	r3, [sp, #4]
 8002e10:	4b21      	ldr	r3, [pc, #132]	; (8002e98 <main+0x938>)
 8002e12:	9300      	str	r3, [sp, #0]
 8002e14:	4b21      	ldr	r3, [pc, #132]	; (8002e9c <main+0x93c>)
 8002e16:	2264      	movs	r2, #100	; 0x64
 8002e18:	21c8      	movs	r1, #200	; 0xc8
 8002e1a:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002e1e:	f7fe fb04 	bl	800142a <TFT_Draw_List>
 8002e22:	4603      	mov	r3, r0
 8002e24:	837b      	strh	r3, [r7, #26]
			  	  	  	  	  	  	//HAL_Delay(1000);
			  	  	  	  	  	  	TFT_Restore_Area(400, 200, 100, 47+1+34+35*counter, save);
 8002e26:	8b7b      	ldrh	r3, [r7, #26]
 8002e28:	461a      	mov	r2, r3
 8002e2a:	0092      	lsls	r2, r2, #2
 8002e2c:	4413      	add	r3, r2
 8002e2e:	461a      	mov	r2, r3
 8002e30:	00d2      	lsls	r2, r2, #3
 8002e32:	1ad3      	subs	r3, r2, r3
 8002e34:	b29b      	uxth	r3, r3
 8002e36:	3352      	adds	r3, #82	; 0x52
 8002e38:	b29a      	uxth	r2, r3
 8002e3a:	6a3b      	ldr	r3, [r7, #32]
 8002e3c:	9300      	str	r3, [sp, #0]
 8002e3e:	4613      	mov	r3, r2
 8002e40:	2264      	movs	r2, #100	; 0x64
 8002e42:	21c8      	movs	r1, #200	; 0xc8
 8002e44:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002e48:	f7fe fc33 	bl	80016b2 <TFT_Restore_Area>
			 		  		}
	  }
		__HAL_GPIO_EXTI_CLEAR_IT(T_IRQ_Pin);//czyszczenie zgoszonego przerwania
 8002e4c:	4b0d      	ldr	r3, [pc, #52]	; (8002e84 <main+0x924>)
 8002e4e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e52:	615a      	str	r2, [r3, #20]
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002e54:	2028      	movs	r0, #40	; 0x28
 8002e56:	f7ff fb41 	bl	80024dc <__NVIC_EnableIRQ>
	  if(was_touched==1){
 8002e5a:	e771      	b.n	8002d40 <main+0x7e0>
 8002e5c:	08007b80 	.word	0x08007b80
 8002e60:	08008238 	.word	0x08008238
 8002e64:	08007b88 	.word	0x08007b88
 8002e68:	08007b90 	.word	0x08007b90
 8002e6c:	08007b9c 	.word	0x08007b9c
 8002e70:	08007ba0 	.word	0x08007ba0
 8002e74:	08007ba4 	.word	0x08007ba4
 8002e78:	08007bac 	.word	0x08007bac
 8002e7c:	08007bb4 	.word	0x08007bb4
 8002e80:	08007bbc 	.word	0x08007bbc
 8002e84:	40013c00 	.word	0x40013c00
 8002e88:	200001f0 	.word	0x200001f0
 8002e8c:	08007bc0 	.word	0x08007bc0
 8002e90:	08007bc4 	.word	0x08007bc4
 8002e94:	08009150 	.word	0x08009150
 8002e98:	08007bd0 	.word	0x08007bd0
 8002e9c:	08007bc8 	.word	0x08007bc8

08002ea0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b094      	sub	sp, #80	; 0x50
 8002ea4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ea6:	f107 0320 	add.w	r3, r7, #32
 8002eaa:	2230      	movs	r2, #48	; 0x30
 8002eac:	2100      	movs	r1, #0
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f002 fda7 	bl	8005a02 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002eb4:	f107 030c 	add.w	r3, r7, #12
 8002eb8:	2200      	movs	r2, #0
 8002eba:	601a      	str	r2, [r3, #0]
 8002ebc:	605a      	str	r2, [r3, #4]
 8002ebe:	609a      	str	r2, [r3, #8]
 8002ec0:	60da      	str	r2, [r3, #12]
 8002ec2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	60bb      	str	r3, [r7, #8]
 8002ec8:	4b28      	ldr	r3, [pc, #160]	; (8002f6c <SystemClock_Config+0xcc>)
 8002eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ecc:	4a27      	ldr	r2, [pc, #156]	; (8002f6c <SystemClock_Config+0xcc>)
 8002ece:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ed2:	6413      	str	r3, [r2, #64]	; 0x40
 8002ed4:	4b25      	ldr	r3, [pc, #148]	; (8002f6c <SystemClock_Config+0xcc>)
 8002ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002edc:	60bb      	str	r3, [r7, #8]
 8002ede:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	607b      	str	r3, [r7, #4]
 8002ee4:	4b22      	ldr	r3, [pc, #136]	; (8002f70 <SystemClock_Config+0xd0>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002eec:	4a20      	ldr	r2, [pc, #128]	; (8002f70 <SystemClock_Config+0xd0>)
 8002eee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ef2:	6013      	str	r3, [r2, #0]
 8002ef4:	4b1e      	ldr	r3, [pc, #120]	; (8002f70 <SystemClock_Config+0xd0>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002efc:	607b      	str	r3, [r7, #4]
 8002efe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002f00:	2302      	movs	r3, #2
 8002f02:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002f04:	2301      	movs	r3, #1
 8002f06:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002f08:	2310      	movs	r3, #16
 8002f0a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f0c:	2302      	movs	r3, #2
 8002f0e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002f10:	2300      	movs	r3, #0
 8002f12:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002f14:	2308      	movs	r3, #8
 8002f16:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8002f18:	2354      	movs	r3, #84	; 0x54
 8002f1a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002f1c:	2302      	movs	r3, #2
 8002f1e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002f20:	2304      	movs	r3, #4
 8002f22:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f24:	f107 0320 	add.w	r3, r7, #32
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f000 fed5 	bl	8003cd8 <HAL_RCC_OscConfig>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d001      	beq.n	8002f38 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002f34:	f000 f832 	bl	8002f9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f38:	230f      	movs	r3, #15
 8002f3a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f3c:	2302      	movs	r3, #2
 8002f3e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f40:	2300      	movs	r3, #0
 8002f42:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002f44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f48:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002f4e:	f107 030c 	add.w	r3, r7, #12
 8002f52:	2102      	movs	r1, #2
 8002f54:	4618      	mov	r0, r3
 8002f56:	f001 f937 	bl	80041c8 <HAL_RCC_ClockConfig>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d001      	beq.n	8002f64 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002f60:	f000 f81c 	bl	8002f9c <Error_Handler>
  }
}
 8002f64:	bf00      	nop
 8002f66:	3750      	adds	r7, #80	; 0x50
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	40023800 	.word	0x40023800
 8002f70:	40007000 	.word	0x40007000

08002f74 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == T_IRQ_Pin)
 8002f7e:	88fb      	ldrh	r3, [r7, #6]
 8002f80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f84:	d102      	bne.n	8002f8c <HAL_GPIO_EXTI_Callback+0x18>
	{
		was_touched=1;
 8002f86:	4b04      	ldr	r3, [pc, #16]	; (8002f98 <HAL_GPIO_EXTI_Callback+0x24>)
 8002f88:	2201      	movs	r2, #1
 8002f8a:	701a      	strb	r2, [r3, #0]
//					//XPT2046_Init();//wczenie przerwa
//					__HAL_GPIO_EXTI_CLEAR_IT(T_IRQ_Pin);//czyszczenie zgoszonego przerwania
//					NVIC_EnableIRQ(EXTI15_10_IRQn);

	}
}
 8002f8c:	bf00      	nop
 8002f8e:	370c      	adds	r7, #12
 8002f90:	46bd      	mov	sp, r7
 8002f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f96:	4770      	bx	lr
 8002f98:	200001f0 	.word	0x200001f0

08002f9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002fa0:	b672      	cpsid	i
}
 8002fa2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002fa4:	e7fe      	b.n	8002fa4 <Error_Handler+0x8>
	...

08002fa8 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002fac:	4b17      	ldr	r3, [pc, #92]	; (800300c <MX_SPI2_Init+0x64>)
 8002fae:	4a18      	ldr	r2, [pc, #96]	; (8003010 <MX_SPI2_Init+0x68>)
 8002fb0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002fb2:	4b16      	ldr	r3, [pc, #88]	; (800300c <MX_SPI2_Init+0x64>)
 8002fb4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002fb8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002fba:	4b14      	ldr	r3, [pc, #80]	; (800300c <MX_SPI2_Init+0x64>)
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002fc0:	4b12      	ldr	r3, [pc, #72]	; (800300c <MX_SPI2_Init+0x64>)
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002fc6:	4b11      	ldr	r3, [pc, #68]	; (800300c <MX_SPI2_Init+0x64>)
 8002fc8:	2200      	movs	r2, #0
 8002fca:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002fcc:	4b0f      	ldr	r3, [pc, #60]	; (800300c <MX_SPI2_Init+0x64>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002fd2:	4b0e      	ldr	r3, [pc, #56]	; (800300c <MX_SPI2_Init+0x64>)
 8002fd4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002fd8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002fda:	4b0c      	ldr	r3, [pc, #48]	; (800300c <MX_SPI2_Init+0x64>)
 8002fdc:	2218      	movs	r2, #24
 8002fde:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002fe0:	4b0a      	ldr	r3, [pc, #40]	; (800300c <MX_SPI2_Init+0x64>)
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002fe6:	4b09      	ldr	r3, [pc, #36]	; (800300c <MX_SPI2_Init+0x64>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002fec:	4b07      	ldr	r3, [pc, #28]	; (800300c <MX_SPI2_Init+0x64>)
 8002fee:	2200      	movs	r2, #0
 8002ff0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002ff2:	4b06      	ldr	r3, [pc, #24]	; (800300c <MX_SPI2_Init+0x64>)
 8002ff4:	220a      	movs	r2, #10
 8002ff6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002ff8:	4804      	ldr	r0, [pc, #16]	; (800300c <MX_SPI2_Init+0x64>)
 8002ffa:	f001 fa91 	bl	8004520 <HAL_SPI_Init>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d001      	beq.n	8003008 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003004:	f7ff ffca 	bl	8002f9c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003008:	bf00      	nop
 800300a:	bd80      	pop	{r7, pc}
 800300c:	200001f4 	.word	0x200001f4
 8003010:	40003800 	.word	0x40003800

08003014 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b08a      	sub	sp, #40	; 0x28
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800301c:	f107 0314 	add.w	r3, r7, #20
 8003020:	2200      	movs	r2, #0
 8003022:	601a      	str	r2, [r3, #0]
 8003024:	605a      	str	r2, [r3, #4]
 8003026:	609a      	str	r2, [r3, #8]
 8003028:	60da      	str	r2, [r3, #12]
 800302a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a19      	ldr	r2, [pc, #100]	; (8003098 <HAL_SPI_MspInit+0x84>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d12c      	bne.n	8003090 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003036:	2300      	movs	r3, #0
 8003038:	613b      	str	r3, [r7, #16]
 800303a:	4b18      	ldr	r3, [pc, #96]	; (800309c <HAL_SPI_MspInit+0x88>)
 800303c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800303e:	4a17      	ldr	r2, [pc, #92]	; (800309c <HAL_SPI_MspInit+0x88>)
 8003040:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003044:	6413      	str	r3, [r2, #64]	; 0x40
 8003046:	4b15      	ldr	r3, [pc, #84]	; (800309c <HAL_SPI_MspInit+0x88>)
 8003048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800304e:	613b      	str	r3, [r7, #16]
 8003050:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003052:	2300      	movs	r3, #0
 8003054:	60fb      	str	r3, [r7, #12]
 8003056:	4b11      	ldr	r3, [pc, #68]	; (800309c <HAL_SPI_MspInit+0x88>)
 8003058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800305a:	4a10      	ldr	r2, [pc, #64]	; (800309c <HAL_SPI_MspInit+0x88>)
 800305c:	f043 0302 	orr.w	r3, r3, #2
 8003060:	6313      	str	r3, [r2, #48]	; 0x30
 8003062:	4b0e      	ldr	r3, [pc, #56]	; (800309c <HAL_SPI_MspInit+0x88>)
 8003064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003066:	f003 0302 	and.w	r3, r3, #2
 800306a:	60fb      	str	r3, [r7, #12]
 800306c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 800306e:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8003072:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003074:	2302      	movs	r3, #2
 8003076:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003078:	2300      	movs	r3, #0
 800307a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800307c:	2303      	movs	r3, #3
 800307e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003080:	2305      	movs	r3, #5
 8003082:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003084:	f107 0314 	add.w	r3, r7, #20
 8003088:	4619      	mov	r1, r3
 800308a:	4805      	ldr	r0, [pc, #20]	; (80030a0 <HAL_SPI_MspInit+0x8c>)
 800308c:	f000 fc6e 	bl	800396c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8003090:	bf00      	nop
 8003092:	3728      	adds	r7, #40	; 0x28
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}
 8003098:	40003800 	.word	0x40003800
 800309c:	40023800 	.word	0x40023800
 80030a0:	40020400 	.word	0x40020400

080030a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b083      	sub	sp, #12
 80030a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030aa:	2300      	movs	r3, #0
 80030ac:	607b      	str	r3, [r7, #4]
 80030ae:	4b10      	ldr	r3, [pc, #64]	; (80030f0 <HAL_MspInit+0x4c>)
 80030b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030b2:	4a0f      	ldr	r2, [pc, #60]	; (80030f0 <HAL_MspInit+0x4c>)
 80030b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030b8:	6453      	str	r3, [r2, #68]	; 0x44
 80030ba:	4b0d      	ldr	r3, [pc, #52]	; (80030f0 <HAL_MspInit+0x4c>)
 80030bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030c2:	607b      	str	r3, [r7, #4]
 80030c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80030c6:	2300      	movs	r3, #0
 80030c8:	603b      	str	r3, [r7, #0]
 80030ca:	4b09      	ldr	r3, [pc, #36]	; (80030f0 <HAL_MspInit+0x4c>)
 80030cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ce:	4a08      	ldr	r2, [pc, #32]	; (80030f0 <HAL_MspInit+0x4c>)
 80030d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030d4:	6413      	str	r3, [r2, #64]	; 0x40
 80030d6:	4b06      	ldr	r3, [pc, #24]	; (80030f0 <HAL_MspInit+0x4c>)
 80030d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030de:	603b      	str	r3, [r7, #0]
 80030e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030e2:	bf00      	nop
 80030e4:	370c      	adds	r7, #12
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr
 80030ee:	bf00      	nop
 80030f0:	40023800 	.word	0x40023800

080030f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030f4:	b480      	push	{r7}
 80030f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80030f8:	e7fe      	b.n	80030f8 <NMI_Handler+0x4>

080030fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030fa:	b480      	push	{r7}
 80030fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030fe:	e7fe      	b.n	80030fe <HardFault_Handler+0x4>

08003100 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003100:	b480      	push	{r7}
 8003102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003104:	e7fe      	b.n	8003104 <MemManage_Handler+0x4>

08003106 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003106:	b480      	push	{r7}
 8003108:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800310a:	e7fe      	b.n	800310a <BusFault_Handler+0x4>

0800310c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800310c:	b480      	push	{r7}
 800310e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003110:	e7fe      	b.n	8003110 <UsageFault_Handler+0x4>

08003112 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003112:	b480      	push	{r7}
 8003114:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003116:	bf00      	nop
 8003118:	46bd      	mov	sp, r7
 800311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311e:	4770      	bx	lr

08003120 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003120:	b480      	push	{r7}
 8003122:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003124:	bf00      	nop
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr

0800312e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800312e:	b480      	push	{r7}
 8003130:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003132:	bf00      	nop
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr

0800313c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003140:	f000 fabe 	bl	80036c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003144:	bf00      	nop
 8003146:	bd80      	pop	{r7, pc}

08003148 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(T_IRQ_Pin);
 800314c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003150:	f000 fdaa 	bl	8003ca8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003154:	bf00      	nop
 8003156:	bd80      	pop	{r7, pc}

08003158 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0
  return 1;
 800315c:	2301      	movs	r3, #1
}
 800315e:	4618      	mov	r0, r3
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr

08003168 <_kill>:

int _kill(int pid, int sig)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003172:	f002 fca9 	bl	8005ac8 <__errno>
 8003176:	4603      	mov	r3, r0
 8003178:	2216      	movs	r2, #22
 800317a:	601a      	str	r2, [r3, #0]
  return -1;
 800317c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003180:	4618      	mov	r0, r3
 8003182:	3708      	adds	r7, #8
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}

08003188 <_exit>:

void _exit (int status)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003190:	f04f 31ff 	mov.w	r1, #4294967295
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f7ff ffe7 	bl	8003168 <_kill>
  while (1) {}    /* Make sure we hang here */
 800319a:	e7fe      	b.n	800319a <_exit+0x12>

0800319c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b086      	sub	sp, #24
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	60f8      	str	r0, [r7, #12]
 80031a4:	60b9      	str	r1, [r7, #8]
 80031a6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031a8:	2300      	movs	r3, #0
 80031aa:	617b      	str	r3, [r7, #20]
 80031ac:	e00a      	b.n	80031c4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80031ae:	f3af 8000 	nop.w
 80031b2:	4601      	mov	r1, r0
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	1c5a      	adds	r2, r3, #1
 80031b8:	60ba      	str	r2, [r7, #8]
 80031ba:	b2ca      	uxtb	r2, r1
 80031bc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	3301      	adds	r3, #1
 80031c2:	617b      	str	r3, [r7, #20]
 80031c4:	697a      	ldr	r2, [r7, #20]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	429a      	cmp	r2, r3
 80031ca:	dbf0      	blt.n	80031ae <_read+0x12>
  }

  return len;
 80031cc:	687b      	ldr	r3, [r7, #4]
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3718      	adds	r7, #24
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}

080031d6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80031d6:	b580      	push	{r7, lr}
 80031d8:	b086      	sub	sp, #24
 80031da:	af00      	add	r7, sp, #0
 80031dc:	60f8      	str	r0, [r7, #12]
 80031de:	60b9      	str	r1, [r7, #8]
 80031e0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031e2:	2300      	movs	r3, #0
 80031e4:	617b      	str	r3, [r7, #20]
 80031e6:	e009      	b.n	80031fc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	1c5a      	adds	r2, r3, #1
 80031ec:	60ba      	str	r2, [r7, #8]
 80031ee:	781b      	ldrb	r3, [r3, #0]
 80031f0:	4618      	mov	r0, r3
 80031f2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	3301      	adds	r3, #1
 80031fa:	617b      	str	r3, [r7, #20]
 80031fc:	697a      	ldr	r2, [r7, #20]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	429a      	cmp	r2, r3
 8003202:	dbf1      	blt.n	80031e8 <_write+0x12>
  }
  return len;
 8003204:	687b      	ldr	r3, [r7, #4]
}
 8003206:	4618      	mov	r0, r3
 8003208:	3718      	adds	r7, #24
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}

0800320e <_close>:

int _close(int file)
{
 800320e:	b480      	push	{r7}
 8003210:	b083      	sub	sp, #12
 8003212:	af00      	add	r7, sp, #0
 8003214:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003216:	f04f 33ff 	mov.w	r3, #4294967295
}
 800321a:	4618      	mov	r0, r3
 800321c:	370c      	adds	r7, #12
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr

08003226 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003226:	b480      	push	{r7}
 8003228:	b083      	sub	sp, #12
 800322a:	af00      	add	r7, sp, #0
 800322c:	6078      	str	r0, [r7, #4]
 800322e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003236:	605a      	str	r2, [r3, #4]
  return 0;
 8003238:	2300      	movs	r3, #0
}
 800323a:	4618      	mov	r0, r3
 800323c:	370c      	adds	r7, #12
 800323e:	46bd      	mov	sp, r7
 8003240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003244:	4770      	bx	lr

08003246 <_isatty>:

int _isatty(int file)
{
 8003246:	b480      	push	{r7}
 8003248:	b083      	sub	sp, #12
 800324a:	af00      	add	r7, sp, #0
 800324c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800324e:	2301      	movs	r3, #1
}
 8003250:	4618      	mov	r0, r3
 8003252:	370c      	adds	r7, #12
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800325c:	b480      	push	{r7}
 800325e:	b085      	sub	sp, #20
 8003260:	af00      	add	r7, sp, #0
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003268:	2300      	movs	r3, #0
}
 800326a:	4618      	mov	r0, r3
 800326c:	3714      	adds	r7, #20
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr
	...

08003278 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b086      	sub	sp, #24
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003280:	4a14      	ldr	r2, [pc, #80]	; (80032d4 <_sbrk+0x5c>)
 8003282:	4b15      	ldr	r3, [pc, #84]	; (80032d8 <_sbrk+0x60>)
 8003284:	1ad3      	subs	r3, r2, r3
 8003286:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800328c:	4b13      	ldr	r3, [pc, #76]	; (80032dc <_sbrk+0x64>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d102      	bne.n	800329a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003294:	4b11      	ldr	r3, [pc, #68]	; (80032dc <_sbrk+0x64>)
 8003296:	4a12      	ldr	r2, [pc, #72]	; (80032e0 <_sbrk+0x68>)
 8003298:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800329a:	4b10      	ldr	r3, [pc, #64]	; (80032dc <_sbrk+0x64>)
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4413      	add	r3, r2
 80032a2:	693a      	ldr	r2, [r7, #16]
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d207      	bcs.n	80032b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80032a8:	f002 fc0e 	bl	8005ac8 <__errno>
 80032ac:	4603      	mov	r3, r0
 80032ae:	220c      	movs	r2, #12
 80032b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80032b2:	f04f 33ff 	mov.w	r3, #4294967295
 80032b6:	e009      	b.n	80032cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032b8:	4b08      	ldr	r3, [pc, #32]	; (80032dc <_sbrk+0x64>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032be:	4b07      	ldr	r3, [pc, #28]	; (80032dc <_sbrk+0x64>)
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	4413      	add	r3, r2
 80032c6:	4a05      	ldr	r2, [pc, #20]	; (80032dc <_sbrk+0x64>)
 80032c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032ca:	68fb      	ldr	r3, [r7, #12]
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	3718      	adds	r7, #24
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}
 80032d4:	20018000 	.word	0x20018000
 80032d8:	00000400 	.word	0x00000400
 80032dc:	2000024c 	.word	0x2000024c
 80032e0:	200003a0 	.word	0x200003a0

080032e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80032e4:	b480      	push	{r7}
 80032e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80032e8:	4b06      	ldr	r3, [pc, #24]	; (8003304 <SystemInit+0x20>)
 80032ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032ee:	4a05      	ldr	r2, [pc, #20]	; (8003304 <SystemInit+0x20>)
 80032f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80032f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80032f8:	bf00      	nop
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
 8003302:	bf00      	nop
 8003304:	e000ed00 	.word	0xe000ed00

08003308 <remap>:


extern SPI_HandleTypeDef hspi2;

inline static float remap(float x, float in_min, float in_max, float out_min, float out_max)
{
 8003308:	b480      	push	{r7}
 800330a:	b089      	sub	sp, #36	; 0x24
 800330c:	af00      	add	r7, sp, #0
 800330e:	ed87 0a05 	vstr	s0, [r7, #20]
 8003312:	edc7 0a04 	vstr	s1, [r7, #16]
 8003316:	ed87 1a03 	vstr	s2, [r7, #12]
 800331a:	edc7 1a02 	vstr	s3, [r7, #8]
 800331e:	ed87 2a01 	vstr	s4, [r7, #4]
	float new = ((x - in_min)  / (in_max - in_min))* (out_max - out_min) + out_min;
 8003322:	ed97 7a05 	vldr	s14, [r7, #20]
 8003326:	edd7 7a04 	vldr	s15, [r7, #16]
 800332a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800332e:	ed97 7a03 	vldr	s14, [r7, #12]
 8003332:	edd7 7a04 	vldr	s15, [r7, #16]
 8003336:	ee77 7a67 	vsub.f32	s15, s14, s15
 800333a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800333e:	edd7 6a01 	vldr	s13, [r7, #4]
 8003342:	edd7 7a02 	vldr	s15, [r7, #8]
 8003346:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800334a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800334e:	ed97 7a02 	vldr	s14, [r7, #8]
 8003352:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003356:	edc7 7a07 	vstr	s15, [r7, #28]
	return ((x - in_min)  / (in_max - in_min))* (out_max - out_min) + out_min;
 800335a:	ed97 7a05 	vldr	s14, [r7, #20]
 800335e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003362:	ee77 6a67 	vsub.f32	s13, s14, s15
 8003366:	ed97 7a03 	vldr	s14, [r7, #12]
 800336a:	edd7 7a04 	vldr	s15, [r7, #16]
 800336e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003372:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003376:	edd7 6a01 	vldr	s13, [r7, #4]
 800337a:	edd7 7a02 	vldr	s15, [r7, #8]
 800337e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003382:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003386:	edd7 7a02 	vldr	s15, [r7, #8]
 800338a:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800338e:	eeb0 0a67 	vmov.f32	s0, s15
 8003392:	3724      	adds	r7, #36	; 0x24
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr

0800339c <XPT2046_Init>:

void XPT2046_Init(void)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b084      	sub	sp, #16
 80033a0:	af02      	add	r7, sp, #8
	uint8_t data;
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 80033a2:	2200      	movs	r2, #0
 80033a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80033a8:	4814      	ldr	r0, [pc, #80]	; (80033fc <XPT2046_Init+0x60>)
 80033aa:	f000 fc63 	bl	8003c74 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80033ae:	2001      	movs	r0, #1
 80033b0:	f000 f9a6 	bl	8003700 <HAL_Delay>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)XPT2046_ADDR_I, 1, 1000);
 80033b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80033b8:	2201      	movs	r2, #1
 80033ba:	21d0      	movs	r1, #208	; 0xd0
 80033bc:	4810      	ldr	r0, [pc, #64]	; (8003400 <XPT2046_Init+0x64>)
 80033be:	f001 f938 	bl	8004632 <HAL_SPI_Transmit>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)XPT2046_ADDR_I, &data, sizeof(data), 1000);
 80033c2:	1dfa      	adds	r2, r7, #7
 80033c4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80033c8:	9300      	str	r3, [sp, #0]
 80033ca:	2301      	movs	r3, #1
 80033cc:	21d0      	movs	r1, #208	; 0xd0
 80033ce:	480c      	ldr	r0, [pc, #48]	; (8003400 <XPT2046_Init+0x64>)
 80033d0:	f001 fa6b 	bl	80048aa <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)XPT2046_ADDR_I, &data, sizeof(data), 1000);
 80033d4:	1dfa      	adds	r2, r7, #7
 80033d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80033da:	9300      	str	r3, [sp, #0]
 80033dc:	2301      	movs	r3, #1
 80033de:	21d0      	movs	r1, #208	; 0xd0
 80033e0:	4807      	ldr	r0, [pc, #28]	; (8003400 <XPT2046_Init+0x64>)
 80033e2:	f001 fa62 	bl	80048aa <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 80033e6:	2201      	movs	r2, #1
 80033e8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80033ec:	4803      	ldr	r0, [pc, #12]	; (80033fc <XPT2046_Init+0x60>)
 80033ee:	f000 fc41 	bl	8003c74 <HAL_GPIO_WritePin>

}
 80033f2:	bf00      	nop
 80033f4:	3708      	adds	r7, #8
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	40020400 	.word	0x40020400
 8003400:	200001f4 	.word	0x200001f4

08003404 <getRaw>:

uint16_t getRaw(uint8_t address)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b086      	sub	sp, #24
 8003408:	af02      	add	r7, sp, #8
 800340a:	4603      	mov	r3, r0
 800340c:	71fb      	strb	r3, [r7, #7]

	uint8_t data;
	uint16_t LSB, MSB;
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 800340e:	2200      	movs	r2, #0
 8003410:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003414:	481c      	ldr	r0, [pc, #112]	; (8003488 <getRaw+0x84>)
 8003416:	f000 fc2d 	bl	8003c74 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800341a:	2001      	movs	r0, #1
 800341c:	f000 f970 	bl	8003700 <HAL_Delay>
	HAL_SPI_Transmit(&hspi2, &address, 1, 1000);
 8003420:	1df9      	adds	r1, r7, #7
 8003422:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003426:	2201      	movs	r2, #1
 8003428:	4818      	ldr	r0, [pc, #96]	; (800348c <getRaw+0x88>)
 800342a:	f001 f902 	bl	8004632 <HAL_SPI_Transmit>
	address = 0x00;
 800342e:	2300      	movs	r3, #0
 8003430:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_TransmitReceive(&hspi2, &address, &data, sizeof(data), 1000);
 8003432:	f107 020b 	add.w	r2, r7, #11
 8003436:	1df9      	adds	r1, r7, #7
 8003438:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800343c:	9300      	str	r3, [sp, #0]
 800343e:	2301      	movs	r3, #1
 8003440:	4812      	ldr	r0, [pc, #72]	; (800348c <getRaw+0x88>)
 8003442:	f001 fa32 	bl	80048aa <HAL_SPI_TransmitReceive>
	MSB = data;
 8003446:	7afb      	ldrb	r3, [r7, #11]
 8003448:	81fb      	strh	r3, [r7, #14]
	address = 0x00;
 800344a:	2300      	movs	r3, #0
 800344c:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_TransmitReceive(&hspi2, &address, &data, sizeof(data), 1000);
 800344e:	f107 020b 	add.w	r2, r7, #11
 8003452:	1df9      	adds	r1, r7, #7
 8003454:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003458:	9300      	str	r3, [sp, #0]
 800345a:	2301      	movs	r3, #1
 800345c:	480b      	ldr	r0, [pc, #44]	; (800348c <getRaw+0x88>)
 800345e:	f001 fa24 	bl	80048aa <HAL_SPI_TransmitReceive>
	LSB = data;
 8003462:	7afb      	ldrb	r3, [r7, #11]
 8003464:	81bb      	strh	r3, [r7, #12]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8003466:	2201      	movs	r2, #1
 8003468:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800346c:	4806      	ldr	r0, [pc, #24]	; (8003488 <getRaw+0x84>)
 800346e:	f000 fc01 	bl	8003c74 <HAL_GPIO_WritePin>
	return ((MSB << 8) | (LSB)) >> 3;
 8003472:	89fb      	ldrh	r3, [r7, #14]
 8003474:	021a      	lsls	r2, r3, #8
 8003476:	89bb      	ldrh	r3, [r7, #12]
 8003478:	4313      	orrs	r3, r2
 800347a:	10db      	asrs	r3, r3, #3
 800347c:	b29b      	uxth	r3, r3


}
 800347e:	4618      	mov	r0, r3
 8003480:	3710      	adds	r7, #16
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
 8003486:	bf00      	nop
 8003488:	40020400 	.word	0x40020400
 800348c:	200001f4 	.word	0x200001f4

08003490 <X>:

inline static uint16_t X(void)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
	uint16_t x;
	x = (uint16_t) remap(getRaw(XPT2046_ADDR_X), RAW_MIN_X, RAW_MAX_X, OUT_MIN_X, OUT_MAX_X);
 8003496:	20d1      	movs	r0, #209	; 0xd1
 8003498:	f7ff ffb4 	bl	8003404 <getRaw>
 800349c:	4603      	mov	r3, r0
 800349e:	ee07 3a90 	vmov	s15, r3
 80034a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034a6:	ed9f 2a10 	vldr	s4, [pc, #64]	; 80034e8 <X+0x58>
 80034aa:	eddf 1a10 	vldr	s3, [pc, #64]	; 80034ec <X+0x5c>
 80034ae:	ed9f 1a10 	vldr	s2, [pc, #64]	; 80034f0 <X+0x60>
 80034b2:	eddf 0a10 	vldr	s1, [pc, #64]	; 80034f4 <X+0x64>
 80034b6:	eeb0 0a67 	vmov.f32	s0, s15
 80034ba:	f7ff ff25 	bl	8003308 <remap>
 80034be:	eef0 7a40 	vmov.f32	s15, s0
 80034c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034c6:	ee17 3a90 	vmov	r3, s15
 80034ca:	80fb      	strh	r3, [r7, #6]
	if (XPT2046_MIRROR_X) x = OUT_MAX_X - x;
	if (x > OUT_MIN_X && x < OUT_MAX_X) return x;
 80034cc:	88fb      	ldrh	r3, [r7, #6]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d005      	beq.n	80034de <X+0x4e>
 80034d2:	88fb      	ldrh	r3, [r7, #6]
 80034d4:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80034d8:	d201      	bcs.n	80034de <X+0x4e>
 80034da:	88fb      	ldrh	r3, [r7, #6]
 80034dc:	e000      	b.n	80034e0 <X+0x50>
	else return 0;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3708      	adds	r7, #8
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	44480000 	.word	0x44480000
 80034ec:	00000000 	.word	0x00000000
 80034f0:	45760000 	.word	0x45760000
 80034f4:	43020000 	.word	0x43020000

080034f8 <Y>:

inline static uint16_t Y(void)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b082      	sub	sp, #8
 80034fc:	af00      	add	r7, sp, #0
	uint16_t y;
	y = (uint16_t) remap(getRaw(XPT2046_ADDR_Y), RAW_MIN_Y, RAW_MAX_Y, OUT_MIN_Y, OUT_MAX_Y);
 80034fe:	2091      	movs	r0, #145	; 0x91
 8003500:	f7ff ff80 	bl	8003404 <getRaw>
 8003504:	4603      	mov	r3, r0
 8003506:	ee07 3a90 	vmov	s15, r3
 800350a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800350e:	ed9f 2a10 	vldr	s4, [pc, #64]	; 8003550 <Y+0x58>
 8003512:	eddf 1a10 	vldr	s3, [pc, #64]	; 8003554 <Y+0x5c>
 8003516:	ed9f 1a10 	vldr	s2, [pc, #64]	; 8003558 <Y+0x60>
 800351a:	eddf 0a10 	vldr	s1, [pc, #64]	; 800355c <Y+0x64>
 800351e:	eeb0 0a67 	vmov.f32	s0, s15
 8003522:	f7ff fef1 	bl	8003308 <remap>
 8003526:	eef0 7a40 	vmov.f32	s15, s0
 800352a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800352e:	ee17 3a90 	vmov	r3, s15
 8003532:	80fb      	strh	r3, [r7, #6]
	if (XPT2046_MIRROR_Y) y = OUT_MAX_Y - y;
	if (y > OUT_MIN_Y && y < OUT_MAX_Y) return y;
 8003534:	88fb      	ldrh	r3, [r7, #6]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d005      	beq.n	8003546 <Y+0x4e>
 800353a:	88fb      	ldrh	r3, [r7, #6]
 800353c:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8003540:	d201      	bcs.n	8003546 <Y+0x4e>
 8003542:	88fb      	ldrh	r3, [r7, #6]
 8003544:	e000      	b.n	8003548 <Y+0x50>
	else return 0;
 8003546:	2300      	movs	r3, #0
}
 8003548:	4618      	mov	r0, r3
 800354a:	3708      	adds	r7, #8
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	43f00000 	.word	0x43f00000
 8003554:	00000000 	.word	0x00000000
 8003558:	45746000 	.word	0x45746000
 800355c:	439b0000 	.word	0x439b0000

08003560 <getX>:

uint16_t getX(void)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b082      	sub	sp, #8
 8003564:	af00      	add	r7, sp, #0
	if (XPT2046_ACCURACY)
	{
		uint16_t x[2] = { 1, 2 };
 8003566:	4b0a      	ldr	r3, [pc, #40]	; (8003590 <getX+0x30>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	607b      	str	r3, [r7, #4]
		while (x[0] != x[1])
 800356c:	e007      	b.n	800357e <getX+0x1e>
		{
			if (XPT2046_REVERSED) { x[0] = Y(); x[1] = Y(); }
			else { x[0] = X(); x[1] = X(); }
 800356e:	f7ff ff8f 	bl	8003490 <X>
 8003572:	4603      	mov	r3, r0
 8003574:	80bb      	strh	r3, [r7, #4]
 8003576:	f7ff ff8b 	bl	8003490 <X>
 800357a:	4603      	mov	r3, r0
 800357c:	80fb      	strh	r3, [r7, #6]
		while (x[0] != x[1])
 800357e:	88ba      	ldrh	r2, [r7, #4]
 8003580:	88fb      	ldrh	r3, [r7, #6]
 8003582:	429a      	cmp	r2, r3
 8003584:	d1f3      	bne.n	800356e <getX+0xe>
		}
		return x[0];
 8003586:	88bb      	ldrh	r3, [r7, #4]
	}
	else if (XPT2046_REVERSED) return Y(); else return X();
}
 8003588:	4618      	mov	r0, r3
 800358a:	3708      	adds	r7, #8
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}
 8003590:	08007bdc 	.word	0x08007bdc

08003594 <getY>:

uint16_t getY(void)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b082      	sub	sp, #8
 8003598:	af00      	add	r7, sp, #0
	if (XPT2046_ACCURACY)
	{
		uint16_t y[2] = { 1, 2 };
 800359a:	4b0a      	ldr	r3, [pc, #40]	; (80035c4 <getY+0x30>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	607b      	str	r3, [r7, #4]
		while (y[0] != y[1])
 80035a0:	e007      	b.n	80035b2 <getY+0x1e>
		{
			if (XPT2046_REVERSED) { y[0] = X(); y[1] = X(); }
			else { y[0] = Y(); y[1] = Y(); }
 80035a2:	f7ff ffa9 	bl	80034f8 <Y>
 80035a6:	4603      	mov	r3, r0
 80035a8:	80bb      	strh	r3, [r7, #4]
 80035aa:	f7ff ffa5 	bl	80034f8 <Y>
 80035ae:	4603      	mov	r3, r0
 80035b0:	80fb      	strh	r3, [r7, #6]
		while (y[0] != y[1])
 80035b2:	88ba      	ldrh	r2, [r7, #4]
 80035b4:	88fb      	ldrh	r3, [r7, #6]
 80035b6:	429a      	cmp	r2, r3
 80035b8:	d1f3      	bne.n	80035a2 <getY+0xe>
		}
		return y[0];
 80035ba:	88bb      	ldrh	r3, [r7, #4]
	}
	else if (XPT2046_REVERSED) return X(); else return Y();

}
 80035bc:	4618      	mov	r0, r3
 80035be:	3708      	adds	r7, #8
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bd80      	pop	{r7, pc}
 80035c4:	08007bdc 	.word	0x08007bdc

080035c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80035c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003600 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80035cc:	480d      	ldr	r0, [pc, #52]	; (8003604 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80035ce:	490e      	ldr	r1, [pc, #56]	; (8003608 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80035d0:	4a0e      	ldr	r2, [pc, #56]	; (800360c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80035d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80035d4:	e002      	b.n	80035dc <LoopCopyDataInit>

080035d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80035d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035da:	3304      	adds	r3, #4

080035dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035e0:	d3f9      	bcc.n	80035d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035e2:	4a0b      	ldr	r2, [pc, #44]	; (8003610 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80035e4:	4c0b      	ldr	r4, [pc, #44]	; (8003614 <LoopFillZerobss+0x26>)
  movs r3, #0
 80035e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035e8:	e001      	b.n	80035ee <LoopFillZerobss>

080035ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035ec:	3204      	adds	r2, #4

080035ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035f0:	d3fb      	bcc.n	80035ea <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80035f2:	f7ff fe77 	bl	80032e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80035f6:	f002 fa6d 	bl	8005ad4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80035fa:	f7fe ffb1 	bl	8002560 <main>
  bx  lr    
 80035fe:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003600:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003604:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003608:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800360c:	0800c44c 	.word	0x0800c44c
  ldr r2, =_sbss
 8003610:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8003614:	200003a0 	.word	0x200003a0

08003618 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003618:	e7fe      	b.n	8003618 <ADC_IRQHandler>
	...

0800361c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003620:	4b0e      	ldr	r3, [pc, #56]	; (800365c <HAL_Init+0x40>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a0d      	ldr	r2, [pc, #52]	; (800365c <HAL_Init+0x40>)
 8003626:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800362a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800362c:	4b0b      	ldr	r3, [pc, #44]	; (800365c <HAL_Init+0x40>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a0a      	ldr	r2, [pc, #40]	; (800365c <HAL_Init+0x40>)
 8003632:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003636:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003638:	4b08      	ldr	r3, [pc, #32]	; (800365c <HAL_Init+0x40>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a07      	ldr	r2, [pc, #28]	; (800365c <HAL_Init+0x40>)
 800363e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003642:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003644:	2003      	movs	r0, #3
 8003646:	f000 f94f 	bl	80038e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800364a:	200f      	movs	r0, #15
 800364c:	f000 f808 	bl	8003660 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003650:	f7ff fd28 	bl	80030a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003654:	2300      	movs	r3, #0
}
 8003656:	4618      	mov	r0, r3
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	40023c00 	.word	0x40023c00

08003660 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003668:	4b12      	ldr	r3, [pc, #72]	; (80036b4 <HAL_InitTick+0x54>)
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	4b12      	ldr	r3, [pc, #72]	; (80036b8 <HAL_InitTick+0x58>)
 800366e:	781b      	ldrb	r3, [r3, #0]
 8003670:	4619      	mov	r1, r3
 8003672:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003676:	fbb3 f3f1 	udiv	r3, r3, r1
 800367a:	fbb2 f3f3 	udiv	r3, r2, r3
 800367e:	4618      	mov	r0, r3
 8003680:	f000 f967 	bl	8003952 <HAL_SYSTICK_Config>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d001      	beq.n	800368e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e00e      	b.n	80036ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2b0f      	cmp	r3, #15
 8003692:	d80a      	bhi.n	80036aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003694:	2200      	movs	r2, #0
 8003696:	6879      	ldr	r1, [r7, #4]
 8003698:	f04f 30ff 	mov.w	r0, #4294967295
 800369c:	f000 f92f 	bl	80038fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80036a0:	4a06      	ldr	r2, [pc, #24]	; (80036bc <HAL_InitTick+0x5c>)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80036a6:	2300      	movs	r3, #0
 80036a8:	e000      	b.n	80036ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3708      	adds	r7, #8
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	20000000 	.word	0x20000000
 80036b8:	20000008 	.word	0x20000008
 80036bc:	20000004 	.word	0x20000004

080036c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80036c0:	b480      	push	{r7}
 80036c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80036c4:	4b06      	ldr	r3, [pc, #24]	; (80036e0 <HAL_IncTick+0x20>)
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	461a      	mov	r2, r3
 80036ca:	4b06      	ldr	r3, [pc, #24]	; (80036e4 <HAL_IncTick+0x24>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4413      	add	r3, r2
 80036d0:	4a04      	ldr	r2, [pc, #16]	; (80036e4 <HAL_IncTick+0x24>)
 80036d2:	6013      	str	r3, [r2, #0]
}
 80036d4:	bf00      	nop
 80036d6:	46bd      	mov	sp, r7
 80036d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036dc:	4770      	bx	lr
 80036de:	bf00      	nop
 80036e0:	20000008 	.word	0x20000008
 80036e4:	20000250 	.word	0x20000250

080036e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80036e8:	b480      	push	{r7}
 80036ea:	af00      	add	r7, sp, #0
  return uwTick;
 80036ec:	4b03      	ldr	r3, [pc, #12]	; (80036fc <HAL_GetTick+0x14>)
 80036ee:	681b      	ldr	r3, [r3, #0]
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	46bd      	mov	sp, r7
 80036f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f8:	4770      	bx	lr
 80036fa:	bf00      	nop
 80036fc:	20000250 	.word	0x20000250

08003700 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b084      	sub	sp, #16
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003708:	f7ff ffee 	bl	80036e8 <HAL_GetTick>
 800370c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003718:	d005      	beq.n	8003726 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800371a:	4b0a      	ldr	r3, [pc, #40]	; (8003744 <HAL_Delay+0x44>)
 800371c:	781b      	ldrb	r3, [r3, #0]
 800371e:	461a      	mov	r2, r3
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	4413      	add	r3, r2
 8003724:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003726:	bf00      	nop
 8003728:	f7ff ffde 	bl	80036e8 <HAL_GetTick>
 800372c:	4602      	mov	r2, r0
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	1ad3      	subs	r3, r2, r3
 8003732:	68fa      	ldr	r2, [r7, #12]
 8003734:	429a      	cmp	r2, r3
 8003736:	d8f7      	bhi.n	8003728 <HAL_Delay+0x28>
  {
  }
}
 8003738:	bf00      	nop
 800373a:	bf00      	nop
 800373c:	3710      	adds	r7, #16
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}
 8003742:	bf00      	nop
 8003744:	20000008 	.word	0x20000008

08003748 <__NVIC_SetPriorityGrouping>:
{
 8003748:	b480      	push	{r7}
 800374a:	b085      	sub	sp, #20
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	f003 0307 	and.w	r3, r3, #7
 8003756:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003758:	4b0c      	ldr	r3, [pc, #48]	; (800378c <__NVIC_SetPriorityGrouping+0x44>)
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800375e:	68ba      	ldr	r2, [r7, #8]
 8003760:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003764:	4013      	ands	r3, r2
 8003766:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003770:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003774:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003778:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800377a:	4a04      	ldr	r2, [pc, #16]	; (800378c <__NVIC_SetPriorityGrouping+0x44>)
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	60d3      	str	r3, [r2, #12]
}
 8003780:	bf00      	nop
 8003782:	3714      	adds	r7, #20
 8003784:	46bd      	mov	sp, r7
 8003786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378a:	4770      	bx	lr
 800378c:	e000ed00 	.word	0xe000ed00

08003790 <__NVIC_GetPriorityGrouping>:
{
 8003790:	b480      	push	{r7}
 8003792:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003794:	4b04      	ldr	r3, [pc, #16]	; (80037a8 <__NVIC_GetPriorityGrouping+0x18>)
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	0a1b      	lsrs	r3, r3, #8
 800379a:	f003 0307 	and.w	r3, r3, #7
}
 800379e:	4618      	mov	r0, r3
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr
 80037a8:	e000ed00 	.word	0xe000ed00

080037ac <__NVIC_EnableIRQ>:
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	4603      	mov	r3, r0
 80037b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	db0b      	blt.n	80037d6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037be:	79fb      	ldrb	r3, [r7, #7]
 80037c0:	f003 021f 	and.w	r2, r3, #31
 80037c4:	4907      	ldr	r1, [pc, #28]	; (80037e4 <__NVIC_EnableIRQ+0x38>)
 80037c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ca:	095b      	lsrs	r3, r3, #5
 80037cc:	2001      	movs	r0, #1
 80037ce:	fa00 f202 	lsl.w	r2, r0, r2
 80037d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80037d6:	bf00      	nop
 80037d8:	370c      	adds	r7, #12
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr
 80037e2:	bf00      	nop
 80037e4:	e000e100 	.word	0xe000e100

080037e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	4603      	mov	r3, r0
 80037f0:	6039      	str	r1, [r7, #0]
 80037f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	db0a      	blt.n	8003812 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	b2da      	uxtb	r2, r3
 8003800:	490c      	ldr	r1, [pc, #48]	; (8003834 <__NVIC_SetPriority+0x4c>)
 8003802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003806:	0112      	lsls	r2, r2, #4
 8003808:	b2d2      	uxtb	r2, r2
 800380a:	440b      	add	r3, r1
 800380c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003810:	e00a      	b.n	8003828 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	b2da      	uxtb	r2, r3
 8003816:	4908      	ldr	r1, [pc, #32]	; (8003838 <__NVIC_SetPriority+0x50>)
 8003818:	79fb      	ldrb	r3, [r7, #7]
 800381a:	f003 030f 	and.w	r3, r3, #15
 800381e:	3b04      	subs	r3, #4
 8003820:	0112      	lsls	r2, r2, #4
 8003822:	b2d2      	uxtb	r2, r2
 8003824:	440b      	add	r3, r1
 8003826:	761a      	strb	r2, [r3, #24]
}
 8003828:	bf00      	nop
 800382a:	370c      	adds	r7, #12
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr
 8003834:	e000e100 	.word	0xe000e100
 8003838:	e000ed00 	.word	0xe000ed00

0800383c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800383c:	b480      	push	{r7}
 800383e:	b089      	sub	sp, #36	; 0x24
 8003840:	af00      	add	r7, sp, #0
 8003842:	60f8      	str	r0, [r7, #12]
 8003844:	60b9      	str	r1, [r7, #8]
 8003846:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	f003 0307 	and.w	r3, r3, #7
 800384e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	f1c3 0307 	rsb	r3, r3, #7
 8003856:	2b04      	cmp	r3, #4
 8003858:	bf28      	it	cs
 800385a:	2304      	movcs	r3, #4
 800385c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800385e:	69fb      	ldr	r3, [r7, #28]
 8003860:	3304      	adds	r3, #4
 8003862:	2b06      	cmp	r3, #6
 8003864:	d902      	bls.n	800386c <NVIC_EncodePriority+0x30>
 8003866:	69fb      	ldr	r3, [r7, #28]
 8003868:	3b03      	subs	r3, #3
 800386a:	e000      	b.n	800386e <NVIC_EncodePriority+0x32>
 800386c:	2300      	movs	r3, #0
 800386e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003870:	f04f 32ff 	mov.w	r2, #4294967295
 8003874:	69bb      	ldr	r3, [r7, #24]
 8003876:	fa02 f303 	lsl.w	r3, r2, r3
 800387a:	43da      	mvns	r2, r3
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	401a      	ands	r2, r3
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003884:	f04f 31ff 	mov.w	r1, #4294967295
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	fa01 f303 	lsl.w	r3, r1, r3
 800388e:	43d9      	mvns	r1, r3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003894:	4313      	orrs	r3, r2
         );
}
 8003896:	4618      	mov	r0, r3
 8003898:	3724      	adds	r7, #36	; 0x24
 800389a:	46bd      	mov	sp, r7
 800389c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a0:	4770      	bx	lr
	...

080038a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b082      	sub	sp, #8
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	3b01      	subs	r3, #1
 80038b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038b4:	d301      	bcc.n	80038ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038b6:	2301      	movs	r3, #1
 80038b8:	e00f      	b.n	80038da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038ba:	4a0a      	ldr	r2, [pc, #40]	; (80038e4 <SysTick_Config+0x40>)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	3b01      	subs	r3, #1
 80038c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038c2:	210f      	movs	r1, #15
 80038c4:	f04f 30ff 	mov.w	r0, #4294967295
 80038c8:	f7ff ff8e 	bl	80037e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038cc:	4b05      	ldr	r3, [pc, #20]	; (80038e4 <SysTick_Config+0x40>)
 80038ce:	2200      	movs	r2, #0
 80038d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038d2:	4b04      	ldr	r3, [pc, #16]	; (80038e4 <SysTick_Config+0x40>)
 80038d4:	2207      	movs	r2, #7
 80038d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038d8:	2300      	movs	r3, #0
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3708      	adds	r7, #8
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	e000e010 	.word	0xe000e010

080038e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b082      	sub	sp, #8
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	f7ff ff29 	bl	8003748 <__NVIC_SetPriorityGrouping>
}
 80038f6:	bf00      	nop
 80038f8:	3708      	adds	r7, #8
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}

080038fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038fe:	b580      	push	{r7, lr}
 8003900:	b086      	sub	sp, #24
 8003902:	af00      	add	r7, sp, #0
 8003904:	4603      	mov	r3, r0
 8003906:	60b9      	str	r1, [r7, #8]
 8003908:	607a      	str	r2, [r7, #4]
 800390a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800390c:	2300      	movs	r3, #0
 800390e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003910:	f7ff ff3e 	bl	8003790 <__NVIC_GetPriorityGrouping>
 8003914:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003916:	687a      	ldr	r2, [r7, #4]
 8003918:	68b9      	ldr	r1, [r7, #8]
 800391a:	6978      	ldr	r0, [r7, #20]
 800391c:	f7ff ff8e 	bl	800383c <NVIC_EncodePriority>
 8003920:	4602      	mov	r2, r0
 8003922:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003926:	4611      	mov	r1, r2
 8003928:	4618      	mov	r0, r3
 800392a:	f7ff ff5d 	bl	80037e8 <__NVIC_SetPriority>
}
 800392e:	bf00      	nop
 8003930:	3718      	adds	r7, #24
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}

08003936 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003936:	b580      	push	{r7, lr}
 8003938:	b082      	sub	sp, #8
 800393a:	af00      	add	r7, sp, #0
 800393c:	4603      	mov	r3, r0
 800393e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003940:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003944:	4618      	mov	r0, r3
 8003946:	f7ff ff31 	bl	80037ac <__NVIC_EnableIRQ>
}
 800394a:	bf00      	nop
 800394c:	3708      	adds	r7, #8
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}

08003952 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003952:	b580      	push	{r7, lr}
 8003954:	b082      	sub	sp, #8
 8003956:	af00      	add	r7, sp, #0
 8003958:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800395a:	6878      	ldr	r0, [r7, #4]
 800395c:	f7ff ffa2 	bl	80038a4 <SysTick_Config>
 8003960:	4603      	mov	r3, r0
}
 8003962:	4618      	mov	r0, r3
 8003964:	3708      	adds	r7, #8
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}
	...

0800396c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800396c:	b480      	push	{r7}
 800396e:	b089      	sub	sp, #36	; 0x24
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003976:	2300      	movs	r3, #0
 8003978:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800397a:	2300      	movs	r3, #0
 800397c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800397e:	2300      	movs	r3, #0
 8003980:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003982:	2300      	movs	r3, #0
 8003984:	61fb      	str	r3, [r7, #28]
 8003986:	e159      	b.n	8003c3c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003988:	2201      	movs	r2, #1
 800398a:	69fb      	ldr	r3, [r7, #28]
 800398c:	fa02 f303 	lsl.w	r3, r2, r3
 8003990:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	697a      	ldr	r2, [r7, #20]
 8003998:	4013      	ands	r3, r2
 800399a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800399c:	693a      	ldr	r2, [r7, #16]
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	f040 8148 	bne.w	8003c36 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	f003 0303 	and.w	r3, r3, #3
 80039ae:	2b01      	cmp	r3, #1
 80039b0:	d005      	beq.n	80039be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039ba:	2b02      	cmp	r3, #2
 80039bc:	d130      	bne.n	8003a20 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80039c4:	69fb      	ldr	r3, [r7, #28]
 80039c6:	005b      	lsls	r3, r3, #1
 80039c8:	2203      	movs	r2, #3
 80039ca:	fa02 f303 	lsl.w	r3, r2, r3
 80039ce:	43db      	mvns	r3, r3
 80039d0:	69ba      	ldr	r2, [r7, #24]
 80039d2:	4013      	ands	r3, r2
 80039d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	68da      	ldr	r2, [r3, #12]
 80039da:	69fb      	ldr	r3, [r7, #28]
 80039dc:	005b      	lsls	r3, r3, #1
 80039de:	fa02 f303 	lsl.w	r3, r2, r3
 80039e2:	69ba      	ldr	r2, [r7, #24]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	69ba      	ldr	r2, [r7, #24]
 80039ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80039f4:	2201      	movs	r2, #1
 80039f6:	69fb      	ldr	r3, [r7, #28]
 80039f8:	fa02 f303 	lsl.w	r3, r2, r3
 80039fc:	43db      	mvns	r3, r3
 80039fe:	69ba      	ldr	r2, [r7, #24]
 8003a00:	4013      	ands	r3, r2
 8003a02:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	091b      	lsrs	r3, r3, #4
 8003a0a:	f003 0201 	and.w	r2, r3, #1
 8003a0e:	69fb      	ldr	r3, [r7, #28]
 8003a10:	fa02 f303 	lsl.w	r3, r2, r3
 8003a14:	69ba      	ldr	r2, [r7, #24]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	69ba      	ldr	r2, [r7, #24]
 8003a1e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f003 0303 	and.w	r3, r3, #3
 8003a28:	2b03      	cmp	r3, #3
 8003a2a:	d017      	beq.n	8003a5c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	68db      	ldr	r3, [r3, #12]
 8003a30:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	005b      	lsls	r3, r3, #1
 8003a36:	2203      	movs	r2, #3
 8003a38:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3c:	43db      	mvns	r3, r3
 8003a3e:	69ba      	ldr	r2, [r7, #24]
 8003a40:	4013      	ands	r3, r2
 8003a42:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	689a      	ldr	r2, [r3, #8]
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	005b      	lsls	r3, r3, #1
 8003a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a50:	69ba      	ldr	r2, [r7, #24]
 8003a52:	4313      	orrs	r3, r2
 8003a54:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	69ba      	ldr	r2, [r7, #24]
 8003a5a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	f003 0303 	and.w	r3, r3, #3
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	d123      	bne.n	8003ab0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a68:	69fb      	ldr	r3, [r7, #28]
 8003a6a:	08da      	lsrs	r2, r3, #3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	3208      	adds	r2, #8
 8003a70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a74:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a76:	69fb      	ldr	r3, [r7, #28]
 8003a78:	f003 0307 	and.w	r3, r3, #7
 8003a7c:	009b      	lsls	r3, r3, #2
 8003a7e:	220f      	movs	r2, #15
 8003a80:	fa02 f303 	lsl.w	r3, r2, r3
 8003a84:	43db      	mvns	r3, r3
 8003a86:	69ba      	ldr	r2, [r7, #24]
 8003a88:	4013      	ands	r3, r2
 8003a8a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	691a      	ldr	r2, [r3, #16]
 8003a90:	69fb      	ldr	r3, [r7, #28]
 8003a92:	f003 0307 	and.w	r3, r3, #7
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9c:	69ba      	ldr	r2, [r7, #24]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	08da      	lsrs	r2, r3, #3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	3208      	adds	r2, #8
 8003aaa:	69b9      	ldr	r1, [r7, #24]
 8003aac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003ab6:	69fb      	ldr	r3, [r7, #28]
 8003ab8:	005b      	lsls	r3, r3, #1
 8003aba:	2203      	movs	r2, #3
 8003abc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac0:	43db      	mvns	r3, r3
 8003ac2:	69ba      	ldr	r2, [r7, #24]
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	f003 0203 	and.w	r2, r3, #3
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	005b      	lsls	r3, r3, #1
 8003ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad8:	69ba      	ldr	r2, [r7, #24]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	69ba      	ldr	r2, [r7, #24]
 8003ae2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	f000 80a2 	beq.w	8003c36 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003af2:	2300      	movs	r3, #0
 8003af4:	60fb      	str	r3, [r7, #12]
 8003af6:	4b57      	ldr	r3, [pc, #348]	; (8003c54 <HAL_GPIO_Init+0x2e8>)
 8003af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003afa:	4a56      	ldr	r2, [pc, #344]	; (8003c54 <HAL_GPIO_Init+0x2e8>)
 8003afc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b00:	6453      	str	r3, [r2, #68]	; 0x44
 8003b02:	4b54      	ldr	r3, [pc, #336]	; (8003c54 <HAL_GPIO_Init+0x2e8>)
 8003b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b0a:	60fb      	str	r3, [r7, #12]
 8003b0c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b0e:	4a52      	ldr	r2, [pc, #328]	; (8003c58 <HAL_GPIO_Init+0x2ec>)
 8003b10:	69fb      	ldr	r3, [r7, #28]
 8003b12:	089b      	lsrs	r3, r3, #2
 8003b14:	3302      	adds	r3, #2
 8003b16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b1c:	69fb      	ldr	r3, [r7, #28]
 8003b1e:	f003 0303 	and.w	r3, r3, #3
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	220f      	movs	r2, #15
 8003b26:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2a:	43db      	mvns	r3, r3
 8003b2c:	69ba      	ldr	r2, [r7, #24]
 8003b2e:	4013      	ands	r3, r2
 8003b30:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4a49      	ldr	r2, [pc, #292]	; (8003c5c <HAL_GPIO_Init+0x2f0>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d019      	beq.n	8003b6e <HAL_GPIO_Init+0x202>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	4a48      	ldr	r2, [pc, #288]	; (8003c60 <HAL_GPIO_Init+0x2f4>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d013      	beq.n	8003b6a <HAL_GPIO_Init+0x1fe>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	4a47      	ldr	r2, [pc, #284]	; (8003c64 <HAL_GPIO_Init+0x2f8>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d00d      	beq.n	8003b66 <HAL_GPIO_Init+0x1fa>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	4a46      	ldr	r2, [pc, #280]	; (8003c68 <HAL_GPIO_Init+0x2fc>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d007      	beq.n	8003b62 <HAL_GPIO_Init+0x1f6>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	4a45      	ldr	r2, [pc, #276]	; (8003c6c <HAL_GPIO_Init+0x300>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d101      	bne.n	8003b5e <HAL_GPIO_Init+0x1f2>
 8003b5a:	2304      	movs	r3, #4
 8003b5c:	e008      	b.n	8003b70 <HAL_GPIO_Init+0x204>
 8003b5e:	2307      	movs	r3, #7
 8003b60:	e006      	b.n	8003b70 <HAL_GPIO_Init+0x204>
 8003b62:	2303      	movs	r3, #3
 8003b64:	e004      	b.n	8003b70 <HAL_GPIO_Init+0x204>
 8003b66:	2302      	movs	r3, #2
 8003b68:	e002      	b.n	8003b70 <HAL_GPIO_Init+0x204>
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e000      	b.n	8003b70 <HAL_GPIO_Init+0x204>
 8003b6e:	2300      	movs	r3, #0
 8003b70:	69fa      	ldr	r2, [r7, #28]
 8003b72:	f002 0203 	and.w	r2, r2, #3
 8003b76:	0092      	lsls	r2, r2, #2
 8003b78:	4093      	lsls	r3, r2
 8003b7a:	69ba      	ldr	r2, [r7, #24]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b80:	4935      	ldr	r1, [pc, #212]	; (8003c58 <HAL_GPIO_Init+0x2ec>)
 8003b82:	69fb      	ldr	r3, [r7, #28]
 8003b84:	089b      	lsrs	r3, r3, #2
 8003b86:	3302      	adds	r3, #2
 8003b88:	69ba      	ldr	r2, [r7, #24]
 8003b8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b8e:	4b38      	ldr	r3, [pc, #224]	; (8003c70 <HAL_GPIO_Init+0x304>)
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	43db      	mvns	r3, r3
 8003b98:	69ba      	ldr	r2, [r7, #24]
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d003      	beq.n	8003bb2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003baa:	69ba      	ldr	r2, [r7, #24]
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003bb2:	4a2f      	ldr	r2, [pc, #188]	; (8003c70 <HAL_GPIO_Init+0x304>)
 8003bb4:	69bb      	ldr	r3, [r7, #24]
 8003bb6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003bb8:	4b2d      	ldr	r3, [pc, #180]	; (8003c70 <HAL_GPIO_Init+0x304>)
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	43db      	mvns	r3, r3
 8003bc2:	69ba      	ldr	r2, [r7, #24]
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d003      	beq.n	8003bdc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003bd4:	69ba      	ldr	r2, [r7, #24]
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003bdc:	4a24      	ldr	r2, [pc, #144]	; (8003c70 <HAL_GPIO_Init+0x304>)
 8003bde:	69bb      	ldr	r3, [r7, #24]
 8003be0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003be2:	4b23      	ldr	r3, [pc, #140]	; (8003c70 <HAL_GPIO_Init+0x304>)
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	43db      	mvns	r3, r3
 8003bec:	69ba      	ldr	r2, [r7, #24]
 8003bee:	4013      	ands	r3, r2
 8003bf0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d003      	beq.n	8003c06 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003bfe:	69ba      	ldr	r2, [r7, #24]
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	4313      	orrs	r3, r2
 8003c04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c06:	4a1a      	ldr	r2, [pc, #104]	; (8003c70 <HAL_GPIO_Init+0x304>)
 8003c08:	69bb      	ldr	r3, [r7, #24]
 8003c0a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c0c:	4b18      	ldr	r3, [pc, #96]	; (8003c70 <HAL_GPIO_Init+0x304>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	43db      	mvns	r3, r3
 8003c16:	69ba      	ldr	r2, [r7, #24]
 8003c18:	4013      	ands	r3, r2
 8003c1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d003      	beq.n	8003c30 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003c28:	69ba      	ldr	r2, [r7, #24]
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c30:	4a0f      	ldr	r2, [pc, #60]	; (8003c70 <HAL_GPIO_Init+0x304>)
 8003c32:	69bb      	ldr	r3, [r7, #24]
 8003c34:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c36:	69fb      	ldr	r3, [r7, #28]
 8003c38:	3301      	adds	r3, #1
 8003c3a:	61fb      	str	r3, [r7, #28]
 8003c3c:	69fb      	ldr	r3, [r7, #28]
 8003c3e:	2b0f      	cmp	r3, #15
 8003c40:	f67f aea2 	bls.w	8003988 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003c44:	bf00      	nop
 8003c46:	bf00      	nop
 8003c48:	3724      	adds	r7, #36	; 0x24
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr
 8003c52:	bf00      	nop
 8003c54:	40023800 	.word	0x40023800
 8003c58:	40013800 	.word	0x40013800
 8003c5c:	40020000 	.word	0x40020000
 8003c60:	40020400 	.word	0x40020400
 8003c64:	40020800 	.word	0x40020800
 8003c68:	40020c00 	.word	0x40020c00
 8003c6c:	40021000 	.word	0x40021000
 8003c70:	40013c00 	.word	0x40013c00

08003c74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	807b      	strh	r3, [r7, #2]
 8003c80:	4613      	mov	r3, r2
 8003c82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c84:	787b      	ldrb	r3, [r7, #1]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d003      	beq.n	8003c92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c8a:	887a      	ldrh	r2, [r7, #2]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c90:	e003      	b.n	8003c9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c92:	887b      	ldrh	r3, [r7, #2]
 8003c94:	041a      	lsls	r2, r3, #16
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	619a      	str	r2, [r3, #24]
}
 8003c9a:	bf00      	nop
 8003c9c:	370c      	adds	r7, #12
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
	...

08003ca8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b082      	sub	sp, #8
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	4603      	mov	r3, r0
 8003cb0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003cb2:	4b08      	ldr	r3, [pc, #32]	; (8003cd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003cb4:	695a      	ldr	r2, [r3, #20]
 8003cb6:	88fb      	ldrh	r3, [r7, #6]
 8003cb8:	4013      	ands	r3, r2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d006      	beq.n	8003ccc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003cbe:	4a05      	ldr	r2, [pc, #20]	; (8003cd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003cc0:	88fb      	ldrh	r3, [r7, #6]
 8003cc2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003cc4:	88fb      	ldrh	r3, [r7, #6]
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f7ff f954 	bl	8002f74 <HAL_GPIO_EXTI_Callback>
  }
}
 8003ccc:	bf00      	nop
 8003cce:	3708      	adds	r7, #8
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	40013c00 	.word	0x40013c00

08003cd8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b086      	sub	sp, #24
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d101      	bne.n	8003cea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e267      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f003 0301 	and.w	r3, r3, #1
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d075      	beq.n	8003de2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003cf6:	4b88      	ldr	r3, [pc, #544]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	f003 030c 	and.w	r3, r3, #12
 8003cfe:	2b04      	cmp	r3, #4
 8003d00:	d00c      	beq.n	8003d1c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d02:	4b85      	ldr	r3, [pc, #532]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d0a:	2b08      	cmp	r3, #8
 8003d0c:	d112      	bne.n	8003d34 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d0e:	4b82      	ldr	r3, [pc, #520]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d16:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d1a:	d10b      	bne.n	8003d34 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d1c:	4b7e      	ldr	r3, [pc, #504]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d05b      	beq.n	8003de0 <HAL_RCC_OscConfig+0x108>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d157      	bne.n	8003de0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e242      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d3c:	d106      	bne.n	8003d4c <HAL_RCC_OscConfig+0x74>
 8003d3e:	4b76      	ldr	r3, [pc, #472]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a75      	ldr	r2, [pc, #468]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d48:	6013      	str	r3, [r2, #0]
 8003d4a:	e01d      	b.n	8003d88 <HAL_RCC_OscConfig+0xb0>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d54:	d10c      	bne.n	8003d70 <HAL_RCC_OscConfig+0x98>
 8003d56:	4b70      	ldr	r3, [pc, #448]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a6f      	ldr	r2, [pc, #444]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d60:	6013      	str	r3, [r2, #0]
 8003d62:	4b6d      	ldr	r3, [pc, #436]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a6c      	ldr	r2, [pc, #432]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d6c:	6013      	str	r3, [r2, #0]
 8003d6e:	e00b      	b.n	8003d88 <HAL_RCC_OscConfig+0xb0>
 8003d70:	4b69      	ldr	r3, [pc, #420]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a68      	ldr	r2, [pc, #416]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d7a:	6013      	str	r3, [r2, #0]
 8003d7c:	4b66      	ldr	r3, [pc, #408]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a65      	ldr	r2, [pc, #404]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d013      	beq.n	8003db8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d90:	f7ff fcaa 	bl	80036e8 <HAL_GetTick>
 8003d94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d96:	e008      	b.n	8003daa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d98:	f7ff fca6 	bl	80036e8 <HAL_GetTick>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	2b64      	cmp	r3, #100	; 0x64
 8003da4:	d901      	bls.n	8003daa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e207      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003daa:	4b5b      	ldr	r3, [pc, #364]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d0f0      	beq.n	8003d98 <HAL_RCC_OscConfig+0xc0>
 8003db6:	e014      	b.n	8003de2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db8:	f7ff fc96 	bl	80036e8 <HAL_GetTick>
 8003dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dbe:	e008      	b.n	8003dd2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003dc0:	f7ff fc92 	bl	80036e8 <HAL_GetTick>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	1ad3      	subs	r3, r2, r3
 8003dca:	2b64      	cmp	r3, #100	; 0x64
 8003dcc:	d901      	bls.n	8003dd2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003dce:	2303      	movs	r3, #3
 8003dd0:	e1f3      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dd2:	4b51      	ldr	r3, [pc, #324]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d1f0      	bne.n	8003dc0 <HAL_RCC_OscConfig+0xe8>
 8003dde:	e000      	b.n	8003de2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003de0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f003 0302 	and.w	r3, r3, #2
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d063      	beq.n	8003eb6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003dee:	4b4a      	ldr	r3, [pc, #296]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	f003 030c 	and.w	r3, r3, #12
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d00b      	beq.n	8003e12 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003dfa:	4b47      	ldr	r3, [pc, #284]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e02:	2b08      	cmp	r3, #8
 8003e04:	d11c      	bne.n	8003e40 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e06:	4b44      	ldr	r3, [pc, #272]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d116      	bne.n	8003e40 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e12:	4b41      	ldr	r3, [pc, #260]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0302 	and.w	r3, r3, #2
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d005      	beq.n	8003e2a <HAL_RCC_OscConfig+0x152>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	68db      	ldr	r3, [r3, #12]
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d001      	beq.n	8003e2a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e1c7      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e2a:	4b3b      	ldr	r3, [pc, #236]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	691b      	ldr	r3, [r3, #16]
 8003e36:	00db      	lsls	r3, r3, #3
 8003e38:	4937      	ldr	r1, [pc, #220]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e3e:	e03a      	b.n	8003eb6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d020      	beq.n	8003e8a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e48:	4b34      	ldr	r3, [pc, #208]	; (8003f1c <HAL_RCC_OscConfig+0x244>)
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e4e:	f7ff fc4b 	bl	80036e8 <HAL_GetTick>
 8003e52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e54:	e008      	b.n	8003e68 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e56:	f7ff fc47 	bl	80036e8 <HAL_GetTick>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	2b02      	cmp	r3, #2
 8003e62:	d901      	bls.n	8003e68 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003e64:	2303      	movs	r3, #3
 8003e66:	e1a8      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e68:	4b2b      	ldr	r3, [pc, #172]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0302 	and.w	r3, r3, #2
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d0f0      	beq.n	8003e56 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e74:	4b28      	ldr	r3, [pc, #160]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	691b      	ldr	r3, [r3, #16]
 8003e80:	00db      	lsls	r3, r3, #3
 8003e82:	4925      	ldr	r1, [pc, #148]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003e84:	4313      	orrs	r3, r2
 8003e86:	600b      	str	r3, [r1, #0]
 8003e88:	e015      	b.n	8003eb6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e8a:	4b24      	ldr	r3, [pc, #144]	; (8003f1c <HAL_RCC_OscConfig+0x244>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e90:	f7ff fc2a 	bl	80036e8 <HAL_GetTick>
 8003e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e96:	e008      	b.n	8003eaa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e98:	f7ff fc26 	bl	80036e8 <HAL_GetTick>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	1ad3      	subs	r3, r2, r3
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	d901      	bls.n	8003eaa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003ea6:	2303      	movs	r3, #3
 8003ea8:	e187      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eaa:	4b1b      	ldr	r3, [pc, #108]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 0302 	and.w	r3, r3, #2
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d1f0      	bne.n	8003e98 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0308 	and.w	r3, r3, #8
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d036      	beq.n	8003f30 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	695b      	ldr	r3, [r3, #20]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d016      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003eca:	4b15      	ldr	r3, [pc, #84]	; (8003f20 <HAL_RCC_OscConfig+0x248>)
 8003ecc:	2201      	movs	r2, #1
 8003ece:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ed0:	f7ff fc0a 	bl	80036e8 <HAL_GetTick>
 8003ed4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ed6:	e008      	b.n	8003eea <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ed8:	f7ff fc06 	bl	80036e8 <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d901      	bls.n	8003eea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	e167      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003eea:	4b0b      	ldr	r3, [pc, #44]	; (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003eec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003eee:	f003 0302 	and.w	r3, r3, #2
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d0f0      	beq.n	8003ed8 <HAL_RCC_OscConfig+0x200>
 8003ef6:	e01b      	b.n	8003f30 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ef8:	4b09      	ldr	r3, [pc, #36]	; (8003f20 <HAL_RCC_OscConfig+0x248>)
 8003efa:	2200      	movs	r2, #0
 8003efc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003efe:	f7ff fbf3 	bl	80036e8 <HAL_GetTick>
 8003f02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f04:	e00e      	b.n	8003f24 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f06:	f7ff fbef 	bl	80036e8 <HAL_GetTick>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	1ad3      	subs	r3, r2, r3
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d907      	bls.n	8003f24 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003f14:	2303      	movs	r3, #3
 8003f16:	e150      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
 8003f18:	40023800 	.word	0x40023800
 8003f1c:	42470000 	.word	0x42470000
 8003f20:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f24:	4b88      	ldr	r3, [pc, #544]	; (8004148 <HAL_RCC_OscConfig+0x470>)
 8003f26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f28:	f003 0302 	and.w	r3, r3, #2
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d1ea      	bne.n	8003f06 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 0304 	and.w	r3, r3, #4
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	f000 8097 	beq.w	800406c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f42:	4b81      	ldr	r3, [pc, #516]	; (8004148 <HAL_RCC_OscConfig+0x470>)
 8003f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d10f      	bne.n	8003f6e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f4e:	2300      	movs	r3, #0
 8003f50:	60bb      	str	r3, [r7, #8]
 8003f52:	4b7d      	ldr	r3, [pc, #500]	; (8004148 <HAL_RCC_OscConfig+0x470>)
 8003f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f56:	4a7c      	ldr	r2, [pc, #496]	; (8004148 <HAL_RCC_OscConfig+0x470>)
 8003f58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f5c:	6413      	str	r3, [r2, #64]	; 0x40
 8003f5e:	4b7a      	ldr	r3, [pc, #488]	; (8004148 <HAL_RCC_OscConfig+0x470>)
 8003f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f66:	60bb      	str	r3, [r7, #8]
 8003f68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f6e:	4b77      	ldr	r3, [pc, #476]	; (800414c <HAL_RCC_OscConfig+0x474>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d118      	bne.n	8003fac <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f7a:	4b74      	ldr	r3, [pc, #464]	; (800414c <HAL_RCC_OscConfig+0x474>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4a73      	ldr	r2, [pc, #460]	; (800414c <HAL_RCC_OscConfig+0x474>)
 8003f80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f86:	f7ff fbaf 	bl	80036e8 <HAL_GetTick>
 8003f8a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f8c:	e008      	b.n	8003fa0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f8e:	f7ff fbab 	bl	80036e8 <HAL_GetTick>
 8003f92:	4602      	mov	r2, r0
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	2b02      	cmp	r3, #2
 8003f9a:	d901      	bls.n	8003fa0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	e10c      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fa0:	4b6a      	ldr	r3, [pc, #424]	; (800414c <HAL_RCC_OscConfig+0x474>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d0f0      	beq.n	8003f8e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	d106      	bne.n	8003fc2 <HAL_RCC_OscConfig+0x2ea>
 8003fb4:	4b64      	ldr	r3, [pc, #400]	; (8004148 <HAL_RCC_OscConfig+0x470>)
 8003fb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fb8:	4a63      	ldr	r2, [pc, #396]	; (8004148 <HAL_RCC_OscConfig+0x470>)
 8003fba:	f043 0301 	orr.w	r3, r3, #1
 8003fbe:	6713      	str	r3, [r2, #112]	; 0x70
 8003fc0:	e01c      	b.n	8003ffc <HAL_RCC_OscConfig+0x324>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	2b05      	cmp	r3, #5
 8003fc8:	d10c      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x30c>
 8003fca:	4b5f      	ldr	r3, [pc, #380]	; (8004148 <HAL_RCC_OscConfig+0x470>)
 8003fcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fce:	4a5e      	ldr	r2, [pc, #376]	; (8004148 <HAL_RCC_OscConfig+0x470>)
 8003fd0:	f043 0304 	orr.w	r3, r3, #4
 8003fd4:	6713      	str	r3, [r2, #112]	; 0x70
 8003fd6:	4b5c      	ldr	r3, [pc, #368]	; (8004148 <HAL_RCC_OscConfig+0x470>)
 8003fd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fda:	4a5b      	ldr	r2, [pc, #364]	; (8004148 <HAL_RCC_OscConfig+0x470>)
 8003fdc:	f043 0301 	orr.w	r3, r3, #1
 8003fe0:	6713      	str	r3, [r2, #112]	; 0x70
 8003fe2:	e00b      	b.n	8003ffc <HAL_RCC_OscConfig+0x324>
 8003fe4:	4b58      	ldr	r3, [pc, #352]	; (8004148 <HAL_RCC_OscConfig+0x470>)
 8003fe6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fe8:	4a57      	ldr	r2, [pc, #348]	; (8004148 <HAL_RCC_OscConfig+0x470>)
 8003fea:	f023 0301 	bic.w	r3, r3, #1
 8003fee:	6713      	str	r3, [r2, #112]	; 0x70
 8003ff0:	4b55      	ldr	r3, [pc, #340]	; (8004148 <HAL_RCC_OscConfig+0x470>)
 8003ff2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ff4:	4a54      	ldr	r2, [pc, #336]	; (8004148 <HAL_RCC_OscConfig+0x470>)
 8003ff6:	f023 0304 	bic.w	r3, r3, #4
 8003ffa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d015      	beq.n	8004030 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004004:	f7ff fb70 	bl	80036e8 <HAL_GetTick>
 8004008:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800400a:	e00a      	b.n	8004022 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800400c:	f7ff fb6c 	bl	80036e8 <HAL_GetTick>
 8004010:	4602      	mov	r2, r0
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	1ad3      	subs	r3, r2, r3
 8004016:	f241 3288 	movw	r2, #5000	; 0x1388
 800401a:	4293      	cmp	r3, r2
 800401c:	d901      	bls.n	8004022 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e0cb      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004022:	4b49      	ldr	r3, [pc, #292]	; (8004148 <HAL_RCC_OscConfig+0x470>)
 8004024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004026:	f003 0302 	and.w	r3, r3, #2
 800402a:	2b00      	cmp	r3, #0
 800402c:	d0ee      	beq.n	800400c <HAL_RCC_OscConfig+0x334>
 800402e:	e014      	b.n	800405a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004030:	f7ff fb5a 	bl	80036e8 <HAL_GetTick>
 8004034:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004036:	e00a      	b.n	800404e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004038:	f7ff fb56 	bl	80036e8 <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	f241 3288 	movw	r2, #5000	; 0x1388
 8004046:	4293      	cmp	r3, r2
 8004048:	d901      	bls.n	800404e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800404a:	2303      	movs	r3, #3
 800404c:	e0b5      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800404e:	4b3e      	ldr	r3, [pc, #248]	; (8004148 <HAL_RCC_OscConfig+0x470>)
 8004050:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	2b00      	cmp	r3, #0
 8004058:	d1ee      	bne.n	8004038 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800405a:	7dfb      	ldrb	r3, [r7, #23]
 800405c:	2b01      	cmp	r3, #1
 800405e:	d105      	bne.n	800406c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004060:	4b39      	ldr	r3, [pc, #228]	; (8004148 <HAL_RCC_OscConfig+0x470>)
 8004062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004064:	4a38      	ldr	r2, [pc, #224]	; (8004148 <HAL_RCC_OscConfig+0x470>)
 8004066:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800406a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	699b      	ldr	r3, [r3, #24]
 8004070:	2b00      	cmp	r3, #0
 8004072:	f000 80a1 	beq.w	80041b8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004076:	4b34      	ldr	r3, [pc, #208]	; (8004148 <HAL_RCC_OscConfig+0x470>)
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	f003 030c 	and.w	r3, r3, #12
 800407e:	2b08      	cmp	r3, #8
 8004080:	d05c      	beq.n	800413c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	699b      	ldr	r3, [r3, #24]
 8004086:	2b02      	cmp	r3, #2
 8004088:	d141      	bne.n	800410e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800408a:	4b31      	ldr	r3, [pc, #196]	; (8004150 <HAL_RCC_OscConfig+0x478>)
 800408c:	2200      	movs	r2, #0
 800408e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004090:	f7ff fb2a 	bl	80036e8 <HAL_GetTick>
 8004094:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004096:	e008      	b.n	80040aa <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004098:	f7ff fb26 	bl	80036e8 <HAL_GetTick>
 800409c:	4602      	mov	r2, r0
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d901      	bls.n	80040aa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e087      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040aa:	4b27      	ldr	r3, [pc, #156]	; (8004148 <HAL_RCC_OscConfig+0x470>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d1f0      	bne.n	8004098 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	69da      	ldr	r2, [r3, #28]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6a1b      	ldr	r3, [r3, #32]
 80040be:	431a      	orrs	r2, r3
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c4:	019b      	lsls	r3, r3, #6
 80040c6:	431a      	orrs	r2, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040cc:	085b      	lsrs	r3, r3, #1
 80040ce:	3b01      	subs	r3, #1
 80040d0:	041b      	lsls	r3, r3, #16
 80040d2:	431a      	orrs	r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d8:	061b      	lsls	r3, r3, #24
 80040da:	491b      	ldr	r1, [pc, #108]	; (8004148 <HAL_RCC_OscConfig+0x470>)
 80040dc:	4313      	orrs	r3, r2
 80040de:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040e0:	4b1b      	ldr	r3, [pc, #108]	; (8004150 <HAL_RCC_OscConfig+0x478>)
 80040e2:	2201      	movs	r2, #1
 80040e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040e6:	f7ff faff 	bl	80036e8 <HAL_GetTick>
 80040ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040ec:	e008      	b.n	8004100 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040ee:	f7ff fafb 	bl	80036e8 <HAL_GetTick>
 80040f2:	4602      	mov	r2, r0
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	1ad3      	subs	r3, r2, r3
 80040f8:	2b02      	cmp	r3, #2
 80040fa:	d901      	bls.n	8004100 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80040fc:	2303      	movs	r3, #3
 80040fe:	e05c      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004100:	4b11      	ldr	r3, [pc, #68]	; (8004148 <HAL_RCC_OscConfig+0x470>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004108:	2b00      	cmp	r3, #0
 800410a:	d0f0      	beq.n	80040ee <HAL_RCC_OscConfig+0x416>
 800410c:	e054      	b.n	80041b8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800410e:	4b10      	ldr	r3, [pc, #64]	; (8004150 <HAL_RCC_OscConfig+0x478>)
 8004110:	2200      	movs	r2, #0
 8004112:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004114:	f7ff fae8 	bl	80036e8 <HAL_GetTick>
 8004118:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800411a:	e008      	b.n	800412e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800411c:	f7ff fae4 	bl	80036e8 <HAL_GetTick>
 8004120:	4602      	mov	r2, r0
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	1ad3      	subs	r3, r2, r3
 8004126:	2b02      	cmp	r3, #2
 8004128:	d901      	bls.n	800412e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800412a:	2303      	movs	r3, #3
 800412c:	e045      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800412e:	4b06      	ldr	r3, [pc, #24]	; (8004148 <HAL_RCC_OscConfig+0x470>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004136:	2b00      	cmp	r3, #0
 8004138:	d1f0      	bne.n	800411c <HAL_RCC_OscConfig+0x444>
 800413a:	e03d      	b.n	80041b8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	699b      	ldr	r3, [r3, #24]
 8004140:	2b01      	cmp	r3, #1
 8004142:	d107      	bne.n	8004154 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	e038      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
 8004148:	40023800 	.word	0x40023800
 800414c:	40007000 	.word	0x40007000
 8004150:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004154:	4b1b      	ldr	r3, [pc, #108]	; (80041c4 <HAL_RCC_OscConfig+0x4ec>)
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	699b      	ldr	r3, [r3, #24]
 800415e:	2b01      	cmp	r3, #1
 8004160:	d028      	beq.n	80041b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800416c:	429a      	cmp	r2, r3
 800416e:	d121      	bne.n	80041b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800417a:	429a      	cmp	r2, r3
 800417c:	d11a      	bne.n	80041b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800417e:	68fa      	ldr	r2, [r7, #12]
 8004180:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004184:	4013      	ands	r3, r2
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800418a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800418c:	4293      	cmp	r3, r2
 800418e:	d111      	bne.n	80041b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800419a:	085b      	lsrs	r3, r3, #1
 800419c:	3b01      	subs	r3, #1
 800419e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d107      	bne.n	80041b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d001      	beq.n	80041b8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	e000      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80041b8:	2300      	movs	r3, #0
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3718      	adds	r7, #24
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	bf00      	nop
 80041c4:	40023800 	.word	0x40023800

080041c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
 80041d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d101      	bne.n	80041dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e0cc      	b.n	8004376 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80041dc:	4b68      	ldr	r3, [pc, #416]	; (8004380 <HAL_RCC_ClockConfig+0x1b8>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 0307 	and.w	r3, r3, #7
 80041e4:	683a      	ldr	r2, [r7, #0]
 80041e6:	429a      	cmp	r2, r3
 80041e8:	d90c      	bls.n	8004204 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041ea:	4b65      	ldr	r3, [pc, #404]	; (8004380 <HAL_RCC_ClockConfig+0x1b8>)
 80041ec:	683a      	ldr	r2, [r7, #0]
 80041ee:	b2d2      	uxtb	r2, r2
 80041f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041f2:	4b63      	ldr	r3, [pc, #396]	; (8004380 <HAL_RCC_ClockConfig+0x1b8>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0307 	and.w	r3, r3, #7
 80041fa:	683a      	ldr	r2, [r7, #0]
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d001      	beq.n	8004204 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e0b8      	b.n	8004376 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0302 	and.w	r3, r3, #2
 800420c:	2b00      	cmp	r3, #0
 800420e:	d020      	beq.n	8004252 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 0304 	and.w	r3, r3, #4
 8004218:	2b00      	cmp	r3, #0
 800421a:	d005      	beq.n	8004228 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800421c:	4b59      	ldr	r3, [pc, #356]	; (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	4a58      	ldr	r2, [pc, #352]	; (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 8004222:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004226:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f003 0308 	and.w	r3, r3, #8
 8004230:	2b00      	cmp	r3, #0
 8004232:	d005      	beq.n	8004240 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004234:	4b53      	ldr	r3, [pc, #332]	; (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	4a52      	ldr	r2, [pc, #328]	; (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 800423a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800423e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004240:	4b50      	ldr	r3, [pc, #320]	; (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	494d      	ldr	r1, [pc, #308]	; (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 800424e:	4313      	orrs	r3, r2
 8004250:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	2b00      	cmp	r3, #0
 800425c:	d044      	beq.n	80042e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	2b01      	cmp	r3, #1
 8004264:	d107      	bne.n	8004276 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004266:	4b47      	ldr	r3, [pc, #284]	; (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d119      	bne.n	80042a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e07f      	b.n	8004376 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	2b02      	cmp	r3, #2
 800427c:	d003      	beq.n	8004286 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004282:	2b03      	cmp	r3, #3
 8004284:	d107      	bne.n	8004296 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004286:	4b3f      	ldr	r3, [pc, #252]	; (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d109      	bne.n	80042a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e06f      	b.n	8004376 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004296:	4b3b      	ldr	r3, [pc, #236]	; (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0302 	and.w	r3, r3, #2
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d101      	bne.n	80042a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e067      	b.n	8004376 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042a6:	4b37      	ldr	r3, [pc, #220]	; (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	f023 0203 	bic.w	r2, r3, #3
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	4934      	ldr	r1, [pc, #208]	; (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 80042b4:	4313      	orrs	r3, r2
 80042b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042b8:	f7ff fa16 	bl	80036e8 <HAL_GetTick>
 80042bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042be:	e00a      	b.n	80042d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042c0:	f7ff fa12 	bl	80036e8 <HAL_GetTick>
 80042c4:	4602      	mov	r2, r0
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	1ad3      	subs	r3, r2, r3
 80042ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d901      	bls.n	80042d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	e04f      	b.n	8004376 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042d6:	4b2b      	ldr	r3, [pc, #172]	; (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	f003 020c 	and.w	r2, r3, #12
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	009b      	lsls	r3, r3, #2
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d1eb      	bne.n	80042c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80042e8:	4b25      	ldr	r3, [pc, #148]	; (8004380 <HAL_RCC_ClockConfig+0x1b8>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 0307 	and.w	r3, r3, #7
 80042f0:	683a      	ldr	r2, [r7, #0]
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d20c      	bcs.n	8004310 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042f6:	4b22      	ldr	r3, [pc, #136]	; (8004380 <HAL_RCC_ClockConfig+0x1b8>)
 80042f8:	683a      	ldr	r2, [r7, #0]
 80042fa:	b2d2      	uxtb	r2, r2
 80042fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042fe:	4b20      	ldr	r3, [pc, #128]	; (8004380 <HAL_RCC_ClockConfig+0x1b8>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f003 0307 	and.w	r3, r3, #7
 8004306:	683a      	ldr	r2, [r7, #0]
 8004308:	429a      	cmp	r2, r3
 800430a:	d001      	beq.n	8004310 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	e032      	b.n	8004376 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f003 0304 	and.w	r3, r3, #4
 8004318:	2b00      	cmp	r3, #0
 800431a:	d008      	beq.n	800432e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800431c:	4b19      	ldr	r3, [pc, #100]	; (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	4916      	ldr	r1, [pc, #88]	; (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 800432a:	4313      	orrs	r3, r2
 800432c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 0308 	and.w	r3, r3, #8
 8004336:	2b00      	cmp	r3, #0
 8004338:	d009      	beq.n	800434e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800433a:	4b12      	ldr	r3, [pc, #72]	; (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 800433c:	689b      	ldr	r3, [r3, #8]
 800433e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	691b      	ldr	r3, [r3, #16]
 8004346:	00db      	lsls	r3, r3, #3
 8004348:	490e      	ldr	r1, [pc, #56]	; (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 800434a:	4313      	orrs	r3, r2
 800434c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800434e:	f000 f821 	bl	8004394 <HAL_RCC_GetSysClockFreq>
 8004352:	4602      	mov	r2, r0
 8004354:	4b0b      	ldr	r3, [pc, #44]	; (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	091b      	lsrs	r3, r3, #4
 800435a:	f003 030f 	and.w	r3, r3, #15
 800435e:	490a      	ldr	r1, [pc, #40]	; (8004388 <HAL_RCC_ClockConfig+0x1c0>)
 8004360:	5ccb      	ldrb	r3, [r1, r3]
 8004362:	fa22 f303 	lsr.w	r3, r2, r3
 8004366:	4a09      	ldr	r2, [pc, #36]	; (800438c <HAL_RCC_ClockConfig+0x1c4>)
 8004368:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800436a:	4b09      	ldr	r3, [pc, #36]	; (8004390 <HAL_RCC_ClockConfig+0x1c8>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4618      	mov	r0, r3
 8004370:	f7ff f976 	bl	8003660 <HAL_InitTick>

  return HAL_OK;
 8004374:	2300      	movs	r3, #0
}
 8004376:	4618      	mov	r0, r3
 8004378:	3710      	adds	r7, #16
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}
 800437e:	bf00      	nop
 8004380:	40023c00 	.word	0x40023c00
 8004384:	40023800 	.word	0x40023800
 8004388:	0800c0b8 	.word	0x0800c0b8
 800438c:	20000000 	.word	0x20000000
 8004390:	20000004 	.word	0x20000004

08004394 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004394:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004398:	b090      	sub	sp, #64	; 0x40
 800439a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800439c:	2300      	movs	r3, #0
 800439e:	637b      	str	r3, [r7, #52]	; 0x34
 80043a0:	2300      	movs	r3, #0
 80043a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80043a4:	2300      	movs	r3, #0
 80043a6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80043a8:	2300      	movs	r3, #0
 80043aa:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80043ac:	4b59      	ldr	r3, [pc, #356]	; (8004514 <HAL_RCC_GetSysClockFreq+0x180>)
 80043ae:	689b      	ldr	r3, [r3, #8]
 80043b0:	f003 030c 	and.w	r3, r3, #12
 80043b4:	2b08      	cmp	r3, #8
 80043b6:	d00d      	beq.n	80043d4 <HAL_RCC_GetSysClockFreq+0x40>
 80043b8:	2b08      	cmp	r3, #8
 80043ba:	f200 80a1 	bhi.w	8004500 <HAL_RCC_GetSysClockFreq+0x16c>
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d002      	beq.n	80043c8 <HAL_RCC_GetSysClockFreq+0x34>
 80043c2:	2b04      	cmp	r3, #4
 80043c4:	d003      	beq.n	80043ce <HAL_RCC_GetSysClockFreq+0x3a>
 80043c6:	e09b      	b.n	8004500 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80043c8:	4b53      	ldr	r3, [pc, #332]	; (8004518 <HAL_RCC_GetSysClockFreq+0x184>)
 80043ca:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80043cc:	e09b      	b.n	8004506 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80043ce:	4b53      	ldr	r3, [pc, #332]	; (800451c <HAL_RCC_GetSysClockFreq+0x188>)
 80043d0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80043d2:	e098      	b.n	8004506 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80043d4:	4b4f      	ldr	r3, [pc, #316]	; (8004514 <HAL_RCC_GetSysClockFreq+0x180>)
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80043dc:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80043de:	4b4d      	ldr	r3, [pc, #308]	; (8004514 <HAL_RCC_GetSysClockFreq+0x180>)
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d028      	beq.n	800443c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043ea:	4b4a      	ldr	r3, [pc, #296]	; (8004514 <HAL_RCC_GetSysClockFreq+0x180>)
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	099b      	lsrs	r3, r3, #6
 80043f0:	2200      	movs	r2, #0
 80043f2:	623b      	str	r3, [r7, #32]
 80043f4:	627a      	str	r2, [r7, #36]	; 0x24
 80043f6:	6a3b      	ldr	r3, [r7, #32]
 80043f8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80043fc:	2100      	movs	r1, #0
 80043fe:	4b47      	ldr	r3, [pc, #284]	; (800451c <HAL_RCC_GetSysClockFreq+0x188>)
 8004400:	fb03 f201 	mul.w	r2, r3, r1
 8004404:	2300      	movs	r3, #0
 8004406:	fb00 f303 	mul.w	r3, r0, r3
 800440a:	4413      	add	r3, r2
 800440c:	4a43      	ldr	r2, [pc, #268]	; (800451c <HAL_RCC_GetSysClockFreq+0x188>)
 800440e:	fba0 1202 	umull	r1, r2, r0, r2
 8004412:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004414:	460a      	mov	r2, r1
 8004416:	62ba      	str	r2, [r7, #40]	; 0x28
 8004418:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800441a:	4413      	add	r3, r2
 800441c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800441e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004420:	2200      	movs	r2, #0
 8004422:	61bb      	str	r3, [r7, #24]
 8004424:	61fa      	str	r2, [r7, #28]
 8004426:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800442a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800442e:	f7fc fbc3 	bl	8000bb8 <__aeabi_uldivmod>
 8004432:	4602      	mov	r2, r0
 8004434:	460b      	mov	r3, r1
 8004436:	4613      	mov	r3, r2
 8004438:	63fb      	str	r3, [r7, #60]	; 0x3c
 800443a:	e053      	b.n	80044e4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800443c:	4b35      	ldr	r3, [pc, #212]	; (8004514 <HAL_RCC_GetSysClockFreq+0x180>)
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	099b      	lsrs	r3, r3, #6
 8004442:	2200      	movs	r2, #0
 8004444:	613b      	str	r3, [r7, #16]
 8004446:	617a      	str	r2, [r7, #20]
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800444e:	f04f 0b00 	mov.w	fp, #0
 8004452:	4652      	mov	r2, sl
 8004454:	465b      	mov	r3, fp
 8004456:	f04f 0000 	mov.w	r0, #0
 800445a:	f04f 0100 	mov.w	r1, #0
 800445e:	0159      	lsls	r1, r3, #5
 8004460:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004464:	0150      	lsls	r0, r2, #5
 8004466:	4602      	mov	r2, r0
 8004468:	460b      	mov	r3, r1
 800446a:	ebb2 080a 	subs.w	r8, r2, sl
 800446e:	eb63 090b 	sbc.w	r9, r3, fp
 8004472:	f04f 0200 	mov.w	r2, #0
 8004476:	f04f 0300 	mov.w	r3, #0
 800447a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800447e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004482:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004486:	ebb2 0408 	subs.w	r4, r2, r8
 800448a:	eb63 0509 	sbc.w	r5, r3, r9
 800448e:	f04f 0200 	mov.w	r2, #0
 8004492:	f04f 0300 	mov.w	r3, #0
 8004496:	00eb      	lsls	r3, r5, #3
 8004498:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800449c:	00e2      	lsls	r2, r4, #3
 800449e:	4614      	mov	r4, r2
 80044a0:	461d      	mov	r5, r3
 80044a2:	eb14 030a 	adds.w	r3, r4, sl
 80044a6:	603b      	str	r3, [r7, #0]
 80044a8:	eb45 030b 	adc.w	r3, r5, fp
 80044ac:	607b      	str	r3, [r7, #4]
 80044ae:	f04f 0200 	mov.w	r2, #0
 80044b2:	f04f 0300 	mov.w	r3, #0
 80044b6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80044ba:	4629      	mov	r1, r5
 80044bc:	028b      	lsls	r3, r1, #10
 80044be:	4621      	mov	r1, r4
 80044c0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80044c4:	4621      	mov	r1, r4
 80044c6:	028a      	lsls	r2, r1, #10
 80044c8:	4610      	mov	r0, r2
 80044ca:	4619      	mov	r1, r3
 80044cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044ce:	2200      	movs	r2, #0
 80044d0:	60bb      	str	r3, [r7, #8]
 80044d2:	60fa      	str	r2, [r7, #12]
 80044d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80044d8:	f7fc fb6e 	bl	8000bb8 <__aeabi_uldivmod>
 80044dc:	4602      	mov	r2, r0
 80044de:	460b      	mov	r3, r1
 80044e0:	4613      	mov	r3, r2
 80044e2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80044e4:	4b0b      	ldr	r3, [pc, #44]	; (8004514 <HAL_RCC_GetSysClockFreq+0x180>)
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	0c1b      	lsrs	r3, r3, #16
 80044ea:	f003 0303 	and.w	r3, r3, #3
 80044ee:	3301      	adds	r3, #1
 80044f0:	005b      	lsls	r3, r3, #1
 80044f2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80044f4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80044f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80044fc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80044fe:	e002      	b.n	8004506 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004500:	4b05      	ldr	r3, [pc, #20]	; (8004518 <HAL_RCC_GetSysClockFreq+0x184>)
 8004502:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004504:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004506:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004508:	4618      	mov	r0, r3
 800450a:	3740      	adds	r7, #64	; 0x40
 800450c:	46bd      	mov	sp, r7
 800450e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004512:	bf00      	nop
 8004514:	40023800 	.word	0x40023800
 8004518:	00f42400 	.word	0x00f42400
 800451c:	017d7840 	.word	0x017d7840

08004520 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b082      	sub	sp, #8
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d101      	bne.n	8004532 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e07b      	b.n	800462a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004536:	2b00      	cmp	r3, #0
 8004538:	d108      	bne.n	800454c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004542:	d009      	beq.n	8004558 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2200      	movs	r2, #0
 8004548:	61da      	str	r2, [r3, #28]
 800454a:	e005      	b.n	8004558 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2200      	movs	r2, #0
 8004550:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004564:	b2db      	uxtb	r3, r3
 8004566:	2b00      	cmp	r3, #0
 8004568:	d106      	bne.n	8004578 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f7fe fd4e 	bl	8003014 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2202      	movs	r2, #2
 800457c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800458e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80045a0:	431a      	orrs	r2, r3
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	68db      	ldr	r3, [r3, #12]
 80045a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045aa:	431a      	orrs	r2, r3
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	691b      	ldr	r3, [r3, #16]
 80045b0:	f003 0302 	and.w	r3, r3, #2
 80045b4:	431a      	orrs	r2, r3
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	695b      	ldr	r3, [r3, #20]
 80045ba:	f003 0301 	and.w	r3, r3, #1
 80045be:	431a      	orrs	r2, r3
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	699b      	ldr	r3, [r3, #24]
 80045c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045c8:	431a      	orrs	r2, r3
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	69db      	ldr	r3, [r3, #28]
 80045ce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80045d2:	431a      	orrs	r2, r3
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a1b      	ldr	r3, [r3, #32]
 80045d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045dc:	ea42 0103 	orr.w	r1, r2, r3
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045e4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	430a      	orrs	r2, r1
 80045ee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	699b      	ldr	r3, [r3, #24]
 80045f4:	0c1b      	lsrs	r3, r3, #16
 80045f6:	f003 0104 	and.w	r1, r3, #4
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045fe:	f003 0210 	and.w	r2, r3, #16
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	430a      	orrs	r2, r1
 8004608:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	69da      	ldr	r2, [r3, #28]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004618:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2200      	movs	r2, #0
 800461e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2201      	movs	r2, #1
 8004624:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004628:	2300      	movs	r3, #0
}
 800462a:	4618      	mov	r0, r3
 800462c:	3708      	adds	r7, #8
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}

08004632 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004632:	b580      	push	{r7, lr}
 8004634:	b088      	sub	sp, #32
 8004636:	af00      	add	r7, sp, #0
 8004638:	60f8      	str	r0, [r7, #12]
 800463a:	60b9      	str	r1, [r7, #8]
 800463c:	603b      	str	r3, [r7, #0]
 800463e:	4613      	mov	r3, r2
 8004640:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004642:	2300      	movs	r3, #0
 8004644:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800464c:	2b01      	cmp	r3, #1
 800464e:	d101      	bne.n	8004654 <HAL_SPI_Transmit+0x22>
 8004650:	2302      	movs	r3, #2
 8004652:	e126      	b.n	80048a2 <HAL_SPI_Transmit+0x270>
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2201      	movs	r2, #1
 8004658:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800465c:	f7ff f844 	bl	80036e8 <HAL_GetTick>
 8004660:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004662:	88fb      	ldrh	r3, [r7, #6]
 8004664:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800466c:	b2db      	uxtb	r3, r3
 800466e:	2b01      	cmp	r3, #1
 8004670:	d002      	beq.n	8004678 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004672:	2302      	movs	r3, #2
 8004674:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004676:	e10b      	b.n	8004890 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d002      	beq.n	8004684 <HAL_SPI_Transmit+0x52>
 800467e:	88fb      	ldrh	r3, [r7, #6]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d102      	bne.n	800468a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004688:	e102      	b.n	8004890 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2203      	movs	r2, #3
 800468e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2200      	movs	r2, #0
 8004696:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	68ba      	ldr	r2, [r7, #8]
 800469c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	88fa      	ldrh	r2, [r7, #6]
 80046a2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	88fa      	ldrh	r2, [r7, #6]
 80046a8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2200      	movs	r2, #0
 80046ae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2200      	movs	r2, #0
 80046b4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2200      	movs	r2, #0
 80046ba:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2200      	movs	r2, #0
 80046c0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2200      	movs	r2, #0
 80046c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046d0:	d10f      	bne.n	80046f2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046e0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80046f0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046fc:	2b40      	cmp	r3, #64	; 0x40
 80046fe:	d007      	beq.n	8004710 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	681a      	ldr	r2, [r3, #0]
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800470e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	68db      	ldr	r3, [r3, #12]
 8004714:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004718:	d14b      	bne.n	80047b2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d002      	beq.n	8004728 <HAL_SPI_Transmit+0xf6>
 8004722:	8afb      	ldrh	r3, [r7, #22]
 8004724:	2b01      	cmp	r3, #1
 8004726:	d13e      	bne.n	80047a6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800472c:	881a      	ldrh	r2, [r3, #0]
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004738:	1c9a      	adds	r2, r3, #2
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004742:	b29b      	uxth	r3, r3
 8004744:	3b01      	subs	r3, #1
 8004746:	b29a      	uxth	r2, r3
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800474c:	e02b      	b.n	80047a6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	f003 0302 	and.w	r3, r3, #2
 8004758:	2b02      	cmp	r3, #2
 800475a:	d112      	bne.n	8004782 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004760:	881a      	ldrh	r2, [r3, #0]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800476c:	1c9a      	adds	r2, r3, #2
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004776:	b29b      	uxth	r3, r3
 8004778:	3b01      	subs	r3, #1
 800477a:	b29a      	uxth	r2, r3
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004780:	e011      	b.n	80047a6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004782:	f7fe ffb1 	bl	80036e8 <HAL_GetTick>
 8004786:	4602      	mov	r2, r0
 8004788:	69bb      	ldr	r3, [r7, #24]
 800478a:	1ad3      	subs	r3, r2, r3
 800478c:	683a      	ldr	r2, [r7, #0]
 800478e:	429a      	cmp	r2, r3
 8004790:	d803      	bhi.n	800479a <HAL_SPI_Transmit+0x168>
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004798:	d102      	bne.n	80047a0 <HAL_SPI_Transmit+0x16e>
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d102      	bne.n	80047a6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80047a0:	2303      	movs	r3, #3
 80047a2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80047a4:	e074      	b.n	8004890 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047aa:	b29b      	uxth	r3, r3
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d1ce      	bne.n	800474e <HAL_SPI_Transmit+0x11c>
 80047b0:	e04c      	b.n	800484c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d002      	beq.n	80047c0 <HAL_SPI_Transmit+0x18e>
 80047ba:	8afb      	ldrh	r3, [r7, #22]
 80047bc:	2b01      	cmp	r3, #1
 80047be:	d140      	bne.n	8004842 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	330c      	adds	r3, #12
 80047ca:	7812      	ldrb	r2, [r2, #0]
 80047cc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047d2:	1c5a      	adds	r2, r3, #1
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047dc:	b29b      	uxth	r3, r3
 80047de:	3b01      	subs	r3, #1
 80047e0:	b29a      	uxth	r2, r3
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80047e6:	e02c      	b.n	8004842 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	f003 0302 	and.w	r3, r3, #2
 80047f2:	2b02      	cmp	r3, #2
 80047f4:	d113      	bne.n	800481e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	330c      	adds	r3, #12
 8004800:	7812      	ldrb	r2, [r2, #0]
 8004802:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004808:	1c5a      	adds	r2, r3, #1
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004812:	b29b      	uxth	r3, r3
 8004814:	3b01      	subs	r3, #1
 8004816:	b29a      	uxth	r2, r3
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	86da      	strh	r2, [r3, #54]	; 0x36
 800481c:	e011      	b.n	8004842 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800481e:	f7fe ff63 	bl	80036e8 <HAL_GetTick>
 8004822:	4602      	mov	r2, r0
 8004824:	69bb      	ldr	r3, [r7, #24]
 8004826:	1ad3      	subs	r3, r2, r3
 8004828:	683a      	ldr	r2, [r7, #0]
 800482a:	429a      	cmp	r2, r3
 800482c:	d803      	bhi.n	8004836 <HAL_SPI_Transmit+0x204>
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004834:	d102      	bne.n	800483c <HAL_SPI_Transmit+0x20a>
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d102      	bne.n	8004842 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800483c:	2303      	movs	r3, #3
 800483e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004840:	e026      	b.n	8004890 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004846:	b29b      	uxth	r3, r3
 8004848:	2b00      	cmp	r3, #0
 800484a:	d1cd      	bne.n	80047e8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800484c:	69ba      	ldr	r2, [r7, #24]
 800484e:	6839      	ldr	r1, [r7, #0]
 8004850:	68f8      	ldr	r0, [r7, #12]
 8004852:	f000 fa55 	bl	8004d00 <SPI_EndRxTxTransaction>
 8004856:	4603      	mov	r3, r0
 8004858:	2b00      	cmp	r3, #0
 800485a:	d002      	beq.n	8004862 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2220      	movs	r2, #32
 8004860:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	689b      	ldr	r3, [r3, #8]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d10a      	bne.n	8004880 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800486a:	2300      	movs	r3, #0
 800486c:	613b      	str	r3, [r7, #16]
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	68db      	ldr	r3, [r3, #12]
 8004874:	613b      	str	r3, [r7, #16]
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	613b      	str	r3, [r7, #16]
 800487e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004884:	2b00      	cmp	r3, #0
 8004886:	d002      	beq.n	800488e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	77fb      	strb	r3, [r7, #31]
 800488c:	e000      	b.n	8004890 <HAL_SPI_Transmit+0x25e>
  }

error:
 800488e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2201      	movs	r2, #1
 8004894:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2200      	movs	r2, #0
 800489c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80048a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80048a2:	4618      	mov	r0, r3
 80048a4:	3720      	adds	r7, #32
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}

080048aa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80048aa:	b580      	push	{r7, lr}
 80048ac:	b08c      	sub	sp, #48	; 0x30
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	60f8      	str	r0, [r7, #12]
 80048b2:	60b9      	str	r1, [r7, #8]
 80048b4:	607a      	str	r2, [r7, #4]
 80048b6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80048b8:	2301      	movs	r3, #1
 80048ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80048bc:	2300      	movs	r3, #0
 80048be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80048c8:	2b01      	cmp	r3, #1
 80048ca:	d101      	bne.n	80048d0 <HAL_SPI_TransmitReceive+0x26>
 80048cc:	2302      	movs	r3, #2
 80048ce:	e18a      	b.n	8004be6 <HAL_SPI_TransmitReceive+0x33c>
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2201      	movs	r2, #1
 80048d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80048d8:	f7fe ff06 	bl	80036e8 <HAL_GetTick>
 80048dc:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80048e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80048ee:	887b      	ldrh	r3, [r7, #2]
 80048f0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80048f2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d00f      	beq.n	800491a <HAL_SPI_TransmitReceive+0x70>
 80048fa:	69fb      	ldr	r3, [r7, #28]
 80048fc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004900:	d107      	bne.n	8004912 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d103      	bne.n	8004912 <HAL_SPI_TransmitReceive+0x68>
 800490a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800490e:	2b04      	cmp	r3, #4
 8004910:	d003      	beq.n	800491a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004912:	2302      	movs	r3, #2
 8004914:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004918:	e15b      	b.n	8004bd2 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d005      	beq.n	800492c <HAL_SPI_TransmitReceive+0x82>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d002      	beq.n	800492c <HAL_SPI_TransmitReceive+0x82>
 8004926:	887b      	ldrh	r3, [r7, #2]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d103      	bne.n	8004934 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004932:	e14e      	b.n	8004bd2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800493a:	b2db      	uxtb	r3, r3
 800493c:	2b04      	cmp	r3, #4
 800493e:	d003      	beq.n	8004948 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2205      	movs	r2, #5
 8004944:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2200      	movs	r2, #0
 800494c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	687a      	ldr	r2, [r7, #4]
 8004952:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	887a      	ldrh	r2, [r7, #2]
 8004958:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	887a      	ldrh	r2, [r7, #2]
 800495e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	68ba      	ldr	r2, [r7, #8]
 8004964:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	887a      	ldrh	r2, [r7, #2]
 800496a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	887a      	ldrh	r2, [r7, #2]
 8004970:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2200      	movs	r2, #0
 8004976:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2200      	movs	r2, #0
 800497c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004988:	2b40      	cmp	r3, #64	; 0x40
 800498a:	d007      	beq.n	800499c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800499a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	68db      	ldr	r3, [r3, #12]
 80049a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80049a4:	d178      	bne.n	8004a98 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d002      	beq.n	80049b4 <HAL_SPI_TransmitReceive+0x10a>
 80049ae:	8b7b      	ldrh	r3, [r7, #26]
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d166      	bne.n	8004a82 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049b8:	881a      	ldrh	r2, [r3, #0]
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049c4:	1c9a      	adds	r2, r3, #2
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049ce:	b29b      	uxth	r3, r3
 80049d0:	3b01      	subs	r3, #1
 80049d2:	b29a      	uxth	r2, r3
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049d8:	e053      	b.n	8004a82 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	f003 0302 	and.w	r3, r3, #2
 80049e4:	2b02      	cmp	r3, #2
 80049e6:	d11b      	bne.n	8004a20 <HAL_SPI_TransmitReceive+0x176>
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049ec:	b29b      	uxth	r3, r3
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d016      	beq.n	8004a20 <HAL_SPI_TransmitReceive+0x176>
 80049f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	d113      	bne.n	8004a20 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049fc:	881a      	ldrh	r2, [r3, #0]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a08:	1c9a      	adds	r2, r3, #2
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a12:	b29b      	uxth	r3, r3
 8004a14:	3b01      	subs	r3, #1
 8004a16:	b29a      	uxth	r2, r3
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	f003 0301 	and.w	r3, r3, #1
 8004a2a:	2b01      	cmp	r3, #1
 8004a2c:	d119      	bne.n	8004a62 <HAL_SPI_TransmitReceive+0x1b8>
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a32:	b29b      	uxth	r3, r3
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d014      	beq.n	8004a62 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	68da      	ldr	r2, [r3, #12]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a42:	b292      	uxth	r2, r2
 8004a44:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a4a:	1c9a      	adds	r2, r3, #2
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a54:	b29b      	uxth	r3, r3
 8004a56:	3b01      	subs	r3, #1
 8004a58:	b29a      	uxth	r2, r3
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004a62:	f7fe fe41 	bl	80036e8 <HAL_GetTick>
 8004a66:	4602      	mov	r2, r0
 8004a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a6a:	1ad3      	subs	r3, r2, r3
 8004a6c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	d807      	bhi.n	8004a82 <HAL_SPI_TransmitReceive+0x1d8>
 8004a72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a78:	d003      	beq.n	8004a82 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004a80:	e0a7      	b.n	8004bd2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a86:	b29b      	uxth	r3, r3
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d1a6      	bne.n	80049da <HAL_SPI_TransmitReceive+0x130>
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a90:	b29b      	uxth	r3, r3
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d1a1      	bne.n	80049da <HAL_SPI_TransmitReceive+0x130>
 8004a96:	e07c      	b.n	8004b92 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d002      	beq.n	8004aa6 <HAL_SPI_TransmitReceive+0x1fc>
 8004aa0:	8b7b      	ldrh	r3, [r7, #26]
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d16b      	bne.n	8004b7e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	330c      	adds	r3, #12
 8004ab0:	7812      	ldrb	r2, [r2, #0]
 8004ab2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ab8:	1c5a      	adds	r2, r3, #1
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	3b01      	subs	r3, #1
 8004ac6:	b29a      	uxth	r2, r3
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004acc:	e057      	b.n	8004b7e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	f003 0302 	and.w	r3, r3, #2
 8004ad8:	2b02      	cmp	r3, #2
 8004ada:	d11c      	bne.n	8004b16 <HAL_SPI_TransmitReceive+0x26c>
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ae0:	b29b      	uxth	r3, r3
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d017      	beq.n	8004b16 <HAL_SPI_TransmitReceive+0x26c>
 8004ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d114      	bne.n	8004b16 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	330c      	adds	r3, #12
 8004af6:	7812      	ldrb	r2, [r2, #0]
 8004af8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004afe:	1c5a      	adds	r2, r3, #1
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b08:	b29b      	uxth	r3, r3
 8004b0a:	3b01      	subs	r3, #1
 8004b0c:	b29a      	uxth	r2, r3
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004b12:	2300      	movs	r3, #0
 8004b14:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	f003 0301 	and.w	r3, r3, #1
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	d119      	bne.n	8004b58 <HAL_SPI_TransmitReceive+0x2ae>
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b28:	b29b      	uxth	r3, r3
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d014      	beq.n	8004b58 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	68da      	ldr	r2, [r3, #12]
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b38:	b2d2      	uxtb	r2, r2
 8004b3a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b40:	1c5a      	adds	r2, r3, #1
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b4a:	b29b      	uxth	r3, r3
 8004b4c:	3b01      	subs	r3, #1
 8004b4e:	b29a      	uxth	r2, r3
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004b54:	2301      	movs	r3, #1
 8004b56:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004b58:	f7fe fdc6 	bl	80036e8 <HAL_GetTick>
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b60:	1ad3      	subs	r3, r2, r3
 8004b62:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004b64:	429a      	cmp	r2, r3
 8004b66:	d803      	bhi.n	8004b70 <HAL_SPI_TransmitReceive+0x2c6>
 8004b68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b6e:	d102      	bne.n	8004b76 <HAL_SPI_TransmitReceive+0x2cc>
 8004b70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d103      	bne.n	8004b7e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004b76:	2303      	movs	r3, #3
 8004b78:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004b7c:	e029      	b.n	8004bd2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b82:	b29b      	uxth	r3, r3
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d1a2      	bne.n	8004ace <HAL_SPI_TransmitReceive+0x224>
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b8c:	b29b      	uxth	r3, r3
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d19d      	bne.n	8004ace <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b94:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004b96:	68f8      	ldr	r0, [r7, #12]
 8004b98:	f000 f8b2 	bl	8004d00 <SPI_EndRxTxTransaction>
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d006      	beq.n	8004bb0 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2220      	movs	r2, #32
 8004bac:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004bae:	e010      	b.n	8004bd2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d10b      	bne.n	8004bd0 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004bb8:	2300      	movs	r3, #0
 8004bba:	617b      	str	r3, [r7, #20]
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	68db      	ldr	r3, [r3, #12]
 8004bc2:	617b      	str	r3, [r7, #20]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	617b      	str	r3, [r7, #20]
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	e000      	b.n	8004bd2 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004bd0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004be2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	3730      	adds	r7, #48	; 0x30
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}
	...

08004bf0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b088      	sub	sp, #32
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	60f8      	str	r0, [r7, #12]
 8004bf8:	60b9      	str	r1, [r7, #8]
 8004bfa:	603b      	str	r3, [r7, #0]
 8004bfc:	4613      	mov	r3, r2
 8004bfe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004c00:	f7fe fd72 	bl	80036e8 <HAL_GetTick>
 8004c04:	4602      	mov	r2, r0
 8004c06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c08:	1a9b      	subs	r3, r3, r2
 8004c0a:	683a      	ldr	r2, [r7, #0]
 8004c0c:	4413      	add	r3, r2
 8004c0e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004c10:	f7fe fd6a 	bl	80036e8 <HAL_GetTick>
 8004c14:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004c16:	4b39      	ldr	r3, [pc, #228]	; (8004cfc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	015b      	lsls	r3, r3, #5
 8004c1c:	0d1b      	lsrs	r3, r3, #20
 8004c1e:	69fa      	ldr	r2, [r7, #28]
 8004c20:	fb02 f303 	mul.w	r3, r2, r3
 8004c24:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c26:	e054      	b.n	8004cd2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c2e:	d050      	beq.n	8004cd2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c30:	f7fe fd5a 	bl	80036e8 <HAL_GetTick>
 8004c34:	4602      	mov	r2, r0
 8004c36:	69bb      	ldr	r3, [r7, #24]
 8004c38:	1ad3      	subs	r3, r2, r3
 8004c3a:	69fa      	ldr	r2, [r7, #28]
 8004c3c:	429a      	cmp	r2, r3
 8004c3e:	d902      	bls.n	8004c46 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004c40:	69fb      	ldr	r3, [r7, #28]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d13d      	bne.n	8004cc2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	685a      	ldr	r2, [r3, #4]
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004c54:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c5e:	d111      	bne.n	8004c84 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c68:	d004      	beq.n	8004c74 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c72:	d107      	bne.n	8004c84 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c82:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c8c:	d10f      	bne.n	8004cae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c9c:	601a      	str	r2, [r3, #0]
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004cac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004cbe:	2303      	movs	r3, #3
 8004cc0:	e017      	b.n	8004cf2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d101      	bne.n	8004ccc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	3b01      	subs	r3, #1
 8004cd0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	689a      	ldr	r2, [r3, #8]
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	4013      	ands	r3, r2
 8004cdc:	68ba      	ldr	r2, [r7, #8]
 8004cde:	429a      	cmp	r2, r3
 8004ce0:	bf0c      	ite	eq
 8004ce2:	2301      	moveq	r3, #1
 8004ce4:	2300      	movne	r3, #0
 8004ce6:	b2db      	uxtb	r3, r3
 8004ce8:	461a      	mov	r2, r3
 8004cea:	79fb      	ldrb	r3, [r7, #7]
 8004cec:	429a      	cmp	r2, r3
 8004cee:	d19b      	bne.n	8004c28 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004cf0:	2300      	movs	r3, #0
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	3720      	adds	r7, #32
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}
 8004cfa:	bf00      	nop
 8004cfc:	20000000 	.word	0x20000000

08004d00 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b088      	sub	sp, #32
 8004d04:	af02      	add	r7, sp, #8
 8004d06:	60f8      	str	r0, [r7, #12]
 8004d08:	60b9      	str	r1, [r7, #8]
 8004d0a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004d0c:	4b1b      	ldr	r3, [pc, #108]	; (8004d7c <SPI_EndRxTxTransaction+0x7c>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a1b      	ldr	r2, [pc, #108]	; (8004d80 <SPI_EndRxTxTransaction+0x80>)
 8004d12:	fba2 2303 	umull	r2, r3, r2, r3
 8004d16:	0d5b      	lsrs	r3, r3, #21
 8004d18:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004d1c:	fb02 f303 	mul.w	r3, r2, r3
 8004d20:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d2a:	d112      	bne.n	8004d52 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	9300      	str	r3, [sp, #0]
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	2200      	movs	r2, #0
 8004d34:	2180      	movs	r1, #128	; 0x80
 8004d36:	68f8      	ldr	r0, [r7, #12]
 8004d38:	f7ff ff5a 	bl	8004bf0 <SPI_WaitFlagStateUntilTimeout>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d016      	beq.n	8004d70 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d46:	f043 0220 	orr.w	r2, r3, #32
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004d4e:	2303      	movs	r3, #3
 8004d50:	e00f      	b.n	8004d72 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d00a      	beq.n	8004d6e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	3b01      	subs	r3, #1
 8004d5c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d68:	2b80      	cmp	r3, #128	; 0x80
 8004d6a:	d0f2      	beq.n	8004d52 <SPI_EndRxTxTransaction+0x52>
 8004d6c:	e000      	b.n	8004d70 <SPI_EndRxTxTransaction+0x70>
        break;
 8004d6e:	bf00      	nop
  }

  return HAL_OK;
 8004d70:	2300      	movs	r3, #0
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	3718      	adds	r7, #24
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	bf00      	nop
 8004d7c:	20000000 	.word	0x20000000
 8004d80:	165e9f81 	.word	0x165e9f81

08004d84 <malloc>:
 8004d84:	4b02      	ldr	r3, [pc, #8]	; (8004d90 <malloc+0xc>)
 8004d86:	4601      	mov	r1, r0
 8004d88:	6818      	ldr	r0, [r3, #0]
 8004d8a:	f000 b823 	b.w	8004dd4 <_malloc_r>
 8004d8e:	bf00      	nop
 8004d90:	20000064 	.word	0x20000064

08004d94 <sbrk_aligned>:
 8004d94:	b570      	push	{r4, r5, r6, lr}
 8004d96:	4e0e      	ldr	r6, [pc, #56]	; (8004dd0 <sbrk_aligned+0x3c>)
 8004d98:	460c      	mov	r4, r1
 8004d9a:	6831      	ldr	r1, [r6, #0]
 8004d9c:	4605      	mov	r5, r0
 8004d9e:	b911      	cbnz	r1, 8004da6 <sbrk_aligned+0x12>
 8004da0:	f000 fe70 	bl	8005a84 <_sbrk_r>
 8004da4:	6030      	str	r0, [r6, #0]
 8004da6:	4621      	mov	r1, r4
 8004da8:	4628      	mov	r0, r5
 8004daa:	f000 fe6b 	bl	8005a84 <_sbrk_r>
 8004dae:	1c43      	adds	r3, r0, #1
 8004db0:	d00a      	beq.n	8004dc8 <sbrk_aligned+0x34>
 8004db2:	1cc4      	adds	r4, r0, #3
 8004db4:	f024 0403 	bic.w	r4, r4, #3
 8004db8:	42a0      	cmp	r0, r4
 8004dba:	d007      	beq.n	8004dcc <sbrk_aligned+0x38>
 8004dbc:	1a21      	subs	r1, r4, r0
 8004dbe:	4628      	mov	r0, r5
 8004dc0:	f000 fe60 	bl	8005a84 <_sbrk_r>
 8004dc4:	3001      	adds	r0, #1
 8004dc6:	d101      	bne.n	8004dcc <sbrk_aligned+0x38>
 8004dc8:	f04f 34ff 	mov.w	r4, #4294967295
 8004dcc:	4620      	mov	r0, r4
 8004dce:	bd70      	pop	{r4, r5, r6, pc}
 8004dd0:	20000258 	.word	0x20000258

08004dd4 <_malloc_r>:
 8004dd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004dd8:	1ccd      	adds	r5, r1, #3
 8004dda:	f025 0503 	bic.w	r5, r5, #3
 8004dde:	3508      	adds	r5, #8
 8004de0:	2d0c      	cmp	r5, #12
 8004de2:	bf38      	it	cc
 8004de4:	250c      	movcc	r5, #12
 8004de6:	2d00      	cmp	r5, #0
 8004de8:	4607      	mov	r7, r0
 8004dea:	db01      	blt.n	8004df0 <_malloc_r+0x1c>
 8004dec:	42a9      	cmp	r1, r5
 8004dee:	d905      	bls.n	8004dfc <_malloc_r+0x28>
 8004df0:	230c      	movs	r3, #12
 8004df2:	603b      	str	r3, [r7, #0]
 8004df4:	2600      	movs	r6, #0
 8004df6:	4630      	mov	r0, r6
 8004df8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004dfc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004ed0 <_malloc_r+0xfc>
 8004e00:	f000 f868 	bl	8004ed4 <__malloc_lock>
 8004e04:	f8d8 3000 	ldr.w	r3, [r8]
 8004e08:	461c      	mov	r4, r3
 8004e0a:	bb5c      	cbnz	r4, 8004e64 <_malloc_r+0x90>
 8004e0c:	4629      	mov	r1, r5
 8004e0e:	4638      	mov	r0, r7
 8004e10:	f7ff ffc0 	bl	8004d94 <sbrk_aligned>
 8004e14:	1c43      	adds	r3, r0, #1
 8004e16:	4604      	mov	r4, r0
 8004e18:	d155      	bne.n	8004ec6 <_malloc_r+0xf2>
 8004e1a:	f8d8 4000 	ldr.w	r4, [r8]
 8004e1e:	4626      	mov	r6, r4
 8004e20:	2e00      	cmp	r6, #0
 8004e22:	d145      	bne.n	8004eb0 <_malloc_r+0xdc>
 8004e24:	2c00      	cmp	r4, #0
 8004e26:	d048      	beq.n	8004eba <_malloc_r+0xe6>
 8004e28:	6823      	ldr	r3, [r4, #0]
 8004e2a:	4631      	mov	r1, r6
 8004e2c:	4638      	mov	r0, r7
 8004e2e:	eb04 0903 	add.w	r9, r4, r3
 8004e32:	f000 fe27 	bl	8005a84 <_sbrk_r>
 8004e36:	4581      	cmp	r9, r0
 8004e38:	d13f      	bne.n	8004eba <_malloc_r+0xe6>
 8004e3a:	6821      	ldr	r1, [r4, #0]
 8004e3c:	1a6d      	subs	r5, r5, r1
 8004e3e:	4629      	mov	r1, r5
 8004e40:	4638      	mov	r0, r7
 8004e42:	f7ff ffa7 	bl	8004d94 <sbrk_aligned>
 8004e46:	3001      	adds	r0, #1
 8004e48:	d037      	beq.n	8004eba <_malloc_r+0xe6>
 8004e4a:	6823      	ldr	r3, [r4, #0]
 8004e4c:	442b      	add	r3, r5
 8004e4e:	6023      	str	r3, [r4, #0]
 8004e50:	f8d8 3000 	ldr.w	r3, [r8]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d038      	beq.n	8004eca <_malloc_r+0xf6>
 8004e58:	685a      	ldr	r2, [r3, #4]
 8004e5a:	42a2      	cmp	r2, r4
 8004e5c:	d12b      	bne.n	8004eb6 <_malloc_r+0xe2>
 8004e5e:	2200      	movs	r2, #0
 8004e60:	605a      	str	r2, [r3, #4]
 8004e62:	e00f      	b.n	8004e84 <_malloc_r+0xb0>
 8004e64:	6822      	ldr	r2, [r4, #0]
 8004e66:	1b52      	subs	r2, r2, r5
 8004e68:	d41f      	bmi.n	8004eaa <_malloc_r+0xd6>
 8004e6a:	2a0b      	cmp	r2, #11
 8004e6c:	d917      	bls.n	8004e9e <_malloc_r+0xca>
 8004e6e:	1961      	adds	r1, r4, r5
 8004e70:	42a3      	cmp	r3, r4
 8004e72:	6025      	str	r5, [r4, #0]
 8004e74:	bf18      	it	ne
 8004e76:	6059      	strne	r1, [r3, #4]
 8004e78:	6863      	ldr	r3, [r4, #4]
 8004e7a:	bf08      	it	eq
 8004e7c:	f8c8 1000 	streq.w	r1, [r8]
 8004e80:	5162      	str	r2, [r4, r5]
 8004e82:	604b      	str	r3, [r1, #4]
 8004e84:	4638      	mov	r0, r7
 8004e86:	f104 060b 	add.w	r6, r4, #11
 8004e8a:	f000 f829 	bl	8004ee0 <__malloc_unlock>
 8004e8e:	f026 0607 	bic.w	r6, r6, #7
 8004e92:	1d23      	adds	r3, r4, #4
 8004e94:	1af2      	subs	r2, r6, r3
 8004e96:	d0ae      	beq.n	8004df6 <_malloc_r+0x22>
 8004e98:	1b9b      	subs	r3, r3, r6
 8004e9a:	50a3      	str	r3, [r4, r2]
 8004e9c:	e7ab      	b.n	8004df6 <_malloc_r+0x22>
 8004e9e:	42a3      	cmp	r3, r4
 8004ea0:	6862      	ldr	r2, [r4, #4]
 8004ea2:	d1dd      	bne.n	8004e60 <_malloc_r+0x8c>
 8004ea4:	f8c8 2000 	str.w	r2, [r8]
 8004ea8:	e7ec      	b.n	8004e84 <_malloc_r+0xb0>
 8004eaa:	4623      	mov	r3, r4
 8004eac:	6864      	ldr	r4, [r4, #4]
 8004eae:	e7ac      	b.n	8004e0a <_malloc_r+0x36>
 8004eb0:	4634      	mov	r4, r6
 8004eb2:	6876      	ldr	r6, [r6, #4]
 8004eb4:	e7b4      	b.n	8004e20 <_malloc_r+0x4c>
 8004eb6:	4613      	mov	r3, r2
 8004eb8:	e7cc      	b.n	8004e54 <_malloc_r+0x80>
 8004eba:	230c      	movs	r3, #12
 8004ebc:	603b      	str	r3, [r7, #0]
 8004ebe:	4638      	mov	r0, r7
 8004ec0:	f000 f80e 	bl	8004ee0 <__malloc_unlock>
 8004ec4:	e797      	b.n	8004df6 <_malloc_r+0x22>
 8004ec6:	6025      	str	r5, [r4, #0]
 8004ec8:	e7dc      	b.n	8004e84 <_malloc_r+0xb0>
 8004eca:	605b      	str	r3, [r3, #4]
 8004ecc:	deff      	udf	#255	; 0xff
 8004ece:	bf00      	nop
 8004ed0:	20000254 	.word	0x20000254

08004ed4 <__malloc_lock>:
 8004ed4:	4801      	ldr	r0, [pc, #4]	; (8004edc <__malloc_lock+0x8>)
 8004ed6:	f000 be22 	b.w	8005b1e <__retarget_lock_acquire_recursive>
 8004eda:	bf00      	nop
 8004edc:	2000039c 	.word	0x2000039c

08004ee0 <__malloc_unlock>:
 8004ee0:	4801      	ldr	r0, [pc, #4]	; (8004ee8 <__malloc_unlock+0x8>)
 8004ee2:	f000 be1d 	b.w	8005b20 <__retarget_lock_release_recursive>
 8004ee6:	bf00      	nop
 8004ee8:	2000039c 	.word	0x2000039c

08004eec <__cvt>:
 8004eec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ef0:	ec55 4b10 	vmov	r4, r5, d0
 8004ef4:	2d00      	cmp	r5, #0
 8004ef6:	460e      	mov	r6, r1
 8004ef8:	4619      	mov	r1, r3
 8004efa:	462b      	mov	r3, r5
 8004efc:	bfbb      	ittet	lt
 8004efe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004f02:	461d      	movlt	r5, r3
 8004f04:	2300      	movge	r3, #0
 8004f06:	232d      	movlt	r3, #45	; 0x2d
 8004f08:	700b      	strb	r3, [r1, #0]
 8004f0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004f0c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004f10:	4691      	mov	r9, r2
 8004f12:	f023 0820 	bic.w	r8, r3, #32
 8004f16:	bfbc      	itt	lt
 8004f18:	4622      	movlt	r2, r4
 8004f1a:	4614      	movlt	r4, r2
 8004f1c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004f20:	d005      	beq.n	8004f2e <__cvt+0x42>
 8004f22:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004f26:	d100      	bne.n	8004f2a <__cvt+0x3e>
 8004f28:	3601      	adds	r6, #1
 8004f2a:	2102      	movs	r1, #2
 8004f2c:	e000      	b.n	8004f30 <__cvt+0x44>
 8004f2e:	2103      	movs	r1, #3
 8004f30:	ab03      	add	r3, sp, #12
 8004f32:	9301      	str	r3, [sp, #4]
 8004f34:	ab02      	add	r3, sp, #8
 8004f36:	9300      	str	r3, [sp, #0]
 8004f38:	ec45 4b10 	vmov	d0, r4, r5
 8004f3c:	4653      	mov	r3, sl
 8004f3e:	4632      	mov	r2, r6
 8004f40:	f000 fe86 	bl	8005c50 <_dtoa_r>
 8004f44:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004f48:	4607      	mov	r7, r0
 8004f4a:	d102      	bne.n	8004f52 <__cvt+0x66>
 8004f4c:	f019 0f01 	tst.w	r9, #1
 8004f50:	d022      	beq.n	8004f98 <__cvt+0xac>
 8004f52:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004f56:	eb07 0906 	add.w	r9, r7, r6
 8004f5a:	d110      	bne.n	8004f7e <__cvt+0x92>
 8004f5c:	783b      	ldrb	r3, [r7, #0]
 8004f5e:	2b30      	cmp	r3, #48	; 0x30
 8004f60:	d10a      	bne.n	8004f78 <__cvt+0x8c>
 8004f62:	2200      	movs	r2, #0
 8004f64:	2300      	movs	r3, #0
 8004f66:	4620      	mov	r0, r4
 8004f68:	4629      	mov	r1, r5
 8004f6a:	f7fb fdb5 	bl	8000ad8 <__aeabi_dcmpeq>
 8004f6e:	b918      	cbnz	r0, 8004f78 <__cvt+0x8c>
 8004f70:	f1c6 0601 	rsb	r6, r6, #1
 8004f74:	f8ca 6000 	str.w	r6, [sl]
 8004f78:	f8da 3000 	ldr.w	r3, [sl]
 8004f7c:	4499      	add	r9, r3
 8004f7e:	2200      	movs	r2, #0
 8004f80:	2300      	movs	r3, #0
 8004f82:	4620      	mov	r0, r4
 8004f84:	4629      	mov	r1, r5
 8004f86:	f7fb fda7 	bl	8000ad8 <__aeabi_dcmpeq>
 8004f8a:	b108      	cbz	r0, 8004f90 <__cvt+0xa4>
 8004f8c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004f90:	2230      	movs	r2, #48	; 0x30
 8004f92:	9b03      	ldr	r3, [sp, #12]
 8004f94:	454b      	cmp	r3, r9
 8004f96:	d307      	bcc.n	8004fa8 <__cvt+0xbc>
 8004f98:	9b03      	ldr	r3, [sp, #12]
 8004f9a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004f9c:	1bdb      	subs	r3, r3, r7
 8004f9e:	4638      	mov	r0, r7
 8004fa0:	6013      	str	r3, [r2, #0]
 8004fa2:	b004      	add	sp, #16
 8004fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fa8:	1c59      	adds	r1, r3, #1
 8004faa:	9103      	str	r1, [sp, #12]
 8004fac:	701a      	strb	r2, [r3, #0]
 8004fae:	e7f0      	b.n	8004f92 <__cvt+0xa6>

08004fb0 <__exponent>:
 8004fb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	2900      	cmp	r1, #0
 8004fb6:	bfb8      	it	lt
 8004fb8:	4249      	neglt	r1, r1
 8004fba:	f803 2b02 	strb.w	r2, [r3], #2
 8004fbe:	bfb4      	ite	lt
 8004fc0:	222d      	movlt	r2, #45	; 0x2d
 8004fc2:	222b      	movge	r2, #43	; 0x2b
 8004fc4:	2909      	cmp	r1, #9
 8004fc6:	7042      	strb	r2, [r0, #1]
 8004fc8:	dd2a      	ble.n	8005020 <__exponent+0x70>
 8004fca:	f10d 0207 	add.w	r2, sp, #7
 8004fce:	4617      	mov	r7, r2
 8004fd0:	260a      	movs	r6, #10
 8004fd2:	4694      	mov	ip, r2
 8004fd4:	fb91 f5f6 	sdiv	r5, r1, r6
 8004fd8:	fb06 1415 	mls	r4, r6, r5, r1
 8004fdc:	3430      	adds	r4, #48	; 0x30
 8004fde:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004fe2:	460c      	mov	r4, r1
 8004fe4:	2c63      	cmp	r4, #99	; 0x63
 8004fe6:	f102 32ff 	add.w	r2, r2, #4294967295
 8004fea:	4629      	mov	r1, r5
 8004fec:	dcf1      	bgt.n	8004fd2 <__exponent+0x22>
 8004fee:	3130      	adds	r1, #48	; 0x30
 8004ff0:	f1ac 0402 	sub.w	r4, ip, #2
 8004ff4:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004ff8:	1c41      	adds	r1, r0, #1
 8004ffa:	4622      	mov	r2, r4
 8004ffc:	42ba      	cmp	r2, r7
 8004ffe:	d30a      	bcc.n	8005016 <__exponent+0x66>
 8005000:	f10d 0209 	add.w	r2, sp, #9
 8005004:	eba2 020c 	sub.w	r2, r2, ip
 8005008:	42bc      	cmp	r4, r7
 800500a:	bf88      	it	hi
 800500c:	2200      	movhi	r2, #0
 800500e:	4413      	add	r3, r2
 8005010:	1a18      	subs	r0, r3, r0
 8005012:	b003      	add	sp, #12
 8005014:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005016:	f812 5b01 	ldrb.w	r5, [r2], #1
 800501a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800501e:	e7ed      	b.n	8004ffc <__exponent+0x4c>
 8005020:	2330      	movs	r3, #48	; 0x30
 8005022:	3130      	adds	r1, #48	; 0x30
 8005024:	7083      	strb	r3, [r0, #2]
 8005026:	70c1      	strb	r1, [r0, #3]
 8005028:	1d03      	adds	r3, r0, #4
 800502a:	e7f1      	b.n	8005010 <__exponent+0x60>

0800502c <_printf_float>:
 800502c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005030:	ed2d 8b02 	vpush	{d8}
 8005034:	b08d      	sub	sp, #52	; 0x34
 8005036:	460c      	mov	r4, r1
 8005038:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800503c:	4616      	mov	r6, r2
 800503e:	461f      	mov	r7, r3
 8005040:	4605      	mov	r5, r0
 8005042:	f000 fce7 	bl	8005a14 <_localeconv_r>
 8005046:	f8d0 a000 	ldr.w	sl, [r0]
 800504a:	4650      	mov	r0, sl
 800504c:	f7fb f918 	bl	8000280 <strlen>
 8005050:	2300      	movs	r3, #0
 8005052:	930a      	str	r3, [sp, #40]	; 0x28
 8005054:	6823      	ldr	r3, [r4, #0]
 8005056:	9305      	str	r3, [sp, #20]
 8005058:	f8d8 3000 	ldr.w	r3, [r8]
 800505c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005060:	3307      	adds	r3, #7
 8005062:	f023 0307 	bic.w	r3, r3, #7
 8005066:	f103 0208 	add.w	r2, r3, #8
 800506a:	f8c8 2000 	str.w	r2, [r8]
 800506e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005072:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005076:	9307      	str	r3, [sp, #28]
 8005078:	f8cd 8018 	str.w	r8, [sp, #24]
 800507c:	ee08 0a10 	vmov	s16, r0
 8005080:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005084:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005088:	4b9e      	ldr	r3, [pc, #632]	; (8005304 <_printf_float+0x2d8>)
 800508a:	f04f 32ff 	mov.w	r2, #4294967295
 800508e:	f7fb fd55 	bl	8000b3c <__aeabi_dcmpun>
 8005092:	bb88      	cbnz	r0, 80050f8 <_printf_float+0xcc>
 8005094:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005098:	4b9a      	ldr	r3, [pc, #616]	; (8005304 <_printf_float+0x2d8>)
 800509a:	f04f 32ff 	mov.w	r2, #4294967295
 800509e:	f7fb fd2f 	bl	8000b00 <__aeabi_dcmple>
 80050a2:	bb48      	cbnz	r0, 80050f8 <_printf_float+0xcc>
 80050a4:	2200      	movs	r2, #0
 80050a6:	2300      	movs	r3, #0
 80050a8:	4640      	mov	r0, r8
 80050aa:	4649      	mov	r1, r9
 80050ac:	f7fb fd1e 	bl	8000aec <__aeabi_dcmplt>
 80050b0:	b110      	cbz	r0, 80050b8 <_printf_float+0x8c>
 80050b2:	232d      	movs	r3, #45	; 0x2d
 80050b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050b8:	4a93      	ldr	r2, [pc, #588]	; (8005308 <_printf_float+0x2dc>)
 80050ba:	4b94      	ldr	r3, [pc, #592]	; (800530c <_printf_float+0x2e0>)
 80050bc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80050c0:	bf94      	ite	ls
 80050c2:	4690      	movls	r8, r2
 80050c4:	4698      	movhi	r8, r3
 80050c6:	2303      	movs	r3, #3
 80050c8:	6123      	str	r3, [r4, #16]
 80050ca:	9b05      	ldr	r3, [sp, #20]
 80050cc:	f023 0304 	bic.w	r3, r3, #4
 80050d0:	6023      	str	r3, [r4, #0]
 80050d2:	f04f 0900 	mov.w	r9, #0
 80050d6:	9700      	str	r7, [sp, #0]
 80050d8:	4633      	mov	r3, r6
 80050da:	aa0b      	add	r2, sp, #44	; 0x2c
 80050dc:	4621      	mov	r1, r4
 80050de:	4628      	mov	r0, r5
 80050e0:	f000 f9da 	bl	8005498 <_printf_common>
 80050e4:	3001      	adds	r0, #1
 80050e6:	f040 8090 	bne.w	800520a <_printf_float+0x1de>
 80050ea:	f04f 30ff 	mov.w	r0, #4294967295
 80050ee:	b00d      	add	sp, #52	; 0x34
 80050f0:	ecbd 8b02 	vpop	{d8}
 80050f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050f8:	4642      	mov	r2, r8
 80050fa:	464b      	mov	r3, r9
 80050fc:	4640      	mov	r0, r8
 80050fe:	4649      	mov	r1, r9
 8005100:	f7fb fd1c 	bl	8000b3c <__aeabi_dcmpun>
 8005104:	b140      	cbz	r0, 8005118 <_printf_float+0xec>
 8005106:	464b      	mov	r3, r9
 8005108:	2b00      	cmp	r3, #0
 800510a:	bfbc      	itt	lt
 800510c:	232d      	movlt	r3, #45	; 0x2d
 800510e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005112:	4a7f      	ldr	r2, [pc, #508]	; (8005310 <_printf_float+0x2e4>)
 8005114:	4b7f      	ldr	r3, [pc, #508]	; (8005314 <_printf_float+0x2e8>)
 8005116:	e7d1      	b.n	80050bc <_printf_float+0x90>
 8005118:	6863      	ldr	r3, [r4, #4]
 800511a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800511e:	9206      	str	r2, [sp, #24]
 8005120:	1c5a      	adds	r2, r3, #1
 8005122:	d13f      	bne.n	80051a4 <_printf_float+0x178>
 8005124:	2306      	movs	r3, #6
 8005126:	6063      	str	r3, [r4, #4]
 8005128:	9b05      	ldr	r3, [sp, #20]
 800512a:	6861      	ldr	r1, [r4, #4]
 800512c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005130:	2300      	movs	r3, #0
 8005132:	9303      	str	r3, [sp, #12]
 8005134:	ab0a      	add	r3, sp, #40	; 0x28
 8005136:	e9cd b301 	strd	fp, r3, [sp, #4]
 800513a:	ab09      	add	r3, sp, #36	; 0x24
 800513c:	ec49 8b10 	vmov	d0, r8, r9
 8005140:	9300      	str	r3, [sp, #0]
 8005142:	6022      	str	r2, [r4, #0]
 8005144:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005148:	4628      	mov	r0, r5
 800514a:	f7ff fecf 	bl	8004eec <__cvt>
 800514e:	9b06      	ldr	r3, [sp, #24]
 8005150:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005152:	2b47      	cmp	r3, #71	; 0x47
 8005154:	4680      	mov	r8, r0
 8005156:	d108      	bne.n	800516a <_printf_float+0x13e>
 8005158:	1cc8      	adds	r0, r1, #3
 800515a:	db02      	blt.n	8005162 <_printf_float+0x136>
 800515c:	6863      	ldr	r3, [r4, #4]
 800515e:	4299      	cmp	r1, r3
 8005160:	dd41      	ble.n	80051e6 <_printf_float+0x1ba>
 8005162:	f1ab 0302 	sub.w	r3, fp, #2
 8005166:	fa5f fb83 	uxtb.w	fp, r3
 800516a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800516e:	d820      	bhi.n	80051b2 <_printf_float+0x186>
 8005170:	3901      	subs	r1, #1
 8005172:	465a      	mov	r2, fp
 8005174:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005178:	9109      	str	r1, [sp, #36]	; 0x24
 800517a:	f7ff ff19 	bl	8004fb0 <__exponent>
 800517e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005180:	1813      	adds	r3, r2, r0
 8005182:	2a01      	cmp	r2, #1
 8005184:	4681      	mov	r9, r0
 8005186:	6123      	str	r3, [r4, #16]
 8005188:	dc02      	bgt.n	8005190 <_printf_float+0x164>
 800518a:	6822      	ldr	r2, [r4, #0]
 800518c:	07d2      	lsls	r2, r2, #31
 800518e:	d501      	bpl.n	8005194 <_printf_float+0x168>
 8005190:	3301      	adds	r3, #1
 8005192:	6123      	str	r3, [r4, #16]
 8005194:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005198:	2b00      	cmp	r3, #0
 800519a:	d09c      	beq.n	80050d6 <_printf_float+0xaa>
 800519c:	232d      	movs	r3, #45	; 0x2d
 800519e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80051a2:	e798      	b.n	80050d6 <_printf_float+0xaa>
 80051a4:	9a06      	ldr	r2, [sp, #24]
 80051a6:	2a47      	cmp	r2, #71	; 0x47
 80051a8:	d1be      	bne.n	8005128 <_printf_float+0xfc>
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d1bc      	bne.n	8005128 <_printf_float+0xfc>
 80051ae:	2301      	movs	r3, #1
 80051b0:	e7b9      	b.n	8005126 <_printf_float+0xfa>
 80051b2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80051b6:	d118      	bne.n	80051ea <_printf_float+0x1be>
 80051b8:	2900      	cmp	r1, #0
 80051ba:	6863      	ldr	r3, [r4, #4]
 80051bc:	dd0b      	ble.n	80051d6 <_printf_float+0x1aa>
 80051be:	6121      	str	r1, [r4, #16]
 80051c0:	b913      	cbnz	r3, 80051c8 <_printf_float+0x19c>
 80051c2:	6822      	ldr	r2, [r4, #0]
 80051c4:	07d0      	lsls	r0, r2, #31
 80051c6:	d502      	bpl.n	80051ce <_printf_float+0x1a2>
 80051c8:	3301      	adds	r3, #1
 80051ca:	440b      	add	r3, r1
 80051cc:	6123      	str	r3, [r4, #16]
 80051ce:	65a1      	str	r1, [r4, #88]	; 0x58
 80051d0:	f04f 0900 	mov.w	r9, #0
 80051d4:	e7de      	b.n	8005194 <_printf_float+0x168>
 80051d6:	b913      	cbnz	r3, 80051de <_printf_float+0x1b2>
 80051d8:	6822      	ldr	r2, [r4, #0]
 80051da:	07d2      	lsls	r2, r2, #31
 80051dc:	d501      	bpl.n	80051e2 <_printf_float+0x1b6>
 80051de:	3302      	adds	r3, #2
 80051e0:	e7f4      	b.n	80051cc <_printf_float+0x1a0>
 80051e2:	2301      	movs	r3, #1
 80051e4:	e7f2      	b.n	80051cc <_printf_float+0x1a0>
 80051e6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80051ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051ec:	4299      	cmp	r1, r3
 80051ee:	db05      	blt.n	80051fc <_printf_float+0x1d0>
 80051f0:	6823      	ldr	r3, [r4, #0]
 80051f2:	6121      	str	r1, [r4, #16]
 80051f4:	07d8      	lsls	r0, r3, #31
 80051f6:	d5ea      	bpl.n	80051ce <_printf_float+0x1a2>
 80051f8:	1c4b      	adds	r3, r1, #1
 80051fa:	e7e7      	b.n	80051cc <_printf_float+0x1a0>
 80051fc:	2900      	cmp	r1, #0
 80051fe:	bfd4      	ite	le
 8005200:	f1c1 0202 	rsble	r2, r1, #2
 8005204:	2201      	movgt	r2, #1
 8005206:	4413      	add	r3, r2
 8005208:	e7e0      	b.n	80051cc <_printf_float+0x1a0>
 800520a:	6823      	ldr	r3, [r4, #0]
 800520c:	055a      	lsls	r2, r3, #21
 800520e:	d407      	bmi.n	8005220 <_printf_float+0x1f4>
 8005210:	6923      	ldr	r3, [r4, #16]
 8005212:	4642      	mov	r2, r8
 8005214:	4631      	mov	r1, r6
 8005216:	4628      	mov	r0, r5
 8005218:	47b8      	blx	r7
 800521a:	3001      	adds	r0, #1
 800521c:	d12c      	bne.n	8005278 <_printf_float+0x24c>
 800521e:	e764      	b.n	80050ea <_printf_float+0xbe>
 8005220:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005224:	f240 80e0 	bls.w	80053e8 <_printf_float+0x3bc>
 8005228:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800522c:	2200      	movs	r2, #0
 800522e:	2300      	movs	r3, #0
 8005230:	f7fb fc52 	bl	8000ad8 <__aeabi_dcmpeq>
 8005234:	2800      	cmp	r0, #0
 8005236:	d034      	beq.n	80052a2 <_printf_float+0x276>
 8005238:	4a37      	ldr	r2, [pc, #220]	; (8005318 <_printf_float+0x2ec>)
 800523a:	2301      	movs	r3, #1
 800523c:	4631      	mov	r1, r6
 800523e:	4628      	mov	r0, r5
 8005240:	47b8      	blx	r7
 8005242:	3001      	adds	r0, #1
 8005244:	f43f af51 	beq.w	80050ea <_printf_float+0xbe>
 8005248:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800524c:	429a      	cmp	r2, r3
 800524e:	db02      	blt.n	8005256 <_printf_float+0x22a>
 8005250:	6823      	ldr	r3, [r4, #0]
 8005252:	07d8      	lsls	r0, r3, #31
 8005254:	d510      	bpl.n	8005278 <_printf_float+0x24c>
 8005256:	ee18 3a10 	vmov	r3, s16
 800525a:	4652      	mov	r2, sl
 800525c:	4631      	mov	r1, r6
 800525e:	4628      	mov	r0, r5
 8005260:	47b8      	blx	r7
 8005262:	3001      	adds	r0, #1
 8005264:	f43f af41 	beq.w	80050ea <_printf_float+0xbe>
 8005268:	f04f 0800 	mov.w	r8, #0
 800526c:	f104 091a 	add.w	r9, r4, #26
 8005270:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005272:	3b01      	subs	r3, #1
 8005274:	4543      	cmp	r3, r8
 8005276:	dc09      	bgt.n	800528c <_printf_float+0x260>
 8005278:	6823      	ldr	r3, [r4, #0]
 800527a:	079b      	lsls	r3, r3, #30
 800527c:	f100 8107 	bmi.w	800548e <_printf_float+0x462>
 8005280:	68e0      	ldr	r0, [r4, #12]
 8005282:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005284:	4298      	cmp	r0, r3
 8005286:	bfb8      	it	lt
 8005288:	4618      	movlt	r0, r3
 800528a:	e730      	b.n	80050ee <_printf_float+0xc2>
 800528c:	2301      	movs	r3, #1
 800528e:	464a      	mov	r2, r9
 8005290:	4631      	mov	r1, r6
 8005292:	4628      	mov	r0, r5
 8005294:	47b8      	blx	r7
 8005296:	3001      	adds	r0, #1
 8005298:	f43f af27 	beq.w	80050ea <_printf_float+0xbe>
 800529c:	f108 0801 	add.w	r8, r8, #1
 80052a0:	e7e6      	b.n	8005270 <_printf_float+0x244>
 80052a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	dc39      	bgt.n	800531c <_printf_float+0x2f0>
 80052a8:	4a1b      	ldr	r2, [pc, #108]	; (8005318 <_printf_float+0x2ec>)
 80052aa:	2301      	movs	r3, #1
 80052ac:	4631      	mov	r1, r6
 80052ae:	4628      	mov	r0, r5
 80052b0:	47b8      	blx	r7
 80052b2:	3001      	adds	r0, #1
 80052b4:	f43f af19 	beq.w	80050ea <_printf_float+0xbe>
 80052b8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80052bc:	4313      	orrs	r3, r2
 80052be:	d102      	bne.n	80052c6 <_printf_float+0x29a>
 80052c0:	6823      	ldr	r3, [r4, #0]
 80052c2:	07d9      	lsls	r1, r3, #31
 80052c4:	d5d8      	bpl.n	8005278 <_printf_float+0x24c>
 80052c6:	ee18 3a10 	vmov	r3, s16
 80052ca:	4652      	mov	r2, sl
 80052cc:	4631      	mov	r1, r6
 80052ce:	4628      	mov	r0, r5
 80052d0:	47b8      	blx	r7
 80052d2:	3001      	adds	r0, #1
 80052d4:	f43f af09 	beq.w	80050ea <_printf_float+0xbe>
 80052d8:	f04f 0900 	mov.w	r9, #0
 80052dc:	f104 0a1a 	add.w	sl, r4, #26
 80052e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052e2:	425b      	negs	r3, r3
 80052e4:	454b      	cmp	r3, r9
 80052e6:	dc01      	bgt.n	80052ec <_printf_float+0x2c0>
 80052e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052ea:	e792      	b.n	8005212 <_printf_float+0x1e6>
 80052ec:	2301      	movs	r3, #1
 80052ee:	4652      	mov	r2, sl
 80052f0:	4631      	mov	r1, r6
 80052f2:	4628      	mov	r0, r5
 80052f4:	47b8      	blx	r7
 80052f6:	3001      	adds	r0, #1
 80052f8:	f43f aef7 	beq.w	80050ea <_printf_float+0xbe>
 80052fc:	f109 0901 	add.w	r9, r9, #1
 8005300:	e7ee      	b.n	80052e0 <_printf_float+0x2b4>
 8005302:	bf00      	nop
 8005304:	7fefffff 	.word	0x7fefffff
 8005308:	0800c0c8 	.word	0x0800c0c8
 800530c:	0800c0cc 	.word	0x0800c0cc
 8005310:	0800c0d0 	.word	0x0800c0d0
 8005314:	0800c0d4 	.word	0x0800c0d4
 8005318:	0800c0d8 	.word	0x0800c0d8
 800531c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800531e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005320:	429a      	cmp	r2, r3
 8005322:	bfa8      	it	ge
 8005324:	461a      	movge	r2, r3
 8005326:	2a00      	cmp	r2, #0
 8005328:	4691      	mov	r9, r2
 800532a:	dc37      	bgt.n	800539c <_printf_float+0x370>
 800532c:	f04f 0b00 	mov.w	fp, #0
 8005330:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005334:	f104 021a 	add.w	r2, r4, #26
 8005338:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800533a:	9305      	str	r3, [sp, #20]
 800533c:	eba3 0309 	sub.w	r3, r3, r9
 8005340:	455b      	cmp	r3, fp
 8005342:	dc33      	bgt.n	80053ac <_printf_float+0x380>
 8005344:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005348:	429a      	cmp	r2, r3
 800534a:	db3b      	blt.n	80053c4 <_printf_float+0x398>
 800534c:	6823      	ldr	r3, [r4, #0]
 800534e:	07da      	lsls	r2, r3, #31
 8005350:	d438      	bmi.n	80053c4 <_printf_float+0x398>
 8005352:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005356:	eba2 0903 	sub.w	r9, r2, r3
 800535a:	9b05      	ldr	r3, [sp, #20]
 800535c:	1ad2      	subs	r2, r2, r3
 800535e:	4591      	cmp	r9, r2
 8005360:	bfa8      	it	ge
 8005362:	4691      	movge	r9, r2
 8005364:	f1b9 0f00 	cmp.w	r9, #0
 8005368:	dc35      	bgt.n	80053d6 <_printf_float+0x3aa>
 800536a:	f04f 0800 	mov.w	r8, #0
 800536e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005372:	f104 0a1a 	add.w	sl, r4, #26
 8005376:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800537a:	1a9b      	subs	r3, r3, r2
 800537c:	eba3 0309 	sub.w	r3, r3, r9
 8005380:	4543      	cmp	r3, r8
 8005382:	f77f af79 	ble.w	8005278 <_printf_float+0x24c>
 8005386:	2301      	movs	r3, #1
 8005388:	4652      	mov	r2, sl
 800538a:	4631      	mov	r1, r6
 800538c:	4628      	mov	r0, r5
 800538e:	47b8      	blx	r7
 8005390:	3001      	adds	r0, #1
 8005392:	f43f aeaa 	beq.w	80050ea <_printf_float+0xbe>
 8005396:	f108 0801 	add.w	r8, r8, #1
 800539a:	e7ec      	b.n	8005376 <_printf_float+0x34a>
 800539c:	4613      	mov	r3, r2
 800539e:	4631      	mov	r1, r6
 80053a0:	4642      	mov	r2, r8
 80053a2:	4628      	mov	r0, r5
 80053a4:	47b8      	blx	r7
 80053a6:	3001      	adds	r0, #1
 80053a8:	d1c0      	bne.n	800532c <_printf_float+0x300>
 80053aa:	e69e      	b.n	80050ea <_printf_float+0xbe>
 80053ac:	2301      	movs	r3, #1
 80053ae:	4631      	mov	r1, r6
 80053b0:	4628      	mov	r0, r5
 80053b2:	9205      	str	r2, [sp, #20]
 80053b4:	47b8      	blx	r7
 80053b6:	3001      	adds	r0, #1
 80053b8:	f43f ae97 	beq.w	80050ea <_printf_float+0xbe>
 80053bc:	9a05      	ldr	r2, [sp, #20]
 80053be:	f10b 0b01 	add.w	fp, fp, #1
 80053c2:	e7b9      	b.n	8005338 <_printf_float+0x30c>
 80053c4:	ee18 3a10 	vmov	r3, s16
 80053c8:	4652      	mov	r2, sl
 80053ca:	4631      	mov	r1, r6
 80053cc:	4628      	mov	r0, r5
 80053ce:	47b8      	blx	r7
 80053d0:	3001      	adds	r0, #1
 80053d2:	d1be      	bne.n	8005352 <_printf_float+0x326>
 80053d4:	e689      	b.n	80050ea <_printf_float+0xbe>
 80053d6:	9a05      	ldr	r2, [sp, #20]
 80053d8:	464b      	mov	r3, r9
 80053da:	4442      	add	r2, r8
 80053dc:	4631      	mov	r1, r6
 80053de:	4628      	mov	r0, r5
 80053e0:	47b8      	blx	r7
 80053e2:	3001      	adds	r0, #1
 80053e4:	d1c1      	bne.n	800536a <_printf_float+0x33e>
 80053e6:	e680      	b.n	80050ea <_printf_float+0xbe>
 80053e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80053ea:	2a01      	cmp	r2, #1
 80053ec:	dc01      	bgt.n	80053f2 <_printf_float+0x3c6>
 80053ee:	07db      	lsls	r3, r3, #31
 80053f0:	d53a      	bpl.n	8005468 <_printf_float+0x43c>
 80053f2:	2301      	movs	r3, #1
 80053f4:	4642      	mov	r2, r8
 80053f6:	4631      	mov	r1, r6
 80053f8:	4628      	mov	r0, r5
 80053fa:	47b8      	blx	r7
 80053fc:	3001      	adds	r0, #1
 80053fe:	f43f ae74 	beq.w	80050ea <_printf_float+0xbe>
 8005402:	ee18 3a10 	vmov	r3, s16
 8005406:	4652      	mov	r2, sl
 8005408:	4631      	mov	r1, r6
 800540a:	4628      	mov	r0, r5
 800540c:	47b8      	blx	r7
 800540e:	3001      	adds	r0, #1
 8005410:	f43f ae6b 	beq.w	80050ea <_printf_float+0xbe>
 8005414:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005418:	2200      	movs	r2, #0
 800541a:	2300      	movs	r3, #0
 800541c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8005420:	f7fb fb5a 	bl	8000ad8 <__aeabi_dcmpeq>
 8005424:	b9d8      	cbnz	r0, 800545e <_printf_float+0x432>
 8005426:	f10a 33ff 	add.w	r3, sl, #4294967295
 800542a:	f108 0201 	add.w	r2, r8, #1
 800542e:	4631      	mov	r1, r6
 8005430:	4628      	mov	r0, r5
 8005432:	47b8      	blx	r7
 8005434:	3001      	adds	r0, #1
 8005436:	d10e      	bne.n	8005456 <_printf_float+0x42a>
 8005438:	e657      	b.n	80050ea <_printf_float+0xbe>
 800543a:	2301      	movs	r3, #1
 800543c:	4652      	mov	r2, sl
 800543e:	4631      	mov	r1, r6
 8005440:	4628      	mov	r0, r5
 8005442:	47b8      	blx	r7
 8005444:	3001      	adds	r0, #1
 8005446:	f43f ae50 	beq.w	80050ea <_printf_float+0xbe>
 800544a:	f108 0801 	add.w	r8, r8, #1
 800544e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005450:	3b01      	subs	r3, #1
 8005452:	4543      	cmp	r3, r8
 8005454:	dcf1      	bgt.n	800543a <_printf_float+0x40e>
 8005456:	464b      	mov	r3, r9
 8005458:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800545c:	e6da      	b.n	8005214 <_printf_float+0x1e8>
 800545e:	f04f 0800 	mov.w	r8, #0
 8005462:	f104 0a1a 	add.w	sl, r4, #26
 8005466:	e7f2      	b.n	800544e <_printf_float+0x422>
 8005468:	2301      	movs	r3, #1
 800546a:	4642      	mov	r2, r8
 800546c:	e7df      	b.n	800542e <_printf_float+0x402>
 800546e:	2301      	movs	r3, #1
 8005470:	464a      	mov	r2, r9
 8005472:	4631      	mov	r1, r6
 8005474:	4628      	mov	r0, r5
 8005476:	47b8      	blx	r7
 8005478:	3001      	adds	r0, #1
 800547a:	f43f ae36 	beq.w	80050ea <_printf_float+0xbe>
 800547e:	f108 0801 	add.w	r8, r8, #1
 8005482:	68e3      	ldr	r3, [r4, #12]
 8005484:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005486:	1a5b      	subs	r3, r3, r1
 8005488:	4543      	cmp	r3, r8
 800548a:	dcf0      	bgt.n	800546e <_printf_float+0x442>
 800548c:	e6f8      	b.n	8005280 <_printf_float+0x254>
 800548e:	f04f 0800 	mov.w	r8, #0
 8005492:	f104 0919 	add.w	r9, r4, #25
 8005496:	e7f4      	b.n	8005482 <_printf_float+0x456>

08005498 <_printf_common>:
 8005498:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800549c:	4616      	mov	r6, r2
 800549e:	4699      	mov	r9, r3
 80054a0:	688a      	ldr	r2, [r1, #8]
 80054a2:	690b      	ldr	r3, [r1, #16]
 80054a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80054a8:	4293      	cmp	r3, r2
 80054aa:	bfb8      	it	lt
 80054ac:	4613      	movlt	r3, r2
 80054ae:	6033      	str	r3, [r6, #0]
 80054b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80054b4:	4607      	mov	r7, r0
 80054b6:	460c      	mov	r4, r1
 80054b8:	b10a      	cbz	r2, 80054be <_printf_common+0x26>
 80054ba:	3301      	adds	r3, #1
 80054bc:	6033      	str	r3, [r6, #0]
 80054be:	6823      	ldr	r3, [r4, #0]
 80054c0:	0699      	lsls	r1, r3, #26
 80054c2:	bf42      	ittt	mi
 80054c4:	6833      	ldrmi	r3, [r6, #0]
 80054c6:	3302      	addmi	r3, #2
 80054c8:	6033      	strmi	r3, [r6, #0]
 80054ca:	6825      	ldr	r5, [r4, #0]
 80054cc:	f015 0506 	ands.w	r5, r5, #6
 80054d0:	d106      	bne.n	80054e0 <_printf_common+0x48>
 80054d2:	f104 0a19 	add.w	sl, r4, #25
 80054d6:	68e3      	ldr	r3, [r4, #12]
 80054d8:	6832      	ldr	r2, [r6, #0]
 80054da:	1a9b      	subs	r3, r3, r2
 80054dc:	42ab      	cmp	r3, r5
 80054de:	dc26      	bgt.n	800552e <_printf_common+0x96>
 80054e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80054e4:	1e13      	subs	r3, r2, #0
 80054e6:	6822      	ldr	r2, [r4, #0]
 80054e8:	bf18      	it	ne
 80054ea:	2301      	movne	r3, #1
 80054ec:	0692      	lsls	r2, r2, #26
 80054ee:	d42b      	bmi.n	8005548 <_printf_common+0xb0>
 80054f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80054f4:	4649      	mov	r1, r9
 80054f6:	4638      	mov	r0, r7
 80054f8:	47c0      	blx	r8
 80054fa:	3001      	adds	r0, #1
 80054fc:	d01e      	beq.n	800553c <_printf_common+0xa4>
 80054fe:	6823      	ldr	r3, [r4, #0]
 8005500:	6922      	ldr	r2, [r4, #16]
 8005502:	f003 0306 	and.w	r3, r3, #6
 8005506:	2b04      	cmp	r3, #4
 8005508:	bf02      	ittt	eq
 800550a:	68e5      	ldreq	r5, [r4, #12]
 800550c:	6833      	ldreq	r3, [r6, #0]
 800550e:	1aed      	subeq	r5, r5, r3
 8005510:	68a3      	ldr	r3, [r4, #8]
 8005512:	bf0c      	ite	eq
 8005514:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005518:	2500      	movne	r5, #0
 800551a:	4293      	cmp	r3, r2
 800551c:	bfc4      	itt	gt
 800551e:	1a9b      	subgt	r3, r3, r2
 8005520:	18ed      	addgt	r5, r5, r3
 8005522:	2600      	movs	r6, #0
 8005524:	341a      	adds	r4, #26
 8005526:	42b5      	cmp	r5, r6
 8005528:	d11a      	bne.n	8005560 <_printf_common+0xc8>
 800552a:	2000      	movs	r0, #0
 800552c:	e008      	b.n	8005540 <_printf_common+0xa8>
 800552e:	2301      	movs	r3, #1
 8005530:	4652      	mov	r2, sl
 8005532:	4649      	mov	r1, r9
 8005534:	4638      	mov	r0, r7
 8005536:	47c0      	blx	r8
 8005538:	3001      	adds	r0, #1
 800553a:	d103      	bne.n	8005544 <_printf_common+0xac>
 800553c:	f04f 30ff 	mov.w	r0, #4294967295
 8005540:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005544:	3501      	adds	r5, #1
 8005546:	e7c6      	b.n	80054d6 <_printf_common+0x3e>
 8005548:	18e1      	adds	r1, r4, r3
 800554a:	1c5a      	adds	r2, r3, #1
 800554c:	2030      	movs	r0, #48	; 0x30
 800554e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005552:	4422      	add	r2, r4
 8005554:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005558:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800555c:	3302      	adds	r3, #2
 800555e:	e7c7      	b.n	80054f0 <_printf_common+0x58>
 8005560:	2301      	movs	r3, #1
 8005562:	4622      	mov	r2, r4
 8005564:	4649      	mov	r1, r9
 8005566:	4638      	mov	r0, r7
 8005568:	47c0      	blx	r8
 800556a:	3001      	adds	r0, #1
 800556c:	d0e6      	beq.n	800553c <_printf_common+0xa4>
 800556e:	3601      	adds	r6, #1
 8005570:	e7d9      	b.n	8005526 <_printf_common+0x8e>
	...

08005574 <_printf_i>:
 8005574:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005578:	7e0f      	ldrb	r7, [r1, #24]
 800557a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800557c:	2f78      	cmp	r7, #120	; 0x78
 800557e:	4691      	mov	r9, r2
 8005580:	4680      	mov	r8, r0
 8005582:	460c      	mov	r4, r1
 8005584:	469a      	mov	sl, r3
 8005586:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800558a:	d807      	bhi.n	800559c <_printf_i+0x28>
 800558c:	2f62      	cmp	r7, #98	; 0x62
 800558e:	d80a      	bhi.n	80055a6 <_printf_i+0x32>
 8005590:	2f00      	cmp	r7, #0
 8005592:	f000 80d4 	beq.w	800573e <_printf_i+0x1ca>
 8005596:	2f58      	cmp	r7, #88	; 0x58
 8005598:	f000 80c0 	beq.w	800571c <_printf_i+0x1a8>
 800559c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80055a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80055a4:	e03a      	b.n	800561c <_printf_i+0xa8>
 80055a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80055aa:	2b15      	cmp	r3, #21
 80055ac:	d8f6      	bhi.n	800559c <_printf_i+0x28>
 80055ae:	a101      	add	r1, pc, #4	; (adr r1, 80055b4 <_printf_i+0x40>)
 80055b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80055b4:	0800560d 	.word	0x0800560d
 80055b8:	08005621 	.word	0x08005621
 80055bc:	0800559d 	.word	0x0800559d
 80055c0:	0800559d 	.word	0x0800559d
 80055c4:	0800559d 	.word	0x0800559d
 80055c8:	0800559d 	.word	0x0800559d
 80055cc:	08005621 	.word	0x08005621
 80055d0:	0800559d 	.word	0x0800559d
 80055d4:	0800559d 	.word	0x0800559d
 80055d8:	0800559d 	.word	0x0800559d
 80055dc:	0800559d 	.word	0x0800559d
 80055e0:	08005725 	.word	0x08005725
 80055e4:	0800564d 	.word	0x0800564d
 80055e8:	080056df 	.word	0x080056df
 80055ec:	0800559d 	.word	0x0800559d
 80055f0:	0800559d 	.word	0x0800559d
 80055f4:	08005747 	.word	0x08005747
 80055f8:	0800559d 	.word	0x0800559d
 80055fc:	0800564d 	.word	0x0800564d
 8005600:	0800559d 	.word	0x0800559d
 8005604:	0800559d 	.word	0x0800559d
 8005608:	080056e7 	.word	0x080056e7
 800560c:	682b      	ldr	r3, [r5, #0]
 800560e:	1d1a      	adds	r2, r3, #4
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	602a      	str	r2, [r5, #0]
 8005614:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005618:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800561c:	2301      	movs	r3, #1
 800561e:	e09f      	b.n	8005760 <_printf_i+0x1ec>
 8005620:	6820      	ldr	r0, [r4, #0]
 8005622:	682b      	ldr	r3, [r5, #0]
 8005624:	0607      	lsls	r7, r0, #24
 8005626:	f103 0104 	add.w	r1, r3, #4
 800562a:	6029      	str	r1, [r5, #0]
 800562c:	d501      	bpl.n	8005632 <_printf_i+0xbe>
 800562e:	681e      	ldr	r6, [r3, #0]
 8005630:	e003      	b.n	800563a <_printf_i+0xc6>
 8005632:	0646      	lsls	r6, r0, #25
 8005634:	d5fb      	bpl.n	800562e <_printf_i+0xba>
 8005636:	f9b3 6000 	ldrsh.w	r6, [r3]
 800563a:	2e00      	cmp	r6, #0
 800563c:	da03      	bge.n	8005646 <_printf_i+0xd2>
 800563e:	232d      	movs	r3, #45	; 0x2d
 8005640:	4276      	negs	r6, r6
 8005642:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005646:	485a      	ldr	r0, [pc, #360]	; (80057b0 <_printf_i+0x23c>)
 8005648:	230a      	movs	r3, #10
 800564a:	e012      	b.n	8005672 <_printf_i+0xfe>
 800564c:	682b      	ldr	r3, [r5, #0]
 800564e:	6820      	ldr	r0, [r4, #0]
 8005650:	1d19      	adds	r1, r3, #4
 8005652:	6029      	str	r1, [r5, #0]
 8005654:	0605      	lsls	r5, r0, #24
 8005656:	d501      	bpl.n	800565c <_printf_i+0xe8>
 8005658:	681e      	ldr	r6, [r3, #0]
 800565a:	e002      	b.n	8005662 <_printf_i+0xee>
 800565c:	0641      	lsls	r1, r0, #25
 800565e:	d5fb      	bpl.n	8005658 <_printf_i+0xe4>
 8005660:	881e      	ldrh	r6, [r3, #0]
 8005662:	4853      	ldr	r0, [pc, #332]	; (80057b0 <_printf_i+0x23c>)
 8005664:	2f6f      	cmp	r7, #111	; 0x6f
 8005666:	bf0c      	ite	eq
 8005668:	2308      	moveq	r3, #8
 800566a:	230a      	movne	r3, #10
 800566c:	2100      	movs	r1, #0
 800566e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005672:	6865      	ldr	r5, [r4, #4]
 8005674:	60a5      	str	r5, [r4, #8]
 8005676:	2d00      	cmp	r5, #0
 8005678:	bfa2      	ittt	ge
 800567a:	6821      	ldrge	r1, [r4, #0]
 800567c:	f021 0104 	bicge.w	r1, r1, #4
 8005680:	6021      	strge	r1, [r4, #0]
 8005682:	b90e      	cbnz	r6, 8005688 <_printf_i+0x114>
 8005684:	2d00      	cmp	r5, #0
 8005686:	d04b      	beq.n	8005720 <_printf_i+0x1ac>
 8005688:	4615      	mov	r5, r2
 800568a:	fbb6 f1f3 	udiv	r1, r6, r3
 800568e:	fb03 6711 	mls	r7, r3, r1, r6
 8005692:	5dc7      	ldrb	r7, [r0, r7]
 8005694:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005698:	4637      	mov	r7, r6
 800569a:	42bb      	cmp	r3, r7
 800569c:	460e      	mov	r6, r1
 800569e:	d9f4      	bls.n	800568a <_printf_i+0x116>
 80056a0:	2b08      	cmp	r3, #8
 80056a2:	d10b      	bne.n	80056bc <_printf_i+0x148>
 80056a4:	6823      	ldr	r3, [r4, #0]
 80056a6:	07de      	lsls	r6, r3, #31
 80056a8:	d508      	bpl.n	80056bc <_printf_i+0x148>
 80056aa:	6923      	ldr	r3, [r4, #16]
 80056ac:	6861      	ldr	r1, [r4, #4]
 80056ae:	4299      	cmp	r1, r3
 80056b0:	bfde      	ittt	le
 80056b2:	2330      	movle	r3, #48	; 0x30
 80056b4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80056b8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80056bc:	1b52      	subs	r2, r2, r5
 80056be:	6122      	str	r2, [r4, #16]
 80056c0:	f8cd a000 	str.w	sl, [sp]
 80056c4:	464b      	mov	r3, r9
 80056c6:	aa03      	add	r2, sp, #12
 80056c8:	4621      	mov	r1, r4
 80056ca:	4640      	mov	r0, r8
 80056cc:	f7ff fee4 	bl	8005498 <_printf_common>
 80056d0:	3001      	adds	r0, #1
 80056d2:	d14a      	bne.n	800576a <_printf_i+0x1f6>
 80056d4:	f04f 30ff 	mov.w	r0, #4294967295
 80056d8:	b004      	add	sp, #16
 80056da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056de:	6823      	ldr	r3, [r4, #0]
 80056e0:	f043 0320 	orr.w	r3, r3, #32
 80056e4:	6023      	str	r3, [r4, #0]
 80056e6:	4833      	ldr	r0, [pc, #204]	; (80057b4 <_printf_i+0x240>)
 80056e8:	2778      	movs	r7, #120	; 0x78
 80056ea:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80056ee:	6823      	ldr	r3, [r4, #0]
 80056f0:	6829      	ldr	r1, [r5, #0]
 80056f2:	061f      	lsls	r7, r3, #24
 80056f4:	f851 6b04 	ldr.w	r6, [r1], #4
 80056f8:	d402      	bmi.n	8005700 <_printf_i+0x18c>
 80056fa:	065f      	lsls	r7, r3, #25
 80056fc:	bf48      	it	mi
 80056fe:	b2b6      	uxthmi	r6, r6
 8005700:	07df      	lsls	r7, r3, #31
 8005702:	bf48      	it	mi
 8005704:	f043 0320 	orrmi.w	r3, r3, #32
 8005708:	6029      	str	r1, [r5, #0]
 800570a:	bf48      	it	mi
 800570c:	6023      	strmi	r3, [r4, #0]
 800570e:	b91e      	cbnz	r6, 8005718 <_printf_i+0x1a4>
 8005710:	6823      	ldr	r3, [r4, #0]
 8005712:	f023 0320 	bic.w	r3, r3, #32
 8005716:	6023      	str	r3, [r4, #0]
 8005718:	2310      	movs	r3, #16
 800571a:	e7a7      	b.n	800566c <_printf_i+0xf8>
 800571c:	4824      	ldr	r0, [pc, #144]	; (80057b0 <_printf_i+0x23c>)
 800571e:	e7e4      	b.n	80056ea <_printf_i+0x176>
 8005720:	4615      	mov	r5, r2
 8005722:	e7bd      	b.n	80056a0 <_printf_i+0x12c>
 8005724:	682b      	ldr	r3, [r5, #0]
 8005726:	6826      	ldr	r6, [r4, #0]
 8005728:	6961      	ldr	r1, [r4, #20]
 800572a:	1d18      	adds	r0, r3, #4
 800572c:	6028      	str	r0, [r5, #0]
 800572e:	0635      	lsls	r5, r6, #24
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	d501      	bpl.n	8005738 <_printf_i+0x1c4>
 8005734:	6019      	str	r1, [r3, #0]
 8005736:	e002      	b.n	800573e <_printf_i+0x1ca>
 8005738:	0670      	lsls	r0, r6, #25
 800573a:	d5fb      	bpl.n	8005734 <_printf_i+0x1c0>
 800573c:	8019      	strh	r1, [r3, #0]
 800573e:	2300      	movs	r3, #0
 8005740:	6123      	str	r3, [r4, #16]
 8005742:	4615      	mov	r5, r2
 8005744:	e7bc      	b.n	80056c0 <_printf_i+0x14c>
 8005746:	682b      	ldr	r3, [r5, #0]
 8005748:	1d1a      	adds	r2, r3, #4
 800574a:	602a      	str	r2, [r5, #0]
 800574c:	681d      	ldr	r5, [r3, #0]
 800574e:	6862      	ldr	r2, [r4, #4]
 8005750:	2100      	movs	r1, #0
 8005752:	4628      	mov	r0, r5
 8005754:	f7fa fd44 	bl	80001e0 <memchr>
 8005758:	b108      	cbz	r0, 800575e <_printf_i+0x1ea>
 800575a:	1b40      	subs	r0, r0, r5
 800575c:	6060      	str	r0, [r4, #4]
 800575e:	6863      	ldr	r3, [r4, #4]
 8005760:	6123      	str	r3, [r4, #16]
 8005762:	2300      	movs	r3, #0
 8005764:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005768:	e7aa      	b.n	80056c0 <_printf_i+0x14c>
 800576a:	6923      	ldr	r3, [r4, #16]
 800576c:	462a      	mov	r2, r5
 800576e:	4649      	mov	r1, r9
 8005770:	4640      	mov	r0, r8
 8005772:	47d0      	blx	sl
 8005774:	3001      	adds	r0, #1
 8005776:	d0ad      	beq.n	80056d4 <_printf_i+0x160>
 8005778:	6823      	ldr	r3, [r4, #0]
 800577a:	079b      	lsls	r3, r3, #30
 800577c:	d413      	bmi.n	80057a6 <_printf_i+0x232>
 800577e:	68e0      	ldr	r0, [r4, #12]
 8005780:	9b03      	ldr	r3, [sp, #12]
 8005782:	4298      	cmp	r0, r3
 8005784:	bfb8      	it	lt
 8005786:	4618      	movlt	r0, r3
 8005788:	e7a6      	b.n	80056d8 <_printf_i+0x164>
 800578a:	2301      	movs	r3, #1
 800578c:	4632      	mov	r2, r6
 800578e:	4649      	mov	r1, r9
 8005790:	4640      	mov	r0, r8
 8005792:	47d0      	blx	sl
 8005794:	3001      	adds	r0, #1
 8005796:	d09d      	beq.n	80056d4 <_printf_i+0x160>
 8005798:	3501      	adds	r5, #1
 800579a:	68e3      	ldr	r3, [r4, #12]
 800579c:	9903      	ldr	r1, [sp, #12]
 800579e:	1a5b      	subs	r3, r3, r1
 80057a0:	42ab      	cmp	r3, r5
 80057a2:	dcf2      	bgt.n	800578a <_printf_i+0x216>
 80057a4:	e7eb      	b.n	800577e <_printf_i+0x20a>
 80057a6:	2500      	movs	r5, #0
 80057a8:	f104 0619 	add.w	r6, r4, #25
 80057ac:	e7f5      	b.n	800579a <_printf_i+0x226>
 80057ae:	bf00      	nop
 80057b0:	0800c0da 	.word	0x0800c0da
 80057b4:	0800c0eb 	.word	0x0800c0eb

080057b8 <std>:
 80057b8:	2300      	movs	r3, #0
 80057ba:	b510      	push	{r4, lr}
 80057bc:	4604      	mov	r4, r0
 80057be:	e9c0 3300 	strd	r3, r3, [r0]
 80057c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80057c6:	6083      	str	r3, [r0, #8]
 80057c8:	8181      	strh	r1, [r0, #12]
 80057ca:	6643      	str	r3, [r0, #100]	; 0x64
 80057cc:	81c2      	strh	r2, [r0, #14]
 80057ce:	6183      	str	r3, [r0, #24]
 80057d0:	4619      	mov	r1, r3
 80057d2:	2208      	movs	r2, #8
 80057d4:	305c      	adds	r0, #92	; 0x5c
 80057d6:	f000 f914 	bl	8005a02 <memset>
 80057da:	4b0d      	ldr	r3, [pc, #52]	; (8005810 <std+0x58>)
 80057dc:	6263      	str	r3, [r4, #36]	; 0x24
 80057de:	4b0d      	ldr	r3, [pc, #52]	; (8005814 <std+0x5c>)
 80057e0:	62a3      	str	r3, [r4, #40]	; 0x28
 80057e2:	4b0d      	ldr	r3, [pc, #52]	; (8005818 <std+0x60>)
 80057e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80057e6:	4b0d      	ldr	r3, [pc, #52]	; (800581c <std+0x64>)
 80057e8:	6323      	str	r3, [r4, #48]	; 0x30
 80057ea:	4b0d      	ldr	r3, [pc, #52]	; (8005820 <std+0x68>)
 80057ec:	6224      	str	r4, [r4, #32]
 80057ee:	429c      	cmp	r4, r3
 80057f0:	d006      	beq.n	8005800 <std+0x48>
 80057f2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80057f6:	4294      	cmp	r4, r2
 80057f8:	d002      	beq.n	8005800 <std+0x48>
 80057fa:	33d0      	adds	r3, #208	; 0xd0
 80057fc:	429c      	cmp	r4, r3
 80057fe:	d105      	bne.n	800580c <std+0x54>
 8005800:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005804:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005808:	f000 b988 	b.w	8005b1c <__retarget_lock_init_recursive>
 800580c:	bd10      	pop	{r4, pc}
 800580e:	bf00      	nop
 8005810:	0800597d 	.word	0x0800597d
 8005814:	0800599f 	.word	0x0800599f
 8005818:	080059d7 	.word	0x080059d7
 800581c:	080059fb 	.word	0x080059fb
 8005820:	2000025c 	.word	0x2000025c

08005824 <stdio_exit_handler>:
 8005824:	4a02      	ldr	r2, [pc, #8]	; (8005830 <stdio_exit_handler+0xc>)
 8005826:	4903      	ldr	r1, [pc, #12]	; (8005834 <stdio_exit_handler+0x10>)
 8005828:	4803      	ldr	r0, [pc, #12]	; (8005838 <stdio_exit_handler+0x14>)
 800582a:	f000 b869 	b.w	8005900 <_fwalk_sglue>
 800582e:	bf00      	nop
 8005830:	2000000c 	.word	0x2000000c
 8005834:	08007381 	.word	0x08007381
 8005838:	20000018 	.word	0x20000018

0800583c <cleanup_stdio>:
 800583c:	6841      	ldr	r1, [r0, #4]
 800583e:	4b0c      	ldr	r3, [pc, #48]	; (8005870 <cleanup_stdio+0x34>)
 8005840:	4299      	cmp	r1, r3
 8005842:	b510      	push	{r4, lr}
 8005844:	4604      	mov	r4, r0
 8005846:	d001      	beq.n	800584c <cleanup_stdio+0x10>
 8005848:	f001 fd9a 	bl	8007380 <_fflush_r>
 800584c:	68a1      	ldr	r1, [r4, #8]
 800584e:	4b09      	ldr	r3, [pc, #36]	; (8005874 <cleanup_stdio+0x38>)
 8005850:	4299      	cmp	r1, r3
 8005852:	d002      	beq.n	800585a <cleanup_stdio+0x1e>
 8005854:	4620      	mov	r0, r4
 8005856:	f001 fd93 	bl	8007380 <_fflush_r>
 800585a:	68e1      	ldr	r1, [r4, #12]
 800585c:	4b06      	ldr	r3, [pc, #24]	; (8005878 <cleanup_stdio+0x3c>)
 800585e:	4299      	cmp	r1, r3
 8005860:	d004      	beq.n	800586c <cleanup_stdio+0x30>
 8005862:	4620      	mov	r0, r4
 8005864:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005868:	f001 bd8a 	b.w	8007380 <_fflush_r>
 800586c:	bd10      	pop	{r4, pc}
 800586e:	bf00      	nop
 8005870:	2000025c 	.word	0x2000025c
 8005874:	200002c4 	.word	0x200002c4
 8005878:	2000032c 	.word	0x2000032c

0800587c <global_stdio_init.part.0>:
 800587c:	b510      	push	{r4, lr}
 800587e:	4b0b      	ldr	r3, [pc, #44]	; (80058ac <global_stdio_init.part.0+0x30>)
 8005880:	4c0b      	ldr	r4, [pc, #44]	; (80058b0 <global_stdio_init.part.0+0x34>)
 8005882:	4a0c      	ldr	r2, [pc, #48]	; (80058b4 <global_stdio_init.part.0+0x38>)
 8005884:	601a      	str	r2, [r3, #0]
 8005886:	4620      	mov	r0, r4
 8005888:	2200      	movs	r2, #0
 800588a:	2104      	movs	r1, #4
 800588c:	f7ff ff94 	bl	80057b8 <std>
 8005890:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005894:	2201      	movs	r2, #1
 8005896:	2109      	movs	r1, #9
 8005898:	f7ff ff8e 	bl	80057b8 <std>
 800589c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80058a0:	2202      	movs	r2, #2
 80058a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058a6:	2112      	movs	r1, #18
 80058a8:	f7ff bf86 	b.w	80057b8 <std>
 80058ac:	20000394 	.word	0x20000394
 80058b0:	2000025c 	.word	0x2000025c
 80058b4:	08005825 	.word	0x08005825

080058b8 <__sfp_lock_acquire>:
 80058b8:	4801      	ldr	r0, [pc, #4]	; (80058c0 <__sfp_lock_acquire+0x8>)
 80058ba:	f000 b930 	b.w	8005b1e <__retarget_lock_acquire_recursive>
 80058be:	bf00      	nop
 80058c0:	2000039d 	.word	0x2000039d

080058c4 <__sfp_lock_release>:
 80058c4:	4801      	ldr	r0, [pc, #4]	; (80058cc <__sfp_lock_release+0x8>)
 80058c6:	f000 b92b 	b.w	8005b20 <__retarget_lock_release_recursive>
 80058ca:	bf00      	nop
 80058cc:	2000039d 	.word	0x2000039d

080058d0 <__sinit>:
 80058d0:	b510      	push	{r4, lr}
 80058d2:	4604      	mov	r4, r0
 80058d4:	f7ff fff0 	bl	80058b8 <__sfp_lock_acquire>
 80058d8:	6a23      	ldr	r3, [r4, #32]
 80058da:	b11b      	cbz	r3, 80058e4 <__sinit+0x14>
 80058dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058e0:	f7ff bff0 	b.w	80058c4 <__sfp_lock_release>
 80058e4:	4b04      	ldr	r3, [pc, #16]	; (80058f8 <__sinit+0x28>)
 80058e6:	6223      	str	r3, [r4, #32]
 80058e8:	4b04      	ldr	r3, [pc, #16]	; (80058fc <__sinit+0x2c>)
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d1f5      	bne.n	80058dc <__sinit+0xc>
 80058f0:	f7ff ffc4 	bl	800587c <global_stdio_init.part.0>
 80058f4:	e7f2      	b.n	80058dc <__sinit+0xc>
 80058f6:	bf00      	nop
 80058f8:	0800583d 	.word	0x0800583d
 80058fc:	20000394 	.word	0x20000394

08005900 <_fwalk_sglue>:
 8005900:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005904:	4607      	mov	r7, r0
 8005906:	4688      	mov	r8, r1
 8005908:	4614      	mov	r4, r2
 800590a:	2600      	movs	r6, #0
 800590c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005910:	f1b9 0901 	subs.w	r9, r9, #1
 8005914:	d505      	bpl.n	8005922 <_fwalk_sglue+0x22>
 8005916:	6824      	ldr	r4, [r4, #0]
 8005918:	2c00      	cmp	r4, #0
 800591a:	d1f7      	bne.n	800590c <_fwalk_sglue+0xc>
 800591c:	4630      	mov	r0, r6
 800591e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005922:	89ab      	ldrh	r3, [r5, #12]
 8005924:	2b01      	cmp	r3, #1
 8005926:	d907      	bls.n	8005938 <_fwalk_sglue+0x38>
 8005928:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800592c:	3301      	adds	r3, #1
 800592e:	d003      	beq.n	8005938 <_fwalk_sglue+0x38>
 8005930:	4629      	mov	r1, r5
 8005932:	4638      	mov	r0, r7
 8005934:	47c0      	blx	r8
 8005936:	4306      	orrs	r6, r0
 8005938:	3568      	adds	r5, #104	; 0x68
 800593a:	e7e9      	b.n	8005910 <_fwalk_sglue+0x10>

0800593c <siprintf>:
 800593c:	b40e      	push	{r1, r2, r3}
 800593e:	b500      	push	{lr}
 8005940:	b09c      	sub	sp, #112	; 0x70
 8005942:	ab1d      	add	r3, sp, #116	; 0x74
 8005944:	9002      	str	r0, [sp, #8]
 8005946:	9006      	str	r0, [sp, #24]
 8005948:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800594c:	4809      	ldr	r0, [pc, #36]	; (8005974 <siprintf+0x38>)
 800594e:	9107      	str	r1, [sp, #28]
 8005950:	9104      	str	r1, [sp, #16]
 8005952:	4909      	ldr	r1, [pc, #36]	; (8005978 <siprintf+0x3c>)
 8005954:	f853 2b04 	ldr.w	r2, [r3], #4
 8005958:	9105      	str	r1, [sp, #20]
 800595a:	6800      	ldr	r0, [r0, #0]
 800595c:	9301      	str	r3, [sp, #4]
 800595e:	a902      	add	r1, sp, #8
 8005960:	f001 fb8a 	bl	8007078 <_svfiprintf_r>
 8005964:	9b02      	ldr	r3, [sp, #8]
 8005966:	2200      	movs	r2, #0
 8005968:	701a      	strb	r2, [r3, #0]
 800596a:	b01c      	add	sp, #112	; 0x70
 800596c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005970:	b003      	add	sp, #12
 8005972:	4770      	bx	lr
 8005974:	20000064 	.word	0x20000064
 8005978:	ffff0208 	.word	0xffff0208

0800597c <__sread>:
 800597c:	b510      	push	{r4, lr}
 800597e:	460c      	mov	r4, r1
 8005980:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005984:	f000 f86c 	bl	8005a60 <_read_r>
 8005988:	2800      	cmp	r0, #0
 800598a:	bfab      	itete	ge
 800598c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800598e:	89a3      	ldrhlt	r3, [r4, #12]
 8005990:	181b      	addge	r3, r3, r0
 8005992:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005996:	bfac      	ite	ge
 8005998:	6563      	strge	r3, [r4, #84]	; 0x54
 800599a:	81a3      	strhlt	r3, [r4, #12]
 800599c:	bd10      	pop	{r4, pc}

0800599e <__swrite>:
 800599e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059a2:	461f      	mov	r7, r3
 80059a4:	898b      	ldrh	r3, [r1, #12]
 80059a6:	05db      	lsls	r3, r3, #23
 80059a8:	4605      	mov	r5, r0
 80059aa:	460c      	mov	r4, r1
 80059ac:	4616      	mov	r6, r2
 80059ae:	d505      	bpl.n	80059bc <__swrite+0x1e>
 80059b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059b4:	2302      	movs	r3, #2
 80059b6:	2200      	movs	r2, #0
 80059b8:	f000 f840 	bl	8005a3c <_lseek_r>
 80059bc:	89a3      	ldrh	r3, [r4, #12]
 80059be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80059c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80059c6:	81a3      	strh	r3, [r4, #12]
 80059c8:	4632      	mov	r2, r6
 80059ca:	463b      	mov	r3, r7
 80059cc:	4628      	mov	r0, r5
 80059ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80059d2:	f000 b867 	b.w	8005aa4 <_write_r>

080059d6 <__sseek>:
 80059d6:	b510      	push	{r4, lr}
 80059d8:	460c      	mov	r4, r1
 80059da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059de:	f000 f82d 	bl	8005a3c <_lseek_r>
 80059e2:	1c43      	adds	r3, r0, #1
 80059e4:	89a3      	ldrh	r3, [r4, #12]
 80059e6:	bf15      	itete	ne
 80059e8:	6560      	strne	r0, [r4, #84]	; 0x54
 80059ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80059ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80059f2:	81a3      	strheq	r3, [r4, #12]
 80059f4:	bf18      	it	ne
 80059f6:	81a3      	strhne	r3, [r4, #12]
 80059f8:	bd10      	pop	{r4, pc}

080059fa <__sclose>:
 80059fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059fe:	f000 b80d 	b.w	8005a1c <_close_r>

08005a02 <memset>:
 8005a02:	4402      	add	r2, r0
 8005a04:	4603      	mov	r3, r0
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d100      	bne.n	8005a0c <memset+0xa>
 8005a0a:	4770      	bx	lr
 8005a0c:	f803 1b01 	strb.w	r1, [r3], #1
 8005a10:	e7f9      	b.n	8005a06 <memset+0x4>
	...

08005a14 <_localeconv_r>:
 8005a14:	4800      	ldr	r0, [pc, #0]	; (8005a18 <_localeconv_r+0x4>)
 8005a16:	4770      	bx	lr
 8005a18:	20000158 	.word	0x20000158

08005a1c <_close_r>:
 8005a1c:	b538      	push	{r3, r4, r5, lr}
 8005a1e:	4d06      	ldr	r5, [pc, #24]	; (8005a38 <_close_r+0x1c>)
 8005a20:	2300      	movs	r3, #0
 8005a22:	4604      	mov	r4, r0
 8005a24:	4608      	mov	r0, r1
 8005a26:	602b      	str	r3, [r5, #0]
 8005a28:	f7fd fbf1 	bl	800320e <_close>
 8005a2c:	1c43      	adds	r3, r0, #1
 8005a2e:	d102      	bne.n	8005a36 <_close_r+0x1a>
 8005a30:	682b      	ldr	r3, [r5, #0]
 8005a32:	b103      	cbz	r3, 8005a36 <_close_r+0x1a>
 8005a34:	6023      	str	r3, [r4, #0]
 8005a36:	bd38      	pop	{r3, r4, r5, pc}
 8005a38:	20000398 	.word	0x20000398

08005a3c <_lseek_r>:
 8005a3c:	b538      	push	{r3, r4, r5, lr}
 8005a3e:	4d07      	ldr	r5, [pc, #28]	; (8005a5c <_lseek_r+0x20>)
 8005a40:	4604      	mov	r4, r0
 8005a42:	4608      	mov	r0, r1
 8005a44:	4611      	mov	r1, r2
 8005a46:	2200      	movs	r2, #0
 8005a48:	602a      	str	r2, [r5, #0]
 8005a4a:	461a      	mov	r2, r3
 8005a4c:	f7fd fc06 	bl	800325c <_lseek>
 8005a50:	1c43      	adds	r3, r0, #1
 8005a52:	d102      	bne.n	8005a5a <_lseek_r+0x1e>
 8005a54:	682b      	ldr	r3, [r5, #0]
 8005a56:	b103      	cbz	r3, 8005a5a <_lseek_r+0x1e>
 8005a58:	6023      	str	r3, [r4, #0]
 8005a5a:	bd38      	pop	{r3, r4, r5, pc}
 8005a5c:	20000398 	.word	0x20000398

08005a60 <_read_r>:
 8005a60:	b538      	push	{r3, r4, r5, lr}
 8005a62:	4d07      	ldr	r5, [pc, #28]	; (8005a80 <_read_r+0x20>)
 8005a64:	4604      	mov	r4, r0
 8005a66:	4608      	mov	r0, r1
 8005a68:	4611      	mov	r1, r2
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	602a      	str	r2, [r5, #0]
 8005a6e:	461a      	mov	r2, r3
 8005a70:	f7fd fb94 	bl	800319c <_read>
 8005a74:	1c43      	adds	r3, r0, #1
 8005a76:	d102      	bne.n	8005a7e <_read_r+0x1e>
 8005a78:	682b      	ldr	r3, [r5, #0]
 8005a7a:	b103      	cbz	r3, 8005a7e <_read_r+0x1e>
 8005a7c:	6023      	str	r3, [r4, #0]
 8005a7e:	bd38      	pop	{r3, r4, r5, pc}
 8005a80:	20000398 	.word	0x20000398

08005a84 <_sbrk_r>:
 8005a84:	b538      	push	{r3, r4, r5, lr}
 8005a86:	4d06      	ldr	r5, [pc, #24]	; (8005aa0 <_sbrk_r+0x1c>)
 8005a88:	2300      	movs	r3, #0
 8005a8a:	4604      	mov	r4, r0
 8005a8c:	4608      	mov	r0, r1
 8005a8e:	602b      	str	r3, [r5, #0]
 8005a90:	f7fd fbf2 	bl	8003278 <_sbrk>
 8005a94:	1c43      	adds	r3, r0, #1
 8005a96:	d102      	bne.n	8005a9e <_sbrk_r+0x1a>
 8005a98:	682b      	ldr	r3, [r5, #0]
 8005a9a:	b103      	cbz	r3, 8005a9e <_sbrk_r+0x1a>
 8005a9c:	6023      	str	r3, [r4, #0]
 8005a9e:	bd38      	pop	{r3, r4, r5, pc}
 8005aa0:	20000398 	.word	0x20000398

08005aa4 <_write_r>:
 8005aa4:	b538      	push	{r3, r4, r5, lr}
 8005aa6:	4d07      	ldr	r5, [pc, #28]	; (8005ac4 <_write_r+0x20>)
 8005aa8:	4604      	mov	r4, r0
 8005aaa:	4608      	mov	r0, r1
 8005aac:	4611      	mov	r1, r2
 8005aae:	2200      	movs	r2, #0
 8005ab0:	602a      	str	r2, [r5, #0]
 8005ab2:	461a      	mov	r2, r3
 8005ab4:	f7fd fb8f 	bl	80031d6 <_write>
 8005ab8:	1c43      	adds	r3, r0, #1
 8005aba:	d102      	bne.n	8005ac2 <_write_r+0x1e>
 8005abc:	682b      	ldr	r3, [r5, #0]
 8005abe:	b103      	cbz	r3, 8005ac2 <_write_r+0x1e>
 8005ac0:	6023      	str	r3, [r4, #0]
 8005ac2:	bd38      	pop	{r3, r4, r5, pc}
 8005ac4:	20000398 	.word	0x20000398

08005ac8 <__errno>:
 8005ac8:	4b01      	ldr	r3, [pc, #4]	; (8005ad0 <__errno+0x8>)
 8005aca:	6818      	ldr	r0, [r3, #0]
 8005acc:	4770      	bx	lr
 8005ace:	bf00      	nop
 8005ad0:	20000064 	.word	0x20000064

08005ad4 <__libc_init_array>:
 8005ad4:	b570      	push	{r4, r5, r6, lr}
 8005ad6:	4d0d      	ldr	r5, [pc, #52]	; (8005b0c <__libc_init_array+0x38>)
 8005ad8:	4c0d      	ldr	r4, [pc, #52]	; (8005b10 <__libc_init_array+0x3c>)
 8005ada:	1b64      	subs	r4, r4, r5
 8005adc:	10a4      	asrs	r4, r4, #2
 8005ade:	2600      	movs	r6, #0
 8005ae0:	42a6      	cmp	r6, r4
 8005ae2:	d109      	bne.n	8005af8 <__libc_init_array+0x24>
 8005ae4:	4d0b      	ldr	r5, [pc, #44]	; (8005b14 <__libc_init_array+0x40>)
 8005ae6:	4c0c      	ldr	r4, [pc, #48]	; (8005b18 <__libc_init_array+0x44>)
 8005ae8:	f001 ffd0 	bl	8007a8c <_init>
 8005aec:	1b64      	subs	r4, r4, r5
 8005aee:	10a4      	asrs	r4, r4, #2
 8005af0:	2600      	movs	r6, #0
 8005af2:	42a6      	cmp	r6, r4
 8005af4:	d105      	bne.n	8005b02 <__libc_init_array+0x2e>
 8005af6:	bd70      	pop	{r4, r5, r6, pc}
 8005af8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005afc:	4798      	blx	r3
 8005afe:	3601      	adds	r6, #1
 8005b00:	e7ee      	b.n	8005ae0 <__libc_init_array+0xc>
 8005b02:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b06:	4798      	blx	r3
 8005b08:	3601      	adds	r6, #1
 8005b0a:	e7f2      	b.n	8005af2 <__libc_init_array+0x1e>
 8005b0c:	0800c444 	.word	0x0800c444
 8005b10:	0800c444 	.word	0x0800c444
 8005b14:	0800c444 	.word	0x0800c444
 8005b18:	0800c448 	.word	0x0800c448

08005b1c <__retarget_lock_init_recursive>:
 8005b1c:	4770      	bx	lr

08005b1e <__retarget_lock_acquire_recursive>:
 8005b1e:	4770      	bx	lr

08005b20 <__retarget_lock_release_recursive>:
 8005b20:	4770      	bx	lr

08005b22 <memcpy>:
 8005b22:	440a      	add	r2, r1
 8005b24:	4291      	cmp	r1, r2
 8005b26:	f100 33ff 	add.w	r3, r0, #4294967295
 8005b2a:	d100      	bne.n	8005b2e <memcpy+0xc>
 8005b2c:	4770      	bx	lr
 8005b2e:	b510      	push	{r4, lr}
 8005b30:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005b34:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005b38:	4291      	cmp	r1, r2
 8005b3a:	d1f9      	bne.n	8005b30 <memcpy+0xe>
 8005b3c:	bd10      	pop	{r4, pc}

08005b3e <quorem>:
 8005b3e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b42:	6903      	ldr	r3, [r0, #16]
 8005b44:	690c      	ldr	r4, [r1, #16]
 8005b46:	42a3      	cmp	r3, r4
 8005b48:	4607      	mov	r7, r0
 8005b4a:	db7e      	blt.n	8005c4a <quorem+0x10c>
 8005b4c:	3c01      	subs	r4, #1
 8005b4e:	f101 0814 	add.w	r8, r1, #20
 8005b52:	f100 0514 	add.w	r5, r0, #20
 8005b56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005b5a:	9301      	str	r3, [sp, #4]
 8005b5c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005b60:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005b64:	3301      	adds	r3, #1
 8005b66:	429a      	cmp	r2, r3
 8005b68:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005b6c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005b70:	fbb2 f6f3 	udiv	r6, r2, r3
 8005b74:	d331      	bcc.n	8005bda <quorem+0x9c>
 8005b76:	f04f 0e00 	mov.w	lr, #0
 8005b7a:	4640      	mov	r0, r8
 8005b7c:	46ac      	mov	ip, r5
 8005b7e:	46f2      	mov	sl, lr
 8005b80:	f850 2b04 	ldr.w	r2, [r0], #4
 8005b84:	b293      	uxth	r3, r2
 8005b86:	fb06 e303 	mla	r3, r6, r3, lr
 8005b8a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005b8e:	0c1a      	lsrs	r2, r3, #16
 8005b90:	b29b      	uxth	r3, r3
 8005b92:	ebaa 0303 	sub.w	r3, sl, r3
 8005b96:	f8dc a000 	ldr.w	sl, [ip]
 8005b9a:	fa13 f38a 	uxtah	r3, r3, sl
 8005b9e:	fb06 220e 	mla	r2, r6, lr, r2
 8005ba2:	9300      	str	r3, [sp, #0]
 8005ba4:	9b00      	ldr	r3, [sp, #0]
 8005ba6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005baa:	b292      	uxth	r2, r2
 8005bac:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005bb0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005bb4:	f8bd 3000 	ldrh.w	r3, [sp]
 8005bb8:	4581      	cmp	r9, r0
 8005bba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005bbe:	f84c 3b04 	str.w	r3, [ip], #4
 8005bc2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005bc6:	d2db      	bcs.n	8005b80 <quorem+0x42>
 8005bc8:	f855 300b 	ldr.w	r3, [r5, fp]
 8005bcc:	b92b      	cbnz	r3, 8005bda <quorem+0x9c>
 8005bce:	9b01      	ldr	r3, [sp, #4]
 8005bd0:	3b04      	subs	r3, #4
 8005bd2:	429d      	cmp	r5, r3
 8005bd4:	461a      	mov	r2, r3
 8005bd6:	d32c      	bcc.n	8005c32 <quorem+0xf4>
 8005bd8:	613c      	str	r4, [r7, #16]
 8005bda:	4638      	mov	r0, r7
 8005bdc:	f001 f8f2 	bl	8006dc4 <__mcmp>
 8005be0:	2800      	cmp	r0, #0
 8005be2:	db22      	blt.n	8005c2a <quorem+0xec>
 8005be4:	3601      	adds	r6, #1
 8005be6:	4629      	mov	r1, r5
 8005be8:	2000      	movs	r0, #0
 8005bea:	f858 2b04 	ldr.w	r2, [r8], #4
 8005bee:	f8d1 c000 	ldr.w	ip, [r1]
 8005bf2:	b293      	uxth	r3, r2
 8005bf4:	1ac3      	subs	r3, r0, r3
 8005bf6:	0c12      	lsrs	r2, r2, #16
 8005bf8:	fa13 f38c 	uxtah	r3, r3, ip
 8005bfc:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005c00:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005c04:	b29b      	uxth	r3, r3
 8005c06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005c0a:	45c1      	cmp	r9, r8
 8005c0c:	f841 3b04 	str.w	r3, [r1], #4
 8005c10:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005c14:	d2e9      	bcs.n	8005bea <quorem+0xac>
 8005c16:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005c1a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005c1e:	b922      	cbnz	r2, 8005c2a <quorem+0xec>
 8005c20:	3b04      	subs	r3, #4
 8005c22:	429d      	cmp	r5, r3
 8005c24:	461a      	mov	r2, r3
 8005c26:	d30a      	bcc.n	8005c3e <quorem+0x100>
 8005c28:	613c      	str	r4, [r7, #16]
 8005c2a:	4630      	mov	r0, r6
 8005c2c:	b003      	add	sp, #12
 8005c2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c32:	6812      	ldr	r2, [r2, #0]
 8005c34:	3b04      	subs	r3, #4
 8005c36:	2a00      	cmp	r2, #0
 8005c38:	d1ce      	bne.n	8005bd8 <quorem+0x9a>
 8005c3a:	3c01      	subs	r4, #1
 8005c3c:	e7c9      	b.n	8005bd2 <quorem+0x94>
 8005c3e:	6812      	ldr	r2, [r2, #0]
 8005c40:	3b04      	subs	r3, #4
 8005c42:	2a00      	cmp	r2, #0
 8005c44:	d1f0      	bne.n	8005c28 <quorem+0xea>
 8005c46:	3c01      	subs	r4, #1
 8005c48:	e7eb      	b.n	8005c22 <quorem+0xe4>
 8005c4a:	2000      	movs	r0, #0
 8005c4c:	e7ee      	b.n	8005c2c <quorem+0xee>
	...

08005c50 <_dtoa_r>:
 8005c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c54:	ed2d 8b04 	vpush	{d8-d9}
 8005c58:	69c5      	ldr	r5, [r0, #28]
 8005c5a:	b093      	sub	sp, #76	; 0x4c
 8005c5c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005c60:	ec57 6b10 	vmov	r6, r7, d0
 8005c64:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005c68:	9107      	str	r1, [sp, #28]
 8005c6a:	4604      	mov	r4, r0
 8005c6c:	920a      	str	r2, [sp, #40]	; 0x28
 8005c6e:	930d      	str	r3, [sp, #52]	; 0x34
 8005c70:	b975      	cbnz	r5, 8005c90 <_dtoa_r+0x40>
 8005c72:	2010      	movs	r0, #16
 8005c74:	f7ff f886 	bl	8004d84 <malloc>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	61e0      	str	r0, [r4, #28]
 8005c7c:	b920      	cbnz	r0, 8005c88 <_dtoa_r+0x38>
 8005c7e:	4bae      	ldr	r3, [pc, #696]	; (8005f38 <_dtoa_r+0x2e8>)
 8005c80:	21ef      	movs	r1, #239	; 0xef
 8005c82:	48ae      	ldr	r0, [pc, #696]	; (8005f3c <_dtoa_r+0x2ec>)
 8005c84:	f001 fbbe 	bl	8007404 <__assert_func>
 8005c88:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005c8c:	6005      	str	r5, [r0, #0]
 8005c8e:	60c5      	str	r5, [r0, #12]
 8005c90:	69e3      	ldr	r3, [r4, #28]
 8005c92:	6819      	ldr	r1, [r3, #0]
 8005c94:	b151      	cbz	r1, 8005cac <_dtoa_r+0x5c>
 8005c96:	685a      	ldr	r2, [r3, #4]
 8005c98:	604a      	str	r2, [r1, #4]
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	4093      	lsls	r3, r2
 8005c9e:	608b      	str	r3, [r1, #8]
 8005ca0:	4620      	mov	r0, r4
 8005ca2:	f000 fe53 	bl	800694c <_Bfree>
 8005ca6:	69e3      	ldr	r3, [r4, #28]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	601a      	str	r2, [r3, #0]
 8005cac:	1e3b      	subs	r3, r7, #0
 8005cae:	bfbb      	ittet	lt
 8005cb0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005cb4:	9303      	strlt	r3, [sp, #12]
 8005cb6:	2300      	movge	r3, #0
 8005cb8:	2201      	movlt	r2, #1
 8005cba:	bfac      	ite	ge
 8005cbc:	f8c8 3000 	strge.w	r3, [r8]
 8005cc0:	f8c8 2000 	strlt.w	r2, [r8]
 8005cc4:	4b9e      	ldr	r3, [pc, #632]	; (8005f40 <_dtoa_r+0x2f0>)
 8005cc6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005cca:	ea33 0308 	bics.w	r3, r3, r8
 8005cce:	d11b      	bne.n	8005d08 <_dtoa_r+0xb8>
 8005cd0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005cd2:	f242 730f 	movw	r3, #9999	; 0x270f
 8005cd6:	6013      	str	r3, [r2, #0]
 8005cd8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005cdc:	4333      	orrs	r3, r6
 8005cde:	f000 8593 	beq.w	8006808 <_dtoa_r+0xbb8>
 8005ce2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ce4:	b963      	cbnz	r3, 8005d00 <_dtoa_r+0xb0>
 8005ce6:	4b97      	ldr	r3, [pc, #604]	; (8005f44 <_dtoa_r+0x2f4>)
 8005ce8:	e027      	b.n	8005d3a <_dtoa_r+0xea>
 8005cea:	4b97      	ldr	r3, [pc, #604]	; (8005f48 <_dtoa_r+0x2f8>)
 8005cec:	9300      	str	r3, [sp, #0]
 8005cee:	3308      	adds	r3, #8
 8005cf0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005cf2:	6013      	str	r3, [r2, #0]
 8005cf4:	9800      	ldr	r0, [sp, #0]
 8005cf6:	b013      	add	sp, #76	; 0x4c
 8005cf8:	ecbd 8b04 	vpop	{d8-d9}
 8005cfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d00:	4b90      	ldr	r3, [pc, #576]	; (8005f44 <_dtoa_r+0x2f4>)
 8005d02:	9300      	str	r3, [sp, #0]
 8005d04:	3303      	adds	r3, #3
 8005d06:	e7f3      	b.n	8005cf0 <_dtoa_r+0xa0>
 8005d08:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	ec51 0b17 	vmov	r0, r1, d7
 8005d12:	eeb0 8a47 	vmov.f32	s16, s14
 8005d16:	eef0 8a67 	vmov.f32	s17, s15
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	f7fa fedc 	bl	8000ad8 <__aeabi_dcmpeq>
 8005d20:	4681      	mov	r9, r0
 8005d22:	b160      	cbz	r0, 8005d3e <_dtoa_r+0xee>
 8005d24:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005d26:	2301      	movs	r3, #1
 8005d28:	6013      	str	r3, [r2, #0]
 8005d2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	f000 8568 	beq.w	8006802 <_dtoa_r+0xbb2>
 8005d32:	4b86      	ldr	r3, [pc, #536]	; (8005f4c <_dtoa_r+0x2fc>)
 8005d34:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005d36:	6013      	str	r3, [r2, #0]
 8005d38:	3b01      	subs	r3, #1
 8005d3a:	9300      	str	r3, [sp, #0]
 8005d3c:	e7da      	b.n	8005cf4 <_dtoa_r+0xa4>
 8005d3e:	aa10      	add	r2, sp, #64	; 0x40
 8005d40:	a911      	add	r1, sp, #68	; 0x44
 8005d42:	4620      	mov	r0, r4
 8005d44:	eeb0 0a48 	vmov.f32	s0, s16
 8005d48:	eef0 0a68 	vmov.f32	s1, s17
 8005d4c:	f001 f8e0 	bl	8006f10 <__d2b>
 8005d50:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005d54:	4682      	mov	sl, r0
 8005d56:	2d00      	cmp	r5, #0
 8005d58:	d07f      	beq.n	8005e5a <_dtoa_r+0x20a>
 8005d5a:	ee18 3a90 	vmov	r3, s17
 8005d5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005d62:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005d66:	ec51 0b18 	vmov	r0, r1, d8
 8005d6a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005d6e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005d72:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8005d76:	4619      	mov	r1, r3
 8005d78:	2200      	movs	r2, #0
 8005d7a:	4b75      	ldr	r3, [pc, #468]	; (8005f50 <_dtoa_r+0x300>)
 8005d7c:	f7fa fa8c 	bl	8000298 <__aeabi_dsub>
 8005d80:	a367      	add	r3, pc, #412	; (adr r3, 8005f20 <_dtoa_r+0x2d0>)
 8005d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d86:	f7fa fc3f 	bl	8000608 <__aeabi_dmul>
 8005d8a:	a367      	add	r3, pc, #412	; (adr r3, 8005f28 <_dtoa_r+0x2d8>)
 8005d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d90:	f7fa fa84 	bl	800029c <__adddf3>
 8005d94:	4606      	mov	r6, r0
 8005d96:	4628      	mov	r0, r5
 8005d98:	460f      	mov	r7, r1
 8005d9a:	f7fa fbcb 	bl	8000534 <__aeabi_i2d>
 8005d9e:	a364      	add	r3, pc, #400	; (adr r3, 8005f30 <_dtoa_r+0x2e0>)
 8005da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005da4:	f7fa fc30 	bl	8000608 <__aeabi_dmul>
 8005da8:	4602      	mov	r2, r0
 8005daa:	460b      	mov	r3, r1
 8005dac:	4630      	mov	r0, r6
 8005dae:	4639      	mov	r1, r7
 8005db0:	f7fa fa74 	bl	800029c <__adddf3>
 8005db4:	4606      	mov	r6, r0
 8005db6:	460f      	mov	r7, r1
 8005db8:	f7fa fed6 	bl	8000b68 <__aeabi_d2iz>
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	4683      	mov	fp, r0
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	4630      	mov	r0, r6
 8005dc4:	4639      	mov	r1, r7
 8005dc6:	f7fa fe91 	bl	8000aec <__aeabi_dcmplt>
 8005dca:	b148      	cbz	r0, 8005de0 <_dtoa_r+0x190>
 8005dcc:	4658      	mov	r0, fp
 8005dce:	f7fa fbb1 	bl	8000534 <__aeabi_i2d>
 8005dd2:	4632      	mov	r2, r6
 8005dd4:	463b      	mov	r3, r7
 8005dd6:	f7fa fe7f 	bl	8000ad8 <__aeabi_dcmpeq>
 8005dda:	b908      	cbnz	r0, 8005de0 <_dtoa_r+0x190>
 8005ddc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005de0:	f1bb 0f16 	cmp.w	fp, #22
 8005de4:	d857      	bhi.n	8005e96 <_dtoa_r+0x246>
 8005de6:	4b5b      	ldr	r3, [pc, #364]	; (8005f54 <_dtoa_r+0x304>)
 8005de8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005df0:	ec51 0b18 	vmov	r0, r1, d8
 8005df4:	f7fa fe7a 	bl	8000aec <__aeabi_dcmplt>
 8005df8:	2800      	cmp	r0, #0
 8005dfa:	d04e      	beq.n	8005e9a <_dtoa_r+0x24a>
 8005dfc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005e00:	2300      	movs	r3, #0
 8005e02:	930c      	str	r3, [sp, #48]	; 0x30
 8005e04:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005e06:	1b5b      	subs	r3, r3, r5
 8005e08:	1e5a      	subs	r2, r3, #1
 8005e0a:	bf45      	ittet	mi
 8005e0c:	f1c3 0301 	rsbmi	r3, r3, #1
 8005e10:	9305      	strmi	r3, [sp, #20]
 8005e12:	2300      	movpl	r3, #0
 8005e14:	2300      	movmi	r3, #0
 8005e16:	9206      	str	r2, [sp, #24]
 8005e18:	bf54      	ite	pl
 8005e1a:	9305      	strpl	r3, [sp, #20]
 8005e1c:	9306      	strmi	r3, [sp, #24]
 8005e1e:	f1bb 0f00 	cmp.w	fp, #0
 8005e22:	db3c      	blt.n	8005e9e <_dtoa_r+0x24e>
 8005e24:	9b06      	ldr	r3, [sp, #24]
 8005e26:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005e2a:	445b      	add	r3, fp
 8005e2c:	9306      	str	r3, [sp, #24]
 8005e2e:	2300      	movs	r3, #0
 8005e30:	9308      	str	r3, [sp, #32]
 8005e32:	9b07      	ldr	r3, [sp, #28]
 8005e34:	2b09      	cmp	r3, #9
 8005e36:	d868      	bhi.n	8005f0a <_dtoa_r+0x2ba>
 8005e38:	2b05      	cmp	r3, #5
 8005e3a:	bfc4      	itt	gt
 8005e3c:	3b04      	subgt	r3, #4
 8005e3e:	9307      	strgt	r3, [sp, #28]
 8005e40:	9b07      	ldr	r3, [sp, #28]
 8005e42:	f1a3 0302 	sub.w	r3, r3, #2
 8005e46:	bfcc      	ite	gt
 8005e48:	2500      	movgt	r5, #0
 8005e4a:	2501      	movle	r5, #1
 8005e4c:	2b03      	cmp	r3, #3
 8005e4e:	f200 8085 	bhi.w	8005f5c <_dtoa_r+0x30c>
 8005e52:	e8df f003 	tbb	[pc, r3]
 8005e56:	3b2e      	.short	0x3b2e
 8005e58:	5839      	.short	0x5839
 8005e5a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005e5e:	441d      	add	r5, r3
 8005e60:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005e64:	2b20      	cmp	r3, #32
 8005e66:	bfc1      	itttt	gt
 8005e68:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005e6c:	fa08 f803 	lslgt.w	r8, r8, r3
 8005e70:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8005e74:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005e78:	bfd6      	itet	le
 8005e7a:	f1c3 0320 	rsble	r3, r3, #32
 8005e7e:	ea48 0003 	orrgt.w	r0, r8, r3
 8005e82:	fa06 f003 	lslle.w	r0, r6, r3
 8005e86:	f7fa fb45 	bl	8000514 <__aeabi_ui2d>
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005e90:	3d01      	subs	r5, #1
 8005e92:	920e      	str	r2, [sp, #56]	; 0x38
 8005e94:	e76f      	b.n	8005d76 <_dtoa_r+0x126>
 8005e96:	2301      	movs	r3, #1
 8005e98:	e7b3      	b.n	8005e02 <_dtoa_r+0x1b2>
 8005e9a:	900c      	str	r0, [sp, #48]	; 0x30
 8005e9c:	e7b2      	b.n	8005e04 <_dtoa_r+0x1b4>
 8005e9e:	9b05      	ldr	r3, [sp, #20]
 8005ea0:	eba3 030b 	sub.w	r3, r3, fp
 8005ea4:	9305      	str	r3, [sp, #20]
 8005ea6:	f1cb 0300 	rsb	r3, fp, #0
 8005eaa:	9308      	str	r3, [sp, #32]
 8005eac:	2300      	movs	r3, #0
 8005eae:	930b      	str	r3, [sp, #44]	; 0x2c
 8005eb0:	e7bf      	b.n	8005e32 <_dtoa_r+0x1e2>
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	9309      	str	r3, [sp, #36]	; 0x24
 8005eb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	dc52      	bgt.n	8005f62 <_dtoa_r+0x312>
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	9301      	str	r3, [sp, #4]
 8005ec0:	9304      	str	r3, [sp, #16]
 8005ec2:	461a      	mov	r2, r3
 8005ec4:	920a      	str	r2, [sp, #40]	; 0x28
 8005ec6:	e00b      	b.n	8005ee0 <_dtoa_r+0x290>
 8005ec8:	2301      	movs	r3, #1
 8005eca:	e7f3      	b.n	8005eb4 <_dtoa_r+0x264>
 8005ecc:	2300      	movs	r3, #0
 8005ece:	9309      	str	r3, [sp, #36]	; 0x24
 8005ed0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ed2:	445b      	add	r3, fp
 8005ed4:	9301      	str	r3, [sp, #4]
 8005ed6:	3301      	adds	r3, #1
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	9304      	str	r3, [sp, #16]
 8005edc:	bfb8      	it	lt
 8005ede:	2301      	movlt	r3, #1
 8005ee0:	69e0      	ldr	r0, [r4, #28]
 8005ee2:	2100      	movs	r1, #0
 8005ee4:	2204      	movs	r2, #4
 8005ee6:	f102 0614 	add.w	r6, r2, #20
 8005eea:	429e      	cmp	r6, r3
 8005eec:	d93d      	bls.n	8005f6a <_dtoa_r+0x31a>
 8005eee:	6041      	str	r1, [r0, #4]
 8005ef0:	4620      	mov	r0, r4
 8005ef2:	f000 fceb 	bl	80068cc <_Balloc>
 8005ef6:	9000      	str	r0, [sp, #0]
 8005ef8:	2800      	cmp	r0, #0
 8005efa:	d139      	bne.n	8005f70 <_dtoa_r+0x320>
 8005efc:	4b16      	ldr	r3, [pc, #88]	; (8005f58 <_dtoa_r+0x308>)
 8005efe:	4602      	mov	r2, r0
 8005f00:	f240 11af 	movw	r1, #431	; 0x1af
 8005f04:	e6bd      	b.n	8005c82 <_dtoa_r+0x32>
 8005f06:	2301      	movs	r3, #1
 8005f08:	e7e1      	b.n	8005ece <_dtoa_r+0x27e>
 8005f0a:	2501      	movs	r5, #1
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	9307      	str	r3, [sp, #28]
 8005f10:	9509      	str	r5, [sp, #36]	; 0x24
 8005f12:	f04f 33ff 	mov.w	r3, #4294967295
 8005f16:	9301      	str	r3, [sp, #4]
 8005f18:	9304      	str	r3, [sp, #16]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	2312      	movs	r3, #18
 8005f1e:	e7d1      	b.n	8005ec4 <_dtoa_r+0x274>
 8005f20:	636f4361 	.word	0x636f4361
 8005f24:	3fd287a7 	.word	0x3fd287a7
 8005f28:	8b60c8b3 	.word	0x8b60c8b3
 8005f2c:	3fc68a28 	.word	0x3fc68a28
 8005f30:	509f79fb 	.word	0x509f79fb
 8005f34:	3fd34413 	.word	0x3fd34413
 8005f38:	0800c109 	.word	0x0800c109
 8005f3c:	0800c120 	.word	0x0800c120
 8005f40:	7ff00000 	.word	0x7ff00000
 8005f44:	0800c105 	.word	0x0800c105
 8005f48:	0800c0fc 	.word	0x0800c0fc
 8005f4c:	0800c0d9 	.word	0x0800c0d9
 8005f50:	3ff80000 	.word	0x3ff80000
 8005f54:	0800c210 	.word	0x0800c210
 8005f58:	0800c178 	.word	0x0800c178
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	9309      	str	r3, [sp, #36]	; 0x24
 8005f60:	e7d7      	b.n	8005f12 <_dtoa_r+0x2c2>
 8005f62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f64:	9301      	str	r3, [sp, #4]
 8005f66:	9304      	str	r3, [sp, #16]
 8005f68:	e7ba      	b.n	8005ee0 <_dtoa_r+0x290>
 8005f6a:	3101      	adds	r1, #1
 8005f6c:	0052      	lsls	r2, r2, #1
 8005f6e:	e7ba      	b.n	8005ee6 <_dtoa_r+0x296>
 8005f70:	69e3      	ldr	r3, [r4, #28]
 8005f72:	9a00      	ldr	r2, [sp, #0]
 8005f74:	601a      	str	r2, [r3, #0]
 8005f76:	9b04      	ldr	r3, [sp, #16]
 8005f78:	2b0e      	cmp	r3, #14
 8005f7a:	f200 80a8 	bhi.w	80060ce <_dtoa_r+0x47e>
 8005f7e:	2d00      	cmp	r5, #0
 8005f80:	f000 80a5 	beq.w	80060ce <_dtoa_r+0x47e>
 8005f84:	f1bb 0f00 	cmp.w	fp, #0
 8005f88:	dd38      	ble.n	8005ffc <_dtoa_r+0x3ac>
 8005f8a:	4bc0      	ldr	r3, [pc, #768]	; (800628c <_dtoa_r+0x63c>)
 8005f8c:	f00b 020f 	and.w	r2, fp, #15
 8005f90:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f94:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005f98:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005f9c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8005fa0:	d019      	beq.n	8005fd6 <_dtoa_r+0x386>
 8005fa2:	4bbb      	ldr	r3, [pc, #748]	; (8006290 <_dtoa_r+0x640>)
 8005fa4:	ec51 0b18 	vmov	r0, r1, d8
 8005fa8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005fac:	f7fa fc56 	bl	800085c <__aeabi_ddiv>
 8005fb0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005fb4:	f008 080f 	and.w	r8, r8, #15
 8005fb8:	2503      	movs	r5, #3
 8005fba:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006290 <_dtoa_r+0x640>
 8005fbe:	f1b8 0f00 	cmp.w	r8, #0
 8005fc2:	d10a      	bne.n	8005fda <_dtoa_r+0x38a>
 8005fc4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005fc8:	4632      	mov	r2, r6
 8005fca:	463b      	mov	r3, r7
 8005fcc:	f7fa fc46 	bl	800085c <__aeabi_ddiv>
 8005fd0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005fd4:	e02b      	b.n	800602e <_dtoa_r+0x3de>
 8005fd6:	2502      	movs	r5, #2
 8005fd8:	e7ef      	b.n	8005fba <_dtoa_r+0x36a>
 8005fda:	f018 0f01 	tst.w	r8, #1
 8005fde:	d008      	beq.n	8005ff2 <_dtoa_r+0x3a2>
 8005fe0:	4630      	mov	r0, r6
 8005fe2:	4639      	mov	r1, r7
 8005fe4:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005fe8:	f7fa fb0e 	bl	8000608 <__aeabi_dmul>
 8005fec:	3501      	adds	r5, #1
 8005fee:	4606      	mov	r6, r0
 8005ff0:	460f      	mov	r7, r1
 8005ff2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005ff6:	f109 0908 	add.w	r9, r9, #8
 8005ffa:	e7e0      	b.n	8005fbe <_dtoa_r+0x36e>
 8005ffc:	f000 809f 	beq.w	800613e <_dtoa_r+0x4ee>
 8006000:	f1cb 0600 	rsb	r6, fp, #0
 8006004:	4ba1      	ldr	r3, [pc, #644]	; (800628c <_dtoa_r+0x63c>)
 8006006:	4fa2      	ldr	r7, [pc, #648]	; (8006290 <_dtoa_r+0x640>)
 8006008:	f006 020f 	and.w	r2, r6, #15
 800600c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006014:	ec51 0b18 	vmov	r0, r1, d8
 8006018:	f7fa faf6 	bl	8000608 <__aeabi_dmul>
 800601c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006020:	1136      	asrs	r6, r6, #4
 8006022:	2300      	movs	r3, #0
 8006024:	2502      	movs	r5, #2
 8006026:	2e00      	cmp	r6, #0
 8006028:	d17e      	bne.n	8006128 <_dtoa_r+0x4d8>
 800602a:	2b00      	cmp	r3, #0
 800602c:	d1d0      	bne.n	8005fd0 <_dtoa_r+0x380>
 800602e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006030:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006034:	2b00      	cmp	r3, #0
 8006036:	f000 8084 	beq.w	8006142 <_dtoa_r+0x4f2>
 800603a:	4b96      	ldr	r3, [pc, #600]	; (8006294 <_dtoa_r+0x644>)
 800603c:	2200      	movs	r2, #0
 800603e:	4640      	mov	r0, r8
 8006040:	4649      	mov	r1, r9
 8006042:	f7fa fd53 	bl	8000aec <__aeabi_dcmplt>
 8006046:	2800      	cmp	r0, #0
 8006048:	d07b      	beq.n	8006142 <_dtoa_r+0x4f2>
 800604a:	9b04      	ldr	r3, [sp, #16]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d078      	beq.n	8006142 <_dtoa_r+0x4f2>
 8006050:	9b01      	ldr	r3, [sp, #4]
 8006052:	2b00      	cmp	r3, #0
 8006054:	dd39      	ble.n	80060ca <_dtoa_r+0x47a>
 8006056:	4b90      	ldr	r3, [pc, #576]	; (8006298 <_dtoa_r+0x648>)
 8006058:	2200      	movs	r2, #0
 800605a:	4640      	mov	r0, r8
 800605c:	4649      	mov	r1, r9
 800605e:	f7fa fad3 	bl	8000608 <__aeabi_dmul>
 8006062:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006066:	9e01      	ldr	r6, [sp, #4]
 8006068:	f10b 37ff 	add.w	r7, fp, #4294967295
 800606c:	3501      	adds	r5, #1
 800606e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006072:	4628      	mov	r0, r5
 8006074:	f7fa fa5e 	bl	8000534 <__aeabi_i2d>
 8006078:	4642      	mov	r2, r8
 800607a:	464b      	mov	r3, r9
 800607c:	f7fa fac4 	bl	8000608 <__aeabi_dmul>
 8006080:	4b86      	ldr	r3, [pc, #536]	; (800629c <_dtoa_r+0x64c>)
 8006082:	2200      	movs	r2, #0
 8006084:	f7fa f90a 	bl	800029c <__adddf3>
 8006088:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800608c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006090:	9303      	str	r3, [sp, #12]
 8006092:	2e00      	cmp	r6, #0
 8006094:	d158      	bne.n	8006148 <_dtoa_r+0x4f8>
 8006096:	4b82      	ldr	r3, [pc, #520]	; (80062a0 <_dtoa_r+0x650>)
 8006098:	2200      	movs	r2, #0
 800609a:	4640      	mov	r0, r8
 800609c:	4649      	mov	r1, r9
 800609e:	f7fa f8fb 	bl	8000298 <__aeabi_dsub>
 80060a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80060a6:	4680      	mov	r8, r0
 80060a8:	4689      	mov	r9, r1
 80060aa:	f7fa fd3d 	bl	8000b28 <__aeabi_dcmpgt>
 80060ae:	2800      	cmp	r0, #0
 80060b0:	f040 8296 	bne.w	80065e0 <_dtoa_r+0x990>
 80060b4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80060b8:	4640      	mov	r0, r8
 80060ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80060be:	4649      	mov	r1, r9
 80060c0:	f7fa fd14 	bl	8000aec <__aeabi_dcmplt>
 80060c4:	2800      	cmp	r0, #0
 80060c6:	f040 8289 	bne.w	80065dc <_dtoa_r+0x98c>
 80060ca:	ed8d 8b02 	vstr	d8, [sp, #8]
 80060ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	f2c0 814e 	blt.w	8006372 <_dtoa_r+0x722>
 80060d6:	f1bb 0f0e 	cmp.w	fp, #14
 80060da:	f300 814a 	bgt.w	8006372 <_dtoa_r+0x722>
 80060de:	4b6b      	ldr	r3, [pc, #428]	; (800628c <_dtoa_r+0x63c>)
 80060e0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80060e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80060e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	f280 80dc 	bge.w	80062a8 <_dtoa_r+0x658>
 80060f0:	9b04      	ldr	r3, [sp, #16]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	f300 80d8 	bgt.w	80062a8 <_dtoa_r+0x658>
 80060f8:	f040 826f 	bne.w	80065da <_dtoa_r+0x98a>
 80060fc:	4b68      	ldr	r3, [pc, #416]	; (80062a0 <_dtoa_r+0x650>)
 80060fe:	2200      	movs	r2, #0
 8006100:	4640      	mov	r0, r8
 8006102:	4649      	mov	r1, r9
 8006104:	f7fa fa80 	bl	8000608 <__aeabi_dmul>
 8006108:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800610c:	f7fa fd02 	bl	8000b14 <__aeabi_dcmpge>
 8006110:	9e04      	ldr	r6, [sp, #16]
 8006112:	4637      	mov	r7, r6
 8006114:	2800      	cmp	r0, #0
 8006116:	f040 8245 	bne.w	80065a4 <_dtoa_r+0x954>
 800611a:	9d00      	ldr	r5, [sp, #0]
 800611c:	2331      	movs	r3, #49	; 0x31
 800611e:	f805 3b01 	strb.w	r3, [r5], #1
 8006122:	f10b 0b01 	add.w	fp, fp, #1
 8006126:	e241      	b.n	80065ac <_dtoa_r+0x95c>
 8006128:	07f2      	lsls	r2, r6, #31
 800612a:	d505      	bpl.n	8006138 <_dtoa_r+0x4e8>
 800612c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006130:	f7fa fa6a 	bl	8000608 <__aeabi_dmul>
 8006134:	3501      	adds	r5, #1
 8006136:	2301      	movs	r3, #1
 8006138:	1076      	asrs	r6, r6, #1
 800613a:	3708      	adds	r7, #8
 800613c:	e773      	b.n	8006026 <_dtoa_r+0x3d6>
 800613e:	2502      	movs	r5, #2
 8006140:	e775      	b.n	800602e <_dtoa_r+0x3de>
 8006142:	9e04      	ldr	r6, [sp, #16]
 8006144:	465f      	mov	r7, fp
 8006146:	e792      	b.n	800606e <_dtoa_r+0x41e>
 8006148:	9900      	ldr	r1, [sp, #0]
 800614a:	4b50      	ldr	r3, [pc, #320]	; (800628c <_dtoa_r+0x63c>)
 800614c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006150:	4431      	add	r1, r6
 8006152:	9102      	str	r1, [sp, #8]
 8006154:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006156:	eeb0 9a47 	vmov.f32	s18, s14
 800615a:	eef0 9a67 	vmov.f32	s19, s15
 800615e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006162:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006166:	2900      	cmp	r1, #0
 8006168:	d044      	beq.n	80061f4 <_dtoa_r+0x5a4>
 800616a:	494e      	ldr	r1, [pc, #312]	; (80062a4 <_dtoa_r+0x654>)
 800616c:	2000      	movs	r0, #0
 800616e:	f7fa fb75 	bl	800085c <__aeabi_ddiv>
 8006172:	ec53 2b19 	vmov	r2, r3, d9
 8006176:	f7fa f88f 	bl	8000298 <__aeabi_dsub>
 800617a:	9d00      	ldr	r5, [sp, #0]
 800617c:	ec41 0b19 	vmov	d9, r0, r1
 8006180:	4649      	mov	r1, r9
 8006182:	4640      	mov	r0, r8
 8006184:	f7fa fcf0 	bl	8000b68 <__aeabi_d2iz>
 8006188:	4606      	mov	r6, r0
 800618a:	f7fa f9d3 	bl	8000534 <__aeabi_i2d>
 800618e:	4602      	mov	r2, r0
 8006190:	460b      	mov	r3, r1
 8006192:	4640      	mov	r0, r8
 8006194:	4649      	mov	r1, r9
 8006196:	f7fa f87f 	bl	8000298 <__aeabi_dsub>
 800619a:	3630      	adds	r6, #48	; 0x30
 800619c:	f805 6b01 	strb.w	r6, [r5], #1
 80061a0:	ec53 2b19 	vmov	r2, r3, d9
 80061a4:	4680      	mov	r8, r0
 80061a6:	4689      	mov	r9, r1
 80061a8:	f7fa fca0 	bl	8000aec <__aeabi_dcmplt>
 80061ac:	2800      	cmp	r0, #0
 80061ae:	d164      	bne.n	800627a <_dtoa_r+0x62a>
 80061b0:	4642      	mov	r2, r8
 80061b2:	464b      	mov	r3, r9
 80061b4:	4937      	ldr	r1, [pc, #220]	; (8006294 <_dtoa_r+0x644>)
 80061b6:	2000      	movs	r0, #0
 80061b8:	f7fa f86e 	bl	8000298 <__aeabi_dsub>
 80061bc:	ec53 2b19 	vmov	r2, r3, d9
 80061c0:	f7fa fc94 	bl	8000aec <__aeabi_dcmplt>
 80061c4:	2800      	cmp	r0, #0
 80061c6:	f040 80b6 	bne.w	8006336 <_dtoa_r+0x6e6>
 80061ca:	9b02      	ldr	r3, [sp, #8]
 80061cc:	429d      	cmp	r5, r3
 80061ce:	f43f af7c 	beq.w	80060ca <_dtoa_r+0x47a>
 80061d2:	4b31      	ldr	r3, [pc, #196]	; (8006298 <_dtoa_r+0x648>)
 80061d4:	ec51 0b19 	vmov	r0, r1, d9
 80061d8:	2200      	movs	r2, #0
 80061da:	f7fa fa15 	bl	8000608 <__aeabi_dmul>
 80061de:	4b2e      	ldr	r3, [pc, #184]	; (8006298 <_dtoa_r+0x648>)
 80061e0:	ec41 0b19 	vmov	d9, r0, r1
 80061e4:	2200      	movs	r2, #0
 80061e6:	4640      	mov	r0, r8
 80061e8:	4649      	mov	r1, r9
 80061ea:	f7fa fa0d 	bl	8000608 <__aeabi_dmul>
 80061ee:	4680      	mov	r8, r0
 80061f0:	4689      	mov	r9, r1
 80061f2:	e7c5      	b.n	8006180 <_dtoa_r+0x530>
 80061f4:	ec51 0b17 	vmov	r0, r1, d7
 80061f8:	f7fa fa06 	bl	8000608 <__aeabi_dmul>
 80061fc:	9b02      	ldr	r3, [sp, #8]
 80061fe:	9d00      	ldr	r5, [sp, #0]
 8006200:	930f      	str	r3, [sp, #60]	; 0x3c
 8006202:	ec41 0b19 	vmov	d9, r0, r1
 8006206:	4649      	mov	r1, r9
 8006208:	4640      	mov	r0, r8
 800620a:	f7fa fcad 	bl	8000b68 <__aeabi_d2iz>
 800620e:	4606      	mov	r6, r0
 8006210:	f7fa f990 	bl	8000534 <__aeabi_i2d>
 8006214:	3630      	adds	r6, #48	; 0x30
 8006216:	4602      	mov	r2, r0
 8006218:	460b      	mov	r3, r1
 800621a:	4640      	mov	r0, r8
 800621c:	4649      	mov	r1, r9
 800621e:	f7fa f83b 	bl	8000298 <__aeabi_dsub>
 8006222:	f805 6b01 	strb.w	r6, [r5], #1
 8006226:	9b02      	ldr	r3, [sp, #8]
 8006228:	429d      	cmp	r5, r3
 800622a:	4680      	mov	r8, r0
 800622c:	4689      	mov	r9, r1
 800622e:	f04f 0200 	mov.w	r2, #0
 8006232:	d124      	bne.n	800627e <_dtoa_r+0x62e>
 8006234:	4b1b      	ldr	r3, [pc, #108]	; (80062a4 <_dtoa_r+0x654>)
 8006236:	ec51 0b19 	vmov	r0, r1, d9
 800623a:	f7fa f82f 	bl	800029c <__adddf3>
 800623e:	4602      	mov	r2, r0
 8006240:	460b      	mov	r3, r1
 8006242:	4640      	mov	r0, r8
 8006244:	4649      	mov	r1, r9
 8006246:	f7fa fc6f 	bl	8000b28 <__aeabi_dcmpgt>
 800624a:	2800      	cmp	r0, #0
 800624c:	d173      	bne.n	8006336 <_dtoa_r+0x6e6>
 800624e:	ec53 2b19 	vmov	r2, r3, d9
 8006252:	4914      	ldr	r1, [pc, #80]	; (80062a4 <_dtoa_r+0x654>)
 8006254:	2000      	movs	r0, #0
 8006256:	f7fa f81f 	bl	8000298 <__aeabi_dsub>
 800625a:	4602      	mov	r2, r0
 800625c:	460b      	mov	r3, r1
 800625e:	4640      	mov	r0, r8
 8006260:	4649      	mov	r1, r9
 8006262:	f7fa fc43 	bl	8000aec <__aeabi_dcmplt>
 8006266:	2800      	cmp	r0, #0
 8006268:	f43f af2f 	beq.w	80060ca <_dtoa_r+0x47a>
 800626c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800626e:	1e6b      	subs	r3, r5, #1
 8006270:	930f      	str	r3, [sp, #60]	; 0x3c
 8006272:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006276:	2b30      	cmp	r3, #48	; 0x30
 8006278:	d0f8      	beq.n	800626c <_dtoa_r+0x61c>
 800627a:	46bb      	mov	fp, r7
 800627c:	e04a      	b.n	8006314 <_dtoa_r+0x6c4>
 800627e:	4b06      	ldr	r3, [pc, #24]	; (8006298 <_dtoa_r+0x648>)
 8006280:	f7fa f9c2 	bl	8000608 <__aeabi_dmul>
 8006284:	4680      	mov	r8, r0
 8006286:	4689      	mov	r9, r1
 8006288:	e7bd      	b.n	8006206 <_dtoa_r+0x5b6>
 800628a:	bf00      	nop
 800628c:	0800c210 	.word	0x0800c210
 8006290:	0800c1e8 	.word	0x0800c1e8
 8006294:	3ff00000 	.word	0x3ff00000
 8006298:	40240000 	.word	0x40240000
 800629c:	401c0000 	.word	0x401c0000
 80062a0:	40140000 	.word	0x40140000
 80062a4:	3fe00000 	.word	0x3fe00000
 80062a8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80062ac:	9d00      	ldr	r5, [sp, #0]
 80062ae:	4642      	mov	r2, r8
 80062b0:	464b      	mov	r3, r9
 80062b2:	4630      	mov	r0, r6
 80062b4:	4639      	mov	r1, r7
 80062b6:	f7fa fad1 	bl	800085c <__aeabi_ddiv>
 80062ba:	f7fa fc55 	bl	8000b68 <__aeabi_d2iz>
 80062be:	9001      	str	r0, [sp, #4]
 80062c0:	f7fa f938 	bl	8000534 <__aeabi_i2d>
 80062c4:	4642      	mov	r2, r8
 80062c6:	464b      	mov	r3, r9
 80062c8:	f7fa f99e 	bl	8000608 <__aeabi_dmul>
 80062cc:	4602      	mov	r2, r0
 80062ce:	460b      	mov	r3, r1
 80062d0:	4630      	mov	r0, r6
 80062d2:	4639      	mov	r1, r7
 80062d4:	f7f9 ffe0 	bl	8000298 <__aeabi_dsub>
 80062d8:	9e01      	ldr	r6, [sp, #4]
 80062da:	9f04      	ldr	r7, [sp, #16]
 80062dc:	3630      	adds	r6, #48	; 0x30
 80062de:	f805 6b01 	strb.w	r6, [r5], #1
 80062e2:	9e00      	ldr	r6, [sp, #0]
 80062e4:	1bae      	subs	r6, r5, r6
 80062e6:	42b7      	cmp	r7, r6
 80062e8:	4602      	mov	r2, r0
 80062ea:	460b      	mov	r3, r1
 80062ec:	d134      	bne.n	8006358 <_dtoa_r+0x708>
 80062ee:	f7f9 ffd5 	bl	800029c <__adddf3>
 80062f2:	4642      	mov	r2, r8
 80062f4:	464b      	mov	r3, r9
 80062f6:	4606      	mov	r6, r0
 80062f8:	460f      	mov	r7, r1
 80062fa:	f7fa fc15 	bl	8000b28 <__aeabi_dcmpgt>
 80062fe:	b9c8      	cbnz	r0, 8006334 <_dtoa_r+0x6e4>
 8006300:	4642      	mov	r2, r8
 8006302:	464b      	mov	r3, r9
 8006304:	4630      	mov	r0, r6
 8006306:	4639      	mov	r1, r7
 8006308:	f7fa fbe6 	bl	8000ad8 <__aeabi_dcmpeq>
 800630c:	b110      	cbz	r0, 8006314 <_dtoa_r+0x6c4>
 800630e:	9b01      	ldr	r3, [sp, #4]
 8006310:	07db      	lsls	r3, r3, #31
 8006312:	d40f      	bmi.n	8006334 <_dtoa_r+0x6e4>
 8006314:	4651      	mov	r1, sl
 8006316:	4620      	mov	r0, r4
 8006318:	f000 fb18 	bl	800694c <_Bfree>
 800631c:	2300      	movs	r3, #0
 800631e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006320:	702b      	strb	r3, [r5, #0]
 8006322:	f10b 0301 	add.w	r3, fp, #1
 8006326:	6013      	str	r3, [r2, #0]
 8006328:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800632a:	2b00      	cmp	r3, #0
 800632c:	f43f ace2 	beq.w	8005cf4 <_dtoa_r+0xa4>
 8006330:	601d      	str	r5, [r3, #0]
 8006332:	e4df      	b.n	8005cf4 <_dtoa_r+0xa4>
 8006334:	465f      	mov	r7, fp
 8006336:	462b      	mov	r3, r5
 8006338:	461d      	mov	r5, r3
 800633a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800633e:	2a39      	cmp	r2, #57	; 0x39
 8006340:	d106      	bne.n	8006350 <_dtoa_r+0x700>
 8006342:	9a00      	ldr	r2, [sp, #0]
 8006344:	429a      	cmp	r2, r3
 8006346:	d1f7      	bne.n	8006338 <_dtoa_r+0x6e8>
 8006348:	9900      	ldr	r1, [sp, #0]
 800634a:	2230      	movs	r2, #48	; 0x30
 800634c:	3701      	adds	r7, #1
 800634e:	700a      	strb	r2, [r1, #0]
 8006350:	781a      	ldrb	r2, [r3, #0]
 8006352:	3201      	adds	r2, #1
 8006354:	701a      	strb	r2, [r3, #0]
 8006356:	e790      	b.n	800627a <_dtoa_r+0x62a>
 8006358:	4ba3      	ldr	r3, [pc, #652]	; (80065e8 <_dtoa_r+0x998>)
 800635a:	2200      	movs	r2, #0
 800635c:	f7fa f954 	bl	8000608 <__aeabi_dmul>
 8006360:	2200      	movs	r2, #0
 8006362:	2300      	movs	r3, #0
 8006364:	4606      	mov	r6, r0
 8006366:	460f      	mov	r7, r1
 8006368:	f7fa fbb6 	bl	8000ad8 <__aeabi_dcmpeq>
 800636c:	2800      	cmp	r0, #0
 800636e:	d09e      	beq.n	80062ae <_dtoa_r+0x65e>
 8006370:	e7d0      	b.n	8006314 <_dtoa_r+0x6c4>
 8006372:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006374:	2a00      	cmp	r2, #0
 8006376:	f000 80ca 	beq.w	800650e <_dtoa_r+0x8be>
 800637a:	9a07      	ldr	r2, [sp, #28]
 800637c:	2a01      	cmp	r2, #1
 800637e:	f300 80ad 	bgt.w	80064dc <_dtoa_r+0x88c>
 8006382:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006384:	2a00      	cmp	r2, #0
 8006386:	f000 80a5 	beq.w	80064d4 <_dtoa_r+0x884>
 800638a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800638e:	9e08      	ldr	r6, [sp, #32]
 8006390:	9d05      	ldr	r5, [sp, #20]
 8006392:	9a05      	ldr	r2, [sp, #20]
 8006394:	441a      	add	r2, r3
 8006396:	9205      	str	r2, [sp, #20]
 8006398:	9a06      	ldr	r2, [sp, #24]
 800639a:	2101      	movs	r1, #1
 800639c:	441a      	add	r2, r3
 800639e:	4620      	mov	r0, r4
 80063a0:	9206      	str	r2, [sp, #24]
 80063a2:	f000 fb89 	bl	8006ab8 <__i2b>
 80063a6:	4607      	mov	r7, r0
 80063a8:	b165      	cbz	r5, 80063c4 <_dtoa_r+0x774>
 80063aa:	9b06      	ldr	r3, [sp, #24]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	dd09      	ble.n	80063c4 <_dtoa_r+0x774>
 80063b0:	42ab      	cmp	r3, r5
 80063b2:	9a05      	ldr	r2, [sp, #20]
 80063b4:	bfa8      	it	ge
 80063b6:	462b      	movge	r3, r5
 80063b8:	1ad2      	subs	r2, r2, r3
 80063ba:	9205      	str	r2, [sp, #20]
 80063bc:	9a06      	ldr	r2, [sp, #24]
 80063be:	1aed      	subs	r5, r5, r3
 80063c0:	1ad3      	subs	r3, r2, r3
 80063c2:	9306      	str	r3, [sp, #24]
 80063c4:	9b08      	ldr	r3, [sp, #32]
 80063c6:	b1f3      	cbz	r3, 8006406 <_dtoa_r+0x7b6>
 80063c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	f000 80a3 	beq.w	8006516 <_dtoa_r+0x8c6>
 80063d0:	2e00      	cmp	r6, #0
 80063d2:	dd10      	ble.n	80063f6 <_dtoa_r+0x7a6>
 80063d4:	4639      	mov	r1, r7
 80063d6:	4632      	mov	r2, r6
 80063d8:	4620      	mov	r0, r4
 80063da:	f000 fc2d 	bl	8006c38 <__pow5mult>
 80063de:	4652      	mov	r2, sl
 80063e0:	4601      	mov	r1, r0
 80063e2:	4607      	mov	r7, r0
 80063e4:	4620      	mov	r0, r4
 80063e6:	f000 fb7d 	bl	8006ae4 <__multiply>
 80063ea:	4651      	mov	r1, sl
 80063ec:	4680      	mov	r8, r0
 80063ee:	4620      	mov	r0, r4
 80063f0:	f000 faac 	bl	800694c <_Bfree>
 80063f4:	46c2      	mov	sl, r8
 80063f6:	9b08      	ldr	r3, [sp, #32]
 80063f8:	1b9a      	subs	r2, r3, r6
 80063fa:	d004      	beq.n	8006406 <_dtoa_r+0x7b6>
 80063fc:	4651      	mov	r1, sl
 80063fe:	4620      	mov	r0, r4
 8006400:	f000 fc1a 	bl	8006c38 <__pow5mult>
 8006404:	4682      	mov	sl, r0
 8006406:	2101      	movs	r1, #1
 8006408:	4620      	mov	r0, r4
 800640a:	f000 fb55 	bl	8006ab8 <__i2b>
 800640e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006410:	2b00      	cmp	r3, #0
 8006412:	4606      	mov	r6, r0
 8006414:	f340 8081 	ble.w	800651a <_dtoa_r+0x8ca>
 8006418:	461a      	mov	r2, r3
 800641a:	4601      	mov	r1, r0
 800641c:	4620      	mov	r0, r4
 800641e:	f000 fc0b 	bl	8006c38 <__pow5mult>
 8006422:	9b07      	ldr	r3, [sp, #28]
 8006424:	2b01      	cmp	r3, #1
 8006426:	4606      	mov	r6, r0
 8006428:	dd7a      	ble.n	8006520 <_dtoa_r+0x8d0>
 800642a:	f04f 0800 	mov.w	r8, #0
 800642e:	6933      	ldr	r3, [r6, #16]
 8006430:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006434:	6918      	ldr	r0, [r3, #16]
 8006436:	f000 faf1 	bl	8006a1c <__hi0bits>
 800643a:	f1c0 0020 	rsb	r0, r0, #32
 800643e:	9b06      	ldr	r3, [sp, #24]
 8006440:	4418      	add	r0, r3
 8006442:	f010 001f 	ands.w	r0, r0, #31
 8006446:	f000 8094 	beq.w	8006572 <_dtoa_r+0x922>
 800644a:	f1c0 0320 	rsb	r3, r0, #32
 800644e:	2b04      	cmp	r3, #4
 8006450:	f340 8085 	ble.w	800655e <_dtoa_r+0x90e>
 8006454:	9b05      	ldr	r3, [sp, #20]
 8006456:	f1c0 001c 	rsb	r0, r0, #28
 800645a:	4403      	add	r3, r0
 800645c:	9305      	str	r3, [sp, #20]
 800645e:	9b06      	ldr	r3, [sp, #24]
 8006460:	4403      	add	r3, r0
 8006462:	4405      	add	r5, r0
 8006464:	9306      	str	r3, [sp, #24]
 8006466:	9b05      	ldr	r3, [sp, #20]
 8006468:	2b00      	cmp	r3, #0
 800646a:	dd05      	ble.n	8006478 <_dtoa_r+0x828>
 800646c:	4651      	mov	r1, sl
 800646e:	461a      	mov	r2, r3
 8006470:	4620      	mov	r0, r4
 8006472:	f000 fc3b 	bl	8006cec <__lshift>
 8006476:	4682      	mov	sl, r0
 8006478:	9b06      	ldr	r3, [sp, #24]
 800647a:	2b00      	cmp	r3, #0
 800647c:	dd05      	ble.n	800648a <_dtoa_r+0x83a>
 800647e:	4631      	mov	r1, r6
 8006480:	461a      	mov	r2, r3
 8006482:	4620      	mov	r0, r4
 8006484:	f000 fc32 	bl	8006cec <__lshift>
 8006488:	4606      	mov	r6, r0
 800648a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800648c:	2b00      	cmp	r3, #0
 800648e:	d072      	beq.n	8006576 <_dtoa_r+0x926>
 8006490:	4631      	mov	r1, r6
 8006492:	4650      	mov	r0, sl
 8006494:	f000 fc96 	bl	8006dc4 <__mcmp>
 8006498:	2800      	cmp	r0, #0
 800649a:	da6c      	bge.n	8006576 <_dtoa_r+0x926>
 800649c:	2300      	movs	r3, #0
 800649e:	4651      	mov	r1, sl
 80064a0:	220a      	movs	r2, #10
 80064a2:	4620      	mov	r0, r4
 80064a4:	f000 fa74 	bl	8006990 <__multadd>
 80064a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064aa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80064ae:	4682      	mov	sl, r0
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	f000 81b0 	beq.w	8006816 <_dtoa_r+0xbc6>
 80064b6:	2300      	movs	r3, #0
 80064b8:	4639      	mov	r1, r7
 80064ba:	220a      	movs	r2, #10
 80064bc:	4620      	mov	r0, r4
 80064be:	f000 fa67 	bl	8006990 <__multadd>
 80064c2:	9b01      	ldr	r3, [sp, #4]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	4607      	mov	r7, r0
 80064c8:	f300 8096 	bgt.w	80065f8 <_dtoa_r+0x9a8>
 80064cc:	9b07      	ldr	r3, [sp, #28]
 80064ce:	2b02      	cmp	r3, #2
 80064d0:	dc59      	bgt.n	8006586 <_dtoa_r+0x936>
 80064d2:	e091      	b.n	80065f8 <_dtoa_r+0x9a8>
 80064d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80064d6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80064da:	e758      	b.n	800638e <_dtoa_r+0x73e>
 80064dc:	9b04      	ldr	r3, [sp, #16]
 80064de:	1e5e      	subs	r6, r3, #1
 80064e0:	9b08      	ldr	r3, [sp, #32]
 80064e2:	42b3      	cmp	r3, r6
 80064e4:	bfbf      	itttt	lt
 80064e6:	9b08      	ldrlt	r3, [sp, #32]
 80064e8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80064ea:	9608      	strlt	r6, [sp, #32]
 80064ec:	1af3      	sublt	r3, r6, r3
 80064ee:	bfb4      	ite	lt
 80064f0:	18d2      	addlt	r2, r2, r3
 80064f2:	1b9e      	subge	r6, r3, r6
 80064f4:	9b04      	ldr	r3, [sp, #16]
 80064f6:	bfbc      	itt	lt
 80064f8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80064fa:	2600      	movlt	r6, #0
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	bfb7      	itett	lt
 8006500:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8006504:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8006508:	1a9d      	sublt	r5, r3, r2
 800650a:	2300      	movlt	r3, #0
 800650c:	e741      	b.n	8006392 <_dtoa_r+0x742>
 800650e:	9e08      	ldr	r6, [sp, #32]
 8006510:	9d05      	ldr	r5, [sp, #20]
 8006512:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006514:	e748      	b.n	80063a8 <_dtoa_r+0x758>
 8006516:	9a08      	ldr	r2, [sp, #32]
 8006518:	e770      	b.n	80063fc <_dtoa_r+0x7ac>
 800651a:	9b07      	ldr	r3, [sp, #28]
 800651c:	2b01      	cmp	r3, #1
 800651e:	dc19      	bgt.n	8006554 <_dtoa_r+0x904>
 8006520:	9b02      	ldr	r3, [sp, #8]
 8006522:	b9bb      	cbnz	r3, 8006554 <_dtoa_r+0x904>
 8006524:	9b03      	ldr	r3, [sp, #12]
 8006526:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800652a:	b99b      	cbnz	r3, 8006554 <_dtoa_r+0x904>
 800652c:	9b03      	ldr	r3, [sp, #12]
 800652e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006532:	0d1b      	lsrs	r3, r3, #20
 8006534:	051b      	lsls	r3, r3, #20
 8006536:	b183      	cbz	r3, 800655a <_dtoa_r+0x90a>
 8006538:	9b05      	ldr	r3, [sp, #20]
 800653a:	3301      	adds	r3, #1
 800653c:	9305      	str	r3, [sp, #20]
 800653e:	9b06      	ldr	r3, [sp, #24]
 8006540:	3301      	adds	r3, #1
 8006542:	9306      	str	r3, [sp, #24]
 8006544:	f04f 0801 	mov.w	r8, #1
 8006548:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800654a:	2b00      	cmp	r3, #0
 800654c:	f47f af6f 	bne.w	800642e <_dtoa_r+0x7de>
 8006550:	2001      	movs	r0, #1
 8006552:	e774      	b.n	800643e <_dtoa_r+0x7ee>
 8006554:	f04f 0800 	mov.w	r8, #0
 8006558:	e7f6      	b.n	8006548 <_dtoa_r+0x8f8>
 800655a:	4698      	mov	r8, r3
 800655c:	e7f4      	b.n	8006548 <_dtoa_r+0x8f8>
 800655e:	d082      	beq.n	8006466 <_dtoa_r+0x816>
 8006560:	9a05      	ldr	r2, [sp, #20]
 8006562:	331c      	adds	r3, #28
 8006564:	441a      	add	r2, r3
 8006566:	9205      	str	r2, [sp, #20]
 8006568:	9a06      	ldr	r2, [sp, #24]
 800656a:	441a      	add	r2, r3
 800656c:	441d      	add	r5, r3
 800656e:	9206      	str	r2, [sp, #24]
 8006570:	e779      	b.n	8006466 <_dtoa_r+0x816>
 8006572:	4603      	mov	r3, r0
 8006574:	e7f4      	b.n	8006560 <_dtoa_r+0x910>
 8006576:	9b04      	ldr	r3, [sp, #16]
 8006578:	2b00      	cmp	r3, #0
 800657a:	dc37      	bgt.n	80065ec <_dtoa_r+0x99c>
 800657c:	9b07      	ldr	r3, [sp, #28]
 800657e:	2b02      	cmp	r3, #2
 8006580:	dd34      	ble.n	80065ec <_dtoa_r+0x99c>
 8006582:	9b04      	ldr	r3, [sp, #16]
 8006584:	9301      	str	r3, [sp, #4]
 8006586:	9b01      	ldr	r3, [sp, #4]
 8006588:	b963      	cbnz	r3, 80065a4 <_dtoa_r+0x954>
 800658a:	4631      	mov	r1, r6
 800658c:	2205      	movs	r2, #5
 800658e:	4620      	mov	r0, r4
 8006590:	f000 f9fe 	bl	8006990 <__multadd>
 8006594:	4601      	mov	r1, r0
 8006596:	4606      	mov	r6, r0
 8006598:	4650      	mov	r0, sl
 800659a:	f000 fc13 	bl	8006dc4 <__mcmp>
 800659e:	2800      	cmp	r0, #0
 80065a0:	f73f adbb 	bgt.w	800611a <_dtoa_r+0x4ca>
 80065a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065a6:	9d00      	ldr	r5, [sp, #0]
 80065a8:	ea6f 0b03 	mvn.w	fp, r3
 80065ac:	f04f 0800 	mov.w	r8, #0
 80065b0:	4631      	mov	r1, r6
 80065b2:	4620      	mov	r0, r4
 80065b4:	f000 f9ca 	bl	800694c <_Bfree>
 80065b8:	2f00      	cmp	r7, #0
 80065ba:	f43f aeab 	beq.w	8006314 <_dtoa_r+0x6c4>
 80065be:	f1b8 0f00 	cmp.w	r8, #0
 80065c2:	d005      	beq.n	80065d0 <_dtoa_r+0x980>
 80065c4:	45b8      	cmp	r8, r7
 80065c6:	d003      	beq.n	80065d0 <_dtoa_r+0x980>
 80065c8:	4641      	mov	r1, r8
 80065ca:	4620      	mov	r0, r4
 80065cc:	f000 f9be 	bl	800694c <_Bfree>
 80065d0:	4639      	mov	r1, r7
 80065d2:	4620      	mov	r0, r4
 80065d4:	f000 f9ba 	bl	800694c <_Bfree>
 80065d8:	e69c      	b.n	8006314 <_dtoa_r+0x6c4>
 80065da:	2600      	movs	r6, #0
 80065dc:	4637      	mov	r7, r6
 80065de:	e7e1      	b.n	80065a4 <_dtoa_r+0x954>
 80065e0:	46bb      	mov	fp, r7
 80065e2:	4637      	mov	r7, r6
 80065e4:	e599      	b.n	800611a <_dtoa_r+0x4ca>
 80065e6:	bf00      	nop
 80065e8:	40240000 	.word	0x40240000
 80065ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	f000 80c8 	beq.w	8006784 <_dtoa_r+0xb34>
 80065f4:	9b04      	ldr	r3, [sp, #16]
 80065f6:	9301      	str	r3, [sp, #4]
 80065f8:	2d00      	cmp	r5, #0
 80065fa:	dd05      	ble.n	8006608 <_dtoa_r+0x9b8>
 80065fc:	4639      	mov	r1, r7
 80065fe:	462a      	mov	r2, r5
 8006600:	4620      	mov	r0, r4
 8006602:	f000 fb73 	bl	8006cec <__lshift>
 8006606:	4607      	mov	r7, r0
 8006608:	f1b8 0f00 	cmp.w	r8, #0
 800660c:	d05b      	beq.n	80066c6 <_dtoa_r+0xa76>
 800660e:	6879      	ldr	r1, [r7, #4]
 8006610:	4620      	mov	r0, r4
 8006612:	f000 f95b 	bl	80068cc <_Balloc>
 8006616:	4605      	mov	r5, r0
 8006618:	b928      	cbnz	r0, 8006626 <_dtoa_r+0x9d6>
 800661a:	4b83      	ldr	r3, [pc, #524]	; (8006828 <_dtoa_r+0xbd8>)
 800661c:	4602      	mov	r2, r0
 800661e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006622:	f7ff bb2e 	b.w	8005c82 <_dtoa_r+0x32>
 8006626:	693a      	ldr	r2, [r7, #16]
 8006628:	3202      	adds	r2, #2
 800662a:	0092      	lsls	r2, r2, #2
 800662c:	f107 010c 	add.w	r1, r7, #12
 8006630:	300c      	adds	r0, #12
 8006632:	f7ff fa76 	bl	8005b22 <memcpy>
 8006636:	2201      	movs	r2, #1
 8006638:	4629      	mov	r1, r5
 800663a:	4620      	mov	r0, r4
 800663c:	f000 fb56 	bl	8006cec <__lshift>
 8006640:	9b00      	ldr	r3, [sp, #0]
 8006642:	3301      	adds	r3, #1
 8006644:	9304      	str	r3, [sp, #16]
 8006646:	e9dd 2300 	ldrd	r2, r3, [sp]
 800664a:	4413      	add	r3, r2
 800664c:	9308      	str	r3, [sp, #32]
 800664e:	9b02      	ldr	r3, [sp, #8]
 8006650:	f003 0301 	and.w	r3, r3, #1
 8006654:	46b8      	mov	r8, r7
 8006656:	9306      	str	r3, [sp, #24]
 8006658:	4607      	mov	r7, r0
 800665a:	9b04      	ldr	r3, [sp, #16]
 800665c:	4631      	mov	r1, r6
 800665e:	3b01      	subs	r3, #1
 8006660:	4650      	mov	r0, sl
 8006662:	9301      	str	r3, [sp, #4]
 8006664:	f7ff fa6b 	bl	8005b3e <quorem>
 8006668:	4641      	mov	r1, r8
 800666a:	9002      	str	r0, [sp, #8]
 800666c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006670:	4650      	mov	r0, sl
 8006672:	f000 fba7 	bl	8006dc4 <__mcmp>
 8006676:	463a      	mov	r2, r7
 8006678:	9005      	str	r0, [sp, #20]
 800667a:	4631      	mov	r1, r6
 800667c:	4620      	mov	r0, r4
 800667e:	f000 fbbd 	bl	8006dfc <__mdiff>
 8006682:	68c2      	ldr	r2, [r0, #12]
 8006684:	4605      	mov	r5, r0
 8006686:	bb02      	cbnz	r2, 80066ca <_dtoa_r+0xa7a>
 8006688:	4601      	mov	r1, r0
 800668a:	4650      	mov	r0, sl
 800668c:	f000 fb9a 	bl	8006dc4 <__mcmp>
 8006690:	4602      	mov	r2, r0
 8006692:	4629      	mov	r1, r5
 8006694:	4620      	mov	r0, r4
 8006696:	9209      	str	r2, [sp, #36]	; 0x24
 8006698:	f000 f958 	bl	800694c <_Bfree>
 800669c:	9b07      	ldr	r3, [sp, #28]
 800669e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80066a0:	9d04      	ldr	r5, [sp, #16]
 80066a2:	ea43 0102 	orr.w	r1, r3, r2
 80066a6:	9b06      	ldr	r3, [sp, #24]
 80066a8:	4319      	orrs	r1, r3
 80066aa:	d110      	bne.n	80066ce <_dtoa_r+0xa7e>
 80066ac:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80066b0:	d029      	beq.n	8006706 <_dtoa_r+0xab6>
 80066b2:	9b05      	ldr	r3, [sp, #20]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	dd02      	ble.n	80066be <_dtoa_r+0xa6e>
 80066b8:	9b02      	ldr	r3, [sp, #8]
 80066ba:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80066be:	9b01      	ldr	r3, [sp, #4]
 80066c0:	f883 9000 	strb.w	r9, [r3]
 80066c4:	e774      	b.n	80065b0 <_dtoa_r+0x960>
 80066c6:	4638      	mov	r0, r7
 80066c8:	e7ba      	b.n	8006640 <_dtoa_r+0x9f0>
 80066ca:	2201      	movs	r2, #1
 80066cc:	e7e1      	b.n	8006692 <_dtoa_r+0xa42>
 80066ce:	9b05      	ldr	r3, [sp, #20]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	db04      	blt.n	80066de <_dtoa_r+0xa8e>
 80066d4:	9907      	ldr	r1, [sp, #28]
 80066d6:	430b      	orrs	r3, r1
 80066d8:	9906      	ldr	r1, [sp, #24]
 80066da:	430b      	orrs	r3, r1
 80066dc:	d120      	bne.n	8006720 <_dtoa_r+0xad0>
 80066de:	2a00      	cmp	r2, #0
 80066e0:	dded      	ble.n	80066be <_dtoa_r+0xa6e>
 80066e2:	4651      	mov	r1, sl
 80066e4:	2201      	movs	r2, #1
 80066e6:	4620      	mov	r0, r4
 80066e8:	f000 fb00 	bl	8006cec <__lshift>
 80066ec:	4631      	mov	r1, r6
 80066ee:	4682      	mov	sl, r0
 80066f0:	f000 fb68 	bl	8006dc4 <__mcmp>
 80066f4:	2800      	cmp	r0, #0
 80066f6:	dc03      	bgt.n	8006700 <_dtoa_r+0xab0>
 80066f8:	d1e1      	bne.n	80066be <_dtoa_r+0xa6e>
 80066fa:	f019 0f01 	tst.w	r9, #1
 80066fe:	d0de      	beq.n	80066be <_dtoa_r+0xa6e>
 8006700:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006704:	d1d8      	bne.n	80066b8 <_dtoa_r+0xa68>
 8006706:	9a01      	ldr	r2, [sp, #4]
 8006708:	2339      	movs	r3, #57	; 0x39
 800670a:	7013      	strb	r3, [r2, #0]
 800670c:	462b      	mov	r3, r5
 800670e:	461d      	mov	r5, r3
 8006710:	3b01      	subs	r3, #1
 8006712:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006716:	2a39      	cmp	r2, #57	; 0x39
 8006718:	d06c      	beq.n	80067f4 <_dtoa_r+0xba4>
 800671a:	3201      	adds	r2, #1
 800671c:	701a      	strb	r2, [r3, #0]
 800671e:	e747      	b.n	80065b0 <_dtoa_r+0x960>
 8006720:	2a00      	cmp	r2, #0
 8006722:	dd07      	ble.n	8006734 <_dtoa_r+0xae4>
 8006724:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006728:	d0ed      	beq.n	8006706 <_dtoa_r+0xab6>
 800672a:	9a01      	ldr	r2, [sp, #4]
 800672c:	f109 0301 	add.w	r3, r9, #1
 8006730:	7013      	strb	r3, [r2, #0]
 8006732:	e73d      	b.n	80065b0 <_dtoa_r+0x960>
 8006734:	9b04      	ldr	r3, [sp, #16]
 8006736:	9a08      	ldr	r2, [sp, #32]
 8006738:	f803 9c01 	strb.w	r9, [r3, #-1]
 800673c:	4293      	cmp	r3, r2
 800673e:	d043      	beq.n	80067c8 <_dtoa_r+0xb78>
 8006740:	4651      	mov	r1, sl
 8006742:	2300      	movs	r3, #0
 8006744:	220a      	movs	r2, #10
 8006746:	4620      	mov	r0, r4
 8006748:	f000 f922 	bl	8006990 <__multadd>
 800674c:	45b8      	cmp	r8, r7
 800674e:	4682      	mov	sl, r0
 8006750:	f04f 0300 	mov.w	r3, #0
 8006754:	f04f 020a 	mov.w	r2, #10
 8006758:	4641      	mov	r1, r8
 800675a:	4620      	mov	r0, r4
 800675c:	d107      	bne.n	800676e <_dtoa_r+0xb1e>
 800675e:	f000 f917 	bl	8006990 <__multadd>
 8006762:	4680      	mov	r8, r0
 8006764:	4607      	mov	r7, r0
 8006766:	9b04      	ldr	r3, [sp, #16]
 8006768:	3301      	adds	r3, #1
 800676a:	9304      	str	r3, [sp, #16]
 800676c:	e775      	b.n	800665a <_dtoa_r+0xa0a>
 800676e:	f000 f90f 	bl	8006990 <__multadd>
 8006772:	4639      	mov	r1, r7
 8006774:	4680      	mov	r8, r0
 8006776:	2300      	movs	r3, #0
 8006778:	220a      	movs	r2, #10
 800677a:	4620      	mov	r0, r4
 800677c:	f000 f908 	bl	8006990 <__multadd>
 8006780:	4607      	mov	r7, r0
 8006782:	e7f0      	b.n	8006766 <_dtoa_r+0xb16>
 8006784:	9b04      	ldr	r3, [sp, #16]
 8006786:	9301      	str	r3, [sp, #4]
 8006788:	9d00      	ldr	r5, [sp, #0]
 800678a:	4631      	mov	r1, r6
 800678c:	4650      	mov	r0, sl
 800678e:	f7ff f9d6 	bl	8005b3e <quorem>
 8006792:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006796:	9b00      	ldr	r3, [sp, #0]
 8006798:	f805 9b01 	strb.w	r9, [r5], #1
 800679c:	1aea      	subs	r2, r5, r3
 800679e:	9b01      	ldr	r3, [sp, #4]
 80067a0:	4293      	cmp	r3, r2
 80067a2:	dd07      	ble.n	80067b4 <_dtoa_r+0xb64>
 80067a4:	4651      	mov	r1, sl
 80067a6:	2300      	movs	r3, #0
 80067a8:	220a      	movs	r2, #10
 80067aa:	4620      	mov	r0, r4
 80067ac:	f000 f8f0 	bl	8006990 <__multadd>
 80067b0:	4682      	mov	sl, r0
 80067b2:	e7ea      	b.n	800678a <_dtoa_r+0xb3a>
 80067b4:	9b01      	ldr	r3, [sp, #4]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	bfc8      	it	gt
 80067ba:	461d      	movgt	r5, r3
 80067bc:	9b00      	ldr	r3, [sp, #0]
 80067be:	bfd8      	it	le
 80067c0:	2501      	movle	r5, #1
 80067c2:	441d      	add	r5, r3
 80067c4:	f04f 0800 	mov.w	r8, #0
 80067c8:	4651      	mov	r1, sl
 80067ca:	2201      	movs	r2, #1
 80067cc:	4620      	mov	r0, r4
 80067ce:	f000 fa8d 	bl	8006cec <__lshift>
 80067d2:	4631      	mov	r1, r6
 80067d4:	4682      	mov	sl, r0
 80067d6:	f000 faf5 	bl	8006dc4 <__mcmp>
 80067da:	2800      	cmp	r0, #0
 80067dc:	dc96      	bgt.n	800670c <_dtoa_r+0xabc>
 80067de:	d102      	bne.n	80067e6 <_dtoa_r+0xb96>
 80067e0:	f019 0f01 	tst.w	r9, #1
 80067e4:	d192      	bne.n	800670c <_dtoa_r+0xabc>
 80067e6:	462b      	mov	r3, r5
 80067e8:	461d      	mov	r5, r3
 80067ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80067ee:	2a30      	cmp	r2, #48	; 0x30
 80067f0:	d0fa      	beq.n	80067e8 <_dtoa_r+0xb98>
 80067f2:	e6dd      	b.n	80065b0 <_dtoa_r+0x960>
 80067f4:	9a00      	ldr	r2, [sp, #0]
 80067f6:	429a      	cmp	r2, r3
 80067f8:	d189      	bne.n	800670e <_dtoa_r+0xabe>
 80067fa:	f10b 0b01 	add.w	fp, fp, #1
 80067fe:	2331      	movs	r3, #49	; 0x31
 8006800:	e796      	b.n	8006730 <_dtoa_r+0xae0>
 8006802:	4b0a      	ldr	r3, [pc, #40]	; (800682c <_dtoa_r+0xbdc>)
 8006804:	f7ff ba99 	b.w	8005d3a <_dtoa_r+0xea>
 8006808:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800680a:	2b00      	cmp	r3, #0
 800680c:	f47f aa6d 	bne.w	8005cea <_dtoa_r+0x9a>
 8006810:	4b07      	ldr	r3, [pc, #28]	; (8006830 <_dtoa_r+0xbe0>)
 8006812:	f7ff ba92 	b.w	8005d3a <_dtoa_r+0xea>
 8006816:	9b01      	ldr	r3, [sp, #4]
 8006818:	2b00      	cmp	r3, #0
 800681a:	dcb5      	bgt.n	8006788 <_dtoa_r+0xb38>
 800681c:	9b07      	ldr	r3, [sp, #28]
 800681e:	2b02      	cmp	r3, #2
 8006820:	f73f aeb1 	bgt.w	8006586 <_dtoa_r+0x936>
 8006824:	e7b0      	b.n	8006788 <_dtoa_r+0xb38>
 8006826:	bf00      	nop
 8006828:	0800c178 	.word	0x0800c178
 800682c:	0800c0d8 	.word	0x0800c0d8
 8006830:	0800c0fc 	.word	0x0800c0fc

08006834 <_free_r>:
 8006834:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006836:	2900      	cmp	r1, #0
 8006838:	d044      	beq.n	80068c4 <_free_r+0x90>
 800683a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800683e:	9001      	str	r0, [sp, #4]
 8006840:	2b00      	cmp	r3, #0
 8006842:	f1a1 0404 	sub.w	r4, r1, #4
 8006846:	bfb8      	it	lt
 8006848:	18e4      	addlt	r4, r4, r3
 800684a:	f7fe fb43 	bl	8004ed4 <__malloc_lock>
 800684e:	4a1e      	ldr	r2, [pc, #120]	; (80068c8 <_free_r+0x94>)
 8006850:	9801      	ldr	r0, [sp, #4]
 8006852:	6813      	ldr	r3, [r2, #0]
 8006854:	b933      	cbnz	r3, 8006864 <_free_r+0x30>
 8006856:	6063      	str	r3, [r4, #4]
 8006858:	6014      	str	r4, [r2, #0]
 800685a:	b003      	add	sp, #12
 800685c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006860:	f7fe bb3e 	b.w	8004ee0 <__malloc_unlock>
 8006864:	42a3      	cmp	r3, r4
 8006866:	d908      	bls.n	800687a <_free_r+0x46>
 8006868:	6825      	ldr	r5, [r4, #0]
 800686a:	1961      	adds	r1, r4, r5
 800686c:	428b      	cmp	r3, r1
 800686e:	bf01      	itttt	eq
 8006870:	6819      	ldreq	r1, [r3, #0]
 8006872:	685b      	ldreq	r3, [r3, #4]
 8006874:	1949      	addeq	r1, r1, r5
 8006876:	6021      	streq	r1, [r4, #0]
 8006878:	e7ed      	b.n	8006856 <_free_r+0x22>
 800687a:	461a      	mov	r2, r3
 800687c:	685b      	ldr	r3, [r3, #4]
 800687e:	b10b      	cbz	r3, 8006884 <_free_r+0x50>
 8006880:	42a3      	cmp	r3, r4
 8006882:	d9fa      	bls.n	800687a <_free_r+0x46>
 8006884:	6811      	ldr	r1, [r2, #0]
 8006886:	1855      	adds	r5, r2, r1
 8006888:	42a5      	cmp	r5, r4
 800688a:	d10b      	bne.n	80068a4 <_free_r+0x70>
 800688c:	6824      	ldr	r4, [r4, #0]
 800688e:	4421      	add	r1, r4
 8006890:	1854      	adds	r4, r2, r1
 8006892:	42a3      	cmp	r3, r4
 8006894:	6011      	str	r1, [r2, #0]
 8006896:	d1e0      	bne.n	800685a <_free_r+0x26>
 8006898:	681c      	ldr	r4, [r3, #0]
 800689a:	685b      	ldr	r3, [r3, #4]
 800689c:	6053      	str	r3, [r2, #4]
 800689e:	440c      	add	r4, r1
 80068a0:	6014      	str	r4, [r2, #0]
 80068a2:	e7da      	b.n	800685a <_free_r+0x26>
 80068a4:	d902      	bls.n	80068ac <_free_r+0x78>
 80068a6:	230c      	movs	r3, #12
 80068a8:	6003      	str	r3, [r0, #0]
 80068aa:	e7d6      	b.n	800685a <_free_r+0x26>
 80068ac:	6825      	ldr	r5, [r4, #0]
 80068ae:	1961      	adds	r1, r4, r5
 80068b0:	428b      	cmp	r3, r1
 80068b2:	bf04      	itt	eq
 80068b4:	6819      	ldreq	r1, [r3, #0]
 80068b6:	685b      	ldreq	r3, [r3, #4]
 80068b8:	6063      	str	r3, [r4, #4]
 80068ba:	bf04      	itt	eq
 80068bc:	1949      	addeq	r1, r1, r5
 80068be:	6021      	streq	r1, [r4, #0]
 80068c0:	6054      	str	r4, [r2, #4]
 80068c2:	e7ca      	b.n	800685a <_free_r+0x26>
 80068c4:	b003      	add	sp, #12
 80068c6:	bd30      	pop	{r4, r5, pc}
 80068c8:	20000254 	.word	0x20000254

080068cc <_Balloc>:
 80068cc:	b570      	push	{r4, r5, r6, lr}
 80068ce:	69c6      	ldr	r6, [r0, #28]
 80068d0:	4604      	mov	r4, r0
 80068d2:	460d      	mov	r5, r1
 80068d4:	b976      	cbnz	r6, 80068f4 <_Balloc+0x28>
 80068d6:	2010      	movs	r0, #16
 80068d8:	f7fe fa54 	bl	8004d84 <malloc>
 80068dc:	4602      	mov	r2, r0
 80068de:	61e0      	str	r0, [r4, #28]
 80068e0:	b920      	cbnz	r0, 80068ec <_Balloc+0x20>
 80068e2:	4b18      	ldr	r3, [pc, #96]	; (8006944 <_Balloc+0x78>)
 80068e4:	4818      	ldr	r0, [pc, #96]	; (8006948 <_Balloc+0x7c>)
 80068e6:	216b      	movs	r1, #107	; 0x6b
 80068e8:	f000 fd8c 	bl	8007404 <__assert_func>
 80068ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80068f0:	6006      	str	r6, [r0, #0]
 80068f2:	60c6      	str	r6, [r0, #12]
 80068f4:	69e6      	ldr	r6, [r4, #28]
 80068f6:	68f3      	ldr	r3, [r6, #12]
 80068f8:	b183      	cbz	r3, 800691c <_Balloc+0x50>
 80068fa:	69e3      	ldr	r3, [r4, #28]
 80068fc:	68db      	ldr	r3, [r3, #12]
 80068fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006902:	b9b8      	cbnz	r0, 8006934 <_Balloc+0x68>
 8006904:	2101      	movs	r1, #1
 8006906:	fa01 f605 	lsl.w	r6, r1, r5
 800690a:	1d72      	adds	r2, r6, #5
 800690c:	0092      	lsls	r2, r2, #2
 800690e:	4620      	mov	r0, r4
 8006910:	f000 fd96 	bl	8007440 <_calloc_r>
 8006914:	b160      	cbz	r0, 8006930 <_Balloc+0x64>
 8006916:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800691a:	e00e      	b.n	800693a <_Balloc+0x6e>
 800691c:	2221      	movs	r2, #33	; 0x21
 800691e:	2104      	movs	r1, #4
 8006920:	4620      	mov	r0, r4
 8006922:	f000 fd8d 	bl	8007440 <_calloc_r>
 8006926:	69e3      	ldr	r3, [r4, #28]
 8006928:	60f0      	str	r0, [r6, #12]
 800692a:	68db      	ldr	r3, [r3, #12]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d1e4      	bne.n	80068fa <_Balloc+0x2e>
 8006930:	2000      	movs	r0, #0
 8006932:	bd70      	pop	{r4, r5, r6, pc}
 8006934:	6802      	ldr	r2, [r0, #0]
 8006936:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800693a:	2300      	movs	r3, #0
 800693c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006940:	e7f7      	b.n	8006932 <_Balloc+0x66>
 8006942:	bf00      	nop
 8006944:	0800c109 	.word	0x0800c109
 8006948:	0800c189 	.word	0x0800c189

0800694c <_Bfree>:
 800694c:	b570      	push	{r4, r5, r6, lr}
 800694e:	69c6      	ldr	r6, [r0, #28]
 8006950:	4605      	mov	r5, r0
 8006952:	460c      	mov	r4, r1
 8006954:	b976      	cbnz	r6, 8006974 <_Bfree+0x28>
 8006956:	2010      	movs	r0, #16
 8006958:	f7fe fa14 	bl	8004d84 <malloc>
 800695c:	4602      	mov	r2, r0
 800695e:	61e8      	str	r0, [r5, #28]
 8006960:	b920      	cbnz	r0, 800696c <_Bfree+0x20>
 8006962:	4b09      	ldr	r3, [pc, #36]	; (8006988 <_Bfree+0x3c>)
 8006964:	4809      	ldr	r0, [pc, #36]	; (800698c <_Bfree+0x40>)
 8006966:	218f      	movs	r1, #143	; 0x8f
 8006968:	f000 fd4c 	bl	8007404 <__assert_func>
 800696c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006970:	6006      	str	r6, [r0, #0]
 8006972:	60c6      	str	r6, [r0, #12]
 8006974:	b13c      	cbz	r4, 8006986 <_Bfree+0x3a>
 8006976:	69eb      	ldr	r3, [r5, #28]
 8006978:	6862      	ldr	r2, [r4, #4]
 800697a:	68db      	ldr	r3, [r3, #12]
 800697c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006980:	6021      	str	r1, [r4, #0]
 8006982:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006986:	bd70      	pop	{r4, r5, r6, pc}
 8006988:	0800c109 	.word	0x0800c109
 800698c:	0800c189 	.word	0x0800c189

08006990 <__multadd>:
 8006990:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006994:	690d      	ldr	r5, [r1, #16]
 8006996:	4607      	mov	r7, r0
 8006998:	460c      	mov	r4, r1
 800699a:	461e      	mov	r6, r3
 800699c:	f101 0c14 	add.w	ip, r1, #20
 80069a0:	2000      	movs	r0, #0
 80069a2:	f8dc 3000 	ldr.w	r3, [ip]
 80069a6:	b299      	uxth	r1, r3
 80069a8:	fb02 6101 	mla	r1, r2, r1, r6
 80069ac:	0c1e      	lsrs	r6, r3, #16
 80069ae:	0c0b      	lsrs	r3, r1, #16
 80069b0:	fb02 3306 	mla	r3, r2, r6, r3
 80069b4:	b289      	uxth	r1, r1
 80069b6:	3001      	adds	r0, #1
 80069b8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80069bc:	4285      	cmp	r5, r0
 80069be:	f84c 1b04 	str.w	r1, [ip], #4
 80069c2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80069c6:	dcec      	bgt.n	80069a2 <__multadd+0x12>
 80069c8:	b30e      	cbz	r6, 8006a0e <__multadd+0x7e>
 80069ca:	68a3      	ldr	r3, [r4, #8]
 80069cc:	42ab      	cmp	r3, r5
 80069ce:	dc19      	bgt.n	8006a04 <__multadd+0x74>
 80069d0:	6861      	ldr	r1, [r4, #4]
 80069d2:	4638      	mov	r0, r7
 80069d4:	3101      	adds	r1, #1
 80069d6:	f7ff ff79 	bl	80068cc <_Balloc>
 80069da:	4680      	mov	r8, r0
 80069dc:	b928      	cbnz	r0, 80069ea <__multadd+0x5a>
 80069de:	4602      	mov	r2, r0
 80069e0:	4b0c      	ldr	r3, [pc, #48]	; (8006a14 <__multadd+0x84>)
 80069e2:	480d      	ldr	r0, [pc, #52]	; (8006a18 <__multadd+0x88>)
 80069e4:	21ba      	movs	r1, #186	; 0xba
 80069e6:	f000 fd0d 	bl	8007404 <__assert_func>
 80069ea:	6922      	ldr	r2, [r4, #16]
 80069ec:	3202      	adds	r2, #2
 80069ee:	f104 010c 	add.w	r1, r4, #12
 80069f2:	0092      	lsls	r2, r2, #2
 80069f4:	300c      	adds	r0, #12
 80069f6:	f7ff f894 	bl	8005b22 <memcpy>
 80069fa:	4621      	mov	r1, r4
 80069fc:	4638      	mov	r0, r7
 80069fe:	f7ff ffa5 	bl	800694c <_Bfree>
 8006a02:	4644      	mov	r4, r8
 8006a04:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006a08:	3501      	adds	r5, #1
 8006a0a:	615e      	str	r6, [r3, #20]
 8006a0c:	6125      	str	r5, [r4, #16]
 8006a0e:	4620      	mov	r0, r4
 8006a10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a14:	0800c178 	.word	0x0800c178
 8006a18:	0800c189 	.word	0x0800c189

08006a1c <__hi0bits>:
 8006a1c:	0c03      	lsrs	r3, r0, #16
 8006a1e:	041b      	lsls	r3, r3, #16
 8006a20:	b9d3      	cbnz	r3, 8006a58 <__hi0bits+0x3c>
 8006a22:	0400      	lsls	r0, r0, #16
 8006a24:	2310      	movs	r3, #16
 8006a26:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006a2a:	bf04      	itt	eq
 8006a2c:	0200      	lsleq	r0, r0, #8
 8006a2e:	3308      	addeq	r3, #8
 8006a30:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006a34:	bf04      	itt	eq
 8006a36:	0100      	lsleq	r0, r0, #4
 8006a38:	3304      	addeq	r3, #4
 8006a3a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006a3e:	bf04      	itt	eq
 8006a40:	0080      	lsleq	r0, r0, #2
 8006a42:	3302      	addeq	r3, #2
 8006a44:	2800      	cmp	r0, #0
 8006a46:	db05      	blt.n	8006a54 <__hi0bits+0x38>
 8006a48:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006a4c:	f103 0301 	add.w	r3, r3, #1
 8006a50:	bf08      	it	eq
 8006a52:	2320      	moveq	r3, #32
 8006a54:	4618      	mov	r0, r3
 8006a56:	4770      	bx	lr
 8006a58:	2300      	movs	r3, #0
 8006a5a:	e7e4      	b.n	8006a26 <__hi0bits+0xa>

08006a5c <__lo0bits>:
 8006a5c:	6803      	ldr	r3, [r0, #0]
 8006a5e:	f013 0207 	ands.w	r2, r3, #7
 8006a62:	d00c      	beq.n	8006a7e <__lo0bits+0x22>
 8006a64:	07d9      	lsls	r1, r3, #31
 8006a66:	d422      	bmi.n	8006aae <__lo0bits+0x52>
 8006a68:	079a      	lsls	r2, r3, #30
 8006a6a:	bf49      	itett	mi
 8006a6c:	085b      	lsrmi	r3, r3, #1
 8006a6e:	089b      	lsrpl	r3, r3, #2
 8006a70:	6003      	strmi	r3, [r0, #0]
 8006a72:	2201      	movmi	r2, #1
 8006a74:	bf5c      	itt	pl
 8006a76:	6003      	strpl	r3, [r0, #0]
 8006a78:	2202      	movpl	r2, #2
 8006a7a:	4610      	mov	r0, r2
 8006a7c:	4770      	bx	lr
 8006a7e:	b299      	uxth	r1, r3
 8006a80:	b909      	cbnz	r1, 8006a86 <__lo0bits+0x2a>
 8006a82:	0c1b      	lsrs	r3, r3, #16
 8006a84:	2210      	movs	r2, #16
 8006a86:	b2d9      	uxtb	r1, r3
 8006a88:	b909      	cbnz	r1, 8006a8e <__lo0bits+0x32>
 8006a8a:	3208      	adds	r2, #8
 8006a8c:	0a1b      	lsrs	r3, r3, #8
 8006a8e:	0719      	lsls	r1, r3, #28
 8006a90:	bf04      	itt	eq
 8006a92:	091b      	lsreq	r3, r3, #4
 8006a94:	3204      	addeq	r2, #4
 8006a96:	0799      	lsls	r1, r3, #30
 8006a98:	bf04      	itt	eq
 8006a9a:	089b      	lsreq	r3, r3, #2
 8006a9c:	3202      	addeq	r2, #2
 8006a9e:	07d9      	lsls	r1, r3, #31
 8006aa0:	d403      	bmi.n	8006aaa <__lo0bits+0x4e>
 8006aa2:	085b      	lsrs	r3, r3, #1
 8006aa4:	f102 0201 	add.w	r2, r2, #1
 8006aa8:	d003      	beq.n	8006ab2 <__lo0bits+0x56>
 8006aaa:	6003      	str	r3, [r0, #0]
 8006aac:	e7e5      	b.n	8006a7a <__lo0bits+0x1e>
 8006aae:	2200      	movs	r2, #0
 8006ab0:	e7e3      	b.n	8006a7a <__lo0bits+0x1e>
 8006ab2:	2220      	movs	r2, #32
 8006ab4:	e7e1      	b.n	8006a7a <__lo0bits+0x1e>
	...

08006ab8 <__i2b>:
 8006ab8:	b510      	push	{r4, lr}
 8006aba:	460c      	mov	r4, r1
 8006abc:	2101      	movs	r1, #1
 8006abe:	f7ff ff05 	bl	80068cc <_Balloc>
 8006ac2:	4602      	mov	r2, r0
 8006ac4:	b928      	cbnz	r0, 8006ad2 <__i2b+0x1a>
 8006ac6:	4b05      	ldr	r3, [pc, #20]	; (8006adc <__i2b+0x24>)
 8006ac8:	4805      	ldr	r0, [pc, #20]	; (8006ae0 <__i2b+0x28>)
 8006aca:	f240 1145 	movw	r1, #325	; 0x145
 8006ace:	f000 fc99 	bl	8007404 <__assert_func>
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	6144      	str	r4, [r0, #20]
 8006ad6:	6103      	str	r3, [r0, #16]
 8006ad8:	bd10      	pop	{r4, pc}
 8006ada:	bf00      	nop
 8006adc:	0800c178 	.word	0x0800c178
 8006ae0:	0800c189 	.word	0x0800c189

08006ae4 <__multiply>:
 8006ae4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ae8:	4691      	mov	r9, r2
 8006aea:	690a      	ldr	r2, [r1, #16]
 8006aec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006af0:	429a      	cmp	r2, r3
 8006af2:	bfb8      	it	lt
 8006af4:	460b      	movlt	r3, r1
 8006af6:	460c      	mov	r4, r1
 8006af8:	bfbc      	itt	lt
 8006afa:	464c      	movlt	r4, r9
 8006afc:	4699      	movlt	r9, r3
 8006afe:	6927      	ldr	r7, [r4, #16]
 8006b00:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006b04:	68a3      	ldr	r3, [r4, #8]
 8006b06:	6861      	ldr	r1, [r4, #4]
 8006b08:	eb07 060a 	add.w	r6, r7, sl
 8006b0c:	42b3      	cmp	r3, r6
 8006b0e:	b085      	sub	sp, #20
 8006b10:	bfb8      	it	lt
 8006b12:	3101      	addlt	r1, #1
 8006b14:	f7ff feda 	bl	80068cc <_Balloc>
 8006b18:	b930      	cbnz	r0, 8006b28 <__multiply+0x44>
 8006b1a:	4602      	mov	r2, r0
 8006b1c:	4b44      	ldr	r3, [pc, #272]	; (8006c30 <__multiply+0x14c>)
 8006b1e:	4845      	ldr	r0, [pc, #276]	; (8006c34 <__multiply+0x150>)
 8006b20:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006b24:	f000 fc6e 	bl	8007404 <__assert_func>
 8006b28:	f100 0514 	add.w	r5, r0, #20
 8006b2c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006b30:	462b      	mov	r3, r5
 8006b32:	2200      	movs	r2, #0
 8006b34:	4543      	cmp	r3, r8
 8006b36:	d321      	bcc.n	8006b7c <__multiply+0x98>
 8006b38:	f104 0314 	add.w	r3, r4, #20
 8006b3c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006b40:	f109 0314 	add.w	r3, r9, #20
 8006b44:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006b48:	9202      	str	r2, [sp, #8]
 8006b4a:	1b3a      	subs	r2, r7, r4
 8006b4c:	3a15      	subs	r2, #21
 8006b4e:	f022 0203 	bic.w	r2, r2, #3
 8006b52:	3204      	adds	r2, #4
 8006b54:	f104 0115 	add.w	r1, r4, #21
 8006b58:	428f      	cmp	r7, r1
 8006b5a:	bf38      	it	cc
 8006b5c:	2204      	movcc	r2, #4
 8006b5e:	9201      	str	r2, [sp, #4]
 8006b60:	9a02      	ldr	r2, [sp, #8]
 8006b62:	9303      	str	r3, [sp, #12]
 8006b64:	429a      	cmp	r2, r3
 8006b66:	d80c      	bhi.n	8006b82 <__multiply+0x9e>
 8006b68:	2e00      	cmp	r6, #0
 8006b6a:	dd03      	ble.n	8006b74 <__multiply+0x90>
 8006b6c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d05b      	beq.n	8006c2c <__multiply+0x148>
 8006b74:	6106      	str	r6, [r0, #16]
 8006b76:	b005      	add	sp, #20
 8006b78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b7c:	f843 2b04 	str.w	r2, [r3], #4
 8006b80:	e7d8      	b.n	8006b34 <__multiply+0x50>
 8006b82:	f8b3 a000 	ldrh.w	sl, [r3]
 8006b86:	f1ba 0f00 	cmp.w	sl, #0
 8006b8a:	d024      	beq.n	8006bd6 <__multiply+0xf2>
 8006b8c:	f104 0e14 	add.w	lr, r4, #20
 8006b90:	46a9      	mov	r9, r5
 8006b92:	f04f 0c00 	mov.w	ip, #0
 8006b96:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006b9a:	f8d9 1000 	ldr.w	r1, [r9]
 8006b9e:	fa1f fb82 	uxth.w	fp, r2
 8006ba2:	b289      	uxth	r1, r1
 8006ba4:	fb0a 110b 	mla	r1, sl, fp, r1
 8006ba8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006bac:	f8d9 2000 	ldr.w	r2, [r9]
 8006bb0:	4461      	add	r1, ip
 8006bb2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006bb6:	fb0a c20b 	mla	r2, sl, fp, ip
 8006bba:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006bbe:	b289      	uxth	r1, r1
 8006bc0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006bc4:	4577      	cmp	r7, lr
 8006bc6:	f849 1b04 	str.w	r1, [r9], #4
 8006bca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006bce:	d8e2      	bhi.n	8006b96 <__multiply+0xb2>
 8006bd0:	9a01      	ldr	r2, [sp, #4]
 8006bd2:	f845 c002 	str.w	ip, [r5, r2]
 8006bd6:	9a03      	ldr	r2, [sp, #12]
 8006bd8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006bdc:	3304      	adds	r3, #4
 8006bde:	f1b9 0f00 	cmp.w	r9, #0
 8006be2:	d021      	beq.n	8006c28 <__multiply+0x144>
 8006be4:	6829      	ldr	r1, [r5, #0]
 8006be6:	f104 0c14 	add.w	ip, r4, #20
 8006bea:	46ae      	mov	lr, r5
 8006bec:	f04f 0a00 	mov.w	sl, #0
 8006bf0:	f8bc b000 	ldrh.w	fp, [ip]
 8006bf4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006bf8:	fb09 220b 	mla	r2, r9, fp, r2
 8006bfc:	4452      	add	r2, sl
 8006bfe:	b289      	uxth	r1, r1
 8006c00:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006c04:	f84e 1b04 	str.w	r1, [lr], #4
 8006c08:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006c0c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006c10:	f8be 1000 	ldrh.w	r1, [lr]
 8006c14:	fb09 110a 	mla	r1, r9, sl, r1
 8006c18:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006c1c:	4567      	cmp	r7, ip
 8006c1e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006c22:	d8e5      	bhi.n	8006bf0 <__multiply+0x10c>
 8006c24:	9a01      	ldr	r2, [sp, #4]
 8006c26:	50a9      	str	r1, [r5, r2]
 8006c28:	3504      	adds	r5, #4
 8006c2a:	e799      	b.n	8006b60 <__multiply+0x7c>
 8006c2c:	3e01      	subs	r6, #1
 8006c2e:	e79b      	b.n	8006b68 <__multiply+0x84>
 8006c30:	0800c178 	.word	0x0800c178
 8006c34:	0800c189 	.word	0x0800c189

08006c38 <__pow5mult>:
 8006c38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c3c:	4615      	mov	r5, r2
 8006c3e:	f012 0203 	ands.w	r2, r2, #3
 8006c42:	4606      	mov	r6, r0
 8006c44:	460f      	mov	r7, r1
 8006c46:	d007      	beq.n	8006c58 <__pow5mult+0x20>
 8006c48:	4c25      	ldr	r4, [pc, #148]	; (8006ce0 <__pow5mult+0xa8>)
 8006c4a:	3a01      	subs	r2, #1
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006c52:	f7ff fe9d 	bl	8006990 <__multadd>
 8006c56:	4607      	mov	r7, r0
 8006c58:	10ad      	asrs	r5, r5, #2
 8006c5a:	d03d      	beq.n	8006cd8 <__pow5mult+0xa0>
 8006c5c:	69f4      	ldr	r4, [r6, #28]
 8006c5e:	b97c      	cbnz	r4, 8006c80 <__pow5mult+0x48>
 8006c60:	2010      	movs	r0, #16
 8006c62:	f7fe f88f 	bl	8004d84 <malloc>
 8006c66:	4602      	mov	r2, r0
 8006c68:	61f0      	str	r0, [r6, #28]
 8006c6a:	b928      	cbnz	r0, 8006c78 <__pow5mult+0x40>
 8006c6c:	4b1d      	ldr	r3, [pc, #116]	; (8006ce4 <__pow5mult+0xac>)
 8006c6e:	481e      	ldr	r0, [pc, #120]	; (8006ce8 <__pow5mult+0xb0>)
 8006c70:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006c74:	f000 fbc6 	bl	8007404 <__assert_func>
 8006c78:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006c7c:	6004      	str	r4, [r0, #0]
 8006c7e:	60c4      	str	r4, [r0, #12]
 8006c80:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006c84:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006c88:	b94c      	cbnz	r4, 8006c9e <__pow5mult+0x66>
 8006c8a:	f240 2171 	movw	r1, #625	; 0x271
 8006c8e:	4630      	mov	r0, r6
 8006c90:	f7ff ff12 	bl	8006ab8 <__i2b>
 8006c94:	2300      	movs	r3, #0
 8006c96:	f8c8 0008 	str.w	r0, [r8, #8]
 8006c9a:	4604      	mov	r4, r0
 8006c9c:	6003      	str	r3, [r0, #0]
 8006c9e:	f04f 0900 	mov.w	r9, #0
 8006ca2:	07eb      	lsls	r3, r5, #31
 8006ca4:	d50a      	bpl.n	8006cbc <__pow5mult+0x84>
 8006ca6:	4639      	mov	r1, r7
 8006ca8:	4622      	mov	r2, r4
 8006caa:	4630      	mov	r0, r6
 8006cac:	f7ff ff1a 	bl	8006ae4 <__multiply>
 8006cb0:	4639      	mov	r1, r7
 8006cb2:	4680      	mov	r8, r0
 8006cb4:	4630      	mov	r0, r6
 8006cb6:	f7ff fe49 	bl	800694c <_Bfree>
 8006cba:	4647      	mov	r7, r8
 8006cbc:	106d      	asrs	r5, r5, #1
 8006cbe:	d00b      	beq.n	8006cd8 <__pow5mult+0xa0>
 8006cc0:	6820      	ldr	r0, [r4, #0]
 8006cc2:	b938      	cbnz	r0, 8006cd4 <__pow5mult+0x9c>
 8006cc4:	4622      	mov	r2, r4
 8006cc6:	4621      	mov	r1, r4
 8006cc8:	4630      	mov	r0, r6
 8006cca:	f7ff ff0b 	bl	8006ae4 <__multiply>
 8006cce:	6020      	str	r0, [r4, #0]
 8006cd0:	f8c0 9000 	str.w	r9, [r0]
 8006cd4:	4604      	mov	r4, r0
 8006cd6:	e7e4      	b.n	8006ca2 <__pow5mult+0x6a>
 8006cd8:	4638      	mov	r0, r7
 8006cda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cde:	bf00      	nop
 8006ce0:	0800c2d8 	.word	0x0800c2d8
 8006ce4:	0800c109 	.word	0x0800c109
 8006ce8:	0800c189 	.word	0x0800c189

08006cec <__lshift>:
 8006cec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cf0:	460c      	mov	r4, r1
 8006cf2:	6849      	ldr	r1, [r1, #4]
 8006cf4:	6923      	ldr	r3, [r4, #16]
 8006cf6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006cfa:	68a3      	ldr	r3, [r4, #8]
 8006cfc:	4607      	mov	r7, r0
 8006cfe:	4691      	mov	r9, r2
 8006d00:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006d04:	f108 0601 	add.w	r6, r8, #1
 8006d08:	42b3      	cmp	r3, r6
 8006d0a:	db0b      	blt.n	8006d24 <__lshift+0x38>
 8006d0c:	4638      	mov	r0, r7
 8006d0e:	f7ff fddd 	bl	80068cc <_Balloc>
 8006d12:	4605      	mov	r5, r0
 8006d14:	b948      	cbnz	r0, 8006d2a <__lshift+0x3e>
 8006d16:	4602      	mov	r2, r0
 8006d18:	4b28      	ldr	r3, [pc, #160]	; (8006dbc <__lshift+0xd0>)
 8006d1a:	4829      	ldr	r0, [pc, #164]	; (8006dc0 <__lshift+0xd4>)
 8006d1c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006d20:	f000 fb70 	bl	8007404 <__assert_func>
 8006d24:	3101      	adds	r1, #1
 8006d26:	005b      	lsls	r3, r3, #1
 8006d28:	e7ee      	b.n	8006d08 <__lshift+0x1c>
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	f100 0114 	add.w	r1, r0, #20
 8006d30:	f100 0210 	add.w	r2, r0, #16
 8006d34:	4618      	mov	r0, r3
 8006d36:	4553      	cmp	r3, sl
 8006d38:	db33      	blt.n	8006da2 <__lshift+0xb6>
 8006d3a:	6920      	ldr	r0, [r4, #16]
 8006d3c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006d40:	f104 0314 	add.w	r3, r4, #20
 8006d44:	f019 091f 	ands.w	r9, r9, #31
 8006d48:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006d4c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006d50:	d02b      	beq.n	8006daa <__lshift+0xbe>
 8006d52:	f1c9 0e20 	rsb	lr, r9, #32
 8006d56:	468a      	mov	sl, r1
 8006d58:	2200      	movs	r2, #0
 8006d5a:	6818      	ldr	r0, [r3, #0]
 8006d5c:	fa00 f009 	lsl.w	r0, r0, r9
 8006d60:	4310      	orrs	r0, r2
 8006d62:	f84a 0b04 	str.w	r0, [sl], #4
 8006d66:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d6a:	459c      	cmp	ip, r3
 8006d6c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006d70:	d8f3      	bhi.n	8006d5a <__lshift+0x6e>
 8006d72:	ebac 0304 	sub.w	r3, ip, r4
 8006d76:	3b15      	subs	r3, #21
 8006d78:	f023 0303 	bic.w	r3, r3, #3
 8006d7c:	3304      	adds	r3, #4
 8006d7e:	f104 0015 	add.w	r0, r4, #21
 8006d82:	4584      	cmp	ip, r0
 8006d84:	bf38      	it	cc
 8006d86:	2304      	movcc	r3, #4
 8006d88:	50ca      	str	r2, [r1, r3]
 8006d8a:	b10a      	cbz	r2, 8006d90 <__lshift+0xa4>
 8006d8c:	f108 0602 	add.w	r6, r8, #2
 8006d90:	3e01      	subs	r6, #1
 8006d92:	4638      	mov	r0, r7
 8006d94:	612e      	str	r6, [r5, #16]
 8006d96:	4621      	mov	r1, r4
 8006d98:	f7ff fdd8 	bl	800694c <_Bfree>
 8006d9c:	4628      	mov	r0, r5
 8006d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006da2:	f842 0f04 	str.w	r0, [r2, #4]!
 8006da6:	3301      	adds	r3, #1
 8006da8:	e7c5      	b.n	8006d36 <__lshift+0x4a>
 8006daa:	3904      	subs	r1, #4
 8006dac:	f853 2b04 	ldr.w	r2, [r3], #4
 8006db0:	f841 2f04 	str.w	r2, [r1, #4]!
 8006db4:	459c      	cmp	ip, r3
 8006db6:	d8f9      	bhi.n	8006dac <__lshift+0xc0>
 8006db8:	e7ea      	b.n	8006d90 <__lshift+0xa4>
 8006dba:	bf00      	nop
 8006dbc:	0800c178 	.word	0x0800c178
 8006dc0:	0800c189 	.word	0x0800c189

08006dc4 <__mcmp>:
 8006dc4:	b530      	push	{r4, r5, lr}
 8006dc6:	6902      	ldr	r2, [r0, #16]
 8006dc8:	690c      	ldr	r4, [r1, #16]
 8006dca:	1b12      	subs	r2, r2, r4
 8006dcc:	d10e      	bne.n	8006dec <__mcmp+0x28>
 8006dce:	f100 0314 	add.w	r3, r0, #20
 8006dd2:	3114      	adds	r1, #20
 8006dd4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006dd8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006ddc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006de0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006de4:	42a5      	cmp	r5, r4
 8006de6:	d003      	beq.n	8006df0 <__mcmp+0x2c>
 8006de8:	d305      	bcc.n	8006df6 <__mcmp+0x32>
 8006dea:	2201      	movs	r2, #1
 8006dec:	4610      	mov	r0, r2
 8006dee:	bd30      	pop	{r4, r5, pc}
 8006df0:	4283      	cmp	r3, r0
 8006df2:	d3f3      	bcc.n	8006ddc <__mcmp+0x18>
 8006df4:	e7fa      	b.n	8006dec <__mcmp+0x28>
 8006df6:	f04f 32ff 	mov.w	r2, #4294967295
 8006dfa:	e7f7      	b.n	8006dec <__mcmp+0x28>

08006dfc <__mdiff>:
 8006dfc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e00:	460c      	mov	r4, r1
 8006e02:	4606      	mov	r6, r0
 8006e04:	4611      	mov	r1, r2
 8006e06:	4620      	mov	r0, r4
 8006e08:	4690      	mov	r8, r2
 8006e0a:	f7ff ffdb 	bl	8006dc4 <__mcmp>
 8006e0e:	1e05      	subs	r5, r0, #0
 8006e10:	d110      	bne.n	8006e34 <__mdiff+0x38>
 8006e12:	4629      	mov	r1, r5
 8006e14:	4630      	mov	r0, r6
 8006e16:	f7ff fd59 	bl	80068cc <_Balloc>
 8006e1a:	b930      	cbnz	r0, 8006e2a <__mdiff+0x2e>
 8006e1c:	4b3a      	ldr	r3, [pc, #232]	; (8006f08 <__mdiff+0x10c>)
 8006e1e:	4602      	mov	r2, r0
 8006e20:	f240 2137 	movw	r1, #567	; 0x237
 8006e24:	4839      	ldr	r0, [pc, #228]	; (8006f0c <__mdiff+0x110>)
 8006e26:	f000 faed 	bl	8007404 <__assert_func>
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006e30:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e34:	bfa4      	itt	ge
 8006e36:	4643      	movge	r3, r8
 8006e38:	46a0      	movge	r8, r4
 8006e3a:	4630      	mov	r0, r6
 8006e3c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006e40:	bfa6      	itte	ge
 8006e42:	461c      	movge	r4, r3
 8006e44:	2500      	movge	r5, #0
 8006e46:	2501      	movlt	r5, #1
 8006e48:	f7ff fd40 	bl	80068cc <_Balloc>
 8006e4c:	b920      	cbnz	r0, 8006e58 <__mdiff+0x5c>
 8006e4e:	4b2e      	ldr	r3, [pc, #184]	; (8006f08 <__mdiff+0x10c>)
 8006e50:	4602      	mov	r2, r0
 8006e52:	f240 2145 	movw	r1, #581	; 0x245
 8006e56:	e7e5      	b.n	8006e24 <__mdiff+0x28>
 8006e58:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006e5c:	6926      	ldr	r6, [r4, #16]
 8006e5e:	60c5      	str	r5, [r0, #12]
 8006e60:	f104 0914 	add.w	r9, r4, #20
 8006e64:	f108 0514 	add.w	r5, r8, #20
 8006e68:	f100 0e14 	add.w	lr, r0, #20
 8006e6c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006e70:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006e74:	f108 0210 	add.w	r2, r8, #16
 8006e78:	46f2      	mov	sl, lr
 8006e7a:	2100      	movs	r1, #0
 8006e7c:	f859 3b04 	ldr.w	r3, [r9], #4
 8006e80:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006e84:	fa11 f88b 	uxtah	r8, r1, fp
 8006e88:	b299      	uxth	r1, r3
 8006e8a:	0c1b      	lsrs	r3, r3, #16
 8006e8c:	eba8 0801 	sub.w	r8, r8, r1
 8006e90:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006e94:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006e98:	fa1f f888 	uxth.w	r8, r8
 8006e9c:	1419      	asrs	r1, r3, #16
 8006e9e:	454e      	cmp	r6, r9
 8006ea0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006ea4:	f84a 3b04 	str.w	r3, [sl], #4
 8006ea8:	d8e8      	bhi.n	8006e7c <__mdiff+0x80>
 8006eaa:	1b33      	subs	r3, r6, r4
 8006eac:	3b15      	subs	r3, #21
 8006eae:	f023 0303 	bic.w	r3, r3, #3
 8006eb2:	3304      	adds	r3, #4
 8006eb4:	3415      	adds	r4, #21
 8006eb6:	42a6      	cmp	r6, r4
 8006eb8:	bf38      	it	cc
 8006eba:	2304      	movcc	r3, #4
 8006ebc:	441d      	add	r5, r3
 8006ebe:	4473      	add	r3, lr
 8006ec0:	469e      	mov	lr, r3
 8006ec2:	462e      	mov	r6, r5
 8006ec4:	4566      	cmp	r6, ip
 8006ec6:	d30e      	bcc.n	8006ee6 <__mdiff+0xea>
 8006ec8:	f10c 0203 	add.w	r2, ip, #3
 8006ecc:	1b52      	subs	r2, r2, r5
 8006ece:	f022 0203 	bic.w	r2, r2, #3
 8006ed2:	3d03      	subs	r5, #3
 8006ed4:	45ac      	cmp	ip, r5
 8006ed6:	bf38      	it	cc
 8006ed8:	2200      	movcc	r2, #0
 8006eda:	4413      	add	r3, r2
 8006edc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006ee0:	b17a      	cbz	r2, 8006f02 <__mdiff+0x106>
 8006ee2:	6107      	str	r7, [r0, #16]
 8006ee4:	e7a4      	b.n	8006e30 <__mdiff+0x34>
 8006ee6:	f856 8b04 	ldr.w	r8, [r6], #4
 8006eea:	fa11 f288 	uxtah	r2, r1, r8
 8006eee:	1414      	asrs	r4, r2, #16
 8006ef0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006ef4:	b292      	uxth	r2, r2
 8006ef6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006efa:	f84e 2b04 	str.w	r2, [lr], #4
 8006efe:	1421      	asrs	r1, r4, #16
 8006f00:	e7e0      	b.n	8006ec4 <__mdiff+0xc8>
 8006f02:	3f01      	subs	r7, #1
 8006f04:	e7ea      	b.n	8006edc <__mdiff+0xe0>
 8006f06:	bf00      	nop
 8006f08:	0800c178 	.word	0x0800c178
 8006f0c:	0800c189 	.word	0x0800c189

08006f10 <__d2b>:
 8006f10:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006f14:	460f      	mov	r7, r1
 8006f16:	2101      	movs	r1, #1
 8006f18:	ec59 8b10 	vmov	r8, r9, d0
 8006f1c:	4616      	mov	r6, r2
 8006f1e:	f7ff fcd5 	bl	80068cc <_Balloc>
 8006f22:	4604      	mov	r4, r0
 8006f24:	b930      	cbnz	r0, 8006f34 <__d2b+0x24>
 8006f26:	4602      	mov	r2, r0
 8006f28:	4b24      	ldr	r3, [pc, #144]	; (8006fbc <__d2b+0xac>)
 8006f2a:	4825      	ldr	r0, [pc, #148]	; (8006fc0 <__d2b+0xb0>)
 8006f2c:	f240 310f 	movw	r1, #783	; 0x30f
 8006f30:	f000 fa68 	bl	8007404 <__assert_func>
 8006f34:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006f38:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006f3c:	bb2d      	cbnz	r5, 8006f8a <__d2b+0x7a>
 8006f3e:	9301      	str	r3, [sp, #4]
 8006f40:	f1b8 0300 	subs.w	r3, r8, #0
 8006f44:	d026      	beq.n	8006f94 <__d2b+0x84>
 8006f46:	4668      	mov	r0, sp
 8006f48:	9300      	str	r3, [sp, #0]
 8006f4a:	f7ff fd87 	bl	8006a5c <__lo0bits>
 8006f4e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006f52:	b1e8      	cbz	r0, 8006f90 <__d2b+0x80>
 8006f54:	f1c0 0320 	rsb	r3, r0, #32
 8006f58:	fa02 f303 	lsl.w	r3, r2, r3
 8006f5c:	430b      	orrs	r3, r1
 8006f5e:	40c2      	lsrs	r2, r0
 8006f60:	6163      	str	r3, [r4, #20]
 8006f62:	9201      	str	r2, [sp, #4]
 8006f64:	9b01      	ldr	r3, [sp, #4]
 8006f66:	61a3      	str	r3, [r4, #24]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	bf14      	ite	ne
 8006f6c:	2202      	movne	r2, #2
 8006f6e:	2201      	moveq	r2, #1
 8006f70:	6122      	str	r2, [r4, #16]
 8006f72:	b1bd      	cbz	r5, 8006fa4 <__d2b+0x94>
 8006f74:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006f78:	4405      	add	r5, r0
 8006f7a:	603d      	str	r5, [r7, #0]
 8006f7c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006f80:	6030      	str	r0, [r6, #0]
 8006f82:	4620      	mov	r0, r4
 8006f84:	b003      	add	sp, #12
 8006f86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006f8a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006f8e:	e7d6      	b.n	8006f3e <__d2b+0x2e>
 8006f90:	6161      	str	r1, [r4, #20]
 8006f92:	e7e7      	b.n	8006f64 <__d2b+0x54>
 8006f94:	a801      	add	r0, sp, #4
 8006f96:	f7ff fd61 	bl	8006a5c <__lo0bits>
 8006f9a:	9b01      	ldr	r3, [sp, #4]
 8006f9c:	6163      	str	r3, [r4, #20]
 8006f9e:	3020      	adds	r0, #32
 8006fa0:	2201      	movs	r2, #1
 8006fa2:	e7e5      	b.n	8006f70 <__d2b+0x60>
 8006fa4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006fa8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006fac:	6038      	str	r0, [r7, #0]
 8006fae:	6918      	ldr	r0, [r3, #16]
 8006fb0:	f7ff fd34 	bl	8006a1c <__hi0bits>
 8006fb4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006fb8:	e7e2      	b.n	8006f80 <__d2b+0x70>
 8006fba:	bf00      	nop
 8006fbc:	0800c178 	.word	0x0800c178
 8006fc0:	0800c189 	.word	0x0800c189

08006fc4 <__ssputs_r>:
 8006fc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fc8:	688e      	ldr	r6, [r1, #8]
 8006fca:	461f      	mov	r7, r3
 8006fcc:	42be      	cmp	r6, r7
 8006fce:	680b      	ldr	r3, [r1, #0]
 8006fd0:	4682      	mov	sl, r0
 8006fd2:	460c      	mov	r4, r1
 8006fd4:	4690      	mov	r8, r2
 8006fd6:	d82c      	bhi.n	8007032 <__ssputs_r+0x6e>
 8006fd8:	898a      	ldrh	r2, [r1, #12]
 8006fda:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006fde:	d026      	beq.n	800702e <__ssputs_r+0x6a>
 8006fe0:	6965      	ldr	r5, [r4, #20]
 8006fe2:	6909      	ldr	r1, [r1, #16]
 8006fe4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006fe8:	eba3 0901 	sub.w	r9, r3, r1
 8006fec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006ff0:	1c7b      	adds	r3, r7, #1
 8006ff2:	444b      	add	r3, r9
 8006ff4:	106d      	asrs	r5, r5, #1
 8006ff6:	429d      	cmp	r5, r3
 8006ff8:	bf38      	it	cc
 8006ffa:	461d      	movcc	r5, r3
 8006ffc:	0553      	lsls	r3, r2, #21
 8006ffe:	d527      	bpl.n	8007050 <__ssputs_r+0x8c>
 8007000:	4629      	mov	r1, r5
 8007002:	f7fd fee7 	bl	8004dd4 <_malloc_r>
 8007006:	4606      	mov	r6, r0
 8007008:	b360      	cbz	r0, 8007064 <__ssputs_r+0xa0>
 800700a:	6921      	ldr	r1, [r4, #16]
 800700c:	464a      	mov	r2, r9
 800700e:	f7fe fd88 	bl	8005b22 <memcpy>
 8007012:	89a3      	ldrh	r3, [r4, #12]
 8007014:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007018:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800701c:	81a3      	strh	r3, [r4, #12]
 800701e:	6126      	str	r6, [r4, #16]
 8007020:	6165      	str	r5, [r4, #20]
 8007022:	444e      	add	r6, r9
 8007024:	eba5 0509 	sub.w	r5, r5, r9
 8007028:	6026      	str	r6, [r4, #0]
 800702a:	60a5      	str	r5, [r4, #8]
 800702c:	463e      	mov	r6, r7
 800702e:	42be      	cmp	r6, r7
 8007030:	d900      	bls.n	8007034 <__ssputs_r+0x70>
 8007032:	463e      	mov	r6, r7
 8007034:	6820      	ldr	r0, [r4, #0]
 8007036:	4632      	mov	r2, r6
 8007038:	4641      	mov	r1, r8
 800703a:	f000 f9c9 	bl	80073d0 <memmove>
 800703e:	68a3      	ldr	r3, [r4, #8]
 8007040:	1b9b      	subs	r3, r3, r6
 8007042:	60a3      	str	r3, [r4, #8]
 8007044:	6823      	ldr	r3, [r4, #0]
 8007046:	4433      	add	r3, r6
 8007048:	6023      	str	r3, [r4, #0]
 800704a:	2000      	movs	r0, #0
 800704c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007050:	462a      	mov	r2, r5
 8007052:	f000 fa1d 	bl	8007490 <_realloc_r>
 8007056:	4606      	mov	r6, r0
 8007058:	2800      	cmp	r0, #0
 800705a:	d1e0      	bne.n	800701e <__ssputs_r+0x5a>
 800705c:	6921      	ldr	r1, [r4, #16]
 800705e:	4650      	mov	r0, sl
 8007060:	f7ff fbe8 	bl	8006834 <_free_r>
 8007064:	230c      	movs	r3, #12
 8007066:	f8ca 3000 	str.w	r3, [sl]
 800706a:	89a3      	ldrh	r3, [r4, #12]
 800706c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007070:	81a3      	strh	r3, [r4, #12]
 8007072:	f04f 30ff 	mov.w	r0, #4294967295
 8007076:	e7e9      	b.n	800704c <__ssputs_r+0x88>

08007078 <_svfiprintf_r>:
 8007078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800707c:	4698      	mov	r8, r3
 800707e:	898b      	ldrh	r3, [r1, #12]
 8007080:	061b      	lsls	r3, r3, #24
 8007082:	b09d      	sub	sp, #116	; 0x74
 8007084:	4607      	mov	r7, r0
 8007086:	460d      	mov	r5, r1
 8007088:	4614      	mov	r4, r2
 800708a:	d50e      	bpl.n	80070aa <_svfiprintf_r+0x32>
 800708c:	690b      	ldr	r3, [r1, #16]
 800708e:	b963      	cbnz	r3, 80070aa <_svfiprintf_r+0x32>
 8007090:	2140      	movs	r1, #64	; 0x40
 8007092:	f7fd fe9f 	bl	8004dd4 <_malloc_r>
 8007096:	6028      	str	r0, [r5, #0]
 8007098:	6128      	str	r0, [r5, #16]
 800709a:	b920      	cbnz	r0, 80070a6 <_svfiprintf_r+0x2e>
 800709c:	230c      	movs	r3, #12
 800709e:	603b      	str	r3, [r7, #0]
 80070a0:	f04f 30ff 	mov.w	r0, #4294967295
 80070a4:	e0d0      	b.n	8007248 <_svfiprintf_r+0x1d0>
 80070a6:	2340      	movs	r3, #64	; 0x40
 80070a8:	616b      	str	r3, [r5, #20]
 80070aa:	2300      	movs	r3, #0
 80070ac:	9309      	str	r3, [sp, #36]	; 0x24
 80070ae:	2320      	movs	r3, #32
 80070b0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80070b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80070b8:	2330      	movs	r3, #48	; 0x30
 80070ba:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007260 <_svfiprintf_r+0x1e8>
 80070be:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80070c2:	f04f 0901 	mov.w	r9, #1
 80070c6:	4623      	mov	r3, r4
 80070c8:	469a      	mov	sl, r3
 80070ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80070ce:	b10a      	cbz	r2, 80070d4 <_svfiprintf_r+0x5c>
 80070d0:	2a25      	cmp	r2, #37	; 0x25
 80070d2:	d1f9      	bne.n	80070c8 <_svfiprintf_r+0x50>
 80070d4:	ebba 0b04 	subs.w	fp, sl, r4
 80070d8:	d00b      	beq.n	80070f2 <_svfiprintf_r+0x7a>
 80070da:	465b      	mov	r3, fp
 80070dc:	4622      	mov	r2, r4
 80070de:	4629      	mov	r1, r5
 80070e0:	4638      	mov	r0, r7
 80070e2:	f7ff ff6f 	bl	8006fc4 <__ssputs_r>
 80070e6:	3001      	adds	r0, #1
 80070e8:	f000 80a9 	beq.w	800723e <_svfiprintf_r+0x1c6>
 80070ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80070ee:	445a      	add	r2, fp
 80070f0:	9209      	str	r2, [sp, #36]	; 0x24
 80070f2:	f89a 3000 	ldrb.w	r3, [sl]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	f000 80a1 	beq.w	800723e <_svfiprintf_r+0x1c6>
 80070fc:	2300      	movs	r3, #0
 80070fe:	f04f 32ff 	mov.w	r2, #4294967295
 8007102:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007106:	f10a 0a01 	add.w	sl, sl, #1
 800710a:	9304      	str	r3, [sp, #16]
 800710c:	9307      	str	r3, [sp, #28]
 800710e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007112:	931a      	str	r3, [sp, #104]	; 0x68
 8007114:	4654      	mov	r4, sl
 8007116:	2205      	movs	r2, #5
 8007118:	f814 1b01 	ldrb.w	r1, [r4], #1
 800711c:	4850      	ldr	r0, [pc, #320]	; (8007260 <_svfiprintf_r+0x1e8>)
 800711e:	f7f9 f85f 	bl	80001e0 <memchr>
 8007122:	9a04      	ldr	r2, [sp, #16]
 8007124:	b9d8      	cbnz	r0, 800715e <_svfiprintf_r+0xe6>
 8007126:	06d0      	lsls	r0, r2, #27
 8007128:	bf44      	itt	mi
 800712a:	2320      	movmi	r3, #32
 800712c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007130:	0711      	lsls	r1, r2, #28
 8007132:	bf44      	itt	mi
 8007134:	232b      	movmi	r3, #43	; 0x2b
 8007136:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800713a:	f89a 3000 	ldrb.w	r3, [sl]
 800713e:	2b2a      	cmp	r3, #42	; 0x2a
 8007140:	d015      	beq.n	800716e <_svfiprintf_r+0xf6>
 8007142:	9a07      	ldr	r2, [sp, #28]
 8007144:	4654      	mov	r4, sl
 8007146:	2000      	movs	r0, #0
 8007148:	f04f 0c0a 	mov.w	ip, #10
 800714c:	4621      	mov	r1, r4
 800714e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007152:	3b30      	subs	r3, #48	; 0x30
 8007154:	2b09      	cmp	r3, #9
 8007156:	d94d      	bls.n	80071f4 <_svfiprintf_r+0x17c>
 8007158:	b1b0      	cbz	r0, 8007188 <_svfiprintf_r+0x110>
 800715a:	9207      	str	r2, [sp, #28]
 800715c:	e014      	b.n	8007188 <_svfiprintf_r+0x110>
 800715e:	eba0 0308 	sub.w	r3, r0, r8
 8007162:	fa09 f303 	lsl.w	r3, r9, r3
 8007166:	4313      	orrs	r3, r2
 8007168:	9304      	str	r3, [sp, #16]
 800716a:	46a2      	mov	sl, r4
 800716c:	e7d2      	b.n	8007114 <_svfiprintf_r+0x9c>
 800716e:	9b03      	ldr	r3, [sp, #12]
 8007170:	1d19      	adds	r1, r3, #4
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	9103      	str	r1, [sp, #12]
 8007176:	2b00      	cmp	r3, #0
 8007178:	bfbb      	ittet	lt
 800717a:	425b      	neglt	r3, r3
 800717c:	f042 0202 	orrlt.w	r2, r2, #2
 8007180:	9307      	strge	r3, [sp, #28]
 8007182:	9307      	strlt	r3, [sp, #28]
 8007184:	bfb8      	it	lt
 8007186:	9204      	strlt	r2, [sp, #16]
 8007188:	7823      	ldrb	r3, [r4, #0]
 800718a:	2b2e      	cmp	r3, #46	; 0x2e
 800718c:	d10c      	bne.n	80071a8 <_svfiprintf_r+0x130>
 800718e:	7863      	ldrb	r3, [r4, #1]
 8007190:	2b2a      	cmp	r3, #42	; 0x2a
 8007192:	d134      	bne.n	80071fe <_svfiprintf_r+0x186>
 8007194:	9b03      	ldr	r3, [sp, #12]
 8007196:	1d1a      	adds	r2, r3, #4
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	9203      	str	r2, [sp, #12]
 800719c:	2b00      	cmp	r3, #0
 800719e:	bfb8      	it	lt
 80071a0:	f04f 33ff 	movlt.w	r3, #4294967295
 80071a4:	3402      	adds	r4, #2
 80071a6:	9305      	str	r3, [sp, #20]
 80071a8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007270 <_svfiprintf_r+0x1f8>
 80071ac:	7821      	ldrb	r1, [r4, #0]
 80071ae:	2203      	movs	r2, #3
 80071b0:	4650      	mov	r0, sl
 80071b2:	f7f9 f815 	bl	80001e0 <memchr>
 80071b6:	b138      	cbz	r0, 80071c8 <_svfiprintf_r+0x150>
 80071b8:	9b04      	ldr	r3, [sp, #16]
 80071ba:	eba0 000a 	sub.w	r0, r0, sl
 80071be:	2240      	movs	r2, #64	; 0x40
 80071c0:	4082      	lsls	r2, r0
 80071c2:	4313      	orrs	r3, r2
 80071c4:	3401      	adds	r4, #1
 80071c6:	9304      	str	r3, [sp, #16]
 80071c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071cc:	4825      	ldr	r0, [pc, #148]	; (8007264 <_svfiprintf_r+0x1ec>)
 80071ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80071d2:	2206      	movs	r2, #6
 80071d4:	f7f9 f804 	bl	80001e0 <memchr>
 80071d8:	2800      	cmp	r0, #0
 80071da:	d038      	beq.n	800724e <_svfiprintf_r+0x1d6>
 80071dc:	4b22      	ldr	r3, [pc, #136]	; (8007268 <_svfiprintf_r+0x1f0>)
 80071de:	bb1b      	cbnz	r3, 8007228 <_svfiprintf_r+0x1b0>
 80071e0:	9b03      	ldr	r3, [sp, #12]
 80071e2:	3307      	adds	r3, #7
 80071e4:	f023 0307 	bic.w	r3, r3, #7
 80071e8:	3308      	adds	r3, #8
 80071ea:	9303      	str	r3, [sp, #12]
 80071ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071ee:	4433      	add	r3, r6
 80071f0:	9309      	str	r3, [sp, #36]	; 0x24
 80071f2:	e768      	b.n	80070c6 <_svfiprintf_r+0x4e>
 80071f4:	fb0c 3202 	mla	r2, ip, r2, r3
 80071f8:	460c      	mov	r4, r1
 80071fa:	2001      	movs	r0, #1
 80071fc:	e7a6      	b.n	800714c <_svfiprintf_r+0xd4>
 80071fe:	2300      	movs	r3, #0
 8007200:	3401      	adds	r4, #1
 8007202:	9305      	str	r3, [sp, #20]
 8007204:	4619      	mov	r1, r3
 8007206:	f04f 0c0a 	mov.w	ip, #10
 800720a:	4620      	mov	r0, r4
 800720c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007210:	3a30      	subs	r2, #48	; 0x30
 8007212:	2a09      	cmp	r2, #9
 8007214:	d903      	bls.n	800721e <_svfiprintf_r+0x1a6>
 8007216:	2b00      	cmp	r3, #0
 8007218:	d0c6      	beq.n	80071a8 <_svfiprintf_r+0x130>
 800721a:	9105      	str	r1, [sp, #20]
 800721c:	e7c4      	b.n	80071a8 <_svfiprintf_r+0x130>
 800721e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007222:	4604      	mov	r4, r0
 8007224:	2301      	movs	r3, #1
 8007226:	e7f0      	b.n	800720a <_svfiprintf_r+0x192>
 8007228:	ab03      	add	r3, sp, #12
 800722a:	9300      	str	r3, [sp, #0]
 800722c:	462a      	mov	r2, r5
 800722e:	4b0f      	ldr	r3, [pc, #60]	; (800726c <_svfiprintf_r+0x1f4>)
 8007230:	a904      	add	r1, sp, #16
 8007232:	4638      	mov	r0, r7
 8007234:	f7fd fefa 	bl	800502c <_printf_float>
 8007238:	1c42      	adds	r2, r0, #1
 800723a:	4606      	mov	r6, r0
 800723c:	d1d6      	bne.n	80071ec <_svfiprintf_r+0x174>
 800723e:	89ab      	ldrh	r3, [r5, #12]
 8007240:	065b      	lsls	r3, r3, #25
 8007242:	f53f af2d 	bmi.w	80070a0 <_svfiprintf_r+0x28>
 8007246:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007248:	b01d      	add	sp, #116	; 0x74
 800724a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800724e:	ab03      	add	r3, sp, #12
 8007250:	9300      	str	r3, [sp, #0]
 8007252:	462a      	mov	r2, r5
 8007254:	4b05      	ldr	r3, [pc, #20]	; (800726c <_svfiprintf_r+0x1f4>)
 8007256:	a904      	add	r1, sp, #16
 8007258:	4638      	mov	r0, r7
 800725a:	f7fe f98b 	bl	8005574 <_printf_i>
 800725e:	e7eb      	b.n	8007238 <_svfiprintf_r+0x1c0>
 8007260:	0800c2e4 	.word	0x0800c2e4
 8007264:	0800c2ee 	.word	0x0800c2ee
 8007268:	0800502d 	.word	0x0800502d
 800726c:	08006fc5 	.word	0x08006fc5
 8007270:	0800c2ea 	.word	0x0800c2ea

08007274 <__sflush_r>:
 8007274:	898a      	ldrh	r2, [r1, #12]
 8007276:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800727a:	4605      	mov	r5, r0
 800727c:	0710      	lsls	r0, r2, #28
 800727e:	460c      	mov	r4, r1
 8007280:	d458      	bmi.n	8007334 <__sflush_r+0xc0>
 8007282:	684b      	ldr	r3, [r1, #4]
 8007284:	2b00      	cmp	r3, #0
 8007286:	dc05      	bgt.n	8007294 <__sflush_r+0x20>
 8007288:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800728a:	2b00      	cmp	r3, #0
 800728c:	dc02      	bgt.n	8007294 <__sflush_r+0x20>
 800728e:	2000      	movs	r0, #0
 8007290:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007294:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007296:	2e00      	cmp	r6, #0
 8007298:	d0f9      	beq.n	800728e <__sflush_r+0x1a>
 800729a:	2300      	movs	r3, #0
 800729c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80072a0:	682f      	ldr	r7, [r5, #0]
 80072a2:	6a21      	ldr	r1, [r4, #32]
 80072a4:	602b      	str	r3, [r5, #0]
 80072a6:	d032      	beq.n	800730e <__sflush_r+0x9a>
 80072a8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80072aa:	89a3      	ldrh	r3, [r4, #12]
 80072ac:	075a      	lsls	r2, r3, #29
 80072ae:	d505      	bpl.n	80072bc <__sflush_r+0x48>
 80072b0:	6863      	ldr	r3, [r4, #4]
 80072b2:	1ac0      	subs	r0, r0, r3
 80072b4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80072b6:	b10b      	cbz	r3, 80072bc <__sflush_r+0x48>
 80072b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80072ba:	1ac0      	subs	r0, r0, r3
 80072bc:	2300      	movs	r3, #0
 80072be:	4602      	mov	r2, r0
 80072c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80072c2:	6a21      	ldr	r1, [r4, #32]
 80072c4:	4628      	mov	r0, r5
 80072c6:	47b0      	blx	r6
 80072c8:	1c43      	adds	r3, r0, #1
 80072ca:	89a3      	ldrh	r3, [r4, #12]
 80072cc:	d106      	bne.n	80072dc <__sflush_r+0x68>
 80072ce:	6829      	ldr	r1, [r5, #0]
 80072d0:	291d      	cmp	r1, #29
 80072d2:	d82b      	bhi.n	800732c <__sflush_r+0xb8>
 80072d4:	4a29      	ldr	r2, [pc, #164]	; (800737c <__sflush_r+0x108>)
 80072d6:	410a      	asrs	r2, r1
 80072d8:	07d6      	lsls	r6, r2, #31
 80072da:	d427      	bmi.n	800732c <__sflush_r+0xb8>
 80072dc:	2200      	movs	r2, #0
 80072de:	6062      	str	r2, [r4, #4]
 80072e0:	04d9      	lsls	r1, r3, #19
 80072e2:	6922      	ldr	r2, [r4, #16]
 80072e4:	6022      	str	r2, [r4, #0]
 80072e6:	d504      	bpl.n	80072f2 <__sflush_r+0x7e>
 80072e8:	1c42      	adds	r2, r0, #1
 80072ea:	d101      	bne.n	80072f0 <__sflush_r+0x7c>
 80072ec:	682b      	ldr	r3, [r5, #0]
 80072ee:	b903      	cbnz	r3, 80072f2 <__sflush_r+0x7e>
 80072f0:	6560      	str	r0, [r4, #84]	; 0x54
 80072f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80072f4:	602f      	str	r7, [r5, #0]
 80072f6:	2900      	cmp	r1, #0
 80072f8:	d0c9      	beq.n	800728e <__sflush_r+0x1a>
 80072fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80072fe:	4299      	cmp	r1, r3
 8007300:	d002      	beq.n	8007308 <__sflush_r+0x94>
 8007302:	4628      	mov	r0, r5
 8007304:	f7ff fa96 	bl	8006834 <_free_r>
 8007308:	2000      	movs	r0, #0
 800730a:	6360      	str	r0, [r4, #52]	; 0x34
 800730c:	e7c0      	b.n	8007290 <__sflush_r+0x1c>
 800730e:	2301      	movs	r3, #1
 8007310:	4628      	mov	r0, r5
 8007312:	47b0      	blx	r6
 8007314:	1c41      	adds	r1, r0, #1
 8007316:	d1c8      	bne.n	80072aa <__sflush_r+0x36>
 8007318:	682b      	ldr	r3, [r5, #0]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d0c5      	beq.n	80072aa <__sflush_r+0x36>
 800731e:	2b1d      	cmp	r3, #29
 8007320:	d001      	beq.n	8007326 <__sflush_r+0xb2>
 8007322:	2b16      	cmp	r3, #22
 8007324:	d101      	bne.n	800732a <__sflush_r+0xb6>
 8007326:	602f      	str	r7, [r5, #0]
 8007328:	e7b1      	b.n	800728e <__sflush_r+0x1a>
 800732a:	89a3      	ldrh	r3, [r4, #12]
 800732c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007330:	81a3      	strh	r3, [r4, #12]
 8007332:	e7ad      	b.n	8007290 <__sflush_r+0x1c>
 8007334:	690f      	ldr	r7, [r1, #16]
 8007336:	2f00      	cmp	r7, #0
 8007338:	d0a9      	beq.n	800728e <__sflush_r+0x1a>
 800733a:	0793      	lsls	r3, r2, #30
 800733c:	680e      	ldr	r6, [r1, #0]
 800733e:	bf08      	it	eq
 8007340:	694b      	ldreq	r3, [r1, #20]
 8007342:	600f      	str	r7, [r1, #0]
 8007344:	bf18      	it	ne
 8007346:	2300      	movne	r3, #0
 8007348:	eba6 0807 	sub.w	r8, r6, r7
 800734c:	608b      	str	r3, [r1, #8]
 800734e:	f1b8 0f00 	cmp.w	r8, #0
 8007352:	dd9c      	ble.n	800728e <__sflush_r+0x1a>
 8007354:	6a21      	ldr	r1, [r4, #32]
 8007356:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007358:	4643      	mov	r3, r8
 800735a:	463a      	mov	r2, r7
 800735c:	4628      	mov	r0, r5
 800735e:	47b0      	blx	r6
 8007360:	2800      	cmp	r0, #0
 8007362:	dc06      	bgt.n	8007372 <__sflush_r+0xfe>
 8007364:	89a3      	ldrh	r3, [r4, #12]
 8007366:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800736a:	81a3      	strh	r3, [r4, #12]
 800736c:	f04f 30ff 	mov.w	r0, #4294967295
 8007370:	e78e      	b.n	8007290 <__sflush_r+0x1c>
 8007372:	4407      	add	r7, r0
 8007374:	eba8 0800 	sub.w	r8, r8, r0
 8007378:	e7e9      	b.n	800734e <__sflush_r+0xda>
 800737a:	bf00      	nop
 800737c:	dfbffffe 	.word	0xdfbffffe

08007380 <_fflush_r>:
 8007380:	b538      	push	{r3, r4, r5, lr}
 8007382:	690b      	ldr	r3, [r1, #16]
 8007384:	4605      	mov	r5, r0
 8007386:	460c      	mov	r4, r1
 8007388:	b913      	cbnz	r3, 8007390 <_fflush_r+0x10>
 800738a:	2500      	movs	r5, #0
 800738c:	4628      	mov	r0, r5
 800738e:	bd38      	pop	{r3, r4, r5, pc}
 8007390:	b118      	cbz	r0, 800739a <_fflush_r+0x1a>
 8007392:	6a03      	ldr	r3, [r0, #32]
 8007394:	b90b      	cbnz	r3, 800739a <_fflush_r+0x1a>
 8007396:	f7fe fa9b 	bl	80058d0 <__sinit>
 800739a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d0f3      	beq.n	800738a <_fflush_r+0xa>
 80073a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80073a4:	07d0      	lsls	r0, r2, #31
 80073a6:	d404      	bmi.n	80073b2 <_fflush_r+0x32>
 80073a8:	0599      	lsls	r1, r3, #22
 80073aa:	d402      	bmi.n	80073b2 <_fflush_r+0x32>
 80073ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80073ae:	f7fe fbb6 	bl	8005b1e <__retarget_lock_acquire_recursive>
 80073b2:	4628      	mov	r0, r5
 80073b4:	4621      	mov	r1, r4
 80073b6:	f7ff ff5d 	bl	8007274 <__sflush_r>
 80073ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80073bc:	07da      	lsls	r2, r3, #31
 80073be:	4605      	mov	r5, r0
 80073c0:	d4e4      	bmi.n	800738c <_fflush_r+0xc>
 80073c2:	89a3      	ldrh	r3, [r4, #12]
 80073c4:	059b      	lsls	r3, r3, #22
 80073c6:	d4e1      	bmi.n	800738c <_fflush_r+0xc>
 80073c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80073ca:	f7fe fba9 	bl	8005b20 <__retarget_lock_release_recursive>
 80073ce:	e7dd      	b.n	800738c <_fflush_r+0xc>

080073d0 <memmove>:
 80073d0:	4288      	cmp	r0, r1
 80073d2:	b510      	push	{r4, lr}
 80073d4:	eb01 0402 	add.w	r4, r1, r2
 80073d8:	d902      	bls.n	80073e0 <memmove+0x10>
 80073da:	4284      	cmp	r4, r0
 80073dc:	4623      	mov	r3, r4
 80073de:	d807      	bhi.n	80073f0 <memmove+0x20>
 80073e0:	1e43      	subs	r3, r0, #1
 80073e2:	42a1      	cmp	r1, r4
 80073e4:	d008      	beq.n	80073f8 <memmove+0x28>
 80073e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80073ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 80073ee:	e7f8      	b.n	80073e2 <memmove+0x12>
 80073f0:	4402      	add	r2, r0
 80073f2:	4601      	mov	r1, r0
 80073f4:	428a      	cmp	r2, r1
 80073f6:	d100      	bne.n	80073fa <memmove+0x2a>
 80073f8:	bd10      	pop	{r4, pc}
 80073fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80073fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007402:	e7f7      	b.n	80073f4 <memmove+0x24>

08007404 <__assert_func>:
 8007404:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007406:	4614      	mov	r4, r2
 8007408:	461a      	mov	r2, r3
 800740a:	4b09      	ldr	r3, [pc, #36]	; (8007430 <__assert_func+0x2c>)
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4605      	mov	r5, r0
 8007410:	68d8      	ldr	r0, [r3, #12]
 8007412:	b14c      	cbz	r4, 8007428 <__assert_func+0x24>
 8007414:	4b07      	ldr	r3, [pc, #28]	; (8007434 <__assert_func+0x30>)
 8007416:	9100      	str	r1, [sp, #0]
 8007418:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800741c:	4906      	ldr	r1, [pc, #24]	; (8007438 <__assert_func+0x34>)
 800741e:	462b      	mov	r3, r5
 8007420:	f000 f872 	bl	8007508 <fiprintf>
 8007424:	f000 f882 	bl	800752c <abort>
 8007428:	4b04      	ldr	r3, [pc, #16]	; (800743c <__assert_func+0x38>)
 800742a:	461c      	mov	r4, r3
 800742c:	e7f3      	b.n	8007416 <__assert_func+0x12>
 800742e:	bf00      	nop
 8007430:	20000064 	.word	0x20000064
 8007434:	0800c2ff 	.word	0x0800c2ff
 8007438:	0800c30c 	.word	0x0800c30c
 800743c:	0800c33a 	.word	0x0800c33a

08007440 <_calloc_r>:
 8007440:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007442:	fba1 2402 	umull	r2, r4, r1, r2
 8007446:	b94c      	cbnz	r4, 800745c <_calloc_r+0x1c>
 8007448:	4611      	mov	r1, r2
 800744a:	9201      	str	r2, [sp, #4]
 800744c:	f7fd fcc2 	bl	8004dd4 <_malloc_r>
 8007450:	9a01      	ldr	r2, [sp, #4]
 8007452:	4605      	mov	r5, r0
 8007454:	b930      	cbnz	r0, 8007464 <_calloc_r+0x24>
 8007456:	4628      	mov	r0, r5
 8007458:	b003      	add	sp, #12
 800745a:	bd30      	pop	{r4, r5, pc}
 800745c:	220c      	movs	r2, #12
 800745e:	6002      	str	r2, [r0, #0]
 8007460:	2500      	movs	r5, #0
 8007462:	e7f8      	b.n	8007456 <_calloc_r+0x16>
 8007464:	4621      	mov	r1, r4
 8007466:	f7fe facc 	bl	8005a02 <memset>
 800746a:	e7f4      	b.n	8007456 <_calloc_r+0x16>

0800746c <__ascii_mbtowc>:
 800746c:	b082      	sub	sp, #8
 800746e:	b901      	cbnz	r1, 8007472 <__ascii_mbtowc+0x6>
 8007470:	a901      	add	r1, sp, #4
 8007472:	b142      	cbz	r2, 8007486 <__ascii_mbtowc+0x1a>
 8007474:	b14b      	cbz	r3, 800748a <__ascii_mbtowc+0x1e>
 8007476:	7813      	ldrb	r3, [r2, #0]
 8007478:	600b      	str	r3, [r1, #0]
 800747a:	7812      	ldrb	r2, [r2, #0]
 800747c:	1e10      	subs	r0, r2, #0
 800747e:	bf18      	it	ne
 8007480:	2001      	movne	r0, #1
 8007482:	b002      	add	sp, #8
 8007484:	4770      	bx	lr
 8007486:	4610      	mov	r0, r2
 8007488:	e7fb      	b.n	8007482 <__ascii_mbtowc+0x16>
 800748a:	f06f 0001 	mvn.w	r0, #1
 800748e:	e7f8      	b.n	8007482 <__ascii_mbtowc+0x16>

08007490 <_realloc_r>:
 8007490:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007494:	4680      	mov	r8, r0
 8007496:	4614      	mov	r4, r2
 8007498:	460e      	mov	r6, r1
 800749a:	b921      	cbnz	r1, 80074a6 <_realloc_r+0x16>
 800749c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80074a0:	4611      	mov	r1, r2
 80074a2:	f7fd bc97 	b.w	8004dd4 <_malloc_r>
 80074a6:	b92a      	cbnz	r2, 80074b4 <_realloc_r+0x24>
 80074a8:	f7ff f9c4 	bl	8006834 <_free_r>
 80074ac:	4625      	mov	r5, r4
 80074ae:	4628      	mov	r0, r5
 80074b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074b4:	f000 f841 	bl	800753a <_malloc_usable_size_r>
 80074b8:	4284      	cmp	r4, r0
 80074ba:	4607      	mov	r7, r0
 80074bc:	d802      	bhi.n	80074c4 <_realloc_r+0x34>
 80074be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80074c2:	d812      	bhi.n	80074ea <_realloc_r+0x5a>
 80074c4:	4621      	mov	r1, r4
 80074c6:	4640      	mov	r0, r8
 80074c8:	f7fd fc84 	bl	8004dd4 <_malloc_r>
 80074cc:	4605      	mov	r5, r0
 80074ce:	2800      	cmp	r0, #0
 80074d0:	d0ed      	beq.n	80074ae <_realloc_r+0x1e>
 80074d2:	42bc      	cmp	r4, r7
 80074d4:	4622      	mov	r2, r4
 80074d6:	4631      	mov	r1, r6
 80074d8:	bf28      	it	cs
 80074da:	463a      	movcs	r2, r7
 80074dc:	f7fe fb21 	bl	8005b22 <memcpy>
 80074e0:	4631      	mov	r1, r6
 80074e2:	4640      	mov	r0, r8
 80074e4:	f7ff f9a6 	bl	8006834 <_free_r>
 80074e8:	e7e1      	b.n	80074ae <_realloc_r+0x1e>
 80074ea:	4635      	mov	r5, r6
 80074ec:	e7df      	b.n	80074ae <_realloc_r+0x1e>

080074ee <__ascii_wctomb>:
 80074ee:	b149      	cbz	r1, 8007504 <__ascii_wctomb+0x16>
 80074f0:	2aff      	cmp	r2, #255	; 0xff
 80074f2:	bf85      	ittet	hi
 80074f4:	238a      	movhi	r3, #138	; 0x8a
 80074f6:	6003      	strhi	r3, [r0, #0]
 80074f8:	700a      	strbls	r2, [r1, #0]
 80074fa:	f04f 30ff 	movhi.w	r0, #4294967295
 80074fe:	bf98      	it	ls
 8007500:	2001      	movls	r0, #1
 8007502:	4770      	bx	lr
 8007504:	4608      	mov	r0, r1
 8007506:	4770      	bx	lr

08007508 <fiprintf>:
 8007508:	b40e      	push	{r1, r2, r3}
 800750a:	b503      	push	{r0, r1, lr}
 800750c:	4601      	mov	r1, r0
 800750e:	ab03      	add	r3, sp, #12
 8007510:	4805      	ldr	r0, [pc, #20]	; (8007528 <fiprintf+0x20>)
 8007512:	f853 2b04 	ldr.w	r2, [r3], #4
 8007516:	6800      	ldr	r0, [r0, #0]
 8007518:	9301      	str	r3, [sp, #4]
 800751a:	f000 f83f 	bl	800759c <_vfiprintf_r>
 800751e:	b002      	add	sp, #8
 8007520:	f85d eb04 	ldr.w	lr, [sp], #4
 8007524:	b003      	add	sp, #12
 8007526:	4770      	bx	lr
 8007528:	20000064 	.word	0x20000064

0800752c <abort>:
 800752c:	b508      	push	{r3, lr}
 800752e:	2006      	movs	r0, #6
 8007530:	f000 fa0c 	bl	800794c <raise>
 8007534:	2001      	movs	r0, #1
 8007536:	f7fb fe27 	bl	8003188 <_exit>

0800753a <_malloc_usable_size_r>:
 800753a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800753e:	1f18      	subs	r0, r3, #4
 8007540:	2b00      	cmp	r3, #0
 8007542:	bfbc      	itt	lt
 8007544:	580b      	ldrlt	r3, [r1, r0]
 8007546:	18c0      	addlt	r0, r0, r3
 8007548:	4770      	bx	lr

0800754a <__sfputc_r>:
 800754a:	6893      	ldr	r3, [r2, #8]
 800754c:	3b01      	subs	r3, #1
 800754e:	2b00      	cmp	r3, #0
 8007550:	b410      	push	{r4}
 8007552:	6093      	str	r3, [r2, #8]
 8007554:	da08      	bge.n	8007568 <__sfputc_r+0x1e>
 8007556:	6994      	ldr	r4, [r2, #24]
 8007558:	42a3      	cmp	r3, r4
 800755a:	db01      	blt.n	8007560 <__sfputc_r+0x16>
 800755c:	290a      	cmp	r1, #10
 800755e:	d103      	bne.n	8007568 <__sfputc_r+0x1e>
 8007560:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007564:	f000 b934 	b.w	80077d0 <__swbuf_r>
 8007568:	6813      	ldr	r3, [r2, #0]
 800756a:	1c58      	adds	r0, r3, #1
 800756c:	6010      	str	r0, [r2, #0]
 800756e:	7019      	strb	r1, [r3, #0]
 8007570:	4608      	mov	r0, r1
 8007572:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007576:	4770      	bx	lr

08007578 <__sfputs_r>:
 8007578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800757a:	4606      	mov	r6, r0
 800757c:	460f      	mov	r7, r1
 800757e:	4614      	mov	r4, r2
 8007580:	18d5      	adds	r5, r2, r3
 8007582:	42ac      	cmp	r4, r5
 8007584:	d101      	bne.n	800758a <__sfputs_r+0x12>
 8007586:	2000      	movs	r0, #0
 8007588:	e007      	b.n	800759a <__sfputs_r+0x22>
 800758a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800758e:	463a      	mov	r2, r7
 8007590:	4630      	mov	r0, r6
 8007592:	f7ff ffda 	bl	800754a <__sfputc_r>
 8007596:	1c43      	adds	r3, r0, #1
 8007598:	d1f3      	bne.n	8007582 <__sfputs_r+0xa>
 800759a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800759c <_vfiprintf_r>:
 800759c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075a0:	460d      	mov	r5, r1
 80075a2:	b09d      	sub	sp, #116	; 0x74
 80075a4:	4614      	mov	r4, r2
 80075a6:	4698      	mov	r8, r3
 80075a8:	4606      	mov	r6, r0
 80075aa:	b118      	cbz	r0, 80075b4 <_vfiprintf_r+0x18>
 80075ac:	6a03      	ldr	r3, [r0, #32]
 80075ae:	b90b      	cbnz	r3, 80075b4 <_vfiprintf_r+0x18>
 80075b0:	f7fe f98e 	bl	80058d0 <__sinit>
 80075b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80075b6:	07d9      	lsls	r1, r3, #31
 80075b8:	d405      	bmi.n	80075c6 <_vfiprintf_r+0x2a>
 80075ba:	89ab      	ldrh	r3, [r5, #12]
 80075bc:	059a      	lsls	r2, r3, #22
 80075be:	d402      	bmi.n	80075c6 <_vfiprintf_r+0x2a>
 80075c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80075c2:	f7fe faac 	bl	8005b1e <__retarget_lock_acquire_recursive>
 80075c6:	89ab      	ldrh	r3, [r5, #12]
 80075c8:	071b      	lsls	r3, r3, #28
 80075ca:	d501      	bpl.n	80075d0 <_vfiprintf_r+0x34>
 80075cc:	692b      	ldr	r3, [r5, #16]
 80075ce:	b99b      	cbnz	r3, 80075f8 <_vfiprintf_r+0x5c>
 80075d0:	4629      	mov	r1, r5
 80075d2:	4630      	mov	r0, r6
 80075d4:	f000 f93a 	bl	800784c <__swsetup_r>
 80075d8:	b170      	cbz	r0, 80075f8 <_vfiprintf_r+0x5c>
 80075da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80075dc:	07dc      	lsls	r4, r3, #31
 80075de:	d504      	bpl.n	80075ea <_vfiprintf_r+0x4e>
 80075e0:	f04f 30ff 	mov.w	r0, #4294967295
 80075e4:	b01d      	add	sp, #116	; 0x74
 80075e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075ea:	89ab      	ldrh	r3, [r5, #12]
 80075ec:	0598      	lsls	r0, r3, #22
 80075ee:	d4f7      	bmi.n	80075e0 <_vfiprintf_r+0x44>
 80075f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80075f2:	f7fe fa95 	bl	8005b20 <__retarget_lock_release_recursive>
 80075f6:	e7f3      	b.n	80075e0 <_vfiprintf_r+0x44>
 80075f8:	2300      	movs	r3, #0
 80075fa:	9309      	str	r3, [sp, #36]	; 0x24
 80075fc:	2320      	movs	r3, #32
 80075fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007602:	f8cd 800c 	str.w	r8, [sp, #12]
 8007606:	2330      	movs	r3, #48	; 0x30
 8007608:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80077bc <_vfiprintf_r+0x220>
 800760c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007610:	f04f 0901 	mov.w	r9, #1
 8007614:	4623      	mov	r3, r4
 8007616:	469a      	mov	sl, r3
 8007618:	f813 2b01 	ldrb.w	r2, [r3], #1
 800761c:	b10a      	cbz	r2, 8007622 <_vfiprintf_r+0x86>
 800761e:	2a25      	cmp	r2, #37	; 0x25
 8007620:	d1f9      	bne.n	8007616 <_vfiprintf_r+0x7a>
 8007622:	ebba 0b04 	subs.w	fp, sl, r4
 8007626:	d00b      	beq.n	8007640 <_vfiprintf_r+0xa4>
 8007628:	465b      	mov	r3, fp
 800762a:	4622      	mov	r2, r4
 800762c:	4629      	mov	r1, r5
 800762e:	4630      	mov	r0, r6
 8007630:	f7ff ffa2 	bl	8007578 <__sfputs_r>
 8007634:	3001      	adds	r0, #1
 8007636:	f000 80a9 	beq.w	800778c <_vfiprintf_r+0x1f0>
 800763a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800763c:	445a      	add	r2, fp
 800763e:	9209      	str	r2, [sp, #36]	; 0x24
 8007640:	f89a 3000 	ldrb.w	r3, [sl]
 8007644:	2b00      	cmp	r3, #0
 8007646:	f000 80a1 	beq.w	800778c <_vfiprintf_r+0x1f0>
 800764a:	2300      	movs	r3, #0
 800764c:	f04f 32ff 	mov.w	r2, #4294967295
 8007650:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007654:	f10a 0a01 	add.w	sl, sl, #1
 8007658:	9304      	str	r3, [sp, #16]
 800765a:	9307      	str	r3, [sp, #28]
 800765c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007660:	931a      	str	r3, [sp, #104]	; 0x68
 8007662:	4654      	mov	r4, sl
 8007664:	2205      	movs	r2, #5
 8007666:	f814 1b01 	ldrb.w	r1, [r4], #1
 800766a:	4854      	ldr	r0, [pc, #336]	; (80077bc <_vfiprintf_r+0x220>)
 800766c:	f7f8 fdb8 	bl	80001e0 <memchr>
 8007670:	9a04      	ldr	r2, [sp, #16]
 8007672:	b9d8      	cbnz	r0, 80076ac <_vfiprintf_r+0x110>
 8007674:	06d1      	lsls	r1, r2, #27
 8007676:	bf44      	itt	mi
 8007678:	2320      	movmi	r3, #32
 800767a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800767e:	0713      	lsls	r3, r2, #28
 8007680:	bf44      	itt	mi
 8007682:	232b      	movmi	r3, #43	; 0x2b
 8007684:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007688:	f89a 3000 	ldrb.w	r3, [sl]
 800768c:	2b2a      	cmp	r3, #42	; 0x2a
 800768e:	d015      	beq.n	80076bc <_vfiprintf_r+0x120>
 8007690:	9a07      	ldr	r2, [sp, #28]
 8007692:	4654      	mov	r4, sl
 8007694:	2000      	movs	r0, #0
 8007696:	f04f 0c0a 	mov.w	ip, #10
 800769a:	4621      	mov	r1, r4
 800769c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80076a0:	3b30      	subs	r3, #48	; 0x30
 80076a2:	2b09      	cmp	r3, #9
 80076a4:	d94d      	bls.n	8007742 <_vfiprintf_r+0x1a6>
 80076a6:	b1b0      	cbz	r0, 80076d6 <_vfiprintf_r+0x13a>
 80076a8:	9207      	str	r2, [sp, #28]
 80076aa:	e014      	b.n	80076d6 <_vfiprintf_r+0x13a>
 80076ac:	eba0 0308 	sub.w	r3, r0, r8
 80076b0:	fa09 f303 	lsl.w	r3, r9, r3
 80076b4:	4313      	orrs	r3, r2
 80076b6:	9304      	str	r3, [sp, #16]
 80076b8:	46a2      	mov	sl, r4
 80076ba:	e7d2      	b.n	8007662 <_vfiprintf_r+0xc6>
 80076bc:	9b03      	ldr	r3, [sp, #12]
 80076be:	1d19      	adds	r1, r3, #4
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	9103      	str	r1, [sp, #12]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	bfbb      	ittet	lt
 80076c8:	425b      	neglt	r3, r3
 80076ca:	f042 0202 	orrlt.w	r2, r2, #2
 80076ce:	9307      	strge	r3, [sp, #28]
 80076d0:	9307      	strlt	r3, [sp, #28]
 80076d2:	bfb8      	it	lt
 80076d4:	9204      	strlt	r2, [sp, #16]
 80076d6:	7823      	ldrb	r3, [r4, #0]
 80076d8:	2b2e      	cmp	r3, #46	; 0x2e
 80076da:	d10c      	bne.n	80076f6 <_vfiprintf_r+0x15a>
 80076dc:	7863      	ldrb	r3, [r4, #1]
 80076de:	2b2a      	cmp	r3, #42	; 0x2a
 80076e0:	d134      	bne.n	800774c <_vfiprintf_r+0x1b0>
 80076e2:	9b03      	ldr	r3, [sp, #12]
 80076e4:	1d1a      	adds	r2, r3, #4
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	9203      	str	r2, [sp, #12]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	bfb8      	it	lt
 80076ee:	f04f 33ff 	movlt.w	r3, #4294967295
 80076f2:	3402      	adds	r4, #2
 80076f4:	9305      	str	r3, [sp, #20]
 80076f6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80077cc <_vfiprintf_r+0x230>
 80076fa:	7821      	ldrb	r1, [r4, #0]
 80076fc:	2203      	movs	r2, #3
 80076fe:	4650      	mov	r0, sl
 8007700:	f7f8 fd6e 	bl	80001e0 <memchr>
 8007704:	b138      	cbz	r0, 8007716 <_vfiprintf_r+0x17a>
 8007706:	9b04      	ldr	r3, [sp, #16]
 8007708:	eba0 000a 	sub.w	r0, r0, sl
 800770c:	2240      	movs	r2, #64	; 0x40
 800770e:	4082      	lsls	r2, r0
 8007710:	4313      	orrs	r3, r2
 8007712:	3401      	adds	r4, #1
 8007714:	9304      	str	r3, [sp, #16]
 8007716:	f814 1b01 	ldrb.w	r1, [r4], #1
 800771a:	4829      	ldr	r0, [pc, #164]	; (80077c0 <_vfiprintf_r+0x224>)
 800771c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007720:	2206      	movs	r2, #6
 8007722:	f7f8 fd5d 	bl	80001e0 <memchr>
 8007726:	2800      	cmp	r0, #0
 8007728:	d03f      	beq.n	80077aa <_vfiprintf_r+0x20e>
 800772a:	4b26      	ldr	r3, [pc, #152]	; (80077c4 <_vfiprintf_r+0x228>)
 800772c:	bb1b      	cbnz	r3, 8007776 <_vfiprintf_r+0x1da>
 800772e:	9b03      	ldr	r3, [sp, #12]
 8007730:	3307      	adds	r3, #7
 8007732:	f023 0307 	bic.w	r3, r3, #7
 8007736:	3308      	adds	r3, #8
 8007738:	9303      	str	r3, [sp, #12]
 800773a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800773c:	443b      	add	r3, r7
 800773e:	9309      	str	r3, [sp, #36]	; 0x24
 8007740:	e768      	b.n	8007614 <_vfiprintf_r+0x78>
 8007742:	fb0c 3202 	mla	r2, ip, r2, r3
 8007746:	460c      	mov	r4, r1
 8007748:	2001      	movs	r0, #1
 800774a:	e7a6      	b.n	800769a <_vfiprintf_r+0xfe>
 800774c:	2300      	movs	r3, #0
 800774e:	3401      	adds	r4, #1
 8007750:	9305      	str	r3, [sp, #20]
 8007752:	4619      	mov	r1, r3
 8007754:	f04f 0c0a 	mov.w	ip, #10
 8007758:	4620      	mov	r0, r4
 800775a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800775e:	3a30      	subs	r2, #48	; 0x30
 8007760:	2a09      	cmp	r2, #9
 8007762:	d903      	bls.n	800776c <_vfiprintf_r+0x1d0>
 8007764:	2b00      	cmp	r3, #0
 8007766:	d0c6      	beq.n	80076f6 <_vfiprintf_r+0x15a>
 8007768:	9105      	str	r1, [sp, #20]
 800776a:	e7c4      	b.n	80076f6 <_vfiprintf_r+0x15a>
 800776c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007770:	4604      	mov	r4, r0
 8007772:	2301      	movs	r3, #1
 8007774:	e7f0      	b.n	8007758 <_vfiprintf_r+0x1bc>
 8007776:	ab03      	add	r3, sp, #12
 8007778:	9300      	str	r3, [sp, #0]
 800777a:	462a      	mov	r2, r5
 800777c:	4b12      	ldr	r3, [pc, #72]	; (80077c8 <_vfiprintf_r+0x22c>)
 800777e:	a904      	add	r1, sp, #16
 8007780:	4630      	mov	r0, r6
 8007782:	f7fd fc53 	bl	800502c <_printf_float>
 8007786:	4607      	mov	r7, r0
 8007788:	1c78      	adds	r0, r7, #1
 800778a:	d1d6      	bne.n	800773a <_vfiprintf_r+0x19e>
 800778c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800778e:	07d9      	lsls	r1, r3, #31
 8007790:	d405      	bmi.n	800779e <_vfiprintf_r+0x202>
 8007792:	89ab      	ldrh	r3, [r5, #12]
 8007794:	059a      	lsls	r2, r3, #22
 8007796:	d402      	bmi.n	800779e <_vfiprintf_r+0x202>
 8007798:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800779a:	f7fe f9c1 	bl	8005b20 <__retarget_lock_release_recursive>
 800779e:	89ab      	ldrh	r3, [r5, #12]
 80077a0:	065b      	lsls	r3, r3, #25
 80077a2:	f53f af1d 	bmi.w	80075e0 <_vfiprintf_r+0x44>
 80077a6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80077a8:	e71c      	b.n	80075e4 <_vfiprintf_r+0x48>
 80077aa:	ab03      	add	r3, sp, #12
 80077ac:	9300      	str	r3, [sp, #0]
 80077ae:	462a      	mov	r2, r5
 80077b0:	4b05      	ldr	r3, [pc, #20]	; (80077c8 <_vfiprintf_r+0x22c>)
 80077b2:	a904      	add	r1, sp, #16
 80077b4:	4630      	mov	r0, r6
 80077b6:	f7fd fedd 	bl	8005574 <_printf_i>
 80077ba:	e7e4      	b.n	8007786 <_vfiprintf_r+0x1ea>
 80077bc:	0800c2e4 	.word	0x0800c2e4
 80077c0:	0800c2ee 	.word	0x0800c2ee
 80077c4:	0800502d 	.word	0x0800502d
 80077c8:	08007579 	.word	0x08007579
 80077cc:	0800c2ea 	.word	0x0800c2ea

080077d0 <__swbuf_r>:
 80077d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077d2:	460e      	mov	r6, r1
 80077d4:	4614      	mov	r4, r2
 80077d6:	4605      	mov	r5, r0
 80077d8:	b118      	cbz	r0, 80077e2 <__swbuf_r+0x12>
 80077da:	6a03      	ldr	r3, [r0, #32]
 80077dc:	b90b      	cbnz	r3, 80077e2 <__swbuf_r+0x12>
 80077de:	f7fe f877 	bl	80058d0 <__sinit>
 80077e2:	69a3      	ldr	r3, [r4, #24]
 80077e4:	60a3      	str	r3, [r4, #8]
 80077e6:	89a3      	ldrh	r3, [r4, #12]
 80077e8:	071a      	lsls	r2, r3, #28
 80077ea:	d525      	bpl.n	8007838 <__swbuf_r+0x68>
 80077ec:	6923      	ldr	r3, [r4, #16]
 80077ee:	b31b      	cbz	r3, 8007838 <__swbuf_r+0x68>
 80077f0:	6823      	ldr	r3, [r4, #0]
 80077f2:	6922      	ldr	r2, [r4, #16]
 80077f4:	1a98      	subs	r0, r3, r2
 80077f6:	6963      	ldr	r3, [r4, #20]
 80077f8:	b2f6      	uxtb	r6, r6
 80077fa:	4283      	cmp	r3, r0
 80077fc:	4637      	mov	r7, r6
 80077fe:	dc04      	bgt.n	800780a <__swbuf_r+0x3a>
 8007800:	4621      	mov	r1, r4
 8007802:	4628      	mov	r0, r5
 8007804:	f7ff fdbc 	bl	8007380 <_fflush_r>
 8007808:	b9e0      	cbnz	r0, 8007844 <__swbuf_r+0x74>
 800780a:	68a3      	ldr	r3, [r4, #8]
 800780c:	3b01      	subs	r3, #1
 800780e:	60a3      	str	r3, [r4, #8]
 8007810:	6823      	ldr	r3, [r4, #0]
 8007812:	1c5a      	adds	r2, r3, #1
 8007814:	6022      	str	r2, [r4, #0]
 8007816:	701e      	strb	r6, [r3, #0]
 8007818:	6962      	ldr	r2, [r4, #20]
 800781a:	1c43      	adds	r3, r0, #1
 800781c:	429a      	cmp	r2, r3
 800781e:	d004      	beq.n	800782a <__swbuf_r+0x5a>
 8007820:	89a3      	ldrh	r3, [r4, #12]
 8007822:	07db      	lsls	r3, r3, #31
 8007824:	d506      	bpl.n	8007834 <__swbuf_r+0x64>
 8007826:	2e0a      	cmp	r6, #10
 8007828:	d104      	bne.n	8007834 <__swbuf_r+0x64>
 800782a:	4621      	mov	r1, r4
 800782c:	4628      	mov	r0, r5
 800782e:	f7ff fda7 	bl	8007380 <_fflush_r>
 8007832:	b938      	cbnz	r0, 8007844 <__swbuf_r+0x74>
 8007834:	4638      	mov	r0, r7
 8007836:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007838:	4621      	mov	r1, r4
 800783a:	4628      	mov	r0, r5
 800783c:	f000 f806 	bl	800784c <__swsetup_r>
 8007840:	2800      	cmp	r0, #0
 8007842:	d0d5      	beq.n	80077f0 <__swbuf_r+0x20>
 8007844:	f04f 37ff 	mov.w	r7, #4294967295
 8007848:	e7f4      	b.n	8007834 <__swbuf_r+0x64>
	...

0800784c <__swsetup_r>:
 800784c:	b538      	push	{r3, r4, r5, lr}
 800784e:	4b2a      	ldr	r3, [pc, #168]	; (80078f8 <__swsetup_r+0xac>)
 8007850:	4605      	mov	r5, r0
 8007852:	6818      	ldr	r0, [r3, #0]
 8007854:	460c      	mov	r4, r1
 8007856:	b118      	cbz	r0, 8007860 <__swsetup_r+0x14>
 8007858:	6a03      	ldr	r3, [r0, #32]
 800785a:	b90b      	cbnz	r3, 8007860 <__swsetup_r+0x14>
 800785c:	f7fe f838 	bl	80058d0 <__sinit>
 8007860:	89a3      	ldrh	r3, [r4, #12]
 8007862:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007866:	0718      	lsls	r0, r3, #28
 8007868:	d422      	bmi.n	80078b0 <__swsetup_r+0x64>
 800786a:	06d9      	lsls	r1, r3, #27
 800786c:	d407      	bmi.n	800787e <__swsetup_r+0x32>
 800786e:	2309      	movs	r3, #9
 8007870:	602b      	str	r3, [r5, #0]
 8007872:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007876:	81a3      	strh	r3, [r4, #12]
 8007878:	f04f 30ff 	mov.w	r0, #4294967295
 800787c:	e034      	b.n	80078e8 <__swsetup_r+0x9c>
 800787e:	0758      	lsls	r0, r3, #29
 8007880:	d512      	bpl.n	80078a8 <__swsetup_r+0x5c>
 8007882:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007884:	b141      	cbz	r1, 8007898 <__swsetup_r+0x4c>
 8007886:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800788a:	4299      	cmp	r1, r3
 800788c:	d002      	beq.n	8007894 <__swsetup_r+0x48>
 800788e:	4628      	mov	r0, r5
 8007890:	f7fe ffd0 	bl	8006834 <_free_r>
 8007894:	2300      	movs	r3, #0
 8007896:	6363      	str	r3, [r4, #52]	; 0x34
 8007898:	89a3      	ldrh	r3, [r4, #12]
 800789a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800789e:	81a3      	strh	r3, [r4, #12]
 80078a0:	2300      	movs	r3, #0
 80078a2:	6063      	str	r3, [r4, #4]
 80078a4:	6923      	ldr	r3, [r4, #16]
 80078a6:	6023      	str	r3, [r4, #0]
 80078a8:	89a3      	ldrh	r3, [r4, #12]
 80078aa:	f043 0308 	orr.w	r3, r3, #8
 80078ae:	81a3      	strh	r3, [r4, #12]
 80078b0:	6923      	ldr	r3, [r4, #16]
 80078b2:	b94b      	cbnz	r3, 80078c8 <__swsetup_r+0x7c>
 80078b4:	89a3      	ldrh	r3, [r4, #12]
 80078b6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80078ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80078be:	d003      	beq.n	80078c8 <__swsetup_r+0x7c>
 80078c0:	4621      	mov	r1, r4
 80078c2:	4628      	mov	r0, r5
 80078c4:	f000 f884 	bl	80079d0 <__smakebuf_r>
 80078c8:	89a0      	ldrh	r0, [r4, #12]
 80078ca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80078ce:	f010 0301 	ands.w	r3, r0, #1
 80078d2:	d00a      	beq.n	80078ea <__swsetup_r+0x9e>
 80078d4:	2300      	movs	r3, #0
 80078d6:	60a3      	str	r3, [r4, #8]
 80078d8:	6963      	ldr	r3, [r4, #20]
 80078da:	425b      	negs	r3, r3
 80078dc:	61a3      	str	r3, [r4, #24]
 80078de:	6923      	ldr	r3, [r4, #16]
 80078e0:	b943      	cbnz	r3, 80078f4 <__swsetup_r+0xa8>
 80078e2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80078e6:	d1c4      	bne.n	8007872 <__swsetup_r+0x26>
 80078e8:	bd38      	pop	{r3, r4, r5, pc}
 80078ea:	0781      	lsls	r1, r0, #30
 80078ec:	bf58      	it	pl
 80078ee:	6963      	ldrpl	r3, [r4, #20]
 80078f0:	60a3      	str	r3, [r4, #8]
 80078f2:	e7f4      	b.n	80078de <__swsetup_r+0x92>
 80078f4:	2000      	movs	r0, #0
 80078f6:	e7f7      	b.n	80078e8 <__swsetup_r+0x9c>
 80078f8:	20000064 	.word	0x20000064

080078fc <_raise_r>:
 80078fc:	291f      	cmp	r1, #31
 80078fe:	b538      	push	{r3, r4, r5, lr}
 8007900:	4604      	mov	r4, r0
 8007902:	460d      	mov	r5, r1
 8007904:	d904      	bls.n	8007910 <_raise_r+0x14>
 8007906:	2316      	movs	r3, #22
 8007908:	6003      	str	r3, [r0, #0]
 800790a:	f04f 30ff 	mov.w	r0, #4294967295
 800790e:	bd38      	pop	{r3, r4, r5, pc}
 8007910:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007912:	b112      	cbz	r2, 800791a <_raise_r+0x1e>
 8007914:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007918:	b94b      	cbnz	r3, 800792e <_raise_r+0x32>
 800791a:	4620      	mov	r0, r4
 800791c:	f000 f830 	bl	8007980 <_getpid_r>
 8007920:	462a      	mov	r2, r5
 8007922:	4601      	mov	r1, r0
 8007924:	4620      	mov	r0, r4
 8007926:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800792a:	f000 b817 	b.w	800795c <_kill_r>
 800792e:	2b01      	cmp	r3, #1
 8007930:	d00a      	beq.n	8007948 <_raise_r+0x4c>
 8007932:	1c59      	adds	r1, r3, #1
 8007934:	d103      	bne.n	800793e <_raise_r+0x42>
 8007936:	2316      	movs	r3, #22
 8007938:	6003      	str	r3, [r0, #0]
 800793a:	2001      	movs	r0, #1
 800793c:	e7e7      	b.n	800790e <_raise_r+0x12>
 800793e:	2400      	movs	r4, #0
 8007940:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007944:	4628      	mov	r0, r5
 8007946:	4798      	blx	r3
 8007948:	2000      	movs	r0, #0
 800794a:	e7e0      	b.n	800790e <_raise_r+0x12>

0800794c <raise>:
 800794c:	4b02      	ldr	r3, [pc, #8]	; (8007958 <raise+0xc>)
 800794e:	4601      	mov	r1, r0
 8007950:	6818      	ldr	r0, [r3, #0]
 8007952:	f7ff bfd3 	b.w	80078fc <_raise_r>
 8007956:	bf00      	nop
 8007958:	20000064 	.word	0x20000064

0800795c <_kill_r>:
 800795c:	b538      	push	{r3, r4, r5, lr}
 800795e:	4d07      	ldr	r5, [pc, #28]	; (800797c <_kill_r+0x20>)
 8007960:	2300      	movs	r3, #0
 8007962:	4604      	mov	r4, r0
 8007964:	4608      	mov	r0, r1
 8007966:	4611      	mov	r1, r2
 8007968:	602b      	str	r3, [r5, #0]
 800796a:	f7fb fbfd 	bl	8003168 <_kill>
 800796e:	1c43      	adds	r3, r0, #1
 8007970:	d102      	bne.n	8007978 <_kill_r+0x1c>
 8007972:	682b      	ldr	r3, [r5, #0]
 8007974:	b103      	cbz	r3, 8007978 <_kill_r+0x1c>
 8007976:	6023      	str	r3, [r4, #0]
 8007978:	bd38      	pop	{r3, r4, r5, pc}
 800797a:	bf00      	nop
 800797c:	20000398 	.word	0x20000398

08007980 <_getpid_r>:
 8007980:	f7fb bbea 	b.w	8003158 <_getpid>

08007984 <__swhatbuf_r>:
 8007984:	b570      	push	{r4, r5, r6, lr}
 8007986:	460c      	mov	r4, r1
 8007988:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800798c:	2900      	cmp	r1, #0
 800798e:	b096      	sub	sp, #88	; 0x58
 8007990:	4615      	mov	r5, r2
 8007992:	461e      	mov	r6, r3
 8007994:	da0d      	bge.n	80079b2 <__swhatbuf_r+0x2e>
 8007996:	89a3      	ldrh	r3, [r4, #12]
 8007998:	f013 0f80 	tst.w	r3, #128	; 0x80
 800799c:	f04f 0100 	mov.w	r1, #0
 80079a0:	bf0c      	ite	eq
 80079a2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80079a6:	2340      	movne	r3, #64	; 0x40
 80079a8:	2000      	movs	r0, #0
 80079aa:	6031      	str	r1, [r6, #0]
 80079ac:	602b      	str	r3, [r5, #0]
 80079ae:	b016      	add	sp, #88	; 0x58
 80079b0:	bd70      	pop	{r4, r5, r6, pc}
 80079b2:	466a      	mov	r2, sp
 80079b4:	f000 f848 	bl	8007a48 <_fstat_r>
 80079b8:	2800      	cmp	r0, #0
 80079ba:	dbec      	blt.n	8007996 <__swhatbuf_r+0x12>
 80079bc:	9901      	ldr	r1, [sp, #4]
 80079be:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80079c2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80079c6:	4259      	negs	r1, r3
 80079c8:	4159      	adcs	r1, r3
 80079ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80079ce:	e7eb      	b.n	80079a8 <__swhatbuf_r+0x24>

080079d0 <__smakebuf_r>:
 80079d0:	898b      	ldrh	r3, [r1, #12]
 80079d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80079d4:	079d      	lsls	r5, r3, #30
 80079d6:	4606      	mov	r6, r0
 80079d8:	460c      	mov	r4, r1
 80079da:	d507      	bpl.n	80079ec <__smakebuf_r+0x1c>
 80079dc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80079e0:	6023      	str	r3, [r4, #0]
 80079e2:	6123      	str	r3, [r4, #16]
 80079e4:	2301      	movs	r3, #1
 80079e6:	6163      	str	r3, [r4, #20]
 80079e8:	b002      	add	sp, #8
 80079ea:	bd70      	pop	{r4, r5, r6, pc}
 80079ec:	ab01      	add	r3, sp, #4
 80079ee:	466a      	mov	r2, sp
 80079f0:	f7ff ffc8 	bl	8007984 <__swhatbuf_r>
 80079f4:	9900      	ldr	r1, [sp, #0]
 80079f6:	4605      	mov	r5, r0
 80079f8:	4630      	mov	r0, r6
 80079fa:	f7fd f9eb 	bl	8004dd4 <_malloc_r>
 80079fe:	b948      	cbnz	r0, 8007a14 <__smakebuf_r+0x44>
 8007a00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a04:	059a      	lsls	r2, r3, #22
 8007a06:	d4ef      	bmi.n	80079e8 <__smakebuf_r+0x18>
 8007a08:	f023 0303 	bic.w	r3, r3, #3
 8007a0c:	f043 0302 	orr.w	r3, r3, #2
 8007a10:	81a3      	strh	r3, [r4, #12]
 8007a12:	e7e3      	b.n	80079dc <__smakebuf_r+0xc>
 8007a14:	89a3      	ldrh	r3, [r4, #12]
 8007a16:	6020      	str	r0, [r4, #0]
 8007a18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a1c:	81a3      	strh	r3, [r4, #12]
 8007a1e:	9b00      	ldr	r3, [sp, #0]
 8007a20:	6163      	str	r3, [r4, #20]
 8007a22:	9b01      	ldr	r3, [sp, #4]
 8007a24:	6120      	str	r0, [r4, #16]
 8007a26:	b15b      	cbz	r3, 8007a40 <__smakebuf_r+0x70>
 8007a28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a2c:	4630      	mov	r0, r6
 8007a2e:	f000 f81d 	bl	8007a6c <_isatty_r>
 8007a32:	b128      	cbz	r0, 8007a40 <__smakebuf_r+0x70>
 8007a34:	89a3      	ldrh	r3, [r4, #12]
 8007a36:	f023 0303 	bic.w	r3, r3, #3
 8007a3a:	f043 0301 	orr.w	r3, r3, #1
 8007a3e:	81a3      	strh	r3, [r4, #12]
 8007a40:	89a3      	ldrh	r3, [r4, #12]
 8007a42:	431d      	orrs	r5, r3
 8007a44:	81a5      	strh	r5, [r4, #12]
 8007a46:	e7cf      	b.n	80079e8 <__smakebuf_r+0x18>

08007a48 <_fstat_r>:
 8007a48:	b538      	push	{r3, r4, r5, lr}
 8007a4a:	4d07      	ldr	r5, [pc, #28]	; (8007a68 <_fstat_r+0x20>)
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	4604      	mov	r4, r0
 8007a50:	4608      	mov	r0, r1
 8007a52:	4611      	mov	r1, r2
 8007a54:	602b      	str	r3, [r5, #0]
 8007a56:	f7fb fbe6 	bl	8003226 <_fstat>
 8007a5a:	1c43      	adds	r3, r0, #1
 8007a5c:	d102      	bne.n	8007a64 <_fstat_r+0x1c>
 8007a5e:	682b      	ldr	r3, [r5, #0]
 8007a60:	b103      	cbz	r3, 8007a64 <_fstat_r+0x1c>
 8007a62:	6023      	str	r3, [r4, #0]
 8007a64:	bd38      	pop	{r3, r4, r5, pc}
 8007a66:	bf00      	nop
 8007a68:	20000398 	.word	0x20000398

08007a6c <_isatty_r>:
 8007a6c:	b538      	push	{r3, r4, r5, lr}
 8007a6e:	4d06      	ldr	r5, [pc, #24]	; (8007a88 <_isatty_r+0x1c>)
 8007a70:	2300      	movs	r3, #0
 8007a72:	4604      	mov	r4, r0
 8007a74:	4608      	mov	r0, r1
 8007a76:	602b      	str	r3, [r5, #0]
 8007a78:	f7fb fbe5 	bl	8003246 <_isatty>
 8007a7c:	1c43      	adds	r3, r0, #1
 8007a7e:	d102      	bne.n	8007a86 <_isatty_r+0x1a>
 8007a80:	682b      	ldr	r3, [r5, #0]
 8007a82:	b103      	cbz	r3, 8007a86 <_isatty_r+0x1a>
 8007a84:	6023      	str	r3, [r4, #0]
 8007a86:	bd38      	pop	{r3, r4, r5, pc}
 8007a88:	20000398 	.word	0x20000398

08007a8c <_init>:
 8007a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a8e:	bf00      	nop
 8007a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a92:	bc08      	pop	{r3}
 8007a94:	469e      	mov	lr, r3
 8007a96:	4770      	bx	lr

08007a98 <_fini>:
 8007a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a9a:	bf00      	nop
 8007a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a9e:	bc08      	pop	{r3}
 8007aa0:	469e      	mov	lr, r3
 8007aa2:	4770      	bx	lr
