#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffff3f03e60 .scope module, "UpSync_tb" "UpSync_tb" 2 3;
 .timescale 0 0;
v0x7ffff3f257b0_0 .var "clk", 0 0;
v0x7ffff3f25850_0 .net "q", 4 1, L_0x7ffff3f26790;  1 drivers
v0x7ffff3f25910_0 .var "reset", 0 0;
S_0x7ffff3f03fe0 .scope module, "upSync" "UpSync" 2 14, 3 3 0, S_0x7ffff3f03e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 4 "q"
L_0x7ffff3f25ce0 .functor AND 1, L_0x7ffff3f25ae0, L_0x7ffff3f25b80, C4<1>, C4<1>;
L_0x7ffff3f26070 .functor AND 1, L_0x7ffff3f25ef0, L_0x7ffff3f25f90, C4<1>, C4<1>;
L_0x7ffff3f26220 .functor AND 1, L_0x7ffff3f26070, L_0x7ffff3f26180, C4<1>, C4<1>;
v0x7ffff3f24a90_0 .net *"_s11", 0 0, L_0x7ffff3f25ae0;  1 drivers
v0x7ffff3f24b90_0 .net *"_s13", 0 0, L_0x7ffff3f25b80;  1 drivers
v0x7ffff3f24c70_0 .net *"_s14", 0 0, L_0x7ffff3f25ce0;  1 drivers
L_0x7f529f9d0018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ffff3f24d30_0 .net/2u *"_s2", 0 0, L_0x7f529f9d0018;  1 drivers
v0x7ffff3f24e10_0 .net *"_s20", 0 0, L_0x7ffff3f25ef0;  1 drivers
v0x7ffff3f24f40_0 .net *"_s22", 0 0, L_0x7ffff3f25f90;  1 drivers
v0x7ffff3f25020_0 .net *"_s23", 0 0, L_0x7ffff3f26070;  1 drivers
v0x7ffff3f25100_0 .net *"_s26", 0 0, L_0x7ffff3f26180;  1 drivers
v0x7ffff3f251e0_0 .net *"_s27", 0 0, L_0x7ffff3f26220;  1 drivers
v0x7ffff3f252c0_0 .net *"_s7", 0 0, L_0x7ffff3f25a10;  1 drivers
v0x7ffff3f253a0_0 .net "clk", 0 0, v0x7ffff3f257b0_0;  1 drivers
v0x7ffff3f25440_0 .net "inputs", 4 1, L_0x7ffff3f25d80;  1 drivers
v0x7ffff3f25520_0 .net "q", 4 1, L_0x7ffff3f26790;  alias, 1 drivers
v0x7ffff3f25600_0 .net "reset", 0 0, v0x7ffff3f25910_0;  1 drivers
L_0x7ffff3f25a10 .part L_0x7ffff3f26790, 0, 1;
L_0x7ffff3f25ae0 .part L_0x7ffff3f26790, 0, 1;
L_0x7ffff3f25b80 .part L_0x7ffff3f26790, 1, 1;
L_0x7ffff3f25d80 .concat8 [ 1 1 1 1], L_0x7f529f9d0018, L_0x7ffff3f25a10, L_0x7ffff3f25ce0, L_0x7ffff3f26220;
L_0x7ffff3f25ef0 .part L_0x7ffff3f26790, 0, 1;
L_0x7ffff3f25f90 .part L_0x7ffff3f26790, 1, 1;
L_0x7ffff3f26180 .part L_0x7ffff3f26790, 2, 1;
L_0x7ffff3f26380 .part L_0x7ffff3f25d80, 0, 1;
L_0x7ffff3f264c0 .part L_0x7ffff3f25d80, 1, 1;
L_0x7ffff3f26560 .part L_0x7ffff3f25d80, 2, 1;
L_0x7ffff3f266f0 .part L_0x7ffff3f25d80, 3, 1;
L_0x7ffff3f26790 .concat8 [ 1 1 1 1], v0x7ffff3efeae0_0, v0x7ffff3efe1b0_0, v0x7ffff3f242a0_0, v0x7ffff3f24870_0;
S_0x7ffff3f04160 .scope module, "tff_1" "TFF" 3 25, 4 1 0, S_0x7ffff3f03fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v0x7ffff3effc80_0 .net "clk", 0 0, v0x7ffff3f257b0_0;  alias, 1 drivers
v0x7ffff3efe9e0_0 .net "d", 0 0, L_0x7ffff3f26380;  1 drivers
v0x7ffff3efeae0_0 .var "q", 0 0;
v0x7ffff3f01690_0 .net "reset", 0 0, v0x7ffff3f25910_0;  alias, 1 drivers
E_0x7ffff3ef2070 .event posedge, v0x7ffff3f01690_0, v0x7ffff3effc80_0;
S_0x7ffff3f23ac0 .scope module, "tff_2" "TFF" 3 26, 4 1 0, S_0x7ffff3f03fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v0x7ffff3f004f0_0 .net "clk", 0 0, v0x7ffff3f257b0_0;  alias, 1 drivers
v0x7ffff3eff350_0 .net "d", 0 0, L_0x7ffff3f264c0;  1 drivers
v0x7ffff3efe1b0_0 .var "q", 0 0;
v0x7ffff3f23d20_0 .net "reset", 0 0, v0x7ffff3f25910_0;  alias, 1 drivers
S_0x7ffff3f23e80 .scope module, "tff_3" "TFF" 3 27, 4 1 0, S_0x7ffff3f03fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v0x7ffff3f240f0_0 .net "clk", 0 0, v0x7ffff3f257b0_0;  alias, 1 drivers
v0x7ffff3f241e0_0 .net "d", 0 0, L_0x7ffff3f26560;  1 drivers
v0x7ffff3f242a0_0 .var "q", 0 0;
v0x7ffff3f24340_0 .net "reset", 0 0, v0x7ffff3f25910_0;  alias, 1 drivers
S_0x7ffff3f244b0 .scope module, "tff_4" "TFF" 3 28, 4 1 0, S_0x7ffff3f03fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v0x7ffff3f246f0_0 .net "clk", 0 0, v0x7ffff3f257b0_0;  alias, 1 drivers
v0x7ffff3f247b0_0 .net "d", 0 0, L_0x7ffff3f266f0;  1 drivers
v0x7ffff3f24870_0 .var "q", 0 0;
v0x7ffff3f24940_0 .net "reset", 0 0, v0x7ffff3f25910_0;  alias, 1 drivers
    .scope S_0x7ffff3f04160;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff3efeae0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7ffff3f04160;
T_1 ;
    %wait E_0x7ffff3ef2070;
    %load/vec4 v0x7ffff3f01690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff3efeae0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7ffff3efe9e0_0;
    %load/vec4 v0x7ffff3efeae0_0;
    %inv;
    %and;
    %load/vec4 v0x7ffff3efe9e0_0;
    %inv;
    %load/vec4 v0x7ffff3efeae0_0;
    %and;
    %or;
    %assign/vec4 v0x7ffff3efeae0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ffff3f23ac0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff3efe1b0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7ffff3f23ac0;
T_3 ;
    %wait E_0x7ffff3ef2070;
    %load/vec4 v0x7ffff3f23d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff3efe1b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7ffff3eff350_0;
    %load/vec4 v0x7ffff3efe1b0_0;
    %inv;
    %and;
    %load/vec4 v0x7ffff3eff350_0;
    %inv;
    %load/vec4 v0x7ffff3efe1b0_0;
    %and;
    %or;
    %assign/vec4 v0x7ffff3efe1b0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ffff3f23e80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff3f242a0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7ffff3f23e80;
T_5 ;
    %wait E_0x7ffff3ef2070;
    %load/vec4 v0x7ffff3f24340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff3f242a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7ffff3f241e0_0;
    %load/vec4 v0x7ffff3f242a0_0;
    %inv;
    %and;
    %load/vec4 v0x7ffff3f241e0_0;
    %inv;
    %load/vec4 v0x7ffff3f242a0_0;
    %and;
    %or;
    %assign/vec4 v0x7ffff3f242a0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7ffff3f244b0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff3f24870_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x7ffff3f244b0;
T_7 ;
    %wait E_0x7ffff3ef2070;
    %load/vec4 v0x7ffff3f24940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff3f24870_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7ffff3f247b0_0;
    %load/vec4 v0x7ffff3f24870_0;
    %inv;
    %and;
    %load/vec4 v0x7ffff3f247b0_0;
    %inv;
    %load/vec4 v0x7ffff3f24870_0;
    %and;
    %or;
    %assign/vec4 v0x7ffff3f24870_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7ffff3f03e60;
T_8 ;
    %vpi_call 2 10 "$dumpfile", "UpSync_tb.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ffff3f03e60 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7ffff3f03e60;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff3f25910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff3f257b0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x7ffff3f03e60;
T_10 ;
    %delay 5, 0;
    %load/vec4 v0x7ffff3f257b0_0;
    %nor/r;
    %store/vec4 v0x7ffff3f257b0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7ffff3f03e60;
T_11 ;
    %vpi_call 2 37 "$monitor", $time, ": clk=%b, rst=%b, q=%b\012", v0x7ffff3f257b0_0, v0x7ffff3f25910_0, v0x7ffff3f25850_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7ffff3f03e60;
T_12 ;
    %delay 100, 0;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "UpSync_tb.v";
    "./UpSync.v";
    "./TFF.v";
