$date
	Fri Sep 21 00:38:50 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0045 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0045 $end
$var wire 1 " sinal $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#12
1!
#24
0!
0"
#36
1!
#48
0!
1"
#60
1!
#72
0!
0"
#84
1!
#96
0!
1"
#108
1!
#120
0!
0"
#132
1!
#144
0!
1"
#156
1!
#168
0!
0"
#180
1!
#192
0!
1"
#204
1!
#216
0!
0"
#228
1!
#240
0!
1"
#252
1!
#264
0!
0"
#276
1!
#288
0!
1"
#300
1!
#312
0!
0"
#324
1!
#336
0!
1"
#348
1!
#360
0!
0"
#372
1!
#384
0!
1"
#396
1!
#408
0!
0"
#420
1!
#432
0!
1"
#444
1!
#456
0!
0"
#468
1!
#480
0!
1"
