/*
 * Copyright 2014 Boundary Devices
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	iomuxc_imx6q_per: iomuxc-imx6q-pergrp {
		status = "okay";
	};
};

&iomuxc_imx6q_per {
	pinctrl_audmux: audmuxgrp {
		fsl,pins = <
			/* Audio - GS2971 */
			MX6QDL_PAD_DISP0_DAT23__AUD4_RXD	0x1b070
			MX6QDL_PAD_SD2_CMD__AUD4_RXC		0x1b070
			MX6QDL_PAD_DISP0_DAT18__AUD4_RXFS	0x1b070

			/* Audio - TC3587 mipi hdmi input */
			MX6QDL_PAD_DISP0_DAT13__AUD5_RXFS	0x1b070
			MX6QDL_PAD_DISP0_DAT14__AUD5_RXC	0x1b070
			MX6QDL_PAD_DISP0_DAT19__AUD5_RXD	0x1b070

			/* Audio - WM5102 */
			MX6QDL_PAD_DI0_PIN2__AUD6_TXD		0x1b070
			MX6QDL_PAD_DI0_PIN3__AUD6_TXFS		0x1b070
			MX6QDL_PAD_DI0_PIN4__AUD6_RXD		0x1b070
			MX6QDL_PAD_DI0_PIN15__AUD6_TXC		0x1b070
		>;
	};

	pinctrl_ecspi1: ecspi1grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D17__ECSPI1_MISO		0x100b1
			MX6QDL_PAD_EIM_D18__ECSPI1_MOSI		0x100b1
			MX6QDL_PAD_EIM_D16__ECSPI1_SCLK		0x100b1
#define GP_ECSPI1_NOR_CS	<&gpio3 19 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_D19__GPIO3_IO19		0x0b0b0
		>;
	};

	pinctrl_ecspi2: ecspi2grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_OE__ECSPI2_MISO		0x100b1
			MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI		0x100b1
			MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK		0x100b1
#define GP_ECSPI2_GS2971_CS	<&gpio2 26 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_RW__GPIO2_IO26		0x0b0b0
		>;
	};

	pinctrl_ecspi3: ecspi3grp {
		fsl,pins = <
			MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO	0x100b1
			MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI	0x100b1
			MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK	0x100b1
#define GP_ECSPI3_WM5102_CS	<&gpio4 25 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25	0x0b0b0		/* WM5102 */
		>;
	};

	pinctrl_enet: enetgrp {
		fsl,pins = <
			MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
			MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
			MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x100b0
			MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x100b0
			MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x100b0
			MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x100b0
			MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x100b0
			MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x100b0
			MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x100b0
			MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b0b0
			MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b0b0
			MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b0b0
			MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b0b0
			MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b0b0
			MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b0b0
#define GP_ENET_PHY_RESET	<&gpio1 27 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_ENET_RXD0__GPIO1_IO27	0x030b0
#define GPIRQ_ENET_PHY	<&gpio1 28 IRQ_TYPE_LEVEL_LOW>
			MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28	0x1b0b0
#define GPIRQ_ENET		<&gpio1 6 IRQ_TYPE_LEVEL_HIGH>
			MX6QDL_PAD_GPIO_6__ENET_IRQ		0x000b1
		>;
	};

	pinctrl_gs2971: gs2971grp {
		/* parallel camera on CSI1, pins differ for iMX6Q/iMX6DL */
	};

	pinctrl_gs2971_cea861: gs2971_cea861grp {
		/* parallel camera on CSI1, pins differ for iMX6Q/iMX6DL */
	};

	pinctrl_gs2971_no_cea861: gs2971_no_cea861grp { /* parallel camera */
		/* sav/eav codes are used, not hsync/vsync */
		fsl,pins = <
			MX6QDL_PAD_EIM_DA11__GPIO3_IO11		0xb0b1	/* HSYNC */
			MX6QDL_PAD_EIM_DA12__GPIO3_IO12		0xb0b1	/* VSYNC */
		>;
	};

	pinctrl_gs2971_gpios: gs2971_gpiosgrp {
		fsl,pins = <
#define GPIO_INPUT 2
#define GP_GS2971_STANDBY	<&gpio5 0 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_WAIT__GPIO5_IO00		0x000b0		/* 1 - pin K2 - Standby */
#define GP_GS2971_RESET		<&gpio3 13 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_DA13__GPIO3_IO13		0x000b0		/* 0 - pin C7 - reset */
#define GP_GS2971_RC_BYPASS	<&gpio4 27 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_DISP0_DAT6__GPIO4_IO27	0x000b0		/* 0 - pin G3 - RC bypass - output is buffered(low) */
#define GP_GS2971_IOPROC_EN	<&gpio4 28 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_DISP0_DAT7__GPIO4_IO28	0x000b0		/* 0 - pin H8 - io(A/V) processor enable */
#define GP_GS2971_AUDIO_EN	<&gpio4 29 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_DISP0_DAT8__GPIO4_IO29	0x000b0		/* 0 - pin H3 - Audio Enable */
#define GP_GS2971_TIM_861	<&gpio4 30 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30	0x000b0		/* 0 - pin H5 - TIM861 timing format, 1-use HSYNC/VSYNC */
#define GP_GS2971_SW_EN		<&gpio4 31 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_DISP0_DAT10__GPIO4_IO31	0x000b0		/* 0 - pin D7 - SW_EN - line lock enable */
#define GP_GS2971_DVB_ASI	<&gpio5 5 GPIO_INPUT>
			MX6QDL_PAD_DISP0_DAT11__GPIO5_IO05	0x1b0b0		/* pin G8 i/o DVB_ASI */
#define GP_GS2971_SMPTE_BYPASS	<&gpio2 27 GPIO_INPUT>
			MX6QDL_PAD_EIM_LBA__GPIO2_IO27		0x1b0b0		/* pin G7 - i/o SMPTE bypass */
#define GP_GS2971_DVI_LOCK	<&gpio3 14 GPIO_INPUT>
			MX6QDL_PAD_EIM_DA14__GPIO3_IO14		0x1b0b0		/* pin B6 - stat3 - DVI_LOCK */
#define GP_GS2971_DATA_ERR	<&gpio3 15 GPIO_INPUT>
			MX6QDL_PAD_EIM_DA15__GPIO3_IO15		0x1b0b0		/* pin C6 - stat5 - DATA error */
#define GP_GS2971_LB_CONT	<&gpio3 20 GPIO_INPUT>
			MX6QDL_PAD_EIM_D20__GPIO3_IO20		0x1b0b0		/* pin A3 - LB control - float, analog input */
#define GP_GS2971_Y_1ANC	<&gpio4 26 GPIO_INPUT>
			MX6QDL_PAD_DISP0_DAT5__GPIO4_IO26	0x1b0b0		/* pin C5 - stat4 - 1ANC - Y signal detect */
		>;
	};

	pinctrl_hdmi_cec: hdmi_cecgrp {
		fsl,pins = <
			MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE 0x1f8b0
		>;
	};

	pinctrl_hog: hoggrp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_19__GPIO4_IO05		0x1b0b0		/* TP101 alert */
			MX6QDL_PAD_SD3_DAT1__GPIO7_IO05		0x1b0b0		/* PTT_ON */
			MX6QDL_PAD_SD3_CLK__GPIO7_IO03		0x1b0b0		/* power on J11 pin 3 */
			MX6QDL_PAD_SD1_DAT3__GPIO1_IO21		0x1b0b0		/* 1-wire enable */
			MX6QDL_PAD_GPIO_0__GPIO1_IO00		0x1b0b0		/* KL04 SWD_CLK */
			MX6QDL_PAD_GPIO_2__GPIO1_IO02		0x1b0b0		/* KL04 SWD_IO */
			MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20	0x1b0b0		/* KL04 Reset */
			MX6QDL_PAD_CSI0_DAT4__GPIO5_IO22	0x1b0b0		/* KL04 Program */
			MX6QDL_PAD_CSI0_DAT11__GPIO5_IO29	0x1b0b0		/* KL04 Irq */
			MX6QDL_PAD_DI0_DISP_CLK__GPIO4_IO16	0x1b0b0		/* NC */
			MX6QDL_PAD_DISP0_DAT12__GPIO5_IO06	0x1b0b0		/* NC */
			MX6QDL_PAD_DISP0_DAT20__GPIO5_IO14	0x1b0b0		/* NC */
			MX6QDL_PAD_DISP0_DAT21__GPIO5_IO15	0x1b0b0		/* NC */
			MX6QDL_PAD_DISP0_DAT22__GPIO5_IO16	0x1b0b0		/* NC */
#define GP_ANX7738_RESET	<&gpio2 0 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_D0__GPIO2_IO00		0x130b0		/* I_HDMI_RESET_N */
		>;
	};

	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D21__I2C1_SCL	0x4001b8b1
			MX6QDL_PAD_EIM_D28__I2C1_SDA	0x4001b8b1
		>;
	};

	pinctrl_i2c1_1: i2c1_1grp {
		fsl,pins = <
#define GP_I2C1_SCL	<&gpio3 21 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_D21__GPIO3_IO21		0x4001b8b1
#define GP_I2C1_SDA	<&gpio3 28 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_D28__GPIO3_IO28		0x4001b8b1
		>;
	};

	pinctrl_i2c1a_tc358743_mipi: i2c1a-tc358743_mipigrp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D23__GPIO3_IO23		0x1b0b0		/* J13 pin1 - Video detect */
			MX6QDL_PAD_EIM_D29__GPIO3_IO29		0x1b0b0		/* J13 pin20 - HPD in */
#define GP_TC3587_RESET	<&gpio6 11 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_CS0__GPIO6_IO11	0x000b0		/* Reset */
#define GPIRQ_TC3587	<&gpio6 14 IRQ_TYPE_LEVEL_LOW>
			MX6QDL_PAD_NANDF_CS1__GPIO6_IO14	0x000b0		/* Irq */
		>;
	};

	pinctrl_i2c1mux: i2c1muxgrp {
		fsl,pins = <
#define GP_I2C1_MUX_KL04	<&gpio5 27 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_CSI0_DAT9__GPIO5_IO27	0x030b0
#define GP_I2C1_MUX_ANX7814	<&gpio1 10 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_SD2_CLK__GPIO1_IO10		0x030b0
#define GP_I2C1_MUX_AX7738	<&gpio2 1 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_NANDF_D1__GPIO2_IO01		0x030b0
#define GP_I2C1_MUX_TC3587	 <&gpio6 16 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_NANDF_CS3__GPIO6_IO16	0x030b0
		>;
	};

	pinctrl_i2c1c_anx7814: i2c2a_anx7814grp {
		fsl,pins = <
#define GP_ANX7814_P_DWN       <&gpio1 13 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_SD2_DAT2__GPIO1_IO13		0x1b0b0		/* O_HDMI_PD */
#define GP_ANX7814_RESET       <&gpio2 5 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_D5__GPIO2_IO05		0x130b0		/* O_HDMI_RESET_N */
#define GP_ANX7814_CBL_DET     <&gpio2 3 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_NANDF_D3__GPIO2_IO03		0x130b0		/* O_HDMI_MYDP_DET_INTR */
#define GP_ANX7814_HDMI_INTR   <&gpio1 14 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_SD2_DAT1__GPIO1_IO14		0x1b0b0		/* O_HDMI_INTR */
		>;
	};

	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX6QDL_PAD_KEY_COL3__I2C2_SCL	0x4001b8b1
			MX6QDL_PAD_KEY_ROW3__I2C2_SDA	0x4001b8b1
		>;
	};

	pinctrl_i2c2_1: i2c2_1grp {
		fsl,pins = <
#define GP_I2C2_SCL	<&gpio4 12 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_KEY_COL3__GPIO4_IO12		0x4001b8b1
#define GP_I2C2_SDA	<&gpio4 13 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_KEY_ROW3__GPIO4_IO13		0x4001b8b1
		>;
	};

	pinctrl_i2c2mux: i2c2muxgrp {
		fsl,pins = <
#define GP_I2C2_MUX_ANX7814_DDC	 <&gpio1 15 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_SD2_DAT0__GPIO1_IO15		0x030b0
		>;
	};

	pinctrl_i2c3: i2c3grp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_5__I2C3_SCL	0x4001b8b1
			MX6QDL_PAD_GPIO_16__I2C3_SDA	0x4001b8b1
		>;
	};

	pinctrl_i2c3_1: i2c3_1grp {
		fsl,pins = <
#define GP_I2C3_SCL	<&gpio1 5 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_GPIO_5__GPIO1_IO05		0x4001b8b1
#define GP_I2C3_SDA	<&gpio7 11 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_GPIO_16__GPIO7_IO11		0x4001b8b1
		>;
	};

	pinctrl_i2c3_adv7180: i2c3-adv7180grp {
		fsl,pins = <
			MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12		0x1b0b1
			MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13		0x1b0b1
			MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14		0x1b0b1
			MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15		0x1b0b1
			MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16		0x1b0b1
			MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17		0x1b0b1
			MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18		0x1b0b1
			MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19		0x1b0b1
			MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK	0x1b0b1
#define GP_ADV7180_RESET	<&gpio4 15 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_KEY_ROW4__GPIO4_IO15			0x000b0		/* Reset */
#define GPIRQ_ADV7180		<&gpio1 9 IRQ_TYPE_LEVEL_LOW>
			MX6QDL_PAD_GPIO_9__GPIO1_IO09			0x1b0b0		/* Irq */
		>;
	};

	pinctrl_i2c3_adv7180_cea861: i2c3-adv7180_cea861grp {
		fsl,pins = <
			MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC		0x1b0b1
			MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC		0x1b0b1
		>;
	};

	pinctrl_i2c3_adv7180_no_cea861: i2c3-adv7180_no_cea861grp {
		fsl,pins = <
			MX6QDL_PAD_CSI0_MCLK__GPIO5_IO19		0x1b0b1	/* Hsync */
			MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21		0x1b0b1	/* Vsync */
		>;
	};

	pinctrl_pcie: pciegrp {
		fsl,pins = <
#define GP_PCIE_RESET	<&gpio5 2 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_A25__GPIO5_IO02		0x000b0		/* pcie reset */
			MX6QDL_PAD_NANDF_RB0__GPIO6_IO10	0x000b0		/* Radio on */
		>;
	};

	pinctrl_uart1: uart1grp { /* UART1 - J2 - PTT connector */
		fsl,pins = <
			MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA	0x1b0b1
			MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA	0x1b0b1
		>;
	};

	pinctrl_uart2: uart2grp { /* UART2 - debug console */
		fsl,pins = <
			MX6QDL_PAD_EIM_D26__UART2_TX_DATA	0x1b0b1
			MX6QDL_PAD_EIM_D27__UART2_RX_DATA	0x1b0b1
		>;
	};

	pinctrl_uart3: uart3grp { /* UART3 - relay J3 */
		fsl,pins = <
			MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x1b0b1		/* J3, pin 5 */
			MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x1b0b1		/* J3, pin 6 */
			MX6QDL_PAD_SD3_CMD__GPIO7_IO02		0x1b0b0		/* Relay Detect */
			MX6QDL_PAD_SD3_DAT0__GPIO7_IO04		0x1b0b0		/* Carrier sense */
		>;
	};

	pinctrl_uart4: uart4grp { /* UART4 - GPS */
		fsl,pins = <
			MX6QDL_PAD_KEY_COL0__UART4_TX_DATA	0x1b0b1
			MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA	0x1b0b1
			MX6QDL_PAD_SD3_DAT4__GPIO7_IO01		0x1b0b0		/* GPS reset */
			MX6QDL_PAD_SD3_DAT5__GPIO7_IO00		0x1b0b0		/* GPS Irq */
			MX6QDL_PAD_KEY_COL2__GPIO4_IO10		0x1b0b0		/* GPS Heartbeat */
		>;
	};

	pinctrl_uart5: uart5grp { /* UART5 - J6 data connector */
		fsl,pins = <
			MX6QDL_PAD_KEY_COL1__UART5_TX_DATA	0x0b0b1		/* J6, pin 5 */
			MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA	0x1b0b1		/* J6, pin 6 */
			MX6QDL_PAD_SD1_CMD__GPIO1_IO18		0x1b0b0		/* J6, pin 8 - Data detect */
			MX6QDL_PAD_SD1_DAT0__GPIO1_IO16		0x1b0b0		/* J6, Power enable */
			MX6QDL_PAD_GPIO_4__GPIO1_IO04		0x1b0b0		/* J6, pin 16 */
		>;
	};

	pinctrl_usbh1: usbh1grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D30__USB_H1_OC	0x1b0b0
#define GP_USB_HUB_RESET	<&gpio7 12 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_GPIO_17__GPIO7_IO12	0x1b0b0	/* USB Hub Reset for USB2512 4 port hub */
		>;
	};

	pinctrl_usbotg: usbotggrp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_1__USB_OTG_ID	0x17059
			MX6QDL_PAD_KEY_COL4__USB_OTG_OC	0x1b0b0
#define GP_USB_OTG_PWR		<&gpio3 22 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_D22__GPIO3_IO22		0x0b0b0	/* otg power en */
		>;
	};

	pinctrl_usdhc4_50mhz: usdhc4grp-1 {
		fsl,pins = <
			MX6QDL_PAD_SD4_CMD__SD4_CMD		0x17059
			MX6QDL_PAD_SD4_CLK__SD4_CLK		0x10059
			MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x17059
			MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x17059
			MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x17059
			MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x17059
			MX6QDL_PAD_SD4_DAT4__SD4_DATA4		0x17059
			MX6QDL_PAD_SD4_DAT5__SD4_DATA5		0x17059
			MX6QDL_PAD_SD4_DAT6__SD4_DATA6		0x17059
			MX6QDL_PAD_SD4_DAT7__SD4_DATA7		0x17059
			MX6QDL_PAD_NANDF_CLE__GPIO6_IO07 0x1b0b0	/* eMMC reset */
		>;
	};

	pinctrl_usdhc4_100mhz: usdhc4grp-2 {
		fsl,pins = <
			MX6QDL_PAD_SD4_CMD__SD4_CMD		0x170b9
			MX6QDL_PAD_SD4_CLK__SD4_CLK		0x100b9
			MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x170b9
			MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x170b9
			MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x170b9
			MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x170b9
			MX6QDL_PAD_SD4_DAT4__SD4_DATA4		0x170b9
			MX6QDL_PAD_SD4_DAT5__SD4_DATA5		0x170b9
			MX6QDL_PAD_SD4_DAT6__SD4_DATA6		0x170b9
			MX6QDL_PAD_SD4_DAT7__SD4_DATA7		0x170b9
		>;
	};

	pinctrl_usdhc4_200mhz: usdhc4grp-3 {
		fsl,pins = <
			MX6QDL_PAD_SD4_CMD__SD4_CMD		0x170f9
			MX6QDL_PAD_SD4_CLK__SD4_CLK		0x100f9
			MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x170f9
			MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x170f9
			MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x170f9
			MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x170f9
			MX6QDL_PAD_SD4_DAT4__SD4_DATA4		0x170f9
			MX6QDL_PAD_SD4_DAT5__SD4_DATA5		0x170f9
			MX6QDL_PAD_SD4_DAT6__SD4_DATA6		0x170f9
			MX6QDL_PAD_SD4_DAT7__SD4_DATA7		0x170f9
		>;
	};

	pinctrl_wm5102: wm5102grp {
		fsl,pins = <
			MX6QDL_PAD_SD1_CLK__OSC32K_32K_OUT	0x000b0	/* MCLK2 */
			MX6QDL_PAD_NANDF_CS2__CCM_CLKO2		0x000b0	/* MCLK1 */
#define GP_WM5102_RESET	<&gpio5 9 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09	0x000b0	/* Reset */
#define GPIRQ_WM5102	<&gpio5 10 IRQ_TYPE_LEVEL_LOW>
			MX6QDL_PAD_DISP0_DAT16__GPIO5_IO10	0x1b0b0	/* Irq */
#define GP_WM5102_LDOENA <&gpio5 11 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_DISP0_DAT17__GPIO5_IO11	0x000b0	/* ldo enable */
#define GP_WM5102_MIC_PTT_L <&gpio2 31 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_EB3__GPIO2_IO31		0x1b0b0		/* J2, pin 6: PTT_L */
#define GP_WM5102_MIC_PTT_R <&gpio2 30 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_EB2__GPIO2_IO30		0x1b0b0		/* J2, pin 7: PTT_R */
		>;
	};
};

/ {
	aliases {
		fb_hdmi = &fb_hdmi;
		mmc0 = &usdhc4;
		mxcfb0 = &fb_hdmi;
	};

	clocks {
		clk24m: clk24m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <24000000>;
		};

		clk28_6363m: clk28_6363m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <28636300>;
		};
	};

	fb_hdmi: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1280x720M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	i2c1mux {
		compatible = "i2c-mux-gpio";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c1mux>;
		#address-cells = <1>;
		#size-cells = <0>;
		mux-gpios = GP_I2C1_MUX_KL04, GP_I2C1_MUX_ANX7814, GP_I2C1_MUX_AX7738, GP_I2C1_MUX_TC3587;
		i2c-parent = <&i2c1>;
		idle-state = <0>;

		i2c1a: i2c1@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
		};
		i2c1b: i2c1@2 {
			reg = <2>;
			#address-cells = <1>;
			#size-cells = <0>;
		};
		i2c1c: i2c1@4 {
			reg = <4>;
			#address-cells = <1>;
			#size-cells = <0>;
		};
		i2c1d: i2c1@8 {
			reg = <8>;
			#address-cells = <1>;
			#size-cells = <0>;
		};
	};

	i2c2mux {
		compatible = "i2c-mux-gpio";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c2mux>;
		#address-cells = <1>;
		#size-cells = <0>;
		mux-gpios = GP_I2C2_MUX_ANX7814_DDC;
		i2c-parent = <&i2c2>;
		idle-state = <0>;

		i2c2a: i2c2@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
		};
	};

	memory {
		reg = <0x10000000 0x80000000>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_1p0v: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "1P0V";
			regulator-min-microvolt = <1000000>;
			regulator-max-microvolt = <1000000>;
			regulator-always-on;
		};

		reg_1p8v: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "1P8V";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
		};

		reg_2p5v: regulator@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "2P5V";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-always-on;
		};

		reg_3p3v: regulator@3 {
			compatible = "regulator-fixed";
			reg = <3>;
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_5v: regulator@4 {
			compatible = "regulator-fixed";
			reg = <4>;
			regulator-name = "5V";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			regulator-always-on;
		};

		reg_usb_otg_vbus: regulator@5 {
			compatible = "regulator-fixed";
			reg = <5>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = GP_USB_OTG_PWR;
			enable-active-high;
		};
	};

	sound-hdmi {
		compatible = "fsl,imx6qdl-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};

	sound-wm5102 {
		compatible = "fsl,imx6q-per-wm5102",
			     "fsl,imx-audio-wm5102";
		model = "imx6q-per-wm5102";
		ssi-controller = <&ssi1>;
		mux-int-port = <1>;
		mux-ext-port = <6>;
	};

	v4l2_cap_0 {		/* Adv7180 */
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_cap_1 {		/* TC3587 */
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mipi_camera = <1>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_cap_2: v4l2_cap_2 { /* GS2971 */
		compatible = "fsl,imx6q-v4l2-capture";
		csi_id = <1>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";
};

&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = GP_ECSPI1_NOR_CS;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	status = "okay";

	flash: m25p80@0 {
		compatible = "sst,sst25vf016b";
		spi-max-frequency = <20000000>;
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		mtd@00000000 {
			label = "U-Boot";
			reg = <0x0 0xC0000>;
		};

		mtd@000C0000 {
			label = "env";
			reg = <0xC0000 0x2000>;
		};
		mtd@000C2000 {
			label = "splash";
			reg = <0xC2000 0x13e000>;
		};
	};
};

&ecspi2 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = GP_ECSPI2_GS2971_CS;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2>;
	status = "okay";

	gs2971: gs2971@0 {
		compatible = "gn,gs2971";
		reg = <0>;
		pinctrl-names = "default", "no_cea861", "cea861";
		pinctrl-0 = <&pinctrl_gs2971>, <&pinctrl_gs2971_gpios>;
		pinctrl-1 = <&pinctrl_gs2971_no_cea861>;
		pinctrl-2 = <&pinctrl_gs2971_cea861>;
		mclk = <27000000>;
		csi = <1>;
		cea861 = <0>;
		spi-max-frequency = <1000000>;
		standby-gpios = GP_GS2971_STANDBY;	/* 1 - powerdown */
		rst-gpios = GP_GS2971_RESET;		/* 0 - reset */
		tim_861-gpios = GP_GS2971_TIM_861;	/* 0 - TIM861 timing format sav/eav codes */
		/* enable on power up */
		ioproc_en-gpios = GP_GS2971_IOPROC_EN;	/* 0 - io(A/V) processor disabled */
		sw_en-gpios = GP_GS2971_SW_EN;		/* 0 - line lock disabled */
		rc_bypass-gpios = GP_GS2971_RC_BYPASS;	/* 0 -  RC bypass - output is buffered(low) */
		audio_en-gpios = GP_GS2971_AUDIO_EN;	/* 0 - audio disabled */
		dvb_asi-gpios = GP_GS2971_DVB_ASI;	/* 0 - dvs_asi disabled */
		smpte_bypass-gpios = GP_GS2971_SMPTE_BYPASS;	/* in */
		dvi_lock-gpios = GP_GS2971_DVI_LOCK;	/* in */
		data_err-gpios = GP_GS2971_DATA_ERR;	/* in */
		lb_cont-gpios = GP_GS2971_LB_CONT;	/* in */
		y_1anc-gpios = GP_GS2971_Y_1ANC;	/* in */
	};
};

&ecspi3 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = GP_ECSPI3_WM5102_CS;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi3>;
	status = "okay";

	codec: wm5102@0 {
		compatible = "wlf,wm5102";
		reg = <0>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_wm5102>;
		clocks = <&clks IMX6QDL_CLK_CKO2>, <&clks IMX6QDL_CLK_CKIL>;
		clock-names = "mclk1", "mclk2";
		interrupts-extended = GPIRQ_WM5102;
		wlf,reset = GP_WM5102_RESET;
		wlf,ldoena = GP_WM5102_LDOENA;
		wlf,micptt-gpio = GP_WM5102_MIC_PTT_L, GP_WM5102_MIC_PTT_R;
		wlf,micbias1 = <3300 1 1 1 1>;
		wlf,micbias2 = <3300 1 1 1 1>;
		wlf,inmode = <1 1 1 1>;
		spi-max-frequency = <400000>;
		DBVDD1-supply = <&reg_1p8v>;
		DBVDD2-supply = <&reg_1p8v>;
		DBVDD3-supply = <&reg_1p8v>;
                AVDD-supply = <&reg_1p8v>;
		CPVDD-supply = <&reg_1p8v>;
		SPKVDDL-supply = <&reg_5v>;
		SPKVDDR-supply = <&reg_5v>;
		assigned-clocks        = <&clks IMX6QDL_CLK_CKO2_SEL>;
		assigned-clock-parents = <&clks IMX6QDL_CLK_OSC>;
	};
};

&fec {
	fsl,err006687-workaround-present;
	interrupts-extended = GPIRQ_ENET,
			      <&gpc 0 119 IRQ_TYPE_LEVEL_HIGH>;
	phy-handle = <&ethphy>;
	phy-mode = "rgmii-id";
#if 0
	phy-reset-gpios = GP_ENET_PHY_RESET;
#endif
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	status = "okay";

	mdio {
		#address-cells = <0>;
		#size-cells = <1>;

		ethphy: ethernet-phy@6 {
			reg = <6>;
			interrupts-extended = GPIRQ_ENET_PHY;
			rxc-skew-ps = <3000>;
			rxd0-skew-ps = <0>;
			rxd1-skew-ps = <0>;
			rxd2-skew-ps = <0>;
			rxd3-skew-ps = <0>;
			rxdv-skew-ps = <0>;
			txc-skew-ps = <3000>;
			txd0-skew-ps = <0>;
			txd1-skew-ps = <0>;
			txd2-skew-ps = <0>;
			txd3-skew-ps = <0>;
			txen-skew-ps = <0>;
		};
	};
};

&hdmi_audio {
	status = "okay";
};

&hdmi_cec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmi_cec>;
	status = "okay";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <0>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};

&i2c1 {
	clock-frequency = <50000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c1>;
	pinctrl-1 = <&pinctrl_i2c1_1>;
	scl-gpios = GP_I2C1_SCL;
	sda-gpios = GP_I2C1_SDA;
	status = "okay";

	/* microcontroller KL04Z32TFK4 */
};

&i2c1b {
	anx7814: anx7814@38 {
#if 1
		compatible = "analogix,anx7814";
		/* uses many addresses: 0x38,0x39,0x3d,0x3f,0x40*/
		reg = <0x38>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c1c_anx7814>;
		pd-gpios = GP_ANX7814_P_DWN;
		reset-gpios = GP_ANX7814_RESET;
		hpd-gpios = GP_ANX7814_CBL_DET;
#else
		compatible = "anx7816";
		/* uses many addresses: 0x38,0x39,0x3d,0x3f,0x40*/
		reg = <0x38>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c1c_anx7814>;
		analogix,p-dwn-gpio = GP_ANX7814_P_DWN;
		analogix,reset-gpio = GP_ANX7814_RESET;
		hpd-gpios = GP_ANX7814_CBL_DET;
#endif

	};
};

&i2c1d {
	tc358743_mipi: tc358743_mipi@0f {
		compatible = "tc358743_mipi";
		reg = <0x0f>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c1a_tc358743_mipi>;
		rst-gpios = GP_TC3587_RESET;
		interrupts-extended = GPIRQ_TC3587;
		ipu_id = <0>;
		csi_id = <0>;
		mclk = <27000000>;
		mclk_source = <0>;
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c2>;
	pinctrl-1 = <&pinctrl_i2c2_1>;
	scl-gpios = GP_I2C2_SCL;
	sda-gpios = GP_I2C2_SDA;
	status = "okay";
};

&i2c2a {
	edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};
};


&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c3>;
	pinctrl-1 = <&pinctrl_i2c3_1>;
	scl-gpios = GP_I2C3_SCL;
	sda-gpios = GP_I2C3_SDA;
	status = "okay";


	adv7180: adv7180@20 {
		clocks = <&clk28_6363m 0>;
		clock-names = "csi_mclk";
		compatible = "adv,adv7180";
		reg = <0x20>;
		pinctrl-names = "default", "no_cea861", "cea861";
		pinctrl-0 = <&pinctrl_i2c3_adv7180>;
		pinctrl-1 = <&pinctrl_i2c3_adv7180_no_cea861>;
		pinctrl-2 = <&pinctrl_i2c3_adv7180_cea861>;
		cea861 = <0>;
		DOVDD-supply = <&reg_3p3v>; /* 3.3v, enabled via 2.8 VGEN6 */
		AVDD-supply = <&reg_3p3v>;  /* 1.8v */
		DVDD-supply = <&reg_3p3v>;  /* 1.8v */
		PVDD-supply = <&reg_3p3v>;  /* 1.8v */
		rst-gpios = GP_ADV7180_RESET;
		interrupts-extended = GPIRQ_ADV7180;
		ipu_id = <0>;
		csi_id = <0>;
		mclk = <28636300>;
		mclk_source = <0>;
		cvbs = <1>;
        };
};

&mipi_csi {
	status = "okay";
};

&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie>;
	reset-gpios = GP_PCIE_RESET;
	status = "okay";
};

&ssi1 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&ssi2 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&ssi3 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "okay";
};

&usbh1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbh1>;
	reset-gpios = GP_USB_HUB_RESET;
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
	status = "okay";
};

&usdhc4 {
#if 0
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc4_50mhz>;
	pinctrl-1 = <&pinctrl_usdhc4_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc4_200mhz>;
#else
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4_50mhz>;
#endif
	bus-width = <8>;
	non-removable;
	vmmc-supply = <&reg_3p3v>;
	keep-power-in-suspend;
	status = "okay";
};
