strict digraph "" {
	node [label="\N"];
	"175:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9ff6c89210>",
		fillcolor=firebrick,
		label="175:NS
CRC <= (CRCinit)? ~0 : { CRC[30:0], 1'b0 } ^ ({ 32{ CRCinput } } & 32'h04C11DB7);",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9ff6c89210>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_167:AL"	 [def_var="['CRCflush', 'CRC', 'CRCinit']",
		label="Leaf_167:AL"];
	"175:NS" -> "Leaf_167:AL"	 [cond="[]",
		lineno=None];
	"173:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9ff6c950d0>",
		fillcolor=firebrick,
		label="173:NS
CRCinit <= rdaddress == 7;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9ff6c950d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"173:NS" -> "Leaf_167:AL"	 [cond="[]",
		lineno=None];
	"169:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9ff6c95290>",
		fillcolor=firebrick,
		label="169:NS
CRCflush <= SendingPacket;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9ff6c95290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"169:NS" -> "Leaf_167:AL"	 [cond="[]",
		lineno=None];
	"170:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9ff6c95410>",
		fillcolor=springgreen,
		label="170:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"171:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9ff6c954d0>",
		fillcolor=firebrick,
		label="171:NS
CRCflush <= rdaddress == 50 + SendDataLen;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9ff6c954d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"170:IF" -> "171:NS"	 [cond="['readram']",
		label=readram,
		lineno=170];
	"171:NS" -> "Leaf_167:AL"	 [cond="[]",
		lineno=None];
	"167:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f9ff6c95750>",
		clk_sens=True,
		fillcolor=gold,
		label="167:AL",
		sens="['clk20']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['readram', 'rdaddress', 'SendingPacket', 'CRCflush', 'CRC', 'ShiftCount', 'CRCinput', 'SendDataLen', 'CRCinit']"];
	"167:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f9ff6c95850>",
		fillcolor=turquoise,
		label="167:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"167:AL" -> "167:BL"	 [cond="[]",
		lineno=None];
	"172:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9ff6c95910>",
		fillcolor=springgreen,
		label="172:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"167:BL" -> "172:IF"	 [cond="[]",
		lineno=None];
	"168:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9ff6c95890>",
		fillcolor=springgreen,
		label="168:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"167:BL" -> "168:IF"	 [cond="[]",
		lineno=None];
	"174:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f9ff6c95990>",
		fillcolor=springgreen,
		label="174:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"167:BL" -> "174:IF"	 [cond="[]",
		lineno=None];
	"172:IF" -> "173:NS"	 [cond="['readram']",
		label=readram,
		lineno=172];
	"168:IF" -> "169:NS"	 [cond="['CRCflush']",
		label=CRCflush,
		lineno=168];
	"168:IF" -> "170:IF"	 [cond="['CRCflush']",
		label="!(CRCflush)",
		lineno=168];
	"174:IF" -> "175:NS"	 [cond="['ShiftCount']",
		label="ShiftCount[0]",
		lineno=174];
}
