<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item key="scw_hwspec" value="C:\Users\openfpga\Desktop\project\golden\example9_2\vitis_ide_v2"/>
	<item key="fpga_elf_mem_selection" value="C:\Users\openfpga\Desktop\project\golden\example9_2\vitis_ide_v2\uart_update\Debug"/>
	<item key="soc_flash_files_selection" value="C:\Users\openfpga\Desktop\project\golden\example9_2\vitis_ide_v2\uart_update\_ide\bitstream"/>
</section>
