#--  Synopsys, Inc.
#--  Version L-2016.09M-2
#--  Project file G:\ACTELL\EKB\EKB\Libero1\Libero\synthesis\run_options.txt
#--  Written on Sat May 02 16:23:55 2020


#project files
add_file -vhdl -lib work "G:/ACTELL/EKB/EKB/Libero1/Libero/hdl/noise_gen.vhd"
add_file -vhdl -lib work "G:/ACTELL/EKB/EKB/Libero1/Libero/hdl/my_component_pkg.vhd"
add_file -vhdl -lib work "G:/ACTELL/EKB/EKB/Libero1/Libero/hdl/VIDEO_CONSTANTS.vhd"
add_file -vhdl -lib work "G:/ACTELL/EKB/EKB/Libero1/Libero/hdl/PATHERN_GENERATOR.vhd"
add_file -vhdl -lib work "G:/ACTELL/EKB/EKB/Libero1/Libero/hdl/count_n_modul.vhd"
add_file -vhdl -lib work "G:/ACTELL/EKB/EKB/Libero1/Libero/hdl/gen_pix_str_frame.vhd"
add_file -vhdl -lib work "G:/ACTELL/EKB/EKB/Libero1/Libero/hdl/TRS_gen.vhd"
add_file -vhdl -lib work "G:/ACTELL/EKB/EKB/Libero1/Libero/hdl/IS_SIM_Paralell.vhd"
add_file -vhdl -lib work "G:/ACTELL/EKB/EKB/Libero1/Libero/hdl/parall_to_serial.vhd"
add_file -vhdl -lib work "G:/ACTELL/EKB/EKB/Libero1/Libero/hdl/IS_SIM_serial_DDR.vhd"
add_file -vhdl -lib work "G:/ACTELL/EKB/EKB/Libero1/Libero/smartgen/PLL_SIM_IS/PLL_SIM_IS.vhd"
add_file -vhdl -lib work "G:/ACTELL/EKB/EKB/Libero1/Libero/smartgen/PLL_SIM_IS_1/PLL_SIM_IS_1.vhd"
add_file -vhdl -lib work "G:/ACTELL/EKB/EKB/Libero1/Libero/hdl/IMAGE_SENSOR_SIM.vhd"
add_file -vhdl -lib work "G:/ACTELL/EKB/EKB/Libero1/Libero/hdl/reset_control.vhd"
add_file -vhdl -lib work "G:/ACTELL/EKB/EKB/Libero1/Libero/smartgen/PLL_0/PLL_0.vhd"
add_file -vhdl -lib work "G:/ACTELL/EKB/EKB/Libero1/Libero/smartgen/PLL_1/PLL_1.vhd"
add_file -vhdl -lib work "G:/ACTELL/EKB/EKB/Libero1/Libero/hdl/sync_gen_pix_str_frame.vhd"
add_file -vhdl -lib work "G:/ACTELL/EKB/EKB/Libero1/Libero/hdl/top.vhd"



#implementation: "synthesis"
impl -add synthesis -type fpga

#device options
set_option -technology ProASIC3L
set_option -part A3PE3000L
set_option -package FBGA484
set_option -speed_grade STD
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "work.EKB_top"

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency 100.000
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microsemi 500K
set_option -run_prop_extract 1
set_option -maxfan 24
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -report_path 4000
set_option -opcond COMWC
set_option -update_models_cp 0
set_option -preserve_registers 0

# Microsemi 500K
set_option -globalthreshold 50

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

# Compiler Options
set_option -vhdl2008 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./EKB_top.edn"
impl -active "synthesis"
