
IHateEverything3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000076b4  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  080077f0  080077f0  000177f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007900  08007900  000200b4  2**0
                  CONTENTS
  4 .ARM          00000008  08007900  08007900  00017900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007908  08007908  000200b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007908  08007908  00017908  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800790c  0800790c  0001790c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b4  20000000  08007910  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001f40  200000b4  080079c4  000200b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001ff4  080079c4  00021ff4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b0fb  00000000  00000000  000200dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c9e  00000000  00000000  0003b1d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001378  00000000  00000000  0003ee78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001218  00000000  00000000  000401f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000194ae  00000000  00000000  00041408  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016589  00000000  00000000  0005a8b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000903f9  00000000  00000000  00070e3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00101238  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004fac  00000000  00000000  0010128c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	200000b4 	.word	0x200000b4
 8000158:	00000000 	.word	0x00000000
 800015c:	080077d8 	.word	0x080077d8

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	200000b8 	.word	0x200000b8
 8000178:	080077d8 	.word	0x080077d8

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b96e 	b.w	8000470 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	468e      	mov	lr, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	f040 8083 	bne.w	80002c4 <__udivmoddi4+0x118>
 80001be:	428a      	cmp	r2, r1
 80001c0:	4617      	mov	r7, r2
 80001c2:	d947      	bls.n	8000254 <__udivmoddi4+0xa8>
 80001c4:	fab2 f382 	clz	r3, r2
 80001c8:	b14b      	cbz	r3, 80001de <__udivmoddi4+0x32>
 80001ca:	f1c3 0120 	rsb	r1, r3, #32
 80001ce:	fa05 fe03 	lsl.w	lr, r5, r3
 80001d2:	fa20 f101 	lsr.w	r1, r0, r1
 80001d6:	409f      	lsls	r7, r3
 80001d8:	ea41 0e0e 	orr.w	lr, r1, lr
 80001dc:	409c      	lsls	r4, r3
 80001de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80001e2:	fbbe fcf8 	udiv	ip, lr, r8
 80001e6:	fa1f f987 	uxth.w	r9, r7
 80001ea:	fb08 e21c 	mls	r2, r8, ip, lr
 80001ee:	fb0c f009 	mul.w	r0, ip, r9
 80001f2:	0c21      	lsrs	r1, r4, #16
 80001f4:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80001f8:	4290      	cmp	r0, r2
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	18ba      	adds	r2, r7, r2
 80001fe:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000202:	f080 8118 	bcs.w	8000436 <__udivmoddi4+0x28a>
 8000206:	4290      	cmp	r0, r2
 8000208:	f240 8115 	bls.w	8000436 <__udivmoddi4+0x28a>
 800020c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000210:	443a      	add	r2, r7
 8000212:	1a12      	subs	r2, r2, r0
 8000214:	fbb2 f0f8 	udiv	r0, r2, r8
 8000218:	fb08 2210 	mls	r2, r8, r0, r2
 800021c:	fb00 f109 	mul.w	r1, r0, r9
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000226:	42a1      	cmp	r1, r4
 8000228:	d909      	bls.n	800023e <__udivmoddi4+0x92>
 800022a:	193c      	adds	r4, r7, r4
 800022c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000230:	f080 8103 	bcs.w	800043a <__udivmoddi4+0x28e>
 8000234:	42a1      	cmp	r1, r4
 8000236:	f240 8100 	bls.w	800043a <__udivmoddi4+0x28e>
 800023a:	3802      	subs	r0, #2
 800023c:	443c      	add	r4, r7
 800023e:	1a64      	subs	r4, r4, r1
 8000240:	2100      	movs	r1, #0
 8000242:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000246:	b11e      	cbz	r6, 8000250 <__udivmoddi4+0xa4>
 8000248:	2200      	movs	r2, #0
 800024a:	40dc      	lsrs	r4, r3
 800024c:	e9c6 4200 	strd	r4, r2, [r6]
 8000250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000254:	b902      	cbnz	r2, 8000258 <__udivmoddi4+0xac>
 8000256:	deff      	udf	#255	; 0xff
 8000258:	fab2 f382 	clz	r3, r2
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14f      	bne.n	8000300 <__udivmoddi4+0x154>
 8000260:	1a8d      	subs	r5, r1, r2
 8000262:	2101      	movs	r1, #1
 8000264:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000268:	fa1f f882 	uxth.w	r8, r2
 800026c:	fbb5 fcfe 	udiv	ip, r5, lr
 8000270:	fb0e 551c 	mls	r5, lr, ip, r5
 8000274:	fb08 f00c 	mul.w	r0, r8, ip
 8000278:	0c22      	lsrs	r2, r4, #16
 800027a:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800027e:	42a8      	cmp	r0, r5
 8000280:	d907      	bls.n	8000292 <__udivmoddi4+0xe6>
 8000282:	197d      	adds	r5, r7, r5
 8000284:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000288:	d202      	bcs.n	8000290 <__udivmoddi4+0xe4>
 800028a:	42a8      	cmp	r0, r5
 800028c:	f200 80e9 	bhi.w	8000462 <__udivmoddi4+0x2b6>
 8000290:	4694      	mov	ip, r2
 8000292:	1a2d      	subs	r5, r5, r0
 8000294:	fbb5 f0fe 	udiv	r0, r5, lr
 8000298:	fb0e 5510 	mls	r5, lr, r0, r5
 800029c:	fb08 f800 	mul.w	r8, r8, r0
 80002a0:	b2a4      	uxth	r4, r4
 80002a2:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002a6:	45a0      	cmp	r8, r4
 80002a8:	d907      	bls.n	80002ba <__udivmoddi4+0x10e>
 80002aa:	193c      	adds	r4, r7, r4
 80002ac:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b0:	d202      	bcs.n	80002b8 <__udivmoddi4+0x10c>
 80002b2:	45a0      	cmp	r8, r4
 80002b4:	f200 80d9 	bhi.w	800046a <__udivmoddi4+0x2be>
 80002b8:	4610      	mov	r0, r2
 80002ba:	eba4 0408 	sub.w	r4, r4, r8
 80002be:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80002c2:	e7c0      	b.n	8000246 <__udivmoddi4+0x9a>
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d908      	bls.n	80002da <__udivmoddi4+0x12e>
 80002c8:	2e00      	cmp	r6, #0
 80002ca:	f000 80b1 	beq.w	8000430 <__udivmoddi4+0x284>
 80002ce:	2100      	movs	r1, #0
 80002d0:	e9c6 0500 	strd	r0, r5, [r6]
 80002d4:	4608      	mov	r0, r1
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	fab3 f183 	clz	r1, r3
 80002de:	2900      	cmp	r1, #0
 80002e0:	d14b      	bne.n	800037a <__udivmoddi4+0x1ce>
 80002e2:	42ab      	cmp	r3, r5
 80002e4:	d302      	bcc.n	80002ec <__udivmoddi4+0x140>
 80002e6:	4282      	cmp	r2, r0
 80002e8:	f200 80b9 	bhi.w	800045e <__udivmoddi4+0x2b2>
 80002ec:	1a84      	subs	r4, r0, r2
 80002ee:	eb65 0303 	sbc.w	r3, r5, r3
 80002f2:	2001      	movs	r0, #1
 80002f4:	469e      	mov	lr, r3
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	d0aa      	beq.n	8000250 <__udivmoddi4+0xa4>
 80002fa:	e9c6 4e00 	strd	r4, lr, [r6]
 80002fe:	e7a7      	b.n	8000250 <__udivmoddi4+0xa4>
 8000300:	409f      	lsls	r7, r3
 8000302:	f1c3 0220 	rsb	r2, r3, #32
 8000306:	40d1      	lsrs	r1, r2
 8000308:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800030c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000310:	fa1f f887 	uxth.w	r8, r7
 8000314:	fb0e 1110 	mls	r1, lr, r0, r1
 8000318:	fa24 f202 	lsr.w	r2, r4, r2
 800031c:	409d      	lsls	r5, r3
 800031e:	fb00 fc08 	mul.w	ip, r0, r8
 8000322:	432a      	orrs	r2, r5
 8000324:	0c15      	lsrs	r5, r2, #16
 8000326:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 800032a:	45ac      	cmp	ip, r5
 800032c:	fa04 f403 	lsl.w	r4, r4, r3
 8000330:	d909      	bls.n	8000346 <__udivmoddi4+0x19a>
 8000332:	197d      	adds	r5, r7, r5
 8000334:	f100 31ff 	add.w	r1, r0, #4294967295
 8000338:	f080 808f 	bcs.w	800045a <__udivmoddi4+0x2ae>
 800033c:	45ac      	cmp	ip, r5
 800033e:	f240 808c 	bls.w	800045a <__udivmoddi4+0x2ae>
 8000342:	3802      	subs	r0, #2
 8000344:	443d      	add	r5, r7
 8000346:	eba5 050c 	sub.w	r5, r5, ip
 800034a:	fbb5 f1fe 	udiv	r1, r5, lr
 800034e:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000352:	fb01 f908 	mul.w	r9, r1, r8
 8000356:	b295      	uxth	r5, r2
 8000358:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800035c:	45a9      	cmp	r9, r5
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x1c4>
 8000360:	197d      	adds	r5, r7, r5
 8000362:	f101 32ff 	add.w	r2, r1, #4294967295
 8000366:	d274      	bcs.n	8000452 <__udivmoddi4+0x2a6>
 8000368:	45a9      	cmp	r9, r5
 800036a:	d972      	bls.n	8000452 <__udivmoddi4+0x2a6>
 800036c:	3902      	subs	r1, #2
 800036e:	443d      	add	r5, r7
 8000370:	eba5 0509 	sub.w	r5, r5, r9
 8000374:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000378:	e778      	b.n	800026c <__udivmoddi4+0xc0>
 800037a:	f1c1 0720 	rsb	r7, r1, #32
 800037e:	408b      	lsls	r3, r1
 8000380:	fa22 fc07 	lsr.w	ip, r2, r7
 8000384:	ea4c 0c03 	orr.w	ip, ip, r3
 8000388:	fa25 f407 	lsr.w	r4, r5, r7
 800038c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000390:	fbb4 f9fe 	udiv	r9, r4, lr
 8000394:	fa1f f88c 	uxth.w	r8, ip
 8000398:	fb0e 4419 	mls	r4, lr, r9, r4
 800039c:	fa20 f307 	lsr.w	r3, r0, r7
 80003a0:	fb09 fa08 	mul.w	sl, r9, r8
 80003a4:	408d      	lsls	r5, r1
 80003a6:	431d      	orrs	r5, r3
 80003a8:	0c2b      	lsrs	r3, r5, #16
 80003aa:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003ae:	45a2      	cmp	sl, r4
 80003b0:	fa02 f201 	lsl.w	r2, r2, r1
 80003b4:	fa00 f301 	lsl.w	r3, r0, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x222>
 80003ba:	eb1c 0404 	adds.w	r4, ip, r4
 80003be:	f109 30ff 	add.w	r0, r9, #4294967295
 80003c2:	d248      	bcs.n	8000456 <__udivmoddi4+0x2aa>
 80003c4:	45a2      	cmp	sl, r4
 80003c6:	d946      	bls.n	8000456 <__udivmoddi4+0x2aa>
 80003c8:	f1a9 0902 	sub.w	r9, r9, #2
 80003cc:	4464      	add	r4, ip
 80003ce:	eba4 040a 	sub.w	r4, r4, sl
 80003d2:	fbb4 f0fe 	udiv	r0, r4, lr
 80003d6:	fb0e 4410 	mls	r4, lr, r0, r4
 80003da:	fb00 fa08 	mul.w	sl, r0, r8
 80003de:	b2ad      	uxth	r5, r5
 80003e0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003e4:	45a2      	cmp	sl, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x24e>
 80003e8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ec:	f100 35ff 	add.w	r5, r0, #4294967295
 80003f0:	d22d      	bcs.n	800044e <__udivmoddi4+0x2a2>
 80003f2:	45a2      	cmp	sl, r4
 80003f4:	d92b      	bls.n	800044e <__udivmoddi4+0x2a2>
 80003f6:	3802      	subs	r0, #2
 80003f8:	4464      	add	r4, ip
 80003fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000402:	eba4 040a 	sub.w	r4, r4, sl
 8000406:	454c      	cmp	r4, r9
 8000408:	46c6      	mov	lr, r8
 800040a:	464d      	mov	r5, r9
 800040c:	d319      	bcc.n	8000442 <__udivmoddi4+0x296>
 800040e:	d016      	beq.n	800043e <__udivmoddi4+0x292>
 8000410:	b15e      	cbz	r6, 800042a <__udivmoddi4+0x27e>
 8000412:	ebb3 020e 	subs.w	r2, r3, lr
 8000416:	eb64 0405 	sbc.w	r4, r4, r5
 800041a:	fa04 f707 	lsl.w	r7, r4, r7
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431f      	orrs	r7, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c6 7400 	strd	r7, r4, [r6]
 800042a:	2100      	movs	r1, #0
 800042c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000430:	4631      	mov	r1, r6
 8000432:	4630      	mov	r0, r6
 8000434:	e70c      	b.n	8000250 <__udivmoddi4+0xa4>
 8000436:	468c      	mov	ip, r1
 8000438:	e6eb      	b.n	8000212 <__udivmoddi4+0x66>
 800043a:	4610      	mov	r0, r2
 800043c:	e6ff      	b.n	800023e <__udivmoddi4+0x92>
 800043e:	4543      	cmp	r3, r8
 8000440:	d2e6      	bcs.n	8000410 <__udivmoddi4+0x264>
 8000442:	ebb8 0e02 	subs.w	lr, r8, r2
 8000446:	eb69 050c 	sbc.w	r5, r9, ip
 800044a:	3801      	subs	r0, #1
 800044c:	e7e0      	b.n	8000410 <__udivmoddi4+0x264>
 800044e:	4628      	mov	r0, r5
 8000450:	e7d3      	b.n	80003fa <__udivmoddi4+0x24e>
 8000452:	4611      	mov	r1, r2
 8000454:	e78c      	b.n	8000370 <__udivmoddi4+0x1c4>
 8000456:	4681      	mov	r9, r0
 8000458:	e7b9      	b.n	80003ce <__udivmoddi4+0x222>
 800045a:	4608      	mov	r0, r1
 800045c:	e773      	b.n	8000346 <__udivmoddi4+0x19a>
 800045e:	4608      	mov	r0, r1
 8000460:	e749      	b.n	80002f6 <__udivmoddi4+0x14a>
 8000462:	f1ac 0c02 	sub.w	ip, ip, #2
 8000466:	443d      	add	r5, r7
 8000468:	e713      	b.n	8000292 <__udivmoddi4+0xe6>
 800046a:	3802      	subs	r0, #2
 800046c:	443c      	add	r4, r7
 800046e:	e724      	b.n	80002ba <__udivmoddi4+0x10e>

08000470 <__aeabi_idiv0>:
 8000470:	4770      	bx	lr
 8000472:	bf00      	nop

08000474 <InitButtons>:
static TIM_HandleTypeDef* Button1DebounceTimer;
static TIM_HandleTypeDef* Button2DebounceTimer;
static enum ButtonType LastButtonPressed;

void InitButtons(TIM_HandleTypeDef *button1DebounceTimer, TIM_HandleTypeDef *button2DebounceTimer)
{
 8000474:	b480      	push	{r7}
 8000476:	b083      	sub	sp, #12
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
 800047c:	6039      	str	r1, [r7, #0]
	Button1DebounceTimer = button1DebounceTimer;
 800047e:	4a07      	ldr	r2, [pc, #28]	; (800049c <InitButtons+0x28>)
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	6013      	str	r3, [r2, #0]
	Button2DebounceTimer = button2DebounceTimer;
 8000484:	4a06      	ldr	r2, [pc, #24]	; (80004a0 <InitButtons+0x2c>)
 8000486:	683b      	ldr	r3, [r7, #0]
 8000488:	6013      	str	r3, [r2, #0]
	LastButtonPressed = INVALID_BUTTON;
 800048a:	4b06      	ldr	r3, [pc, #24]	; (80004a4 <InitButtons+0x30>)
 800048c:	2200      	movs	r2, #0
 800048e:	701a      	strb	r2, [r3, #0]
}
 8000490:	bf00      	nop
 8000492:	370c      	adds	r7, #12
 8000494:	46bd      	mov	sp, r7
 8000496:	bc80      	pop	{r7}
 8000498:	4770      	bx	lr
 800049a:	bf00      	nop
 800049c:	200000d0 	.word	0x200000d0
 80004a0:	200000d4 	.word	0x200000d4
 80004a4:	200000d8 	.word	0x200000d8

080004a8 <GetGameModeSwitchState>:

enum GameMode GetGameModeSwitchState()
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(SWITCH1_1_GPIO_Port, SWITCH1_1_Pin) == GPIO_PIN_SET)
 80004ac:	2108      	movs	r1, #8
 80004ae:	480e      	ldr	r0, [pc, #56]	; (80004e8 <GetGameModeSwitchState+0x40>)
 80004b0:	f004 fac8 	bl	8004a44 <HAL_GPIO_ReadPin>
 80004b4:	4603      	mov	r3, r0
 80004b6:	2b01      	cmp	r3, #1
 80004b8:	d101      	bne.n	80004be <GetGameModeSwitchState+0x16>
	{
		return EDUCATION;
 80004ba:	2301      	movs	r3, #1
 80004bc:	e012      	b.n	80004e4 <GetGameModeSwitchState+0x3c>
	}
	else if(HAL_GPIO_ReadPin(SWITCH1_2_GPIO_Port, SWITCH1_2_Pin) == GPIO_PIN_SET)
 80004be:	2110      	movs	r1, #16
 80004c0:	4809      	ldr	r0, [pc, #36]	; (80004e8 <GetGameModeSwitchState+0x40>)
 80004c2:	f004 fabf 	bl	8004a44 <HAL_GPIO_ReadPin>
 80004c6:	4603      	mov	r3, r0
 80004c8:	2b01      	cmp	r3, #1
 80004ca:	d101      	bne.n	80004d0 <GetGameModeSwitchState+0x28>
	{
		return PRACTICE;
 80004cc:	2302      	movs	r3, #2
 80004ce:	e009      	b.n	80004e4 <GetGameModeSwitchState+0x3c>
	}
	else if(HAL_GPIO_ReadPin(SWITCH1_3_GPIO_Port, SWITCH1_3_Pin) == GPIO_PIN_SET)
 80004d0:	2120      	movs	r1, #32
 80004d2:	4805      	ldr	r0, [pc, #20]	; (80004e8 <GetGameModeSwitchState+0x40>)
 80004d4:	f004 fab6 	bl	8004a44 <HAL_GPIO_ReadPin>
 80004d8:	4603      	mov	r3, r0
 80004da:	2b01      	cmp	r3, #1
 80004dc:	d101      	bne.n	80004e2 <GetGameModeSwitchState+0x3a>
	{
		return COMPETITIVE;
 80004de:	2303      	movs	r3, #3
 80004e0:	e000      	b.n	80004e4 <GetGameModeSwitchState+0x3c>
	}
	else
	{
		return INVALID_GAMEMODE;
 80004e2:	2300      	movs	r3, #0
	}
}
 80004e4:	4618      	mov	r0, r3
 80004e6:	bd80      	pop	{r7, pc}
 80004e8:	40021c00 	.word	0x40021c00

080004ec <Button1DebounceTimerCallback>:
		return INVALID_AIDIFFICULTY;
	}
}

void Button1DebounceTimerCallback()
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(Button1DebounceTimer);
 80004f0:	4b08      	ldr	r3, [pc, #32]	; (8000514 <Button1DebounceTimerCallback+0x28>)
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	4618      	mov	r0, r3
 80004f6:	f005 fd97 	bl	8006028 <HAL_TIM_Base_Stop_IT>
	if(HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin) == GPIO_PIN_RESET)
 80004fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004fe:	4806      	ldr	r0, [pc, #24]	; (8000518 <Button1DebounceTimerCallback+0x2c>)
 8000500:	f004 faa0 	bl	8004a44 <HAL_GPIO_ReadPin>
 8000504:	4603      	mov	r3, r0
 8000506:	2b00      	cmp	r3, #0
 8000508:	d101      	bne.n	800050e <Button1DebounceTimerCallback+0x22>
	{
		OnButton1Press();
 800050a:	f000 f837 	bl	800057c <OnButton1Press>
	}
}
 800050e:	bf00      	nop
 8000510:	bd80      	pop	{r7, pc}
 8000512:	bf00      	nop
 8000514:	200000d0 	.word	0x200000d0
 8000518:	40020c00 	.word	0x40020c00

0800051c <Button2DebounceTimerCallback>:

void Button2DebounceTimerCallback()
{
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(Button2DebounceTimer);
 8000520:	4b08      	ldr	r3, [pc, #32]	; (8000544 <Button2DebounceTimerCallback+0x28>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	4618      	mov	r0, r3
 8000526:	f005 fd7f 	bl	8006028 <HAL_TIM_Base_Stop_IT>
	if(HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin) == GPIO_PIN_RESET)
 800052a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800052e:	4806      	ldr	r0, [pc, #24]	; (8000548 <Button2DebounceTimerCallback+0x2c>)
 8000530:	f004 fa88 	bl	8004a44 <HAL_GPIO_ReadPin>
 8000534:	4603      	mov	r3, r0
 8000536:	2b00      	cmp	r3, #0
 8000538:	d101      	bne.n	800053e <Button2DebounceTimerCallback+0x22>
	{
		OnButton2Press();
 800053a:	f000 f82b 	bl	8000594 <OnButton2Press>
	}
}
 800053e:	bf00      	nop
 8000540:	bd80      	pop	{r7, pc}
 8000542:	bf00      	nop
 8000544:	200000d4 	.word	0x200000d4
 8000548:	40020c00 	.word	0x40020c00

0800054c <Button1Callback>:

void Button1Callback()
{
 800054c:	b580      	push	{r7, lr}
 800054e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(Button1DebounceTimer);
 8000550:	4b03      	ldr	r3, [pc, #12]	; (8000560 <Button1Callback+0x14>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	4618      	mov	r0, r3
 8000556:	f005 fd15 	bl	8005f84 <HAL_TIM_Base_Start_IT>
}
 800055a:	bf00      	nop
 800055c:	bd80      	pop	{r7, pc}
 800055e:	bf00      	nop
 8000560:	200000d0 	.word	0x200000d0

08000564 <Button2Callback>:

void Button2Callback()
{
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(Button2DebounceTimer);
 8000568:	4b03      	ldr	r3, [pc, #12]	; (8000578 <Button2Callback+0x14>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	4618      	mov	r0, r3
 800056e:	f005 fd09 	bl	8005f84 <HAL_TIM_Base_Start_IT>
}
 8000572:	bf00      	nop
 8000574:	bd80      	pop	{r7, pc}
 8000576:	bf00      	nop
 8000578:	200000d4 	.word	0x200000d4

0800057c <OnButton1Press>:

static void OnButton1Press()
{
 800057c:	b480      	push	{r7}
 800057e:	af00      	add	r7, sp, #0
	LastButtonPressed = BUTTON1;
 8000580:	4b03      	ldr	r3, [pc, #12]	; (8000590 <OnButton1Press+0x14>)
 8000582:	2201      	movs	r2, #1
 8000584:	701a      	strb	r2, [r3, #0]
}
 8000586:	bf00      	nop
 8000588:	46bd      	mov	sp, r7
 800058a:	bc80      	pop	{r7}
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop
 8000590:	200000d8 	.word	0x200000d8

08000594 <OnButton2Press>:

static void OnButton2Press()
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
	LastButtonPressed = BUTTON2;
 8000598:	4b03      	ldr	r3, [pc, #12]	; (80005a8 <OnButton2Press+0x14>)
 800059a:	2202      	movs	r2, #2
 800059c:	701a      	strb	r2, [r3, #0]
}
 800059e:	bf00      	nop
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bc80      	pop	{r7}
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	200000d8 	.word	0x200000d8

080005ac <GetLastButtonPressed>:

enum ButtonType GetLastButtonPressed()
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0
	return LastButtonPressed;
 80005b0:	4b02      	ldr	r3, [pc, #8]	; (80005bc <GetLastButtonPressed+0x10>)
 80005b2:	781b      	ldrb	r3, [r3, #0]
}
 80005b4:	4618      	mov	r0, r3
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bc80      	pop	{r7}
 80005ba:	4770      	bx	lr
 80005bc:	200000d8 	.word	0x200000d8

080005c0 <InitChessClock>:
static TIM_HandleTypeDef* TimerHandle;
static uint32_t WhiteTime;
static uint32_t BlackTime;

void InitChessClock(SPI_HandleTypeDef* spiHandle, TIM_HandleTypeDef* timerHandle)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
 80005c8:	6039      	str	r1, [r7, #0]
	SpiHandle = spiHandle;
 80005ca:	4a12      	ldr	r2, [pc, #72]	; (8000614 <InitChessClock+0x54>)
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	6013      	str	r3, [r2, #0]
	TimerHandle = timerHandle;
 80005d0:	4a11      	ldr	r2, [pc, #68]	; (8000618 <InitChessClock+0x58>)
 80005d2:	683b      	ldr	r3, [r7, #0]
 80005d4:	6013      	str	r3, [r2, #0]
	WhiteTime = 5 * 60;
 80005d6:	4b11      	ldr	r3, [pc, #68]	; (800061c <InitChessClock+0x5c>)
 80005d8:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80005dc:	601a      	str	r2, [r3, #0]
	BlackTime = 5 * 60;
 80005de:	4b10      	ldr	r3, [pc, #64]	; (8000620 <InitChessClock+0x60>)
 80005e0:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80005e4:	601a      	str	r2, [r3, #0]
	writeTime(SpiHandle, WhiteTime, 0);
 80005e6:	4b0b      	ldr	r3, [pc, #44]	; (8000614 <InitChessClock+0x54>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	4a0c      	ldr	r2, [pc, #48]	; (800061c <InitChessClock+0x5c>)
 80005ec:	6812      	ldr	r2, [r2, #0]
 80005ee:	4611      	mov	r1, r2
 80005f0:	2200      	movs	r2, #0
 80005f2:	4618      	mov	r0, r3
 80005f4:	f000 f8a4 	bl	8000740 <writeTime>
	writeTime(SpiHandle, BlackTime, 1);
 80005f8:	4b06      	ldr	r3, [pc, #24]	; (8000614 <InitChessClock+0x54>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4a08      	ldr	r2, [pc, #32]	; (8000620 <InitChessClock+0x60>)
 80005fe:	6812      	ldr	r2, [r2, #0]
 8000600:	4611      	mov	r1, r2
 8000602:	2201      	movs	r2, #1
 8000604:	4618      	mov	r0, r3
 8000606:	f000 f89b 	bl	8000740 <writeTime>
}
 800060a:	bf00      	nop
 800060c:	3708      	adds	r7, #8
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	200000dc 	.word	0x200000dc
 8000618:	200000e0 	.word	0x200000e0
 800061c:	200000e4 	.word	0x200000e4
 8000620:	200000e8 	.word	0x200000e8

08000624 <StartChessClock>:

void StartChessClock()
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(TimerHandle);
 8000628:	4b03      	ldr	r3, [pc, #12]	; (8000638 <StartChessClock+0x14>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	4618      	mov	r0, r3
 800062e:	f005 fca9 	bl	8005f84 <HAL_TIM_Base_Start_IT>
}
 8000632:	bf00      	nop
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	200000e0 	.word	0x200000e0

0800063c <StopChessClock>:

void StopChessClock()
{
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(TimerHandle);
 8000640:	4b03      	ldr	r3, [pc, #12]	; (8000650 <StopChessClock+0x14>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4618      	mov	r0, r3
 8000646:	f005 fcef 	bl	8006028 <HAL_TIM_Base_Stop_IT>
}
 800064a:	bf00      	nop
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	200000e0 	.word	0x200000e0

08000654 <ChessClockTimerCallback>:

void ChessClockTimerCallback(enum PieceOwner turn)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0
 800065a:	4603      	mov	r3, r0
 800065c:	71fb      	strb	r3, [r7, #7]
	if(turn == WHITE)
 800065e:	79fb      	ldrb	r3, [r7, #7]
 8000660:	2b01      	cmp	r3, #1
 8000662:	d114      	bne.n	800068e <ChessClockTimerCallback+0x3a>
	{
		writeTime(SpiHandle, WhiteTime, 0);
 8000664:	4b16      	ldr	r3, [pc, #88]	; (80006c0 <ChessClockTimerCallback+0x6c>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	4a16      	ldr	r2, [pc, #88]	; (80006c4 <ChessClockTimerCallback+0x70>)
 800066a:	6812      	ldr	r2, [r2, #0]
 800066c:	4611      	mov	r1, r2
 800066e:	2200      	movs	r2, #0
 8000670:	4618      	mov	r0, r3
 8000672:	f000 f865 	bl	8000740 <writeTime>
		if(WhiteTime == 0)
 8000676:	4b13      	ldr	r3, [pc, #76]	; (80006c4 <ChessClockTimerCallback+0x70>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	2b00      	cmp	r3, #0
 800067c:	d101      	bne.n	8000682 <ChessClockTimerCallback+0x2e>
		{
			StopChessClock();
 800067e:	f7ff ffdd 	bl	800063c <StopChessClock>
		}

		WhiteTime--;
 8000682:	4b10      	ldr	r3, [pc, #64]	; (80006c4 <ChessClockTimerCallback+0x70>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	3b01      	subs	r3, #1
 8000688:	4a0e      	ldr	r2, [pc, #56]	; (80006c4 <ChessClockTimerCallback+0x70>)
 800068a:	6013      	str	r3, [r2, #0]
			StopChessClock();
		}

		BlackTime--;
	}
}
 800068c:	e013      	b.n	80006b6 <ChessClockTimerCallback+0x62>
		writeTime(SpiHandle, BlackTime, 1);
 800068e:	4b0c      	ldr	r3, [pc, #48]	; (80006c0 <ChessClockTimerCallback+0x6c>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	4a0d      	ldr	r2, [pc, #52]	; (80006c8 <ChessClockTimerCallback+0x74>)
 8000694:	6812      	ldr	r2, [r2, #0]
 8000696:	4611      	mov	r1, r2
 8000698:	2201      	movs	r2, #1
 800069a:	4618      	mov	r0, r3
 800069c:	f000 f850 	bl	8000740 <writeTime>
		if(BlackTime == 0)
 80006a0:	4b09      	ldr	r3, [pc, #36]	; (80006c8 <ChessClockTimerCallback+0x74>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d101      	bne.n	80006ac <ChessClockTimerCallback+0x58>
			StopChessClock();
 80006a8:	f7ff ffc8 	bl	800063c <StopChessClock>
		BlackTime--;
 80006ac:	4b06      	ldr	r3, [pc, #24]	; (80006c8 <ChessClockTimerCallback+0x74>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	3b01      	subs	r3, #1
 80006b2:	4a05      	ldr	r2, [pc, #20]	; (80006c8 <ChessClockTimerCallback+0x74>)
 80006b4:	6013      	str	r3, [r2, #0]
}
 80006b6:	bf00      	nop
 80006b8:	3708      	adds	r7, #8
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	200000dc 	.word	0x200000dc
 80006c4:	200000e4 	.word	0x200000e4
 80006c8:	200000e8 	.word	0x200000e8

080006cc <enableHex>:
#include "leds.h"

void enableHex(SPI_HandleTypeDef * hspi){
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
	writeHexVal(hspi, LED_DECODE_MODE, 0xFF);
 80006d4:	22ff      	movs	r2, #255	; 0xff
 80006d6:	2101      	movs	r1, #1
 80006d8:	6878      	ldr	r0, [r7, #4]
 80006da:	f000 f9d3 	bl	8000a84 <writeHexVal>
}
 80006de:	bf00      	nop
 80006e0:	3708      	adds	r7, #8
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}

080006e6 <setIntensity>:

void setIntensity(SPI_HandleTypeDef * hspi, uint8_t val){
 80006e6:	b580      	push	{r7, lr}
 80006e8:	b082      	sub	sp, #8
 80006ea:	af00      	add	r7, sp, #0
 80006ec:	6078      	str	r0, [r7, #4]
 80006ee:	460b      	mov	r3, r1
 80006f0:	70fb      	strb	r3, [r7, #3]
	writeHexVal(hspi, LED_INTENSITY, val);
 80006f2:	78fb      	ldrb	r3, [r7, #3]
 80006f4:	461a      	mov	r2, r3
 80006f6:	2102      	movs	r1, #2
 80006f8:	6878      	ldr	r0, [r7, #4]
 80006fa:	f000 f9c3 	bl	8000a84 <writeHexVal>
}
 80006fe:	bf00      	nop
 8000700:	3708      	adds	r7, #8
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}

08000706 <setScanLimit>:

void setScanLimit(SPI_HandleTypeDef * hspi, uint8_t val){
 8000706:	b580      	push	{r7, lr}
 8000708:	b082      	sub	sp, #8
 800070a:	af00      	add	r7, sp, #0
 800070c:	6078      	str	r0, [r7, #4]
 800070e:	460b      	mov	r3, r1
 8000710:	70fb      	strb	r3, [r7, #3]
	writeHexVal(hspi, LED_SCAN_LIMIT, val);
 8000712:	78fb      	ldrb	r3, [r7, #3]
 8000714:	461a      	mov	r2, r3
 8000716:	2103      	movs	r1, #3
 8000718:	6878      	ldr	r0, [r7, #4]
 800071a:	f000 f9b3 	bl	8000a84 <writeHexVal>
}
 800071e:	bf00      	nop
 8000720:	3708      	adds	r7, #8
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}

08000726 <enableOutput>:

void enableOutput(SPI_HandleTypeDef * hspi){
 8000726:	b580      	push	{r7, lr}
 8000728:	b082      	sub	sp, #8
 800072a:	af00      	add	r7, sp, #0
 800072c:	6078      	str	r0, [r7, #4]
	writeHexVal(hspi, LED_CONFIGURATION, 0x01);
 800072e:	2201      	movs	r2, #1
 8000730:	2104      	movs	r1, #4
 8000732:	6878      	ldr	r0, [r7, #4]
 8000734:	f000 f9a6 	bl	8000a84 <writeHexVal>
}
 8000738:	bf00      	nop
 800073a:	3708      	adds	r7, #8
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}

08000740 <writeTime>:

void disableOutput(SPI_HandleTypeDef * hspi){
	writeHexVal(hspi, LED_CONFIGURATION, 0x00);
}

void writeTime(SPI_HandleTypeDef * hspi, int time, int player){
 8000740:	b580      	push	{r7, lr}
 8000742:	b086      	sub	sp, #24
 8000744:	af00      	add	r7, sp, #0
 8000746:	60f8      	str	r0, [r7, #12]
 8000748:	60b9      	str	r1, [r7, #8]
 800074a:	607a      	str	r2, [r7, #4]
	int sec = time % 60;
 800074c:	68ba      	ldr	r2, [r7, #8]
 800074e:	4b4d      	ldr	r3, [pc, #308]	; (8000884 <writeTime+0x144>)
 8000750:	fb83 1302 	smull	r1, r3, r3, r2
 8000754:	4413      	add	r3, r2
 8000756:	1159      	asrs	r1, r3, #5
 8000758:	17d3      	asrs	r3, r2, #31
 800075a:	1ac9      	subs	r1, r1, r3
 800075c:	460b      	mov	r3, r1
 800075e:	011b      	lsls	r3, r3, #4
 8000760:	1a5b      	subs	r3, r3, r1
 8000762:	009b      	lsls	r3, r3, #2
 8000764:	1ad3      	subs	r3, r2, r3
 8000766:	617b      	str	r3, [r7, #20]
	int min = time / 60;
 8000768:	68bb      	ldr	r3, [r7, #8]
 800076a:	4a46      	ldr	r2, [pc, #280]	; (8000884 <writeTime+0x144>)
 800076c:	fb82 1203 	smull	r1, r2, r2, r3
 8000770:	441a      	add	r2, r3
 8000772:	1152      	asrs	r2, r2, #5
 8000774:	17db      	asrs	r3, r3, #31
 8000776:	1ad3      	subs	r3, r2, r3
 8000778:	613b      	str	r3, [r7, #16]
	if (!player){
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	2b00      	cmp	r3, #0
 800077e:	d13e      	bne.n	80007fe <writeTime+0xbe>
		writeHexVal(hspi, LED_4, sec % 10);
 8000780:	697a      	ldr	r2, [r7, #20]
 8000782:	4b41      	ldr	r3, [pc, #260]	; (8000888 <writeTime+0x148>)
 8000784:	fb83 1302 	smull	r1, r3, r3, r2
 8000788:	1099      	asrs	r1, r3, #2
 800078a:	17d3      	asrs	r3, r2, #31
 800078c:	1ac9      	subs	r1, r1, r3
 800078e:	460b      	mov	r3, r1
 8000790:	009b      	lsls	r3, r3, #2
 8000792:	440b      	add	r3, r1
 8000794:	005b      	lsls	r3, r3, #1
 8000796:	1ad1      	subs	r1, r2, r3
 8000798:	b2cb      	uxtb	r3, r1
 800079a:	461a      	mov	r2, r3
 800079c:	2163      	movs	r1, #99	; 0x63
 800079e:	68f8      	ldr	r0, [r7, #12]
 80007a0:	f000 f970 	bl	8000a84 <writeHexVal>
		writeHexVal(hspi, LED_3, sec / 10);
 80007a4:	697b      	ldr	r3, [r7, #20]
 80007a6:	4a38      	ldr	r2, [pc, #224]	; (8000888 <writeTime+0x148>)
 80007a8:	fb82 1203 	smull	r1, r2, r2, r3
 80007ac:	1092      	asrs	r2, r2, #2
 80007ae:	17db      	asrs	r3, r3, #31
 80007b0:	1ad3      	subs	r3, r2, r3
 80007b2:	b2db      	uxtb	r3, r3
 80007b4:	461a      	mov	r2, r3
 80007b6:	2162      	movs	r1, #98	; 0x62
 80007b8:	68f8      	ldr	r0, [r7, #12]
 80007ba:	f000 f963 	bl	8000a84 <writeHexVal>
		writeHexVal(hspi, LED_2, min % 10);
 80007be:	693a      	ldr	r2, [r7, #16]
 80007c0:	4b31      	ldr	r3, [pc, #196]	; (8000888 <writeTime+0x148>)
 80007c2:	fb83 1302 	smull	r1, r3, r3, r2
 80007c6:	1099      	asrs	r1, r3, #2
 80007c8:	17d3      	asrs	r3, r2, #31
 80007ca:	1ac9      	subs	r1, r1, r3
 80007cc:	460b      	mov	r3, r1
 80007ce:	009b      	lsls	r3, r3, #2
 80007d0:	440b      	add	r3, r1
 80007d2:	005b      	lsls	r3, r3, #1
 80007d4:	1ad1      	subs	r1, r2, r3
 80007d6:	b2cb      	uxtb	r3, r1
 80007d8:	461a      	mov	r2, r3
 80007da:	2161      	movs	r1, #97	; 0x61
 80007dc:	68f8      	ldr	r0, [r7, #12]
 80007de:	f000 f951 	bl	8000a84 <writeHexVal>
		writeHexVal(hspi, LED_1, min / 10);
 80007e2:	693b      	ldr	r3, [r7, #16]
 80007e4:	4a28      	ldr	r2, [pc, #160]	; (8000888 <writeTime+0x148>)
 80007e6:	fb82 1203 	smull	r1, r2, r2, r3
 80007ea:	1092      	asrs	r2, r2, #2
 80007ec:	17db      	asrs	r3, r3, #31
 80007ee:	1ad3      	subs	r3, r2, r3
 80007f0:	b2db      	uxtb	r3, r3
 80007f2:	461a      	mov	r2, r3
 80007f4:	2160      	movs	r1, #96	; 0x60
 80007f6:	68f8      	ldr	r0, [r7, #12]
 80007f8:	f000 f944 	bl	8000a84 <writeHexVal>
		writeHexVal(hspi, LED_8, sec % 10);
		writeHexVal(hspi, LED_7, sec / 10);
		writeHexVal(hspi, LED_6, min % 10);
		writeHexVal(hspi, LED_5, min / 10);
	}
}
 80007fc:	e03d      	b.n	800087a <writeTime+0x13a>
		writeHexVal(hspi, LED_8, sec % 10);
 80007fe:	697a      	ldr	r2, [r7, #20]
 8000800:	4b21      	ldr	r3, [pc, #132]	; (8000888 <writeTime+0x148>)
 8000802:	fb83 1302 	smull	r1, r3, r3, r2
 8000806:	1099      	asrs	r1, r3, #2
 8000808:	17d3      	asrs	r3, r2, #31
 800080a:	1ac9      	subs	r1, r1, r3
 800080c:	460b      	mov	r3, r1
 800080e:	009b      	lsls	r3, r3, #2
 8000810:	440b      	add	r3, r1
 8000812:	005b      	lsls	r3, r3, #1
 8000814:	1ad1      	subs	r1, r2, r3
 8000816:	b2cb      	uxtb	r3, r1
 8000818:	461a      	mov	r2, r3
 800081a:	2167      	movs	r1, #103	; 0x67
 800081c:	68f8      	ldr	r0, [r7, #12]
 800081e:	f000 f931 	bl	8000a84 <writeHexVal>
		writeHexVal(hspi, LED_7, sec / 10);
 8000822:	697b      	ldr	r3, [r7, #20]
 8000824:	4a18      	ldr	r2, [pc, #96]	; (8000888 <writeTime+0x148>)
 8000826:	fb82 1203 	smull	r1, r2, r2, r3
 800082a:	1092      	asrs	r2, r2, #2
 800082c:	17db      	asrs	r3, r3, #31
 800082e:	1ad3      	subs	r3, r2, r3
 8000830:	b2db      	uxtb	r3, r3
 8000832:	461a      	mov	r2, r3
 8000834:	2166      	movs	r1, #102	; 0x66
 8000836:	68f8      	ldr	r0, [r7, #12]
 8000838:	f000 f924 	bl	8000a84 <writeHexVal>
		writeHexVal(hspi, LED_6, min % 10);
 800083c:	693a      	ldr	r2, [r7, #16]
 800083e:	4b12      	ldr	r3, [pc, #72]	; (8000888 <writeTime+0x148>)
 8000840:	fb83 1302 	smull	r1, r3, r3, r2
 8000844:	1099      	asrs	r1, r3, #2
 8000846:	17d3      	asrs	r3, r2, #31
 8000848:	1ac9      	subs	r1, r1, r3
 800084a:	460b      	mov	r3, r1
 800084c:	009b      	lsls	r3, r3, #2
 800084e:	440b      	add	r3, r1
 8000850:	005b      	lsls	r3, r3, #1
 8000852:	1ad1      	subs	r1, r2, r3
 8000854:	b2cb      	uxtb	r3, r1
 8000856:	461a      	mov	r2, r3
 8000858:	2165      	movs	r1, #101	; 0x65
 800085a:	68f8      	ldr	r0, [r7, #12]
 800085c:	f000 f912 	bl	8000a84 <writeHexVal>
		writeHexVal(hspi, LED_5, min / 10);
 8000860:	693b      	ldr	r3, [r7, #16]
 8000862:	4a09      	ldr	r2, [pc, #36]	; (8000888 <writeTime+0x148>)
 8000864:	fb82 1203 	smull	r1, r2, r2, r3
 8000868:	1092      	asrs	r2, r2, #2
 800086a:	17db      	asrs	r3, r3, #31
 800086c:	1ad3      	subs	r3, r2, r3
 800086e:	b2db      	uxtb	r3, r3
 8000870:	461a      	mov	r2, r3
 8000872:	2164      	movs	r1, #100	; 0x64
 8000874:	68f8      	ldr	r0, [r7, #12]
 8000876:	f000 f905 	bl	8000a84 <writeHexVal>
}
 800087a:	bf00      	nop
 800087c:	3718      	adds	r7, #24
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	88888889 	.word	0x88888889
 8000888:	66666667 	.word	0x66666667

0800088c <LEDSInit>:

void LEDSInit(SPI_HandleTypeDef * hspi, uint8_t spi_num){
 800088c:	b580      	push	{r7, lr}
 800088e:	b08a      	sub	sp, #40	; 0x28
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
 8000894:	460b      	mov	r3, r1
 8000896:	70fb      	strb	r3, [r7, #3]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000898:	f107 0314 	add.w	r3, r7, #20
 800089c:	2200      	movs	r2, #0
 800089e:	601a      	str	r2, [r3, #0]
 80008a0:	605a      	str	r2, [r3, #4]
 80008a2:	609a      	str	r2, [r3, #8]
 80008a4:	60da      	str	r2, [r3, #12]
 80008a6:	611a      	str	r2, [r3, #16]

	// SPI setup
	if (spi_num == 1){
 80008a8:	78fb      	ldrb	r3, [r7, #3]
 80008aa:	2b01      	cmp	r3, #1
 80008ac:	d124      	bne.n	80008f8 <LEDSInit+0x6c>
		hspi->Instance = SPI1;
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	4a3a      	ldr	r2, [pc, #232]	; (800099c <LEDSInit+0x110>)
 80008b2:	601a      	str	r2, [r3, #0]

		__HAL_RCC_GPIOE_CLK_ENABLE();
 80008b4:	4b3a      	ldr	r3, [pc, #232]	; (80009a0 <LEDSInit+0x114>)
 80008b6:	69db      	ldr	r3, [r3, #28]
 80008b8:	4a39      	ldr	r2, [pc, #228]	; (80009a0 <LEDSInit+0x114>)
 80008ba:	f043 0310 	orr.w	r3, r3, #16
 80008be:	61d3      	str	r3, [r2, #28]
 80008c0:	4b37      	ldr	r3, [pc, #220]	; (80009a0 <LEDSInit+0x114>)
 80008c2:	69db      	ldr	r3, [r3, #28]
 80008c4:	f003 0310 	and.w	r3, r3, #16
 80008c8:	613b      	str	r3, [r7, #16]
 80008ca:	693b      	ldr	r3, [r7, #16]
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_RESET);
 80008cc:	2200      	movs	r2, #0
 80008ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008d2:	4834      	ldr	r0, [pc, #208]	; (80009a4 <LEDSInit+0x118>)
 80008d4:	f004 f8cd 	bl	8004a72 <HAL_GPIO_WritePin>

		GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12;
 80008d8:	f241 0304 	movw	r3, #4100	; 0x1004
 80008dc:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008de:	2301      	movs	r3, #1
 80008e0:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e2:	2300      	movs	r3, #0
 80008e4:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e6:	2300      	movs	r3, #0
 80008e8:	623b      	str	r3, [r7, #32]
		HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80008ea:	f107 0314 	add.w	r3, r7, #20
 80008ee:	4619      	mov	r1, r3
 80008f0:	482c      	ldr	r0, [pc, #176]	; (80009a4 <LEDSInit+0x118>)
 80008f2:	f003 ff17 	bl	8004724 <HAL_GPIO_Init>
 80008f6:	e026      	b.n	8000946 <LEDSInit+0xba>
	}
	else if (spi_num == 2){
 80008f8:	78fb      	ldrb	r3, [r7, #3]
 80008fa:	2b02      	cmp	r3, #2
 80008fc:	d123      	bne.n	8000946 <LEDSInit+0xba>
		hspi->Instance = SPI2;
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	4a29      	ldr	r2, [pc, #164]	; (80009a8 <LEDSInit+0x11c>)
 8000902:	601a      	str	r2, [r3, #0]

		__HAL_RCC_GPIOD_CLK_ENABLE();
 8000904:	4b26      	ldr	r3, [pc, #152]	; (80009a0 <LEDSInit+0x114>)
 8000906:	69db      	ldr	r3, [r3, #28]
 8000908:	4a25      	ldr	r2, [pc, #148]	; (80009a0 <LEDSInit+0x114>)
 800090a:	f043 0308 	orr.w	r3, r3, #8
 800090e:	61d3      	str	r3, [r2, #28]
 8000910:	4b23      	ldr	r3, [pc, #140]	; (80009a0 <LEDSInit+0x114>)
 8000912:	69db      	ldr	r3, [r3, #28]
 8000914:	f003 0308 	and.w	r3, r3, #8
 8000918:	60fb      	str	r3, [r7, #12]
 800091a:	68fb      	ldr	r3, [r7, #12]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_RESET);
 800091c:	2200      	movs	r2, #0
 800091e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000922:	4822      	ldr	r0, [pc, #136]	; (80009ac <LEDSInit+0x120>)
 8000924:	f004 f8a5 	bl	8004a72 <HAL_GPIO_WritePin>

		GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000928:	f44f 7380 	mov.w	r3, #256	; 0x100
 800092c:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800092e:	2301      	movs	r3, #1
 8000930:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000932:	2300      	movs	r3, #0
 8000934:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000936:	2300      	movs	r3, #0
 8000938:	623b      	str	r3, [r7, #32]
		HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800093a:	f107 0314 	add.w	r3, r7, #20
 800093e:	4619      	mov	r1, r3
 8000940:	481a      	ldr	r0, [pc, #104]	; (80009ac <LEDSInit+0x120>)
 8000942:	f003 feef 	bl	8004724 <HAL_GPIO_Init>
	}
	hspi->Init.Mode = SPI_MODE_MASTER;
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	f44f 7282 	mov.w	r2, #260	; 0x104
 800094c:	605a      	str	r2, [r3, #4]
	hspi->Init.Direction = SPI_DIRECTION_2LINES;
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	2200      	movs	r2, #0
 8000952:	609a      	str	r2, [r3, #8]
	hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	2200      	movs	r2, #0
 8000958:	60da      	str	r2, [r3, #12]
	hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	2200      	movs	r2, #0
 800095e:	611a      	str	r2, [r3, #16]
	hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	2200      	movs	r2, #0
 8000964:	615a      	str	r2, [r3, #20]
	hspi->Init.NSS = SPI_NSS_SOFT;
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	f44f 7200 	mov.w	r2, #512	; 0x200
 800096c:	619a      	str	r2, [r3, #24]
	hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	2228      	movs	r2, #40	; 0x28
 8000972:	61da      	str	r2, [r3, #28]
	hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	2200      	movs	r2, #0
 8000978:	621a      	str	r2, [r3, #32]
	hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	2200      	movs	r2, #0
 800097e:	625a      	str	r2, [r3, #36]	; 0x24
	hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	2200      	movs	r2, #0
 8000984:	629a      	str	r2, [r3, #40]	; 0x28
	hspi->Init.CRCPolynomial = 10;
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	220a      	movs	r2, #10
 800098a:	62da      	str	r2, [r3, #44]	; 0x2c
	HAL_SPI_Init(hspi);
 800098c:	6878      	ldr	r0, [r7, #4]
 800098e:	f004 fe3d 	bl	800560c <HAL_SPI_Init>


}
 8000992:	bf00      	nop
 8000994:	3728      	adds	r7, #40	; 0x28
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	40013000 	.word	0x40013000
 80009a0:	40023800 	.word	0x40023800
 80009a4:	40021000 	.word	0x40021000
 80009a8:	40003800 	.word	0x40003800
 80009ac:	40020c00 	.word	0x40020c00

080009b0 <ChessTimerLEDInit>:

void ChessTimerLEDInit(SPI_HandleTypeDef * hspi){
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
	enableOutput(hspi);
 80009b8:	6878      	ldr	r0, [r7, #4]
 80009ba:	f7ff feb4 	bl	8000726 <enableOutput>
	setScanLimit(hspi, 0x07);
 80009be:	2107      	movs	r1, #7
 80009c0:	6878      	ldr	r0, [r7, #4]
 80009c2:	f7ff fea0 	bl	8000706 <setScanLimit>
	setIntensity(hspi, 0x00);
 80009c6:	2100      	movs	r1, #0
 80009c8:	6878      	ldr	r0, [r7, #4]
 80009ca:	f7ff fe8c 	bl	80006e6 <setIntensity>
	enableHex(hspi);
 80009ce:	6878      	ldr	r0, [r7, #4]
 80009d0:	f7ff fe7c 	bl	80006cc <enableHex>
}
 80009d4:	bf00      	nop
 80009d6:	3708      	adds	r7, #8
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}

080009dc <BoardLEDInit>:

void BoardLEDInit(SPI_HandleTypeDef * hspi){
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
	enableOutput(hspi);
 80009e4:	6878      	ldr	r0, [r7, #4]
 80009e6:	f7ff fe9e 	bl	8000726 <enableOutput>
	setScanLimit(hspi, 0x07);
 80009ea:	2107      	movs	r1, #7
 80009ec:	6878      	ldr	r0, [r7, #4]
 80009ee:	f7ff fe8a 	bl	8000706 <setScanLimit>
	setIntensity(hspi, 0x05);
 80009f2:	2105      	movs	r1, #5
 80009f4:	6878      	ldr	r0, [r7, #4]
 80009f6:	f7ff fe76 	bl	80006e6 <setIntensity>
}
 80009fa:	bf00      	nop
 80009fc:	3708      	adds	r7, #8
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}

08000a02 <writeBoardValue>:

void writeBoardValue(SPI_HandleTypeDef * hspi, uint8_t board[8][8]){
 8000a02:	b580      	push	{r7, lr}
 8000a04:	b086      	sub	sp, #24
 8000a06:	af00      	add	r7, sp, #0
 8000a08:	6078      	str	r0, [r7, #4]
 8000a0a:	6039      	str	r1, [r7, #0]
	for (int row = 0; row < 8; row++){
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	617b      	str	r3, [r7, #20]
 8000a10:	e030      	b.n	8000a74 <writeBoardValue+0x72>
		uint8_t val = 0x0;
 8000a12:	2300      	movs	r3, #0
 8000a14:	74fb      	strb	r3, [r7, #19]
		for (int col = 7; col > 0; col--){
 8000a16:	2307      	movs	r3, #7
 8000a18:	60fb      	str	r3, [r7, #12]
 8000a1a:	e010      	b.n	8000a3e <writeBoardValue+0x3c>
			val = (val << 1) | board[row][col];
 8000a1c:	7cfb      	ldrb	r3, [r7, #19]
 8000a1e:	005b      	lsls	r3, r3, #1
 8000a20:	b25a      	sxtb	r2, r3
 8000a22:	697b      	ldr	r3, [r7, #20]
 8000a24:	00db      	lsls	r3, r3, #3
 8000a26:	6839      	ldr	r1, [r7, #0]
 8000a28:	4419      	add	r1, r3
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	440b      	add	r3, r1
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	b25b      	sxtb	r3, r3
 8000a32:	4313      	orrs	r3, r2
 8000a34:	b25b      	sxtb	r3, r3
 8000a36:	74fb      	strb	r3, [r7, #19]
		for (int col = 7; col > 0; col--){
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	3b01      	subs	r3, #1
 8000a3c:	60fb      	str	r3, [r7, #12]
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	dceb      	bgt.n	8000a1c <writeBoardValue+0x1a>
		}
		val |= board[row][0] << 7;
 8000a44:	697b      	ldr	r3, [r7, #20]
 8000a46:	00db      	lsls	r3, r3, #3
 8000a48:	683a      	ldr	r2, [r7, #0]
 8000a4a:	4413      	add	r3, r2
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	01db      	lsls	r3, r3, #7
 8000a50:	b25a      	sxtb	r2, r3
 8000a52:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8000a56:	4313      	orrs	r3, r2
 8000a58:	b25b      	sxtb	r3, r3
 8000a5a:	74fb      	strb	r3, [r7, #19]

		writeHexVal(hspi, LED_1 + row, val);
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	b2db      	uxtb	r3, r3
 8000a60:	3360      	adds	r3, #96	; 0x60
 8000a62:	b2db      	uxtb	r3, r3
 8000a64:	7cfa      	ldrb	r2, [r7, #19]
 8000a66:	4619      	mov	r1, r3
 8000a68:	6878      	ldr	r0, [r7, #4]
 8000a6a:	f000 f80b 	bl	8000a84 <writeHexVal>
	for (int row = 0; row < 8; row++){
 8000a6e:	697b      	ldr	r3, [r7, #20]
 8000a70:	3301      	adds	r3, #1
 8000a72:	617b      	str	r3, [r7, #20]
 8000a74:	697b      	ldr	r3, [r7, #20]
 8000a76:	2b07      	cmp	r3, #7
 8000a78:	ddcb      	ble.n	8000a12 <writeBoardValue+0x10>
	}
}
 8000a7a:	bf00      	nop
 8000a7c:	bf00      	nop
 8000a7e:	3718      	adds	r7, #24
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}

08000a84 <writeHexVal>:
	board[row2][col2] = 1;

	writeBoardValue(hspi, board);
}

void writeHexVal(SPI_HandleTypeDef * hspi, uint8_t reg, uint8_t val){
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
 8000a8c:	460b      	mov	r3, r1
 8000a8e:	70fb      	strb	r3, [r7, #3]
 8000a90:	4613      	mov	r3, r2
 8000a92:	70bb      	strb	r3, [r7, #2]
	if (hspi->Instance == SPI2){
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	4a23      	ldr	r2, [pc, #140]	; (8000b28 <writeHexVal+0xa4>)
 8000a9a:	4293      	cmp	r3, r2
 8000a9c:	d10c      	bne.n	8000ab8 <writeHexVal+0x34>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_SET);
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000aa4:	4821      	ldr	r0, [pc, #132]	; (8000b2c <writeHexVal+0xa8>)
 8000aa6:	f003 ffe4 	bl	8004a72 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_RESET);
 8000aaa:	2200      	movs	r2, #0
 8000aac:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ab0:	481e      	ldr	r0, [pc, #120]	; (8000b2c <writeHexVal+0xa8>)
 8000ab2:	f003 ffde 	bl	8004a72 <HAL_GPIO_WritePin>
 8000ab6:	e010      	b.n	8000ada <writeHexVal+0x56>
	}
	else if (hspi->Instance == SPI1){
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a1c      	ldr	r2, [pc, #112]	; (8000b30 <writeHexVal+0xac>)
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	d10b      	bne.n	8000ada <writeHexVal+0x56>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_SET);
 8000ac2:	2201      	movs	r2, #1
 8000ac4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ac8:	481a      	ldr	r0, [pc, #104]	; (8000b34 <writeHexVal+0xb0>)
 8000aca:	f003 ffd2 	bl	8004a72 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_RESET);
 8000ace:	2200      	movs	r2, #0
 8000ad0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ad4:	4817      	ldr	r0, [pc, #92]	; (8000b34 <writeHexVal+0xb0>)
 8000ad6:	f003 ffcc 	bl	8004a72 <HAL_GPIO_WritePin>
	}

	HAL_SPI_Transmit(hspi, &reg, 1, 100);
 8000ada:	1cf9      	adds	r1, r7, #3
 8000adc:	2364      	movs	r3, #100	; 0x64
 8000ade:	2201      	movs	r2, #1
 8000ae0:	6878      	ldr	r0, [r7, #4]
 8000ae2:	f004 fe1c 	bl	800571e <HAL_SPI_Transmit>
	HAL_SPI_Transmit(hspi, &val, 1, 100);
 8000ae6:	1cb9      	adds	r1, r7, #2
 8000ae8:	2364      	movs	r3, #100	; 0x64
 8000aea:	2201      	movs	r2, #1
 8000aec:	6878      	ldr	r0, [r7, #4]
 8000aee:	f004 fe16 	bl	800571e <HAL_SPI_Transmit>

	if (hspi->Instance == SPI2){
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	4a0c      	ldr	r2, [pc, #48]	; (8000b28 <writeHexVal+0xa4>)
 8000af8:	4293      	cmp	r3, r2
 8000afa:	d106      	bne.n	8000b0a <writeHexVal+0x86>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_SET);
 8000afc:	2201      	movs	r2, #1
 8000afe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b02:	480a      	ldr	r0, [pc, #40]	; (8000b2c <writeHexVal+0xa8>)
 8000b04:	f003 ffb5 	bl	8004a72 <HAL_GPIO_WritePin>
	}
	else if (hspi->Instance == SPI1){
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_SET);
	}
}
 8000b08:	e00a      	b.n	8000b20 <writeHexVal+0x9c>
	else if (hspi->Instance == SPI1){
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	4a08      	ldr	r2, [pc, #32]	; (8000b30 <writeHexVal+0xac>)
 8000b10:	4293      	cmp	r3, r2
 8000b12:	d105      	bne.n	8000b20 <writeHexVal+0x9c>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_SET);
 8000b14:	2201      	movs	r2, #1
 8000b16:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b1a:	4806      	ldr	r0, [pc, #24]	; (8000b34 <writeHexVal+0xb0>)
 8000b1c:	f003 ffa9 	bl	8004a72 <HAL_GPIO_WritePin>
}
 8000b20:	bf00      	nop
 8000b22:	3708      	adds	r7, #8
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	40003800 	.word	0x40003800
 8000b2c:	40020c00 	.word	0x40020c00
 8000b30:	40013000 	.word	0x40013000
 8000b34:	40021000 	.word	0x40021000

08000b38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b096      	sub	sp, #88	; 0x58
 8000b3c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b3e:	f003 fabe 	bl	80040be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b42:	f000 f8d1 	bl	8000ce8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b46:	f000 fb67 	bl	8001218 <MX_GPIO_Init>
  MX_SPI2_Init();
 8000b4a:	f000 f97b 	bl	8000e44 <MX_SPI2_Init>
  MX_TIM3_Init();
 8000b4e:	f000 fa31 	bl	8000fb4 <MX_TIM3_Init>
  MX_SPI1_Init();
 8000b52:	f000 f941 	bl	8000dd8 <MX_SPI1_Init>
  MX_SPI3_Init();
 8000b56:	f000 f9ab 	bl	8000eb0 <MX_SPI3_Init>
  MX_DMA_Init();
 8000b5a:	f000 fb3f 	bl	80011dc <MX_DMA_Init>
  MX_DAC_Init();
 8000b5e:	f000 f911 	bl	8000d84 <MX_DAC_Init>
  MX_FATFS_Init();
 8000b62:	f006 f85f 	bl	8006c24 <MX_FATFS_Init>
  MX_TIM4_Init();
 8000b66:	f000 fa73 	bl	8001050 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8000b6a:	f000 fb0b 	bl	8001184 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000b6e:	f000 f9d5 	bl	8000f1c <MX_TIM2_Init>
  MX_TIM5_Init();
 8000b72:	f000 fab9 	bl	80010e8 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  // Initialize LEDs //
  LEDSInit(&hspi1, 1);
 8000b76:	2101      	movs	r1, #1
 8000b78:	4850      	ldr	r0, [pc, #320]	; (8000cbc <main+0x184>)
 8000b7a:	f7ff fe87 	bl	800088c <LEDSInit>
  BoardLEDInit(&hspi1);
 8000b7e:	484f      	ldr	r0, [pc, #316]	; (8000cbc <main+0x184>)
 8000b80:	f7ff ff2c 	bl	80009dc <BoardLEDInit>
  uint8_t board[NUM_ROWS][NUM_COLS] = {0};
 8000b84:	f107 0310 	add.w	r3, r7, #16
 8000b88:	2240      	movs	r2, #64	; 0x40
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f006 fe1b 	bl	80077c8 <memset>
  writeBoardValue(&hspi1, board);
 8000b92:	f107 0310 	add.w	r3, r7, #16
 8000b96:	4619      	mov	r1, r3
 8000b98:	4848      	ldr	r0, [pc, #288]	; (8000cbc <main+0x184>)
 8000b9a:	f7ff ff32 	bl	8000a02 <writeBoardValue>

  // Initialize Chessclock //
  LEDSInit(&hspi2, 2);
 8000b9e:	2102      	movs	r1, #2
 8000ba0:	4847      	ldr	r0, [pc, #284]	; (8000cc0 <main+0x188>)
 8000ba2:	f7ff fe73 	bl	800088c <LEDSInit>
  ChessTimerLEDInit(&hspi2);
 8000ba6:	4846      	ldr	r0, [pc, #280]	; (8000cc0 <main+0x188>)
 8000ba8:	f7ff ff02 	bl	80009b0 <ChessTimerLEDInit>
  InitChessClock(&hspi2, &htim3);
 8000bac:	4945      	ldr	r1, [pc, #276]	; (8000cc4 <main+0x18c>)
 8000bae:	4844      	ldr	r0, [pc, #272]	; (8000cc0 <main+0x188>)
 8000bb0:	f7ff fd06 	bl	80005c0 <InitChessClock>

  // Initialize Audio //
  SpeakerInit(&hdac, &htim4);
 8000bb4:	4944      	ldr	r1, [pc, #272]	; (8000cc8 <main+0x190>)
 8000bb6:	4845      	ldr	r0, [pc, #276]	; (8000ccc <main+0x194>)
 8000bb8:	f001 fc1e 	bl	80023f8 <SpeakerInit>
  WaveplayerInit(&hspi3, &hdac);
 8000bbc:	4943      	ldr	r1, [pc, #268]	; (8000ccc <main+0x194>)
 8000bbe:	4844      	ldr	r0, [pc, #272]	; (8000cd0 <main+0x198>)
 8000bc0:	f003 f9ee 	bl	8003fa0 <WaveplayerInit>
	  receiveData(&huart1, recv);
  }*/


  // Initialize Buttons
  InitButtons(&htim2, &htim5);
 8000bc4:	4943      	ldr	r1, [pc, #268]	; (8000cd4 <main+0x19c>)
 8000bc6:	4844      	ldr	r0, [pc, #272]	; (8000cd8 <main+0x1a0>)
 8000bc8:	f7ff fc54 	bl	8000474 <InitButtons>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  char a, b;
  a = 'd';
 8000bcc:	2364      	movs	r3, #100	; 0x64
 8000bce:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
  b = '2';
 8000bd2:	2332      	movs	r3, #50	; 0x32
 8000bd4:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55



  // Get GameMode //
  enum GameMode gameMode = GetGameModeSwitchState();
 8000bd8:	f7ff fc66 	bl	80004a8 <GetGameModeSwitchState>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54

  // Initialize AI //
  if(gameMode == PRACTICE)
 8000be2:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000be6:	2b02      	cmp	r3, #2
 8000be8:	d11d      	bne.n	8000c26 <main+0xee>
  {
	EnableUart(&huart1);
 8000bea:	483c      	ldr	r0, [pc, #240]	; (8000cdc <main+0x1a4>)
 8000bec:	f003 f930 	bl	8003e50 <EnableUart>
	char send[4] = {'S', 'T', 'R', 'T'};
 8000bf0:	4b3b      	ldr	r3, [pc, #236]	; (8000ce0 <main+0x1a8>)
 8000bf2:	60fb      	str	r3, [r7, #12]
	char recv[6] = {'-', '-', '-', '-', '-'};
 8000bf4:	4a3b      	ldr	r2, [pc, #236]	; (8000ce4 <main+0x1ac>)
 8000bf6:	1d3b      	adds	r3, r7, #4
 8000bf8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000bfc:	6018      	str	r0, [r3, #0]
 8000bfe:	3304      	adds	r3, #4
 8000c00:	8019      	strh	r1, [r3, #0]
	uint8_t color = 0;
 8000c02:	2300      	movs	r3, #0
 8000c04:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
	uint8_t edum = 0;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
	sendStart(&huart1, color, edum);
 8000c0e:	f897 2052 	ldrb.w	r2, [r7, #82]	; 0x52
 8000c12:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8000c16:	4619      	mov	r1, r3
 8000c18:	4830      	ldr	r0, [pc, #192]	; (8000cdc <main+0x1a4>)
 8000c1a:	f003 f96e 	bl	8003efa <sendStart>
	sendDifficulty(&huart1, 1);
 8000c1e:	2101      	movs	r1, #1
 8000c20:	482e      	ldr	r0, [pc, #184]	; (8000cdc <main+0x1a4>)
 8000c22:	f003 f982 	bl	8003f2a <sendDifficulty>
  }

  // Initialize Tracker component
  InitTracker(gameMode);
 8000c26:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f001 fe82 	bl	8002934 <InitTracker>
  while(!ValidateStartPositions())
 8000c30:	e002      	b.n	8000c38 <main+0x100>
  {
	  /// @todo: play audio cue and invoke LEDs to put pieces in correct starting positions
	  HAL_Delay(10);
 8000c32:	200a      	movs	r0, #10
 8000c34:	f003 fab2 	bl	800419c <HAL_Delay>
  while(!ValidateStartPositions())
 8000c38:	f002 fdd8 	bl	80037ec <ValidateStartPositions>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d0f7      	beq.n	8000c32 <main+0xfa>
  }

  // Splash LEDs
  for(uint8_t i = 0; i < 8; i++)
 8000c42:	2300      	movs	r3, #0
 8000c44:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8000c48:	e026      	b.n	8000c98 <main+0x160>
  {
	  board[i][0] = 1;
 8000c4a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8000c4e:	00db      	lsls	r3, r3, #3
 8000c50:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8000c54:	4413      	add	r3, r2
 8000c56:	2201      	movs	r2, #1
 8000c58:	f803 2c48 	strb.w	r2, [r3, #-72]
	  board[i][7] = 1;
 8000c5c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8000c60:	00db      	lsls	r3, r3, #3
 8000c62:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8000c66:	4413      	add	r3, r2
 8000c68:	2201      	movs	r2, #1
 8000c6a:	f803 2c41 	strb.w	r2, [r3, #-65]
	  board[0][i] = 1;
 8000c6e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8000c72:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8000c76:	4413      	add	r3, r2
 8000c78:	2201      	movs	r2, #1
 8000c7a:	f803 2c48 	strb.w	r2, [r3, #-72]
	  board[7][i] = 1;
 8000c7e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8000c82:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8000c86:	4413      	add	r3, r2
 8000c88:	2201      	movs	r2, #1
 8000c8a:	f803 2c10 	strb.w	r2, [r3, #-16]
  for(uint8_t i = 0; i < 8; i++)
 8000c8e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8000c92:	3301      	adds	r3, #1
 8000c94:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8000c98:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8000c9c:	2b07      	cmp	r3, #7
 8000c9e:	d9d4      	bls.n	8000c4a <main+0x112>
  }
  writeBoardValue(&hspi1, board);
 8000ca0:	f107 0310 	add.w	r3, r7, #16
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4805      	ldr	r0, [pc, #20]	; (8000cbc <main+0x184>)
 8000ca8:	f7ff feab 	bl	8000a02 <writeBoardValue>

  // Start ChessClock
  StartChessClock();
 8000cac:	f7ff fcba 	bl	8000624 <StartChessClock>

  while (1)
  {
	  //TestLEDs();
	  Track();
 8000cb0:	f001 ff3c 	bl	8002b2c <Track>
	  HAL_Delay(10);
 8000cb4:	200a      	movs	r0, #10
 8000cb6:	f003 fa71 	bl	800419c <HAL_Delay>
	  Track();
 8000cba:	e7f9      	b.n	8000cb0 <main+0x178>
 8000cbc:	200018e4 	.word	0x200018e4
 8000cc0:	200016d8 	.word	0x200016d8
 8000cc4:	200017b0 	.word	0x200017b0
 8000cc8:	20001730 	.word	0x20001730
 8000ccc:	2000188c 	.word	0x2000188c
 8000cd0:	200017f0 	.word	0x200017f0
 8000cd4:	20001770 	.word	0x20001770
 8000cd8:	2000193c 	.word	0x2000193c
 8000cdc:	20001848 	.word	0x20001848
 8000ce0:	54525453 	.word	0x54525453
 8000ce4:	080077f0 	.word	0x080077f0

08000ce8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b092      	sub	sp, #72	; 0x48
 8000cec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cee:	f107 0314 	add.w	r3, r7, #20
 8000cf2:	2234      	movs	r2, #52	; 0x34
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f006 fd66 	bl	80077c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cfc:	463b      	mov	r3, r7
 8000cfe:	2200      	movs	r2, #0
 8000d00:	601a      	str	r2, [r3, #0]
 8000d02:	605a      	str	r2, [r3, #4]
 8000d04:	609a      	str	r2, [r3, #8]
 8000d06:	60da      	str	r2, [r3, #12]
 8000d08:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d0a:	4b1d      	ldr	r3, [pc, #116]	; (8000d80 <SystemClock_Config+0x98>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8000d12:	4a1b      	ldr	r2, [pc, #108]	; (8000d80 <SystemClock_Config+0x98>)
 8000d14:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000d18:	6013      	str	r3, [r2, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d1a:	2302      	movs	r3, #2
 8000d1c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d1e:	2301      	movs	r3, #1
 8000d20:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d22:	2310      	movs	r3, #16
 8000d24:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d26:	2302      	movs	r3, #2
 8000d28:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000d2e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000d32:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV2;
 8000d34:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000d38:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d3a:	f107 0314 	add.w	r3, r7, #20
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f003 fec8 	bl	8004ad4 <HAL_RCC_OscConfig>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000d4a:	f000 fb8f 	bl	800146c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d4e:	230f      	movs	r3, #15
 8000d50:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d52:	2303      	movs	r3, #3
 8000d54:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d56:	2300      	movs	r3, #0
 8000d58:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000d62:	463b      	mov	r3, r7
 8000d64:	2101      	movs	r1, #1
 8000d66:	4618      	mov	r0, r3
 8000d68:	f004 f9e4 	bl	8005134 <HAL_RCC_ClockConfig>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d001      	beq.n	8000d76 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000d72:	f000 fb7b 	bl	800146c <Error_Handler>
  }
}
 8000d76:	bf00      	nop
 8000d78:	3748      	adds	r7, #72	; 0x48
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	40007000 	.word	0x40007000

08000d84 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000d8a:	463b      	mov	r3, r7
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	601a      	str	r2, [r3, #0]
 8000d90:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000d92:	4b0f      	ldr	r3, [pc, #60]	; (8000dd0 <MX_DAC_Init+0x4c>)
 8000d94:	4a0f      	ldr	r2, [pc, #60]	; (8000dd4 <MX_DAC_Init+0x50>)
 8000d96:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000d98:	480d      	ldr	r0, [pc, #52]	; (8000dd0 <MX_DAC_Init+0x4c>)
 8000d9a:	f003 fb2e 	bl	80043fa <HAL_DAC_Init>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000da4:	f000 fb62 	bl	800146c <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T4_TRGO;
 8000da8:	232c      	movs	r3, #44	; 0x2c
 8000daa:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000dac:	2300      	movs	r3, #0
 8000dae:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000db0:	463b      	mov	r3, r7
 8000db2:	2210      	movs	r2, #16
 8000db4:	4619      	mov	r1, r3
 8000db6:	4806      	ldr	r0, [pc, #24]	; (8000dd0 <MX_DAC_Init+0x4c>)
 8000db8:	f003 fb41 	bl	800443e <HAL_DAC_ConfigChannel>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d001      	beq.n	8000dc6 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000dc2:	f000 fb53 	bl	800146c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000dc6:	bf00      	nop
 8000dc8:	3708      	adds	r7, #8
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	2000188c 	.word	0x2000188c
 8000dd4:	40007400 	.word	0x40007400

08000dd8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000ddc:	4b17      	ldr	r3, [pc, #92]	; (8000e3c <MX_SPI1_Init+0x64>)
 8000dde:	4a18      	ldr	r2, [pc, #96]	; (8000e40 <MX_SPI1_Init+0x68>)
 8000de0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000de2:	4b16      	ldr	r3, [pc, #88]	; (8000e3c <MX_SPI1_Init+0x64>)
 8000de4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000de8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000dea:	4b14      	ldr	r3, [pc, #80]	; (8000e3c <MX_SPI1_Init+0x64>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000df0:	4b12      	ldr	r3, [pc, #72]	; (8000e3c <MX_SPI1_Init+0x64>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000df6:	4b11      	ldr	r3, [pc, #68]	; (8000e3c <MX_SPI1_Init+0x64>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000dfc:	4b0f      	ldr	r3, [pc, #60]	; (8000e3c <MX_SPI1_Init+0x64>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e02:	4b0e      	ldr	r3, [pc, #56]	; (8000e3c <MX_SPI1_Init+0x64>)
 8000e04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e08:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000e0a:	4b0c      	ldr	r3, [pc, #48]	; (8000e3c <MX_SPI1_Init+0x64>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e10:	4b0a      	ldr	r3, [pc, #40]	; (8000e3c <MX_SPI1_Init+0x64>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e16:	4b09      	ldr	r3, [pc, #36]	; (8000e3c <MX_SPI1_Init+0x64>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e1c:	4b07      	ldr	r3, [pc, #28]	; (8000e3c <MX_SPI1_Init+0x64>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000e22:	4b06      	ldr	r3, [pc, #24]	; (8000e3c <MX_SPI1_Init+0x64>)
 8000e24:	220a      	movs	r2, #10
 8000e26:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000e28:	4804      	ldr	r0, [pc, #16]	; (8000e3c <MX_SPI1_Init+0x64>)
 8000e2a:	f004 fbef 	bl	800560c <HAL_SPI_Init>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d001      	beq.n	8000e38 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000e34:	f000 fb1a 	bl	800146c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000e38:	bf00      	nop
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	200018e4 	.word	0x200018e4
 8000e40:	40013000 	.word	0x40013000

08000e44 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000e48:	4b17      	ldr	r3, [pc, #92]	; (8000ea8 <MX_SPI2_Init+0x64>)
 8000e4a:	4a18      	ldr	r2, [pc, #96]	; (8000eac <MX_SPI2_Init+0x68>)
 8000e4c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000e4e:	4b16      	ldr	r3, [pc, #88]	; (8000ea8 <MX_SPI2_Init+0x64>)
 8000e50:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000e54:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000e56:	4b14      	ldr	r3, [pc, #80]	; (8000ea8 <MX_SPI2_Init+0x64>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e5c:	4b12      	ldr	r3, [pc, #72]	; (8000ea8 <MX_SPI2_Init+0x64>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e62:	4b11      	ldr	r3, [pc, #68]	; (8000ea8 <MX_SPI2_Init+0x64>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e68:	4b0f      	ldr	r3, [pc, #60]	; (8000ea8 <MX_SPI2_Init+0x64>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000e6e:	4b0e      	ldr	r3, [pc, #56]	; (8000ea8 <MX_SPI2_Init+0x64>)
 8000e70:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e74:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000e76:	4b0c      	ldr	r3, [pc, #48]	; (8000ea8 <MX_SPI2_Init+0x64>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e7c:	4b0a      	ldr	r3, [pc, #40]	; (8000ea8 <MX_SPI2_Init+0x64>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e82:	4b09      	ldr	r3, [pc, #36]	; (8000ea8 <MX_SPI2_Init+0x64>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e88:	4b07      	ldr	r3, [pc, #28]	; (8000ea8 <MX_SPI2_Init+0x64>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000e8e:	4b06      	ldr	r3, [pc, #24]	; (8000ea8 <MX_SPI2_Init+0x64>)
 8000e90:	220a      	movs	r2, #10
 8000e92:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000e94:	4804      	ldr	r0, [pc, #16]	; (8000ea8 <MX_SPI2_Init+0x64>)
 8000e96:	f004 fbb9 	bl	800560c <HAL_SPI_Init>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d001      	beq.n	8000ea4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000ea0:	f000 fae4 	bl	800146c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000ea4:	bf00      	nop
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	200016d8 	.word	0x200016d8
 8000eac:	40003800 	.word	0x40003800

08000eb0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000eb4:	4b17      	ldr	r3, [pc, #92]	; (8000f14 <MX_SPI3_Init+0x64>)
 8000eb6:	4a18      	ldr	r2, [pc, #96]	; (8000f18 <MX_SPI3_Init+0x68>)
 8000eb8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000eba:	4b16      	ldr	r3, [pc, #88]	; (8000f14 <MX_SPI3_Init+0x64>)
 8000ebc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000ec0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000ec2:	4b14      	ldr	r3, [pc, #80]	; (8000f14 <MX_SPI3_Init+0x64>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ec8:	4b12      	ldr	r3, [pc, #72]	; (8000f14 <MX_SPI3_Init+0x64>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ece:	4b11      	ldr	r3, [pc, #68]	; (8000f14 <MX_SPI3_Init+0x64>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ed4:	4b0f      	ldr	r3, [pc, #60]	; (8000f14 <MX_SPI3_Init+0x64>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000eda:	4b0e      	ldr	r3, [pc, #56]	; (8000f14 <MX_SPI3_Init+0x64>)
 8000edc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ee0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000ee2:	4b0c      	ldr	r3, [pc, #48]	; (8000f14 <MX_SPI3_Init+0x64>)
 8000ee4:	2230      	movs	r2, #48	; 0x30
 8000ee6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ee8:	4b0a      	ldr	r3, [pc, #40]	; (8000f14 <MX_SPI3_Init+0x64>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000eee:	4b09      	ldr	r3, [pc, #36]	; (8000f14 <MX_SPI3_Init+0x64>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ef4:	4b07      	ldr	r3, [pc, #28]	; (8000f14 <MX_SPI3_Init+0x64>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8000efa:	4b06      	ldr	r3, [pc, #24]	; (8000f14 <MX_SPI3_Init+0x64>)
 8000efc:	220a      	movs	r2, #10
 8000efe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000f00:	4804      	ldr	r0, [pc, #16]	; (8000f14 <MX_SPI3_Init+0x64>)
 8000f02:	f004 fb83 	bl	800560c <HAL_SPI_Init>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d001      	beq.n	8000f10 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8000f0c:	f000 faae 	bl	800146c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000f10:	bf00      	nop
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	200017f0 	.word	0x200017f0
 8000f18:	40003c00 	.word	0x40003c00

08000f1c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b086      	sub	sp, #24
 8000f20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f22:	f107 0308 	add.w	r3, r7, #8
 8000f26:	2200      	movs	r2, #0
 8000f28:	601a      	str	r2, [r3, #0]
 8000f2a:	605a      	str	r2, [r3, #4]
 8000f2c:	609a      	str	r2, [r3, #8]
 8000f2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f30:	463b      	mov	r3, r7
 8000f32:	2200      	movs	r2, #0
 8000f34:	601a      	str	r2, [r3, #0]
 8000f36:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f38:	4b1d      	ldr	r3, [pc, #116]	; (8000fb0 <MX_TIM2_Init+0x94>)
 8000f3a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f3e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3200;
 8000f40:	4b1b      	ldr	r3, [pc, #108]	; (8000fb0 <MX_TIM2_Init+0x94>)
 8000f42:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 8000f46:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f48:	4b19      	ldr	r3, [pc, #100]	; (8000fb0 <MX_TIM2_Init+0x94>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 8000f4e:	4b18      	ldr	r3, [pc, #96]	; (8000fb0 <MX_TIM2_Init+0x94>)
 8000f50:	2264      	movs	r2, #100	; 0x64
 8000f52:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f54:	4b16      	ldr	r3, [pc, #88]	; (8000fb0 <MX_TIM2_Init+0x94>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f5a:	4b15      	ldr	r3, [pc, #84]	; (8000fb0 <MX_TIM2_Init+0x94>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f60:	4813      	ldr	r0, [pc, #76]	; (8000fb0 <MX_TIM2_Init+0x94>)
 8000f62:	f004 ff85 	bl	8005e70 <HAL_TIM_Base_Init>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000f6c:	f000 fa7e 	bl	800146c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f74:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f76:	f107 0308 	add.w	r3, r7, #8
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	480c      	ldr	r0, [pc, #48]	; (8000fb0 <MX_TIM2_Init+0x94>)
 8000f7e:	f005 f955 	bl	800622c <HAL_TIM_ConfigClockSource>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d001      	beq.n	8000f8c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000f88:	f000 fa70 	bl	800146c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f90:	2300      	movs	r3, #0
 8000f92:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f94:	463b      	mov	r3, r7
 8000f96:	4619      	mov	r1, r3
 8000f98:	4805      	ldr	r0, [pc, #20]	; (8000fb0 <MX_TIM2_Init+0x94>)
 8000f9a:	f005 fb35 	bl	8006608 <HAL_TIMEx_MasterConfigSynchronization>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d001      	beq.n	8000fa8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000fa4:	f000 fa62 	bl	800146c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000fa8:	bf00      	nop
 8000faa:	3718      	adds	r7, #24
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	2000193c 	.word	0x2000193c

08000fb4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b086      	sub	sp, #24
 8000fb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fba:	f107 0308 	add.w	r3, r7, #8
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	601a      	str	r2, [r3, #0]
 8000fc2:	605a      	str	r2, [r3, #4]
 8000fc4:	609a      	str	r2, [r3, #8]
 8000fc6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fc8:	463b      	mov	r3, r7
 8000fca:	2200      	movs	r2, #0
 8000fcc:	601a      	str	r2, [r3, #0]
 8000fce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000fd0:	4b1d      	ldr	r3, [pc, #116]	; (8001048 <MX_TIM3_Init+0x94>)
 8000fd2:	4a1e      	ldr	r2, [pc, #120]	; (800104c <MX_TIM3_Init+0x98>)
 8000fd4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32000-1;
 8000fd6:	4b1c      	ldr	r3, [pc, #112]	; (8001048 <MX_TIM3_Init+0x94>)
 8000fd8:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8000fdc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fde:	4b1a      	ldr	r3, [pc, #104]	; (8001048 <MX_TIM3_Init+0x94>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8000fe4:	4b18      	ldr	r3, [pc, #96]	; (8001048 <MX_TIM3_Init+0x94>)
 8000fe6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000fea:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fec:	4b16      	ldr	r3, [pc, #88]	; (8001048 <MX_TIM3_Init+0x94>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ff2:	4b15      	ldr	r3, [pc, #84]	; (8001048 <MX_TIM3_Init+0x94>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000ff8:	4813      	ldr	r0, [pc, #76]	; (8001048 <MX_TIM3_Init+0x94>)
 8000ffa:	f004 ff39 	bl	8005e70 <HAL_TIM_Base_Init>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001004:	f000 fa32 	bl	800146c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001008:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800100c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800100e:	f107 0308 	add.w	r3, r7, #8
 8001012:	4619      	mov	r1, r3
 8001014:	480c      	ldr	r0, [pc, #48]	; (8001048 <MX_TIM3_Init+0x94>)
 8001016:	f005 f909 	bl	800622c <HAL_TIM_ConfigClockSource>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001020:	f000 fa24 	bl	800146c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001024:	2300      	movs	r3, #0
 8001026:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001028:	2300      	movs	r3, #0
 800102a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800102c:	463b      	mov	r3, r7
 800102e:	4619      	mov	r1, r3
 8001030:	4805      	ldr	r0, [pc, #20]	; (8001048 <MX_TIM3_Init+0x94>)
 8001032:	f005 fae9 	bl	8006608 <HAL_TIMEx_MasterConfigSynchronization>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800103c:	f000 fa16 	bl	800146c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001040:	bf00      	nop
 8001042:	3718      	adds	r7, #24
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	200017b0 	.word	0x200017b0
 800104c:	40000400 	.word	0x40000400

08001050 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b086      	sub	sp, #24
 8001054:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001056:	f107 0308 	add.w	r3, r7, #8
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	605a      	str	r2, [r3, #4]
 8001060:	609a      	str	r2, [r3, #8]
 8001062:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001064:	463b      	mov	r3, r7
 8001066:	2200      	movs	r2, #0
 8001068:	601a      	str	r2, [r3, #0]
 800106a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800106c:	4b1c      	ldr	r3, [pc, #112]	; (80010e0 <MX_TIM4_Init+0x90>)
 800106e:	4a1d      	ldr	r2, [pc, #116]	; (80010e4 <MX_TIM4_Init+0x94>)
 8001070:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001072:	4b1b      	ldr	r3, [pc, #108]	; (80010e0 <MX_TIM4_Init+0x90>)
 8001074:	2200      	movs	r2, #0
 8001076:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001078:	4b19      	ldr	r3, [pc, #100]	; (80010e0 <MX_TIM4_Init+0x90>)
 800107a:	2200      	movs	r2, #0
 800107c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 250-1;
 800107e:	4b18      	ldr	r3, [pc, #96]	; (80010e0 <MX_TIM4_Init+0x90>)
 8001080:	22f9      	movs	r2, #249	; 0xf9
 8001082:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001084:	4b16      	ldr	r3, [pc, #88]	; (80010e0 <MX_TIM4_Init+0x90>)
 8001086:	2200      	movs	r2, #0
 8001088:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800108a:	4b15      	ldr	r3, [pc, #84]	; (80010e0 <MX_TIM4_Init+0x90>)
 800108c:	2200      	movs	r2, #0
 800108e:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001090:	4813      	ldr	r0, [pc, #76]	; (80010e0 <MX_TIM4_Init+0x90>)
 8001092:	f004 feed 	bl	8005e70 <HAL_TIM_Base_Init>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 800109c:	f000 f9e6 	bl	800146c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80010a6:	f107 0308 	add.w	r3, r7, #8
 80010aa:	4619      	mov	r1, r3
 80010ac:	480c      	ldr	r0, [pc, #48]	; (80010e0 <MX_TIM4_Init+0x90>)
 80010ae:	f005 f8bd 	bl	800622c <HAL_TIM_ConfigClockSource>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 80010b8:	f000 f9d8 	bl	800146c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80010bc:	2320      	movs	r3, #32
 80010be:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010c0:	2300      	movs	r3, #0
 80010c2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80010c4:	463b      	mov	r3, r7
 80010c6:	4619      	mov	r1, r3
 80010c8:	4805      	ldr	r0, [pc, #20]	; (80010e0 <MX_TIM4_Init+0x90>)
 80010ca:	f005 fa9d 	bl	8006608 <HAL_TIMEx_MasterConfigSynchronization>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 80010d4:	f000 f9ca 	bl	800146c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80010d8:	bf00      	nop
 80010da:	3718      	adds	r7, #24
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	20001730 	.word	0x20001730
 80010e4:	40000800 	.word	0x40000800

080010e8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b086      	sub	sp, #24
 80010ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010ee:	f107 0308 	add.w	r3, r7, #8
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]
 80010f8:	609a      	str	r2, [r3, #8]
 80010fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010fc:	463b      	mov	r3, r7
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001104:	4b1d      	ldr	r3, [pc, #116]	; (800117c <MX_TIM5_Init+0x94>)
 8001106:	4a1e      	ldr	r2, [pc, #120]	; (8001180 <MX_TIM5_Init+0x98>)
 8001108:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 3200;
 800110a:	4b1c      	ldr	r3, [pc, #112]	; (800117c <MX_TIM5_Init+0x94>)
 800110c:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 8001110:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001112:	4b1a      	ldr	r3, [pc, #104]	; (800117c <MX_TIM5_Init+0x94>)
 8001114:	2200      	movs	r2, #0
 8001116:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000;
 8001118:	4b18      	ldr	r3, [pc, #96]	; (800117c <MX_TIM5_Init+0x94>)
 800111a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800111e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001120:	4b16      	ldr	r3, [pc, #88]	; (800117c <MX_TIM5_Init+0x94>)
 8001122:	2200      	movs	r2, #0
 8001124:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001126:	4b15      	ldr	r3, [pc, #84]	; (800117c <MX_TIM5_Init+0x94>)
 8001128:	2200      	movs	r2, #0
 800112a:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800112c:	4813      	ldr	r0, [pc, #76]	; (800117c <MX_TIM5_Init+0x94>)
 800112e:	f004 fe9f 	bl	8005e70 <HAL_TIM_Base_Init>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001138:	f000 f998 	bl	800146c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800113c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001140:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001142:	f107 0308 	add.w	r3, r7, #8
 8001146:	4619      	mov	r1, r3
 8001148:	480c      	ldr	r0, [pc, #48]	; (800117c <MX_TIM5_Init+0x94>)
 800114a:	f005 f86f 	bl	800622c <HAL_TIM_ConfigClockSource>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001154:	f000 f98a 	bl	800146c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001158:	2300      	movs	r3, #0
 800115a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800115c:	2300      	movs	r3, #0
 800115e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001160:	463b      	mov	r3, r7
 8001162:	4619      	mov	r1, r3
 8001164:	4805      	ldr	r0, [pc, #20]	; (800117c <MX_TIM5_Init+0x94>)
 8001166:	f005 fa4f 	bl	8006608 <HAL_TIMEx_MasterConfigSynchronization>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001170:	f000 f97c 	bl	800146c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001174:	bf00      	nop
 8001176:	3718      	adds	r7, #24
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	20001770 	.word	0x20001770
 8001180:	40000c00 	.word	0x40000c00

08001184 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001188:	4b12      	ldr	r3, [pc, #72]	; (80011d4 <MX_USART1_UART_Init+0x50>)
 800118a:	4a13      	ldr	r2, [pc, #76]	; (80011d8 <MX_USART1_UART_Init+0x54>)
 800118c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800118e:	4b11      	ldr	r3, [pc, #68]	; (80011d4 <MX_USART1_UART_Init+0x50>)
 8001190:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001194:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8001196:	4b0f      	ldr	r3, [pc, #60]	; (80011d4 <MX_USART1_UART_Init+0x50>)
 8001198:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800119c:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800119e:	4b0d      	ldr	r3, [pc, #52]	; (80011d4 <MX_USART1_UART_Init+0x50>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 80011a4:	4b0b      	ldr	r3, [pc, #44]	; (80011d4 <MX_USART1_UART_Init+0x50>)
 80011a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011ac:	4b09      	ldr	r3, [pc, #36]	; (80011d4 <MX_USART1_UART_Init+0x50>)
 80011ae:	220c      	movs	r2, #12
 80011b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011b2:	4b08      	ldr	r3, [pc, #32]	; (80011d4 <MX_USART1_UART_Init+0x50>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011b8:	4b06      	ldr	r3, [pc, #24]	; (80011d4 <MX_USART1_UART_Init+0x50>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80011be:	4805      	ldr	r0, [pc, #20]	; (80011d4 <MX_USART1_UART_Init+0x50>)
 80011c0:	f005 fa80 	bl	80066c4 <HAL_UART_Init>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d001      	beq.n	80011ce <MX_USART1_UART_Init+0x4a>
  {
    Error_Handler();
 80011ca:	f000 f94f 	bl	800146c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011ce:	bf00      	nop
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	20001848 	.word	0x20001848
 80011d8:	40013800 	.word	0x40013800

080011dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011e2:	4b0c      	ldr	r3, [pc, #48]	; (8001214 <MX_DMA_Init+0x38>)
 80011e4:	69db      	ldr	r3, [r3, #28]
 80011e6:	4a0b      	ldr	r2, [pc, #44]	; (8001214 <MX_DMA_Init+0x38>)
 80011e8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80011ec:	61d3      	str	r3, [r2, #28]
 80011ee:	4b09      	ldr	r3, [pc, #36]	; (8001214 <MX_DMA_Init+0x38>)
 80011f0:	69db      	ldr	r3, [r3, #28]
 80011f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80011f6:	607b      	str	r3, [r7, #4]
 80011f8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80011fa:	2200      	movs	r2, #0
 80011fc:	2100      	movs	r1, #0
 80011fe:	200d      	movs	r0, #13
 8001200:	f003 f8c5 	bl	800438e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001204:	200d      	movs	r0, #13
 8001206:	f003 f8de 	bl	80043c6 <HAL_NVIC_EnableIRQ>

}
 800120a:	bf00      	nop
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	40023800 	.word	0x40023800

08001218 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b08c      	sub	sp, #48	; 0x30
 800121c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800121e:	f107 031c 	add.w	r3, r7, #28
 8001222:	2200      	movs	r2, #0
 8001224:	601a      	str	r2, [r3, #0]
 8001226:	605a      	str	r2, [r3, #4]
 8001228:	609a      	str	r2, [r3, #8]
 800122a:	60da      	str	r2, [r3, #12]
 800122c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800122e:	4b6b      	ldr	r3, [pc, #428]	; (80013dc <MX_GPIO_Init+0x1c4>)
 8001230:	69db      	ldr	r3, [r3, #28]
 8001232:	4a6a      	ldr	r2, [pc, #424]	; (80013dc <MX_GPIO_Init+0x1c4>)
 8001234:	f043 0310 	orr.w	r3, r3, #16
 8001238:	61d3      	str	r3, [r2, #28]
 800123a:	4b68      	ldr	r3, [pc, #416]	; (80013dc <MX_GPIO_Init+0x1c4>)
 800123c:	69db      	ldr	r3, [r3, #28]
 800123e:	f003 0310 	and.w	r3, r3, #16
 8001242:	61bb      	str	r3, [r7, #24]
 8001244:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001246:	4b65      	ldr	r3, [pc, #404]	; (80013dc <MX_GPIO_Init+0x1c4>)
 8001248:	69db      	ldr	r3, [r3, #28]
 800124a:	4a64      	ldr	r2, [pc, #400]	; (80013dc <MX_GPIO_Init+0x1c4>)
 800124c:	f043 0301 	orr.w	r3, r3, #1
 8001250:	61d3      	str	r3, [r2, #28]
 8001252:	4b62      	ldr	r3, [pc, #392]	; (80013dc <MX_GPIO_Init+0x1c4>)
 8001254:	69db      	ldr	r3, [r3, #28]
 8001256:	f003 0301 	and.w	r3, r3, #1
 800125a:	617b      	str	r3, [r7, #20]
 800125c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800125e:	4b5f      	ldr	r3, [pc, #380]	; (80013dc <MX_GPIO_Init+0x1c4>)
 8001260:	69db      	ldr	r3, [r3, #28]
 8001262:	4a5e      	ldr	r2, [pc, #376]	; (80013dc <MX_GPIO_Init+0x1c4>)
 8001264:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001268:	61d3      	str	r3, [r2, #28]
 800126a:	4b5c      	ldr	r3, [pc, #368]	; (80013dc <MX_GPIO_Init+0x1c4>)
 800126c:	69db      	ldr	r3, [r3, #28]
 800126e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001272:	613b      	str	r3, [r7, #16]
 8001274:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001276:	4b59      	ldr	r3, [pc, #356]	; (80013dc <MX_GPIO_Init+0x1c4>)
 8001278:	69db      	ldr	r3, [r3, #28]
 800127a:	4a58      	ldr	r2, [pc, #352]	; (80013dc <MX_GPIO_Init+0x1c4>)
 800127c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001280:	61d3      	str	r3, [r2, #28]
 8001282:	4b56      	ldr	r3, [pc, #344]	; (80013dc <MX_GPIO_Init+0x1c4>)
 8001284:	69db      	ldr	r3, [r3, #28]
 8001286:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800128a:	60fb      	str	r3, [r7, #12]
 800128c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800128e:	4b53      	ldr	r3, [pc, #332]	; (80013dc <MX_GPIO_Init+0x1c4>)
 8001290:	69db      	ldr	r3, [r3, #28]
 8001292:	4a52      	ldr	r2, [pc, #328]	; (80013dc <MX_GPIO_Init+0x1c4>)
 8001294:	f043 0302 	orr.w	r3, r3, #2
 8001298:	61d3      	str	r3, [r2, #28]
 800129a:	4b50      	ldr	r3, [pc, #320]	; (80013dc <MX_GPIO_Init+0x1c4>)
 800129c:	69db      	ldr	r3, [r3, #28]
 800129e:	f003 0302 	and.w	r3, r3, #2
 80012a2:	60bb      	str	r3, [r7, #8]
 80012a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012a6:	4b4d      	ldr	r3, [pc, #308]	; (80013dc <MX_GPIO_Init+0x1c4>)
 80012a8:	69db      	ldr	r3, [r3, #28]
 80012aa:	4a4c      	ldr	r2, [pc, #304]	; (80013dc <MX_GPIO_Init+0x1c4>)
 80012ac:	f043 0308 	orr.w	r3, r3, #8
 80012b0:	61d3      	str	r3, [r2, #28]
 80012b2:	4b4a      	ldr	r3, [pc, #296]	; (80013dc <MX_GPIO_Init+0x1c4>)
 80012b4:	69db      	ldr	r3, [r3, #28]
 80012b6:	f003 0308 	and.w	r3, r3, #8
 80012ba:	607b      	str	r3, [r7, #4]
 80012bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012be:	4b47      	ldr	r3, [pc, #284]	; (80013dc <MX_GPIO_Init+0x1c4>)
 80012c0:	69db      	ldr	r3, [r3, #28]
 80012c2:	4a46      	ldr	r2, [pc, #280]	; (80013dc <MX_GPIO_Init+0x1c4>)
 80012c4:	f043 0304 	orr.w	r3, r3, #4
 80012c8:	61d3      	str	r3, [r2, #28]
 80012ca:	4b44      	ldr	r3, [pc, #272]	; (80013dc <MX_GPIO_Init+0x1c4>)
 80012cc:	69db      	ldr	r3, [r3, #28]
 80012ce:	f003 0304 	and.w	r3, r3, #4
 80012d2:	603b      	str	r3, [r7, #0]
 80012d4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HEARTBEAT_LED_GPIO_Port, HEARTBEAT_LED_Pin, GPIO_PIN_SET);
 80012d6:	2201      	movs	r2, #1
 80012d8:	2104      	movs	r1, #4
 80012da:	4841      	ldr	r0, [pc, #260]	; (80013e0 <MX_GPIO_Init+0x1c8>)
 80012dc:	f003 fbc9 	bl	8004a72 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, HALLSEL0_Pin|HALLSEL1_Pin|HALLSEL2_Pin, GPIO_PIN_RESET);
 80012e0:	2200      	movs	r2, #0
 80012e2:	2107      	movs	r1, #7
 80012e4:	483f      	ldr	r0, [pc, #252]	; (80013e4 <MX_GPIO_Init+0x1cc>)
 80012e6:	f003 fbc4 	bl	8004a72 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_RESET);
 80012ea:	2200      	movs	r2, #0
 80012ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80012f0:	483b      	ldr	r0, [pc, #236]	; (80013e0 <MX_GPIO_Init+0x1c8>)
 80012f2:	f003 fbbe 	bl	8004a72 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|SD_CS_Pin, GPIO_PIN_RESET);
 80012f6:	2200      	movs	r2, #0
 80012f8:	f240 1101 	movw	r1, #257	; 0x101
 80012fc:	483a      	ldr	r0, [pc, #232]	; (80013e8 <MX_GPIO_Init+0x1d0>)
 80012fe:	f003 fbb8 	bl	8004a72 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : HEARTBEAT_LED_Pin PE12 */
  GPIO_InitStruct.Pin = HEARTBEAT_LED_Pin|GPIO_PIN_12;
 8001302:	f241 0304 	movw	r3, #4100	; 0x1004
 8001306:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001308:	2301      	movs	r3, #1
 800130a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130c:	2300      	movs	r3, #0
 800130e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001310:	2300      	movs	r3, #0
 8001312:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001314:	f107 031c 	add.w	r3, r7, #28
 8001318:	4619      	mov	r1, r3
 800131a:	4831      	ldr	r0, [pc, #196]	; (80013e0 <MX_GPIO_Init+0x1c8>)
 800131c:	f003 fa02 	bl	8004724 <HAL_GPIO_Init>

  /*Configure GPIO pins : HALLSEL0_Pin HALLSEL1_Pin HALLSEL2_Pin */
  GPIO_InitStruct.Pin = HALLSEL0_Pin|HALLSEL1_Pin|HALLSEL2_Pin;
 8001320:	2307      	movs	r3, #7
 8001322:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001324:	2301      	movs	r3, #1
 8001326:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001328:	2300      	movs	r3, #0
 800132a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800132c:	2300      	movs	r3, #0
 800132e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001330:	f107 031c 	add.w	r3, r7, #28
 8001334:	4619      	mov	r1, r3
 8001336:	482b      	ldr	r0, [pc, #172]	; (80013e4 <MX_GPIO_Init+0x1cc>)
 8001338:	f003 f9f4 	bl	8004724 <HAL_GPIO_Init>

  /*Configure GPIO pins : HALLOUT0_Pin HALLOUT1_Pin HALLOUT2_Pin */
  GPIO_InitStruct.Pin = HALLOUT0_Pin|HALLOUT1_Pin|HALLOUT2_Pin;
 800133c:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001340:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001342:	2300      	movs	r3, #0
 8001344:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001346:	2300      	movs	r3, #0
 8001348:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800134a:	f107 031c 	add.w	r3, r7, #28
 800134e:	4619      	mov	r1, r3
 8001350:	4826      	ldr	r0, [pc, #152]	; (80013ec <MX_GPIO_Init+0x1d4>)
 8001352:	f003 f9e7 	bl	8004724 <HAL_GPIO_Init>

  /*Configure GPIO pins : HALLOUT3_Pin HALLOUT4_Pin SWITCH1_1_Pin SWITCH1_2_Pin
                           SWITCH1_3_Pin SWITCH2_1_Pin SWITCH2_2_Pin SWITCH2_3_Pin */
  GPIO_InitStruct.Pin = HALLOUT3_Pin|HALLOUT4_Pin|SWITCH1_1_Pin|SWITCH1_2_Pin
 8001356:	f240 13fb 	movw	r3, #507	; 0x1fb
 800135a:	61fb      	str	r3, [r7, #28]
                          |SWITCH1_3_Pin|SWITCH2_1_Pin|SWITCH2_2_Pin|SWITCH2_3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800135c:	2300      	movs	r3, #0
 800135e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	2300      	movs	r3, #0
 8001362:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001364:	f107 031c 	add.w	r3, r7, #28
 8001368:	4619      	mov	r1, r3
 800136a:	4821      	ldr	r0, [pc, #132]	; (80013f0 <MX_GPIO_Init+0x1d8>)
 800136c:	f003 f9da 	bl	8004724 <HAL_GPIO_Init>

  /*Configure GPIO pins : HALLOUT5_Pin HALLOUT6_Pin HALLOUT7_Pin */
  GPIO_InitStruct.Pin = HALLOUT5_Pin|HALLOUT6_Pin|HALLOUT7_Pin;
 8001370:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001374:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001376:	2300      	movs	r3, #0
 8001378:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137a:	2300      	movs	r3, #0
 800137c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800137e:	f107 031c 	add.w	r3, r7, #28
 8001382:	4619      	mov	r1, r3
 8001384:	4816      	ldr	r0, [pc, #88]	; (80013e0 <MX_GPIO_Init+0x1c8>)
 8001386:	f003 f9cd 	bl	8004724 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 SD_CS_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_8|SD_CS_Pin;
 800138a:	f240 1301 	movw	r3, #257	; 0x101
 800138e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001390:	2301      	movs	r3, #1
 8001392:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001394:	2300      	movs	r3, #0
 8001396:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001398:	2300      	movs	r3, #0
 800139a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800139c:	f107 031c 	add.w	r3, r7, #28
 80013a0:	4619      	mov	r1, r3
 80013a2:	4811      	ldr	r0, [pc, #68]	; (80013e8 <MX_GPIO_Init+0x1d0>)
 80013a4:	f003 f9be 	bl	8004724 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin;
 80013a8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80013ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80013ae:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80013b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b4:	2300      	movs	r3, #0
 80013b6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013b8:	f107 031c 	add.w	r3, r7, #28
 80013bc:	4619      	mov	r1, r3
 80013be:	480a      	ldr	r0, [pc, #40]	; (80013e8 <MX_GPIO_Init+0x1d0>)
 80013c0:	f003 f9b0 	bl	8004724 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80013c4:	2200      	movs	r2, #0
 80013c6:	2100      	movs	r1, #0
 80013c8:	2028      	movs	r0, #40	; 0x28
 80013ca:	f002 ffe0 	bl	800438e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80013ce:	2028      	movs	r0, #40	; 0x28
 80013d0:	f002 fff9 	bl	80043c6 <HAL_NVIC_EnableIRQ>

}
 80013d4:	bf00      	nop
 80013d6:	3730      	adds	r7, #48	; 0x30
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	40023800 	.word	0x40023800
 80013e0:	40021000 	.word	0x40021000
 80013e4:	40020000 	.word	0x40020000
 80013e8:	40020c00 	.word	0x40020c00
 80013ec:	40021800 	.word	0x40021800
 80013f0:	40021c00 	.word	0x40021c00

080013f4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

// Chess clock callback
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3) {
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a0d      	ldr	r2, [pc, #52]	; (8001438 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d105      	bne.n	8001412 <HAL_TIM_PeriodElapsedCallback+0x1e>
	  ChessClockTimerCallback(GetCurrentTurn());
 8001406:	f002 fd19 	bl	8003e3c <GetCurrentTurn>
 800140a:	4603      	mov	r3, r0
 800140c:	4618      	mov	r0, r3
 800140e:	f7ff f921 	bl	8000654 <ChessClockTimerCallback>
  }
  if (htim->Instance == TIM2) {
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800141a:	d101      	bne.n	8001420 <HAL_TIM_PeriodElapsedCallback+0x2c>
	  Button1DebounceTimerCallback();
 800141c:	f7ff f866 	bl	80004ec <Button1DebounceTimerCallback>
  }
  if (htim->Instance == TIM5) {
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a05      	ldr	r2, [pc, #20]	; (800143c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d101      	bne.n	800142e <HAL_TIM_PeriodElapsedCallback+0x3a>
	  Button2DebounceTimerCallback();
 800142a:	f7ff f877 	bl	800051c <Button2DebounceTimerCallback>
  }
}
 800142e:	bf00      	nop
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	40000400 	.word	0x40000400
 800143c:	40000c00 	.word	0x40000c00

08001440 <HAL_GPIO_EXTI_Callback>:

// Button0 and Button1 callbacks
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	4603      	mov	r3, r0
 8001448:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == BUTTON1_Pin)
 800144a:	88fb      	ldrh	r3, [r7, #6]
 800144c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001450:	d102      	bne.n	8001458 <HAL_GPIO_EXTI_Callback+0x18>
	{
		Button1Callback();
 8001452:	f7ff f87b 	bl	800054c <Button1Callback>
	}
	else if(GPIO_Pin == BUTTON2_Pin)
	{
		Button2Callback();
	}
}
 8001456:	e005      	b.n	8001464 <HAL_GPIO_EXTI_Callback+0x24>
	else if(GPIO_Pin == BUTTON2_Pin)
 8001458:	88fb      	ldrh	r3, [r7, #6]
 800145a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800145e:	d101      	bne.n	8001464 <HAL_GPIO_EXTI_Callback+0x24>
		Button2Callback();
 8001460:	f7ff f880 	bl	8000564 <Button2Callback>
}
 8001464:	bf00      	nop
 8001466:	3708      	adds	r7, #8
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}

0800146c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001470:	b672      	cpsid	i
}
 8001472:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001474:	e7fe      	b.n	8001474 <Error_Handler+0x8>
	...

08001478 <CalculateTeamsLegalMoves>:

// All legal moves for the current team - calculated at the beginning of each turn
static struct Moves LegalMoveSet[PIECES_PER_TEAM];

void CalculateTeamsLegalMoves(enum PieceOwner owner)
{
 8001478:	b5b0      	push	{r4, r5, r7, lr}
 800147a:	b0a4      	sub	sp, #144	; 0x90
 800147c:	af00      	add	r7, sp, #0
 800147e:	4603      	mov	r3, r0
 8001480:	71fb      	strb	r3, [r7, #7]
	// Initialize MockChessboard with current chessboard
	for (uint8_t row = 0; row < NUM_ROWS; row++)
 8001482:	2300      	movs	r3, #0
 8001484:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 8001488:	e023      	b.n	80014d2 <CalculateTeamsLegalMoves+0x5a>
	{
		for (uint8_t column = 0; column < NUM_COLS; column++)
 800148a:	2300      	movs	r3, #0
 800148c:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
 8001490:	e016      	b.n	80014c0 <CalculateTeamsLegalMoves+0x48>
		{
			MockChessboard[row][column] = GetPiece(row, column);
 8001492:	f897 208f 	ldrb.w	r2, [r7, #143]	; 0x8f
 8001496:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 800149a:	4d47      	ldr	r5, [pc, #284]	; (80015b8 <CalculateTeamsLegalMoves+0x140>)
 800149c:	00d2      	lsls	r2, r2, #3
 800149e:	18d4      	adds	r4, r2, r3
 80014a0:	f897 208e 	ldrb.w	r2, [r7, #142]	; 0x8e
 80014a4:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80014a8:	4611      	mov	r1, r2
 80014aa:	4618      	mov	r0, r3
 80014ac:	f002 fc02 	bl	8003cb4 <GetPiece>
 80014b0:	4603      	mov	r3, r0
 80014b2:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
		for (uint8_t column = 0; column < NUM_COLS; column++)
 80014b6:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 80014ba:	3301      	adds	r3, #1
 80014bc:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
 80014c0:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 80014c4:	2b07      	cmp	r3, #7
 80014c6:	d9e4      	bls.n	8001492 <CalculateTeamsLegalMoves+0x1a>
	for (uint8_t row = 0; row < NUM_ROWS; row++)
 80014c8:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80014cc:	3301      	adds	r3, #1
 80014ce:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 80014d2:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80014d6:	2b07      	cmp	r3, #7
 80014d8:	d9d7      	bls.n	800148a <CalculateTeamsLegalMoves+0x12>
	}

	// Get all pieces for this team
	uint8_t numTeamPieces;
	struct PieceCoordinate teamsPieces[PIECES_PER_TEAM];
	GetPiecesForTeam(owner, teamsPieces, &numTeamPieces);
 80014da:	f107 028b 	add.w	r2, r7, #139	; 0x8b
 80014de:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80014e2:	79fb      	ldrb	r3, [r7, #7]
 80014e4:	4618      	mov	r0, r3
 80014e6:	f000 fda5 	bl	8002034 <GetPiecesForTeam>

	for (uint8_t i = 0; i < numTeamPieces; i++)
 80014ea:	2300      	movs	r3, #0
 80014ec:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
 80014f0:	e057      	b.n	80015a2 <CalculateTeamsLegalMoves+0x12a>
	{
		struct PieceCoordinate teamPiece = teamsPieces[i];
 80014f2:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	f107 0290 	add.w	r2, r7, #144	; 0x90
 80014fc:	4413      	add	r3, r2
 80014fe:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8001502:	647b      	str	r3, [r7, #68]	; 0x44

		// Get all legal paths for teamPiece
		uint8_t numLegalPaths;
		struct Coordinate allLegalPaths[MAX_LEGAL_MOVES];
		CalculateAllLegalPathsAndChecks(teamPiece, allLegalPaths, &numLegalPaths);
 8001504:	f107 0243 	add.w	r2, r7, #67	; 0x43
 8001508:	f107 030c 	add.w	r3, r7, #12
 800150c:	4619      	mov	r1, r3
 800150e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001510:	f000 f8ce 	bl	80016b0 <CalculateAllLegalPathsAndChecks>

		// Add possible moves for this piece
		LegalMoveSet[i].from = teamPiece;
 8001514:	f897 208d 	ldrb.w	r2, [r7, #141]	; 0x8d
 8001518:	4928      	ldr	r1, [pc, #160]	; (80015bc <CalculateTeamsLegalMoves+0x144>)
 800151a:	4613      	mov	r3, r2
 800151c:	011b      	lsls	r3, r3, #4
 800151e:	1a9b      	subs	r3, r3, r2
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	1a9b      	subs	r3, r3, r2
 8001524:	440b      	add	r3, r1
 8001526:	461a      	mov	r2, r3
 8001528:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800152c:	6818      	ldr	r0, [r3, #0]
 800152e:	6010      	str	r0, [r2, #0]
		LegalMoveSet[i].numMoves = numLegalPaths;
 8001530:	f897 208d 	ldrb.w	r2, [r7, #141]	; 0x8d
 8001534:	f897 0043 	ldrb.w	r0, [r7, #67]	; 0x43
 8001538:	4920      	ldr	r1, [pc, #128]	; (80015bc <CalculateTeamsLegalMoves+0x144>)
 800153a:	4613      	mov	r3, r2
 800153c:	011b      	lsls	r3, r3, #4
 800153e:	1a9b      	subs	r3, r3, r2
 8001540:	009b      	lsls	r3, r3, #2
 8001542:	1a9b      	subs	r3, r3, r2
 8001544:	440b      	add	r3, r1
 8001546:	333a      	adds	r3, #58	; 0x3a
 8001548:	4602      	mov	r2, r0
 800154a:	701a      	strb	r2, [r3, #0]
		for (uint8_t j = 0; j < numLegalPaths; j++)
 800154c:	2300      	movs	r3, #0
 800154e:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
 8001552:	e01b      	b.n	800158c <CalculateTeamsLegalMoves+0x114>
		{
			LegalMoveSet[i].moves[j] = allLegalPaths[j];
 8001554:	f897 108c 	ldrb.w	r1, [r7, #140]	; 0x8c
 8001558:	f897 208d 	ldrb.w	r2, [r7, #141]	; 0x8d
 800155c:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8001560:	4c16      	ldr	r4, [pc, #88]	; (80015bc <CalculateTeamsLegalMoves+0x144>)
 8001562:	0058      	lsls	r0, r3, #1
 8001564:	4613      	mov	r3, r2
 8001566:	011b      	lsls	r3, r3, #4
 8001568:	1a9b      	subs	r3, r3, r2
 800156a:	009b      	lsls	r3, r3, #2
 800156c:	1a9b      	subs	r3, r3, r2
 800156e:	4403      	add	r3, r0
 8001570:	4423      	add	r3, r4
 8001572:	1d1a      	adds	r2, r3, #4
 8001574:	004b      	lsls	r3, r1, #1
 8001576:	f107 0190 	add.w	r1, r7, #144	; 0x90
 800157a:	440b      	add	r3, r1
 800157c:	3b84      	subs	r3, #132	; 0x84
 800157e:	881b      	ldrh	r3, [r3, #0]
 8001580:	8013      	strh	r3, [r2, #0]
		for (uint8_t j = 0; j < numLegalPaths; j++)
 8001582:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8001586:	3301      	adds	r3, #1
 8001588:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
 800158c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8001590:	f897 208c 	ldrb.w	r2, [r7, #140]	; 0x8c
 8001594:	429a      	cmp	r2, r3
 8001596:	d3dd      	bcc.n	8001554 <CalculateTeamsLegalMoves+0xdc>
	for (uint8_t i = 0; i < numTeamPieces; i++)
 8001598:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 800159c:	3301      	adds	r3, #1
 800159e:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
 80015a2:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 80015a6:	f897 208d 	ldrb.w	r2, [r7, #141]	; 0x8d
 80015aa:	429a      	cmp	r2, r3
 80015ac:	d3a1      	bcc.n	80014f2 <CalculateTeamsLegalMoves+0x7a>
		}
	}
}
 80015ae:	bf00      	nop
 80015b0:	bf00      	nop
 80015b2:	3790      	adds	r7, #144	; 0x90
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bdb0      	pop	{r4, r5, r7, pc}
 80015b8:	200000ec 	.word	0x200000ec
 80015bc:	2000016c 	.word	0x2000016c

080015c0 <IsLegalMove>:

uint8_t IsLegalMove(struct PieceCoordinate from, struct PieceCoordinate to)
{
 80015c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015c2:	b093      	sub	sp, #76	; 0x4c
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	6039      	str	r1, [r7, #0]
	// Find the legal moves for "from"
	struct Moves legalMoves;
	for (uint8_t i = 0; i < PIECES_PER_TEAM; i++)
 80015ca:	2300      	movs	r3, #0
 80015cc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80015d0:	e03a      	b.n	8001648 <IsLegalMove+0x88>
	{
		if (IsPieceCoordinateEqual(from, LegalMoveSet[i].from))
 80015d2:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80015d6:	4935      	ldr	r1, [pc, #212]	; (80016ac <IsLegalMove+0xec>)
 80015d8:	4613      	mov	r3, r2
 80015da:	011b      	lsls	r3, r3, #4
 80015dc:	1a9b      	subs	r3, r3, r2
 80015de:	009b      	lsls	r3, r3, #2
 80015e0:	1a9b      	subs	r3, r3, r2
 80015e2:	440b      	add	r3, r1
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	2300      	movs	r3, #0
 80015e8:	4613      	mov	r3, r2
 80015ea:	4619      	mov	r1, r3
 80015ec:	6878      	ldr	r0, [r7, #4]
 80015ee:	f002 fbf3 	bl	8003dd8 <IsPieceCoordinateEqual>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d022      	beq.n	800163e <IsLegalMove+0x7e>
		{
			legalMoves = LegalMoveSet[i];
 80015f8:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80015fc:	492b      	ldr	r1, [pc, #172]	; (80016ac <IsLegalMove+0xec>)
 80015fe:	4613      	mov	r3, r2
 8001600:	011b      	lsls	r3, r3, #4
 8001602:	1a9b      	subs	r3, r3, r2
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	1a9b      	subs	r3, r3, r2
 8001608:	440b      	add	r3, r1
 800160a:	461c      	mov	r4, r3
 800160c:	f107 0608 	add.w	r6, r7, #8
 8001610:	f104 0c30 	add.w	ip, r4, #48	; 0x30
 8001614:	4635      	mov	r5, r6
 8001616:	4623      	mov	r3, r4
 8001618:	6818      	ldr	r0, [r3, #0]
 800161a:	6859      	ldr	r1, [r3, #4]
 800161c:	689a      	ldr	r2, [r3, #8]
 800161e:	68db      	ldr	r3, [r3, #12]
 8001620:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001622:	3410      	adds	r4, #16
 8001624:	3610      	adds	r6, #16
 8001626:	4564      	cmp	r4, ip
 8001628:	d1f4      	bne.n	8001614 <IsLegalMove+0x54>
 800162a:	4633      	mov	r3, r6
 800162c:	4622      	mov	r2, r4
 800162e:	6810      	ldr	r0, [r2, #0]
 8001630:	6851      	ldr	r1, [r2, #4]
 8001632:	c303      	stmia	r3!, {r0, r1}
 8001634:	8911      	ldrh	r1, [r2, #8]
 8001636:	7a92      	ldrb	r2, [r2, #10]
 8001638:	8019      	strh	r1, [r3, #0]
 800163a:	709a      	strb	r2, [r3, #2]
			break;
 800163c:	e008      	b.n	8001650 <IsLegalMove+0x90>
	for (uint8_t i = 0; i < PIECES_PER_TEAM; i++)
 800163e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001642:	3301      	adds	r3, #1
 8001644:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8001648:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800164c:	2b0f      	cmp	r3, #15
 800164e:	d9c0      	bls.n	80015d2 <IsLegalMove+0x12>
		}
	}

	// Go through all legal moves and make sure "to" is in there
	for (uint8_t i = 0; i < legalMoves.numMoves; i++)
 8001650:	2300      	movs	r3, #0
 8001652:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8001656:	e01e      	b.n	8001696 <IsLegalMove+0xd6>
	{
		if ((to.row == legalMoves.moves[i].row) && (to.column == legalMoves.moves[i].column))
 8001658:	78bb      	ldrb	r3, [r7, #2]
 800165a:	461a      	mov	r2, r3
 800165c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001660:	005b      	lsls	r3, r3, #1
 8001662:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8001666:	440b      	add	r3, r1
 8001668:	f913 3c3c 	ldrsb.w	r3, [r3, #-60]
 800166c:	429a      	cmp	r2, r3
 800166e:	d10d      	bne.n	800168c <IsLegalMove+0xcc>
 8001670:	78fb      	ldrb	r3, [r7, #3]
 8001672:	461a      	mov	r2, r3
 8001674:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001678:	005b      	lsls	r3, r3, #1
 800167a:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800167e:	440b      	add	r3, r1
 8001680:	f913 3c3b 	ldrsb.w	r3, [r3, #-59]
 8001684:	429a      	cmp	r2, r3
 8001686:	d101      	bne.n	800168c <IsLegalMove+0xcc>
		{
			return 1;
 8001688:	2301      	movs	r3, #1
 800168a:	e00b      	b.n	80016a4 <IsLegalMove+0xe4>
	for (uint8_t i = 0; i < legalMoves.numMoves; i++)
 800168c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001690:	3301      	adds	r3, #1
 8001692:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8001696:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800169a:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 800169e:	429a      	cmp	r2, r3
 80016a0:	d3da      	bcc.n	8001658 <IsLegalMove+0x98>
		}
	}
	return 0;
 80016a2:	2300      	movs	r3, #0
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	374c      	adds	r7, #76	; 0x4c
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016ac:	2000016c 	.word	0x2000016c

080016b0 <CalculateAllLegalPathsAndChecks>:


void CalculateAllLegalPathsAndChecks(struct PieceCoordinate from, struct Coordinate* allLegalPaths, uint8_t* numLegalPaths)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	60f8      	str	r0, [r7, #12]
 80016b8:	60b9      	str	r1, [r7, #8]
 80016ba:	607a      	str	r2, [r7, #4]

	CalculateAllLegalPaths(from, allLegalPaths, numLegalPaths, 1);
 80016bc:	2301      	movs	r3, #1
 80016be:	687a      	ldr	r2, [r7, #4]
 80016c0:	68b9      	ldr	r1, [r7, #8]
 80016c2:	68f8      	ldr	r0, [r7, #12]
 80016c4:	f000 f814 	bl	80016f0 <CalculateAllLegalPaths>
}
 80016c8:	bf00      	nop
 80016ca:	3710      	adds	r7, #16
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}

080016d0 <CalculateAllLegalPathsNoChecks>:

/**
 * @brief Calculates all legal paths but without regard for putting their own king in check. Used by WillResultInSelfCheck for each enemy piece.
 */
static void CalculateAllLegalPathsNoChecks(struct PieceCoordinate from, struct Coordinate* allLegalPaths, uint8_t* numLegalPaths)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	60f8      	str	r0, [r7, #12]
 80016d8:	60b9      	str	r1, [r7, #8]
 80016da:	607a      	str	r2, [r7, #4]
	CalculateAllLegalPaths(from, allLegalPaths, numLegalPaths, 0);
 80016dc:	2300      	movs	r3, #0
 80016de:	687a      	ldr	r2, [r7, #4]
 80016e0:	68b9      	ldr	r1, [r7, #8]
 80016e2:	68f8      	ldr	r0, [r7, #12]
 80016e4:	f000 f804 	bl	80016f0 <CalculateAllLegalPaths>
}
 80016e8:	bf00      	nop
 80016ea:	3710      	adds	r7, #16
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}

080016f0 <CalculateAllLegalPaths>:

/**
 * @brief Calculates all legal paths with trimming off moves that would put their king in check controlled by calculateCheck
 */
static void CalculateAllLegalPaths(struct PieceCoordinate from, struct Coordinate* allLegalPaths, uint8_t* numLegalPaths, uint8_t calculateCheck)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b094      	sub	sp, #80	; 0x50
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	60f8      	str	r0, [r7, #12]
 80016f8:	60b9      	str	r1, [r7, #8]
 80016fa:	607a      	str	r2, [r7, #4]
 80016fc:	70fb      	strb	r3, [r7, #3]
	*numLegalPaths = 0;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2200      	movs	r2, #0
 8001702:	701a      	strb	r2, [r3, #0]

	// Get all paths
	uint8_t numPaths;
	struct Coordinate allPaths[MAX_LEGAL_MOVES] = { 0 };
 8001704:	f107 0318 	add.w	r3, r7, #24
 8001708:	2236      	movs	r2, #54	; 0x36
 800170a:	2100      	movs	r1, #0
 800170c:	4618      	mov	r0, r3
 800170e:	f006 f85b 	bl	80077c8 <memset>
	CalculateAllPaths(from, &numPaths, allPaths);
 8001712:	f107 0218 	add.w	r2, r7, #24
 8001716:	f107 034e 	add.w	r3, r7, #78	; 0x4e
 800171a:	4619      	mov	r1, r3
 800171c:	68f8      	ldr	r0, [r7, #12]
 800171e:	f000 f889 	bl	8001834 <CalculateAllPaths>

	// Populate legal paths from all paths
	for (uint8_t i = 0; i < numPaths; i++)
 8001722:	2300      	movs	r3, #0
 8001724:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8001728:	e076      	b.n	8001818 <CalculateAllLegalPaths+0x128>
	{
		struct Coordinate path = allPaths[i];
 800172a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8001734:	4413      	add	r3, r2
 8001736:	f833 3c38 	ldrh.w	r3, [r3, #-56]
 800173a:	82bb      	strh	r3, [r7, #20]
		struct PieceCoordinate to = { MockChessboard[path.row][path.column], path.row, path.column };
 800173c:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8001740:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8001744:	4611      	mov	r1, r2
 8001746:	4a3a      	ldr	r2, [pc, #232]	; (8001830 <CalculateAllLegalPaths+0x140>)
 8001748:	00db      	lsls	r3, r3, #3
 800174a:	440b      	add	r3, r1
 800174c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001750:	823b      	strh	r3, [r7, #16]
 8001752:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8001756:	b2db      	uxtb	r3, r3
 8001758:	74bb      	strb	r3, [r7, #18]
 800175a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800175e:	b2db      	uxtb	r3, r3
 8001760:	74fb      	strb	r3, [r7, #19]

		if (IsPieceCoordinateSameTeam(from, to))
 8001762:	6939      	ldr	r1, [r7, #16]
 8001764:	68f8      	ldr	r0, [r7, #12]
 8001766:	f000 fd87 	bl	8002278 <IsPieceCoordinateSameTeam>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d145      	bne.n	80017fc <CalculateAllLegalPaths+0x10c>
		{
			continue;
		}
		else if (IsPieceMovingStraight(from, to) && IsPieceBlockingStraight(from, to))
 8001770:	6939      	ldr	r1, [r7, #16]
 8001772:	68f8      	ldr	r0, [r7, #12]
 8001774:	f000 fd48 	bl	8002208 <IsPieceMovingStraight>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d006      	beq.n	800178c <CalculateAllLegalPaths+0x9c>
 800177e:	6939      	ldr	r1, [r7, #16]
 8001780:	68f8      	ldr	r0, [r7, #12]
 8001782:	f000 fb4f 	bl	8001e24 <IsPieceBlockingStraight>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d139      	bne.n	8001800 <CalculateAllLegalPaths+0x110>
		{
			continue;
		}
		else if (IsPieceMovingDiagonal(from, to))
 800178c:	6939      	ldr	r1, [r7, #16]
 800178e:	68f8      	ldr	r0, [r7, #12]
 8001790:	f000 fd50 	bl	8002234 <IsPieceMovingDiagonal>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d017      	beq.n	80017ca <CalculateAllLegalPaths+0xda>
		{
			// For pawn to move in diagonal line, it must have an enemy piece on the diagonal
			if ((from.piece.type == PAWN) && (to.piece.owner == NEUTRAL))
 800179a:	7b3b      	ldrb	r3, [r7, #12]
 800179c:	2b01      	cmp	r3, #1
 800179e:	d102      	bne.n	80017a6 <CalculateAllLegalPaths+0xb6>
 80017a0:	7c7b      	ldrb	r3, [r7, #17]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d02e      	beq.n	8001804 <CalculateAllLegalPaths+0x114>
			{
				continue;
			}
			else if (IsPieceBlockingDiagonal(from, to))
 80017a6:	6939      	ldr	r1, [r7, #16]
 80017a8:	68f8      	ldr	r0, [r7, #12]
 80017aa:	f000 fc85 	bl	80020b8 <IsPieceBlockingDiagonal>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d129      	bne.n	8001808 <CalculateAllLegalPaths+0x118>
			{
				continue;
			}
			else if (calculateCheck && WillResultInSelfCheck(from, to))
 80017b4:	78fb      	ldrb	r3, [r7, #3]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d011      	beq.n	80017de <CalculateAllLegalPaths+0xee>
 80017ba:	6939      	ldr	r1, [r7, #16]
 80017bc:	68f8      	ldr	r0, [r7, #12]
 80017be:	f000 fb8d 	bl	8001edc <WillResultInSelfCheck>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d00a      	beq.n	80017de <CalculateAllLegalPaths+0xee>
			{
				continue;
 80017c8:	e021      	b.n	800180e <CalculateAllLegalPaths+0x11e>
			}
		}
		else if (calculateCheck && WillResultInSelfCheck(from, to))
 80017ca:	78fb      	ldrb	r3, [r7, #3]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d006      	beq.n	80017de <CalculateAllLegalPaths+0xee>
 80017d0:	6939      	ldr	r1, [r7, #16]
 80017d2:	68f8      	ldr	r0, [r7, #12]
 80017d4:	f000 fb82 	bl	8001edc <WillResultInSelfCheck>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d116      	bne.n	800180c <CalculateAllLegalPaths+0x11c>
		{
			continue;
		}
		allLegalPaths[(*numLegalPaths)++] = path;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	1c5a      	adds	r2, r3, #1
 80017e4:	b2d1      	uxtb	r1, r2
 80017e6:	687a      	ldr	r2, [r7, #4]
 80017e8:	7011      	strb	r1, [r2, #0]
 80017ea:	005b      	lsls	r3, r3, #1
 80017ec:	68ba      	ldr	r2, [r7, #8]
 80017ee:	4413      	add	r3, r2
 80017f0:	461a      	mov	r2, r3
 80017f2:	f107 0314 	add.w	r3, r7, #20
 80017f6:	881b      	ldrh	r3, [r3, #0]
 80017f8:	8013      	strh	r3, [r2, #0]
 80017fa:	e008      	b.n	800180e <CalculateAllLegalPaths+0x11e>
			continue;
 80017fc:	bf00      	nop
 80017fe:	e006      	b.n	800180e <CalculateAllLegalPaths+0x11e>
			continue;
 8001800:	bf00      	nop
 8001802:	e004      	b.n	800180e <CalculateAllLegalPaths+0x11e>
				continue;
 8001804:	bf00      	nop
 8001806:	e002      	b.n	800180e <CalculateAllLegalPaths+0x11e>
				continue;
 8001808:	bf00      	nop
 800180a:	e000      	b.n	800180e <CalculateAllLegalPaths+0x11e>
			continue;
 800180c:	bf00      	nop
	for (uint8_t i = 0; i < numPaths; i++)
 800180e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001812:	3301      	adds	r3, #1
 8001814:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8001818:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 800181c:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8001820:	429a      	cmp	r2, r3
 8001822:	d382      	bcc.n	800172a <CalculateAllLegalPaths+0x3a>
	}
}
 8001824:	bf00      	nop
 8001826:	bf00      	nop
 8001828:	3750      	adds	r7, #80	; 0x50
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	200000ec 	.word	0x200000ec

08001834 <CalculateAllPaths>:

static void CalculateAllPaths(struct PieceCoordinate pieceCoordinate, uint8_t* numPaths, struct Coordinate* paths)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
 800183a:	60f8      	str	r0, [r7, #12]
 800183c:	60b9      	str	r1, [r7, #8]
 800183e:	607a      	str	r2, [r7, #4]
	*numPaths = 0;
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	2200      	movs	r2, #0
 8001844:	701a      	strb	r2, [r3, #0]

	switch (pieceCoordinate.piece.type)
 8001846:	7b3b      	ldrb	r3, [r7, #12]
 8001848:	3b01      	subs	r3, #1
 800184a:	2b05      	cmp	r3, #5
 800184c:	d832      	bhi.n	80018b4 <CalculateAllPaths+0x80>
 800184e:	a201      	add	r2, pc, #4	; (adr r2, 8001854 <CalculateAllPaths+0x20>)
 8001850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001854:	0800186d 	.word	0x0800186d
 8001858:	08001891 	.word	0x08001891
 800185c:	08001885 	.word	0x08001885
 8001860:	08001879 	.word	0x08001879
 8001864:	0800189d 	.word	0x0800189d
 8001868:	080018a9 	.word	0x080018a9
	{
	case PAWN:
		CalculateAllPathsPawn(pieceCoordinate, numPaths, paths);
 800186c:	687a      	ldr	r2, [r7, #4]
 800186e:	68b9      	ldr	r1, [r7, #8]
 8001870:	68f8      	ldr	r0, [r7, #12]
 8001872:	f000 f825 	bl	80018c0 <CalculateAllPathsPawn>
		break;
 8001876:	e01e      	b.n	80018b6 <CalculateAllPaths+0x82>
	case ROOK:
		CalculateAllPathsRook(pieceCoordinate, numPaths, paths);
 8001878:	687a      	ldr	r2, [r7, #4]
 800187a:	68b9      	ldr	r1, [r7, #8]
 800187c:	68f8      	ldr	r0, [r7, #12]
 800187e:	f000 f89a 	bl	80019b6 <CalculateAllPathsRook>
		break;
 8001882:	e018      	b.n	80018b6 <CalculateAllPaths+0x82>
	case BISHOP:
		CalculateAllPathsBishop(pieceCoordinate, numPaths, paths);
 8001884:	687a      	ldr	r2, [r7, #4]
 8001886:	68b9      	ldr	r1, [r7, #8]
 8001888:	68f8      	ldr	r0, [r7, #12]
 800188a:	f000 f8dd 	bl	8001a48 <CalculateAllPathsBishop>
		break;
 800188e:	e012      	b.n	80018b6 <CalculateAllPaths+0x82>
	case KNIGHT:
		CalculateAllPathsKnight(pieceCoordinate, numPaths, paths);
 8001890:	687a      	ldr	r2, [r7, #4]
 8001892:	68b9      	ldr	r1, [r7, #8]
 8001894:	68f8      	ldr	r0, [r7, #12]
 8001896:	f000 f999 	bl	8001bcc <CalculateAllPathsKnight>
		break;
 800189a:	e00c      	b.n	80018b6 <CalculateAllPaths+0x82>
	case QUEEN:
		CalculateAllPathsQueen(pieceCoordinate, numPaths, paths);
 800189c:	687a      	ldr	r2, [r7, #4]
 800189e:	68b9      	ldr	r1, [r7, #8]
 80018a0:	68f8      	ldr	r0, [r7, #12]
 80018a2:	f000 f9f1 	bl	8001c88 <CalculateAllPathsQueen>
		break;
 80018a6:	e006      	b.n	80018b6 <CalculateAllPaths+0x82>
	case KING:
		CalculateAllPathsKing(pieceCoordinate, numPaths, paths);
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	68b9      	ldr	r1, [r7, #8]
 80018ac:	68f8      	ldr	r0, [r7, #12]
 80018ae:	f000 fa65 	bl	8001d7c <CalculateAllPathsKing>
		break;
 80018b2:	e000      	b.n	80018b6 <CalculateAllPaths+0x82>
	default:
		break;
 80018b4:	bf00      	nop
	}
}
 80018b6:	bf00      	nop
 80018b8:	3710      	adds	r7, #16
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop

080018c0 <CalculateAllPathsPawn>:

static void CalculateAllPathsPawn(struct PieceCoordinate pieceCoordinate, uint8_t* numPaths, struct Coordinate* paths)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b088      	sub	sp, #32
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	60f8      	str	r0, [r7, #12]
 80018c8:	60b9      	str	r1, [r7, #8]
 80018ca:	607a      	str	r2, [r7, #4]
	uint8_t row = pieceCoordinate.piece.owner == WHITE ? pieceCoordinate.row + 1 : pieceCoordinate.row - 1;
 80018cc:	7b7b      	ldrb	r3, [r7, #13]
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d103      	bne.n	80018da <CalculateAllPathsPawn+0x1a>
 80018d2:	7bbb      	ldrb	r3, [r7, #14]
 80018d4:	3301      	adds	r3, #1
 80018d6:	b2db      	uxtb	r3, r3
 80018d8:	e002      	b.n	80018e0 <CalculateAllPathsPawn+0x20>
 80018da:	7bbb      	ldrb	r3, [r7, #14]
 80018dc:	3b01      	subs	r3, #1
 80018de:	b2db      	uxtb	r3, r3
 80018e0:	77bb      	strb	r3, [r7, #30]
	uint8_t column = pieceCoordinate.column;
 80018e2:	7bfb      	ldrb	r3, [r7, #15]
 80018e4:	777b      	strb	r3, [r7, #29]

	for (int8_t i = -1; i <= 1; i++)
 80018e6:	23ff      	movs	r3, #255	; 0xff
 80018e8:	77fb      	strb	r3, [r7, #31]
 80018ea:	e022      	b.n	8001932 <CalculateAllPathsPawn+0x72>
	{

		struct Coordinate path = { row, column + i };
 80018ec:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80018f0:	763b      	strb	r3, [r7, #24]
 80018f2:	7ffa      	ldrb	r2, [r7, #31]
 80018f4:	7f7b      	ldrb	r3, [r7, #29]
 80018f6:	4413      	add	r3, r2
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	b25b      	sxtb	r3, r3
 80018fc:	767b      	strb	r3, [r7, #25]
		if (IsValidCoordinate(path))
 80018fe:	69b8      	ldr	r0, [r7, #24]
 8001900:	f000 fc65 	bl	80021ce <IsValidCoordinate>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d00d      	beq.n	8001926 <CalculateAllPathsPawn+0x66>
		{
			paths[(*numPaths)++] = path;
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	1c5a      	adds	r2, r3, #1
 8001910:	b2d1      	uxtb	r1, r2
 8001912:	68ba      	ldr	r2, [r7, #8]
 8001914:	7011      	strb	r1, [r2, #0]
 8001916:	005b      	lsls	r3, r3, #1
 8001918:	687a      	ldr	r2, [r7, #4]
 800191a:	4413      	add	r3, r2
 800191c:	461a      	mov	r2, r3
 800191e:	f107 0318 	add.w	r3, r7, #24
 8001922:	881b      	ldrh	r3, [r3, #0]
 8001924:	8013      	strh	r3, [r2, #0]
	for (int8_t i = -1; i <= 1; i++)
 8001926:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800192a:	b2db      	uxtb	r3, r3
 800192c:	3301      	adds	r3, #1
 800192e:	b2db      	uxtb	r3, r3
 8001930:	77fb      	strb	r3, [r7, #31]
 8001932:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001936:	2b01      	cmp	r3, #1
 8001938:	ddd8      	ble.n	80018ec <CalculateAllPathsPawn+0x2c>
		}
	}

	if (pieceCoordinate.piece.owner == WHITE && pieceCoordinate.row == 1)
 800193a:	7b7b      	ldrb	r3, [r7, #13]
 800193c:	2b01      	cmp	r3, #1
 800193e:	d11a      	bne.n	8001976 <CalculateAllPathsPawn+0xb6>
 8001940:	7bbb      	ldrb	r3, [r7, #14]
 8001942:	2b01      	cmp	r3, #1
 8001944:	d117      	bne.n	8001976 <CalculateAllPathsPawn+0xb6>
	{
		struct Coordinate path = { row + 1, column };
 8001946:	7fbb      	ldrb	r3, [r7, #30]
 8001948:	3301      	adds	r3, #1
 800194a:	b2db      	uxtb	r3, r3
 800194c:	b25b      	sxtb	r3, r3
 800194e:	753b      	strb	r3, [r7, #20]
 8001950:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8001954:	757b      	strb	r3, [r7, #21]
		paths[(*numPaths)++] = path;
 8001956:	68bb      	ldr	r3, [r7, #8]
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	1c5a      	adds	r2, r3, #1
 800195c:	b2d1      	uxtb	r1, r2
 800195e:	68ba      	ldr	r2, [r7, #8]
 8001960:	7011      	strb	r1, [r2, #0]
 8001962:	005b      	lsls	r3, r3, #1
 8001964:	687a      	ldr	r2, [r7, #4]
 8001966:	4413      	add	r3, r2
 8001968:	461a      	mov	r2, r3
 800196a:	f107 0314 	add.w	r3, r7, #20
 800196e:	881b      	ldrh	r3, [r3, #0]
 8001970:	8013      	strh	r3, [r2, #0]
	{
 8001972:	bf00      	nop
	else if (pieceCoordinate.piece.owner == BLACK && pieceCoordinate.row == 6)
	{
		struct Coordinate path = { row - 1, column };
		paths[(*numPaths)++] = path;
	}
}
 8001974:	e01b      	b.n	80019ae <CalculateAllPathsPawn+0xee>
	else if (pieceCoordinate.piece.owner == BLACK && pieceCoordinate.row == 6)
 8001976:	7b7b      	ldrb	r3, [r7, #13]
 8001978:	2b02      	cmp	r3, #2
 800197a:	d118      	bne.n	80019ae <CalculateAllPathsPawn+0xee>
 800197c:	7bbb      	ldrb	r3, [r7, #14]
 800197e:	2b06      	cmp	r3, #6
 8001980:	d115      	bne.n	80019ae <CalculateAllPathsPawn+0xee>
		struct Coordinate path = { row - 1, column };
 8001982:	7fbb      	ldrb	r3, [r7, #30]
 8001984:	3b01      	subs	r3, #1
 8001986:	b2db      	uxtb	r3, r3
 8001988:	b25b      	sxtb	r3, r3
 800198a:	743b      	strb	r3, [r7, #16]
 800198c:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8001990:	747b      	strb	r3, [r7, #17]
		paths[(*numPaths)++] = path;
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	1c5a      	adds	r2, r3, #1
 8001998:	b2d1      	uxtb	r1, r2
 800199a:	68ba      	ldr	r2, [r7, #8]
 800199c:	7011      	strb	r1, [r2, #0]
 800199e:	005b      	lsls	r3, r3, #1
 80019a0:	687a      	ldr	r2, [r7, #4]
 80019a2:	4413      	add	r3, r2
 80019a4:	461a      	mov	r2, r3
 80019a6:	f107 0310 	add.w	r3, r7, #16
 80019aa:	881b      	ldrh	r3, [r3, #0]
 80019ac:	8013      	strh	r3, [r2, #0]
}
 80019ae:	bf00      	nop
 80019b0:	3720      	adds	r7, #32
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}

080019b6 <CalculateAllPathsRook>:

static void CalculateAllPathsRook(struct PieceCoordinate pieceCoordinate, uint8_t* numPaths, struct Coordinate* paths)
{
 80019b6:	b480      	push	{r7}
 80019b8:	b089      	sub	sp, #36	; 0x24
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	60f8      	str	r0, [r7, #12]
 80019be:	60b9      	str	r1, [r7, #8]
 80019c0:	607a      	str	r2, [r7, #4]
	uint8_t row = pieceCoordinate.row;
 80019c2:	7bbb      	ldrb	r3, [r7, #14]
 80019c4:	77bb      	strb	r3, [r7, #30]
	uint8_t column = pieceCoordinate.column;
 80019c6:	7bfb      	ldrb	r3, [r7, #15]
 80019c8:	777b      	strb	r3, [r7, #29]

	for (uint8_t move = 0; move < 8; move++)
 80019ca:	2300      	movs	r3, #0
 80019cc:	77fb      	strb	r3, [r7, #31]
 80019ce:	e032      	b.n	8001a36 <CalculateAllPathsRook+0x80>
	{
		if (move != row)
 80019d0:	7ffa      	ldrb	r2, [r7, #31]
 80019d2:	7fbb      	ldrb	r3, [r7, #30]
 80019d4:	429a      	cmp	r2, r3
 80019d6:	d013      	beq.n	8001a00 <CalculateAllPathsRook+0x4a>
		{
			struct Coordinate path = { move, column };
 80019d8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80019dc:	763b      	strb	r3, [r7, #24]
 80019de:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80019e2:	767b      	strb	r3, [r7, #25]
			paths[(*numPaths)++] = path;
 80019e4:	68bb      	ldr	r3, [r7, #8]
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	1c5a      	adds	r2, r3, #1
 80019ea:	b2d1      	uxtb	r1, r2
 80019ec:	68ba      	ldr	r2, [r7, #8]
 80019ee:	7011      	strb	r1, [r2, #0]
 80019f0:	005b      	lsls	r3, r3, #1
 80019f2:	687a      	ldr	r2, [r7, #4]
 80019f4:	4413      	add	r3, r2
 80019f6:	461a      	mov	r2, r3
 80019f8:	f107 0318 	add.w	r3, r7, #24
 80019fc:	881b      	ldrh	r3, [r3, #0]
 80019fe:	8013      	strh	r3, [r2, #0]
		}

		if (move != column)
 8001a00:	7ffa      	ldrb	r2, [r7, #31]
 8001a02:	7f7b      	ldrb	r3, [r7, #29]
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d013      	beq.n	8001a30 <CalculateAllPathsRook+0x7a>
		{
			struct Coordinate path = { row, move };
 8001a08:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001a0c:	753b      	strb	r3, [r7, #20]
 8001a0e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001a12:	757b      	strb	r3, [r7, #21]
			paths[(*numPaths)++] = path;
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	1c5a      	adds	r2, r3, #1
 8001a1a:	b2d1      	uxtb	r1, r2
 8001a1c:	68ba      	ldr	r2, [r7, #8]
 8001a1e:	7011      	strb	r1, [r2, #0]
 8001a20:	005b      	lsls	r3, r3, #1
 8001a22:	687a      	ldr	r2, [r7, #4]
 8001a24:	4413      	add	r3, r2
 8001a26:	461a      	mov	r2, r3
 8001a28:	f107 0314 	add.w	r3, r7, #20
 8001a2c:	881b      	ldrh	r3, [r3, #0]
 8001a2e:	8013      	strh	r3, [r2, #0]
	for (uint8_t move = 0; move < 8; move++)
 8001a30:	7ffb      	ldrb	r3, [r7, #31]
 8001a32:	3301      	adds	r3, #1
 8001a34:	77fb      	strb	r3, [r7, #31]
 8001a36:	7ffb      	ldrb	r3, [r7, #31]
 8001a38:	2b07      	cmp	r3, #7
 8001a3a:	d9c9      	bls.n	80019d0 <CalculateAllPathsRook+0x1a>
		}
	}
}
 8001a3c:	bf00      	nop
 8001a3e:	bf00      	nop
 8001a40:	3724      	adds	r7, #36	; 0x24
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bc80      	pop	{r7}
 8001a46:	4770      	bx	lr

08001a48 <CalculateAllPathsBishop>:

static void CalculateAllPathsBishop(struct PieceCoordinate pieceCoordinate, uint8_t* numPaths, struct Coordinate* paths)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b08b      	sub	sp, #44	; 0x2c
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	60f8      	str	r0, [r7, #12]
 8001a50:	60b9      	str	r1, [r7, #8]
 8001a52:	607a      	str	r2, [r7, #4]
	uint8_t row = pieceCoordinate.row;
 8001a54:	7bbb      	ldrb	r3, [r7, #14]
 8001a56:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t column = pieceCoordinate.column;
 8001a5a:	7bfb      	ldrb	r3, [r7, #15]
 8001a5c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	for (uint8_t move = 1; move < 8; move++)
 8001a60:	2301      	movs	r3, #1
 8001a62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001a66:	e0a5      	b.n	8001bb4 <CalculateAllPathsBishop+0x16c>
	{
		if (row + move < 8)
 8001a68:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001a6c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a70:	4413      	add	r3, r2
 8001a72:	2b07      	cmp	r3, #7
 8001a74:	dc4a      	bgt.n	8001b0c <CalculateAllPathsBishop+0xc4>
		{
			if (column + move < 8)
 8001a76:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001a7a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a7e:	4413      	add	r3, r2
 8001a80:	2b07      	cmp	r3, #7
 8001a82:	dc1f      	bgt.n	8001ac4 <CalculateAllPathsBishop+0x7c>
			{
				struct Coordinate path = { row + move, column + move };
 8001a84:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001a88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a8c:	4413      	add	r3, r2
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	b25b      	sxtb	r3, r3
 8001a92:	f887 3020 	strb.w	r3, [r7, #32]
 8001a96:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001a9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a9e:	4413      	add	r3, r2
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	b25b      	sxtb	r3, r3
 8001aa4:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
				paths[(*numPaths)++] = path;
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	1c5a      	adds	r2, r3, #1
 8001aae:	b2d1      	uxtb	r1, r2
 8001ab0:	68ba      	ldr	r2, [r7, #8]
 8001ab2:	7011      	strb	r1, [r2, #0]
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	687a      	ldr	r2, [r7, #4]
 8001ab8:	4413      	add	r3, r2
 8001aba:	461a      	mov	r2, r3
 8001abc:	f107 0320 	add.w	r3, r7, #32
 8001ac0:	881b      	ldrh	r3, [r3, #0]
 8001ac2:	8013      	strh	r3, [r2, #0]
			}
			if (column >= move)
 8001ac4:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001ac8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d31d      	bcc.n	8001b0c <CalculateAllPathsBishop+0xc4>
			{
				struct Coordinate path = { row + move, column - move };
 8001ad0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001ad4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001ad8:	4413      	add	r3, r2
 8001ada:	b2db      	uxtb	r3, r3
 8001adc:	b25b      	sxtb	r3, r3
 8001ade:	773b      	strb	r3, [r7, #28]
 8001ae0:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001ae4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	b2db      	uxtb	r3, r3
 8001aec:	b25b      	sxtb	r3, r3
 8001aee:	777b      	strb	r3, [r7, #29]
				paths[(*numPaths)++] = path;
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	1c5a      	adds	r2, r3, #1
 8001af6:	b2d1      	uxtb	r1, r2
 8001af8:	68ba      	ldr	r2, [r7, #8]
 8001afa:	7011      	strb	r1, [r2, #0]
 8001afc:	005b      	lsls	r3, r3, #1
 8001afe:	687a      	ldr	r2, [r7, #4]
 8001b00:	4413      	add	r3, r2
 8001b02:	461a      	mov	r2, r3
 8001b04:	f107 031c 	add.w	r3, r7, #28
 8001b08:	881b      	ldrh	r3, [r3, #0]
 8001b0a:	8013      	strh	r3, [r2, #0]
			}

		}

		if (row >= move)
 8001b0c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001b10:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d348      	bcc.n	8001baa <CalculateAllPathsBishop+0x162>
		{
			if (column + move < 8)
 8001b18:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001b1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b20:	4413      	add	r3, r2
 8001b22:	2b07      	cmp	r3, #7
 8001b24:	dc1d      	bgt.n	8001b62 <CalculateAllPathsBishop+0x11a>
			{
				struct Coordinate path = { row - move, column + move };
 8001b26:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001b2a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b2e:	1ad3      	subs	r3, r2, r3
 8001b30:	b2db      	uxtb	r3, r3
 8001b32:	b25b      	sxtb	r3, r3
 8001b34:	763b      	strb	r3, [r7, #24]
 8001b36:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001b3a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b3e:	4413      	add	r3, r2
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	b25b      	sxtb	r3, r3
 8001b44:	767b      	strb	r3, [r7, #25]
				paths[(*numPaths)++] = path;
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	1c5a      	adds	r2, r3, #1
 8001b4c:	b2d1      	uxtb	r1, r2
 8001b4e:	68ba      	ldr	r2, [r7, #8]
 8001b50:	7011      	strb	r1, [r2, #0]
 8001b52:	005b      	lsls	r3, r3, #1
 8001b54:	687a      	ldr	r2, [r7, #4]
 8001b56:	4413      	add	r3, r2
 8001b58:	461a      	mov	r2, r3
 8001b5a:	f107 0318 	add.w	r3, r7, #24
 8001b5e:	881b      	ldrh	r3, [r3, #0]
 8001b60:	8013      	strh	r3, [r2, #0]
			}
			if (column >= move)
 8001b62:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001b66:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b6a:	429a      	cmp	r2, r3
 8001b6c:	d31d      	bcc.n	8001baa <CalculateAllPathsBishop+0x162>
			{
				struct Coordinate path = { row - move, column - move };
 8001b6e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001b72:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	b25b      	sxtb	r3, r3
 8001b7c:	753b      	strb	r3, [r7, #20]
 8001b7e:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001b82:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	b25b      	sxtb	r3, r3
 8001b8c:	757b      	strb	r3, [r7, #21]
				paths[(*numPaths)++] = path;
 8001b8e:	68bb      	ldr	r3, [r7, #8]
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	1c5a      	adds	r2, r3, #1
 8001b94:	b2d1      	uxtb	r1, r2
 8001b96:	68ba      	ldr	r2, [r7, #8]
 8001b98:	7011      	strb	r1, [r2, #0]
 8001b9a:	005b      	lsls	r3, r3, #1
 8001b9c:	687a      	ldr	r2, [r7, #4]
 8001b9e:	4413      	add	r3, r2
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	f107 0314 	add.w	r3, r7, #20
 8001ba6:	881b      	ldrh	r3, [r3, #0]
 8001ba8:	8013      	strh	r3, [r2, #0]
	for (uint8_t move = 1; move < 8; move++)
 8001baa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001bae:	3301      	adds	r3, #1
 8001bb0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001bb4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001bb8:	2b07      	cmp	r3, #7
 8001bba:	f67f af55 	bls.w	8001a68 <CalculateAllPathsBishop+0x20>
			}
		}
	}
}
 8001bbe:	bf00      	nop
 8001bc0:	bf00      	nop
 8001bc2:	372c      	adds	r7, #44	; 0x2c
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bc80      	pop	{r7}
 8001bc8:	4770      	bx	lr
	...

08001bcc <CalculateAllPathsKnight>:

static void CalculateAllPathsKnight(struct PieceCoordinate pieceCoordinate, uint8_t* numPaths, struct Coordinate* paths)
{
 8001bcc:	b590      	push	{r4, r7, lr}
 8001bce:	b08d      	sub	sp, #52	; 0x34
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	60f8      	str	r0, [r7, #12]
 8001bd4:	60b9      	str	r1, [r7, #8]
 8001bd6:	607a      	str	r2, [r7, #4]
	uint8_t row = pieceCoordinate.row;
 8001bd8:	7bbb      	ldrb	r3, [r7, #14]
 8001bda:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	uint8_t column = pieceCoordinate.column;
 8001bde:	7bfb      	ldrb	r3, [r7, #15]
 8001be0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

	const struct Coordinate adders[] = {
 8001be4:	4b27      	ldr	r3, [pc, #156]	; (8001c84 <CalculateAllPathsKnight+0xb8>)
 8001be6:	f107 0418 	add.w	r4, r7, #24
 8001bea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001bec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		{1, 2}, {-1, 2}, {1, -2}, {-1, -2},
		{2, 1}, {-2, 1}, {2, -1}, {-2, -1}
	};

	for (uint8_t move = 0; move < sizeof(adders) / sizeof(*adders); move++)
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001bf6:	e03c      	b.n	8001c72 <CalculateAllPathsKnight+0xa6>
	{
		int8_t newRow = row + adders[move].row;
 8001bf8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001bfc:	005b      	lsls	r3, r3, #1
 8001bfe:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001c02:	4413      	add	r3, r2
 8001c04:	f913 3c18 	ldrsb.w	r3, [r3, #-24]
 8001c08:	b2da      	uxtb	r2, r3
 8001c0a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001c0e:	4413      	add	r3, r2
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
		int8_t newColumn = column + adders[move].column;
 8001c16:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001c20:	4413      	add	r3, r2
 8001c22:	f913 3c17 	ldrsb.w	r3, [r3, #-23]
 8001c26:	b2da      	uxtb	r2, r3
 8001c28:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001c2c:	4413      	add	r3, r2
 8001c2e:	b2db      	uxtb	r3, r3
 8001c30:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		struct Coordinate path = { newRow, newColumn };
 8001c34:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001c38:	753b      	strb	r3, [r7, #20]
 8001c3a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001c3e:	757b      	strb	r3, [r7, #21]
		if (IsValidCoordinate(path))
 8001c40:	6978      	ldr	r0, [r7, #20]
 8001c42:	f000 fac4 	bl	80021ce <IsValidCoordinate>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d00d      	beq.n	8001c68 <CalculateAllPathsKnight+0x9c>
		{
			paths[(*numPaths)++] = path;
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	1c5a      	adds	r2, r3, #1
 8001c52:	b2d1      	uxtb	r1, r2
 8001c54:	68ba      	ldr	r2, [r7, #8]
 8001c56:	7011      	strb	r1, [r2, #0]
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	687a      	ldr	r2, [r7, #4]
 8001c5c:	4413      	add	r3, r2
 8001c5e:	461a      	mov	r2, r3
 8001c60:	f107 0314 	add.w	r3, r7, #20
 8001c64:	881b      	ldrh	r3, [r3, #0]
 8001c66:	8013      	strh	r3, [r2, #0]
	for (uint8_t move = 0; move < sizeof(adders) / sizeof(*adders); move++)
 8001c68:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001c6c:	3301      	adds	r3, #1
 8001c6e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001c72:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001c76:	2b07      	cmp	r3, #7
 8001c78:	d9be      	bls.n	8001bf8 <CalculateAllPathsKnight+0x2c>
		}
	}
}
 8001c7a:	bf00      	nop
 8001c7c:	bf00      	nop
 8001c7e:	3734      	adds	r7, #52	; 0x34
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd90      	pop	{r4, r7, pc}
 8001c84:	080077f8 	.word	0x080077f8

08001c88 <CalculateAllPathsQueen>:

static void CalculateAllPathsQueen(struct PieceCoordinate pieceCoordinate, uint8_t* numPaths, struct Coordinate* paths)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b094      	sub	sp, #80	; 0x50
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	60f8      	str	r0, [r7, #12]
 8001c90:	60b9      	str	r1, [r7, #8]
 8001c92:	607a      	str	r2, [r7, #4]
	uint8_t numRookPaths = 0;
 8001c94:	2300      	movs	r3, #0
 8001c96:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
	struct Coordinate rookPaths[MAX_ROOK_MOVES] = { 0 };
 8001c9a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	601a      	str	r2, [r3, #0]
 8001ca2:	605a      	str	r2, [r3, #4]
 8001ca4:	609a      	str	r2, [r3, #8]
 8001ca6:	60da      	str	r2, [r3, #12]
 8001ca8:	611a      	str	r2, [r3, #16]
 8001caa:	615a      	str	r2, [r3, #20]
 8001cac:	619a      	str	r2, [r3, #24]
	CalculateAllPathsRook(pieceCoordinate, &numRookPaths, rookPaths);
 8001cae:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001cb2:	f107 034d 	add.w	r3, r7, #77	; 0x4d
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	68f8      	ldr	r0, [r7, #12]
 8001cba:	f7ff fe7c 	bl	80019b6 <CalculateAllPathsRook>

	uint8_t numBishopPaths = 0;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	struct Coordinate bishopPaths[MAX_BISHOP_MOVES] = { 0 };
 8001cc4:	f107 0314 	add.w	r3, r7, #20
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]
 8001ccc:	605a      	str	r2, [r3, #4]
 8001cce:	609a      	str	r2, [r3, #8]
 8001cd0:	60da      	str	r2, [r3, #12]
 8001cd2:	611a      	str	r2, [r3, #16]
 8001cd4:	615a      	str	r2, [r3, #20]
 8001cd6:	831a      	strh	r2, [r3, #24]
	CalculateAllPathsBishop(pieceCoordinate, &numBishopPaths, bishopPaths);
 8001cd8:	f107 0214 	add.w	r2, r7, #20
 8001cdc:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	68f8      	ldr	r0, [r7, #12]
 8001ce4:	f7ff feb0 	bl	8001a48 <CalculateAllPathsBishop>

	*numPaths = numRookPaths + numBishopPaths;
 8001ce8:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8001cec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001cf0:	4413      	add	r3, r2
 8001cf2:	b2da      	uxtb	r2, r3
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	701a      	strb	r2, [r3, #0]

	// Add in Rook paths
	for (uint8_t i = 0; i < numRookPaths; i++)
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8001cfe:	e012      	b.n	8001d26 <CalculateAllPathsQueen+0x9e>
	{
		paths[i] = rookPaths[i];
 8001d00:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001d04:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8001d08:	0052      	lsls	r2, r2, #1
 8001d0a:	6879      	ldr	r1, [r7, #4]
 8001d0c:	440a      	add	r2, r1
 8001d0e:	005b      	lsls	r3, r3, #1
 8001d10:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8001d14:	440b      	add	r3, r1
 8001d16:	3b20      	subs	r3, #32
 8001d18:	881b      	ldrh	r3, [r3, #0]
 8001d1a:	8013      	strh	r3, [r2, #0]
	for (uint8_t i = 0; i < numRookPaths; i++)
 8001d1c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001d20:	3301      	adds	r3, #1
 8001d22:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8001d26:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001d2a:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8001d2e:	429a      	cmp	r2, r3
 8001d30:	d3e6      	bcc.n	8001d00 <CalculateAllPathsQueen+0x78>
	}

	// Append Bishop paths
	for (uint8_t i = 0; i < numBishopPaths; i++)
 8001d32:	2300      	movs	r3, #0
 8001d34:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8001d38:	e015      	b.n	8001d66 <CalculateAllPathsQueen+0xde>
	{
		paths[i + numRookPaths] = bishopPaths[i];
 8001d3a:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001d3e:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 8001d42:	f897 104d 	ldrb.w	r1, [r7, #77]	; 0x4d
 8001d46:	440a      	add	r2, r1
 8001d48:	0052      	lsls	r2, r2, #1
 8001d4a:	6879      	ldr	r1, [r7, #4]
 8001d4c:	440a      	add	r2, r1
 8001d4e:	005b      	lsls	r3, r3, #1
 8001d50:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8001d54:	440b      	add	r3, r1
 8001d56:	3b3c      	subs	r3, #60	; 0x3c
 8001d58:	881b      	ldrh	r3, [r3, #0]
 8001d5a:	8013      	strh	r3, [r2, #0]
	for (uint8_t i = 0; i < numBishopPaths; i++)
 8001d5c:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001d60:	3301      	adds	r3, #1
 8001d62:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8001d66:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001d6a:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d3e3      	bcc.n	8001d3a <CalculateAllPathsQueen+0xb2>
	}
}
 8001d72:	bf00      	nop
 8001d74:	bf00      	nop
 8001d76:	3750      	adds	r7, #80	; 0x50
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}

08001d7c <CalculateAllPathsKing>:

static void CalculateAllPathsKing(struct PieceCoordinate pieceCoordinate, uint8_t* numPaths, struct Coordinate* paths)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b086      	sub	sp, #24
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	60f8      	str	r0, [r7, #12]
 8001d84:	60b9      	str	r1, [r7, #8]
 8001d86:	607a      	str	r2, [r7, #4]
	uint8_t row = pieceCoordinate.row;
 8001d88:	7bbb      	ldrb	r3, [r7, #14]
 8001d8a:	757b      	strb	r3, [r7, #21]
	uint8_t column = pieceCoordinate.column;
 8001d8c:	7bfb      	ldrb	r3, [r7, #15]
 8001d8e:	753b      	strb	r3, [r7, #20]

	for (int8_t i = -1; i <= 1; i++)
 8001d90:	23ff      	movs	r3, #255	; 0xff
 8001d92:	75fb      	strb	r3, [r7, #23]
 8001d94:	e03c      	b.n	8001e10 <CalculateAllPathsKing+0x94>
	{
		for (int8_t j = -1; j <= 1; j++)
 8001d96:	23ff      	movs	r3, #255	; 0xff
 8001d98:	75bb      	strb	r3, [r7, #22]
 8001d9a:	e02f      	b.n	8001dfc <CalculateAllPathsKing+0x80>
		{
			if (i == 0 && j == 0)
 8001d9c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d103      	bne.n	8001dac <CalculateAllPathsKing+0x30>
 8001da4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d020      	beq.n	8001dee <CalculateAllPathsKing+0x72>
			{
				continue;
			}

			struct Coordinate path = { row + i, column + j };
 8001dac:	7dfa      	ldrb	r2, [r7, #23]
 8001dae:	7d7b      	ldrb	r3, [r7, #21]
 8001db0:	4413      	add	r3, r2
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	b25b      	sxtb	r3, r3
 8001db6:	743b      	strb	r3, [r7, #16]
 8001db8:	7dba      	ldrb	r2, [r7, #22]
 8001dba:	7d3b      	ldrb	r3, [r7, #20]
 8001dbc:	4413      	add	r3, r2
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	b25b      	sxtb	r3, r3
 8001dc2:	747b      	strb	r3, [r7, #17]
			if (IsValidCoordinate(path))
 8001dc4:	6938      	ldr	r0, [r7, #16]
 8001dc6:	f000 fa02 	bl	80021ce <IsValidCoordinate>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d00f      	beq.n	8001df0 <CalculateAllPathsKing+0x74>
			{
				paths[(*numPaths)++] = path;
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	1c5a      	adds	r2, r3, #1
 8001dd6:	b2d1      	uxtb	r1, r2
 8001dd8:	68ba      	ldr	r2, [r7, #8]
 8001dda:	7011      	strb	r1, [r2, #0]
 8001ddc:	005b      	lsls	r3, r3, #1
 8001dde:	687a      	ldr	r2, [r7, #4]
 8001de0:	4413      	add	r3, r2
 8001de2:	461a      	mov	r2, r3
 8001de4:	f107 0310 	add.w	r3, r7, #16
 8001de8:	881b      	ldrh	r3, [r3, #0]
 8001dea:	8013      	strh	r3, [r2, #0]
 8001dec:	e000      	b.n	8001df0 <CalculateAllPathsKing+0x74>
				continue;
 8001dee:	bf00      	nop
		for (int8_t j = -1; j <= 1; j++)
 8001df0:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	3301      	adds	r3, #1
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	75bb      	strb	r3, [r7, #22]
 8001dfc:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001e00:	2b01      	cmp	r3, #1
 8001e02:	ddcb      	ble.n	8001d9c <CalculateAllPathsKing+0x20>
	for (int8_t i = -1; i <= 1; i++)
 8001e04:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	75fb      	strb	r3, [r7, #23]
 8001e10:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	ddbe      	ble.n	8001d96 <CalculateAllPathsKing+0x1a>
			}
		}
	}
}
 8001e18:	bf00      	nop
 8001e1a:	bf00      	nop
 8001e1c:	3718      	adds	r7, #24
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
	...

08001e24 <IsPieceBlockingStraight>:

static uint8_t IsPieceBlockingStraight(struct PieceCoordinate from, struct PieceCoordinate to)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b085      	sub	sp, #20
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	6039      	str	r1, [r7, #0]
	// If move is in same column
	if (from.column == to.column)
 8001e2e:	79fa      	ldrb	r2, [r7, #7]
 8001e30:	78fb      	ldrb	r3, [r7, #3]
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d123      	bne.n	8001e7e <IsPieceBlockingStraight+0x5a>
	{
		uint8_t startRow = from.row > to.row ? to.row : from.row;
 8001e36:	79ba      	ldrb	r2, [r7, #6]
 8001e38:	78bb      	ldrb	r3, [r7, #2]
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	bf28      	it	cs
 8001e3e:	4613      	movcs	r3, r2
 8001e40:	72fb      	strb	r3, [r7, #11]
		uint8_t endRow = from.row > to.row ? from.row : to.row;
 8001e42:	78ba      	ldrb	r2, [r7, #2]
 8001e44:	79bb      	ldrb	r3, [r7, #6]
 8001e46:	4293      	cmp	r3, r2
 8001e48:	bf38      	it	cc
 8001e4a:	4613      	movcc	r3, r2
 8001e4c:	72bb      	strb	r3, [r7, #10]

		for (uint8_t row = startRow + 1; row < endRow; row++)
 8001e4e:	7afb      	ldrb	r3, [r7, #11]
 8001e50:	3301      	adds	r3, #1
 8001e52:	73fb      	strb	r3, [r7, #15]
 8001e54:	e00e      	b.n	8001e74 <IsPieceBlockingStraight+0x50>
		{
			if (MockChessboard[row][from.column].type != NONE) // If piece in row between "from" and "to" then it is blocking it.
 8001e56:	7bfb      	ldrb	r3, [r7, #15]
 8001e58:	79fa      	ldrb	r2, [r7, #7]
 8001e5a:	4611      	mov	r1, r2
 8001e5c:	4a1e      	ldr	r2, [pc, #120]	; (8001ed8 <IsPieceBlockingStraight+0xb4>)
 8001e5e:	00db      	lsls	r3, r3, #3
 8001e60:	440b      	add	r3, r1
 8001e62:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d001      	beq.n	8001e6e <IsPieceBlockingStraight+0x4a>
			{
				return 1;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e02f      	b.n	8001ece <IsPieceBlockingStraight+0xaa>
		for (uint8_t row = startRow + 1; row < endRow; row++)
 8001e6e:	7bfb      	ldrb	r3, [r7, #15]
 8001e70:	3301      	adds	r3, #1
 8001e72:	73fb      	strb	r3, [r7, #15]
 8001e74:	7bfa      	ldrb	r2, [r7, #15]
 8001e76:	7abb      	ldrb	r3, [r7, #10]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d3ec      	bcc.n	8001e56 <IsPieceBlockingStraight+0x32>
 8001e7c:	e026      	b.n	8001ecc <IsPieceBlockingStraight+0xa8>
			}
		}
	}
	// If move is in same row
	else if (from.row == to.row)
 8001e7e:	79ba      	ldrb	r2, [r7, #6]
 8001e80:	78bb      	ldrb	r3, [r7, #2]
 8001e82:	429a      	cmp	r2, r3
 8001e84:	d122      	bne.n	8001ecc <IsPieceBlockingStraight+0xa8>
	{
		uint8_t startColumn = from.column > to.column ? to.column : from.column;
 8001e86:	79fa      	ldrb	r2, [r7, #7]
 8001e88:	78fb      	ldrb	r3, [r7, #3]
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	bf28      	it	cs
 8001e8e:	4613      	movcs	r3, r2
 8001e90:	737b      	strb	r3, [r7, #13]
		uint8_t endColumn = from.column > to.column ? from.column : to.column;
 8001e92:	78fa      	ldrb	r2, [r7, #3]
 8001e94:	79fb      	ldrb	r3, [r7, #7]
 8001e96:	4293      	cmp	r3, r2
 8001e98:	bf38      	it	cc
 8001e9a:	4613      	movcc	r3, r2
 8001e9c:	733b      	strb	r3, [r7, #12]
		for (uint8_t column = startColumn + 1; column < endColumn; column++)
 8001e9e:	7b7b      	ldrb	r3, [r7, #13]
 8001ea0:	3301      	adds	r3, #1
 8001ea2:	73bb      	strb	r3, [r7, #14]
 8001ea4:	e00e      	b.n	8001ec4 <IsPieceBlockingStraight+0xa0>
		{
			// If piece in column between "from" and "to" then it is blocking it.
			if (MockChessboard[from.row][column].type != NONE)
 8001ea6:	79bb      	ldrb	r3, [r7, #6]
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	7bbb      	ldrb	r3, [r7, #14]
 8001eac:	490a      	ldr	r1, [pc, #40]	; (8001ed8 <IsPieceBlockingStraight+0xb4>)
 8001eae:	00d2      	lsls	r2, r2, #3
 8001eb0:	4413      	add	r3, r2
 8001eb2:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <IsPieceBlockingStraight+0x9a>
			{
				return 1;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e007      	b.n	8001ece <IsPieceBlockingStraight+0xaa>
		for (uint8_t column = startColumn + 1; column < endColumn; column++)
 8001ebe:	7bbb      	ldrb	r3, [r7, #14]
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	73bb      	strb	r3, [r7, #14]
 8001ec4:	7bba      	ldrb	r2, [r7, #14]
 8001ec6:	7b3b      	ldrb	r3, [r7, #12]
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d3ec      	bcc.n	8001ea6 <IsPieceBlockingStraight+0x82>
			}
		}
	}
	return 0;
 8001ecc:	2300      	movs	r3, #0
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	3714      	adds	r7, #20
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bc80      	pop	{r7}
 8001ed6:	4770      	bx	lr
 8001ed8:	200000ec 	.word	0x200000ec

08001edc <WillResultInSelfCheck>:

uint8_t WillResultInSelfCheck(struct PieceCoordinate from, struct PieceCoordinate to)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b0a4      	sub	sp, #144	; 0x90
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	6039      	str	r1, [r7, #0]
	// Temporarily populate the chessboard with this move to see if it causes a self check
	MockChessboard[from.row][from.column] = EMPTY_PIECE;
 8001ee6:	79bb      	ldrb	r3, [r7, #6]
 8001ee8:	79fa      	ldrb	r2, [r7, #7]
 8001eea:	4950      	ldr	r1, [pc, #320]	; (800202c <WillResultInSelfCheck+0x150>)
 8001eec:	00db      	lsls	r3, r3, #3
 8001eee:	4413      	add	r3, r2
 8001ef0:	4a4f      	ldr	r2, [pc, #316]	; (8002030 <WillResultInSelfCheck+0x154>)
 8001ef2:	8812      	ldrh	r2, [r2, #0]
 8001ef4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	MockChessboard[to.row][to.column] = from.piece;
 8001ef8:	78bb      	ldrb	r3, [r7, #2]
 8001efa:	78fa      	ldrb	r2, [r7, #3]
 8001efc:	494b      	ldr	r1, [pc, #300]	; (800202c <WillResultInSelfCheck+0x150>)
 8001efe:	00db      	lsls	r3, r3, #3
 8001f00:	4413      	add	r3, r2
 8001f02:	88ba      	ldrh	r2, [r7, #4]
 8001f04:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

	enum PieceOwner enemyTeam = from.piece.owner == WHITE ? BLACK : WHITE;
 8001f08:	797b      	ldrb	r3, [r7, #5]
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d101      	bne.n	8001f12 <WillResultInSelfCheck+0x36>
 8001f0e:	2302      	movs	r3, #2
 8001f10:	e000      	b.n	8001f14 <WillResultInSelfCheck+0x38>
 8001f12:	2301      	movs	r3, #1
 8001f14:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
	uint8_t numEnemyPieces;
	struct PieceCoordinate enemyPieces[PIECES_PER_TEAM] = { 0 };
 8001f18:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001f1c:	2240      	movs	r2, #64	; 0x40
 8001f1e:	2100      	movs	r1, #0
 8001f20:	4618      	mov	r0, r3
 8001f22:	f005 fc51 	bl	80077c8 <memset>

	// For each enemy piece
	GetPiecesForTeam(enemyTeam, enemyPieces, &numEnemyPieces);
 8001f26:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001f2a:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8001f2e:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 8001f32:	4618      	mov	r0, r3
 8001f34:	f000 f87e 	bl	8002034 <GetPiecesForTeam>
	for (uint8_t i = 0; i < numEnemyPieces; i++)
 8001f38:	2300      	movs	r3, #0
 8001f3a:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 8001f3e:	e059      	b.n	8001ff4 <WillResultInSelfCheck+0x118>
	{
		uint8_t numEnemyPieceLegalPaths;
		struct Coordinate enemyPieceLegalPaths[MAX_LEGAL_MOVES] = { 0 };
 8001f40:	f107 030c 	add.w	r3, r7, #12
 8001f44:	2236      	movs	r2, #54	; 0x36
 8001f46:	2100      	movs	r1, #0
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f005 fc3d 	bl	80077c8 <memset>

		// For each legal path this enemy piece can take
		CalculateAllLegalPathsNoChecks(enemyPieces[i], enemyPieceLegalPaths, &numEnemyPieceLegalPaths);
 8001f4e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001f52:	f107 024b 	add.w	r2, r7, #75	; 0x4b
 8001f56:	f107 010c 	add.w	r1, r7, #12
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	f107 0090 	add.w	r0, r7, #144	; 0x90
 8001f60:	4403      	add	r3, r0
 8001f62:	f853 0c44 	ldr.w	r0, [r3, #-68]
 8001f66:	f7ff fbb3 	bl	80016d0 <CalculateAllLegalPathsNoChecks>
		for (uint8_t j = 0; j < numEnemyPieceLegalPaths; j++)
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
 8001f70:	e035      	b.n	8001fde <WillResultInSelfCheck+0x102>
		{
			struct Coordinate enemyFinalLocation = enemyPieceLegalPaths[j];
 8001f72:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 8001f76:	005b      	lsls	r3, r3, #1
 8001f78:	f107 0290 	add.w	r2, r7, #144	; 0x90
 8001f7c:	4413      	add	r3, r2
 8001f7e:	f833 3c84 	ldrh.w	r3, [r3, #-132]
 8001f82:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
			struct Piece killedPiece = MockChessboard[enemyFinalLocation.row][enemyFinalLocation.column];
 8001f86:	f997 3048 	ldrsb.w	r3, [r7, #72]	; 0x48
 8001f8a:	f997 2049 	ldrsb.w	r2, [r7, #73]	; 0x49
 8001f8e:	4611      	mov	r1, r2
 8001f90:	4a26      	ldr	r2, [pc, #152]	; (800202c <WillResultInSelfCheck+0x150>)
 8001f92:	00db      	lsls	r3, r3, #3
 8001f94:	440b      	add	r3, r1
 8001f96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001f9a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

			// If the enemy piece can take our king, this move (from -> to) will result in a check so it cannot be legal
			if ((killedPiece.type == KING) && (killedPiece.owner == from.piece.owner))
 8001f9e:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001fa2:	2b06      	cmp	r3, #6
 8001fa4:	d116      	bne.n	8001fd4 <WillResultInSelfCheck+0xf8>
 8001fa6:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8001faa:	797b      	ldrb	r3, [r7, #5]
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d111      	bne.n	8001fd4 <WillResultInSelfCheck+0xf8>
			{
				// Undo temporary move
				MockChessboard[from.row][from.column] = from.piece;
 8001fb0:	79bb      	ldrb	r3, [r7, #6]
 8001fb2:	79fa      	ldrb	r2, [r7, #7]
 8001fb4:	491d      	ldr	r1, [pc, #116]	; (800202c <WillResultInSelfCheck+0x150>)
 8001fb6:	00db      	lsls	r3, r3, #3
 8001fb8:	4413      	add	r3, r2
 8001fba:	88ba      	ldrh	r2, [r7, #4]
 8001fbc:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				MockChessboard[to.row][to.column] = to.piece;
 8001fc0:	78bb      	ldrb	r3, [r7, #2]
 8001fc2:	78fa      	ldrb	r2, [r7, #3]
 8001fc4:	4919      	ldr	r1, [pc, #100]	; (800202c <WillResultInSelfCheck+0x150>)
 8001fc6:	00db      	lsls	r3, r3, #3
 8001fc8:	4413      	add	r3, r2
 8001fca:	883a      	ldrh	r2, [r7, #0]
 8001fcc:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				return 1;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e026      	b.n	8002022 <WillResultInSelfCheck+0x146>
		for (uint8_t j = 0; j < numEnemyPieceLegalPaths; j++)
 8001fd4:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 8001fd8:	3301      	adds	r3, #1
 8001fda:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
 8001fde:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8001fe2:	f897 208e 	ldrb.w	r2, [r7, #142]	; 0x8e
 8001fe6:	429a      	cmp	r2, r3
 8001fe8:	d3c3      	bcc.n	8001f72 <WillResultInSelfCheck+0x96>
	for (uint8_t i = 0; i < numEnemyPieces; i++)
 8001fea:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001fee:	3301      	adds	r3, #1
 8001ff0:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 8001ff4:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8001ff8:	f897 208f 	ldrb.w	r2, [r7, #143]	; 0x8f
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d39f      	bcc.n	8001f40 <WillResultInSelfCheck+0x64>
			}
		}
	}

	// Undo temporary move
	MockChessboard[from.row][from.column] = from.piece;
 8002000:	79bb      	ldrb	r3, [r7, #6]
 8002002:	79fa      	ldrb	r2, [r7, #7]
 8002004:	4909      	ldr	r1, [pc, #36]	; (800202c <WillResultInSelfCheck+0x150>)
 8002006:	00db      	lsls	r3, r3, #3
 8002008:	4413      	add	r3, r2
 800200a:	88ba      	ldrh	r2, [r7, #4]
 800200c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	MockChessboard[to.row][to.column] = to.piece;
 8002010:	78bb      	ldrb	r3, [r7, #2]
 8002012:	78fa      	ldrb	r2, [r7, #3]
 8002014:	4905      	ldr	r1, [pc, #20]	; (800202c <WillResultInSelfCheck+0x150>)
 8002016:	00db      	lsls	r3, r3, #3
 8002018:	4413      	add	r3, r2
 800201a:	883a      	ldrh	r2, [r7, #0]
 800201c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	return 0;
 8002020:	2300      	movs	r3, #0
}
 8002022:	4618      	mov	r0, r3
 8002024:	3790      	adds	r7, #144	; 0x90
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	200000ec 	.word	0x200000ec
 8002030:	20000000 	.word	0x20000000

08002034 <GetPiecesForTeam>:

void GetPiecesForTeam(enum PieceOwner owner, struct PieceCoordinate* pieces, uint8_t* numPieces)
{
 8002034:	b480      	push	{r7}
 8002036:	b087      	sub	sp, #28
 8002038:	af00      	add	r7, sp, #0
 800203a:	4603      	mov	r3, r0
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	607a      	str	r2, [r7, #4]
 8002040:	73fb      	strb	r3, [r7, #15]
	*numPieces = 0;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2200      	movs	r2, #0
 8002046:	701a      	strb	r2, [r3, #0]

	for (uint8_t row = 0; row < NUM_ROWS; row++)
 8002048:	2300      	movs	r3, #0
 800204a:	75fb      	strb	r3, [r7, #23]
 800204c:	e029      	b.n	80020a2 <GetPiecesForTeam+0x6e>
	{
		for (uint8_t column = 0; column < NUM_COLS; column++)
 800204e:	2300      	movs	r3, #0
 8002050:	75bb      	strb	r3, [r7, #22]
 8002052:	e020      	b.n	8002096 <GetPiecesForTeam+0x62>
		{
			struct PieceCoordinate piece = { MockChessboard[row][column], row, column };
 8002054:	7dfa      	ldrb	r2, [r7, #23]
 8002056:	7dbb      	ldrb	r3, [r7, #22]
 8002058:	4916      	ldr	r1, [pc, #88]	; (80020b4 <GetPiecesForTeam+0x80>)
 800205a:	00d2      	lsls	r2, r2, #3
 800205c:	4413      	add	r3, r2
 800205e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002062:	823b      	strh	r3, [r7, #16]
 8002064:	7dfb      	ldrb	r3, [r7, #23]
 8002066:	74bb      	strb	r3, [r7, #18]
 8002068:	7dbb      	ldrb	r3, [r7, #22]
 800206a:	74fb      	strb	r3, [r7, #19]
			if (piece.piece.owner == owner)
 800206c:	7c7b      	ldrb	r3, [r7, #17]
 800206e:	7bfa      	ldrb	r2, [r7, #15]
 8002070:	429a      	cmp	r2, r3
 8002072:	d10d      	bne.n	8002090 <GetPiecesForTeam+0x5c>
			{
				pieces[(*numPieces)++] = piece;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	1c5a      	adds	r2, r3, #1
 800207a:	b2d1      	uxtb	r1, r2
 800207c:	687a      	ldr	r2, [r7, #4]
 800207e:	7011      	strb	r1, [r2, #0]
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	68ba      	ldr	r2, [r7, #8]
 8002084:	4413      	add	r3, r2
 8002086:	461a      	mov	r2, r3
 8002088:	f107 0310 	add.w	r3, r7, #16
 800208c:	6818      	ldr	r0, [r3, #0]
 800208e:	6010      	str	r0, [r2, #0]
		for (uint8_t column = 0; column < NUM_COLS; column++)
 8002090:	7dbb      	ldrb	r3, [r7, #22]
 8002092:	3301      	adds	r3, #1
 8002094:	75bb      	strb	r3, [r7, #22]
 8002096:	7dbb      	ldrb	r3, [r7, #22]
 8002098:	2b07      	cmp	r3, #7
 800209a:	d9db      	bls.n	8002054 <GetPiecesForTeam+0x20>
	for (uint8_t row = 0; row < NUM_ROWS; row++)
 800209c:	7dfb      	ldrb	r3, [r7, #23]
 800209e:	3301      	adds	r3, #1
 80020a0:	75fb      	strb	r3, [r7, #23]
 80020a2:	7dfb      	ldrb	r3, [r7, #23]
 80020a4:	2b07      	cmp	r3, #7
 80020a6:	d9d2      	bls.n	800204e <GetPiecesForTeam+0x1a>
			}
		}
	}
}
 80020a8:	bf00      	nop
 80020aa:	bf00      	nop
 80020ac:	371c      	adds	r7, #28
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bc80      	pop	{r7}
 80020b2:	4770      	bx	lr
 80020b4:	200000ec 	.word	0x200000ec

080020b8 <IsPieceBlockingDiagonal>:

static uint8_t IsPieceBlockingDiagonal(struct PieceCoordinate from, struct PieceCoordinate to)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b085      	sub	sp, #20
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	6039      	str	r1, [r7, #0]
	uint8_t startRow;
	uint8_t startColumn;
	uint8_t endRow;
	uint8_t endColumn;

	if (from.row > to.row)
 80020c2:	79ba      	ldrb	r2, [r7, #6]
 80020c4:	78bb      	ldrb	r3, [r7, #2]
 80020c6:	429a      	cmp	r2, r3
 80020c8:	d908      	bls.n	80020dc <IsPieceBlockingDiagonal+0x24>
	{
		startRow = to.row;
 80020ca:	78bb      	ldrb	r3, [r7, #2]
 80020cc:	73fb      	strb	r3, [r7, #15]
		startColumn = to.column;
 80020ce:	78fb      	ldrb	r3, [r7, #3]
 80020d0:	73bb      	strb	r3, [r7, #14]
		endRow = from.row;
 80020d2:	79bb      	ldrb	r3, [r7, #6]
 80020d4:	737b      	strb	r3, [r7, #13]
		endColumn = from.column;
 80020d6:	79fb      	ldrb	r3, [r7, #7]
 80020d8:	733b      	strb	r3, [r7, #12]
 80020da:	e007      	b.n	80020ec <IsPieceBlockingDiagonal+0x34>
	}
	else
	{
		startRow = from.row;
 80020dc:	79bb      	ldrb	r3, [r7, #6]
 80020de:	73fb      	strb	r3, [r7, #15]
		startColumn = from.column;
 80020e0:	79fb      	ldrb	r3, [r7, #7]
 80020e2:	73bb      	strb	r3, [r7, #14]
		endRow = to.row;
 80020e4:	78bb      	ldrb	r3, [r7, #2]
 80020e6:	737b      	strb	r3, [r7, #13]
		endColumn = to.column;
 80020e8:	78fb      	ldrb	r3, [r7, #3]
 80020ea:	733b      	strb	r3, [r7, #12]
	}

	int8_t columnIncrement = startColumn > endColumn ? -1 : 1;
 80020ec:	7bba      	ldrb	r2, [r7, #14]
 80020ee:	7b3b      	ldrb	r3, [r7, #12]
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d902      	bls.n	80020fa <IsPieceBlockingDiagonal+0x42>
 80020f4:	f04f 33ff 	mov.w	r3, #4294967295
 80020f8:	e000      	b.n	80020fc <IsPieceBlockingDiagonal+0x44>
 80020fa:	2301      	movs	r3, #1
 80020fc:	727b      	strb	r3, [r7, #9]
	int8_t column = startColumn + columnIncrement;
 80020fe:	7a7a      	ldrb	r2, [r7, #9]
 8002100:	7bbb      	ldrb	r3, [r7, #14]
 8002102:	4413      	add	r3, r2
 8002104:	b2db      	uxtb	r3, r3
 8002106:	72fb      	strb	r3, [r7, #11]
	for (uint8_t row = startRow + 1; row < endRow; row++, column += columnIncrement)
 8002108:	7bfb      	ldrb	r3, [r7, #15]
 800210a:	3301      	adds	r3, #1
 800210c:	72bb      	strb	r3, [r7, #10]
 800210e:	e013      	b.n	8002138 <IsPieceBlockingDiagonal+0x80>
	{
		// If piece is between "from" and "to" on the diagonal, it is blocking it
		if (MockChessboard[row][column].type != NONE)
 8002110:	7aba      	ldrb	r2, [r7, #10]
 8002112:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8002116:	490d      	ldr	r1, [pc, #52]	; (800214c <IsPieceBlockingDiagonal+0x94>)
 8002118:	00d2      	lsls	r2, r2, #3
 800211a:	4413      	add	r3, r2
 800211c:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d001      	beq.n	8002128 <IsPieceBlockingDiagonal+0x70>
		{
			return 1;
 8002124:	2301      	movs	r3, #1
 8002126:	e00c      	b.n	8002142 <IsPieceBlockingDiagonal+0x8a>
	for (uint8_t row = startRow + 1; row < endRow; row++, column += columnIncrement)
 8002128:	7abb      	ldrb	r3, [r7, #10]
 800212a:	3301      	adds	r3, #1
 800212c:	72bb      	strb	r3, [r7, #10]
 800212e:	7afa      	ldrb	r2, [r7, #11]
 8002130:	7a7b      	ldrb	r3, [r7, #9]
 8002132:	4413      	add	r3, r2
 8002134:	b2db      	uxtb	r3, r3
 8002136:	72fb      	strb	r3, [r7, #11]
 8002138:	7aba      	ldrb	r2, [r7, #10]
 800213a:	7b7b      	ldrb	r3, [r7, #13]
 800213c:	429a      	cmp	r2, r3
 800213e:	d3e7      	bcc.n	8002110 <IsPieceBlockingDiagonal+0x58>
		}
	}
	return 0;
 8002140:	2300      	movs	r3, #0
}
 8002142:	4618      	mov	r0, r3
 8002144:	3714      	adds	r7, #20
 8002146:	46bd      	mov	sp, r7
 8002148:	bc80      	pop	{r7}
 800214a:	4770      	bx	lr
 800214c:	200000ec 	.word	0x200000ec

08002150 <CalculateCastlingPositions>:


void CalculateCastlingPositions(
	struct PieceCoordinate rookPieceCoordinate,
	struct PieceCoordinate* expectedKingPieceCoordinate, struct PieceCoordinate* expectedRookPieceCoordinate)
{
 8002150:	b480      	push	{r7}
 8002152:	b085      	sub	sp, #20
 8002154:	af00      	add	r7, sp, #0
 8002156:	60f8      	str	r0, [r7, #12]
 8002158:	60b9      	str	r1, [r7, #8]
 800215a:	607a      	str	r2, [r7, #4]
	// Fill in the piece attributes
	expectedKingPieceCoordinate->piece.owner = rookPieceCoordinate.piece.owner;
 800215c:	7b7a      	ldrb	r2, [r7, #13]
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	705a      	strb	r2, [r3, #1]
	expectedRookPieceCoordinate->piece.owner = rookPieceCoordinate.piece.owner;
 8002162:	7b7a      	ldrb	r2, [r7, #13]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	705a      	strb	r2, [r3, #1]
	expectedKingPieceCoordinate->piece.type = KING;
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	2206      	movs	r2, #6
 800216c:	701a      	strb	r2, [r3, #0]
	expectedRookPieceCoordinate->piece.type = ROOK;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2204      	movs	r2, #4
 8002172:	701a      	strb	r2, [r3, #0]

	// Calculate expected ROOK and KING columns
	if (rookPieceCoordinate.column == 0)
 8002174:	7bfb      	ldrb	r3, [r7, #15]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d106      	bne.n	8002188 <CalculateCastlingPositions+0x38>
	{
		expectedKingPieceCoordinate->column = 1;
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	2201      	movs	r2, #1
 800217e:	70da      	strb	r2, [r3, #3]
		expectedRookPieceCoordinate->column = 2;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2202      	movs	r2, #2
 8002184:	70da      	strb	r2, [r3, #3]
 8002186:	e008      	b.n	800219a <CalculateCastlingPositions+0x4a>
	}
	else if (rookPieceCoordinate.column == 7)
 8002188:	7bfb      	ldrb	r3, [r7, #15]
 800218a:	2b07      	cmp	r3, #7
 800218c:	d105      	bne.n	800219a <CalculateCastlingPositions+0x4a>
	{
		expectedKingPieceCoordinate->column = 6;
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	2206      	movs	r2, #6
 8002192:	70da      	strb	r2, [r3, #3]
		expectedRookPieceCoordinate->column = 5;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2205      	movs	r2, #5
 8002198:	70da      	strb	r2, [r3, #3]
	}

	// Calculate expected ROOK and KING rows
	if (rookPieceCoordinate.piece.owner == WHITE)
 800219a:	7b7b      	ldrb	r3, [r7, #13]
 800219c:	2b01      	cmp	r3, #1
 800219e:	d107      	bne.n	80021b0 <CalculateCastlingPositions+0x60>
	{
		expectedKingPieceCoordinate->row = expectedRookPieceCoordinate->row = 0;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	709a      	strb	r2, [r3, #2]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	789a      	ldrb	r2, [r3, #2]
 80021aa:	68bb      	ldr	r3, [r7, #8]
 80021ac:	709a      	strb	r2, [r3, #2]
	}
	else if (rookPieceCoordinate.piece.owner == BLACK)
	{
		expectedKingPieceCoordinate->row = expectedRookPieceCoordinate->row = 7;
	}
}
 80021ae:	e009      	b.n	80021c4 <CalculateCastlingPositions+0x74>
	else if (rookPieceCoordinate.piece.owner == BLACK)
 80021b0:	7b7b      	ldrb	r3, [r7, #13]
 80021b2:	2b02      	cmp	r3, #2
 80021b4:	d106      	bne.n	80021c4 <CalculateCastlingPositions+0x74>
		expectedKingPieceCoordinate->row = expectedRookPieceCoordinate->row = 7;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2207      	movs	r2, #7
 80021ba:	709a      	strb	r2, [r3, #2]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	789a      	ldrb	r2, [r3, #2]
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	709a      	strb	r2, [r3, #2]
}
 80021c4:	bf00      	nop
 80021c6:	3714      	adds	r7, #20
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bc80      	pop	{r7}
 80021cc:	4770      	bx	lr

080021ce <IsValidCoordinate>:

static inline uint8_t IsValidCoordinate(struct Coordinate path)
{
 80021ce:	b480      	push	{r7}
 80021d0:	b083      	sub	sp, #12
 80021d2:	af00      	add	r7, sp, #0
 80021d4:	80b8      	strh	r0, [r7, #4]
	return path.row >= 0 && path.row < 8 && path.column >= 0 && path.column < 8;
 80021d6:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	db0d      	blt.n	80021fa <IsValidCoordinate+0x2c>
 80021de:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80021e2:	2b07      	cmp	r3, #7
 80021e4:	dc09      	bgt.n	80021fa <IsValidCoordinate+0x2c>
 80021e6:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	db05      	blt.n	80021fa <IsValidCoordinate+0x2c>
 80021ee:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80021f2:	2b07      	cmp	r3, #7
 80021f4:	dc01      	bgt.n	80021fa <IsValidCoordinate+0x2c>
 80021f6:	2301      	movs	r3, #1
 80021f8:	e000      	b.n	80021fc <IsValidCoordinate+0x2e>
 80021fa:	2300      	movs	r3, #0
 80021fc:	b2db      	uxtb	r3, r3
}
 80021fe:	4618      	mov	r0, r3
 8002200:	370c      	adds	r7, #12
 8002202:	46bd      	mov	sp, r7
 8002204:	bc80      	pop	{r7}
 8002206:	4770      	bx	lr

08002208 <IsPieceMovingStraight>:

static inline uint8_t IsPieceMovingStraight(struct PieceCoordinate from, struct PieceCoordinate to)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
	return (from.column == to.column || from.row == to.row);
 8002212:	79fa      	ldrb	r2, [r7, #7]
 8002214:	78fb      	ldrb	r3, [r7, #3]
 8002216:	429a      	cmp	r2, r3
 8002218:	d003      	beq.n	8002222 <IsPieceMovingStraight+0x1a>
 800221a:	79ba      	ldrb	r2, [r7, #6]
 800221c:	78bb      	ldrb	r3, [r7, #2]
 800221e:	429a      	cmp	r2, r3
 8002220:	d101      	bne.n	8002226 <IsPieceMovingStraight+0x1e>
 8002222:	2301      	movs	r3, #1
 8002224:	e000      	b.n	8002228 <IsPieceMovingStraight+0x20>
 8002226:	2300      	movs	r3, #0
 8002228:	b2db      	uxtb	r3, r3
}
 800222a:	4618      	mov	r0, r3
 800222c:	370c      	adds	r7, #12
 800222e:	46bd      	mov	sp, r7
 8002230:	bc80      	pop	{r7}
 8002232:	4770      	bx	lr

08002234 <IsPieceMovingDiagonal>:

static inline uint8_t IsPieceMovingDiagonal(struct PieceCoordinate from, struct PieceCoordinate to)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	6039      	str	r1, [r7, #0]
	return abs((int8_t)from.column - (int8_t)to.column) == abs((int8_t)from.row - (int8_t)to.row);
 800223e:	79fb      	ldrb	r3, [r7, #7]
 8002240:	b25b      	sxtb	r3, r3
 8002242:	461a      	mov	r2, r3
 8002244:	78fb      	ldrb	r3, [r7, #3]
 8002246:	b25b      	sxtb	r3, r3
 8002248:	1ad3      	subs	r3, r2, r3
 800224a:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800224e:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002252:	79bb      	ldrb	r3, [r7, #6]
 8002254:	b25b      	sxtb	r3, r3
 8002256:	4619      	mov	r1, r3
 8002258:	78bb      	ldrb	r3, [r7, #2]
 800225a:	b25b      	sxtb	r3, r3
 800225c:	1acb      	subs	r3, r1, r3
 800225e:	2b00      	cmp	r3, #0
 8002260:	bfb8      	it	lt
 8002262:	425b      	neglt	r3, r3
 8002264:	429a      	cmp	r2, r3
 8002266:	bf0c      	ite	eq
 8002268:	2301      	moveq	r3, #1
 800226a:	2300      	movne	r3, #0
 800226c:	b2db      	uxtb	r3, r3
}
 800226e:	4618      	mov	r0, r3
 8002270:	370c      	adds	r7, #12
 8002272:	46bd      	mov	sp, r7
 8002274:	bc80      	pop	{r7}
 8002276:	4770      	bx	lr

08002278 <IsPieceCoordinateSameTeam>:

static inline uint8_t IsPieceCoordinateSameTeam(struct PieceCoordinate pieceCoordinate1, struct PieceCoordinate pieceCoordinate2)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
 8002280:	6039      	str	r1, [r7, #0]
	return pieceCoordinate1.piece.owner == pieceCoordinate2.piece.owner;
 8002282:	797a      	ldrb	r2, [r7, #5]
 8002284:	787b      	ldrb	r3, [r7, #1]
 8002286:	429a      	cmp	r2, r3
 8002288:	bf0c      	ite	eq
 800228a:	2301      	moveq	r3, #1
 800228c:	2300      	movne	r3, #0
 800228e:	b2db      	uxtb	r3, r3
}
 8002290:	4618      	mov	r0, r3
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	bc80      	pop	{r7}
 8002298:	4770      	bx	lr
	...

0800229c <SpeakerGPIOInit>:
#include "speaker.h"

void SpeakerGPIOInit(){
 800229c:	b580      	push	{r7, lr}
 800229e:	b086      	sub	sp, #24
 80022a0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	// Enable Analog Output
	SPEARER_GPIO_BUS_ENABLE_FUNCTION;
 80022a2:	4b0d      	ldr	r3, [pc, #52]	; (80022d8 <SpeakerGPIOInit+0x3c>)
 80022a4:	69db      	ldr	r3, [r3, #28]
 80022a6:	4a0c      	ldr	r2, [pc, #48]	; (80022d8 <SpeakerGPIOInit+0x3c>)
 80022a8:	f043 0301 	orr.w	r3, r3, #1
 80022ac:	61d3      	str	r3, [r2, #28]
 80022ae:	4b0a      	ldr	r3, [pc, #40]	; (80022d8 <SpeakerGPIOInit+0x3c>)
 80022b0:	69db      	ldr	r3, [r3, #28]
 80022b2:	f003 0301 	and.w	r3, r3, #1
 80022b6:	603b      	str	r3, [r7, #0]
 80022b8:	683b      	ldr	r3, [r7, #0]

	GPIO_InitStruct.Pin = SPEAKER_GPIO_PIN;
 80022ba:	2320      	movs	r3, #32
 80022bc:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022be:	2303      	movs	r3, #3
 80022c0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c2:	2300      	movs	r3, #0
 80022c4:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(SPEAKER_GPIO_BUS, &GPIO_InitStruct);
 80022c6:	1d3b      	adds	r3, r7, #4
 80022c8:	4619      	mov	r1, r3
 80022ca:	4804      	ldr	r0, [pc, #16]	; (80022dc <SpeakerGPIOInit+0x40>)
 80022cc:	f002 fa2a 	bl	8004724 <HAL_GPIO_Init>
}
 80022d0:	bf00      	nop
 80022d2:	3718      	adds	r7, #24
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	40023800 	.word	0x40023800
 80022dc:	40020000 	.word	0x40020000

080022e0 <DACInit>:

void DACInit(DAC_HandleTypeDef * hdac){
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b086      	sub	sp, #24
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
	DAC_ChannelConfTypeDef sConfig = {0};
 80022e8:	f107 0310 	add.w	r3, r7, #16
 80022ec:	2200      	movs	r2, #0
 80022ee:	601a      	str	r2, [r3, #0]
 80022f0:	605a      	str	r2, [r3, #4]

	// Enable DAC clock
	__HAL_RCC_DAC_CLK_ENABLE();
 80022f2:	4b10      	ldr	r3, [pc, #64]	; (8002334 <DACInit+0x54>)
 80022f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f6:	4a0f      	ldr	r2, [pc, #60]	; (8002334 <DACInit+0x54>)
 80022f8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80022fc:	6253      	str	r3, [r2, #36]	; 0x24
 80022fe:	4b0d      	ldr	r3, [pc, #52]	; (8002334 <DACInit+0x54>)
 8002300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002302:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002306:	60fb      	str	r3, [r7, #12]
 8002308:	68fb      	ldr	r3, [r7, #12]
	hdac->Instance = DAC;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4a0a      	ldr	r2, [pc, #40]	; (8002338 <DACInit+0x58>)
 800230e:	601a      	str	r2, [r3, #0]
	HAL_DAC_Init(hdac);
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	f002 f872 	bl	80043fa <HAL_DAC_Init>

	// DAC Setup Settings of Timer 2 Trigger
	sConfig.DAC_Trigger = DAC_DMA_TRIGGER;
 8002316:	232c      	movs	r3, #44	; 0x2c
 8002318:	613b      	str	r3, [r7, #16]
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800231a:	2300      	movs	r3, #0
 800231c:	617b      	str	r3, [r7, #20]
	HAL_DAC_ConfigChannel(hdac, &sConfig, DAC_CHANNEL);
 800231e:	f107 0310 	add.w	r3, r7, #16
 8002322:	2210      	movs	r2, #16
 8002324:	4619      	mov	r1, r3
 8002326:	6878      	ldr	r0, [r7, #4]
 8002328:	f002 f889 	bl	800443e <HAL_DAC_ConfigChannel>
}
 800232c:	bf00      	nop
 800232e:	3718      	adds	r7, #24
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	40023800 	.word	0x40023800
 8002338:	40007400 	.word	0x40007400

0800233c <DMAInit>:

void DMAInit(){
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
	// DMA controller clock enable
	DMA_CLOCK_ENABLE_FUNCTION;
 8002342:	4b0c      	ldr	r3, [pc, #48]	; (8002374 <DMAInit+0x38>)
 8002344:	69db      	ldr	r3, [r3, #28]
 8002346:	4a0b      	ldr	r2, [pc, #44]	; (8002374 <DMAInit+0x38>)
 8002348:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800234c:	61d3      	str	r3, [r2, #28]
 800234e:	4b09      	ldr	r3, [pc, #36]	; (8002374 <DMAInit+0x38>)
 8002350:	69db      	ldr	r3, [r3, #28]
 8002352:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002356:	607b      	str	r3, [r7, #4]
 8002358:	687b      	ldr	r3, [r7, #4]

	// DMA interrupt init
	// DMA1_Channel2_IRQn interrupt configuration
	HAL_NVIC_SetPriority(DMA_IRQ, 0, 0);
 800235a:	2200      	movs	r2, #0
 800235c:	2100      	movs	r1, #0
 800235e:	200d      	movs	r0, #13
 8002360:	f002 f815 	bl	800438e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA_IRQ);
 8002364:	200d      	movs	r0, #13
 8002366:	f002 f82e 	bl	80043c6 <HAL_NVIC_EnableIRQ>
}
 800236a:	bf00      	nop
 800236c:	3708      	adds	r7, #8
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	40023800 	.word	0x40023800

08002378 <TimerInit>:

void TimerInit(TIM_HandleTypeDef * htim){
 8002378:	b580      	push	{r7, lr}
 800237a:	b088      	sub	sp, #32
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002380:	f107 0310 	add.w	r3, r7, #16
 8002384:	2200      	movs	r2, #0
 8002386:	601a      	str	r2, [r3, #0]
 8002388:	605a      	str	r2, [r3, #4]
 800238a:	609a      	str	r2, [r3, #8]
 800238c:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800238e:	f107 0308 	add.w	r3, r7, #8
 8002392:	2200      	movs	r2, #0
 8002394:	601a      	str	r2, [r3, #0]
 8002396:	605a      	str	r2, [r3, #4]

	htim->Instance = TIMER_NAME;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	4a16      	ldr	r2, [pc, #88]	; (80023f4 <TimerInit+0x7c>)
 800239c:	601a      	str	r2, [r3, #0]
	htim->Init.Prescaler = TIMER_PSC;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2200      	movs	r2, #0
 80023a2:	605a      	str	r2, [r3, #4]
	htim->Init.CounterMode = TIM_COUNTERMODE_UP;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2200      	movs	r2, #0
 80023a8:	609a      	str	r2, [r3, #8]
	htim->Init.Period = TIMER_ARR;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	f240 22d5 	movw	r2, #725	; 0x2d5
 80023b0:	60da      	str	r2, [r3, #12]
	htim->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2200      	movs	r2, #0
 80023b6:	611a      	str	r2, [r3, #16]
	htim->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2200      	movs	r2, #0
 80023bc:	615a      	str	r2, [r3, #20]
	HAL_TIM_Base_Init(htim);
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f003 fd56 	bl	8005e70 <HAL_TIM_Base_Init>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023c8:	613b      	str	r3, [r7, #16]
	HAL_TIM_ConfigClockSource(htim, &sClockSourceConfig);
 80023ca:	f107 0310 	add.w	r3, r7, #16
 80023ce:	4619      	mov	r1, r3
 80023d0:	6878      	ldr	r0, [r7, #4]
 80023d2:	f003 ff2b 	bl	800622c <HAL_TIM_ConfigClockSource>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80023d6:	2320      	movs	r3, #32
 80023d8:	60bb      	str	r3, [r7, #8]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023da:	2300      	movs	r3, #0
 80023dc:	60fb      	str	r3, [r7, #12]
	HAL_TIMEx_MasterConfigSynchronization(htim, &sMasterConfig);
 80023de:	f107 0308 	add.w	r3, r7, #8
 80023e2:	4619      	mov	r1, r3
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f004 f90f 	bl	8006608 <HAL_TIMEx_MasterConfigSynchronization>
}
 80023ea:	bf00      	nop
 80023ec:	3720      	adds	r7, #32
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	40000800 	.word	0x40000800

080023f8 <SpeakerInit>:

void SpeakerInit(DAC_HandleTypeDef * hdac, TIM_HandleTypeDef * htim){
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	6039      	str	r1, [r7, #0]
	SpeakerGPIOInit();
 8002402:	f7ff ff4b 	bl	800229c <SpeakerGPIOInit>
	DMAInit();
 8002406:	f7ff ff99 	bl	800233c <DMAInit>
	DACInit(hdac);
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f7ff ff68 	bl	80022e0 <DACInit>
	TimerInit(htim);
 8002410:	6838      	ldr	r0, [r7, #0]
 8002412:	f7ff ffb1 	bl	8002378 <TimerInit>
	HAL_TIM_Base_Start(htim);
 8002416:	6838      	ldr	r0, [r7, #0]
 8002418:	f003 fd6a 	bl	8005ef0 <HAL_TIM_Base_Start>
}
 800241c:	bf00      	nop
 800241e:	3708      	adds	r7, #8
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}

08002424 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002424:	b480      	push	{r7}
 8002426:	b085      	sub	sp, #20
 8002428:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 800242a:	4b14      	ldr	r3, [pc, #80]	; (800247c <HAL_MspInit+0x58>)
 800242c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800242e:	4a13      	ldr	r2, [pc, #76]	; (800247c <HAL_MspInit+0x58>)
 8002430:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002434:	6253      	str	r3, [r2, #36]	; 0x24
 8002436:	4b11      	ldr	r3, [pc, #68]	; (800247c <HAL_MspInit+0x58>)
 8002438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800243a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800243e:	60fb      	str	r3, [r7, #12]
 8002440:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002442:	4b0e      	ldr	r3, [pc, #56]	; (800247c <HAL_MspInit+0x58>)
 8002444:	6a1b      	ldr	r3, [r3, #32]
 8002446:	4a0d      	ldr	r2, [pc, #52]	; (800247c <HAL_MspInit+0x58>)
 8002448:	f043 0301 	orr.w	r3, r3, #1
 800244c:	6213      	str	r3, [r2, #32]
 800244e:	4b0b      	ldr	r3, [pc, #44]	; (800247c <HAL_MspInit+0x58>)
 8002450:	6a1b      	ldr	r3, [r3, #32]
 8002452:	f003 0301 	and.w	r3, r3, #1
 8002456:	60bb      	str	r3, [r7, #8]
 8002458:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800245a:	4b08      	ldr	r3, [pc, #32]	; (800247c <HAL_MspInit+0x58>)
 800245c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245e:	4a07      	ldr	r2, [pc, #28]	; (800247c <HAL_MspInit+0x58>)
 8002460:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002464:	6253      	str	r3, [r2, #36]	; 0x24
 8002466:	4b05      	ldr	r3, [pc, #20]	; (800247c <HAL_MspInit+0x58>)
 8002468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800246a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800246e:	607b      	str	r3, [r7, #4]
 8002470:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002472:	bf00      	nop
 8002474:	3714      	adds	r7, #20
 8002476:	46bd      	mov	sp, r7
 8002478:	bc80      	pop	{r7}
 800247a:	4770      	bx	lr
 800247c:	40023800 	.word	0x40023800

08002480 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b08a      	sub	sp, #40	; 0x28
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002488:	f107 0314 	add.w	r3, r7, #20
 800248c:	2200      	movs	r2, #0
 800248e:	601a      	str	r2, [r3, #0]
 8002490:	605a      	str	r2, [r3, #4]
 8002492:	609a      	str	r2, [r3, #8]
 8002494:	60da      	str	r2, [r3, #12]
 8002496:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a28      	ldr	r2, [pc, #160]	; (8002540 <HAL_DAC_MspInit+0xc0>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d14a      	bne.n	8002538 <HAL_DAC_MspInit+0xb8>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80024a2:	4b28      	ldr	r3, [pc, #160]	; (8002544 <HAL_DAC_MspInit+0xc4>)
 80024a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024a6:	4a27      	ldr	r2, [pc, #156]	; (8002544 <HAL_DAC_MspInit+0xc4>)
 80024a8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80024ac:	6253      	str	r3, [r2, #36]	; 0x24
 80024ae:	4b25      	ldr	r3, [pc, #148]	; (8002544 <HAL_DAC_MspInit+0xc4>)
 80024b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80024b6:	613b      	str	r3, [r7, #16]
 80024b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ba:	4b22      	ldr	r3, [pc, #136]	; (8002544 <HAL_DAC_MspInit+0xc4>)
 80024bc:	69db      	ldr	r3, [r3, #28]
 80024be:	4a21      	ldr	r2, [pc, #132]	; (8002544 <HAL_DAC_MspInit+0xc4>)
 80024c0:	f043 0301 	orr.w	r3, r3, #1
 80024c4:	61d3      	str	r3, [r2, #28]
 80024c6:	4b1f      	ldr	r3, [pc, #124]	; (8002544 <HAL_DAC_MspInit+0xc4>)
 80024c8:	69db      	ldr	r3, [r3, #28]
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	60fb      	str	r3, [r7, #12]
 80024d0:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80024d2:	2320      	movs	r3, #32
 80024d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024d6:	2303      	movs	r3, #3
 80024d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024da:	2300      	movs	r3, #0
 80024dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024de:	f107 0314 	add.w	r3, r7, #20
 80024e2:	4619      	mov	r1, r3
 80024e4:	4818      	ldr	r0, [pc, #96]	; (8002548 <HAL_DAC_MspInit+0xc8>)
 80024e6:	f002 f91d 	bl	8004724 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC_CH2 Init */
    hdma_dac_ch2.Instance = DMA1_Channel3;
 80024ea:	4b18      	ldr	r3, [pc, #96]	; (800254c <HAL_DAC_MspInit+0xcc>)
 80024ec:	4a18      	ldr	r2, [pc, #96]	; (8002550 <HAL_DAC_MspInit+0xd0>)
 80024ee:	601a      	str	r2, [r3, #0]
    hdma_dac_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024f0:	4b16      	ldr	r3, [pc, #88]	; (800254c <HAL_DAC_MspInit+0xcc>)
 80024f2:	2210      	movs	r2, #16
 80024f4:	605a      	str	r2, [r3, #4]
    hdma_dac_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80024f6:	4b15      	ldr	r3, [pc, #84]	; (800254c <HAL_DAC_MspInit+0xcc>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	609a      	str	r2, [r3, #8]
    hdma_dac_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80024fc:	4b13      	ldr	r3, [pc, #76]	; (800254c <HAL_DAC_MspInit+0xcc>)
 80024fe:	2280      	movs	r2, #128	; 0x80
 8002500:	60da      	str	r2, [r3, #12]
    hdma_dac_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002502:	4b12      	ldr	r3, [pc, #72]	; (800254c <HAL_DAC_MspInit+0xcc>)
 8002504:	2200      	movs	r2, #0
 8002506:	611a      	str	r2, [r3, #16]
    hdma_dac_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002508:	4b10      	ldr	r3, [pc, #64]	; (800254c <HAL_DAC_MspInit+0xcc>)
 800250a:	2200      	movs	r2, #0
 800250c:	615a      	str	r2, [r3, #20]
    hdma_dac_ch2.Init.Mode = DMA_CIRCULAR;
 800250e:	4b0f      	ldr	r3, [pc, #60]	; (800254c <HAL_DAC_MspInit+0xcc>)
 8002510:	2220      	movs	r2, #32
 8002512:	619a      	str	r2, [r3, #24]
    hdma_dac_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002514:	4b0d      	ldr	r3, [pc, #52]	; (800254c <HAL_DAC_MspInit+0xcc>)
 8002516:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800251a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_dac_ch2) != HAL_OK)
 800251c:	480b      	ldr	r0, [pc, #44]	; (800254c <HAL_DAC_MspInit+0xcc>)
 800251e:	f001 ffdd 	bl	80044dc <HAL_DMA_Init>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d001      	beq.n	800252c <HAL_DAC_MspInit+0xac>
    {
      Error_Handler();
 8002528:	f7fe ffa0 	bl	800146c <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac_ch2);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	4a07      	ldr	r2, [pc, #28]	; (800254c <HAL_DAC_MspInit+0xcc>)
 8002530:	60da      	str	r2, [r3, #12]
 8002532:	4a06      	ldr	r2, [pc, #24]	; (800254c <HAL_DAC_MspInit+0xcc>)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8002538:	bf00      	nop
 800253a:	3728      	adds	r7, #40	; 0x28
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}
 8002540:	40007400 	.word	0x40007400
 8002544:	40023800 	.word	0x40023800
 8002548:	40020000 	.word	0x40020000
 800254c:	200018a0 	.word	0x200018a0
 8002550:	40026030 	.word	0x40026030

08002554 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b08e      	sub	sp, #56	; 0x38
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800255c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002560:	2200      	movs	r2, #0
 8002562:	601a      	str	r2, [r3, #0]
 8002564:	605a      	str	r2, [r3, #4]
 8002566:	609a      	str	r2, [r3, #8]
 8002568:	60da      	str	r2, [r3, #12]
 800256a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a54      	ldr	r2, [pc, #336]	; (80026c4 <HAL_SPI_MspInit+0x170>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d145      	bne.n	8002602 <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002576:	4b54      	ldr	r3, [pc, #336]	; (80026c8 <HAL_SPI_MspInit+0x174>)
 8002578:	6a1b      	ldr	r3, [r3, #32]
 800257a:	4a53      	ldr	r2, [pc, #332]	; (80026c8 <HAL_SPI_MspInit+0x174>)
 800257c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002580:	6213      	str	r3, [r2, #32]
 8002582:	4b51      	ldr	r3, [pc, #324]	; (80026c8 <HAL_SPI_MspInit+0x174>)
 8002584:	6a1b      	ldr	r3, [r3, #32]
 8002586:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800258a:	623b      	str	r3, [r7, #32]
 800258c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800258e:	4b4e      	ldr	r3, [pc, #312]	; (80026c8 <HAL_SPI_MspInit+0x174>)
 8002590:	69db      	ldr	r3, [r3, #28]
 8002592:	4a4d      	ldr	r2, [pc, #308]	; (80026c8 <HAL_SPI_MspInit+0x174>)
 8002594:	f043 0301 	orr.w	r3, r3, #1
 8002598:	61d3      	str	r3, [r2, #28]
 800259a:	4b4b      	ldr	r3, [pc, #300]	; (80026c8 <HAL_SPI_MspInit+0x174>)
 800259c:	69db      	ldr	r3, [r3, #28]
 800259e:	f003 0301 	and.w	r3, r3, #1
 80025a2:	61fb      	str	r3, [r7, #28]
 80025a4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80025a6:	4b48      	ldr	r3, [pc, #288]	; (80026c8 <HAL_SPI_MspInit+0x174>)
 80025a8:	69db      	ldr	r3, [r3, #28]
 80025aa:	4a47      	ldr	r2, [pc, #284]	; (80026c8 <HAL_SPI_MspInit+0x174>)
 80025ac:	f043 0310 	orr.w	r3, r3, #16
 80025b0:	61d3      	str	r3, [r2, #28]
 80025b2:	4b45      	ldr	r3, [pc, #276]	; (80026c8 <HAL_SPI_MspInit+0x174>)
 80025b4:	69db      	ldr	r3, [r3, #28]
 80025b6:	f003 0310 	and.w	r3, r3, #16
 80025ba:	61bb      	str	r3, [r7, #24]
 80025bc:	69bb      	ldr	r3, [r7, #24]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PE13     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80025be:	23c0      	movs	r3, #192	; 0xc0
 80025c0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025c2:	2302      	movs	r3, #2
 80025c4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c6:	2300      	movs	r3, #0
 80025c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025ca:	2303      	movs	r3, #3
 80025cc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80025ce:	2305      	movs	r3, #5
 80025d0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025d6:	4619      	mov	r1, r3
 80025d8:	483c      	ldr	r0, [pc, #240]	; (80026cc <HAL_SPI_MspInit+0x178>)
 80025da:	f002 f8a3 	bl	8004724 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80025de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80025e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025e4:	2302      	movs	r3, #2
 80025e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e8:	2300      	movs	r3, #0
 80025ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025ec:	2303      	movs	r3, #3
 80025ee:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80025f0:	2305      	movs	r3, #5
 80025f2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80025f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025f8:	4619      	mov	r1, r3
 80025fa:	4835      	ldr	r0, [pc, #212]	; (80026d0 <HAL_SPI_MspInit+0x17c>)
 80025fc:	f002 f892 	bl	8004724 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002600:	e05c      	b.n	80026bc <HAL_SPI_MspInit+0x168>
  else if(hspi->Instance==SPI2)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a33      	ldr	r2, [pc, #204]	; (80026d4 <HAL_SPI_MspInit+0x180>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d129      	bne.n	8002660 <HAL_SPI_MspInit+0x10c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800260c:	4b2e      	ldr	r3, [pc, #184]	; (80026c8 <HAL_SPI_MspInit+0x174>)
 800260e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002610:	4a2d      	ldr	r2, [pc, #180]	; (80026c8 <HAL_SPI_MspInit+0x174>)
 8002612:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002616:	6253      	str	r3, [r2, #36]	; 0x24
 8002618:	4b2b      	ldr	r3, [pc, #172]	; (80026c8 <HAL_SPI_MspInit+0x174>)
 800261a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800261c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002620:	617b      	str	r3, [r7, #20]
 8002622:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002624:	4b28      	ldr	r3, [pc, #160]	; (80026c8 <HAL_SPI_MspInit+0x174>)
 8002626:	69db      	ldr	r3, [r3, #28]
 8002628:	4a27      	ldr	r2, [pc, #156]	; (80026c8 <HAL_SPI_MspInit+0x174>)
 800262a:	f043 0302 	orr.w	r3, r3, #2
 800262e:	61d3      	str	r3, [r2, #28]
 8002630:	4b25      	ldr	r3, [pc, #148]	; (80026c8 <HAL_SPI_MspInit+0x174>)
 8002632:	69db      	ldr	r3, [r3, #28]
 8002634:	f003 0302 	and.w	r3, r3, #2
 8002638:	613b      	str	r3, [r7, #16]
 800263a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800263c:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002640:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002642:	2302      	movs	r3, #2
 8002644:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002646:	2300      	movs	r3, #0
 8002648:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800264a:	2303      	movs	r3, #3
 800264c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800264e:	2305      	movs	r3, #5
 8002650:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002652:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002656:	4619      	mov	r1, r3
 8002658:	481f      	ldr	r0, [pc, #124]	; (80026d8 <HAL_SPI_MspInit+0x184>)
 800265a:	f002 f863 	bl	8004724 <HAL_GPIO_Init>
}
 800265e:	e02d      	b.n	80026bc <HAL_SPI_MspInit+0x168>
  else if(hspi->Instance==SPI3)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a1d      	ldr	r2, [pc, #116]	; (80026dc <HAL_SPI_MspInit+0x188>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d128      	bne.n	80026bc <HAL_SPI_MspInit+0x168>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800266a:	4b17      	ldr	r3, [pc, #92]	; (80026c8 <HAL_SPI_MspInit+0x174>)
 800266c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800266e:	4a16      	ldr	r2, [pc, #88]	; (80026c8 <HAL_SPI_MspInit+0x174>)
 8002670:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002674:	6253      	str	r3, [r2, #36]	; 0x24
 8002676:	4b14      	ldr	r3, [pc, #80]	; (80026c8 <HAL_SPI_MspInit+0x174>)
 8002678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800267a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800267e:	60fb      	str	r3, [r7, #12]
 8002680:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002682:	4b11      	ldr	r3, [pc, #68]	; (80026c8 <HAL_SPI_MspInit+0x174>)
 8002684:	69db      	ldr	r3, [r3, #28]
 8002686:	4a10      	ldr	r2, [pc, #64]	; (80026c8 <HAL_SPI_MspInit+0x174>)
 8002688:	f043 0304 	orr.w	r3, r3, #4
 800268c:	61d3      	str	r3, [r2, #28]
 800268e:	4b0e      	ldr	r3, [pc, #56]	; (80026c8 <HAL_SPI_MspInit+0x174>)
 8002690:	69db      	ldr	r3, [r3, #28]
 8002692:	f003 0304 	and.w	r3, r3, #4
 8002696:	60bb      	str	r3, [r7, #8]
 8002698:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800269a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800269e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026a0:	2302      	movs	r3, #2
 80026a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a4:	2300      	movs	r3, #0
 80026a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026a8:	2303      	movs	r3, #3
 80026aa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80026ac:	2306      	movs	r3, #6
 80026ae:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026b4:	4619      	mov	r1, r3
 80026b6:	480a      	ldr	r0, [pc, #40]	; (80026e0 <HAL_SPI_MspInit+0x18c>)
 80026b8:	f002 f834 	bl	8004724 <HAL_GPIO_Init>
}
 80026bc:	bf00      	nop
 80026be:	3738      	adds	r7, #56	; 0x38
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	40013000 	.word	0x40013000
 80026c8:	40023800 	.word	0x40023800
 80026cc:	40020000 	.word	0x40020000
 80026d0:	40021000 	.word	0x40021000
 80026d4:	40003800 	.word	0x40003800
 80026d8:	40020400 	.word	0x40020400
 80026dc:	40003c00 	.word	0x40003c00
 80026e0:	40020800 	.word	0x40020800

080026e4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b086      	sub	sp, #24
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026f4:	d114      	bne.n	8002720 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80026f6:	4b33      	ldr	r3, [pc, #204]	; (80027c4 <HAL_TIM_Base_MspInit+0xe0>)
 80026f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026fa:	4a32      	ldr	r2, [pc, #200]	; (80027c4 <HAL_TIM_Base_MspInit+0xe0>)
 80026fc:	f043 0301 	orr.w	r3, r3, #1
 8002700:	6253      	str	r3, [r2, #36]	; 0x24
 8002702:	4b30      	ldr	r3, [pc, #192]	; (80027c4 <HAL_TIM_Base_MspInit+0xe0>)
 8002704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002706:	f003 0301 	and.w	r3, r3, #1
 800270a:	617b      	str	r3, [r7, #20]
 800270c:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800270e:	2200      	movs	r2, #0
 8002710:	2100      	movs	r1, #0
 8002712:	201c      	movs	r0, #28
 8002714:	f001 fe3b 	bl	800438e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002718:	201c      	movs	r0, #28
 800271a:	f001 fe54 	bl	80043c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800271e:	e04c      	b.n	80027ba <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM3)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a28      	ldr	r2, [pc, #160]	; (80027c8 <HAL_TIM_Base_MspInit+0xe4>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d114      	bne.n	8002754 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800272a:	4b26      	ldr	r3, [pc, #152]	; (80027c4 <HAL_TIM_Base_MspInit+0xe0>)
 800272c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800272e:	4a25      	ldr	r2, [pc, #148]	; (80027c4 <HAL_TIM_Base_MspInit+0xe0>)
 8002730:	f043 0302 	orr.w	r3, r3, #2
 8002734:	6253      	str	r3, [r2, #36]	; 0x24
 8002736:	4b23      	ldr	r3, [pc, #140]	; (80027c4 <HAL_TIM_Base_MspInit+0xe0>)
 8002738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800273a:	f003 0302 	and.w	r3, r3, #2
 800273e:	613b      	str	r3, [r7, #16]
 8002740:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002742:	2200      	movs	r2, #0
 8002744:	2100      	movs	r1, #0
 8002746:	201d      	movs	r0, #29
 8002748:	f001 fe21 	bl	800438e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800274c:	201d      	movs	r0, #29
 800274e:	f001 fe3a 	bl	80043c6 <HAL_NVIC_EnableIRQ>
}
 8002752:	e032      	b.n	80027ba <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM4)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a1c      	ldr	r2, [pc, #112]	; (80027cc <HAL_TIM_Base_MspInit+0xe8>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d114      	bne.n	8002788 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800275e:	4b19      	ldr	r3, [pc, #100]	; (80027c4 <HAL_TIM_Base_MspInit+0xe0>)
 8002760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002762:	4a18      	ldr	r2, [pc, #96]	; (80027c4 <HAL_TIM_Base_MspInit+0xe0>)
 8002764:	f043 0304 	orr.w	r3, r3, #4
 8002768:	6253      	str	r3, [r2, #36]	; 0x24
 800276a:	4b16      	ldr	r3, [pc, #88]	; (80027c4 <HAL_TIM_Base_MspInit+0xe0>)
 800276c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800276e:	f003 0304 	and.w	r3, r3, #4
 8002772:	60fb      	str	r3, [r7, #12]
 8002774:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002776:	2200      	movs	r2, #0
 8002778:	2100      	movs	r1, #0
 800277a:	201e      	movs	r0, #30
 800277c:	f001 fe07 	bl	800438e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002780:	201e      	movs	r0, #30
 8002782:	f001 fe20 	bl	80043c6 <HAL_NVIC_EnableIRQ>
}
 8002786:	e018      	b.n	80027ba <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM5)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a10      	ldr	r2, [pc, #64]	; (80027d0 <HAL_TIM_Base_MspInit+0xec>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d113      	bne.n	80027ba <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002792:	4b0c      	ldr	r3, [pc, #48]	; (80027c4 <HAL_TIM_Base_MspInit+0xe0>)
 8002794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002796:	4a0b      	ldr	r2, [pc, #44]	; (80027c4 <HAL_TIM_Base_MspInit+0xe0>)
 8002798:	f043 0308 	orr.w	r3, r3, #8
 800279c:	6253      	str	r3, [r2, #36]	; 0x24
 800279e:	4b09      	ldr	r3, [pc, #36]	; (80027c4 <HAL_TIM_Base_MspInit+0xe0>)
 80027a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a2:	f003 0308 	and.w	r3, r3, #8
 80027a6:	60bb      	str	r3, [r7, #8]
 80027a8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80027aa:	2200      	movs	r2, #0
 80027ac:	2100      	movs	r1, #0
 80027ae:	202e      	movs	r0, #46	; 0x2e
 80027b0:	f001 fded 	bl	800438e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80027b4:	202e      	movs	r0, #46	; 0x2e
 80027b6:	f001 fe06 	bl	80043c6 <HAL_NVIC_EnableIRQ>
}
 80027ba:	bf00      	nop
 80027bc:	3718      	adds	r7, #24
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	40023800 	.word	0x40023800
 80027c8:	40000400 	.word	0x40000400
 80027cc:	40000800 	.word	0x40000800
 80027d0:	40000c00 	.word	0x40000c00

080027d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b08a      	sub	sp, #40	; 0x28
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027dc:	f107 0314 	add.w	r3, r7, #20
 80027e0:	2200      	movs	r2, #0
 80027e2:	601a      	str	r2, [r3, #0]
 80027e4:	605a      	str	r2, [r3, #4]
 80027e6:	609a      	str	r2, [r3, #8]
 80027e8:	60da      	str	r2, [r3, #12]
 80027ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a17      	ldr	r2, [pc, #92]	; (8002850 <HAL_UART_MspInit+0x7c>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d128      	bne.n	8002848 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80027f6:	4b17      	ldr	r3, [pc, #92]	; (8002854 <HAL_UART_MspInit+0x80>)
 80027f8:	6a1b      	ldr	r3, [r3, #32]
 80027fa:	4a16      	ldr	r2, [pc, #88]	; (8002854 <HAL_UART_MspInit+0x80>)
 80027fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002800:	6213      	str	r3, [r2, #32]
 8002802:	4b14      	ldr	r3, [pc, #80]	; (8002854 <HAL_UART_MspInit+0x80>)
 8002804:	6a1b      	ldr	r3, [r3, #32]
 8002806:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800280a:	613b      	str	r3, [r7, #16]
 800280c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800280e:	4b11      	ldr	r3, [pc, #68]	; (8002854 <HAL_UART_MspInit+0x80>)
 8002810:	69db      	ldr	r3, [r3, #28]
 8002812:	4a10      	ldr	r2, [pc, #64]	; (8002854 <HAL_UART_MspInit+0x80>)
 8002814:	f043 0301 	orr.w	r3, r3, #1
 8002818:	61d3      	str	r3, [r2, #28]
 800281a:	4b0e      	ldr	r3, [pc, #56]	; (8002854 <HAL_UART_MspInit+0x80>)
 800281c:	69db      	ldr	r3, [r3, #28]
 800281e:	f003 0301 	and.w	r3, r3, #1
 8002822:	60fb      	str	r3, [r7, #12]
 8002824:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002826:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800282a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800282c:	2302      	movs	r3, #2
 800282e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002830:	2300      	movs	r3, #0
 8002832:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002834:	2303      	movs	r3, #3
 8002836:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002838:	2307      	movs	r3, #7
 800283a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800283c:	f107 0314 	add.w	r3, r7, #20
 8002840:	4619      	mov	r1, r3
 8002842:	4805      	ldr	r0, [pc, #20]	; (8002858 <HAL_UART_MspInit+0x84>)
 8002844:	f001 ff6e 	bl	8004724 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002848:	bf00      	nop
 800284a:	3728      	adds	r7, #40	; 0x28
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}
 8002850:	40013800 	.word	0x40013800
 8002854:	40023800 	.word	0x40023800
 8002858:	40020000 	.word	0x40020000

0800285c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800285c:	b480      	push	{r7}
 800285e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002860:	e7fe      	b.n	8002860 <NMI_Handler+0x4>

08002862 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002862:	b480      	push	{r7}
 8002864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002866:	e7fe      	b.n	8002866 <HardFault_Handler+0x4>

08002868 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800286c:	e7fe      	b.n	800286c <MemManage_Handler+0x4>

0800286e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800286e:	b480      	push	{r7}
 8002870:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002872:	e7fe      	b.n	8002872 <BusFault_Handler+0x4>

08002874 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002874:	b480      	push	{r7}
 8002876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002878:	e7fe      	b.n	8002878 <UsageFault_Handler+0x4>

0800287a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800287a:	b480      	push	{r7}
 800287c:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800287e:	bf00      	nop
 8002880:	46bd      	mov	sp, r7
 8002882:	bc80      	pop	{r7}
 8002884:	4770      	bx	lr

08002886 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002886:	b480      	push	{r7}
 8002888:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800288a:	bf00      	nop
 800288c:	46bd      	mov	sp, r7
 800288e:	bc80      	pop	{r7}
 8002890:	4770      	bx	lr

08002892 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002892:	b480      	push	{r7}
 8002894:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002896:	bf00      	nop
 8002898:	46bd      	mov	sp, r7
 800289a:	bc80      	pop	{r7}
 800289c:	4770      	bx	lr

0800289e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800289e:	b580      	push	{r7, lr}
 80028a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028a2:	f001 fc5f 	bl	8004164 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028a6:	bf00      	nop
 80028a8:	bd80      	pop	{r7, pc}
	...

080028ac <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch2);
 80028b0:	4802      	ldr	r0, [pc, #8]	; (80028bc <DMA1_Channel3_IRQHandler+0x10>)
 80028b2:	f001 fe87 	bl	80045c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80028b6:	bf00      	nop
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	200018a0 	.word	0x200018a0

080028c0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80028c4:	4802      	ldr	r0, [pc, #8]	; (80028d0 <TIM2_IRQHandler+0x10>)
 80028c6:	f003 fbd5 	bl	8006074 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80028ca:	bf00      	nop
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	2000193c 	.word	0x2000193c

080028d4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80028d8:	4802      	ldr	r0, [pc, #8]	; (80028e4 <TIM3_IRQHandler+0x10>)
 80028da:	f003 fbcb 	bl	8006074 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80028de:	bf00      	nop
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	200017b0 	.word	0x200017b0

080028e8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80028ec:	4802      	ldr	r0, [pc, #8]	; (80028f8 <TIM4_IRQHandler+0x10>)
 80028ee:	f003 fbc1 	bl	8006074 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80028f2:	bf00      	nop
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	20001730 	.word	0x20001730

080028fc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002900:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002904:	f002 f8ce 	bl	8004aa4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002908:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800290c:	f002 f8ca 	bl	8004aa4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002910:	bf00      	nop
 8002912:	bd80      	pop	{r7, pc}

08002914 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002918:	4802      	ldr	r0, [pc, #8]	; (8002924 <TIM5_IRQHandler+0x10>)
 800291a:	f003 fbab 	bl	8006074 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800291e:	bf00      	nop
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	20001770 	.word	0x20001770

08002928 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002928:	b480      	push	{r7}
 800292a:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800292c:	bf00      	nop
 800292e:	46bd      	mov	sp, r7
 8002930:	bc80      	pop	{r7}
 8002932:	4770      	bx	lr

08002934 <InitTracker>:
// Uart Move Buffer //
char MoveBuffer[4] = {0};
char ReceiveBuffer[5] = {0};

void InitTracker(enum GameMode gameMode)
{
 8002934:	b590      	push	{r4, r7, lr}
 8002936:	b085      	sub	sp, #20
 8002938:	af00      	add	r7, sp, #0
 800293a:	4603      	mov	r3, r0
 800293c:	71fb      	strb	r3, [r7, #7]
	// Initialize globals
	CurrentGameMode = gameMode;
 800293e:	4a41      	ldr	r2, [pc, #260]	; (8002a44 <InitTracker+0x110>)
 8002940:	79fb      	ldrb	r3, [r7, #7]
 8002942:	7013      	strb	r3, [r2, #0]
	LastTransitionType = PLACE;
 8002944:	4b40      	ldr	r3, [pc, #256]	; (8002a48 <InitTracker+0x114>)
 8002946:	2201      	movs	r2, #1
 8002948:	701a      	strb	r2, [r3, #0]
	CurrentTurn = WHITE;
 800294a:	4b40      	ldr	r3, [pc, #256]	; (8002a4c <InitTracker+0x118>)
 800294c:	2201      	movs	r2, #1
 800294e:	701a      	strb	r2, [r3, #0]
	CanA1Castle = 1;
 8002950:	4b3f      	ldr	r3, [pc, #252]	; (8002a50 <InitTracker+0x11c>)
 8002952:	2201      	movs	r2, #1
 8002954:	701a      	strb	r2, [r3, #0]
	CanH1Castle = 1;
 8002956:	4b3f      	ldr	r3, [pc, #252]	; (8002a54 <InitTracker+0x120>)
 8002958:	2201      	movs	r2, #1
 800295a:	701a      	strb	r2, [r3, #0]
	CanA8Castle = 1;
 800295c:	4b3e      	ldr	r3, [pc, #248]	; (8002a58 <InitTracker+0x124>)
 800295e:	2201      	movs	r2, #1
 8002960:	701a      	strb	r2, [r3, #0]
	CanH8Castle = 1;
 8002962:	4b3e      	ldr	r3, [pc, #248]	; (8002a5c <InitTracker+0x128>)
 8002964:	2201      	movs	r2, #1
 8002966:	701a      	strb	r2, [r3, #0]
	CanWhiteKingCastle = 1;
 8002968:	4b3d      	ldr	r3, [pc, #244]	; (8002a60 <InitTracker+0x12c>)
 800296a:	2201      	movs	r2, #1
 800296c:	701a      	strb	r2, [r3, #0]
	CanBlackKingCastle = 1;
 800296e:	4b3d      	ldr	r3, [pc, #244]	; (8002a64 <InitTracker+0x130>)
 8002970:	2201      	movs	r2, #1
 8002972:	701a      	strb	r2, [r3, #0]
	SwitchTurnsAfterLegalState = 0;
 8002974:	4b3c      	ldr	r3, [pc, #240]	; (8002a68 <InitTracker+0x134>)
 8002976:	2200      	movs	r2, #0
 8002978:	701a      	strb	r2, [r3, #0]

	ClearPiece(&LastPickedUpPiece);
 800297a:	483c      	ldr	r0, [pc, #240]	; (8002a6c <InitTracker+0x138>)
 800297c:	f001 f95e 	bl	8003c3c <ClearPiece>
	ClearPiece(&PieceToKill);
 8002980:	483b      	ldr	r0, [pc, #236]	; (8002a70 <InitTracker+0x13c>)
 8002982:	f001 f95b 	bl	8003c3c <ClearPiece>
	ClearPiece(&ExpectedKingCastleCoordinate);
 8002986:	483b      	ldr	r0, [pc, #236]	; (8002a74 <InitTracker+0x140>)
 8002988:	f001 f958 	bl	8003c3c <ClearPiece>
	ClearPiece(&ExpectedRookCastleCoordinate);
 800298c:	483a      	ldr	r0, [pc, #232]	; (8002a78 <InitTracker+0x144>)
 800298e:	f001 f955 	bl	8003c3c <ClearPiece>
	ClearPiece(&PawnToPromote);
 8002992:	483a      	ldr	r0, [pc, #232]	; (8002a7c <InitTracker+0x148>)
 8002994:	f001 f952 	bl	8003c3c <ClearPiece>

	// Initialize the Chessboard to the initial chessboard and zero the debouncing Histroy array
	for (uint8_t column = 0; column < NUM_COLS; column++)
 8002998:	2300      	movs	r3, #0
 800299a:	73fb      	strb	r3, [r7, #15]
 800299c:	e02d      	b.n	80029fa <InitTracker+0xc6>
	{
		for (uint8_t row = 0; row < NUM_ROWS; row++)
 800299e:	2300      	movs	r3, #0
 80029a0:	73bb      	strb	r3, [r7, #14]
 80029a2:	e024      	b.n	80029ee <InitTracker+0xba>
		{
			Chessboard[row][column] = INITIAL_CHESSBOARD[row][column];
 80029a4:	7bb9      	ldrb	r1, [r7, #14]
 80029a6:	7bfa      	ldrb	r2, [r7, #15]
 80029a8:	7bb8      	ldrb	r0, [r7, #14]
 80029aa:	7bfb      	ldrb	r3, [r7, #15]
 80029ac:	4c34      	ldr	r4, [pc, #208]	; (8002a80 <InitTracker+0x14c>)
 80029ae:	00c0      	lsls	r0, r0, #3
 80029b0:	4403      	add	r3, r0
 80029b2:	4834      	ldr	r0, [pc, #208]	; (8002a84 <InitTracker+0x150>)
 80029b4:	00c9      	lsls	r1, r1, #3
 80029b6:	440a      	add	r2, r1
 80029b8:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 80029bc:	f824 2013 	strh.w	r2, [r4, r3, lsl #1]

			// Initialize debouncing history array
			for(uint8_t i = 0; i < NUM_HISTORY_ENTRIES; i++)
 80029c0:	2300      	movs	r3, #0
 80029c2:	737b      	strb	r3, [r7, #13]
 80029c4:	e00d      	b.n	80029e2 <InitTracker+0xae>
			{
				History[row][column][i] = 0;
 80029c6:	7bb9      	ldrb	r1, [r7, #14]
 80029c8:	7bfa      	ldrb	r2, [r7, #15]
 80029ca:	7b7b      	ldrb	r3, [r7, #13]
 80029cc:	482e      	ldr	r0, [pc, #184]	; (8002a88 <InitTracker+0x154>)
 80029ce:	00c9      	lsls	r1, r1, #3
 80029d0:	440a      	add	r2, r1
 80029d2:	00d2      	lsls	r2, r2, #3
 80029d4:	4402      	add	r2, r0
 80029d6:	4413      	add	r3, r2
 80029d8:	2200      	movs	r2, #0
 80029da:	701a      	strb	r2, [r3, #0]
			for(uint8_t i = 0; i < NUM_HISTORY_ENTRIES; i++)
 80029dc:	7b7b      	ldrb	r3, [r7, #13]
 80029de:	3301      	adds	r3, #1
 80029e0:	737b      	strb	r3, [r7, #13]
 80029e2:	7b7b      	ldrb	r3, [r7, #13]
 80029e4:	2b07      	cmp	r3, #7
 80029e6:	d9ee      	bls.n	80029c6 <InitTracker+0x92>
		for (uint8_t row = 0; row < NUM_ROWS; row++)
 80029e8:	7bbb      	ldrb	r3, [r7, #14]
 80029ea:	3301      	adds	r3, #1
 80029ec:	73bb      	strb	r3, [r7, #14]
 80029ee:	7bbb      	ldrb	r3, [r7, #14]
 80029f0:	2b07      	cmp	r3, #7
 80029f2:	d9d7      	bls.n	80029a4 <InitTracker+0x70>
	for (uint8_t column = 0; column < NUM_COLS; column++)
 80029f4:	7bfb      	ldrb	r3, [r7, #15]
 80029f6:	3301      	adds	r3, #1
 80029f8:	73fb      	strb	r3, [r7, #15]
 80029fa:	7bfb      	ldrb	r3, [r7, #15]
 80029fc:	2b07      	cmp	r3, #7
 80029fe:	d9ce      	bls.n	800299e <InitTracker+0x6a>
			}
		}
	}

	// Initialize illegal piece destinations to empty pieces
	NumIllegalPieces = 0;
 8002a00:	4b22      	ldr	r3, [pc, #136]	; (8002a8c <InitTracker+0x158>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < MAX_ILLEGAL_PIECES; i++)
 8002a06:	2300      	movs	r3, #0
 8002a08:	733b      	strb	r3, [r7, #12]
 8002a0a:	e00f      	b.n	8002a2c <InitTracker+0xf8>
	{
		IllegalPieces[i].destination = EMPTY_PIECE_COORDINATE;
 8002a0c:	7b3b      	ldrb	r3, [r7, #12]
 8002a0e:	4920      	ldr	r1, [pc, #128]	; (8002a90 <InitTracker+0x15c>)
 8002a10:	4a20      	ldr	r2, [pc, #128]	; (8002a94 <InitTracker+0x160>)
 8002a12:	6812      	ldr	r2, [r2, #0]
 8002a14:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
		IllegalPieces[i].current = EMPTY_PIECE_COORDINATE;
 8002a18:	7b3b      	ldrb	r3, [r7, #12]
 8002a1a:	4a1d      	ldr	r2, [pc, #116]	; (8002a90 <InitTracker+0x15c>)
 8002a1c:	00db      	lsls	r3, r3, #3
 8002a1e:	4413      	add	r3, r2
 8002a20:	4a1c      	ldr	r2, [pc, #112]	; (8002a94 <InitTracker+0x160>)
 8002a22:	6812      	ldr	r2, [r2, #0]
 8002a24:	605a      	str	r2, [r3, #4]
	for (uint8_t i = 0; i < MAX_ILLEGAL_PIECES; i++)
 8002a26:	7b3b      	ldrb	r3, [r7, #12]
 8002a28:	3301      	adds	r3, #1
 8002a2a:	733b      	strb	r3, [r7, #12]
 8002a2c:	7b3b      	ldrb	r3, [r7, #12]
 8002a2e:	2b1f      	cmp	r3, #31
 8002a30:	d9ec      	bls.n	8002a0c <InitTracker+0xd8>
	}

	// Initialize PathFinder
	CalculateTeamsLegalMoves(CurrentTurn);
 8002a32:	4b06      	ldr	r3, [pc, #24]	; (8002a4c <InitTracker+0x118>)
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7fe fd1e 	bl	8001478 <CalculateTeamsLegalMoves>
}
 8002a3c:	bf00      	nop
 8002a3e:	3714      	adds	r7, #20
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd90      	pop	{r4, r7, pc}
 8002a44:	2000197c 	.word	0x2000197c
 8002a48:	2000059d 	.word	0x2000059d
 8002a4c:	2000059c 	.word	0x2000059c
 8002a50:	200006aa 	.word	0x200006aa
 8002a54:	200006ab 	.word	0x200006ab
 8002a58:	200006ac 	.word	0x200006ac
 8002a5c:	200006ad 	.word	0x200006ad
 8002a60:	200006ae 	.word	0x200006ae
 8002a64:	200006af 	.word	0x200006af
 8002a68:	200006a9 	.word	0x200006a9
 8002a6c:	200005a0 	.word	0x200005a0
 8002a70:	200005a4 	.word	0x200005a4
 8002a74:	200006b0 	.word	0x200006b0
 8002a78:	200006b4 	.word	0x200006b4
 8002a7c:	200006b8 	.word	0x200006b8
 8002a80:	2000051c 	.word	0x2000051c
 8002a84:	20000014 	.word	0x20000014
 8002a88:	20001980 	.word	0x20001980
 8002a8c:	200006a8 	.word	0x200006a8
 8002a90:	200005a8 	.word	0x200005a8
 8002a94:	2000000c 	.word	0x2000000c

08002a98 <WriteColumn>:

static void WriteColumn(uint8_t column)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b084      	sub	sp, #16
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	71fb      	strb	r3, [r7, #7]
	uint8_t columnBit0 = (column & 1) >> 0;
 8002aa2:	79fb      	ldrb	r3, [r7, #7]
 8002aa4:	f003 0301 	and.w	r3, r3, #1
 8002aa8:	73fb      	strb	r3, [r7, #15]
	uint8_t columnBit1 = (column & 2) >> 1;
 8002aaa:	79fb      	ldrb	r3, [r7, #7]
 8002aac:	105b      	asrs	r3, r3, #1
 8002aae:	b2db      	uxtb	r3, r3
 8002ab0:	f003 0301 	and.w	r3, r3, #1
 8002ab4:	73bb      	strb	r3, [r7, #14]
	uint8_t columnBit2 = (column & 4) >> 2;
 8002ab6:	79fb      	ldrb	r3, [r7, #7]
 8002ab8:	109b      	asrs	r3, r3, #2
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	f003 0301 	and.w	r3, r3, #1
 8002ac0:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(COLUMN_BIT_TO_PIN_TABLE[0].bus, COLUMN_BIT_TO_PIN_TABLE[0].pin, columnBit0);
 8002ac2:	480b      	ldr	r0, [pc, #44]	; (8002af0 <WriteColumn+0x58>)
 8002ac4:	2101      	movs	r1, #1
 8002ac6:	7bfb      	ldrb	r3, [r7, #15]
 8002ac8:	461a      	mov	r2, r3
 8002aca:	f001 ffd2 	bl	8004a72 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(COLUMN_BIT_TO_PIN_TABLE[1].bus, COLUMN_BIT_TO_PIN_TABLE[1].pin, columnBit1);
 8002ace:	4808      	ldr	r0, [pc, #32]	; (8002af0 <WriteColumn+0x58>)
 8002ad0:	2102      	movs	r1, #2
 8002ad2:	7bbb      	ldrb	r3, [r7, #14]
 8002ad4:	461a      	mov	r2, r3
 8002ad6:	f001 ffcc 	bl	8004a72 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(COLUMN_BIT_TO_PIN_TABLE[2].bus, COLUMN_BIT_TO_PIN_TABLE[2].pin, columnBit2);
 8002ada:	4805      	ldr	r0, [pc, #20]	; (8002af0 <WriteColumn+0x58>)
 8002adc:	2104      	movs	r1, #4
 8002ade:	7b7b      	ldrb	r3, [r7, #13]
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	f001 ffc6 	bl	8004a72 <HAL_GPIO_WritePin>
}
 8002ae6:	bf00      	nop
 8002ae8:	3710      	adds	r7, #16
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	40020000 	.word	0x40020000

08002af4 <ReadRow>:

static uint8_t ReadRow(uint8_t rowNumber)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b084      	sub	sp, #16
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	4603      	mov	r3, r0
 8002afc:	71fb      	strb	r3, [r7, #7]
	struct GPIO_Pin rowPin = ROW_NUMBER_TO_PIN_TABLE[rowNumber];
 8002afe:	79fb      	ldrb	r3, [r7, #7]
 8002b00:	4909      	ldr	r1, [pc, #36]	; (8002b28 <ReadRow+0x34>)
 8002b02:	f107 0208 	add.w	r2, r7, #8
 8002b06:	00db      	lsls	r3, r3, #3
 8002b08:	440b      	add	r3, r1
 8002b0a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002b0e:	e882 0003 	stmia.w	r2, {r0, r1}
	return HAL_GPIO_ReadPin(rowPin.bus, rowPin.pin);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	893a      	ldrh	r2, [r7, #8]
 8002b16:	4611      	mov	r1, r2
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f001 ff93 	bl	8004a44 <HAL_GPIO_ReadPin>
 8002b1e:	4603      	mov	r3, r0
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3710      	adds	r7, #16
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	080078c0 	.word	0x080078c0

08002b2c <Track>:

uint8_t Track()
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b082      	sub	sp, #8
 8002b30:	af00      	add	r7, sp, #0
	uint8_t transitionOccured = 0;
 8002b32:	2300      	movs	r3, #0
 8002b34:	71fb      	strb	r3, [r7, #7]

	for (uint8_t column = 0; column < NUM_COLS; column++)
 8002b36:	2300      	movs	r3, #0
 8002b38:	71bb      	strb	r3, [r7, #6]
 8002b3a:	e043      	b.n	8002bc4 <Track+0x98>
	{
		WriteColumn(column);
 8002b3c:	79bb      	ldrb	r3, [r7, #6]
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f7ff ffaa 	bl	8002a98 <WriteColumn>

		for (uint8_t row = 0; row < NUM_ROWS; row++)
 8002b44:	2300      	movs	r3, #0
 8002b46:	717b      	strb	r3, [r7, #5]
 8002b48:	e036      	b.n	8002bb8 <Track+0x8c>
		{
			uint8_t cellValue = ReadRow(row);
 8002b4a:	797b      	ldrb	r3, [r7, #5]
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7ff ffd1 	bl	8002af4 <ReadRow>
 8002b52:	4603      	mov	r3, r0
 8002b54:	713b      	strb	r3, [r7, #4]

			// Add cellValue to front of debouncing History array for this cell
			AppendHistory(row, column, cellValue);
 8002b56:	793a      	ldrb	r2, [r7, #4]
 8002b58:	79b9      	ldrb	r1, [r7, #6]
 8002b5a:	797b      	ldrb	r3, [r7, #5]
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f000 f839 	bl	8002bd4 <AppendHistory>

			// If the debouncing History of this cell is all the same value, then we can consider it for a transition
			if(IsHistoryConsensus(row, column))
 8002b62:	79ba      	ldrb	r2, [r7, #6]
 8002b64:	797b      	ldrb	r3, [r7, #5]
 8002b66:	4611      	mov	r1, r2
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f000 f871 	bl	8002c50 <IsHistoryConsensus>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d01e      	beq.n	8002bb2 <Track+0x86>
			{
				struct PieceCoordinate currentPieceCoordinate = GetPieceCoordinate(row, column);
 8002b74:	79ba      	ldrb	r2, [r7, #6]
 8002b76:	797b      	ldrb	r3, [r7, #5]
 8002b78:	4611      	mov	r1, r2
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f001 f8b8 	bl	8003cf0 <GetPieceCoordinate>
 8002b80:	4603      	mov	r3, r0
 8002b82:	603b      	str	r3, [r7, #0]

				// If there was no piece here but the IO is HIGH, a piece was placed
				if ((currentPieceCoordinate.piece.type == NONE) && (cellValue == 1))
 8002b84:	783b      	ldrb	r3, [r7, #0]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d108      	bne.n	8002b9c <Track+0x70>
 8002b8a:	793b      	ldrb	r3, [r7, #4]
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d105      	bne.n	8002b9c <Track+0x70>
				{
					HandlePlace(currentPieceCoordinate);
 8002b90:	6838      	ldr	r0, [r7, #0]
 8002b92:	f000 f88f 	bl	8002cb4 <HandlePlace>
					transitionOccured = 1;
 8002b96:	2301      	movs	r3, #1
 8002b98:	71fb      	strb	r3, [r7, #7]
 8002b9a:	e00a      	b.n	8002bb2 <Track+0x86>
				}

				// If there was a piece here but the IO is LOW, a piece has been picked up
				else if ((currentPieceCoordinate.piece.type != NONE) && (cellValue == 0))
 8002b9c:	783b      	ldrb	r3, [r7, #0]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d007      	beq.n	8002bb2 <Track+0x86>
 8002ba2:	793b      	ldrb	r3, [r7, #4]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d104      	bne.n	8002bb2 <Track+0x86>
				{
					HandlePickup(currentPieceCoordinate);
 8002ba8:	6838      	ldr	r0, [r7, #0]
 8002baa:	f000 fa69 	bl	8003080 <HandlePickup>
					transitionOccured = 1;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	71fb      	strb	r3, [r7, #7]
		for (uint8_t row = 0; row < NUM_ROWS; row++)
 8002bb2:	797b      	ldrb	r3, [r7, #5]
 8002bb4:	3301      	adds	r3, #1
 8002bb6:	717b      	strb	r3, [r7, #5]
 8002bb8:	797b      	ldrb	r3, [r7, #5]
 8002bba:	2b07      	cmp	r3, #7
 8002bbc:	d9c5      	bls.n	8002b4a <Track+0x1e>
	for (uint8_t column = 0; column < NUM_COLS; column++)
 8002bbe:	79bb      	ldrb	r3, [r7, #6]
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	71bb      	strb	r3, [r7, #6]
 8002bc4:	79bb      	ldrb	r3, [r7, #6]
 8002bc6:	2b07      	cmp	r3, #7
 8002bc8:	d9b8      	bls.n	8002b3c <Track+0x10>
				}
			}
		}
	}

	return transitionOccured;
 8002bca:	79fb      	ldrb	r3, [r7, #7]
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3708      	adds	r7, #8
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}

08002bd4 <AppendHistory>:

static void AppendHistory(uint8_t row, uint8_t column, uint8_t cellValue)
{
 8002bd4:	b4f0      	push	{r4, r5, r6, r7}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	4603      	mov	r3, r0
 8002bdc:	71fb      	strb	r3, [r7, #7]
 8002bde:	460b      	mov	r3, r1
 8002be0:	71bb      	strb	r3, [r7, #6]
 8002be2:	4613      	mov	r3, r2
 8002be4:	717b      	strb	r3, [r7, #5]
	// Append cellValue to front of History array
	for(int8_t i = NUM_HISTORY_ENTRIES - 1; i > 0; i--)
 8002be6:	2307      	movs	r3, #7
 8002be8:	73fb      	strb	r3, [r7, #15]
 8002bea:	e01d      	b.n	8002c28 <AppendHistory+0x54>
	{
		History[row][column][i] = History[row][column][i - 1];
 8002bec:	79fd      	ldrb	r5, [r7, #7]
 8002bee:	79bc      	ldrb	r4, [r7, #6]
 8002bf0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bf4:	1e58      	subs	r0, r3, #1
 8002bf6:	79f9      	ldrb	r1, [r7, #7]
 8002bf8:	79ba      	ldrb	r2, [r7, #6]
 8002bfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bfe:	4e13      	ldr	r6, [pc, #76]	; (8002c4c <AppendHistory+0x78>)
 8002c00:	00ed      	lsls	r5, r5, #3
 8002c02:	442c      	add	r4, r5
 8002c04:	00e4      	lsls	r4, r4, #3
 8002c06:	4434      	add	r4, r6
 8002c08:	4420      	add	r0, r4
 8002c0a:	7804      	ldrb	r4, [r0, #0]
 8002c0c:	480f      	ldr	r0, [pc, #60]	; (8002c4c <AppendHistory+0x78>)
 8002c0e:	00c9      	lsls	r1, r1, #3
 8002c10:	440a      	add	r2, r1
 8002c12:	00d2      	lsls	r2, r2, #3
 8002c14:	4402      	add	r2, r0
 8002c16:	4413      	add	r3, r2
 8002c18:	4622      	mov	r2, r4
 8002c1a:	701a      	strb	r2, [r3, #0]
	for(int8_t i = NUM_HISTORY_ENTRIES - 1; i > 0; i--)
 8002c1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	3b01      	subs	r3, #1
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	73fb      	strb	r3, [r7, #15]
 8002c28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	dcdd      	bgt.n	8002bec <AppendHistory+0x18>
	}
	History[row][column][0] = cellValue;
 8002c30:	79fa      	ldrb	r2, [r7, #7]
 8002c32:	79bb      	ldrb	r3, [r7, #6]
 8002c34:	4905      	ldr	r1, [pc, #20]	; (8002c4c <AppendHistory+0x78>)
 8002c36:	00d2      	lsls	r2, r2, #3
 8002c38:	4413      	add	r3, r2
 8002c3a:	797a      	ldrb	r2, [r7, #5]
 8002c3c:	f801 2033 	strb.w	r2, [r1, r3, lsl #3]
}
 8002c40:	bf00      	nop
 8002c42:	3710      	adds	r7, #16
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bcf0      	pop	{r4, r5, r6, r7}
 8002c48:	4770      	bx	lr
 8002c4a:	bf00      	nop
 8002c4c:	20001980 	.word	0x20001980

08002c50 <IsHistoryConsensus>:

static uint8_t IsHistoryConsensus(uint8_t row, uint8_t column)
{
 8002c50:	b490      	push	{r4, r7}
 8002c52:	b084      	sub	sp, #16
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	4603      	mov	r3, r0
 8002c58:	460a      	mov	r2, r1
 8002c5a:	71fb      	strb	r3, [r7, #7]
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	71bb      	strb	r3, [r7, #6]
	// If any two History values are the same, there is not a consensus
	for(uint8_t i = 0; i < NUM_HISTORY_ENTRIES - 1; i++)
 8002c60:	2300      	movs	r3, #0
 8002c62:	73fb      	strb	r3, [r7, #15]
 8002c64:	e01b      	b.n	8002c9e <IsHistoryConsensus+0x4e>
	{
		if(History[row][column][i] != History[row][column][i + 1])
 8002c66:	79f9      	ldrb	r1, [r7, #7]
 8002c68:	79ba      	ldrb	r2, [r7, #6]
 8002c6a:	7bfb      	ldrb	r3, [r7, #15]
 8002c6c:	4810      	ldr	r0, [pc, #64]	; (8002cb0 <IsHistoryConsensus+0x60>)
 8002c6e:	00c9      	lsls	r1, r1, #3
 8002c70:	440a      	add	r2, r1
 8002c72:	00d2      	lsls	r2, r2, #3
 8002c74:	4402      	add	r2, r0
 8002c76:	4413      	add	r3, r2
 8002c78:	781a      	ldrb	r2, [r3, #0]
 8002c7a:	79f8      	ldrb	r0, [r7, #7]
 8002c7c:	79b9      	ldrb	r1, [r7, #6]
 8002c7e:	7bfb      	ldrb	r3, [r7, #15]
 8002c80:	3301      	adds	r3, #1
 8002c82:	4c0b      	ldr	r4, [pc, #44]	; (8002cb0 <IsHistoryConsensus+0x60>)
 8002c84:	00c0      	lsls	r0, r0, #3
 8002c86:	4401      	add	r1, r0
 8002c88:	00c9      	lsls	r1, r1, #3
 8002c8a:	4421      	add	r1, r4
 8002c8c:	440b      	add	r3, r1
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d001      	beq.n	8002c98 <IsHistoryConsensus+0x48>
		{
			return 0;
 8002c94:	2300      	movs	r3, #0
 8002c96:	e006      	b.n	8002ca6 <IsHistoryConsensus+0x56>
	for(uint8_t i = 0; i < NUM_HISTORY_ENTRIES - 1; i++)
 8002c98:	7bfb      	ldrb	r3, [r7, #15]
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	73fb      	strb	r3, [r7, #15]
 8002c9e:	7bfb      	ldrb	r3, [r7, #15]
 8002ca0:	2b06      	cmp	r3, #6
 8002ca2:	d9e0      	bls.n	8002c66 <IsHistoryConsensus+0x16>
		}
	}

	return 1;
 8002ca4:	2301      	movs	r3, #1
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3710      	adds	r7, #16
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bc90      	pop	{r4, r7}
 8002cae:	4770      	bx	lr
 8002cb0:	20001980 	.word	0x20001980

08002cb4 <HandlePlace>:

static void HandlePlace(struct PieceCoordinate placedPiece)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b082      	sub	sp, #8
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
	// If board is in illegal state
	if (NumIllegalPieces > 0)
 8002cbc:	4b22      	ldr	r3, [pc, #136]	; (8002d48 <HandlePlace+0x94>)
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d003      	beq.n	8002ccc <HandlePlace+0x18>
	{
		HandlePlaceIllegalState(placedPiece);
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	f000 f84d 	bl	8002d64 <HandlePlaceIllegalState>
 8002cca:	e036      	b.n	8002d3a <HandlePlace+0x86>
	}

	// If promotion is occurring, this placed piece must be a knight or queen placed into PawnToPromote's place
	else if (PieceExists(PawnToPromote))
 8002ccc:	4b1f      	ldr	r3, [pc, #124]	; (8002d4c <HandlePlace+0x98>)
 8002cce:	6818      	ldr	r0, [r3, #0]
 8002cd0:	f000 ff9e 	bl	8003c10 <PieceExists>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d003      	beq.n	8002ce2 <HandlePlace+0x2e>
	{
		HandlePlacePromotion(placedPiece);
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f000 f998 	bl	8003010 <HandlePlacePromotion>
 8002ce0:	e02b      	b.n	8002d3a <HandlePlace+0x86>
	}

	// If there's a piece being killed, this placement should be in its stead
	else if (PieceExists(PieceToKill))
 8002ce2:	4b1b      	ldr	r3, [pc, #108]	; (8002d50 <HandlePlace+0x9c>)
 8002ce4:	6818      	ldr	r0, [r3, #0]
 8002ce6:	f000 ff93 	bl	8003c10 <PieceExists>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d003      	beq.n	8002cf8 <HandlePlace+0x44>
	{
		HandlePlaceKill(placedPiece);
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f000 f891 	bl	8002e18 <HandlePlaceKill>
 8002cf6:	e020      	b.n	8002d3a <HandlePlace+0x86>
	}

	// If the piece lifted did not move, don't do anything except update Chessboard
	else if (IsPieceCoordinateSamePosition(placedPiece, LastPickedUpPiece))
 8002cf8:	4b16      	ldr	r3, [pc, #88]	; (8002d54 <HandlePlace+0xa0>)
 8002cfa:	6819      	ldr	r1, [r3, #0]
 8002cfc:	6878      	ldr	r0, [r7, #4]
 8002cfe:	f001 f887 	bl	8003e10 <IsPieceCoordinateSamePosition>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d003      	beq.n	8002d10 <HandlePlace+0x5c>
	{
		HandlePlaceNoMove(placedPiece);
 8002d08:	6878      	ldr	r0, [r7, #4]
 8002d0a:	f000 f86f 	bl	8002dec <HandlePlaceNoMove>
 8002d0e:	e014      	b.n	8002d3a <HandlePlace+0x86>
	}

	// If player is castling, this placement should be the king or rook being placed in the right spots
	else if (PieceExists(ExpectedKingCastleCoordinate) || PieceExists(ExpectedRookCastleCoordinate))
 8002d10:	4b11      	ldr	r3, [pc, #68]	; (8002d58 <HandlePlace+0xa4>)
 8002d12:	6818      	ldr	r0, [r3, #0]
 8002d14:	f000 ff7c 	bl	8003c10 <PieceExists>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d106      	bne.n	8002d2c <HandlePlace+0x78>
 8002d1e:	4b0f      	ldr	r3, [pc, #60]	; (8002d5c <HandlePlace+0xa8>)
 8002d20:	6818      	ldr	r0, [r3, #0]
 8002d22:	f000 ff75 	bl	8003c10 <PieceExists>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d003      	beq.n	8002d34 <HandlePlace+0x80>
	{
		HandlePlaceCastling(placedPiece);
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	f000 f8b7 	bl	8002ea0 <HandlePlaceCastling>
 8002d32:	e002      	b.n	8002d3a <HandlePlace+0x86>
	}

	// Any other move, the last picked up piece is set to this position
	else
	{
		HandlePlaceMove(placedPiece);
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f000 f923 	bl	8002f80 <HandlePlaceMove>
	}

	LastTransitionType = PLACE;
 8002d3a:	4b09      	ldr	r3, [pc, #36]	; (8002d60 <HandlePlace+0xac>)
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	701a      	strb	r2, [r3, #0]
}
 8002d40:	bf00      	nop
 8002d42:	3708      	adds	r7, #8
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	200006a8 	.word	0x200006a8
 8002d4c:	200006b8 	.word	0x200006b8
 8002d50:	200005a4 	.word	0x200005a4
 8002d54:	200005a0 	.word	0x200005a0
 8002d58:	200006b0 	.word	0x200006b0
 8002d5c:	200006b4 	.word	0x200006b4
 8002d60:	2000059d 	.word	0x2000059d

08002d64 <HandlePlaceIllegalState>:

static void HandlePlaceIllegalState(struct PieceCoordinate placedPiece)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
	for (uint8_t i = 0; i < NumIllegalPieces; i++)
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	73fb      	strb	r3, [r7, #15]
 8002d70:	e01e      	b.n	8002db0 <HandlePlaceIllegalState+0x4c>
	{
		// If placing an illegal piece in it's proper destination, remove it from the illegal pieces array
		if (IsPieceCoordinateSamePosition(IllegalPieces[i].destination, placedPiece))
 8002d72:	7bfb      	ldrb	r3, [r7, #15]
 8002d74:	4a18      	ldr	r2, [pc, #96]	; (8002dd8 <HandlePlaceIllegalState+0x74>)
 8002d76:	6879      	ldr	r1, [r7, #4]
 8002d78:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8002d7c:	f001 f848 	bl	8003e10 <IsPieceCoordinateSamePosition>
 8002d80:	4603      	mov	r3, r0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d011      	beq.n	8002daa <HandlePlaceIllegalState+0x46>
		{
			SetPiece(placedPiece.row, placedPiece.column, IllegalPieces[i].destination.piece);
 8002d86:	79b8      	ldrb	r0, [r7, #6]
 8002d88:	79f9      	ldrb	r1, [r7, #7]
 8002d8a:	7bfb      	ldrb	r3, [r7, #15]
 8002d8c:	4a12      	ldr	r2, [pc, #72]	; (8002dd8 <HandlePlaceIllegalState+0x74>)
 8002d8e:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002d92:	f000 ff63 	bl	8003c5c <SetPiece>

			// Remove from illegal pieces array
			RemoveIllegalPiece(i);
 8002d96:	7bfb      	ldrb	r3, [r7, #15]
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f000 fc23 	bl	80035e4 <RemoveIllegalPiece>

			// If chessboard is valid, switch turns if flagged to do so
			CheckChessboardValidity(SwitchTurnsAfterLegalState);
 8002d9e:	4b0f      	ldr	r3, [pc, #60]	; (8002ddc <HandlePlaceIllegalState+0x78>)
 8002da0:	781b      	ldrb	r3, [r3, #0]
 8002da2:	4618      	mov	r0, r3
 8002da4:	f000 fc92 	bl	80036cc <CheckChessboardValidity>

			return;
 8002da8:	e013      	b.n	8002dd2 <HandlePlaceIllegalState+0x6e>
	for (uint8_t i = 0; i < NumIllegalPieces; i++)
 8002daa:	7bfb      	ldrb	r3, [r7, #15]
 8002dac:	3301      	adds	r3, #1
 8002dae:	73fb      	strb	r3, [r7, #15]
 8002db0:	4b0b      	ldr	r3, [pc, #44]	; (8002de0 <HandlePlaceIllegalState+0x7c>)
 8002db2:	781b      	ldrb	r3, [r3, #0]
 8002db4:	7bfa      	ldrb	r2, [r7, #15]
 8002db6:	429a      	cmp	r2, r3
 8002db8:	d3db      	bcc.n	8002d72 <HandlePlaceIllegalState+0xe>
		}
	}

	// A piece was placed in an unexpected destination, add it as an illegal piece that must be removed from the board
	SetPiece(placedPiece.row, placedPiece.column, LastPickedUpPiece.piece);
 8002dba:	79bb      	ldrb	r3, [r7, #6]
 8002dbc:	79f9      	ldrb	r1, [r7, #7]
 8002dbe:	4a09      	ldr	r2, [pc, #36]	; (8002de4 <HandlePlaceIllegalState+0x80>)
 8002dc0:	6812      	ldr	r2, [r2, #0]
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f000 ff4a 	bl	8003c5c <SetPiece>
	AddIllegalPiece(placedPiece, OFFBOARD_PIECE_COORDINATE);
 8002dc8:	4b07      	ldr	r3, [pc, #28]	; (8002de8 <HandlePlaceIllegalState+0x84>)
 8002dca:	6819      	ldr	r1, [r3, #0]
 8002dcc:	6878      	ldr	r0, [r7, #4]
 8002dce:	f000 fb81 	bl	80034d4 <AddIllegalPiece>
}
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	200005a8 	.word	0x200005a8
 8002ddc:	200006a9 	.word	0x200006a9
 8002de0:	200006a8 	.word	0x200006a8
 8002de4:	200005a0 	.word	0x200005a0
 8002de8:	20000010 	.word	0x20000010

08002dec <HandlePlaceNoMove>:

static void HandlePlaceNoMove(struct PieceCoordinate placedPiece)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
	SetPiece(placedPiece.row, placedPiece.column, LastPickedUpPiece.piece);
 8002df4:	79bb      	ldrb	r3, [r7, #6]
 8002df6:	79f9      	ldrb	r1, [r7, #7]
 8002df8:	4a06      	ldr	r2, [pc, #24]	; (8002e14 <HandlePlaceNoMove+0x28>)
 8002dfa:	6812      	ldr	r2, [r2, #0]
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f000 ff2d 	bl	8003c5c <SetPiece>

	// Turn off all squares
	IlluminateCoordinates(NULL, 0);
 8002e02:	2100      	movs	r1, #0
 8002e04:	2000      	movs	r0, #0
 8002e06:	f000 fb25 	bl	8003454 <IlluminateCoordinates>
}
 8002e0a:	bf00      	nop
 8002e0c:	3708      	adds	r7, #8
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}
 8002e12:	bf00      	nop
 8002e14:	200005a0 	.word	0x200005a0

08002e18 <HandlePlaceKill>:

static void HandlePlaceKill(struct PieceCoordinate placedPiece)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b084      	sub	sp, #16
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
	SetPiece(placedPiece.row, placedPiece.column, LastPickedUpPiece.piece);
 8002e20:	79bb      	ldrb	r3, [r7, #6]
 8002e22:	79f9      	ldrb	r1, [r7, #7]
 8002e24:	4a19      	ldr	r2, [pc, #100]	; (8002e8c <HandlePlaceKill+0x74>)
 8002e26:	6812      	ldr	r2, [r2, #0]
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f000 ff17 	bl	8003c5c <SetPiece>

	// If player put killer in victim's place, clear PieceToKill
	if (IsPieceCoordinateSamePosition(PieceToKill, placedPiece))
 8002e2e:	4b18      	ldr	r3, [pc, #96]	; (8002e90 <HandlePlaceKill+0x78>)
 8002e30:	6879      	ldr	r1, [r7, #4]
 8002e32:	6818      	ldr	r0, [r3, #0]
 8002e34:	f000 ffec 	bl	8003e10 <IsPieceCoordinateSamePosition>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d014      	beq.n	8002e68 <HandlePlaceKill+0x50>
	{
		// Store move for AI
		if(CurrentTurn == WHITE)
 8002e3e:	4b15      	ldr	r3, [pc, #84]	; (8002e94 <HandlePlaceKill+0x7c>)
 8002e40:	781b      	ldrb	r3, [r3, #0]
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d10a      	bne.n	8002e5c <HandlePlaceKill+0x44>
		{
			MoveBuffer[2] = 'h' - placedPiece.column;
 8002e46:	79fb      	ldrb	r3, [r7, #7]
 8002e48:	f1c3 0368 	rsb	r3, r3, #104	; 0x68
 8002e4c:	b2da      	uxtb	r2, r3
 8002e4e:	4b12      	ldr	r3, [pc, #72]	; (8002e98 <HandlePlaceKill+0x80>)
 8002e50:	709a      	strb	r2, [r3, #2]
			MoveBuffer[3] = '1' + placedPiece.row;
 8002e52:	79bb      	ldrb	r3, [r7, #6]
 8002e54:	3331      	adds	r3, #49	; 0x31
 8002e56:	b2da      	uxtb	r2, r3
 8002e58:	4b0f      	ldr	r3, [pc, #60]	; (8002e98 <HandlePlaceKill+0x80>)
 8002e5a:	70da      	strb	r2, [r3, #3]
		}

		ClearPiece(&PieceToKill);
 8002e5c:	480c      	ldr	r0, [pc, #48]	; (8002e90 <HandlePlaceKill+0x78>)
 8002e5e:	f000 feed 	bl	8003c3c <ClearPiece>
		EndTurn();
 8002e62:	f000 fd49 	bl	80038f8 <EndTurn>
		struct PieceCoordinate killerDestination = PieceToKill;
		killerDestination.piece = LastPickedUpPiece.piece;
		AddIllegalPiece(placedPiece, killerDestination);
		SwitchTurnsAfterLegalState = 1;
	}
}
 8002e66:	e00c      	b.n	8002e82 <HandlePlaceKill+0x6a>
		struct PieceCoordinate killerDestination = PieceToKill;
 8002e68:	4b09      	ldr	r3, [pc, #36]	; (8002e90 <HandlePlaceKill+0x78>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	60fb      	str	r3, [r7, #12]
		killerDestination.piece = LastPickedUpPiece.piece;
 8002e6e:	4b07      	ldr	r3, [pc, #28]	; (8002e8c <HandlePlaceKill+0x74>)
 8002e70:	881b      	ldrh	r3, [r3, #0]
 8002e72:	81bb      	strh	r3, [r7, #12]
		AddIllegalPiece(placedPiece, killerDestination);
 8002e74:	68f9      	ldr	r1, [r7, #12]
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f000 fb2c 	bl	80034d4 <AddIllegalPiece>
		SwitchTurnsAfterLegalState = 1;
 8002e7c:	4b07      	ldr	r3, [pc, #28]	; (8002e9c <HandlePlaceKill+0x84>)
 8002e7e:	2201      	movs	r2, #1
 8002e80:	701a      	strb	r2, [r3, #0]
}
 8002e82:	bf00      	nop
 8002e84:	3710      	adds	r7, #16
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	200005a0 	.word	0x200005a0
 8002e90:	200005a4 	.word	0x200005a4
 8002e94:	2000059c 	.word	0x2000059c
 8002e98:	200006bc 	.word	0x200006bc
 8002e9c:	200006a9 	.word	0x200006a9

08002ea0 <HandlePlaceCastling>:

static void HandlePlaceCastling(struct PieceCoordinate placedPiece)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b082      	sub	sp, #8
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
	// If placing a piece in the King's expected location, assume it's a king and place it
	if (IsPieceCoordinateSamePosition(ExpectedKingCastleCoordinate, placedPiece))
 8002ea8:	4b32      	ldr	r3, [pc, #200]	; (8002f74 <HandlePlaceCastling+0xd4>)
 8002eaa:	6879      	ldr	r1, [r7, #4]
 8002eac:	6818      	ldr	r0, [r3, #0]
 8002eae:	f000 ffaf 	bl	8003e10 <IsPieceCoordinateSamePosition>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d00a      	beq.n	8002ece <HandlePlaceCastling+0x2e>
	{
		SetPiece(placedPiece.row, placedPiece.column, ExpectedKingCastleCoordinate.piece);
 8002eb8:	79bb      	ldrb	r3, [r7, #6]
 8002eba:	79f9      	ldrb	r1, [r7, #7]
 8002ebc:	4a2d      	ldr	r2, [pc, #180]	; (8002f74 <HandlePlaceCastling+0xd4>)
 8002ebe:	6812      	ldr	r2, [r2, #0]
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	f000 fecb 	bl	8003c5c <SetPiece>
		ClearPiece(&ExpectedKingCastleCoordinate);
 8002ec6:	482b      	ldr	r0, [pc, #172]	; (8002f74 <HandlePlaceCastling+0xd4>)
 8002ec8:	f000 feb8 	bl	8003c3c <ClearPiece>
 8002ecc:	e03e      	b.n	8002f4c <HandlePlaceCastling+0xac>
	}
	// If placing a piece in the Rook's expected location, assume it's a rook and place it
	else if (IsPieceCoordinateSamePosition(ExpectedRookCastleCoordinate, placedPiece))
 8002ece:	4b2a      	ldr	r3, [pc, #168]	; (8002f78 <HandlePlaceCastling+0xd8>)
 8002ed0:	6879      	ldr	r1, [r7, #4]
 8002ed2:	6818      	ldr	r0, [r3, #0]
 8002ed4:	f000 ff9c 	bl	8003e10 <IsPieceCoordinateSamePosition>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d00a      	beq.n	8002ef4 <HandlePlaceCastling+0x54>
	{
		SetPiece(placedPiece.row, placedPiece.column, ExpectedRookCastleCoordinate.piece);
 8002ede:	79bb      	ldrb	r3, [r7, #6]
 8002ee0:	79f9      	ldrb	r1, [r7, #7]
 8002ee2:	4a25      	ldr	r2, [pc, #148]	; (8002f78 <HandlePlaceCastling+0xd8>)
 8002ee4:	6812      	ldr	r2, [r2, #0]
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f000 feb8 	bl	8003c5c <SetPiece>
		ClearPiece(&ExpectedRookCastleCoordinate);
 8002eec:	4822      	ldr	r0, [pc, #136]	; (8002f78 <HandlePlaceCastling+0xd8>)
 8002eee:	f000 fea5 	bl	8003c3c <ClearPiece>
 8002ef2:	e02b      	b.n	8002f4c <HandlePlaceCastling+0xac>
	}
	// If placing piece in wrong location
	else
	{
		// If King wasn't already placed in correct spot, put it in the correct spot
		if (PieceExists(ExpectedKingCastleCoordinate))
 8002ef4:	4b1f      	ldr	r3, [pc, #124]	; (8002f74 <HandlePlaceCastling+0xd4>)
 8002ef6:	6818      	ldr	r0, [r3, #0]
 8002ef8:	f000 fe8a 	bl	8003c10 <PieceExists>
 8002efc:	4603      	mov	r3, r0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d00e      	beq.n	8002f20 <HandlePlaceCastling+0x80>
		{
			SetPiece(placedPiece.row, placedPiece.column, ExpectedKingCastleCoordinate.piece); // Assume the king was placed here (doesn't matter)
 8002f02:	79bb      	ldrb	r3, [r7, #6]
 8002f04:	79f9      	ldrb	r1, [r7, #7]
 8002f06:	4a1b      	ldr	r2, [pc, #108]	; (8002f74 <HandlePlaceCastling+0xd4>)
 8002f08:	6812      	ldr	r2, [r2, #0]
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f000 fea6 	bl	8003c5c <SetPiece>
			AddIllegalPiece(placedPiece, ExpectedKingCastleCoordinate);
 8002f10:	4b18      	ldr	r3, [pc, #96]	; (8002f74 <HandlePlaceCastling+0xd4>)
 8002f12:	6819      	ldr	r1, [r3, #0]
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	f000 fadd 	bl	80034d4 <AddIllegalPiece>
			SwitchTurnsAfterLegalState = 1;
 8002f1a:	4b18      	ldr	r3, [pc, #96]	; (8002f7c <HandlePlaceCastling+0xdc>)
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	701a      	strb	r2, [r3, #0]
		}

		// If Rook wasn't already placed in correct spot, put it in correct spot
		if (PieceExists(ExpectedRookCastleCoordinate))
 8002f20:	4b15      	ldr	r3, [pc, #84]	; (8002f78 <HandlePlaceCastling+0xd8>)
 8002f22:	6818      	ldr	r0, [r3, #0]
 8002f24:	f000 fe74 	bl	8003c10 <PieceExists>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d00e      	beq.n	8002f4c <HandlePlaceCastling+0xac>
		{
			SetPiece(placedPiece.row, placedPiece.column, ExpectedRookCastleCoordinate.piece); // Assume the rook was placed here (doesn't matter)
 8002f2e:	79bb      	ldrb	r3, [r7, #6]
 8002f30:	79f9      	ldrb	r1, [r7, #7]
 8002f32:	4a11      	ldr	r2, [pc, #68]	; (8002f78 <HandlePlaceCastling+0xd8>)
 8002f34:	6812      	ldr	r2, [r2, #0]
 8002f36:	4618      	mov	r0, r3
 8002f38:	f000 fe90 	bl	8003c5c <SetPiece>
			AddIllegalPiece(placedPiece, ExpectedRookCastleCoordinate);
 8002f3c:	4b0e      	ldr	r3, [pc, #56]	; (8002f78 <HandlePlaceCastling+0xd8>)
 8002f3e:	6819      	ldr	r1, [r3, #0]
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	f000 fac7 	bl	80034d4 <AddIllegalPiece>
			SwitchTurnsAfterLegalState = 1;
 8002f46:	4b0d      	ldr	r3, [pc, #52]	; (8002f7c <HandlePlaceCastling+0xdc>)
 8002f48:	2201      	movs	r2, #1
 8002f4a:	701a      	strb	r2, [r3, #0]
		}
	}

	// If castling has been fulfilled
	if (!PieceExists(ExpectedKingCastleCoordinate) && !PieceExists(ExpectedRookCastleCoordinate))
 8002f4c:	4b09      	ldr	r3, [pc, #36]	; (8002f74 <HandlePlaceCastling+0xd4>)
 8002f4e:	6818      	ldr	r0, [r3, #0]
 8002f50:	f000 fe5e 	bl	8003c10 <PieceExists>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d108      	bne.n	8002f6c <HandlePlaceCastling+0xcc>
 8002f5a:	4b07      	ldr	r3, [pc, #28]	; (8002f78 <HandlePlaceCastling+0xd8>)
 8002f5c:	6818      	ldr	r0, [r3, #0]
 8002f5e:	f000 fe57 	bl	8003c10 <PieceExists>
 8002f62:	4603      	mov	r3, r0
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d101      	bne.n	8002f6c <HandlePlaceCastling+0xcc>
	{
		EndTurn();
 8002f68:	f000 fcc6 	bl	80038f8 <EndTurn>
	}
}
 8002f6c:	bf00      	nop
 8002f6e:	3708      	adds	r7, #8
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	200006b0 	.word	0x200006b0
 8002f78:	200006b4 	.word	0x200006b4
 8002f7c:	200006a9 	.word	0x200006a9

08002f80 <HandlePlaceMove>:

static void HandlePlaceMove(struct PieceCoordinate placedPiece)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b084      	sub	sp, #16
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
	uint8_t isMoveValid = ValidateMove(LastPickedUpPiece, placedPiece);
 8002f88:	4b15      	ldr	r3, [pc, #84]	; (8002fe0 <HandlePlaceMove+0x60>)
 8002f8a:	6879      	ldr	r1, [r7, #4]
 8002f8c:	6818      	ldr	r0, [r3, #0]
 8002f8e:	f000 fbcd 	bl	800372c <ValidateMove>
 8002f92:	4603      	mov	r3, r0
 8002f94:	73fb      	strb	r3, [r7, #15]
	SetPiece(placedPiece.row, placedPiece.column, LastPickedUpPiece.piece);
 8002f96:	79bb      	ldrb	r3, [r7, #6]
 8002f98:	79f9      	ldrb	r1, [r7, #7]
 8002f9a:	4a11      	ldr	r2, [pc, #68]	; (8002fe0 <HandlePlaceMove+0x60>)
 8002f9c:	6812      	ldr	r2, [r2, #0]
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f000 fe5c 	bl	8003c5c <SetPiece>

	if (isMoveValid)
 8002fa4:	7bfb      	ldrb	r3, [r7, #15]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d011      	beq.n	8002fce <HandlePlaceMove+0x4e>
	{
		// Store move to send to AI
		if(CurrentTurn == WHITE)
 8002faa:	4b0e      	ldr	r3, [pc, #56]	; (8002fe4 <HandlePlaceMove+0x64>)
 8002fac:	781b      	ldrb	r3, [r3, #0]
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d10a      	bne.n	8002fc8 <HandlePlaceMove+0x48>
		{
			MoveBuffer[2] = 'h' - placedPiece.column;
 8002fb2:	79fb      	ldrb	r3, [r7, #7]
 8002fb4:	f1c3 0368 	rsb	r3, r3, #104	; 0x68
 8002fb8:	b2da      	uxtb	r2, r3
 8002fba:	4b0b      	ldr	r3, [pc, #44]	; (8002fe8 <HandlePlaceMove+0x68>)
 8002fbc:	709a      	strb	r2, [r3, #2]
			MoveBuffer[3] = '1' + placedPiece.row;
 8002fbe:	79bb      	ldrb	r3, [r7, #6]
 8002fc0:	3331      	adds	r3, #49	; 0x31
 8002fc2:	b2da      	uxtb	r2, r3
 8002fc4:	4b08      	ldr	r3, [pc, #32]	; (8002fe8 <HandlePlaceMove+0x68>)
 8002fc6:	70da      	strb	r2, [r3, #3]
		}

		EndTurn();
 8002fc8:	f000 fc96 	bl	80038f8 <EndTurn>
	// If move was invalid, put piece back
	else
	{
		AddIllegalPiece(placedPiece, LastPickedUpPiece);
	}
}
 8002fcc:	e004      	b.n	8002fd8 <HandlePlaceMove+0x58>
		AddIllegalPiece(placedPiece, LastPickedUpPiece);
 8002fce:	4b04      	ldr	r3, [pc, #16]	; (8002fe0 <HandlePlaceMove+0x60>)
 8002fd0:	6819      	ldr	r1, [r3, #0]
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	f000 fa7e 	bl	80034d4 <AddIllegalPiece>
}
 8002fd8:	bf00      	nop
 8002fda:	3710      	adds	r7, #16
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	200005a0 	.word	0x200005a0
 8002fe4:	2000059c 	.word	0x2000059c
 8002fe8:	200006bc 	.word	0x200006bc

08002fec <HandlePlacePreemptPromotion>:

static void HandlePlacePreemptPromotion(struct PieceCoordinate placedPiece)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b082      	sub	sp, #8
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
	PawnToPromote = placedPiece;
 8002ff4:	4a05      	ldr	r2, [pc, #20]	; (800300c <HandlePlacePreemptPromotion+0x20>)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6013      	str	r3, [r2, #0]

	// Illuminate the PawnToPromote
	IlluminatePieceCoordinates(&PawnToPromote, 1);
 8002ffa:	2101      	movs	r1, #1
 8002ffc:	4803      	ldr	r0, [pc, #12]	; (800300c <HandlePlacePreemptPromotion+0x20>)
 8002ffe:	f000 f9eb 	bl	80033d8 <IlluminatePieceCoordinates>
}
 8003002:	bf00      	nop
 8003004:	3708      	adds	r7, #8
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	200006b8 	.word	0x200006b8

08003010 <HandlePlacePromotion>:

static void HandlePlacePromotion(struct PieceCoordinate placedPiece)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
	// If placed the promoted piece back into the pawn's old spot, get the PieceType (knight or queen) from the last button pressed and set the piece as that type
	if (IsPieceCoordinateSamePosition(placedPiece, PawnToPromote))
 8003018:	4b17      	ldr	r3, [pc, #92]	; (8003078 <HandlePlacePromotion+0x68>)
 800301a:	6819      	ldr	r1, [r3, #0]
 800301c:	6878      	ldr	r0, [r7, #4]
 800301e:	f000 fef7 	bl	8003e10 <IsPieceCoordinateSamePosition>
 8003022:	4603      	mov	r3, r0
 8003024:	2b00      	cmp	r3, #0
 8003026:	d01e      	beq.n	8003066 <HandlePlacePromotion+0x56>
	{
		// Get last button pressed, choose the piece type based on which button was pressed
		enum PieceType selectedPieceType;
		switch(GetLastButtonPressed())
 8003028:	f7fd fac0 	bl	80005ac <GetLastButtonPressed>
 800302c:	4603      	mov	r3, r0
 800302e:	2b01      	cmp	r3, #1
 8003030:	d002      	beq.n	8003038 <HandlePlacePromotion+0x28>
 8003032:	2b02      	cmp	r3, #2
 8003034:	d003      	beq.n	800303e <HandlePlacePromotion+0x2e>
			case KNIGHT_BUTTON:
				selectedPieceType = KNIGHT;
				break;
			default:
				/// @todo: play audio cue to select the piece type to promote to
				return;
 8003036:	e01b      	b.n	8003070 <HandlePlacePromotion+0x60>
				selectedPieceType = QUEEN;
 8003038:	2305      	movs	r3, #5
 800303a:	73fb      	strb	r3, [r7, #15]
				break;
 800303c:	e002      	b.n	8003044 <HandlePlacePromotion+0x34>
				selectedPieceType = KNIGHT;
 800303e:	2302      	movs	r3, #2
 8003040:	73fb      	strb	r3, [r7, #15]
				break;
 8003042:	bf00      	nop
		}

		// Set piece on chessboard and end the turn
		struct Piece promotedPiece = {selectedPieceType, CurrentTurn};
 8003044:	7bfb      	ldrb	r3, [r7, #15]
 8003046:	733b      	strb	r3, [r7, #12]
 8003048:	4b0c      	ldr	r3, [pc, #48]	; (800307c <HandlePlacePromotion+0x6c>)
 800304a:	781b      	ldrb	r3, [r3, #0]
 800304c:	737b      	strb	r3, [r7, #13]
		SetPiece(placedPiece.row, placedPiece.column, promotedPiece);
 800304e:	79bb      	ldrb	r3, [r7, #6]
 8003050:	79f9      	ldrb	r1, [r7, #7]
 8003052:	68fa      	ldr	r2, [r7, #12]
 8003054:	4618      	mov	r0, r3
 8003056:	f000 fe01 	bl	8003c5c <SetPiece>
		ClearPiece(&PawnToPromote);
 800305a:	4807      	ldr	r0, [pc, #28]	; (8003078 <HandlePlacePromotion+0x68>)
 800305c:	f000 fdee 	bl	8003c3c <ClearPiece>
		EndTurn();
 8003060:	f000 fc4a 	bl	80038f8 <EndTurn>
 8003064:	e004      	b.n	8003070 <HandlePlacePromotion+0x60>
	}

	// If player doesn't place the promotion into the pawn's old spot, it must be placed in the right spot
	else
	{
		AddIllegalPiece(placedPiece, PawnToPromote);
 8003066:	4b04      	ldr	r3, [pc, #16]	; (8003078 <HandlePlacePromotion+0x68>)
 8003068:	6819      	ldr	r1, [r3, #0]
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	f000 fa32 	bl	80034d4 <AddIllegalPiece>
	}
}
 8003070:	3710      	adds	r7, #16
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	200006b8 	.word	0x200006b8
 800307c:	2000059c 	.word	0x2000059c

08003080 <HandlePickup>:



static void HandlePickup(struct PieceCoordinate pickedUpPiece)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b082      	sub	sp, #8
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
	SetPiece(pickedUpPiece.row, pickedUpPiece.column, EMPTY_PIECE);
 8003088:	79bb      	ldrb	r3, [r7, #6]
 800308a:	79f9      	ldrb	r1, [r7, #7]
 800308c:	4a21      	ldr	r2, [pc, #132]	; (8003114 <HandlePickup+0x94>)
 800308e:	6812      	ldr	r2, [r2, #0]
 8003090:	4618      	mov	r0, r3
 8003092:	f000 fde3 	bl	8003c5c <SetPiece>

	// If a piece is picked up during an illegal state, if it's not an illegal piece it is NOW illegal
	if (NumIllegalPieces > 0)
 8003096:	4b20      	ldr	r3, [pc, #128]	; (8003118 <HandlePickup+0x98>)
 8003098:	781b      	ldrb	r3, [r3, #0]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d003      	beq.n	80030a6 <HandlePickup+0x26>
	{
		HandlePickupIllegalState(pickedUpPiece);
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	f000 f846 	bl	8003130 <HandlePickupIllegalState>
 80030a4:	e02b      	b.n	80030fe <HandlePickup+0x7e>
	}

	// If player picked up piece from other team, they will kill it
	else if (pickedUpPiece.piece.owner != CurrentTurn)
 80030a6:	797a      	ldrb	r2, [r7, #5]
 80030a8:	4b1c      	ldr	r3, [pc, #112]	; (800311c <HandlePickup+0x9c>)
 80030aa:	781b      	ldrb	r3, [r3, #0]
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d003      	beq.n	80030b8 <HandlePickup+0x38>
	{
		HandlePickupPreemptKill(pickedUpPiece);
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f000 f87f 	bl	80031b4 <HandlePickupPreemptKill>
 80030b6:	e022      	b.n	80030fe <HandlePickup+0x7e>
	}

	// If there's a piece to kill, this picked up piece must be able to kill it
	else if (PieceExists(PieceToKill))
 80030b8:	4b19      	ldr	r3, [pc, #100]	; (8003120 <HandlePickup+0xa0>)
 80030ba:	6818      	ldr	r0, [r3, #0]
 80030bc:	f000 fda8 	bl	8003c10 <PieceExists>
 80030c0:	4603      	mov	r3, r0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d003      	beq.n	80030ce <HandlePickup+0x4e>
	{
		HandlePickupKill(pickedUpPiece);
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f000 f882 	bl	80031d0 <HandlePickupKill>
 80030cc:	e017      	b.n	80030fe <HandlePickup+0x7e>
	}

	// If there's a pawn to promote, the picked up piece must be this pawn
	else if (PieceExists(PawnToPromote))
 80030ce:	4b15      	ldr	r3, [pc, #84]	; (8003124 <HandlePickup+0xa4>)
 80030d0:	6818      	ldr	r0, [r3, #0]
 80030d2:	f000 fd9d 	bl	8003c10 <PieceExists>
 80030d6:	4603      	mov	r3, r0
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d003      	beq.n	80030e4 <HandlePickup+0x64>
	{
		HandlePickupPromotion(pickedUpPiece);
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	f000 f91f 	bl	8003320 <HandlePickupPromotion>
 80030e2:	e00c      	b.n	80030fe <HandlePickup+0x7e>
	}

	// Same team picked up piece twice in a row, so castling is occurring
	else if (DidSameTeamPickupLast(pickedUpPiece.piece))
 80030e4:	6878      	ldr	r0, [r7, #4]
 80030e6:	f000 fe2b 	bl	8003d40 <DidSameTeamPickupLast>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d003      	beq.n	80030f8 <HandlePickup+0x78>
	{
		HandlePickupCastling(pickedUpPiece);
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	f000 f8a7 	bl	8003244 <HandlePickupCastling>
 80030f6:	e002      	b.n	80030fe <HandlePickup+0x7e>
	}

	// If simple pickup
	else
	{
		HandlePickupMove(pickedUpPiece);
 80030f8:	6878      	ldr	r0, [r7, #4]
 80030fa:	f000 f92b 	bl	8003354 <HandlePickupMove>
	}

	LastPickedUpPiece = pickedUpPiece;
 80030fe:	4a0a      	ldr	r2, [pc, #40]	; (8003128 <HandlePickup+0xa8>)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6013      	str	r3, [r2, #0]
	LastTransitionType = PICKUP;
 8003104:	4b09      	ldr	r3, [pc, #36]	; (800312c <HandlePickup+0xac>)
 8003106:	2200      	movs	r2, #0
 8003108:	701a      	strb	r2, [r3, #0]
}
 800310a:	bf00      	nop
 800310c:	3708      	adds	r7, #8
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop
 8003114:	20000008 	.word	0x20000008
 8003118:	200006a8 	.word	0x200006a8
 800311c:	2000059c 	.word	0x2000059c
 8003120:	200005a4 	.word	0x200005a4
 8003124:	200006b8 	.word	0x200006b8
 8003128:	200005a0 	.word	0x200005a0
 800312c:	2000059d 	.word	0x2000059d

08003130 <HandlePickupIllegalState>:

static void HandlePickupIllegalState(struct PieceCoordinate pickedUpPiece)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b084      	sub	sp, #16
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
	for (uint8_t i = 0; i < NumIllegalPieces; i++)
 8003138:	2300      	movs	r3, #0
 800313a:	73fb      	strb	r3, [r7, #15]
 800313c:	e022      	b.n	8003184 <HandlePickupIllegalState+0x54>
	{
		// If pickup for illegal piece, let it slide
		if (IsPieceCoordinateSamePosition(IllegalPieces[i].current, pickedUpPiece))
 800313e:	7bfb      	ldrb	r3, [r7, #15]
 8003140:	4a18      	ldr	r2, [pc, #96]	; (80031a4 <HandlePickupIllegalState+0x74>)
 8003142:	00db      	lsls	r3, r3, #3
 8003144:	4413      	add	r3, r2
 8003146:	6879      	ldr	r1, [r7, #4]
 8003148:	6858      	ldr	r0, [r3, #4]
 800314a:	f000 fe61 	bl	8003e10 <IsPieceCoordinateSamePosition>
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d014      	beq.n	800317e <HandlePickupIllegalState+0x4e>
		{
			// If pickup an illegal piece which is to be removed from the board is picked up, it is no longer illegal
			if (IsPieceCoordinateEqual(IllegalPieces[i].destination, OFFBOARD_PIECE_COORDINATE))
 8003154:	7bfb      	ldrb	r3, [r7, #15]
 8003156:	4914      	ldr	r1, [pc, #80]	; (80031a8 <HandlePickupIllegalState+0x78>)
 8003158:	4a12      	ldr	r2, [pc, #72]	; (80031a4 <HandlePickupIllegalState+0x74>)
 800315a:	6809      	ldr	r1, [r1, #0]
 800315c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8003160:	f000 fe3a 	bl	8003dd8 <IsPieceCoordinateEqual>
 8003164:	4603      	mov	r3, r0
 8003166:	2b00      	cmp	r3, #0
 8003168:	d017      	beq.n	800319a <HandlePickupIllegalState+0x6a>
			{
				// Remove from illegal pieces array
				RemoveIllegalPiece(i);
 800316a:	7bfb      	ldrb	r3, [r7, #15]
 800316c:	4618      	mov	r0, r3
 800316e:	f000 fa39 	bl	80035e4 <RemoveIllegalPiece>

				// If chessboard is valid, switch turns if flagged to do so
				CheckChessboardValidity(SwitchTurnsAfterLegalState);
 8003172:	4b0e      	ldr	r3, [pc, #56]	; (80031ac <HandlePickupIllegalState+0x7c>)
 8003174:	781b      	ldrb	r3, [r3, #0]
 8003176:	4618      	mov	r0, r3
 8003178:	f000 faa8 	bl	80036cc <CheckChessboardValidity>
			}
			return;
 800317c:	e00d      	b.n	800319a <HandlePickupIllegalState+0x6a>
	for (uint8_t i = 0; i < NumIllegalPieces; i++)
 800317e:	7bfb      	ldrb	r3, [r7, #15]
 8003180:	3301      	adds	r3, #1
 8003182:	73fb      	strb	r3, [r7, #15]
 8003184:	4b0a      	ldr	r3, [pc, #40]	; (80031b0 <HandlePickupIllegalState+0x80>)
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	7bfa      	ldrb	r2, [r7, #15]
 800318a:	429a      	cmp	r2, r3
 800318c:	d3d7      	bcc.n	800313e <HandlePickupIllegalState+0xe>
		}
	}

	// Player picked up a piece that wasn't illegal, so it must be added as an illegal piece which must be placed back
	AddIllegalPiece(OFFBOARD_PIECE_COORDINATE, pickedUpPiece);
 800318e:	4b06      	ldr	r3, [pc, #24]	; (80031a8 <HandlePickupIllegalState+0x78>)
 8003190:	6879      	ldr	r1, [r7, #4]
 8003192:	6818      	ldr	r0, [r3, #0]
 8003194:	f000 f99e 	bl	80034d4 <AddIllegalPiece>
 8003198:	e000      	b.n	800319c <HandlePickupIllegalState+0x6c>
			return;
 800319a:	bf00      	nop
}
 800319c:	3710      	adds	r7, #16
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	200005a8 	.word	0x200005a8
 80031a8:	20000010 	.word	0x20000010
 80031ac:	200006a9 	.word	0x200006a9
 80031b0:	200006a8 	.word	0x200006a8

080031b4 <HandlePickupPreemptKill>:

static void HandlePickupPreemptKill(struct PieceCoordinate pickedUpPiece)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
	PieceToKill = pickedUpPiece;
 80031bc:	4a03      	ldr	r2, [pc, #12]	; (80031cc <HandlePickupPreemptKill+0x18>)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6013      	str	r3, [r2, #0]
}
 80031c2:	bf00      	nop
 80031c4:	370c      	adds	r7, #12
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bc80      	pop	{r7}
 80031ca:	4770      	bx	lr
 80031cc:	200005a4 	.word	0x200005a4

080031d0 <HandlePickupKill>:

static void HandlePickupKill(struct PieceCoordinate pickedUpPiece)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b082      	sub	sp, #8
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
	// If pickedUpPiece can kill it, illuminate PieceToKill's spot
	if(ValidateKill(PieceToKill, pickedUpPiece))
 80031d8:	4b16      	ldr	r3, [pc, #88]	; (8003234 <HandlePickupKill+0x64>)
 80031da:	6879      	ldr	r1, [r7, #4]
 80031dc:	6818      	ldr	r0, [r3, #0]
 80031de:	f000 fa89 	bl	80036f4 <ValidateKill>
 80031e2:	4603      	mov	r3, r0
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d013      	beq.n	8003210 <HandlePickupKill+0x40>
	{
		IlluminatePieceCoordinates(&PieceToKill, 1);
 80031e8:	2101      	movs	r1, #1
 80031ea:	4812      	ldr	r0, [pc, #72]	; (8003234 <HandlePickupKill+0x64>)
 80031ec:	f000 f8f4 	bl	80033d8 <IlluminatePieceCoordinates>

		// Store move for AI
		if(CurrentTurn == WHITE)
 80031f0:	4b11      	ldr	r3, [pc, #68]	; (8003238 <HandlePickupKill+0x68>)
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d119      	bne.n	800322c <HandlePickupKill+0x5c>
		{
			MoveBuffer[0] = 'h' - pickedUpPiece.column;
 80031f8:	79fb      	ldrb	r3, [r7, #7]
 80031fa:	f1c3 0368 	rsb	r3, r3, #104	; 0x68
 80031fe:	b2da      	uxtb	r2, r3
 8003200:	4b0e      	ldr	r3, [pc, #56]	; (800323c <HandlePickupKill+0x6c>)
 8003202:	701a      	strb	r2, [r3, #0]
			MoveBuffer[1] = '1' + pickedUpPiece.row;
 8003204:	79bb      	ldrb	r3, [r7, #6]
 8003206:	3331      	adds	r3, #49	; 0x31
 8003208:	b2da      	uxtb	r2, r3
 800320a:	4b0c      	ldr	r3, [pc, #48]	; (800323c <HandlePickupKill+0x6c>)
 800320c:	705a      	strb	r2, [r3, #1]
	{
		AddIllegalPiece(OFFBOARD_PIECE_COORDINATE, PieceToKill);
		AddIllegalPiece(OFFBOARD_PIECE_COORDINATE, pickedUpPiece);
		ClearPiece(&PieceToKill);
	}
}
 800320e:	e00d      	b.n	800322c <HandlePickupKill+0x5c>
		AddIllegalPiece(OFFBOARD_PIECE_COORDINATE, PieceToKill);
 8003210:	4a08      	ldr	r2, [pc, #32]	; (8003234 <HandlePickupKill+0x64>)
 8003212:	4b0b      	ldr	r3, [pc, #44]	; (8003240 <HandlePickupKill+0x70>)
 8003214:	6811      	ldr	r1, [r2, #0]
 8003216:	6818      	ldr	r0, [r3, #0]
 8003218:	f000 f95c 	bl	80034d4 <AddIllegalPiece>
		AddIllegalPiece(OFFBOARD_PIECE_COORDINATE, pickedUpPiece);
 800321c:	4b08      	ldr	r3, [pc, #32]	; (8003240 <HandlePickupKill+0x70>)
 800321e:	6879      	ldr	r1, [r7, #4]
 8003220:	6818      	ldr	r0, [r3, #0]
 8003222:	f000 f957 	bl	80034d4 <AddIllegalPiece>
		ClearPiece(&PieceToKill);
 8003226:	4803      	ldr	r0, [pc, #12]	; (8003234 <HandlePickupKill+0x64>)
 8003228:	f000 fd08 	bl	8003c3c <ClearPiece>
}
 800322c:	bf00      	nop
 800322e:	3708      	adds	r7, #8
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	200005a4 	.word	0x200005a4
 8003238:	2000059c 	.word	0x2000059c
 800323c:	200006bc 	.word	0x200006bc
 8003240:	20000010 	.word	0x20000010

08003244 <HandlePickupCastling>:

static void HandlePickupCastling(struct PieceCoordinate pickedUpPiece)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b088      	sub	sp, #32
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
	struct PieceCoordinate rook;
	struct PieceCoordinate king;

	if (pickedUpPiece.piece.type == ROOK && LastPickedUpPiece.piece.type == KING)
 800324c:	793b      	ldrb	r3, [r7, #4]
 800324e:	2b04      	cmp	r3, #4
 8003250:	d109      	bne.n	8003266 <HandlePickupCastling+0x22>
 8003252:	4b2f      	ldr	r3, [pc, #188]	; (8003310 <HandlePickupCastling+0xcc>)
 8003254:	781b      	ldrb	r3, [r3, #0]
 8003256:	2b06      	cmp	r3, #6
 8003258:	d105      	bne.n	8003266 <HandlePickupCastling+0x22>
	{
		rook = pickedUpPiece;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	61fb      	str	r3, [r7, #28]
		king = LastPickedUpPiece;
 800325e:	4b2c      	ldr	r3, [pc, #176]	; (8003310 <HandlePickupCastling+0xcc>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	61bb      	str	r3, [r7, #24]
 8003264:	e018      	b.n	8003298 <HandlePickupCastling+0x54>
	}
	else if (pickedUpPiece.piece.type == KING && LastPickedUpPiece.piece.type == ROOK)
 8003266:	793b      	ldrb	r3, [r7, #4]
 8003268:	2b06      	cmp	r3, #6
 800326a:	d109      	bne.n	8003280 <HandlePickupCastling+0x3c>
 800326c:	4b28      	ldr	r3, [pc, #160]	; (8003310 <HandlePickupCastling+0xcc>)
 800326e:	781b      	ldrb	r3, [r3, #0]
 8003270:	2b04      	cmp	r3, #4
 8003272:	d105      	bne.n	8003280 <HandlePickupCastling+0x3c>
	{
		rook = LastPickedUpPiece;
 8003274:	4b26      	ldr	r3, [pc, #152]	; (8003310 <HandlePickupCastling+0xcc>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	61fb      	str	r3, [r7, #28]
		king = pickedUpPiece;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	61bb      	str	r3, [r7, #24]
 800327e:	e00b      	b.n	8003298 <HandlePickupCastling+0x54>
	}
	// If the past two picked up pieces aren't a king and rook, put them back
	else
	{
		AddIllegalPiece(OFFBOARD_PIECE_COORDINATE, pickedUpPiece);
 8003280:	4b24      	ldr	r3, [pc, #144]	; (8003314 <HandlePickupCastling+0xd0>)
 8003282:	6879      	ldr	r1, [r7, #4]
 8003284:	6818      	ldr	r0, [r3, #0]
 8003286:	f000 f925 	bl	80034d4 <AddIllegalPiece>
		AddIllegalPiece(OFFBOARD_PIECE_COORDINATE, LastPickedUpPiece);
 800328a:	4a21      	ldr	r2, [pc, #132]	; (8003310 <HandlePickupCastling+0xcc>)
 800328c:	4b21      	ldr	r3, [pc, #132]	; (8003314 <HandlePickupCastling+0xd0>)
 800328e:	6811      	ldr	r1, [r2, #0]
 8003290:	6818      	ldr	r0, [r3, #0]
 8003292:	f000 f91f 	bl	80034d4 <AddIllegalPiece>
		return;
 8003296:	e038      	b.n	800330a <HandlePickupCastling+0xc6>
	}

	if (ValidateCastling(rook, king))
 8003298:	69b9      	ldr	r1, [r7, #24]
 800329a:	69f8      	ldr	r0, [r7, #28]
 800329c:	f000 fa54 	bl	8003748 <ValidateCastling>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d026      	beq.n	80032f4 <HandlePickupCastling+0xb0>
	{
		struct PieceCoordinate expectedKingPieceCoordinate;
		struct PieceCoordinate expectedRookPieceCoordinate;
		CalculateCastlingPositions(rook, &expectedKingPieceCoordinate, &expectedRookPieceCoordinate);
 80032a6:	f107 0210 	add.w	r2, r7, #16
 80032aa:	f107 0314 	add.w	r3, r7, #20
 80032ae:	4619      	mov	r1, r3
 80032b0:	69f8      	ldr	r0, [r7, #28]
 80032b2:	f7fe ff4d 	bl	8002150 <CalculateCastlingPositions>

		// If castling won't result in a self-check then it's valid so copy to globals. Otherwise fall through to AddIllegalPiece.
		if (!WillResultInSelfCheck(rook, expectedRookPieceCoordinate) && !WillResultInSelfCheck(king, expectedKingPieceCoordinate))
 80032b6:	6939      	ldr	r1, [r7, #16]
 80032b8:	69f8      	ldr	r0, [r7, #28]
 80032ba:	f7fe fe0f 	bl	8001edc <WillResultInSelfCheck>
 80032be:	4603      	mov	r3, r0
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d117      	bne.n	80032f4 <HandlePickupCastling+0xb0>
 80032c4:	6979      	ldr	r1, [r7, #20]
 80032c6:	69b8      	ldr	r0, [r7, #24]
 80032c8:	f7fe fe08 	bl	8001edc <WillResultInSelfCheck>
 80032cc:	4603      	mov	r3, r0
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d110      	bne.n	80032f4 <HandlePickupCastling+0xb0>
		{
			ExpectedKingCastleCoordinate = expectedKingPieceCoordinate;
 80032d2:	4a11      	ldr	r2, [pc, #68]	; (8003318 <HandlePickupCastling+0xd4>)
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	6013      	str	r3, [r2, #0]
			ExpectedRookCastleCoordinate = expectedRookPieceCoordinate;
 80032d8:	4a10      	ldr	r2, [pc, #64]	; (800331c <HandlePickupCastling+0xd8>)
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	6013      	str	r3, [r2, #0]

			// Illuminate LEDs to the target castling locations
			struct PieceCoordinate pieceCoordinatesToIlluminate[] = { expectedKingPieceCoordinate, expectedRookPieceCoordinate};
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	60bb      	str	r3, [r7, #8]
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	60fb      	str	r3, [r7, #12]
			IlluminatePieceCoordinates(pieceCoordinatesToIlluminate, sizeof(pieceCoordinatesToIlluminate) / sizeof(*pieceCoordinatesToIlluminate));
 80032e6:	f107 0308 	add.w	r3, r7, #8
 80032ea:	2102      	movs	r1, #2
 80032ec:	4618      	mov	r0, r3
 80032ee:	f000 f873 	bl	80033d8 <IlluminatePieceCoordinates>
 80032f2:	e00a      	b.n	800330a <HandlePickupCastling+0xc6>

			return;
		}
	}

	AddIllegalPiece(OFFBOARD_PIECE_COORDINATE, pickedUpPiece);
 80032f4:	4b07      	ldr	r3, [pc, #28]	; (8003314 <HandlePickupCastling+0xd0>)
 80032f6:	6879      	ldr	r1, [r7, #4]
 80032f8:	6818      	ldr	r0, [r3, #0]
 80032fa:	f000 f8eb 	bl	80034d4 <AddIllegalPiece>
	AddIllegalPiece(OFFBOARD_PIECE_COORDINATE, LastPickedUpPiece);
 80032fe:	4a04      	ldr	r2, [pc, #16]	; (8003310 <HandlePickupCastling+0xcc>)
 8003300:	4b04      	ldr	r3, [pc, #16]	; (8003314 <HandlePickupCastling+0xd0>)
 8003302:	6811      	ldr	r1, [r2, #0]
 8003304:	6818      	ldr	r0, [r3, #0]
 8003306:	f000 f8e5 	bl	80034d4 <AddIllegalPiece>
}
 800330a:	3720      	adds	r7, #32
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}
 8003310:	200005a0 	.word	0x200005a0
 8003314:	20000010 	.word	0x20000010
 8003318:	200006b0 	.word	0x200006b0
 800331c:	200006b4 	.word	0x200006b4

08003320 <HandlePickupPromotion>:

static void HandlePickupPromotion(struct PieceCoordinate pickedUpPiece)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b082      	sub	sp, #8
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
	// All picked up pieces during a promotion must be the PawnToPromote, otherwise they must be placed back
	if (!IsPieceCoordinateEqual(pickedUpPiece, PawnToPromote))
 8003328:	4b08      	ldr	r3, [pc, #32]	; (800334c <HandlePickupPromotion+0x2c>)
 800332a:	6819      	ldr	r1, [r3, #0]
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f000 fd53 	bl	8003dd8 <IsPieceCoordinateEqual>
 8003332:	4603      	mov	r3, r0
 8003334:	2b00      	cmp	r3, #0
 8003336:	d104      	bne.n	8003342 <HandlePickupPromotion+0x22>
	{
		AddIllegalPiece(OFFBOARD_PIECE_COORDINATE, pickedUpPiece);
 8003338:	4b05      	ldr	r3, [pc, #20]	; (8003350 <HandlePickupPromotion+0x30>)
 800333a:	6879      	ldr	r1, [r7, #4]
 800333c:	6818      	ldr	r0, [r3, #0]
 800333e:	f000 f8c9 	bl	80034d4 <AddIllegalPiece>
	}
}
 8003342:	bf00      	nop
 8003344:	3708      	adds	r7, #8
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	200006b8 	.word	0x200006b8
 8003350:	20000010 	.word	0x20000010

08003354 <HandlePickupMove>:

static void HandlePickupMove(struct PieceCoordinate pickedUpPiece)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b090      	sub	sp, #64	; 0x40
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
	// If this piece isn't owned by the current team, then they must put it back down
	if (pickedUpPiece.piece.owner != CurrentTurn)
 800335c:	797a      	ldrb	r2, [r7, #5]
 800335e:	4b1a      	ldr	r3, [pc, #104]	; (80033c8 <HandlePickupMove+0x74>)
 8003360:	781b      	ldrb	r3, [r3, #0]
 8003362:	429a      	cmp	r2, r3
 8003364:	d005      	beq.n	8003372 <HandlePickupMove+0x1e>
	{
		AddIllegalPiece(EMPTY_PIECE_COORDINATE, pickedUpPiece);
 8003366:	4b19      	ldr	r3, [pc, #100]	; (80033cc <HandlePickupMove+0x78>)
 8003368:	6879      	ldr	r1, [r7, #4]
 800336a:	6818      	ldr	r0, [r3, #0]
 800336c:	f000 f8b2 	bl	80034d4 <AddIllegalPiece>
		{
			MoveBuffer[0] = 'h' - pickedUpPiece.column;
			MoveBuffer[1] = '1' + pickedUpPiece.row;
		}
	}
}
 8003370:	e026      	b.n	80033c0 <HandlePickupMove+0x6c>
		if (!(CurrentGameMode == PRACTICE && CurrentTurn == BLACK))
 8003372:	4b17      	ldr	r3, [pc, #92]	; (80033d0 <HandlePickupMove+0x7c>)
 8003374:	781b      	ldrb	r3, [r3, #0]
 8003376:	2b02      	cmp	r3, #2
 8003378:	d103      	bne.n	8003382 <HandlePickupMove+0x2e>
 800337a:	4b13      	ldr	r3, [pc, #76]	; (80033c8 <HandlePickupMove+0x74>)
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	2b02      	cmp	r3, #2
 8003380:	d00f      	beq.n	80033a2 <HandlePickupMove+0x4e>
			CalculateAllLegalPathsAndChecks(pickedUpPiece, allLegalPaths, &numLegalPaths);
 8003382:	f107 023f 	add.w	r2, r7, #63	; 0x3f
 8003386:	f107 0308 	add.w	r3, r7, #8
 800338a:	4619      	mov	r1, r3
 800338c:	6878      	ldr	r0, [r7, #4]
 800338e:	f7fe f98f 	bl	80016b0 <CalculateAllLegalPathsAndChecks>
			IlluminateCoordinates(allLegalPaths, numLegalPaths);
 8003392:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8003396:	f107 0308 	add.w	r3, r7, #8
 800339a:	4611      	mov	r1, r2
 800339c:	4618      	mov	r0, r3
 800339e:	f000 f859 	bl	8003454 <IlluminateCoordinates>
		if(CurrentTurn == WHITE)
 80033a2:	4b09      	ldr	r3, [pc, #36]	; (80033c8 <HandlePickupMove+0x74>)
 80033a4:	781b      	ldrb	r3, [r3, #0]
 80033a6:	2b01      	cmp	r3, #1
 80033a8:	d10a      	bne.n	80033c0 <HandlePickupMove+0x6c>
			MoveBuffer[0] = 'h' - pickedUpPiece.column;
 80033aa:	79fb      	ldrb	r3, [r7, #7]
 80033ac:	f1c3 0368 	rsb	r3, r3, #104	; 0x68
 80033b0:	b2da      	uxtb	r2, r3
 80033b2:	4b08      	ldr	r3, [pc, #32]	; (80033d4 <HandlePickupMove+0x80>)
 80033b4:	701a      	strb	r2, [r3, #0]
			MoveBuffer[1] = '1' + pickedUpPiece.row;
 80033b6:	79bb      	ldrb	r3, [r7, #6]
 80033b8:	3331      	adds	r3, #49	; 0x31
 80033ba:	b2da      	uxtb	r2, r3
 80033bc:	4b05      	ldr	r3, [pc, #20]	; (80033d4 <HandlePickupMove+0x80>)
 80033be:	705a      	strb	r2, [r3, #1]
}
 80033c0:	bf00      	nop
 80033c2:	3740      	adds	r7, #64	; 0x40
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	2000059c 	.word	0x2000059c
 80033cc:	2000000c 	.word	0x2000000c
 80033d0:	2000197c 	.word	0x2000197c
 80033d4:	200006bc 	.word	0x200006bc

080033d8 <IlluminatePieceCoordinates>:

static void IlluminatePieceCoordinates(struct PieceCoordinate* pieceCoordinates, uint8_t numPieceCoordinates)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b094      	sub	sp, #80	; 0x50
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
 80033e0:	460b      	mov	r3, r1
 80033e2:	70fb      	strb	r3, [r7, #3]
	uint8_t board[NUM_ROWS][NUM_COLS] = {0};
 80033e4:	f107 030c 	add.w	r3, r7, #12
 80033e8:	2240      	movs	r2, #64	; 0x40
 80033ea:	2100      	movs	r1, #0
 80033ec:	4618      	mov	r0, r3
 80033ee:	f004 f9eb 	bl	80077c8 <memset>
	for(uint8_t i = 0; i < numPieceCoordinates; i++)
 80033f2:	2300      	movs	r3, #0
 80033f4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 80033f8:	e01a      	b.n	8003430 <IlluminatePieceCoordinates+0x58>
	{
		board[pieceCoordinates[i].row][pieceCoordinates[i].column] = 1;
 80033fa:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80033fe:	009b      	lsls	r3, r3, #2
 8003400:	687a      	ldr	r2, [r7, #4]
 8003402:	4413      	add	r3, r2
 8003404:	789b      	ldrb	r3, [r3, #2]
 8003406:	4619      	mov	r1, r3
 8003408:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800340c:	009b      	lsls	r3, r3, #2
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	4413      	add	r3, r2
 8003412:	78db      	ldrb	r3, [r3, #3]
 8003414:	461a      	mov	r2, r3
 8003416:	00cb      	lsls	r3, r1, #3
 8003418:	f107 0150 	add.w	r1, r7, #80	; 0x50
 800341c:	440b      	add	r3, r1
 800341e:	4413      	add	r3, r2
 8003420:	3b44      	subs	r3, #68	; 0x44
 8003422:	2201      	movs	r2, #1
 8003424:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < numPieceCoordinates; i++)
 8003426:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800342a:	3301      	adds	r3, #1
 800342c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8003430:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8003434:	78fb      	ldrb	r3, [r7, #3]
 8003436:	429a      	cmp	r2, r3
 8003438:	d3df      	bcc.n	80033fa <IlluminatePieceCoordinates+0x22>
	}
	writeBoardValue(&hspi1, board);
 800343a:	f107 030c 	add.w	r3, r7, #12
 800343e:	4619      	mov	r1, r3
 8003440:	4803      	ldr	r0, [pc, #12]	; (8003450 <IlluminatePieceCoordinates+0x78>)
 8003442:	f7fd fade 	bl	8000a02 <writeBoardValue>
}
 8003446:	bf00      	nop
 8003448:	3750      	adds	r7, #80	; 0x50
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
 800344e:	bf00      	nop
 8003450:	200018e4 	.word	0x200018e4

08003454 <IlluminateCoordinates>:

static void IlluminateCoordinates(struct Coordinate* coordinates, uint8_t numCoordinates)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b094      	sub	sp, #80	; 0x50
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
 800345c:	460b      	mov	r3, r1
 800345e:	70fb      	strb	r3, [r7, #3]
	uint8_t board[NUM_ROWS][NUM_COLS] = {0};
 8003460:	f107 030c 	add.w	r3, r7, #12
 8003464:	2240      	movs	r2, #64	; 0x40
 8003466:	2100      	movs	r1, #0
 8003468:	4618      	mov	r0, r3
 800346a:	f004 f9ad 	bl	80077c8 <memset>
	for(uint8_t i = 0; i < numCoordinates; i++)
 800346e:	2300      	movs	r3, #0
 8003470:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8003474:	e01c      	b.n	80034b0 <IlluminateCoordinates+0x5c>
	{
		board[coordinates[i].row][coordinates[i].column] = 1;
 8003476:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800347a:	005b      	lsls	r3, r3, #1
 800347c:	687a      	ldr	r2, [r7, #4]
 800347e:	4413      	add	r3, r2
 8003480:	f993 3000 	ldrsb.w	r3, [r3]
 8003484:	4619      	mov	r1, r3
 8003486:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800348a:	005b      	lsls	r3, r3, #1
 800348c:	687a      	ldr	r2, [r7, #4]
 800348e:	4413      	add	r3, r2
 8003490:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8003494:	461a      	mov	r2, r3
 8003496:	00cb      	lsls	r3, r1, #3
 8003498:	f107 0150 	add.w	r1, r7, #80	; 0x50
 800349c:	440b      	add	r3, r1
 800349e:	4413      	add	r3, r2
 80034a0:	3b44      	subs	r3, #68	; 0x44
 80034a2:	2201      	movs	r2, #1
 80034a4:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < numCoordinates; i++)
 80034a6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80034aa:	3301      	adds	r3, #1
 80034ac:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 80034b0:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 80034b4:	78fb      	ldrb	r3, [r7, #3]
 80034b6:	429a      	cmp	r2, r3
 80034b8:	d3dd      	bcc.n	8003476 <IlluminateCoordinates+0x22>
	}
	writeBoardValue(&hspi1, board);
 80034ba:	f107 030c 	add.w	r3, r7, #12
 80034be:	4619      	mov	r1, r3
 80034c0:	4803      	ldr	r0, [pc, #12]	; (80034d0 <IlluminateCoordinates+0x7c>)
 80034c2:	f7fd fa9e 	bl	8000a02 <writeBoardValue>
}
 80034c6:	bf00      	nop
 80034c8:	3750      	adds	r7, #80	; 0x50
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	200018e4 	.word	0x200018e4

080034d4 <AddIllegalPiece>:

/**
 * @brief Put an illegal piece in the IllegalPieceDestinations array. Destination is the correct destination of the piece and Current is the current position of the piece.
 */
static void AddIllegalPiece(struct PieceCoordinate current, struct PieceCoordinate destination)
{
 80034d4:	b590      	push	{r4, r7, lr}
 80034d6:	b0c5      	sub	sp, #276	; 0x114
 80034d8:	af00      	add	r7, sp, #0
 80034da:	1d3b      	adds	r3, r7, #4
 80034dc:	6018      	str	r0, [r3, #0]
 80034de:	463b      	mov	r3, r7
 80034e0:	6019      	str	r1, [r3, #0]
	current.piece = destination.piece;
 80034e2:	1d3b      	adds	r3, r7, #4
 80034e4:	463a      	mov	r2, r7
 80034e6:	8812      	ldrh	r2, [r2, #0]
 80034e8:	801a      	strh	r2, [r3, #0]

	// Do not add duplicate pieces
	for(uint8_t i = 0; i < NumIllegalPieces; i++)
 80034ea:	2300      	movs	r3, #0
 80034ec:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80034f0:	e011      	b.n	8003516 <AddIllegalPiece+0x42>
	{
		if(IsPieceCoordinateSamePosition(IllegalPieces[i].current, current))
 80034f2:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80034f6:	1d3a      	adds	r2, r7, #4
 80034f8:	4938      	ldr	r1, [pc, #224]	; (80035dc <AddIllegalPiece+0x108>)
 80034fa:	00db      	lsls	r3, r3, #3
 80034fc:	440b      	add	r3, r1
 80034fe:	6811      	ldr	r1, [r2, #0]
 8003500:	6858      	ldr	r0, [r3, #4]
 8003502:	f000 fc85 	bl	8003e10 <IsPieceCoordinateSamePosition>
 8003506:	4603      	mov	r3, r0
 8003508:	2b00      	cmp	r3, #0
 800350a:	d161      	bne.n	80035d0 <AddIllegalPiece+0xfc>
	for(uint8_t i = 0; i < NumIllegalPieces; i++)
 800350c:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8003510:	3301      	adds	r3, #1
 8003512:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8003516:	4b32      	ldr	r3, [pc, #200]	; (80035e0 <AddIllegalPiece+0x10c>)
 8003518:	781b      	ldrb	r3, [r3, #0]
 800351a:	f897 210f 	ldrb.w	r2, [r7, #271]	; 0x10f
 800351e:	429a      	cmp	r2, r3
 8003520:	d3e7      	bcc.n	80034f2 <AddIllegalPiece+0x1e>
			return;
		}
	}

	// Add illegal pieces to array
	IllegalPieces[NumIllegalPieces].current = current;
 8003522:	4b2f      	ldr	r3, [pc, #188]	; (80035e0 <AddIllegalPiece+0x10c>)
 8003524:	781b      	ldrb	r3, [r3, #0]
 8003526:	4a2d      	ldr	r2, [pc, #180]	; (80035dc <AddIllegalPiece+0x108>)
 8003528:	00db      	lsls	r3, r3, #3
 800352a:	4413      	add	r3, r2
 800352c:	1d3a      	adds	r2, r7, #4
 800352e:	6812      	ldr	r2, [r2, #0]
 8003530:	605a      	str	r2, [r3, #4]
	IllegalPieces[NumIllegalPieces].destination = destination;
 8003532:	4b2b      	ldr	r3, [pc, #172]	; (80035e0 <AddIllegalPiece+0x10c>)
 8003534:	781b      	ldrb	r3, [r3, #0]
 8003536:	4619      	mov	r1, r3
 8003538:	4a28      	ldr	r2, [pc, #160]	; (80035dc <AddIllegalPiece+0x108>)
 800353a:	463b      	mov	r3, r7
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	NumIllegalPieces++;
 8003542:	4b27      	ldr	r3, [pc, #156]	; (80035e0 <AddIllegalPiece+0x10c>)
 8003544:	781b      	ldrb	r3, [r3, #0]
 8003546:	3301      	adds	r3, #1
 8003548:	b2da      	uxtb	r2, r3
 800354a:	4b25      	ldr	r3, [pc, #148]	; (80035e0 <AddIllegalPiece+0x10c>)
 800354c:	701a      	strb	r2, [r3, #0]

	// Illuminate all illegal pieces
	uint8_t j = 0;
 800354e:	2300      	movs	r3, #0
 8003550:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
	struct PieceCoordinate pieceCoordinates[2 * MAX_ILLEGAL_PIECES] = {0};
 8003554:	f107 030c 	add.w	r3, r7, #12
 8003558:	4618      	mov	r0, r3
 800355a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800355e:	461a      	mov	r2, r3
 8003560:	2100      	movs	r1, #0
 8003562:	f004 f931 	bl	80077c8 <memset>
	for(uint8_t i = 0; i < NumIllegalPieces; i++)
 8003566:	2300      	movs	r3, #0
 8003568:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
 800356c:	e023      	b.n	80035b6 <AddIllegalPiece+0xe2>
	{
		pieceCoordinates[j++] = IllegalPieces[i].current;
 800356e:	f897 110d 	ldrb.w	r1, [r7, #269]	; 0x10d
 8003572:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8003576:	1c5a      	adds	r2, r3, #1
 8003578:	f887 210e 	strb.w	r2, [r7, #270]	; 0x10e
 800357c:	461c      	mov	r4, r3
 800357e:	f107 020c 	add.w	r2, r7, #12
 8003582:	4816      	ldr	r0, [pc, #88]	; (80035dc <AddIllegalPiece+0x108>)
 8003584:	00cb      	lsls	r3, r1, #3
 8003586:	4403      	add	r3, r0
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
		pieceCoordinates[j++] = IllegalPieces[i].destination;
 800358e:	f897 210d 	ldrb.w	r2, [r7, #269]	; 0x10d
 8003592:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8003596:	1c59      	adds	r1, r3, #1
 8003598:	f887 110e 	strb.w	r1, [r7, #270]	; 0x10e
 800359c:	4618      	mov	r0, r3
 800359e:	f107 030c 	add.w	r3, r7, #12
 80035a2:	490e      	ldr	r1, [pc, #56]	; (80035dc <AddIllegalPiece+0x108>)
 80035a4:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
 80035a8:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
	for(uint8_t i = 0; i < NumIllegalPieces; i++)
 80035ac:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 80035b0:	3301      	adds	r3, #1
 80035b2:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
 80035b6:	4b0a      	ldr	r3, [pc, #40]	; (80035e0 <AddIllegalPiece+0x10c>)
 80035b8:	781b      	ldrb	r3, [r3, #0]
 80035ba:	f897 210d 	ldrb.w	r2, [r7, #269]	; 0x10d
 80035be:	429a      	cmp	r2, r3
 80035c0:	d3d5      	bcc.n	800356e <AddIllegalPiece+0x9a>
	}
	IlluminatePieceCoordinates(pieceCoordinates, sizeof(pieceCoordinates) / sizeof(*pieceCoordinates));
 80035c2:	f107 030c 	add.w	r3, r7, #12
 80035c6:	2140      	movs	r1, #64	; 0x40
 80035c8:	4618      	mov	r0, r3
 80035ca:	f7ff ff05 	bl	80033d8 <IlluminatePieceCoordinates>
 80035ce:	e000      	b.n	80035d2 <AddIllegalPiece+0xfe>
			return;
 80035d0:	bf00      	nop
}
 80035d2:	f507 778a 	add.w	r7, r7, #276	; 0x114
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd90      	pop	{r4, r7, pc}
 80035da:	bf00      	nop
 80035dc:	200005a8 	.word	0x200005a8
 80035e0:	200006a8 	.word	0x200006a8

080035e4 <RemoveIllegalPiece>:

/**
 * @brief Remove illegal piece from IllegalPieces array given its index
 */
static void RemoveIllegalPiece(uint8_t index)
{
 80035e4:	b590      	push	{r4, r7, lr}
 80035e6:	b0c5      	sub	sp, #276	; 0x114
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	4602      	mov	r2, r0
 80035ec:	1dfb      	adds	r3, r7, #7
 80035ee:	701a      	strb	r2, [r3, #0]
	// Remove illegal piece from array
	NumIllegalPieces--;
 80035f0:	4b34      	ldr	r3, [pc, #208]	; (80036c4 <RemoveIllegalPiece+0xe0>)
 80035f2:	781b      	ldrb	r3, [r3, #0]
 80035f4:	3b01      	subs	r3, #1
 80035f6:	b2da      	uxtb	r2, r3
 80035f8:	4b32      	ldr	r3, [pc, #200]	; (80036c4 <RemoveIllegalPiece+0xe0>)
 80035fa:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = index; i < NumIllegalPieces; i++)
 80035fc:	1dfb      	adds	r3, r7, #7
 80035fe:	781b      	ldrb	r3, [r3, #0]
 8003600:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8003604:	e013      	b.n	800362e <RemoveIllegalPiece+0x4a>
	{
		IllegalPieces[i] = IllegalPieces[i + 1];
 8003606:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800360a:	1c5a      	adds	r2, r3, #1
 800360c:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8003610:	482d      	ldr	r0, [pc, #180]	; (80036c8 <RemoveIllegalPiece+0xe4>)
 8003612:	492d      	ldr	r1, [pc, #180]	; (80036c8 <RemoveIllegalPiece+0xe4>)
 8003614:	00db      	lsls	r3, r3, #3
 8003616:	4403      	add	r3, r0
 8003618:	00d2      	lsls	r2, r2, #3
 800361a:	440a      	add	r2, r1
 800361c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003620:	e883 0003 	stmia.w	r3, {r0, r1}
	for (uint8_t i = index; i < NumIllegalPieces; i++)
 8003624:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8003628:	3301      	adds	r3, #1
 800362a:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 800362e:	4b25      	ldr	r3, [pc, #148]	; (80036c4 <RemoveIllegalPiece+0xe0>)
 8003630:	781b      	ldrb	r3, [r3, #0]
 8003632:	f897 210f 	ldrb.w	r2, [r7, #271]	; 0x10f
 8003636:	429a      	cmp	r2, r3
 8003638:	d3e5      	bcc.n	8003606 <RemoveIllegalPiece+0x22>
	}

	// Unilluminate the piece that was removed
	uint8_t j = 0;
 800363a:	2300      	movs	r3, #0
 800363c:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
	struct PieceCoordinate pieceCoordinates[2 * MAX_ILLEGAL_PIECES] = {0};
 8003640:	f107 030c 	add.w	r3, r7, #12
 8003644:	4618      	mov	r0, r3
 8003646:	f44f 7380 	mov.w	r3, #256	; 0x100
 800364a:	461a      	mov	r2, r3
 800364c:	2100      	movs	r1, #0
 800364e:	f004 f8bb 	bl	80077c8 <memset>
	for(uint8_t i = 0; i < NumIllegalPieces; i++)
 8003652:	2300      	movs	r3, #0
 8003654:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
 8003658:	e023      	b.n	80036a2 <RemoveIllegalPiece+0xbe>
	{
		pieceCoordinates[j++] = IllegalPieces[i].current;
 800365a:	f897 110d 	ldrb.w	r1, [r7, #269]	; 0x10d
 800365e:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8003662:	1c5a      	adds	r2, r3, #1
 8003664:	f887 210e 	strb.w	r2, [r7, #270]	; 0x10e
 8003668:	461c      	mov	r4, r3
 800366a:	f107 020c 	add.w	r2, r7, #12
 800366e:	4816      	ldr	r0, [pc, #88]	; (80036c8 <RemoveIllegalPiece+0xe4>)
 8003670:	00cb      	lsls	r3, r1, #3
 8003672:	4403      	add	r3, r0
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
		pieceCoordinates[j++] = IllegalPieces[i].destination;
 800367a:	f897 210d 	ldrb.w	r2, [r7, #269]	; 0x10d
 800367e:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8003682:	1c59      	adds	r1, r3, #1
 8003684:	f887 110e 	strb.w	r1, [r7, #270]	; 0x10e
 8003688:	4618      	mov	r0, r3
 800368a:	f107 030c 	add.w	r3, r7, #12
 800368e:	490e      	ldr	r1, [pc, #56]	; (80036c8 <RemoveIllegalPiece+0xe4>)
 8003690:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
 8003694:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
	for(uint8_t i = 0; i < NumIllegalPieces; i++)
 8003698:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 800369c:	3301      	adds	r3, #1
 800369e:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
 80036a2:	4b08      	ldr	r3, [pc, #32]	; (80036c4 <RemoveIllegalPiece+0xe0>)
 80036a4:	781b      	ldrb	r3, [r3, #0]
 80036a6:	f897 210d 	ldrb.w	r2, [r7, #269]	; 0x10d
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d3d5      	bcc.n	800365a <RemoveIllegalPiece+0x76>
	}
	IlluminatePieceCoordinates(pieceCoordinates, sizeof(pieceCoordinates) / sizeof(*pieceCoordinates));
 80036ae:	f107 030c 	add.w	r3, r7, #12
 80036b2:	2140      	movs	r1, #64	; 0x40
 80036b4:	4618      	mov	r0, r3
 80036b6:	f7ff fe8f 	bl	80033d8 <IlluminatePieceCoordinates>
}
 80036ba:	bf00      	nop
 80036bc:	f507 778a 	add.w	r7, r7, #276	; 0x114
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd90      	pop	{r4, r7, pc}
 80036c4:	200006a8 	.word	0x200006a8
 80036c8:	200005a8 	.word	0x200005a8

080036cc <CheckChessboardValidity>:

/**
 * @brief Check if chessboard is valid and switch turns if flagged to do so
 */
static void CheckChessboardValidity(uint8_t switchTurns)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b082      	sub	sp, #8
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	4603      	mov	r3, r0
 80036d4:	71fb      	strb	r3, [r7, #7]
	if (NumIllegalPieces == 0)
 80036d6:	4b06      	ldr	r3, [pc, #24]	; (80036f0 <CheckChessboardValidity+0x24>)
 80036d8:	781b      	ldrb	r3, [r3, #0]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d104      	bne.n	80036e8 <CheckChessboardValidity+0x1c>
	{
		if (switchTurns)
 80036de:	79fb      	ldrb	r3, [r7, #7]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d001      	beq.n	80036e8 <CheckChessboardValidity+0x1c>
		{
			EndTurn();
 80036e4:	f000 f908 	bl	80038f8 <EndTurn>
		}
	}
}
 80036e8:	bf00      	nop
 80036ea:	3708      	adds	r7, #8
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}
 80036f0:	200006a8 	.word	0x200006a8

080036f4 <ValidateKill>:
/**
 * @brief Return 1 if the given killer can take the victim, 0 otherwise. If the victim cannot be killed, then this is an illegal/impossible kill
 * so the victim and killer must return to their original spots, and a new move must be done.
 */
static uint8_t ValidateKill(struct PieceCoordinate victim, struct PieceCoordinate killer)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b084      	sub	sp, #16
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	6039      	str	r1, [r7, #0]
	// Temporarily add back victim and then check if it can be killed (need to be done for PAWN)
	SetPieceCoordinate(victim);
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f000 fac4 	bl	8003c8c <SetPieceCoordinate>

	uint8_t valid = ValidateMove(killer, victim);
 8003704:	6879      	ldr	r1, [r7, #4]
 8003706:	6838      	ldr	r0, [r7, #0]
 8003708:	f000 f810 	bl	800372c <ValidateMove>
 800370c:	4603      	mov	r3, r0
 800370e:	73fb      	strb	r3, [r7, #15]

	// Clear victim again
	victim.piece = EMPTY_PIECE;
 8003710:	4b05      	ldr	r3, [pc, #20]	; (8003728 <ValidateKill+0x34>)
 8003712:	881b      	ldrh	r3, [r3, #0]
 8003714:	80bb      	strh	r3, [r7, #4]
	SetPieceCoordinate(victim);
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	f000 fab8 	bl	8003c8c <SetPieceCoordinate>

	return valid;
 800371c:	7bfb      	ldrb	r3, [r7, #15]
}
 800371e:	4618      	mov	r0, r3
 8003720:	3710      	adds	r7, #16
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	20000008 	.word	0x20000008

0800372c <ValidateMove>:
/**
 * @brief Return 1 if the "to" is in the legal paths for "from", 0 otherwise. If the move is invalid, then the "from" must be placed back
 * in its original spot, and a new move must be done.
 */
static uint8_t ValidateMove(struct PieceCoordinate from, struct PieceCoordinate to)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b082      	sub	sp, #8
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
 8003734:	6039      	str	r1, [r7, #0]
	return IsLegalMove(from, to);
 8003736:	6839      	ldr	r1, [r7, #0]
 8003738:	6878      	ldr	r0, [r7, #4]
 800373a:	f7fd ff41 	bl	80015c0 <IsLegalMove>
 800373e:	4603      	mov	r3, r0
}
 8003740:	4618      	mov	r0, r3
 8003742:	3708      	adds	r7, #8
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}

08003748 <ValidateCastling>:

/**
 * @brief Return 1 if the given rook can castle with the given king. If not, they should return to their original positions.
 */
static uint8_t ValidateCastling(struct PieceCoordinate rook, struct PieceCoordinate king)
{
 8003748:	b480      	push	{r7}
 800374a:	b083      	sub	sp, #12
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
 8003750:	6039      	str	r1, [r7, #0]
	// If white king can castle and the king and rook are in the starting row
	if (king.row == 0 && rook.row == 0 && CanWhiteKingCastle)
 8003752:	78bb      	ldrb	r3, [r7, #2]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d119      	bne.n	800378c <ValidateCastling+0x44>
 8003758:	79bb      	ldrb	r3, [r7, #6]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d116      	bne.n	800378c <ValidateCastling+0x44>
 800375e:	4b1d      	ldr	r3, [pc, #116]	; (80037d4 <ValidateCastling+0x8c>)
 8003760:	781b      	ldrb	r3, [r3, #0]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d012      	beq.n	800378c <ValidateCastling+0x44>
	{
		return (rook.column == 0 && CanA1Castle) || (rook.column == 7 && CanH1Castle);
 8003766:	79fb      	ldrb	r3, [r7, #7]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d103      	bne.n	8003774 <ValidateCastling+0x2c>
 800376c:	4b1a      	ldr	r3, [pc, #104]	; (80037d8 <ValidateCastling+0x90>)
 800376e:	781b      	ldrb	r3, [r3, #0]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d106      	bne.n	8003782 <ValidateCastling+0x3a>
 8003774:	79fb      	ldrb	r3, [r7, #7]
 8003776:	2b07      	cmp	r3, #7
 8003778:	d105      	bne.n	8003786 <ValidateCastling+0x3e>
 800377a:	4b18      	ldr	r3, [pc, #96]	; (80037dc <ValidateCastling+0x94>)
 800377c:	781b      	ldrb	r3, [r3, #0]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d001      	beq.n	8003786 <ValidateCastling+0x3e>
 8003782:	2301      	movs	r3, #1
 8003784:	e000      	b.n	8003788 <ValidateCastling+0x40>
 8003786:	2300      	movs	r3, #0
 8003788:	b2db      	uxtb	r3, r3
 800378a:	e01d      	b.n	80037c8 <ValidateCastling+0x80>
	}
	// If black king can castle and the king and rook are in the starting row
	else if (king.row == 7 && rook.row == 7 && CanBlackKingCastle)
 800378c:	78bb      	ldrb	r3, [r7, #2]
 800378e:	2b07      	cmp	r3, #7
 8003790:	d119      	bne.n	80037c6 <ValidateCastling+0x7e>
 8003792:	79bb      	ldrb	r3, [r7, #6]
 8003794:	2b07      	cmp	r3, #7
 8003796:	d116      	bne.n	80037c6 <ValidateCastling+0x7e>
 8003798:	4b11      	ldr	r3, [pc, #68]	; (80037e0 <ValidateCastling+0x98>)
 800379a:	781b      	ldrb	r3, [r3, #0]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d012      	beq.n	80037c6 <ValidateCastling+0x7e>
	{
		return (rook.column == 0 && CanA8Castle) || (rook.column == 7 && CanH8Castle);
 80037a0:	79fb      	ldrb	r3, [r7, #7]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d103      	bne.n	80037ae <ValidateCastling+0x66>
 80037a6:	4b0f      	ldr	r3, [pc, #60]	; (80037e4 <ValidateCastling+0x9c>)
 80037a8:	781b      	ldrb	r3, [r3, #0]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d106      	bne.n	80037bc <ValidateCastling+0x74>
 80037ae:	79fb      	ldrb	r3, [r7, #7]
 80037b0:	2b07      	cmp	r3, #7
 80037b2:	d105      	bne.n	80037c0 <ValidateCastling+0x78>
 80037b4:	4b0c      	ldr	r3, [pc, #48]	; (80037e8 <ValidateCastling+0xa0>)
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d001      	beq.n	80037c0 <ValidateCastling+0x78>
 80037bc:	2301      	movs	r3, #1
 80037be:	e000      	b.n	80037c2 <ValidateCastling+0x7a>
 80037c0:	2300      	movs	r3, #0
 80037c2:	b2db      	uxtb	r3, r3
 80037c4:	e000      	b.n	80037c8 <ValidateCastling+0x80>
	}
	return 0;
 80037c6:	2300      	movs	r3, #0
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	370c      	adds	r7, #12
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bc80      	pop	{r7}
 80037d0:	4770      	bx	lr
 80037d2:	bf00      	nop
 80037d4:	200006ae 	.word	0x200006ae
 80037d8:	200006aa 	.word	0x200006aa
 80037dc:	200006ab 	.word	0x200006ab
 80037e0:	200006af 	.word	0x200006af
 80037e4:	200006ac 	.word	0x200006ac
 80037e8:	200006ad 	.word	0x200006ad

080037ec <ValidateStartPositions>:

uint8_t ValidateStartPositions()
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b0a2      	sub	sp, #136	; 0x88
 80037f0:	af00      	add	r7, sp, #0
	struct Coordinate invalidCoordinates[NUM_COLS * NUM_ROWS] = {0};
 80037f2:	1d3b      	adds	r3, r7, #4
 80037f4:	2280      	movs	r2, #128	; 0x80
 80037f6:	2100      	movs	r1, #0
 80037f8:	4618      	mov	r0, r3
 80037fa:	f003 ffe5 	bl	80077c8 <memset>
	uint8_t numInvalidCoordinates = 0;
 80037fe:	2300      	movs	r3, #0
 8003800:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

	for (uint8_t column = 0; column < NUM_COLS; column++)
 8003804:	2300      	movs	r3, #0
 8003806:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800380a:	e05c      	b.n	80038c6 <ValidateStartPositions+0xda>
	{
		WriteColumn(column);
 800380c:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8003810:	4618      	mov	r0, r3
 8003812:	f7ff f941 	bl	8002a98 <WriteColumn>
		for (uint8_t row = 0; row < NUM_ROWS; row++)
 8003816:	2300      	movs	r3, #0
 8003818:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
 800381c:	e04a      	b.n	80038b4 <ValidateStartPositions+0xc8>
		{
			GPIO_PinState cellValue = ReadRow(row);
 800381e:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 8003822:	4618      	mov	r0, r3
 8003824:	f7ff f966 	bl	8002af4 <ReadRow>
 8003828:	4603      	mov	r3, r0
 800382a:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
			struct Coordinate coordinate = {row, column};
 800382e:	f997 3085 	ldrsb.w	r3, [r7, #133]	; 0x85
 8003832:	703b      	strb	r3, [r7, #0]
 8003834:	f997 3086 	ldrsb.w	r3, [r7, #134]	; 0x86
 8003838:	707b      	strb	r3, [r7, #1]

			if(cellValue == GPIO_PIN_SET && INITIAL_CHESSBOARD[row][column].type == NONE)
 800383a:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800383e:	2b01      	cmp	r3, #1
 8003840:	d117      	bne.n	8003872 <ValidateStartPositions+0x86>
 8003842:	f897 2085 	ldrb.w	r2, [r7, #133]	; 0x85
 8003846:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 800384a:	492a      	ldr	r1, [pc, #168]	; (80038f4 <ValidateStartPositions+0x108>)
 800384c:	00d2      	lsls	r2, r2, #3
 800384e:	4413      	add	r3, r2
 8003850:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 8003854:	b2db      	uxtb	r3, r3
 8003856:	2b00      	cmp	r3, #0
 8003858:	d10b      	bne.n	8003872 <ValidateStartPositions+0x86>
			{
				invalidCoordinates[numInvalidCoordinates++] = coordinate;
 800385a:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800385e:	1c5a      	adds	r2, r3, #1
 8003860:	f887 2087 	strb.w	r2, [r7, #135]	; 0x87
 8003864:	005b      	lsls	r3, r3, #1
 8003866:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800386a:	4413      	add	r3, r2
 800386c:	883a      	ldrh	r2, [r7, #0]
 800386e:	f823 2c84 	strh.w	r2, [r3, #-132]
			}

			if(cellValue == GPIO_PIN_RESET && INITIAL_CHESSBOARD[row][column].type != NONE)
 8003872:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 8003876:	2b00      	cmp	r3, #0
 8003878:	d117      	bne.n	80038aa <ValidateStartPositions+0xbe>
 800387a:	f897 2085 	ldrb.w	r2, [r7, #133]	; 0x85
 800387e:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8003882:	491c      	ldr	r1, [pc, #112]	; (80038f4 <ValidateStartPositions+0x108>)
 8003884:	00d2      	lsls	r2, r2, #3
 8003886:	4413      	add	r3, r2
 8003888:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800388c:	b2db      	uxtb	r3, r3
 800388e:	2b00      	cmp	r3, #0
 8003890:	d00b      	beq.n	80038aa <ValidateStartPositions+0xbe>
			{
				invalidCoordinates[numInvalidCoordinates++] = coordinate;
 8003892:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8003896:	1c5a      	adds	r2, r3, #1
 8003898:	f887 2087 	strb.w	r2, [r7, #135]	; 0x87
 800389c:	005b      	lsls	r3, r3, #1
 800389e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80038a2:	4413      	add	r3, r2
 80038a4:	883a      	ldrh	r2, [r7, #0]
 80038a6:	f823 2c84 	strh.w	r2, [r3, #-132]
		for (uint8_t row = 0; row < NUM_ROWS; row++)
 80038aa:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 80038ae:	3301      	adds	r3, #1
 80038b0:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
 80038b4:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 80038b8:	2b07      	cmp	r3, #7
 80038ba:	d9b0      	bls.n	800381e <ValidateStartPositions+0x32>
	for (uint8_t column = 0; column < NUM_COLS; column++)
 80038bc:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 80038c0:	3301      	adds	r3, #1
 80038c2:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 80038c6:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 80038ca:	2b07      	cmp	r3, #7
 80038cc:	d99e      	bls.n	800380c <ValidateStartPositions+0x20>
			}
		}
	}


	IlluminateCoordinates(invalidCoordinates, numInvalidCoordinates);
 80038ce:	f897 2087 	ldrb.w	r2, [r7, #135]	; 0x87
 80038d2:	1d3b      	adds	r3, r7, #4
 80038d4:	4611      	mov	r1, r2
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7ff fdbc 	bl	8003454 <IlluminateCoordinates>
	return (numInvalidCoordinates == 0);
 80038dc:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	bf0c      	ite	eq
 80038e4:	2301      	moveq	r3, #1
 80038e6:	2300      	movne	r3, #0
 80038e8:	b2db      	uxtb	r3, r3
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3788      	adds	r7, #136	; 0x88
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}
 80038f2:	bf00      	nop
 80038f4:	20000014 	.word	0x20000014

080038f8 <EndTurn>:

static void EndTurn()
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b082      	sub	sp, #8
 80038fc:	af00      	add	r7, sp, #0
	// Check for a promotion. If found, do not end turn, HandlePlacePreemptPromotion
	CheckForPromotion();
 80038fe:	f000 f87b 	bl	80039f8 <CheckForPromotion>
	if (PieceExists(PawnToPromote))
 8003902:	4b35      	ldr	r3, [pc, #212]	; (80039d8 <EndTurn+0xe0>)
 8003904:	6818      	ldr	r0, [r3, #0]
 8003906:	f000 f983 	bl	8003c10 <PieceExists>
 800390a:	4603      	mov	r3, r0
 800390c:	2b00      	cmp	r3, #0
 800390e:	d15f      	bne.n	80039d0 <EndTurn+0xd8>
	{
		return;
	}

	// Turn LEDs off
	IlluminateCoordinates(NULL, 0);
 8003910:	2100      	movs	r1, #0
 8003912:	2000      	movs	r0, #0
 8003914:	f7ff fd9e 	bl	8003454 <IlluminateCoordinates>

	// Check if any rooks or kings moved so they can be flagged as not castleable
	UpdateCastleFlags();
 8003918:	f000 f8a4 	bl	8003a64 <UpdateCastleFlags>

	SwitchTurnsAfterLegalState = 0;
 800391c:	4b2f      	ldr	r3, [pc, #188]	; (80039dc <EndTurn+0xe4>)
 800391e:	2200      	movs	r2, #0
 8003920:	701a      	strb	r2, [r3, #0]

	// Switch teams
	CurrentTurn = CurrentTurn == WHITE ? BLACK : WHITE;
 8003922:	4b2f      	ldr	r3, [pc, #188]	; (80039e0 <EndTurn+0xe8>)
 8003924:	781b      	ldrb	r3, [r3, #0]
 8003926:	2b01      	cmp	r3, #1
 8003928:	d101      	bne.n	800392e <EndTurn+0x36>
 800392a:	2202      	movs	r2, #2
 800392c:	e000      	b.n	8003930 <EndTurn+0x38>
 800392e:	2201      	movs	r2, #1
 8003930:	4b2b      	ldr	r3, [pc, #172]	; (80039e0 <EndTurn+0xe8>)
 8003932:	701a      	strb	r2, [r3, #0]

	// If in practice mode and the current turn is the AI, generate a move
	if(CurrentGameMode == PRACTICE && CurrentTurn == BLACK)
 8003934:	4b2b      	ldr	r3, [pc, #172]	; (80039e4 <EndTurn+0xec>)
 8003936:	781b      	ldrb	r3, [r3, #0]
 8003938:	2b02      	cmp	r3, #2
 800393a:	d143      	bne.n	80039c4 <EndTurn+0xcc>
 800393c:	4b28      	ldr	r3, [pc, #160]	; (80039e0 <EndTurn+0xe8>)
 800393e:	781b      	ldrb	r3, [r3, #0]
 8003940:	2b02      	cmp	r3, #2
 8003942:	d13f      	bne.n	80039c4 <EndTurn+0xcc>
	{
		ReceiveBuffer[0] = '-';
 8003944:	4b28      	ldr	r3, [pc, #160]	; (80039e8 <EndTurn+0xf0>)
 8003946:	222d      	movs	r2, #45	; 0x2d
 8003948:	701a      	strb	r2, [r3, #0]
		ReceiveBuffer[1] = '-';
 800394a:	4b27      	ldr	r3, [pc, #156]	; (80039e8 <EndTurn+0xf0>)
 800394c:	222d      	movs	r2, #45	; 0x2d
 800394e:	705a      	strb	r2, [r3, #1]
		ReceiveBuffer[2] = '-';
 8003950:	4b25      	ldr	r3, [pc, #148]	; (80039e8 <EndTurn+0xf0>)
 8003952:	222d      	movs	r2, #45	; 0x2d
 8003954:	709a      	strb	r2, [r3, #2]
		ReceiveBuffer[3] = '-';
 8003956:	4b24      	ldr	r3, [pc, #144]	; (80039e8 <EndTurn+0xf0>)
 8003958:	222d      	movs	r2, #45	; 0x2d
 800395a:	70da      	strb	r2, [r3, #3]
		ReceiveBuffer[4] = '-';
 800395c:	4b22      	ldr	r3, [pc, #136]	; (80039e8 <EndTurn+0xf0>)
 800395e:	222d      	movs	r2, #45	; 0x2d
 8003960:	711a      	strb	r2, [r3, #4]
		sendMove(&huart1, MoveBuffer);
 8003962:	4922      	ldr	r1, [pc, #136]	; (80039ec <EndTurn+0xf4>)
 8003964:	4822      	ldr	r0, [pc, #136]	; (80039f0 <EndTurn+0xf8>)
 8003966:	f000 fab9 	bl	8003edc <sendMove>
		receiveData(&huart1, ReceiveBuffer);
 800396a:	491f      	ldr	r1, [pc, #124]	; (80039e8 <EndTurn+0xf0>)
 800396c:	4820      	ldr	r0, [pc, #128]	; (80039f0 <EndTurn+0xf8>)
 800396e:	f000 fb06 	bl	8003f7e <receiveData>
		if (memcmp(ReceiveBuffer, "-----", 5) != 0){
 8003972:	2205      	movs	r2, #5
 8003974:	491f      	ldr	r1, [pc, #124]	; (80039f4 <EndTurn+0xfc>)
 8003976:	481c      	ldr	r0, [pc, #112]	; (80039e8 <EndTurn+0xf0>)
 8003978:	f003 ff18 	bl	80077ac <memcmp>
 800397c:	4603      	mov	r3, r0
 800397e:	2b00      	cmp	r3, #0
 8003980:	d020      	beq.n	80039c4 <EndTurn+0xcc>
			struct Coordinate from[2] = {0};
 8003982:	2300      	movs	r3, #0
 8003984:	607b      	str	r3, [r7, #4]
			from[0].row = (int8_t)(ReceiveBuffer[1] - '1');
 8003986:	4b18      	ldr	r3, [pc, #96]	; (80039e8 <EndTurn+0xf0>)
 8003988:	785b      	ldrb	r3, [r3, #1]
 800398a:	3b31      	subs	r3, #49	; 0x31
 800398c:	b2db      	uxtb	r3, r3
 800398e:	b25b      	sxtb	r3, r3
 8003990:	713b      	strb	r3, [r7, #4]
			from[0].column = (int8_t)('h' - ReceiveBuffer[0]);
 8003992:	4b15      	ldr	r3, [pc, #84]	; (80039e8 <EndTurn+0xf0>)
 8003994:	781b      	ldrb	r3, [r3, #0]
 8003996:	f1c3 0368 	rsb	r3, r3, #104	; 0x68
 800399a:	b2db      	uxtb	r3, r3
 800399c:	b25b      	sxtb	r3, r3
 800399e:	717b      	strb	r3, [r7, #5]
			from[1].row = (int8_t)(ReceiveBuffer[3] - '1');
 80039a0:	4b11      	ldr	r3, [pc, #68]	; (80039e8 <EndTurn+0xf0>)
 80039a2:	78db      	ldrb	r3, [r3, #3]
 80039a4:	3b31      	subs	r3, #49	; 0x31
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	b25b      	sxtb	r3, r3
 80039aa:	71bb      	strb	r3, [r7, #6]
			from[1].column = (int8_t)('h' - ReceiveBuffer[2]);
 80039ac:	4b0e      	ldr	r3, [pc, #56]	; (80039e8 <EndTurn+0xf0>)
 80039ae:	789b      	ldrb	r3, [r3, #2]
 80039b0:	f1c3 0368 	rsb	r3, r3, #104	; 0x68
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	b25b      	sxtb	r3, r3
 80039b8:	71fb      	strb	r3, [r7, #7]
			IlluminateCoordinates(from, 2);
 80039ba:	1d3b      	adds	r3, r7, #4
 80039bc:	2102      	movs	r1, #2
 80039be:	4618      	mov	r0, r3
 80039c0:	f7ff fd48 	bl	8003454 <IlluminateCoordinates>
			*/
		}
	}

	// Invoke PathFinder to store all legal moves for this team
	CalculateTeamsLegalMoves(CurrentTurn);
 80039c4:	4b06      	ldr	r3, [pc, #24]	; (80039e0 <EndTurn+0xe8>)
 80039c6:	781b      	ldrb	r3, [r3, #0]
 80039c8:	4618      	mov	r0, r3
 80039ca:	f7fd fd55 	bl	8001478 <CalculateTeamsLegalMoves>
 80039ce:	e000      	b.n	80039d2 <EndTurn+0xda>
		return;
 80039d0:	bf00      	nop
}
 80039d2:	3708      	adds	r7, #8
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}
 80039d8:	200006b8 	.word	0x200006b8
 80039dc:	200006a9 	.word	0x200006a9
 80039e0:	2000059c 	.word	0x2000059c
 80039e4:	2000197c 	.word	0x2000197c
 80039e8:	200006c0 	.word	0x200006c0
 80039ec:	200006bc 	.word	0x200006bc
 80039f0:	20001848 	.word	0x20001848
 80039f4:	08007894 	.word	0x08007894

080039f8 <CheckForPromotion>:

static void CheckForPromotion()
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b08a      	sub	sp, #40	; 0x28
 80039fc:	af00      	add	r7, sp, #0
	// Get all pawns
	struct PieceCoordinate pawns[NUM_PAWNS_PER_TEAM];
	uint8_t numPawns;
	GetPiecesForTeam(CurrentTurn, PAWN, pawns, &numPawns);
 80039fe:	4b18      	ldr	r3, [pc, #96]	; (8003a60 <CheckForPromotion+0x68>)
 8003a00:	7818      	ldrb	r0, [r3, #0]
 8003a02:	1cfb      	adds	r3, r7, #3
 8003a04:	1d3a      	adds	r2, r7, #4
 8003a06:	2101      	movs	r1, #1
 8003a08:	f000 f896 	bl	8003b38 <GetPiecesForTeam>

	// If the pawn has reached the end, it must be promoted
	for (uint8_t i = 0; i < numPawns; i++)
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003a12:	e01b      	b.n	8003a4c <CheckForPromotion+0x54>
	{
		if (PawnReachedEnd(pawns[i]))
 8003a14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003a18:	009b      	lsls	r3, r3, #2
 8003a1a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003a1e:	4413      	add	r3, r2
 8003a20:	f853 0c24 	ldr.w	r0, [r3, #-36]
 8003a24:	f000 f8d0 	bl	8003bc8 <PawnReachedEnd>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d009      	beq.n	8003a42 <CheckForPromotion+0x4a>
		{
			HandlePlacePreemptPromotion(pawns[i]);
 8003a2e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003a38:	4413      	add	r3, r2
 8003a3a:	f853 0c24 	ldr.w	r0, [r3, #-36]
 8003a3e:	f7ff fad5 	bl	8002fec <HandlePlacePreemptPromotion>
	for (uint8_t i = 0; i < numPawns; i++)
 8003a42:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003a46:	3301      	adds	r3, #1
 8003a48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003a4c:	78fb      	ldrb	r3, [r7, #3]
 8003a4e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003a52:	429a      	cmp	r2, r3
 8003a54:	d3de      	bcc.n	8003a14 <CheckForPromotion+0x1c>
		}
	}
}
 8003a56:	bf00      	nop
 8003a58:	bf00      	nop
 8003a5a:	3728      	adds	r7, #40	; 0x28
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}
 8003a60:	2000059c 	.word	0x2000059c

08003a64 <UpdateCastleFlags>:

static void UpdateCastleFlags()
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	af00      	add	r7, sp, #0
	// If any rooks moved, flag them as not castle-able
	if (CanA1Castle && !IsPiecePresent(A1_COORDINATE))
 8003a68:	4b2d      	ldr	r3, [pc, #180]	; (8003b20 <UpdateCastleFlags+0xbc>)
 8003a6a:	781b      	ldrb	r3, [r3, #0]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d00a      	beq.n	8003a86 <UpdateCastleFlags+0x22>
 8003a70:	2100      	movs	r1, #0
 8003a72:	2000      	movs	r0, #0
 8003a74:	f000 f994 	bl	8003da0 <IsPiecePresent>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d103      	bne.n	8003a86 <UpdateCastleFlags+0x22>
	{
		CanA1Castle = 0;
 8003a7e:	4b28      	ldr	r3, [pc, #160]	; (8003b20 <UpdateCastleFlags+0xbc>)
 8003a80:	2200      	movs	r2, #0
 8003a82:	701a      	strb	r2, [r3, #0]
 8003a84:	e04a      	b.n	8003b1c <UpdateCastleFlags+0xb8>
	}
	else if (CanH1Castle && !IsPiecePresent(H1_COORDINATE))
 8003a86:	4b27      	ldr	r3, [pc, #156]	; (8003b24 <UpdateCastleFlags+0xc0>)
 8003a88:	781b      	ldrb	r3, [r3, #0]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d00a      	beq.n	8003aa4 <UpdateCastleFlags+0x40>
 8003a8e:	2107      	movs	r1, #7
 8003a90:	2000      	movs	r0, #0
 8003a92:	f000 f985 	bl	8003da0 <IsPiecePresent>
 8003a96:	4603      	mov	r3, r0
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d103      	bne.n	8003aa4 <UpdateCastleFlags+0x40>
	{
		CanH1Castle = 0;
 8003a9c:	4b21      	ldr	r3, [pc, #132]	; (8003b24 <UpdateCastleFlags+0xc0>)
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	701a      	strb	r2, [r3, #0]
 8003aa2:	e03b      	b.n	8003b1c <UpdateCastleFlags+0xb8>
	}
	else if (CanA8Castle && !IsPiecePresent(A8_COORDINATE))
 8003aa4:	4b20      	ldr	r3, [pc, #128]	; (8003b28 <UpdateCastleFlags+0xc4>)
 8003aa6:	781b      	ldrb	r3, [r3, #0]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d00a      	beq.n	8003ac2 <UpdateCastleFlags+0x5e>
 8003aac:	2100      	movs	r1, #0
 8003aae:	2007      	movs	r0, #7
 8003ab0:	f000 f976 	bl	8003da0 <IsPiecePresent>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d103      	bne.n	8003ac2 <UpdateCastleFlags+0x5e>
	{
		CanA8Castle = 0;
 8003aba:	4b1b      	ldr	r3, [pc, #108]	; (8003b28 <UpdateCastleFlags+0xc4>)
 8003abc:	2200      	movs	r2, #0
 8003abe:	701a      	strb	r2, [r3, #0]
 8003ac0:	e02c      	b.n	8003b1c <UpdateCastleFlags+0xb8>
	}
	else if (CanH8Castle && !IsPiecePresent(H8_COORDINATE))
 8003ac2:	4b1a      	ldr	r3, [pc, #104]	; (8003b2c <UpdateCastleFlags+0xc8>)
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d00a      	beq.n	8003ae0 <UpdateCastleFlags+0x7c>
 8003aca:	2107      	movs	r1, #7
 8003acc:	2007      	movs	r0, #7
 8003ace:	f000 f967 	bl	8003da0 <IsPiecePresent>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d103      	bne.n	8003ae0 <UpdateCastleFlags+0x7c>
	{
		CanH8Castle = 0;
 8003ad8:	4b14      	ldr	r3, [pc, #80]	; (8003b2c <UpdateCastleFlags+0xc8>)
 8003ada:	2200      	movs	r2, #0
 8003adc:	701a      	strb	r2, [r3, #0]
 8003ade:	e01d      	b.n	8003b1c <UpdateCastleFlags+0xb8>
	}
	// If any kings moved, flag them as not castle-able
	else if (CanWhiteKingCastle && !IsPiecePresent(E1_COORDINATE))
 8003ae0:	4b13      	ldr	r3, [pc, #76]	; (8003b30 <UpdateCastleFlags+0xcc>)
 8003ae2:	781b      	ldrb	r3, [r3, #0]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d00a      	beq.n	8003afe <UpdateCastleFlags+0x9a>
 8003ae8:	2104      	movs	r1, #4
 8003aea:	2000      	movs	r0, #0
 8003aec:	f000 f958 	bl	8003da0 <IsPiecePresent>
 8003af0:	4603      	mov	r3, r0
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d103      	bne.n	8003afe <UpdateCastleFlags+0x9a>
	{
		CanWhiteKingCastle = 0;
 8003af6:	4b0e      	ldr	r3, [pc, #56]	; (8003b30 <UpdateCastleFlags+0xcc>)
 8003af8:	2200      	movs	r2, #0
 8003afa:	701a      	strb	r2, [r3, #0]
 8003afc:	e00e      	b.n	8003b1c <UpdateCastleFlags+0xb8>
	}
	else if (CanBlackKingCastle && !IsPiecePresent(E8_COORDINATE))
 8003afe:	4b0d      	ldr	r3, [pc, #52]	; (8003b34 <UpdateCastleFlags+0xd0>)
 8003b00:	781b      	ldrb	r3, [r3, #0]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d00a      	beq.n	8003b1c <UpdateCastleFlags+0xb8>
 8003b06:	2104      	movs	r1, #4
 8003b08:	2007      	movs	r0, #7
 8003b0a:	f000 f949 	bl	8003da0 <IsPiecePresent>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d103      	bne.n	8003b1c <UpdateCastleFlags+0xb8>
	{
		CanBlackKingCastle = 0;
 8003b14:	4b07      	ldr	r3, [pc, #28]	; (8003b34 <UpdateCastleFlags+0xd0>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	701a      	strb	r2, [r3, #0]
	}
}
 8003b1a:	e7ff      	b.n	8003b1c <UpdateCastleFlags+0xb8>
 8003b1c:	bf00      	nop
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	200006aa 	.word	0x200006aa
 8003b24:	200006ab 	.word	0x200006ab
 8003b28:	200006ac 	.word	0x200006ac
 8003b2c:	200006ad 	.word	0x200006ad
 8003b30:	200006ae 	.word	0x200006ae
 8003b34:	200006af 	.word	0x200006af

08003b38 <GetPiecesForTeam>:

static void GetPiecesForTeam(enum PieceOwner team, enum PieceType type, struct PieceCoordinate* pieces, uint8_t* numPieces)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b087      	sub	sp, #28
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	60ba      	str	r2, [r7, #8]
 8003b40:	607b      	str	r3, [r7, #4]
 8003b42:	4603      	mov	r3, r0
 8003b44:	73fb      	strb	r3, [r7, #15]
 8003b46:	460b      	mov	r3, r1
 8003b48:	73bb      	strb	r3, [r7, #14]
	*numPieces = 0;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	701a      	strb	r2, [r3, #0]
	for (uint8_t row = 0; row < NUM_ROWS; row++)
 8003b50:	2300      	movs	r3, #0
 8003b52:	75fb      	strb	r3, [r7, #23]
 8003b54:	e02d      	b.n	8003bb2 <GetPiecesForTeam+0x7a>
	{
		for (uint8_t col = 0; col < NUM_COLS; col++)
 8003b56:	2300      	movs	r3, #0
 8003b58:	75bb      	strb	r3, [r7, #22]
 8003b5a:	e024      	b.n	8003ba6 <GetPiecesForTeam+0x6e>
		{
			struct PieceCoordinate pieceCoordinate = { Chessboard[row][col], row, col };
 8003b5c:	7dfa      	ldrb	r2, [r7, #23]
 8003b5e:	7dbb      	ldrb	r3, [r7, #22]
 8003b60:	4918      	ldr	r1, [pc, #96]	; (8003bc4 <GetPiecesForTeam+0x8c>)
 8003b62:	00d2      	lsls	r2, r2, #3
 8003b64:	4413      	add	r3, r2
 8003b66:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003b6a:	823b      	strh	r3, [r7, #16]
 8003b6c:	7dfb      	ldrb	r3, [r7, #23]
 8003b6e:	74bb      	strb	r3, [r7, #18]
 8003b70:	7dbb      	ldrb	r3, [r7, #22]
 8003b72:	74fb      	strb	r3, [r7, #19]
			if (pieceCoordinate.piece.owner == team && pieceCoordinate.piece.type == type)
 8003b74:	7c7b      	ldrb	r3, [r7, #17]
 8003b76:	7bfa      	ldrb	r2, [r7, #15]
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d111      	bne.n	8003ba0 <GetPiecesForTeam+0x68>
 8003b7c:	7c3b      	ldrb	r3, [r7, #16]
 8003b7e:	7bba      	ldrb	r2, [r7, #14]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d10d      	bne.n	8003ba0 <GetPiecesForTeam+0x68>
			{
				pieces[(*numPieces)++] = pieceCoordinate;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	781b      	ldrb	r3, [r3, #0]
 8003b88:	1c5a      	adds	r2, r3, #1
 8003b8a:	b2d1      	uxtb	r1, r2
 8003b8c:	687a      	ldr	r2, [r7, #4]
 8003b8e:	7011      	strb	r1, [r2, #0]
 8003b90:	009b      	lsls	r3, r3, #2
 8003b92:	68ba      	ldr	r2, [r7, #8]
 8003b94:	4413      	add	r3, r2
 8003b96:	461a      	mov	r2, r3
 8003b98:	f107 0310 	add.w	r3, r7, #16
 8003b9c:	6818      	ldr	r0, [r3, #0]
 8003b9e:	6010      	str	r0, [r2, #0]
		for (uint8_t col = 0; col < NUM_COLS; col++)
 8003ba0:	7dbb      	ldrb	r3, [r7, #22]
 8003ba2:	3301      	adds	r3, #1
 8003ba4:	75bb      	strb	r3, [r7, #22]
 8003ba6:	7dbb      	ldrb	r3, [r7, #22]
 8003ba8:	2b07      	cmp	r3, #7
 8003baa:	d9d7      	bls.n	8003b5c <GetPiecesForTeam+0x24>
	for (uint8_t row = 0; row < NUM_ROWS; row++)
 8003bac:	7dfb      	ldrb	r3, [r7, #23]
 8003bae:	3301      	adds	r3, #1
 8003bb0:	75fb      	strb	r3, [r7, #23]
 8003bb2:	7dfb      	ldrb	r3, [r7, #23]
 8003bb4:	2b07      	cmp	r3, #7
 8003bb6:	d9ce      	bls.n	8003b56 <GetPiecesForTeam+0x1e>
			}
		}
	}
}
 8003bb8:	bf00      	nop
 8003bba:	bf00      	nop
 8003bbc:	371c      	adds	r7, #28
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bc80      	pop	{r7}
 8003bc2:	4770      	bx	lr
 8003bc4:	2000051c 	.word	0x2000051c

08003bc8 <PawnReachedEnd>:

uint8_t PawnReachedEnd(struct PieceCoordinate pieceCoordinate)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b085      	sub	sp, #20
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
	uint8_t finalRow = CurrentTurn == WHITE ? 7 : 0;
 8003bd0:	4b0e      	ldr	r3, [pc, #56]	; (8003c0c <PawnReachedEnd+0x44>)
 8003bd2:	781b      	ldrb	r3, [r3, #0]
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d101      	bne.n	8003bdc <PawnReachedEnd+0x14>
 8003bd8:	2307      	movs	r3, #7
 8003bda:	e000      	b.n	8003bde <PawnReachedEnd+0x16>
 8003bdc:	2300      	movs	r3, #0
 8003bde:	73fb      	strb	r3, [r7, #15]
	return (pieceCoordinate.piece.owner == CurrentTurn) && (pieceCoordinate.piece.type == PAWN) && (pieceCoordinate.row == finalRow);
 8003be0:	797a      	ldrb	r2, [r7, #5]
 8003be2:	4b0a      	ldr	r3, [pc, #40]	; (8003c0c <PawnReachedEnd+0x44>)
 8003be4:	781b      	ldrb	r3, [r3, #0]
 8003be6:	429a      	cmp	r2, r3
 8003be8:	d108      	bne.n	8003bfc <PawnReachedEnd+0x34>
 8003bea:	793b      	ldrb	r3, [r7, #4]
 8003bec:	2b01      	cmp	r3, #1
 8003bee:	d105      	bne.n	8003bfc <PawnReachedEnd+0x34>
 8003bf0:	79bb      	ldrb	r3, [r7, #6]
 8003bf2:	7bfa      	ldrb	r2, [r7, #15]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d101      	bne.n	8003bfc <PawnReachedEnd+0x34>
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	e000      	b.n	8003bfe <PawnReachedEnd+0x36>
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	b2db      	uxtb	r3, r3
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	3714      	adds	r7, #20
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bc80      	pop	{r7}
 8003c08:	4770      	bx	lr
 8003c0a:	bf00      	nop
 8003c0c:	2000059c 	.word	0x2000059c

08003c10 <PieceExists>:

inline uint8_t PieceExists(struct PieceCoordinate pieceCoordinate)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
	return !IsPieceCoordinateEqual(pieceCoordinate, EMPTY_PIECE_COORDINATE);
 8003c18:	4b07      	ldr	r3, [pc, #28]	; (8003c38 <PieceExists+0x28>)
 8003c1a:	6819      	ldr	r1, [r3, #0]
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	f000 f8db 	bl	8003dd8 <IsPieceCoordinateEqual>
 8003c22:	4603      	mov	r3, r0
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	bf0c      	ite	eq
 8003c28:	2301      	moveq	r3, #1
 8003c2a:	2300      	movne	r3, #0
 8003c2c:	b2db      	uxtb	r3, r3
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3708      	adds	r7, #8
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	2000000c 	.word	0x2000000c

08003c3c <ClearPiece>:

inline void ClearPiece(struct PieceCoordinate* pieceCoordinate)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b083      	sub	sp, #12
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
	*pieceCoordinate = EMPTY_PIECE_COORDINATE;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	4a04      	ldr	r2, [pc, #16]	; (8003c58 <ClearPiece+0x1c>)
 8003c48:	6810      	ldr	r0, [r2, #0]
 8003c4a:	6018      	str	r0, [r3, #0]
}
 8003c4c:	bf00      	nop
 8003c4e:	370c      	adds	r7, #12
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bc80      	pop	{r7}
 8003c54:	4770      	bx	lr
 8003c56:	bf00      	nop
 8003c58:	2000000c 	.word	0x2000000c

08003c5c <SetPiece>:

inline void SetPiece(uint8_t row, uint8_t column, struct Piece piece)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b083      	sub	sp, #12
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	4603      	mov	r3, r0
 8003c64:	803a      	strh	r2, [r7, #0]
 8003c66:	71fb      	strb	r3, [r7, #7]
 8003c68:	460b      	mov	r3, r1
 8003c6a:	71bb      	strb	r3, [r7, #6]
	Chessboard[row][column] = piece;
 8003c6c:	79fa      	ldrb	r2, [r7, #7]
 8003c6e:	79bb      	ldrb	r3, [r7, #6]
 8003c70:	4905      	ldr	r1, [pc, #20]	; (8003c88 <SetPiece+0x2c>)
 8003c72:	00d2      	lsls	r2, r2, #3
 8003c74:	4413      	add	r3, r2
 8003c76:	883a      	ldrh	r2, [r7, #0]
 8003c78:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8003c7c:	bf00      	nop
 8003c7e:	370c      	adds	r7, #12
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bc80      	pop	{r7}
 8003c84:	4770      	bx	lr
 8003c86:	bf00      	nop
 8003c88:	2000051c 	.word	0x2000051c

08003c8c <SetPieceCoordinate>:

inline void SetPieceCoordinate(struct PieceCoordinate pieceCoordinate)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
	Chessboard[pieceCoordinate.row][pieceCoordinate.column] = pieceCoordinate.piece;
 8003c94:	79bb      	ldrb	r3, [r7, #6]
 8003c96:	79fa      	ldrb	r2, [r7, #7]
 8003c98:	4905      	ldr	r1, [pc, #20]	; (8003cb0 <SetPieceCoordinate+0x24>)
 8003c9a:	00db      	lsls	r3, r3, #3
 8003c9c:	4413      	add	r3, r2
 8003c9e:	88ba      	ldrh	r2, [r7, #4]
 8003ca0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8003ca4:	bf00      	nop
 8003ca6:	370c      	adds	r7, #12
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bc80      	pop	{r7}
 8003cac:	4770      	bx	lr
 8003cae:	bf00      	nop
 8003cb0:	2000051c 	.word	0x2000051c

08003cb4 <GetPiece>:

inline struct Piece GetPiece(uint8_t row, uint8_t column)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b085      	sub	sp, #20
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	4603      	mov	r3, r0
 8003cbc:	460a      	mov	r2, r1
 8003cbe:	71fb      	strb	r3, [r7, #7]
 8003cc0:	4613      	mov	r3, r2
 8003cc2:	71bb      	strb	r3, [r7, #6]
	return Chessboard[row][column];
 8003cc4:	79fa      	ldrb	r2, [r7, #7]
 8003cc6:	79bb      	ldrb	r3, [r7, #6]
 8003cc8:	4908      	ldr	r1, [pc, #32]	; (8003cec <GetPiece+0x38>)
 8003cca:	00d2      	lsls	r2, r2, #3
 8003ccc:	4413      	add	r3, r2
 8003cce:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003cd2:	81bb      	strh	r3, [r7, #12]
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	7b3a      	ldrb	r2, [r7, #12]
 8003cd8:	f362 0307 	bfi	r3, r2, #0, #8
 8003cdc:	7b7a      	ldrb	r2, [r7, #13]
 8003cde:	f362 230f 	bfi	r3, r2, #8, #8
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3714      	adds	r7, #20
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bc80      	pop	{r7}
 8003cea:	4770      	bx	lr
 8003cec:	2000051c 	.word	0x2000051c

08003cf0 <GetPieceCoordinate>:

inline struct PieceCoordinate GetPieceCoordinate(uint8_t row, uint8_t column)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b084      	sub	sp, #16
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	460a      	mov	r2, r1
 8003cfa:	71fb      	strb	r3, [r7, #7]
 8003cfc:	4613      	mov	r3, r2
 8003cfe:	71bb      	strb	r3, [r7, #6]
	struct PieceCoordinate pieceCoordinate = { GetPiece(row, column), row, column };
 8003d00:	79ba      	ldrb	r2, [r7, #6]
 8003d02:	79fb      	ldrb	r3, [r7, #7]
 8003d04:	4611      	mov	r1, r2
 8003d06:	4618      	mov	r0, r3
 8003d08:	f7ff ffd4 	bl	8003cb4 <GetPiece>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	813b      	strh	r3, [r7, #8]
 8003d10:	79fb      	ldrb	r3, [r7, #7]
 8003d12:	72bb      	strb	r3, [r7, #10]
 8003d14:	79bb      	ldrb	r3, [r7, #6]
 8003d16:	72fb      	strb	r3, [r7, #11]
	return pieceCoordinate;
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	60fb      	str	r3, [r7, #12]
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	7b3a      	ldrb	r2, [r7, #12]
 8003d20:	f362 0307 	bfi	r3, r2, #0, #8
 8003d24:	7b7a      	ldrb	r2, [r7, #13]
 8003d26:	f362 230f 	bfi	r3, r2, #8, #8
 8003d2a:	7bba      	ldrb	r2, [r7, #14]
 8003d2c:	f362 4317 	bfi	r3, r2, #16, #8
 8003d30:	7bfa      	ldrb	r2, [r7, #15]
 8003d32:	f362 631f 	bfi	r3, r2, #24, #8
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3710      	adds	r7, #16
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
	...

08003d40 <DidSameTeamPickupLast>:
{
	return LastTransitionType == PICKUP && LastPickedUpPiece.piece.owner != piece.owner;
}

inline uint8_t DidSameTeamPickupLast(struct Piece piece)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	80b8      	strh	r0, [r7, #4]
	return LastTransitionType == PICKUP && LastPickedUpPiece.piece.owner == piece.owner;
 8003d48:	4b08      	ldr	r3, [pc, #32]	; (8003d6c <DidSameTeamPickupLast+0x2c>)
 8003d4a:	781b      	ldrb	r3, [r3, #0]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d106      	bne.n	8003d5e <DidSameTeamPickupLast+0x1e>
 8003d50:	4b07      	ldr	r3, [pc, #28]	; (8003d70 <DidSameTeamPickupLast+0x30>)
 8003d52:	785a      	ldrb	r2, [r3, #1]
 8003d54:	797b      	ldrb	r3, [r7, #5]
 8003d56:	429a      	cmp	r2, r3
 8003d58:	d101      	bne.n	8003d5e <DidSameTeamPickupLast+0x1e>
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e000      	b.n	8003d60 <DidSameTeamPickupLast+0x20>
 8003d5e:	2300      	movs	r3, #0
 8003d60:	b2db      	uxtb	r3, r3
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	370c      	adds	r7, #12
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bc80      	pop	{r7}
 8003d6a:	4770      	bx	lr
 8003d6c:	2000059d 	.word	0x2000059d
 8003d70:	200005a0 	.word	0x200005a0

08003d74 <IsPieceEqual>:

inline uint8_t IsPieceEqual(struct Piece piece1, struct Piece piece2)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b083      	sub	sp, #12
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	80b8      	strh	r0, [r7, #4]
 8003d7c:	8039      	strh	r1, [r7, #0]
	return piece1.owner == piece2.owner
 8003d7e:	797a      	ldrb	r2, [r7, #5]
 8003d80:	787b      	ldrb	r3, [r7, #1]
		&& piece1.type == piece2.type;
 8003d82:	429a      	cmp	r2, r3
 8003d84:	d105      	bne.n	8003d92 <IsPieceEqual+0x1e>
 8003d86:	793a      	ldrb	r2, [r7, #4]
 8003d88:	783b      	ldrb	r3, [r7, #0]
 8003d8a:	429a      	cmp	r2, r3
 8003d8c:	d101      	bne.n	8003d92 <IsPieceEqual+0x1e>
 8003d8e:	2301      	movs	r3, #1
 8003d90:	e000      	b.n	8003d94 <IsPieceEqual+0x20>
 8003d92:	2300      	movs	r3, #0
 8003d94:	b2db      	uxtb	r3, r3
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	370c      	adds	r7, #12
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bc80      	pop	{r7}
 8003d9e:	4770      	bx	lr

08003da0 <IsPiecePresent>:

uint8_t IsPiecePresent(uint8_t row, uint8_t column)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	4603      	mov	r3, r0
 8003da8:	460a      	mov	r2, r1
 8003daa:	71fb      	strb	r3, [r7, #7]
 8003dac:	4613      	mov	r3, r2
 8003dae:	71bb      	strb	r3, [r7, #6]
	return Chessboard[row][column].type != NONE;
 8003db0:	79fa      	ldrb	r2, [r7, #7]
 8003db2:	79bb      	ldrb	r3, [r7, #6]
 8003db4:	4907      	ldr	r1, [pc, #28]	; (8003dd4 <IsPiecePresent+0x34>)
 8003db6:	00d2      	lsls	r2, r2, #3
 8003db8:	4413      	add	r3, r2
 8003dba:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	bf14      	ite	ne
 8003dc2:	2301      	movne	r3, #1
 8003dc4:	2300      	moveq	r3, #0
 8003dc6:	b2db      	uxtb	r3, r3
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	370c      	adds	r7, #12
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bc80      	pop	{r7}
 8003dd0:	4770      	bx	lr
 8003dd2:	bf00      	nop
 8003dd4:	2000051c 	.word	0x2000051c

08003dd8 <IsPieceCoordinateEqual>:

inline uint8_t IsPieceCoordinateEqual(struct PieceCoordinate pieceCoordinate1, struct PieceCoordinate pieceCoordinate2)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b082      	sub	sp, #8
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
 8003de0:	6039      	str	r1, [r7, #0]
	return IsPieceEqual(pieceCoordinate1.piece, pieceCoordinate2.piece)
 8003de2:	6839      	ldr	r1, [r7, #0]
 8003de4:	6878      	ldr	r0, [r7, #4]
 8003de6:	f7ff ffc5 	bl	8003d74 <IsPieceEqual>
 8003dea:	4603      	mov	r3, r0
		&& pieceCoordinate1.row == pieceCoordinate2.row
		&& pieceCoordinate1.column == pieceCoordinate2.column;
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d009      	beq.n	8003e04 <IsPieceCoordinateEqual+0x2c>
		&& pieceCoordinate1.row == pieceCoordinate2.row
 8003df0:	79ba      	ldrb	r2, [r7, #6]
 8003df2:	78bb      	ldrb	r3, [r7, #2]
 8003df4:	429a      	cmp	r2, r3
 8003df6:	d105      	bne.n	8003e04 <IsPieceCoordinateEqual+0x2c>
		&& pieceCoordinate1.column == pieceCoordinate2.column;
 8003df8:	79fa      	ldrb	r2, [r7, #7]
 8003dfa:	78fb      	ldrb	r3, [r7, #3]
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	d101      	bne.n	8003e04 <IsPieceCoordinateEqual+0x2c>
 8003e00:	2301      	movs	r3, #1
 8003e02:	e000      	b.n	8003e06 <IsPieceCoordinateEqual+0x2e>
 8003e04:	2300      	movs	r3, #0
 8003e06:	b2db      	uxtb	r3, r3
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3708      	adds	r7, #8
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}

08003e10 <IsPieceCoordinateSamePosition>:

inline uint8_t IsPieceCoordinateSamePosition(struct PieceCoordinate pieceCoordinate1, struct PieceCoordinate pieceCoordinate2)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b083      	sub	sp, #12
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
 8003e18:	6039      	str	r1, [r7, #0]
	return pieceCoordinate1.row == pieceCoordinate2.row && pieceCoordinate1.column == pieceCoordinate2.column;
 8003e1a:	79ba      	ldrb	r2, [r7, #6]
 8003e1c:	78bb      	ldrb	r3, [r7, #2]
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	d105      	bne.n	8003e2e <IsPieceCoordinateSamePosition+0x1e>
 8003e22:	79fa      	ldrb	r2, [r7, #7]
 8003e24:	78fb      	ldrb	r3, [r7, #3]
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d101      	bne.n	8003e2e <IsPieceCoordinateSamePosition+0x1e>
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e000      	b.n	8003e30 <IsPieceCoordinateSamePosition+0x20>
 8003e2e:	2300      	movs	r3, #0
 8003e30:	b2db      	uxtb	r3, r3
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	370c      	adds	r7, #12
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bc80      	pop	{r7}
 8003e3a:	4770      	bx	lr

08003e3c <GetCurrentTurn>:

inline enum PieceOwner GetCurrentTurn()
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	af00      	add	r7, sp, #0
	return CurrentTurn;
 8003e40:	4b02      	ldr	r3, [pc, #8]	; (8003e4c <GetCurrentTurn+0x10>)
 8003e42:	781b      	ldrb	r3, [r3, #0]
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bc80      	pop	{r7}
 8003e4a:	4770      	bx	lr
 8003e4c:	2000059c 	.word	0x2000059c

08003e50 <EnableUart>:
#include "uart.h"

void EnableUart(UART_HandleTypeDef * huart){
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b082      	sub	sp, #8
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  huart->Instance = USART1;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	4a0f      	ldr	r2, [pc, #60]	; (8003e98 <EnableUart+0x48>)
 8003e5c:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 9600;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003e64:	605a      	str	r2, [r3, #4]
  //huart->Init.WordLength = UART_WORDLENGTH_9B;
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	60da      	str	r2, [r3, #12]
  //huart->Init.Parity = UART_PARITY_EVEN;
  huart->Init.Parity = UART_PARITY_NONE;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2200      	movs	r2, #0
 8003e76:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	220c      	movs	r2, #12
 8003e7c:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2200      	movs	r2, #0
 8003e88:	61da      	str	r2, [r3, #28]

  HAL_UART_Init(huart);
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f002 fc1a 	bl	80066c4 <HAL_UART_Init>
}
 8003e90:	bf00      	nop
 8003e92:	3708      	adds	r7, #8
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	40013800 	.word	0x40013800

08003e9c <sendData>:

void sendData(UART_HandleTypeDef * huart, char p1, char p2, char p3, char p4){
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b084      	sub	sp, #16
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
 8003ea4:	4608      	mov	r0, r1
 8003ea6:	4611      	mov	r1, r2
 8003ea8:	461a      	mov	r2, r3
 8003eaa:	4603      	mov	r3, r0
 8003eac:	70fb      	strb	r3, [r7, #3]
 8003eae:	460b      	mov	r3, r1
 8003eb0:	70bb      	strb	r3, [r7, #2]
 8003eb2:	4613      	mov	r3, r2
 8003eb4:	707b      	strb	r3, [r7, #1]
	uint8_t move[4] = {p1, p2, p3, p4};
 8003eb6:	78fb      	ldrb	r3, [r7, #3]
 8003eb8:	733b      	strb	r3, [r7, #12]
 8003eba:	78bb      	ldrb	r3, [r7, #2]
 8003ebc:	737b      	strb	r3, [r7, #13]
 8003ebe:	787b      	ldrb	r3, [r7, #1]
 8003ec0:	73bb      	strb	r3, [r7, #14]
 8003ec2:	7e3b      	ldrb	r3, [r7, #24]
 8003ec4:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(huart, move, 4, 10);
 8003ec6:	f107 010c 	add.w	r1, r7, #12
 8003eca:	230a      	movs	r3, #10
 8003ecc:	2204      	movs	r2, #4
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f002 fc45 	bl	800675e <HAL_UART_Transmit>
}
 8003ed4:	bf00      	nop
 8003ed6:	3710      	adds	r7, #16
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <sendMove>:
void sendData2(UART_HandleTypeDef * huart, char p1, char p2){
	uint8_t move[2] = {p1, p2};
	HAL_UART_Transmit(huart, move, 2, 10);
}

void sendMove(UART_HandleTypeDef * huart, char buffer[]){
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b082      	sub	sp, #8
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
 8003ee4:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(huart, (uint8_t *)buffer, 4, 10);
 8003ee6:	230a      	movs	r3, #10
 8003ee8:	2204      	movs	r2, #4
 8003eea:	6839      	ldr	r1, [r7, #0]
 8003eec:	6878      	ldr	r0, [r7, #4]
 8003eee:	f002 fc36 	bl	800675e <HAL_UART_Transmit>
}
 8003ef2:	bf00      	nop
 8003ef4:	3708      	adds	r7, #8
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}

08003efa <sendStart>:

void sendStart(UART_HandleTypeDef * huart, uint8_t color, uint8_t edum){
 8003efa:	b580      	push	{r7, lr}
 8003efc:	b084      	sub	sp, #16
 8003efe:	af02      	add	r7, sp, #8
 8003f00:	6078      	str	r0, [r7, #4]
 8003f02:	460b      	mov	r3, r1
 8003f04:	70fb      	strb	r3, [r7, #3]
 8003f06:	4613      	mov	r3, r2
 8003f08:	70bb      	strb	r3, [r7, #2]
	sendData(huart, 'S', 'T', 'R', 'T');
 8003f0a:	2354      	movs	r3, #84	; 0x54
 8003f0c:	9300      	str	r3, [sp, #0]
 8003f0e:	2352      	movs	r3, #82	; 0x52
 8003f10:	2254      	movs	r2, #84	; 0x54
 8003f12:	2153      	movs	r1, #83	; 0x53
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f7ff ffc1 	bl	8003e9c <sendData>
	HAL_Delay(3000);
 8003f1a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8003f1e:	f000 f93d 	bl	800419c <HAL_Delay>
		sendData(huart, 'E', 'D', 'U', 'M');
	}
	else{
		sendData(huart, '-', '-', '-', '-');
	}*/
}
 8003f22:	bf00      	nop
 8003f24:	3708      	adds	r7, #8
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bd80      	pop	{r7, pc}

08003f2a <sendDifficulty>:

void sendDifficulty(UART_HandleTypeDef * huart, uint8_t df){
 8003f2a:	b580      	push	{r7, lr}
 8003f2c:	b084      	sub	sp, #16
 8003f2e:	af02      	add	r7, sp, #8
 8003f30:	6078      	str	r0, [r7, #4]
 8003f32:	460b      	mov	r3, r1
 8003f34:	70fb      	strb	r3, [r7, #3]
	if (df == 1){
 8003f36:	78fb      	ldrb	r3, [r7, #3]
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d108      	bne.n	8003f4e <sendDifficulty+0x24>
		sendData(huart, 'D', 'F', '0', '5');
 8003f3c:	2335      	movs	r3, #53	; 0x35
 8003f3e:	9300      	str	r3, [sp, #0]
 8003f40:	2330      	movs	r3, #48	; 0x30
 8003f42:	2246      	movs	r2, #70	; 0x46
 8003f44:	2144      	movs	r1, #68	; 0x44
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f7ff ffa8 	bl	8003e9c <sendData>
		sendData(huart, 'D', 'F', '1', '5');
	}
	else {
		sendData(huart, 'D', 'F', '1', '0');
	}
}
 8003f4c:	e013      	b.n	8003f76 <sendDifficulty+0x4c>
	else if (df == 3){
 8003f4e:	78fb      	ldrb	r3, [r7, #3]
 8003f50:	2b03      	cmp	r3, #3
 8003f52:	d108      	bne.n	8003f66 <sendDifficulty+0x3c>
		sendData(huart, 'D', 'F', '1', '5');
 8003f54:	2335      	movs	r3, #53	; 0x35
 8003f56:	9300      	str	r3, [sp, #0]
 8003f58:	2331      	movs	r3, #49	; 0x31
 8003f5a:	2246      	movs	r2, #70	; 0x46
 8003f5c:	2144      	movs	r1, #68	; 0x44
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f7ff ff9c 	bl	8003e9c <sendData>
}
 8003f64:	e007      	b.n	8003f76 <sendDifficulty+0x4c>
		sendData(huart, 'D', 'F', '1', '0');
 8003f66:	2330      	movs	r3, #48	; 0x30
 8003f68:	9300      	str	r3, [sp, #0]
 8003f6a:	2331      	movs	r3, #49	; 0x31
 8003f6c:	2246      	movs	r2, #70	; 0x46
 8003f6e:	2144      	movs	r1, #68	; 0x44
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	f7ff ff93 	bl	8003e9c <sendData>
}
 8003f76:	bf00      	nop
 8003f78:	3708      	adds	r7, #8
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}

08003f7e <receiveData>:

void receiveData(UART_HandleTypeDef * huart, char buffer[]){
 8003f7e:	b580      	push	{r7, lr}
 8003f80:	b082      	sub	sp, #8
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	6078      	str	r0, [r7, #4]
 8003f86:	6039      	str	r1, [r7, #0]
	HAL_UART_Receive(huart, (uint8_t *)buffer, 5, 3000);
 8003f88:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8003f8c:	2205      	movs	r2, #5
 8003f8e:	6839      	ldr	r1, [r7, #0]
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	f002 fc76 	bl	8006882 <HAL_UART_Receive>
}
 8003f96:	bf00      	nop
 8003f98:	3708      	adds	r7, #8
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}
	...

08003fa0 <WaveplayerInit>:

void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac){
	waveplayerStatus = WAVEPLAYER_HALFBUFFER;
}

void WaveplayerInit(SPI_HandleTypeDef * hspi, DAC_HandleTypeDef *hdac){
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b088      	sub	sp, #32
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	6039      	str	r1, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003faa:	f107 030c 	add.w	r3, r7, #12
 8003fae:	2200      	movs	r2, #0
 8003fb0:	601a      	str	r2, [r3, #0]
 8003fb2:	605a      	str	r2, [r3, #4]
 8003fb4:	609a      	str	r2, [r3, #8]
 8003fb6:	60da      	str	r2, [r3, #12]
 8003fb8:	611a      	str	r2, [r3, #16]

	// SPI setup
	hspi->Instance = SPI3;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4a29      	ldr	r2, [pc, #164]	; (8004064 <WaveplayerInit+0xc4>)
 8003fbe:	601a      	str	r2, [r3, #0]
	hspi->Init.Mode = SPI_MODE_MASTER;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003fc6:	605a      	str	r2, [r3, #4]
	hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	609a      	str	r2, [r3, #8]
	hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	60da      	str	r2, [r3, #12]
	hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	611a      	str	r2, [r3, #16]
	hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	615a      	str	r2, [r3, #20]
	hspi->Init.NSS = SPI_NSS_SOFT;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003fe6:	619a      	str	r2, [r3, #24]
	hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2210      	movs	r2, #16
 8003fec:	61da      	str	r2, [r3, #28]
	hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	621a      	str	r2, [r3, #32]
	hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	625a      	str	r2, [r3, #36]	; 0x24
	hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	629a      	str	r2, [r3, #40]	; 0x28
	hspi->Init.CRCPolynomial = 10;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	220a      	movs	r2, #10
 8004004:	62da      	str	r2, [r3, #44]	; 0x2c
	HAL_SPI_Init(hspi);
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f001 fb00 	bl	800560c <HAL_SPI_Init>

	// Setting up SD_CS
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800400c:	4b16      	ldr	r3, [pc, #88]	; (8004068 <WaveplayerInit+0xc8>)
 800400e:	69db      	ldr	r3, [r3, #28]
 8004010:	4a15      	ldr	r2, [pc, #84]	; (8004068 <WaveplayerInit+0xc8>)
 8004012:	f043 0308 	orr.w	r3, r3, #8
 8004016:	61d3      	str	r3, [r2, #28]
 8004018:	4b13      	ldr	r3, [pc, #76]	; (8004068 <WaveplayerInit+0xc8>)
 800401a:	69db      	ldr	r3, [r3, #28]
 800401c:	f003 0308 	and.w	r3, r3, #8
 8004020:	60bb      	str	r3, [r7, #8]
 8004022:	68bb      	ldr	r3, [r7, #8]

	HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8004024:	2200      	movs	r2, #0
 8004026:	2101      	movs	r1, #1
 8004028:	4810      	ldr	r0, [pc, #64]	; (800406c <WaveplayerInit+0xcc>)
 800402a:	f000 fd22 	bl	8004a72 <HAL_GPIO_WritePin>

	GPIO_InitStruct.Pin = SD_CS_Pin;
 800402e:	2301      	movs	r3, #1
 8004030:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004032:	2301      	movs	r3, #1
 8004034:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004036:	2300      	movs	r3, #0
 8004038:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800403a:	2300      	movs	r3, #0
 800403c:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 800403e:	f107 030c 	add.w	r3, r7, #12
 8004042:	4619      	mov	r1, r3
 8004044:	4809      	ldr	r0, [pc, #36]	; (800406c <WaveplayerInit+0xcc>)
 8004046:	f000 fb6d 	bl	8004724 <HAL_GPIO_Init>

	MX_FATFS_Init();
 800404a:	f002 fdeb 	bl	8006c24 <MX_FATFS_Init>

	memset(audioBuffer, 128, AUDIO_BUFFER_SIZE * sizeof(audioBuffer[0]));
 800404e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004052:	2180      	movs	r1, #128	; 0x80
 8004054:	4806      	ldr	r0, [pc, #24]	; (8004070 <WaveplayerInit+0xd0>)
 8004056:	f003 fbb7 	bl	80077c8 <memset>
}
 800405a:	bf00      	nop
 800405c:	3720      	adds	r7, #32
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}
 8004062:	bf00      	nop
 8004064:	40003c00 	.word	0x40003c00
 8004068:	40023800 	.word	0x40023800
 800406c:	40020c00 	.word	0x40020c00
 8004070:	200006c8 	.word	0x200006c8

08004074 <Reset_Handler>:
 8004074:	480c      	ldr	r0, [pc, #48]	; (80040a8 <LoopFillZerobss+0x12>)
 8004076:	490d      	ldr	r1, [pc, #52]	; (80040ac <LoopFillZerobss+0x16>)
 8004078:	4a0d      	ldr	r2, [pc, #52]	; (80040b0 <LoopFillZerobss+0x1a>)
 800407a:	2300      	movs	r3, #0
 800407c:	e002      	b.n	8004084 <LoopCopyDataInit>

0800407e <CopyDataInit>:
 800407e:	58d4      	ldr	r4, [r2, r3]
 8004080:	50c4      	str	r4, [r0, r3]
 8004082:	3304      	adds	r3, #4

08004084 <LoopCopyDataInit>:
 8004084:	18c4      	adds	r4, r0, r3
 8004086:	428c      	cmp	r4, r1
 8004088:	d3f9      	bcc.n	800407e <CopyDataInit>
 800408a:	4a0a      	ldr	r2, [pc, #40]	; (80040b4 <LoopFillZerobss+0x1e>)
 800408c:	4c0a      	ldr	r4, [pc, #40]	; (80040b8 <LoopFillZerobss+0x22>)
 800408e:	2300      	movs	r3, #0
 8004090:	e001      	b.n	8004096 <LoopFillZerobss>

08004092 <FillZerobss>:
 8004092:	6013      	str	r3, [r2, #0]
 8004094:	3204      	adds	r2, #4

08004096 <LoopFillZerobss>:
 8004096:	42a2      	cmp	r2, r4
 8004098:	d3fb      	bcc.n	8004092 <FillZerobss>
 800409a:	f7fe fc45 	bl	8002928 <SystemInit>
 800409e:	f003 fb61 	bl	8007764 <__libc_init_array>
 80040a2:	f7fc fd49 	bl	8000b38 <main>
 80040a6:	4770      	bx	lr
 80040a8:	20000000 	.word	0x20000000
 80040ac:	200000b4 	.word	0x200000b4
 80040b0:	08007910 	.word	0x08007910
 80040b4:	200000b4 	.word	0x200000b4
 80040b8:	20001ff4 	.word	0x20001ff4

080040bc <ADC1_IRQHandler>:
 80040bc:	e7fe      	b.n	80040bc <ADC1_IRQHandler>

080040be <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80040be:	b580      	push	{r7, lr}
 80040c0:	b082      	sub	sp, #8
 80040c2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80040c4:	2300      	movs	r3, #0
 80040c6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80040c8:	2003      	movs	r0, #3
 80040ca:	f000 f955 	bl	8004378 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80040ce:	200f      	movs	r0, #15
 80040d0:	f000 f80e 	bl	80040f0 <HAL_InitTick>
 80040d4:	4603      	mov	r3, r0
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d002      	beq.n	80040e0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	71fb      	strb	r3, [r7, #7]
 80040de:	e001      	b.n	80040e4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80040e0:	f7fe f9a0 	bl	8002424 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80040e4:	79fb      	ldrb	r3, [r7, #7]
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3708      	adds	r7, #8
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
	...

080040f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80040f8:	2300      	movs	r3, #0
 80040fa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80040fc:	4b16      	ldr	r3, [pc, #88]	; (8004158 <HAL_InitTick+0x68>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d022      	beq.n	800414a <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004104:	4b15      	ldr	r3, [pc, #84]	; (800415c <HAL_InitTick+0x6c>)
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	4b13      	ldr	r3, [pc, #76]	; (8004158 <HAL_InitTick+0x68>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004110:	fbb1 f3f3 	udiv	r3, r1, r3
 8004114:	fbb2 f3f3 	udiv	r3, r2, r3
 8004118:	4618      	mov	r0, r3
 800411a:	f000 f962 	bl	80043e2 <HAL_SYSTICK_Config>
 800411e:	4603      	mov	r3, r0
 8004120:	2b00      	cmp	r3, #0
 8004122:	d10f      	bne.n	8004144 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2b0f      	cmp	r3, #15
 8004128:	d809      	bhi.n	800413e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800412a:	2200      	movs	r2, #0
 800412c:	6879      	ldr	r1, [r7, #4]
 800412e:	f04f 30ff 	mov.w	r0, #4294967295
 8004132:	f000 f92c 	bl	800438e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004136:	4a0a      	ldr	r2, [pc, #40]	; (8004160 <HAL_InitTick+0x70>)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6013      	str	r3, [r2, #0]
 800413c:	e007      	b.n	800414e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	73fb      	strb	r3, [r7, #15]
 8004142:	e004      	b.n	800414e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	73fb      	strb	r3, [r7, #15]
 8004148:	e001      	b.n	800414e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800414e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004150:	4618      	mov	r0, r3
 8004152:	3710      	adds	r7, #16
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}
 8004158:	20000098 	.word	0x20000098
 800415c:	20000004 	.word	0x20000004
 8004160:	20000094 	.word	0x20000094

08004164 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004164:	b480      	push	{r7}
 8004166:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004168:	4b05      	ldr	r3, [pc, #20]	; (8004180 <HAL_IncTick+0x1c>)
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	4b05      	ldr	r3, [pc, #20]	; (8004184 <HAL_IncTick+0x20>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4413      	add	r3, r2
 8004172:	4a03      	ldr	r2, [pc, #12]	; (8004180 <HAL_IncTick+0x1c>)
 8004174:	6013      	str	r3, [r2, #0]
}
 8004176:	bf00      	nop
 8004178:	46bd      	mov	sp, r7
 800417a:	bc80      	pop	{r7}
 800417c:	4770      	bx	lr
 800417e:	bf00      	nop
 8004180:	20001b80 	.word	0x20001b80
 8004184:	20000098 	.word	0x20000098

08004188 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004188:	b480      	push	{r7}
 800418a:	af00      	add	r7, sp, #0
  return uwTick;
 800418c:	4b02      	ldr	r3, [pc, #8]	; (8004198 <HAL_GetTick+0x10>)
 800418e:	681b      	ldr	r3, [r3, #0]
}
 8004190:	4618      	mov	r0, r3
 8004192:	46bd      	mov	sp, r7
 8004194:	bc80      	pop	{r7}
 8004196:	4770      	bx	lr
 8004198:	20001b80 	.word	0x20001b80

0800419c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b084      	sub	sp, #16
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80041a4:	f7ff fff0 	bl	8004188 <HAL_GetTick>
 80041a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041b4:	d004      	beq.n	80041c0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80041b6:	4b09      	ldr	r3, [pc, #36]	; (80041dc <HAL_Delay+0x40>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	68fa      	ldr	r2, [r7, #12]
 80041bc:	4413      	add	r3, r2
 80041be:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80041c0:	bf00      	nop
 80041c2:	f7ff ffe1 	bl	8004188 <HAL_GetTick>
 80041c6:	4602      	mov	r2, r0
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	1ad3      	subs	r3, r2, r3
 80041cc:	68fa      	ldr	r2, [r7, #12]
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d8f7      	bhi.n	80041c2 <HAL_Delay+0x26>
  {
  }
}
 80041d2:	bf00      	nop
 80041d4:	bf00      	nop
 80041d6:	3710      	adds	r7, #16
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}
 80041dc:	20000098 	.word	0x20000098

080041e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b085      	sub	sp, #20
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	f003 0307 	and.w	r3, r3, #7
 80041ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80041f0:	4b0c      	ldr	r3, [pc, #48]	; (8004224 <__NVIC_SetPriorityGrouping+0x44>)
 80041f2:	68db      	ldr	r3, [r3, #12]
 80041f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80041f6:	68ba      	ldr	r2, [r7, #8]
 80041f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80041fc:	4013      	ands	r3, r2
 80041fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004208:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800420c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004210:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004212:	4a04      	ldr	r2, [pc, #16]	; (8004224 <__NVIC_SetPriorityGrouping+0x44>)
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	60d3      	str	r3, [r2, #12]
}
 8004218:	bf00      	nop
 800421a:	3714      	adds	r7, #20
 800421c:	46bd      	mov	sp, r7
 800421e:	bc80      	pop	{r7}
 8004220:	4770      	bx	lr
 8004222:	bf00      	nop
 8004224:	e000ed00 	.word	0xe000ed00

08004228 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004228:	b480      	push	{r7}
 800422a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800422c:	4b04      	ldr	r3, [pc, #16]	; (8004240 <__NVIC_GetPriorityGrouping+0x18>)
 800422e:	68db      	ldr	r3, [r3, #12]
 8004230:	0a1b      	lsrs	r3, r3, #8
 8004232:	f003 0307 	and.w	r3, r3, #7
}
 8004236:	4618      	mov	r0, r3
 8004238:	46bd      	mov	sp, r7
 800423a:	bc80      	pop	{r7}
 800423c:	4770      	bx	lr
 800423e:	bf00      	nop
 8004240:	e000ed00 	.word	0xe000ed00

08004244 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
 800424a:	4603      	mov	r3, r0
 800424c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800424e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004252:	2b00      	cmp	r3, #0
 8004254:	db0b      	blt.n	800426e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004256:	79fb      	ldrb	r3, [r7, #7]
 8004258:	f003 021f 	and.w	r2, r3, #31
 800425c:	4906      	ldr	r1, [pc, #24]	; (8004278 <__NVIC_EnableIRQ+0x34>)
 800425e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004262:	095b      	lsrs	r3, r3, #5
 8004264:	2001      	movs	r0, #1
 8004266:	fa00 f202 	lsl.w	r2, r0, r2
 800426a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800426e:	bf00      	nop
 8004270:	370c      	adds	r7, #12
 8004272:	46bd      	mov	sp, r7
 8004274:	bc80      	pop	{r7}
 8004276:	4770      	bx	lr
 8004278:	e000e100 	.word	0xe000e100

0800427c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800427c:	b480      	push	{r7}
 800427e:	b083      	sub	sp, #12
 8004280:	af00      	add	r7, sp, #0
 8004282:	4603      	mov	r3, r0
 8004284:	6039      	str	r1, [r7, #0]
 8004286:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004288:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800428c:	2b00      	cmp	r3, #0
 800428e:	db0a      	blt.n	80042a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	b2da      	uxtb	r2, r3
 8004294:	490c      	ldr	r1, [pc, #48]	; (80042c8 <__NVIC_SetPriority+0x4c>)
 8004296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800429a:	0112      	lsls	r2, r2, #4
 800429c:	b2d2      	uxtb	r2, r2
 800429e:	440b      	add	r3, r1
 80042a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80042a4:	e00a      	b.n	80042bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	b2da      	uxtb	r2, r3
 80042aa:	4908      	ldr	r1, [pc, #32]	; (80042cc <__NVIC_SetPriority+0x50>)
 80042ac:	79fb      	ldrb	r3, [r7, #7]
 80042ae:	f003 030f 	and.w	r3, r3, #15
 80042b2:	3b04      	subs	r3, #4
 80042b4:	0112      	lsls	r2, r2, #4
 80042b6:	b2d2      	uxtb	r2, r2
 80042b8:	440b      	add	r3, r1
 80042ba:	761a      	strb	r2, [r3, #24]
}
 80042bc:	bf00      	nop
 80042be:	370c      	adds	r7, #12
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bc80      	pop	{r7}
 80042c4:	4770      	bx	lr
 80042c6:	bf00      	nop
 80042c8:	e000e100 	.word	0xe000e100
 80042cc:	e000ed00 	.word	0xe000ed00

080042d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b089      	sub	sp, #36	; 0x24
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	60f8      	str	r0, [r7, #12]
 80042d8:	60b9      	str	r1, [r7, #8]
 80042da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	f003 0307 	and.w	r3, r3, #7
 80042e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80042e4:	69fb      	ldr	r3, [r7, #28]
 80042e6:	f1c3 0307 	rsb	r3, r3, #7
 80042ea:	2b04      	cmp	r3, #4
 80042ec:	bf28      	it	cs
 80042ee:	2304      	movcs	r3, #4
 80042f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80042f2:	69fb      	ldr	r3, [r7, #28]
 80042f4:	3304      	adds	r3, #4
 80042f6:	2b06      	cmp	r3, #6
 80042f8:	d902      	bls.n	8004300 <NVIC_EncodePriority+0x30>
 80042fa:	69fb      	ldr	r3, [r7, #28]
 80042fc:	3b03      	subs	r3, #3
 80042fe:	e000      	b.n	8004302 <NVIC_EncodePriority+0x32>
 8004300:	2300      	movs	r3, #0
 8004302:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004304:	f04f 32ff 	mov.w	r2, #4294967295
 8004308:	69bb      	ldr	r3, [r7, #24]
 800430a:	fa02 f303 	lsl.w	r3, r2, r3
 800430e:	43da      	mvns	r2, r3
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	401a      	ands	r2, r3
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004318:	f04f 31ff 	mov.w	r1, #4294967295
 800431c:	697b      	ldr	r3, [r7, #20]
 800431e:	fa01 f303 	lsl.w	r3, r1, r3
 8004322:	43d9      	mvns	r1, r3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004328:	4313      	orrs	r3, r2
         );
}
 800432a:	4618      	mov	r0, r3
 800432c:	3724      	adds	r7, #36	; 0x24
 800432e:	46bd      	mov	sp, r7
 8004330:	bc80      	pop	{r7}
 8004332:	4770      	bx	lr

08004334 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b082      	sub	sp, #8
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	3b01      	subs	r3, #1
 8004340:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004344:	d301      	bcc.n	800434a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004346:	2301      	movs	r3, #1
 8004348:	e00f      	b.n	800436a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800434a:	4a0a      	ldr	r2, [pc, #40]	; (8004374 <SysTick_Config+0x40>)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	3b01      	subs	r3, #1
 8004350:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004352:	210f      	movs	r1, #15
 8004354:	f04f 30ff 	mov.w	r0, #4294967295
 8004358:	f7ff ff90 	bl	800427c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800435c:	4b05      	ldr	r3, [pc, #20]	; (8004374 <SysTick_Config+0x40>)
 800435e:	2200      	movs	r2, #0
 8004360:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004362:	4b04      	ldr	r3, [pc, #16]	; (8004374 <SysTick_Config+0x40>)
 8004364:	2207      	movs	r2, #7
 8004366:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004368:	2300      	movs	r3, #0
}
 800436a:	4618      	mov	r0, r3
 800436c:	3708      	adds	r7, #8
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}
 8004372:	bf00      	nop
 8004374:	e000e010 	.word	0xe000e010

08004378 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b082      	sub	sp, #8
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004380:	6878      	ldr	r0, [r7, #4]
 8004382:	f7ff ff2d 	bl	80041e0 <__NVIC_SetPriorityGrouping>
}
 8004386:	bf00      	nop
 8004388:	3708      	adds	r7, #8
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}

0800438e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800438e:	b580      	push	{r7, lr}
 8004390:	b086      	sub	sp, #24
 8004392:	af00      	add	r7, sp, #0
 8004394:	4603      	mov	r3, r0
 8004396:	60b9      	str	r1, [r7, #8]
 8004398:	607a      	str	r2, [r7, #4]
 800439a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800439c:	2300      	movs	r3, #0
 800439e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80043a0:	f7ff ff42 	bl	8004228 <__NVIC_GetPriorityGrouping>
 80043a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80043a6:	687a      	ldr	r2, [r7, #4]
 80043a8:	68b9      	ldr	r1, [r7, #8]
 80043aa:	6978      	ldr	r0, [r7, #20]
 80043ac:	f7ff ff90 	bl	80042d0 <NVIC_EncodePriority>
 80043b0:	4602      	mov	r2, r0
 80043b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043b6:	4611      	mov	r1, r2
 80043b8:	4618      	mov	r0, r3
 80043ba:	f7ff ff5f 	bl	800427c <__NVIC_SetPriority>
}
 80043be:	bf00      	nop
 80043c0:	3718      	adds	r7, #24
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}

080043c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043c6:	b580      	push	{r7, lr}
 80043c8:	b082      	sub	sp, #8
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	4603      	mov	r3, r0
 80043ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80043d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043d4:	4618      	mov	r0, r3
 80043d6:	f7ff ff35 	bl	8004244 <__NVIC_EnableIRQ>
}
 80043da:	bf00      	nop
 80043dc:	3708      	adds	r7, #8
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}

080043e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80043e2:	b580      	push	{r7, lr}
 80043e4:	b082      	sub	sp, #8
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f7ff ffa2 	bl	8004334 <SysTick_Config>
 80043f0:	4603      	mov	r3, r0
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3708      	adds	r7, #8
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}

080043fa <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80043fa:	b580      	push	{r7, lr}
 80043fc:	b082      	sub	sp, #8
 80043fe:	af00      	add	r7, sp, #0
 8004400:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d101      	bne.n	800440c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	e014      	b.n	8004436 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	791b      	ldrb	r3, [r3, #4]
 8004410:	b2db      	uxtb	r3, r3
 8004412:	2b00      	cmp	r3, #0
 8004414:	d105      	bne.n	8004422 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2200      	movs	r2, #0
 800441a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f7fe f82f 	bl	8002480 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2202      	movs	r2, #2
 8004426:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2200      	movs	r2, #0
 800442c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2201      	movs	r2, #1
 8004432:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	3708      	adds	r7, #8
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}

0800443e <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800443e:	b480      	push	{r7}
 8004440:	b087      	sub	sp, #28
 8004442:	af00      	add	r7, sp, #0
 8004444:	60f8      	str	r0, [r7, #12]
 8004446:	60b9      	str	r1, [r7, #8]
 8004448:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	795b      	ldrb	r3, [r3, #5]
 800444e:	2b01      	cmp	r3, #1
 8004450:	d101      	bne.n	8004456 <HAL_DAC_ConfigChannel+0x18>
 8004452:	2302      	movs	r3, #2
 8004454:	e03c      	b.n	80044d0 <HAL_DAC_ConfigChannel+0x92>
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2201      	movs	r2, #1
 800445a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2202      	movs	r2, #2
 8004460:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	f003 0310 	and.w	r3, r3, #16
 8004470:	f640 72fe 	movw	r2, #4094	; 0xffe
 8004474:	fa02 f303 	lsl.w	r3, r2, r3
 8004478:	43db      	mvns	r3, r3
 800447a:	697a      	ldr	r2, [r7, #20]
 800447c:	4013      	ands	r3, r2
 800447e:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	4313      	orrs	r3, r2
 800448a:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	f003 0310 	and.w	r3, r3, #16
 8004492:	693a      	ldr	r2, [r7, #16]
 8004494:	fa02 f303 	lsl.w	r3, r2, r3
 8004498:	697a      	ldr	r2, [r7, #20]
 800449a:	4313      	orrs	r3, r2
 800449c:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	697a      	ldr	r2, [r7, #20]
 80044a4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	6819      	ldr	r1, [r3, #0]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	f003 0310 	and.w	r3, r3, #16
 80044b2:	22c0      	movs	r2, #192	; 0xc0
 80044b4:	fa02 f303 	lsl.w	r3, r2, r3
 80044b8:	43da      	mvns	r2, r3
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	400a      	ands	r2, r1
 80044c0:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2201      	movs	r2, #1
 80044c6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	2200      	movs	r2, #0
 80044cc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80044ce:	2300      	movs	r3, #0
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	371c      	adds	r7, #28
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bc80      	pop	{r7}
 80044d8:	4770      	bx	lr
	...

080044dc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80044dc:	b480      	push	{r7}
 80044de:	b085      	sub	sp, #20
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d101      	bne.n	80044ee <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e059      	b.n	80045a2 <HAL_DMA_Init+0xc6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	461a      	mov	r2, r3
 80044f4:	4b2d      	ldr	r3, [pc, #180]	; (80045ac <HAL_DMA_Init+0xd0>)
 80044f6:	429a      	cmp	r2, r3
 80044f8:	d80f      	bhi.n	800451a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	461a      	mov	r2, r3
 8004500:	4b2b      	ldr	r3, [pc, #172]	; (80045b0 <HAL_DMA_Init+0xd4>)
 8004502:	4413      	add	r3, r2
 8004504:	4a2b      	ldr	r2, [pc, #172]	; (80045b4 <HAL_DMA_Init+0xd8>)
 8004506:	fba2 2303 	umull	r2, r3, r2, r3
 800450a:	091b      	lsrs	r3, r3, #4
 800450c:	009a      	lsls	r2, r3, #2
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	4a28      	ldr	r2, [pc, #160]	; (80045b8 <HAL_DMA_Init+0xdc>)
 8004516:	63da      	str	r2, [r3, #60]	; 0x3c
 8004518:	e00e      	b.n	8004538 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	461a      	mov	r2, r3
 8004520:	4b26      	ldr	r3, [pc, #152]	; (80045bc <HAL_DMA_Init+0xe0>)
 8004522:	4413      	add	r3, r2
 8004524:	4a23      	ldr	r2, [pc, #140]	; (80045b4 <HAL_DMA_Init+0xd8>)
 8004526:	fba2 2303 	umull	r2, r3, r2, r3
 800452a:	091b      	lsrs	r3, r3, #4
 800452c:	009a      	lsls	r2, r3, #2
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	4a22      	ldr	r2, [pc, #136]	; (80045c0 <HAL_DMA_Init+0xe4>)
 8004536:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2202      	movs	r2, #2
 800453c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE   | DMA_CCR_PSIZE  |
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800454e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004552:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC    | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800455c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	68db      	ldr	r3, [r3, #12]
 8004562:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004568:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	695b      	ldr	r3, [r3, #20]
 800456e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004574:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	69db      	ldr	r3, [r3, #28]
 800457a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800457c:	68fa      	ldr	r2, [r7, #12]
 800457e:	4313      	orrs	r3, r2
 8004580:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	68fa      	ldr	r2, [r7, #12]
 8004588:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2200      	movs	r2, #0
 800458e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2201      	movs	r2, #1
 8004594:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2200      	movs	r2, #0
 800459c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80045a0:	2300      	movs	r3, #0
}
 80045a2:	4618      	mov	r0, r3
 80045a4:	3714      	adds	r7, #20
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bc80      	pop	{r7}
 80045aa:	4770      	bx	lr
 80045ac:	40026407 	.word	0x40026407
 80045b0:	bffd9ff8 	.word	0xbffd9ff8
 80045b4:	cccccccd 	.word	0xcccccccd
 80045b8:	40026000 	.word	0x40026000
 80045bc:	bffd9bf8 	.word	0xbffd9bf8
 80045c0:	40026400 	.word	0x40026400

080045c4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b084      	sub	sp, #16
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e0:	f003 031c 	and.w	r3, r3, #28
 80045e4:	2204      	movs	r2, #4
 80045e6:	409a      	lsls	r2, r3
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	4013      	ands	r3, r2
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d026      	beq.n	800463e <HAL_DMA_IRQHandler+0x7a>
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	f003 0304 	and.w	r3, r3, #4
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d021      	beq.n	800463e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f003 0320 	and.w	r3, r3, #32
 8004604:	2b00      	cmp	r3, #0
 8004606:	d107      	bne.n	8004618 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f022 0204 	bic.w	r2, r2, #4
 8004616:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800461c:	f003 021c 	and.w	r2, r3, #28
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004624:	2104      	movs	r1, #4
 8004626:	fa01 f202 	lsl.w	r2, r1, r2
 800462a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004630:	2b00      	cmp	r3, #0
 8004632:	d071      	beq.n	8004718 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800463c:	e06c      	b.n	8004718 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004642:	f003 031c 	and.w	r3, r3, #28
 8004646:	2202      	movs	r2, #2
 8004648:	409a      	lsls	r2, r3
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	4013      	ands	r3, r2
 800464e:	2b00      	cmp	r3, #0
 8004650:	d02e      	beq.n	80046b0 <HAL_DMA_IRQHandler+0xec>
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	f003 0302 	and.w	r3, r3, #2
 8004658:	2b00      	cmp	r3, #0
 800465a:	d029      	beq.n	80046b0 <HAL_DMA_IRQHandler+0xec>
  {
    
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f003 0320 	and.w	r3, r3, #32
 8004666:	2b00      	cmp	r3, #0
 8004668:	d10b      	bne.n	8004682 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	681a      	ldr	r2, [r3, #0]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f022 020a 	bic.w	r2, r2, #10
 8004678:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2201      	movs	r2, #1
 800467e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004686:	f003 021c 	and.w	r2, r3, #28
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800468e:	2102      	movs	r1, #2
 8004690:	fa01 f202 	lsl.w	r2, r1, r2
 8004694:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2200      	movs	r2, #0
 800469a:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d038      	beq.n	8004718 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80046ae:	e033      	b.n	8004718 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046b4:	f003 031c 	and.w	r3, r3, #28
 80046b8:	2208      	movs	r2, #8
 80046ba:	409a      	lsls	r2, r3
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	4013      	ands	r3, r2
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d02a      	beq.n	800471a <HAL_DMA_IRQHandler+0x156>
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	f003 0308 	and.w	r3, r3, #8
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d025      	beq.n	800471a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f022 020e 	bic.w	r2, r2, #14
 80046dc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e2:	f003 021c 	and.w	r2, r3, #28
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046ea:	2101      	movs	r1, #1
 80046ec:	fa01 f202 	lsl.w	r2, r1, r2
 80046f0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2201      	movs	r2, #1
 80046f6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2200      	movs	r2, #0
 8004704:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800470c:	2b00      	cmp	r3, #0
 800470e:	d004      	beq.n	800471a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004718:	bf00      	nop
 800471a:	bf00      	nop
}
 800471c:	3710      	adds	r7, #16
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}
	...

08004724 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004724:	b480      	push	{r7}
 8004726:	b087      	sub	sp, #28
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800472e:	2300      	movs	r3, #0
 8004730:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004732:	2300      	movs	r3, #0
 8004734:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8004736:	2300      	movs	r3, #0
 8004738:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800473a:	e160      	b.n	80049fe <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	681a      	ldr	r2, [r3, #0]
 8004740:	2101      	movs	r1, #1
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	fa01 f303 	lsl.w	r3, r1, r3
 8004748:	4013      	ands	r3, r2
 800474a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2b00      	cmp	r3, #0
 8004750:	f000 8152 	beq.w	80049f8 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	f003 0303 	and.w	r3, r3, #3
 800475c:	2b01      	cmp	r3, #1
 800475e:	d005      	beq.n	800476c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004768:	2b02      	cmp	r3, #2
 800476a:	d130      	bne.n	80047ce <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	005b      	lsls	r3, r3, #1
 8004776:	2203      	movs	r2, #3
 8004778:	fa02 f303 	lsl.w	r3, r2, r3
 800477c:	43db      	mvns	r3, r3
 800477e:	693a      	ldr	r2, [r7, #16]
 8004780:	4013      	ands	r3, r2
 8004782:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	68da      	ldr	r2, [r3, #12]
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	005b      	lsls	r3, r3, #1
 800478c:	fa02 f303 	lsl.w	r3, r2, r3
 8004790:	693a      	ldr	r2, [r7, #16]
 8004792:	4313      	orrs	r3, r2
 8004794:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	693a      	ldr	r2, [r7, #16]
 800479a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80047a2:	2201      	movs	r2, #1
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	fa02 f303 	lsl.w	r3, r2, r3
 80047aa:	43db      	mvns	r3, r3
 80047ac:	693a      	ldr	r2, [r7, #16]
 80047ae:	4013      	ands	r3, r2
 80047b0:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	091b      	lsrs	r3, r3, #4
 80047b8:	f003 0201 	and.w	r2, r3, #1
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	fa02 f303 	lsl.w	r3, r2, r3
 80047c2:	693a      	ldr	r2, [r7, #16]
 80047c4:	4313      	orrs	r3, r2
 80047c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	693a      	ldr	r2, [r7, #16]
 80047cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	f003 0303 	and.w	r3, r3, #3
 80047d6:	2b03      	cmp	r3, #3
 80047d8:	d017      	beq.n	800480a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	68db      	ldr	r3, [r3, #12]
 80047de:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	005b      	lsls	r3, r3, #1
 80047e4:	2203      	movs	r2, #3
 80047e6:	fa02 f303 	lsl.w	r3, r2, r3
 80047ea:	43db      	mvns	r3, r3
 80047ec:	693a      	ldr	r2, [r7, #16]
 80047ee:	4013      	ands	r3, r2
 80047f0:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	689a      	ldr	r2, [r3, #8]
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	005b      	lsls	r3, r3, #1
 80047fa:	fa02 f303 	lsl.w	r3, r2, r3
 80047fe:	693a      	ldr	r2, [r7, #16]
 8004800:	4313      	orrs	r3, r2
 8004802:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	693a      	ldr	r2, [r7, #16]
 8004808:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	f003 0303 	and.w	r3, r3, #3
 8004812:	2b02      	cmp	r3, #2
 8004814:	d123      	bne.n	800485e <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	08da      	lsrs	r2, r3, #3
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	3208      	adds	r2, #8
 800481e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004822:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	f003 0307 	and.w	r3, r3, #7
 800482a:	009b      	lsls	r3, r3, #2
 800482c:	220f      	movs	r2, #15
 800482e:	fa02 f303 	lsl.w	r3, r2, r3
 8004832:	43db      	mvns	r3, r3
 8004834:	693a      	ldr	r2, [r7, #16]
 8004836:	4013      	ands	r3, r2
 8004838:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	691a      	ldr	r2, [r3, #16]
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	f003 0307 	and.w	r3, r3, #7
 8004844:	009b      	lsls	r3, r3, #2
 8004846:	fa02 f303 	lsl.w	r3, r2, r3
 800484a:	693a      	ldr	r2, [r7, #16]
 800484c:	4313      	orrs	r3, r2
 800484e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	08da      	lsrs	r2, r3, #3
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	3208      	adds	r2, #8
 8004858:	6939      	ldr	r1, [r7, #16]
 800485a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	005b      	lsls	r3, r3, #1
 8004868:	2203      	movs	r2, #3
 800486a:	fa02 f303 	lsl.w	r3, r2, r3
 800486e:	43db      	mvns	r3, r3
 8004870:	693a      	ldr	r2, [r7, #16]
 8004872:	4013      	ands	r3, r2
 8004874:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	f003 0203 	and.w	r2, r3, #3
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	005b      	lsls	r3, r3, #1
 8004882:	fa02 f303 	lsl.w	r3, r2, r3
 8004886:	693a      	ldr	r2, [r7, #16]
 8004888:	4313      	orrs	r3, r2
 800488a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	693a      	ldr	r2, [r7, #16]
 8004890:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800489a:	2b00      	cmp	r3, #0
 800489c:	f000 80ac 	beq.w	80049f8 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048a0:	4b5e      	ldr	r3, [pc, #376]	; (8004a1c <HAL_GPIO_Init+0x2f8>)
 80048a2:	6a1b      	ldr	r3, [r3, #32]
 80048a4:	4a5d      	ldr	r2, [pc, #372]	; (8004a1c <HAL_GPIO_Init+0x2f8>)
 80048a6:	f043 0301 	orr.w	r3, r3, #1
 80048aa:	6213      	str	r3, [r2, #32]
 80048ac:	4b5b      	ldr	r3, [pc, #364]	; (8004a1c <HAL_GPIO_Init+0x2f8>)
 80048ae:	6a1b      	ldr	r3, [r3, #32]
 80048b0:	f003 0301 	and.w	r3, r3, #1
 80048b4:	60bb      	str	r3, [r7, #8]
 80048b6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80048b8:	4a59      	ldr	r2, [pc, #356]	; (8004a20 <HAL_GPIO_Init+0x2fc>)
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	089b      	lsrs	r3, r3, #2
 80048be:	3302      	adds	r3, #2
 80048c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048c4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	f003 0303 	and.w	r3, r3, #3
 80048cc:	009b      	lsls	r3, r3, #2
 80048ce:	220f      	movs	r2, #15
 80048d0:	fa02 f303 	lsl.w	r3, r2, r3
 80048d4:	43db      	mvns	r3, r3
 80048d6:	693a      	ldr	r2, [r7, #16]
 80048d8:	4013      	ands	r3, r2
 80048da:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	4a51      	ldr	r2, [pc, #324]	; (8004a24 <HAL_GPIO_Init+0x300>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d025      	beq.n	8004930 <HAL_GPIO_Init+0x20c>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	4a50      	ldr	r2, [pc, #320]	; (8004a28 <HAL_GPIO_Init+0x304>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d01f      	beq.n	800492c <HAL_GPIO_Init+0x208>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	4a4f      	ldr	r2, [pc, #316]	; (8004a2c <HAL_GPIO_Init+0x308>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d019      	beq.n	8004928 <HAL_GPIO_Init+0x204>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	4a4e      	ldr	r2, [pc, #312]	; (8004a30 <HAL_GPIO_Init+0x30c>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d013      	beq.n	8004924 <HAL_GPIO_Init+0x200>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	4a4d      	ldr	r2, [pc, #308]	; (8004a34 <HAL_GPIO_Init+0x310>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d00d      	beq.n	8004920 <HAL_GPIO_Init+0x1fc>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	4a4c      	ldr	r2, [pc, #304]	; (8004a38 <HAL_GPIO_Init+0x314>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d007      	beq.n	800491c <HAL_GPIO_Init+0x1f8>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	4a4b      	ldr	r2, [pc, #300]	; (8004a3c <HAL_GPIO_Init+0x318>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d101      	bne.n	8004918 <HAL_GPIO_Init+0x1f4>
 8004914:	2306      	movs	r3, #6
 8004916:	e00c      	b.n	8004932 <HAL_GPIO_Init+0x20e>
 8004918:	2307      	movs	r3, #7
 800491a:	e00a      	b.n	8004932 <HAL_GPIO_Init+0x20e>
 800491c:	2305      	movs	r3, #5
 800491e:	e008      	b.n	8004932 <HAL_GPIO_Init+0x20e>
 8004920:	2304      	movs	r3, #4
 8004922:	e006      	b.n	8004932 <HAL_GPIO_Init+0x20e>
 8004924:	2303      	movs	r3, #3
 8004926:	e004      	b.n	8004932 <HAL_GPIO_Init+0x20e>
 8004928:	2302      	movs	r3, #2
 800492a:	e002      	b.n	8004932 <HAL_GPIO_Init+0x20e>
 800492c:	2301      	movs	r3, #1
 800492e:	e000      	b.n	8004932 <HAL_GPIO_Init+0x20e>
 8004930:	2300      	movs	r3, #0
 8004932:	697a      	ldr	r2, [r7, #20]
 8004934:	f002 0203 	and.w	r2, r2, #3
 8004938:	0092      	lsls	r2, r2, #2
 800493a:	4093      	lsls	r3, r2
 800493c:	693a      	ldr	r2, [r7, #16]
 800493e:	4313      	orrs	r3, r2
 8004940:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004942:	4937      	ldr	r1, [pc, #220]	; (8004a20 <HAL_GPIO_Init+0x2fc>)
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	089b      	lsrs	r3, r3, #2
 8004948:	3302      	adds	r3, #2
 800494a:	693a      	ldr	r2, [r7, #16]
 800494c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004950:	4b3b      	ldr	r3, [pc, #236]	; (8004a40 <HAL_GPIO_Init+0x31c>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	43db      	mvns	r3, r3
 800495a:	693a      	ldr	r2, [r7, #16]
 800495c:	4013      	ands	r3, r2
 800495e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004968:	2b00      	cmp	r3, #0
 800496a:	d003      	beq.n	8004974 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 800496c:	693a      	ldr	r2, [r7, #16]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	4313      	orrs	r3, r2
 8004972:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004974:	4a32      	ldr	r2, [pc, #200]	; (8004a40 <HAL_GPIO_Init+0x31c>)
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800497a:	4b31      	ldr	r3, [pc, #196]	; (8004a40 <HAL_GPIO_Init+0x31c>)
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	43db      	mvns	r3, r3
 8004984:	693a      	ldr	r2, [r7, #16]
 8004986:	4013      	ands	r3, r2
 8004988:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004992:	2b00      	cmp	r3, #0
 8004994:	d003      	beq.n	800499e <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 8004996:	693a      	ldr	r2, [r7, #16]
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	4313      	orrs	r3, r2
 800499c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800499e:	4a28      	ldr	r2, [pc, #160]	; (8004a40 <HAL_GPIO_Init+0x31c>)
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80049a4:	4b26      	ldr	r3, [pc, #152]	; (8004a40 <HAL_GPIO_Init+0x31c>)
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	43db      	mvns	r3, r3
 80049ae:	693a      	ldr	r2, [r7, #16]
 80049b0:	4013      	ands	r3, r2
 80049b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d003      	beq.n	80049c8 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 80049c0:	693a      	ldr	r2, [r7, #16]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	4313      	orrs	r3, r2
 80049c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80049c8:	4a1d      	ldr	r2, [pc, #116]	; (8004a40 <HAL_GPIO_Init+0x31c>)
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80049ce:	4b1c      	ldr	r3, [pc, #112]	; (8004a40 <HAL_GPIO_Init+0x31c>)
 80049d0:	68db      	ldr	r3, [r3, #12]
 80049d2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	43db      	mvns	r3, r3
 80049d8:	693a      	ldr	r2, [r7, #16]
 80049da:	4013      	ands	r3, r2
 80049dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d003      	beq.n	80049f2 <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 80049ea:	693a      	ldr	r2, [r7, #16]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	4313      	orrs	r3, r2
 80049f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80049f2:	4a13      	ldr	r2, [pc, #76]	; (8004a40 <HAL_GPIO_Init+0x31c>)
 80049f4:	693b      	ldr	r3, [r7, #16]
 80049f6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	3301      	adds	r3, #1
 80049fc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	fa22 f303 	lsr.w	r3, r2, r3
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	f47f ae97 	bne.w	800473c <HAL_GPIO_Init+0x18>
  }
}
 8004a0e:	bf00      	nop
 8004a10:	bf00      	nop
 8004a12:	371c      	adds	r7, #28
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bc80      	pop	{r7}
 8004a18:	4770      	bx	lr
 8004a1a:	bf00      	nop
 8004a1c:	40023800 	.word	0x40023800
 8004a20:	40010000 	.word	0x40010000
 8004a24:	40020000 	.word	0x40020000
 8004a28:	40020400 	.word	0x40020400
 8004a2c:	40020800 	.word	0x40020800
 8004a30:	40020c00 	.word	0x40020c00
 8004a34:	40021000 	.word	0x40021000
 8004a38:	40021400 	.word	0x40021400
 8004a3c:	40021800 	.word	0x40021800
 8004a40:	40010400 	.word	0x40010400

08004a44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b085      	sub	sp, #20
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
 8004a4c:	460b      	mov	r3, r1
 8004a4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	691a      	ldr	r2, [r3, #16]
 8004a54:	887b      	ldrh	r3, [r7, #2]
 8004a56:	4013      	ands	r3, r2
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d002      	beq.n	8004a62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	73fb      	strb	r3, [r7, #15]
 8004a60:	e001      	b.n	8004a66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004a62:	2300      	movs	r3, #0
 8004a64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004a66:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3714      	adds	r7, #20
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bc80      	pop	{r7}
 8004a70:	4770      	bx	lr

08004a72 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a72:	b480      	push	{r7}
 8004a74:	b083      	sub	sp, #12
 8004a76:	af00      	add	r7, sp, #0
 8004a78:	6078      	str	r0, [r7, #4]
 8004a7a:	460b      	mov	r3, r1
 8004a7c:	807b      	strh	r3, [r7, #2]
 8004a7e:	4613      	mov	r3, r2
 8004a80:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004a82:	787b      	ldrb	r3, [r7, #1]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d003      	beq.n	8004a90 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004a88:	887a      	ldrh	r2, [r7, #2]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8004a8e:	e003      	b.n	8004a98 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8004a90:	887b      	ldrh	r3, [r7, #2]
 8004a92:	041a      	lsls	r2, r3, #16
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	619a      	str	r2, [r3, #24]
}
 8004a98:	bf00      	nop
 8004a9a:	370c      	adds	r7, #12
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bc80      	pop	{r7}
 8004aa0:	4770      	bx	lr
	...

08004aa4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b082      	sub	sp, #8
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	4603      	mov	r3, r0
 8004aac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004aae:	4b08      	ldr	r3, [pc, #32]	; (8004ad0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004ab0:	695a      	ldr	r2, [r3, #20]
 8004ab2:	88fb      	ldrh	r3, [r7, #6]
 8004ab4:	4013      	ands	r3, r2
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d006      	beq.n	8004ac8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004aba:	4a05      	ldr	r2, [pc, #20]	; (8004ad0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004abc:	88fb      	ldrh	r3, [r7, #6]
 8004abe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004ac0:	88fb      	ldrh	r3, [r7, #6]
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f7fc fcbc 	bl	8001440 <HAL_GPIO_EXTI_Callback>
  }
}
 8004ac8:	bf00      	nop
 8004aca:	3708      	adds	r7, #8
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}
 8004ad0:	40010400 	.word	0x40010400

08004ad4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b088      	sub	sp, #32
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d101      	bne.n	8004ae6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e31d      	b.n	8005122 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ae6:	4b94      	ldr	r3, [pc, #592]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	f003 030c 	and.w	r3, r3, #12
 8004aee:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004af0:	4b91      	ldr	r3, [pc, #580]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004af8:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f003 0301 	and.w	r3, r3, #1
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d07b      	beq.n	8004bfe <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004b06:	69bb      	ldr	r3, [r7, #24]
 8004b08:	2b08      	cmp	r3, #8
 8004b0a:	d006      	beq.n	8004b1a <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004b0c:	69bb      	ldr	r3, [r7, #24]
 8004b0e:	2b0c      	cmp	r3, #12
 8004b10:	d10f      	bne.n	8004b32 <HAL_RCC_OscConfig+0x5e>
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b18:	d10b      	bne.n	8004b32 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b1a:	4b87      	ldr	r3, [pc, #540]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d06a      	beq.n	8004bfc <HAL_RCC_OscConfig+0x128>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d166      	bne.n	8004bfc <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e2f7      	b.n	8005122 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d106      	bne.n	8004b48 <HAL_RCC_OscConfig+0x74>
 8004b3a:	4b7f      	ldr	r3, [pc, #508]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a7e      	ldr	r2, [pc, #504]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004b40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b44:	6013      	str	r3, [r2, #0]
 8004b46:	e02d      	b.n	8004ba4 <HAL_RCC_OscConfig+0xd0>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d10c      	bne.n	8004b6a <HAL_RCC_OscConfig+0x96>
 8004b50:	4b79      	ldr	r3, [pc, #484]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a78      	ldr	r2, [pc, #480]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004b56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b5a:	6013      	str	r3, [r2, #0]
 8004b5c:	4b76      	ldr	r3, [pc, #472]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a75      	ldr	r2, [pc, #468]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004b62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b66:	6013      	str	r3, [r2, #0]
 8004b68:	e01c      	b.n	8004ba4 <HAL_RCC_OscConfig+0xd0>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	2b05      	cmp	r3, #5
 8004b70:	d10c      	bne.n	8004b8c <HAL_RCC_OscConfig+0xb8>
 8004b72:	4b71      	ldr	r3, [pc, #452]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a70      	ldr	r2, [pc, #448]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004b78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b7c:	6013      	str	r3, [r2, #0]
 8004b7e:	4b6e      	ldr	r3, [pc, #440]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a6d      	ldr	r2, [pc, #436]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004b84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b88:	6013      	str	r3, [r2, #0]
 8004b8a:	e00b      	b.n	8004ba4 <HAL_RCC_OscConfig+0xd0>
 8004b8c:	4b6a      	ldr	r3, [pc, #424]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a69      	ldr	r2, [pc, #420]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004b92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b96:	6013      	str	r3, [r2, #0]
 8004b98:	4b67      	ldr	r3, [pc, #412]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a66      	ldr	r2, [pc, #408]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004b9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ba2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d013      	beq.n	8004bd4 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bac:	f7ff faec 	bl	8004188 <HAL_GetTick>
 8004bb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004bb2:	e008      	b.n	8004bc6 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004bb4:	f7ff fae8 	bl	8004188 <HAL_GetTick>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	2b64      	cmp	r3, #100	; 0x64
 8004bc0:	d901      	bls.n	8004bc6 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	e2ad      	b.n	8005122 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004bc6:	4b5c      	ldr	r3, [pc, #368]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d0f0      	beq.n	8004bb4 <HAL_RCC_OscConfig+0xe0>
 8004bd2:	e014      	b.n	8004bfe <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bd4:	f7ff fad8 	bl	8004188 <HAL_GetTick>
 8004bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004bda:	e008      	b.n	8004bee <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004bdc:	f7ff fad4 	bl	8004188 <HAL_GetTick>
 8004be0:	4602      	mov	r2, r0
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	2b64      	cmp	r3, #100	; 0x64
 8004be8:	d901      	bls.n	8004bee <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8004bea:	2303      	movs	r3, #3
 8004bec:	e299      	b.n	8005122 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004bee:	4b52      	ldr	r3, [pc, #328]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d1f0      	bne.n	8004bdc <HAL_RCC_OscConfig+0x108>
 8004bfa:	e000      	b.n	8004bfe <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 0302 	and.w	r3, r3, #2
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d05a      	beq.n	8004cc0 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004c0a:	69bb      	ldr	r3, [r7, #24]
 8004c0c:	2b04      	cmp	r3, #4
 8004c0e:	d005      	beq.n	8004c1c <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004c10:	69bb      	ldr	r3, [r7, #24]
 8004c12:	2b0c      	cmp	r3, #12
 8004c14:	d119      	bne.n	8004c4a <HAL_RCC_OscConfig+0x176>
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d116      	bne.n	8004c4a <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c1c:	4b46      	ldr	r3, [pc, #280]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 0302 	and.w	r3, r3, #2
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d005      	beq.n	8004c34 <HAL_RCC_OscConfig+0x160>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	68db      	ldr	r3, [r3, #12]
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d001      	beq.n	8004c34 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	e276      	b.n	8005122 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c34:	4b40      	ldr	r3, [pc, #256]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	691b      	ldr	r3, [r3, #16]
 8004c40:	021b      	lsls	r3, r3, #8
 8004c42:	493d      	ldr	r1, [pc, #244]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004c44:	4313      	orrs	r3, r2
 8004c46:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c48:	e03a      	b.n	8004cc0 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	68db      	ldr	r3, [r3, #12]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d020      	beq.n	8004c94 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c52:	4b3a      	ldr	r3, [pc, #232]	; (8004d3c <HAL_RCC_OscConfig+0x268>)
 8004c54:	2201      	movs	r2, #1
 8004c56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c58:	f7ff fa96 	bl	8004188 <HAL_GetTick>
 8004c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004c5e:	e008      	b.n	8004c72 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c60:	f7ff fa92 	bl	8004188 <HAL_GetTick>
 8004c64:	4602      	mov	r2, r0
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	1ad3      	subs	r3, r2, r3
 8004c6a:	2b02      	cmp	r3, #2
 8004c6c:	d901      	bls.n	8004c72 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e257      	b.n	8005122 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004c72:	4b31      	ldr	r3, [pc, #196]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f003 0302 	and.w	r3, r3, #2
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d0f0      	beq.n	8004c60 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c7e:	4b2e      	ldr	r3, [pc, #184]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	691b      	ldr	r3, [r3, #16]
 8004c8a:	021b      	lsls	r3, r3, #8
 8004c8c:	492a      	ldr	r1, [pc, #168]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	604b      	str	r3, [r1, #4]
 8004c92:	e015      	b.n	8004cc0 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c94:	4b29      	ldr	r3, [pc, #164]	; (8004d3c <HAL_RCC_OscConfig+0x268>)
 8004c96:	2200      	movs	r2, #0
 8004c98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c9a:	f7ff fa75 	bl	8004188 <HAL_GetTick>
 8004c9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004ca0:	e008      	b.n	8004cb4 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004ca2:	f7ff fa71 	bl	8004188 <HAL_GetTick>
 8004ca6:	4602      	mov	r2, r0
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	1ad3      	subs	r3, r2, r3
 8004cac:	2b02      	cmp	r3, #2
 8004cae:	d901      	bls.n	8004cb4 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8004cb0:	2303      	movs	r3, #3
 8004cb2:	e236      	b.n	8005122 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004cb4:	4b20      	ldr	r3, [pc, #128]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f003 0302 	and.w	r3, r3, #2
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d1f0      	bne.n	8004ca2 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 0310 	and.w	r3, r3, #16
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	f000 80b8 	beq.w	8004e3e <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004cce:	69bb      	ldr	r3, [r7, #24]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d170      	bne.n	8004db6 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004cd4:	4b18      	ldr	r3, [pc, #96]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d005      	beq.n	8004cec <HAL_RCC_OscConfig+0x218>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	699b      	ldr	r3, [r3, #24]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d101      	bne.n	8004cec <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e21a      	b.n	8005122 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6a1a      	ldr	r2, [r3, #32]
 8004cf0:	4b11      	ldr	r3, [pc, #68]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d921      	bls.n	8004d40 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6a1b      	ldr	r3, [r3, #32]
 8004d00:	4618      	mov	r0, r3
 8004d02:	f000 fc23 	bl	800554c <RCC_SetFlashLatencyFromMSIRange>
 8004d06:	4603      	mov	r3, r0
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d001      	beq.n	8004d10 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	e208      	b.n	8005122 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d10:	4b09      	ldr	r3, [pc, #36]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6a1b      	ldr	r3, [r3, #32]
 8004d1c:	4906      	ldr	r1, [pc, #24]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d22:	4b05      	ldr	r3, [pc, #20]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	69db      	ldr	r3, [r3, #28]
 8004d2e:	061b      	lsls	r3, r3, #24
 8004d30:	4901      	ldr	r1, [pc, #4]	; (8004d38 <HAL_RCC_OscConfig+0x264>)
 8004d32:	4313      	orrs	r3, r2
 8004d34:	604b      	str	r3, [r1, #4]
 8004d36:	e020      	b.n	8004d7a <HAL_RCC_OscConfig+0x2a6>
 8004d38:	40023800 	.word	0x40023800
 8004d3c:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d40:	4ba4      	ldr	r3, [pc, #656]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6a1b      	ldr	r3, [r3, #32]
 8004d4c:	49a1      	ldr	r1, [pc, #644]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d52:	4ba0      	ldr	r3, [pc, #640]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	69db      	ldr	r3, [r3, #28]
 8004d5e:	061b      	lsls	r3, r3, #24
 8004d60:	499c      	ldr	r1, [pc, #624]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004d62:	4313      	orrs	r3, r2
 8004d64:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6a1b      	ldr	r3, [r3, #32]
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f000 fbee 	bl	800554c <RCC_SetFlashLatencyFromMSIRange>
 8004d70:	4603      	mov	r3, r0
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d001      	beq.n	8004d7a <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	e1d3      	b.n	8005122 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6a1b      	ldr	r3, [r3, #32]
 8004d7e:	0b5b      	lsrs	r3, r3, #13
 8004d80:	3301      	adds	r3, #1
 8004d82:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004d86:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004d8a:	4a92      	ldr	r2, [pc, #584]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004d8c:	6892      	ldr	r2, [r2, #8]
 8004d8e:	0912      	lsrs	r2, r2, #4
 8004d90:	f002 020f 	and.w	r2, r2, #15
 8004d94:	4990      	ldr	r1, [pc, #576]	; (8004fd8 <HAL_RCC_OscConfig+0x504>)
 8004d96:	5c8a      	ldrb	r2, [r1, r2]
 8004d98:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004d9a:	4a90      	ldr	r2, [pc, #576]	; (8004fdc <HAL_RCC_OscConfig+0x508>)
 8004d9c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004d9e:	4b90      	ldr	r3, [pc, #576]	; (8004fe0 <HAL_RCC_OscConfig+0x50c>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4618      	mov	r0, r3
 8004da4:	f7ff f9a4 	bl	80040f0 <HAL_InitTick>
 8004da8:	4603      	mov	r3, r0
 8004daa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004dac:	7bfb      	ldrb	r3, [r7, #15]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d045      	beq.n	8004e3e <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8004db2:	7bfb      	ldrb	r3, [r7, #15]
 8004db4:	e1b5      	b.n	8005122 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	699b      	ldr	r3, [r3, #24]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d029      	beq.n	8004e12 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004dbe:	4b89      	ldr	r3, [pc, #548]	; (8004fe4 <HAL_RCC_OscConfig+0x510>)
 8004dc0:	2201      	movs	r2, #1
 8004dc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dc4:	f7ff f9e0 	bl	8004188 <HAL_GetTick>
 8004dc8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004dca:	e008      	b.n	8004dde <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004dcc:	f7ff f9dc 	bl	8004188 <HAL_GetTick>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	1ad3      	subs	r3, r2, r3
 8004dd6:	2b02      	cmp	r3, #2
 8004dd8:	d901      	bls.n	8004dde <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8004dda:	2303      	movs	r3, #3
 8004ddc:	e1a1      	b.n	8005122 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004dde:	4b7d      	ldr	r3, [pc, #500]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d0f0      	beq.n	8004dcc <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004dea:	4b7a      	ldr	r3, [pc, #488]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6a1b      	ldr	r3, [r3, #32]
 8004df6:	4977      	ldr	r1, [pc, #476]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004dfc:	4b75      	ldr	r3, [pc, #468]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	69db      	ldr	r3, [r3, #28]
 8004e08:	061b      	lsls	r3, r3, #24
 8004e0a:	4972      	ldr	r1, [pc, #456]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	604b      	str	r3, [r1, #4]
 8004e10:	e015      	b.n	8004e3e <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004e12:	4b74      	ldr	r3, [pc, #464]	; (8004fe4 <HAL_RCC_OscConfig+0x510>)
 8004e14:	2200      	movs	r2, #0
 8004e16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e18:	f7ff f9b6 	bl	8004188 <HAL_GetTick>
 8004e1c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004e1e:	e008      	b.n	8004e32 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004e20:	f7ff f9b2 	bl	8004188 <HAL_GetTick>
 8004e24:	4602      	mov	r2, r0
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	1ad3      	subs	r3, r2, r3
 8004e2a:	2b02      	cmp	r3, #2
 8004e2c:	d901      	bls.n	8004e32 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8004e2e:	2303      	movs	r3, #3
 8004e30:	e177      	b.n	8005122 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004e32:	4b68      	ldr	r3, [pc, #416]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d1f0      	bne.n	8004e20 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f003 0308 	and.w	r3, r3, #8
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d030      	beq.n	8004eac <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	695b      	ldr	r3, [r3, #20]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d016      	beq.n	8004e80 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e52:	4b65      	ldr	r3, [pc, #404]	; (8004fe8 <HAL_RCC_OscConfig+0x514>)
 8004e54:	2201      	movs	r2, #1
 8004e56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e58:	f7ff f996 	bl	8004188 <HAL_GetTick>
 8004e5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004e5e:	e008      	b.n	8004e72 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e60:	f7ff f992 	bl	8004188 <HAL_GetTick>
 8004e64:	4602      	mov	r2, r0
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	1ad3      	subs	r3, r2, r3
 8004e6a:	2b02      	cmp	r3, #2
 8004e6c:	d901      	bls.n	8004e72 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004e6e:	2303      	movs	r3, #3
 8004e70:	e157      	b.n	8005122 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004e72:	4b58      	ldr	r3, [pc, #352]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004e74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e76:	f003 0302 	and.w	r3, r3, #2
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d0f0      	beq.n	8004e60 <HAL_RCC_OscConfig+0x38c>
 8004e7e:	e015      	b.n	8004eac <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e80:	4b59      	ldr	r3, [pc, #356]	; (8004fe8 <HAL_RCC_OscConfig+0x514>)
 8004e82:	2200      	movs	r2, #0
 8004e84:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e86:	f7ff f97f 	bl	8004188 <HAL_GetTick>
 8004e8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004e8c:	e008      	b.n	8004ea0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e8e:	f7ff f97b 	bl	8004188 <HAL_GetTick>
 8004e92:	4602      	mov	r2, r0
 8004e94:	693b      	ldr	r3, [r7, #16]
 8004e96:	1ad3      	subs	r3, r2, r3
 8004e98:	2b02      	cmp	r3, #2
 8004e9a:	d901      	bls.n	8004ea0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004e9c:	2303      	movs	r3, #3
 8004e9e:	e140      	b.n	8005122 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004ea0:	4b4c      	ldr	r3, [pc, #304]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004ea2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ea4:	f003 0302 	and.w	r3, r3, #2
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d1f0      	bne.n	8004e8e <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f003 0304 	and.w	r3, r3, #4
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	f000 80b5 	beq.w	8005024 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ebe:	4b45      	ldr	r3, [pc, #276]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ec2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d10d      	bne.n	8004ee6 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004eca:	4b42      	ldr	r3, [pc, #264]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ece:	4a41      	ldr	r2, [pc, #260]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004ed0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ed4:	6253      	str	r3, [r2, #36]	; 0x24
 8004ed6:	4b3f      	ldr	r3, [pc, #252]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ede:	60bb      	str	r3, [r7, #8]
 8004ee0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ee6:	4b41      	ldr	r3, [pc, #260]	; (8004fec <HAL_RCC_OscConfig+0x518>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d118      	bne.n	8004f24 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ef2:	4b3e      	ldr	r3, [pc, #248]	; (8004fec <HAL_RCC_OscConfig+0x518>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4a3d      	ldr	r2, [pc, #244]	; (8004fec <HAL_RCC_OscConfig+0x518>)
 8004ef8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004efc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004efe:	f7ff f943 	bl	8004188 <HAL_GetTick>
 8004f02:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f04:	e008      	b.n	8004f18 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f06:	f7ff f93f 	bl	8004188 <HAL_GetTick>
 8004f0a:	4602      	mov	r2, r0
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	1ad3      	subs	r3, r2, r3
 8004f10:	2b64      	cmp	r3, #100	; 0x64
 8004f12:	d901      	bls.n	8004f18 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8004f14:	2303      	movs	r3, #3
 8004f16:	e104      	b.n	8005122 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f18:	4b34      	ldr	r3, [pc, #208]	; (8004fec <HAL_RCC_OscConfig+0x518>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d0f0      	beq.n	8004f06 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	2b01      	cmp	r3, #1
 8004f2a:	d106      	bne.n	8004f3a <HAL_RCC_OscConfig+0x466>
 8004f2c:	4b29      	ldr	r3, [pc, #164]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004f2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f30:	4a28      	ldr	r2, [pc, #160]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004f32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f36:	6353      	str	r3, [r2, #52]	; 0x34
 8004f38:	e02d      	b.n	8004f96 <HAL_RCC_OscConfig+0x4c2>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d10c      	bne.n	8004f5c <HAL_RCC_OscConfig+0x488>
 8004f42:	4b24      	ldr	r3, [pc, #144]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004f44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f46:	4a23      	ldr	r2, [pc, #140]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004f48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f4c:	6353      	str	r3, [r2, #52]	; 0x34
 8004f4e:	4b21      	ldr	r3, [pc, #132]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004f50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f52:	4a20      	ldr	r2, [pc, #128]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004f54:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004f58:	6353      	str	r3, [r2, #52]	; 0x34
 8004f5a:	e01c      	b.n	8004f96 <HAL_RCC_OscConfig+0x4c2>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	2b05      	cmp	r3, #5
 8004f62:	d10c      	bne.n	8004f7e <HAL_RCC_OscConfig+0x4aa>
 8004f64:	4b1b      	ldr	r3, [pc, #108]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004f66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f68:	4a1a      	ldr	r2, [pc, #104]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004f6a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004f6e:	6353      	str	r3, [r2, #52]	; 0x34
 8004f70:	4b18      	ldr	r3, [pc, #96]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004f72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f74:	4a17      	ldr	r2, [pc, #92]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004f76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f7a:	6353      	str	r3, [r2, #52]	; 0x34
 8004f7c:	e00b      	b.n	8004f96 <HAL_RCC_OscConfig+0x4c2>
 8004f7e:	4b15      	ldr	r3, [pc, #84]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004f80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f82:	4a14      	ldr	r2, [pc, #80]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004f84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f88:	6353      	str	r3, [r2, #52]	; 0x34
 8004f8a:	4b12      	ldr	r3, [pc, #72]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004f8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f8e:	4a11      	ldr	r2, [pc, #68]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004f90:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004f94:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	689b      	ldr	r3, [r3, #8]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d015      	beq.n	8004fca <HAL_RCC_OscConfig+0x4f6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f9e:	f7ff f8f3 	bl	8004188 <HAL_GetTick>
 8004fa2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004fa4:	e00a      	b.n	8004fbc <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004fa6:	f7ff f8ef 	bl	8004188 <HAL_GetTick>
 8004faa:	4602      	mov	r2, r0
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	1ad3      	subs	r3, r2, r3
 8004fb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d901      	bls.n	8004fbc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004fb8:	2303      	movs	r3, #3
 8004fba:	e0b2      	b.n	8005122 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004fbc:	4b05      	ldr	r3, [pc, #20]	; (8004fd4 <HAL_RCC_OscConfig+0x500>)
 8004fbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fc0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d0ee      	beq.n	8004fa6 <HAL_RCC_OscConfig+0x4d2>
 8004fc8:	e023      	b.n	8005012 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fca:	f7ff f8dd 	bl	8004188 <HAL_GetTick>
 8004fce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004fd0:	e019      	b.n	8005006 <HAL_RCC_OscConfig+0x532>
 8004fd2:	bf00      	nop
 8004fd4:	40023800 	.word	0x40023800
 8004fd8:	080078a8 	.word	0x080078a8
 8004fdc:	20000004 	.word	0x20000004
 8004fe0:	20000094 	.word	0x20000094
 8004fe4:	42470020 	.word	0x42470020
 8004fe8:	42470680 	.word	0x42470680
 8004fec:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ff0:	f7ff f8ca 	bl	8004188 <HAL_GetTick>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d901      	bls.n	8005006 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8005002:	2303      	movs	r3, #3
 8005004:	e08d      	b.n	8005122 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005006:	4b49      	ldr	r3, [pc, #292]	; (800512c <HAL_RCC_OscConfig+0x658>)
 8005008:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800500a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800500e:	2b00      	cmp	r3, #0
 8005010:	d1ee      	bne.n	8004ff0 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005012:	7ffb      	ldrb	r3, [r7, #31]
 8005014:	2b01      	cmp	r3, #1
 8005016:	d105      	bne.n	8005024 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005018:	4b44      	ldr	r3, [pc, #272]	; (800512c <HAL_RCC_OscConfig+0x658>)
 800501a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800501c:	4a43      	ldr	r2, [pc, #268]	; (800512c <HAL_RCC_OscConfig+0x658>)
 800501e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005022:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005028:	2b00      	cmp	r3, #0
 800502a:	d079      	beq.n	8005120 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800502c:	69bb      	ldr	r3, [r7, #24]
 800502e:	2b0c      	cmp	r3, #12
 8005030:	d056      	beq.n	80050e0 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005036:	2b02      	cmp	r3, #2
 8005038:	d13b      	bne.n	80050b2 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800503a:	4b3d      	ldr	r3, [pc, #244]	; (8005130 <HAL_RCC_OscConfig+0x65c>)
 800503c:	2200      	movs	r2, #0
 800503e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005040:	f7ff f8a2 	bl	8004188 <HAL_GetTick>
 8005044:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005046:	e008      	b.n	800505a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005048:	f7ff f89e 	bl	8004188 <HAL_GetTick>
 800504c:	4602      	mov	r2, r0
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	1ad3      	subs	r3, r2, r3
 8005052:	2b02      	cmp	r3, #2
 8005054:	d901      	bls.n	800505a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8005056:	2303      	movs	r3, #3
 8005058:	e063      	b.n	8005122 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800505a:	4b34      	ldr	r3, [pc, #208]	; (800512c <HAL_RCC_OscConfig+0x658>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005062:	2b00      	cmp	r3, #0
 8005064:	d1f0      	bne.n	8005048 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005066:	4b31      	ldr	r3, [pc, #196]	; (800512c <HAL_RCC_OscConfig+0x658>)
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005076:	4319      	orrs	r1, r3
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800507c:	430b      	orrs	r3, r1
 800507e:	492b      	ldr	r1, [pc, #172]	; (800512c <HAL_RCC_OscConfig+0x658>)
 8005080:	4313      	orrs	r3, r2
 8005082:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005084:	4b2a      	ldr	r3, [pc, #168]	; (8005130 <HAL_RCC_OscConfig+0x65c>)
 8005086:	2201      	movs	r2, #1
 8005088:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800508a:	f7ff f87d 	bl	8004188 <HAL_GetTick>
 800508e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005090:	e008      	b.n	80050a4 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005092:	f7ff f879 	bl	8004188 <HAL_GetTick>
 8005096:	4602      	mov	r2, r0
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	1ad3      	subs	r3, r2, r3
 800509c:	2b02      	cmp	r3, #2
 800509e:	d901      	bls.n	80050a4 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 80050a0:	2303      	movs	r3, #3
 80050a2:	e03e      	b.n	8005122 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80050a4:	4b21      	ldr	r3, [pc, #132]	; (800512c <HAL_RCC_OscConfig+0x658>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d0f0      	beq.n	8005092 <HAL_RCC_OscConfig+0x5be>
 80050b0:	e036      	b.n	8005120 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050b2:	4b1f      	ldr	r3, [pc, #124]	; (8005130 <HAL_RCC_OscConfig+0x65c>)
 80050b4:	2200      	movs	r2, #0
 80050b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050b8:	f7ff f866 	bl	8004188 <HAL_GetTick>
 80050bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80050be:	e008      	b.n	80050d2 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050c0:	f7ff f862 	bl	8004188 <HAL_GetTick>
 80050c4:	4602      	mov	r2, r0
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	1ad3      	subs	r3, r2, r3
 80050ca:	2b02      	cmp	r3, #2
 80050cc:	d901      	bls.n	80050d2 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 80050ce:	2303      	movs	r3, #3
 80050d0:	e027      	b.n	8005122 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80050d2:	4b16      	ldr	r3, [pc, #88]	; (800512c <HAL_RCC_OscConfig+0x658>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d1f0      	bne.n	80050c0 <HAL_RCC_OscConfig+0x5ec>
 80050de:	e01f      	b.n	8005120 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d101      	bne.n	80050ec <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e01a      	b.n	8005122 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80050ec:	4b0f      	ldr	r3, [pc, #60]	; (800512c <HAL_RCC_OscConfig+0x658>)
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d10d      	bne.n	800511c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800510a:	429a      	cmp	r2, r3
 800510c:	d106      	bne.n	800511c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005118:	429a      	cmp	r2, r3
 800511a:	d001      	beq.n	8005120 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 800511c:	2301      	movs	r3, #1
 800511e:	e000      	b.n	8005122 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8005120:	2300      	movs	r3, #0
}
 8005122:	4618      	mov	r0, r3
 8005124:	3720      	adds	r7, #32
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}
 800512a:	bf00      	nop
 800512c:	40023800 	.word	0x40023800
 8005130:	42470060 	.word	0x42470060

08005134 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
 800513c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d101      	bne.n	8005148 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005144:	2301      	movs	r3, #1
 8005146:	e11a      	b.n	800537e <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005148:	4b8f      	ldr	r3, [pc, #572]	; (8005388 <HAL_RCC_ClockConfig+0x254>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 0301 	and.w	r3, r3, #1
 8005150:	683a      	ldr	r2, [r7, #0]
 8005152:	429a      	cmp	r2, r3
 8005154:	d919      	bls.n	800518a <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	2b01      	cmp	r3, #1
 800515a:	d105      	bne.n	8005168 <HAL_RCC_ClockConfig+0x34>
 800515c:	4b8a      	ldr	r3, [pc, #552]	; (8005388 <HAL_RCC_ClockConfig+0x254>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a89      	ldr	r2, [pc, #548]	; (8005388 <HAL_RCC_ClockConfig+0x254>)
 8005162:	f043 0304 	orr.w	r3, r3, #4
 8005166:	6013      	str	r3, [r2, #0]
 8005168:	4b87      	ldr	r3, [pc, #540]	; (8005388 <HAL_RCC_ClockConfig+0x254>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f023 0201 	bic.w	r2, r3, #1
 8005170:	4985      	ldr	r1, [pc, #532]	; (8005388 <HAL_RCC_ClockConfig+0x254>)
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	4313      	orrs	r3, r2
 8005176:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005178:	4b83      	ldr	r3, [pc, #524]	; (8005388 <HAL_RCC_ClockConfig+0x254>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f003 0301 	and.w	r3, r3, #1
 8005180:	683a      	ldr	r2, [r7, #0]
 8005182:	429a      	cmp	r2, r3
 8005184:	d001      	beq.n	800518a <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e0f9      	b.n	800537e <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f003 0302 	and.w	r3, r3, #2
 8005192:	2b00      	cmp	r3, #0
 8005194:	d008      	beq.n	80051a8 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005196:	4b7d      	ldr	r3, [pc, #500]	; (800538c <HAL_RCC_ClockConfig+0x258>)
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	689b      	ldr	r3, [r3, #8]
 80051a2:	497a      	ldr	r1, [pc, #488]	; (800538c <HAL_RCC_ClockConfig+0x258>)
 80051a4:	4313      	orrs	r3, r2
 80051a6:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f003 0301 	and.w	r3, r3, #1
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	f000 808e 	beq.w	80052d2 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	2b02      	cmp	r3, #2
 80051bc:	d107      	bne.n	80051ce <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80051be:	4b73      	ldr	r3, [pc, #460]	; (800538c <HAL_RCC_ClockConfig+0x258>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d121      	bne.n	800520e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	e0d7      	b.n	800537e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	2b03      	cmp	r3, #3
 80051d4:	d107      	bne.n	80051e6 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80051d6:	4b6d      	ldr	r3, [pc, #436]	; (800538c <HAL_RCC_ClockConfig+0x258>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d115      	bne.n	800520e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80051e2:	2301      	movs	r3, #1
 80051e4:	e0cb      	b.n	800537e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	2b01      	cmp	r3, #1
 80051ec:	d107      	bne.n	80051fe <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80051ee:	4b67      	ldr	r3, [pc, #412]	; (800538c <HAL_RCC_ClockConfig+0x258>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 0302 	and.w	r3, r3, #2
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d109      	bne.n	800520e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80051fa:	2301      	movs	r3, #1
 80051fc:	e0bf      	b.n	800537e <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80051fe:	4b63      	ldr	r3, [pc, #396]	; (800538c <HAL_RCC_ClockConfig+0x258>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005206:	2b00      	cmp	r3, #0
 8005208:	d101      	bne.n	800520e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800520a:	2301      	movs	r3, #1
 800520c:	e0b7      	b.n	800537e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800520e:	4b5f      	ldr	r3, [pc, #380]	; (800538c <HAL_RCC_ClockConfig+0x258>)
 8005210:	689b      	ldr	r3, [r3, #8]
 8005212:	f023 0203 	bic.w	r2, r3, #3
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	495c      	ldr	r1, [pc, #368]	; (800538c <HAL_RCC_ClockConfig+0x258>)
 800521c:	4313      	orrs	r3, r2
 800521e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005220:	f7fe ffb2 	bl	8004188 <HAL_GetTick>
 8005224:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	2b02      	cmp	r3, #2
 800522c:	d112      	bne.n	8005254 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800522e:	e00a      	b.n	8005246 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005230:	f7fe ffaa 	bl	8004188 <HAL_GetTick>
 8005234:	4602      	mov	r2, r0
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	1ad3      	subs	r3, r2, r3
 800523a:	f241 3288 	movw	r2, #5000	; 0x1388
 800523e:	4293      	cmp	r3, r2
 8005240:	d901      	bls.n	8005246 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8005242:	2303      	movs	r3, #3
 8005244:	e09b      	b.n	800537e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005246:	4b51      	ldr	r3, [pc, #324]	; (800538c <HAL_RCC_ClockConfig+0x258>)
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	f003 030c 	and.w	r3, r3, #12
 800524e:	2b08      	cmp	r3, #8
 8005250:	d1ee      	bne.n	8005230 <HAL_RCC_ClockConfig+0xfc>
 8005252:	e03e      	b.n	80052d2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	2b03      	cmp	r3, #3
 800525a:	d112      	bne.n	8005282 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800525c:	e00a      	b.n	8005274 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800525e:	f7fe ff93 	bl	8004188 <HAL_GetTick>
 8005262:	4602      	mov	r2, r0
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	1ad3      	subs	r3, r2, r3
 8005268:	f241 3288 	movw	r2, #5000	; 0x1388
 800526c:	4293      	cmp	r3, r2
 800526e:	d901      	bls.n	8005274 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8005270:	2303      	movs	r3, #3
 8005272:	e084      	b.n	800537e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005274:	4b45      	ldr	r3, [pc, #276]	; (800538c <HAL_RCC_ClockConfig+0x258>)
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	f003 030c 	and.w	r3, r3, #12
 800527c:	2b0c      	cmp	r3, #12
 800527e:	d1ee      	bne.n	800525e <HAL_RCC_ClockConfig+0x12a>
 8005280:	e027      	b.n	80052d2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	2b01      	cmp	r3, #1
 8005288:	d11d      	bne.n	80052c6 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800528a:	e00a      	b.n	80052a2 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800528c:	f7fe ff7c 	bl	8004188 <HAL_GetTick>
 8005290:	4602      	mov	r2, r0
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	1ad3      	subs	r3, r2, r3
 8005296:	f241 3288 	movw	r2, #5000	; 0x1388
 800529a:	4293      	cmp	r3, r2
 800529c:	d901      	bls.n	80052a2 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 800529e:	2303      	movs	r3, #3
 80052a0:	e06d      	b.n	800537e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80052a2:	4b3a      	ldr	r3, [pc, #232]	; (800538c <HAL_RCC_ClockConfig+0x258>)
 80052a4:	689b      	ldr	r3, [r3, #8]
 80052a6:	f003 030c 	and.w	r3, r3, #12
 80052aa:	2b04      	cmp	r3, #4
 80052ac:	d1ee      	bne.n	800528c <HAL_RCC_ClockConfig+0x158>
 80052ae:	e010      	b.n	80052d2 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052b0:	f7fe ff6a 	bl	8004188 <HAL_GetTick>
 80052b4:	4602      	mov	r2, r0
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	1ad3      	subs	r3, r2, r3
 80052ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80052be:	4293      	cmp	r3, r2
 80052c0:	d901      	bls.n	80052c6 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 80052c2:	2303      	movs	r3, #3
 80052c4:	e05b      	b.n	800537e <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80052c6:	4b31      	ldr	r3, [pc, #196]	; (800538c <HAL_RCC_ClockConfig+0x258>)
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	f003 030c 	and.w	r3, r3, #12
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d1ee      	bne.n	80052b0 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80052d2:	4b2d      	ldr	r3, [pc, #180]	; (8005388 <HAL_RCC_ClockConfig+0x254>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f003 0301 	and.w	r3, r3, #1
 80052da:	683a      	ldr	r2, [r7, #0]
 80052dc:	429a      	cmp	r2, r3
 80052de:	d219      	bcs.n	8005314 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d105      	bne.n	80052f2 <HAL_RCC_ClockConfig+0x1be>
 80052e6:	4b28      	ldr	r3, [pc, #160]	; (8005388 <HAL_RCC_ClockConfig+0x254>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a27      	ldr	r2, [pc, #156]	; (8005388 <HAL_RCC_ClockConfig+0x254>)
 80052ec:	f043 0304 	orr.w	r3, r3, #4
 80052f0:	6013      	str	r3, [r2, #0]
 80052f2:	4b25      	ldr	r3, [pc, #148]	; (8005388 <HAL_RCC_ClockConfig+0x254>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f023 0201 	bic.w	r2, r3, #1
 80052fa:	4923      	ldr	r1, [pc, #140]	; (8005388 <HAL_RCC_ClockConfig+0x254>)
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	4313      	orrs	r3, r2
 8005300:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005302:	4b21      	ldr	r3, [pc, #132]	; (8005388 <HAL_RCC_ClockConfig+0x254>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f003 0301 	and.w	r3, r3, #1
 800530a:	683a      	ldr	r2, [r7, #0]
 800530c:	429a      	cmp	r2, r3
 800530e:	d001      	beq.n	8005314 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8005310:	2301      	movs	r3, #1
 8005312:	e034      	b.n	800537e <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f003 0304 	and.w	r3, r3, #4
 800531c:	2b00      	cmp	r3, #0
 800531e:	d008      	beq.n	8005332 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005320:	4b1a      	ldr	r3, [pc, #104]	; (800538c <HAL_RCC_ClockConfig+0x258>)
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	68db      	ldr	r3, [r3, #12]
 800532c:	4917      	ldr	r1, [pc, #92]	; (800538c <HAL_RCC_ClockConfig+0x258>)
 800532e:	4313      	orrs	r3, r2
 8005330:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f003 0308 	and.w	r3, r3, #8
 800533a:	2b00      	cmp	r3, #0
 800533c:	d009      	beq.n	8005352 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800533e:	4b13      	ldr	r3, [pc, #76]	; (800538c <HAL_RCC_ClockConfig+0x258>)
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	691b      	ldr	r3, [r3, #16]
 800534a:	00db      	lsls	r3, r3, #3
 800534c:	490f      	ldr	r1, [pc, #60]	; (800538c <HAL_RCC_ClockConfig+0x258>)
 800534e:	4313      	orrs	r3, r2
 8005350:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005352:	f000 f823 	bl	800539c <HAL_RCC_GetSysClockFreq>
 8005356:	4602      	mov	r2, r0
 8005358:	4b0c      	ldr	r3, [pc, #48]	; (800538c <HAL_RCC_ClockConfig+0x258>)
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	091b      	lsrs	r3, r3, #4
 800535e:	f003 030f 	and.w	r3, r3, #15
 8005362:	490b      	ldr	r1, [pc, #44]	; (8005390 <HAL_RCC_ClockConfig+0x25c>)
 8005364:	5ccb      	ldrb	r3, [r1, r3]
 8005366:	fa22 f303 	lsr.w	r3, r2, r3
 800536a:	4a0a      	ldr	r2, [pc, #40]	; (8005394 <HAL_RCC_ClockConfig+0x260>)
 800536c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800536e:	4b0a      	ldr	r3, [pc, #40]	; (8005398 <HAL_RCC_ClockConfig+0x264>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4618      	mov	r0, r3
 8005374:	f7fe febc 	bl	80040f0 <HAL_InitTick>
 8005378:	4603      	mov	r3, r0
 800537a:	72fb      	strb	r3, [r7, #11]

  return status;
 800537c:	7afb      	ldrb	r3, [r7, #11]
}
 800537e:	4618      	mov	r0, r3
 8005380:	3710      	adds	r7, #16
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}
 8005386:	bf00      	nop
 8005388:	40023c00 	.word	0x40023c00
 800538c:	40023800 	.word	0x40023800
 8005390:	080078a8 	.word	0x080078a8
 8005394:	20000004 	.word	0x20000004
 8005398:	20000094 	.word	0x20000094

0800539c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800539c:	b5b0      	push	{r4, r5, r7, lr}
 800539e:	b086      	sub	sp, #24
 80053a0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 80053a2:	4b4d      	ldr	r3, [pc, #308]	; (80054d8 <HAL_RCC_GetSysClockFreq+0x13c>)
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	f003 030c 	and.w	r3, r3, #12
 80053ae:	2b0c      	cmp	r3, #12
 80053b0:	d00c      	beq.n	80053cc <HAL_RCC_GetSysClockFreq+0x30>
 80053b2:	2b0c      	cmp	r3, #12
 80053b4:	d87c      	bhi.n	80054b0 <HAL_RCC_GetSysClockFreq+0x114>
 80053b6:	2b04      	cmp	r3, #4
 80053b8:	d002      	beq.n	80053c0 <HAL_RCC_GetSysClockFreq+0x24>
 80053ba:	2b08      	cmp	r3, #8
 80053bc:	d003      	beq.n	80053c6 <HAL_RCC_GetSysClockFreq+0x2a>
 80053be:	e077      	b.n	80054b0 <HAL_RCC_GetSysClockFreq+0x114>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80053c0:	4b46      	ldr	r3, [pc, #280]	; (80054dc <HAL_RCC_GetSysClockFreq+0x140>)
 80053c2:	613b      	str	r3, [r7, #16]
      break;
 80053c4:	e082      	b.n	80054cc <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80053c6:	4b46      	ldr	r3, [pc, #280]	; (80054e0 <HAL_RCC_GetSysClockFreq+0x144>)
 80053c8:	613b      	str	r3, [r7, #16]
      break;
 80053ca:	e07f      	b.n	80054cc <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	0c9b      	lsrs	r3, r3, #18
 80053d0:	f003 030f 	and.w	r3, r3, #15
 80053d4:	4a43      	ldr	r2, [pc, #268]	; (80054e4 <HAL_RCC_GetSysClockFreq+0x148>)
 80053d6:	5cd3      	ldrb	r3, [r2, r3]
 80053d8:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	0d9b      	lsrs	r3, r3, #22
 80053de:	f003 0303 	and.w	r3, r3, #3
 80053e2:	3301      	adds	r3, #1
 80053e4:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80053e6:	4b3c      	ldr	r3, [pc, #240]	; (80054d8 <HAL_RCC_GetSysClockFreq+0x13c>)
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d01a      	beq.n	8005428 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	461a      	mov	r2, r3
 80053f6:	f04f 0300 	mov.w	r3, #0
 80053fa:	4939      	ldr	r1, [pc, #228]	; (80054e0 <HAL_RCC_GetSysClockFreq+0x144>)
 80053fc:	fb01 f003 	mul.w	r0, r1, r3
 8005400:	2100      	movs	r1, #0
 8005402:	fb01 f102 	mul.w	r1, r1, r2
 8005406:	1844      	adds	r4, r0, r1
 8005408:	4935      	ldr	r1, [pc, #212]	; (80054e0 <HAL_RCC_GetSysClockFreq+0x144>)
 800540a:	fba2 0101 	umull	r0, r1, r2, r1
 800540e:	1863      	adds	r3, r4, r1
 8005410:	4619      	mov	r1, r3
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	461a      	mov	r2, r3
 8005416:	f04f 0300 	mov.w	r3, #0
 800541a:	f7fa feaf 	bl	800017c <__aeabi_uldivmod>
 800541e:	4602      	mov	r2, r0
 8005420:	460b      	mov	r3, r1
 8005422:	4613      	mov	r3, r2
 8005424:	617b      	str	r3, [r7, #20]
 8005426:	e040      	b.n	80054aa <HAL_RCC_GetSysClockFreq+0x10e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	461c      	mov	r4, r3
 800542c:	f04f 0500 	mov.w	r5, #0
 8005430:	4620      	mov	r0, r4
 8005432:	4629      	mov	r1, r5
 8005434:	f04f 0200 	mov.w	r2, #0
 8005438:	f04f 0300 	mov.w	r3, #0
 800543c:	014b      	lsls	r3, r1, #5
 800543e:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005442:	0142      	lsls	r2, r0, #5
 8005444:	4610      	mov	r0, r2
 8005446:	4619      	mov	r1, r3
 8005448:	1b00      	subs	r0, r0, r4
 800544a:	eb61 0105 	sbc.w	r1, r1, r5
 800544e:	f04f 0200 	mov.w	r2, #0
 8005452:	f04f 0300 	mov.w	r3, #0
 8005456:	018b      	lsls	r3, r1, #6
 8005458:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800545c:	0182      	lsls	r2, r0, #6
 800545e:	1a12      	subs	r2, r2, r0
 8005460:	eb63 0301 	sbc.w	r3, r3, r1
 8005464:	f04f 0000 	mov.w	r0, #0
 8005468:	f04f 0100 	mov.w	r1, #0
 800546c:	00d9      	lsls	r1, r3, #3
 800546e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005472:	00d0      	lsls	r0, r2, #3
 8005474:	4602      	mov	r2, r0
 8005476:	460b      	mov	r3, r1
 8005478:	1912      	adds	r2, r2, r4
 800547a:	eb45 0303 	adc.w	r3, r5, r3
 800547e:	f04f 0000 	mov.w	r0, #0
 8005482:	f04f 0100 	mov.w	r1, #0
 8005486:	0299      	lsls	r1, r3, #10
 8005488:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800548c:	0290      	lsls	r0, r2, #10
 800548e:	4602      	mov	r2, r0
 8005490:	460b      	mov	r3, r1
 8005492:	4610      	mov	r0, r2
 8005494:	4619      	mov	r1, r3
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	461a      	mov	r2, r3
 800549a:	f04f 0300 	mov.w	r3, #0
 800549e:	f7fa fe6d 	bl	800017c <__aeabi_uldivmod>
 80054a2:	4602      	mov	r2, r0
 80054a4:	460b      	mov	r3, r1
 80054a6:	4613      	mov	r3, r2
 80054a8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	613b      	str	r3, [r7, #16]
      break;
 80054ae:	e00d      	b.n	80054cc <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80054b0:	4b09      	ldr	r3, [pc, #36]	; (80054d8 <HAL_RCC_GetSysClockFreq+0x13c>)
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	0b5b      	lsrs	r3, r3, #13
 80054b6:	f003 0307 	and.w	r3, r3, #7
 80054ba:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	3301      	adds	r3, #1
 80054c0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80054c4:	fa02 f303 	lsl.w	r3, r2, r3
 80054c8:	613b      	str	r3, [r7, #16]
      break;
 80054ca:	bf00      	nop
    }
  }
  return sysclockfreq;
 80054cc:	693b      	ldr	r3, [r7, #16]
}
 80054ce:	4618      	mov	r0, r3
 80054d0:	3718      	adds	r7, #24
 80054d2:	46bd      	mov	sp, r7
 80054d4:	bdb0      	pop	{r4, r5, r7, pc}
 80054d6:	bf00      	nop
 80054d8:	40023800 	.word	0x40023800
 80054dc:	00f42400 	.word	0x00f42400
 80054e0:	016e3600 	.word	0x016e3600
 80054e4:	0800789c 	.word	0x0800789c

080054e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80054e8:	b480      	push	{r7}
 80054ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80054ec:	4b02      	ldr	r3, [pc, #8]	; (80054f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80054ee:	681b      	ldr	r3, [r3, #0]
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bc80      	pop	{r7}
 80054f6:	4770      	bx	lr
 80054f8:	20000004 	.word	0x20000004

080054fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005500:	f7ff fff2 	bl	80054e8 <HAL_RCC_GetHCLKFreq>
 8005504:	4602      	mov	r2, r0
 8005506:	4b05      	ldr	r3, [pc, #20]	; (800551c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	0a1b      	lsrs	r3, r3, #8
 800550c:	f003 0307 	and.w	r3, r3, #7
 8005510:	4903      	ldr	r1, [pc, #12]	; (8005520 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005512:	5ccb      	ldrb	r3, [r1, r3]
 8005514:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005518:	4618      	mov	r0, r3
 800551a:	bd80      	pop	{r7, pc}
 800551c:	40023800 	.word	0x40023800
 8005520:	080078b8 	.word	0x080078b8

08005524 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005528:	f7ff ffde 	bl	80054e8 <HAL_RCC_GetHCLKFreq>
 800552c:	4602      	mov	r2, r0
 800552e:	4b05      	ldr	r3, [pc, #20]	; (8005544 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	0adb      	lsrs	r3, r3, #11
 8005534:	f003 0307 	and.w	r3, r3, #7
 8005538:	4903      	ldr	r1, [pc, #12]	; (8005548 <HAL_RCC_GetPCLK2Freq+0x24>)
 800553a:	5ccb      	ldrb	r3, [r1, r3]
 800553c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005540:	4618      	mov	r0, r3
 8005542:	bd80      	pop	{r7, pc}
 8005544:	40023800 	.word	0x40023800
 8005548:	080078b8 	.word	0x080078b8

0800554c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 800554c:	b480      	push	{r7}
 800554e:	b087      	sub	sp, #28
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005554:	2300      	movs	r3, #0
 8005556:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005558:	4b29      	ldr	r3, [pc, #164]	; (8005600 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005560:	2b00      	cmp	r3, #0
 8005562:	d12c      	bne.n	80055be <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005564:	4b26      	ldr	r3, [pc, #152]	; (8005600 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005568:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800556c:	2b00      	cmp	r3, #0
 800556e:	d005      	beq.n	800557c <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8005570:	4b24      	ldr	r3, [pc, #144]	; (8005604 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8005578:	617b      	str	r3, [r7, #20]
 800557a:	e016      	b.n	80055aa <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800557c:	4b20      	ldr	r3, [pc, #128]	; (8005600 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800557e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005580:	4a1f      	ldr	r2, [pc, #124]	; (8005600 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005582:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005586:	6253      	str	r3, [r2, #36]	; 0x24
 8005588:	4b1d      	ldr	r3, [pc, #116]	; (8005600 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800558a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800558c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005590:	60fb      	str	r3, [r7, #12]
 8005592:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8005594:	4b1b      	ldr	r3, [pc, #108]	; (8005604 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 800559c:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 800559e:	4b18      	ldr	r3, [pc, #96]	; (8005600 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80055a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055a2:	4a17      	ldr	r2, [pc, #92]	; (8005600 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80055a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055a8:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80055b0:	d105      	bne.n	80055be <RCC_SetFlashLatencyFromMSIRange+0x72>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80055b8:	d101      	bne.n	80055be <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 80055ba:	2301      	movs	r3, #1
 80055bc:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80055be:	693b      	ldr	r3, [r7, #16]
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	d105      	bne.n	80055d0 <RCC_SetFlashLatencyFromMSIRange+0x84>
 80055c4:	4b10      	ldr	r3, [pc, #64]	; (8005608 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4a0f      	ldr	r2, [pc, #60]	; (8005608 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80055ca:	f043 0304 	orr.w	r3, r3, #4
 80055ce:	6013      	str	r3, [r2, #0]
 80055d0:	4b0d      	ldr	r3, [pc, #52]	; (8005608 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f023 0201 	bic.w	r2, r3, #1
 80055d8:	490b      	ldr	r1, [pc, #44]	; (8005608 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	4313      	orrs	r3, r2
 80055de:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80055e0:	4b09      	ldr	r3, [pc, #36]	; (8005608 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f003 0301 	and.w	r3, r3, #1
 80055e8:	693a      	ldr	r2, [r7, #16]
 80055ea:	429a      	cmp	r2, r3
 80055ec:	d001      	beq.n	80055f2 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e000      	b.n	80055f4 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 80055f2:	2300      	movs	r3, #0
}
 80055f4:	4618      	mov	r0, r3
 80055f6:	371c      	adds	r7, #28
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bc80      	pop	{r7}
 80055fc:	4770      	bx	lr
 80055fe:	bf00      	nop
 8005600:	40023800 	.word	0x40023800
 8005604:	40007000 	.word	0x40007000
 8005608:	40023c00 	.word	0x40023c00

0800560c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b082      	sub	sp, #8
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d101      	bne.n	800561e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800561a:	2301      	movs	r3, #1
 800561c:	e07b      	b.n	8005716 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx serie.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005622:	2b00      	cmp	r3, #0
 8005624:	d108      	bne.n	8005638 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800562e:	d009      	beq.n	8005644 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2200      	movs	r2, #0
 8005634:	61da      	str	r2, [r3, #28]
 8005636:	e005      	b.n	8005644 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2200      	movs	r2, #0
 800563c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2200      	movs	r2, #0
 8005642:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2200      	movs	r2, #0
 8005648:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005650:	b2db      	uxtb	r3, r3
 8005652:	2b00      	cmp	r3, #0
 8005654:	d106      	bne.n	8005664 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2200      	movs	r2, #0
 800565a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f7fc ff78 	bl	8002554 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2202      	movs	r2, #2
 8005668:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	681a      	ldr	r2, [r3, #0]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800567a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800568c:	431a      	orrs	r2, r3
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	68db      	ldr	r3, [r3, #12]
 8005692:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005696:	431a      	orrs	r2, r3
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	691b      	ldr	r3, [r3, #16]
 800569c:	f003 0302 	and.w	r3, r3, #2
 80056a0:	431a      	orrs	r2, r3
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	695b      	ldr	r3, [r3, #20]
 80056a6:	f003 0301 	and.w	r3, r3, #1
 80056aa:	431a      	orrs	r2, r3
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	699b      	ldr	r3, [r3, #24]
 80056b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80056b4:	431a      	orrs	r2, r3
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	69db      	ldr	r3, [r3, #28]
 80056ba:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80056be:	431a      	orrs	r2, r3
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6a1b      	ldr	r3, [r3, #32]
 80056c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056c8:	ea42 0103 	orr.w	r1, r2, r3
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056d0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	430a      	orrs	r2, r1
 80056da:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	699b      	ldr	r3, [r3, #24]
 80056e0:	0c1b      	lsrs	r3, r3, #16
 80056e2:	f003 0104 	and.w	r1, r3, #4
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ea:	f003 0210 	and.w	r2, r3, #16
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	430a      	orrs	r2, r1
 80056f4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	69da      	ldr	r2, [r3, #28]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005704:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2200      	movs	r2, #0
 800570a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005714:	2300      	movs	r3, #0
}
 8005716:	4618      	mov	r0, r3
 8005718:	3708      	adds	r7, #8
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}

0800571e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800571e:	b580      	push	{r7, lr}
 8005720:	b088      	sub	sp, #32
 8005722:	af00      	add	r7, sp, #0
 8005724:	60f8      	str	r0, [r7, #12]
 8005726:	60b9      	str	r1, [r7, #8]
 8005728:	603b      	str	r3, [r7, #0]
 800572a:	4613      	mov	r3, r2
 800572c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800572e:	2300      	movs	r3, #0
 8005730:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005738:	2b01      	cmp	r3, #1
 800573a:	d101      	bne.n	8005740 <HAL_SPI_Transmit+0x22>
 800573c:	2302      	movs	r3, #2
 800573e:	e126      	b.n	800598e <HAL_SPI_Transmit+0x270>
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2201      	movs	r2, #1
 8005744:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005748:	f7fe fd1e 	bl	8004188 <HAL_GetTick>
 800574c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800574e:	88fb      	ldrh	r3, [r7, #6]
 8005750:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005758:	b2db      	uxtb	r3, r3
 800575a:	2b01      	cmp	r3, #1
 800575c:	d002      	beq.n	8005764 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800575e:	2302      	movs	r3, #2
 8005760:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005762:	e10b      	b.n	800597c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d002      	beq.n	8005770 <HAL_SPI_Transmit+0x52>
 800576a:	88fb      	ldrh	r3, [r7, #6]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d102      	bne.n	8005776 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005770:	2301      	movs	r3, #1
 8005772:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005774:	e102      	b.n	800597c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2203      	movs	r2, #3
 800577a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2200      	movs	r2, #0
 8005782:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	68ba      	ldr	r2, [r7, #8]
 8005788:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	88fa      	ldrh	r2, [r7, #6]
 800578e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	88fa      	ldrh	r2, [r7, #6]
 8005794:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2200      	movs	r2, #0
 800579a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2200      	movs	r2, #0
 80057a0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	2200      	movs	r2, #0
 80057a6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2200      	movs	r2, #0
 80057ac:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2200      	movs	r2, #0
 80057b2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057bc:	d10f      	bne.n	80057de <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057cc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80057dc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057e8:	2b40      	cmp	r3, #64	; 0x40
 80057ea:	d007      	beq.n	80057fc <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	681a      	ldr	r2, [r3, #0]
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057fa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005804:	d14b      	bne.n	800589e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d002      	beq.n	8005814 <HAL_SPI_Transmit+0xf6>
 800580e:	8afb      	ldrh	r3, [r7, #22]
 8005810:	2b01      	cmp	r3, #1
 8005812:	d13e      	bne.n	8005892 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005818:	881a      	ldrh	r2, [r3, #0]
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005824:	1c9a      	adds	r2, r3, #2
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800582e:	b29b      	uxth	r3, r3
 8005830:	3b01      	subs	r3, #1
 8005832:	b29a      	uxth	r2, r3
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005838:	e02b      	b.n	8005892 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	f003 0302 	and.w	r3, r3, #2
 8005844:	2b02      	cmp	r3, #2
 8005846:	d112      	bne.n	800586e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800584c:	881a      	ldrh	r2, [r3, #0]
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005858:	1c9a      	adds	r2, r3, #2
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005862:	b29b      	uxth	r3, r3
 8005864:	3b01      	subs	r3, #1
 8005866:	b29a      	uxth	r2, r3
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	86da      	strh	r2, [r3, #54]	; 0x36
 800586c:	e011      	b.n	8005892 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800586e:	f7fe fc8b 	bl	8004188 <HAL_GetTick>
 8005872:	4602      	mov	r2, r0
 8005874:	69bb      	ldr	r3, [r7, #24]
 8005876:	1ad3      	subs	r3, r2, r3
 8005878:	683a      	ldr	r2, [r7, #0]
 800587a:	429a      	cmp	r2, r3
 800587c:	d803      	bhi.n	8005886 <HAL_SPI_Transmit+0x168>
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005884:	d102      	bne.n	800588c <HAL_SPI_Transmit+0x16e>
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d102      	bne.n	8005892 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800588c:	2303      	movs	r3, #3
 800588e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005890:	e074      	b.n	800597c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005896:	b29b      	uxth	r3, r3
 8005898:	2b00      	cmp	r3, #0
 800589a:	d1ce      	bne.n	800583a <HAL_SPI_Transmit+0x11c>
 800589c:	e04c      	b.n	8005938 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d002      	beq.n	80058ac <HAL_SPI_Transmit+0x18e>
 80058a6:	8afb      	ldrh	r3, [r7, #22]
 80058a8:	2b01      	cmp	r3, #1
 80058aa:	d140      	bne.n	800592e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	330c      	adds	r3, #12
 80058b6:	7812      	ldrb	r2, [r2, #0]
 80058b8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058be:	1c5a      	adds	r2, r3, #1
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058c8:	b29b      	uxth	r3, r3
 80058ca:	3b01      	subs	r3, #1
 80058cc:	b29a      	uxth	r2, r3
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80058d2:	e02c      	b.n	800592e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	689b      	ldr	r3, [r3, #8]
 80058da:	f003 0302 	and.w	r3, r3, #2
 80058de:	2b02      	cmp	r3, #2
 80058e0:	d113      	bne.n	800590a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	330c      	adds	r3, #12
 80058ec:	7812      	ldrb	r2, [r2, #0]
 80058ee:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058f4:	1c5a      	adds	r2, r3, #1
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058fe:	b29b      	uxth	r3, r3
 8005900:	3b01      	subs	r3, #1
 8005902:	b29a      	uxth	r2, r3
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	86da      	strh	r2, [r3, #54]	; 0x36
 8005908:	e011      	b.n	800592e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800590a:	f7fe fc3d 	bl	8004188 <HAL_GetTick>
 800590e:	4602      	mov	r2, r0
 8005910:	69bb      	ldr	r3, [r7, #24]
 8005912:	1ad3      	subs	r3, r2, r3
 8005914:	683a      	ldr	r2, [r7, #0]
 8005916:	429a      	cmp	r2, r3
 8005918:	d803      	bhi.n	8005922 <HAL_SPI_Transmit+0x204>
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005920:	d102      	bne.n	8005928 <HAL_SPI_Transmit+0x20a>
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d102      	bne.n	800592e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005928:	2303      	movs	r3, #3
 800592a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800592c:	e026      	b.n	800597c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005932:	b29b      	uxth	r3, r3
 8005934:	2b00      	cmp	r3, #0
 8005936:	d1cd      	bne.n	80058d4 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005938:	69ba      	ldr	r2, [r7, #24]
 800593a:	6839      	ldr	r1, [r7, #0]
 800593c:	68f8      	ldr	r0, [r7, #12]
 800593e:	f000 fa55 	bl	8005dec <SPI_EndRxTxTransaction>
 8005942:	4603      	mov	r3, r0
 8005944:	2b00      	cmp	r3, #0
 8005946:	d002      	beq.n	800594e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2220      	movs	r2, #32
 800594c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d10a      	bne.n	800596c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005956:	2300      	movs	r3, #0
 8005958:	613b      	str	r3, [r7, #16]
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	68db      	ldr	r3, [r3, #12]
 8005960:	613b      	str	r3, [r7, #16]
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	613b      	str	r3, [r7, #16]
 800596a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005970:	2b00      	cmp	r3, #0
 8005972:	d002      	beq.n	800597a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005974:	2301      	movs	r3, #1
 8005976:	77fb      	strb	r3, [r7, #31]
 8005978:	e000      	b.n	800597c <HAL_SPI_Transmit+0x25e>
  }

error:
 800597a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2201      	movs	r2, #1
 8005980:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2200      	movs	r2, #0
 8005988:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800598c:	7ffb      	ldrb	r3, [r7, #31]
}
 800598e:	4618      	mov	r0, r3
 8005990:	3720      	adds	r7, #32
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}

08005996 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005996:	b580      	push	{r7, lr}
 8005998:	b08c      	sub	sp, #48	; 0x30
 800599a:	af00      	add	r7, sp, #0
 800599c:	60f8      	str	r0, [r7, #12]
 800599e:	60b9      	str	r1, [r7, #8]
 80059a0:	607a      	str	r2, [r7, #4]
 80059a2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80059a4:	2301      	movs	r3, #1
 80059a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80059a8:	2300      	movs	r3, #0
 80059aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	d101      	bne.n	80059bc <HAL_SPI_TransmitReceive+0x26>
 80059b8:	2302      	movs	r3, #2
 80059ba:	e18a      	b.n	8005cd2 <HAL_SPI_TransmitReceive+0x33c>
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2201      	movs	r2, #1
 80059c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80059c4:	f7fe fbe0 	bl	8004188 <HAL_GetTick>
 80059c8:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80059d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80059da:	887b      	ldrh	r3, [r7, #2]
 80059dc:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80059de:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d00f      	beq.n	8005a06 <HAL_SPI_TransmitReceive+0x70>
 80059e6:	69fb      	ldr	r3, [r7, #28]
 80059e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80059ec:	d107      	bne.n	80059fe <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d103      	bne.n	80059fe <HAL_SPI_TransmitReceive+0x68>
 80059f6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80059fa:	2b04      	cmp	r3, #4
 80059fc:	d003      	beq.n	8005a06 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80059fe:	2302      	movs	r3, #2
 8005a00:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005a04:	e15b      	b.n	8005cbe <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d005      	beq.n	8005a18 <HAL_SPI_TransmitReceive+0x82>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d002      	beq.n	8005a18 <HAL_SPI_TransmitReceive+0x82>
 8005a12:	887b      	ldrh	r3, [r7, #2]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d103      	bne.n	8005a20 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005a1e:	e14e      	b.n	8005cbe <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005a26:	b2db      	uxtb	r3, r3
 8005a28:	2b04      	cmp	r3, #4
 8005a2a:	d003      	beq.n	8005a34 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	2205      	movs	r2, #5
 8005a30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	2200      	movs	r2, #0
 8005a38:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	687a      	ldr	r2, [r7, #4]
 8005a3e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	887a      	ldrh	r2, [r7, #2]
 8005a44:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	887a      	ldrh	r2, [r7, #2]
 8005a4a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	68ba      	ldr	r2, [r7, #8]
 8005a50:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	887a      	ldrh	r2, [r7, #2]
 8005a56:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	887a      	ldrh	r2, [r7, #2]
 8005a5c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2200      	movs	r2, #0
 8005a62:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2200      	movs	r2, #0
 8005a68:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a74:	2b40      	cmp	r3, #64	; 0x40
 8005a76:	d007      	beq.n	8005a88 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	681a      	ldr	r2, [r3, #0]
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a86:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	68db      	ldr	r3, [r3, #12]
 8005a8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a90:	d178      	bne.n	8005b84 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d002      	beq.n	8005aa0 <HAL_SPI_TransmitReceive+0x10a>
 8005a9a:	8b7b      	ldrh	r3, [r7, #26]
 8005a9c:	2b01      	cmp	r3, #1
 8005a9e:	d166      	bne.n	8005b6e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aa4:	881a      	ldrh	r2, [r3, #0]
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ab0:	1c9a      	adds	r2, r3, #2
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	3b01      	subs	r3, #1
 8005abe:	b29a      	uxth	r2, r3
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ac4:	e053      	b.n	8005b6e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	689b      	ldr	r3, [r3, #8]
 8005acc:	f003 0302 	and.w	r3, r3, #2
 8005ad0:	2b02      	cmp	r3, #2
 8005ad2:	d11b      	bne.n	8005b0c <HAL_SPI_TransmitReceive+0x176>
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ad8:	b29b      	uxth	r3, r3
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d016      	beq.n	8005b0c <HAL_SPI_TransmitReceive+0x176>
 8005ade:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d113      	bne.n	8005b0c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ae8:	881a      	ldrh	r2, [r3, #0]
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005af4:	1c9a      	adds	r2, r3, #2
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005afe:	b29b      	uxth	r3, r3
 8005b00:	3b01      	subs	r3, #1
 8005b02:	b29a      	uxth	r2, r3
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005b08:	2300      	movs	r3, #0
 8005b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	f003 0301 	and.w	r3, r3, #1
 8005b16:	2b01      	cmp	r3, #1
 8005b18:	d119      	bne.n	8005b4e <HAL_SPI_TransmitReceive+0x1b8>
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b1e:	b29b      	uxth	r3, r3
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d014      	beq.n	8005b4e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	68da      	ldr	r2, [r3, #12]
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b2e:	b292      	uxth	r2, r2
 8005b30:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b36:	1c9a      	adds	r2, r3, #2
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b40:	b29b      	uxth	r3, r3
 8005b42:	3b01      	subs	r3, #1
 8005b44:	b29a      	uxth	r2, r3
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005b4e:	f7fe fb1b 	bl	8004188 <HAL_GetTick>
 8005b52:	4602      	mov	r2, r0
 8005b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b56:	1ad3      	subs	r3, r2, r3
 8005b58:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d807      	bhi.n	8005b6e <HAL_SPI_TransmitReceive+0x1d8>
 8005b5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b64:	d003      	beq.n	8005b6e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005b66:	2303      	movs	r3, #3
 8005b68:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005b6c:	e0a7      	b.n	8005cbe <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b72:	b29b      	uxth	r3, r3
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d1a6      	bne.n	8005ac6 <HAL_SPI_TransmitReceive+0x130>
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b7c:	b29b      	uxth	r3, r3
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d1a1      	bne.n	8005ac6 <HAL_SPI_TransmitReceive+0x130>
 8005b82:	e07c      	b.n	8005c7e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d002      	beq.n	8005b92 <HAL_SPI_TransmitReceive+0x1fc>
 8005b8c:	8b7b      	ldrh	r3, [r7, #26]
 8005b8e:	2b01      	cmp	r3, #1
 8005b90:	d16b      	bne.n	8005c6a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	330c      	adds	r3, #12
 8005b9c:	7812      	ldrb	r2, [r2, #0]
 8005b9e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ba4:	1c5a      	adds	r2, r3, #1
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bae:	b29b      	uxth	r3, r3
 8005bb0:	3b01      	subs	r3, #1
 8005bb2:	b29a      	uxth	r2, r3
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005bb8:	e057      	b.n	8005c6a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	689b      	ldr	r3, [r3, #8]
 8005bc0:	f003 0302 	and.w	r3, r3, #2
 8005bc4:	2b02      	cmp	r3, #2
 8005bc6:	d11c      	bne.n	8005c02 <HAL_SPI_TransmitReceive+0x26c>
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bcc:	b29b      	uxth	r3, r3
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d017      	beq.n	8005c02 <HAL_SPI_TransmitReceive+0x26c>
 8005bd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bd4:	2b01      	cmp	r3, #1
 8005bd6:	d114      	bne.n	8005c02 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	330c      	adds	r3, #12
 8005be2:	7812      	ldrb	r2, [r2, #0]
 8005be4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bea:	1c5a      	adds	r2, r3, #1
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bf4:	b29b      	uxth	r3, r3
 8005bf6:	3b01      	subs	r3, #1
 8005bf8:	b29a      	uxth	r2, r3
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	f003 0301 	and.w	r3, r3, #1
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d119      	bne.n	8005c44 <HAL_SPI_TransmitReceive+0x2ae>
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c14:	b29b      	uxth	r3, r3
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d014      	beq.n	8005c44 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	68da      	ldr	r2, [r3, #12]
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c24:	b2d2      	uxtb	r2, r2
 8005c26:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c2c:	1c5a      	adds	r2, r3, #1
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c36:	b29b      	uxth	r3, r3
 8005c38:	3b01      	subs	r3, #1
 8005c3a:	b29a      	uxth	r2, r3
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005c40:	2301      	movs	r3, #1
 8005c42:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005c44:	f7fe faa0 	bl	8004188 <HAL_GetTick>
 8005c48:	4602      	mov	r2, r0
 8005c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c4c:	1ad3      	subs	r3, r2, r3
 8005c4e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005c50:	429a      	cmp	r2, r3
 8005c52:	d803      	bhi.n	8005c5c <HAL_SPI_TransmitReceive+0x2c6>
 8005c54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c5a:	d102      	bne.n	8005c62 <HAL_SPI_TransmitReceive+0x2cc>
 8005c5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d103      	bne.n	8005c6a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005c62:	2303      	movs	r3, #3
 8005c64:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005c68:	e029      	b.n	8005cbe <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c6e:	b29b      	uxth	r3, r3
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d1a2      	bne.n	8005bba <HAL_SPI_TransmitReceive+0x224>
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c78:	b29b      	uxth	r3, r3
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d19d      	bne.n	8005bba <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c80:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005c82:	68f8      	ldr	r0, [r7, #12]
 8005c84:	f000 f8b2 	bl	8005dec <SPI_EndRxTxTransaction>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d006      	beq.n	8005c9c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005c8e:	2301      	movs	r3, #1
 8005c90:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2220      	movs	r2, #32
 8005c98:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005c9a:	e010      	b.n	8005cbe <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d10b      	bne.n	8005cbc <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	617b      	str	r3, [r7, #20]
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	68db      	ldr	r3, [r3, #12]
 8005cae:	617b      	str	r3, [r7, #20]
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	617b      	str	r3, [r7, #20]
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	e000      	b.n	8005cbe <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005cbc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2201      	movs	r2, #1
 8005cc2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005cce:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3730      	adds	r7, #48	; 0x30
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bd80      	pop	{r7, pc}
	...

08005cdc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b088      	sub	sp, #32
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	60f8      	str	r0, [r7, #12]
 8005ce4:	60b9      	str	r1, [r7, #8]
 8005ce6:	603b      	str	r3, [r7, #0]
 8005ce8:	4613      	mov	r3, r2
 8005cea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005cec:	f7fe fa4c 	bl	8004188 <HAL_GetTick>
 8005cf0:	4602      	mov	r2, r0
 8005cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cf4:	1a9b      	subs	r3, r3, r2
 8005cf6:	683a      	ldr	r2, [r7, #0]
 8005cf8:	4413      	add	r3, r2
 8005cfa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005cfc:	f7fe fa44 	bl	8004188 <HAL_GetTick>
 8005d00:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005d02:	4b39      	ldr	r3, [pc, #228]	; (8005de8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	015b      	lsls	r3, r3, #5
 8005d08:	0d1b      	lsrs	r3, r3, #20
 8005d0a:	69fa      	ldr	r2, [r7, #28]
 8005d0c:	fb02 f303 	mul.w	r3, r2, r3
 8005d10:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d12:	e054      	b.n	8005dbe <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d1a:	d050      	beq.n	8005dbe <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d1c:	f7fe fa34 	bl	8004188 <HAL_GetTick>
 8005d20:	4602      	mov	r2, r0
 8005d22:	69bb      	ldr	r3, [r7, #24]
 8005d24:	1ad3      	subs	r3, r2, r3
 8005d26:	69fa      	ldr	r2, [r7, #28]
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	d902      	bls.n	8005d32 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005d2c:	69fb      	ldr	r3, [r7, #28]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d13d      	bne.n	8005dae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	685a      	ldr	r2, [r3, #4]
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005d40:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d4a:	d111      	bne.n	8005d70 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d54:	d004      	beq.n	8005d60 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	689b      	ldr	r3, [r3, #8]
 8005d5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d5e:	d107      	bne.n	8005d70 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	681a      	ldr	r2, [r3, #0]
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d6e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d74:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d78:	d10f      	bne.n	8005d9a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005d88:	601a      	str	r2, [r3, #0]
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	681a      	ldr	r2, [r3, #0]
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d98:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2201      	movs	r2, #1
 8005d9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	2200      	movs	r2, #0
 8005da6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005daa:	2303      	movs	r3, #3
 8005dac:	e017      	b.n	8005dde <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d101      	bne.n	8005db8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005db4:	2300      	movs	r3, #0
 8005db6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	3b01      	subs	r3, #1
 8005dbc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	689a      	ldr	r2, [r3, #8]
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	4013      	ands	r3, r2
 8005dc8:	68ba      	ldr	r2, [r7, #8]
 8005dca:	429a      	cmp	r2, r3
 8005dcc:	bf0c      	ite	eq
 8005dce:	2301      	moveq	r3, #1
 8005dd0:	2300      	movne	r3, #0
 8005dd2:	b2db      	uxtb	r3, r3
 8005dd4:	461a      	mov	r2, r3
 8005dd6:	79fb      	ldrb	r3, [r7, #7]
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	d19b      	bne.n	8005d14 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005ddc:	2300      	movs	r3, #0
}
 8005dde:	4618      	mov	r0, r3
 8005de0:	3720      	adds	r7, #32
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}
 8005de6:	bf00      	nop
 8005de8:	20000004 	.word	0x20000004

08005dec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b088      	sub	sp, #32
 8005df0:	af02      	add	r7, sp, #8
 8005df2:	60f8      	str	r0, [r7, #12]
 8005df4:	60b9      	str	r1, [r7, #8]
 8005df6:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005df8:	4b1b      	ldr	r3, [pc, #108]	; (8005e68 <SPI_EndRxTxTransaction+0x7c>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4a1b      	ldr	r2, [pc, #108]	; (8005e6c <SPI_EndRxTxTransaction+0x80>)
 8005dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8005e02:	0d5b      	lsrs	r3, r3, #21
 8005e04:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005e08:	fb02 f303 	mul.w	r3, r2, r3
 8005e0c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e16:	d112      	bne.n	8005e3e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	9300      	str	r3, [sp, #0]
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	2180      	movs	r1, #128	; 0x80
 8005e22:	68f8      	ldr	r0, [r7, #12]
 8005e24:	f7ff ff5a 	bl	8005cdc <SPI_WaitFlagStateUntilTimeout>
 8005e28:	4603      	mov	r3, r0
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d016      	beq.n	8005e5c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e32:	f043 0220 	orr.w	r2, r3, #32
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005e3a:	2303      	movs	r3, #3
 8005e3c:	e00f      	b.n	8005e5e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d00a      	beq.n	8005e5a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	3b01      	subs	r3, #1
 8005e48:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e54:	2b80      	cmp	r3, #128	; 0x80
 8005e56:	d0f2      	beq.n	8005e3e <SPI_EndRxTxTransaction+0x52>
 8005e58:	e000      	b.n	8005e5c <SPI_EndRxTxTransaction+0x70>
        break;
 8005e5a:	bf00      	nop
  }

  return HAL_OK;
 8005e5c:	2300      	movs	r3, #0
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3718      	adds	r7, #24
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}
 8005e66:	bf00      	nop
 8005e68:	20000004 	.word	0x20000004
 8005e6c:	165e9f81 	.word	0x165e9f81

08005e70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b082      	sub	sp, #8
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d101      	bne.n	8005e82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e031      	b.n	8005ee6 <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005e88:	b2db      	uxtb	r3, r3
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d106      	bne.n	8005e9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	f7fc fc24 	bl	80026e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2202      	movs	r2, #2
 8005ea0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681a      	ldr	r2, [r3, #0]
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	3304      	adds	r3, #4
 8005eac:	4619      	mov	r1, r3
 8005eae:	4610      	mov	r0, r2
 8005eb0:	f000 faa4 	bl	80063fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2201      	movs	r2, #1
 8005ee0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8005ee4:	2300      	movs	r3, #0
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	3708      	adds	r7, #8
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}
	...

08005ef0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b085      	sub	sp, #20
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005efe:	b2db      	uxtb	r3, r3
 8005f00:	2b01      	cmp	r3, #1
 8005f02:	d001      	beq.n	8005f08 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	e032      	b.n	8005f6e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2202      	movs	r2, #2
 8005f0c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f18:	d00e      	beq.n	8005f38 <HAL_TIM_Base_Start+0x48>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a16      	ldr	r2, [pc, #88]	; (8005f78 <HAL_TIM_Base_Start+0x88>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d009      	beq.n	8005f38 <HAL_TIM_Base_Start+0x48>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a14      	ldr	r2, [pc, #80]	; (8005f7c <HAL_TIM_Base_Start+0x8c>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d004      	beq.n	8005f38 <HAL_TIM_Base_Start+0x48>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a13      	ldr	r2, [pc, #76]	; (8005f80 <HAL_TIM_Base_Start+0x90>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d111      	bne.n	8005f5c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	689b      	ldr	r3, [r3, #8]
 8005f3e:	f003 0307 	and.w	r3, r3, #7
 8005f42:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2b06      	cmp	r3, #6
 8005f48:	d010      	beq.n	8005f6c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	681a      	ldr	r2, [r3, #0]
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f042 0201 	orr.w	r2, r2, #1
 8005f58:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f5a:	e007      	b.n	8005f6c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f042 0201 	orr.w	r2, r2, #1
 8005f6a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f6c:	2300      	movs	r3, #0
}
 8005f6e:	4618      	mov	r0, r3
 8005f70:	3714      	adds	r7, #20
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bc80      	pop	{r7}
 8005f76:	4770      	bx	lr
 8005f78:	40000400 	.word	0x40000400
 8005f7c:	40000800 	.word	0x40000800
 8005f80:	40010800 	.word	0x40010800

08005f84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b085      	sub	sp, #20
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005f92:	b2db      	uxtb	r3, r3
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d001      	beq.n	8005f9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e03a      	b.n	8006012 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2202      	movs	r2, #2
 8005fa0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	68da      	ldr	r2, [r3, #12]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f042 0201 	orr.w	r2, r2, #1
 8005fb2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fbc:	d00e      	beq.n	8005fdc <HAL_TIM_Base_Start_IT+0x58>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	4a16      	ldr	r2, [pc, #88]	; (800601c <HAL_TIM_Base_Start_IT+0x98>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d009      	beq.n	8005fdc <HAL_TIM_Base_Start_IT+0x58>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4a14      	ldr	r2, [pc, #80]	; (8006020 <HAL_TIM_Base_Start_IT+0x9c>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d004      	beq.n	8005fdc <HAL_TIM_Base_Start_IT+0x58>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	4a13      	ldr	r2, [pc, #76]	; (8006024 <HAL_TIM_Base_Start_IT+0xa0>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d111      	bne.n	8006000 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	689b      	ldr	r3, [r3, #8]
 8005fe2:	f003 0307 	and.w	r3, r3, #7
 8005fe6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	2b06      	cmp	r3, #6
 8005fec:	d010      	beq.n	8006010 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	681a      	ldr	r2, [r3, #0]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f042 0201 	orr.w	r2, r2, #1
 8005ffc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ffe:	e007      	b.n	8006010 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f042 0201 	orr.w	r2, r2, #1
 800600e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006010:	2300      	movs	r3, #0
}
 8006012:	4618      	mov	r0, r3
 8006014:	3714      	adds	r7, #20
 8006016:	46bd      	mov	sp, r7
 8006018:	bc80      	pop	{r7}
 800601a:	4770      	bx	lr
 800601c:	40000400 	.word	0x40000400
 8006020:	40000800 	.word	0x40000800
 8006024:	40010800 	.word	0x40010800

08006028 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006028:	b480      	push	{r7}
 800602a:	b083      	sub	sp, #12
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	68da      	ldr	r2, [r3, #12]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f022 0201 	bic.w	r2, r2, #1
 800603e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	6a1a      	ldr	r2, [r3, #32]
 8006046:	f241 1311 	movw	r3, #4369	; 0x1111
 800604a:	4013      	ands	r3, r2
 800604c:	2b00      	cmp	r3, #0
 800604e:	d107      	bne.n	8006060 <HAL_TIM_Base_Stop_IT+0x38>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	681a      	ldr	r2, [r3, #0]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f022 0201 	bic.w	r2, r2, #1
 800605e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2201      	movs	r2, #1
 8006064:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Return function status */
  return HAL_OK;
 8006068:	2300      	movs	r3, #0
}
 800606a:	4618      	mov	r0, r3
 800606c:	370c      	adds	r7, #12
 800606e:	46bd      	mov	sp, r7
 8006070:	bc80      	pop	{r7}
 8006072:	4770      	bx	lr

08006074 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b082      	sub	sp, #8
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	691b      	ldr	r3, [r3, #16]
 8006082:	f003 0302 	and.w	r3, r3, #2
 8006086:	2b02      	cmp	r3, #2
 8006088:	d122      	bne.n	80060d0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	68db      	ldr	r3, [r3, #12]
 8006090:	f003 0302 	and.w	r3, r3, #2
 8006094:	2b02      	cmp	r3, #2
 8006096:	d11b      	bne.n	80060d0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f06f 0202 	mvn.w	r2, #2
 80060a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2201      	movs	r2, #1
 80060a6:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	699b      	ldr	r3, [r3, #24]
 80060ae:	f003 0303 	and.w	r3, r3, #3
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d003      	beq.n	80060be <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f000 f985 	bl	80063c6 <HAL_TIM_IC_CaptureCallback>
 80060bc:	e005      	b.n	80060ca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f000 f978 	bl	80063b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060c4:	6878      	ldr	r0, [r7, #4]
 80060c6:	f000 f987 	bl	80063d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2200      	movs	r2, #0
 80060ce:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	691b      	ldr	r3, [r3, #16]
 80060d6:	f003 0304 	and.w	r3, r3, #4
 80060da:	2b04      	cmp	r3, #4
 80060dc:	d122      	bne.n	8006124 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	68db      	ldr	r3, [r3, #12]
 80060e4:	f003 0304 	and.w	r3, r3, #4
 80060e8:	2b04      	cmp	r3, #4
 80060ea:	d11b      	bne.n	8006124 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f06f 0204 	mvn.w	r2, #4
 80060f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2202      	movs	r2, #2
 80060fa:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	699b      	ldr	r3, [r3, #24]
 8006102:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006106:	2b00      	cmp	r3, #0
 8006108:	d003      	beq.n	8006112 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f000 f95b 	bl	80063c6 <HAL_TIM_IC_CaptureCallback>
 8006110:	e005      	b.n	800611e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006112:	6878      	ldr	r0, [r7, #4]
 8006114:	f000 f94e 	bl	80063b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006118:	6878      	ldr	r0, [r7, #4]
 800611a:	f000 f95d 	bl	80063d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2200      	movs	r2, #0
 8006122:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	691b      	ldr	r3, [r3, #16]
 800612a:	f003 0308 	and.w	r3, r3, #8
 800612e:	2b08      	cmp	r3, #8
 8006130:	d122      	bne.n	8006178 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	68db      	ldr	r3, [r3, #12]
 8006138:	f003 0308 	and.w	r3, r3, #8
 800613c:	2b08      	cmp	r3, #8
 800613e:	d11b      	bne.n	8006178 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f06f 0208 	mvn.w	r2, #8
 8006148:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2204      	movs	r2, #4
 800614e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	69db      	ldr	r3, [r3, #28]
 8006156:	f003 0303 	and.w	r3, r3, #3
 800615a:	2b00      	cmp	r3, #0
 800615c:	d003      	beq.n	8006166 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	f000 f931 	bl	80063c6 <HAL_TIM_IC_CaptureCallback>
 8006164:	e005      	b.n	8006172 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006166:	6878      	ldr	r0, [r7, #4]
 8006168:	f000 f924 	bl	80063b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800616c:	6878      	ldr	r0, [r7, #4]
 800616e:	f000 f933 	bl	80063d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2200      	movs	r2, #0
 8006176:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	691b      	ldr	r3, [r3, #16]
 800617e:	f003 0310 	and.w	r3, r3, #16
 8006182:	2b10      	cmp	r3, #16
 8006184:	d122      	bne.n	80061cc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	68db      	ldr	r3, [r3, #12]
 800618c:	f003 0310 	and.w	r3, r3, #16
 8006190:	2b10      	cmp	r3, #16
 8006192:	d11b      	bne.n	80061cc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f06f 0210 	mvn.w	r2, #16
 800619c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2208      	movs	r2, #8
 80061a2:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	69db      	ldr	r3, [r3, #28]
 80061aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d003      	beq.n	80061ba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f000 f907 	bl	80063c6 <HAL_TIM_IC_CaptureCallback>
 80061b8:	e005      	b.n	80061c6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f000 f8fa 	bl	80063b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061c0:	6878      	ldr	r0, [r7, #4]
 80061c2:	f000 f909 	bl	80063d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2200      	movs	r2, #0
 80061ca:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	691b      	ldr	r3, [r3, #16]
 80061d2:	f003 0301 	and.w	r3, r3, #1
 80061d6:	2b01      	cmp	r3, #1
 80061d8:	d10e      	bne.n	80061f8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	68db      	ldr	r3, [r3, #12]
 80061e0:	f003 0301 	and.w	r3, r3, #1
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d107      	bne.n	80061f8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f06f 0201 	mvn.w	r2, #1
 80061f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f7fb f8fe 	bl	80013f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	691b      	ldr	r3, [r3, #16]
 80061fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006202:	2b40      	cmp	r3, #64	; 0x40
 8006204:	d10e      	bne.n	8006224 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	68db      	ldr	r3, [r3, #12]
 800620c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006210:	2b40      	cmp	r3, #64	; 0x40
 8006212:	d107      	bne.n	8006224 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800621c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800621e:	6878      	ldr	r0, [r7, #4]
 8006220:	f000 f8e3 	bl	80063ea <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006224:	bf00      	nop
 8006226:	3708      	adds	r7, #8
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}

0800622c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b084      	sub	sp, #16
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
 8006234:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800623c:	2b01      	cmp	r3, #1
 800623e:	d101      	bne.n	8006244 <HAL_TIM_ConfigClockSource+0x18>
 8006240:	2302      	movs	r3, #2
 8006242:	e0b3      	b.n	80063ac <HAL_TIM_ConfigClockSource+0x180>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2201      	movs	r2, #1
 8006248:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2202      	movs	r2, #2
 8006250:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006262:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800626a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	68fa      	ldr	r2, [r7, #12]
 8006272:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800627c:	d03e      	beq.n	80062fc <HAL_TIM_ConfigClockSource+0xd0>
 800627e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006282:	f200 8087 	bhi.w	8006394 <HAL_TIM_ConfigClockSource+0x168>
 8006286:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800628a:	f000 8085 	beq.w	8006398 <HAL_TIM_ConfigClockSource+0x16c>
 800628e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006292:	d87f      	bhi.n	8006394 <HAL_TIM_ConfigClockSource+0x168>
 8006294:	2b70      	cmp	r3, #112	; 0x70
 8006296:	d01a      	beq.n	80062ce <HAL_TIM_ConfigClockSource+0xa2>
 8006298:	2b70      	cmp	r3, #112	; 0x70
 800629a:	d87b      	bhi.n	8006394 <HAL_TIM_ConfigClockSource+0x168>
 800629c:	2b60      	cmp	r3, #96	; 0x60
 800629e:	d050      	beq.n	8006342 <HAL_TIM_ConfigClockSource+0x116>
 80062a0:	2b60      	cmp	r3, #96	; 0x60
 80062a2:	d877      	bhi.n	8006394 <HAL_TIM_ConfigClockSource+0x168>
 80062a4:	2b50      	cmp	r3, #80	; 0x50
 80062a6:	d03c      	beq.n	8006322 <HAL_TIM_ConfigClockSource+0xf6>
 80062a8:	2b50      	cmp	r3, #80	; 0x50
 80062aa:	d873      	bhi.n	8006394 <HAL_TIM_ConfigClockSource+0x168>
 80062ac:	2b40      	cmp	r3, #64	; 0x40
 80062ae:	d058      	beq.n	8006362 <HAL_TIM_ConfigClockSource+0x136>
 80062b0:	2b40      	cmp	r3, #64	; 0x40
 80062b2:	d86f      	bhi.n	8006394 <HAL_TIM_ConfigClockSource+0x168>
 80062b4:	2b30      	cmp	r3, #48	; 0x30
 80062b6:	d064      	beq.n	8006382 <HAL_TIM_ConfigClockSource+0x156>
 80062b8:	2b30      	cmp	r3, #48	; 0x30
 80062ba:	d86b      	bhi.n	8006394 <HAL_TIM_ConfigClockSource+0x168>
 80062bc:	2b20      	cmp	r3, #32
 80062be:	d060      	beq.n	8006382 <HAL_TIM_ConfigClockSource+0x156>
 80062c0:	2b20      	cmp	r3, #32
 80062c2:	d867      	bhi.n	8006394 <HAL_TIM_ConfigClockSource+0x168>
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d05c      	beq.n	8006382 <HAL_TIM_ConfigClockSource+0x156>
 80062c8:	2b10      	cmp	r3, #16
 80062ca:	d05a      	beq.n	8006382 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80062cc:	e062      	b.n	8006394 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6818      	ldr	r0, [r3, #0]
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	6899      	ldr	r1, [r3, #8]
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	685a      	ldr	r2, [r3, #4]
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	68db      	ldr	r3, [r3, #12]
 80062de:	f000 f974 	bl	80065ca <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	689b      	ldr	r3, [r3, #8]
 80062e8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80062f0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	68fa      	ldr	r2, [r7, #12]
 80062f8:	609a      	str	r2, [r3, #8]
      break;
 80062fa:	e04e      	b.n	800639a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6818      	ldr	r0, [r3, #0]
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	6899      	ldr	r1, [r3, #8]
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	685a      	ldr	r2, [r3, #4]
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	68db      	ldr	r3, [r3, #12]
 800630c:	f000 f95d 	bl	80065ca <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	689a      	ldr	r2, [r3, #8]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800631e:	609a      	str	r2, [r3, #8]
      break;
 8006320:	e03b      	b.n	800639a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6818      	ldr	r0, [r3, #0]
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	6859      	ldr	r1, [r3, #4]
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	68db      	ldr	r3, [r3, #12]
 800632e:	461a      	mov	r2, r3
 8006330:	f000 f8d4 	bl	80064dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	2150      	movs	r1, #80	; 0x50
 800633a:	4618      	mov	r0, r3
 800633c:	f000 f92b 	bl	8006596 <TIM_ITRx_SetConfig>
      break;
 8006340:	e02b      	b.n	800639a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6818      	ldr	r0, [r3, #0]
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	6859      	ldr	r1, [r3, #4]
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	68db      	ldr	r3, [r3, #12]
 800634e:	461a      	mov	r2, r3
 8006350:	f000 f8f2 	bl	8006538 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	2160      	movs	r1, #96	; 0x60
 800635a:	4618      	mov	r0, r3
 800635c:	f000 f91b 	bl	8006596 <TIM_ITRx_SetConfig>
      break;
 8006360:	e01b      	b.n	800639a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6818      	ldr	r0, [r3, #0]
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	6859      	ldr	r1, [r3, #4]
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	68db      	ldr	r3, [r3, #12]
 800636e:	461a      	mov	r2, r3
 8006370:	f000 f8b4 	bl	80064dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	2140      	movs	r1, #64	; 0x40
 800637a:	4618      	mov	r0, r3
 800637c:	f000 f90b 	bl	8006596 <TIM_ITRx_SetConfig>
      break;
 8006380:	e00b      	b.n	800639a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681a      	ldr	r2, [r3, #0]
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4619      	mov	r1, r3
 800638c:	4610      	mov	r0, r2
 800638e:	f000 f902 	bl	8006596 <TIM_ITRx_SetConfig>
        break;
 8006392:	e002      	b.n	800639a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006394:	bf00      	nop
 8006396:	e000      	b.n	800639a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006398:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2201      	movs	r2, #1
 800639e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2200      	movs	r2, #0
 80063a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80063aa:	2300      	movs	r3, #0
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	3710      	adds	r7, #16
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bd80      	pop	{r7, pc}

080063b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b083      	sub	sp, #12
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80063bc:	bf00      	nop
 80063be:	370c      	adds	r7, #12
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bc80      	pop	{r7}
 80063c4:	4770      	bx	lr

080063c6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80063c6:	b480      	push	{r7}
 80063c8:	b083      	sub	sp, #12
 80063ca:	af00      	add	r7, sp, #0
 80063cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80063ce:	bf00      	nop
 80063d0:	370c      	adds	r7, #12
 80063d2:	46bd      	mov	sp, r7
 80063d4:	bc80      	pop	{r7}
 80063d6:	4770      	bx	lr

080063d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80063d8:	b480      	push	{r7}
 80063da:	b083      	sub	sp, #12
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80063e0:	bf00      	nop
 80063e2:	370c      	adds	r7, #12
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bc80      	pop	{r7}
 80063e8:	4770      	bx	lr

080063ea <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80063ea:	b480      	push	{r7}
 80063ec:	b083      	sub	sp, #12
 80063ee:	af00      	add	r7, sp, #0
 80063f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80063f2:	bf00      	nop
 80063f4:	370c      	adds	r7, #12
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bc80      	pop	{r7}
 80063fa:	4770      	bx	lr

080063fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80063fc:	b480      	push	{r7}
 80063fe:	b085      	sub	sp, #20
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
 8006404:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006412:	d00f      	beq.n	8006434 <TIM_Base_SetConfig+0x38>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	4a2b      	ldr	r2, [pc, #172]	; (80064c4 <TIM_Base_SetConfig+0xc8>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d00b      	beq.n	8006434 <TIM_Base_SetConfig+0x38>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	4a2a      	ldr	r2, [pc, #168]	; (80064c8 <TIM_Base_SetConfig+0xcc>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d007      	beq.n	8006434 <TIM_Base_SetConfig+0x38>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	4a29      	ldr	r2, [pc, #164]	; (80064cc <TIM_Base_SetConfig+0xd0>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d003      	beq.n	8006434 <TIM_Base_SetConfig+0x38>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	4a28      	ldr	r2, [pc, #160]	; (80064d0 <TIM_Base_SetConfig+0xd4>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d108      	bne.n	8006446 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800643a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	68fa      	ldr	r2, [r7, #12]
 8006442:	4313      	orrs	r3, r2
 8006444:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800644c:	d017      	beq.n	800647e <TIM_Base_SetConfig+0x82>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	4a1c      	ldr	r2, [pc, #112]	; (80064c4 <TIM_Base_SetConfig+0xc8>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d013      	beq.n	800647e <TIM_Base_SetConfig+0x82>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	4a1b      	ldr	r2, [pc, #108]	; (80064c8 <TIM_Base_SetConfig+0xcc>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d00f      	beq.n	800647e <TIM_Base_SetConfig+0x82>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	4a1a      	ldr	r2, [pc, #104]	; (80064cc <TIM_Base_SetConfig+0xd0>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d00b      	beq.n	800647e <TIM_Base_SetConfig+0x82>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	4a19      	ldr	r2, [pc, #100]	; (80064d0 <TIM_Base_SetConfig+0xd4>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d007      	beq.n	800647e <TIM_Base_SetConfig+0x82>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	4a18      	ldr	r2, [pc, #96]	; (80064d4 <TIM_Base_SetConfig+0xd8>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d003      	beq.n	800647e <TIM_Base_SetConfig+0x82>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	4a17      	ldr	r2, [pc, #92]	; (80064d8 <TIM_Base_SetConfig+0xdc>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d108      	bne.n	8006490 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006484:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	68db      	ldr	r3, [r3, #12]
 800648a:	68fa      	ldr	r2, [r7, #12]
 800648c:	4313      	orrs	r3, r2
 800648e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	691b      	ldr	r3, [r3, #16]
 800649a:	4313      	orrs	r3, r2
 800649c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	68fa      	ldr	r2, [r7, #12]
 80064a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	689a      	ldr	r2, [r3, #8]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	681a      	ldr	r2, [r3, #0]
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2201      	movs	r2, #1
 80064b8:	615a      	str	r2, [r3, #20]
}
 80064ba:	bf00      	nop
 80064bc:	3714      	adds	r7, #20
 80064be:	46bd      	mov	sp, r7
 80064c0:	bc80      	pop	{r7}
 80064c2:	4770      	bx	lr
 80064c4:	40000400 	.word	0x40000400
 80064c8:	40000800 	.word	0x40000800
 80064cc:	40000c00 	.word	0x40000c00
 80064d0:	40010800 	.word	0x40010800
 80064d4:	40010c00 	.word	0x40010c00
 80064d8:	40011000 	.word	0x40011000

080064dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80064dc:	b480      	push	{r7}
 80064de:	b087      	sub	sp, #28
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	60f8      	str	r0, [r7, #12]
 80064e4:	60b9      	str	r1, [r7, #8]
 80064e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	6a1b      	ldr	r3, [r3, #32]
 80064ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	6a1b      	ldr	r3, [r3, #32]
 80064f2:	f023 0201 	bic.w	r2, r3, #1
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	699b      	ldr	r3, [r3, #24]
 80064fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006506:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	011b      	lsls	r3, r3, #4
 800650c:	693a      	ldr	r2, [r7, #16]
 800650e:	4313      	orrs	r3, r2
 8006510:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	f023 030a 	bic.w	r3, r3, #10
 8006518:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800651a:	697a      	ldr	r2, [r7, #20]
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	4313      	orrs	r3, r2
 8006520:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	693a      	ldr	r2, [r7, #16]
 8006526:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	697a      	ldr	r2, [r7, #20]
 800652c:	621a      	str	r2, [r3, #32]
}
 800652e:	bf00      	nop
 8006530:	371c      	adds	r7, #28
 8006532:	46bd      	mov	sp, r7
 8006534:	bc80      	pop	{r7}
 8006536:	4770      	bx	lr

08006538 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006538:	b480      	push	{r7}
 800653a:	b087      	sub	sp, #28
 800653c:	af00      	add	r7, sp, #0
 800653e:	60f8      	str	r0, [r7, #12]
 8006540:	60b9      	str	r1, [r7, #8]
 8006542:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	6a1b      	ldr	r3, [r3, #32]
 8006548:	f023 0210 	bic.w	r2, r3, #16
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	699b      	ldr	r3, [r3, #24]
 8006554:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	6a1b      	ldr	r3, [r3, #32]
 800655a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800655c:	697b      	ldr	r3, [r7, #20]
 800655e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006562:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	031b      	lsls	r3, r3, #12
 8006568:	697a      	ldr	r2, [r7, #20]
 800656a:	4313      	orrs	r3, r2
 800656c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800656e:	693b      	ldr	r3, [r7, #16]
 8006570:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006574:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	011b      	lsls	r3, r3, #4
 800657a:	693a      	ldr	r2, [r7, #16]
 800657c:	4313      	orrs	r3, r2
 800657e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	697a      	ldr	r2, [r7, #20]
 8006584:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	693a      	ldr	r2, [r7, #16]
 800658a:	621a      	str	r2, [r3, #32]
}
 800658c:	bf00      	nop
 800658e:	371c      	adds	r7, #28
 8006590:	46bd      	mov	sp, r7
 8006592:	bc80      	pop	{r7}
 8006594:	4770      	bx	lr

08006596 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006596:	b480      	push	{r7}
 8006598:	b085      	sub	sp, #20
 800659a:	af00      	add	r7, sp, #0
 800659c:	6078      	str	r0, [r7, #4]
 800659e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	689b      	ldr	r3, [r3, #8]
 80065a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80065ae:	683a      	ldr	r2, [r7, #0]
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	4313      	orrs	r3, r2
 80065b4:	f043 0307 	orr.w	r3, r3, #7
 80065b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	68fa      	ldr	r2, [r7, #12]
 80065be:	609a      	str	r2, [r3, #8]
}
 80065c0:	bf00      	nop
 80065c2:	3714      	adds	r7, #20
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bc80      	pop	{r7}
 80065c8:	4770      	bx	lr

080065ca <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80065ca:	b480      	push	{r7}
 80065cc:	b087      	sub	sp, #28
 80065ce:	af00      	add	r7, sp, #0
 80065d0:	60f8      	str	r0, [r7, #12]
 80065d2:	60b9      	str	r1, [r7, #8]
 80065d4:	607a      	str	r2, [r7, #4]
 80065d6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	689b      	ldr	r3, [r3, #8]
 80065dc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80065e4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	021a      	lsls	r2, r3, #8
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	431a      	orrs	r2, r3
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	4313      	orrs	r3, r2
 80065f2:	697a      	ldr	r2, [r7, #20]
 80065f4:	4313      	orrs	r3, r2
 80065f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	697a      	ldr	r2, [r7, #20]
 80065fc:	609a      	str	r2, [r3, #8]
}
 80065fe:	bf00      	nop
 8006600:	371c      	adds	r7, #28
 8006602:	46bd      	mov	sp, r7
 8006604:	bc80      	pop	{r7}
 8006606:	4770      	bx	lr

08006608 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006608:	b480      	push	{r7}
 800660a:	b085      	sub	sp, #20
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
 8006610:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006618:	2b01      	cmp	r3, #1
 800661a:	d101      	bne.n	8006620 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800661c:	2302      	movs	r3, #2
 800661e:	e046      	b.n	80066ae <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2201      	movs	r2, #1
 8006624:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2202      	movs	r2, #2
 800662c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	689b      	ldr	r3, [r3, #8]
 800663e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006646:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	68fa      	ldr	r2, [r7, #12]
 800664e:	4313      	orrs	r3, r2
 8006650:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	68fa      	ldr	r2, [r7, #12]
 8006658:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006662:	d00e      	beq.n	8006682 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4a13      	ldr	r2, [pc, #76]	; (80066b8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d009      	beq.n	8006682 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a12      	ldr	r2, [pc, #72]	; (80066bc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d004      	beq.n	8006682 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4a10      	ldr	r2, [pc, #64]	; (80066c0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d10c      	bne.n	800669c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006688:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	68ba      	ldr	r2, [r7, #8]
 8006690:	4313      	orrs	r3, r2
 8006692:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	68ba      	ldr	r2, [r7, #8]
 800669a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2201      	movs	r2, #1
 80066a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2200      	movs	r2, #0
 80066a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80066ac:	2300      	movs	r3, #0
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	3714      	adds	r7, #20
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bc80      	pop	{r7}
 80066b6:	4770      	bx	lr
 80066b8:	40000400 	.word	0x40000400
 80066bc:	40000800 	.word	0x40000800
 80066c0:	40010800 	.word	0x40010800

080066c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b082      	sub	sp, #8
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d101      	bne.n	80066d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	e03f      	b.n	8006756 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066dc:	b2db      	uxtb	r3, r3
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d106      	bne.n	80066f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2200      	movs	r2, #0
 80066e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f7fc f872 	bl	80027d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2224      	movs	r2, #36	; 0x24
 80066f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	68da      	ldr	r2, [r3, #12]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006706:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	f000 f9a7 	bl	8006a5c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	691a      	ldr	r2, [r3, #16]
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800671c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	695a      	ldr	r2, [r3, #20]
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800672c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	68da      	ldr	r2, [r3, #12]
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800673c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2200      	movs	r2, #0
 8006742:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2220      	movs	r2, #32
 8006748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2220      	movs	r2, #32
 8006750:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006754:	2300      	movs	r3, #0
}
 8006756:	4618      	mov	r0, r3
 8006758:	3708      	adds	r7, #8
 800675a:	46bd      	mov	sp, r7
 800675c:	bd80      	pop	{r7, pc}

0800675e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800675e:	b580      	push	{r7, lr}
 8006760:	b08a      	sub	sp, #40	; 0x28
 8006762:	af02      	add	r7, sp, #8
 8006764:	60f8      	str	r0, [r7, #12]
 8006766:	60b9      	str	r1, [r7, #8]
 8006768:	603b      	str	r3, [r7, #0]
 800676a:	4613      	mov	r3, r2
 800676c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800676e:	2300      	movs	r3, #0
 8006770:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006778:	b2db      	uxtb	r3, r3
 800677a:	2b20      	cmp	r3, #32
 800677c:	d17c      	bne.n	8006878 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d002      	beq.n	800678a <HAL_UART_Transmit+0x2c>
 8006784:	88fb      	ldrh	r3, [r7, #6]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d101      	bne.n	800678e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800678a:	2301      	movs	r3, #1
 800678c:	e075      	b.n	800687a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006794:	2b01      	cmp	r3, #1
 8006796:	d101      	bne.n	800679c <HAL_UART_Transmit+0x3e>
 8006798:	2302      	movs	r3, #2
 800679a:	e06e      	b.n	800687a <HAL_UART_Transmit+0x11c>
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	2201      	movs	r2, #1
 80067a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2200      	movs	r2, #0
 80067a8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2221      	movs	r2, #33	; 0x21
 80067ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80067b2:	f7fd fce9 	bl	8004188 <HAL_GetTick>
 80067b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	88fa      	ldrh	r2, [r7, #6]
 80067bc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	88fa      	ldrh	r2, [r7, #6]
 80067c2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067cc:	d108      	bne.n	80067e0 <HAL_UART_Transmit+0x82>
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	691b      	ldr	r3, [r3, #16]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d104      	bne.n	80067e0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80067d6:	2300      	movs	r3, #0
 80067d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	61bb      	str	r3, [r7, #24]
 80067de:	e003      	b.n	80067e8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80067e4:	2300      	movs	r3, #0
 80067e6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	2200      	movs	r2, #0
 80067ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80067f0:	e02a      	b.n	8006848 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	9300      	str	r3, [sp, #0]
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	2200      	movs	r2, #0
 80067fa:	2180      	movs	r1, #128	; 0x80
 80067fc:	68f8      	ldr	r0, [r7, #12]
 80067fe:	f000 f8e2 	bl	80069c6 <UART_WaitOnFlagUntilTimeout>
 8006802:	4603      	mov	r3, r0
 8006804:	2b00      	cmp	r3, #0
 8006806:	d001      	beq.n	800680c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006808:	2303      	movs	r3, #3
 800680a:	e036      	b.n	800687a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800680c:	69fb      	ldr	r3, [r7, #28]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d10b      	bne.n	800682a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006812:	69bb      	ldr	r3, [r7, #24]
 8006814:	881b      	ldrh	r3, [r3, #0]
 8006816:	461a      	mov	r2, r3
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006820:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006822:	69bb      	ldr	r3, [r7, #24]
 8006824:	3302      	adds	r3, #2
 8006826:	61bb      	str	r3, [r7, #24]
 8006828:	e007      	b.n	800683a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800682a:	69fb      	ldr	r3, [r7, #28]
 800682c:	781a      	ldrb	r2, [r3, #0]
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006834:	69fb      	ldr	r3, [r7, #28]
 8006836:	3301      	adds	r3, #1
 8006838:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800683e:	b29b      	uxth	r3, r3
 8006840:	3b01      	subs	r3, #1
 8006842:	b29a      	uxth	r2, r3
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800684c:	b29b      	uxth	r3, r3
 800684e:	2b00      	cmp	r3, #0
 8006850:	d1cf      	bne.n	80067f2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	9300      	str	r3, [sp, #0]
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	2200      	movs	r2, #0
 800685a:	2140      	movs	r1, #64	; 0x40
 800685c:	68f8      	ldr	r0, [r7, #12]
 800685e:	f000 f8b2 	bl	80069c6 <UART_WaitOnFlagUntilTimeout>
 8006862:	4603      	mov	r3, r0
 8006864:	2b00      	cmp	r3, #0
 8006866:	d001      	beq.n	800686c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006868:	2303      	movs	r3, #3
 800686a:	e006      	b.n	800687a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2220      	movs	r2, #32
 8006870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006874:	2300      	movs	r3, #0
 8006876:	e000      	b.n	800687a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006878:	2302      	movs	r3, #2
  }
}
 800687a:	4618      	mov	r0, r3
 800687c:	3720      	adds	r7, #32
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}

08006882 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006882:	b580      	push	{r7, lr}
 8006884:	b08a      	sub	sp, #40	; 0x28
 8006886:	af02      	add	r7, sp, #8
 8006888:	60f8      	str	r0, [r7, #12]
 800688a:	60b9      	str	r1, [r7, #8]
 800688c:	603b      	str	r3, [r7, #0]
 800688e:	4613      	mov	r3, r2
 8006890:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006892:	2300      	movs	r3, #0
 8006894:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800689c:	b2db      	uxtb	r3, r3
 800689e:	2b20      	cmp	r3, #32
 80068a0:	f040 808c 	bne.w	80069bc <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d002      	beq.n	80068b0 <HAL_UART_Receive+0x2e>
 80068aa:	88fb      	ldrh	r3, [r7, #6]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d101      	bne.n	80068b4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80068b0:	2301      	movs	r3, #1
 80068b2:	e084      	b.n	80069be <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068ba:	2b01      	cmp	r3, #1
 80068bc:	d101      	bne.n	80068c2 <HAL_UART_Receive+0x40>
 80068be:	2302      	movs	r3, #2
 80068c0:	e07d      	b.n	80069be <HAL_UART_Receive+0x13c>
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	2201      	movs	r2, #1
 80068c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	2200      	movs	r2, #0
 80068ce:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	2222      	movs	r2, #34	; 0x22
 80068d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	2200      	movs	r2, #0
 80068dc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80068de:	f7fd fc53 	bl	8004188 <HAL_GetTick>
 80068e2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	88fa      	ldrh	r2, [r7, #6]
 80068e8:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	88fa      	ldrh	r2, [r7, #6]
 80068ee:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	689b      	ldr	r3, [r3, #8]
 80068f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068f8:	d108      	bne.n	800690c <HAL_UART_Receive+0x8a>
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	691b      	ldr	r3, [r3, #16]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d104      	bne.n	800690c <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8006902:	2300      	movs	r3, #0
 8006904:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	61bb      	str	r3, [r7, #24]
 800690a:	e003      	b.n	8006914 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006910:	2300      	movs	r3, #0
 8006912:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	2200      	movs	r2, #0
 8006918:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800691c:	e043      	b.n	80069a6 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	9300      	str	r3, [sp, #0]
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	2200      	movs	r2, #0
 8006926:	2120      	movs	r1, #32
 8006928:	68f8      	ldr	r0, [r7, #12]
 800692a:	f000 f84c 	bl	80069c6 <UART_WaitOnFlagUntilTimeout>
 800692e:	4603      	mov	r3, r0
 8006930:	2b00      	cmp	r3, #0
 8006932:	d001      	beq.n	8006938 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8006934:	2303      	movs	r3, #3
 8006936:	e042      	b.n	80069be <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8006938:	69fb      	ldr	r3, [r7, #28]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d10c      	bne.n	8006958 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	b29b      	uxth	r3, r3
 8006946:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800694a:	b29a      	uxth	r2, r3
 800694c:	69bb      	ldr	r3, [r7, #24]
 800694e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006950:	69bb      	ldr	r3, [r7, #24]
 8006952:	3302      	adds	r3, #2
 8006954:	61bb      	str	r3, [r7, #24]
 8006956:	e01f      	b.n	8006998 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	689b      	ldr	r3, [r3, #8]
 800695c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006960:	d007      	beq.n	8006972 <HAL_UART_Receive+0xf0>
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d10a      	bne.n	8006980 <HAL_UART_Receive+0xfe>
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	691b      	ldr	r3, [r3, #16]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d106      	bne.n	8006980 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	b2da      	uxtb	r2, r3
 800697a:	69fb      	ldr	r3, [r7, #28]
 800697c:	701a      	strb	r2, [r3, #0]
 800697e:	e008      	b.n	8006992 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	b2db      	uxtb	r3, r3
 8006988:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800698c:	b2da      	uxtb	r2, r3
 800698e:	69fb      	ldr	r3, [r7, #28]
 8006990:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8006992:	69fb      	ldr	r3, [r7, #28]
 8006994:	3301      	adds	r3, #1
 8006996:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800699c:	b29b      	uxth	r3, r3
 800699e:	3b01      	subs	r3, #1
 80069a0:	b29a      	uxth	r2, r3
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80069aa:	b29b      	uxth	r3, r3
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d1b6      	bne.n	800691e <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	2220      	movs	r2, #32
 80069b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80069b8:	2300      	movs	r3, #0
 80069ba:	e000      	b.n	80069be <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80069bc:	2302      	movs	r3, #2
  }
}
 80069be:	4618      	mov	r0, r3
 80069c0:	3720      	adds	r7, #32
 80069c2:	46bd      	mov	sp, r7
 80069c4:	bd80      	pop	{r7, pc}

080069c6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80069c6:	b580      	push	{r7, lr}
 80069c8:	b084      	sub	sp, #16
 80069ca:	af00      	add	r7, sp, #0
 80069cc:	60f8      	str	r0, [r7, #12]
 80069ce:	60b9      	str	r1, [r7, #8]
 80069d0:	603b      	str	r3, [r7, #0]
 80069d2:	4613      	mov	r3, r2
 80069d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069d6:	e02c      	b.n	8006a32 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069d8:	69bb      	ldr	r3, [r7, #24]
 80069da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069de:	d028      	beq.n	8006a32 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80069e0:	69bb      	ldr	r3, [r7, #24]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d007      	beq.n	80069f6 <UART_WaitOnFlagUntilTimeout+0x30>
 80069e6:	f7fd fbcf 	bl	8004188 <HAL_GetTick>
 80069ea:	4602      	mov	r2, r0
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	1ad3      	subs	r3, r2, r3
 80069f0:	69ba      	ldr	r2, [r7, #24]
 80069f2:	429a      	cmp	r2, r3
 80069f4:	d21d      	bcs.n	8006a32 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	68da      	ldr	r2, [r3, #12]
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006a04:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	695a      	ldr	r2, [r3, #20]
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f022 0201 	bic.w	r2, r2, #1
 8006a14:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2220      	movs	r2, #32
 8006a1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	2220      	movs	r2, #32
 8006a22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006a2e:	2303      	movs	r3, #3
 8006a30:	e00f      	b.n	8006a52 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	4013      	ands	r3, r2
 8006a3c:	68ba      	ldr	r2, [r7, #8]
 8006a3e:	429a      	cmp	r2, r3
 8006a40:	bf0c      	ite	eq
 8006a42:	2301      	moveq	r3, #1
 8006a44:	2300      	movne	r3, #0
 8006a46:	b2db      	uxtb	r3, r3
 8006a48:	461a      	mov	r2, r3
 8006a4a:	79fb      	ldrb	r3, [r7, #7]
 8006a4c:	429a      	cmp	r2, r3
 8006a4e:	d0c3      	beq.n	80069d8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006a50:	2300      	movs	r3, #0
}
 8006a52:	4618      	mov	r0, r3
 8006a54:	3710      	adds	r7, #16
 8006a56:	46bd      	mov	sp, r7
 8006a58:	bd80      	pop	{r7, pc}
	...

08006a5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b084      	sub	sp, #16
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	691b      	ldr	r3, [r3, #16]
 8006a6a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	68da      	ldr	r2, [r3, #12]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	430a      	orrs	r2, r1
 8006a78:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	689a      	ldr	r2, [r3, #8]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	691b      	ldr	r3, [r3, #16]
 8006a82:	431a      	orrs	r2, r3
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	695b      	ldr	r3, [r3, #20]
 8006a88:	431a      	orrs	r2, r3
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	69db      	ldr	r3, [r3, #28]
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	68db      	ldr	r3, [r3, #12]
 8006a98:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006a9c:	f023 030c 	bic.w	r3, r3, #12
 8006aa0:	687a      	ldr	r2, [r7, #4]
 8006aa2:	6812      	ldr	r2, [r2, #0]
 8006aa4:	68b9      	ldr	r1, [r7, #8]
 8006aa6:	430b      	orrs	r3, r1
 8006aa8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	695b      	ldr	r3, [r3, #20]
 8006ab0:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	699a      	ldr	r2, [r3, #24]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	430a      	orrs	r2, r1
 8006abe:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	4a55      	ldr	r2, [pc, #340]	; (8006c1c <UART_SetConfig+0x1c0>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d103      	bne.n	8006ad2 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006aca:	f7fe fd2b 	bl	8005524 <HAL_RCC_GetPCLK2Freq>
 8006ace:	60f8      	str	r0, [r7, #12]
 8006ad0:	e002      	b.n	8006ad8 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006ad2:	f7fe fd13 	bl	80054fc <HAL_RCC_GetPCLK1Freq>
 8006ad6:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	69db      	ldr	r3, [r3, #28]
 8006adc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ae0:	d14c      	bne.n	8006b7c <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006ae2:	68fa      	ldr	r2, [r7, #12]
 8006ae4:	4613      	mov	r3, r2
 8006ae6:	009b      	lsls	r3, r3, #2
 8006ae8:	4413      	add	r3, r2
 8006aea:	009a      	lsls	r2, r3, #2
 8006aec:	441a      	add	r2, r3
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	685b      	ldr	r3, [r3, #4]
 8006af2:	005b      	lsls	r3, r3, #1
 8006af4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006af8:	4a49      	ldr	r2, [pc, #292]	; (8006c20 <UART_SetConfig+0x1c4>)
 8006afa:	fba2 2303 	umull	r2, r3, r2, r3
 8006afe:	095b      	lsrs	r3, r3, #5
 8006b00:	0119      	lsls	r1, r3, #4
 8006b02:	68fa      	ldr	r2, [r7, #12]
 8006b04:	4613      	mov	r3, r2
 8006b06:	009b      	lsls	r3, r3, #2
 8006b08:	4413      	add	r3, r2
 8006b0a:	009a      	lsls	r2, r3, #2
 8006b0c:	441a      	add	r2, r3
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	685b      	ldr	r3, [r3, #4]
 8006b12:	005b      	lsls	r3, r3, #1
 8006b14:	fbb2 f2f3 	udiv	r2, r2, r3
 8006b18:	4b41      	ldr	r3, [pc, #260]	; (8006c20 <UART_SetConfig+0x1c4>)
 8006b1a:	fba3 0302 	umull	r0, r3, r3, r2
 8006b1e:	095b      	lsrs	r3, r3, #5
 8006b20:	2064      	movs	r0, #100	; 0x64
 8006b22:	fb00 f303 	mul.w	r3, r0, r3
 8006b26:	1ad3      	subs	r3, r2, r3
 8006b28:	00db      	lsls	r3, r3, #3
 8006b2a:	3332      	adds	r3, #50	; 0x32
 8006b2c:	4a3c      	ldr	r2, [pc, #240]	; (8006c20 <UART_SetConfig+0x1c4>)
 8006b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8006b32:	095b      	lsrs	r3, r3, #5
 8006b34:	005b      	lsls	r3, r3, #1
 8006b36:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006b3a:	4419      	add	r1, r3
 8006b3c:	68fa      	ldr	r2, [r7, #12]
 8006b3e:	4613      	mov	r3, r2
 8006b40:	009b      	lsls	r3, r3, #2
 8006b42:	4413      	add	r3, r2
 8006b44:	009a      	lsls	r2, r3, #2
 8006b46:	441a      	add	r2, r3
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	685b      	ldr	r3, [r3, #4]
 8006b4c:	005b      	lsls	r3, r3, #1
 8006b4e:	fbb2 f2f3 	udiv	r2, r2, r3
 8006b52:	4b33      	ldr	r3, [pc, #204]	; (8006c20 <UART_SetConfig+0x1c4>)
 8006b54:	fba3 0302 	umull	r0, r3, r3, r2
 8006b58:	095b      	lsrs	r3, r3, #5
 8006b5a:	2064      	movs	r0, #100	; 0x64
 8006b5c:	fb00 f303 	mul.w	r3, r0, r3
 8006b60:	1ad3      	subs	r3, r2, r3
 8006b62:	00db      	lsls	r3, r3, #3
 8006b64:	3332      	adds	r3, #50	; 0x32
 8006b66:	4a2e      	ldr	r2, [pc, #184]	; (8006c20 <UART_SetConfig+0x1c4>)
 8006b68:	fba2 2303 	umull	r2, r3, r2, r3
 8006b6c:	095b      	lsrs	r3, r3, #5
 8006b6e:	f003 0207 	and.w	r2, r3, #7
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	440a      	add	r2, r1
 8006b78:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006b7a:	e04a      	b.n	8006c12 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006b7c:	68fa      	ldr	r2, [r7, #12]
 8006b7e:	4613      	mov	r3, r2
 8006b80:	009b      	lsls	r3, r3, #2
 8006b82:	4413      	add	r3, r2
 8006b84:	009a      	lsls	r2, r3, #2
 8006b86:	441a      	add	r2, r3
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	685b      	ldr	r3, [r3, #4]
 8006b8c:	009b      	lsls	r3, r3, #2
 8006b8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b92:	4a23      	ldr	r2, [pc, #140]	; (8006c20 <UART_SetConfig+0x1c4>)
 8006b94:	fba2 2303 	umull	r2, r3, r2, r3
 8006b98:	095b      	lsrs	r3, r3, #5
 8006b9a:	0119      	lsls	r1, r3, #4
 8006b9c:	68fa      	ldr	r2, [r7, #12]
 8006b9e:	4613      	mov	r3, r2
 8006ba0:	009b      	lsls	r3, r3, #2
 8006ba2:	4413      	add	r3, r2
 8006ba4:	009a      	lsls	r2, r3, #2
 8006ba6:	441a      	add	r2, r3
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	009b      	lsls	r3, r3, #2
 8006bae:	fbb2 f2f3 	udiv	r2, r2, r3
 8006bb2:	4b1b      	ldr	r3, [pc, #108]	; (8006c20 <UART_SetConfig+0x1c4>)
 8006bb4:	fba3 0302 	umull	r0, r3, r3, r2
 8006bb8:	095b      	lsrs	r3, r3, #5
 8006bba:	2064      	movs	r0, #100	; 0x64
 8006bbc:	fb00 f303 	mul.w	r3, r0, r3
 8006bc0:	1ad3      	subs	r3, r2, r3
 8006bc2:	011b      	lsls	r3, r3, #4
 8006bc4:	3332      	adds	r3, #50	; 0x32
 8006bc6:	4a16      	ldr	r2, [pc, #88]	; (8006c20 <UART_SetConfig+0x1c4>)
 8006bc8:	fba2 2303 	umull	r2, r3, r2, r3
 8006bcc:	095b      	lsrs	r3, r3, #5
 8006bce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006bd2:	4419      	add	r1, r3
 8006bd4:	68fa      	ldr	r2, [r7, #12]
 8006bd6:	4613      	mov	r3, r2
 8006bd8:	009b      	lsls	r3, r3, #2
 8006bda:	4413      	add	r3, r2
 8006bdc:	009a      	lsls	r2, r3, #2
 8006bde:	441a      	add	r2, r3
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	009b      	lsls	r3, r3, #2
 8006be6:	fbb2 f2f3 	udiv	r2, r2, r3
 8006bea:	4b0d      	ldr	r3, [pc, #52]	; (8006c20 <UART_SetConfig+0x1c4>)
 8006bec:	fba3 0302 	umull	r0, r3, r3, r2
 8006bf0:	095b      	lsrs	r3, r3, #5
 8006bf2:	2064      	movs	r0, #100	; 0x64
 8006bf4:	fb00 f303 	mul.w	r3, r0, r3
 8006bf8:	1ad3      	subs	r3, r2, r3
 8006bfa:	011b      	lsls	r3, r3, #4
 8006bfc:	3332      	adds	r3, #50	; 0x32
 8006bfe:	4a08      	ldr	r2, [pc, #32]	; (8006c20 <UART_SetConfig+0x1c4>)
 8006c00:	fba2 2303 	umull	r2, r3, r2, r3
 8006c04:	095b      	lsrs	r3, r3, #5
 8006c06:	f003 020f 	and.w	r2, r3, #15
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	440a      	add	r2, r1
 8006c10:	609a      	str	r2, [r3, #8]
}
 8006c12:	bf00      	nop
 8006c14:	3710      	adds	r7, #16
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}
 8006c1a:	bf00      	nop
 8006c1c:	40013800 	.word	0x40013800
 8006c20:	51eb851f 	.word	0x51eb851f

08006c24 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8006c28:	4904      	ldr	r1, [pc, #16]	; (8006c3c <MX_FATFS_Init+0x18>)
 8006c2a:	4805      	ldr	r0, [pc, #20]	; (8006c40 <MX_FATFS_Init+0x1c>)
 8006c2c:	f000 fd8a 	bl	8007744 <FATFS_LinkDriver>
 8006c30:	4603      	mov	r3, r0
 8006c32:	461a      	mov	r2, r3
 8006c34:	4b03      	ldr	r3, [pc, #12]	; (8006c44 <MX_FATFS_Init+0x20>)
 8006c36:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8006c38:	bf00      	nop
 8006c3a:	bd80      	pop	{r7, pc}
 8006c3c:	20001b84 	.word	0x20001b84
 8006c40:	2000009c 	.word	0x2000009c
 8006c44:	20001b88 	.word	0x20001b88

08006c48 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b082      	sub	sp, #8
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	4603      	mov	r3, r0
 8006c50:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv); //ADD THIS LINE
 8006c52:	79fb      	ldrb	r3, [r7, #7]
 8006c54:	4618      	mov	r0, r3
 8006c56:	f000 f9d9 	bl	800700c <USER_SPI_initialize>
 8006c5a:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	3708      	adds	r7, #8
 8006c60:	46bd      	mov	sp, r7
 8006c62:	bd80      	pop	{r7, pc}

08006c64 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b082      	sub	sp, #8
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv); //ADD THIS LINE
 8006c6e:	79fb      	ldrb	r3, [r7, #7]
 8006c70:	4618      	mov	r0, r3
 8006c72:	f000 fab7 	bl	80071e4 <USER_SPI_status>
 8006c76:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	3708      	adds	r7, #8
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bd80      	pop	{r7, pc}

08006c80 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b084      	sub	sp, #16
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	60b9      	str	r1, [r7, #8]
 8006c88:	607a      	str	r2, [r7, #4]
 8006c8a:	603b      	str	r3, [r7, #0]
 8006c8c:	4603      	mov	r3, r0
 8006c8e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count); //ADD THIS LINE
 8006c90:	7bf8      	ldrb	r0, [r7, #15]
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	687a      	ldr	r2, [r7, #4]
 8006c96:	68b9      	ldr	r1, [r7, #8]
 8006c98:	f000 fab8 	bl	800720c <USER_SPI_read>
 8006c9c:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	3710      	adds	r7, #16
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bd80      	pop	{r7, pc}

08006ca6 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8006ca6:	b580      	push	{r7, lr}
 8006ca8:	b084      	sub	sp, #16
 8006caa:	af00      	add	r7, sp, #0
 8006cac:	60b9      	str	r1, [r7, #8]
 8006cae:	607a      	str	r2, [r7, #4]
 8006cb0:	603b      	str	r3, [r7, #0]
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count); //ADD THIS LINE
 8006cb6:	7bf8      	ldrb	r0, [r7, #15]
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	687a      	ldr	r2, [r7, #4]
 8006cbc:	68b9      	ldr	r1, [r7, #8]
 8006cbe:	f000 fb0b 	bl	80072d8 <USER_SPI_write>
 8006cc2:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	3710      	adds	r7, #16
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bd80      	pop	{r7, pc}

08006ccc <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b082      	sub	sp, #8
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	4603      	mov	r3, r0
 8006cd4:	603a      	str	r2, [r7, #0]
 8006cd6:	71fb      	strb	r3, [r7, #7]
 8006cd8:	460b      	mov	r3, r1
 8006cda:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff); //ADD THIS LINE
 8006cdc:	79b9      	ldrb	r1, [r7, #6]
 8006cde:	79fb      	ldrb	r3, [r7, #7]
 8006ce0:	683a      	ldr	r2, [r7, #0]
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	f000 fb74 	bl	80073d0 <USER_SPI_ioctl>
 8006ce8:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8006cea:	4618      	mov	r0, r3
 8006cec:	3708      	adds	r7, #8
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	bd80      	pop	{r7, pc}
	...

08006cf4 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b082      	sub	sp, #8
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8006cfc:	f7fd fa44 	bl	8004188 <HAL_GetTick>
 8006d00:	4603      	mov	r3, r0
 8006d02:	4a04      	ldr	r2, [pc, #16]	; (8006d14 <SPI_Timer_On+0x20>)
 8006d04:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8006d06:	4a04      	ldr	r2, [pc, #16]	; (8006d18 <SPI_Timer_On+0x24>)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6013      	str	r3, [r2, #0]
}
 8006d0c:	bf00      	nop
 8006d0e:	3708      	adds	r7, #8
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bd80      	pop	{r7, pc}
 8006d14:	20001fec 	.word	0x20001fec
 8006d18:	20001ff0 	.word	0x20001ff0

08006d1c <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8006d20:	f7fd fa32 	bl	8004188 <HAL_GetTick>
 8006d24:	4602      	mov	r2, r0
 8006d26:	4b06      	ldr	r3, [pc, #24]	; (8006d40 <SPI_Timer_Status+0x24>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	1ad2      	subs	r2, r2, r3
 8006d2c:	4b05      	ldr	r3, [pc, #20]	; (8006d44 <SPI_Timer_Status+0x28>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	429a      	cmp	r2, r3
 8006d32:	bf34      	ite	cc
 8006d34:	2301      	movcc	r3, #1
 8006d36:	2300      	movcs	r3, #0
 8006d38:	b2db      	uxtb	r3, r3
}
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	bd80      	pop	{r7, pc}
 8006d3e:	bf00      	nop
 8006d40:	20001fec 	.word	0x20001fec
 8006d44:	20001ff0 	.word	0x20001ff0

08006d48 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b086      	sub	sp, #24
 8006d4c:	af02      	add	r7, sp, #8
 8006d4e:	4603      	mov	r3, r0
 8006d50:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8006d52:	f107 020f 	add.w	r2, r7, #15
 8006d56:	1df9      	adds	r1, r7, #7
 8006d58:	2332      	movs	r3, #50	; 0x32
 8006d5a:	9300      	str	r3, [sp, #0]
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	4804      	ldr	r0, [pc, #16]	; (8006d70 <xchg_spi+0x28>)
 8006d60:	f7fe fe19 	bl	8005996 <HAL_SPI_TransmitReceive>
    return rxDat;
 8006d64:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	3710      	adds	r7, #16
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd80      	pop	{r7, pc}
 8006d6e:	bf00      	nop
 8006d70:	200017f0 	.word	0x200017f0

08006d74 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8006d74:	b590      	push	{r4, r7, lr}
 8006d76:	b085      	sub	sp, #20
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
 8006d7c:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8006d7e:	2300      	movs	r3, #0
 8006d80:	60fb      	str	r3, [r7, #12]
 8006d82:	e00a      	b.n	8006d9a <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8006d84:	687a      	ldr	r2, [r7, #4]
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	18d4      	adds	r4, r2, r3
 8006d8a:	20ff      	movs	r0, #255	; 0xff
 8006d8c:	f7ff ffdc 	bl	8006d48 <xchg_spi>
 8006d90:	4603      	mov	r3, r0
 8006d92:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	3301      	adds	r3, #1
 8006d98:	60fb      	str	r3, [r7, #12]
 8006d9a:	68fa      	ldr	r2, [r7, #12]
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	429a      	cmp	r2, r3
 8006da0:	d3f0      	bcc.n	8006d84 <rcvr_spi_multi+0x10>
	}
}
 8006da2:	bf00      	nop
 8006da4:	bf00      	nop
 8006da6:	3714      	adds	r7, #20
 8006da8:	46bd      	mov	sp, r7
 8006daa:	bd90      	pop	{r4, r7, pc}

08006dac <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b084      	sub	sp, #16
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
 8006db4:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 8006db6:	2300      	movs	r3, #0
 8006db8:	60fb      	str	r3, [r7, #12]
 8006dba:	e009      	b.n	8006dd0 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 8006dbc:	687a      	ldr	r2, [r7, #4]
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	4413      	add	r3, r2
 8006dc2:	781b      	ldrb	r3, [r3, #0]
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	f7ff ffbf 	bl	8006d48 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	3301      	adds	r3, #1
 8006dce:	60fb      	str	r3, [r7, #12]
 8006dd0:	68fa      	ldr	r2, [r7, #12]
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	429a      	cmp	r2, r3
 8006dd6:	d3f1      	bcc.n	8006dbc <xmit_spi_multi+0x10>
	}
}
 8006dd8:	bf00      	nop
 8006dda:	bf00      	nop
 8006ddc:	3710      	adds	r7, #16
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bd80      	pop	{r7, pc}

08006de2 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8006de2:	b580      	push	{r7, lr}
 8006de4:	b086      	sub	sp, #24
 8006de6:	af00      	add	r7, sp, #0
 8006de8:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8006dea:	f7fd f9cd 	bl	8004188 <HAL_GetTick>
 8006dee:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8006df4:	20ff      	movs	r0, #255	; 0xff
 8006df6:	f7ff ffa7 	bl	8006d48 <xchg_spi>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8006dfe:	7bfb      	ldrb	r3, [r7, #15]
 8006e00:	2bff      	cmp	r3, #255	; 0xff
 8006e02:	d007      	beq.n	8006e14 <wait_ready+0x32>
 8006e04:	f7fd f9c0 	bl	8004188 <HAL_GetTick>
 8006e08:	4602      	mov	r2, r0
 8006e0a:	697b      	ldr	r3, [r7, #20]
 8006e0c:	1ad3      	subs	r3, r2, r3
 8006e0e:	693a      	ldr	r2, [r7, #16]
 8006e10:	429a      	cmp	r2, r3
 8006e12:	d8ef      	bhi.n	8006df4 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8006e14:	7bfb      	ldrb	r3, [r7, #15]
 8006e16:	2bff      	cmp	r3, #255	; 0xff
 8006e18:	bf0c      	ite	eq
 8006e1a:	2301      	moveq	r3, #1
 8006e1c:	2300      	movne	r3, #0
 8006e1e:	b2db      	uxtb	r3, r3
}
 8006e20:	4618      	mov	r0, r3
 8006e22:	3718      	adds	r7, #24
 8006e24:	46bd      	mov	sp, r7
 8006e26:	bd80      	pop	{r7, pc}

08006e28 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8006e2c:	2201      	movs	r2, #1
 8006e2e:	2101      	movs	r1, #1
 8006e30:	4803      	ldr	r0, [pc, #12]	; (8006e40 <despiselect+0x18>)
 8006e32:	f7fd fe1e 	bl	8004a72 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8006e36:	20ff      	movs	r0, #255	; 0xff
 8006e38:	f7ff ff86 	bl	8006d48 <xchg_spi>

}
 8006e3c:	bf00      	nop
 8006e3e:	bd80      	pop	{r7, pc}
 8006e40:	40020c00 	.word	0x40020c00

08006e44 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8006e48:	2200      	movs	r2, #0
 8006e4a:	2101      	movs	r1, #1
 8006e4c:	4809      	ldr	r0, [pc, #36]	; (8006e74 <spiselect+0x30>)
 8006e4e:	f7fd fe10 	bl	8004a72 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8006e52:	20ff      	movs	r0, #255	; 0xff
 8006e54:	f7ff ff78 	bl	8006d48 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8006e58:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006e5c:	f7ff ffc1 	bl	8006de2 <wait_ready>
 8006e60:	4603      	mov	r3, r0
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d001      	beq.n	8006e6a <spiselect+0x26>
 8006e66:	2301      	movs	r3, #1
 8006e68:	e002      	b.n	8006e70 <spiselect+0x2c>

	despiselect();
 8006e6a:	f7ff ffdd 	bl	8006e28 <despiselect>
	return 0;	/* Timeout */
 8006e6e:	2300      	movs	r3, #0
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	bd80      	pop	{r7, pc}
 8006e74:	40020c00 	.word	0x40020c00

08006e78 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b084      	sub	sp, #16
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
 8006e80:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8006e82:	20c8      	movs	r0, #200	; 0xc8
 8006e84:	f7ff ff36 	bl	8006cf4 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8006e88:	20ff      	movs	r0, #255	; 0xff
 8006e8a:	f7ff ff5d 	bl	8006d48 <xchg_spi>
 8006e8e:	4603      	mov	r3, r0
 8006e90:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8006e92:	7bfb      	ldrb	r3, [r7, #15]
 8006e94:	2bff      	cmp	r3, #255	; 0xff
 8006e96:	d104      	bne.n	8006ea2 <rcvr_datablock+0x2a>
 8006e98:	f7ff ff40 	bl	8006d1c <SPI_Timer_Status>
 8006e9c:	4603      	mov	r3, r0
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d1f2      	bne.n	8006e88 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8006ea2:	7bfb      	ldrb	r3, [r7, #15]
 8006ea4:	2bfe      	cmp	r3, #254	; 0xfe
 8006ea6:	d001      	beq.n	8006eac <rcvr_datablock+0x34>
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	e00a      	b.n	8006ec2 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8006eac:	6839      	ldr	r1, [r7, #0]
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f7ff ff60 	bl	8006d74 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8006eb4:	20ff      	movs	r0, #255	; 0xff
 8006eb6:	f7ff ff47 	bl	8006d48 <xchg_spi>
 8006eba:	20ff      	movs	r0, #255	; 0xff
 8006ebc:	f7ff ff44 	bl	8006d48 <xchg_spi>

	return 1;						/* Function succeeded */
 8006ec0:	2301      	movs	r3, #1
}
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	3710      	adds	r7, #16
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}

08006eca <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8006eca:	b580      	push	{r7, lr}
 8006ecc:	b084      	sub	sp, #16
 8006ece:	af00      	add	r7, sp, #0
 8006ed0:	6078      	str	r0, [r7, #4]
 8006ed2:	460b      	mov	r3, r1
 8006ed4:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8006ed6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006eda:	f7ff ff82 	bl	8006de2 <wait_ready>
 8006ede:	4603      	mov	r3, r0
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d101      	bne.n	8006ee8 <xmit_datablock+0x1e>
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	e01e      	b.n	8006f26 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8006ee8:	78fb      	ldrb	r3, [r7, #3]
 8006eea:	4618      	mov	r0, r3
 8006eec:	f7ff ff2c 	bl	8006d48 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8006ef0:	78fb      	ldrb	r3, [r7, #3]
 8006ef2:	2bfd      	cmp	r3, #253	; 0xfd
 8006ef4:	d016      	beq.n	8006f24 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8006ef6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006efa:	6878      	ldr	r0, [r7, #4]
 8006efc:	f7ff ff56 	bl	8006dac <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8006f00:	20ff      	movs	r0, #255	; 0xff
 8006f02:	f7ff ff21 	bl	8006d48 <xchg_spi>
 8006f06:	20ff      	movs	r0, #255	; 0xff
 8006f08:	f7ff ff1e 	bl	8006d48 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8006f0c:	20ff      	movs	r0, #255	; 0xff
 8006f0e:	f7ff ff1b 	bl	8006d48 <xchg_spi>
 8006f12:	4603      	mov	r3, r0
 8006f14:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8006f16:	7bfb      	ldrb	r3, [r7, #15]
 8006f18:	f003 031f 	and.w	r3, r3, #31
 8006f1c:	2b05      	cmp	r3, #5
 8006f1e:	d001      	beq.n	8006f24 <xmit_datablock+0x5a>
 8006f20:	2300      	movs	r3, #0
 8006f22:	e000      	b.n	8006f26 <xmit_datablock+0x5c>
	}
	return 1;
 8006f24:	2301      	movs	r3, #1
}
 8006f26:	4618      	mov	r0, r3
 8006f28:	3710      	adds	r7, #16
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	bd80      	pop	{r7, pc}

08006f2e <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8006f2e:	b580      	push	{r7, lr}
 8006f30:	b084      	sub	sp, #16
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	4603      	mov	r3, r0
 8006f36:	6039      	str	r1, [r7, #0]
 8006f38:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8006f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	da0e      	bge.n	8006f60 <send_cmd+0x32>
		cmd &= 0x7F;
 8006f42:	79fb      	ldrb	r3, [r7, #7]
 8006f44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006f48:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8006f4a:	2100      	movs	r1, #0
 8006f4c:	2037      	movs	r0, #55	; 0x37
 8006f4e:	f7ff ffee 	bl	8006f2e <send_cmd>
 8006f52:	4603      	mov	r3, r0
 8006f54:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8006f56:	7bbb      	ldrb	r3, [r7, #14]
 8006f58:	2b01      	cmp	r3, #1
 8006f5a:	d901      	bls.n	8006f60 <send_cmd+0x32>
 8006f5c:	7bbb      	ldrb	r3, [r7, #14]
 8006f5e:	e051      	b.n	8007004 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8006f60:	79fb      	ldrb	r3, [r7, #7]
 8006f62:	2b0c      	cmp	r3, #12
 8006f64:	d008      	beq.n	8006f78 <send_cmd+0x4a>
		despiselect();
 8006f66:	f7ff ff5f 	bl	8006e28 <despiselect>
		if (!spiselect()) return 0xFF;
 8006f6a:	f7ff ff6b 	bl	8006e44 <spiselect>
 8006f6e:	4603      	mov	r3, r0
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d101      	bne.n	8006f78 <send_cmd+0x4a>
 8006f74:	23ff      	movs	r3, #255	; 0xff
 8006f76:	e045      	b.n	8007004 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8006f78:	79fb      	ldrb	r3, [r7, #7]
 8006f7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f7e:	b2db      	uxtb	r3, r3
 8006f80:	4618      	mov	r0, r3
 8006f82:	f7ff fee1 	bl	8006d48 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	0e1b      	lsrs	r3, r3, #24
 8006f8a:	b2db      	uxtb	r3, r3
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	f7ff fedb 	bl	8006d48 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	0c1b      	lsrs	r3, r3, #16
 8006f96:	b2db      	uxtb	r3, r3
 8006f98:	4618      	mov	r0, r3
 8006f9a:	f7ff fed5 	bl	8006d48 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	0a1b      	lsrs	r3, r3, #8
 8006fa2:	b2db      	uxtb	r3, r3
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	f7ff fecf 	bl	8006d48 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	b2db      	uxtb	r3, r3
 8006fae:	4618      	mov	r0, r3
 8006fb0:	f7ff feca 	bl	8006d48 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8006fb8:	79fb      	ldrb	r3, [r7, #7]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d101      	bne.n	8006fc2 <send_cmd+0x94>
 8006fbe:	2395      	movs	r3, #149	; 0x95
 8006fc0:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8006fc2:	79fb      	ldrb	r3, [r7, #7]
 8006fc4:	2b08      	cmp	r3, #8
 8006fc6:	d101      	bne.n	8006fcc <send_cmd+0x9e>
 8006fc8:	2387      	movs	r3, #135	; 0x87
 8006fca:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8006fcc:	7bfb      	ldrb	r3, [r7, #15]
 8006fce:	4618      	mov	r0, r3
 8006fd0:	f7ff feba 	bl	8006d48 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8006fd4:	79fb      	ldrb	r3, [r7, #7]
 8006fd6:	2b0c      	cmp	r3, #12
 8006fd8:	d102      	bne.n	8006fe0 <send_cmd+0xb2>
 8006fda:	20ff      	movs	r0, #255	; 0xff
 8006fdc:	f7ff feb4 	bl	8006d48 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8006fe0:	230a      	movs	r3, #10
 8006fe2:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8006fe4:	20ff      	movs	r0, #255	; 0xff
 8006fe6:	f7ff feaf 	bl	8006d48 <xchg_spi>
 8006fea:	4603      	mov	r3, r0
 8006fec:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8006fee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	da05      	bge.n	8007002 <send_cmd+0xd4>
 8006ff6:	7bfb      	ldrb	r3, [r7, #15]
 8006ff8:	3b01      	subs	r3, #1
 8006ffa:	73fb      	strb	r3, [r7, #15]
 8006ffc:	7bfb      	ldrb	r3, [r7, #15]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d1f0      	bne.n	8006fe4 <send_cmd+0xb6>

	return res;							/* Return received response */
 8007002:	7bbb      	ldrb	r3, [r7, #14]
}
 8007004:	4618      	mov	r0, r3
 8007006:	3710      	adds	r7, #16
 8007008:	46bd      	mov	sp, r7
 800700a:	bd80      	pop	{r7, pc}

0800700c <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800700c:	b590      	push	{r4, r7, lr}
 800700e:	b085      	sub	sp, #20
 8007010:	af00      	add	r7, sp, #0
 8007012:	4603      	mov	r3, r0
 8007014:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8007016:	79fb      	ldrb	r3, [r7, #7]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d001      	beq.n	8007020 <USER_SPI_initialize+0x14>
 800701c:	2301      	movs	r3, #1
 800701e:	e0d6      	b.n	80071ce <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8007020:	4b6d      	ldr	r3, [pc, #436]	; (80071d8 <USER_SPI_initialize+0x1cc>)
 8007022:	781b      	ldrb	r3, [r3, #0]
 8007024:	b2db      	uxtb	r3, r3
 8007026:	f003 0302 	and.w	r3, r3, #2
 800702a:	2b00      	cmp	r3, #0
 800702c:	d003      	beq.n	8007036 <USER_SPI_initialize+0x2a>
 800702e:	4b6a      	ldr	r3, [pc, #424]	; (80071d8 <USER_SPI_initialize+0x1cc>)
 8007030:	781b      	ldrb	r3, [r3, #0]
 8007032:	b2db      	uxtb	r3, r3
 8007034:	e0cb      	b.n	80071ce <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8007036:	4b69      	ldr	r3, [pc, #420]	; (80071dc <USER_SPI_initialize+0x1d0>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8007040:	4b66      	ldr	r3, [pc, #408]	; (80071dc <USER_SPI_initialize+0x1d0>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8007048:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800704a:	230a      	movs	r3, #10
 800704c:	73fb      	strb	r3, [r7, #15]
 800704e:	e005      	b.n	800705c <USER_SPI_initialize+0x50>
 8007050:	20ff      	movs	r0, #255	; 0xff
 8007052:	f7ff fe79 	bl	8006d48 <xchg_spi>
 8007056:	7bfb      	ldrb	r3, [r7, #15]
 8007058:	3b01      	subs	r3, #1
 800705a:	73fb      	strb	r3, [r7, #15]
 800705c:	7bfb      	ldrb	r3, [r7, #15]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d1f6      	bne.n	8007050 <USER_SPI_initialize+0x44>

	ty = 0;
 8007062:	2300      	movs	r3, #0
 8007064:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8007066:	2100      	movs	r1, #0
 8007068:	2000      	movs	r0, #0
 800706a:	f7ff ff60 	bl	8006f2e <send_cmd>
 800706e:	4603      	mov	r3, r0
 8007070:	2b01      	cmp	r3, #1
 8007072:	f040 808b 	bne.w	800718c <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8007076:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800707a:	f7ff fe3b 	bl	8006cf4 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800707e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007082:	2008      	movs	r0, #8
 8007084:	f7ff ff53 	bl	8006f2e <send_cmd>
 8007088:	4603      	mov	r3, r0
 800708a:	2b01      	cmp	r3, #1
 800708c:	d151      	bne.n	8007132 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800708e:	2300      	movs	r3, #0
 8007090:	73fb      	strb	r3, [r7, #15]
 8007092:	e00d      	b.n	80070b0 <USER_SPI_initialize+0xa4>
 8007094:	7bfc      	ldrb	r4, [r7, #15]
 8007096:	20ff      	movs	r0, #255	; 0xff
 8007098:	f7ff fe56 	bl	8006d48 <xchg_spi>
 800709c:	4603      	mov	r3, r0
 800709e:	461a      	mov	r2, r3
 80070a0:	f107 0310 	add.w	r3, r7, #16
 80070a4:	4423      	add	r3, r4
 80070a6:	f803 2c08 	strb.w	r2, [r3, #-8]
 80070aa:	7bfb      	ldrb	r3, [r7, #15]
 80070ac:	3301      	adds	r3, #1
 80070ae:	73fb      	strb	r3, [r7, #15]
 80070b0:	7bfb      	ldrb	r3, [r7, #15]
 80070b2:	2b03      	cmp	r3, #3
 80070b4:	d9ee      	bls.n	8007094 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 80070b6:	7abb      	ldrb	r3, [r7, #10]
 80070b8:	2b01      	cmp	r3, #1
 80070ba:	d167      	bne.n	800718c <USER_SPI_initialize+0x180>
 80070bc:	7afb      	ldrb	r3, [r7, #11]
 80070be:	2baa      	cmp	r3, #170	; 0xaa
 80070c0:	d164      	bne.n	800718c <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 80070c2:	bf00      	nop
 80070c4:	f7ff fe2a 	bl	8006d1c <SPI_Timer_Status>
 80070c8:	4603      	mov	r3, r0
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d007      	beq.n	80070de <USER_SPI_initialize+0xd2>
 80070ce:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80070d2:	20a9      	movs	r0, #169	; 0xa9
 80070d4:	f7ff ff2b 	bl	8006f2e <send_cmd>
 80070d8:	4603      	mov	r3, r0
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d1f2      	bne.n	80070c4 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 80070de:	f7ff fe1d 	bl	8006d1c <SPI_Timer_Status>
 80070e2:	4603      	mov	r3, r0
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d051      	beq.n	800718c <USER_SPI_initialize+0x180>
 80070e8:	2100      	movs	r1, #0
 80070ea:	203a      	movs	r0, #58	; 0x3a
 80070ec:	f7ff ff1f 	bl	8006f2e <send_cmd>
 80070f0:	4603      	mov	r3, r0
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d14a      	bne.n	800718c <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80070f6:	2300      	movs	r3, #0
 80070f8:	73fb      	strb	r3, [r7, #15]
 80070fa:	e00d      	b.n	8007118 <USER_SPI_initialize+0x10c>
 80070fc:	7bfc      	ldrb	r4, [r7, #15]
 80070fe:	20ff      	movs	r0, #255	; 0xff
 8007100:	f7ff fe22 	bl	8006d48 <xchg_spi>
 8007104:	4603      	mov	r3, r0
 8007106:	461a      	mov	r2, r3
 8007108:	f107 0310 	add.w	r3, r7, #16
 800710c:	4423      	add	r3, r4
 800710e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8007112:	7bfb      	ldrb	r3, [r7, #15]
 8007114:	3301      	adds	r3, #1
 8007116:	73fb      	strb	r3, [r7, #15]
 8007118:	7bfb      	ldrb	r3, [r7, #15]
 800711a:	2b03      	cmp	r3, #3
 800711c:	d9ee      	bls.n	80070fc <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800711e:	7a3b      	ldrb	r3, [r7, #8]
 8007120:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007124:	2b00      	cmp	r3, #0
 8007126:	d001      	beq.n	800712c <USER_SPI_initialize+0x120>
 8007128:	230c      	movs	r3, #12
 800712a:	e000      	b.n	800712e <USER_SPI_initialize+0x122>
 800712c:	2304      	movs	r3, #4
 800712e:	737b      	strb	r3, [r7, #13]
 8007130:	e02c      	b.n	800718c <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8007132:	2100      	movs	r1, #0
 8007134:	20a9      	movs	r0, #169	; 0xa9
 8007136:	f7ff fefa 	bl	8006f2e <send_cmd>
 800713a:	4603      	mov	r3, r0
 800713c:	2b01      	cmp	r3, #1
 800713e:	d804      	bhi.n	800714a <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8007140:	2302      	movs	r3, #2
 8007142:	737b      	strb	r3, [r7, #13]
 8007144:	23a9      	movs	r3, #169	; 0xa9
 8007146:	73bb      	strb	r3, [r7, #14]
 8007148:	e003      	b.n	8007152 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800714a:	2301      	movs	r3, #1
 800714c:	737b      	strb	r3, [r7, #13]
 800714e:	2301      	movs	r3, #1
 8007150:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8007152:	bf00      	nop
 8007154:	f7ff fde2 	bl	8006d1c <SPI_Timer_Status>
 8007158:	4603      	mov	r3, r0
 800715a:	2b00      	cmp	r3, #0
 800715c:	d007      	beq.n	800716e <USER_SPI_initialize+0x162>
 800715e:	7bbb      	ldrb	r3, [r7, #14]
 8007160:	2100      	movs	r1, #0
 8007162:	4618      	mov	r0, r3
 8007164:	f7ff fee3 	bl	8006f2e <send_cmd>
 8007168:	4603      	mov	r3, r0
 800716a:	2b00      	cmp	r3, #0
 800716c:	d1f2      	bne.n	8007154 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800716e:	f7ff fdd5 	bl	8006d1c <SPI_Timer_Status>
 8007172:	4603      	mov	r3, r0
 8007174:	2b00      	cmp	r3, #0
 8007176:	d007      	beq.n	8007188 <USER_SPI_initialize+0x17c>
 8007178:	f44f 7100 	mov.w	r1, #512	; 0x200
 800717c:	2010      	movs	r0, #16
 800717e:	f7ff fed6 	bl	8006f2e <send_cmd>
 8007182:	4603      	mov	r3, r0
 8007184:	2b00      	cmp	r3, #0
 8007186:	d001      	beq.n	800718c <USER_SPI_initialize+0x180>
				ty = 0;
 8007188:	2300      	movs	r3, #0
 800718a:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 800718c:	4a14      	ldr	r2, [pc, #80]	; (80071e0 <USER_SPI_initialize+0x1d4>)
 800718e:	7b7b      	ldrb	r3, [r7, #13]
 8007190:	7013      	strb	r3, [r2, #0]
	despiselect();
 8007192:	f7ff fe49 	bl	8006e28 <despiselect>

	if (ty) {			/* OK */
 8007196:	7b7b      	ldrb	r3, [r7, #13]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d012      	beq.n	80071c2 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 800719c:	4b0f      	ldr	r3, [pc, #60]	; (80071dc <USER_SPI_initialize+0x1d0>)
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80071a6:	4b0d      	ldr	r3, [pc, #52]	; (80071dc <USER_SPI_initialize+0x1d0>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f042 0210 	orr.w	r2, r2, #16
 80071ae:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 80071b0:	4b09      	ldr	r3, [pc, #36]	; (80071d8 <USER_SPI_initialize+0x1cc>)
 80071b2:	781b      	ldrb	r3, [r3, #0]
 80071b4:	b2db      	uxtb	r3, r3
 80071b6:	f023 0301 	bic.w	r3, r3, #1
 80071ba:	b2da      	uxtb	r2, r3
 80071bc:	4b06      	ldr	r3, [pc, #24]	; (80071d8 <USER_SPI_initialize+0x1cc>)
 80071be:	701a      	strb	r2, [r3, #0]
 80071c0:	e002      	b.n	80071c8 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 80071c2:	4b05      	ldr	r3, [pc, #20]	; (80071d8 <USER_SPI_initialize+0x1cc>)
 80071c4:	2201      	movs	r2, #1
 80071c6:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 80071c8:	4b03      	ldr	r3, [pc, #12]	; (80071d8 <USER_SPI_initialize+0x1cc>)
 80071ca:	781b      	ldrb	r3, [r3, #0]
 80071cc:	b2db      	uxtb	r3, r3
}
 80071ce:	4618      	mov	r0, r3
 80071d0:	3714      	adds	r7, #20
 80071d2:	46bd      	mov	sp, r7
 80071d4:	bd90      	pop	{r4, r7, pc}
 80071d6:	bf00      	nop
 80071d8:	200000b0 	.word	0x200000b0
 80071dc:	200017f0 	.word	0x200017f0
 80071e0:	200016c8 	.word	0x200016c8

080071e4 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 80071e4:	b480      	push	{r7}
 80071e6:	b083      	sub	sp, #12
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	4603      	mov	r3, r0
 80071ec:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 80071ee:	79fb      	ldrb	r3, [r7, #7]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d001      	beq.n	80071f8 <USER_SPI_status+0x14>
 80071f4:	2301      	movs	r3, #1
 80071f6:	e002      	b.n	80071fe <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 80071f8:	4b03      	ldr	r3, [pc, #12]	; (8007208 <USER_SPI_status+0x24>)
 80071fa:	781b      	ldrb	r3, [r3, #0]
 80071fc:	b2db      	uxtb	r3, r3
}
 80071fe:	4618      	mov	r0, r3
 8007200:	370c      	adds	r7, #12
 8007202:	46bd      	mov	sp, r7
 8007204:	bc80      	pop	{r7}
 8007206:	4770      	bx	lr
 8007208:	200000b0 	.word	0x200000b0

0800720c <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b084      	sub	sp, #16
 8007210:	af00      	add	r7, sp, #0
 8007212:	60b9      	str	r1, [r7, #8]
 8007214:	607a      	str	r2, [r7, #4]
 8007216:	603b      	str	r3, [r7, #0]
 8007218:	4603      	mov	r3, r0
 800721a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800721c:	7bfb      	ldrb	r3, [r7, #15]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d102      	bne.n	8007228 <USER_SPI_read+0x1c>
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d101      	bne.n	800722c <USER_SPI_read+0x20>
 8007228:	2304      	movs	r3, #4
 800722a:	e04d      	b.n	80072c8 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800722c:	4b28      	ldr	r3, [pc, #160]	; (80072d0 <USER_SPI_read+0xc4>)
 800722e:	781b      	ldrb	r3, [r3, #0]
 8007230:	b2db      	uxtb	r3, r3
 8007232:	f003 0301 	and.w	r3, r3, #1
 8007236:	2b00      	cmp	r3, #0
 8007238:	d001      	beq.n	800723e <USER_SPI_read+0x32>
 800723a:	2303      	movs	r3, #3
 800723c:	e044      	b.n	80072c8 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800723e:	4b25      	ldr	r3, [pc, #148]	; (80072d4 <USER_SPI_read+0xc8>)
 8007240:	781b      	ldrb	r3, [r3, #0]
 8007242:	f003 0308 	and.w	r3, r3, #8
 8007246:	2b00      	cmp	r3, #0
 8007248:	d102      	bne.n	8007250 <USER_SPI_read+0x44>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	025b      	lsls	r3, r3, #9
 800724e:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	2b01      	cmp	r3, #1
 8007254:	d111      	bne.n	800727a <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8007256:	6879      	ldr	r1, [r7, #4]
 8007258:	2011      	movs	r0, #17
 800725a:	f7ff fe68 	bl	8006f2e <send_cmd>
 800725e:	4603      	mov	r3, r0
 8007260:	2b00      	cmp	r3, #0
 8007262:	d129      	bne.n	80072b8 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8007264:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007268:	68b8      	ldr	r0, [r7, #8]
 800726a:	f7ff fe05 	bl	8006e78 <rcvr_datablock>
 800726e:	4603      	mov	r3, r0
 8007270:	2b00      	cmp	r3, #0
 8007272:	d021      	beq.n	80072b8 <USER_SPI_read+0xac>
			count = 0;
 8007274:	2300      	movs	r3, #0
 8007276:	603b      	str	r3, [r7, #0]
 8007278:	e01e      	b.n	80072b8 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800727a:	6879      	ldr	r1, [r7, #4]
 800727c:	2012      	movs	r0, #18
 800727e:	f7ff fe56 	bl	8006f2e <send_cmd>
 8007282:	4603      	mov	r3, r0
 8007284:	2b00      	cmp	r3, #0
 8007286:	d117      	bne.n	80072b8 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8007288:	f44f 7100 	mov.w	r1, #512	; 0x200
 800728c:	68b8      	ldr	r0, [r7, #8]
 800728e:	f7ff fdf3 	bl	8006e78 <rcvr_datablock>
 8007292:	4603      	mov	r3, r0
 8007294:	2b00      	cmp	r3, #0
 8007296:	d00a      	beq.n	80072ae <USER_SPI_read+0xa2>
				buff += 512;
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800729e:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	3b01      	subs	r3, #1
 80072a4:	603b      	str	r3, [r7, #0]
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d1ed      	bne.n	8007288 <USER_SPI_read+0x7c>
 80072ac:	e000      	b.n	80072b0 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 80072ae:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 80072b0:	2100      	movs	r1, #0
 80072b2:	200c      	movs	r0, #12
 80072b4:	f7ff fe3b 	bl	8006f2e <send_cmd>
		}
	}
	despiselect();
 80072b8:	f7ff fdb6 	bl	8006e28 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	bf14      	ite	ne
 80072c2:	2301      	movne	r3, #1
 80072c4:	2300      	moveq	r3, #0
 80072c6:	b2db      	uxtb	r3, r3
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3710      	adds	r7, #16
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}
 80072d0:	200000b0 	.word	0x200000b0
 80072d4:	200016c8 	.word	0x200016c8

080072d8 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b084      	sub	sp, #16
 80072dc:	af00      	add	r7, sp, #0
 80072de:	60b9      	str	r1, [r7, #8]
 80072e0:	607a      	str	r2, [r7, #4]
 80072e2:	603b      	str	r3, [r7, #0]
 80072e4:	4603      	mov	r3, r0
 80072e6:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80072e8:	7bfb      	ldrb	r3, [r7, #15]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d102      	bne.n	80072f4 <USER_SPI_write+0x1c>
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d101      	bne.n	80072f8 <USER_SPI_write+0x20>
 80072f4:	2304      	movs	r3, #4
 80072f6:	e063      	b.n	80073c0 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 80072f8:	4b33      	ldr	r3, [pc, #204]	; (80073c8 <USER_SPI_write+0xf0>)
 80072fa:	781b      	ldrb	r3, [r3, #0]
 80072fc:	b2db      	uxtb	r3, r3
 80072fe:	f003 0301 	and.w	r3, r3, #1
 8007302:	2b00      	cmp	r3, #0
 8007304:	d001      	beq.n	800730a <USER_SPI_write+0x32>
 8007306:	2303      	movs	r3, #3
 8007308:	e05a      	b.n	80073c0 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800730a:	4b2f      	ldr	r3, [pc, #188]	; (80073c8 <USER_SPI_write+0xf0>)
 800730c:	781b      	ldrb	r3, [r3, #0]
 800730e:	b2db      	uxtb	r3, r3
 8007310:	f003 0304 	and.w	r3, r3, #4
 8007314:	2b00      	cmp	r3, #0
 8007316:	d001      	beq.n	800731c <USER_SPI_write+0x44>
 8007318:	2302      	movs	r3, #2
 800731a:	e051      	b.n	80073c0 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 800731c:	4b2b      	ldr	r3, [pc, #172]	; (80073cc <USER_SPI_write+0xf4>)
 800731e:	781b      	ldrb	r3, [r3, #0]
 8007320:	f003 0308 	and.w	r3, r3, #8
 8007324:	2b00      	cmp	r3, #0
 8007326:	d102      	bne.n	800732e <USER_SPI_write+0x56>
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	025b      	lsls	r3, r3, #9
 800732c:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	2b01      	cmp	r3, #1
 8007332:	d110      	bne.n	8007356 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8007334:	6879      	ldr	r1, [r7, #4]
 8007336:	2018      	movs	r0, #24
 8007338:	f7ff fdf9 	bl	8006f2e <send_cmd>
 800733c:	4603      	mov	r3, r0
 800733e:	2b00      	cmp	r3, #0
 8007340:	d136      	bne.n	80073b0 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8007342:	21fe      	movs	r1, #254	; 0xfe
 8007344:	68b8      	ldr	r0, [r7, #8]
 8007346:	f7ff fdc0 	bl	8006eca <xmit_datablock>
 800734a:	4603      	mov	r3, r0
 800734c:	2b00      	cmp	r3, #0
 800734e:	d02f      	beq.n	80073b0 <USER_SPI_write+0xd8>
			count = 0;
 8007350:	2300      	movs	r3, #0
 8007352:	603b      	str	r3, [r7, #0]
 8007354:	e02c      	b.n	80073b0 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8007356:	4b1d      	ldr	r3, [pc, #116]	; (80073cc <USER_SPI_write+0xf4>)
 8007358:	781b      	ldrb	r3, [r3, #0]
 800735a:	f003 0306 	and.w	r3, r3, #6
 800735e:	2b00      	cmp	r3, #0
 8007360:	d003      	beq.n	800736a <USER_SPI_write+0x92>
 8007362:	6839      	ldr	r1, [r7, #0]
 8007364:	2097      	movs	r0, #151	; 0x97
 8007366:	f7ff fde2 	bl	8006f2e <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800736a:	6879      	ldr	r1, [r7, #4]
 800736c:	2019      	movs	r0, #25
 800736e:	f7ff fdde 	bl	8006f2e <send_cmd>
 8007372:	4603      	mov	r3, r0
 8007374:	2b00      	cmp	r3, #0
 8007376:	d11b      	bne.n	80073b0 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8007378:	21fc      	movs	r1, #252	; 0xfc
 800737a:	68b8      	ldr	r0, [r7, #8]
 800737c:	f7ff fda5 	bl	8006eca <xmit_datablock>
 8007380:	4603      	mov	r3, r0
 8007382:	2b00      	cmp	r3, #0
 8007384:	d00a      	beq.n	800739c <USER_SPI_write+0xc4>
				buff += 512;
 8007386:	68bb      	ldr	r3, [r7, #8]
 8007388:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800738c:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	3b01      	subs	r3, #1
 8007392:	603b      	str	r3, [r7, #0]
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d1ee      	bne.n	8007378 <USER_SPI_write+0xa0>
 800739a:	e000      	b.n	800739e <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 800739c:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800739e:	21fd      	movs	r1, #253	; 0xfd
 80073a0:	2000      	movs	r0, #0
 80073a2:	f7ff fd92 	bl	8006eca <xmit_datablock>
 80073a6:	4603      	mov	r3, r0
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d101      	bne.n	80073b0 <USER_SPI_write+0xd8>
 80073ac:	2301      	movs	r3, #1
 80073ae:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 80073b0:	f7ff fd3a 	bl	8006e28 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	bf14      	ite	ne
 80073ba:	2301      	movne	r3, #1
 80073bc:	2300      	moveq	r3, #0
 80073be:	b2db      	uxtb	r3, r3
}
 80073c0:	4618      	mov	r0, r3
 80073c2:	3710      	adds	r7, #16
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bd80      	pop	{r7, pc}
 80073c8:	200000b0 	.word	0x200000b0
 80073cc:	200016c8 	.word	0x200016c8

080073d0 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b08c      	sub	sp, #48	; 0x30
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	4603      	mov	r3, r0
 80073d8:	603a      	str	r2, [r7, #0]
 80073da:	71fb      	strb	r3, [r7, #7]
 80073dc:	460b      	mov	r3, r1
 80073de:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 80073e0:	79fb      	ldrb	r3, [r7, #7]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d001      	beq.n	80073ea <USER_SPI_ioctl+0x1a>
 80073e6:	2304      	movs	r3, #4
 80073e8:	e15a      	b.n	80076a0 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80073ea:	4baf      	ldr	r3, [pc, #700]	; (80076a8 <USER_SPI_ioctl+0x2d8>)
 80073ec:	781b      	ldrb	r3, [r3, #0]
 80073ee:	b2db      	uxtb	r3, r3
 80073f0:	f003 0301 	and.w	r3, r3, #1
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d001      	beq.n	80073fc <USER_SPI_ioctl+0x2c>
 80073f8:	2303      	movs	r3, #3
 80073fa:	e151      	b.n	80076a0 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 80073fc:	2301      	movs	r3, #1
 80073fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 8007402:	79bb      	ldrb	r3, [r7, #6]
 8007404:	2b04      	cmp	r3, #4
 8007406:	f200 8136 	bhi.w	8007676 <USER_SPI_ioctl+0x2a6>
 800740a:	a201      	add	r2, pc, #4	; (adr r2, 8007410 <USER_SPI_ioctl+0x40>)
 800740c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007410:	08007425 	.word	0x08007425
 8007414:	08007439 	.word	0x08007439
 8007418:	08007677 	.word	0x08007677
 800741c:	080074e5 	.word	0x080074e5
 8007420:	080075db 	.word	0x080075db
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8007424:	f7ff fd0e 	bl	8006e44 <spiselect>
 8007428:	4603      	mov	r3, r0
 800742a:	2b00      	cmp	r3, #0
 800742c:	f000 8127 	beq.w	800767e <USER_SPI_ioctl+0x2ae>
 8007430:	2300      	movs	r3, #0
 8007432:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8007436:	e122      	b.n	800767e <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8007438:	2100      	movs	r1, #0
 800743a:	2009      	movs	r0, #9
 800743c:	f7ff fd77 	bl	8006f2e <send_cmd>
 8007440:	4603      	mov	r3, r0
 8007442:	2b00      	cmp	r3, #0
 8007444:	f040 811d 	bne.w	8007682 <USER_SPI_ioctl+0x2b2>
 8007448:	f107 030c 	add.w	r3, r7, #12
 800744c:	2110      	movs	r1, #16
 800744e:	4618      	mov	r0, r3
 8007450:	f7ff fd12 	bl	8006e78 <rcvr_datablock>
 8007454:	4603      	mov	r3, r0
 8007456:	2b00      	cmp	r3, #0
 8007458:	f000 8113 	beq.w	8007682 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 800745c:	7b3b      	ldrb	r3, [r7, #12]
 800745e:	099b      	lsrs	r3, r3, #6
 8007460:	b2db      	uxtb	r3, r3
 8007462:	2b01      	cmp	r3, #1
 8007464:	d111      	bne.n	800748a <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8007466:	7d7b      	ldrb	r3, [r7, #21]
 8007468:	461a      	mov	r2, r3
 800746a:	7d3b      	ldrb	r3, [r7, #20]
 800746c:	021b      	lsls	r3, r3, #8
 800746e:	4413      	add	r3, r2
 8007470:	461a      	mov	r2, r3
 8007472:	7cfb      	ldrb	r3, [r7, #19]
 8007474:	041b      	lsls	r3, r3, #16
 8007476:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800747a:	4413      	add	r3, r2
 800747c:	3301      	adds	r3, #1
 800747e:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8007480:	69fb      	ldr	r3, [r7, #28]
 8007482:	029a      	lsls	r2, r3, #10
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	601a      	str	r2, [r3, #0]
 8007488:	e028      	b.n	80074dc <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800748a:	7c7b      	ldrb	r3, [r7, #17]
 800748c:	f003 030f 	and.w	r3, r3, #15
 8007490:	b2da      	uxtb	r2, r3
 8007492:	7dbb      	ldrb	r3, [r7, #22]
 8007494:	09db      	lsrs	r3, r3, #7
 8007496:	b2db      	uxtb	r3, r3
 8007498:	4413      	add	r3, r2
 800749a:	b2da      	uxtb	r2, r3
 800749c:	7d7b      	ldrb	r3, [r7, #21]
 800749e:	005b      	lsls	r3, r3, #1
 80074a0:	b2db      	uxtb	r3, r3
 80074a2:	f003 0306 	and.w	r3, r3, #6
 80074a6:	b2db      	uxtb	r3, r3
 80074a8:	4413      	add	r3, r2
 80074aa:	b2db      	uxtb	r3, r3
 80074ac:	3302      	adds	r3, #2
 80074ae:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80074b2:	7d3b      	ldrb	r3, [r7, #20]
 80074b4:	099b      	lsrs	r3, r3, #6
 80074b6:	b2db      	uxtb	r3, r3
 80074b8:	461a      	mov	r2, r3
 80074ba:	7cfb      	ldrb	r3, [r7, #19]
 80074bc:	009b      	lsls	r3, r3, #2
 80074be:	441a      	add	r2, r3
 80074c0:	7cbb      	ldrb	r3, [r7, #18]
 80074c2:	029b      	lsls	r3, r3, #10
 80074c4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80074c8:	4413      	add	r3, r2
 80074ca:	3301      	adds	r3, #1
 80074cc:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 80074ce:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80074d2:	3b09      	subs	r3, #9
 80074d4:	69fa      	ldr	r2, [r7, #28]
 80074d6:	409a      	lsls	r2, r3
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 80074dc:	2300      	movs	r3, #0
 80074de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 80074e2:	e0ce      	b.n	8007682 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80074e4:	4b71      	ldr	r3, [pc, #452]	; (80076ac <USER_SPI_ioctl+0x2dc>)
 80074e6:	781b      	ldrb	r3, [r3, #0]
 80074e8:	f003 0304 	and.w	r3, r3, #4
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d031      	beq.n	8007554 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80074f0:	2100      	movs	r1, #0
 80074f2:	208d      	movs	r0, #141	; 0x8d
 80074f4:	f7ff fd1b 	bl	8006f2e <send_cmd>
 80074f8:	4603      	mov	r3, r0
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	f040 80c3 	bne.w	8007686 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8007500:	20ff      	movs	r0, #255	; 0xff
 8007502:	f7ff fc21 	bl	8006d48 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8007506:	f107 030c 	add.w	r3, r7, #12
 800750a:	2110      	movs	r1, #16
 800750c:	4618      	mov	r0, r3
 800750e:	f7ff fcb3 	bl	8006e78 <rcvr_datablock>
 8007512:	4603      	mov	r3, r0
 8007514:	2b00      	cmp	r3, #0
 8007516:	f000 80b6 	beq.w	8007686 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800751a:	2330      	movs	r3, #48	; 0x30
 800751c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8007520:	e007      	b.n	8007532 <USER_SPI_ioctl+0x162>
 8007522:	20ff      	movs	r0, #255	; 0xff
 8007524:	f7ff fc10 	bl	8006d48 <xchg_spi>
 8007528:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800752c:	3b01      	subs	r3, #1
 800752e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8007532:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8007536:	2b00      	cmp	r3, #0
 8007538:	d1f3      	bne.n	8007522 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800753a:	7dbb      	ldrb	r3, [r7, #22]
 800753c:	091b      	lsrs	r3, r3, #4
 800753e:	b2db      	uxtb	r3, r3
 8007540:	461a      	mov	r2, r3
 8007542:	2310      	movs	r3, #16
 8007544:	fa03 f202 	lsl.w	r2, r3, r2
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 800754c:	2300      	movs	r3, #0
 800754e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8007552:	e098      	b.n	8007686 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8007554:	2100      	movs	r1, #0
 8007556:	2009      	movs	r0, #9
 8007558:	f7ff fce9 	bl	8006f2e <send_cmd>
 800755c:	4603      	mov	r3, r0
 800755e:	2b00      	cmp	r3, #0
 8007560:	f040 8091 	bne.w	8007686 <USER_SPI_ioctl+0x2b6>
 8007564:	f107 030c 	add.w	r3, r7, #12
 8007568:	2110      	movs	r1, #16
 800756a:	4618      	mov	r0, r3
 800756c:	f7ff fc84 	bl	8006e78 <rcvr_datablock>
 8007570:	4603      	mov	r3, r0
 8007572:	2b00      	cmp	r3, #0
 8007574:	f000 8087 	beq.w	8007686 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8007578:	4b4c      	ldr	r3, [pc, #304]	; (80076ac <USER_SPI_ioctl+0x2dc>)
 800757a:	781b      	ldrb	r3, [r3, #0]
 800757c:	f003 0302 	and.w	r3, r3, #2
 8007580:	2b00      	cmp	r3, #0
 8007582:	d012      	beq.n	80075aa <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8007584:	7dbb      	ldrb	r3, [r7, #22]
 8007586:	005b      	lsls	r3, r3, #1
 8007588:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800758c:	7dfa      	ldrb	r2, [r7, #23]
 800758e:	09d2      	lsrs	r2, r2, #7
 8007590:	b2d2      	uxtb	r2, r2
 8007592:	4413      	add	r3, r2
 8007594:	1c5a      	adds	r2, r3, #1
 8007596:	7e7b      	ldrb	r3, [r7, #25]
 8007598:	099b      	lsrs	r3, r3, #6
 800759a:	b2db      	uxtb	r3, r3
 800759c:	3b01      	subs	r3, #1
 800759e:	fa02 f303 	lsl.w	r3, r2, r3
 80075a2:	461a      	mov	r2, r3
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	601a      	str	r2, [r3, #0]
 80075a8:	e013      	b.n	80075d2 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80075aa:	7dbb      	ldrb	r3, [r7, #22]
 80075ac:	109b      	asrs	r3, r3, #2
 80075ae:	b29b      	uxth	r3, r3
 80075b0:	f003 031f 	and.w	r3, r3, #31
 80075b4:	3301      	adds	r3, #1
 80075b6:	7dfa      	ldrb	r2, [r7, #23]
 80075b8:	00d2      	lsls	r2, r2, #3
 80075ba:	f002 0218 	and.w	r2, r2, #24
 80075be:	7df9      	ldrb	r1, [r7, #23]
 80075c0:	0949      	lsrs	r1, r1, #5
 80075c2:	b2c9      	uxtb	r1, r1
 80075c4:	440a      	add	r2, r1
 80075c6:	3201      	adds	r2, #1
 80075c8:	fb02 f303 	mul.w	r3, r2, r3
 80075cc:	461a      	mov	r2, r3
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 80075d2:	2300      	movs	r3, #0
 80075d4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 80075d8:	e055      	b.n	8007686 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80075da:	4b34      	ldr	r3, [pc, #208]	; (80076ac <USER_SPI_ioctl+0x2dc>)
 80075dc:	781b      	ldrb	r3, [r3, #0]
 80075de:	f003 0306 	and.w	r3, r3, #6
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d051      	beq.n	800768a <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80075e6:	f107 020c 	add.w	r2, r7, #12
 80075ea:	79fb      	ldrb	r3, [r7, #7]
 80075ec:	210b      	movs	r1, #11
 80075ee:	4618      	mov	r0, r3
 80075f0:	f7ff feee 	bl	80073d0 <USER_SPI_ioctl>
 80075f4:	4603      	mov	r3, r0
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d149      	bne.n	800768e <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80075fa:	7b3b      	ldrb	r3, [r7, #12]
 80075fc:	099b      	lsrs	r3, r3, #6
 80075fe:	b2db      	uxtb	r3, r3
 8007600:	2b00      	cmp	r3, #0
 8007602:	d104      	bne.n	800760e <USER_SPI_ioctl+0x23e>
 8007604:	7dbb      	ldrb	r3, [r7, #22]
 8007606:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800760a:	2b00      	cmp	r3, #0
 800760c:	d041      	beq.n	8007692 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	623b      	str	r3, [r7, #32]
 8007612:	6a3b      	ldr	r3, [r7, #32]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	62bb      	str	r3, [r7, #40]	; 0x28
 8007618:	6a3b      	ldr	r3, [r7, #32]
 800761a:	685b      	ldr	r3, [r3, #4]
 800761c:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 800761e:	4b23      	ldr	r3, [pc, #140]	; (80076ac <USER_SPI_ioctl+0x2dc>)
 8007620:	781b      	ldrb	r3, [r3, #0]
 8007622:	f003 0308 	and.w	r3, r3, #8
 8007626:	2b00      	cmp	r3, #0
 8007628:	d105      	bne.n	8007636 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800762a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800762c:	025b      	lsls	r3, r3, #9
 800762e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007632:	025b      	lsls	r3, r3, #9
 8007634:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8007636:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007638:	2020      	movs	r0, #32
 800763a:	f7ff fc78 	bl	8006f2e <send_cmd>
 800763e:	4603      	mov	r3, r0
 8007640:	2b00      	cmp	r3, #0
 8007642:	d128      	bne.n	8007696 <USER_SPI_ioctl+0x2c6>
 8007644:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007646:	2021      	movs	r0, #33	; 0x21
 8007648:	f7ff fc71 	bl	8006f2e <send_cmd>
 800764c:	4603      	mov	r3, r0
 800764e:	2b00      	cmp	r3, #0
 8007650:	d121      	bne.n	8007696 <USER_SPI_ioctl+0x2c6>
 8007652:	2100      	movs	r1, #0
 8007654:	2026      	movs	r0, #38	; 0x26
 8007656:	f7ff fc6a 	bl	8006f2e <send_cmd>
 800765a:	4603      	mov	r3, r0
 800765c:	2b00      	cmp	r3, #0
 800765e:	d11a      	bne.n	8007696 <USER_SPI_ioctl+0x2c6>
 8007660:	f247 5030 	movw	r0, #30000	; 0x7530
 8007664:	f7ff fbbd 	bl	8006de2 <wait_ready>
 8007668:	4603      	mov	r3, r0
 800766a:	2b00      	cmp	r3, #0
 800766c:	d013      	beq.n	8007696 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800766e:	2300      	movs	r3, #0
 8007670:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8007674:	e00f      	b.n	8007696 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8007676:	2304      	movs	r3, #4
 8007678:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800767c:	e00c      	b.n	8007698 <USER_SPI_ioctl+0x2c8>
		break;
 800767e:	bf00      	nop
 8007680:	e00a      	b.n	8007698 <USER_SPI_ioctl+0x2c8>
		break;
 8007682:	bf00      	nop
 8007684:	e008      	b.n	8007698 <USER_SPI_ioctl+0x2c8>
		break;
 8007686:	bf00      	nop
 8007688:	e006      	b.n	8007698 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800768a:	bf00      	nop
 800768c:	e004      	b.n	8007698 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800768e:	bf00      	nop
 8007690:	e002      	b.n	8007698 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8007692:	bf00      	nop
 8007694:	e000      	b.n	8007698 <USER_SPI_ioctl+0x2c8>
		break;
 8007696:	bf00      	nop
	}

	despiselect();
 8007698:	f7ff fbc6 	bl	8006e28 <despiselect>

	return res;
 800769c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	3730      	adds	r7, #48	; 0x30
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}
 80076a8:	200000b0 	.word	0x200000b0
 80076ac:	200016c8 	.word	0x200016c8

080076b0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80076b0:	b480      	push	{r7}
 80076b2:	b087      	sub	sp, #28
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	60f8      	str	r0, [r7, #12]
 80076b8:	60b9      	str	r1, [r7, #8]
 80076ba:	4613      	mov	r3, r2
 80076bc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80076be:	2301      	movs	r3, #1
 80076c0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80076c2:	2300      	movs	r3, #0
 80076c4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80076c6:	4b1e      	ldr	r3, [pc, #120]	; (8007740 <FATFS_LinkDriverEx+0x90>)
 80076c8:	7a5b      	ldrb	r3, [r3, #9]
 80076ca:	b2db      	uxtb	r3, r3
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d131      	bne.n	8007734 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80076d0:	4b1b      	ldr	r3, [pc, #108]	; (8007740 <FATFS_LinkDriverEx+0x90>)
 80076d2:	7a5b      	ldrb	r3, [r3, #9]
 80076d4:	b2db      	uxtb	r3, r3
 80076d6:	461a      	mov	r2, r3
 80076d8:	4b19      	ldr	r3, [pc, #100]	; (8007740 <FATFS_LinkDriverEx+0x90>)
 80076da:	2100      	movs	r1, #0
 80076dc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80076de:	4b18      	ldr	r3, [pc, #96]	; (8007740 <FATFS_LinkDriverEx+0x90>)
 80076e0:	7a5b      	ldrb	r3, [r3, #9]
 80076e2:	b2db      	uxtb	r3, r3
 80076e4:	4a16      	ldr	r2, [pc, #88]	; (8007740 <FATFS_LinkDriverEx+0x90>)
 80076e6:	009b      	lsls	r3, r3, #2
 80076e8:	4413      	add	r3, r2
 80076ea:	68fa      	ldr	r2, [r7, #12]
 80076ec:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80076ee:	4b14      	ldr	r3, [pc, #80]	; (8007740 <FATFS_LinkDriverEx+0x90>)
 80076f0:	7a5b      	ldrb	r3, [r3, #9]
 80076f2:	b2db      	uxtb	r3, r3
 80076f4:	461a      	mov	r2, r3
 80076f6:	4b12      	ldr	r3, [pc, #72]	; (8007740 <FATFS_LinkDriverEx+0x90>)
 80076f8:	4413      	add	r3, r2
 80076fa:	79fa      	ldrb	r2, [r7, #7]
 80076fc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80076fe:	4b10      	ldr	r3, [pc, #64]	; (8007740 <FATFS_LinkDriverEx+0x90>)
 8007700:	7a5b      	ldrb	r3, [r3, #9]
 8007702:	b2db      	uxtb	r3, r3
 8007704:	1c5a      	adds	r2, r3, #1
 8007706:	b2d1      	uxtb	r1, r2
 8007708:	4a0d      	ldr	r2, [pc, #52]	; (8007740 <FATFS_LinkDriverEx+0x90>)
 800770a:	7251      	strb	r1, [r2, #9]
 800770c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800770e:	7dbb      	ldrb	r3, [r7, #22]
 8007710:	3330      	adds	r3, #48	; 0x30
 8007712:	b2da      	uxtb	r2, r3
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	3301      	adds	r3, #1
 800771c:	223a      	movs	r2, #58	; 0x3a
 800771e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	3302      	adds	r3, #2
 8007724:	222f      	movs	r2, #47	; 0x2f
 8007726:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	3303      	adds	r3, #3
 800772c:	2200      	movs	r2, #0
 800772e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8007730:	2300      	movs	r3, #0
 8007732:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8007734:	7dfb      	ldrb	r3, [r7, #23]
}
 8007736:	4618      	mov	r0, r3
 8007738:	371c      	adds	r7, #28
 800773a:	46bd      	mov	sp, r7
 800773c:	bc80      	pop	{r7}
 800773e:	4770      	bx	lr
 8007740:	200016cc 	.word	0x200016cc

08007744 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b082      	sub	sp, #8
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
 800774c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800774e:	2200      	movs	r2, #0
 8007750:	6839      	ldr	r1, [r7, #0]
 8007752:	6878      	ldr	r0, [r7, #4]
 8007754:	f7ff ffac 	bl	80076b0 <FATFS_LinkDriverEx>
 8007758:	4603      	mov	r3, r0
}
 800775a:	4618      	mov	r0, r3
 800775c:	3708      	adds	r7, #8
 800775e:	46bd      	mov	sp, r7
 8007760:	bd80      	pop	{r7, pc}
	...

08007764 <__libc_init_array>:
 8007764:	b570      	push	{r4, r5, r6, lr}
 8007766:	2600      	movs	r6, #0
 8007768:	4d0c      	ldr	r5, [pc, #48]	; (800779c <__libc_init_array+0x38>)
 800776a:	4c0d      	ldr	r4, [pc, #52]	; (80077a0 <__libc_init_array+0x3c>)
 800776c:	1b64      	subs	r4, r4, r5
 800776e:	10a4      	asrs	r4, r4, #2
 8007770:	42a6      	cmp	r6, r4
 8007772:	d109      	bne.n	8007788 <__libc_init_array+0x24>
 8007774:	f000 f830 	bl	80077d8 <_init>
 8007778:	2600      	movs	r6, #0
 800777a:	4d0a      	ldr	r5, [pc, #40]	; (80077a4 <__libc_init_array+0x40>)
 800777c:	4c0a      	ldr	r4, [pc, #40]	; (80077a8 <__libc_init_array+0x44>)
 800777e:	1b64      	subs	r4, r4, r5
 8007780:	10a4      	asrs	r4, r4, #2
 8007782:	42a6      	cmp	r6, r4
 8007784:	d105      	bne.n	8007792 <__libc_init_array+0x2e>
 8007786:	bd70      	pop	{r4, r5, r6, pc}
 8007788:	f855 3b04 	ldr.w	r3, [r5], #4
 800778c:	4798      	blx	r3
 800778e:	3601      	adds	r6, #1
 8007790:	e7ee      	b.n	8007770 <__libc_init_array+0xc>
 8007792:	f855 3b04 	ldr.w	r3, [r5], #4
 8007796:	4798      	blx	r3
 8007798:	3601      	adds	r6, #1
 800779a:	e7f2      	b.n	8007782 <__libc_init_array+0x1e>
 800779c:	08007908 	.word	0x08007908
 80077a0:	08007908 	.word	0x08007908
 80077a4:	08007908 	.word	0x08007908
 80077a8:	0800790c 	.word	0x0800790c

080077ac <memcmp>:
 80077ac:	b530      	push	{r4, r5, lr}
 80077ae:	2400      	movs	r4, #0
 80077b0:	3901      	subs	r1, #1
 80077b2:	42a2      	cmp	r2, r4
 80077b4:	d101      	bne.n	80077ba <memcmp+0xe>
 80077b6:	2000      	movs	r0, #0
 80077b8:	e005      	b.n	80077c6 <memcmp+0x1a>
 80077ba:	5d03      	ldrb	r3, [r0, r4]
 80077bc:	3401      	adds	r4, #1
 80077be:	5d0d      	ldrb	r5, [r1, r4]
 80077c0:	42ab      	cmp	r3, r5
 80077c2:	d0f6      	beq.n	80077b2 <memcmp+0x6>
 80077c4:	1b58      	subs	r0, r3, r5
 80077c6:	bd30      	pop	{r4, r5, pc}

080077c8 <memset>:
 80077c8:	4603      	mov	r3, r0
 80077ca:	4402      	add	r2, r0
 80077cc:	4293      	cmp	r3, r2
 80077ce:	d100      	bne.n	80077d2 <memset+0xa>
 80077d0:	4770      	bx	lr
 80077d2:	f803 1b01 	strb.w	r1, [r3], #1
 80077d6:	e7f9      	b.n	80077cc <memset+0x4>

080077d8 <_init>:
 80077d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077da:	bf00      	nop
 80077dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077de:	bc08      	pop	{r3}
 80077e0:	469e      	mov	lr, r3
 80077e2:	4770      	bx	lr

080077e4 <_fini>:
 80077e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077e6:	bf00      	nop
 80077e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077ea:	bc08      	pop	{r3}
 80077ec:	469e      	mov	lr, r3
 80077ee:	4770      	bx	lr
