// Seed: 4134963372
module module_0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input wire id_2,
    output supply1 id_3,
    input supply1 id_4
);
  rtran id_6 (1'b0, 1 == id_2, 1);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = (id_1);
  wire id_4 = id_4;
  wand id_5 = 1'b0;
  module_0();
  wire id_6;
endmodule
